
---------- Begin Simulation Statistics ----------
final_tick                               581853505000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78972                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701676                       # Number of bytes of host memory used
host_op_rate                                    79235                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7756.61                       # Real time elapsed on the host
host_tick_rate                               75013855                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612557376                       # Number of instructions simulated
sim_ops                                     614594995                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.581854                       # Number of seconds simulated
sim_ticks                                581853505000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.124149                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               81335275                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            94439569                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9678507                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        128769202                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          12137686                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       12325125                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          187439                       # Number of indirect misses.
system.cpu0.branchPred.lookups              165002515                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061995                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018213                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6315941                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143209346                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19860299                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058589                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       83773312                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580293838                       # Number of instructions committed
system.cpu0.commit.committedOps             581313359                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1035967138                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.561131                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.392577                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    769034032     74.23%     74.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    157099952     15.16%     89.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     38244469      3.69%     93.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33396047      3.22%     96.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11009703      1.06%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2455020      0.24%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1733288      0.17%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3134328      0.30%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19860299      1.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1035967138                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887932                       # Number of function calls committed.
system.cpu0.commit.int_insts                561288803                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179953102                       # Number of loads committed
system.cpu0.commit.membars                    2037622                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037631      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322235790     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135846      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180971303     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70914947     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581313359                       # Class of committed instruction
system.cpu0.commit.refs                     251886285                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580293838                       # Number of Instructions Simulated
system.cpu0.committedOps                    581313359                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.989574                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.989574                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            161220920                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3373191                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            79784245                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             681942065                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               406866054                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                472537435                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6323779                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9635751                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3752728                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  165002515                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                119550019                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    638581689                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3320726                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          255                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     704711012                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 182                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          399                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               19372812                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142917                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         402431985                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          93472961                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.610384                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1050700916                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.674519                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.917827                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               551346965     52.47%     52.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               367056654     34.93%     87.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                80149972      7.63%     95.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38299574      3.65%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6540849      0.62%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4572456      0.44%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1708307      0.16%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021892      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4247      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1050700916                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      103836735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6384233                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               152617292                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.554568                       # Inst execution rate
system.cpu0.iew.exec_refs                   285915892                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  79912997                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              137606625                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            212318546                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2381801                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3084518                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            83507535                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          665065228                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            206002895                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3906408                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            640269368                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1235911                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2445670                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6323779                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4704414                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        67200                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11225985                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        28345                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8158                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4115651                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32365444                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11574352                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8158                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1116660                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5267573                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271138284                       # num instructions consuming a value
system.cpu0.iew.wb_count                    632831038                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.849832                       # average fanout of values written-back
system.cpu0.iew.wb_producers                230421916                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.548125                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     632894449                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               780394977                       # number of integer regfile reads
system.cpu0.int_regfile_writes              404919991                       # number of integer regfile writes
system.cpu0.ipc                              0.502620                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.502620                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038570      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            349763341     54.30%     54.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139418      0.64%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018078      0.16%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           208053546     32.30%     87.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           79162754     12.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             644175777                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     73                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                143                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                79                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1269175                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001970                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 239955     18.91%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                887810     69.95%     88.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               141407     11.14%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             643406309                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2340401531                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    632830971                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        748824373                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 657940259                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                644175777                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7124969                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       83751865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            80030                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4066380                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31492172                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1050700916                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.613091                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.820158                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          584578062     55.64%     55.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          324736756     30.91%     86.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          114456685     10.89%     97.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20286140      1.93%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4435665      0.42%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1585212      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             419147      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             142363      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              60886      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1050700916                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.557951                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16375291                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3275360                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           212318546                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           83507535                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    909                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1154537651                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9170104                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              146824849                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370573886                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3987410                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               413724703                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4265337                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11676                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            821476804                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             674609384                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          434520900                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                468421963                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6312941                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6323779                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15213982                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                63947009                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       821476748                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        191640                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2900                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10350854                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2899                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1681182343                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1344917940                       # The number of ROB writes
system.cpu0.timesIdled                       12171323                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  865                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.607386                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4499927                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5078501                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           801449                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7734491                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            264032                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         390322                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          126290                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8702488                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3206                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           476362                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095625                       # Number of branches committed
system.cpu1.commit.bw_lim_events               811014                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054447                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4258056                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263538                       # Number of instructions committed
system.cpu1.commit.committedOps              33281636                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    190892628                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174347                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.828244                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177101379     92.78%     92.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6931425      3.63%     96.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2298383      1.20%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2024216      1.06%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       520384      0.27%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       189240      0.10%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       951160      0.50%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        65427      0.03%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       811014      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    190892628                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320832                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31048297                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248638                       # Number of loads committed
system.cpu1.commit.membars                    2035968                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035968      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083064     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266565     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895901      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281636                       # Class of committed instruction
system.cpu1.commit.refs                      12162478                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263538                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281636                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.950606                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.950606                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170838876                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               328388                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4332942                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39496539                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5256088                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13104438                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                476599                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               599204                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2055089                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8702488                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4966656                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185464289                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                56359                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40250789                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          141                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1603408                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045328                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5464924                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4763959                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.209653                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         191731090                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.215246                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.657581                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               167119104     87.16%     87.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14192191      7.40%     94.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5959834      3.11%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3141045      1.64%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  988931      0.52%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  201615      0.11%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  128181      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      51      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     138      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           191731090                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         256499                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              506670                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7707688                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.188710                       # Inst execution rate
system.cpu1.iew.exec_refs                    12929814                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2943317                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              148814735                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10066113                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018692                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           579682                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2974205                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37532023                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9986497                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           569963                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36229893                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                970749                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1298826                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                476599                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3331921                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        14729                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          148787                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4694                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          170                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          300                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       817475                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        60365                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           170                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90593                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        416077                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21097527                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35985607                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.873978                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18438774                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.187437                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35994642                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44547544                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24520738                       # number of integer regfile writes
system.cpu1.ipc                              0.168050                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168050                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036109      5.53%      5.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21764706     59.14%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11066024     30.07%     94.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1932874      5.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36799856                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1095517                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029770                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 198452     18.11%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                803171     73.31%     91.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                93891      8.57%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35859249                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         266494785                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35985595                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41782527                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34477214                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36799856                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054809                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4250386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            68493                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           362                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1382645                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    191731090                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.191935                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.650543                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          169244483     88.27%     88.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14692661      7.66%     95.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4342829      2.27%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1473813      0.77%     98.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1416610      0.74%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             183018      0.10%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             253453      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              95934      0.05%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28289      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      191731090                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.191678                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6169148                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          531519                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10066113                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2974205                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    121                       # number of misc regfile reads
system.cpu1.numCycles                       191987589                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   971710752                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              159087395                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413242                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6746782                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6587653                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1270354                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7765                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47634011                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38635807                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26593670                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13506047                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3972658                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                476599                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12054877                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4180428                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47633999                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18519                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               618                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12835038                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           618                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   227620838                       # The number of ROB reads
system.cpu1.rob.rob_writes                   75919807                       # The number of ROB writes
system.cpu1.timesIdled                           3869                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4369326                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1045                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4390537                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                115233                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5715284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11392799                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        87503                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        53180                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36229394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2753353                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72433992                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2806533                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4381267                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1650245                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4027169                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              404                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            281                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1332682                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1332674                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4381268                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           750                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17106740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17106740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    471307904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               471307904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              578                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5715385                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5715385    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5715385                       # Request fanout histogram
system.membus.respLayer1.occupancy        29555299905                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         19470639978                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   581853505000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   581853505000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    655007928.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   729758849.548627                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       250000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1727555500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   577268449500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4585055500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    103162970                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       103162970                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    103162970                       # number of overall hits
system.cpu0.icache.overall_hits::total      103162970                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     16387048                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      16387048                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     16387048                       # number of overall misses
system.cpu0.icache.overall_misses::total     16387048                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 226368746493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 226368746493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 226368746493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 226368746493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    119550018                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    119550018                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    119550018                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    119550018                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137073                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137073                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137073                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137073                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13813.881945                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13813.881945                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13813.881945                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13813.881945                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3096                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               76                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.736842                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14848887                       # number of writebacks
system.cpu0.icache.writebacks::total         14848887                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1538127                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1538127                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1538127                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1538127                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14848921                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14848921                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14848921                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14848921                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 197926714995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 197926714995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 197926714995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 197926714995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.124207                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.124207                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.124207                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.124207                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13329.366827                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13329.366827                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13329.366827                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13329.366827                       # average overall mshr miss latency
system.cpu0.icache.replacements              14848887                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    103162970                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      103162970                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     16387048                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     16387048                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 226368746493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 226368746493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    119550018                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    119550018                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137073                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137073                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13813.881945                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13813.881945                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1538127                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1538127                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14848921                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14848921                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 197926714995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 197926714995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.124207                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.124207                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13329.366827                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13329.366827                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999927                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          118011475                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14848887                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.947496                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999927                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        253948955                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       253948955                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    233029307                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       233029307                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    233029307                       # number of overall hits
system.cpu0.dcache.overall_hits::total      233029307                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28299986                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28299986                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28299986                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28299986                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 664802549910                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 664802549910                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 664802549910                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 664802549910                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    261329293                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    261329293                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    261329293                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    261329293                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.108292                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.108292                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.108292                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.108292                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23491.267802                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23491.267802                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23491.267802                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23491.267802                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3706251                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        98981                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            82582                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1457                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.879647                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.934798                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20282038                       # number of writebacks
system.cpu0.dcache.writebacks::total         20282038                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8411754                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8411754                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8411754                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8411754                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19888232                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19888232                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19888232                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19888232                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 349977871235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 349977871235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 349977871235                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 349977871235                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076104                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076104                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076104                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076104                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17597.233944                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17597.233944                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17597.233944                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17597.233944                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20282038                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    168224556                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      168224556                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22191647                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22191647                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 435827424500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 435827424500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190416203                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190416203                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.116543                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.116543                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19639.255459                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19639.255459                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4979037                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4979037                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17212610                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17212610                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 261300462500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 261300462500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090395                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090395                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15180.757741                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15180.757741                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64804751                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64804751                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6108339                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6108339                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 228975125410                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 228975125410                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70913090                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70913090                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.086138                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.086138                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37485.661063                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37485.661063                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3432717                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3432717                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2675622                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2675622                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  88677408735                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  88677408735                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037731                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037731                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33142.726714                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33142.726714                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1150                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1150                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          789                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          789                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     61539500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     61539500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.406911                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.406911                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 77996.831432                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 77996.831432                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          771                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          771                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1218000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1218000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009283                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009283                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 67666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1740                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       618500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       618500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.073976                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.073976                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4449.640288                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4449.640288                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       479500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       479500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.073976                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073976                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3449.640288                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3449.640288                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611538                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611538                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406675                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406675                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31937205000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31937205000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018213                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018213                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399401                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399401                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 78532.501383                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 78532.501383                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406675                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406675                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31530530000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31530530000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399401                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399401                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 77532.501383                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 77532.501383                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.952539                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          253935611                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20294601                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.512471                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.952539                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998517                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998517                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        544997281                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       544997281                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14680313                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            19036456                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2622                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              229811                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33949202                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14680313                       # number of overall hits
system.l2.overall_hits::.cpu0.data           19036456                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2622                       # number of overall hits
system.l2.overall_hits::.cpu1.data             229811                       # number of overall hits
system.l2.overall_hits::total                33949202                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            168606                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1243738                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2213                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            838328                       # number of demand (read+write) misses
system.l2.demand_misses::total                2252885                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           168606                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1243738                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2213                       # number of overall misses
system.l2.overall_misses::.cpu1.data           838328                       # number of overall misses
system.l2.overall_misses::total               2252885                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  13878358000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 114053626000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    201421500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  83896655500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     212030061000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  13878358000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 114053626000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    201421500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  83896655500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    212030061000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14848919                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20280194                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4835                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1068139                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36202087                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14848919                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20280194                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4835                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1068139                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36202087                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.011355                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.061328                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.457704                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.784849                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062231                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.011355                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.061328                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.457704                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.784849                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062231                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82312.361363                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91702.292605                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91017.397198                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100076.170067                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94114.906442                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82312.361363                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91702.292605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91017.397198                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100076.170067                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94114.906442                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3259126                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1650245                       # number of writebacks
system.l2.writebacks::total                   1650245                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             86                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         142852                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          59999                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              202979                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            86                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        142852                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         59999                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             202979                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       168520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1100886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       778329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2049906                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       168520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1100886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       778329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3822168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5872074                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  12187362502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  93383064502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    177470000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  71295748001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 177043645005                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  12187362502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  93383064502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    177470000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  71295748001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 287314568259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 464358213264                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.011349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.054284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.449018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.728678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056624                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.011349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.054284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.449018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.728678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.162203                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72319.976869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84825.372020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81745.739291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91601.042748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86366.713891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72319.976869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84825.372020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81745.739291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91601.042748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75170.575511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79079.080622                       # average overall mshr miss latency
system.l2.replacements                        8310240                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4936743                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4936743                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4936743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4936743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31181317                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31181317                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     31181317                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31181317                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3822168                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3822168                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 287314568259                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 287314568259                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75170.575511                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75170.575511                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 90                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       150500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       150500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.886598                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.891089                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         1750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1672.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1713000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        83500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1796500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.886598                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.891089                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19918.604651                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19961.111111                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        33000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        33000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.937500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.944444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         2200                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1941.176471                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        43500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       305000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       348500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.937500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2272164                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           100645                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2372809                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         795842                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         644267                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1440109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  74663154500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64756688000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  139419842500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3068006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       744912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3812918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.259400                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.864890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.377692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93816.554668                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100512.191374                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96812.006938                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        80962                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37340                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           118302                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       714880                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       606927                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1321807                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  61606700500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  55583576501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 117190277001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.233011                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.814763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.346665                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86177.680870                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91581.980207                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88659.143885                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14680313                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2622                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14682935                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       168606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2213                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           170819                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  13878358000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    201421500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14079779500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14848919                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4835                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14853754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.011355                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.457704                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82312.361363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91017.397198                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82425.137133                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           86                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           128                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       168520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2171                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       170691                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  12187362502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    177470000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12364832502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.011349                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.449018                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011491                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72319.976869                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81745.739291                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72439.862102                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16764292                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       129166                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16893458                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       447896                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       194061                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          641957                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  39390471500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19139967500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  58530439000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17212188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       323227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17535415                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.600386                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87945.575535                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98628.614199                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91175.014837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        61890                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22659                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        84549                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       386006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       171402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       557408                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  31776364002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15712171500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  47488535502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.530284                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031788                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82320.906934                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91668.542374                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85195.288733                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           86                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                90                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1100                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           36                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1136                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     26302500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1020000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     27322500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1186                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           40                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1226                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.927487                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.900000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.926591                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23911.363636                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 28333.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24051.496479                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          380                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          393                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          720                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          743                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     14284493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       454000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14738493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.607083                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.575000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.606036                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19839.573611                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19739.130435                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19836.464334                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999875                       # Cycle average of tags in use
system.l2.tags.total_refs                    75781151                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8310716                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.118486                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.590628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.760705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.570423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.826182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.245968                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.462354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.027511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.133913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.363218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 586882732                       # Number of tag accesses
system.l2.tags.data_accesses                586882732                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      10785280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      70877376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        138944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50136384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    233754240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          365692224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     10785280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       138944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10924224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    105615680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       105615680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         168520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1107459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         783381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3652410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5713941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1650245                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1650245                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         18536075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        121813095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           238796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86166679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    401740710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             628495353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     18536075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       238796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18774870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      181515930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            181515930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      181515930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        18536075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       121813095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          238796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86166679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    401740710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            810011283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1591134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    168520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1036355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    766598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3635707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003402954750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97691                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97692                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11108207                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1498017                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5713942                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1650245                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5713942                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1650245                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 104591                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 59111                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            229178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            228615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            250111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            457391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            534783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            541530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            549506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            440390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            458507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            351331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           313755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           269446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           260262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           247300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           243877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           233368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            143891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            191495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            148611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68196                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 159571378963                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28046750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            264746691463                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28447.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47197.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4423508                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1017741                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5713942                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1650245                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1270188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1257649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1247283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  662036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  527803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  362476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  111131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   78872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   53418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   9915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  96206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 103495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 104857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 105585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 106353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 108046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  99590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1759201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.952193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   184.927192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.330813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       457651     26.01%     26.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       760936     43.25%     69.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       172171      9.79%     79.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       131014      7.45%     86.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60032      3.41%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        33293      1.89%     91.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28848      1.64%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19682      1.12%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        95574      5.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1759201                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.418724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    225.458519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        97687     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97692                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.287079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.268532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.814332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85321     87.34%     87.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1414      1.45%     88.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7651      7.83%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2294      2.35%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              733      0.75%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              192      0.20%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               60      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97691                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              358998400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6693824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101831232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               365692288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            105615680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       616.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       175.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    628.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    181.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  581853503001                       # Total gap between requests
system.mem_ctrls.avgGap                      79011.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     10785280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     66326720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       138944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49062272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    232685184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101831232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 18536074.643049541861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 113992129.341903686523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 238795.502314624726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84320660.747759863734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 399903381.178394734859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 175011804.732533156872                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       168520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1107459                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2171                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       783381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3652411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1650245                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5236101858                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  48223704808                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     86447201                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38904644628                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 172295792968                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13872468773372                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31071.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43544.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39819.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49662.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47173.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8406308.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5813245200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3089786535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16977820440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3717449100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45930817920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     108249429600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     132274331520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       316052880315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.182910                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 342719794654                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19429280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 219704430346                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6747542760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3586377465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         23072938560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4588134660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45930817920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     183285312600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      69086219520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       336297343485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        577.975969                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 177744094209                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19429280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 384680130791                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      5711734000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27716513816.846878                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     96.47%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222155586000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96356115000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 485497390000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4960532                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4960532                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4960532                       # number of overall hits
system.cpu1.icache.overall_hits::total        4960532                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6124                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6124                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6124                       # number of overall misses
system.cpu1.icache.overall_misses::total         6124                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    298635000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    298635000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    298635000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    298635000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4966656                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4966656                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4966656                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4966656                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001233                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001233                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001233                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001233                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 48764.696277                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48764.696277                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 48764.696277                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48764.696277                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           85                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4803                       # number of writebacks
system.cpu1.icache.writebacks::total             4803                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1289                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1289                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1289                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1289                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4835                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4835                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4835                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4835                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    238143000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    238143000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    238143000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    238143000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000973                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000973                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000973                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000973                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 49253.981386                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49253.981386                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 49253.981386                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49253.981386                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4803                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4960532                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4960532                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6124                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6124                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    298635000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    298635000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4966656                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4966656                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001233                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001233                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 48764.696277                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48764.696277                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1289                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1289                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4835                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4835                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    238143000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    238143000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000973                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000973                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 49253.981386                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49253.981386                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.201515                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4711890                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4803                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           981.030606                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        362437500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.201515                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975047                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975047                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9938147                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9938147                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9392869                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9392869                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9392869                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9392869                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2290292                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2290292                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2290292                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2290292                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 183790842312                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 183790842312                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 183790842312                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 183790842312                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11683161                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11683161                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11683161                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11683161                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.196034                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.196034                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.196034                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.196034                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80247.777276                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80247.777276                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80247.777276                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80247.777276                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       908264                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        39179                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16597                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            472                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.724589                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.006356                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1067927                       # number of writebacks
system.cpu1.dcache.writebacks::total          1067927                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1634655                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1634655                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1634655                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1634655                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       655637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       655637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       655637                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       655637                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52968319161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52968319161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52968319161                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52968319161                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056118                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056118                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056118                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056118                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80789.093906                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80789.093906                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80789.093906                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80789.093906                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1067927                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8392171                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8392171                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1395508                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1395508                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  95722061500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  95722061500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9787679                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9787679                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.142578                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.142578                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68592.986568                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68592.986568                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1071501                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1071501                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       324007                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       324007                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  21282644500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21282644500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033104                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033104                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65685.755246                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65685.755246                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1000698                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1000698                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       894784                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       894784                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  88068780812                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  88068780812                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895482                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895482                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.472061                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.472061                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 98424.626292                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98424.626292                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       563154                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       563154                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331630                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331630                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  31685674661                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31685674661                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174958                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174958                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95545.260263                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95545.260263                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5061000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5061000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.345055                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.345055                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32235.668790                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32235.668790                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          154                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          154                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        21500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        21500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006593                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006593                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          286                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          286                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          143                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1018500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1018500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7122.377622                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7122.377622                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       875500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       875500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6122.377622                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6122.377622                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592180                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592180                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425747                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425747                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36027547500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36027547500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418249                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418249                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84621.964453                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84621.964453                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425747                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425747                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35601800500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35601800500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418249                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418249                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83621.964453                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83621.964453                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.687888                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11065952                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1081244                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.234463                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        362449000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.687888                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927747                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927747                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26485216                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26485216                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 581853505000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          32390378                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6586988                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31266899                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6659995                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5769687                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             407                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           282                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            689                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3838055                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3838055                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14853755                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17536624                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1226                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1226                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44546725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     60858581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3217653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108637432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1900659520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2595982848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       616832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136708032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4633967232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14106854                       # Total snoops (count)
system.tol2bus.snoopTraffic                 107302528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         50310276                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059092                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.240241                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47390560     94.20%     94.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2866501      5.70%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  53213      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           50310276                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72420643489                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30441898161                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22284239235                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1622508479                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7278947                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2687986189000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67255                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703392                       # Number of bytes of host memory used
host_op_rate                                    67322                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36702.01                       # Real time elapsed on the host
host_tick_rate                               57384661                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2468407850                       # Number of instructions simulated
sim_ops                                    2470840803                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.106133                       # Number of seconds simulated
sim_ticks                                2106132684000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.606553                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              164646275                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           165296629                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12902257                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186493917                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            312210                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         328310                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16100                       # Number of indirect misses.
system.cpu0.branchPred.lookups              196855811                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10080                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        197595                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12885584                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 124023467                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33181865                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         600100                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      252817523                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           927465111                       # Number of instructions committed
system.cpu0.commit.committedOps             927662858                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4159073150                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.223046                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.139077                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3934123393     94.59%     94.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     78088900      1.88%     96.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20348552      0.49%     96.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9500603      0.23%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8388628      0.20%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5613452      0.13%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     35495946      0.85%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     34331811      0.83%     99.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33181865      0.80%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4159073150                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 317271593                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              672932                       # Number of function calls committed.
system.cpu0.commit.int_insts                760873442                       # Number of committed integer instructions.
system.cpu0.commit.loads                    246295793                       # Number of loads committed
system.cpu0.commit.membars                     391896                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       392907      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       468252027     50.48%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13495      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     117689454     12.69%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      36506295      3.94%     67.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      8347526      0.90%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12142129      1.31%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12181155      1.31%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      141020998     15.20%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        709844      0.08%     85.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    105472390     11.37%     97.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     24931650      2.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        927662858                       # Class of committed instruction
system.cpu0.commit.refs                     272134882                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  927465111                       # Number of Instructions Simulated
system.cpu0.committedOps                    927662858                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.541330                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.541330                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3743228172                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                16946                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143636041                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1281552133                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               100235198                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                271907235                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13653385                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                27299                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             69856192                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  196855811                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 79074275                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   4098633858                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1621671                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          117                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1466155789                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 125                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          671                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27340330                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.046738                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          86575246                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         164958485                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.348096                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4198880182                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.349249                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.946748                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              3355081696     79.90%     79.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               605146930     14.41%     94.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                43991069      1.05%     95.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               131687056      3.14%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5926421      0.14%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  653406      0.02%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                43478535      1.04%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12900039      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   15030      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4198880182                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                358648685                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               315260889                       # number of floating regfile writes
system.cpu0.idleCycles                       13044901                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14990568                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146389801                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.368185                       # Inst execution rate
system.cpu0.iew.exec_refs                   811519611                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  27909177                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1637939620                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            310428403                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            262449                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         17194032                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            32870650                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1178703358                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            783610434                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12799925                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1550768633                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              13473454                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1113562633                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13653385                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1141169987                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     51837461                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          390670                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          457                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       936423                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     64132610                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7031561                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        936423                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      7009027                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7981541                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                827157140                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1031476682                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838912                       # average fanout of values written-back
system.cpu0.iew.wb_producers                693912199                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.244894                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1035743670                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1603732236                       # number of integer regfile reads
system.cpu0.int_regfile_writes              546576812                       # number of integer regfile writes
system.cpu0.ipc                              0.220200                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.220200                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           395970      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            540982931     34.60%     34.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14071      0.00%     34.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2003      0.00%     34.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          124834112      7.98%     42.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1010      0.00%     42.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           47754210      3.05%     45.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           8777889      0.56%     46.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12142129      0.78%     47.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          13556735      0.87%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           481834499     30.82%     78.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             723944      0.05%     78.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      305484130     19.54%     98.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      27064924      1.73%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1563568557                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              633489801                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1173635242                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    342039488                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         518184081                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  193333848                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.123649                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                7212162      3.73%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                68594      0.04%      3.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                85322      0.04%      3.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               49320      0.03%      3.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             60849901     31.47%     35.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              226149      0.12%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              92237082     47.71%     83.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9942      0.01%     83.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         32589184     16.86%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            6192      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1123016634                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        6349656815                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    689437194                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        912494624                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1177942347                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1563568557                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             761011                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      251040503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3940912                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        160911                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    205800711                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4198880182                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.372378                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.112742                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3595657538     85.63%     85.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          231445041      5.51%     91.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111781039      2.66%     93.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           70000340      1.67%     95.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          108516777      2.58%     98.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           50655170      1.21%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           13972245      0.33%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            7432266      0.18%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9419766      0.22%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4198880182                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.371224                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17590442                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10873108                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           310428403                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           32870650                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              363940614                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             186867553                       # number of misc regfile writes
system.cpu0.numCycles                      4211925083                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      340385                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2983054336                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            778045946                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             170017752                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               132723828                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             669265844                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              9568512                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1747500408                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1235573430                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1036772669                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                293741463                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1805436                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13653385                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            775152144                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               258726728                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        492598118                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1254902290                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        555026                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11873                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                420363562                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11814                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5306322084                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2400816290                       # The number of ROB writes
system.cpu0.timesIdled                         163135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2941                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.706363                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              164547300                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           165031894                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12725457                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        185973608                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            281488                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         290321                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8833                       # Number of indirect misses.
system.cpu1.branchPred.lookups              196192848                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4400                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        194996                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12717145                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 124101513                       # Number of branches committed
system.cpu1.commit.bw_lim_events             32993228                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         595630                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      250082598                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           928385363                       # Number of instructions committed
system.cpu1.commit.committedOps             928582950                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   4155672536                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.223449                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.141047                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3931434446     94.60%     94.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     77370923      1.86%     96.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     20160313      0.49%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9434117      0.23%     97.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8316546      0.20%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      5562272      0.13%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     35239155      0.85%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     35161536      0.85%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     32993228      0.79%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   4155672536                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 317647182                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              608631                       # Number of function calls committed.
system.cpu1.commit.int_insts                761738860                       # Number of committed integer instructions.
system.cpu1.commit.loads                    246747992                       # Number of loads committed
system.cpu1.commit.membars                     390862                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       390862      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       469072282     50.51%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     117991522     12.71%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36349824      3.91%     67.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      8278714      0.89%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12142080      1.31%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12103392      1.30%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      141014874     15.19%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        456102      0.05%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    105928114     11.41%     97.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     24853536      2.68%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        928582950                       # Class of committed instruction
system.cpu1.commit.refs                     272252626                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  928385363                       # Number of Instructions Simulated
system.cpu1.committedOps                    928582950                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.522189                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.522189                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3743376915                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8329                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           143664655                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1278554924                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                96773171                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                271699097                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13474192                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                18072                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             69714928                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  196192848                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 78147411                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   4098811538                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1582210                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1461448152                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               26965008                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.046731                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          82744261                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         164828788                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.348102                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        4195038303                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.348447                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.944149                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              3352392291     79.91%     79.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               604775161     14.42%     94.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43743441      1.04%     95.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               131910439      3.14%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5822318      0.14%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  633989      0.02%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                43032633      1.03%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12723269      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4762      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          4195038303                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                358659399                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               315521943                       # number of floating regfile writes
system.cpu1.idleCycles                        3295442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            14806195                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               146241833                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.367965                       # Inst execution rate
system.cpu1.iew.exec_refs                   805694167                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  27556262                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1650258186                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            310185892                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            259291                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         16927096                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            32460946                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1176906122                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            778137905                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         12637046                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1544841859                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              13649038                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1105993242                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13474192                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1133842839                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     51334233                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          377739                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          251                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       923507                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     63437900                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6956312                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        923507                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6915820                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       7890375                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                828070674                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1031273068                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.839443                       # average fanout of values written-back
system.cpu1.iew.wb_producers                695118217                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.245639                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1035508874                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1598097147                       # number of integer regfile reads
system.cpu1.int_regfile_writes              546546941                       # number of integer regfile writes
system.cpu1.ipc                              0.221132                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.221132                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           393181      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            540958200     34.73%     34.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 981      0.00%     34.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          125079937      8.03%     42.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           47487208      3.05%     45.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           8705207      0.56%     46.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     46.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12142080      0.78%     47.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          13471990      0.86%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     48.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           477928470     30.69%     78.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             461412      0.03%     78.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      303876363     19.51%     98.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      26973204      1.73%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1557478905                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              631338858                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1169597500                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    342207863                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         516498590                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  192081192                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.123328                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                7277983      3.79%      3.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                68482      0.04%      3.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                85078      0.04%      3.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               51015      0.03%      3.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             60865903     31.69%     35.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              224491      0.12%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              91200161     47.48%     83.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  179      0.00%     83.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         32302227     16.82%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            5673      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1117828058                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        6336385486                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    689065205                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        909652513                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1176148913                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1557478905                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             757209                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      248323172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3905681                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        161579                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    203581890                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   4195038303                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.371267                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.111515                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3593816680     85.67%     85.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          231039804      5.51%     91.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111511557      2.66%     93.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           69886630      1.67%     95.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          107606561      2.57%     98.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           50221280      1.20%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           13966653      0.33%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            7489569      0.18%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9499569      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     4195038303                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.370975                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         17461615                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10792678                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           310185892                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           32460946                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              363945138                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             186865532                       # number of misc regfile writes
system.cpu1.numCycles                      4198333745                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13828012                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2986844954                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            779188390                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             168871536                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               129143843                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             665859918                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              9394796                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1744145816                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1233067409                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1035045254                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                293496765                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1808956                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13474192                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            771723220                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               255856864                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        491054792                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1253091024                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        355329                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11403                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                419259117                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11397                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  5301310497                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2396745674                       # The number of ROB writes
system.cpu1.timesIdled                          36437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        228342668                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               579747                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           233025841                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  8                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5690165                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    294458459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     583703224                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      9528593                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4902309                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    138984271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    119348790                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    279181024                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      124251099                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          292482540                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4341690                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1375                       # Transaction distribution
system.membus.trans_dist::CleanEvict        284907512                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           304276                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5410                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1660416                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1658748                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     292482545                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    877844512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              877844512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  19102998592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             19102998592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           240793                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         294452647                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               294452647    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           294452647                       # Request fanout histogram
system.membus.respLayer1.occupancy       1501477023876                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             71.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        684003674867                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              32.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1034                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          517                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    329692.456480                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   296594.072428                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          517    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      2202000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            517                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2105962233000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    170451000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     78907374                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        78907374                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     78907374                       # number of overall hits
system.cpu0.icache.overall_hits::total       78907374                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       166901                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        166901                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       166901                       # number of overall misses
system.cpu0.icache.overall_misses::total       166901                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10380444999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10380444999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10380444999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10380444999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     79074275                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     79074275                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     79074275                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     79074275                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002111                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002111                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002111                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002111                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62195.223510                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62195.223510                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62195.223510                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62195.223510                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         7568                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              122                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.032787                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       152294                       # number of writebacks
system.cpu0.icache.writebacks::total           152294                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        14605                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        14605                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        14605                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        14605                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       152296                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       152296                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       152296                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       152296                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9475088499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9475088499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9475088499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9475088499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001926                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001926                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001926                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001926                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62214.953111                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62214.953111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62214.953111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62214.953111                       # average overall mshr miss latency
system.cpu0.icache.replacements                152294                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     78907374                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       78907374                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       166901                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       166901                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10380444999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10380444999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     79074275                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     79074275                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62195.223510                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62195.223510                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        14605                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        14605                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       152296                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       152296                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9475088499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9475088499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001926                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001926                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62214.953111                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62214.953111                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           79060084                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           152328                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           519.012158                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        158300846                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       158300846                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    150554697                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       150554697                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    150554697                       # number of overall hits
system.cpu0.dcache.overall_hits::total      150554697                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    154967283                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     154967283                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    154967283                       # number of overall misses
system.cpu0.dcache.overall_misses::total    154967283                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 12790307278953                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 12790307278953                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 12790307278953                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 12790307278953                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    305521980                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    305521980                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    305521980                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    305521980                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.507221                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.507221                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.507221                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.507221                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82535.532864                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82535.532864                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82535.532864                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82535.532864                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2835773439                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       724454                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         52933723                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11736                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.572152                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    61.729209                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     69590323                       # number of writebacks
system.cpu0.dcache.writebacks::total         69590323                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     85173756                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     85173756                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     85173756                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     85173756                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     69793527                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     69793527                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     69793527                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     69793527                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 7044372028381                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 7044372028381                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 7044372028381                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 7044372028381                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.228440                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.228440                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.228440                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.228440                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 100931.595395                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100931.595395                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 100931.595395                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100931.595395                       # average overall mshr miss latency
system.cpu0.dcache.replacements              69590222                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    132297524                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      132297524                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    147589619                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    147589619                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 12436739488000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 12436739488000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    279887143                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    279887143                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.527318                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.527318                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84265.679201                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84265.679201                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     79175152                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     79175152                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     68414467                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     68414467                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6956321052500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6956321052500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.244436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.244436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 101679.094460                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 101679.094460                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     18257173                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18257173                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7377664                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7377664                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 353567790953                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 353567790953                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     25634837                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25634837                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.287798                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.287798                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47924.084230                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47924.084230                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5998604                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5998604                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1379060                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1379060                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  88050975881                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  88050975881                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053796                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053796                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 63848.546025                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63848.546025                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5588                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5588                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1712                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1712                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     73457500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     73457500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.234521                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.234521                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42907.418224                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42907.418224                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1526                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1526                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          186                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          186                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2755000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2755000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.025479                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.025479                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14811.827957                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14811.827957                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4223                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4223                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2334                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2334                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     11183000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11183000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6557                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6557                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.355955                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.355955                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4791.345330                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4791.345330                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2333                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2333                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8851000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8851000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.355803                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.355803                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3793.827690                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3793.827690                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         6394                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           6394                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191201                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191201                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   4480044998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   4480044998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       197595                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       197595                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.967641                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.967641                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23431.075141                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23431.075141                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191200                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191200                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   4288843998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   4288843998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.967636                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.967636                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22431.192458                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22431.192458                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950545                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          220713511                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         69846439                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.159982                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950545                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998455                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998455                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        681313271                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       681313271                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               54794                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             9810642                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11180                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             9841387                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19718003                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              54794                       # number of overall hits
system.l2.overall_hits::.cpu0.data            9810642                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11180                       # number of overall hits
system.l2.overall_hits::.cpu1.data            9841387                       # number of overall hits
system.l2.overall_hits::total                19718003                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             97500                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          59782038                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             26646                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          59450381                       # number of demand (read+write) misses
system.l2.demand_misses::total              119356565                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            97500                       # number of overall misses
system.l2.overall_misses::.cpu0.data         59782038                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            26646                       # number of overall misses
system.l2.overall_misses::.cpu1.data         59450381                       # number of overall misses
system.l2.overall_misses::total             119356565                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8645408982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6799720597218                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2391298487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6765711994880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     13576469299567                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8645408982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6799720597218                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2391298487                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6765711994880                       # number of overall miss cycles
system.l2.overall_miss_latency::total    13576469299567                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          152294                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        69592680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           37826                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        69291768                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139074568                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         152294                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       69592680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          37826                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       69291768                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139074568                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.640209                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.859028                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.704436                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.857972                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.858220                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.640209                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.859028                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.704436                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.857972                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.858220                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88670.861354                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113741.866699                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89743.244277                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113804.350470                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113747.151651                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88670.861354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113741.866699                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89743.244277                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113804.350470                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113747.151651                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           26432932                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1169925                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.593698                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 185190382                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4341627                       # number of writebacks
system.l2.writebacks::total                   4341627                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            572                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        8573826                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            678                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        8541463                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            17116539                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           572                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       8573826                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           678                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       8541463                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           17116539                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        96928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     51208212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        25968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     50908918                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         102240026                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        96928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     51208212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        25968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     50908918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    199969325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        302209351                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7635252484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5685473340873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2104255489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5655268803985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 11350481652831                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7635252484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5685473340873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2104255489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5655268803985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 18544471491169                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 29894953144000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.636453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.735828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.686512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.734704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.735145                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.636453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.735828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.686512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.734704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.173002                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78772.413379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 111026.593564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81032.635898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111086.014517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111017.984804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78772.413379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 111026.593564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81032.635898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111086.014517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92736.580929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98921.337295                       # average overall mshr miss latency
system.l2.replacements                      404737461                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5322076                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5322076                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           63                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             63                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5322139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5322139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000012                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000012                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           63                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           63                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000012                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000012                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    125310442                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        125310442                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         1375                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           1375                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    125311817                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    125311817                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000011                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000011                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         1375                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         1375                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000011                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000011                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    199969325                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      199969325                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 18544471491169                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 18544471491169                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92736.580929                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92736.580929                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           13350                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           13639                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                26989                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         36187                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         35090                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              71277                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    267625499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    267712500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    535337999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        49537                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        48729                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            98266                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.730504                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.720105                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.725348                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7395.625473                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7629.310345                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7510.669627                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2750                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         2732                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5482                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        33437                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        32358                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         65795                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    784425485                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    758719049                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1543144534                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.674990                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.664040                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.669560                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23459.804558                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 23447.649700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23453.826795                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            95                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                109                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           55                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          122                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              177                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        95500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       288500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       384000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           69                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          217                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            286                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.797101                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.562212                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.618881                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1736.363636                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2364.754098                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2169.491525                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          119                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          173                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1091500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2535000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3626500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.782609                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.548387                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.604895                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20212.962963                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21302.521008                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20962.427746                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           458870                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           413721                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                872591                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         874679                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         865501                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1740180                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  81863970473                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  80879062969                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  162743033442                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1333549                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1279222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2612771                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.655903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.676584                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.666029                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93593.158717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93447.682867                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93520.804424                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        42206                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        40384                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            82590                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       832473                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       825117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1657590                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  70930554975                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  70103621969                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 141034176944                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.624254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.645015                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.634418                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85204.631231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 84962.038073                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85083.872938                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         54794                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11180                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              65974                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        97500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        26646                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           124146                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8645408982                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2391298487                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11036707469                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       152294                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        37826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         190120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.640209                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.704436                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.652988                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88670.861354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89743.244277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88901.031600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          572                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          678                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1250                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        96928                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        25968                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       122896                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7635252484                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2104255489                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9739507973                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.636453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.686512                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.646413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78772.413379                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81032.635898                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79249.999780                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9351772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      9427666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18779438                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     58907359                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     58584880                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       117492239                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 6717856626745                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 6684832931911                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 13402689558656                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     68259131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     68012546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136271677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.862996                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.861383                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.862191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 114041.042423                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114105.088752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114072.977694                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      8531620                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      8501079                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     17032699                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     50375739                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     50083801                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    100459540                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5614542785898                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5585165182016                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 11199707967914                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.738007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.736391                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.737200                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 111453.308623                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111516.399924                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111484.762601                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   444524389                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 404737525                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.098303                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.221967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.013708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.584802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.561617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    32.613162                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.284718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.102888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.102525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.509581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2563245373                       # Number of tag accesses
system.l2.tags.data_accesses               2563245373                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6203456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3290399872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1661952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3271439360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  12255337984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        18825042624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6203456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1661952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7865408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    277868160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       277868160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          96929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       51412498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          25968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       51116240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    191489656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           294141291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4341690                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4341690                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2945425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1562294673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           789101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1553292148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5818882199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8938203546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2945425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       789101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3734526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      131932884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            131932884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      131932884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2945425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1562294673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          789101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1553292148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5818882199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9070136430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3281212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     96929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  50850842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     25968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  50550529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 190944171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003901798750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       204529                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       204528                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           357968402                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3099392                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   294141293                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4343065                       # Number of write requests accepted
system.mem_ctrls.readBursts                 294141293                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4343065                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1672854                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1061853                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           9655350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           8365313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           7733792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           7307288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6671408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7250995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          51076296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          43014381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          38455705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          27565493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         20110782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         16865828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         13606970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         12386314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         10470427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         11932098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            168998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            220618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            247020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            255777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            209393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            256655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            253993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           272670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           173303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           168772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168656                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 14042701381163                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1462342200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            19526484631163                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48014.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66764.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                258005468                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3017259                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             294141293                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4343065                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3043088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4812753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 7197192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 9556259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                12037372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                14459050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                16876608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                19710699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                22602705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                26744017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               41242593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               55417669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               27845809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               11575162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                8790064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                5960630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                3365973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1097089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 114446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  19261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 109352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 169847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 197431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 208065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 212718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 215154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 216467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 216998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 218147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 220085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 215628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 213146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 211600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 210253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 209191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 209184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     34726925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    545.051985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   402.302375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.382558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1477499      4.25%      4.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     11357750     32.71%     36.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2404284      6.92%     43.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3381417      9.74%     53.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2040796      5.88%     59.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1088839      3.14%     62.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1244652      3.58%     66.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1017138      2.93%     69.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     10714550     30.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     34726925                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       204528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1429.966890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    309.472683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4212.605951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       177839     86.95%     86.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        11745      5.74%     92.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         3720      1.82%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         2604      1.27%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         1159      0.57%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         1194      0.58%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1202      0.59%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          791      0.39%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          619      0.30%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          651      0.32%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          490      0.24%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          407      0.20%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          455      0.22%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          371      0.18%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          370      0.18%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          253      0.12%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          173      0.08%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          143      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           94      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           72      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           54      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           56      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           37      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151           29      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        204528                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       204529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.042786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.040177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.303444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           199798     97.69%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1697      0.83%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2233      1.09%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              647      0.32%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              128      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        204529                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            18717980160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               107062656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               209996992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             18825042752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            277956160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8887.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8938.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    131.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        70.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    69.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2106132672499                       # Total gap between requests
system.mem_ctrls.avgGap                       7056.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6203456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3254453888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1661952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3235233856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  12220427008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    209996992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2945425.066106614191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1545227379.416139602661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 789101.281522109522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1536101633.376484870911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5802306331.807536125183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99707389.565395504236                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        96930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     51412498                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        25968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     51116240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    191489657                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4343065                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3612612018                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3538309755196                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1020275402                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3520461946273                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 12463080042274                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52546736047387                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37270.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     68821.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39289.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68871.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65084.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12098998.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         133186711140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          70790438565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1080950425380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8515996740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     166256432160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     952261683810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6850375200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2418812062995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1148.461387                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9497255288                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  70328440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2026306988712                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         114763469100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          60998245605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1007274214800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8611909020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     166256432160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     951910815750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7145843040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2316960929475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1100.102072                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10137385343                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  70328440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2025666858657                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2162                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1082                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6438402.957486                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7535338.070181                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1082    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     56141000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1082                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   2099166332000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6966352000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     78106203                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        78106203                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     78106203                       # number of overall hits
system.cpu1.icache.overall_hits::total       78106203                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        41208                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         41208                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        41208                       # number of overall misses
system.cpu1.icache.overall_misses::total        41208                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2811340000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2811340000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2811340000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2811340000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     78147411                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     78147411                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     78147411                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     78147411                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000527                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000527                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000527                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000527                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68223.160551                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68223.160551                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68223.160551                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68223.160551                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        37826                       # number of writebacks
system.cpu1.icache.writebacks::total            37826                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3382                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3382                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3382                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3382                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        37826                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        37826                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        37826                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        37826                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2574009500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2574009500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2574009500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2574009500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000484                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000484                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000484                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000484                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68048.683445                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68048.683445                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68048.683445                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68048.683445                       # average overall mshr miss latency
system.cpu1.icache.replacements                 37826                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     78106203                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       78106203                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        41208                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        41208                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2811340000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2811340000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     78147411                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     78147411                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000527                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000527                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68223.160551                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68223.160551                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3382                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3382                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        37826                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        37826                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2574009500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2574009500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000484                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000484                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68048.683445                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68048.683445                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           78397506                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            37858                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2070.830630                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        156332648                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       156332648                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    149431230                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       149431230                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    149431230                       # number of overall hits
system.cpu1.dcache.overall_hits::total      149431230                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    155797106                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     155797106                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    155797106                       # number of overall misses
system.cpu1.dcache.overall_misses::total    155797106                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 12844230697165                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 12844230697165                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 12844230697165                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 12844230697165                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    305228336                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    305228336                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    305228336                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    305228336                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.510428                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.510428                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.510428                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.510428                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82442.036485                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82442.036485                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82442.036485                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82442.036485                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2814423913                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       724415                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         52433829                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11463                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.675727                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.195935                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     69277536                       # number of writebacks
system.cpu1.dcache.writebacks::total         69277536                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     86309701                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     86309701                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     86309701                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     86309701                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     69487405                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     69487405                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     69487405                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     69487405                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 7009637727459                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 7009637727459                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 7009637727459                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 7009637727459                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.227657                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.227657                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.227657                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.227657                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100876.377920                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100876.377920                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100876.377920                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100876.377920                       # average overall mshr miss latency
system.cpu1.dcache.replacements              69277441                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    131378807                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      131378807                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    148547344                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    148547344                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 12494997326000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 12494997326000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    279926151                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    279926151                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.530666                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.530666                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84114.579161                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84114.579161                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     80378440                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     80378440                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68168904                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68168904                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6923388216500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6923388216500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.243525                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.243525                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 101562.263881                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101562.263881                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     18052423                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18052423                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7249762                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7249762                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 349233371165                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 349233371165                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25302185                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25302185                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.286527                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.286527                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 48171.701521                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 48171.701521                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5931261                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5931261                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1318501                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1318501                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  86249510959                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  86249510959                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052110                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052110                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 65414.824076                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65414.824076                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6595                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6595                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1532                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1532                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     65273500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     65273500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.188507                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.188507                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42606.723238                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42606.723238                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1223                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1223                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          309                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          309                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2710500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2710500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.038021                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.038021                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8771.844660                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8771.844660                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4084                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4084                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3195                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3195                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     17313500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17313500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7279                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7279                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.438934                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.438934                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5418.935837                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5418.935837                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3194                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3194                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14125500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14125500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.438797                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.438797                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4422.510958                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4422.510958                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        46500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        46500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        40500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        40500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3997                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3997                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       190999                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       190999                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   4511176500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   4511176500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       194996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       194996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979502                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979502                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 23618.848790                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 23618.848790                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       190999                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       190999                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   4320177500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   4320177500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979502                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979502                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 22618.848790                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 22618.848790                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.931685                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          219286323                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         69541340                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.153323                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.931685                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997865                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997865                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        680418788                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       680418788                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2106132684000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         136774388                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9663766                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    133735430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       400396170                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        312730818                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             181                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          332157                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5520                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         337677                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2803642                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2803642                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        190123                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    136584267                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       456884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    209247788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       113478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    208328434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             418146584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19493568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8907704000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4841728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8868428928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17800468224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       718211392                       # Total snoops (count)
system.tol2bus.snoopTraffic                 310097856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        857435429                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.162487                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.387378                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              723898671     84.43%     84.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1              127958963     14.92%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5370589      0.63%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 207206      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          857435429                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       278760058100                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      105063659675                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         228697991                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      104607565344                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          57081813                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           271607                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
