-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Crypto_Crypto_Pipeline_READ_DATA_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    DataRAM_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_ce0 : OUT STD_LOGIC;
    DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_1_ce0 : OUT STD_LOGIC;
    DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_2_ce0 : OUT STD_LOGIC;
    DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_3_ce0 : OUT STD_LOGIC;
    DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_4_ce0 : OUT STD_LOGIC;
    DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_5_ce0 : OUT STD_LOGIC;
    DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_6_ce0 : OUT STD_LOGIC;
    DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_7_ce0 : OUT STD_LOGIC;
    DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_8_ce0 : OUT STD_LOGIC;
    DataRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_9_ce0 : OUT STD_LOGIC;
    DataRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_10_ce0 : OUT STD_LOGIC;
    DataRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_11_ce0 : OUT STD_LOGIC;
    DataRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_12_ce0 : OUT STD_LOGIC;
    DataRAM_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_13_ce0 : OUT STD_LOGIC;
    DataRAM_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_14_ce0 : OUT STD_LOGIC;
    DataRAM_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_15_ce0 : OUT STD_LOGIC;
    DataRAM_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_16_ce0 : OUT STD_LOGIC;
    DataRAM_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_17_ce0 : OUT STD_LOGIC;
    DataRAM_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_18_ce0 : OUT STD_LOGIC;
    DataRAM_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_19_ce0 : OUT STD_LOGIC;
    DataRAM_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_20_ce0 : OUT STD_LOGIC;
    DataRAM_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_21_ce0 : OUT STD_LOGIC;
    DataRAM_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_22_ce0 : OUT STD_LOGIC;
    DataRAM_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_23_ce0 : OUT STD_LOGIC;
    DataRAM_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_24_ce0 : OUT STD_LOGIC;
    DataRAM_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_25_ce0 : OUT STD_LOGIC;
    DataRAM_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_26_ce0 : OUT STD_LOGIC;
    DataRAM_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_27_ce0 : OUT STD_LOGIC;
    DataRAM_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_28_ce0 : OUT STD_LOGIC;
    DataRAM_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_29_ce0 : OUT STD_LOGIC;
    DataRAM_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_30_ce0 : OUT STD_LOGIC;
    DataRAM_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    DataRAM_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    DataRAM_31_ce0 : OUT STD_LOGIC;
    DataRAM_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    RAMSel_cast : IN STD_LOGIC_VECTOR (0 downto 0);
    DataIn_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    DataIn_ce0 : OUT STD_LOGIC;
    DataIn_we0 : OUT STD_LOGIC;
    DataIn_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Crypto_Crypto_Pipeline_READ_DATA_LOOP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln58_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_reg_702 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_reg_702_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal i_reg_702_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal DataRAM_load_reg_872 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_1_load_reg_877 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_2_load_reg_882 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_3_load_reg_887 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_4_load_reg_892 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_5_load_reg_897 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_6_load_reg_902 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_7_load_reg_907 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_8_load_reg_912 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_9_load_reg_917 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_10_load_reg_922 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_11_load_reg_927 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_12_load_reg_932 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_13_load_reg_937 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_14_load_reg_942 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_15_load_reg_947 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_16_load_reg_952 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_17_load_reg_957 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_18_load_reg_962 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_19_load_reg_967 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_20_load_reg_972 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_21_load_reg_977 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_22_load_reg_982 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_23_load_reg_987 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_24_load_reg_992 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_25_load_reg_997 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_26_load_reg_1002 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_27_load_reg_1007 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_28_load_reg_1012 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_29_load_reg_1017 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_30_load_reg_1022 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_31_load_reg_1027 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_677_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_reg_1032 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln58_fu_589_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_1_cast69_fu_686_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_1_fu_120 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_fu_573_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln1_fu_579_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_630_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_633_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_655_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Crypto_mux_16_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_mux_2_1_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_16_4_32_1_1_U566 : component Crypto_mux_16_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => DataRAM_load_reg_872,
        din1 => DataRAM_1_load_reg_877,
        din2 => DataRAM_2_load_reg_882,
        din3 => DataRAM_3_load_reg_887,
        din4 => DataRAM_4_load_reg_892,
        din5 => DataRAM_5_load_reg_897,
        din6 => DataRAM_6_load_reg_902,
        din7 => DataRAM_7_load_reg_907,
        din8 => DataRAM_8_load_reg_912,
        din9 => DataRAM_9_load_reg_917,
        din10 => DataRAM_10_load_reg_922,
        din11 => DataRAM_11_load_reg_927,
        din12 => DataRAM_12_load_reg_932,
        din13 => DataRAM_13_load_reg_937,
        din14 => DataRAM_14_load_reg_942,
        din15 => DataRAM_15_load_reg_947,
        din16 => empty_fu_630_p1,
        dout => tmp_fu_633_p18);

    mux_16_4_32_1_1_U567 : component Crypto_mux_16_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => DataRAM_16_load_reg_952,
        din1 => DataRAM_17_load_reg_957,
        din2 => DataRAM_18_load_reg_962,
        din3 => DataRAM_19_load_reg_967,
        din4 => DataRAM_20_load_reg_972,
        din5 => DataRAM_21_load_reg_977,
        din6 => DataRAM_22_load_reg_982,
        din7 => DataRAM_23_load_reg_987,
        din8 => DataRAM_24_load_reg_992,
        din9 => DataRAM_25_load_reg_997,
        din10 => DataRAM_26_load_reg_1002,
        din11 => DataRAM_27_load_reg_1007,
        din12 => DataRAM_28_load_reg_1012,
        din13 => DataRAM_29_load_reg_1017,
        din14 => DataRAM_30_load_reg_1022,
        din15 => DataRAM_31_load_reg_1027,
        din16 => empty_fu_630_p1,
        dout => tmp_1_fu_655_p18);

    mux_2_1_32_1_1_U568 : component Crypto_mux_2_1_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_fu_633_p18,
        din1 => tmp_1_fu_655_p18,
        din2 => RAMSel_cast,
        dout => tmp_2_fu_677_p4);

    flow_control_loop_pipe_sequential_init_U : component Crypto_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln58_fu_567_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_1_fu_120 <= add_ln58_fu_573_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_1_fu_120 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                DataRAM_10_load_reg_922 <= DataRAM_10_q0;
                DataRAM_11_load_reg_927 <= DataRAM_11_q0;
                DataRAM_12_load_reg_932 <= DataRAM_12_q0;
                DataRAM_13_load_reg_937 <= DataRAM_13_q0;
                DataRAM_14_load_reg_942 <= DataRAM_14_q0;
                DataRAM_15_load_reg_947 <= DataRAM_15_q0;
                DataRAM_16_load_reg_952 <= DataRAM_16_q0;
                DataRAM_17_load_reg_957 <= DataRAM_17_q0;
                DataRAM_18_load_reg_962 <= DataRAM_18_q0;
                DataRAM_19_load_reg_967 <= DataRAM_19_q0;
                DataRAM_1_load_reg_877 <= DataRAM_1_q0;
                DataRAM_20_load_reg_972 <= DataRAM_20_q0;
                DataRAM_21_load_reg_977 <= DataRAM_21_q0;
                DataRAM_22_load_reg_982 <= DataRAM_22_q0;
                DataRAM_23_load_reg_987 <= DataRAM_23_q0;
                DataRAM_24_load_reg_992 <= DataRAM_24_q0;
                DataRAM_25_load_reg_997 <= DataRAM_25_q0;
                DataRAM_26_load_reg_1002 <= DataRAM_26_q0;
                DataRAM_27_load_reg_1007 <= DataRAM_27_q0;
                DataRAM_28_load_reg_1012 <= DataRAM_28_q0;
                DataRAM_29_load_reg_1017 <= DataRAM_29_q0;
                DataRAM_2_load_reg_882 <= DataRAM_2_q0;
                DataRAM_30_load_reg_1022 <= DataRAM_30_q0;
                DataRAM_31_load_reg_1027 <= DataRAM_31_q0;
                DataRAM_3_load_reg_887 <= DataRAM_3_q0;
                DataRAM_4_load_reg_892 <= DataRAM_4_q0;
                DataRAM_5_load_reg_897 <= DataRAM_5_q0;
                DataRAM_6_load_reg_902 <= DataRAM_6_q0;
                DataRAM_7_load_reg_907 <= DataRAM_7_q0;
                DataRAM_8_load_reg_912 <= DataRAM_8_q0;
                DataRAM_9_load_reg_917 <= DataRAM_9_q0;
                DataRAM_load_reg_872 <= DataRAM_q0;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                i_reg_702 <= ap_sig_allocacmp_i;
                i_reg_702_pp0_iter1_reg <= i_reg_702;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                i_reg_702_pp0_iter2_reg <= i_reg_702_pp0_iter1_reg;
                tmp_2_reg_1032 <= tmp_2_fu_677_p4;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DataIn_address0 <= i_1_cast69_fu_686_p1(12 - 1 downto 0);

    DataIn_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            DataIn_ce0 <= ap_const_logic_1;
        else 
            DataIn_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataIn_d0 <= tmp_2_reg_1032;

    DataIn_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            DataIn_we0 <= ap_const_logic_1;
        else 
            DataIn_we0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_10_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_10_ce0 <= ap_const_logic_1;
        else 
            DataRAM_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_11_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_11_ce0 <= ap_const_logic_1;
        else 
            DataRAM_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_12_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_12_ce0 <= ap_const_logic_1;
        else 
            DataRAM_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_13_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_13_ce0 <= ap_const_logic_1;
        else 
            DataRAM_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_14_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_14_ce0 <= ap_const_logic_1;
        else 
            DataRAM_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_15_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_15_ce0 <= ap_const_logic_1;
        else 
            DataRAM_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_16_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_16_ce0 <= ap_const_logic_1;
        else 
            DataRAM_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_17_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_17_ce0 <= ap_const_logic_1;
        else 
            DataRAM_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_18_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_18_ce0 <= ap_const_logic_1;
        else 
            DataRAM_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_19_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_19_ce0 <= ap_const_logic_1;
        else 
            DataRAM_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_1_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_1_ce0 <= ap_const_logic_1;
        else 
            DataRAM_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_20_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_20_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_20_ce0 <= ap_const_logic_1;
        else 
            DataRAM_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_21_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_21_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_21_ce0 <= ap_const_logic_1;
        else 
            DataRAM_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_22_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_22_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_22_ce0 <= ap_const_logic_1;
        else 
            DataRAM_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_23_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_23_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_23_ce0 <= ap_const_logic_1;
        else 
            DataRAM_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_24_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_24_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_24_ce0 <= ap_const_logic_1;
        else 
            DataRAM_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_25_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_25_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_25_ce0 <= ap_const_logic_1;
        else 
            DataRAM_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_26_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_26_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_26_ce0 <= ap_const_logic_1;
        else 
            DataRAM_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_27_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_27_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_27_ce0 <= ap_const_logic_1;
        else 
            DataRAM_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_28_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_28_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_28_ce0 <= ap_const_logic_1;
        else 
            DataRAM_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_29_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_29_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_29_ce0 <= ap_const_logic_1;
        else 
            DataRAM_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_2_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_2_ce0 <= ap_const_logic_1;
        else 
            DataRAM_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_30_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_30_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_30_ce0 <= ap_const_logic_1;
        else 
            DataRAM_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_31_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_31_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_31_ce0 <= ap_const_logic_1;
        else 
            DataRAM_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_3_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_3_ce0 <= ap_const_logic_1;
        else 
            DataRAM_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_4_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_4_ce0 <= ap_const_logic_1;
        else 
            DataRAM_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_5_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_5_ce0 <= ap_const_logic_1;
        else 
            DataRAM_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_6_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_6_ce0 <= ap_const_logic_1;
        else 
            DataRAM_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_7_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_7_ce0 <= ap_const_logic_1;
        else 
            DataRAM_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_8_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_8_ce0 <= ap_const_logic_1;
        else 
            DataRAM_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_9_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_9_ce0 <= ap_const_logic_1;
        else 
            DataRAM_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    DataRAM_address0 <= zext_ln58_fu_589_p1(8 - 1 downto 0);

    DataRAM_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DataRAM_ce0 <= ap_const_logic_1;
        else 
            DataRAM_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln58_fu_573_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv13_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln58_fu_567_p2)
    begin
        if (((icmp_ln58_fu_567_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_1_fu_120, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_i <= i_1_fu_120;
        end if; 
    end process;

    empty_fu_630_p1 <= i_reg_702_pp0_iter1_reg(4 - 1 downto 0);
    i_1_cast69_fu_686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_702_pp0_iter2_reg),64));
    icmp_ln58_fu_567_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv13_1000) else "0";
    lshr_ln1_fu_579_p4 <= ap_sig_allocacmp_i(11 downto 4);
    zext_ln58_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_579_p4),64));
end behav;
