m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f MIXED_VERSIONS
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/jules/intelFPGA_lite/21.1/questa_fse/bin
T_opt
!s110 1679756758
VJmPSl]EY<`EQTC9mc>J=Y3
Z2 04 6 4 work cpu_tb fast 0
=26-000ae431a4f1-641f0dd6-ccdf0-5714
Z3 !s124 OEM10U13 
Z4 o-quiet -auto_acc_if_foreign -work work +acc
Z5 tCvgOpt 0
n@_opt
Z6 OL;O;2021.2;73
R1
T_opt1
!s110 1680966413
V53RJGcALJPIIHFOKzAlo]3
R2
=8-000ae431a4f1-6431830d-62913-6c34
!s124 OEM10U22 
R4
R5
n@_opt1
R6
R1
T_opt2
!s110 1679784572
V2kl@Y[5hA9jRBW3g@hN1E3
R2
=4-d85ed3e4ae0b-641f7a7b-3df-777c
R3
R4
R5
n@_opt2
OL;O;2021.3;73
R1
valu
Z7 !s110 1680966629
!i10b 1
!s100 XaX;A]PGV0YBXmV9:3hgl3
Id6Yl@KEA4@o1:8@[lXj`C0
Z8 d/home/jules/Documents/RISC-V-A-didactic-plateform
Z9 w1679768449
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/alu.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/alu.v
Z10 F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/../parameters.vh
!i122 1861
L0 1 162
Z11 VDg1SIo80bB@j0V0VzS_@n1
Z12 OL;L;2021.2;73
r1
!s85 0
31
Z13 !s108 1680966628.000000
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/../parameters.vh|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/alu.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/alu.v|
!i113 0
Z14 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R5
vbr
R7
!i10b 1
!s100 2HlQbLOKJ?J6U9jcM>faR3
I`3F@B3<l3i58gOC66;JYG3
R8
w1680879437
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v
R10
!i122 1862
L0 1 171
R11
R12
r1
!s85 0
31
Z15 !s108 1680966629.000000
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/../parameters.vh|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/br.v|
!i113 0
R14
R5
vcontroler
!s110 1680879489
!i10b 1
!s100 mg]_8o5n4@SWA]WLGR9jn3
IQPim:4Def<]hQbEgD`QC=3
R8
w1680879486
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/controller.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/controller.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/parameters.vh
!i122 1235
Z16 L0 1 439
R11
R12
r1
!s85 0
31
!s108 1680879489.000000
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/parameters.vh|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/controller.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/controller.v|
!i113 0
R14
R5
vcontroller
Z17 !s110 1680966628
!i10b 1
!s100 RZ955`8BCO[UQzaLBl?7b2
IQ>TRH?Fg^Jz:]8fgVFOm11
R8
w1680951768
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/controller.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/controller.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/../parameters.vh
!i122 1859
R16
R11
R12
r1
!s85 0
31
R13
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/../parameters.vh|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/controller.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/controller.v|
!i113 0
R14
R5
vcpu
R17
!i10b 1
!s100 6zEg0NaaG>[YdYAgeAS`<2
I8@aY]397:Ck[BZCCiJE0J0
R8
w1680966279
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v
!i122 1855
L0 1 242
R11
R12
r1
!s85 0
31
R13
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/cpu.v|
!i113 0
R14
R5
vcpu_tb
R7
!i10b 1
!s100 NWQTDN9fXOKcdSniOb7D^3
I[MXZ>J^VY?R0SYWNjCfAi3
R8
w1680962753
8/home/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/tb/../verilog/parameters.vh
!i122 1875
L0 1 175
R11
R12
r1
!s85 0
31
R15
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/tb/../verilog/parameters.vh|/home/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/tb/cpu_tb.v|
!i113 0
R14
R5
vex_mem_register
R7
!i10b 1
!s100 JdAn0fzOJ5TbIACE^]C:d3
I1[IZ@Y69`E<E5VN`Uo1hg3
R8
w1680962504
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v
!i122 1869
L0 1 73
R11
R12
r1
!s85 0
31
R15
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/ex_mem_register.v|
!i113 0
R14
R5
vex_stage
R7
!i10b 1
!s100 `gOPZ9fc@cl5WEJk0nPZR2
Ih>F:@e3W;acV47zKL[mzS2
R8
w1680963174
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v
!i122 1863
L0 1 53
R11
R12
r1
!s85 0
31
R15
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/ex_stage.v|
!i113 0
R14
R5
vid_ex_register
R7
!i10b 1
!s100 CXAjGS_`zkKMR=mPoM=:?0
IblKXKki3]QM76c1Lf3jmY3
R8
w1680962383
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/id_ex_register.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/id_ex_register.v
!i122 1870
L0 1 94
R11
R12
r1
!s85 0
31
R15
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/id_ex_register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/id_ex_register.v|
!i113 0
R14
R5
vid_stage
R17
!i10b 1
!s100 AjK7gDZ>dB]ImSW0hPD?<0
IooGFC08LSS@5bCWW237[M3
R8
w1680964689
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/id_stage.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/id_stage.v
!i122 1860
L0 1 34
R11
R12
r1
!s85 0
31
R13
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/id_stage.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/decode/id_stage.v|
!i113 0
R14
R5
vif_id_register
R7
!i10b 1
!s100 gcMj=Q3U^_d1DCW6eLQ=N3
I;G;@>V2@6SR^5402:ieLI0
R8
w1680962390
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/if_id_register.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/if_id_register.v
!i122 1871
L0 1 28
R11
R12
r1
!s85 0
31
R15
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/if_id_register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/if_id_register.v|
!i113 0
R14
R5
vif_stage
R7
!i10b 1
!s100 >RaHZaE>U7H:XJGO`b?]<3
I70I:4T3H:1oG2GEYmZ7PZ1
R8
w1680957379
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/if_stage.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/if_stage.v
!i122 1865
L0 1 15
R11
R12
r1
!s85 0
31
R15
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/if_stage.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/if_stage.v|
!i113 0
R14
R5
vlsu
R7
!i10b 1
!s100 o<O_O3ndbZQl;0C1nV[3U1
I`KSe5Ma_fF_KLKC<hkLfe3
R8
R9
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/lsu.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/lsu.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/../parameters.vh
!i122 1867
L0 1 146
R11
R12
r1
!s85 0
31
R15
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/../parameters.vh|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/lsu.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/lsu.v|
!i113 0
R14
R5
vmem_stage
R7
!i10b 1
!s100 7YYBNeW`D8PDHlOUz@8J<2
I`GK<`1<@KF6cNOZLgnXef3
R8
w1680963070
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/mem_stage.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/mem_stage.v
!i122 1868
Z18 L0 1 21
R11
R12
r1
!s85 0
31
R15
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/mem_stage.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/memory/mem_stage.v|
!i113 0
R14
R5
vmem_wb_register
R7
!i10b 1
!s100 J8I:X5QO:Pl5TPDa@eR7;0
IUD?:M<VKUPGF?3Y`4_1I>2
R8
w1680962345
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/mem_wb_register.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/mem_wb_register.v
!i122 1872
L0 1 51
R11
R12
r1
!s85 0
31
R15
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/mem_wb_register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/pipeline_register/mem_wb_register.v|
!i113 0
R14
R5
vmux2x32
R7
!i10b 1
!s100 a2d3LQKno8S4bQY4^[fc53
IcNh^[?=Og3EhKCmT@VH0N3
R8
R9
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/mux2x32.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/mux2x32.v
!i122 1864
L0 1 14
R11
R12
r1
!s85 0
31
R15
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/mux2x32.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/execute/mux2x32.v|
!i113 0
R14
R5
vmux3x32
R7
!i10b 1
!s100 jA0@?CzXcJ8TolV?0L[:`1
I48Km;XkfZU]^dENST^HX^2
R8
R9
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/mux3x32.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/mux3x32.v
!i122 1873
Z19 L0 1 17
R11
R12
r1
!s85 0
31
R15
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/mux3x32.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/mux3x32.v|
!i113 0
R14
R5
vpc
R7
!i10b 1
!s100 jmX[aSlLTDbi?Pe107`P^2
I:7D]gLY>E4NY:9C5N1Ng;2
R8
w1680879458
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/pc.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/pc.v
!i122 1866
R18
R11
R12
r1
!s85 0
31
R15
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/pc.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/fetch/pc.v|
!i113 0
R14
R5
vram
R17
!i10b 1
!s100 JnGhL9@WknQ@<SNdzoK6Q2
I`5TPSb[52<b=We4UnA7S>1
R8
R9
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/ram.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/ram.v
!i122 1856
L0 1 31
R11
R12
r1
!s85 0
31
R13
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/ram.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/ram.v|
!i113 0
R14
R5
vregister_file
R17
!i10b 1
!s100 GUhzA>`j:T36<bE2dM1EM0
I189K_7Dm<Md4N<8<k:jSd3
R8
w1680961094
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/register_file.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/register_file.v
!i122 1857
L0 1 33
R11
R12
r1
!s85 0
31
R13
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/register_file.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/register_file.v|
!i113 0
R14
R5
vrom
R17
!i10b 1
!s100 n_h@zRJYE?BgGWniPa9P53
Ib^ja`?Sd>WFSaEzd<WGhO3
R8
w1680962098
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/rom.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/rom.v
!i122 1858
L0 1 20
R11
R12
r1
!s85 0
31
R13
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/rom.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/rom.v|
!i113 0
R14
R5
vwb_stage
R7
!i10b 1
!s100 1FUGMMU7C0HgTDZSEUln03
ILZe;z0R0aFFB:OFDdejI03
R8
w1680963036
8/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/wb_stage.v
F/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/wb_stage.v
!i122 1874
R19
R11
R12
r1
!s85 0
31
R15
!s107 /home/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/wb_stage.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V-A-didactic-plateform/verilog/writeback/wb_stage.v|
!i113 0
R14
R5
