#define SPI0_RST 0xF800021C // Bit[0] = SP0 AMBA clock reset; Bit[1] = SPI1 AMBA clock reset; Bit[2] = SPI0 reference clock; Bit[3] = SPI1 reference clock reset
#define SPI0_CONFIG				*((volatile uint32_t *)0xE0006000) 
#define SPI0_INTERRUPT_STS		*((volatile uint32_t *)0xE0006004)
#define SPI0_INTERRUPT_EN		*((volatile uint32_t *)0xE0006008)
#define SPI0_INTERRUPT_DIS		*((volatile uint32_t *)0xE000600C)
#define SPI0_INTERRUPT_MASK		*((volatile uint32_t *)0xE0006010)
#define SPI0_ENABLE				*((volatile uint32_t *)0xE0006014)
#define SPI0_DELAY				*((volatile uint32_t *)0xE0006018)
#define SPI0_TRANSMIT			*((volatile uint32_t *)0xE000601C)
#define SPI0_RECEIVE			*((volatile uint32_t *)0xE0006020)
#define SPI0_IDLE_TIME			*((volatile uint32_t *)0xE0006024)
#define SPI0_TXD_NOT_FULL_LEVEL *((volatile uint32_t *)0xE0006028)
#define SPI0_RXD_NOT_FULL_LEVEL *((volatile uint32_t *)0xE000602C)
#define SPI0_ID_NUM				*((volatile uint32_t *)0xE00060FC)
