INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project_final/Project_final.srcs/sources_1/new/Data_comb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_comb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project_final/Project_final.srcs/sources_1/new/b2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b2c
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project_final/Project_final.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project_final/Project_final.srcs/sources_1/new/modulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project_final/Project_final.srcs/sources_1/new/stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stack
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project_final/Project_final.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol large_out, assumed default net type wire [D:/Project_final/Project_final.srcs/sources_1/new/top.v:75]
INFO: [VRFC 10-2458] undeclared symbol data_out, assumed default net type wire [D:/Project_final/Project_final.srcs/sources_1/new/top.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project_final/Project_final.srcs/sources_1/new/toserial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toserial
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project_final/Project_final.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
