
usbcan_fw_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000057dc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08005964  08005964  00015964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080059cc  080059cc  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  080059cc  080059cc  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080059cc  080059cc  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080059cc  080059cc  000159cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080059d4  080059d4  000159d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  080059d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000145c  200001d8  08005bb0  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00003004  20001634  08005bb0  00021634  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d033  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004478  00000000  00000000  0003d23b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010d8  00000000  00000000  000416b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014e8  00000000  00000000  00042790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024144  00000000  00000000  00043c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d19f  00000000  00000000  00067dbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b3b77  00000000  00000000  00084f5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00138ad2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002acc  00000000  00000000  00138b24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000126ff  00000000  00000000  0013b5f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001d8 	.word	0x200001d8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800594c 	.word	0x0800594c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001dc 	.word	0x200001dc
 80001c4:	0800594c 	.word	0x0800594c

080001c8 <_ZN9MotorCtrl7setModeEPh>:
		param.e_pre[ReceiveID-0x201]=e;
	}
	return true;
}

inline void MotorCtrl::setMode(uint8_t usb_msg[]){
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 80001d2:	2300      	movs	r3, #0
 80001d4:	60fb      	str	r3, [r7, #12]
 80001d6:	68fb      	ldr	r3, [r7, #12]
 80001d8:	2b07      	cmp	r3, #7
 80001da:	dc32      	bgt.n	8000242 <_ZN9MotorCtrl7setModeEPh+0x7a>
		if(usb_msg[i]==0){
 80001dc:	68fb      	ldr	r3, [r7, #12]
 80001de:	683a      	ldr	r2, [r7, #0]
 80001e0:	4413      	add	r3, r2
 80001e2:	781b      	ldrb	r3, [r3, #0]
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d105      	bne.n	80001f4 <_ZN9MotorCtrl7setModeEPh+0x2c>
			param.mode[i] = Mode::dis;
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	68fa      	ldr	r2, [r7, #12]
 80001ec:	2100      	movs	r1, #0
 80001ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80001f2:	e022      	b.n	800023a <_ZN9MotorCtrl7setModeEPh+0x72>
		}else if(usb_msg[i]==1){
 80001f4:	68fb      	ldr	r3, [r7, #12]
 80001f6:	683a      	ldr	r2, [r7, #0]
 80001f8:	4413      	add	r3, r2
 80001fa:	781b      	ldrb	r3, [r3, #0]
 80001fc:	2b01      	cmp	r3, #1
 80001fe:	d105      	bne.n	800020c <_ZN9MotorCtrl7setModeEPh+0x44>
			param.mode[i] = Mode::vel;
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	68fa      	ldr	r2, [r7, #12]
 8000204:	2101      	movs	r1, #1
 8000206:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800020a:	e016      	b.n	800023a <_ZN9MotorCtrl7setModeEPh+0x72>
		}else if(usb_msg[i]==2){
 800020c:	68fb      	ldr	r3, [r7, #12]
 800020e:	683a      	ldr	r2, [r7, #0]
 8000210:	4413      	add	r3, r2
 8000212:	781b      	ldrb	r3, [r3, #0]
 8000214:	2b02      	cmp	r3, #2
 8000216:	d105      	bne.n	8000224 <_ZN9MotorCtrl7setModeEPh+0x5c>
			param.mode[i] = Mode::pos;
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	68fa      	ldr	r2, [r7, #12]
 800021c:	2102      	movs	r1, #2
 800021e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000222:	e00a      	b.n	800023a <_ZN9MotorCtrl7setModeEPh+0x72>
		}else if(usb_msg[i]==3){
 8000224:	68fb      	ldr	r3, [r7, #12]
 8000226:	683a      	ldr	r2, [r7, #0]
 8000228:	4413      	add	r3, r2
 800022a:	781b      	ldrb	r3, [r3, #0]
 800022c:	2b03      	cmp	r3, #3
 800022e:	d104      	bne.n	800023a <_ZN9MotorCtrl7setModeEPh+0x72>
			param.mode[i] = Mode::hom;
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	68fa      	ldr	r2, [r7, #12]
 8000234:	2103      	movs	r1, #3
 8000236:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for(int i =0;i<8;i++){
 800023a:	68fb      	ldr	r3, [r7, #12]
 800023c:	3301      	adds	r3, #1
 800023e:	60fb      	str	r3, [r7, #12]
 8000240:	e7c9      	b.n	80001d6 <_ZN9MotorCtrl7setModeEPh+0xe>
		}
	}
	if(usb_msg[8] == 1){
 8000242:	683b      	ldr	r3, [r7, #0]
 8000244:	3308      	adds	r3, #8
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	2b01      	cmp	r3, #1
 800024a:	d104      	bne.n	8000256 <_ZN9MotorCtrl7setModeEPh+0x8e>
		diag=1;
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	2201      	movs	r2, #1
 8000250:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	}else if(usb_msg[8] == 1){
		diag=0;
	}
}
 8000254:	e008      	b.n	8000268 <_ZN9MotorCtrl7setModeEPh+0xa0>
	}else if(usb_msg[8] == 1){
 8000256:	683b      	ldr	r3, [r7, #0]
 8000258:	3308      	adds	r3, #8
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	2b01      	cmp	r3, #1
 800025e:	d103      	bne.n	8000268 <_ZN9MotorCtrl7setModeEPh+0xa0>
		diag=0;
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	2200      	movs	r2, #0
 8000264:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
}
 8000268:	bf00      	nop
 800026a:	3714      	adds	r7, #20
 800026c:	46bd      	mov	sp, r7
 800026e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000272:	4770      	bx	lr

08000274 <_ZN9MotorCtrl7setTempEPh>:

inline void MotorCtrl::setTemp(uint8_t usb_msg[]){
 8000274:	b480      	push	{r7}
 8000276:	b085      	sub	sp, #20
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
 800027c:	6039      	str	r1, [r7, #0]
	for(int i = 0;i<8;i++){
 800027e:	2300      	movs	r3, #0
 8000280:	60fb      	str	r3, [r7, #12]
 8000282:	68fb      	ldr	r3, [r7, #12]
 8000284:	2b07      	cmp	r3, #7
 8000286:	dc0d      	bgt.n	80002a4 <_ZN9MotorCtrl7setTempEPh+0x30>
		param.limitTemp[i]=usb_msg[i];
 8000288:	68fb      	ldr	r3, [r7, #12]
 800028a:	683a      	ldr	r2, [r7, #0]
 800028c:	4413      	add	r3, r2
 800028e:	7819      	ldrb	r1, [r3, #0]
 8000290:	687a      	ldr	r2, [r7, #4]
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	4413      	add	r3, r2
 8000296:	33e8      	adds	r3, #232	; 0xe8
 8000298:	460a      	mov	r2, r1
 800029a:	701a      	strb	r2, [r3, #0]
	for(int i = 0;i<8;i++){
 800029c:	68fb      	ldr	r3, [r7, #12]
 800029e:	3301      	adds	r3, #1
 80002a0:	60fb      	str	r3, [r7, #12]
 80002a2:	e7ee      	b.n	8000282 <_ZN9MotorCtrl7setTempEPh+0xe>
	}
}
 80002a4:	bf00      	nop
 80002a6:	3714      	adds	r7, #20
 80002a8:	46bd      	mov	sp, r7
 80002aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ae:	4770      	bx	lr

080002b0 <_ZN9MotorCtrl9setTargetEPh>:

inline void MotorCtrl::setTarget(uint8_t usb_msg[]){
 80002b0:	b480      	push	{r7}
 80002b2:	b085      	sub	sp, #20
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
 80002b8:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 80002ba:	2300      	movs	r3, #0
 80002bc:	60fb      	str	r3, [r7, #12]
 80002be:	68fb      	ldr	r3, [r7, #12]
 80002c0:	2b07      	cmp	r3, #7
 80002c2:	dc29      	bgt.n	8000318 <_ZN9MotorCtrl9setTargetEPh+0x68>
		uint32_t buf = (usb_msg[4*i] << 24) | (usb_msg[4*i+1] << 16) | (usb_msg[4*i+2] << 8) | (usb_msg[4*i+3] << 0);
 80002c4:	68fb      	ldr	r3, [r7, #12]
 80002c6:	009b      	lsls	r3, r3, #2
 80002c8:	461a      	mov	r2, r3
 80002ca:	683b      	ldr	r3, [r7, #0]
 80002cc:	4413      	add	r3, r2
 80002ce:	781b      	ldrb	r3, [r3, #0]
 80002d0:	061a      	lsls	r2, r3, #24
 80002d2:	68fb      	ldr	r3, [r7, #12]
 80002d4:	009b      	lsls	r3, r3, #2
 80002d6:	3301      	adds	r3, #1
 80002d8:	6839      	ldr	r1, [r7, #0]
 80002da:	440b      	add	r3, r1
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	041b      	lsls	r3, r3, #16
 80002e0:	431a      	orrs	r2, r3
 80002e2:	68fb      	ldr	r3, [r7, #12]
 80002e4:	009b      	lsls	r3, r3, #2
 80002e6:	3302      	adds	r3, #2
 80002e8:	6839      	ldr	r1, [r7, #0]
 80002ea:	440b      	add	r3, r1
 80002ec:	781b      	ldrb	r3, [r3, #0]
 80002ee:	021b      	lsls	r3, r3, #8
 80002f0:	4313      	orrs	r3, r2
 80002f2:	68fa      	ldr	r2, [r7, #12]
 80002f4:	0092      	lsls	r2, r2, #2
 80002f6:	3203      	adds	r2, #3
 80002f8:	6839      	ldr	r1, [r7, #0]
 80002fa:	440a      	add	r2, r1
 80002fc:	7812      	ldrb	r2, [r2, #0]
 80002fe:	4313      	orrs	r3, r2
 8000300:	60bb      	str	r3, [r7, #8]
		std::memcpy(&param.target[i],&buf,1);
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	3310      	adds	r3, #16
 8000306:	009b      	lsls	r3, r3, #2
 8000308:	687a      	ldr	r2, [r7, #4]
 800030a:	4413      	add	r3, r2
 800030c:	7a3a      	ldrb	r2, [r7, #8]
 800030e:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<8;i++){
 8000310:	68fb      	ldr	r3, [r7, #12]
 8000312:	3301      	adds	r3, #1
 8000314:	60fb      	str	r3, [r7, #12]
 8000316:	e7d2      	b.n	80002be <_ZN9MotorCtrl9setTargetEPh+0xe>
	}
}
 8000318:	bf00      	nop
 800031a:	3714      	adds	r7, #20
 800031c:	46bd      	mov	sp, r7
 800031e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000322:	4770      	bx	lr

08000324 <_ZN9MotorCtrl5setKpEPh>:

inline void MotorCtrl::setKp(uint8_t usb_msg[]){
 8000324:	b480      	push	{r7}
 8000326:	b085      	sub	sp, #20
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
 800032c:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 800032e:	2300      	movs	r3, #0
 8000330:	60fb      	str	r3, [r7, #12]
 8000332:	68fb      	ldr	r3, [r7, #12]
 8000334:	2b07      	cmp	r3, #7
 8000336:	dc29      	bgt.n	800038c <_ZN9MotorCtrl5setKpEPh+0x68>
		uint32_t buf = (usb_msg[4*i] << 24) | (usb_msg[4*i+1] << 16) | (usb_msg[4*i+2] << 8) | (usb_msg[4*i+3] << 0);
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	009b      	lsls	r3, r3, #2
 800033c:	461a      	mov	r2, r3
 800033e:	683b      	ldr	r3, [r7, #0]
 8000340:	4413      	add	r3, r2
 8000342:	781b      	ldrb	r3, [r3, #0]
 8000344:	061a      	lsls	r2, r3, #24
 8000346:	68fb      	ldr	r3, [r7, #12]
 8000348:	009b      	lsls	r3, r3, #2
 800034a:	3301      	adds	r3, #1
 800034c:	6839      	ldr	r1, [r7, #0]
 800034e:	440b      	add	r3, r1
 8000350:	781b      	ldrb	r3, [r3, #0]
 8000352:	041b      	lsls	r3, r3, #16
 8000354:	431a      	orrs	r2, r3
 8000356:	68fb      	ldr	r3, [r7, #12]
 8000358:	009b      	lsls	r3, r3, #2
 800035a:	3302      	adds	r3, #2
 800035c:	6839      	ldr	r1, [r7, #0]
 800035e:	440b      	add	r3, r1
 8000360:	781b      	ldrb	r3, [r3, #0]
 8000362:	021b      	lsls	r3, r3, #8
 8000364:	4313      	orrs	r3, r2
 8000366:	68fa      	ldr	r2, [r7, #12]
 8000368:	0092      	lsls	r2, r2, #2
 800036a:	3203      	adds	r2, #3
 800036c:	6839      	ldr	r1, [r7, #0]
 800036e:	440a      	add	r2, r1
 8000370:	7812      	ldrb	r2, [r2, #0]
 8000372:	4313      	orrs	r3, r2
 8000374:	60bb      	str	r3, [r7, #8]
		std::memcpy(&param.Kp[i],&buf,1);
 8000376:	68fb      	ldr	r3, [r7, #12]
 8000378:	333c      	adds	r3, #60	; 0x3c
 800037a:	009b      	lsls	r3, r3, #2
 800037c:	687a      	ldr	r2, [r7, #4]
 800037e:	4413      	add	r3, r2
 8000380:	7a3a      	ldrb	r2, [r7, #8]
 8000382:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<8;i++){
 8000384:	68fb      	ldr	r3, [r7, #12]
 8000386:	3301      	adds	r3, #1
 8000388:	60fb      	str	r3, [r7, #12]
 800038a:	e7d2      	b.n	8000332 <_ZN9MotorCtrl5setKpEPh+0xe>
	}
}
 800038c:	bf00      	nop
 800038e:	3714      	adds	r7, #20
 8000390:	46bd      	mov	sp, r7
 8000392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000396:	4770      	bx	lr

08000398 <_ZN9MotorCtrl5setKiEPh>:

inline void MotorCtrl::setKi(uint8_t usb_msg[]){
 8000398:	b480      	push	{r7}
 800039a:	b085      	sub	sp, #20
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
 80003a0:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 80003a2:	2300      	movs	r3, #0
 80003a4:	60fb      	str	r3, [r7, #12]
 80003a6:	68fb      	ldr	r3, [r7, #12]
 80003a8:	2b07      	cmp	r3, #7
 80003aa:	dc29      	bgt.n	8000400 <_ZN9MotorCtrl5setKiEPh+0x68>
		uint32_t buf = (usb_msg[4*i] << 24) | (usb_msg[4*i+1] << 16) | (usb_msg[4*i+2] << 8) | (usb_msg[4*i+3] << 0);
 80003ac:	68fb      	ldr	r3, [r7, #12]
 80003ae:	009b      	lsls	r3, r3, #2
 80003b0:	461a      	mov	r2, r3
 80003b2:	683b      	ldr	r3, [r7, #0]
 80003b4:	4413      	add	r3, r2
 80003b6:	781b      	ldrb	r3, [r3, #0]
 80003b8:	061a      	lsls	r2, r3, #24
 80003ba:	68fb      	ldr	r3, [r7, #12]
 80003bc:	009b      	lsls	r3, r3, #2
 80003be:	3301      	adds	r3, #1
 80003c0:	6839      	ldr	r1, [r7, #0]
 80003c2:	440b      	add	r3, r1
 80003c4:	781b      	ldrb	r3, [r3, #0]
 80003c6:	041b      	lsls	r3, r3, #16
 80003c8:	431a      	orrs	r2, r3
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	009b      	lsls	r3, r3, #2
 80003ce:	3302      	adds	r3, #2
 80003d0:	6839      	ldr	r1, [r7, #0]
 80003d2:	440b      	add	r3, r1
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	021b      	lsls	r3, r3, #8
 80003d8:	4313      	orrs	r3, r2
 80003da:	68fa      	ldr	r2, [r7, #12]
 80003dc:	0092      	lsls	r2, r2, #2
 80003de:	3203      	adds	r2, #3
 80003e0:	6839      	ldr	r1, [r7, #0]
 80003e2:	440a      	add	r2, r1
 80003e4:	7812      	ldrb	r2, [r2, #0]
 80003e6:	4313      	orrs	r3, r2
 80003e8:	60bb      	str	r3, [r7, #8]
		std::memcpy(&param.Ki[i],&buf,1);
 80003ea:	68fb      	ldr	r3, [r7, #12]
 80003ec:	3344      	adds	r3, #68	; 0x44
 80003ee:	009b      	lsls	r3, r3, #2
 80003f0:	687a      	ldr	r2, [r7, #4]
 80003f2:	4413      	add	r3, r2
 80003f4:	7a3a      	ldrb	r2, [r7, #8]
 80003f6:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<8;i++){
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	3301      	adds	r3, #1
 80003fc:	60fb      	str	r3, [r7, #12]
 80003fe:	e7d2      	b.n	80003a6 <_ZN9MotorCtrl5setKiEPh+0xe>
	}
}
 8000400:	bf00      	nop
 8000402:	3714      	adds	r7, #20
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr

0800040c <_ZN9MotorCtrl5setKdEPh>:

inline void MotorCtrl::setKd(uint8_t usb_msg[]){
 800040c:	b480      	push	{r7}
 800040e:	b085      	sub	sp, #20
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
 8000414:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 8000416:	2300      	movs	r3, #0
 8000418:	60fb      	str	r3, [r7, #12]
 800041a:	68fb      	ldr	r3, [r7, #12]
 800041c:	2b07      	cmp	r3, #7
 800041e:	dc29      	bgt.n	8000474 <_ZN9MotorCtrl5setKdEPh+0x68>
		uint32_t buf = (usb_msg[4*i] << 24) | (usb_msg[4*i+1] << 16) | (usb_msg[4*i+2] << 8) | (usb_msg[4*i+3] << 0);
 8000420:	68fb      	ldr	r3, [r7, #12]
 8000422:	009b      	lsls	r3, r3, #2
 8000424:	461a      	mov	r2, r3
 8000426:	683b      	ldr	r3, [r7, #0]
 8000428:	4413      	add	r3, r2
 800042a:	781b      	ldrb	r3, [r3, #0]
 800042c:	061a      	lsls	r2, r3, #24
 800042e:	68fb      	ldr	r3, [r7, #12]
 8000430:	009b      	lsls	r3, r3, #2
 8000432:	3301      	adds	r3, #1
 8000434:	6839      	ldr	r1, [r7, #0]
 8000436:	440b      	add	r3, r1
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	041b      	lsls	r3, r3, #16
 800043c:	431a      	orrs	r2, r3
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	009b      	lsls	r3, r3, #2
 8000442:	3302      	adds	r3, #2
 8000444:	6839      	ldr	r1, [r7, #0]
 8000446:	440b      	add	r3, r1
 8000448:	781b      	ldrb	r3, [r3, #0]
 800044a:	021b      	lsls	r3, r3, #8
 800044c:	4313      	orrs	r3, r2
 800044e:	68fa      	ldr	r2, [r7, #12]
 8000450:	0092      	lsls	r2, r2, #2
 8000452:	3203      	adds	r2, #3
 8000454:	6839      	ldr	r1, [r7, #0]
 8000456:	440a      	add	r2, r1
 8000458:	7812      	ldrb	r2, [r2, #0]
 800045a:	4313      	orrs	r3, r2
 800045c:	60bb      	str	r3, [r7, #8]
		std::memcpy(&param.Kp[i],&buf,1);
 800045e:	68fb      	ldr	r3, [r7, #12]
 8000460:	333c      	adds	r3, #60	; 0x3c
 8000462:	009b      	lsls	r3, r3, #2
 8000464:	687a      	ldr	r2, [r7, #4]
 8000466:	4413      	add	r3, r2
 8000468:	7a3a      	ldrb	r2, [r7, #8]
 800046a:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<8;i++){
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	3301      	adds	r3, #1
 8000470:	60fb      	str	r3, [r7, #12]
 8000472:	e7d2      	b.n	800041a <_ZN9MotorCtrl5setKdEPh+0xe>
	}
}
 8000474:	bf00      	nop
 8000476:	3714      	adds	r7, #20
 8000478:	46bd      	mov	sp, r7
 800047a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047e:	4770      	bx	lr

08000480 <usb_process>:
void usb_to_can(uint8_t usb_msg[], const uint8_t len);
void robomaster(uint8_t usb_msg[], const uint8_t len);

// it process  all usb messages
void usb_process(uint8_t usb_msg[], const uint8_t len)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b082      	sub	sp, #8
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
 8000488:	460b      	mov	r3, r1
 800048a:	70fb      	strb	r3, [r7, #3]
    ... : some data
    */

    // if you want to add new command, you can add it here
    // attention: it is called in interrupt, so it should be short
    switch (usb_msg[0] >> 4)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	091b      	lsrs	r3, r3, #4
 8000492:	b2db      	uxtb	r3, r3
 8000494:	2b02      	cmp	r3, #2
 8000496:	d010      	beq.n	80004ba <usb_process+0x3a>
 8000498:	2b02      	cmp	r3, #2
 800049a:	dc13      	bgt.n	80004c4 <usb_process+0x44>
 800049c:	2b00      	cmp	r3, #0
 800049e:	d002      	beq.n	80004a6 <usb_process+0x26>
 80004a0:	2b01      	cmp	r3, #1
 80004a2:	d006      	beq.n	80004b2 <usb_process+0x32>
    case 0x02: //robomaster_set_parameter
    {
    	robomaster(usb_msg, len);
    }
    default:
        break;
 80004a4:	e00e      	b.n	80004c4 <usb_process+0x44>
        usb_to_can(usb_msg, len);
 80004a6:	78fb      	ldrb	r3, [r7, #3]
 80004a8:	4619      	mov	r1, r3
 80004aa:	6878      	ldr	r0, [r7, #4]
 80004ac:	f000 f812 	bl	80004d4 <_Z10usb_to_canPhh>
    break;
 80004b0:	e009      	b.n	80004c6 <usb_process+0x46>
        CDC_Transmit_FS(HelloSLCAN_encoded, 11 + 2);
 80004b2:	210d      	movs	r1, #13
 80004b4:	4806      	ldr	r0, [pc, #24]	; (80004d0 <usb_process+0x50>)
 80004b6:	f005 f841 	bl	800553c <CDC_Transmit_FS>
    	robomaster(usb_msg, len);
 80004ba:	78fb      	ldrb	r3, [r7, #3]
 80004bc:	4619      	mov	r1, r3
 80004be:	6878      	ldr	r0, [r7, #4]
 80004c0:	f000 f87a 	bl	80005b8 <_Z10robomasterPhh>
        break;
 80004c4:	bf00      	nop
    }
}
 80004c6:	bf00      	nop
 80004c8:	3708      	adds	r7, #8
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	20000000 	.word	0x20000000

080004d4 <_Z10usb_to_canPhh>:

CAN_TxHeaderTypeDef TxHeader;
uint32_t TxMailbox;
// it process usb messages to normal can messages
void usb_to_can(uint8_t usb_msg[], const uint8_t len)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b082      	sub	sp, #8
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
 80004dc:	460b      	mov	r3, r1
 80004de:	70fb      	strb	r3, [r7, #3]
    uint8_t command & frame_type: (command: if it is normal can frame, it is 0x00.)<<4 | is_rtr << 2 | is_extended << 1 | is_error
    uint8_t id[4] : can id
    uint8_t dlc : data length
    uint8_t data[8] : data
    */
    if (usb_msg[0] & 0x02)
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	781b      	ldrb	r3, [r3, #0]
 80004e4:	f003 0302 	and.w	r3, r3, #2
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d018      	beq.n	800051e <_Z10usb_to_canPhh+0x4a>
    {
        // extended id
        TxHeader.IDE = CAN_ID_EXT;
 80004ec:	4b2f      	ldr	r3, [pc, #188]	; (80005ac <_Z10usb_to_canPhh+0xd8>)
 80004ee:	2204      	movs	r2, #4
 80004f0:	609a      	str	r2, [r3, #8]
        TxHeader.ExtId = (usb_msg[1] << 24) | (usb_msg[2] << 16) | (usb_msg[3] << 8) | (usb_msg[4] << 0);
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	3301      	adds	r3, #1
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	061a      	lsls	r2, r3, #24
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	3302      	adds	r3, #2
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	041b      	lsls	r3, r3, #16
 8000502:	431a      	orrs	r2, r3
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	3303      	adds	r3, #3
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	021b      	lsls	r3, r3, #8
 800050c:	4313      	orrs	r3, r2
 800050e:	687a      	ldr	r2, [r7, #4]
 8000510:	3204      	adds	r2, #4
 8000512:	7812      	ldrb	r2, [r2, #0]
 8000514:	4313      	orrs	r3, r2
 8000516:	461a      	mov	r2, r3
 8000518:	4b24      	ldr	r3, [pc, #144]	; (80005ac <_Z10usb_to_canPhh+0xd8>)
 800051a:	605a      	str	r2, [r3, #4]
 800051c:	e017      	b.n	800054e <_Z10usb_to_canPhh+0x7a>
    }
    else
    {
        // standard id
        TxHeader.IDE = CAN_ID_STD;
 800051e:	4b23      	ldr	r3, [pc, #140]	; (80005ac <_Z10usb_to_canPhh+0xd8>)
 8000520:	2200      	movs	r2, #0
 8000522:	609a      	str	r2, [r3, #8]
        TxHeader.StdId = (usb_msg[1] << 24) | (usb_msg[2] << 16) | (usb_msg[3] << 8) | (usb_msg[4] << 0);
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	3301      	adds	r3, #1
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	061a      	lsls	r2, r3, #24
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	3302      	adds	r3, #2
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	041b      	lsls	r3, r3, #16
 8000534:	431a      	orrs	r2, r3
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	3303      	adds	r3, #3
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	021b      	lsls	r3, r3, #8
 800053e:	4313      	orrs	r3, r2
 8000540:	687a      	ldr	r2, [r7, #4]
 8000542:	3204      	adds	r2, #4
 8000544:	7812      	ldrb	r2, [r2, #0]
 8000546:	4313      	orrs	r3, r2
 8000548:	461a      	mov	r2, r3
 800054a:	4b18      	ldr	r3, [pc, #96]	; (80005ac <_Z10usb_to_canPhh+0xd8>)
 800054c:	601a      	str	r2, [r3, #0]
    }

    // is_rtr
    if (usb_msg[0] & 0x04)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	f003 0304 	and.w	r3, r3, #4
 8000556:	2b00      	cmp	r3, #0
 8000558:	d003      	beq.n	8000562 <_Z10usb_to_canPhh+0x8e>
    {
        TxHeader.RTR = CAN_RTR_REMOTE;
 800055a:	4b14      	ldr	r3, [pc, #80]	; (80005ac <_Z10usb_to_canPhh+0xd8>)
 800055c:	2202      	movs	r2, #2
 800055e:	60da      	str	r2, [r3, #12]
 8000560:	e002      	b.n	8000568 <_Z10usb_to_canPhh+0x94>
    }
    else
    {
        TxHeader.RTR = CAN_RTR_DATA;
 8000562:	4b12      	ldr	r3, [pc, #72]	; (80005ac <_Z10usb_to_canPhh+0xd8>)
 8000564:	2200      	movs	r2, #0
 8000566:	60da      	str	r2, [r3, #12]
    }

    // is_error
    //?

    TxHeader.TransmitGlobalTime = DISABLE;
 8000568:	4b10      	ldr	r3, [pc, #64]	; (80005ac <_Z10usb_to_canPhh+0xd8>)
 800056a:	2200      	movs	r2, #0
 800056c:	751a      	strb	r2, [r3, #20]
    // dlc
    TxHeader.DLC = usb_msg[5];
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	3305      	adds	r3, #5
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	461a      	mov	r2, r3
 8000576:	4b0d      	ldr	r3, [pc, #52]	; (80005ac <_Z10usb_to_canPhh+0xd8>)
 8000578:	611a      	str	r2, [r3, #16]

    if (0 < HAL_CAN_GetTxMailboxesFreeLevel(&hcan))
 800057a:	480d      	ldr	r0, [pc, #52]	; (80005b0 <_Z10usb_to_canPhh+0xdc>)
 800057c:	f000 fd61 	bl	8001042 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000580:	4603      	mov	r3, r0
 8000582:	2b00      	cmp	r3, #0
 8000584:	bf14      	ite	ne
 8000586:	2301      	movne	r3, #1
 8000588:	2300      	moveq	r3, #0
 800058a:	b2db      	uxtb	r3, r3
 800058c:	2b00      	cmp	r3, #0
 800058e:	d009      	beq.n	80005a4 <_Z10usb_to_canPhh+0xd0>
    {
        led_on(can);
 8000590:	2000      	movs	r0, #0
 8000592:	f000 f851 	bl	8000638 <led_on>
        HAL_CAN_AddTxMessage(&hcan, &TxHeader, usb_msg + 6, &TxMailbox);
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	1d9a      	adds	r2, r3, #6
 800059a:	4b06      	ldr	r3, [pc, #24]	; (80005b4 <_Z10usb_to_canPhh+0xe0>)
 800059c:	4903      	ldr	r1, [pc, #12]	; (80005ac <_Z10usb_to_canPhh+0xd8>)
 800059e:	4804      	ldr	r0, [pc, #16]	; (80005b0 <_Z10usb_to_canPhh+0xdc>)
 80005a0:	f000 fcd8 	bl	8000f54 <HAL_CAN_AddTxMessage>
    }
}
 80005a4:	bf00      	nop
 80005a6:	3708      	adds	r7, #8
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	200001f4 	.word	0x200001f4
 80005b0:	20000210 	.word	0x20000210
 80005b4:	2000020c 	.word	0x2000020c

080005b8 <_Z10robomasterPhh>:

void robomaster(uint8_t usb_msg[], const uint8_t len){
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
 80005c0:	460b      	mov	r3, r1
 80005c2:	70fb      	strb	r3, [r7, #3]
	// data structure
	/*
	uint8_t command & prosess_id: (command: if it is normal can frame,
	uint8_t data[8or9or32] : data
    */
	switch (usb_msg[0] & 0x0f){
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	f003 030f 	and.w	r3, r3, #15
 80005cc:	2b05      	cmp	r3, #5
 80005ce:	d82d      	bhi.n	800062c <_Z10robomasterPhh+0x74>
 80005d0:	a201      	add	r2, pc, #4	; (adr r2, 80005d8 <_Z10robomasterPhh+0x20>)
 80005d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005d6:	bf00      	nop
 80005d8:	080005f1 	.word	0x080005f1
 80005dc:	080005fb 	.word	0x080005fb
 80005e0:	08000605 	.word	0x08000605
 80005e4:	0800060f 	.word	0x0800060f
 80005e8:	08000619 	.word	0x08000619
 80005ec:	08000623 	.word	0x08000623
	case 0x00:{
		motor.setMode(usb_msg);
 80005f0:	6879      	ldr	r1, [r7, #4]
 80005f2:	4810      	ldr	r0, [pc, #64]	; (8000634 <_Z10robomasterPhh+0x7c>)
 80005f4:	f7ff fde8 	bl	80001c8 <_ZN9MotorCtrl7setModeEPh>
		break;
 80005f8:	e018      	b.n	800062c <_Z10robomasterPhh+0x74>
	}case 0x01:{
		motor.setTemp(usb_msg);
 80005fa:	6879      	ldr	r1, [r7, #4]
 80005fc:	480d      	ldr	r0, [pc, #52]	; (8000634 <_Z10robomasterPhh+0x7c>)
 80005fe:	f7ff fe39 	bl	8000274 <_ZN9MotorCtrl7setTempEPh>
		break;
 8000602:	e013      	b.n	800062c <_Z10robomasterPhh+0x74>
	}case 0x02:{
		motor.setTarget(usb_msg);
 8000604:	6879      	ldr	r1, [r7, #4]
 8000606:	480b      	ldr	r0, [pc, #44]	; (8000634 <_Z10robomasterPhh+0x7c>)
 8000608:	f7ff fe52 	bl	80002b0 <_ZN9MotorCtrl9setTargetEPh>
		break;
 800060c:	e00e      	b.n	800062c <_Z10robomasterPhh+0x74>
	}case 0x03:{
		motor.setKp(usb_msg);
 800060e:	6879      	ldr	r1, [r7, #4]
 8000610:	4808      	ldr	r0, [pc, #32]	; (8000634 <_Z10robomasterPhh+0x7c>)
 8000612:	f7ff fe87 	bl	8000324 <_ZN9MotorCtrl5setKpEPh>
		break;
 8000616:	e009      	b.n	800062c <_Z10robomasterPhh+0x74>
	}case 0x04:{
		motor.setKi(usb_msg);
 8000618:	6879      	ldr	r1, [r7, #4]
 800061a:	4806      	ldr	r0, [pc, #24]	; (8000634 <_Z10robomasterPhh+0x7c>)
 800061c:	f7ff febc 	bl	8000398 <_ZN9MotorCtrl5setKiEPh>
		break;
 8000620:	e004      	b.n	800062c <_Z10robomasterPhh+0x74>
	}case 0x05:{
		motor.setKd(usb_msg);
 8000622:	6879      	ldr	r1, [r7, #4]
 8000624:	4803      	ldr	r0, [pc, #12]	; (8000634 <_Z10robomasterPhh+0x7c>)
 8000626:	f7ff fef1 	bl	800040c <_ZN9MotorCtrl5setKdEPh>
	}
	}
}
 800062a:	e7ff      	b.n	800062c <_Z10robomasterPhh+0x74>
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	20000284 	.word	0x20000284

08000638 <led_on>:
};

void led_on(led name)
{
    // if the led is off.
    if (led_list[name].is_high == 0)
 8000638:	4b0a      	ldr	r3, [pc, #40]	; (8000664 <led_on+0x2c>)
 800063a:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 800063e:	7b1b      	ldrb	r3, [r3, #12]
 8000640:	b103      	cbz	r3, 8000644 <led_on+0xc>
 8000642:	4770      	bx	lr
{
 8000644:	b510      	push	{r4, lr}
    {
        HAL_GPIO_WritePin(led_list[name].gpio, led_list[name].pin, GPIO_PIN_SET);
 8000646:	4b07      	ldr	r3, [pc, #28]	; (8000664 <led_on+0x2c>)
 8000648:	ea4f 1c00 	mov.w	ip, r0, lsl #4
 800064c:	eb03 1400 	add.w	r4, r3, r0, lsl #4
 8000650:	2201      	movs	r2, #1
 8000652:	88a1      	ldrh	r1, [r4, #4]
 8000654:	f853 000c 	ldr.w	r0, [r3, ip]
 8000658:	f000 ff94 	bl	8001584 <HAL_GPIO_WritePin>
        led_list[name].before_tick = HAL_GetTick();
 800065c:	f000 fb34 	bl	8000cc8 <HAL_GetTick>
 8000660:	60a0      	str	r0, [r4, #8]
    }
}
 8000662:	bd10      	pop	{r4, pc}
 8000664:	20000010 	.word	0x20000010

08000668 <led_process>:

void led_process(void)
{
 8000668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    for (int i = 0; i < LED_LIST_SIZE; i++)
 800066a:	4c0d      	ldr	r4, [pc, #52]	; (80006a0 <led_process+0x38>)
 800066c:	f104 0740 	add.w	r7, r4, #64	; 0x40
    {
        if (led_list[i].is_high || HAL_GetTick() - led_list[i].before_tick > LED_INTERVAL)
        {
            HAL_GPIO_WritePin(led_list[i].gpio, led_list[i].pin, GPIO_PIN_RESET);
 8000670:	2600      	movs	r6, #0
 8000672:	e008      	b.n	8000686 <led_process+0x1e>
 8000674:	4632      	mov	r2, r6
 8000676:	88a9      	ldrh	r1, [r5, #4]
 8000678:	6828      	ldr	r0, [r5, #0]
 800067a:	f000 ff83 	bl	8001584 <HAL_GPIO_WritePin>
            led_list[i].is_high = 0;
 800067e:	732e      	strb	r6, [r5, #12]
    for (int i = 0; i < LED_LIST_SIZE; i++)
 8000680:	3410      	adds	r4, #16
 8000682:	42bc      	cmp	r4, r7
 8000684:	d00b      	beq.n	800069e <led_process+0x36>
        if (led_list[i].is_high || HAL_GetTick() - led_list[i].before_tick > LED_INTERVAL)
 8000686:	4625      	mov	r5, r4
 8000688:	7b23      	ldrb	r3, [r4, #12]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d1f2      	bne.n	8000674 <led_process+0xc>
 800068e:	f000 fb1b 	bl	8000cc8 <HAL_GetTick>
 8000692:	68a3      	ldr	r3, [r4, #8]
 8000694:	1ac0      	subs	r0, r0, r3
 8000696:	f5b0 7f96 	cmp.w	r0, #300	; 0x12c
 800069a:	d9f1      	bls.n	8000680 <led_process+0x18>
 800069c:	e7ea      	b.n	8000674 <led_process+0xc>
        }
    }
}
 800069e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80006a0:	20000010 	.word	0x20000010

080006a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006a4:	b508      	push	{r3, lr}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006a6:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 80006a8:	4e04      	ldr	r6, [pc, #16]	; (80006bc <Error_Handler+0x18>)
 80006aa:	2501      	movs	r5, #1
 80006ac:	2480      	movs	r4, #128	; 0x80
 80006ae:	462a      	mov	r2, r5
 80006b0:	4621      	mov	r1, r4
 80006b2:	4630      	mov	r0, r6
 80006b4:	f000 ff66 	bl	8001584 <HAL_GPIO_WritePin>
  while (1)
 80006b8:	e7f9      	b.n	80006ae <Error_Handler+0xa>
 80006ba:	bf00      	nop
 80006bc:	48000400 	.word	0x48000400

080006c0 <SystemClock_Config>:
{
 80006c0:	b500      	push	{lr}
 80006c2:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c4:	2100      	movs	r1, #0
 80006c6:	9114      	str	r1, [sp, #80]	; 0x50
 80006c8:	9115      	str	r1, [sp, #84]	; 0x54
 80006ca:	9117      	str	r1, [sp, #92]	; 0x5c
 80006cc:	9118      	str	r1, [sp, #96]	; 0x60
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ce:	910d      	str	r1, [sp, #52]	; 0x34
 80006d0:	910e      	str	r1, [sp, #56]	; 0x38
 80006d2:	910f      	str	r1, [sp, #60]	; 0x3c
 80006d4:	9110      	str	r1, [sp, #64]	; 0x40
 80006d6:	9111      	str	r1, [sp, #68]	; 0x44
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006d8:	2234      	movs	r2, #52	; 0x34
 80006da:	4668      	mov	r0, sp
 80006dc:	f005 f92e 	bl	800593c <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006e0:	2201      	movs	r2, #1
 80006e2:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006e8:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ea:	9216      	str	r2, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ec:	2202      	movs	r2, #2
 80006ee:	9219      	str	r2, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006f0:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80006f2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80006f6:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f8:	a812      	add	r0, sp, #72	; 0x48
 80006fa:	f001 ff35 	bl	8002568 <HAL_RCC_OscConfig>
 80006fe:	b9c8      	cbnz	r0, 8000734 <SystemClock_Config+0x74>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000700:	230f      	movs	r3, #15
 8000702:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000704:	2102      	movs	r1, #2
 8000706:	910e      	str	r1, [sp, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000708:	2300      	movs	r3, #0
 800070a:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800070c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000710:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000712:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000714:	a80d      	add	r0, sp, #52	; 0x34
 8000716:	f002 fa77 	bl	8002c08 <HAL_RCC_ClockConfig>
 800071a:	b968      	cbnz	r0, 8000738 <SystemClock_Config+0x78>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800071c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000720:	9300      	str	r3, [sp, #0]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000722:	2300      	movs	r3, #0
 8000724:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000726:	4668      	mov	r0, sp
 8000728:	f002 fb3e 	bl	8002da8 <HAL_RCCEx_PeriphCLKConfig>
 800072c:	b930      	cbnz	r0, 800073c <SystemClock_Config+0x7c>
}
 800072e:	b01d      	add	sp, #116	; 0x74
 8000730:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000734:	f7ff ffb6 	bl	80006a4 <Error_Handler>
    Error_Handler();
 8000738:	f7ff ffb4 	bl	80006a4 <Error_Handler>
    Error_Handler();
 800073c:	f7ff ffb2 	bl	80006a4 <Error_Handler>

08000740 <main>:
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b09c      	sub	sp, #112	; 0x70
  HAL_Init();
 8000744:	f000 faa2 	bl	8000c8c <HAL_Init>
  SystemClock_Config();
 8000748:	f7ff ffba 	bl	80006c0 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074c:	2400      	movs	r4, #0
 800074e:	940b      	str	r4, [sp, #44]	; 0x2c
 8000750:	940c      	str	r4, [sp, #48]	; 0x30
 8000752:	940d      	str	r4, [sp, #52]	; 0x34
 8000754:	940e      	str	r4, [sp, #56]	; 0x38
 8000756:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000758:	4b6f      	ldr	r3, [pc, #444]	; (8000918 <main+0x1d8>)
 800075a:	695a      	ldr	r2, [r3, #20]
 800075c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000760:	615a      	str	r2, [r3, #20]
 8000762:	695a      	ldr	r2, [r3, #20]
 8000764:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8000768:	9201      	str	r2, [sp, #4]
 800076a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800076c:	695a      	ldr	r2, [r3, #20]
 800076e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000772:	615a      	str	r2, [r3, #20]
 8000774:	695a      	ldr	r2, [r3, #20]
 8000776:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800077a:	9202      	str	r2, [sp, #8]
 800077c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800077e:	695a      	ldr	r2, [r3, #20]
 8000780:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000784:	615a      	str	r2, [r3, #20]
 8000786:	695b      	ldr	r3, [r3, #20]
 8000788:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800078c:	9303      	str	r3, [sp, #12]
 800078e:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(USB_PULLUP_GPIO_Port, USB_PULLUP_Pin, GPIO_PIN_RESET);
 8000790:	4622      	mov	r2, r4
 8000792:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000796:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800079a:	f000 fef3 	bl	8001584 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LED_CAN_Pin|LED_GREEN_Pin|LED_YELLOW_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 800079e:	4f5f      	ldr	r7, [pc, #380]	; (800091c <main+0x1dc>)
 80007a0:	4622      	mov	r2, r4
 80007a2:	21f0      	movs	r1, #240	; 0xf0
 80007a4:	4638      	mov	r0, r7
 80007a6:	f000 feed 	bl	8001584 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = EMS_Pin;
 80007aa:	2602      	movs	r6, #2
 80007ac:	960b      	str	r6, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80007ae:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80007b2:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80007b4:	960d      	str	r6, [sp, #52]	; 0x34
  HAL_GPIO_Init(EMS_GPIO_Port, &GPIO_InitStruct);
 80007b6:	a90b      	add	r1, sp, #44	; 0x2c
 80007b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007bc:	f000 fe08 	bl	80013d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_PULLUP_Pin;
 80007c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007c4:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c6:	2501      	movs	r5, #1
 80007c8:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ca:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007cc:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(USB_PULLUP_GPIO_Port, &GPIO_InitStruct);
 80007ce:	a90b      	add	r1, sp, #44	; 0x2c
 80007d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007d4:	f000 fdfc 	bl	80013d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_CAN_Pin|LED_GREEN_Pin|LED_YELLOW_Pin|LED_RED_Pin;
 80007d8:	23f0      	movs	r3, #240	; 0xf0
 80007da:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007dc:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007de:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e0:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007e2:	a90b      	add	r1, sp, #44	; 0x2c
 80007e4:	4638      	mov	r0, r7
 80007e6:	f000 fdf3 	bl	80013d0 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 80007ea:	4622      	mov	r2, r4
 80007ec:	4629      	mov	r1, r5
 80007ee:	2007      	movs	r0, #7
 80007f0:	f000 fd96 	bl	8001320 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80007f4:	2007      	movs	r0, #7
 80007f6:	f000 fdc9 	bl	800138c <HAL_NVIC_EnableIRQ>
  MX_USB_DEVICE_Init();
 80007fa:	f004 fdcb 	bl	8005394 <MX_USB_DEVICE_Init>
  hcan.Instance = CAN;
 80007fe:	4848      	ldr	r0, [pc, #288]	; (8000920 <main+0x1e0>)
 8000800:	4b48      	ldr	r3, [pc, #288]	; (8000924 <main+0x1e4>)
 8000802:	6003      	str	r3, [r0, #0]
  hcan.Init.Prescaler = 2;
 8000804:	6046      	str	r6, [r0, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000806:	6084      	str	r4, [r0, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000808:	60c4      	str	r4, [r0, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 800080a:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 800080e:	6103      	str	r3, [r0, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000810:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000814:	6143      	str	r3, [r0, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000816:	7604      	strb	r4, [r0, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000818:	7644      	strb	r4, [r0, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 800081a:	7685      	strb	r5, [r0, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800081c:	76c4      	strb	r4, [r0, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800081e:	7704      	strb	r4, [r0, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000820:	7744      	strb	r4, [r0, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000822:	f000 fa57 	bl	8000cd4 <HAL_CAN_Init>
 8000826:	2800      	cmp	r0, #0
 8000828:	d160      	bne.n	80008ec <main+0x1ac>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800082a:	2300      	movs	r3, #0
 800082c:	9307      	str	r3, [sp, #28]
 800082e:	9308      	str	r3, [sp, #32]
 8000830:	9309      	str	r3, [sp, #36]	; 0x24
 8000832:	930a      	str	r3, [sp, #40]	; 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000834:	9304      	str	r3, [sp, #16]
 8000836:	9305      	str	r3, [sp, #20]
 8000838:	9306      	str	r3, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800083a:	930b      	str	r3, [sp, #44]	; 0x2c
 800083c:	930c      	str	r3, [sp, #48]	; 0x30
 800083e:	930d      	str	r3, [sp, #52]	; 0x34
 8000840:	930e      	str	r3, [sp, #56]	; 0x38
 8000842:	930f      	str	r3, [sp, #60]	; 0x3c
 8000844:	9310      	str	r3, [sp, #64]	; 0x40
 8000846:	9311      	str	r3, [sp, #68]	; 0x44
  htim3.Instance = TIM3;
 8000848:	4837      	ldr	r0, [pc, #220]	; (8000928 <main+0x1e8>)
 800084a:	4a38      	ldr	r2, [pc, #224]	; (800092c <main+0x1ec>)
 800084c:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 71;
 800084e:	2247      	movs	r2, #71	; 0x47
 8000850:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000852:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 999;
 8000854:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000858:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800085a:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800085c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800085e:	f002 fe37 	bl	80034d0 <HAL_TIM_Base_Init>
 8000862:	2800      	cmp	r0, #0
 8000864:	d144      	bne.n	80008f0 <main+0x1b0>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000866:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800086a:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800086c:	a907      	add	r1, sp, #28
 800086e:	482e      	ldr	r0, [pc, #184]	; (8000928 <main+0x1e8>)
 8000870:	f002 ff76 	bl	8003760 <HAL_TIM_ConfigClockSource>
 8000874:	2800      	cmp	r0, #0
 8000876:	d13d      	bne.n	80008f4 <main+0x1b4>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000878:	482b      	ldr	r0, [pc, #172]	; (8000928 <main+0x1e8>)
 800087a:	f002 fe59 	bl	8003530 <HAL_TIM_PWM_Init>
 800087e:	2800      	cmp	r0, #0
 8000880:	d13a      	bne.n	80008f8 <main+0x1b8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000882:	2300      	movs	r3, #0
 8000884:	9304      	str	r3, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000886:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000888:	a904      	add	r1, sp, #16
 800088a:	4827      	ldr	r0, [pc, #156]	; (8000928 <main+0x1e8>)
 800088c:	f003 f81e 	bl	80038cc <HAL_TIMEx_MasterConfigSynchronization>
 8000890:	2800      	cmp	r0, #0
 8000892:	d133      	bne.n	80008fc <main+0x1bc>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000894:	2360      	movs	r3, #96	; 0x60
 8000896:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 100;
 8000898:	2364      	movs	r3, #100	; 0x64
 800089a:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800089c:	2200      	movs	r2, #0
 800089e:	920d      	str	r2, [sp, #52]	; 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008a0:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008a2:	a90b      	add	r1, sp, #44	; 0x2c
 80008a4:	4820      	ldr	r0, [pc, #128]	; (8000928 <main+0x1e8>)
 80008a6:	f002 feb1 	bl	800360c <HAL_TIM_PWM_ConfigChannel>
 80008aa:	bb48      	cbnz	r0, 8000900 <main+0x1c0>
  led_on(green);
 80008ac:	2001      	movs	r0, #1
 80008ae:	f7ff fec3 	bl	8000638 <led_on>
  led_on(yellow);
 80008b2:	2002      	movs	r0, #2
 80008b4:	f7ff fec0 	bl	8000638 <led_on>
  led_on(red);
 80008b8:	2003      	movs	r0, #3
 80008ba:	f7ff febd 	bl	8000638 <led_on>
  led_on(can);
 80008be:	2000      	movs	r0, #0
 80008c0:	f7ff feba 	bl	8000638 <led_on>
  filter.FilterIdHigh         = 0;                        // „Éï„Ç£„É´„Çø„ÉºID(‰∏äÔøΩ?16„Éì„ÉÉ???????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ??????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?)
 80008c4:	2300      	movs	r3, #0
 80008c6:	9312      	str	r3, [sp, #72]	; 0x48
  filter.FilterIdLow          = 0;                        // „Éï„Ç£„É´„Çø„ÉºID(‰∏ãÔøΩ?16„Éì„ÉÉ???????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ??????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?)
 80008c8:	9313      	str	r3, [sp, #76]	; 0x4c
  filter.FilterMaskIdHigh     = 0;                        // „Éï„Ç£„É´„Çø„Éº„Éû„Çπ„ÇØ(‰∏äÔøΩ?16„Éì„ÉÉ???????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ??????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?)
 80008ca:	9314      	str	r3, [sp, #80]	; 0x50
  filter.FilterMaskIdLow      = 0;                        // „Éï„Ç£„É´„Çø„Éº„Éû„Çπ„ÇØ(‰∏ãÔøΩ?16„Éì„ÉÉ???????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ??????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?)
 80008cc:	9315      	str	r3, [sp, #84]	; 0x54
  filter.FilterScale          = CAN_FILTERSCALE_32BIT;    // „Éï„Ç£„É´„Çø„Éº„Çπ„Ç±„Éº„É´
 80008ce:	2201      	movs	r2, #1
 80008d0:	9219      	str	r2, [sp, #100]	; 0x64
  filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;         // „Éï„Ç£„É´„Çø„Éº„Å´Ââ≤„ÇäÂΩì„Å¶„ÇãFIFO
 80008d2:	9316      	str	r3, [sp, #88]	; 0x58
  filter.FilterBank           = 0;                        // „Éï„Ç£„É´„Çø„Éº„Éê„É≥„ÇØNo
 80008d4:	9317      	str	r3, [sp, #92]	; 0x5c
  filter.FilterMode           = CAN_FILTERMODE_IDMASK;    // „Éï„Ç£„É´„Çø„Éº„É¢„Éº???????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ??????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?
 80008d6:	9318      	str	r3, [sp, #96]	; 0x60
  filter.SlaveStartFilterBank = 14;                       // „Çπ„É¨„Éº„ÉñCAN„ÅÆÈñãÂßã„Éï„Ç£„É´„Çø„Éº„Éê„É≥„ÇØNo
 80008d8:	230e      	movs	r3, #14
 80008da:	931b      	str	r3, [sp, #108]	; 0x6c
  filter.FilterActivation     = ENABLE;                   // „Éï„Ç£„É´„Çø„ÉºÁÑ°Âäπ????????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ??????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ???????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ??????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩÊúâÂäπ
 80008dc:	921a      	str	r2, [sp, #104]	; 0x68
  if(HAL_CAN_ConfigFilter(&hcan, &filter)!=HAL_OK ){
 80008de:	a912      	add	r1, sp, #72	; 0x48
 80008e0:	480f      	ldr	r0, [pc, #60]	; (8000920 <main+0x1e0>)
 80008e2:	f000 fa86 	bl	8000df2 <HAL_CAN_ConfigFilter>
 80008e6:	b168      	cbz	r0, 8000904 <main+0x1c4>
	  Error_Handler();
 80008e8:	f7ff fedc 	bl	80006a4 <Error_Handler>
    Error_Handler();
 80008ec:	f7ff feda 	bl	80006a4 <Error_Handler>
    Error_Handler();
 80008f0:	f7ff fed8 	bl	80006a4 <Error_Handler>
    Error_Handler();
 80008f4:	f7ff fed6 	bl	80006a4 <Error_Handler>
    Error_Handler();
 80008f8:	f7ff fed4 	bl	80006a4 <Error_Handler>
    Error_Handler();
 80008fc:	f7ff fed2 	bl	80006a4 <Error_Handler>
    Error_Handler();
 8000900:	f7ff fed0 	bl	80006a4 <Error_Handler>
  if(HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)!=HAL_OK){
 8000904:	2102      	movs	r1, #2
 8000906:	4806      	ldr	r0, [pc, #24]	; (8000920 <main+0x1e0>)
 8000908:	f000 fbb2 	bl	8001070 <HAL_CAN_ActivateNotification>
 800090c:	b108      	cbz	r0, 8000912 <main+0x1d2>
	  Error_Handler();
 800090e:	f7ff fec9 	bl	80006a4 <Error_Handler>
  main_cpp();
 8000912:	f000 f8c9 	bl	8000aa8 <main_cpp>
  while (1)
 8000916:	e7fe      	b.n	8000916 <main+0x1d6>
 8000918:	40021000 	.word	0x40021000
 800091c:	48000400 	.word	0x48000400
 8000920:	20000210 	.word	0x20000210
 8000924:	40006400 	.word	0x40006400
 8000928:	20000238 	.word	0x20000238
 800092c:	40000400 	.word	0x40000400

08000930 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000930:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000932:	4b0a      	ldr	r3, [pc, #40]	; (800095c <HAL_MspInit+0x2c>)
 8000934:	699a      	ldr	r2, [r3, #24]
 8000936:	f042 0201 	orr.w	r2, r2, #1
 800093a:	619a      	str	r2, [r3, #24]
 800093c:	699a      	ldr	r2, [r3, #24]
 800093e:	f002 0201 	and.w	r2, r2, #1
 8000942:	9200      	str	r2, [sp, #0]
 8000944:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000946:	69da      	ldr	r2, [r3, #28]
 8000948:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800094c:	61da      	str	r2, [r3, #28]
 800094e:	69db      	ldr	r3, [r3, #28]
 8000950:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000954:	9301      	str	r3, [sp, #4]
 8000956:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000958:	b002      	add	sp, #8
 800095a:	4770      	bx	lr
 800095c:	40021000 	.word	0x40021000

08000960 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000960:	b500      	push	{lr}
 8000962:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000964:	2300      	movs	r3, #0
 8000966:	9303      	str	r3, [sp, #12]
 8000968:	9304      	str	r3, [sp, #16]
 800096a:	9305      	str	r3, [sp, #20]
 800096c:	9306      	str	r3, [sp, #24]
 800096e:	9307      	str	r3, [sp, #28]
  if(hcan->Instance==CAN)
 8000970:	6802      	ldr	r2, [r0, #0]
 8000972:	4b18      	ldr	r3, [pc, #96]	; (80009d4 <HAL_CAN_MspInit+0x74>)
 8000974:	429a      	cmp	r2, r3
 8000976:	d002      	beq.n	800097e <HAL_CAN_MspInit+0x1e>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8000978:	b009      	add	sp, #36	; 0x24
 800097a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_CAN1_CLK_ENABLE();
 800097e:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 8000982:	69da      	ldr	r2, [r3, #28]
 8000984:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8000988:	61da      	str	r2, [r3, #28]
 800098a:	69da      	ldr	r2, [r3, #28]
 800098c:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8000990:	9201      	str	r2, [sp, #4]
 8000992:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000994:	695a      	ldr	r2, [r3, #20]
 8000996:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800099a:	615a      	str	r2, [r3, #20]
 800099c:	695b      	ldr	r3, [r3, #20]
 800099e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80009a2:	9302      	str	r3, [sp, #8]
 80009a4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80009a6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80009aa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ac:	2302      	movs	r3, #2
 80009ae:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009b0:	2303      	movs	r3, #3
 80009b2:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 80009b4:	2309      	movs	r3, #9
 80009b6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009b8:	a903      	add	r1, sp, #12
 80009ba:	4807      	ldr	r0, [pc, #28]	; (80009d8 <HAL_CAN_MspInit+0x78>)
 80009bc:	f000 fd08 	bl	80013d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 1, 0);
 80009c0:	2200      	movs	r2, #0
 80009c2:	2101      	movs	r1, #1
 80009c4:	2014      	movs	r0, #20
 80009c6:	f000 fcab 	bl	8001320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 80009ca:	2014      	movs	r0, #20
 80009cc:	f000 fcde 	bl	800138c <HAL_NVIC_EnableIRQ>
}
 80009d0:	e7d2      	b.n	8000978 <HAL_CAN_MspInit+0x18>
 80009d2:	bf00      	nop
 80009d4:	40006400 	.word	0x40006400
 80009d8:	48000400 	.word	0x48000400

080009dc <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM3)
 80009dc:	6802      	ldr	r2, [r0, #0]
 80009de:	4b0e      	ldr	r3, [pc, #56]	; (8000a18 <HAL_TIM_Base_MspInit+0x3c>)
 80009e0:	429a      	cmp	r2, r3
 80009e2:	d000      	beq.n	80009e6 <HAL_TIM_Base_MspInit+0xa>
 80009e4:	4770      	bx	lr
{
 80009e6:	b500      	push	{lr}
 80009e8:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80009ea:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 80009ee:	69da      	ldr	r2, [r3, #28]
 80009f0:	f042 0202 	orr.w	r2, r2, #2
 80009f4:	61da      	str	r2, [r3, #28]
 80009f6:	69db      	ldr	r3, [r3, #28]
 80009f8:	f003 0302 	and.w	r3, r3, #2
 80009fc:	9301      	str	r3, [sp, #4]
 80009fe:	9b01      	ldr	r3, [sp, #4]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000a00:	2200      	movs	r2, #0
 8000a02:	4611      	mov	r1, r2
 8000a04:	201d      	movs	r0, #29
 8000a06:	f000 fc8b 	bl	8001320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000a0a:	201d      	movs	r0, #29
 8000a0c:	f000 fcbe 	bl	800138c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000a10:	b003      	add	sp, #12
 8000a12:	f85d fb04 	ldr.w	pc, [sp], #4
 8000a16:	bf00      	nop
 8000a18:	40000400 	.word	0x40000400

08000a1c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a1c:	e7fe      	b.n	8000a1c <NMI_Handler>

08000a1e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a1e:	e7fe      	b.n	8000a1e <HardFault_Handler>

08000a20 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a20:	e7fe      	b.n	8000a20 <MemManage_Handler>

08000a22 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a22:	e7fe      	b.n	8000a22 <BusFault_Handler>

08000a24 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a24:	e7fe      	b.n	8000a24 <UsageFault_Handler>

08000a26 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a26:	4770      	bx	lr

08000a28 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a28:	4770      	bx	lr

08000a2a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a2a:	4770      	bx	lr

08000a2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a2c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a2e:	f000 f93f 	bl	8000cb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a32:	bd08      	pop	{r3, pc}

08000a34 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000a34:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EMS_Pin);
 8000a36:	2002      	movs	r0, #2
 8000a38:	f000 fdaa 	bl	8001590 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000a3c:	bd08      	pop	{r3, pc}
	...

08000a40 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8000a40:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */
	led_on(green);
 8000a42:	2001      	movs	r0, #1
 8000a44:	f7ff fdf8 	bl	8000638 <led_on>
  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000a48:	4801      	ldr	r0, [pc, #4]	; (8000a50 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8000a4a:	f000 fb30 	bl	80010ae <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8000a4e:	bd08      	pop	{r3, pc}
 8000a50:	20000210 	.word	0x20000210

08000a54 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000a54:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000a56:	4802      	ldr	r0, [pc, #8]	; (8000a60 <TIM3_IRQHandler+0xc>)
 8000a58:	f002 fbe8 	bl	800322c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000a5c:	bd08      	pop	{r3, pc}
 8000a5e:	bf00      	nop
 8000a60:	20000238 	.word	0x20000238

08000a64 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000a64:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000a66:	4802      	ldr	r0, [pc, #8]	; (8000a70 <USB_LP_IRQHandler+0xc>)
 8000a68:	f000 fe31 	bl	80016ce <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000a6c:	bd08      	pop	{r3, pc}
 8000a6e:	bf00      	nop
 8000a70:	20001128 	.word	0x20001128

08000a74 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a74:	4a03      	ldr	r2, [pc, #12]	; (8000a84 <SystemInit+0x10>)
 8000a76:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000a7a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a7e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a82:	4770      	bx	lr
 8000a84:	e000ed00 	.word	0xe000ed00

08000a88 <_ZN9MotorCtrlC1Ev>:
class MotorCtrl{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	2200      	movs	r2, #0
 8000a94:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	370c      	adds	r7, #12
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr
	...

08000aa8 <main_cpp>:

CAN_TxHeaderTypeDef TxHeader1;
CAN_TxHeaderTypeDef TxHeader2;

void main_cpp()
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
	HAL_CAN_Start(&hcan);
 8000aae:	483b      	ldr	r0, [pc, #236]	; (8000b9c <main_cpp+0xf4>)
 8000ab0:	f000 fa22 	bl	8000ef8 <HAL_CAN_Start>

	TxHeader1.IDE = CAN_ID_STD;
 8000ab4:	4b3a      	ldr	r3, [pc, #232]	; (8000ba0 <main_cpp+0xf8>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	609a      	str	r2, [r3, #8]
	TxHeader1.RTR = CAN_RTR_DATA;
 8000aba:	4b39      	ldr	r3, [pc, #228]	; (8000ba0 <main_cpp+0xf8>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	60da      	str	r2, [r3, #12]
	TxHeader1.StdId = 0x200;
 8000ac0:	4b37      	ldr	r3, [pc, #220]	; (8000ba0 <main_cpp+0xf8>)
 8000ac2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ac6:	601a      	str	r2, [r3, #0]
	TxHeader1.DLC = 8;
 8000ac8:	4b35      	ldr	r3, [pc, #212]	; (8000ba0 <main_cpp+0xf8>)
 8000aca:	2208      	movs	r2, #8
 8000acc:	611a      	str	r2, [r3, #16]
	TxHeader1.TransmitGlobalTime = DISABLE;
 8000ace:	4b34      	ldr	r3, [pc, #208]	; (8000ba0 <main_cpp+0xf8>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	751a      	strb	r2, [r3, #20]
	TxHeader2.IDE = CAN_ID_STD;
 8000ad4:	4b33      	ldr	r3, [pc, #204]	; (8000ba4 <main_cpp+0xfc>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	609a      	str	r2, [r3, #8]
	TxHeader2.RTR = CAN_RTR_DATA;
 8000ada:	4b32      	ldr	r3, [pc, #200]	; (8000ba4 <main_cpp+0xfc>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	60da      	str	r2, [r3, #12]
	TxHeader2.StdId = 0x1ff;
 8000ae0:	4b30      	ldr	r3, [pc, #192]	; (8000ba4 <main_cpp+0xfc>)
 8000ae2:	f240 12ff 	movw	r2, #511	; 0x1ff
 8000ae6:	601a      	str	r2, [r3, #0]
	TxHeader2.DLC = 8;
 8000ae8:	4b2e      	ldr	r3, [pc, #184]	; (8000ba4 <main_cpp+0xfc>)
 8000aea:	2208      	movs	r2, #8
 8000aec:	611a      	str	r2, [r3, #16]
	TxHeader2.TransmitGlobalTime = DISABLE;
 8000aee:	4b2d      	ldr	r3, [pc, #180]	; (8000ba4 <main_cpp+0xfc>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	751a      	strb	r2, [r3, #20]

	uint8_t debug_state = 0;
 8000af4:	2300      	movs	r3, #0
 8000af6:	71fb      	strb	r3, [r7, #7]
	while (true)
	{
		if (READ_BIT(CAN->MSR, CAN_MSR_INAK) == 1)
 8000af8:	4b2b      	ldr	r3, [pc, #172]	; (8000ba8 <main_cpp+0x100>)
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	f003 0301 	and.w	r3, r3, #1
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	bf0c      	ite	eq
 8000b04:	2301      	moveq	r3, #1
 8000b06:	2300      	movne	r3, #0
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d008      	beq.n	8000b20 <main_cpp+0x78>
		{
			// can start
			CLEAR_BIT(CAN->MCR, CAN_MCR_INRQ);
 8000b0e:	4b26      	ldr	r3, [pc, #152]	; (8000ba8 <main_cpp+0x100>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4a25      	ldr	r2, [pc, #148]	; (8000ba8 <main_cpp+0x100>)
 8000b14:	f023 0301 	bic.w	r3, r3, #1
 8000b18:	6013      	str	r3, [r2, #0]
			led_on(green);
 8000b1a:	2001      	movs	r0, #1
 8000b1c:	f7ff fd8c 	bl	8000638 <led_on>
		}
		if (debug_state == 0)
 8000b20:	79fb      	ldrb	r3, [r7, #7]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d125      	bne.n	8000b72 <main_cpp+0xca>
		{
			switch (hUsbDeviceFS.dev_state)
 8000b26:	4b21      	ldr	r3, [pc, #132]	; (8000bac <main_cpp+0x104>)
 8000b28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8000b2c:	3b01      	subs	r3, #1
 8000b2e:	2b03      	cmp	r3, #3
 8000b30:	d831      	bhi.n	8000b96 <main_cpp+0xee>
 8000b32:	a201      	add	r2, pc, #4	; (adr r2, 8000b38 <main_cpp+0x90>)
 8000b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b38:	08000b49 	.word	0x08000b49
 8000b3c:	08000b51 	.word	0x08000b51
 8000b40:	08000b67 	.word	0x08000b67
 8000b44:	08000b59 	.word	0x08000b59
			{
			case USBD_STATE_DEFAULT:
				led_on(red);
 8000b48:	2003      	movs	r0, #3
 8000b4a:	f7ff fd75 	bl	8000638 <led_on>
				break;
 8000b4e:	e022      	b.n	8000b96 <main_cpp+0xee>
			case USBD_STATE_ADDRESSED:
				led_on(yellow);
 8000b50:	2002      	movs	r0, #2
 8000b52:	f7ff fd71 	bl	8000638 <led_on>
				break;
 8000b56:	e01e      	b.n	8000b96 <main_cpp+0xee>
			case USBD_STATE_SUSPENDED:
				led_on(yellow);
 8000b58:	2002      	movs	r0, #2
 8000b5a:	f7ff fd6d 	bl	8000638 <led_on>
				led_on(red);
 8000b5e:	2003      	movs	r0, #3
 8000b60:	f7ff fd6a 	bl	8000638 <led_on>
				break;
 8000b64:	e017      	b.n	8000b96 <main_cpp+0xee>
			case USBD_STATE_CONFIGURED:
				led_on(green);
 8000b66:	2001      	movs	r0, #1
 8000b68:	f7ff fd66 	bl	8000638 <led_on>
				debug_state = 1;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	71fb      	strb	r3, [r7, #7]
				break;
 8000b70:	e011      	b.n	8000b96 <main_cpp+0xee>
			}
		}
		else if (debug_state == 1)
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	2b01      	cmp	r3, #1
 8000b76:	d10e      	bne.n	8000b96 <main_cpp+0xee>
		{
			switch (hcan.ErrorCode)
 8000b78:	4b08      	ldr	r3, [pc, #32]	; (8000b9c <main_cpp+0xf4>)
 8000b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b7c:	2b20      	cmp	r3, #32
 8000b7e:	d005      	beq.n	8000b8c <main_cpp+0xe4>
 8000b80:	2b80      	cmp	r3, #128	; 0x80
 8000b82:	d107      	bne.n	8000b94 <main_cpp+0xec>
			{
			case HAL_CAN_ERROR_BD: // bit dominant error
				led_on(red);
 8000b84:	2003      	movs	r0, #3
 8000b86:	f7ff fd57 	bl	8000638 <led_on>
				break;
 8000b8a:	e004      	b.n	8000b96 <main_cpp+0xee>
			case HAL_CAN_ERROR_ACK: // acknowledge error
				led_on(yellow);
 8000b8c:	2002      	movs	r0, #2
 8000b8e:	f7ff fd53 	bl	8000638 <led_on>
				break;
 8000b92:	e000      	b.n	8000b96 <main_cpp+0xee>
			default:
				break;
 8000b94:	bf00      	nop
			}
		}

		led_process();
 8000b96:	f7ff fd67 	bl	8000668 <led_process>
		if (READ_BIT(CAN->MSR, CAN_MSR_INAK) == 1)
 8000b9a:	e7ad      	b.n	8000af8 <main_cpp+0x50>
 8000b9c:	20000210 	.word	0x20000210
 8000ba0:	200003e8 	.word	0x200003e8
 8000ba4:	20000400 	.word	0x20000400
 8000ba8:	40006400 	.word	0x40006400
 8000bac:	20000420 	.word	0x20000420

08000bb0 <_Z41__static_initialization_and_destruction_0ii>:
	}
}
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	6039      	str	r1, [r7, #0]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d107      	bne.n	8000bd0 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d102      	bne.n	8000bd0 <_Z41__static_initialization_and_destruction_0ii+0x20>
MotorCtrl motor;
 8000bca:	4803      	ldr	r0, [pc, #12]	; (8000bd8 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8000bcc:	f7ff ff5c 	bl	8000a88 <_ZN9MotorCtrlC1Ev>
}
 8000bd0:	bf00      	nop
 8000bd2:	3708      	adds	r7, #8
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	20000284 	.word	0x20000284

08000bdc <_GLOBAL__sub_I_motor>:
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
 8000be0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000be4:	2001      	movs	r0, #1
 8000be6:	f7ff ffe3 	bl	8000bb0 <_Z41__static_initialization_and_destruction_0ii>
 8000bea:	bd80      	pop	{r7, pc}

08000bec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000bec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c24 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bf0:	480d      	ldr	r0, [pc, #52]	; (8000c28 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bf2:	490e      	ldr	r1, [pc, #56]	; (8000c2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bf4:	4a0e      	ldr	r2, [pc, #56]	; (8000c30 <LoopForever+0xe>)
  movs r3, #0
 8000bf6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bf8:	e002      	b.n	8000c00 <LoopCopyDataInit>

08000bfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bfe:	3304      	adds	r3, #4

08000c00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c04:	d3f9      	bcc.n	8000bfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c06:	4a0b      	ldr	r2, [pc, #44]	; (8000c34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c08:	4c0b      	ldr	r4, [pc, #44]	; (8000c38 <LoopForever+0x16>)
  movs r3, #0
 8000c0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c0c:	e001      	b.n	8000c12 <LoopFillZerobss>

08000c0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c10:	3204      	adds	r2, #4

08000c12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c14:	d3fb      	bcc.n	8000c0e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000c16:	f7ff ff2d 	bl	8000a74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c1a:	f004 fe6b 	bl	80058f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c1e:	f7ff fd8f 	bl	8000740 <main>

08000c22 <LoopForever>:

LoopForever:
    b LoopForever
 8000c22:	e7fe      	b.n	8000c22 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c24:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000c28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c2c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8000c30:	080059d8 	.word	0x080059d8
  ldr r2, =_sbss
 8000c34:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8000c38:	20001634 	.word	0x20001634

08000c3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c3c:	e7fe      	b.n	8000c3c <ADC1_2_IRQHandler>
	...

08000c40 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c40:	b510      	push	{r4, lr}
 8000c42:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c44:	4b0e      	ldr	r3, [pc, #56]	; (8000c80 <HAL_InitTick+0x40>)
 8000c46:	7818      	ldrb	r0, [r3, #0]
 8000c48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c4c:	fbb3 f3f0 	udiv	r3, r3, r0
 8000c50:	4a0c      	ldr	r2, [pc, #48]	; (8000c84 <HAL_InitTick+0x44>)
 8000c52:	6810      	ldr	r0, [r2, #0]
 8000c54:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c58:	f000 fba6 	bl	80013a8 <HAL_SYSTICK_Config>
 8000c5c:	b968      	cbnz	r0, 8000c7a <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c5e:	2c0f      	cmp	r4, #15
 8000c60:	d901      	bls.n	8000c66 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000c62:	2001      	movs	r0, #1
 8000c64:	e00a      	b.n	8000c7c <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c66:	2200      	movs	r2, #0
 8000c68:	4621      	mov	r1, r4
 8000c6a:	f04f 30ff 	mov.w	r0, #4294967295
 8000c6e:	f000 fb57 	bl	8001320 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c72:	4b05      	ldr	r3, [pc, #20]	; (8000c88 <HAL_InitTick+0x48>)
 8000c74:	601c      	str	r4, [r3, #0]
  }
   /* Return function status */
  return HAL_OK;
 8000c76:	2000      	movs	r0, #0
 8000c78:	e000      	b.n	8000c7c <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000c7a:	2001      	movs	r0, #1
}
 8000c7c:	bd10      	pop	{r4, pc}
 8000c7e:	bf00      	nop
 8000c80:	20000054 	.word	0x20000054
 8000c84:	20000050 	.word	0x20000050
 8000c88:	20000058 	.word	0x20000058

08000c8c <HAL_Init>:
{
 8000c8c:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c8e:	4a07      	ldr	r2, [pc, #28]	; (8000cac <HAL_Init+0x20>)
 8000c90:	6813      	ldr	r3, [r2, #0]
 8000c92:	f043 0310 	orr.w	r3, r3, #16
 8000c96:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c98:	2003      	movs	r0, #3
 8000c9a:	f000 fb2f 	bl	80012fc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c9e:	200f      	movs	r0, #15
 8000ca0:	f7ff ffce 	bl	8000c40 <HAL_InitTick>
  HAL_MspInit();
 8000ca4:	f7ff fe44 	bl	8000930 <HAL_MspInit>
}
 8000ca8:	2000      	movs	r0, #0
 8000caa:	bd08      	pop	{r3, pc}
 8000cac:	40022000 	.word	0x40022000

08000cb0 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000cb0:	4a03      	ldr	r2, [pc, #12]	; (8000cc0 <HAL_IncTick+0x10>)
 8000cb2:	6811      	ldr	r1, [r2, #0]
 8000cb4:	4b03      	ldr	r3, [pc, #12]	; (8000cc4 <HAL_IncTick+0x14>)
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	440b      	add	r3, r1
 8000cba:	6013      	str	r3, [r2, #0]
}
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	20000418 	.word	0x20000418
 8000cc4:	20000054 	.word	0x20000054

08000cc8 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000cc8:	4b01      	ldr	r3, [pc, #4]	; (8000cd0 <HAL_GetTick+0x8>)
 8000cca:	6818      	ldr	r0, [r3, #0]
}
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	20000418 	.word	0x20000418

08000cd4 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000cd4:	2800      	cmp	r0, #0
 8000cd6:	f000 808a 	beq.w	8000dee <HAL_CAN_Init+0x11a>
{
 8000cda:	b538      	push	{r3, r4, r5, lr}
 8000cdc:	4604      	mov	r4, r0
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000cde:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000ce2:	b1d3      	cbz	r3, 8000d1a <HAL_CAN_Init+0x46>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000ce4:	6822      	ldr	r2, [r4, #0]
 8000ce6:	6813      	ldr	r3, [r2, #0]
 8000ce8:	f043 0301 	orr.w	r3, r3, #1
 8000cec:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000cee:	f7ff ffeb 	bl	8000cc8 <HAL_GetTick>
 8000cf2:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000cf4:	6823      	ldr	r3, [r4, #0]
 8000cf6:	685a      	ldr	r2, [r3, #4]
 8000cf8:	f012 0f01 	tst.w	r2, #1
 8000cfc:	d110      	bne.n	8000d20 <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000cfe:	f7ff ffe3 	bl	8000cc8 <HAL_GetTick>
 8000d02:	1b40      	subs	r0, r0, r5
 8000d04:	280a      	cmp	r0, #10
 8000d06:	d9f5      	bls.n	8000cf4 <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d0a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d0e:	6263      	str	r3, [r4, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000d10:	2305      	movs	r3, #5
 8000d12:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 8000d16:	2001      	movs	r0, #1
  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8000d18:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 8000d1a:	f7ff fe21 	bl	8000960 <HAL_CAN_MspInit>
 8000d1e:	e7e1      	b.n	8000ce4 <HAL_CAN_Init+0x10>
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	f022 0202 	bic.w	r2, r2, #2
 8000d26:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000d28:	f7ff ffce 	bl	8000cc8 <HAL_GetTick>
 8000d2c:	4605      	mov	r5, r0
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000d2e:	6823      	ldr	r3, [r4, #0]
 8000d30:	685a      	ldr	r2, [r3, #4]
 8000d32:	f012 0f02 	tst.w	r2, #2
 8000d36:	d00d      	beq.n	8000d54 <HAL_CAN_Init+0x80>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d38:	f7ff ffc6 	bl	8000cc8 <HAL_GetTick>
 8000d3c:	1b40      	subs	r0, r0, r5
 8000d3e:	280a      	cmp	r0, #10
 8000d40:	d9f5      	bls.n	8000d2e <HAL_CAN_Init+0x5a>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d48:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8000d4a:	2305      	movs	r3, #5
 8000d4c:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 8000d50:	2001      	movs	r0, #1
 8000d52:	e7e1      	b.n	8000d18 <HAL_CAN_Init+0x44>
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000d54:	7e22      	ldrb	r2, [r4, #24]
 8000d56:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	bf0c      	ite	eq
 8000d5c:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d60:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8000d64:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8000d66:	7e63      	ldrb	r3, [r4, #25]
 8000d68:	2b01      	cmp	r3, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d6a:	6822      	ldr	r2, [r4, #0]
 8000d6c:	6813      	ldr	r3, [r2, #0]
 8000d6e:	bf0c      	ite	eq
 8000d70:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d74:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
 8000d78:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000d7a:	7ea3      	ldrb	r3, [r4, #26]
 8000d7c:	2b01      	cmp	r3, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d7e:	6822      	ldr	r2, [r4, #0]
 8000d80:	6813      	ldr	r3, [r2, #0]
 8000d82:	bf0c      	ite	eq
 8000d84:	f043 0320 	orreq.w	r3, r3, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d88:	f023 0320 	bicne.w	r3, r3, #32
 8000d8c:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000d8e:	7ee3      	ldrb	r3, [r4, #27]
 8000d90:	2b01      	cmp	r3, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d92:	6822      	ldr	r2, [r4, #0]
 8000d94:	6813      	ldr	r3, [r2, #0]
 8000d96:	bf0c      	ite	eq
 8000d98:	f023 0310 	biceq.w	r3, r3, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d9c:	f043 0310 	orrne.w	r3, r3, #16
 8000da0:	6013      	str	r3, [r2, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000da2:	7f23      	ldrb	r3, [r4, #28]
 8000da4:	2b01      	cmp	r3, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000da6:	6822      	ldr	r2, [r4, #0]
 8000da8:	6813      	ldr	r3, [r2, #0]
 8000daa:	bf0c      	ite	eq
 8000dac:	f043 0308 	orreq.w	r3, r3, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000db0:	f023 0308 	bicne.w	r3, r3, #8
 8000db4:	6013      	str	r3, [r2, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000db6:	7f63      	ldrb	r3, [r4, #29]
 8000db8:	2b01      	cmp	r3, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000dba:	6822      	ldr	r2, [r4, #0]
 8000dbc:	6813      	ldr	r3, [r2, #0]
 8000dbe:	bf0c      	ite	eq
 8000dc0:	f043 0304 	orreq.w	r3, r3, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000dc4:	f023 0304 	bicne.w	r3, r3, #4
 8000dc8:	6013      	str	r3, [r2, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000dca:	6821      	ldr	r1, [r4, #0]
 8000dcc:	68a3      	ldr	r3, [r4, #8]
 8000dce:	68e2      	ldr	r2, [r4, #12]
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	6922      	ldr	r2, [r4, #16]
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	6962      	ldr	r2, [r4, #20]
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	6862      	ldr	r2, [r4, #4]
 8000ddc:	3a01      	subs	r2, #1
 8000dde:	4313      	orrs	r3, r2
 8000de0:	61cb      	str	r3, [r1, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000de2:	2000      	movs	r0, #0
 8000de4:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8000de6:	2301      	movs	r3, #1
 8000de8:	f884 3020 	strb.w	r3, [r4, #32]
  return HAL_OK;
 8000dec:	e794      	b.n	8000d18 <HAL_CAN_Init+0x44>
    return HAL_ERROR;
 8000dee:	2001      	movs	r0, #1
}
 8000df0:	4770      	bx	lr

08000df2 <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000df2:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8000df6:	3b01      	subs	r3, #1
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	2b01      	cmp	r3, #1
 8000dfc:	d905      	bls.n	8000e0a <HAL_CAN_ConfigFilter+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000dfe:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000e00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e04:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000e06:	2001      	movs	r0, #1
  }
}
 8000e08:	4770      	bx	lr
{
 8000e0a:	b430      	push	{r4, r5}
  CAN_TypeDef *can_ip = hcan->Instance;
 8000e0c:	6803      	ldr	r3, [r0, #0]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000e0e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000e12:	f042 0201 	orr.w	r2, r2, #1
 8000e16:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000e1a:	694a      	ldr	r2, [r1, #20]
 8000e1c:	f002 021f 	and.w	r2, r2, #31
 8000e20:	2001      	movs	r0, #1
 8000e22:	fa00 f202 	lsl.w	r2, r0, r2
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000e26:	f8d3 021c 	ldr.w	r0, [r3, #540]	; 0x21c
 8000e2a:	ea6f 0c02 	mvn.w	ip, r2
 8000e2e:	ea20 0002 	bic.w	r0, r0, r2
 8000e32:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000e36:	69c8      	ldr	r0, [r1, #28]
 8000e38:	b9b0      	cbnz	r0, 8000e68 <HAL_CAN_ConfigFilter+0x76>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000e3a:	f8d3 020c 	ldr.w	r0, [r3, #524]	; 0x20c
 8000e3e:	ea0c 0000 	and.w	r0, ip, r0
 8000e42:	f8c3 020c 	str.w	r0, [r3, #524]	; 0x20c
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e46:	6948      	ldr	r0, [r1, #20]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000e48:	888c      	ldrh	r4, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000e4a:	68cd      	ldr	r5, [r1, #12]
 8000e4c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e50:	3048      	adds	r0, #72	; 0x48
 8000e52:	f843 4030 	str.w	r4, [r3, r0, lsl #3]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e56:	6948      	ldr	r0, [r1, #20]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000e58:	880c      	ldrh	r4, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e5a:	688d      	ldr	r5, [r1, #8]
 8000e5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e60:	3048      	adds	r0, #72	; 0x48
 8000e62:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8000e66:	6044      	str	r4, [r0, #4]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000e68:	69c8      	ldr	r0, [r1, #28]
 8000e6a:	2801      	cmp	r0, #1
 8000e6c:	d01b      	beq.n	8000ea6 <HAL_CAN_ConfigFilter+0xb4>
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000e6e:	6988      	ldr	r0, [r1, #24]
 8000e70:	bb80      	cbnz	r0, 8000ed4 <HAL_CAN_ConfigFilter+0xe2>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000e72:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8000e76:	ea0c 0000 	and.w	r0, ip, r0
 8000e7a:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000e7e:	6908      	ldr	r0, [r1, #16]
 8000e80:	bb70      	cbnz	r0, 8000ee0 <HAL_CAN_ConfigFilter+0xee>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000e82:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8000e86:	ea0c 0000 	and.w	r0, ip, r0
 8000e8a:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000e8e:	6a09      	ldr	r1, [r1, #32]
 8000e90:	2901      	cmp	r1, #1
 8000e92:	d02b      	beq.n	8000eec <HAL_CAN_ConfigFilter+0xfa>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000e94:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000e98:	f022 0201 	bic.w	r2, r2, #1
 8000e9c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    return HAL_OK;
 8000ea0:	2000      	movs	r0, #0
}
 8000ea2:	bc30      	pop	{r4, r5}
 8000ea4:	4770      	bx	lr
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000ea6:	f8d3 020c 	ldr.w	r0, [r3, #524]	; 0x20c
 8000eaa:	4310      	orrs	r0, r2
 8000eac:	f8c3 020c 	str.w	r0, [r3, #524]	; 0x20c
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000eb0:	6948      	ldr	r0, [r1, #20]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000eb2:	888c      	ldrh	r4, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000eb4:	680d      	ldr	r5, [r1, #0]
 8000eb6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000eba:	3048      	adds	r0, #72	; 0x48
 8000ebc:	f843 4030 	str.w	r4, [r3, r0, lsl #3]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ec0:	6948      	ldr	r0, [r1, #20]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000ec2:	898c      	ldrh	r4, [r1, #12]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ec4:	688d      	ldr	r5, [r1, #8]
 8000ec6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000eca:	3048      	adds	r0, #72	; 0x48
 8000ecc:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8000ed0:	6044      	str	r4, [r0, #4]
 8000ed2:	e7cc      	b.n	8000e6e <HAL_CAN_ConfigFilter+0x7c>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000ed4:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8000ed8:	4310      	orrs	r0, r2
 8000eda:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
 8000ede:	e7ce      	b.n	8000e7e <HAL_CAN_ConfigFilter+0x8c>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000ee0:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8000ee4:	4310      	orrs	r0, r2
 8000ee6:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
 8000eea:	e7d0      	b.n	8000e8e <HAL_CAN_ConfigFilter+0x9c>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000eec:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
 8000ef6:	e7cd      	b.n	8000e94 <HAL_CAN_ConfigFilter+0xa2>

08000ef8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000ef8:	b570      	push	{r4, r5, r6, lr}
 8000efa:	4604      	mov	r4, r0
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000efc:	f890 5020 	ldrb.w	r5, [r0, #32]
 8000f00:	b2ed      	uxtb	r5, r5
 8000f02:	2d01      	cmp	r5, #1
 8000f04:	d006      	beq.n	8000f14 <HAL_CAN_Start+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000f06:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000f08:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000f0c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000f0e:	2501      	movs	r5, #1
  }
}
 8000f10:	4628      	mov	r0, r5
 8000f12:	bd70      	pop	{r4, r5, r6, pc}
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000f14:	2302      	movs	r3, #2
 8000f16:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000f1a:	6802      	ldr	r2, [r0, #0]
 8000f1c:	6813      	ldr	r3, [r2, #0]
 8000f1e:	f023 0301 	bic.w	r3, r3, #1
 8000f22:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8000f24:	f7ff fed0 	bl	8000cc8 <HAL_GetTick>
 8000f28:	4606      	mov	r6, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000f2a:	6823      	ldr	r3, [r4, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	f013 0f01 	tst.w	r3, #1
 8000f32:	d00c      	beq.n	8000f4e <HAL_CAN_Start+0x56>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f34:	f7ff fec8 	bl	8000cc8 <HAL_GetTick>
 8000f38:	1b83      	subs	r3, r0, r6
 8000f3a:	2b0a      	cmp	r3, #10
 8000f3c:	d9f5      	bls.n	8000f2a <HAL_CAN_Start+0x32>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000f40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f44:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8000f46:	2305      	movs	r3, #5
 8000f48:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 8000f4c:	e7e0      	b.n	8000f10 <HAL_CAN_Start+0x18>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000f4e:	2500      	movs	r5, #0
 8000f50:	6265      	str	r5, [r4, #36]	; 0x24
    return HAL_OK;
 8000f52:	e7dd      	b.n	8000f10 <HAL_CAN_Start+0x18>

08000f54 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000f54:	b570      	push	{r4, r5, r6, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f56:	f890 c020 	ldrb.w	ip, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000f5a:	6804      	ldr	r4, [r0, #0]
 8000f5c:	68a4      	ldr	r4, [r4, #8]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f5e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8000f62:	fa5f fc8c 	uxtb.w	ip, ip
 8000f66:	f1bc 0f01 	cmp.w	ip, #1
 8000f6a:	d864      	bhi.n	8001036 <HAL_CAN_AddTxMessage+0xe2>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000f6c:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8000f70:	d05b      	beq.n	800102a <HAL_CAN_AddTxMessage+0xd6>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000f72:	f3c4 6c01 	ubfx	ip, r4, #24, #2

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000f76:	2401      	movs	r4, #1
 8000f78:	fa04 f40c 	lsl.w	r4, r4, ip
 8000f7c:	601c      	str	r4, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000f7e:	688b      	ldr	r3, [r1, #8]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d13b      	bne.n	8000ffc <HAL_CAN_AddTxMessage+0xa8>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000f84:	6804      	ldr	r4, [r0, #0]
 8000f86:	680d      	ldr	r5, [r1, #0]
 8000f88:	68cb      	ldr	r3, [r1, #12]
 8000f8a:	ea43 5545 	orr.w	r5, r3, r5, lsl #21
 8000f8e:	f10c 0318 	add.w	r3, ip, #24
 8000f92:	011b      	lsls	r3, r3, #4
 8000f94:	50e5      	str	r5, [r4, r3]
                                                           pHeader->IDE |
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000f96:	6803      	ldr	r3, [r0, #0]
 8000f98:	690c      	ldr	r4, [r1, #16]
 8000f9a:	f10c 0e18 	add.w	lr, ip, #24
 8000f9e:	eb03 130e 	add.w	r3, r3, lr, lsl #4
 8000fa2:	605c      	str	r4, [r3, #4]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000fa4:	7d0b      	ldrb	r3, [r1, #20]
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d035      	beq.n	8001016 <HAL_CAN_AddTxMessage+0xc2>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000faa:	6801      	ldr	r1, [r0, #0]
 8000fac:	79d4      	ldrb	r4, [r2, #7]
 8000fae:	7993      	ldrb	r3, [r2, #6]
 8000fb0:	041b      	lsls	r3, r3, #16
 8000fb2:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 8000fb6:	7914      	ldrb	r4, [r2, #4]
 8000fb8:	4323      	orrs	r3, r4
 8000fba:	7954      	ldrb	r4, [r2, #5]
 8000fbc:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8000fc0:	eb01 110c 	add.w	r1, r1, ip, lsl #4
 8000fc4:	f8c1 318c 	str.w	r3, [r1, #396]	; 0x18c
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000fc8:	6801      	ldr	r1, [r0, #0]
 8000fca:	78d4      	ldrb	r4, [r2, #3]
 8000fcc:	7893      	ldrb	r3, [r2, #2]
 8000fce:	041b      	lsls	r3, r3, #16
 8000fd0:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 8000fd4:	7814      	ldrb	r4, [r2, #0]
 8000fd6:	4323      	orrs	r3, r4
 8000fd8:	7852      	ldrb	r2, [r2, #1]
 8000fda:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000fde:	eb01 110c 	add.w	r1, r1, ip, lsl #4
 8000fe2:	f8c1 3188 	str.w	r3, [r1, #392]	; 0x188
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000fe6:	6803      	ldr	r3, [r0, #0]
 8000fe8:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8000fec:	f8dc 3180 	ldr.w	r3, [ip, #384]	; 0x180
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	f8cc 3180 	str.w	r3, [ip, #384]	; 0x180

      /* Return function status */
      return HAL_OK;
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	e021      	b.n	8001040 <HAL_CAN_AddTxMessage+0xec>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000ffc:	6804      	ldr	r4, [r0, #0]
 8000ffe:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 8001000:	68ce      	ldr	r6, [r1, #12]
 8001002:	4333      	orrs	r3, r6
 8001004:	ea43 03c5 	orr.w	r3, r3, r5, lsl #3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001008:	f10c 0e18 	add.w	lr, ip, #24
 800100c:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
 8001010:	f844 300e 	str.w	r3, [r4, lr]
 8001014:	e7bf      	b.n	8000f96 <HAL_CAN_AddTxMessage+0x42>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001016:	6803      	ldr	r3, [r0, #0]
 8001018:	eb03 130c 	add.w	r3, r3, ip, lsl #4
 800101c:	f8d3 1184 	ldr.w	r1, [r3, #388]	; 0x184
 8001020:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001024:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
 8001028:	e7bf      	b.n	8000faa <HAL_CAN_AddTxMessage+0x56>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800102a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800102c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001030:	6243      	str	r3, [r0, #36]	; 0x24

      return HAL_ERROR;
 8001032:	2001      	movs	r0, #1
 8001034:	e004      	b.n	8001040 <HAL_CAN_AddTxMessage+0xec>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001036:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001038:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800103c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800103e:	2001      	movs	r0, #1
  }
}
 8001040:	bd70      	pop	{r4, r5, r6, pc}

08001042 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
  uint32_t freelevel = 0U;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001042:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8001046:	3b01      	subs	r3, #1
 8001048:	b2db      	uxtb	r3, r3
 800104a:	2b01      	cmp	r3, #1
 800104c:	d901      	bls.n	8001052 <HAL_CAN_GetTxMailboxesFreeLevel+0x10>
  uint32_t freelevel = 0U;
 800104e:	2000      	movs	r0, #0
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
}
 8001050:	4770      	bx	lr
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001052:	6803      	ldr	r3, [r0, #0]
 8001054:	6898      	ldr	r0, [r3, #8]
 8001056:	f3c0 6080 	ubfx	r0, r0, #26, #1
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800105a:	689a      	ldr	r2, [r3, #8]
 800105c:	f012 6f00 	tst.w	r2, #134217728	; 0x8000000
      freelevel++;
 8001060:	bf18      	it	ne
 8001062:	3001      	addne	r0, #1
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800106a:	d0f1      	beq.n	8001050 <HAL_CAN_GetTxMailboxesFreeLevel+0xe>
      freelevel++;
 800106c:	3001      	adds	r0, #1
 800106e:	4770      	bx	lr

08001070 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8001070:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001074:	3b01      	subs	r3, #1
 8001076:	b2db      	uxtb	r3, r3
 8001078:	2b01      	cmp	r3, #1
 800107a:	d905      	bls.n	8001088 <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800107c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800107e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001082:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001084:	2001      	movs	r0, #1
  }
}
 8001086:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001088:	6802      	ldr	r2, [r0, #0]
 800108a:	6953      	ldr	r3, [r2, #20]
 800108c:	4319      	orrs	r1, r3
 800108e:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8001090:	2000      	movs	r0, #0
 8001092:	4770      	bx	lr

08001094 <HAL_CAN_TxMailbox0CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001094:	4770      	bx	lr

08001096 <HAL_CAN_TxMailbox1CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001096:	4770      	bx	lr

08001098 <HAL_CAN_TxMailbox2CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001098:	4770      	bx	lr

0800109a <HAL_CAN_TxMailbox0AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800109a:	4770      	bx	lr

0800109c <HAL_CAN_TxMailbox1AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800109c:	4770      	bx	lr

0800109e <HAL_CAN_TxMailbox2AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800109e:	4770      	bx	lr

080010a0 <HAL_CAN_RxFifo0MsgPendingCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80010a0:	4770      	bx	lr

080010a2 <HAL_CAN_RxFifo0FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80010a2:	4770      	bx	lr

080010a4 <HAL_CAN_RxFifo1MsgPendingCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80010a4:	4770      	bx	lr

080010a6 <HAL_CAN_RxFifo1FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80010a6:	4770      	bx	lr

080010a8 <HAL_CAN_SleepCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80010a8:	4770      	bx	lr

080010aa <HAL_CAN_WakeUpFromRxMsgCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80010aa:	4770      	bx	lr

080010ac <HAL_CAN_ErrorCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80010ac:	4770      	bx	lr

080010ae <HAL_CAN_IRQHandler>:
{
 80010ae:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010b2:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80010b4:	6803      	ldr	r3, [r0, #0]
 80010b6:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80010b8:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80010bc:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80010be:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80010c2:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80010c6:	f8d3 9018 	ldr.w	r9, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80010ca:	f014 0601 	ands.w	r6, r4, #1
 80010ce:	d03b      	beq.n	8001148 <HAL_CAN_IRQHandler+0x9a>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80010d0:	f017 0601 	ands.w	r6, r7, #1
 80010d4:	d016      	beq.n	8001104 <HAL_CAN_IRQHandler+0x56>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80010d6:	2201      	movs	r2, #1
 80010d8:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80010da:	f017 0f02 	tst.w	r7, #2
 80010de:	d108      	bne.n	80010f2 <HAL_CAN_IRQHandler+0x44>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80010e0:	f017 0f04 	tst.w	r7, #4
 80010e4:	d10c      	bne.n	8001100 <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80010e6:	f017 0608 	ands.w	r6, r7, #8
 80010ea:	d006      	beq.n	80010fa <HAL_CAN_IRQHandler+0x4c>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80010ec:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 80010f0:	e008      	b.n	8001104 <HAL_CAN_IRQHandler+0x56>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80010f2:	f7ff ffcf 	bl	8001094 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80010f6:	2600      	movs	r6, #0
 80010f8:	e004      	b.n	8001104 <HAL_CAN_IRQHandler+0x56>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80010fa:	f7ff ffce 	bl	800109a <HAL_CAN_TxMailbox0AbortCallback>
 80010fe:	e001      	b.n	8001104 <HAL_CAN_IRQHandler+0x56>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001100:	f44f 6600 	mov.w	r6, #2048	; 0x800
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001104:	f417 7f80 	tst.w	r7, #256	; 0x100
 8001108:	d00d      	beq.n	8001126 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800110a:	682b      	ldr	r3, [r5, #0]
 800110c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001110:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001112:	f417 7f00 	tst.w	r7, #512	; 0x200
 8001116:	f040 8087 	bne.w	8001228 <HAL_CAN_IRQHandler+0x17a>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800111a:	f417 6f80 	tst.w	r7, #1024	; 0x400
 800111e:	f000 8087 	beq.w	8001230 <HAL_CAN_IRQHandler+0x182>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001122:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001126:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 800112a:	d00d      	beq.n	8001148 <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800112c:	682b      	ldr	r3, [r5, #0]
 800112e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001132:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001134:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001138:	f040 8084 	bne.w	8001244 <HAL_CAN_IRQHandler+0x196>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800113c:	f417 2f80 	tst.w	r7, #262144	; 0x40000
 8001140:	f000 8084 	beq.w	800124c <HAL_CAN_IRQHandler+0x19e>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001144:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001148:	f014 0f08 	tst.w	r4, #8
 800114c:	d007      	beq.n	800115e <HAL_CAN_IRQHandler+0xb0>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800114e:	f01b 0f10 	tst.w	fp, #16
 8001152:	d004      	beq.n	800115e <HAL_CAN_IRQHandler+0xb0>
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001154:	f446 7600 	orr.w	r6, r6, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001158:	682b      	ldr	r3, [r5, #0]
 800115a:	2210      	movs	r2, #16
 800115c:	60da      	str	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800115e:	f014 0f04 	tst.w	r4, #4
 8001162:	d002      	beq.n	800116a <HAL_CAN_IRQHandler+0xbc>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001164:	f01b 0f08 	tst.w	fp, #8
 8001168:	d17a      	bne.n	8001260 <HAL_CAN_IRQHandler+0x1b2>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800116a:	f014 0f02 	tst.w	r4, #2
 800116e:	d004      	beq.n	800117a <HAL_CAN_IRQHandler+0xcc>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001170:	682b      	ldr	r3, [r5, #0]
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	f013 0f03 	tst.w	r3, #3
 8001178:	d179      	bne.n	800126e <HAL_CAN_IRQHandler+0x1c0>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800117a:	f014 0f40 	tst.w	r4, #64	; 0x40
 800117e:	d007      	beq.n	8001190 <HAL_CAN_IRQHandler+0xe2>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001180:	f01a 0f10 	tst.w	sl, #16
 8001184:	d004      	beq.n	8001190 <HAL_CAN_IRQHandler+0xe2>
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001186:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800118a:	682b      	ldr	r3, [r5, #0]
 800118c:	2210      	movs	r2, #16
 800118e:	611a      	str	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001190:	f014 0f20 	tst.w	r4, #32
 8001194:	d002      	beq.n	800119c <HAL_CAN_IRQHandler+0xee>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001196:	f01a 0f08 	tst.w	sl, #8
 800119a:	d16c      	bne.n	8001276 <HAL_CAN_IRQHandler+0x1c8>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800119c:	f014 0f10 	tst.w	r4, #16
 80011a0:	d004      	beq.n	80011ac <HAL_CAN_IRQHandler+0xfe>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80011a2:	682b      	ldr	r3, [r5, #0]
 80011a4:	691b      	ldr	r3, [r3, #16]
 80011a6:	f013 0f03 	tst.w	r3, #3
 80011aa:	d16b      	bne.n	8001284 <HAL_CAN_IRQHandler+0x1d6>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80011ac:	f414 3f00 	tst.w	r4, #131072	; 0x20000
 80011b0:	d002      	beq.n	80011b8 <HAL_CAN_IRQHandler+0x10a>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80011b2:	f018 0f10 	tst.w	r8, #16
 80011b6:	d169      	bne.n	800128c <HAL_CAN_IRQHandler+0x1de>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80011b8:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 80011bc:	d002      	beq.n	80011c4 <HAL_CAN_IRQHandler+0x116>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80011be:	f018 0f08 	tst.w	r8, #8
 80011c2:	d16a      	bne.n	800129a <HAL_CAN_IRQHandler+0x1ec>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80011c4:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 80011c8:	f000 8084 	beq.w	80012d4 <HAL_CAN_IRQHandler+0x226>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80011cc:	f018 0f04 	tst.w	r8, #4
 80011d0:	d07d      	beq.n	80012ce <HAL_CAN_IRQHandler+0x220>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80011d2:	f414 7f80 	tst.w	r4, #256	; 0x100
 80011d6:	d004      	beq.n	80011e2 <HAL_CAN_IRQHandler+0x134>
 80011d8:	f019 0f01 	tst.w	r9, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 80011dc:	bf18      	it	ne
 80011de:	f046 0601 	orrne.w	r6, r6, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80011e2:	f414 7f00 	tst.w	r4, #512	; 0x200
 80011e6:	d004      	beq.n	80011f2 <HAL_CAN_IRQHandler+0x144>
 80011e8:	f019 0f02 	tst.w	r9, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 80011ec:	bf18      	it	ne
 80011ee:	f046 0602 	orrne.w	r6, r6, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80011f2:	f414 6f80 	tst.w	r4, #1024	; 0x400
 80011f6:	d004      	beq.n	8001202 <HAL_CAN_IRQHandler+0x154>
 80011f8:	f019 0f04 	tst.w	r9, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 80011fc:	bf18      	it	ne
 80011fe:	f046 0604 	orrne.w	r6, r6, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001202:	f414 6f00 	tst.w	r4, #2048	; 0x800
 8001206:	d062      	beq.n	80012ce <HAL_CAN_IRQHandler+0x220>
 8001208:	f019 0970 	ands.w	r9, r9, #112	; 0x70
 800120c:	d05f      	beq.n	80012ce <HAL_CAN_IRQHandler+0x220>
        switch (esrflags & CAN_ESR_LEC)
 800120e:	f1b9 0f40 	cmp.w	r9, #64	; 0x40
 8001212:	d065      	beq.n	80012e0 <HAL_CAN_IRQHandler+0x232>
 8001214:	d84e      	bhi.n	80012b4 <HAL_CAN_IRQHandler+0x206>
 8001216:	f1b9 0f20 	cmp.w	r9, #32
 800121a:	d05e      	beq.n	80012da <HAL_CAN_IRQHandler+0x22c>
 800121c:	f1b9 0f30 	cmp.w	r9, #48	; 0x30
 8001220:	d142      	bne.n	80012a8 <HAL_CAN_IRQHandler+0x1fa>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001222:	f046 0620 	orr.w	r6, r6, #32
            break;
 8001226:	e04d      	b.n	80012c4 <HAL_CAN_IRQHandler+0x216>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001228:	4628      	mov	r0, r5
 800122a:	f7ff ff34 	bl	8001096 <HAL_CAN_TxMailbox1CompleteCallback>
 800122e:	e77a      	b.n	8001126 <HAL_CAN_IRQHandler+0x78>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001230:	f417 6f00 	tst.w	r7, #2048	; 0x800
 8001234:	d002      	beq.n	800123c <HAL_CAN_IRQHandler+0x18e>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001236:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 800123a:	e774      	b.n	8001126 <HAL_CAN_IRQHandler+0x78>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800123c:	4628      	mov	r0, r5
 800123e:	f7ff ff2d 	bl	800109c <HAL_CAN_TxMailbox1AbortCallback>
 8001242:	e770      	b.n	8001126 <HAL_CAN_IRQHandler+0x78>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001244:	4628      	mov	r0, r5
 8001246:	f7ff ff27 	bl	8001098 <HAL_CAN_TxMailbox2CompleteCallback>
 800124a:	e77d      	b.n	8001148 <HAL_CAN_IRQHandler+0x9a>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800124c:	f417 2f00 	tst.w	r7, #524288	; 0x80000
 8001250:	d002      	beq.n	8001258 <HAL_CAN_IRQHandler+0x1aa>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001252:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
 8001256:	e777      	b.n	8001148 <HAL_CAN_IRQHandler+0x9a>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001258:	4628      	mov	r0, r5
 800125a:	f7ff ff20 	bl	800109e <HAL_CAN_TxMailbox2AbortCallback>
 800125e:	e773      	b.n	8001148 <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001260:	682b      	ldr	r3, [r5, #0]
 8001262:	2208      	movs	r2, #8
 8001264:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001266:	4628      	mov	r0, r5
 8001268:	f7ff ff1b 	bl	80010a2 <HAL_CAN_RxFifo0FullCallback>
 800126c:	e77d      	b.n	800116a <HAL_CAN_IRQHandler+0xbc>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800126e:	4628      	mov	r0, r5
 8001270:	f7ff ff16 	bl	80010a0 <HAL_CAN_RxFifo0MsgPendingCallback>
 8001274:	e781      	b.n	800117a <HAL_CAN_IRQHandler+0xcc>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001276:	682b      	ldr	r3, [r5, #0]
 8001278:	2208      	movs	r2, #8
 800127a:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 800127c:	4628      	mov	r0, r5
 800127e:	f7ff ff12 	bl	80010a6 <HAL_CAN_RxFifo1FullCallback>
 8001282:	e78b      	b.n	800119c <HAL_CAN_IRQHandler+0xee>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001284:	4628      	mov	r0, r5
 8001286:	f7ff ff0d 	bl	80010a4 <HAL_CAN_RxFifo1MsgPendingCallback>
 800128a:	e78f      	b.n	80011ac <HAL_CAN_IRQHandler+0xfe>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800128c:	682b      	ldr	r3, [r5, #0]
 800128e:	2210      	movs	r2, #16
 8001290:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8001292:	4628      	mov	r0, r5
 8001294:	f7ff ff08 	bl	80010a8 <HAL_CAN_SleepCallback>
 8001298:	e78e      	b.n	80011b8 <HAL_CAN_IRQHandler+0x10a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800129a:	682b      	ldr	r3, [r5, #0]
 800129c:	2208      	movs	r2, #8
 800129e:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80012a0:	4628      	mov	r0, r5
 80012a2:	f7ff ff02 	bl	80010aa <HAL_CAN_WakeUpFromRxMsgCallback>
 80012a6:	e78d      	b.n	80011c4 <HAL_CAN_IRQHandler+0x116>
        switch (esrflags & CAN_ESR_LEC)
 80012a8:	f1b9 0f10 	cmp.w	r9, #16
 80012ac:	d10a      	bne.n	80012c4 <HAL_CAN_IRQHandler+0x216>
            errorcode |= HAL_CAN_ERROR_STF;
 80012ae:	f046 0608 	orr.w	r6, r6, #8
            break;
 80012b2:	e007      	b.n	80012c4 <HAL_CAN_IRQHandler+0x216>
        switch (esrflags & CAN_ESR_LEC)
 80012b4:	f1b9 0f50 	cmp.w	r9, #80	; 0x50
 80012b8:	d015      	beq.n	80012e6 <HAL_CAN_IRQHandler+0x238>
 80012ba:	f1b9 0f60 	cmp.w	r9, #96	; 0x60
            errorcode |= HAL_CAN_ERROR_CRC;
 80012be:	bf08      	it	eq
 80012c0:	f446 7680 	orreq.w	r6, r6, #256	; 0x100
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80012c4:	682a      	ldr	r2, [r5, #0]
 80012c6:	6993      	ldr	r3, [r2, #24]
 80012c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80012cc:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80012ce:	682b      	ldr	r3, [r5, #0]
 80012d0:	2204      	movs	r2, #4
 80012d2:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 80012d4:	b956      	cbnz	r6, 80012ec <HAL_CAN_IRQHandler+0x23e>
}
 80012d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            errorcode |= HAL_CAN_ERROR_FOR;
 80012da:	f046 0610 	orr.w	r6, r6, #16
            break;
 80012de:	e7f1      	b.n	80012c4 <HAL_CAN_IRQHandler+0x216>
            errorcode |= HAL_CAN_ERROR_BR;
 80012e0:	f046 0640 	orr.w	r6, r6, #64	; 0x40
            break;
 80012e4:	e7ee      	b.n	80012c4 <HAL_CAN_IRQHandler+0x216>
            errorcode |= HAL_CAN_ERROR_BD;
 80012e6:	f046 0680 	orr.w	r6, r6, #128	; 0x80
            break;
 80012ea:	e7eb      	b.n	80012c4 <HAL_CAN_IRQHandler+0x216>
    hcan->ErrorCode |= errorcode;
 80012ec:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80012ee:	431e      	orrs	r6, r3
 80012f0:	626e      	str	r6, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 80012f2:	4628      	mov	r0, r5
 80012f4:	f7ff feda 	bl	80010ac <HAL_CAN_ErrorCallback>
}
 80012f8:	e7ed      	b.n	80012d6 <HAL_CAN_IRQHandler+0x228>
	...

080012fc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012fc:	4907      	ldr	r1, [pc, #28]	; (800131c <HAL_NVIC_SetPriorityGrouping+0x20>)
 80012fe:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001300:	0203      	lsls	r3, r0, #8
 8001302:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001306:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800130a:	0412      	lsls	r2, r2, #16
 800130c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800130e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001310:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001314:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001318:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800131a:	4770      	bx	lr
 800131c:	e000ed00 	.word	0xe000ed00

08001320 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001320:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001322:	4b18      	ldr	r3, [pc, #96]	; (8001384 <HAL_NVIC_SetPriority+0x64>)
 8001324:	68db      	ldr	r3, [r3, #12]
 8001326:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800132a:	f1c3 0c07 	rsb	ip, r3, #7
 800132e:	f1bc 0f04 	cmp.w	ip, #4
 8001332:	bf28      	it	cs
 8001334:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001338:	f103 0e04 	add.w	lr, r3, #4
 800133c:	f1be 0f06 	cmp.w	lr, #6
 8001340:	bf8c      	ite	hi
 8001342:	3b03      	subhi	r3, #3
 8001344:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001346:	f04f 3eff 	mov.w	lr, #4294967295
 800134a:	fa0e fc0c 	lsl.w	ip, lr, ip
 800134e:	ea21 010c 	bic.w	r1, r1, ip
 8001352:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001354:	fa0e f303 	lsl.w	r3, lr, r3
 8001358:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800135c:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 800135e:	2800      	cmp	r0, #0
 8001360:	db09      	blt.n	8001376 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001362:	0109      	lsls	r1, r1, #4
 8001364:	b2c9      	uxtb	r1, r1
 8001366:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800136a:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800136e:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001372:	f85d fb04 	ldr.w	pc, [sp], #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001376:	f000 000f 	and.w	r0, r0, #15
 800137a:	0109      	lsls	r1, r1, #4
 800137c:	b2c9      	uxtb	r1, r1
 800137e:	4b02      	ldr	r3, [pc, #8]	; (8001388 <HAL_NVIC_SetPriority+0x68>)
 8001380:	5419      	strb	r1, [r3, r0]
 8001382:	e7f6      	b.n	8001372 <HAL_NVIC_SetPriority+0x52>
 8001384:	e000ed00 	.word	0xe000ed00
 8001388:	e000ed14 	.word	0xe000ed14

0800138c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800138c:	2800      	cmp	r0, #0
 800138e:	db08      	blt.n	80013a2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001390:	0942      	lsrs	r2, r0, #5
 8001392:	f000 001f 	and.w	r0, r0, #31
 8001396:	2301      	movs	r3, #1
 8001398:	fa03 f000 	lsl.w	r0, r3, r0
 800139c:	4b01      	ldr	r3, [pc, #4]	; (80013a4 <HAL_NVIC_EnableIRQ+0x18>)
 800139e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80013a2:	4770      	bx	lr
 80013a4:	e000e100 	.word	0xe000e100

080013a8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013a8:	3801      	subs	r0, #1
 80013aa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80013ae:	d20b      	bcs.n	80013c8 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013b0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80013b4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b6:	4a05      	ldr	r2, [pc, #20]	; (80013cc <HAL_SYSTICK_Config+0x24>)
 80013b8:	21f0      	movs	r1, #240	; 0xf0
 80013ba:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013be:	2000      	movs	r0, #0
 80013c0:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013c2:	2207      	movs	r2, #7
 80013c4:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013c6:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80013c8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80013ca:	4770      	bx	lr
 80013cc:	e000ed00 	.word	0xe000ed00

080013d0 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013d0:	680b      	ldr	r3, [r1, #0]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	f000 80cf 	beq.w	8001576 <HAL_GPIO_Init+0x1a6>
{
 80013d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80013dc:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013de:	f04f 0c00 	mov.w	ip, #0
  uint32_t position = 0x00u;
 80013e2:	4662      	mov	r2, ip
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013e4:	2501      	movs	r5, #1
        GPIOx->AFR[position >> 3u] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80013e6:	f04f 0e03 	mov.w	lr, #3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80013ea:	f04f 080f 	mov.w	r8, #15
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013ee:	4c62      	ldr	r4, [pc, #392]	; (8001578 <HAL_GPIO_Init+0x1a8>)
 80013f0:	e048      	b.n	8001484 <HAL_GPIO_Init+0xb4>
        temp = GPIOx->OSPEEDR;
 80013f2:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80013f4:	fa0e fa0c 	lsl.w	sl, lr, ip
 80013f8:	ea23 0a0a 	bic.w	sl, r3, sl
        temp |= (GPIO_Init->Speed << (position * 2u));
 80013fc:	68cb      	ldr	r3, [r1, #12]
 80013fe:	fa03 f30c 	lsl.w	r3, r3, ip
 8001402:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->OSPEEDR = temp;
 8001406:	6083      	str	r3, [r0, #8]
        temp = GPIOx->OTYPER;
 8001408:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800140a:	ea23 0a07 	bic.w	sl, r3, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800140e:	684b      	ldr	r3, [r1, #4]
 8001410:	f3c3 1700 	ubfx	r7, r3, #4, #1
 8001414:	4097      	lsls	r7, r2
 8001416:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 800141a:	6047      	str	r7, [r0, #4]
 800141c:	e03d      	b.n	800149a <HAL_GPIO_Init+0xca>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800141e:	2700      	movs	r7, #0
 8001420:	fa07 f70b 	lsl.w	r7, r7, fp
 8001424:	ea47 070a 	orr.w	r7, r7, sl
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001428:	609f      	str	r7, [r3, #8]
        temp = EXTI->RTSR;
 800142a:	68a3      	ldr	r3, [r4, #8]
        temp &= ~(iocurrent);
 800142c:	ea6f 0709 	mvn.w	r7, r9
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001430:	684e      	ldr	r6, [r1, #4]
 8001432:	f416 1f80 	tst.w	r6, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8001436:	bf0c      	ite	eq
 8001438:	403b      	andeq	r3, r7
        {
          temp |= iocurrent;
 800143a:	ea49 0303 	orrne.w	r3, r9, r3
        }
        EXTI->RTSR = temp;
 800143e:	60a3      	str	r3, [r4, #8]

        temp = EXTI->FTSR;
 8001440:	68e3      	ldr	r3, [r4, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001442:	684e      	ldr	r6, [r1, #4]
 8001444:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
        temp &= ~(iocurrent);
 8001448:	bf0c      	ite	eq
 800144a:	403b      	andeq	r3, r7
        {
          temp |= iocurrent;
 800144c:	ea49 0303 	orrne.w	r3, r9, r3
        }
        EXTI->FTSR = temp;
 8001450:	60e3      	str	r3, [r4, #12]

        temp = EXTI->EMR;
 8001452:	6863      	ldr	r3, [r4, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001454:	684e      	ldr	r6, [r1, #4]
 8001456:	f416 3f00 	tst.w	r6, #131072	; 0x20000
        temp &= ~(iocurrent);
 800145a:	bf0c      	ite	eq
 800145c:	403b      	andeq	r3, r7
        {
          temp |= iocurrent;
 800145e:	ea49 0303 	orrne.w	r3, r9, r3
        }
        EXTI->EMR = temp;
 8001462:	6063      	str	r3, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001464:	6823      	ldr	r3, [r4, #0]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001466:	684e      	ldr	r6, [r1, #4]
 8001468:	f416 3f80 	tst.w	r6, #65536	; 0x10000
        temp &= ~(iocurrent);
 800146c:	bf0c      	ite	eq
 800146e:	401f      	andeq	r7, r3
        {
          temp |= iocurrent;
 8001470:	ea49 0703 	orrne.w	r7, r9, r3
        }
        EXTI->IMR = temp;
 8001474:	6027      	str	r7, [r4, #0]
      }
    }

    position++;
 8001476:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001478:	680b      	ldr	r3, [r1, #0]
 800147a:	f10c 0c02 	add.w	ip, ip, #2
 800147e:	fa33 f602 	lsrs.w	r6, r3, r2
 8001482:	d075      	beq.n	8001570 <HAL_GPIO_Init+0x1a0>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001484:	fa05 f702 	lsl.w	r7, r5, r2
    if (iocurrent != 0x00u)
 8001488:	ea17 0903 	ands.w	r9, r7, r3
 800148c:	d0f3      	beq.n	8001476 <HAL_GPIO_Init+0xa6>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800148e:	684b      	ldr	r3, [r1, #4]
 8001490:	f003 0303 	and.w	r3, r3, #3
 8001494:	3b01      	subs	r3, #1
 8001496:	2b01      	cmp	r3, #1
 8001498:	d9ab      	bls.n	80013f2 <HAL_GPIO_Init+0x22>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800149a:	684b      	ldr	r3, [r1, #4]
 800149c:	f003 0303 	and.w	r3, r3, #3
 80014a0:	2b03      	cmp	r3, #3
 80014a2:	d020      	beq.n	80014e6 <HAL_GPIO_Init+0x116>
        temp = GPIOx->PUPDR;
 80014a4:	68c3      	ldr	r3, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80014a6:	fa0e f70c 	lsl.w	r7, lr, ip
 80014aa:	ea23 0707 	bic.w	r7, r3, r7
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014ae:	688b      	ldr	r3, [r1, #8]
 80014b0:	fa03 f30c 	lsl.w	r3, r3, ip
 80014b4:	433b      	orrs	r3, r7
        GPIOx->PUPDR = temp;
 80014b6:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014b8:	684b      	ldr	r3, [r1, #4]
 80014ba:	f003 0303 	and.w	r3, r3, #3
 80014be:	2b02      	cmp	r3, #2
 80014c0:	d111      	bne.n	80014e6 <HAL_GPIO_Init+0x116>
        temp = GPIOx->AFR[position >> 3u];
 80014c2:	08d7      	lsrs	r7, r2, #3
 80014c4:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80014c8:	6a3b      	ldr	r3, [r7, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014ca:	f002 0b07 	and.w	fp, r2, #7
 80014ce:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80014d2:	fa08 fa0b 	lsl.w	sl, r8, fp
 80014d6:	ea23 0a0a 	bic.w	sl, r3, sl
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014da:	690b      	ldr	r3, [r1, #16]
 80014dc:	fa03 f30b 	lsl.w	r3, r3, fp
 80014e0:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->AFR[position >> 3u] = temp;
 80014e4:	623b      	str	r3, [r7, #32]
      temp = GPIOx->MODER;
 80014e6:	6803      	ldr	r3, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80014e8:	fa0e f70c 	lsl.w	r7, lr, ip
 80014ec:	ea23 0707 	bic.w	r7, r3, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80014f0:	684b      	ldr	r3, [r1, #4]
 80014f2:	f003 0303 	and.w	r3, r3, #3
 80014f6:	fa03 f30c 	lsl.w	r3, r3, ip
 80014fa:	433b      	orrs	r3, r7
      GPIOx->MODER = temp;
 80014fc:	6003      	str	r3, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014fe:	684b      	ldr	r3, [r1, #4]
 8001500:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8001504:	d0b7      	beq.n	8001476 <HAL_GPIO_Init+0xa6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001506:	4e1d      	ldr	r6, [pc, #116]	; (800157c <HAL_GPIO_Init+0x1ac>)
 8001508:	69b3      	ldr	r3, [r6, #24]
 800150a:	f043 0301 	orr.w	r3, r3, #1
 800150e:	61b3      	str	r3, [r6, #24]
 8001510:	69b3      	ldr	r3, [r6, #24]
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	9301      	str	r3, [sp, #4]
 8001518:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 800151a:	f022 0303 	bic.w	r3, r2, #3
 800151e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001522:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001526:	689f      	ldr	r7, [r3, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001528:	f002 0b03 	and.w	fp, r2, #3
 800152c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001530:	fa08 fa0b 	lsl.w	sl, r8, fp
 8001534:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001538:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 800153c:	f43f af6f 	beq.w	800141e <HAL_GPIO_Init+0x4e>
 8001540:	4e0f      	ldr	r6, [pc, #60]	; (8001580 <HAL_GPIO_Init+0x1b0>)
 8001542:	42b0      	cmp	r0, r6
 8001544:	d00e      	beq.n	8001564 <HAL_GPIO_Init+0x194>
 8001546:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800154a:	42b0      	cmp	r0, r6
 800154c:	d00c      	beq.n	8001568 <HAL_GPIO_Init+0x198>
 800154e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001552:	42b0      	cmp	r0, r6
 8001554:	d00a      	beq.n	800156c <HAL_GPIO_Init+0x19c>
 8001556:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800155a:	42b0      	cmp	r0, r6
 800155c:	bf0c      	ite	eq
 800155e:	2704      	moveq	r7, #4
 8001560:	2705      	movne	r7, #5
 8001562:	e75d      	b.n	8001420 <HAL_GPIO_Init+0x50>
 8001564:	462f      	mov	r7, r5
 8001566:	e75b      	b.n	8001420 <HAL_GPIO_Init+0x50>
 8001568:	2702      	movs	r7, #2
 800156a:	e759      	b.n	8001420 <HAL_GPIO_Init+0x50>
 800156c:	4677      	mov	r7, lr
 800156e:	e757      	b.n	8001420 <HAL_GPIO_Init+0x50>
  }
}
 8001570:	b003      	add	sp, #12
 8001572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001576:	4770      	bx	lr
 8001578:	40010400 	.word	0x40010400
 800157c:	40021000 	.word	0x40021000
 8001580:	48000400 	.word	0x48000400

08001584 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001584:	b10a      	cbz	r2, 800158a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001586:	6181      	str	r1, [r0, #24]
 8001588:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800158a:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 800158c:	4770      	bx	lr

0800158e <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800158e:	4770      	bx	lr

08001590 <HAL_GPIO_EXTI_IRQHandler>:
{
 8001590:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001592:	4b05      	ldr	r3, [pc, #20]	; (80015a8 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8001594:	695b      	ldr	r3, [r3, #20]
 8001596:	4203      	tst	r3, r0
 8001598:	d100      	bne.n	800159c <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 800159a:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800159c:	4b02      	ldr	r3, [pc, #8]	; (80015a8 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800159e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80015a0:	f7ff fff5 	bl	800158e <HAL_GPIO_EXTI_Callback>
}
 80015a4:	e7f9      	b.n	800159a <HAL_GPIO_EXTI_IRQHandler+0xa>
 80015a6:	bf00      	nop
 80015a8:	40010400 	.word	0x40010400

080015ac <HAL_PCD_Init>:
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80015ac:	2800      	cmp	r0, #0
 80015ae:	d05f      	beq.n	8001670 <HAL_PCD_Init+0xc4>
{
 80015b0:	b530      	push	{r4, r5, lr}
 80015b2:	b087      	sub	sp, #28
 80015b4:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80015b6:	f890 32a9 	ldrb.w	r3, [r0, #681]	; 0x2a9
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d053      	beq.n	8001666 <HAL_PCD_Init+0xba>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80015be:	2303      	movs	r3, #3
 80015c0:	f884 32a9 	strb.w	r3, [r4, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80015c4:	6820      	ldr	r0, [r4, #0]
 80015c6:	f002 f9cd 	bl	8003964 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015ca:	6860      	ldr	r0, [r4, #4]
 80015cc:	b390      	cbz	r0, 8001634 <HAL_PCD_Init+0x88>
 80015ce:	2300      	movs	r3, #0
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80015d0:	f04f 0c01 	mov.w	ip, #1
    hpcd->IN_ep[i].num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80015d4:	4619      	mov	r1, r3
    hpcd->IN_ep[i].is_in = 1U;
 80015d6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80015da:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80015de:	f882 c029 	strb.w	ip, [r2, #41]	; 0x29
    hpcd->IN_ep[i].num = i;
 80015e2:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80015e6:	f882 102b 	strb.w	r1, [r2, #43]	; 0x2b
    hpcd->IN_ep[i].maxpacket = 0U;
 80015ea:	6391      	str	r1, [r2, #56]	; 0x38
    hpcd->IN_ep[i].xfer_buff = 0U;
 80015ec:	63d1      	str	r1, [r2, #60]	; 0x3c
    hpcd->IN_ep[i].xfer_len = 0U;
 80015ee:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80015f2:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80015f6:	6411      	str	r1, [r2, #64]	; 0x40
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015f8:	3301      	adds	r3, #1
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	4283      	cmp	r3, r0
 80015fe:	d3ea      	bcc.n	80015d6 <HAL_PCD_Init+0x2a>
 8001600:	2300      	movs	r3, #0
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001602:	4619      	mov	r1, r3
 8001604:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8001608:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800160c:	f882 1169 	strb.w	r1, [r2, #361]	; 0x169
    hpcd->OUT_ep[i].num = i;
 8001610:	f882 3168 	strb.w	r3, [r2, #360]	; 0x168
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001614:	f882 116b 	strb.w	r1, [r2, #363]	; 0x16b
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001618:	f8c2 1178 	str.w	r1, [r2, #376]	; 0x178
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800161c:	f8c2 117c 	str.w	r1, [r2, #380]	; 0x17c
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001620:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8001624:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8001628:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800162c:	3301      	adds	r3, #1
 800162e:	b2db      	uxtb	r3, r3
 8001630:	4283      	cmp	r3, r0
 8001632:	d3e7      	bcc.n	8001604 <HAL_PCD_Init+0x58>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001634:	46a4      	mov	ip, r4
 8001636:	f85c 5b10 	ldr.w	r5, [ip], #16
 800163a:	46ee      	mov	lr, sp
 800163c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001640:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8001644:	f8dc 3000 	ldr.w	r3, [ip]
 8001648:	f8ce 3000 	str.w	r3, [lr]
 800164c:	1d23      	adds	r3, r4, #4
 800164e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001650:	4628      	mov	r0, r5
 8001652:	f002 f991 	bl	8003978 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001656:	2000      	movs	r0, #0
 8001658:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800165c:	2301      	movs	r3, #1
 800165e:	f884 32a9 	strb.w	r3, [r4, #681]	; 0x2a9
  return HAL_OK;
}
 8001662:	b007      	add	sp, #28
 8001664:	bd30      	pop	{r4, r5, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8001666:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
    HAL_PCD_MspInit(hpcd);
 800166a:	f003 fffd 	bl	8005668 <HAL_PCD_MspInit>
 800166e:	e7a6      	b.n	80015be <HAL_PCD_Init+0x12>
    return HAL_ERROR;
 8001670:	2001      	movs	r0, #1
}
 8001672:	4770      	bx	lr

08001674 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001674:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hpcd);
 8001676:	f890 32a8 	ldrb.w	r3, [r0, #680]	; 0x2a8
 800167a:	2b01      	cmp	r3, #1
 800167c:	d011      	beq.n	80016a2 <HAL_PCD_Start+0x2e>
 800167e:	4604      	mov	r4, r0
 8001680:	2501      	movs	r5, #1
 8001682:	f880 52a8 	strb.w	r5, [r0, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8001686:	6800      	ldr	r0, [r0, #0]
 8001688:	f002 f963 	bl	8003952 <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800168c:	4629      	mov	r1, r5
 800168e:	4620      	mov	r0, r4
 8001690:	f004 f923 	bl	80058da <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 8001694:	6820      	ldr	r0, [r4, #0]
 8001696:	f002 fcad 	bl	8003ff4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800169a:	2000      	movs	r0, #0
 800169c:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8

  return HAL_OK;
}
 80016a0:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 80016a2:	2002      	movs	r0, #2
 80016a4:	e7fc      	b.n	80016a0 <HAL_PCD_Start+0x2c>

080016a6 <HAL_PCD_SetAddress>:
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 80016a6:	f890 32a8 	ldrb.w	r3, [r0, #680]	; 0x2a8
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d00d      	beq.n	80016ca <HAL_PCD_SetAddress+0x24>
{
 80016ae:	b510      	push	{r4, lr}
 80016b0:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80016b2:	2301      	movs	r3, #1
 80016b4:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80016b8:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80016bc:	6800      	ldr	r0, [r0, #0]
 80016be:	f002 fc93 	bl	8003fe8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80016c2:	2000      	movs	r0, #0
 80016c4:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8

  return HAL_OK;
}
 80016c8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80016ca:	2002      	movs	r0, #2
}
 80016cc:	4770      	bx	lr

080016ce <HAL_PCD_IRQHandler>:
{
 80016ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80016d2:	4605      	mov	r5, r0
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80016d4:	6800      	ldr	r0, [r0, #0]
 80016d6:	f002 fc8f 	bl	8003ff8 <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80016da:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 80016de:	d126      	bne.n	800172e <HAL_PCD_IRQHandler+0x60>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80016e0:	f410 6f80 	tst.w	r0, #1024	; 0x400
 80016e4:	f040 84cb 	bne.w	800207e <HAL_PCD_IRQHandler+0x9b0>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80016e8:	f410 4f80 	tst.w	r0, #16384	; 0x4000
 80016ec:	f040 84d8 	bne.w	80020a0 <HAL_PCD_IRQHandler+0x9d2>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80016f0:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 80016f4:	f040 84df 	bne.w	80020b6 <HAL_PCD_IRQHandler+0x9e8>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80016f8:	f410 5f80 	tst.w	r0, #4096	; 0x1000
 80016fc:	f040 84e5 	bne.w	80020ca <HAL_PCD_IRQHandler+0x9fc>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001700:	f410 6f00 	tst.w	r0, #2048	; 0x800
 8001704:	f040 8500 	bne.w	8002108 <HAL_PCD_IRQHandler+0xa3a>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001708:	f410 7f00 	tst.w	r0, #512	; 0x200
 800170c:	f040 8519 	bne.w	8002142 <HAL_PCD_IRQHandler+0xa74>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001710:	f410 7f80 	tst.w	r0, #256	; 0x100
 8001714:	f000 84cd 	beq.w	80020b2 <HAL_PCD_IRQHandler+0x9e4>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001718:	682a      	ldr	r2, [r5, #0]
 800171a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800171e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001722:	041b      	lsls	r3, r3, #16
 8001724:	0c1b      	lsrs	r3, r3, #16
 8001726:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 800172a:	f000 bcc2 	b.w	80020b2 <HAL_PCD_IRQHandler+0x9e4>
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800172e:	6828      	ldr	r0, [r5, #0]
 8001730:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8001734:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8001738:	f000 84bb 	beq.w	80020b2 <HAL_PCD_IRQHandler+0x9e4>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800173c:	f248 0780 	movw	r7, #32896	; 0x8080
 8001740:	2600      	movs	r6, #0
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8001742:	f24c 0880 	movw	r8, #49280	; 0xc080
 8001746:	e058      	b.n	80017fa <HAL_PCD_IRQHandler+0x12c>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001748:	8803      	ldrh	r3, [r0, #0]
 800174a:	b29b      	uxth	r3, r3
 800174c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001750:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001754:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001758:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800175c:	b29b      	uxth	r3, r3
 800175e:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001760:	682b      	ldr	r3, [r5, #0]
 8001762:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001766:	f895 1028 	ldrb.w	r1, [r5, #40]	; 0x28
 800176a:	00c9      	lsls	r1, r1, #3
 800176c:	fa11 f282 	uxtah	r2, r1, r2
 8001770:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8001774:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 8001778:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800177c:	646b      	str	r3, [r5, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 800177e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8001780:	4413      	add	r3, r2
 8001782:	63eb      	str	r3, [r5, #60]	; 0x3c
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001784:	4631      	mov	r1, r6
 8001786:	4628      	mov	r0, r5
 8001788:	f003 ffc6 	bl	8005718 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800178c:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8001790:	b363      	cbz	r3, 80017ec <HAL_PCD_IRQHandler+0x11e>
 8001792:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8001794:	bb53      	cbnz	r3, 80017ec <HAL_PCD_IRQHandler+0x11e>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001796:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 800179a:	682a      	ldr	r2, [r5, #0]
 800179c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017a0:	f8a2 304c 	strh.w	r3, [r2, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80017a4:	f885 6024 	strb.w	r6, [r5, #36]	; 0x24
 80017a8:	e020      	b.n	80017ec <HAL_PCD_IRQHandler+0x11e>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80017aa:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80017ae:	f895 2168 	ldrb.w	r2, [r5, #360]	; 0x168
 80017b2:	00d2      	lsls	r2, r2, #3
 80017b4:	fa12 f383 	uxtah	r3, r2, r3
 80017b8:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80017bc:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	; 0x40c
 80017c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80017c4:	f8c5 3184 	str.w	r3, [r5, #388]	; 0x184
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80017c8:	f8b5 216e 	ldrh.w	r2, [r5, #366]	; 0x16e
 80017cc:	f505 712c 	add.w	r1, r5, #688	; 0x2b0
 80017d0:	f002 ff88 	bl	80046e4 <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80017d4:	682a      	ldr	r2, [r5, #0]
 80017d6:	8813      	ldrh	r3, [r2, #0]
 80017d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017dc:	051b      	lsls	r3, r3, #20
 80017de:	0d1b      	lsrs	r3, r3, #20
 80017e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017e4:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 80017e6:	4628      	mov	r0, r5
 80017e8:	f003 ff82 	bl	80056f0 <HAL_PCD_SetupStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80017ec:	6828      	ldr	r0, [r5, #0]
 80017ee:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 80017f2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80017f6:	f000 845c 	beq.w	80020b2 <HAL_PCD_IRQHandler+0x9e4>
    wIstr = hpcd->Instance->ISTR;
 80017fa:	f8b0 4044 	ldrh.w	r4, [r0, #68]	; 0x44
 80017fe:	b2a3      	uxth	r3, r4
    if (epindex == 0U)
 8001800:	f014 040f 	ands.w	r4, r4, #15
 8001804:	d17e      	bne.n	8001904 <HAL_PCD_IRQHandler+0x236>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001806:	f013 0f10 	tst.w	r3, #16
 800180a:	d09d      	beq.n	8001748 <HAL_PCD_IRQHandler+0x7a>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800180c:	8803      	ldrh	r3, [r0, #0]
 800180e:	b29a      	uxth	r2, r3
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001810:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8001814:	d1c9      	bne.n	80017aa <HAL_PCD_IRQHandler+0xdc>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001816:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800181a:	d0e7      	beq.n	80017ec <HAL_PCD_IRQHandler+0x11e>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800181c:	8803      	ldrh	r3, [r0, #0]
 800181e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001822:	051b      	lsls	r3, r3, #20
 8001824:	0d1b      	lsrs	r3, r3, #20
 8001826:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800182a:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800182c:	6828      	ldr	r0, [r5, #0]
 800182e:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001832:	f895 2168 	ldrb.w	r2, [r5, #360]	; 0x168
 8001836:	00d2      	lsls	r2, r2, #3
 8001838:	fa12 f383 	uxtah	r3, r2, r3
 800183c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001840:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	; 0x40c
 8001844:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001848:	f8c5 3184 	str.w	r3, [r5, #388]	; 0x184
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800184c:	b18b      	cbz	r3, 8001872 <HAL_PCD_IRQHandler+0x1a4>
 800184e:	f8d5 117c 	ldr.w	r1, [r5, #380]	; 0x17c
 8001852:	b171      	cbz	r1, 8001872 <HAL_PCD_IRQHandler+0x1a4>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001854:	f8b5 216e 	ldrh.w	r2, [r5, #366]	; 0x16e
 8001858:	f002 ff44 	bl	80046e4 <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 800185c:	f8d5 317c 	ldr.w	r3, [r5, #380]	; 0x17c
 8001860:	f8d5 2184 	ldr.w	r2, [r5, #388]	; 0x184
 8001864:	4413      	add	r3, r2
 8001866:	f8c5 317c 	str.w	r3, [r5, #380]	; 0x17c
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800186a:	4631      	mov	r1, r6
 800186c:	4628      	mov	r0, r5
 800186e:	f003 ff47 	bl	8005700 <HAL_PCD_DataOutStageCallback>
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001872:	682a      	ldr	r2, [r5, #0]
 8001874:	8813      	ldrh	r3, [r2, #0]
 8001876:	b299      	uxth	r1, r3
          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8001878:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800187c:	d1b6      	bne.n	80017ec <HAL_PCD_IRQHandler+0x11e>
 800187e:	f401 5140 	and.w	r1, r1, #12288	; 0x3000
 8001882:	f5b1 5f40 	cmp.w	r1, #12288	; 0x3000
 8001886:	d0b1      	beq.n	80017ec <HAL_PCD_IRQHandler+0x11e>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001888:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800188c:	b29b      	uxth	r3, r3
 800188e:	f202 420c 	addw	r2, r2, #1036	; 0x40c
 8001892:	5ad1      	ldrh	r1, [r2, r3]
 8001894:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8001898:	52d1      	strh	r1, [r2, r3]
 800189a:	f8d5 1178 	ldr.w	r1, [r5, #376]	; 0x178
 800189e:	293e      	cmp	r1, #62	; 0x3e
 80018a0:	d91b      	bls.n	80018da <HAL_PCD_IRQHandler+0x20c>
 80018a2:	0948      	lsrs	r0, r1, #5
 80018a4:	f011 0f1f 	tst.w	r1, #31
 80018a8:	bf08      	it	eq
 80018aa:	f100 30ff 	addeq.w	r0, r0, #4294967295
 80018ae:	5ad1      	ldrh	r1, [r2, r3]
 80018b0:	b289      	uxth	r1, r1
 80018b2:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 80018b6:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80018ba:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80018be:	b289      	uxth	r1, r1
 80018c0:	52d1      	strh	r1, [r2, r3]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80018c2:	682a      	ldr	r2, [r5, #0]
 80018c4:	8813      	ldrh	r3, [r2, #0]
 80018c6:	b29b      	uxth	r3, r3
 80018c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80018cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018d0:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80018d4:	433b      	orrs	r3, r7
 80018d6:	8013      	strh	r3, [r2, #0]
 80018d8:	e788      	b.n	80017ec <HAL_PCD_IRQHandler+0x11e>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80018da:	b939      	cbnz	r1, 80018ec <HAL_PCD_IRQHandler+0x21e>
 80018dc:	5ad1      	ldrh	r1, [r2, r3]
 80018de:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80018e2:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80018e6:	b289      	uxth	r1, r1
 80018e8:	52d1      	strh	r1, [r2, r3]
 80018ea:	e7ea      	b.n	80018c2 <HAL_PCD_IRQHandler+0x1f4>
 80018ec:	0848      	lsrs	r0, r1, #1
 80018ee:	f011 0f01 	tst.w	r1, #1
 80018f2:	bf18      	it	ne
 80018f4:	3001      	addne	r0, #1
 80018f6:	5ad1      	ldrh	r1, [r2, r3]
 80018f8:	b289      	uxth	r1, r1
 80018fa:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 80018fe:	b289      	uxth	r1, r1
 8001900:	52d1      	strh	r1, [r2, r3]
 8001902:	e7de      	b.n	80018c2 <HAL_PCD_IRQHandler+0x1f4>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001904:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8001908:	fa1f f983 	uxth.w	r9, r3
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800190c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8001910:	d152      	bne.n	80019b8 <HAL_PCD_IRQHandler+0x2ea>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001912:	f019 0f80 	tst.w	r9, #128	; 0x80
 8001916:	f43f af69 	beq.w	80017ec <HAL_PCD_IRQHandler+0x11e>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800191a:	682a      	ldr	r2, [r5, #0]
 800191c:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8001920:	b29b      	uxth	r3, r3
 8001922:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800192a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800192e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001932:	b29b      	uxth	r3, r3
 8001934:	f822 3024 	strh.w	r3, [r2, r4, lsl #2]
        if (ep->type == EP_TYPE_ISOC)
 8001938:	eb04 0a84 	add.w	sl, r4, r4, lsl #2
 800193c:	eb05 0aca 	add.w	sl, r5, sl, lsl #3
 8001940:	f89a 302b 	ldrb.w	r3, [sl, #43]	; 0x2b
 8001944:	2b01      	cmp	r3, #1
 8001946:	f000 818e 	beq.w	8001c66 <HAL_PCD_IRQHandler+0x598>
          if ((wEPVal & USB_EP_KIND) == 0U)
 800194a:	f419 7f80 	tst.w	r9, #256	; 0x100
 800194e:	f040 81e4 	bne.w	8001d1a <HAL_PCD_IRQHandler+0x64c>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001952:	6828      	ldr	r0, [r5, #0]
 8001954:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001958:	b29b      	uxth	r3, r3
 800195a:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
            if (ep->xfer_len > TxPctSize)
 800195e:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001962:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8001966:	6c12      	ldr	r2, [r2, #64]	; 0x40
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001968:	3302      	adds	r3, #2
 800196a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800196e:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001972:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
            if (ep->xfer_len > TxPctSize)
 8001976:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800197a:	429a      	cmp	r2, r3
 800197c:	f240 83ee 	bls.w	800215c <HAL_PCD_IRQHandler+0xa8e>
              ep->xfer_len -= TxPctSize;
 8001980:	1ad2      	subs	r2, r2, r3
 8001982:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
 8001986:	eb05 0ccc 	add.w	ip, r5, ip, lsl #3
 800198a:	f8cc 2040 	str.w	r2, [ip, #64]	; 0x40
            if (ep->xfer_len == 0U)
 800198e:	2a00      	cmp	r2, #0
 8001990:	f000 83e9 	beq.w	8002166 <HAL_PCD_IRQHandler+0xa98>
              ep->xfer_buff += TxPctSize;
 8001994:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001998:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800199c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800199e:	4419      	add	r1, r3
 80019a0:	63d1      	str	r1, [r2, #60]	; 0x3c
              ep->xfer_count += TxPctSize;
 80019a2:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80019a4:	440b      	add	r3, r1
 80019a6:	6453      	str	r3, [r2, #68]	; 0x44
        ep = &hpcd->IN_ep[epindex];
 80019a8:	3401      	adds	r4, #1
 80019aa:	eb04 0484 	add.w	r4, r4, r4, lsl #2
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80019ae:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80019b2:	f002 fb3c 	bl	800402e <USB_EPStartXfer>
 80019b6:	e719      	b.n	80017ec <HAL_PCD_IRQHandler+0x11e>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80019b8:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 80019bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80019c0:	051b      	lsls	r3, r3, #20
 80019c2:	0d1b      	lsrs	r3, r3, #20
 80019c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019c8:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
        if (ep->doublebuffer == 0U)
 80019cc:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80019d0:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80019d4:	f893 3174 	ldrb.w	r3, [r3, #372]	; 0x174
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d145      	bne.n	8001a68 <HAL_PCD_IRQHandler+0x39a>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80019dc:	6828      	ldr	r0, [r5, #0]
 80019de:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80019e2:	b29b      	uxth	r3, r3
 80019e4:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80019e8:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80019ec:	f892 2168 	ldrb.w	r2, [r2, #360]	; 0x168
 80019f0:	3306      	adds	r3, #6
 80019f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80019f6:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80019fa:	f8b3 a400 	ldrh.w	sl, [r3, #1024]	; 0x400
 80019fe:	f3ca 0a09 	ubfx	sl, sl, #0, #10
          if (count != 0U)
 8001a02:	f1ba 0f00 	cmp.w	sl, #0
 8001a06:	d123      	bne.n	8001a50 <HAL_PCD_IRQHandler+0x382>
        ep->xfer_count += count;
 8001a08:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001a0c:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001a10:	f8d3 2184 	ldr.w	r2, [r3, #388]	; 0x184
 8001a14:	4452      	add	r2, sl
 8001a16:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
        ep->xfer_buff += count;
 8001a1a:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 8001a1e:	4452      	add	r2, sl
 8001a20:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001a24:	f8d3 3180 	ldr.w	r3, [r3, #384]	; 0x180
 8001a28:	b143      	cbz	r3, 8001a3c <HAL_PCD_IRQHandler+0x36e>
 8001a2a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001a2e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001a32:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8001a36:	459a      	cmp	sl, r3
 8001a38:	f080 810b 	bcs.w	8001c52 <HAL_PCD_IRQHandler+0x584>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001a3c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001a40:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001a44:	f893 1168 	ldrb.w	r1, [r3, #360]	; 0x168
 8001a48:	4628      	mov	r0, r5
 8001a4a:	f003 fe59 	bl	8005700 <HAL_PCD_DataOutStageCallback>
 8001a4e:	e760      	b.n	8001912 <HAL_PCD_IRQHandler+0x244>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001a50:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001a54:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001a58:	4653      	mov	r3, sl
 8001a5a:	f8b1 216e 	ldrh.w	r2, [r1, #366]	; 0x16e
 8001a5e:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8001a62:	f002 fe3f 	bl	80046e4 <USB_ReadPMA>
 8001a66:	e7cf      	b.n	8001a08 <HAL_PCD_IRQHandler+0x33a>
          if (ep->type == EP_TYPE_BULK)
 8001a68:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001a6c:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001a70:	f893 316b 	ldrb.w	r3, [r3, #363]	; 0x16b
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d037      	beq.n	8001ae8 <HAL_PCD_IRQHandler+0x41a>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001a78:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001a7c:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8001a80:	f892 0168 	ldrb.w	r0, [r2, #360]	; 0x168
 8001a84:	6829      	ldr	r1, [r5, #0]
 8001a86:	f831 3020 	ldrh.w	r3, [r1, r0, lsl #2]
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001a90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a98:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001a9c:	f821 3020 	strh.w	r3, [r1, r0, lsl #2]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001aa0:	6828      	ldr	r0, [r5, #0]
 8001aa2:	f892 2168 	ldrb.w	r2, [r2, #360]	; 0x168
 8001aa6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001aaa:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8001aae:	f000 80b4 	beq.w	8001c1a <HAL_PCD_IRQHandler+0x54c>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001ab2:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001ab6:	b29b      	uxth	r3, r3
 8001ab8:	3302      	adds	r3, #2
 8001aba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001abe:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001ac2:	f8b3 a400 	ldrh.w	sl, [r3, #1024]	; 0x400
 8001ac6:	f3ca 0a09 	ubfx	sl, sl, #0, #10
              if (count != 0U)
 8001aca:	f1ba 0f00 	cmp.w	sl, #0
 8001ace:	d09b      	beq.n	8001a08 <HAL_PCD_IRQHandler+0x33a>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001ad0:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001ad4:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001ad8:	4653      	mov	r3, sl
 8001ada:	f8b1 2170 	ldrh.w	r2, [r1, #368]	; 0x170
 8001ade:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8001ae2:	f002 fdff 	bl	80046e4 <USB_ReadPMA>
 8001ae6:	e78f      	b.n	8001a08 <HAL_PCD_IRQHandler+0x33a>
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001ae8:	f419 4f80 	tst.w	r9, #16384	; 0x4000
 8001aec:	d04a      	beq.n	8001b84 <HAL_PCD_IRQHandler+0x4b6>
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001aee:	682a      	ldr	r2, [r5, #0]
 8001af0:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8001af4:	b29b      	uxth	r3, r3
 8001af6:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 8001afa:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 8001afe:	f890 1168 	ldrb.w	r1, [r0, #360]	; 0x168
 8001b02:	3302      	adds	r3, #2
 8001b04:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8001b08:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8001b0c:	f8b3 a400 	ldrh.w	sl, [r3, #1024]	; 0x400
 8001b10:	f3ca 0a09 	ubfx	sl, sl, #0, #10
    if (ep->xfer_len >= count)
 8001b14:	f8d0 3180 	ldr.w	r3, [r0, #384]	; 0x180
 8001b18:	4553      	cmp	r3, sl
 8001b1a:	f0c0 83c5 	bcc.w	80022a8 <HAL_PCD_IRQHandler+0xbda>
      ep->xfer_len -= count;
 8001b1e:	eba3 030a 	sub.w	r3, r3, sl
 8001b22:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 8001b26:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 8001b2a:	f8c0 3180 	str.w	r3, [r0, #384]	; 0x180
    if (ep->xfer_len == 0U)
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	f000 83c0 	beq.w	80022b4 <HAL_PCD_IRQHandler+0xbe6>
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001b34:	f019 0f40 	tst.w	r9, #64	; 0x40
 8001b38:	d013      	beq.n	8001b62 <HAL_PCD_IRQHandler+0x494>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001b3a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001b3e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001b42:	f893 1168 	ldrb.w	r1, [r3, #360]	; 0x168
 8001b46:	682a      	ldr	r2, [r5, #0]
 8001b48:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001b52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b5a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001b5e:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
    if (count != 0U)
 8001b62:	f1ba 0f00 	cmp.w	sl, #0
 8001b66:	f43f af4f 	beq.w	8001a08 <HAL_PCD_IRQHandler+0x33a>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001b6a:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001b6e:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001b72:	4653      	mov	r3, sl
 8001b74:	f8b1 2170 	ldrh.w	r2, [r1, #368]	; 0x170
 8001b78:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8001b7c:	6828      	ldr	r0, [r5, #0]
 8001b7e:	f002 fdb1 	bl	80046e4 <USB_ReadPMA>
 8001b82:	e741      	b.n	8001a08 <HAL_PCD_IRQHandler+0x33a>
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001b84:	682a      	ldr	r2, [r5, #0]
 8001b86:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 8001b90:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 8001b94:	f890 1168 	ldrb.w	r1, [r0, #360]	; 0x168
 8001b98:	3306      	adds	r3, #6
 8001b9a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8001b9e:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8001ba2:	f8b3 a400 	ldrh.w	sl, [r3, #1024]	; 0x400
 8001ba6:	f3ca 0a09 	ubfx	sl, sl, #0, #10
    if (ep->xfer_len >= count)
 8001baa:	f8d0 3180 	ldr.w	r3, [r0, #384]	; 0x180
 8001bae:	4553      	cmp	r3, sl
 8001bb0:	f0c0 838d 	bcc.w	80022ce <HAL_PCD_IRQHandler+0xc00>
      ep->xfer_len -= count;
 8001bb4:	eba3 030a 	sub.w	r3, r3, sl
 8001bb8:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 8001bbc:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 8001bc0:	f8c0 3180 	str.w	r3, [r0, #384]	; 0x180
    if (ep->xfer_len == 0U)
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	f000 8388 	beq.w	80022da <HAL_PCD_IRQHandler+0xc0c>
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8001bca:	f019 0f40 	tst.w	r9, #64	; 0x40
 8001bce:	d113      	bne.n	8001bf8 <HAL_PCD_IRQHandler+0x52a>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001bd0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001bd4:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001bd8:	f893 1168 	ldrb.w	r1, [r3, #360]	; 0x168
 8001bdc:	682a      	ldr	r2, [r5, #0]
 8001bde:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001be8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001bf0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001bf4:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
    if (count != 0U)
 8001bf8:	f1ba 0f00 	cmp.w	sl, #0
 8001bfc:	f43f af04 	beq.w	8001a08 <HAL_PCD_IRQHandler+0x33a>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001c00:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001c04:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001c08:	4653      	mov	r3, sl
 8001c0a:	f8b1 2172 	ldrh.w	r2, [r1, #370]	; 0x172
 8001c0e:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8001c12:	6828      	ldr	r0, [r5, #0]
 8001c14:	f002 fd66 	bl	80046e4 <USB_ReadPMA>
 8001c18:	e6f6      	b.n	8001a08 <HAL_PCD_IRQHandler+0x33a>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001c1a:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001c1e:	b29b      	uxth	r3, r3
 8001c20:	3306      	adds	r3, #6
 8001c22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001c26:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001c2a:	f8b3 a400 	ldrh.w	sl, [r3, #1024]	; 0x400
 8001c2e:	f3ca 0a09 	ubfx	sl, sl, #0, #10
              if (count != 0U)
 8001c32:	f1ba 0f00 	cmp.w	sl, #0
 8001c36:	f43f aee7 	beq.w	8001a08 <HAL_PCD_IRQHandler+0x33a>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001c3a:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001c3e:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001c42:	4653      	mov	r3, sl
 8001c44:	f8b1 2172 	ldrh.w	r2, [r1, #370]	; 0x172
 8001c48:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8001c4c:	f002 fd4a 	bl	80046e4 <USB_ReadPMA>
 8001c50:	e6da      	b.n	8001a08 <HAL_PCD_IRQHandler+0x33a>
        ep = &hpcd->OUT_ep[epindex];
 8001c52:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001c56:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001c5a:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8001c5e:	6828      	ldr	r0, [r5, #0]
 8001c60:	f002 f9e5 	bl	800402e <USB_EPStartXfer>
 8001c64:	e655      	b.n	8001912 <HAL_PCD_IRQHandler+0x244>
          ep->xfer_len = 0U;
 8001c66:	f8ca 6040 	str.w	r6, [sl, #64]	; 0x40
          if (ep->doublebuffer != 0U)
 8001c6a:	f89a 3034 	ldrb.w	r3, [sl, #52]	; 0x34
 8001c6e:	b1d3      	cbz	r3, 8001ca6 <HAL_PCD_IRQHandler+0x5d8>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001c70:	f019 0f40 	tst.w	r9, #64	; 0x40
 8001c74:	d02b      	beq.n	8001cce <HAL_PCD_IRQHandler+0x600>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001c76:	f89a 3029 	ldrb.w	r3, [sl, #41]	; 0x29
 8001c7a:	b9d3      	cbnz	r3, 8001cb2 <HAL_PCD_IRQHandler+0x5e4>
 8001c7c:	682b      	ldr	r3, [r5, #0]
 8001c7e:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001c82:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8001c86:	0109      	lsls	r1, r1, #4
 8001c88:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8001c8c:	fa13 f282 	uxtah	r2, r3, r2
 8001c90:	5a8b      	ldrh	r3, [r1, r2]
 8001c92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001c96:	528b      	strh	r3, [r1, r2]
 8001c98:	5a8b      	ldrh	r3, [r1, r2]
 8001c9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001c9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001ca2:	b29b      	uxth	r3, r3
 8001ca4:	528b      	strh	r3, [r1, r2]
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001ca6:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8001caa:	4628      	mov	r0, r5
 8001cac:	f003 fd34 	bl	8005718 <HAL_PCD_DataInStageCallback>
 8001cb0:	e59c      	b.n	80017ec <HAL_PCD_IRQHandler+0x11e>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d1f7      	bne.n	8001ca6 <HAL_PCD_IRQHandler+0x5d8>
 8001cb6:	682b      	ldr	r3, [r5, #0]
 8001cb8:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001cbc:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8001cc0:	0109      	lsls	r1, r1, #4
 8001cc2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8001cc6:	fa13 f382 	uxtah	r3, r3, r2
 8001cca:	52ce      	strh	r6, [r1, r3]
 8001ccc:	e7eb      	b.n	8001ca6 <HAL_PCD_IRQHandler+0x5d8>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001cce:	682b      	ldr	r3, [r5, #0]
 8001cd0:	f89a 2029 	ldrb.w	r2, [sl, #41]	; 0x29
 8001cd4:	b9a2      	cbnz	r2, 8001d00 <HAL_PCD_IRQHandler+0x632>
 8001cd6:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001cda:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8001cde:	0109      	lsls	r1, r1, #4
 8001ce0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001ce4:	fa13 f282 	uxtah	r2, r3, r2
 8001ce8:	5a8b      	ldrh	r3, [r1, r2]
 8001cea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001cee:	528b      	strh	r3, [r1, r2]
 8001cf0:	5a8b      	ldrh	r3, [r1, r2]
 8001cf2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001cf6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001cfa:	b29b      	uxth	r3, r3
 8001cfc:	528b      	strh	r3, [r1, r2]
 8001cfe:	e7d2      	b.n	8001ca6 <HAL_PCD_IRQHandler+0x5d8>
 8001d00:	2a01      	cmp	r2, #1
 8001d02:	d1d0      	bne.n	8001ca6 <HAL_PCD_IRQHandler+0x5d8>
 8001d04:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001d08:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8001d0c:	0109      	lsls	r1, r1, #4
 8001d0e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001d12:	fa13 f382 	uxtah	r3, r3, r2
 8001d16:	52ce      	strh	r6, [r1, r3]
 8001d18:	e7c5      	b.n	8001ca6 <HAL_PCD_IRQHandler+0x5d8>
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001d1a:	f019 0f40 	tst.w	r9, #64	; 0x40
 8001d1e:	f000 80df 	beq.w	8001ee0 <HAL_PCD_IRQHandler+0x812>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001d22:	682a      	ldr	r2, [r5, #0]
 8001d24:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
    if (ep->xfer_len > TxPctSize)
 8001d2e:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 8001d32:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 8001d36:	6c00      	ldr	r0, [r0, #64]	; 0x40
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001d38:	3302      	adds	r3, #2
 8001d3a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8001d3e:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8001d42:	f8b3 c400 	ldrh.w	ip, [r3, #1024]	; 0x400
    if (ep->xfer_len > TxPctSize)
 8001d46:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8001d4a:	4560      	cmp	r0, ip
 8001d4c:	f240 8210 	bls.w	8002170 <HAL_PCD_IRQHandler+0xaa2>
      ep->xfer_len -= TxPctSize;
 8001d50:	eba0 000c 	sub.w	r0, r0, ip
 8001d54:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001d58:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001d5c:	6418      	str	r0, [r3, #64]	; 0x40
    if (ep->xfer_len == 0U)
 8001d5e:	2800      	cmp	r0, #0
 8001d60:	f000 820b 	beq.w	800217a <HAL_PCD_IRQHandler+0xaac>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001d64:	f419 4f80 	tst.w	r9, #16384	; 0x4000
 8001d68:	d00a      	beq.n	8001d80 <HAL_PCD_IRQHandler+0x6b2>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8001d6a:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001d74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d78:	ea48 0303 	orr.w	r3, r8, r3
 8001d7c:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8001d80:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001d84:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001d88:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d029      	beq.n	8001de4 <HAL_PCD_IRQHandler+0x716>
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8001d90:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8001d94:	682a      	ldr	r2, [r5, #0]
 8001d96:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001da0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001da4:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8001da8:	433b      	orrs	r3, r7
 8001daa:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
 8001dae:	e51d      	b.n	80017ec <HAL_PCD_IRQHandler+0x11e>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	f040 8213 	bne.w	80021dc <HAL_PCD_IRQHandler+0xb0e>
 8001db6:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8001dba:	f202 4204 	addw	r2, r2, #1028	; 0x404
 8001dbe:	fa12 f383 	uxtah	r3, r2, r3
 8001dc2:	0109      	lsls	r1, r1, #4
 8001dc4:	525e      	strh	r6, [r3, r1]
 8001dc6:	e1ef      	b.n	80021a8 <HAL_PCD_IRQHandler+0xada>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001dc8:	2a01      	cmp	r2, #1
 8001dca:	f040 8207 	bne.w	80021dc <HAL_PCD_IRQHandler+0xb0e>
 8001dce:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001dd2:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8001dd6:	0109      	lsls	r1, r1, #4
 8001dd8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001ddc:	fa13 f382 	uxtah	r3, r3, r2
 8001de0:	52ce      	strh	r6, [r1, r3]
 8001de2:	e1fb      	b.n	80021dc <HAL_PCD_IRQHandler+0xb0e>
        ep->xfer_buff += TxPctSize;
 8001de4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001de8:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001dec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001dee:	4462      	add	r2, ip
 8001df0:	63da      	str	r2, [r3, #60]	; 0x3c
        ep->xfer_count += TxPctSize;
 8001df2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001df4:	4462      	add	r2, ip
 8001df6:	645a      	str	r2, [r3, #68]	; 0x44
        if (ep->xfer_len_db >= ep->maxpacket)
 8001df8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d32b      	bcc.n	8001e58 <HAL_PCD_IRQHandler+0x78a>
          ep->xfer_len_db -= len;
 8001e00:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001e04:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001e08:	1ad2      	subs	r2, r2, r3
 8001e0a:	648a      	str	r2, [r1, #72]	; 0x48
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8001e0c:	f89a 2029 	ldrb.w	r2, [sl, #41]	; 0x29
 8001e10:	2a00      	cmp	r2, #0
 8001e12:	d14a      	bne.n	8001eaa <HAL_PCD_IRQHandler+0x7dc>
 8001e14:	682a      	ldr	r2, [r5, #0]
 8001e16:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 8001e1a:	f202 4204 	addw	r2, r2, #1028	; 0x404
 8001e1e:	fa12 f181 	uxtah	r1, r2, r1
 8001e22:	f89a 2028 	ldrb.w	r2, [sl, #40]	; 0x28
 8001e26:	0112      	lsls	r2, r2, #4
 8001e28:	5a88      	ldrh	r0, [r1, r2]
 8001e2a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8001e2e:	5288      	strh	r0, [r1, r2]
 8001e30:	2b3e      	cmp	r3, #62	; 0x3e
 8001e32:	d923      	bls.n	8001e7c <HAL_PCD_IRQHandler+0x7ae>
 8001e34:	ea4f 1c53 	mov.w	ip, r3, lsr #5
 8001e38:	f013 0f1f 	tst.w	r3, #31
 8001e3c:	bf08      	it	eq
 8001e3e:	f10c 3cff 	addeq.w	ip, ip, #4294967295
 8001e42:	5a88      	ldrh	r0, [r1, r2]
 8001e44:	b280      	uxth	r0, r0
 8001e46:	ea40 208c 	orr.w	r0, r0, ip, lsl #10
 8001e4a:	ea6f 4040 	mvn.w	r0, r0, lsl #17
 8001e4e:	ea6f 4050 	mvn.w	r0, r0, lsr #17
 8001e52:	b280      	uxth	r0, r0
 8001e54:	5288      	strh	r0, [r1, r2]
 8001e56:	e02a      	b.n	8001eae <HAL_PCD_IRQHandler+0x7e0>
        else if (ep->xfer_len_db == 0U)
 8001e58:	b93a      	cbnz	r2, 8001e6a <HAL_PCD_IRQHandler+0x79c>
          ep->xfer_fill_db = 0U;
 8001e5a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001e5e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001e62:	f883 604c 	strb.w	r6, [r3, #76]	; 0x4c
          len = TxPctSize;
 8001e66:	4663      	mov	r3, ip
 8001e68:	e7d0      	b.n	8001e0c <HAL_PCD_IRQHandler+0x73e>
          ep->xfer_fill_db = 0U;
 8001e6a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001e6e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001e72:	f883 604c 	strb.w	r6, [r3, #76]	; 0x4c
          ep->xfer_len_db = 0U;
 8001e76:	649e      	str	r6, [r3, #72]	; 0x48
          len = ep->xfer_len_db;
 8001e78:	4613      	mov	r3, r2
 8001e7a:	e7c7      	b.n	8001e0c <HAL_PCD_IRQHandler+0x73e>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8001e7c:	b93b      	cbnz	r3, 8001e8e <HAL_PCD_IRQHandler+0x7c0>
 8001e7e:	5a88      	ldrh	r0, [r1, r2]
 8001e80:	ea6f 4040 	mvn.w	r0, r0, lsl #17
 8001e84:	ea6f 4050 	mvn.w	r0, r0, lsr #17
 8001e88:	b280      	uxth	r0, r0
 8001e8a:	5288      	strh	r0, [r1, r2]
 8001e8c:	e00f      	b.n	8001eae <HAL_PCD_IRQHandler+0x7e0>
 8001e8e:	ea4f 0c53 	mov.w	ip, r3, lsr #1
 8001e92:	f013 0f01 	tst.w	r3, #1
 8001e96:	bf18      	it	ne
 8001e98:	f10c 0c01 	addne.w	ip, ip, #1
 8001e9c:	5a88      	ldrh	r0, [r1, r2]
 8001e9e:	b280      	uxth	r0, r0
 8001ea0:	ea40 208c 	orr.w	r0, r0, ip, lsl #10
 8001ea4:	b280      	uxth	r0, r0
 8001ea6:	5288      	strh	r0, [r1, r2]
 8001ea8:	e001      	b.n	8001eae <HAL_PCD_IRQHandler+0x7e0>
 8001eaa:	2a01      	cmp	r2, #1
 8001eac:	d00b      	beq.n	8001ec6 <HAL_PCD_IRQHandler+0x7f8>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8001eae:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001eb2:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8001eb6:	4611      	mov	r1, r2
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 8001ebc:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8001ebe:	6828      	ldr	r0, [r5, #0]
 8001ec0:	f002 f89e 	bl	8004000 <USB_WritePMA>
 8001ec4:	e764      	b.n	8001d90 <HAL_PCD_IRQHandler+0x6c2>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8001ec6:	682a      	ldr	r2, [r5, #0]
 8001ec8:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 8001ecc:	f202 4204 	addw	r2, r2, #1028	; 0x404
 8001ed0:	fa12 f181 	uxtah	r1, r2, r1
 8001ed4:	f89a 2028 	ldrb.w	r2, [sl, #40]	; 0x28
 8001ed8:	0112      	lsls	r2, r2, #4
 8001eda:	b298      	uxth	r0, r3
 8001edc:	5288      	strh	r0, [r1, r2]
 8001ede:	e7e6      	b.n	8001eae <HAL_PCD_IRQHandler+0x7e0>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001ee0:	682a      	ldr	r2, [r5, #0]
 8001ee2:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
    if (ep->xfer_len >= TxPctSize)
 8001eec:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 8001ef0:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 8001ef4:	6c00      	ldr	r0, [r0, #64]	; 0x40
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001ef6:	3306      	adds	r3, #6
 8001ef8:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8001efc:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8001f00:	f8b3 c400 	ldrh.w	ip, [r3, #1024]	; 0x400
    if (ep->xfer_len >= TxPctSize)
 8001f04:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8001f08:	4560      	cmp	r0, ip
 8001f0a:	f0c0 817f 	bcc.w	800220c <HAL_PCD_IRQHandler+0xb3e>
      ep->xfer_len -= TxPctSize;
 8001f0e:	eba0 000c 	sub.w	r0, r0, ip
 8001f12:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001f16:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001f1a:	6418      	str	r0, [r3, #64]	; 0x40
    if (ep->xfer_len == 0U)
 8001f1c:	2800      	cmp	r0, #0
 8001f1e:	f000 817a 	beq.w	8002216 <HAL_PCD_IRQHandler+0xb48>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8001f22:	f419 4f80 	tst.w	r9, #16384	; 0x4000
 8001f26:	d10a      	bne.n	8001f3e <HAL_PCD_IRQHandler+0x870>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8001f28:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001f32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f36:	ea48 0303 	orr.w	r3, r8, r3
 8001f3a:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8001f3e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001f42:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001f46:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	f47f af20 	bne.w	8001d90 <HAL_PCD_IRQHandler+0x6c2>
        ep->xfer_buff += TxPctSize;
 8001f50:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001f54:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001f58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f5a:	4462      	add	r2, ip
 8001f5c:	63da      	str	r2, [r3, #60]	; 0x3c
        ep->xfer_count += TxPctSize;
 8001f5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f60:	4462      	add	r2, ip
 8001f62:	645a      	str	r2, [r3, #68]	; 0x44
        if (ep->xfer_len_db >= ep->maxpacket)
 8001f64:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001f66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d345      	bcc.n	8001ff8 <HAL_PCD_IRQHandler+0x92a>
          ep->xfer_len_db -= len;
 8001f6c:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001f70:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001f74:	1ad2      	subs	r2, r2, r3
 8001f76:	648a      	str	r2, [r1, #72]	; 0x48
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8001f78:	682a      	ldr	r2, [r5, #0]
 8001f7a:	f89a 1029 	ldrb.w	r1, [sl, #41]	; 0x29
 8001f7e:	2900      	cmp	r1, #0
 8001f80:	d163      	bne.n	800204a <HAL_PCD_IRQHandler+0x97c>
 8001f82:	f8b2 0050 	ldrh.w	r0, [r2, #80]	; 0x50
 8001f86:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8001f8a:	0109      	lsls	r1, r1, #4
 8001f8c:	f202 420c 	addw	r2, r2, #1036	; 0x40c
 8001f90:	fa12 f280 	uxtah	r2, r2, r0
 8001f94:	5a88      	ldrh	r0, [r1, r2]
 8001f96:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8001f9a:	5288      	strh	r0, [r1, r2]
 8001f9c:	2b3e      	cmp	r3, #62	; 0x3e
 8001f9e:	d93d      	bls.n	800201c <HAL_PCD_IRQHandler+0x94e>
 8001fa0:	ea4f 1c53 	mov.w	ip, r3, lsr #5
 8001fa4:	f013 0f1f 	tst.w	r3, #31
 8001fa8:	bf08      	it	eq
 8001faa:	f10c 3cff 	addeq.w	ip, ip, #4294967295
 8001fae:	5a88      	ldrh	r0, [r1, r2]
 8001fb0:	b280      	uxth	r0, r0
 8001fb2:	ea40 208c 	orr.w	r0, r0, ip, lsl #10
 8001fb6:	ea6f 4040 	mvn.w	r0, r0, lsl #17
 8001fba:	ea6f 4050 	mvn.w	r0, r0, lsr #17
 8001fbe:	b280      	uxth	r0, r0
 8001fc0:	5288      	strh	r0, [r1, r2]
 8001fc2:	e044      	b.n	800204e <HAL_PCD_IRQHandler+0x980>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	f040 8157 	bne.w	8002278 <HAL_PCD_IRQHandler+0xbaa>
 8001fca:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8001fce:	f202 4204 	addw	r2, r2, #1028	; 0x404
 8001fd2:	fa12 f383 	uxtah	r3, r2, r3
 8001fd6:	0109      	lsls	r1, r1, #4
 8001fd8:	525e      	strh	r6, [r3, r1]
 8001fda:	e133      	b.n	8002244 <HAL_PCD_IRQHandler+0xb76>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001fdc:	2a01      	cmp	r2, #1
 8001fde:	f040 814b 	bne.w	8002278 <HAL_PCD_IRQHandler+0xbaa>
 8001fe2:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001fe6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001fea:	fa13 f282 	uxtah	r2, r3, r2
 8001fee:	f89a 3028 	ldrb.w	r3, [sl, #40]	; 0x28
 8001ff2:	011b      	lsls	r3, r3, #4
 8001ff4:	52d6      	strh	r6, [r2, r3]
 8001ff6:	e13f      	b.n	8002278 <HAL_PCD_IRQHandler+0xbaa>
        else if (ep->xfer_len_db == 0U)
 8001ff8:	b93a      	cbnz	r2, 800200a <HAL_PCD_IRQHandler+0x93c>
          ep->xfer_fill_db = 0U;
 8001ffa:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001ffe:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8002002:	f883 604c 	strb.w	r6, [r3, #76]	; 0x4c
          len = TxPctSize;
 8002006:	4663      	mov	r3, ip
 8002008:	e7b6      	b.n	8001f78 <HAL_PCD_IRQHandler+0x8aa>
          ep->xfer_len_db = 0U;
 800200a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800200e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8002012:	649e      	str	r6, [r3, #72]	; 0x48
          ep->xfer_fill_db = 0;
 8002014:	f883 604c 	strb.w	r6, [r3, #76]	; 0x4c
          len = ep->xfer_len_db;
 8002018:	4613      	mov	r3, r2
 800201a:	e7ad      	b.n	8001f78 <HAL_PCD_IRQHandler+0x8aa>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800201c:	b93b      	cbnz	r3, 800202e <HAL_PCD_IRQHandler+0x960>
 800201e:	5a88      	ldrh	r0, [r1, r2]
 8002020:	ea6f 4040 	mvn.w	r0, r0, lsl #17
 8002024:	ea6f 4050 	mvn.w	r0, r0, lsr #17
 8002028:	b280      	uxth	r0, r0
 800202a:	5288      	strh	r0, [r1, r2]
 800202c:	e00f      	b.n	800204e <HAL_PCD_IRQHandler+0x980>
 800202e:	ea4f 0c53 	mov.w	ip, r3, lsr #1
 8002032:	f013 0f01 	tst.w	r3, #1
 8002036:	bf18      	it	ne
 8002038:	f10c 0c01 	addne.w	ip, ip, #1
 800203c:	5a88      	ldrh	r0, [r1, r2]
 800203e:	b280      	uxth	r0, r0
 8002040:	ea40 208c 	orr.w	r0, r0, ip, lsl #10
 8002044:	b280      	uxth	r0, r0
 8002046:	5288      	strh	r0, [r1, r2]
 8002048:	e001      	b.n	800204e <HAL_PCD_IRQHandler+0x980>
 800204a:	2901      	cmp	r1, #1
 800204c:	d00b      	beq.n	8002066 <HAL_PCD_IRQHandler+0x998>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800204e:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8002052:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8002056:	4611      	mov	r1, r2
 8002058:	b29b      	uxth	r3, r3
 800205a:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800205c:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 800205e:	6828      	ldr	r0, [r5, #0]
 8002060:	f001 ffce 	bl	8004000 <USB_WritePMA>
 8002064:	e694      	b.n	8001d90 <HAL_PCD_IRQHandler+0x6c2>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002066:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 800206a:	f89a 0028 	ldrb.w	r0, [sl, #40]	; 0x28
 800206e:	0100      	lsls	r0, r0, #4
 8002070:	f202 420c 	addw	r2, r2, #1036	; 0x40c
 8002074:	fa12 f281 	uxtah	r2, r2, r1
 8002078:	b299      	uxth	r1, r3
 800207a:	5281      	strh	r1, [r0, r2]
 800207c:	e7e7      	b.n	800204e <HAL_PCD_IRQHandler+0x980>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800207e:	682a      	ldr	r2, [r5, #0]
 8002080:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002084:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002088:	041b      	lsls	r3, r3, #16
 800208a:	0c1b      	lsrs	r3, r3, #16
 800208c:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8002090:	4628      	mov	r0, r5
 8002092:	f003 fb52 	bl	800573a <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002096:	2100      	movs	r1, #0
 8002098:	4628      	mov	r0, r5
 800209a:	f7ff fb04 	bl	80016a6 <HAL_PCD_SetAddress>
    return;
 800209e:	e008      	b.n	80020b2 <HAL_PCD_IRQHandler+0x9e4>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80020a0:	682a      	ldr	r2, [r5, #0]
 80020a2:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80020a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80020aa:	041b      	lsls	r3, r3, #16
 80020ac:	0c1b      	lsrs	r3, r3, #16
 80020ae:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
}
 80020b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80020b6:	682a      	ldr	r2, [r5, #0]
 80020b8:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80020bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80020c0:	041b      	lsls	r3, r3, #16
 80020c2:	0c1b      	lsrs	r3, r3, #16
 80020c4:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 80020c8:	e7f3      	b.n	80020b2 <HAL_PCD_IRQHandler+0x9e4>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80020ca:	682a      	ldr	r2, [r5, #0]
 80020cc:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 80020d0:	f023 0304 	bic.w	r3, r3, #4
 80020d4:	041b      	lsls	r3, r3, #16
 80020d6:	0c1b      	lsrs	r3, r3, #16
 80020d8:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80020dc:	682a      	ldr	r2, [r5, #0]
 80020de:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 80020e2:	f023 0308 	bic.w	r3, r3, #8
 80020e6:	041b      	lsls	r3, r3, #16
 80020e8:	0c1b      	lsrs	r3, r3, #16
 80020ea:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    HAL_PCD_ResumeCallback(hpcd);
 80020ee:	4628      	mov	r0, r5
 80020f0:	f003 fb46 	bl	8005780 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80020f4:	682a      	ldr	r2, [r5, #0]
 80020f6:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80020fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80020fe:	041b      	lsls	r3, r3, #16
 8002100:	0c1b      	lsrs	r3, r3, #16
 8002102:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 8002106:	e7d4      	b.n	80020b2 <HAL_PCD_IRQHandler+0x9e4>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002108:	682a      	ldr	r2, [r5, #0]
 800210a:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 800210e:	b29b      	uxth	r3, r3
 8002110:	f043 0308 	orr.w	r3, r3, #8
 8002114:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002118:	682a      	ldr	r2, [r5, #0]
 800211a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800211e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002122:	041b      	lsls	r3, r3, #16
 8002124:	0c1b      	lsrs	r3, r3, #16
 8002126:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800212a:	682a      	ldr	r2, [r5, #0]
 800212c:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8002130:	b29b      	uxth	r3, r3
 8002132:	f043 0304 	orr.w	r3, r3, #4
 8002136:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    HAL_PCD_SuspendCallback(hpcd);
 800213a:	4628      	mov	r0, r5
 800213c:	f003 fb10 	bl	8005760 <HAL_PCD_SuspendCallback>
    return;
 8002140:	e7b7      	b.n	80020b2 <HAL_PCD_IRQHandler+0x9e4>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002142:	682a      	ldr	r2, [r5, #0]
 8002144:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002148:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800214c:	041b      	lsls	r3, r3, #16
 800214e:	0c1b      	lsrs	r3, r3, #16
 8002150:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8002154:	4628      	mov	r0, r5
 8002156:	f003 faea 	bl	800572e <HAL_PCD_SOFCallback>
    return;
 800215a:	e7aa      	b.n	80020b2 <HAL_PCD_IRQHandler+0x9e4>
 800215c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8002160:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
 8002164:	6426      	str	r6, [r4, #64]	; 0x40
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002166:	4628      	mov	r0, r5
 8002168:	f003 fad6 	bl	8005718 <HAL_PCD_DataInStageCallback>
 800216c:	f7ff bb3e 	b.w	80017ec <HAL_PCD_IRQHandler+0x11e>
 8002170:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8002174:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8002178:	641e      	str	r6, [r3, #64]	; 0x40
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800217a:	f89a 3029 	ldrb.w	r3, [sl, #41]	; 0x29
 800217e:	2b00      	cmp	r3, #0
 8002180:	f47f ae16 	bne.w	8001db0 <HAL_PCD_IRQHandler+0x6e2>
 8002184:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8002188:	f202 4204 	addw	r2, r2, #1028	; 0x404
 800218c:	fa12 f283 	uxtah	r2, r2, r3
 8002190:	0109      	lsls	r1, r1, #4
 8002192:	5a53      	ldrh	r3, [r2, r1]
 8002194:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002198:	5253      	strh	r3, [r2, r1]
 800219a:	5a53      	ldrh	r3, [r2, r1]
 800219c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80021a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80021a4:	b29b      	uxth	r3, r3
 80021a6:	5253      	strh	r3, [r2, r1]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80021a8:	682b      	ldr	r3, [r5, #0]
 80021aa:	f89a 2029 	ldrb.w	r2, [sl, #41]	; 0x29
 80021ae:	2a00      	cmp	r2, #0
 80021b0:	f47f ae0a 	bne.w	8001dc8 <HAL_PCD_IRQHandler+0x6fa>
 80021b4:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80021b8:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 80021bc:	0109      	lsls	r1, r1, #4
 80021be:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80021c2:	fa13 f282 	uxtah	r2, r3, r2
 80021c6:	5a8b      	ldrh	r3, [r1, r2]
 80021c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021cc:	528b      	strh	r3, [r1, r2]
 80021ce:	5a8b      	ldrh	r3, [r1, r2]
 80021d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80021d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80021d8:	b29b      	uxth	r3, r3
 80021da:	528b      	strh	r3, [r1, r2]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80021dc:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 80021e0:	4628      	mov	r0, r5
 80021e2:	f003 fa99 	bl	8005718 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80021e6:	f419 4f80 	tst.w	r9, #16384	; 0x4000
 80021ea:	f43f add1 	beq.w	8001d90 <HAL_PCD_IRQHandler+0x6c2>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80021ee:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 80021f2:	682a      	ldr	r2, [r5, #0]
 80021f4:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80021fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002202:	ea48 0303 	orr.w	r3, r8, r3
 8002206:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 800220a:	e5c1      	b.n	8001d90 <HAL_PCD_IRQHandler+0x6c2>
 800220c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8002210:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8002214:	641e      	str	r6, [r3, #64]	; 0x40
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002216:	f89a 3029 	ldrb.w	r3, [sl, #41]	; 0x29
 800221a:	2b00      	cmp	r3, #0
 800221c:	f47f aed2 	bne.w	8001fc4 <HAL_PCD_IRQHandler+0x8f6>
 8002220:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8002224:	f202 4204 	addw	r2, r2, #1028	; 0x404
 8002228:	fa12 f283 	uxtah	r2, r2, r3
 800222c:	0109      	lsls	r1, r1, #4
 800222e:	5a53      	ldrh	r3, [r2, r1]
 8002230:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002234:	5253      	strh	r3, [r2, r1]
 8002236:	5a53      	ldrh	r3, [r2, r1]
 8002238:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800223c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002240:	b29b      	uxth	r3, r3
 8002242:	5253      	strh	r3, [r2, r1]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002244:	682b      	ldr	r3, [r5, #0]
 8002246:	f89a 2029 	ldrb.w	r2, [sl, #41]	; 0x29
 800224a:	2a00      	cmp	r2, #0
 800224c:	f47f aec6 	bne.w	8001fdc <HAL_PCD_IRQHandler+0x90e>
 8002250:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8002254:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8002258:	0109      	lsls	r1, r1, #4
 800225a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800225e:	fa13 f282 	uxtah	r2, r3, r2
 8002262:	5a8b      	ldrh	r3, [r1, r2]
 8002264:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002268:	528b      	strh	r3, [r1, r2]
 800226a:	5a8b      	ldrh	r3, [r1, r2]
 800226c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002270:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002274:	b29b      	uxth	r3, r3
 8002276:	528b      	strh	r3, [r1, r2]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002278:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 800227c:	4628      	mov	r0, r5
 800227e:	f003 fa4b 	bl	8005718 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002282:	f419 4f80 	tst.w	r9, #16384	; 0x4000
 8002286:	f47f ad83 	bne.w	8001d90 <HAL_PCD_IRQHandler+0x6c2>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800228a:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 800228e:	682a      	ldr	r2, [r5, #0]
 8002290:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002294:	b29b      	uxth	r3, r3
 8002296:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800229a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800229e:	ea48 0303 	orr.w	r3, r8, r3
 80022a2:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 80022a6:	e573      	b.n	8001d90 <HAL_PCD_IRQHandler+0x6c2>
 80022a8:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80022ac:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80022b0:	f8c3 6180 	str.w	r6, [r3, #384]	; 0x180
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80022b4:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022c2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80022c6:	433b      	orrs	r3, r7
 80022c8:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 80022cc:	e432      	b.n	8001b34 <HAL_PCD_IRQHandler+0x466>
 80022ce:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80022d2:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80022d6:	f8c3 6180 	str.w	r6, [r3, #384]	; 0x180
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80022da:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80022de:	b29b      	uxth	r3, r3
 80022e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022e8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80022ec:	433b      	orrs	r3, r7
 80022ee:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 80022f2:	e46a      	b.n	8001bca <HAL_PCD_IRQHandler+0x4fc>

080022f4 <HAL_PCD_EP_Open>:
{
 80022f4:	b510      	push	{r4, lr}
 80022f6:	4604      	mov	r4, r0
 80022f8:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 80022fa:	f011 0f80 	tst.w	r1, #128	; 0x80
 80022fe:	d126      	bne.n	800234e <HAL_PCD_EP_Open+0x5a>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002300:	f001 0e07 	and.w	lr, r1, #7
 8002304:	eb0e 018e 	add.w	r1, lr, lr, lsl #2
 8002308:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800230c:	f501 71b4 	add.w	r1, r1, #360	; 0x168
    ep->is_in = 0U;
 8002310:	eb0e 0e8e 	add.w	lr, lr, lr, lsl #2
 8002314:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
 8002318:	2000      	movs	r0, #0
 800231a:	f88e 0169 	strb.w	r0, [lr, #361]	; 0x169
  ep->num = ep_addr & EP_ADDR_MSK;
 800231e:	f00c 0c07 	and.w	ip, ip, #7
 8002322:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = ep_mps;
 8002326:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
 8002328:	70cb      	strb	r3, [r1, #3]
  if (ep_type == EP_TYPE_BULK)
 800232a:	2b02      	cmp	r3, #2
    ep->data_pid_start = 0U;
 800232c:	bf04      	itt	eq
 800232e:	2300      	moveq	r3, #0
 8002330:	710b      	strbeq	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 8002332:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 8002336:	2b01      	cmp	r3, #1
 8002338:	d016      	beq.n	8002368 <HAL_PCD_EP_Open+0x74>
 800233a:	2301      	movs	r3, #1
 800233c:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002340:	6820      	ldr	r0, [r4, #0]
 8002342:	f001 fb2a 	bl	800399a <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002346:	2000      	movs	r0, #0
 8002348:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 800234c:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800234e:	f001 0e07 	and.w	lr, r1, #7
 8002352:	f10e 0001 	add.w	r0, lr, #1
 8002356:	eb00 0e80 	add.w	lr, r0, r0, lsl #2
 800235a:	eb04 01ce 	add.w	r1, r4, lr, lsl #3
    ep->is_in = 1U;
 800235e:	f04f 0e01 	mov.w	lr, #1
 8002362:	f881 e001 	strb.w	lr, [r1, #1]
 8002366:	e7da      	b.n	800231e <HAL_PCD_EP_Open+0x2a>
  __HAL_LOCK(hpcd);
 8002368:	2002      	movs	r0, #2
 800236a:	e7ef      	b.n	800234c <HAL_PCD_EP_Open+0x58>

0800236c <HAL_PCD_EP_Close>:
{
 800236c:	b510      	push	{r4, lr}
 800236e:	4604      	mov	r4, r0
 8002370:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8002372:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002376:	d11c      	bne.n	80023b2 <HAL_PCD_EP_Close+0x46>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002378:	f001 0007 	and.w	r0, r1, #7
 800237c:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8002380:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8002384:	f503 71b4 	add.w	r1, r3, #360	; 0x168
    ep->is_in = 0U;
 8002388:	4618      	mov	r0, r3
 800238a:	2300      	movs	r3, #0
 800238c:	f880 3169 	strb.w	r3, [r0, #361]	; 0x169
  ep->num = ep_addr & EP_ADDR_MSK;
 8002390:	f002 0207 	and.w	r2, r2, #7
 8002394:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8002396:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 800239a:	2b01      	cmp	r3, #1
 800239c:	d013      	beq.n	80023c6 <HAL_PCD_EP_Close+0x5a>
 800239e:	2301      	movs	r3, #1
 80023a0:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80023a4:	6820      	ldr	r0, [r4, #0]
 80023a6:	f001 fcc0 	bl	8003d2a <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80023aa:	2000      	movs	r0, #0
 80023ac:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 80023b0:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80023b2:	f001 0307 	and.w	r3, r1, #7
 80023b6:	1c58      	adds	r0, r3, #1
 80023b8:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 80023bc:	eb04 01c3 	add.w	r1, r4, r3, lsl #3
    ep->is_in = 1U;
 80023c0:	2301      	movs	r3, #1
 80023c2:	704b      	strb	r3, [r1, #1]
 80023c4:	e7e4      	b.n	8002390 <HAL_PCD_EP_Close+0x24>
  __HAL_LOCK(hpcd);
 80023c6:	2002      	movs	r0, #2
 80023c8:	e7f2      	b.n	80023b0 <HAL_PCD_EP_Close+0x44>

080023ca <HAL_PCD_EP_Receive>:
{
 80023ca:	b510      	push	{r4, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80023cc:	f001 0107 	and.w	r1, r1, #7
  ep->xfer_buff = pBuf;
 80023d0:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 80023d4:	eb00 0ccc 	add.w	ip, r0, ip, lsl #3
 80023d8:	f8cc 217c 	str.w	r2, [ip, #380]	; 0x17c
  ep->xfer_len = len;
 80023dc:	f8cc 3180 	str.w	r3, [ip, #384]	; 0x180
  ep->xfer_count = 0U;
 80023e0:	2400      	movs	r4, #0
 80023e2:	f8cc 4184 	str.w	r4, [ip, #388]	; 0x184
  ep->is_in = 0U;
 80023e6:	f88c 4169 	strb.w	r4, [ip, #361]	; 0x169
  ep->num = ep_addr & EP_ADDR_MSK;
 80023ea:	f88c 1168 	strb.w	r1, [ip, #360]	; 0x168
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80023ee:	f50c 71b4 	add.w	r1, ip, #360	; 0x168
 80023f2:	6800      	ldr	r0, [r0, #0]
 80023f4:	f001 fe1b 	bl	800402e <USB_EPStartXfer>
}
 80023f8:	4620      	mov	r0, r4
 80023fa:	bd10      	pop	{r4, pc}

080023fc <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80023fc:	f001 0107 	and.w	r1, r1, #7
 8002400:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8002404:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
}
 8002408:	f8d1 0184 	ldr.w	r0, [r1, #388]	; 0x184
 800240c:	4770      	bx	lr

0800240e <HAL_PCD_EP_Transmit>:
{
 800240e:	b510      	push	{r4, lr}
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002410:	f001 0107 	and.w	r1, r1, #7
  ep->xfer_buff = pBuf;
 8002414:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 8002418:	eb00 0ccc 	add.w	ip, r0, ip, lsl #3
 800241c:	f8cc 203c 	str.w	r2, [ip, #60]	; 0x3c
  ep->xfer_len = len;
 8002420:	f8cc 3040 	str.w	r3, [ip, #64]	; 0x40
  ep->xfer_fill_db = 1U;
 8002424:	2201      	movs	r2, #1
 8002426:	f88c 204c 	strb.w	r2, [ip, #76]	; 0x4c
  ep->xfer_len_db = len;
 800242a:	f8cc 3048 	str.w	r3, [ip, #72]	; 0x48
  ep->xfer_count = 0U;
 800242e:	2400      	movs	r4, #0
 8002430:	f8cc 4044 	str.w	r4, [ip, #68]	; 0x44
  ep->is_in = 1U;
 8002434:	f88c 2029 	strb.w	r2, [ip, #41]	; 0x29
  ep->num = ep_addr & EP_ADDR_MSK;
 8002438:	f88c 1028 	strb.w	r1, [ip, #40]	; 0x28
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800243c:	4411      	add	r1, r2
 800243e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002442:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8002446:	6800      	ldr	r0, [r0, #0]
 8002448:	f001 fdf1 	bl	800402e <USB_EPStartXfer>
}
 800244c:	4620      	mov	r0, r4
 800244e:	bd10      	pop	{r4, pc}

08002450 <HAL_PCD_EP_SetStall>:
{
 8002450:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002452:	f001 0207 	and.w	r2, r1, #7
 8002456:	6841      	ldr	r1, [r0, #4]
 8002458:	428a      	cmp	r2, r1
 800245a:	d82a      	bhi.n	80024b2 <HAL_PCD_EP_SetStall+0x62>
{
 800245c:	b510      	push	{r4, lr}
 800245e:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8002460:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002464:	d11d      	bne.n	80024a2 <HAL_PCD_EP_SetStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr];
 8002466:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800246a:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800246e:	f501 71b4 	add.w	r1, r1, #360	; 0x168
    ep->is_in = 0U;
 8002472:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002476:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800247a:	2000      	movs	r0, #0
 800247c:	f883 0169 	strb.w	r0, [r3, #361]	; 0x169
  ep->is_stall = 1U;
 8002480:	2301      	movs	r3, #1
 8002482:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002484:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8002486:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 800248a:	2b01      	cmp	r3, #1
 800248c:	d013      	beq.n	80024b6 <HAL_PCD_EP_SetStall+0x66>
 800248e:	2301      	movs	r3, #1
 8002490:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002494:	6820      	ldr	r0, [r4, #0]
 8002496:	f001 fd31 	bl	8003efc <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 800249a:	2000      	movs	r0, #0
 800249c:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 80024a0:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80024a2:	1c51      	adds	r1, r2, #1
 80024a4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80024a8:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 80024ac:	2001      	movs	r0, #1
 80024ae:	7048      	strb	r0, [r1, #1]
 80024b0:	e7e6      	b.n	8002480 <HAL_PCD_EP_SetStall+0x30>
    return HAL_ERROR;
 80024b2:	2001      	movs	r0, #1
}
 80024b4:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 80024b6:	2002      	movs	r0, #2
 80024b8:	e7f2      	b.n	80024a0 <HAL_PCD_EP_SetStall+0x50>

080024ba <HAL_PCD_EP_ClrStall>:
{
 80024ba:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80024bc:	f001 010f 	and.w	r1, r1, #15
 80024c0:	6842      	ldr	r2, [r0, #4]
 80024c2:	4291      	cmp	r1, r2
 80024c4:	d830      	bhi.n	8002528 <HAL_PCD_EP_ClrStall+0x6e>
{
 80024c6:	b510      	push	{r4, lr}
 80024c8:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 80024ca:	f013 0f80 	tst.w	r3, #128	; 0x80
 80024ce:	d121      	bne.n	8002514 <HAL_PCD_EP_ClrStall+0x5a>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80024d0:	f003 0207 	and.w	r2, r3, #7
 80024d4:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80024d8:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80024dc:	f501 71b4 	add.w	r1, r1, #360	; 0x168
    ep->is_in = 0U;
 80024e0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80024e4:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80024e8:	2000      	movs	r0, #0
 80024ea:	f882 0169 	strb.w	r0, [r2, #361]	; 0x169
  ep->is_stall = 0U;
 80024ee:	2200      	movs	r2, #0
 80024f0:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80024f2:	f003 0307 	and.w	r3, r3, #7
 80024f6:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80024f8:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d015      	beq.n	800252c <HAL_PCD_EP_ClrStall+0x72>
 8002500:	2301      	movs	r3, #1
 8002502:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002506:	6820      	ldr	r0, [r4, #0]
 8002508:	f001 fd1d 	bl	8003f46 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800250c:	2000      	movs	r0, #0
 800250e:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8002512:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002514:	f003 0107 	and.w	r1, r3, #7
 8002518:	1c4a      	adds	r2, r1, #1
 800251a:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800251e:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 8002522:	2001      	movs	r0, #1
 8002524:	7048      	strb	r0, [r1, #1]
 8002526:	e7e2      	b.n	80024ee <HAL_PCD_EP_ClrStall+0x34>
    return HAL_ERROR;
 8002528:	2001      	movs	r0, #1
}
 800252a:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 800252c:	2002      	movs	r0, #2
 800252e:	e7f0      	b.n	8002512 <HAL_PCD_EP_ClrStall+0x58>

08002530 <HAL_PCDEx_PMAConfig>:
                                       uint16_t ep_kind, uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002530:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002534:	d00b      	beq.n	800254e <HAL_PCDEx_PMAConfig+0x1e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002536:	f001 0107 	and.w	r1, r1, #7
 800253a:	3101      	adds	r1, #1
 800253c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8002540:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002544:	b952      	cbnz	r2, 800255c <HAL_PCDEx_PMAConfig+0x2c>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002546:	730a      	strb	r2, [r1, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002548:	80cb      	strh	r3, [r1, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 800254a:	2000      	movs	r0, #0
 800254c:	4770      	bx	lr
    ep = &hpcd->OUT_ep[ep_addr];
 800254e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8002552:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8002556:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 800255a:	e7f3      	b.n	8002544 <HAL_PCDEx_PMAConfig+0x14>
    ep->doublebuffer = 1U;
 800255c:	2201      	movs	r2, #1
 800255e:	730a      	strb	r2, [r1, #12]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002560:	810b      	strh	r3, [r1, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002562:	0c1b      	lsrs	r3, r3, #16
 8002564:	814b      	strh	r3, [r1, #10]
 8002566:	e7f0      	b.n	800254a <HAL_PCDEx_PMAConfig+0x1a>

08002568 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002568:	2800      	cmp	r0, #0
 800256a:	f000 8305 	beq.w	8002b78 <HAL_RCC_OscConfig+0x610>
{
 800256e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002572:	b083      	sub	sp, #12
 8002574:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002576:	6803      	ldr	r3, [r0, #0]
 8002578:	f013 0f01 	tst.w	r3, #1
 800257c:	d039      	beq.n	80025f2 <HAL_RCC_OscConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800257e:	4bb5      	ldr	r3, [pc, #724]	; (8002854 <HAL_RCC_OscConfig+0x2ec>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f003 030c 	and.w	r3, r3, #12
 8002586:	2b04      	cmp	r3, #4
 8002588:	d01e      	beq.n	80025c8 <HAL_RCC_OscConfig+0x60>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800258a:	4bb2      	ldr	r3, [pc, #712]	; (8002854 <HAL_RCC_OscConfig+0x2ec>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f003 030c 	and.w	r3, r3, #12
 8002592:	2b08      	cmp	r3, #8
 8002594:	d013      	beq.n	80025be <HAL_RCC_OscConfig+0x56>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002596:	6863      	ldr	r3, [r4, #4]
 8002598:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800259c:	d067      	beq.n	800266e <HAL_RCC_OscConfig+0x106>
 800259e:	2b00      	cmp	r3, #0
 80025a0:	f040 8091 	bne.w	80026c6 <HAL_RCC_OscConfig+0x15e>
 80025a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80025a8:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80025b2:	601a      	str	r2, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80025ba:	601a      	str	r2, [r3, #0]
 80025bc:	e05c      	b.n	8002678 <HAL_RCC_OscConfig+0x110>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025be:	4ba5      	ldr	r3, [pc, #660]	; (8002854 <HAL_RCC_OscConfig+0x2ec>)
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80025c6:	d0e6      	beq.n	8002596 <HAL_RCC_OscConfig+0x2e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025cc:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025d0:	4aa0      	ldr	r2, [pc, #640]	; (8002854 <HAL_RCC_OscConfig+0x2ec>)
 80025d2:	6811      	ldr	r1, [r2, #0]
 80025d4:	fa93 f3a3 	rbit	r3, r3
 80025d8:	fab3 f383 	clz	r3, r3
 80025dc:	f003 031f 	and.w	r3, r3, #31
 80025e0:	2201      	movs	r2, #1
 80025e2:	fa02 f303 	lsl.w	r3, r2, r3
 80025e6:	420b      	tst	r3, r1
 80025e8:	d003      	beq.n	80025f2 <HAL_RCC_OscConfig+0x8a>
 80025ea:	6863      	ldr	r3, [r4, #4]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	f000 82c5 	beq.w	8002b7c <HAL_RCC_OscConfig+0x614>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025f2:	6823      	ldr	r3, [r4, #0]
 80025f4:	f013 0f02 	tst.w	r3, #2
 80025f8:	f000 80c4 	beq.w	8002784 <HAL_RCC_OscConfig+0x21c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80025fc:	4b95      	ldr	r3, [pc, #596]	; (8002854 <HAL_RCC_OscConfig+0x2ec>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f013 0f0c 	tst.w	r3, #12
 8002604:	f000 809d 	beq.w	8002742 <HAL_RCC_OscConfig+0x1da>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002608:	4b92      	ldr	r3, [pc, #584]	; (8002854 <HAL_RCC_OscConfig+0x2ec>)
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f003 030c 	and.w	r3, r3, #12
 8002610:	2b08      	cmp	r3, #8
 8002612:	f000 8090 	beq.w	8002736 <HAL_RCC_OscConfig+0x1ce>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002616:	6923      	ldr	r3, [r4, #16]
 8002618:	2b00      	cmp	r3, #0
 800261a:	f000 80f2 	beq.w	8002802 <HAL_RCC_OscConfig+0x29a>
 800261e:	2201      	movs	r2, #1
 8002620:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002624:	fab3 f383 	clz	r3, r3
 8002628:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800262c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002634:	f7fe fb48 	bl	8000cc8 <HAL_GetTick>
 8002638:	4606      	mov	r6, r0
 800263a:	2502      	movs	r5, #2
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800263c:	f8df 8214 	ldr.w	r8, [pc, #532]	; 8002854 <HAL_RCC_OscConfig+0x2ec>
 8002640:	2701      	movs	r7, #1
 8002642:	fa95 f3a5 	rbit	r3, r5
 8002646:	f8d8 2000 	ldr.w	r2, [r8]
 800264a:	fa95 f3a5 	rbit	r3, r5
 800264e:	fab3 f383 	clz	r3, r3
 8002652:	f003 031f 	and.w	r3, r3, #31
 8002656:	fa07 f303 	lsl.w	r3, r7, r3
 800265a:	4213      	tst	r3, r2
 800265c:	f040 80c3 	bne.w	80027e6 <HAL_RCC_OscConfig+0x27e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002660:	f7fe fb32 	bl	8000cc8 <HAL_GetTick>
 8002664:	1b80      	subs	r0, r0, r6
 8002666:	2802      	cmp	r0, #2
 8002668:	d9eb      	bls.n	8002642 <HAL_RCC_OscConfig+0xda>
          {
            return HAL_TIMEOUT;
 800266a:	2003      	movs	r0, #3
 800266c:	e28f      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800266e:	4a79      	ldr	r2, [pc, #484]	; (8002854 <HAL_RCC_OscConfig+0x2ec>)
 8002670:	6813      	ldr	r3, [r2, #0]
 8002672:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002676:	6013      	str	r3, [r2, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002678:	4a76      	ldr	r2, [pc, #472]	; (8002854 <HAL_RCC_OscConfig+0x2ec>)
 800267a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800267c:	f023 030f 	bic.w	r3, r3, #15
 8002680:	68a1      	ldr	r1, [r4, #8]
 8002682:	430b      	orrs	r3, r1
 8002684:	62d3      	str	r3, [r2, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002686:	6863      	ldr	r3, [r4, #4]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d036      	beq.n	80026fa <HAL_RCC_OscConfig+0x192>
        tickstart = HAL_GetTick();
 800268c:	f7fe fb1c 	bl	8000cc8 <HAL_GetTick>
 8002690:	4606      	mov	r6, r0
 8002692:	f44f 3500 	mov.w	r5, #131072	; 0x20000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002696:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8002854 <HAL_RCC_OscConfig+0x2ec>
 800269a:	2701      	movs	r7, #1
 800269c:	fa95 f3a5 	rbit	r3, r5
 80026a0:	f8d8 2000 	ldr.w	r2, [r8]
 80026a4:	fa95 f3a5 	rbit	r3, r5
 80026a8:	fab3 f383 	clz	r3, r3
 80026ac:	f003 031f 	and.w	r3, r3, #31
 80026b0:	fa07 f303 	lsl.w	r3, r7, r3
 80026b4:	4213      	tst	r3, r2
 80026b6:	d19c      	bne.n	80025f2 <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026b8:	f7fe fb06 	bl	8000cc8 <HAL_GetTick>
 80026bc:	1b80      	subs	r0, r0, r6
 80026be:	2864      	cmp	r0, #100	; 0x64
 80026c0:	d9ec      	bls.n	800269c <HAL_RCC_OscConfig+0x134>
            return HAL_TIMEOUT;
 80026c2:	2003      	movs	r0, #3
 80026c4:	e263      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026c6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026ca:	d009      	beq.n	80026e0 <HAL_RCC_OscConfig+0x178>
 80026cc:	4b61      	ldr	r3, [pc, #388]	; (8002854 <HAL_RCC_OscConfig+0x2ec>)
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80026dc:	601a      	str	r2, [r3, #0]
 80026de:	e7cb      	b.n	8002678 <HAL_RCC_OscConfig+0x110>
 80026e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80026e4:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80026f6:	601a      	str	r2, [r3, #0]
 80026f8:	e7be      	b.n	8002678 <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 80026fa:	f7fe fae5 	bl	8000cc8 <HAL_GetTick>
 80026fe:	4606      	mov	r6, r0
 8002700:	f44f 3500 	mov.w	r5, #131072	; 0x20000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002704:	f8df 814c 	ldr.w	r8, [pc, #332]	; 8002854 <HAL_RCC_OscConfig+0x2ec>
 8002708:	2701      	movs	r7, #1
 800270a:	fa95 f3a5 	rbit	r3, r5
 800270e:	f8d8 2000 	ldr.w	r2, [r8]
 8002712:	fa95 f3a5 	rbit	r3, r5
 8002716:	fab3 f383 	clz	r3, r3
 800271a:	f003 031f 	and.w	r3, r3, #31
 800271e:	fa07 f303 	lsl.w	r3, r7, r3
 8002722:	4213      	tst	r3, r2
 8002724:	f43f af65 	beq.w	80025f2 <HAL_RCC_OscConfig+0x8a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002728:	f7fe face 	bl	8000cc8 <HAL_GetTick>
 800272c:	1b80      	subs	r0, r0, r6
 800272e:	2864      	cmp	r0, #100	; 0x64
 8002730:	d9eb      	bls.n	800270a <HAL_RCC_OscConfig+0x1a2>
            return HAL_TIMEOUT;
 8002732:	2003      	movs	r0, #3
 8002734:	e22b      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002736:	4b47      	ldr	r3, [pc, #284]	; (8002854 <HAL_RCC_OscConfig+0x2ec>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800273e:	f47f af6a 	bne.w	8002616 <HAL_RCC_OscConfig+0xae>
 8002742:	2302      	movs	r3, #2
 8002744:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002748:	4a42      	ldr	r2, [pc, #264]	; (8002854 <HAL_RCC_OscConfig+0x2ec>)
 800274a:	6811      	ldr	r1, [r2, #0]
 800274c:	fa93 f3a3 	rbit	r3, r3
 8002750:	fab3 f383 	clz	r3, r3
 8002754:	f003 031f 	and.w	r3, r3, #31
 8002758:	2201      	movs	r2, #1
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	420b      	tst	r3, r1
 8002760:	d003      	beq.n	800276a <HAL_RCC_OscConfig+0x202>
 8002762:	6923      	ldr	r3, [r4, #16]
 8002764:	4293      	cmp	r3, r2
 8002766:	f040 820b 	bne.w	8002b80 <HAL_RCC_OscConfig+0x618>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800276a:	483a      	ldr	r0, [pc, #232]	; (8002854 <HAL_RCC_OscConfig+0x2ec>)
 800276c:	6801      	ldr	r1, [r0, #0]
 800276e:	23f8      	movs	r3, #248	; 0xf8
 8002770:	fa93 f3a3 	rbit	r3, r3
 8002774:	fab3 f283 	clz	r2, r3
 8002778:	6963      	ldr	r3, [r4, #20]
 800277a:	4093      	lsls	r3, r2
 800277c:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8002780:	4313      	orrs	r3, r2
 8002782:	6003      	str	r3, [r0, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002784:	6823      	ldr	r3, [r4, #0]
 8002786:	f013 0f08 	tst.w	r3, #8
 800278a:	f000 8091 	beq.w	80028b0 <HAL_RCC_OscConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800278e:	69a3      	ldr	r3, [r4, #24]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d063      	beq.n	800285c <HAL_RCC_OscConfig+0x2f4>
 8002794:	2101      	movs	r1, #1
 8002796:	fa91 f2a1 	rbit	r2, r1
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800279a:	fab2 f282 	clz	r2, r2
 800279e:	4b2e      	ldr	r3, [pc, #184]	; (8002858 <HAL_RCC_OscConfig+0x2f0>)
 80027a0:	4413      	add	r3, r2
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	6019      	str	r1, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027a6:	f7fe fa8f 	bl	8000cc8 <HAL_GetTick>
 80027aa:	4606      	mov	r6, r0
 80027ac:	2502      	movs	r5, #2
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027ae:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8002854 <HAL_RCC_OscConfig+0x2ec>
 80027b2:	2701      	movs	r7, #1
 80027b4:	fa95 f3a5 	rbit	r3, r5
 80027b8:	fa95 f3a5 	rbit	r3, r5
 80027bc:	fa95 f3a5 	rbit	r3, r5
 80027c0:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 80027c4:	fa95 f3a5 	rbit	r3, r5
 80027c8:	fab3 f383 	clz	r3, r3
 80027cc:	f003 031f 	and.w	r3, r3, #31
 80027d0:	fa07 f303 	lsl.w	r3, r7, r3
 80027d4:	4213      	tst	r3, r2
 80027d6:	d16b      	bne.n	80028b0 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027d8:	f7fe fa76 	bl	8000cc8 <HAL_GetTick>
 80027dc:	1b80      	subs	r0, r0, r6
 80027de:	2802      	cmp	r0, #2
 80027e0:	d9e8      	bls.n	80027b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80027e2:	2003      	movs	r0, #3
 80027e4:	e1d3      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027e6:	481b      	ldr	r0, [pc, #108]	; (8002854 <HAL_RCC_OscConfig+0x2ec>)
 80027e8:	6801      	ldr	r1, [r0, #0]
 80027ea:	23f8      	movs	r3, #248	; 0xf8
 80027ec:	fa93 f3a3 	rbit	r3, r3
 80027f0:	fab3 f283 	clz	r2, r3
 80027f4:	6963      	ldr	r3, [r4, #20]
 80027f6:	4093      	lsls	r3, r2
 80027f8:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 80027fc:	4313      	orrs	r3, r2
 80027fe:	6003      	str	r3, [r0, #0]
 8002800:	e7c0      	b.n	8002784 <HAL_RCC_OscConfig+0x21c>
 8002802:	2301      	movs	r3, #1
 8002804:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 8002808:	fab3 f383 	clz	r3, r3
 800280c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002810:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	2200      	movs	r2, #0
 8002818:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800281a:	f7fe fa55 	bl	8000cc8 <HAL_GetTick>
 800281e:	4606      	mov	r6, r0
 8002820:	2502      	movs	r5, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002822:	f8df 8030 	ldr.w	r8, [pc, #48]	; 8002854 <HAL_RCC_OscConfig+0x2ec>
 8002826:	2701      	movs	r7, #1
 8002828:	fa95 f3a5 	rbit	r3, r5
 800282c:	f8d8 2000 	ldr.w	r2, [r8]
 8002830:	fa95 f3a5 	rbit	r3, r5
 8002834:	fab3 f383 	clz	r3, r3
 8002838:	f003 031f 	and.w	r3, r3, #31
 800283c:	fa07 f303 	lsl.w	r3, r7, r3
 8002840:	4213      	tst	r3, r2
 8002842:	d09f      	beq.n	8002784 <HAL_RCC_OscConfig+0x21c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002844:	f7fe fa40 	bl	8000cc8 <HAL_GetTick>
 8002848:	1b80      	subs	r0, r0, r6
 800284a:	2802      	cmp	r0, #2
 800284c:	d9ec      	bls.n	8002828 <HAL_RCC_OscConfig+0x2c0>
            return HAL_TIMEOUT;
 800284e:	2003      	movs	r0, #3
 8002850:	e19d      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
 8002852:	bf00      	nop
 8002854:	40021000 	.word	0x40021000
 8002858:	10908120 	.word	0x10908120
 800285c:	2201      	movs	r2, #1
 800285e:	fa92 f2a2 	rbit	r2, r2
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002862:	fab2 f282 	clz	r2, r2
 8002866:	4bb9      	ldr	r3, [pc, #740]	; (8002b4c <HAL_RCC_OscConfig+0x5e4>)
 8002868:	4413      	add	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	2200      	movs	r2, #0
 800286e:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002870:	f7fe fa2a 	bl	8000cc8 <HAL_GetTick>
 8002874:	4606      	mov	r6, r0
 8002876:	2502      	movs	r5, #2
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002878:	f8df 82d4 	ldr.w	r8, [pc, #724]	; 8002b50 <HAL_RCC_OscConfig+0x5e8>
 800287c:	2701      	movs	r7, #1
 800287e:	fa95 f3a5 	rbit	r3, r5
 8002882:	fa95 f3a5 	rbit	r3, r5
 8002886:	fa95 f3a5 	rbit	r3, r5
 800288a:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 800288e:	fa95 f3a5 	rbit	r3, r5
 8002892:	fab3 f383 	clz	r3, r3
 8002896:	f003 031f 	and.w	r3, r3, #31
 800289a:	fa07 f303 	lsl.w	r3, r7, r3
 800289e:	4213      	tst	r3, r2
 80028a0:	d006      	beq.n	80028b0 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028a2:	f7fe fa11 	bl	8000cc8 <HAL_GetTick>
 80028a6:	1b80      	subs	r0, r0, r6
 80028a8:	2802      	cmp	r0, #2
 80028aa:	d9e8      	bls.n	800287e <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 80028ac:	2003      	movs	r0, #3
 80028ae:	e16e      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028b0:	6823      	ldr	r3, [r4, #0]
 80028b2:	f013 0f04 	tst.w	r3, #4
 80028b6:	f000 80ae 	beq.w	8002a16 <HAL_RCC_OscConfig+0x4ae>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028ba:	4ba5      	ldr	r3, [pc, #660]	; (8002b50 <HAL_RCC_OscConfig+0x5e8>)
 80028bc:	69db      	ldr	r3, [r3, #28]
 80028be:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80028c2:	d122      	bne.n	800290a <HAL_RCC_OscConfig+0x3a2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028c4:	4ba2      	ldr	r3, [pc, #648]	; (8002b50 <HAL_RCC_OscConfig+0x5e8>)
 80028c6:	69da      	ldr	r2, [r3, #28]
 80028c8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80028cc:	61da      	str	r2, [r3, #28]
 80028ce:	69db      	ldr	r3, [r3, #28]
 80028d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028d4:	9301      	str	r3, [sp, #4]
 80028d6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80028d8:	f04f 0901 	mov.w	r9, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028dc:	4b9d      	ldr	r3, [pc, #628]	; (8002b54 <HAL_RCC_OscConfig+0x5ec>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80028e4:	d014      	beq.n	8002910 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028e6:	68e3      	ldr	r3, [r4, #12]
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d025      	beq.n	8002938 <HAL_RCC_OscConfig+0x3d0>
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d133      	bne.n	8002958 <HAL_RCC_OscConfig+0x3f0>
 80028f0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80028f4:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80028f8:	6a1a      	ldr	r2, [r3, #32]
 80028fa:	f022 0201 	bic.w	r2, r2, #1
 80028fe:	621a      	str	r2, [r3, #32]
 8002900:	6a1a      	ldr	r2, [r3, #32]
 8002902:	f022 0204 	bic.w	r2, r2, #4
 8002906:	621a      	str	r2, [r3, #32]
 8002908:	e01b      	b.n	8002942 <HAL_RCC_OscConfig+0x3da>
    FlagStatus       pwrclkchanged = RESET;
 800290a:	f04f 0900 	mov.w	r9, #0
 800290e:	e7e5      	b.n	80028dc <HAL_RCC_OscConfig+0x374>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002910:	4a90      	ldr	r2, [pc, #576]	; (8002b54 <HAL_RCC_OscConfig+0x5ec>)
 8002912:	6813      	ldr	r3, [r2, #0]
 8002914:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002918:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800291a:	f7fe f9d5 	bl	8000cc8 <HAL_GetTick>
 800291e:	4605      	mov	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002920:	4e8c      	ldr	r6, [pc, #560]	; (8002b54 <HAL_RCC_OscConfig+0x5ec>)
 8002922:	6833      	ldr	r3, [r6, #0]
 8002924:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002928:	d1dd      	bne.n	80028e6 <HAL_RCC_OscConfig+0x37e>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800292a:	f7fe f9cd 	bl	8000cc8 <HAL_GetTick>
 800292e:	1b40      	subs	r0, r0, r5
 8002930:	2864      	cmp	r0, #100	; 0x64
 8002932:	d9f6      	bls.n	8002922 <HAL_RCC_OscConfig+0x3ba>
          return HAL_TIMEOUT;
 8002934:	2003      	movs	r0, #3
 8002936:	e12a      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002938:	4a85      	ldr	r2, [pc, #532]	; (8002b50 <HAL_RCC_OscConfig+0x5e8>)
 800293a:	6a13      	ldr	r3, [r2, #32]
 800293c:	f043 0301 	orr.w	r3, r3, #1
 8002940:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002942:	68e3      	ldr	r3, [r4, #12]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d03c      	beq.n	80029c2 <HAL_RCC_OscConfig+0x45a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002948:	f7fe f9be 	bl	8000cc8 <HAL_GetTick>
 800294c:	4606      	mov	r6, r0
 800294e:	2502      	movs	r5, #2
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002950:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 8002b50 <HAL_RCC_OscConfig+0x5e8>
 8002954:	2701      	movs	r7, #1
 8002956:	e029      	b.n	80029ac <HAL_RCC_OscConfig+0x444>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002958:	2b05      	cmp	r3, #5
 800295a:	d009      	beq.n	8002970 <HAL_RCC_OscConfig+0x408>
 800295c:	4b7c      	ldr	r3, [pc, #496]	; (8002b50 <HAL_RCC_OscConfig+0x5e8>)
 800295e:	6a1a      	ldr	r2, [r3, #32]
 8002960:	f022 0201 	bic.w	r2, r2, #1
 8002964:	621a      	str	r2, [r3, #32]
 8002966:	6a1a      	ldr	r2, [r3, #32]
 8002968:	f022 0204 	bic.w	r2, r2, #4
 800296c:	621a      	str	r2, [r3, #32]
 800296e:	e7e8      	b.n	8002942 <HAL_RCC_OscConfig+0x3da>
 8002970:	4b77      	ldr	r3, [pc, #476]	; (8002b50 <HAL_RCC_OscConfig+0x5e8>)
 8002972:	6a1a      	ldr	r2, [r3, #32]
 8002974:	f042 0204 	orr.w	r2, r2, #4
 8002978:	621a      	str	r2, [r3, #32]
 800297a:	6a1a      	ldr	r2, [r3, #32]
 800297c:	f042 0201 	orr.w	r2, r2, #1
 8002980:	621a      	str	r2, [r3, #32]
 8002982:	e7de      	b.n	8002942 <HAL_RCC_OscConfig+0x3da>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002984:	f8d8 2020 	ldr.w	r2, [r8, #32]
 8002988:	fa95 f3a5 	rbit	r3, r5
 800298c:	fab3 f383 	clz	r3, r3
 8002990:	f003 031f 	and.w	r3, r3, #31
 8002994:	fa07 f303 	lsl.w	r3, r7, r3
 8002998:	4213      	tst	r3, r2
 800299a:	d139      	bne.n	8002a10 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800299c:	f7fe f994 	bl	8000cc8 <HAL_GetTick>
 80029a0:	1b80      	subs	r0, r0, r6
 80029a2:	f241 3388 	movw	r3, #5000	; 0x1388
 80029a6:	4298      	cmp	r0, r3
 80029a8:	f200 80ec 	bhi.w	8002b84 <HAL_RCC_OscConfig+0x61c>
 80029ac:	fa95 f3a5 	rbit	r3, r5
 80029b0:	fa95 f3a5 	rbit	r3, r5
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d1e5      	bne.n	8002984 <HAL_RCC_OscConfig+0x41c>
 80029b8:	fa95 f3a5 	rbit	r3, r5
 80029bc:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 80029c0:	e7e2      	b.n	8002988 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029c2:	f7fe f981 	bl	8000cc8 <HAL_GetTick>
 80029c6:	4606      	mov	r6, r0
 80029c8:	2502      	movs	r5, #2
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029ca:	f8df 8184 	ldr.w	r8, [pc, #388]	; 8002b50 <HAL_RCC_OscConfig+0x5e8>
 80029ce:	2701      	movs	r7, #1
 80029d0:	e013      	b.n	80029fa <HAL_RCC_OscConfig+0x492>
 80029d2:	f8d8 2020 	ldr.w	r2, [r8, #32]
 80029d6:	fa95 f3a5 	rbit	r3, r5
 80029da:	fab3 f383 	clz	r3, r3
 80029de:	f003 031f 	and.w	r3, r3, #31
 80029e2:	fa07 f303 	lsl.w	r3, r7, r3
 80029e6:	4213      	tst	r3, r2
 80029e8:	d012      	beq.n	8002a10 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029ea:	f7fe f96d 	bl	8000cc8 <HAL_GetTick>
 80029ee:	1b80      	subs	r0, r0, r6
 80029f0:	f241 3388 	movw	r3, #5000	; 0x1388
 80029f4:	4298      	cmp	r0, r3
 80029f6:	f200 80c7 	bhi.w	8002b88 <HAL_RCC_OscConfig+0x620>
 80029fa:	fa95 f3a5 	rbit	r3, r5
 80029fe:	fa95 f3a5 	rbit	r3, r5
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d1e5      	bne.n	80029d2 <HAL_RCC_OscConfig+0x46a>
 8002a06:	fa95 f3a5 	rbit	r3, r5
 8002a0a:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 8002a0e:	e7e2      	b.n	80029d6 <HAL_RCC_OscConfig+0x46e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a10:	f1b9 0f00 	cmp.w	r9, #0
 8002a14:	d134      	bne.n	8002a80 <HAL_RCC_OscConfig+0x518>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a16:	69e3      	ldr	r3, [r4, #28]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	f000 80b7 	beq.w	8002b8c <HAL_RCC_OscConfig+0x624>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a1e:	4a4c      	ldr	r2, [pc, #304]	; (8002b50 <HAL_RCC_OscConfig+0x5e8>)
 8002a20:	6852      	ldr	r2, [r2, #4]
 8002a22:	f002 020c 	and.w	r2, r2, #12
 8002a26:	2a08      	cmp	r2, #8
 8002a28:	f000 8096 	beq.w	8002b58 <HAL_RCC_OscConfig+0x5f0>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d02d      	beq.n	8002a8c <HAL_RCC_OscConfig+0x524>
 8002a30:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a34:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a38:	fab3 f383 	clz	r3, r3
 8002a3c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a40:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	2200      	movs	r2, #0
 8002a48:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a4a:	f7fe f93d 	bl	8000cc8 <HAL_GetTick>
 8002a4e:	4605      	mov	r5, r0
 8002a50:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a54:	4f3e      	ldr	r7, [pc, #248]	; (8002b50 <HAL_RCC_OscConfig+0x5e8>)
 8002a56:	2601      	movs	r6, #1
 8002a58:	fa94 f3a4 	rbit	r3, r4
 8002a5c:	683a      	ldr	r2, [r7, #0]
 8002a5e:	fa94 f3a4 	rbit	r3, r4
 8002a62:	fab3 f383 	clz	r3, r3
 8002a66:	f003 031f 	and.w	r3, r3, #31
 8002a6a:	fa06 f303 	lsl.w	r3, r6, r3
 8002a6e:	4213      	tst	r3, r2
 8002a70:	d069      	beq.n	8002b46 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a72:	f7fe f929 	bl	8000cc8 <HAL_GetTick>
 8002a76:	1b40      	subs	r0, r0, r5
 8002a78:	2802      	cmp	r0, #2
 8002a7a:	d9ed      	bls.n	8002a58 <HAL_RCC_OscConfig+0x4f0>
          {
            return HAL_TIMEOUT;
 8002a7c:	2003      	movs	r0, #3
 8002a7e:	e086      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a80:	4a33      	ldr	r2, [pc, #204]	; (8002b50 <HAL_RCC_OscConfig+0x5e8>)
 8002a82:	69d3      	ldr	r3, [r2, #28]
 8002a84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a88:	61d3      	str	r3, [r2, #28]
 8002a8a:	e7c4      	b.n	8002a16 <HAL_RCC_OscConfig+0x4ae>
 8002a8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a90:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8002a94:	fab3 f383 	clz	r3, r3
 8002a98:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a9c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002aa6:	f7fe f90f 	bl	8000cc8 <HAL_GetTick>
 8002aaa:	4606      	mov	r6, r0
 8002aac:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ab0:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8002b50 <HAL_RCC_OscConfig+0x5e8>
 8002ab4:	2701      	movs	r7, #1
 8002ab6:	fa95 f3a5 	rbit	r3, r5
 8002aba:	f8d8 2000 	ldr.w	r2, [r8]
 8002abe:	fa95 f3a5 	rbit	r3, r5
 8002ac2:	fab3 f383 	clz	r3, r3
 8002ac6:	f003 031f 	and.w	r3, r3, #31
 8002aca:	fa07 f303 	lsl.w	r3, r7, r3
 8002ace:	4213      	tst	r3, r2
 8002ad0:	d006      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x578>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ad2:	f7fe f8f9 	bl	8000cc8 <HAL_GetTick>
 8002ad6:	1b80      	subs	r0, r0, r6
 8002ad8:	2802      	cmp	r0, #2
 8002ada:	d9ec      	bls.n	8002ab6 <HAL_RCC_OscConfig+0x54e>
            return HAL_TIMEOUT;
 8002adc:	2003      	movs	r0, #3
 8002ade:	e056      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ae0:	491b      	ldr	r1, [pc, #108]	; (8002b50 <HAL_RCC_OscConfig+0x5e8>)
 8002ae2:	684a      	ldr	r2, [r1, #4]
 8002ae4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002ae6:	6a20      	ldr	r0, [r4, #32]
 8002ae8:	4303      	orrs	r3, r0
 8002aea:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8002aee:	4313      	orrs	r3, r2
 8002af0:	604b      	str	r3, [r1, #4]
 8002af2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002af6:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8002afa:	fab3 f383 	clz	r3, r3
 8002afe:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002b02:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	2201      	movs	r2, #1
 8002b0a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002b0c:	f7fe f8dc 	bl	8000cc8 <HAL_GetTick>
 8002b10:	4605      	mov	r5, r0
 8002b12:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b16:	4f0e      	ldr	r7, [pc, #56]	; (8002b50 <HAL_RCC_OscConfig+0x5e8>)
 8002b18:	2601      	movs	r6, #1
 8002b1a:	fa94 f3a4 	rbit	r3, r4
 8002b1e:	683a      	ldr	r2, [r7, #0]
 8002b20:	fa94 f3a4 	rbit	r3, r4
 8002b24:	fab3 f383 	clz	r3, r3
 8002b28:	f003 031f 	and.w	r3, r3, #31
 8002b2c:	fa06 f303 	lsl.w	r3, r6, r3
 8002b30:	4213      	tst	r3, r2
 8002b32:	d106      	bne.n	8002b42 <HAL_RCC_OscConfig+0x5da>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b34:	f7fe f8c8 	bl	8000cc8 <HAL_GetTick>
 8002b38:	1b40      	subs	r0, r0, r5
 8002b3a:	2802      	cmp	r0, #2
 8002b3c:	d9ed      	bls.n	8002b1a <HAL_RCC_OscConfig+0x5b2>
            return HAL_TIMEOUT;
 8002b3e:	2003      	movs	r0, #3
 8002b40:	e025      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
        }
      }
    }
  }

  return HAL_OK;
 8002b42:	2000      	movs	r0, #0
 8002b44:	e023      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
 8002b46:	2000      	movs	r0, #0
 8002b48:	e021      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
 8002b4a:	bf00      	nop
 8002b4c:	10908120 	.word	0x10908120
 8002b50:	40021000 	.word	0x40021000
 8002b54:	40007000 	.word	0x40007000
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d01b      	beq.n	8002b94 <HAL_RCC_OscConfig+0x62c>
        pll_config = RCC->CFGR;
 8002b5c:	4b0f      	ldr	r3, [pc, #60]	; (8002b9c <HAL_RCC_OscConfig+0x634>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002b60:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8002b64:	6a22      	ldr	r2, [r4, #32]
 8002b66:	4291      	cmp	r1, r2
 8002b68:	d116      	bne.n	8002b98 <HAL_RCC_OscConfig+0x630>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002b6a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002b6e:	6a60      	ldr	r0, [r4, #36]	; 0x24
        return HAL_ERROR;
 8002b70:	1a18      	subs	r0, r3, r0
 8002b72:	bf18      	it	ne
 8002b74:	2001      	movne	r0, #1
 8002b76:	e00a      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
    return HAL_ERROR;
 8002b78:	2001      	movs	r0, #1
}
 8002b7a:	4770      	bx	lr
        return HAL_ERROR;
 8002b7c:	2001      	movs	r0, #1
 8002b7e:	e006      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
        return HAL_ERROR;
 8002b80:	2001      	movs	r0, #1
 8002b82:	e004      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
          return HAL_TIMEOUT;
 8002b84:	2003      	movs	r0, #3
 8002b86:	e002      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
          return HAL_TIMEOUT;
 8002b88:	2003      	movs	r0, #3
 8002b8a:	e000      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
  return HAL_OK;
 8002b8c:	2000      	movs	r0, #0
}
 8002b8e:	b003      	add	sp, #12
 8002b90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_ERROR;
 8002b94:	2001      	movs	r0, #1
 8002b96:	e7fa      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
          return HAL_ERROR;
 8002b98:	2001      	movs	r0, #1
 8002b9a:	e7f8      	b.n	8002b8e <HAL_RCC_OscConfig+0x626>
 8002b9c:	40021000 	.word	0x40021000

08002ba0 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8002ba0:	4b14      	ldr	r3, [pc, #80]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x54>)
 8002ba2:	685b      	ldr	r3, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ba4:	f003 020c 	and.w	r2, r3, #12
 8002ba8:	2a08      	cmp	r2, #8
 8002baa:	d001      	beq.n	8002bb0 <HAL_RCC_GetSysClockFreq+0x10>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002bac:	4812      	ldr	r0, [pc, #72]	; (8002bf8 <HAL_RCC_GetSysClockFreq+0x58>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002bae:	4770      	bx	lr
 8002bb0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002bb4:	fa92 f2a2 	rbit	r2, r2
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002bb8:	fab2 f282 	clz	r2, r2
 8002bbc:	f403 1170 	and.w	r1, r3, #3932160	; 0x3c0000
 8002bc0:	fa21 f202 	lsr.w	r2, r1, r2
 8002bc4:	490d      	ldr	r1, [pc, #52]	; (8002bfc <HAL_RCC_GetSysClockFreq+0x5c>)
 8002bc6:	5c88      	ldrb	r0, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002bc8:	4a0a      	ldr	r2, [pc, #40]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x54>)
 8002bca:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002bcc:	210f      	movs	r1, #15
 8002bce:	fa91 f1a1 	rbit	r1, r1
 8002bd2:	fab1 f181 	clz	r1, r1
 8002bd6:	f002 020f 	and.w	r2, r2, #15
 8002bda:	40ca      	lsrs	r2, r1
 8002bdc:	4908      	ldr	r1, [pc, #32]	; (8002c00 <HAL_RCC_GetSysClockFreq+0x60>)
 8002bde:	5c8a      	ldrb	r2, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002be0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002be4:	bf1a      	itte	ne
 8002be6:	4b04      	ldrne	r3, [pc, #16]	; (8002bf8 <HAL_RCC_GetSysClockFreq+0x58>)
 8002be8:	fbb3 f3f2 	udivne	r3, r3, r2
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002bec:	4b05      	ldreq	r3, [pc, #20]	; (8002c04 <HAL_RCC_GetSysClockFreq+0x64>)
 8002bee:	fb03 f000 	mul.w	r0, r3, r0
 8002bf2:	4770      	bx	lr
 8002bf4:	40021000 	.word	0x40021000
 8002bf8:	007a1200 	.word	0x007a1200
 8002bfc:	08005974 	.word	0x08005974
 8002c00:	08005984 	.word	0x08005984
 8002c04:	003d0900 	.word	0x003d0900

08002c08 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002c08:	2800      	cmp	r0, #0
 8002c0a:	f000 80bb 	beq.w	8002d84 <HAL_RCC_ClockConfig+0x17c>
{
 8002c0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c12:	460d      	mov	r5, r1
 8002c14:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c16:	4b5f      	ldr	r3, [pc, #380]	; (8002d94 <HAL_RCC_ClockConfig+0x18c>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 0307 	and.w	r3, r3, #7
 8002c1e:	428b      	cmp	r3, r1
 8002c20:	d20b      	bcs.n	8002c3a <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c22:	4a5c      	ldr	r2, [pc, #368]	; (8002d94 <HAL_RCC_ClockConfig+0x18c>)
 8002c24:	6813      	ldr	r3, [r2, #0]
 8002c26:	f023 0307 	bic.w	r3, r3, #7
 8002c2a:	430b      	orrs	r3, r1
 8002c2c:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c2e:	6813      	ldr	r3, [r2, #0]
 8002c30:	f003 0307 	and.w	r3, r3, #7
 8002c34:	428b      	cmp	r3, r1
 8002c36:	f040 80a7 	bne.w	8002d88 <HAL_RCC_ClockConfig+0x180>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c3a:	6823      	ldr	r3, [r4, #0]
 8002c3c:	f013 0f02 	tst.w	r3, #2
 8002c40:	d006      	beq.n	8002c50 <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c42:	4a55      	ldr	r2, [pc, #340]	; (8002d98 <HAL_RCC_ClockConfig+0x190>)
 8002c44:	6853      	ldr	r3, [r2, #4]
 8002c46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c4a:	68a1      	ldr	r1, [r4, #8]
 8002c4c:	430b      	orrs	r3, r1
 8002c4e:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c50:	6823      	ldr	r3, [r4, #0]
 8002c52:	f013 0f01 	tst.w	r3, #1
 8002c56:	d055      	beq.n	8002d04 <HAL_RCC_ClockConfig+0xfc>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c58:	6861      	ldr	r1, [r4, #4]
 8002c5a:	2901      	cmp	r1, #1
 8002c5c:	d02c      	beq.n	8002cb8 <HAL_RCC_ClockConfig+0xb0>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c5e:	2902      	cmp	r1, #2
 8002c60:	d03d      	beq.n	8002cde <HAL_RCC_ClockConfig+0xd6>
 8002c62:	2202      	movs	r2, #2
 8002c64:	fa92 f3a2 	rbit	r3, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c68:	4b4b      	ldr	r3, [pc, #300]	; (8002d98 <HAL_RCC_ClockConfig+0x190>)
 8002c6a:	6818      	ldr	r0, [r3, #0]
 8002c6c:	fa92 f2a2 	rbit	r2, r2
 8002c70:	fab2 f282 	clz	r2, r2
 8002c74:	f002 021f 	and.w	r2, r2, #31
 8002c78:	2301      	movs	r3, #1
 8002c7a:	fa03 f202 	lsl.w	r2, r3, r2
 8002c7e:	4202      	tst	r2, r0
 8002c80:	f000 8084 	beq.w	8002d8c <HAL_RCC_ClockConfig+0x184>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c84:	4a44      	ldr	r2, [pc, #272]	; (8002d98 <HAL_RCC_ClockConfig+0x190>)
 8002c86:	6853      	ldr	r3, [r2, #4]
 8002c88:	f023 0303 	bic.w	r3, r3, #3
 8002c8c:	430b      	orrs	r3, r1
 8002c8e:	6053      	str	r3, [r2, #4]
    tickstart = HAL_GetTick();
 8002c90:	f7fe f81a 	bl	8000cc8 <HAL_GetTick>
 8002c94:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c96:	4f40      	ldr	r7, [pc, #256]	; (8002d98 <HAL_RCC_ClockConfig+0x190>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c98:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f003 030c 	and.w	r3, r3, #12
 8002ca2:	6862      	ldr	r2, [r4, #4]
 8002ca4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002ca8:	d02c      	beq.n	8002d04 <HAL_RCC_ClockConfig+0xfc>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002caa:	f7fe f80d 	bl	8000cc8 <HAL_GetTick>
 8002cae:	1b80      	subs	r0, r0, r6
 8002cb0:	4540      	cmp	r0, r8
 8002cb2:	d9f3      	bls.n	8002c9c <HAL_RCC_ClockConfig+0x94>
        return HAL_TIMEOUT;
 8002cb4:	2003      	movs	r0, #3
 8002cb6:	e063      	b.n	8002d80 <HAL_RCC_ClockConfig+0x178>
 8002cb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002cbc:	fa93 f2a3 	rbit	r2, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cc0:	4a35      	ldr	r2, [pc, #212]	; (8002d98 <HAL_RCC_ClockConfig+0x190>)
 8002cc2:	6810      	ldr	r0, [r2, #0]
 8002cc4:	fa93 f3a3 	rbit	r3, r3
 8002cc8:	fab3 f383 	clz	r3, r3
 8002ccc:	f003 031f 	and.w	r3, r3, #31
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd6:	4203      	tst	r3, r0
 8002cd8:	d1d4      	bne.n	8002c84 <HAL_RCC_ClockConfig+0x7c>
        return HAL_ERROR;
 8002cda:	2001      	movs	r0, #1
 8002cdc:	e050      	b.n	8002d80 <HAL_RCC_ClockConfig+0x178>
 8002cde:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ce2:	fa93 f2a3 	rbit	r2, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ce6:	4a2c      	ldr	r2, [pc, #176]	; (8002d98 <HAL_RCC_ClockConfig+0x190>)
 8002ce8:	6810      	ldr	r0, [r2, #0]
 8002cea:	fa93 f3a3 	rbit	r3, r3
 8002cee:	fab3 f383 	clz	r3, r3
 8002cf2:	f003 031f 	and.w	r3, r3, #31
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	4203      	tst	r3, r0
 8002cfe:	d1c1      	bne.n	8002c84 <HAL_RCC_ClockConfig+0x7c>
        return HAL_ERROR;
 8002d00:	2001      	movs	r0, #1
 8002d02:	e03d      	b.n	8002d80 <HAL_RCC_ClockConfig+0x178>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d04:	4b23      	ldr	r3, [pc, #140]	; (8002d94 <HAL_RCC_ClockConfig+0x18c>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0307 	and.w	r3, r3, #7
 8002d0c:	42ab      	cmp	r3, r5
 8002d0e:	d90a      	bls.n	8002d26 <HAL_RCC_ClockConfig+0x11e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d10:	4a20      	ldr	r2, [pc, #128]	; (8002d94 <HAL_RCC_ClockConfig+0x18c>)
 8002d12:	6813      	ldr	r3, [r2, #0]
 8002d14:	f023 0307 	bic.w	r3, r3, #7
 8002d18:	432b      	orrs	r3, r5
 8002d1a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d1c:	6813      	ldr	r3, [r2, #0]
 8002d1e:	f003 0307 	and.w	r3, r3, #7
 8002d22:	42ab      	cmp	r3, r5
 8002d24:	d134      	bne.n	8002d90 <HAL_RCC_ClockConfig+0x188>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d26:	6823      	ldr	r3, [r4, #0]
 8002d28:	f013 0f04 	tst.w	r3, #4
 8002d2c:	d006      	beq.n	8002d3c <HAL_RCC_ClockConfig+0x134>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d2e:	4a1a      	ldr	r2, [pc, #104]	; (8002d98 <HAL_RCC_ClockConfig+0x190>)
 8002d30:	6853      	ldr	r3, [r2, #4]
 8002d32:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002d36:	68e1      	ldr	r1, [r4, #12]
 8002d38:	430b      	orrs	r3, r1
 8002d3a:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d3c:	6823      	ldr	r3, [r4, #0]
 8002d3e:	f013 0f08 	tst.w	r3, #8
 8002d42:	d007      	beq.n	8002d54 <HAL_RCC_ClockConfig+0x14c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d44:	4a14      	ldr	r2, [pc, #80]	; (8002d98 <HAL_RCC_ClockConfig+0x190>)
 8002d46:	6853      	ldr	r3, [r2, #4]
 8002d48:	6921      	ldr	r1, [r4, #16]
 8002d4a:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002d4e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002d52:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002d54:	f7ff ff24 	bl	8002ba0 <HAL_RCC_GetSysClockFreq>
 8002d58:	4b0f      	ldr	r3, [pc, #60]	; (8002d98 <HAL_RCC_ClockConfig+0x190>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	22f0      	movs	r2, #240	; 0xf0
 8002d5e:	fa92 f2a2 	rbit	r2, r2
 8002d62:	fab2 f282 	clz	r2, r2
 8002d66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d6a:	40d3      	lsrs	r3, r2
 8002d6c:	4a0b      	ldr	r2, [pc, #44]	; (8002d9c <HAL_RCC_ClockConfig+0x194>)
 8002d6e:	5cd3      	ldrb	r3, [r2, r3]
 8002d70:	40d8      	lsrs	r0, r3
 8002d72:	4b0b      	ldr	r3, [pc, #44]	; (8002da0 <HAL_RCC_ClockConfig+0x198>)
 8002d74:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8002d76:	4b0b      	ldr	r3, [pc, #44]	; (8002da4 <HAL_RCC_ClockConfig+0x19c>)
 8002d78:	6818      	ldr	r0, [r3, #0]
 8002d7a:	f7fd ff61 	bl	8000c40 <HAL_InitTick>
  return HAL_OK;
 8002d7e:	2000      	movs	r0, #0
}
 8002d80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8002d84:	2001      	movs	r0, #1
}
 8002d86:	4770      	bx	lr
      return HAL_ERROR;
 8002d88:	2001      	movs	r0, #1
 8002d8a:	e7f9      	b.n	8002d80 <HAL_RCC_ClockConfig+0x178>
        return HAL_ERROR;
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	e7f7      	b.n	8002d80 <HAL_RCC_ClockConfig+0x178>
      return HAL_ERROR;
 8002d90:	2001      	movs	r0, #1
 8002d92:	e7f5      	b.n	8002d80 <HAL_RCC_ClockConfig+0x178>
 8002d94:	40022000 	.word	0x40022000
 8002d98:	40021000 	.word	0x40021000
 8002d9c:	08005964 	.word	0x08005964
 8002da0:	20000050 	.word	0x20000050
 8002da4:	20000058 	.word	0x20000058

08002da8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002da8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002dac:	b083      	sub	sp, #12
 8002dae:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002db0:	6803      	ldr	r3, [r0, #0]
 8002db2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002db6:	d048      	beq.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0xa2>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002db8:	4b86      	ldr	r3, [pc, #536]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002dba:	69db      	ldr	r3, [r3, #28]
 8002dbc:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002dc0:	f040 80be 	bne.w	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dc4:	4b83      	ldr	r3, [pc, #524]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002dc6:	69da      	ldr	r2, [r3, #28]
 8002dc8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002dcc:	61da      	str	r2, [r3, #28]
 8002dce:	69db      	ldr	r3, [r3, #28]
 8002dd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dd4:	9301      	str	r3, [sp, #4]
 8002dd6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002dd8:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dda:	4b7f      	ldr	r3, [pc, #508]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002de2:	f000 80af 	beq.w	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x19c>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002de6:	4b7b      	ldr	r3, [pc, #492]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002de8:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002dea:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002dee:	d022      	beq.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 8002df0:	6862      	ldr	r2, [r4, #4]
 8002df2:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d01d      	beq.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002dfa:	4876      	ldr	r0, [pc, #472]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002dfc:	6a01      	ldr	r1, [r0, #32]
 8002dfe:	f421 7540 	bic.w	r5, r1, #768	; 0x300
 8002e02:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e06:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e0a:	fab2 f282 	clz	r2, r2
 8002e0e:	4f73      	ldr	r7, [pc, #460]	; (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002e10:	443a      	add	r2, r7
 8002e12:	0092      	lsls	r2, r2, #2
 8002e14:	f04f 0c01 	mov.w	ip, #1
 8002e18:	f8c2 c000 	str.w	ip, [r2]
 8002e1c:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e20:	fab3 f383 	clz	r3, r3
 8002e24:	443b      	add	r3, r7
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	2200      	movs	r2, #0
 8002e2a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e2c:	6205      	str	r5, [r0, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e2e:	f011 0f01 	tst.w	r1, #1
 8002e32:	f040 809c 	bne.w	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002e36:	4a67      	ldr	r2, [pc, #412]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002e38:	6a13      	ldr	r3, [r2, #32]
 8002e3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e3e:	6861      	ldr	r1, [r4, #4]
 8002e40:	430b      	orrs	r3, r1
 8002e42:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e44:	2e00      	cmp	r6, #0
 8002e46:	f040 80ba 	bne.w	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x216>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e4a:	6823      	ldr	r3, [r4, #0]
 8002e4c:	f013 0f01 	tst.w	r3, #1
 8002e50:	d006      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e52:	4a60      	ldr	r2, [pc, #384]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002e54:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002e56:	f023 0303 	bic.w	r3, r3, #3
 8002e5a:	68a1      	ldr	r1, [r4, #8]
 8002e5c:	430b      	orrs	r3, r1
 8002e5e:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e60:	6823      	ldr	r3, [r4, #0]
 8002e62:	f013 0f02 	tst.w	r3, #2
 8002e66:	d006      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e68:	4a5a      	ldr	r2, [pc, #360]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002e6a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002e6c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002e70:	68e1      	ldr	r1, [r4, #12]
 8002e72:	430b      	orrs	r3, r1
 8002e74:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e76:	6823      	ldr	r3, [r4, #0]
 8002e78:	f013 0f04 	tst.w	r3, #4
 8002e7c:	d006      	beq.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e7e:	4a55      	ldr	r2, [pc, #340]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002e80:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002e82:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8002e86:	6921      	ldr	r1, [r4, #16]
 8002e88:	430b      	orrs	r3, r1
 8002e8a:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e8c:	6823      	ldr	r3, [r4, #0]
 8002e8e:	f013 0f20 	tst.w	r3, #32
 8002e92:	d006      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e94:	4a4f      	ldr	r2, [pc, #316]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002e96:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002e98:	f023 0310 	bic.w	r3, r3, #16
 8002e9c:	69e1      	ldr	r1, [r4, #28]
 8002e9e:	430b      	orrs	r3, r1
 8002ea0:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002ea2:	6823      	ldr	r3, [r4, #0]
 8002ea4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002ea8:	d006      	beq.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002eaa:	4a4a      	ldr	r2, [pc, #296]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002eac:	6853      	ldr	r3, [r2, #4]
 8002eae:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002eb2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002eb4:	430b      	orrs	r3, r1
 8002eb6:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002eb8:	6823      	ldr	r3, [r4, #0]
 8002eba:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002ebe:	d006      	beq.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ec0:	4a44      	ldr	r2, [pc, #272]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002ec2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002ec4:	f023 0320 	bic.w	r3, r3, #32
 8002ec8:	6a21      	ldr	r1, [r4, #32]
 8002eca:	430b      	orrs	r3, r1
 8002ecc:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ece:	6823      	ldr	r3, [r4, #0]
 8002ed0:	f013 0f08 	tst.w	r3, #8
 8002ed4:	d006      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ed6:	4a3f      	ldr	r2, [pc, #252]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002ed8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002eda:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002ede:	6961      	ldr	r1, [r4, #20]
 8002ee0:	430b      	orrs	r3, r1
 8002ee2:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ee4:	6823      	ldr	r3, [r4, #0]
 8002ee6:	f013 0f10 	tst.w	r3, #16
 8002eea:	d006      	beq.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002eec:	4a39      	ldr	r2, [pc, #228]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002eee:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002ef0:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002ef4:	69a1      	ldr	r1, [r4, #24]
 8002ef6:	430b      	orrs	r3, r1
 8002ef8:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002efa:	6823      	ldr	r3, [r4, #0]
 8002efc:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002f00:	d006      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002f02:	4a34      	ldr	r2, [pc, #208]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002f04:	6853      	ldr	r3, [r2, #4]
 8002f06:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002f0a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002f0c:	430b      	orrs	r3, r1
 8002f0e:	6053      	str	r3, [r2, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002f10:	6823      	ldr	r3, [r4, #0]
 8002f12:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002f16:	d006      	beq.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x17e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002f18:	4a2e      	ldr	r2, [pc, #184]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002f1a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002f1c:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8002f20:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002f22:	430b      	orrs	r3, r1
 8002f24:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002f26:	6823      	ldr	r3, [r4, #0]
 8002f28:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002f2c:	d04e      	beq.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002f2e:	4a29      	ldr	r2, [pc, #164]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002f30:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002f32:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f36:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002f38:	430b      	orrs	r3, r1
 8002f3a:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002f3c:	2000      	movs	r0, #0
 8002f3e:	e046      	b.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x226>
  FlagStatus       pwrclkchanged = RESET;
 8002f40:	2600      	movs	r6, #0
 8002f42:	e74a      	b.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x32>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f44:	4a24      	ldr	r2, [pc, #144]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002f46:	6813      	ldr	r3, [r2, #0]
 8002f48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f4c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002f4e:	f7fd febb 	bl	8000cc8 <HAL_GetTick>
 8002f52:	4605      	mov	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f54:	4f20      	ldr	r7, [pc, #128]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002f5c:	f47f af43 	bne.w	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x3e>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f60:	f7fd feb2 	bl	8000cc8 <HAL_GetTick>
 8002f64:	1b40      	subs	r0, r0, r5
 8002f66:	2864      	cmp	r0, #100	; 0x64
 8002f68:	d9f5      	bls.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
          return HAL_TIMEOUT;
 8002f6a:	2003      	movs	r0, #3
 8002f6c:	e02f      	b.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x226>
        tickstart = HAL_GetTick();
 8002f6e:	f7fd feab 	bl	8000cc8 <HAL_GetTick>
 8002f72:	4607      	mov	r7, r0
 8002f74:	2502      	movs	r5, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f76:	f8df 905c 	ldr.w	r9, [pc, #92]	; 8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
 8002f7a:	f04f 0801 	mov.w	r8, #1
 8002f7e:	e013      	b.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002f80:	f8d9 2020 	ldr.w	r2, [r9, #32]
 8002f84:	fa95 f3a5 	rbit	r3, r5
 8002f88:	fab3 f383 	clz	r3, r3
 8002f8c:	f003 031f 	and.w	r3, r3, #31
 8002f90:	fa08 f303 	lsl.w	r3, r8, r3
 8002f94:	4213      	tst	r3, r2
 8002f96:	f47f af4e 	bne.w	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x8e>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f9a:	f7fd fe95 	bl	8000cc8 <HAL_GetTick>
 8002f9e:	1bc0      	subs	r0, r0, r7
 8002fa0:	f241 3388 	movw	r3, #5000	; 0x1388
 8002fa4:	4298      	cmp	r0, r3
 8002fa6:	d80f      	bhi.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x220>
 8002fa8:	fa95 f3a5 	rbit	r3, r5
 8002fac:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d1e5      	bne.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8002fb4:	fa95 f3a5 	rbit	r3, r5
 8002fb8:	f8d9 2024 	ldr.w	r2, [r9, #36]	; 0x24
 8002fbc:	e7e2      	b.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fbe:	69d3      	ldr	r3, [r2, #28]
 8002fc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fc4:	61d3      	str	r3, [r2, #28]
 8002fc6:	e740      	b.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0xa2>
            return HAL_TIMEOUT;
 8002fc8:	2003      	movs	r0, #3
 8002fca:	e000      	b.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x226>
  return HAL_OK;
 8002fcc:	2000      	movs	r0, #0
}
 8002fce:	b003      	add	sp, #12
 8002fd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	40007000 	.word	0x40007000
 8002fdc:	10908100 	.word	0x10908100

08002fe0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fe0:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fe2:	6a03      	ldr	r3, [r0, #32]
 8002fe4:	f023 0301 	bic.w	r3, r3, #1
 8002fe8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fea:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fec:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fee:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002ff0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002ff4:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ff8:	680d      	ldr	r5, [r1, #0]
 8002ffa:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002ffc:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003000:	688d      	ldr	r5, [r1, #8]
 8003002:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003004:	4d1c      	ldr	r5, [pc, #112]	; (8003078 <TIM_OC1_SetConfig+0x98>)
 8003006:	42a8      	cmp	r0, r5
 8003008:	d019      	beq.n	800303e <TIM_OC1_SetConfig+0x5e>
 800300a:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800300e:	42a8      	cmp	r0, r5
 8003010:	d02a      	beq.n	8003068 <TIM_OC1_SetConfig+0x88>
 8003012:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003016:	42a8      	cmp	r0, r5
 8003018:	d00a      	beq.n	8003030 <TIM_OC1_SetConfig+0x50>
 800301a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800301e:	42a8      	cmp	r0, r5
 8003020:	d11b      	bne.n	800305a <TIM_OC1_SetConfig+0x7a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003022:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003026:	68cd      	ldr	r5, [r1, #12]
 8003028:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800302a:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800302e:	e00c      	b.n	800304a <TIM_OC1_SetConfig+0x6a>
    tmpccer &= ~TIM_CCER_CC1NP;
 8003030:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003034:	68cd      	ldr	r5, [r1, #12]
 8003036:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8003038:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800303c:	e005      	b.n	800304a <TIM_OC1_SetConfig+0x6a>
    tmpccer &= ~TIM_CCER_CC1NP;
 800303e:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003042:	68cd      	ldr	r5, [r1, #12]
 8003044:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8003046:	f023 0304 	bic.w	r3, r3, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800304a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800304e:	698d      	ldr	r5, [r1, #24]
 8003050:	694e      	ldr	r6, [r1, #20]
 8003052:	ea46 0c05 	orr.w	ip, r6, r5
 8003056:	ea4c 0404 	orr.w	r4, ip, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800305a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800305c:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800305e:	684a      	ldr	r2, [r1, #4]
 8003060:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003062:	6203      	str	r3, [r0, #32]
}
 8003064:	bc70      	pop	{r4, r5, r6}
 8003066:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8003068:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800306c:	68cd      	ldr	r5, [r1, #12]
 800306e:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8003070:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003074:	e7e9      	b.n	800304a <TIM_OC1_SetConfig+0x6a>
 8003076:	bf00      	nop
 8003078:	40012c00 	.word	0x40012c00

0800307c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800307c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800307e:	6a03      	ldr	r3, [r0, #32]
 8003080:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003084:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003086:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003088:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800308a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800308c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003090:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003094:	680d      	ldr	r5, [r1, #0]
 8003096:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003098:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800309c:	688d      	ldr	r5, [r1, #8]
 800309e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80030a2:	4d12      	ldr	r5, [pc, #72]	; (80030ec <TIM_OC3_SetConfig+0x70>)
 80030a4:	42a8      	cmp	r0, r5
 80030a6:	d00a      	beq.n	80030be <TIM_OC3_SetConfig+0x42>
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030a8:	4d11      	ldr	r5, [pc, #68]	; (80030f0 <TIM_OC3_SetConfig+0x74>)
 80030aa:	42a8      	cmp	r0, r5
 80030ac:	d00e      	beq.n	80030cc <TIM_OC3_SetConfig+0x50>
 80030ae:	4d11      	ldr	r5, [pc, #68]	; (80030f4 <TIM_OC3_SetConfig+0x78>)
 80030b0:	42a8      	cmp	r0, r5
 80030b2:	d00b      	beq.n	80030cc <TIM_OC3_SetConfig+0x50>
 80030b4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80030b8:	42a8      	cmp	r0, r5
 80030ba:	d10f      	bne.n	80030dc <TIM_OC3_SetConfig+0x60>
 80030bc:	e006      	b.n	80030cc <TIM_OC3_SetConfig+0x50>
    tmpccer &= ~TIM_CCER_CC3NP;
 80030be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80030c2:	68cd      	ldr	r5, [r1, #12]
 80030c4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80030c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80030cc:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80030d0:	698d      	ldr	r5, [r1, #24]
 80030d2:	694e      	ldr	r6, [r1, #20]
 80030d4:	ea46 0c05 	orr.w	ip, r6, r5
 80030d8:	ea44 140c 	orr.w	r4, r4, ip, lsl #4
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030dc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80030de:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80030e0:	684a      	ldr	r2, [r1, #4]
 80030e2:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030e4:	6203      	str	r3, [r0, #32]
}
 80030e6:	bc70      	pop	{r4, r5, r6}
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	40012c00 	.word	0x40012c00
 80030f0:	40014000 	.word	0x40014000
 80030f4:	40014400 	.word	0x40014400

080030f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030f8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80030fa:	6a03      	ldr	r3, [r0, #32]
 80030fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003100:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003102:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003104:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003106:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003108:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800310c:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003110:	680d      	ldr	r5, [r1, #0]
 8003112:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003116:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800311a:	688d      	ldr	r5, [r1, #8]
 800311c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003120:	4d0d      	ldr	r5, [pc, #52]	; (8003158 <TIM_OC4_SetConfig+0x60>)
 8003122:	42a8      	cmp	r0, r5
 8003124:	d00b      	beq.n	800313e <TIM_OC4_SetConfig+0x46>
 8003126:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800312a:	42a8      	cmp	r0, r5
 800312c:	d007      	beq.n	800313e <TIM_OC4_SetConfig+0x46>
 800312e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003132:	42a8      	cmp	r0, r5
 8003134:	d003      	beq.n	800313e <TIM_OC4_SetConfig+0x46>
 8003136:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800313a:	42a8      	cmp	r0, r5
 800313c:	d104      	bne.n	8003148 <TIM_OC4_SetConfig+0x50>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800313e:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003142:	694d      	ldr	r5, [r1, #20]
 8003144:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003148:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800314a:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800314c:	684b      	ldr	r3, [r1, #4]
 800314e:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003150:	6202      	str	r2, [r0, #32]
}
 8003152:	bc30      	pop	{r4, r5}
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	40012c00 	.word	0x40012c00

0800315c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800315c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800315e:	6a03      	ldr	r3, [r0, #32]
 8003160:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003164:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003166:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003168:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800316a:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800316c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003170:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003174:	680d      	ldr	r5, [r1, #0]
 8003176:	432b      	orrs	r3, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003178:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800317c:	688d      	ldr	r5, [r1, #8]
 800317e:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003182:	4d0d      	ldr	r5, [pc, #52]	; (80031b8 <TIM_OC5_SetConfig+0x5c>)
 8003184:	42a8      	cmp	r0, r5
 8003186:	d00b      	beq.n	80031a0 <TIM_OC5_SetConfig+0x44>
 8003188:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800318c:	42a8      	cmp	r0, r5
 800318e:	d007      	beq.n	80031a0 <TIM_OC5_SetConfig+0x44>
 8003190:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003194:	42a8      	cmp	r0, r5
 8003196:	d003      	beq.n	80031a0 <TIM_OC5_SetConfig+0x44>
 8003198:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800319c:	42a8      	cmp	r0, r5
 800319e:	d104      	bne.n	80031aa <TIM_OC5_SetConfig+0x4e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80031a0:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80031a4:	694d      	ldr	r5, [r1, #20]
 80031a6:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031aa:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80031ac:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80031ae:	684b      	ldr	r3, [r1, #4]
 80031b0:	6583      	str	r3, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031b2:	6202      	str	r2, [r0, #32]
}
 80031b4:	bc30      	pop	{r4, r5}
 80031b6:	4770      	bx	lr
 80031b8:	40012c00 	.word	0x40012c00

080031bc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80031bc:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80031be:	6a03      	ldr	r3, [r0, #32]
 80031c0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80031c4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031c6:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031c8:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80031ca:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80031cc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031d4:	680d      	ldr	r5, [r1, #0]
 80031d6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80031da:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80031de:	688d      	ldr	r5, [r1, #8]
 80031e0:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031e4:	4d0d      	ldr	r5, [pc, #52]	; (800321c <TIM_OC6_SetConfig+0x60>)
 80031e6:	42a8      	cmp	r0, r5
 80031e8:	d00b      	beq.n	8003202 <TIM_OC6_SetConfig+0x46>
 80031ea:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80031ee:	42a8      	cmp	r0, r5
 80031f0:	d007      	beq.n	8003202 <TIM_OC6_SetConfig+0x46>
 80031f2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80031f6:	42a8      	cmp	r0, r5
 80031f8:	d003      	beq.n	8003202 <TIM_OC6_SetConfig+0x46>
 80031fa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80031fe:	42a8      	cmp	r0, r5
 8003200:	d104      	bne.n	800320c <TIM_OC6_SetConfig+0x50>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003202:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003206:	694d      	ldr	r5, [r1, #20]
 8003208:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800320c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800320e:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003210:	684b      	ldr	r3, [r1, #4]
 8003212:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003214:	6202      	str	r2, [r0, #32]
}
 8003216:	bc30      	pop	{r4, r5}
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	40012c00 	.word	0x40012c00

08003220 <HAL_TIM_PWM_MspInit>:
}
 8003220:	4770      	bx	lr

08003222 <HAL_TIM_PeriodElapsedCallback>:
}
 8003222:	4770      	bx	lr

08003224 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8003224:	4770      	bx	lr

08003226 <HAL_TIM_IC_CaptureCallback>:
}
 8003226:	4770      	bx	lr

08003228 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8003228:	4770      	bx	lr

0800322a <HAL_TIM_TriggerCallback>:
}
 800322a:	4770      	bx	lr

0800322c <HAL_TIM_IRQHandler>:
{
 800322c:	b510      	push	{r4, lr}
 800322e:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003230:	6803      	ldr	r3, [r0, #0]
 8003232:	691a      	ldr	r2, [r3, #16]
 8003234:	f012 0f02 	tst.w	r2, #2
 8003238:	d011      	beq.n	800325e <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800323a:	68da      	ldr	r2, [r3, #12]
 800323c:	f012 0f02 	tst.w	r2, #2
 8003240:	d00d      	beq.n	800325e <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003242:	f06f 0202 	mvn.w	r2, #2
 8003246:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003248:	2301      	movs	r3, #1
 800324a:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800324c:	6803      	ldr	r3, [r0, #0]
 800324e:	699b      	ldr	r3, [r3, #24]
 8003250:	f013 0f03 	tst.w	r3, #3
 8003254:	d079      	beq.n	800334a <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8003256:	f7ff ffe6 	bl	8003226 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800325a:	2300      	movs	r3, #0
 800325c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800325e:	6823      	ldr	r3, [r4, #0]
 8003260:	691a      	ldr	r2, [r3, #16]
 8003262:	f012 0f04 	tst.w	r2, #4
 8003266:	d012      	beq.n	800328e <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003268:	68da      	ldr	r2, [r3, #12]
 800326a:	f012 0f04 	tst.w	r2, #4
 800326e:	d00e      	beq.n	800328e <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003270:	f06f 0204 	mvn.w	r2, #4
 8003274:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003276:	2302      	movs	r3, #2
 8003278:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800327a:	6823      	ldr	r3, [r4, #0]
 800327c:	699b      	ldr	r3, [r3, #24]
 800327e:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003282:	d068      	beq.n	8003356 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003284:	4620      	mov	r0, r4
 8003286:	f7ff ffce 	bl	8003226 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800328a:	2300      	movs	r3, #0
 800328c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800328e:	6823      	ldr	r3, [r4, #0]
 8003290:	691a      	ldr	r2, [r3, #16]
 8003292:	f012 0f08 	tst.w	r2, #8
 8003296:	d012      	beq.n	80032be <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003298:	68da      	ldr	r2, [r3, #12]
 800329a:	f012 0f08 	tst.w	r2, #8
 800329e:	d00e      	beq.n	80032be <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80032a0:	f06f 0208 	mvn.w	r2, #8
 80032a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032a6:	2304      	movs	r3, #4
 80032a8:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032aa:	6823      	ldr	r3, [r4, #0]
 80032ac:	69db      	ldr	r3, [r3, #28]
 80032ae:	f013 0f03 	tst.w	r3, #3
 80032b2:	d057      	beq.n	8003364 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 80032b4:	4620      	mov	r0, r4
 80032b6:	f7ff ffb6 	bl	8003226 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ba:	2300      	movs	r3, #0
 80032bc:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80032be:	6823      	ldr	r3, [r4, #0]
 80032c0:	691a      	ldr	r2, [r3, #16]
 80032c2:	f012 0f10 	tst.w	r2, #16
 80032c6:	d012      	beq.n	80032ee <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80032c8:	68da      	ldr	r2, [r3, #12]
 80032ca:	f012 0f10 	tst.w	r2, #16
 80032ce:	d00e      	beq.n	80032ee <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80032d0:	f06f 0210 	mvn.w	r2, #16
 80032d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032d6:	2308      	movs	r3, #8
 80032d8:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032da:	6823      	ldr	r3, [r4, #0]
 80032dc:	69db      	ldr	r3, [r3, #28]
 80032de:	f413 7f40 	tst.w	r3, #768	; 0x300
 80032e2:	d046      	beq.n	8003372 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80032e4:	4620      	mov	r0, r4
 80032e6:	f7ff ff9e 	bl	8003226 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ea:	2300      	movs	r3, #0
 80032ec:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80032ee:	6823      	ldr	r3, [r4, #0]
 80032f0:	691a      	ldr	r2, [r3, #16]
 80032f2:	f012 0f01 	tst.w	r2, #1
 80032f6:	d003      	beq.n	8003300 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80032f8:	68da      	ldr	r2, [r3, #12]
 80032fa:	f012 0f01 	tst.w	r2, #1
 80032fe:	d13f      	bne.n	8003380 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003300:	6823      	ldr	r3, [r4, #0]
 8003302:	691a      	ldr	r2, [r3, #16]
 8003304:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003308:	d003      	beq.n	8003312 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800330a:	68da      	ldr	r2, [r3, #12]
 800330c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003310:	d13d      	bne.n	800338e <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003312:	6823      	ldr	r3, [r4, #0]
 8003314:	691a      	ldr	r2, [r3, #16]
 8003316:	f412 7f80 	tst.w	r2, #256	; 0x100
 800331a:	d003      	beq.n	8003324 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800331c:	68da      	ldr	r2, [r3, #12]
 800331e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003322:	d13b      	bne.n	800339c <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003324:	6823      	ldr	r3, [r4, #0]
 8003326:	691a      	ldr	r2, [r3, #16]
 8003328:	f012 0f40 	tst.w	r2, #64	; 0x40
 800332c:	d003      	beq.n	8003336 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800332e:	68da      	ldr	r2, [r3, #12]
 8003330:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003334:	d139      	bne.n	80033aa <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003336:	6823      	ldr	r3, [r4, #0]
 8003338:	691a      	ldr	r2, [r3, #16]
 800333a:	f012 0f20 	tst.w	r2, #32
 800333e:	d003      	beq.n	8003348 <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003340:	68da      	ldr	r2, [r3, #12]
 8003342:	f012 0f20 	tst.w	r2, #32
 8003346:	d137      	bne.n	80033b8 <HAL_TIM_IRQHandler+0x18c>
}
 8003348:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800334a:	f7ff ff6b 	bl	8003224 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800334e:	4620      	mov	r0, r4
 8003350:	f7ff ff6a 	bl	8003228 <HAL_TIM_PWM_PulseFinishedCallback>
 8003354:	e781      	b.n	800325a <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003356:	4620      	mov	r0, r4
 8003358:	f7ff ff64 	bl	8003224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800335c:	4620      	mov	r0, r4
 800335e:	f7ff ff63 	bl	8003228 <HAL_TIM_PWM_PulseFinishedCallback>
 8003362:	e792      	b.n	800328a <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003364:	4620      	mov	r0, r4
 8003366:	f7ff ff5d 	bl	8003224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800336a:	4620      	mov	r0, r4
 800336c:	f7ff ff5c 	bl	8003228 <HAL_TIM_PWM_PulseFinishedCallback>
 8003370:	e7a3      	b.n	80032ba <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003372:	4620      	mov	r0, r4
 8003374:	f7ff ff56 	bl	8003224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003378:	4620      	mov	r0, r4
 800337a:	f7ff ff55 	bl	8003228 <HAL_TIM_PWM_PulseFinishedCallback>
 800337e:	e7b4      	b.n	80032ea <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003380:	f06f 0201 	mvn.w	r2, #1
 8003384:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003386:	4620      	mov	r0, r4
 8003388:	f7ff ff4b 	bl	8003222 <HAL_TIM_PeriodElapsedCallback>
 800338c:	e7b8      	b.n	8003300 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800338e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003392:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003394:	4620      	mov	r0, r4
 8003396:	f000 fada 	bl	800394e <HAL_TIMEx_BreakCallback>
 800339a:	e7ba      	b.n	8003312 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800339c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80033a0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80033a2:	4620      	mov	r0, r4
 80033a4:	f000 fad4 	bl	8003950 <HAL_TIMEx_Break2Callback>
 80033a8:	e7bc      	b.n	8003324 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80033aa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80033ae:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80033b0:	4620      	mov	r0, r4
 80033b2:	f7ff ff3a 	bl	800322a <HAL_TIM_TriggerCallback>
 80033b6:	e7be      	b.n	8003336 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80033b8:	f06f 0220 	mvn.w	r2, #32
 80033bc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80033be:	4620      	mov	r0, r4
 80033c0:	f000 fac4 	bl	800394c <HAL_TIMEx_CommutCallback>
}
 80033c4:	e7c0      	b.n	8003348 <HAL_TIM_IRQHandler+0x11c>
	...

080033c8 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80033c8:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033ca:	4a40      	ldr	r2, [pc, #256]	; (80034cc <TIM_Base_SetConfig+0x104>)
 80033cc:	4290      	cmp	r0, r2
 80033ce:	d054      	beq.n	800347a <TIM_Base_SetConfig+0xb2>
 80033d0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80033d4:	d067      	beq.n	80034a6 <TIM_Base_SetConfig+0xde>
 80033d6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80033da:	4290      	cmp	r0, r2
 80033dc:	d048      	beq.n	8003470 <TIM_Base_SetConfig+0xa8>
 80033de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80033e2:	4290      	cmp	r0, r2
 80033e4:	d03f      	beq.n	8003466 <TIM_Base_SetConfig+0x9e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033e6:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 80033ea:	4290      	cmp	r0, r2
 80033ec:	d011      	beq.n	8003412 <TIM_Base_SetConfig+0x4a>
 80033ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80033f2:	4290      	cmp	r0, r2
 80033f4:	d01b      	beq.n	800342e <TIM_Base_SetConfig+0x66>
 80033f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80033fa:	4290      	cmp	r0, r2
 80033fc:	d025      	beq.n	800344a <TIM_Base_SetConfig+0x82>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003402:	694a      	ldr	r2, [r1, #20]
 8003404:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003406:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003408:	688b      	ldr	r3, [r1, #8]
 800340a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800340c:	680b      	ldr	r3, [r1, #0]
 800340e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003410:	e046      	b.n	80034a0 <TIM_Base_SetConfig+0xd8>
    tmpcr1 &= ~TIM_CR1_CKD;
 8003412:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003416:	68ca      	ldr	r2, [r1, #12]
 8003418:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800341a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800341e:	694a      	ldr	r2, [r1, #20]
 8003420:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003422:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003424:	688b      	ldr	r3, [r1, #8]
 8003426:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003428:	680b      	ldr	r3, [r1, #0]
 800342a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800342c:	e036      	b.n	800349c <TIM_Base_SetConfig+0xd4>
    tmpcr1 &= ~TIM_CR1_CKD;
 800342e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003432:	68ca      	ldr	r2, [r1, #12]
 8003434:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003436:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800343a:	694a      	ldr	r2, [r1, #20]
 800343c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800343e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003440:	688b      	ldr	r3, [r1, #8]
 8003442:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003444:	680b      	ldr	r3, [r1, #0]
 8003446:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003448:	e028      	b.n	800349c <TIM_Base_SetConfig+0xd4>
    tmpcr1 &= ~TIM_CR1_CKD;
 800344a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800344e:	68ca      	ldr	r2, [r1, #12]
 8003450:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003452:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003456:	694a      	ldr	r2, [r1, #20]
 8003458:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800345a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800345c:	688b      	ldr	r3, [r1, #8]
 800345e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003460:	680b      	ldr	r3, [r1, #0]
 8003462:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003464:	e01a      	b.n	800349c <TIM_Base_SetConfig+0xd4>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003466:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800346a:	684a      	ldr	r2, [r1, #4]
 800346c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800346e:	e01e      	b.n	80034ae <TIM_Base_SetConfig+0xe6>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003470:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003474:	684a      	ldr	r2, [r1, #4]
 8003476:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003478:	e019      	b.n	80034ae <TIM_Base_SetConfig+0xe6>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800347a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800347e:	684a      	ldr	r2, [r1, #4]
 8003480:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8003482:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003486:	68ca      	ldr	r2, [r1, #12]
 8003488:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800348a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800348e:	694a      	ldr	r2, [r1, #20]
 8003490:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003492:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003494:	688b      	ldr	r3, [r1, #8]
 8003496:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003498:	680b      	ldr	r3, [r1, #0]
 800349a:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800349c:	690b      	ldr	r3, [r1, #16]
 800349e:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80034a0:	2301      	movs	r3, #1
 80034a2:	6143      	str	r3, [r0, #20]
}
 80034a4:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80034aa:	684a      	ldr	r2, [r1, #4]
 80034ac:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80034ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034b2:	68ca      	ldr	r2, [r1, #12]
 80034b4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034ba:	694a      	ldr	r2, [r1, #20]
 80034bc:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80034be:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034c0:	688b      	ldr	r3, [r1, #8]
 80034c2:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80034c4:	680b      	ldr	r3, [r1, #0]
 80034c6:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034c8:	e7ea      	b.n	80034a0 <TIM_Base_SetConfig+0xd8>
 80034ca:	bf00      	nop
 80034cc:	40012c00 	.word	0x40012c00

080034d0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80034d0:	b360      	cbz	r0, 800352c <HAL_TIM_Base_Init+0x5c>
{
 80034d2:	b510      	push	{r4, lr}
 80034d4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80034d6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80034da:	b313      	cbz	r3, 8003522 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80034dc:	2302      	movs	r3, #2
 80034de:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034e2:	4621      	mov	r1, r4
 80034e4:	f851 0b04 	ldr.w	r0, [r1], #4
 80034e8:	f7ff ff6e 	bl	80033c8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034ec:	2301      	movs	r3, #1
 80034ee:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034f2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80034f6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80034fa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80034fe:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003502:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003506:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800350a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800350e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003512:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8003516:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800351a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800351e:	2000      	movs	r0, #0
}
 8003520:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003522:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003526:	f7fd fa59 	bl	80009dc <HAL_TIM_Base_MspInit>
 800352a:	e7d7      	b.n	80034dc <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800352c:	2001      	movs	r0, #1
}
 800352e:	4770      	bx	lr

08003530 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003530:	b360      	cbz	r0, 800358c <HAL_TIM_PWM_Init+0x5c>
{
 8003532:	b510      	push	{r4, lr}
 8003534:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003536:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800353a:	b313      	cbz	r3, 8003582 <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 800353c:	2302      	movs	r3, #2
 800353e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003542:	4621      	mov	r1, r4
 8003544:	f851 0b04 	ldr.w	r0, [r1], #4
 8003548:	f7ff ff3e 	bl	80033c8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800354c:	2301      	movs	r3, #1
 800354e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003552:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003556:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800355a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800355e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003562:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003566:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800356a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800356e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003572:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8003576:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800357a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800357e:	2000      	movs	r0, #0
}
 8003580:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003582:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003586:	f7ff fe4b 	bl	8003220 <HAL_TIM_PWM_MspInit>
 800358a:	e7d7      	b.n	800353c <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 800358c:	2001      	movs	r0, #1
}
 800358e:	4770      	bx	lr

08003590 <TIM_OC2_SetConfig>:
{
 8003590:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003592:	6a03      	ldr	r3, [r0, #32]
 8003594:	f023 0310 	bic.w	r3, r3, #16
 8003598:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800359a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800359c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800359e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80035a0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80035a4:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035a8:	680d      	ldr	r5, [r1, #0]
 80035aa:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80035ae:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80035b2:	688d      	ldr	r5, [r1, #8]
 80035b4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80035b8:	4d11      	ldr	r5, [pc, #68]	; (8003600 <TIM_OC2_SetConfig+0x70>)
 80035ba:	42a8      	cmp	r0, r5
 80035bc:	d00a      	beq.n	80035d4 <TIM_OC2_SetConfig+0x44>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035be:	4d11      	ldr	r5, [pc, #68]	; (8003604 <TIM_OC2_SetConfig+0x74>)
 80035c0:	42a8      	cmp	r0, r5
 80035c2:	d00e      	beq.n	80035e2 <TIM_OC2_SetConfig+0x52>
 80035c4:	4d10      	ldr	r5, [pc, #64]	; (8003608 <TIM_OC2_SetConfig+0x78>)
 80035c6:	42a8      	cmp	r0, r5
 80035c8:	d00b      	beq.n	80035e2 <TIM_OC2_SetConfig+0x52>
 80035ca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80035ce:	42a8      	cmp	r0, r5
 80035d0:	d10f      	bne.n	80035f2 <TIM_OC2_SetConfig+0x62>
 80035d2:	e006      	b.n	80035e2 <TIM_OC2_SetConfig+0x52>
    tmpccer &= ~TIM_CCER_CC2NP;
 80035d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80035d8:	68cd      	ldr	r5, [r1, #12]
 80035da:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80035de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80035e2:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80035e6:	698d      	ldr	r5, [r1, #24]
 80035e8:	694e      	ldr	r6, [r1, #20]
 80035ea:	ea46 0c05 	orr.w	ip, r6, r5
 80035ee:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CR2 = tmpcr2;
 80035f2:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80035f4:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80035f6:	684a      	ldr	r2, [r1, #4]
 80035f8:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80035fa:	6203      	str	r3, [r0, #32]
}
 80035fc:	bc70      	pop	{r4, r5, r6}
 80035fe:	4770      	bx	lr
 8003600:	40012c00 	.word	0x40012c00
 8003604:	40014000 	.word	0x40014000
 8003608:	40014400 	.word	0x40014400

0800360c <HAL_TIM_PWM_ConfigChannel>:
{
 800360c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800360e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003612:	2b01      	cmp	r3, #1
 8003614:	f000 8095 	beq.w	8003742 <HAL_TIM_PWM_ConfigChannel+0x136>
 8003618:	4604      	mov	r4, r0
 800361a:	460d      	mov	r5, r1
 800361c:	2301      	movs	r3, #1
 800361e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8003622:	2a14      	cmp	r2, #20
 8003624:	f200 8088 	bhi.w	8003738 <HAL_TIM_PWM_ConfigChannel+0x12c>
 8003628:	e8df f002 	tbb	[pc, r2]
 800362c:	8686860b 	.word	0x8686860b
 8003630:	8686861f 	.word	0x8686861f
 8003634:	86868634 	.word	0x86868634
 8003638:	86868648 	.word	0x86868648
 800363c:	8686865d 	.word	0x8686865d
 8003640:	71          	.byte	0x71
 8003641:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003642:	6800      	ldr	r0, [r0, #0]
 8003644:	f7ff fccc 	bl	8002fe0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003648:	6822      	ldr	r2, [r4, #0]
 800364a:	6993      	ldr	r3, [r2, #24]
 800364c:	f043 0308 	orr.w	r3, r3, #8
 8003650:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003652:	6822      	ldr	r2, [r4, #0]
 8003654:	6993      	ldr	r3, [r2, #24]
 8003656:	f023 0304 	bic.w	r3, r3, #4
 800365a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800365c:	6822      	ldr	r2, [r4, #0]
 800365e:	6993      	ldr	r3, [r2, #24]
 8003660:	6929      	ldr	r1, [r5, #16]
 8003662:	430b      	orrs	r3, r1
 8003664:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003666:	2000      	movs	r0, #0
      break;
 8003668:	e067      	b.n	800373a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800366a:	6800      	ldr	r0, [r0, #0]
 800366c:	f7ff ff90 	bl	8003590 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003670:	6822      	ldr	r2, [r4, #0]
 8003672:	6993      	ldr	r3, [r2, #24]
 8003674:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003678:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800367a:	6822      	ldr	r2, [r4, #0]
 800367c:	6993      	ldr	r3, [r2, #24]
 800367e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003682:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003684:	6822      	ldr	r2, [r4, #0]
 8003686:	6993      	ldr	r3, [r2, #24]
 8003688:	6929      	ldr	r1, [r5, #16]
 800368a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800368e:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003690:	2000      	movs	r0, #0
      break;
 8003692:	e052      	b.n	800373a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003694:	6800      	ldr	r0, [r0, #0]
 8003696:	f7ff fcf1 	bl	800307c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800369a:	6822      	ldr	r2, [r4, #0]
 800369c:	69d3      	ldr	r3, [r2, #28]
 800369e:	f043 0308 	orr.w	r3, r3, #8
 80036a2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80036a4:	6822      	ldr	r2, [r4, #0]
 80036a6:	69d3      	ldr	r3, [r2, #28]
 80036a8:	f023 0304 	bic.w	r3, r3, #4
 80036ac:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80036ae:	6822      	ldr	r2, [r4, #0]
 80036b0:	69d3      	ldr	r3, [r2, #28]
 80036b2:	6929      	ldr	r1, [r5, #16]
 80036b4:	430b      	orrs	r3, r1
 80036b6:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80036b8:	2000      	movs	r0, #0
      break;
 80036ba:	e03e      	b.n	800373a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80036bc:	6800      	ldr	r0, [r0, #0]
 80036be:	f7ff fd1b 	bl	80030f8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80036c2:	6822      	ldr	r2, [r4, #0]
 80036c4:	69d3      	ldr	r3, [r2, #28]
 80036c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80036ca:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80036cc:	6822      	ldr	r2, [r4, #0]
 80036ce:	69d3      	ldr	r3, [r2, #28]
 80036d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80036d4:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80036d6:	6822      	ldr	r2, [r4, #0]
 80036d8:	69d3      	ldr	r3, [r2, #28]
 80036da:	6929      	ldr	r1, [r5, #16]
 80036dc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80036e0:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80036e2:	2000      	movs	r0, #0
      break;
 80036e4:	e029      	b.n	800373a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80036e6:	6800      	ldr	r0, [r0, #0]
 80036e8:	f7ff fd38 	bl	800315c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80036ec:	6822      	ldr	r2, [r4, #0]
 80036ee:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80036f0:	f043 0308 	orr.w	r3, r3, #8
 80036f4:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80036f6:	6822      	ldr	r2, [r4, #0]
 80036f8:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80036fa:	f023 0304 	bic.w	r3, r3, #4
 80036fe:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003700:	6822      	ldr	r2, [r4, #0]
 8003702:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003704:	6929      	ldr	r1, [r5, #16]
 8003706:	430b      	orrs	r3, r1
 8003708:	6553      	str	r3, [r2, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 800370a:	2000      	movs	r0, #0
      break;
 800370c:	e015      	b.n	800373a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800370e:	6800      	ldr	r0, [r0, #0]
 8003710:	f7ff fd54 	bl	80031bc <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003714:	6822      	ldr	r2, [r4, #0]
 8003716:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003718:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800371c:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800371e:	6822      	ldr	r2, [r4, #0]
 8003720:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003722:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003726:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003728:	6822      	ldr	r2, [r4, #0]
 800372a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800372c:	6929      	ldr	r1, [r5, #16]
 800372e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003732:	6553      	str	r3, [r2, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8003734:	2000      	movs	r0, #0
      break;
 8003736:	e000      	b.n	800373a <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 8003738:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800373a:	2300      	movs	r3, #0
 800373c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003740:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8003742:	2002      	movs	r0, #2
 8003744:	e7fc      	b.n	8003740 <HAL_TIM_PWM_ConfigChannel+0x134>

08003746 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003746:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003748:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800374a:	f424 4c7f 	bic.w	ip, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800374e:	430a      	orrs	r2, r1
 8003750:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003754:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003758:	6082      	str	r2, [r0, #8]
}
 800375a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800375e:	4770      	bx	lr

08003760 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003760:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003764:	2b01      	cmp	r3, #1
 8003766:	f000 80ac 	beq.w	80038c2 <HAL_TIM_ConfigClockSource+0x162>
{
 800376a:	b570      	push	{r4, r5, r6, lr}
 800376c:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800376e:	2301      	movs	r3, #1
 8003770:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003774:	2302      	movs	r3, #2
 8003776:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800377a:	6802      	ldr	r2, [r0, #0]
 800377c:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800377e:	4b52      	ldr	r3, [pc, #328]	; (80038c8 <HAL_TIM_ConfigClockSource+0x168>)
 8003780:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8003782:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8003784:	680b      	ldr	r3, [r1, #0]
 8003786:	2b60      	cmp	r3, #96	; 0x60
 8003788:	d060      	beq.n	800384c <HAL_TIM_ConfigClockSource+0xec>
 800378a:	d83d      	bhi.n	8003808 <HAL_TIM_ConfigClockSource+0xa8>
 800378c:	2b40      	cmp	r3, #64	; 0x40
 800378e:	d079      	beq.n	8003884 <HAL_TIM_ConfigClockSource+0x124>
 8003790:	d91c      	bls.n	80037cc <HAL_TIM_ConfigClockSource+0x6c>
 8003792:	2b50      	cmp	r3, #80	; 0x50
 8003794:	d136      	bne.n	8003804 <HAL_TIM_ConfigClockSource+0xa4>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003796:	6823      	ldr	r3, [r4, #0]
 8003798:	6848      	ldr	r0, [r1, #4]
 800379a:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800379c:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800379e:	6a1a      	ldr	r2, [r3, #32]
 80037a0:	f022 0201 	bic.w	r2, r2, #1
 80037a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037a6:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80037a8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80037ac:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80037b0:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80037b4:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 80037b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037b8:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80037ba:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 80037bc:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80037be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80037c2:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 80037c6:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80037c8:	2000      	movs	r0, #0
}
 80037ca:	e012      	b.n	80037f2 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 80037cc:	2b20      	cmp	r3, #32
 80037ce:	d002      	beq.n	80037d6 <HAL_TIM_ConfigClockSource+0x76>
 80037d0:	d90b      	bls.n	80037ea <HAL_TIM_ConfigClockSource+0x8a>
 80037d2:	2b30      	cmp	r3, #48	; 0x30
 80037d4:	d114      	bne.n	8003800 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037d6:	6821      	ldr	r1, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 80037d8:	688a      	ldr	r2, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80037da:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80037de:	4313      	orrs	r3, r2
 80037e0:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 80037e4:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80037e6:	2000      	movs	r0, #0
}
 80037e8:	e003      	b.n	80037f2 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 80037ea:	f033 0210 	bics.w	r2, r3, #16
 80037ee:	d0f2      	beq.n	80037d6 <HAL_TIM_ConfigClockSource+0x76>
 80037f0:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 80037f2:	2301      	movs	r3, #1
 80037f4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80037f8:	2300      	movs	r3, #0
 80037fa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80037fe:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8003800:	2001      	movs	r0, #1
 8003802:	e7f6      	b.n	80037f2 <HAL_TIM_ConfigClockSource+0x92>
 8003804:	2001      	movs	r0, #1
 8003806:	e7f4      	b.n	80037f2 <HAL_TIM_ConfigClockSource+0x92>
 8003808:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800380c:	d055      	beq.n	80038ba <HAL_TIM_ConfigClockSource+0x15a>
 800380e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003812:	d10c      	bne.n	800382e <HAL_TIM_ConfigClockSource+0xce>
      TIM_ETR_SetConfig(htim->Instance,
 8003814:	68cb      	ldr	r3, [r1, #12]
 8003816:	684a      	ldr	r2, [r1, #4]
 8003818:	6889      	ldr	r1, [r1, #8]
 800381a:	6820      	ldr	r0, [r4, #0]
 800381c:	f7ff ff93 	bl	8003746 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003820:	6822      	ldr	r2, [r4, #0]
 8003822:	6893      	ldr	r3, [r2, #8]
 8003824:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003828:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800382a:	2000      	movs	r0, #0
      break;
 800382c:	e7e1      	b.n	80037f2 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 800382e:	2b70      	cmp	r3, #112	; 0x70
 8003830:	d145      	bne.n	80038be <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8003832:	68cb      	ldr	r3, [r1, #12]
 8003834:	684a      	ldr	r2, [r1, #4]
 8003836:	6889      	ldr	r1, [r1, #8]
 8003838:	6820      	ldr	r0, [r4, #0]
 800383a:	f7ff ff84 	bl	8003746 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800383e:	6822      	ldr	r2, [r4, #0]
 8003840:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003842:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8003846:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003848:	2000      	movs	r0, #0
      break;
 800384a:	e7d2      	b.n	80037f2 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800384c:	6823      	ldr	r3, [r4, #0]
 800384e:	684d      	ldr	r5, [r1, #4]
 8003850:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003852:	6a18      	ldr	r0, [r3, #32]
 8003854:	f020 0010 	bic.w	r0, r0, #16
 8003858:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800385a:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800385c:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800385e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003862:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003866:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800386a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800386e:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8003870:	621a      	str	r2, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003872:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8003874:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003876:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800387a:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800387e:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003880:	2000      	movs	r0, #0
}
 8003882:	e7b6      	b.n	80037f2 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003884:	6823      	ldr	r3, [r4, #0]
 8003886:	6848      	ldr	r0, [r1, #4]
 8003888:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800388a:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800388c:	6a1a      	ldr	r2, [r3, #32]
 800388e:	f022 0201 	bic.w	r2, r2, #1
 8003892:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003894:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003896:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800389a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800389e:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80038a2:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 80038a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038a6:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80038a8:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 80038aa:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80038ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80038b0:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 80038b4:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80038b6:	2000      	movs	r0, #0
}
 80038b8:	e79b      	b.n	80037f2 <HAL_TIM_ConfigClockSource+0x92>
  HAL_StatusTypeDef status = HAL_OK;
 80038ba:	2000      	movs	r0, #0
 80038bc:	e799      	b.n	80037f2 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 80038be:	2001      	movs	r0, #1
 80038c0:	e797      	b.n	80037f2 <HAL_TIM_ConfigClockSource+0x92>
  __HAL_LOCK(htim);
 80038c2:	2002      	movs	r0, #2
}
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	fffe0088 	.word	0xfffe0088

080038cc <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038cc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d037      	beq.n	8003944 <HAL_TIMEx_MasterConfigSynchronization+0x78>
{
 80038d4:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 80038d6:	2301      	movs	r3, #1
 80038d8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038dc:	2302      	movs	r3, #2
 80038de:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80038e2:	6804      	ldr	r4, [r0, #0]
 80038e4:	6863      	ldr	r3, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038e6:	68a2      	ldr	r2, [r4, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80038e8:	4d17      	ldr	r5, [pc, #92]	; (8003948 <HAL_TIMEx_MasterConfigSynchronization+0x7c>)
 80038ea:	42ac      	cmp	r4, r5
 80038ec:	d025      	beq.n	800393a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80038ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038f2:	680d      	ldr	r5, [r1, #0]
 80038f4:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80038f6:	6063      	str	r3, [r4, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038f8:	6803      	ldr	r3, [r0, #0]
 80038fa:	4c13      	ldr	r4, [pc, #76]	; (8003948 <HAL_TIMEx_MasterConfigSynchronization+0x7c>)
 80038fc:	42a3      	cmp	r3, r4
 80038fe:	d00e      	beq.n	800391e <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8003900:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003904:	d00b      	beq.n	800391e <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8003906:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 800390a:	42a3      	cmp	r3, r4
 800390c:	d007      	beq.n	800391e <HAL_TIMEx_MasterConfigSynchronization+0x52>
 800390e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003912:	42a3      	cmp	r3, r4
 8003914:	d003      	beq.n	800391e <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8003916:	f504 349c 	add.w	r4, r4, #79872	; 0x13800
 800391a:	42a3      	cmp	r3, r4
 800391c:	d104      	bne.n	8003928 <HAL_TIMEx_MasterConfigSynchronization+0x5c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800391e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003922:	6889      	ldr	r1, [r1, #8]
 8003924:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003926:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003928:	2301      	movs	r3, #1
 800392a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800392e:	2300      	movs	r3, #0
 8003930:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8003934:	4618      	mov	r0, r3
}
 8003936:	bc30      	pop	{r4, r5}
 8003938:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 800393a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800393e:	684d      	ldr	r5, [r1, #4]
 8003940:	432b      	orrs	r3, r5
 8003942:	e7d4      	b.n	80038ee <HAL_TIMEx_MasterConfigSynchronization+0x22>
  __HAL_LOCK(htim);
 8003944:	2002      	movs	r0, #2
}
 8003946:	4770      	bx	lr
 8003948:	40012c00 	.word	0x40012c00

0800394c <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800394c:	4770      	bx	lr

0800394e <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800394e:	4770      	bx	lr

08003950 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003950:	4770      	bx	lr

08003952 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8003952:	4603      	mov	r3, r0
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003954:	2000      	movs	r0, #0
 8003956:	f8a3 0044 	strh.w	r0, [r3, #68]	; 0x44
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800395a:	f44f 423f 	mov.w	r2, #48896	; 0xbf00
 800395e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
}
 8003962:	4770      	bx	lr

08003964 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003964:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8003968:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800396c:	045b      	lsls	r3, r3, #17
 800396e:	0c5b      	lsrs	r3, r3, #17
 8003970:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 8003974:	2000      	movs	r0, #0
 8003976:	4770      	bx	lr

08003978 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003978:	b084      	sub	sp, #16
 800397a:	4684      	mov	ip, r0
 800397c:	a801      	add	r0, sp, #4
 800397e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003982:	2301      	movs	r3, #1
 8003984:	f8ac 3040 	strh.w	r3, [ip, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003988:	2000      	movs	r0, #0
 800398a:	f8ac 0040 	strh.w	r0, [ip, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800398e:	f8ac 0044 	strh.w	r0, [ip, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003992:	f8ac 0050 	strh.w	r0, [ip, #80]	; 0x50

  return HAL_OK;
}
 8003996:	b004      	add	sp, #16
 8003998:	4770      	bx	lr

0800399a <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800399a:	b530      	push	{r4, r5, lr}
 800399c:	4603      	mov	r3, r0
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800399e:	f891 e000 	ldrb.w	lr, [r1]
 80039a2:	f830 202e 	ldrh.w	r2, [r0, lr, lsl #2]
 80039a6:	b292      	uxth	r2, r2
 80039a8:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
 80039ac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80039b0:	b292      	uxth	r2, r2

  /* initialize Endpoint */
  switch (ep->type)
 80039b2:	78c8      	ldrb	r0, [r1, #3]
 80039b4:	2803      	cmp	r0, #3
 80039b6:	d863      	bhi.n	8003a80 <USB_ActivateEndpoint+0xe6>
 80039b8:	e8df f000 	tbb	[pc, r0]
 80039bc:	5a025e57 	.word	0x5a025e57
 80039c0:	2000      	movs	r0, #0
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80039c2:	f248 0c80 	movw	ip, #32896	; 0x8080
 80039c6:	ea42 020c 	orr.w	r2, r2, ip
 80039ca:	f823 202e 	strh.w	r2, [r3, lr, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80039ce:	f891 e000 	ldrb.w	lr, [r1]
 80039d2:	f833 202e 	ldrh.w	r2, [r3, lr, lsl #2]
 80039d6:	b292      	uxth	r2, r2
 80039d8:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80039dc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80039e0:	ea42 020e 	orr.w	r2, r2, lr
 80039e4:	ea4c 0202 	orr.w	r2, ip, r2
 80039e8:	f823 202e 	strh.w	r2, [r3, lr, lsl #2]

  if (ep->doublebuffer == 0U)
 80039ec:	7b0a      	ldrb	r2, [r1, #12]
 80039ee:	2a00      	cmp	r2, #0
 80039f0:	f040 80cb 	bne.w	8003b8a <USB_ActivateEndpoint+0x1f0>
  {
    if (ep->is_in != 0U)
 80039f4:	784a      	ldrb	r2, [r1, #1]
 80039f6:	2a00      	cmp	r2, #0
 80039f8:	d044      	beq.n	8003a84 <USB_ActivateEndpoint+0xea>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80039fa:	f8b3 e050 	ldrh.w	lr, [r3, #80]	; 0x50
 80039fe:	fa1f fe8e 	uxth.w	lr, lr
 8003a02:	780a      	ldrb	r2, [r1, #0]
 8003a04:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8003a08:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003a0c:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 8003a10:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8003a14:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8003a18:	f822 c00e 	strh.w	ip, [r2, lr]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003a1c:	780c      	ldrb	r4, [r1, #0]
 8003a1e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003a22:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003a26:	d00c      	beq.n	8003a42 <USB_ActivateEndpoint+0xa8>
 8003a28:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003a2c:	b292      	uxth	r2, r2
 8003a2e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003a32:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003a36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a3a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003a3e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8003a42:	78ca      	ldrb	r2, [r1, #3]
 8003a44:	2a01      	cmp	r2, #1
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003a46:	7809      	ldrb	r1, [r1, #0]
 8003a48:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003a4c:	b292      	uxth	r2, r2
 8003a4e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003a52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a56:	bf18      	it	ne
 8003a58:	f082 0220 	eorne.w	r2, r2, #32
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003a5c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a60:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003a64:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 8003a68:	bd30      	pop	{r4, r5, pc}
      wEpRegVal |= USB_EP_CONTROL;
 8003a6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
      break;
 8003a6e:	e7a8      	b.n	80039c2 <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_INTERRUPT;
 8003a70:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
  HAL_StatusTypeDef ret = HAL_OK;
 8003a74:	2000      	movs	r0, #0
      break;
 8003a76:	e7a4      	b.n	80039c2 <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003a78:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
  HAL_StatusTypeDef ret = HAL_OK;
 8003a7c:	2000      	movs	r0, #0
      break;
 8003a7e:	e7a0      	b.n	80039c2 <USB_ActivateEndpoint+0x28>
      ret = HAL_ERROR;
 8003a80:	2001      	movs	r0, #1
 8003a82:	e79e      	b.n	80039c2 <USB_ActivateEndpoint+0x28>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003a84:	f8b3 e050 	ldrh.w	lr, [r3, #80]	; 0x50
 8003a88:	fa1f fe8e 	uxth.w	lr, lr
 8003a8c:	780a      	ldrb	r2, [r1, #0]
 8003a8e:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8003a92:	f502 6281 	add.w	r2, r2, #1032	; 0x408
 8003a96:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 8003a9a:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8003a9e:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8003aa2:	f822 c00e 	strh.w	ip, [r2, lr]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003aa6:	f8b3 e050 	ldrh.w	lr, [r3, #80]	; 0x50
 8003aaa:	fa1f fe8e 	uxth.w	lr, lr
 8003aae:	780a      	ldrb	r2, [r1, #0]
 8003ab0:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8003ab4:	f202 420c 	addw	r2, r2, #1036	; 0x40c
 8003ab8:	f832 c00e 	ldrh.w	ip, [r2, lr]
 8003abc:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8003ac0:	f822 c00e 	strh.w	ip, [r2, lr]
 8003ac4:	690c      	ldr	r4, [r1, #16]
 8003ac6:	2c3e      	cmp	r4, #62	; 0x3e
 8003ac8:	d936      	bls.n	8003b38 <USB_ActivateEndpoint+0x19e>
 8003aca:	0965      	lsrs	r5, r4, #5
 8003acc:	f014 0f1f 	tst.w	r4, #31
 8003ad0:	bf08      	it	eq
 8003ad2:	f105 35ff 	addeq.w	r5, r5, #4294967295
 8003ad6:	f832 c00e 	ldrh.w	ip, [r2, lr]
 8003ada:	fa1f fc8c 	uxth.w	ip, ip
 8003ade:	ea4c 2c85 	orr.w	ip, ip, r5, lsl #10
 8003ae2:	ea6f 4c4c 	mvn.w	ip, ip, lsl #17
 8003ae6:	ea6f 4c5c 	mvn.w	ip, ip, lsr #17
 8003aea:	fa1f fc8c 	uxth.w	ip, ip
 8003aee:	f822 c00e 	strh.w	ip, [r2, lr]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003af2:	780c      	ldrb	r4, [r1, #0]
 8003af4:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003af8:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8003afc:	d00c      	beq.n	8003b18 <USB_ActivateEndpoint+0x17e>
 8003afe:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003b02:	b292      	uxth	r2, r2
 8003b04:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003b08:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003b0c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003b10:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b14:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      if (ep->num == 0U)
 8003b18:	7809      	ldrb	r1, [r1, #0]
 8003b1a:	bb31      	cbnz	r1, 8003b6a <USB_ActivateEndpoint+0x1d0>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003b1c:	881a      	ldrh	r2, [r3, #0]
 8003b1e:	b292      	uxth	r2, r2
 8003b20:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003b24:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003b28:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8003b2c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b30:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b34:	801a      	strh	r2, [r3, #0]
 8003b36:	e797      	b.n	8003a68 <USB_ActivateEndpoint+0xce>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003b38:	b94c      	cbnz	r4, 8003b4e <USB_ActivateEndpoint+0x1b4>
 8003b3a:	f832 400e 	ldrh.w	r4, [r2, lr]
 8003b3e:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 8003b42:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8003b46:	b2a4      	uxth	r4, r4
 8003b48:	f822 400e 	strh.w	r4, [r2, lr]
 8003b4c:	e7d1      	b.n	8003af2 <USB_ActivateEndpoint+0x158>
 8003b4e:	0865      	lsrs	r5, r4, #1
 8003b50:	f014 0f01 	tst.w	r4, #1
 8003b54:	bf18      	it	ne
 8003b56:	3501      	addne	r5, #1
 8003b58:	f832 400e 	ldrh.w	r4, [r2, lr]
 8003b5c:	b2a4      	uxth	r4, r4
 8003b5e:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 8003b62:	b2a4      	uxth	r4, r4
 8003b64:	f822 400e 	strh.w	r4, [r2, lr]
 8003b68:	e7c3      	b.n	8003af2 <USB_ActivateEndpoint+0x158>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8003b6a:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003b6e:	b292      	uxth	r2, r2
 8003b70:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003b74:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003b78:	f482 5200 	eor.w	r2, r2, #8192	; 0x2000
 8003b7c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b80:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b84:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8003b88:	e76e      	b.n	8003a68 <USB_ActivateEndpoint+0xce>
    if (ep->type == EP_TYPE_BULK)
 8003b8a:	78ca      	ldrb	r2, [r1, #3]
 8003b8c:	2a02      	cmp	r2, #2
 8003b8e:	d075      	beq.n	8003c7c <USB_ActivateEndpoint+0x2e2>
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8003b90:	780c      	ldrb	r4, [r1, #0]
 8003b92:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003b96:	b292      	uxth	r2, r2
 8003b98:	f422 42e2 	bic.w	r2, r2, #28928	; 0x7100
 8003b9c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003ba0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ba4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003ba8:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8003bac:	f8b3 e050 	ldrh.w	lr, [r3, #80]	; 0x50
 8003bb0:	fa1f fe8e 	uxth.w	lr, lr
 8003bb4:	780a      	ldrb	r2, [r1, #0]
 8003bb6:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8003bba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003bbe:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 8003bc2:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8003bc6:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8003bca:	f822 c00e 	strh.w	ip, [r2, lr]
 8003bce:	f8b3 e050 	ldrh.w	lr, [r3, #80]	; 0x50
 8003bd2:	fa1f fe8e 	uxth.w	lr, lr
 8003bd6:	780a      	ldrb	r2, [r1, #0]
 8003bd8:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8003bdc:	f502 6281 	add.w	r2, r2, #1032	; 0x408
 8003be0:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
 8003be4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8003be8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8003bec:	f822 c00e 	strh.w	ip, [r2, lr]
    if (ep->is_in == 0U)
 8003bf0:	784a      	ldrb	r2, [r1, #1]
 8003bf2:	2a00      	cmp	r2, #0
 8003bf4:	d151      	bne.n	8003c9a <USB_ActivateEndpoint+0x300>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003bf6:	780c      	ldrb	r4, [r1, #0]
 8003bf8:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003bfc:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8003c00:	d00c      	beq.n	8003c1c <USB_ActivateEndpoint+0x282>
 8003c02:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003c06:	b292      	uxth	r2, r2
 8003c08:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003c0c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003c10:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003c14:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c18:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003c1c:	780c      	ldrb	r4, [r1, #0]
 8003c1e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003c22:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003c26:	d00c      	beq.n	8003c42 <USB_ActivateEndpoint+0x2a8>
 8003c28:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003c2c:	b292      	uxth	r2, r2
 8003c2e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003c32:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003c36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c3a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003c3e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003c42:	780c      	ldrb	r4, [r1, #0]
 8003c44:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003c48:	b292      	uxth	r2, r2
 8003c4a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003c4e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003c52:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8003c56:	f248 0c80 	movw	ip, #32896	; 0x8080
 8003c5a:	ea4c 0202 	orr.w	r2, ip, r2
 8003c5e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003c62:	7809      	ldrb	r1, [r1, #0]
 8003c64:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003c68:	b292      	uxth	r2, r2
 8003c6a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003c6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c72:	ea4c 0202 	orr.w	r2, ip, r2
 8003c76:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8003c7a:	e6f5      	b.n	8003a68 <USB_ActivateEndpoint+0xce>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8003c7c:	780c      	ldrb	r4, [r1, #0]
 8003c7e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003c82:	b292      	uxth	r2, r2
 8003c84:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003c88:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003c8c:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 8003c90:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c94:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 8003c98:	e788      	b.n	8003bac <USB_ActivateEndpoint+0x212>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003c9a:	780c      	ldrb	r4, [r1, #0]
 8003c9c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003ca0:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8003ca4:	d00c      	beq.n	8003cc0 <USB_ActivateEndpoint+0x326>
 8003ca6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003caa:	b292      	uxth	r2, r2
 8003cac:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003cb0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003cb4:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003cb8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003cbc:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003cc0:	780c      	ldrb	r4, [r1, #0]
 8003cc2:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003cc6:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003cca:	d00c      	beq.n	8003ce6 <USB_ActivateEndpoint+0x34c>
 8003ccc:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003cd0:	b292      	uxth	r2, r2
 8003cd2:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003cd6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003cda:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cde:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003ce2:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      if (ep->type != EP_TYPE_ISOC)
 8003ce6:	78ca      	ldrb	r2, [r1, #3]
 8003ce8:	2a01      	cmp	r2, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003cea:	780c      	ldrb	r4, [r1, #0]
 8003cec:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003cf0:	b292      	uxth	r2, r2
 8003cf2:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003cf6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cfa:	bf18      	it	ne
 8003cfc:	f082 0220 	eorne.w	r2, r2, #32
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003d00:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d04:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d08:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003d0c:	7809      	ldrb	r1, [r1, #0]
 8003d0e:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003d12:	b292      	uxth	r2, r2
 8003d14:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003d18:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003d1c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d20:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d24:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8003d28:	e69e      	b.n	8003a68 <USB_ActivateEndpoint+0xce>

08003d2a <USB_DeactivateEndpoint>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8003d2a:	7b0b      	ldrb	r3, [r1, #12]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d146      	bne.n	8003dbe <USB_DeactivateEndpoint+0x94>
  {
    if (ep->is_in != 0U)
 8003d30:	784b      	ldrb	r3, [r1, #1]
 8003d32:	b313      	cbz	r3, 8003d7a <USB_DeactivateEndpoint+0x50>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003d34:	780a      	ldrb	r2, [r1, #0]
 8003d36:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d3a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003d3e:	d00c      	beq.n	8003d5a <USB_DeactivateEndpoint+0x30>
 8003d40:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d52:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003d56:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003d5a:	780a      	ldrb	r2, [r1, #0]
 8003d5c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d72:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8003d76:	2000      	movs	r0, #0
 8003d78:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003d7a:	780a      	ldrb	r2, [r1, #0]
 8003d7c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d80:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8003d84:	d00c      	beq.n	8003da0 <USB_DeactivateEndpoint+0x76>
 8003d86:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d94:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d9c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003da0:	780a      	ldrb	r2, [r1, #0]
 8003da2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003dac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003db0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003db4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003db8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8003dbc:	e7db      	b.n	8003d76 <USB_DeactivateEndpoint+0x4c>
    if (ep->is_in == 0U)
 8003dbe:	784b      	ldrb	r3, [r1, #1]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d14d      	bne.n	8003e60 <USB_DeactivateEndpoint+0x136>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003dc4:	780a      	ldrb	r2, [r1, #0]
 8003dc6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003dca:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8003dce:	d00c      	beq.n	8003dea <USB_DeactivateEndpoint+0xc0>
 8003dd0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003dda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dde:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003de2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003de6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003dea:	780a      	ldrb	r2, [r1, #0]
 8003dec:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003df0:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003df4:	d00c      	beq.n	8003e10 <USB_DeactivateEndpoint+0xe6>
 8003df6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e08:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003e0c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8003e10:	780a      	ldrb	r2, [r1, #0]
 8003e12:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e24:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003e28:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003e2c:	f891 c000 	ldrb.w	ip, [r1]
 8003e30:	f830 302c 	ldrh.w	r3, [r0, ip, lsl #2]
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e3e:	f248 0280 	movw	r2, #32896	; 0x8080
 8003e42:	4313      	orrs	r3, r2
 8003e44:	f820 302c 	strh.w	r3, [r0, ip, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003e48:	7809      	ldrb	r1, [r1, #0]
 8003e4a:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
 8003e5e:	e78a      	b.n	8003d76 <USB_DeactivateEndpoint+0x4c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003e60:	780a      	ldrb	r2, [r1, #0]
 8003e62:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003e66:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8003e6a:	d00c      	beq.n	8003e86 <USB_DeactivateEndpoint+0x15c>
 8003e6c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e7a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e82:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003e86:	780a      	ldrb	r2, [r1, #0]
 8003e88:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003e8c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003e90:	d00c      	beq.n	8003eac <USB_DeactivateEndpoint+0x182>
 8003e92:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ea0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ea4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003ea8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8003eac:	780a      	ldrb	r2, [r1, #0]
 8003eae:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003eb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ebc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ec0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ec4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003ec8:	f891 c000 	ldrb.w	ip, [r1]
 8003ecc:	f830 302c 	ldrh.w	r3, [r0, ip, lsl #2]
 8003ed0:	b29b      	uxth	r3, r3
 8003ed2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ed6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003eda:	f248 0280 	movw	r2, #32896	; 0x8080
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	f820 302c 	strh.w	r3, [r0, ip, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003ee4:	7809      	ldrb	r1, [r1, #0]
 8003ee6:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ef0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
 8003efa:	e73c      	b.n	8003d76 <USB_DeactivateEndpoint+0x4c>

08003efc <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 8003efc:	784b      	ldrb	r3, [r1, #1]
 8003efe:	b18b      	cbz	r3, 8003f24 <USB_EPSetStall+0x28>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8003f00:	780a      	ldrb	r2, [r1, #0]
 8003f02:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f10:	f083 0310 	eor.w	r3, r3, #16
 8003f14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f1c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
  }

  return HAL_OK;
}
 8003f20:	2000      	movs	r0, #0
 8003f22:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8003f24:	780a      	ldrb	r2, [r1, #0]
 8003f26:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003f30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f34:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003f38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f40:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8003f44:	e7ec      	b.n	8003f20 <USB_EPSetStall+0x24>

08003f46 <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8003f46:	7b0b      	ldrb	r3, [r1, #12]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d14b      	bne.n	8003fe4 <USB_EPClearStall+0x9e>
  {
    if (ep->is_in != 0U)
 8003f4c:	784b      	ldrb	r3, [r1, #1]
 8003f4e:	b333      	cbz	r3, 8003f9e <USB_EPClearStall+0x58>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003f50:	780a      	ldrb	r2, [r1, #0]
 8003f52:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003f56:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003f5a:	d00c      	beq.n	8003f76 <USB_EPClearStall+0x30>
 8003f5c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f6e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003f72:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8003f76:	78cb      	ldrb	r3, [r1, #3]
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d033      	beq.n	8003fe4 <USB_EPClearStall+0x9e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003f7c:	780a      	ldrb	r2, [r1, #0]
 8003f7e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003f82:	b29b      	uxth	r3, r3
 8003f84:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f8c:	f083 0320 	eor.w	r3, r3, #32
 8003f90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f98:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8003f9c:	e022      	b.n	8003fe4 <USB_EPClearStall+0x9e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003f9e:	780a      	ldrb	r2, [r1, #0]
 8003fa0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003fa4:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8003fa8:	d00c      	beq.n	8003fc4 <USB_EPClearStall+0x7e>
 8003faa:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fb8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003fbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fc0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003fc4:	780a      	ldrb	r2, [r1, #0]
 8003fc6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003fd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fd4:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003fd8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fe0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }

  return HAL_OK;
}
 8003fe4:	2000      	movs	r0, #0
 8003fe6:	4770      	bx	lr

08003fe8 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8003fe8:	b911      	cbnz	r1, 8003ff0 <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8003fea:	2380      	movs	r3, #128	; 0x80
 8003fec:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }

  return HAL_OK;
}
 8003ff0:	2000      	movs	r0, #0
 8003ff2:	4770      	bx	lr

08003ff4 <USB_DevConnect>:
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 8003ff4:	2000      	movs	r0, #0
 8003ff6:	4770      	bx	lr

08003ff8 <USB_ReadInterrupts>:
  */
uint32_t USB_ReadInterrupts(USB_TypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8003ff8:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 8003ffc:	b280      	uxth	r0, r0
 8003ffe:	4770      	bx	lr

08004000 <USB_WritePMA>:
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8004000:	3301      	adds	r3, #1
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8004002:	eb00 0c42 	add.w	ip, r0, r2, lsl #1
 8004006:	f50c 6c80 	add.w	ip, ip, #1024	; 0x400
 800400a:	4662      	mov	r2, ip

  for (count = n; count != 0U; count--)
 800400c:	085b      	lsrs	r3, r3, #1
 800400e:	d00d      	beq.n	800402c <USB_WritePMA+0x2c>
 8004010:	3102      	adds	r1, #2
 8004012:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
  {
    WrVal = pBuf[0];
    WrVal |= (uint16_t)pBuf[1] << 8;
 8004016:	f811 0c01 	ldrb.w	r0, [r1, #-1]
 800401a:	f811 3c02 	ldrb.w	r3, [r1, #-2]
 800401e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    *pdwVal = (WrVal & 0xFFFFU);
 8004022:	f822 3b04 	strh.w	r3, [r2], #4
  for (count = n; count != 0U; count--)
 8004026:	3102      	adds	r1, #2
 8004028:	4594      	cmp	ip, r2
 800402a:	d1f4      	bne.n	8004016 <USB_WritePMA+0x16>
#endif /* PMA_ACCESS */

    pBuf++;
    pBuf++;
  }
}
 800402c:	4770      	bx	lr

0800402e <USB_EPStartXfer>:
{
 800402e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004030:	4605      	mov	r5, r0
 8004032:	460c      	mov	r4, r1
  if (ep->is_in == 1U)
 8004034:	784b      	ldrb	r3, [r1, #1]
 8004036:	2b01      	cmp	r3, #1
 8004038:	d03c      	beq.n	80040b4 <USB_EPStartXfer+0x86>
    if (ep->doublebuffer == 0U)
 800403a:	7b0a      	ldrb	r2, [r1, #12]
 800403c:	2a00      	cmp	r2, #0
 800403e:	f040 8215 	bne.w	800446c <USB_EPStartXfer+0x43e>
      if (ep->xfer_len > ep->maxpacket)
 8004042:	698a      	ldr	r2, [r1, #24]
 8004044:	690b      	ldr	r3, [r1, #16]
 8004046:	429a      	cmp	r2, r3
        ep->xfer_len -= len;
 8004048:	bf86      	itte	hi
 800404a:	1ad1      	subhi	r1, r2, r3
        len = ep->maxpacket;
 800404c:	461a      	movhi	r2, r3
        ep->xfer_len = 0U;
 800404e:	2100      	movls	r1, #0
 8004050:	61a1      	str	r1, [r4, #24]
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8004052:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 8004056:	7820      	ldrb	r0, [r4, #0]
 8004058:	0100      	lsls	r0, r0, #4
 800405a:	f205 430c 	addw	r3, r5, #1036	; 0x40c
 800405e:	fa13 f181 	uxtah	r1, r3, r1
 8004062:	5a43      	ldrh	r3, [r0, r1]
 8004064:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004068:	5243      	strh	r3, [r0, r1]
 800406a:	2a3e      	cmp	r2, #62	; 0x3e
 800406c:	f240 81e9 	bls.w	8004442 <USB_EPStartXfer+0x414>
 8004070:	0956      	lsrs	r6, r2, #5
 8004072:	f012 0f1f 	tst.w	r2, #31
 8004076:	bf08      	it	eq
 8004078:	f106 36ff 	addeq.w	r6, r6, #4294967295
 800407c:	5a43      	ldrh	r3, [r0, r1]
 800407e:	b29b      	uxth	r3, r3
 8004080:	ea43 2386 	orr.w	r3, r3, r6, lsl #10
 8004084:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004088:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800408c:	b29b      	uxth	r3, r3
 800408e:	5243      	strh	r3, [r0, r1]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004090:	7822      	ldrb	r2, [r4, #0]
 8004092:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8004096:	b29b      	uxth	r3, r3
 8004098:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800409c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040a0:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80040a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040ac:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 80040b0:	2000      	movs	r0, #0
}
 80040b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (ep->xfer_len > ep->maxpacket)
 80040b4:	690a      	ldr	r2, [r1, #16]
 80040b6:	698e      	ldr	r6, [r1, #24]
 80040b8:	4296      	cmp	r6, r2
 80040ba:	bf28      	it	cs
 80040bc:	4616      	movcs	r6, r2
    if (ep->doublebuffer == 0U)
 80040be:	7b0b      	ldrb	r3, [r1, #12]
 80040c0:	b1d3      	cbz	r3, 80040f8 <USB_EPStartXfer+0xca>
      if (ep->type == EP_TYPE_BULK)
 80040c2:	78cb      	ldrb	r3, [r1, #3]
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d038      	beq.n	800413a <USB_EPStartXfer+0x10c>
        ep->xfer_len_db -= len;
 80040c8:	6a0b      	ldr	r3, [r1, #32]
 80040ca:	1b9b      	subs	r3, r3, r6
 80040cc:	620b      	str	r3, [r1, #32]
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80040ce:	780b      	ldrb	r3, [r1, #0]
 80040d0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80040d4:	f012 0f40 	tst.w	r2, #64	; 0x40
 80040d8:	f000 81a5 	beq.w	8004426 <USB_EPStartXfer+0x3f8>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80040dc:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 80040e0:	f200 420c 	addw	r2, r0, #1036	; 0x40c
 80040e4:	fa12 f181 	uxtah	r1, r2, r1
 80040e8:	011a      	lsls	r2, r3, #4
 80040ea:	b2b3      	uxth	r3, r6
 80040ec:	528b      	strh	r3, [r1, r2]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80040ee:	8962      	ldrh	r2, [r4, #10]
 80040f0:	6961      	ldr	r1, [r4, #20]
 80040f2:	f7ff ff85 	bl	8004000 <USB_WritePMA>
 80040f6:	e00e      	b.n	8004116 <USB_EPStartXfer+0xe8>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80040f8:	b2b6      	uxth	r6, r6
 80040fa:	4633      	mov	r3, r6
 80040fc:	88ca      	ldrh	r2, [r1, #6]
 80040fe:	6949      	ldr	r1, [r1, #20]
 8004100:	f7ff ff7e 	bl	8004000 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004104:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8004108:	7822      	ldrb	r2, [r4, #0]
 800410a:	0112      	lsls	r2, r2, #4
 800410c:	f205 4104 	addw	r1, r5, #1028	; 0x404
 8004110:	fa11 f383 	uxtah	r3, r1, r3
 8004114:	52d6      	strh	r6, [r2, r3]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004116:	7822      	ldrb	r2, [r4, #0]
 8004118:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800411c:	b29b      	uxth	r3, r3
 800411e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004122:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004126:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 800412a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800412e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004132:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 8004136:	2000      	movs	r0, #0
 8004138:	e7bb      	b.n	80040b2 <USB_EPStartXfer+0x84>
        if (ep->xfer_len_db > ep->maxpacket)
 800413a:	6a0b      	ldr	r3, [r1, #32]
 800413c:	429a      	cmp	r2, r3
 800413e:	f080 8154 	bcs.w	80043ea <USB_EPStartXfer+0x3bc>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004142:	780a      	ldrb	r2, [r1, #0]
 8004144:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004148:	b29b      	uxth	r3, r3
 800414a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800414e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004152:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8004156:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800415a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
          ep->xfer_len_db -= len;
 800415e:	6a0b      	ldr	r3, [r1, #32]
 8004160:	1b9b      	subs	r3, r3, r6
 8004162:	620b      	str	r3, [r1, #32]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004164:	780b      	ldrb	r3, [r1, #0]
 8004166:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800416a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800416e:	f000 809e 	beq.w	80042ae <USB_EPStartXfer+0x280>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004172:	784a      	ldrb	r2, [r1, #1]
 8004174:	2a00      	cmp	r2, #0
 8004176:	d132      	bne.n	80041de <USB_EPStartXfer+0x1b0>
 8004178:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 800417c:	f200 420c 	addw	r2, r0, #1036	; 0x40c
 8004180:	fa12 f281 	uxtah	r2, r2, r1
 8004184:	011b      	lsls	r3, r3, #4
 8004186:	5ad1      	ldrh	r1, [r2, r3]
 8004188:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800418c:	52d1      	strh	r1, [r2, r3]
 800418e:	2e3e      	cmp	r6, #62	; 0x3e
 8004190:	d910      	bls.n	80041b4 <USB_EPStartXfer+0x186>
 8004192:	0970      	lsrs	r0, r6, #5
 8004194:	f016 0f1f 	tst.w	r6, #31
 8004198:	bf08      	it	eq
 800419a:	f100 30ff 	addeq.w	r0, r0, #4294967295
 800419e:	5ad1      	ldrh	r1, [r2, r3]
 80041a0:	b289      	uxth	r1, r1
 80041a2:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 80041a6:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80041aa:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80041ae:	b289      	uxth	r1, r1
 80041b0:	52d1      	strh	r1, [r2, r3]
 80041b2:	e016      	b.n	80041e2 <USB_EPStartXfer+0x1b4>
 80041b4:	b93e      	cbnz	r6, 80041c6 <USB_EPStartXfer+0x198>
 80041b6:	5ad1      	ldrh	r1, [r2, r3]
 80041b8:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80041bc:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80041c0:	b289      	uxth	r1, r1
 80041c2:	52d1      	strh	r1, [r2, r3]
 80041c4:	e00d      	b.n	80041e2 <USB_EPStartXfer+0x1b4>
 80041c6:	0870      	lsrs	r0, r6, #1
 80041c8:	f016 0f01 	tst.w	r6, #1
 80041cc:	bf18      	it	ne
 80041ce:	3001      	addne	r0, #1
 80041d0:	5ad1      	ldrh	r1, [r2, r3]
 80041d2:	b289      	uxth	r1, r1
 80041d4:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 80041d8:	b289      	uxth	r1, r1
 80041da:	52d1      	strh	r1, [r2, r3]
 80041dc:	e001      	b.n	80041e2 <USB_EPStartXfer+0x1b4>
 80041de:	2a01      	cmp	r2, #1
 80041e0:	d032      	beq.n	8004248 <USB_EPStartXfer+0x21a>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80041e2:	b2b3      	uxth	r3, r6
 80041e4:	8962      	ldrh	r2, [r4, #10]
 80041e6:	6961      	ldr	r1, [r4, #20]
 80041e8:	4628      	mov	r0, r5
 80041ea:	f7ff ff09 	bl	8004000 <USB_WritePMA>
            ep->xfer_buff += len;
 80041ee:	6963      	ldr	r3, [r4, #20]
 80041f0:	4433      	add	r3, r6
 80041f2:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 80041f4:	6a23      	ldr	r3, [r4, #32]
 80041f6:	6922      	ldr	r2, [r4, #16]
 80041f8:	4293      	cmp	r3, r2
              ep->xfer_len_db -= len;
 80041fa:	bf86      	itte	hi
 80041fc:	1b9a      	subhi	r2, r3, r6
 80041fe:	4633      	movhi	r3, r6
              ep->xfer_len_db = 0U;
 8004200:	2200      	movls	r2, #0
 8004202:	6222      	str	r2, [r4, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004204:	7862      	ldrb	r2, [r4, #1]
 8004206:	2a00      	cmp	r2, #0
 8004208:	d13d      	bne.n	8004286 <USB_EPStartXfer+0x258>
 800420a:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 800420e:	7820      	ldrb	r0, [r4, #0]
 8004210:	0100      	lsls	r0, r0, #4
 8004212:	f205 4204 	addw	r2, r5, #1028	; 0x404
 8004216:	fa12 f281 	uxtah	r2, r2, r1
 800421a:	5a81      	ldrh	r1, [r0, r2]
 800421c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8004220:	5281      	strh	r1, [r0, r2]
 8004222:	2b3e      	cmp	r3, #62	; 0x3e
 8004224:	d91a      	bls.n	800425c <USB_EPStartXfer+0x22e>
 8004226:	095e      	lsrs	r6, r3, #5
 8004228:	f013 0f1f 	tst.w	r3, #31
 800422c:	bf08      	it	eq
 800422e:	f106 36ff 	addeq.w	r6, r6, #4294967295
 8004232:	5a81      	ldrh	r1, [r0, r2]
 8004234:	b289      	uxth	r1, r1
 8004236:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 800423a:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 800423e:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8004242:	b289      	uxth	r1, r1
 8004244:	5281      	strh	r1, [r0, r2]
 8004246:	e020      	b.n	800428a <USB_EPStartXfer+0x25c>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004248:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 800424c:	f200 410c 	addw	r1, r0, #1036	; 0x40c
 8004250:	fa11 f282 	uxtah	r2, r1, r2
 8004254:	011b      	lsls	r3, r3, #4
 8004256:	b2b1      	uxth	r1, r6
 8004258:	52d1      	strh	r1, [r2, r3]
 800425a:	e7c2      	b.n	80041e2 <USB_EPStartXfer+0x1b4>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800425c:	b93b      	cbnz	r3, 800426e <USB_EPStartXfer+0x240>
 800425e:	5a81      	ldrh	r1, [r0, r2]
 8004260:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8004264:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8004268:	b289      	uxth	r1, r1
 800426a:	5281      	strh	r1, [r0, r2]
 800426c:	e00d      	b.n	800428a <USB_EPStartXfer+0x25c>
 800426e:	085e      	lsrs	r6, r3, #1
 8004270:	f013 0f01 	tst.w	r3, #1
 8004274:	bf18      	it	ne
 8004276:	3601      	addne	r6, #1
 8004278:	5a81      	ldrh	r1, [r0, r2]
 800427a:	b289      	uxth	r1, r1
 800427c:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 8004280:	b289      	uxth	r1, r1
 8004282:	5281      	strh	r1, [r0, r2]
 8004284:	e001      	b.n	800428a <USB_EPStartXfer+0x25c>
 8004286:	2a01      	cmp	r2, #1
 8004288:	d006      	beq.n	8004298 <USB_EPStartXfer+0x26a>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800428a:	b29b      	uxth	r3, r3
 800428c:	8922      	ldrh	r2, [r4, #8]
 800428e:	6961      	ldr	r1, [r4, #20]
 8004290:	4628      	mov	r0, r5
 8004292:	f7ff feb5 	bl	8004000 <USB_WritePMA>
 8004296:	e73e      	b.n	8004116 <USB_EPStartXfer+0xe8>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004298:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800429c:	7821      	ldrb	r1, [r4, #0]
 800429e:	0109      	lsls	r1, r1, #4
 80042a0:	f205 4004 	addw	r0, r5, #1028	; 0x404
 80042a4:	fa10 f282 	uxtah	r2, r0, r2
 80042a8:	b298      	uxth	r0, r3
 80042aa:	5288      	strh	r0, [r1, r2]
 80042ac:	e7ed      	b.n	800428a <USB_EPStartXfer+0x25c>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80042ae:	784a      	ldrb	r2, [r1, #1]
 80042b0:	2a00      	cmp	r2, #0
 80042b2:	d132      	bne.n	800431a <USB_EPStartXfer+0x2ec>
 80042b4:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 80042b8:	f200 4204 	addw	r2, r0, #1028	; 0x404
 80042bc:	fa12 f281 	uxtah	r2, r2, r1
 80042c0:	011b      	lsls	r3, r3, #4
 80042c2:	5ad1      	ldrh	r1, [r2, r3]
 80042c4:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80042c8:	52d1      	strh	r1, [r2, r3]
 80042ca:	2e3e      	cmp	r6, #62	; 0x3e
 80042cc:	d910      	bls.n	80042f0 <USB_EPStartXfer+0x2c2>
 80042ce:	0970      	lsrs	r0, r6, #5
 80042d0:	f016 0f1f 	tst.w	r6, #31
 80042d4:	bf08      	it	eq
 80042d6:	f100 30ff 	addeq.w	r0, r0, #4294967295
 80042da:	5ad1      	ldrh	r1, [r2, r3]
 80042dc:	b289      	uxth	r1, r1
 80042de:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 80042e2:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80042e6:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80042ea:	b289      	uxth	r1, r1
 80042ec:	52d1      	strh	r1, [r2, r3]
 80042ee:	e016      	b.n	800431e <USB_EPStartXfer+0x2f0>
 80042f0:	b93e      	cbnz	r6, 8004302 <USB_EPStartXfer+0x2d4>
 80042f2:	5ad1      	ldrh	r1, [r2, r3]
 80042f4:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80042f8:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80042fc:	b289      	uxth	r1, r1
 80042fe:	52d1      	strh	r1, [r2, r3]
 8004300:	e00d      	b.n	800431e <USB_EPStartXfer+0x2f0>
 8004302:	0870      	lsrs	r0, r6, #1
 8004304:	f016 0f01 	tst.w	r6, #1
 8004308:	bf18      	it	ne
 800430a:	3001      	addne	r0, #1
 800430c:	5ad1      	ldrh	r1, [r2, r3]
 800430e:	b289      	uxth	r1, r1
 8004310:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 8004314:	b289      	uxth	r1, r1
 8004316:	52d1      	strh	r1, [r2, r3]
 8004318:	e001      	b.n	800431e <USB_EPStartXfer+0x2f0>
 800431a:	2a01      	cmp	r2, #1
 800431c:	d032      	beq.n	8004384 <USB_EPStartXfer+0x356>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800431e:	b2b3      	uxth	r3, r6
 8004320:	8922      	ldrh	r2, [r4, #8]
 8004322:	6961      	ldr	r1, [r4, #20]
 8004324:	4628      	mov	r0, r5
 8004326:	f7ff fe6b 	bl	8004000 <USB_WritePMA>
            ep->xfer_buff += len;
 800432a:	6963      	ldr	r3, [r4, #20]
 800432c:	4433      	add	r3, r6
 800432e:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 8004330:	6a23      	ldr	r3, [r4, #32]
 8004332:	6922      	ldr	r2, [r4, #16]
 8004334:	4293      	cmp	r3, r2
              ep->xfer_len_db -= len;
 8004336:	bf86      	itte	hi
 8004338:	1b9a      	subhi	r2, r3, r6
 800433a:	4633      	movhi	r3, r6
              ep->xfer_len_db = 0U;
 800433c:	2200      	movls	r2, #0
 800433e:	6222      	str	r2, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004340:	7862      	ldrb	r2, [r4, #1]
 8004342:	2a00      	cmp	r2, #0
 8004344:	d13d      	bne.n	80043c2 <USB_EPStartXfer+0x394>
 8004346:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 800434a:	7820      	ldrb	r0, [r4, #0]
 800434c:	0100      	lsls	r0, r0, #4
 800434e:	f205 420c 	addw	r2, r5, #1036	; 0x40c
 8004352:	fa12 f281 	uxtah	r2, r2, r1
 8004356:	5a81      	ldrh	r1, [r0, r2]
 8004358:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800435c:	5281      	strh	r1, [r0, r2]
 800435e:	2b3e      	cmp	r3, #62	; 0x3e
 8004360:	d91a      	bls.n	8004398 <USB_EPStartXfer+0x36a>
 8004362:	095e      	lsrs	r6, r3, #5
 8004364:	f013 0f1f 	tst.w	r3, #31
 8004368:	bf08      	it	eq
 800436a:	f106 36ff 	addeq.w	r6, r6, #4294967295
 800436e:	5a81      	ldrh	r1, [r0, r2]
 8004370:	b289      	uxth	r1, r1
 8004372:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 8004376:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 800437a:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 800437e:	b289      	uxth	r1, r1
 8004380:	5281      	strh	r1, [r0, r2]
 8004382:	e020      	b.n	80043c6 <USB_EPStartXfer+0x398>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004384:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8004388:	f200 4104 	addw	r1, r0, #1028	; 0x404
 800438c:	fa11 f282 	uxtah	r2, r1, r2
 8004390:	011b      	lsls	r3, r3, #4
 8004392:	b2b1      	uxth	r1, r6
 8004394:	52d1      	strh	r1, [r2, r3]
 8004396:	e7c2      	b.n	800431e <USB_EPStartXfer+0x2f0>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004398:	b93b      	cbnz	r3, 80043aa <USB_EPStartXfer+0x37c>
 800439a:	5a81      	ldrh	r1, [r0, r2]
 800439c:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80043a0:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80043a4:	b289      	uxth	r1, r1
 80043a6:	5281      	strh	r1, [r0, r2]
 80043a8:	e00d      	b.n	80043c6 <USB_EPStartXfer+0x398>
 80043aa:	085e      	lsrs	r6, r3, #1
 80043ac:	f013 0f01 	tst.w	r3, #1
 80043b0:	bf18      	it	ne
 80043b2:	3601      	addne	r6, #1
 80043b4:	5a81      	ldrh	r1, [r0, r2]
 80043b6:	b289      	uxth	r1, r1
 80043b8:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 80043bc:	b289      	uxth	r1, r1
 80043be:	5281      	strh	r1, [r0, r2]
 80043c0:	e001      	b.n	80043c6 <USB_EPStartXfer+0x398>
 80043c2:	2a01      	cmp	r2, #1
 80043c4:	d006      	beq.n	80043d4 <USB_EPStartXfer+0x3a6>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	8962      	ldrh	r2, [r4, #10]
 80043ca:	6961      	ldr	r1, [r4, #20]
 80043cc:	4628      	mov	r0, r5
 80043ce:	f7ff fe17 	bl	8004000 <USB_WritePMA>
 80043d2:	e6a0      	b.n	8004116 <USB_EPStartXfer+0xe8>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80043d4:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 80043d8:	7821      	ldrb	r1, [r4, #0]
 80043da:	0109      	lsls	r1, r1, #4
 80043dc:	f205 400c 	addw	r0, r5, #1036	; 0x40c
 80043e0:	fa10 f282 	uxtah	r2, r0, r2
 80043e4:	b298      	uxth	r0, r3
 80043e6:	5288      	strh	r0, [r1, r2]
 80043e8:	e7ed      	b.n	80043c6 <USB_EPStartXfer+0x398>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80043ea:	7809      	ldrb	r1, [r1, #0]
 80043ec:	f830 2021 	ldrh.w	r2, [r0, r1, lsl #2]
 80043f0:	b292      	uxth	r2, r2
 80043f2:	f422 42e2 	bic.w	r2, r2, #28928	; 0x7100
 80043f6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80043fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80043fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004402:	f820 2021 	strh.w	r2, [r0, r1, lsl #2]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004406:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 800440a:	7821      	ldrb	r1, [r4, #0]
 800440c:	0109      	lsls	r1, r1, #4
 800440e:	f200 4004 	addw	r0, r0, #1028	; 0x404
 8004412:	fa10 f282 	uxtah	r2, r0, r2
 8004416:	b29b      	uxth	r3, r3
 8004418:	528b      	strh	r3, [r1, r2]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800441a:	8922      	ldrh	r2, [r4, #8]
 800441c:	6961      	ldr	r1, [r4, #20]
 800441e:	4628      	mov	r0, r5
 8004420:	f7ff fdee 	bl	8004000 <USB_WritePMA>
 8004424:	e677      	b.n	8004116 <USB_EPStartXfer+0xe8>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004426:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 800442a:	f200 4204 	addw	r2, r0, #1028	; 0x404
 800442e:	fa12 f181 	uxtah	r1, r2, r1
 8004432:	011a      	lsls	r2, r3, #4
 8004434:	b2b3      	uxth	r3, r6
 8004436:	528b      	strh	r3, [r1, r2]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004438:	8922      	ldrh	r2, [r4, #8]
 800443a:	6961      	ldr	r1, [r4, #20]
 800443c:	f7ff fde0 	bl	8004000 <USB_WritePMA>
 8004440:	e669      	b.n	8004116 <USB_EPStartXfer+0xe8>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8004442:	b93a      	cbnz	r2, 8004454 <USB_EPStartXfer+0x426>
 8004444:	5a43      	ldrh	r3, [r0, r1]
 8004446:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800444a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800444e:	b29b      	uxth	r3, r3
 8004450:	5243      	strh	r3, [r0, r1]
 8004452:	e61d      	b.n	8004090 <USB_EPStartXfer+0x62>
 8004454:	0856      	lsrs	r6, r2, #1
 8004456:	f012 0f01 	tst.w	r2, #1
 800445a:	bf18      	it	ne
 800445c:	3601      	addne	r6, #1
 800445e:	5a43      	ldrh	r3, [r0, r1]
 8004460:	b29b      	uxth	r3, r3
 8004462:	ea43 2386 	orr.w	r3, r3, r6, lsl #10
 8004466:	b29b      	uxth	r3, r3
 8004468:	5243      	strh	r3, [r0, r1]
 800446a:	e611      	b.n	8004090 <USB_EPStartXfer+0x62>
      if (ep->type == EP_TYPE_BULK)
 800446c:	78ca      	ldrb	r2, [r1, #3]
 800446e:	2a02      	cmp	r2, #2
 8004470:	d04b      	beq.n	800450a <USB_EPStartXfer+0x4dc>
      else if (ep->type == EP_TYPE_ISOC)
 8004472:	2a01      	cmp	r2, #1
 8004474:	f040 8134 	bne.w	80046e0 <USB_EPStartXfer+0x6b2>
        if (ep->xfer_len > ep->maxpacket)
 8004478:	698a      	ldr	r2, [r1, #24]
 800447a:	6909      	ldr	r1, [r1, #16]
 800447c:	428a      	cmp	r2, r1
          ep->xfer_len -= len;
 800447e:	bf86      	itte	hi
 8004480:	1a50      	subhi	r0, r2, r1
          len = ep->maxpacket;
 8004482:	460a      	movhi	r2, r1
          ep->xfer_len = 0U;
 8004484:	2000      	movls	r0, #0
 8004486:	61a0      	str	r0, [r4, #24]
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8004488:	2b00      	cmp	r3, #0
 800448a:	f47f ae01 	bne.w	8004090 <USB_EPStartXfer+0x62>
 800448e:	f8b5 0050 	ldrh.w	r0, [r5, #80]	; 0x50
 8004492:	7821      	ldrb	r1, [r4, #0]
 8004494:	0109      	lsls	r1, r1, #4
 8004496:	f205 4304 	addw	r3, r5, #1028	; 0x404
 800449a:	fa13 f380 	uxtah	r3, r3, r0
 800449e:	5ac8      	ldrh	r0, [r1, r3]
 80044a0:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80044a4:	52c8      	strh	r0, [r1, r3]
 80044a6:	2a3e      	cmp	r2, #62	; 0x3e
 80044a8:	f240 80c7 	bls.w	800463a <USB_EPStartXfer+0x60c>
 80044ac:	0956      	lsrs	r6, r2, #5
 80044ae:	f012 071f 	ands.w	r7, r2, #31
 80044b2:	bf0c      	ite	eq
 80044b4:	f106 3cff 	addeq.w	ip, r6, #4294967295
 80044b8:	46b4      	movne	ip, r6
 80044ba:	5ac8      	ldrh	r0, [r1, r3]
 80044bc:	b280      	uxth	r0, r0
 80044be:	ea40 208c 	orr.w	r0, r0, ip, lsl #10
 80044c2:	ea6f 4040 	mvn.w	r0, r0, lsl #17
 80044c6:	ea6f 4050 	mvn.w	r0, r0, lsr #17
 80044ca:	b280      	uxth	r0, r0
 80044cc:	52c8      	strh	r0, [r1, r3]
 80044ce:	7863      	ldrb	r3, [r4, #1]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	f040 80f7 	bne.w	80046c4 <USB_EPStartXfer+0x696>
 80044d6:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 80044da:	f205 430c 	addw	r3, r5, #1036	; 0x40c
 80044de:	fa13 f282 	uxtah	r2, r3, r2
 80044e2:	7821      	ldrb	r1, [r4, #0]
 80044e4:	0109      	lsls	r1, r1, #4
 80044e6:	5a53      	ldrh	r3, [r2, r1]
 80044e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044ec:	5253      	strh	r3, [r2, r1]
 80044ee:	2f00      	cmp	r7, #0
 80044f0:	f000 80e6 	beq.w	80046c0 <USB_EPStartXfer+0x692>
 80044f4:	5a53      	ldrh	r3, [r2, r1]
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	ea43 2386 	orr.w	r3, r3, r6, lsl #10
 80044fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004500:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004504:	b29b      	uxth	r3, r3
 8004506:	5253      	strh	r3, [r2, r1]
 8004508:	e5c2      	b.n	8004090 <USB_EPStartXfer+0x62>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800450a:	2b00      	cmp	r3, #0
 800450c:	d140      	bne.n	8004590 <USB_EPStartXfer+0x562>
 800450e:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 8004512:	7822      	ldrb	r2, [r4, #0]
 8004514:	0112      	lsls	r2, r2, #4
 8004516:	f200 4304 	addw	r3, r0, #1028	; 0x404
 800451a:	fa13 f381 	uxtah	r3, r3, r1
 800451e:	5ad1      	ldrh	r1, [r2, r3]
 8004520:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8004524:	52d1      	strh	r1, [r2, r3]
 8004526:	6920      	ldr	r0, [r4, #16]
 8004528:	283e      	cmp	r0, #62	; 0x3e
 800452a:	d94f      	bls.n	80045cc <USB_EPStartXfer+0x59e>
 800452c:	0946      	lsrs	r6, r0, #5
 800452e:	f010 0f1f 	tst.w	r0, #31
 8004532:	bf08      	it	eq
 8004534:	f106 36ff 	addeq.w	r6, r6, #4294967295
 8004538:	5ad1      	ldrh	r1, [r2, r3]
 800453a:	b289      	uxth	r1, r1
 800453c:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 8004540:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8004544:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8004548:	b289      	uxth	r1, r1
 800454a:	52d1      	strh	r1, [r2, r3]
 800454c:	7863      	ldrb	r3, [r4, #1]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d166      	bne.n	8004620 <USB_EPStartXfer+0x5f2>
 8004552:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 8004556:	7822      	ldrb	r2, [r4, #0]
 8004558:	0112      	lsls	r2, r2, #4
 800455a:	f205 430c 	addw	r3, r5, #1036	; 0x40c
 800455e:	fa13 f381 	uxtah	r3, r3, r1
 8004562:	5ad1      	ldrh	r1, [r2, r3]
 8004564:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8004568:	52d1      	strh	r1, [r2, r3]
 800456a:	6920      	ldr	r0, [r4, #16]
 800456c:	283e      	cmp	r0, #62	; 0x3e
 800456e:	d942      	bls.n	80045f6 <USB_EPStartXfer+0x5c8>
 8004570:	0946      	lsrs	r6, r0, #5
 8004572:	f010 0f1f 	tst.w	r0, #31
 8004576:	bf08      	it	eq
 8004578:	f106 36ff 	addeq.w	r6, r6, #4294967295
 800457c:	5ad1      	ldrh	r1, [r2, r3]
 800457e:	b289      	uxth	r1, r1
 8004580:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 8004584:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8004588:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 800458c:	b289      	uxth	r1, r1
 800458e:	52d1      	strh	r1, [r2, r3]
        if (ep->xfer_count != 0U)
 8004590:	69e3      	ldr	r3, [r4, #28]
 8004592:	2b00      	cmp	r3, #0
 8004594:	f43f ad7c 	beq.w	8004090 <USB_EPStartXfer+0x62>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8004598:	7822      	ldrb	r2, [r4, #0]
 800459a:	f835 1022 	ldrh.w	r1, [r5, r2, lsl #2]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800459e:	f244 0340 	movw	r3, #16448	; 0x4040
 80045a2:	ea03 0001 	and.w	r0, r3, r1
 80045a6:	438b      	bics	r3, r1
 80045a8:	d002      	beq.n	80045b0 <USB_EPStartXfer+0x582>
 80045aa:	2800      	cmp	r0, #0
 80045ac:	f47f ad70 	bne.w	8004090 <USB_EPStartXfer+0x62>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80045b0:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045c2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80045c6:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 80045ca:	e561      	b.n	8004090 <USB_EPStartXfer+0x62>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80045cc:	b938      	cbnz	r0, 80045de <USB_EPStartXfer+0x5b0>
 80045ce:	5ad1      	ldrh	r1, [r2, r3]
 80045d0:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80045d4:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80045d8:	b289      	uxth	r1, r1
 80045da:	52d1      	strh	r1, [r2, r3]
 80045dc:	e7b6      	b.n	800454c <USB_EPStartXfer+0x51e>
 80045de:	0846      	lsrs	r6, r0, #1
 80045e0:	f010 0f01 	tst.w	r0, #1
 80045e4:	bf18      	it	ne
 80045e6:	3601      	addne	r6, #1
 80045e8:	5ad1      	ldrh	r1, [r2, r3]
 80045ea:	b289      	uxth	r1, r1
 80045ec:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 80045f0:	b289      	uxth	r1, r1
 80045f2:	52d1      	strh	r1, [r2, r3]
 80045f4:	e7aa      	b.n	800454c <USB_EPStartXfer+0x51e>
 80045f6:	b938      	cbnz	r0, 8004608 <USB_EPStartXfer+0x5da>
 80045f8:	5ad1      	ldrh	r1, [r2, r3]
 80045fa:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80045fe:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8004602:	b289      	uxth	r1, r1
 8004604:	52d1      	strh	r1, [r2, r3]
 8004606:	e7c3      	b.n	8004590 <USB_EPStartXfer+0x562>
 8004608:	0846      	lsrs	r6, r0, #1
 800460a:	f010 0f01 	tst.w	r0, #1
 800460e:	bf18      	it	ne
 8004610:	3601      	addne	r6, #1
 8004612:	5ad1      	ldrh	r1, [r2, r3]
 8004614:	b289      	uxth	r1, r1
 8004616:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 800461a:	b289      	uxth	r1, r1
 800461c:	52d1      	strh	r1, [r2, r3]
 800461e:	e7b7      	b.n	8004590 <USB_EPStartXfer+0x562>
 8004620:	2b01      	cmp	r3, #1
 8004622:	d1b5      	bne.n	8004590 <USB_EPStartXfer+0x562>
 8004624:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8004628:	7822      	ldrb	r2, [r4, #0]
 800462a:	0112      	lsls	r2, r2, #4
 800462c:	f205 410c 	addw	r1, r5, #1036	; 0x40c
 8004630:	fa11 f383 	uxtah	r3, r1, r3
 8004634:	8a21      	ldrh	r1, [r4, #16]
 8004636:	52d1      	strh	r1, [r2, r3]
 8004638:	e7aa      	b.n	8004590 <USB_EPStartXfer+0x562>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800463a:	b9ea      	cbnz	r2, 8004678 <USB_EPStartXfer+0x64a>
 800463c:	5ac8      	ldrh	r0, [r1, r3]
 800463e:	ea6f 4040 	mvn.w	r0, r0, lsl #17
 8004642:	ea6f 4050 	mvn.w	r0, r0, lsr #17
 8004646:	b280      	uxth	r0, r0
 8004648:	52c8      	strh	r0, [r1, r3]
 800464a:	7863      	ldrb	r3, [r4, #1]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d139      	bne.n	80046c4 <USB_EPStartXfer+0x696>
 8004650:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8004654:	7821      	ldrb	r1, [r4, #0]
 8004656:	0109      	lsls	r1, r1, #4
 8004658:	f205 430c 	addw	r3, r5, #1036	; 0x40c
 800465c:	fa13 f282 	uxtah	r2, r3, r2
 8004660:	5a8b      	ldrh	r3, [r1, r2]
 8004662:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004666:	528b      	strh	r3, [r1, r2]
 8004668:	5a8b      	ldrh	r3, [r1, r2]
 800466a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800466e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004672:	b29b      	uxth	r3, r3
 8004674:	528b      	strh	r3, [r1, r2]
 8004676:	e50b      	b.n	8004090 <USB_EPStartXfer+0x62>
 8004678:	0856      	lsrs	r6, r2, #1
 800467a:	f012 0701 	ands.w	r7, r2, #1
 800467e:	bf14      	ite	ne
 8004680:	f106 0c01 	addne.w	ip, r6, #1
 8004684:	46b4      	moveq	ip, r6
 8004686:	5ac8      	ldrh	r0, [r1, r3]
 8004688:	b280      	uxth	r0, r0
 800468a:	ea40 208c 	orr.w	r0, r0, ip, lsl #10
 800468e:	b280      	uxth	r0, r0
 8004690:	52c8      	strh	r0, [r1, r3]
 8004692:	7863      	ldrb	r3, [r4, #1]
 8004694:	b9b3      	cbnz	r3, 80046c4 <USB_EPStartXfer+0x696>
 8004696:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800469a:	f205 430c 	addw	r3, r5, #1036	; 0x40c
 800469e:	fa13 f282 	uxtah	r2, r3, r2
 80046a2:	7821      	ldrb	r1, [r4, #0]
 80046a4:	0109      	lsls	r1, r1, #4
 80046a6:	5a53      	ldrh	r3, [r2, r1]
 80046a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046ac:	5253      	strh	r3, [r2, r1]
 80046ae:	b107      	cbz	r7, 80046b2 <USB_EPStartXfer+0x684>
 80046b0:	3601      	adds	r6, #1
 80046b2:	5a53      	ldrh	r3, [r2, r1]
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	ea43 2386 	orr.w	r3, r3, r6, lsl #10
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	5253      	strh	r3, [r2, r1]
 80046be:	e4e7      	b.n	8004090 <USB_EPStartXfer+0x62>
 80046c0:	3e01      	subs	r6, #1
 80046c2:	e717      	b.n	80044f4 <USB_EPStartXfer+0x4c6>
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	f47f ace3 	bne.w	8004090 <USB_EPStartXfer+0x62>
 80046ca:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	7821      	ldrb	r1, [r4, #0]
 80046d2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80046d6:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80046da:	b292      	uxth	r2, r2
 80046dc:	52ea      	strh	r2, [r5, r3]
 80046de:	e4d7      	b.n	8004090 <USB_EPStartXfer+0x62>
        return HAL_ERROR;
 80046e0:	2001      	movs	r0, #1
 80046e2:	e4e6      	b.n	80040b2 <USB_EPStartXfer+0x84>

080046e4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80046e4:	b530      	push	{r4, r5, lr}
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80046e6:	eb00 0042 	add.w	r0, r0, r2, lsl #1
 80046ea:	f500 6480 	add.w	r4, r0, #1024	; 0x400

  for (count = n; count != 0U; count--)
 80046ee:	085d      	lsrs	r5, r3, #1
 80046f0:	d012      	beq.n	8004718 <USB_ReadPMA+0x34>
 80046f2:	1c88      	adds	r0, r1, #2
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80046f4:	46a6      	mov	lr, r4
  for (count = n; count != 0U; count--)
 80046f6:	46ac      	mov	ip, r5
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80046f8:	f83e 2b04 	ldrh.w	r2, [lr], #4
 80046fc:	b292      	uxth	r2, r2
    pdwVal++;
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80046fe:	f800 2c02 	strb.w	r2, [r0, #-2]
    pBuf++;
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8004702:	0a12      	lsrs	r2, r2, #8
 8004704:	f800 2c01 	strb.w	r2, [r0, #-1]
  for (count = n; count != 0U; count--)
 8004708:	3002      	adds	r0, #2
 800470a:	f1bc 0c01 	subs.w	ip, ip, #1
 800470e:	d1f3      	bne.n	80046f8 <USB_ReadPMA+0x14>
    pBuf++;
 8004710:	eb01 0145 	add.w	r1, r1, r5, lsl #1

#if PMA_ACCESS > 1U
    pdwVal++;
 8004714:	eb04 0485 	add.w	r4, r4, r5, lsl #2
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8004718:	f013 0f01 	tst.w	r3, #1
  {
    RdVal = *pdwVal;
 800471c:	bf1c      	itt	ne
 800471e:	8823      	ldrhne	r3, [r4, #0]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8004720:	700b      	strbne	r3, [r1, #0]
  }
}
 8004722:	bd30      	pop	{r4, r5, pc}

08004724 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8004724:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 8004728:	b183      	cbz	r3, 800474c <USBD_CDC_EP0_RxReady+0x28>
{
 800472a:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800472c:	f8d0 42b8 	ldr.w	r4, [r0, #696]	; 0x2b8
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8004730:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8004734:	28ff      	cmp	r0, #255	; 0xff
 8004736:	d007      	beq.n	8004748 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800473e:	4621      	mov	r1, r4
 8004740:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8004742:	23ff      	movs	r3, #255	; 0xff
 8004744:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }
  return USBD_OK;
}
 8004748:	2000      	movs	r0, #0
 800474a:	bd10      	pop	{r4, pc}
 800474c:	2000      	movs	r0, #0
 800474e:	4770      	bx	lr

08004750 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8004750:	2343      	movs	r3, #67	; 0x43
 8004752:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8004754:	4800      	ldr	r0, [pc, #0]	; (8004758 <USBD_CDC_GetFSCfgDesc+0x8>)
 8004756:	4770      	bx	lr
 8004758:	20000094 	.word	0x20000094

0800475c <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800475c:	2343      	movs	r3, #67	; 0x43
 800475e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8004760:	4800      	ldr	r0, [pc, #0]	; (8004764 <USBD_CDC_GetHSCfgDesc+0x8>)
 8004762:	4770      	bx	lr
 8004764:	200000d8 	.word	0x200000d8

08004768 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8004768:	2343      	movs	r3, #67	; 0x43
 800476a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 800476c:	4800      	ldr	r0, [pc, #0]	; (8004770 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 800476e:	4770      	bx	lr
 8004770:	20000128 	.word	0x20000128

08004774 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8004774:	230a      	movs	r3, #10
 8004776:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8004778:	4800      	ldr	r0, [pc, #0]	; (800477c <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 800477a:	4770      	bx	lr
 800477c:	2000011c 	.word	0x2000011c

08004780 <USBD_CDC_DataOut>:
{
 8004780:	b538      	push	{r3, r4, r5, lr}
 8004782:	4604      	mov	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004784:	f8d0 52b8 	ldr.w	r5, [r0, #696]	; 0x2b8
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8004788:	f001 f89c 	bl	80058c4 <USBD_LL_GetRxDataSize>
 800478c:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  if (pdev->pClassData != NULL)
 8004790:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8004794:	b14b      	cbz	r3, 80047aa <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8004796:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 80047a0:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 80047a4:	4798      	blx	r3
    return USBD_OK;
 80047a6:	2000      	movs	r0, #0
}
 80047a8:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 80047aa:	2002      	movs	r0, #2
 80047ac:	e7fc      	b.n	80047a8 <USBD_CDC_DataOut+0x28>

080047ae <USBD_CDC_DataIn>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80047ae:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  if (pdev->pClassData != NULL)
 80047b2:	b312      	cbz	r2, 80047fa <USBD_CDC_DataIn+0x4c>
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80047b4:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 80047b8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80047bc:	69db      	ldr	r3, [r3, #28]
 80047be:	b1f3      	cbz	r3, 80047fe <USBD_CDC_DataIn+0x50>
{
 80047c0:	b510      	push	{r4, lr}
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80047c2:	f8d0 42c0 	ldr.w	r4, [r0, #704]	; 0x2c0
 80047c6:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 80047ca:	eb04 04cc 	add.w	r4, r4, ip, lsl #3
 80047ce:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 80047d0:	fbb3 fcf4 	udiv	ip, r3, r4
 80047d4:	fb04 331c 	mls	r3, r4, ip, r3
 80047d8:	b11b      	cbz	r3, 80047e2 <USBD_CDC_DataIn+0x34>
      hcdc->TxState = 0U;
 80047da:	2000      	movs	r0, #0
 80047dc:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
}
 80047e0:	bd10      	pop	{r4, pc}
      pdev->ep_in[epnum].total_length = 0U;
 80047e2:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 80047e6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80047ea:	2400      	movs	r4, #0
 80047ec:	61dc      	str	r4, [r3, #28]
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80047ee:	4623      	mov	r3, r4
 80047f0:	4622      	mov	r2, r4
 80047f2:	f001 f857 	bl	80058a4 <USBD_LL_Transmit>
    return USBD_OK;
 80047f6:	4620      	mov	r0, r4
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80047f8:	e7f2      	b.n	80047e0 <USBD_CDC_DataIn+0x32>
    return USBD_FAIL;
 80047fa:	2002      	movs	r0, #2
 80047fc:	4770      	bx	lr
      hcdc->TxState = 0U;
 80047fe:	2000      	movs	r0, #0
 8004800:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
}
 8004804:	4770      	bx	lr

08004806 <USBD_CDC_Setup>:
{
 8004806:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004808:	b083      	sub	sp, #12
 800480a:	4606      	mov	r6, r0
 800480c:	460c      	mov	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800480e:	f8d0 72b8 	ldr.w	r7, [r0, #696]	; 0x2b8
  uint8_t ifalt = 0U;
 8004812:	2300      	movs	r3, #0
 8004814:	f88d 3007 	strb.w	r3, [sp, #7]
  uint16_t status_info = 0U;
 8004818:	f8ad 3004 	strh.w	r3, [sp, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800481c:	780b      	ldrb	r3, [r1, #0]
 800481e:	f013 0560 	ands.w	r5, r3, #96	; 0x60
 8004822:	d027      	beq.n	8004874 <USBD_CDC_Setup+0x6e>
 8004824:	2d20      	cmp	r5, #32
 8004826:	d153      	bne.n	80048d0 <USBD_CDC_Setup+0xca>
      if (req->wLength)
 8004828:	88ca      	ldrh	r2, [r1, #6]
 800482a:	b1da      	cbz	r2, 8004864 <USBD_CDC_Setup+0x5e>
        if (req->bmRequest & 0x80U)
 800482c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004830:	d00c      	beq.n	800484c <USBD_CDC_Setup+0x46>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004832:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	4639      	mov	r1, r7
 800483a:	7860      	ldrb	r0, [r4, #1]
 800483c:	4798      	blx	r3
          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800483e:	88e2      	ldrh	r2, [r4, #6]
 8004840:	4639      	mov	r1, r7
 8004842:	4630      	mov	r0, r6
 8004844:	f000 fd64 	bl	8005310 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 8004848:	2500      	movs	r5, #0
 800484a:	e044      	b.n	80048d6 <USBD_CDC_Setup+0xd0>
          hcdc->CmdOpCode = req->bRequest;
 800484c:	784b      	ldrb	r3, [r1, #1]
 800484e:	f887 3200 	strb.w	r3, [r7, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8004852:	88cb      	ldrh	r3, [r1, #6]
 8004854:	f887 3201 	strb.w	r3, [r7, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8004858:	88ca      	ldrh	r2, [r1, #6]
 800485a:	4639      	mov	r1, r7
 800485c:	f000 fd6d 	bl	800533a <USBD_CtlPrepareRx>
  uint8_t ret = USBD_OK;
 8004860:	2500      	movs	r5, #0
 8004862:	e038      	b.n	80048d6 <USBD_CDC_Setup+0xd0>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004864:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	2200      	movs	r2, #0
 800486c:	7848      	ldrb	r0, [r1, #1]
 800486e:	4798      	blx	r3
  uint8_t ret = USBD_OK;
 8004870:	2500      	movs	r5, #0
 8004872:	e030      	b.n	80048d6 <USBD_CDC_Setup+0xd0>
      switch (req->bRequest)
 8004874:	784f      	ldrb	r7, [r1, #1]
 8004876:	2f0a      	cmp	r7, #10
 8004878:	d014      	beq.n	80048a4 <USBD_CDC_Setup+0x9e>
 800487a:	2f0b      	cmp	r7, #11
 800487c:	d020      	beq.n	80048c0 <USBD_CDC_Setup+0xba>
 800487e:	b11f      	cbz	r7, 8004888 <USBD_CDC_Setup+0x82>
          USBD_CtlError(pdev, req);
 8004880:	f000 fa58 	bl	8004d34 <USBD_CtlError>
          ret = USBD_FAIL;
 8004884:	2502      	movs	r5, #2
          break;
 8004886:	e026      	b.n	80048d6 <USBD_CDC_Setup+0xd0>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004888:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800488c:	2b03      	cmp	r3, #3
 800488e:	d003      	beq.n	8004898 <USBD_CDC_Setup+0x92>
            USBD_CtlError(pdev, req);
 8004890:	f000 fa50 	bl	8004d34 <USBD_CtlError>
            ret = USBD_FAIL;
 8004894:	2502      	movs	r5, #2
 8004896:	e01e      	b.n	80048d6 <USBD_CDC_Setup+0xd0>
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8004898:	2202      	movs	r2, #2
 800489a:	a901      	add	r1, sp, #4
 800489c:	f000 fd38 	bl	8005310 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 80048a0:	463d      	mov	r5, r7
 80048a2:	e018      	b.n	80048d6 <USBD_CDC_Setup+0xd0>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80048a4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80048a8:	2b03      	cmp	r3, #3
 80048aa:	d003      	beq.n	80048b4 <USBD_CDC_Setup+0xae>
            USBD_CtlError(pdev, req);
 80048ac:	f000 fa42 	bl	8004d34 <USBD_CtlError>
            ret = USBD_FAIL;
 80048b0:	2502      	movs	r5, #2
 80048b2:	e010      	b.n	80048d6 <USBD_CDC_Setup+0xd0>
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80048b4:	2201      	movs	r2, #1
 80048b6:	f10d 0107 	add.w	r1, sp, #7
 80048ba:	f000 fd29 	bl	8005310 <USBD_CtlSendData>
 80048be:	e00a      	b.n	80048d6 <USBD_CDC_Setup+0xd0>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80048c0:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80048c4:	2b03      	cmp	r3, #3
 80048c6:	d006      	beq.n	80048d6 <USBD_CDC_Setup+0xd0>
            USBD_CtlError(pdev, req);
 80048c8:	f000 fa34 	bl	8004d34 <USBD_CtlError>
            ret = USBD_FAIL;
 80048cc:	2502      	movs	r5, #2
 80048ce:	e002      	b.n	80048d6 <USBD_CDC_Setup+0xd0>
      USBD_CtlError(pdev, req);
 80048d0:	f000 fa30 	bl	8004d34 <USBD_CtlError>
      ret = USBD_FAIL;
 80048d4:	2502      	movs	r5, #2
}
 80048d6:	4628      	mov	r0, r5
 80048d8:	b003      	add	sp, #12
 80048da:	bdf0      	pop	{r4, r5, r6, r7, pc}

080048dc <USBD_CDC_DeInit>:
{
 80048dc:	b538      	push	{r3, r4, r5, lr}
 80048de:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80048e0:	2181      	movs	r1, #129	; 0x81
 80048e2:	f000 ffa8 	bl	8005836 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80048e6:	2500      	movs	r5, #0
 80048e8:	62e5      	str	r5, [r4, #44]	; 0x2c
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80048ea:	2101      	movs	r1, #1
 80048ec:	4620      	mov	r0, r4
 80048ee:	f000 ffa2 	bl	8005836 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80048f2:	f8c4 516c 	str.w	r5, [r4, #364]	; 0x16c
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80048f6:	2182      	movs	r1, #130	; 0x82
 80048f8:	4620      	mov	r0, r4
 80048fa:	f000 ff9c 	bl	8005836 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80048fe:	6425      	str	r5, [r4, #64]	; 0x40
  if (pdev->pClassData != NULL)
 8004900:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8004904:	b14b      	cbz	r3, 800491a <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8004906:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800490e:	f8d4 02b8 	ldr.w	r0, [r4, #696]	; 0x2b8
 8004912:	f000 ffe1 	bl	80058d8 <USBD_static_free>
    pdev->pClassData = NULL;
 8004916:	f8c4 52b8 	str.w	r5, [r4, #696]	; 0x2b8
}
 800491a:	2000      	movs	r0, #0
 800491c:	bd38      	pop	{r3, r4, r5, pc}

0800491e <USBD_CDC_Init>:
{
 800491e:	b570      	push	{r4, r5, r6, lr}
 8004920:	4604      	mov	r4, r0
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004922:	7c03      	ldrb	r3, [r0, #16]
 8004924:	bbab      	cbnz	r3, 8004992 <USBD_CDC_Init+0x74>
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8004926:	f44f 7300 	mov.w	r3, #512	; 0x200
 800492a:	2202      	movs	r2, #2
 800492c:	2181      	movs	r1, #129	; 0x81
 800492e:	f000 ff77 	bl	8005820 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8004932:	2501      	movs	r5, #1
 8004934:	62e5      	str	r5, [r4, #44]	; 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8004936:	f44f 7300 	mov.w	r3, #512	; 0x200
 800493a:	2202      	movs	r2, #2
 800493c:	4629      	mov	r1, r5
 800493e:	4620      	mov	r0, r4
 8004940:	f000 ff6e 	bl	8005820 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8004944:	f8c4 516c 	str.w	r5, [r4, #364]	; 0x16c
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8004948:	2308      	movs	r3, #8
 800494a:	2203      	movs	r2, #3
 800494c:	2182      	movs	r1, #130	; 0x82
 800494e:	4620      	mov	r0, r4
 8004950:	f000 ff66 	bl	8005820 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8004954:	2301      	movs	r3, #1
 8004956:	6423      	str	r3, [r4, #64]	; 0x40
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8004958:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800495c:	f000 ffb8 	bl	80058d0 <USBD_static_malloc>
 8004960:	4605      	mov	r5, r0
 8004962:	f8c4 02b8 	str.w	r0, [r4, #696]	; 0x2b8
  if (pdev->pClassData == NULL)
 8004966:	b368      	cbz	r0, 80049c4 <USBD_CDC_Init+0xa6>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8004968:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4798      	blx	r3
    hcdc->TxState = 0U;
 8004970:	2300      	movs	r3, #0
 8004972:	f8c5 3214 	str.w	r3, [r5, #532]	; 0x214
    hcdc->RxState = 0U;
 8004976:	f8c5 3218 	str.w	r3, [r5, #536]	; 0x218
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800497a:	7c26      	ldrb	r6, [r4, #16]
 800497c:	b9ce      	cbnz	r6, 80049b2 <USBD_CDC_Init+0x94>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800497e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004982:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 8004986:	2101      	movs	r1, #1
 8004988:	4620      	mov	r0, r4
 800498a:	f000 ff93 	bl	80058b4 <USBD_LL_PrepareReceive>
}
 800498e:	4630      	mov	r0, r6
 8004990:	bd70      	pop	{r4, r5, r6, pc}
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8004992:	2340      	movs	r3, #64	; 0x40
 8004994:	2202      	movs	r2, #2
 8004996:	2181      	movs	r1, #129	; 0x81
 8004998:	f000 ff42 	bl	8005820 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800499c:	2501      	movs	r5, #1
 800499e:	62e5      	str	r5, [r4, #44]	; 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80049a0:	2340      	movs	r3, #64	; 0x40
 80049a2:	2202      	movs	r2, #2
 80049a4:	4629      	mov	r1, r5
 80049a6:	4620      	mov	r0, r4
 80049a8:	f000 ff3a 	bl	8005820 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80049ac:	f8c4 516c 	str.w	r5, [r4, #364]	; 0x16c
 80049b0:	e7ca      	b.n	8004948 <USBD_CDC_Init+0x2a>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80049b2:	2340      	movs	r3, #64	; 0x40
 80049b4:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 80049b8:	2101      	movs	r1, #1
 80049ba:	4620      	mov	r0, r4
 80049bc:	f000 ff7a 	bl	80058b4 <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 80049c0:	2600      	movs	r6, #0
 80049c2:	e7e4      	b.n	800498e <USBD_CDC_Init+0x70>
    ret = 1U;
 80049c4:	2601      	movs	r6, #1
 80049c6:	e7e2      	b.n	800498e <USBD_CDC_Init+0x70>

080049c8 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;

  if (fops != NULL)
 80049c8:	b119      	cbz	r1, 80049d2 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData = fops;
 80049ca:	f8c0 12bc 	str.w	r1, [r0, #700]	; 0x2bc
    ret = USBD_OK;
 80049ce:	2000      	movs	r0, #0
 80049d0:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 80049d2:	2002      	movs	r0, #2
  }

  return ret;
}
 80049d4:	4770      	bx	lr

080049d6 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80049d6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8

  hcdc->TxBuffer = pbuff;
 80049da:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80049de:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
}
 80049e2:	2000      	movs	r0, #0
 80049e4:	4770      	bx	lr

080049e6 <USBD_CDC_SetRxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80049e6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8

  hcdc->RxBuffer = pbuff;
 80049ea:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204

  return USBD_OK;
}
 80049ee:	2000      	movs	r0, #0
 80049f0:	4770      	bx	lr

080049f2 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80049f2:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8

  if (pdev->pClassData != NULL)
 80049f6:	b1a2      	cbz	r2, 8004a22 <USBD_CDC_TransmitPacket+0x30>
{
 80049f8:	b508      	push	{r3, lr}
  {
    if (hcdc->TxState == 0U)
 80049fa:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 80049fe:	b10b      	cbz	r3, 8004a04 <USBD_CDC_TransmitPacket+0x12>

      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 8004a00:	2001      	movs	r0, #1
  }
  else
  {
    return USBD_FAIL;
  }
}
 8004a02:	bd08      	pop	{r3, pc}
      hcdc->TxState = 1U;
 8004a04:	2301      	movs	r3, #1
 8004a06:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8004a0a:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
 8004a0e:	6303      	str	r3, [r0, #48]	; 0x30
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8004a10:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 8004a14:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 8004a18:	2181      	movs	r1, #129	; 0x81
 8004a1a:	f000 ff43 	bl	80058a4 <USBD_LL_Transmit>
      return USBD_OK;
 8004a1e:	2000      	movs	r0, #0
 8004a20:	e7ef      	b.n	8004a02 <USBD_CDC_TransmitPacket+0x10>
    return USBD_FAIL;
 8004a22:	2002      	movs	r0, #2
}
 8004a24:	4770      	bx	lr

08004a26 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8004a26:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8004a28:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8004a2c:	b192      	cbz	r2, 8004a54 <USBD_CDC_ReceivePacket+0x2e>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004a2e:	7c04      	ldrb	r4, [r0, #16]
 8004a30:	b944      	cbnz	r4, 8004a44 <USBD_CDC_ReceivePacket+0x1e>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004a32:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a36:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8004a3a:	2101      	movs	r1, #1
 8004a3c:	f000 ff3a 	bl	80058b4 <USBD_LL_PrepareReceive>
  }
  else
  {
    return USBD_FAIL;
  }
}
 8004a40:	4620      	mov	r0, r4
 8004a42:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 8004a44:	2340      	movs	r3, #64	; 0x40
 8004a46:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8004a4a:	2101      	movs	r1, #1
 8004a4c:	f000 ff32 	bl	80058b4 <USBD_LL_PrepareReceive>
    return USBD_OK;
 8004a50:	2400      	movs	r4, #0
 8004a52:	e7f5      	b.n	8004a40 <USBD_CDC_ReceivePacket+0x1a>
    return USBD_FAIL;
 8004a54:	2402      	movs	r4, #2
 8004a56:	e7f3      	b.n	8004a40 <USBD_CDC_ReceivePacket+0x1a>

08004a58 <USBD_Init>:
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8004a58:	b198      	cbz	r0, 8004a82 <USBD_Init+0x2a>
{
 8004a5a:	b508      	push	{r3, lr}
 8004a5c:	4603      	mov	r3, r0
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8004a5e:	f8d0 02b4 	ldr.w	r0, [r0, #692]	; 0x2b4
 8004a62:	b110      	cbz	r0, 8004a6a <USBD_Init+0x12>
  {
    pdev->pClass = NULL;
 8004a64:	2000      	movs	r0, #0
 8004a66:	f8c3 02b4 	str.w	r0, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8004a6a:	b109      	cbz	r1, 8004a70 <USBD_Init+0x18>
  {
    pdev->pDesc = pdesc;
 8004a6c:	f8c3 12b0 	str.w	r1, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004a70:	2101      	movs	r1, #1
 8004a72:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->id = id;
 8004a76:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f000 fe87 	bl	800578c <USBD_LL_Init>

  return USBD_OK;
 8004a7e:	2000      	movs	r0, #0
}
 8004a80:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8004a82:	2002      	movs	r0, #2
}
 8004a84:	4770      	bx	lr

08004a86 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef status = USBD_OK;
  if (pclass != NULL)
 8004a86:	b119      	cbz	r1, 8004a90 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8004a88:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
    status = USBD_OK;
 8004a8c:	2000      	movs	r0, #0
 8004a8e:	4770      	bx	lr
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8004a90:	2002      	movs	r0, #2
  }

  return status;
}
 8004a92:	4770      	bx	lr

08004a94 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8004a94:	b508      	push	{r3, lr}
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8004a96:	f000 febb 	bl	8005810 <USBD_LL_Start>

  return USBD_OK;
}
 8004a9a:	2000      	movs	r0, #0
 8004a9c:	bd08      	pop	{r3, pc}

08004a9e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8004a9e:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8004aa0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004aa4:	b12b      	cbz	r3, 8004ab2 <USBD_SetClassConfig+0x14>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_FAIL;
 8004aaa:	2800      	cmp	r0, #0
 8004aac:	bf18      	it	ne
 8004aae:	2002      	movne	r0, #2
      ret = USBD_OK;
    }
  }

  return ret;
}
 8004ab0:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 8004ab2:	2002      	movs	r0, #2
 8004ab4:	e7fc      	b.n	8004ab0 <USBD_SetClassConfig+0x12>

08004ab6 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8004ab6:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8004ab8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	4798      	blx	r3

  return USBD_OK;
}
 8004ac0:	2000      	movs	r0, #0
 8004ac2:	bd08      	pop	{r3, pc}

08004ac4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8004ac4:	b538      	push	{r3, r4, r5, lr}
 8004ac6:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8004ac8:	f500 752a 	add.w	r5, r0, #680	; 0x2a8
 8004acc:	4628      	mov	r0, r5
 8004ace:	f000 f91d 	bl	8004d0c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8004ad8:	f8b4 32ae 	ldrh.w	r3, [r4, #686]	; 0x2ae
 8004adc:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8004ae0:	f894 12a8 	ldrb.w	r1, [r4, #680]	; 0x2a8
 8004ae4:	f001 031f 	and.w	r3, r1, #31
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d00e      	beq.n	8004b0a <USBD_LL_SetupStage+0x46>
 8004aec:	2b02      	cmp	r3, #2
 8004aee:	d011      	beq.n	8004b14 <USBD_LL_SetupStage+0x50>
 8004af0:	b12b      	cbz	r3, 8004afe <USBD_LL_SetupStage+0x3a>
    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8004af2:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8004af6:	4620      	mov	r0, r4
 8004af8:	f000 fea5 	bl	8005846 <USBD_LL_StallEP>
      break;
 8004afc:	e003      	b.n	8004b06 <USBD_LL_SetupStage+0x42>
      USBD_StdDevReq(pdev, &pdev->request);
 8004afe:	4629      	mov	r1, r5
 8004b00:	4620      	mov	r0, r4
 8004b02:	f000 f921 	bl	8004d48 <USBD_StdDevReq>
  }

  return USBD_OK;
}
 8004b06:	2000      	movs	r0, #0
 8004b08:	bd38      	pop	{r3, r4, r5, pc}
      USBD_StdItfReq(pdev, &pdev->request);
 8004b0a:	4629      	mov	r1, r5
 8004b0c:	4620      	mov	r0, r4
 8004b0e:	f000 fad5 	bl	80050bc <USBD_StdItfReq>
      break;
 8004b12:	e7f8      	b.n	8004b06 <USBD_LL_SetupStage+0x42>
      USBD_StdEPReq(pdev, &pdev->request);
 8004b14:	4629      	mov	r1, r5
 8004b16:	4620      	mov	r0, r4
 8004b18:	f000 fb00 	bl	800511c <USBD_StdEPReq>
      break;
 8004b1c:	e7f3      	b.n	8004b06 <USBD_LL_SetupStage+0x42>

08004b1e <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8004b1e:	b538      	push	{r3, r4, r5, lr}
 8004b20:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8004b22:	460d      	mov	r5, r1
 8004b24:	bb81      	cbnz	r1, 8004b88 <USBD_LL_DataOutStage+0x6a>
 8004b26:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8004b28:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8004b2c:	2a03      	cmp	r2, #3
 8004b2e:	d003      	beq.n	8004b38 <USBD_LL_DataOutStage+0x1a>
        USBD_CtlSendStatus(pdev);
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8004b30:	2a05      	cmp	r2, #5
 8004b32:	d022      	beq.n	8004b7a <USBD_LL_DataOutStage+0x5c>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8004b34:	4608      	mov	r0, r1
 8004b36:	e031      	b.n	8004b9c <USBD_LL_DataOutStage+0x7e>
      if (pep->rem_length > pep->maxpacket)
 8004b38:	f8d0 1160 	ldr.w	r1, [r0, #352]	; 0x160
 8004b3c:	f8d0 2164 	ldr.w	r2, [r0, #356]	; 0x164
 8004b40:	4291      	cmp	r1, r2
 8004b42:	d90b      	bls.n	8004b5c <USBD_LL_DataOutStage+0x3e>
        pep->rem_length -= pep->maxpacket;
 8004b44:	1a89      	subs	r1, r1, r2
 8004b46:	f8c0 1160 	str.w	r1, [r0, #352]	; 0x160
        USBD_CtlContinueRx(pdev, pdata,
 8004b4a:	428a      	cmp	r2, r1
 8004b4c:	bf8c      	ite	hi
 8004b4e:	b28a      	uxthhi	r2, r1
 8004b50:	b292      	uxthls	r2, r2
 8004b52:	4619      	mov	r1, r3
 8004b54:	f000 fc00 	bl	8005358 <USBD_CtlContinueRx>
  return USBD_OK;
 8004b58:	4628      	mov	r0, r5
 8004b5a:	e01f      	b.n	8004b9c <USBD_LL_DataOutStage+0x7e>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8004b5c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	b11b      	cbz	r3, 8004b6c <USBD_LL_DataOutStage+0x4e>
 8004b64:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8004b68:	2a03      	cmp	r2, #3
 8004b6a:	d004      	beq.n	8004b76 <USBD_LL_DataOutStage+0x58>
        USBD_CtlSendStatus(pdev);
 8004b6c:	4620      	mov	r0, r4
 8004b6e:	f000 fbfb 	bl	8005368 <USBD_CtlSendStatus>
  return USBD_OK;
 8004b72:	4628      	mov	r0, r5
 8004b74:	e012      	b.n	8004b9c <USBD_LL_DataOutStage+0x7e>
          pdev->pClass->EP0_RxReady(pdev);
 8004b76:	4798      	blx	r3
 8004b78:	e7f8      	b.n	8004b6c <USBD_LL_DataOutStage+0x4e>
        pdev->ep0_state = USBD_EP0_IDLE;
 8004b7a:	2100      	movs	r1, #0
 8004b7c:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8004b80:	f000 fe61 	bl	8005846 <USBD_LL_StallEP>
  return USBD_OK;
 8004b84:	4628      	mov	r0, r5
 8004b86:	e009      	b.n	8004b9c <USBD_LL_DataOutStage+0x7e>
  else if ((pdev->pClass->DataOut != NULL) &&
 8004b88:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004b8c:	699b      	ldr	r3, [r3, #24]
 8004b8e:	b133      	cbz	r3, 8004b9e <USBD_LL_DataOutStage+0x80>
 8004b90:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8004b94:	2a03      	cmp	r2, #3
 8004b96:	d104      	bne.n	8004ba2 <USBD_LL_DataOutStage+0x84>
    pdev->pClass->DataOut(pdev, epnum);
 8004b98:	4798      	blx	r3
  return USBD_OK;
 8004b9a:	2000      	movs	r0, #0
}
 8004b9c:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 8004b9e:	2002      	movs	r0, #2
 8004ba0:	e7fc      	b.n	8004b9c <USBD_LL_DataOutStage+0x7e>
 8004ba2:	2002      	movs	r0, #2
 8004ba4:	e7fa      	b.n	8004b9c <USBD_LL_DataOutStage+0x7e>

08004ba6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8004ba6:	b538      	push	{r3, r4, r5, lr}
 8004ba8:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8004baa:	460d      	mov	r5, r1
 8004bac:	2900      	cmp	r1, #0
 8004bae:	d152      	bne.n	8004c56 <USBD_LL_DataInStage+0xb0>
 8004bb0:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8004bb2:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8004bb6:	2a02      	cmp	r2, #2
 8004bb8:	d00b      	beq.n	8004bd2 <USBD_LL_DataInStage+0x2c>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8004bba:	f032 0304 	bics.w	r3, r2, #4
 8004bbe:	d102      	bne.n	8004bc6 <USBD_LL_DataInStage+0x20>
          (pdev->ep0_state == USBD_EP0_IDLE))
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8004bc0:	2180      	movs	r1, #128	; 0x80
 8004bc2:	f000 fe40 	bl	8005846 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8004bc6:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d03e      	beq.n	8004c4c <USBD_LL_DataInStage+0xa6>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8004bce:	4628      	mov	r0, r5
}
 8004bd0:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8004bd2:	6a01      	ldr	r1, [r0, #32]
 8004bd4:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8004bd6:	4291      	cmp	r1, r2
 8004bd8:	d81b      	bhi.n	8004c12 <USBD_LL_DataInStage+0x6c>
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8004bda:	69c1      	ldr	r1, [r0, #28]
 8004bdc:	fbb1 f3f2 	udiv	r3, r1, r2
 8004be0:	fb02 1313 	mls	r3, r2, r3, r1
 8004be4:	b92b      	cbnz	r3, 8004bf2 <USBD_LL_DataInStage+0x4c>
 8004be6:	428a      	cmp	r2, r1
 8004be8:	d803      	bhi.n	8004bf2 <USBD_LL_DataInStage+0x4c>
            (pep->total_length >= pep->maxpacket) &&
 8004bea:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 8004bee:	4299      	cmp	r1, r3
 8004bf0:	d31c      	bcc.n	8004c2c <USBD_LL_DataInStage+0x86>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8004bf2:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	b11b      	cbz	r3, 8004c02 <USBD_LL_DataInStage+0x5c>
 8004bfa:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 8004bfe:	2a03      	cmp	r2, #3
 8004c00:	d021      	beq.n	8004c46 <USBD_LL_DataInStage+0xa0>
          USBD_LL_StallEP(pdev, 0x80U);
 8004c02:	2180      	movs	r1, #128	; 0x80
 8004c04:	4620      	mov	r0, r4
 8004c06:	f000 fe1e 	bl	8005846 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8004c0a:	4620      	mov	r0, r4
 8004c0c:	f000 fbb7 	bl	800537e <USBD_CtlReceiveStatus>
 8004c10:	e7d9      	b.n	8004bc6 <USBD_LL_DataInStage+0x20>
        pep->rem_length -= pep->maxpacket;
 8004c12:	1a8a      	subs	r2, r1, r2
 8004c14:	6202      	str	r2, [r0, #32]
        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8004c16:	b292      	uxth	r2, r2
 8004c18:	4619      	mov	r1, r3
 8004c1a:	f000 fb86 	bl	800532a <USBD_CtlContinueSendData>
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8004c1e:	2300      	movs	r3, #0
 8004c20:	461a      	mov	r2, r3
 8004c22:	4619      	mov	r1, r3
 8004c24:	4620      	mov	r0, r4
 8004c26:	f000 fe45 	bl	80058b4 <USBD_LL_PrepareReceive>
 8004c2a:	e7cc      	b.n	8004bc6 <USBD_LL_DataInStage+0x20>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	4611      	mov	r1, r2
 8004c30:	f000 fb7b 	bl	800532a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8004c34:	2100      	movs	r1, #0
 8004c36:	f8c4 1298 	str.w	r1, [r4, #664]	; 0x298
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8004c3a:	460b      	mov	r3, r1
 8004c3c:	460a      	mov	r2, r1
 8004c3e:	4620      	mov	r0, r4
 8004c40:	f000 fe38 	bl	80058b4 <USBD_LL_PrepareReceive>
 8004c44:	e7bf      	b.n	8004bc6 <USBD_LL_DataInStage+0x20>
            pdev->pClass->EP0_TxSent(pdev);
 8004c46:	4620      	mov	r0, r4
 8004c48:	4798      	blx	r3
 8004c4a:	e7da      	b.n	8004c02 <USBD_LL_DataInStage+0x5c>
      pdev->dev_test_mode = 0U;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
  return USBD_OK;
 8004c52:	4628      	mov	r0, r5
 8004c54:	e7bc      	b.n	8004bd0 <USBD_LL_DataInStage+0x2a>
  else if ((pdev->pClass->DataIn != NULL) &&
 8004c56:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	b133      	cbz	r3, 8004c6c <USBD_LL_DataInStage+0xc6>
 8004c5e:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8004c62:	2a03      	cmp	r2, #3
 8004c64:	d104      	bne.n	8004c70 <USBD_LL_DataInStage+0xca>
    pdev->pClass->DataIn(pdev, epnum);
 8004c66:	4798      	blx	r3
  return USBD_OK;
 8004c68:	2000      	movs	r0, #0
    pdev->pClass->DataIn(pdev, epnum);
 8004c6a:	e7b1      	b.n	8004bd0 <USBD_LL_DataInStage+0x2a>
    return USBD_FAIL;
 8004c6c:	2002      	movs	r0, #2
 8004c6e:	e7af      	b.n	8004bd0 <USBD_LL_DataInStage+0x2a>
 8004c70:	2002      	movs	r0, #2
 8004c72:	e7ad      	b.n	8004bd0 <USBD_LL_DataInStage+0x2a>

08004c74 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8004c74:	b570      	push	{r4, r5, r6, lr}
 8004c76:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004c78:	2340      	movs	r3, #64	; 0x40
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	4611      	mov	r1, r2
 8004c7e:	f000 fdcf 	bl	8005820 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8004c82:	2501      	movs	r5, #1
 8004c84:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8004c88:	2640      	movs	r6, #64	; 0x40
 8004c8a:	f8c4 6164 	str.w	r6, [r4, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004c8e:	4633      	mov	r3, r6
 8004c90:	2200      	movs	r2, #0
 8004c92:	2180      	movs	r1, #128	; 0x80
 8004c94:	4620      	mov	r0, r4
 8004c96:	f000 fdc3 	bl	8005820 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8004c9a:	61a5      	str	r5, [r4, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8004c9c:	6266      	str	r6, [r4, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004c9e:	f884 529c 	strb.w	r5, [r4, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294
  pdev->dev_config = 0U;
 8004ca8:	6063      	str	r3, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 8004caa:	f8c4 32a4 	str.w	r3, [r4, #676]	; 0x2a4

  if (pdev->pClassData)
 8004cae:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8004cb2:	b12b      	cbz	r3, 8004cc0 <USBD_LL_Reset+0x4c>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8004cb4:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	2100      	movs	r1, #0
 8004cbc:	4620      	mov	r0, r4
 8004cbe:	4798      	blx	r3
  }

  return USBD_OK;
}
 8004cc0:	2000      	movs	r0, #0
 8004cc2:	bd70      	pop	{r4, r5, r6, pc}

08004cc4 <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8004cc4:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8004cc6:	2000      	movs	r0, #0
 8004cc8:	4770      	bx	lr

08004cca <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8004cca:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004cce:	f880 329d 	strb.w	r3, [r0, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8004cd2:	2304      	movs	r3, #4
 8004cd4:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  return USBD_OK;
}
 8004cd8:	2000      	movs	r0, #0
 8004cda:	4770      	bx	lr

08004cdc <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8004cdc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004ce0:	2b04      	cmp	r3, #4
  {
    pdev->dev_state = pdev->dev_old_state;
 8004ce2:	bf04      	itt	eq
 8004ce4:	f890 329d 	ldrbeq.w	r3, [r0, #669]	; 0x29d
 8004ce8:	f880 329c 	strbeq.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 8004cec:	2000      	movs	r0, #0
 8004cee:	4770      	bx	lr

08004cf0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8004cf0:	b508      	push	{r3, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004cf2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004cf6:	2b03      	cmp	r3, #3
 8004cf8:	d001      	beq.n	8004cfe <USBD_LL_SOF+0xe>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 8004cfa:	2000      	movs	r0, #0
 8004cfc:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 8004cfe:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004d02:	69db      	ldr	r3, [r3, #28]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d0f8      	beq.n	8004cfa <USBD_LL_SOF+0xa>
      pdev->pClass->SOF(pdev);
 8004d08:	4798      	blx	r3
 8004d0a:	e7f6      	b.n	8004cfa <USBD_LL_SOF+0xa>

08004d0c <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
  req->bmRequest = *(uint8_t *)(pdata);
 8004d0c:	780b      	ldrb	r3, [r1, #0]
 8004d0e:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8004d10:	784b      	ldrb	r3, [r1, #1]
 8004d12:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8004d14:	78ca      	ldrb	r2, [r1, #3]
 8004d16:	788b      	ldrb	r3, [r1, #2]
 8004d18:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004d1c:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8004d1e:	794a      	ldrb	r2, [r1, #5]
 8004d20:	790b      	ldrb	r3, [r1, #4]
 8004d22:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004d26:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8004d28:	79ca      	ldrb	r2, [r1, #7]
 8004d2a:	798b      	ldrb	r3, [r1, #6]
 8004d2c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004d30:	80c3      	strh	r3, [r0, #6]

}
 8004d32:	4770      	bx	lr

08004d34 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8004d34:	b510      	push	{r4, lr}
 8004d36:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev, 0x80U);
 8004d38:	2180      	movs	r1, #128	; 0x80
 8004d3a:	f000 fd84 	bl	8005846 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8004d3e:	2100      	movs	r1, #0
 8004d40:	4620      	mov	r0, r4
 8004d42:	f000 fd80 	bl	8005846 <USBD_LL_StallEP>
}
 8004d46:	bd10      	pop	{r4, pc}

08004d48 <USBD_StdDevReq>:
{
 8004d48:	b530      	push	{r4, r5, lr}
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	4605      	mov	r5, r0
 8004d4e:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004d50:	780b      	ldrb	r3, [r1, #0]
 8004d52:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004d56:	2b20      	cmp	r3, #32
 8004d58:	d005      	beq.n	8004d66 <USBD_StdDevReq+0x1e>
 8004d5a:	2b40      	cmp	r3, #64	; 0x40
 8004d5c:	d003      	beq.n	8004d66 <USBD_StdDevReq+0x1e>
 8004d5e:	b15b      	cbz	r3, 8004d78 <USBD_StdDevReq+0x30>
      USBD_CtlError(pdev, req);
 8004d60:	f7ff ffe8 	bl	8004d34 <USBD_CtlError>
      break;
 8004d64:	e005      	b.n	8004d72 <USBD_StdDevReq+0x2a>
      pdev->pClass->Setup(pdev, req);
 8004d66:	f8d5 32b4 	ldr.w	r3, [r5, #692]	; 0x2b4
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	4621      	mov	r1, r4
 8004d6e:	4628      	mov	r0, r5
 8004d70:	4798      	blx	r3
}
 8004d72:	2000      	movs	r0, #0
 8004d74:	b003      	add	sp, #12
 8004d76:	bd30      	pop	{r4, r5, pc}
      switch (req->bRequest)
 8004d78:	784b      	ldrb	r3, [r1, #1]
 8004d7a:	2b09      	cmp	r3, #9
 8004d7c:	f200 8198 	bhi.w	80050b0 <USBD_StdDevReq+0x368>
 8004d80:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004d84:	0184015f 	.word	0x0184015f
 8004d88:	017b0196 	.word	0x017b0196
 8004d8c:	00c90196 	.word	0x00c90196
 8004d90:	0196000a 	.word	0x0196000a
 8004d94:	00ee0140 	.word	0x00ee0140
  uint16_t len = 0U;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8004d9e:	884a      	ldrh	r2, [r1, #2]
 8004da0:	0a13      	lsrs	r3, r2, #8
 8004da2:	3b01      	subs	r3, #1
 8004da4:	2b06      	cmp	r3, #6
 8004da6:	f200 80a4 	bhi.w	8004ef2 <USBD_StdDevReq+0x1aa>
 8004daa:	e8df f003 	tbb	[pc, r3]
 8004dae:	1804      	.short	0x1804
 8004db0:	86a2a22c 	.word	0x86a2a22c
 8004db4:	93          	.byte	0x93
 8004db5:	00          	.byte	0x00
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8004db6:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f10d 0106 	add.w	r1, sp, #6
 8004dc0:	7c00      	ldrb	r0, [r0, #16]
 8004dc2:	4798      	blx	r3
    if ((len != 0U) && (req->wLength != 0U))
 8004dc4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8004dc8:	2a00      	cmp	r2, #0
 8004dca:	f000 809f 	beq.w	8004f0c <USBD_StdDevReq+0x1c4>
 8004dce:	88e3      	ldrh	r3, [r4, #6]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	f040 8092 	bne.w	8004efa <USBD_StdDevReq+0x1b2>
      (void)USBD_CtlSendStatus(pdev);
 8004dd6:	4628      	mov	r0, r5
 8004dd8:	f000 fac6 	bl	8005368 <USBD_CtlSendStatus>
 8004ddc:	e7c9      	b.n	8004d72 <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004dde:	7c03      	ldrb	r3, [r0, #16]
 8004de0:	b943      	cbnz	r3, 8004df4 <USBD_StdDevReq+0xac>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8004de2:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de8:	f10d 0006 	add.w	r0, sp, #6
 8004dec:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8004dee:	2302      	movs	r3, #2
 8004df0:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8004df2:	e7e7      	b.n	8004dc4 <USBD_StdDevReq+0x7c>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8004df4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dfa:	f10d 0006 	add.w	r0, sp, #6
 8004dfe:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8004e00:	2302      	movs	r3, #2
 8004e02:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8004e04:	e7de      	b.n	8004dc4 <USBD_StdDevReq+0x7c>
      switch ((uint8_t)(req->wValue))
 8004e06:	b2d2      	uxtb	r2, r2
 8004e08:	2a05      	cmp	r2, #5
 8004e0a:	d852      	bhi.n	8004eb2 <USBD_StdDevReq+0x16a>
 8004e0c:	e8df f002 	tbb	[pc, r2]
 8004e10:	2a1d1003 	.word	0x2a1d1003
 8004e14:	4437      	.short	0x4437
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8004e16:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	b123      	cbz	r3, 8004e28 <USBD_StdDevReq+0xe0>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8004e1e:	f10d 0106 	add.w	r1, sp, #6
 8004e22:	7c00      	ldrb	r0, [r0, #16]
 8004e24:	4798      	blx	r3
  if (err != 0U)
 8004e26:	e7cd      	b.n	8004dc4 <USBD_StdDevReq+0x7c>
            USBD_CtlError(pdev, req);
 8004e28:	4621      	mov	r1, r4
 8004e2a:	f7ff ff83 	bl	8004d34 <USBD_CtlError>
  if (err != 0U)
 8004e2e:	e7a0      	b.n	8004d72 <USBD_StdDevReq+0x2a>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8004e30:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	b123      	cbz	r3, 8004e42 <USBD_StdDevReq+0xfa>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8004e38:	f10d 0106 	add.w	r1, sp, #6
 8004e3c:	7c00      	ldrb	r0, [r0, #16]
 8004e3e:	4798      	blx	r3
  if (err != 0U)
 8004e40:	e7c0      	b.n	8004dc4 <USBD_StdDevReq+0x7c>
            USBD_CtlError(pdev, req);
 8004e42:	4621      	mov	r1, r4
 8004e44:	f7ff ff76 	bl	8004d34 <USBD_CtlError>
  if (err != 0U)
 8004e48:	e793      	b.n	8004d72 <USBD_StdDevReq+0x2a>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8004e4a:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	b123      	cbz	r3, 8004e5c <USBD_StdDevReq+0x114>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8004e52:	f10d 0106 	add.w	r1, sp, #6
 8004e56:	7c00      	ldrb	r0, [r0, #16]
 8004e58:	4798      	blx	r3
  if (err != 0U)
 8004e5a:	e7b3      	b.n	8004dc4 <USBD_StdDevReq+0x7c>
            USBD_CtlError(pdev, req);
 8004e5c:	4621      	mov	r1, r4
 8004e5e:	f7ff ff69 	bl	8004d34 <USBD_CtlError>
  if (err != 0U)
 8004e62:	e786      	b.n	8004d72 <USBD_StdDevReq+0x2a>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8004e64:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004e68:	691b      	ldr	r3, [r3, #16]
 8004e6a:	b123      	cbz	r3, 8004e76 <USBD_StdDevReq+0x12e>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8004e6c:	f10d 0106 	add.w	r1, sp, #6
 8004e70:	7c00      	ldrb	r0, [r0, #16]
 8004e72:	4798      	blx	r3
  if (err != 0U)
 8004e74:	e7a6      	b.n	8004dc4 <USBD_StdDevReq+0x7c>
            USBD_CtlError(pdev, req);
 8004e76:	4621      	mov	r1, r4
 8004e78:	f7ff ff5c 	bl	8004d34 <USBD_CtlError>
  if (err != 0U)
 8004e7c:	e779      	b.n	8004d72 <USBD_StdDevReq+0x2a>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8004e7e:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004e82:	695b      	ldr	r3, [r3, #20]
 8004e84:	b123      	cbz	r3, 8004e90 <USBD_StdDevReq+0x148>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8004e86:	f10d 0106 	add.w	r1, sp, #6
 8004e8a:	7c00      	ldrb	r0, [r0, #16]
 8004e8c:	4798      	blx	r3
  if (err != 0U)
 8004e8e:	e799      	b.n	8004dc4 <USBD_StdDevReq+0x7c>
            USBD_CtlError(pdev, req);
 8004e90:	4621      	mov	r1, r4
 8004e92:	f7ff ff4f 	bl	8004d34 <USBD_CtlError>
  if (err != 0U)
 8004e96:	e76c      	b.n	8004d72 <USBD_StdDevReq+0x2a>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8004e98:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004e9c:	699b      	ldr	r3, [r3, #24]
 8004e9e:	b123      	cbz	r3, 8004eaa <USBD_StdDevReq+0x162>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8004ea0:	f10d 0106 	add.w	r1, sp, #6
 8004ea4:	7c00      	ldrb	r0, [r0, #16]
 8004ea6:	4798      	blx	r3
  if (err != 0U)
 8004ea8:	e78c      	b.n	8004dc4 <USBD_StdDevReq+0x7c>
            USBD_CtlError(pdev, req);
 8004eaa:	4621      	mov	r1, r4
 8004eac:	f7ff ff42 	bl	8004d34 <USBD_CtlError>
  if (err != 0U)
 8004eb0:	e75f      	b.n	8004d72 <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 8004eb2:	4621      	mov	r1, r4
 8004eb4:	f7ff ff3e 	bl	8004d34 <USBD_CtlError>
  if (err != 0U)
 8004eb8:	e75b      	b.n	8004d72 <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004eba:	7c03      	ldrb	r3, [r0, #16]
 8004ebc:	b933      	cbnz	r3, 8004ecc <USBD_StdDevReq+0x184>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8004ebe:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004ec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ec4:	f10d 0006 	add.w	r0, sp, #6
 8004ec8:	4798      	blx	r3
  if (err != 0U)
 8004eca:	e77b      	b.n	8004dc4 <USBD_StdDevReq+0x7c>
        USBD_CtlError(pdev, req);
 8004ecc:	4621      	mov	r1, r4
 8004ece:	f7ff ff31 	bl	8004d34 <USBD_CtlError>
  if (err != 0U)
 8004ed2:	e74e      	b.n	8004d72 <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004ed4:	7c03      	ldrb	r3, [r0, #16]
 8004ed6:	b943      	cbnz	r3, 8004eea <USBD_StdDevReq+0x1a2>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8004ed8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ede:	f10d 0006 	add.w	r0, sp, #6
 8004ee2:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004ee4:	2307      	movs	r3, #7
 8004ee6:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8004ee8:	e76c      	b.n	8004dc4 <USBD_StdDevReq+0x7c>
        USBD_CtlError(pdev, req);
 8004eea:	4621      	mov	r1, r4
 8004eec:	f7ff ff22 	bl	8004d34 <USBD_CtlError>
  if (err != 0U)
 8004ef0:	e73f      	b.n	8004d72 <USBD_StdDevReq+0x2a>
      USBD_CtlError(pdev, req);
 8004ef2:	4621      	mov	r1, r4
 8004ef4:	f7ff ff1e 	bl	8004d34 <USBD_CtlError>
    return;
 8004ef8:	e73b      	b.n	8004d72 <USBD_StdDevReq+0x2a>
      len = MIN(len, req->wLength);
 8004efa:	429a      	cmp	r2, r3
 8004efc:	bf28      	it	cs
 8004efe:	461a      	movcs	r2, r3
 8004f00:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8004f04:	4601      	mov	r1, r0
 8004f06:	4628      	mov	r0, r5
 8004f08:	f000 fa02 	bl	8005310 <USBD_CtlSendData>
    if (req->wLength == 0U)
 8004f0c:	88e3      	ldrh	r3, [r4, #6]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	f47f af2f 	bne.w	8004d72 <USBD_StdDevReq+0x2a>
 8004f14:	e75f      	b.n	8004dd6 <USBD_StdDevReq+0x8e>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8004f16:	888b      	ldrh	r3, [r1, #4]
 8004f18:	b9eb      	cbnz	r3, 8004f56 <USBD_StdDevReq+0x20e>
 8004f1a:	88cb      	ldrh	r3, [r1, #6]
 8004f1c:	b9db      	cbnz	r3, 8004f56 <USBD_StdDevReq+0x20e>
 8004f1e:	884b      	ldrh	r3, [r1, #2]
 8004f20:	2b7f      	cmp	r3, #127	; 0x7f
 8004f22:	d818      	bhi.n	8004f56 <USBD_StdDevReq+0x20e>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004f24:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8004f28:	2a03      	cmp	r2, #3
 8004f2a:	d00d      	beq.n	8004f48 <USBD_StdDevReq+0x200>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8004f2c:	b2dc      	uxtb	r4, r3
      pdev->dev_address = dev_addr;
 8004f2e:	f880 429e 	strb.w	r4, [r0, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8004f32:	4621      	mov	r1, r4
 8004f34:	f000 fcae 	bl	8005894 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8004f38:	4628      	mov	r0, r5
 8004f3a:	f000 fa15 	bl	8005368 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8004f3e:	b134      	cbz	r4, 8004f4e <USBD_StdDevReq+0x206>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004f40:	2302      	movs	r3, #2
 8004f42:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 8004f46:	e714      	b.n	8004d72 <USBD_StdDevReq+0x2a>
      USBD_CtlError(pdev, req);
 8004f48:	f7ff fef4 	bl	8004d34 <USBD_CtlError>
 8004f4c:	e711      	b.n	8004d72 <USBD_StdDevReq+0x2a>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 8004f54:	e70d      	b.n	8004d72 <USBD_StdDevReq+0x2a>
    USBD_CtlError(pdev, req);
 8004f56:	4621      	mov	r1, r4
 8004f58:	4628      	mov	r0, r5
 8004f5a:	f7ff feeb 	bl	8004d34 <USBD_CtlError>
 8004f5e:	e708      	b.n	8004d72 <USBD_StdDevReq+0x2a>
  cfgidx = (uint8_t)(req->wValue);
 8004f60:	788b      	ldrb	r3, [r1, #2]
 8004f62:	4a55      	ldr	r2, [pc, #340]	; (80050b8 <USBD_StdDevReq+0x370>)
 8004f64:	7013      	strb	r3, [r2, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d80d      	bhi.n	8004f86 <USBD_StdDevReq+0x23e>
    switch (pdev->dev_state)
 8004f6a:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8004f6e:	2a02      	cmp	r2, #2
 8004f70:	d00c      	beq.n	8004f8c <USBD_StdDevReq+0x244>
 8004f72:	2a03      	cmp	r2, #3
 8004f74:	d020      	beq.n	8004fb8 <USBD_StdDevReq+0x270>
        USBD_CtlError(pdev, req);
 8004f76:	f7ff fedd 	bl	8004d34 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8004f7a:	4b4f      	ldr	r3, [pc, #316]	; (80050b8 <USBD_StdDevReq+0x370>)
 8004f7c:	7819      	ldrb	r1, [r3, #0]
 8004f7e:	4628      	mov	r0, r5
 8004f80:	f7ff fd99 	bl	8004ab6 <USBD_ClrClassConfig>
        break;
 8004f84:	e6f5      	b.n	8004d72 <USBD_StdDevReq+0x2a>
    USBD_CtlError(pdev, req);
 8004f86:	f7ff fed5 	bl	8004d34 <USBD_CtlError>
 8004f8a:	e6f2      	b.n	8004d72 <USBD_StdDevReq+0x2a>
        if (cfgidx)
 8004f8c:	b18b      	cbz	r3, 8004fb2 <USBD_StdDevReq+0x26a>
          pdev->dev_config = cfgidx;
 8004f8e:	2101      	movs	r1, #1
 8004f90:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8004f92:	2303      	movs	r3, #3
 8004f94:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8004f98:	f7ff fd81 	bl	8004a9e <USBD_SetClassConfig>
 8004f9c:	2802      	cmp	r0, #2
 8004f9e:	d003      	beq.n	8004fa8 <USBD_StdDevReq+0x260>
          USBD_CtlSendStatus(pdev);
 8004fa0:	4628      	mov	r0, r5
 8004fa2:	f000 f9e1 	bl	8005368 <USBD_CtlSendStatus>
 8004fa6:	e6e4      	b.n	8004d72 <USBD_StdDevReq+0x2a>
            USBD_CtlError(pdev, req);
 8004fa8:	4621      	mov	r1, r4
 8004faa:	4628      	mov	r0, r5
 8004fac:	f7ff fec2 	bl	8004d34 <USBD_CtlError>
            return;
 8004fb0:	e6df      	b.n	8004d72 <USBD_StdDevReq+0x2a>
          USBD_CtlSendStatus(pdev);
 8004fb2:	f000 f9d9 	bl	8005368 <USBD_CtlSendStatus>
 8004fb6:	e6dc      	b.n	8004d72 <USBD_StdDevReq+0x2a>
        if (cfgidx == 0U)
 8004fb8:	b18b      	cbz	r3, 8004fde <USBD_StdDevReq+0x296>
        else if (cfgidx != pdev->dev_config)
 8004fba:	6841      	ldr	r1, [r0, #4]
 8004fbc:	2901      	cmp	r1, #1
 8004fbe:	d01e      	beq.n	8004ffe <USBD_StdDevReq+0x2b6>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8004fc0:	b2c9      	uxtb	r1, r1
 8004fc2:	f7ff fd78 	bl	8004ab6 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8004fc6:	4b3c      	ldr	r3, [pc, #240]	; (80050b8 <USBD_StdDevReq+0x370>)
 8004fc8:	7819      	ldrb	r1, [r3, #0]
 8004fca:	6069      	str	r1, [r5, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8004fcc:	4628      	mov	r0, r5
 8004fce:	f7ff fd66 	bl	8004a9e <USBD_SetClassConfig>
 8004fd2:	2802      	cmp	r0, #2
 8004fd4:	d00e      	beq.n	8004ff4 <USBD_StdDevReq+0x2ac>
          USBD_CtlSendStatus(pdev);
 8004fd6:	4628      	mov	r0, r5
 8004fd8:	f000 f9c6 	bl	8005368 <USBD_CtlSendStatus>
 8004fdc:	e6c9      	b.n	8004d72 <USBD_StdDevReq+0x2a>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8004fde:	2302      	movs	r3, #2
 8004fe0:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8004fe4:	2100      	movs	r1, #0
 8004fe6:	6041      	str	r1, [r0, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8004fe8:	f7ff fd65 	bl	8004ab6 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8004fec:	4628      	mov	r0, r5
 8004fee:	f000 f9bb 	bl	8005368 <USBD_CtlSendStatus>
 8004ff2:	e6be      	b.n	8004d72 <USBD_StdDevReq+0x2a>
            USBD_CtlError(pdev, req);
 8004ff4:	4621      	mov	r1, r4
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	f7ff fe9c 	bl	8004d34 <USBD_CtlError>
            return;
 8004ffc:	e6b9      	b.n	8004d72 <USBD_StdDevReq+0x2a>
          USBD_CtlSendStatus(pdev);
 8004ffe:	f000 f9b3 	bl	8005368 <USBD_CtlSendStatus>
 8005002:	e6b6      	b.n	8004d72 <USBD_StdDevReq+0x2a>
  if (req->wLength != 1U)
 8005004:	88cb      	ldrh	r3, [r1, #6]
 8005006:	2b01      	cmp	r3, #1
 8005008:	d10a      	bne.n	8005020 <USBD_StdDevReq+0x2d8>
    switch (pdev->dev_state)
 800500a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800500e:	2b02      	cmp	r3, #2
 8005010:	d909      	bls.n	8005026 <USBD_StdDevReq+0x2de>
 8005012:	2b03      	cmp	r3, #3
 8005014:	d108      	bne.n	8005028 <USBD_StdDevReq+0x2e0>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8005016:	2201      	movs	r2, #1
 8005018:	1d01      	adds	r1, r0, #4
 800501a:	f000 f979 	bl	8005310 <USBD_CtlSendData>
        break;
 800501e:	e6a8      	b.n	8004d72 <USBD_StdDevReq+0x2a>
    USBD_CtlError(pdev, req);
 8005020:	f7ff fe88 	bl	8004d34 <USBD_CtlError>
 8005024:	e6a5      	b.n	8004d72 <USBD_StdDevReq+0x2a>
    switch (pdev->dev_state)
 8005026:	b923      	cbnz	r3, 8005032 <USBD_StdDevReq+0x2ea>
        USBD_CtlError(pdev, req);
 8005028:	4621      	mov	r1, r4
 800502a:	4628      	mov	r0, r5
 800502c:	f7ff fe82 	bl	8004d34 <USBD_CtlError>
        break;
 8005030:	e69f      	b.n	8004d72 <USBD_StdDevReq+0x2a>
        pdev->dev_default_config = 0U;
 8005032:	4601      	mov	r1, r0
 8005034:	2300      	movs	r3, #0
 8005036:	f841 3f08 	str.w	r3, [r1, #8]!
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800503a:	2201      	movs	r2, #1
 800503c:	f000 f968 	bl	8005310 <USBD_CtlSendData>
        break;
 8005040:	e697      	b.n	8004d72 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8005042:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8005046:	3b01      	subs	r3, #1
 8005048:	2b02      	cmp	r3, #2
 800504a:	d813      	bhi.n	8005074 <USBD_StdDevReq+0x32c>
      if (req->wLength != 0x2U)
 800504c:	88cb      	ldrh	r3, [r1, #6]
 800504e:	2b02      	cmp	r3, #2
 8005050:	d10d      	bne.n	800506e <USBD_StdDevReq+0x326>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8005052:	2301      	movs	r3, #1
 8005054:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup)
 8005056:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
 800505a:	b10b      	cbz	r3, 8005060 <USBD_StdDevReq+0x318>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800505c:	2303      	movs	r3, #3
 800505e:	60c3      	str	r3, [r0, #12]
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8005060:	2202      	movs	r2, #2
 8005062:	f105 010c 	add.w	r1, r5, #12
 8005066:	4628      	mov	r0, r5
 8005068:	f000 f952 	bl	8005310 <USBD_CtlSendData>
      break;
 800506c:	e681      	b.n	8004d72 <USBD_StdDevReq+0x2a>
        USBD_CtlError(pdev, req);
 800506e:	f7ff fe61 	bl	8004d34 <USBD_CtlError>
        break;
 8005072:	e67e      	b.n	8004d72 <USBD_StdDevReq+0x2a>
      USBD_CtlError(pdev, req);
 8005074:	f7ff fe5e 	bl	8004d34 <USBD_CtlError>
      break;
 8005078:	e67b      	b.n	8004d72 <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800507a:	884b      	ldrh	r3, [r1, #2]
 800507c:	2b01      	cmp	r3, #1
 800507e:	f47f ae78 	bne.w	8004d72 <USBD_StdDevReq+0x2a>
    pdev->dev_remote_wakeup = 1U;
 8005082:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8005086:	f000 f96f 	bl	8005368 <USBD_CtlSendStatus>
 800508a:	e672      	b.n	8004d72 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800508c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8005090:	3b01      	subs	r3, #1
 8005092:	2b02      	cmp	r3, #2
 8005094:	d809      	bhi.n	80050aa <USBD_StdDevReq+0x362>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005096:	884b      	ldrh	r3, [r1, #2]
 8005098:	2b01      	cmp	r3, #1
 800509a:	f47f ae6a 	bne.w	8004d72 <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 800509e:	2300      	movs	r3, #0
 80050a0:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 80050a4:	f000 f960 	bl	8005368 <USBD_CtlSendStatus>
 80050a8:	e663      	b.n	8004d72 <USBD_StdDevReq+0x2a>
      USBD_CtlError(pdev, req);
 80050aa:	f7ff fe43 	bl	8004d34 <USBD_CtlError>
      break;
 80050ae:	e660      	b.n	8004d72 <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 80050b0:	f7ff fe40 	bl	8004d34 <USBD_CtlError>
          break;
 80050b4:	e65d      	b.n	8004d72 <USBD_StdDevReq+0x2a>
 80050b6:	bf00      	nop
 80050b8:	2000041c 	.word	0x2000041c

080050bc <USBD_StdItfReq>:
{
 80050bc:	b538      	push	{r3, r4, r5, lr}
 80050be:	4605      	mov	r5, r0
 80050c0:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80050c2:	780b      	ldrb	r3, [r1, #0]
 80050c4:	f003 0260 	and.w	r2, r3, #96	; 0x60
 80050c8:	2a40      	cmp	r2, #64	; 0x40
 80050ca:	d006      	beq.n	80050da <USBD_StdItfReq+0x1e>
 80050cc:	f013 0f40 	tst.w	r3, #64	; 0x40
 80050d0:	d003      	beq.n	80050da <USBD_StdItfReq+0x1e>
      USBD_CtlError(pdev, req);
 80050d2:	f7ff fe2f 	bl	8004d34 <USBD_CtlError>
}
 80050d6:	2000      	movs	r0, #0
 80050d8:	bd38      	pop	{r3, r4, r5, pc}
      switch (pdev->dev_state)
 80050da:	f895 329c 	ldrb.w	r3, [r5, #668]	; 0x29c
 80050de:	3b01      	subs	r3, #1
 80050e0:	2b02      	cmp	r3, #2
 80050e2:	d816      	bhi.n	8005112 <USBD_StdItfReq+0x56>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80050e4:	7923      	ldrb	r3, [r4, #4]
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d80e      	bhi.n	8005108 <USBD_StdItfReq+0x4c>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80050ea:	f8d5 32b4 	ldr.w	r3, [r5, #692]	; 0x2b4
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	4621      	mov	r1, r4
 80050f2:	4628      	mov	r0, r5
 80050f4:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 80050f6:	88e3      	ldrh	r3, [r4, #6]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d1ec      	bne.n	80050d6 <USBD_StdItfReq+0x1a>
 80050fc:	2800      	cmp	r0, #0
 80050fe:	d1ea      	bne.n	80050d6 <USBD_StdItfReq+0x1a>
              USBD_CtlSendStatus(pdev);
 8005100:	4628      	mov	r0, r5
 8005102:	f000 f931 	bl	8005368 <USBD_CtlSendStatus>
 8005106:	e7e6      	b.n	80050d6 <USBD_StdItfReq+0x1a>
            USBD_CtlError(pdev, req);
 8005108:	4621      	mov	r1, r4
 800510a:	4628      	mov	r0, r5
 800510c:	f7ff fe12 	bl	8004d34 <USBD_CtlError>
 8005110:	e7e1      	b.n	80050d6 <USBD_StdItfReq+0x1a>
          USBD_CtlError(pdev, req);
 8005112:	4621      	mov	r1, r4
 8005114:	4628      	mov	r0, r5
 8005116:	f7ff fe0d 	bl	8004d34 <USBD_CtlError>
          break;
 800511a:	e7dc      	b.n	80050d6 <USBD_StdItfReq+0x1a>

0800511c <USBD_StdEPReq>:
{
 800511c:	b538      	push	{r3, r4, r5, lr}
 800511e:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005120:	780b      	ldrb	r3, [r1, #0]
 8005122:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005126:	2b20      	cmp	r3, #32
 8005128:	d005      	beq.n	8005136 <USBD_StdEPReq+0x1a>
 800512a:	2b40      	cmp	r3, #64	; 0x40
 800512c:	d003      	beq.n	8005136 <USBD_StdEPReq+0x1a>
 800512e:	b14b      	cbz	r3, 8005144 <USBD_StdEPReq+0x28>
      USBD_CtlError(pdev, req);
 8005130:	f7ff fe00 	bl	8004d34 <USBD_CtlError>
      break;
 8005134:	e004      	b.n	8005140 <USBD_StdEPReq+0x24>
      pdev->pClass->Setup(pdev, req);
 8005136:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	4620      	mov	r0, r4
 800513e:	4798      	blx	r3
}
 8005140:	2000      	movs	r0, #0
 8005142:	bd38      	pop	{r3, r4, r5, pc}
  ep_addr  = LOBYTE(req->wIndex);
 8005144:	888a      	ldrh	r2, [r1, #4]
 8005146:	b2d0      	uxtb	r0, r2
      switch (req->bRequest)
 8005148:	784b      	ldrb	r3, [r1, #1]
 800514a:	2b01      	cmp	r3, #1
 800514c:	d031      	beq.n	80051b2 <USBD_StdEPReq+0x96>
 800514e:	2b03      	cmp	r3, #3
 8005150:	d005      	beq.n	800515e <USBD_StdEPReq+0x42>
 8005152:	2b00      	cmp	r3, #0
 8005154:	d056      	beq.n	8005204 <USBD_StdEPReq+0xe8>
          USBD_CtlError(pdev, req);
 8005156:	4620      	mov	r0, r4
 8005158:	f7ff fdec 	bl	8004d34 <USBD_CtlError>
          break;
 800515c:	e7f0      	b.n	8005140 <USBD_StdEPReq+0x24>
          switch (pdev->dev_state)
 800515e:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8005162:	2b02      	cmp	r3, #2
 8005164:	d005      	beq.n	8005172 <USBD_StdEPReq+0x56>
 8005166:	2b03      	cmp	r3, #3
 8005168:	d013      	beq.n	8005192 <USBD_StdEPReq+0x76>
              USBD_CtlError(pdev, req);
 800516a:	4620      	mov	r0, r4
 800516c:	f7ff fde2 	bl	8004d34 <USBD_CtlError>
              break;
 8005170:	e7e6      	b.n	8005140 <USBD_StdEPReq+0x24>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005172:	f010 0f7f 	tst.w	r0, #127	; 0x7f
 8005176:	d008      	beq.n	800518a <USBD_StdEPReq+0x6e>
                USBD_LL_StallEP(pdev, ep_addr);
 8005178:	4601      	mov	r1, r0
 800517a:	4620      	mov	r0, r4
 800517c:	f000 fb63 	bl	8005846 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005180:	2180      	movs	r1, #128	; 0x80
 8005182:	4620      	mov	r0, r4
 8005184:	f000 fb5f 	bl	8005846 <USBD_LL_StallEP>
 8005188:	e7da      	b.n	8005140 <USBD_StdEPReq+0x24>
                USBD_CtlError(pdev, req);
 800518a:	4620      	mov	r0, r4
 800518c:	f7ff fdd2 	bl	8004d34 <USBD_CtlError>
 8005190:	e7d6      	b.n	8005140 <USBD_StdEPReq+0x24>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005192:	884b      	ldrh	r3, [r1, #2]
 8005194:	b923      	cbnz	r3, 80051a0 <USBD_StdEPReq+0x84>
                if ((ep_addr != 0x00U) &&
 8005196:	f010 0f7f 	tst.w	r0, #127	; 0x7f
 800519a:	d001      	beq.n	80051a0 <USBD_StdEPReq+0x84>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800519c:	88cb      	ldrh	r3, [r1, #6]
 800519e:	b11b      	cbz	r3, 80051a8 <USBD_StdEPReq+0x8c>
              USBD_CtlSendStatus(pdev);
 80051a0:	4620      	mov	r0, r4
 80051a2:	f000 f8e1 	bl	8005368 <USBD_CtlSendStatus>
              break;
 80051a6:	e7cb      	b.n	8005140 <USBD_StdEPReq+0x24>
                  USBD_LL_StallEP(pdev, ep_addr);
 80051a8:	4601      	mov	r1, r0
 80051aa:	4620      	mov	r0, r4
 80051ac:	f000 fb4b 	bl	8005846 <USBD_LL_StallEP>
 80051b0:	e7f6      	b.n	80051a0 <USBD_StdEPReq+0x84>
          switch (pdev->dev_state)
 80051b2:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 80051b6:	2b02      	cmp	r3, #2
 80051b8:	d005      	beq.n	80051c6 <USBD_StdEPReq+0xaa>
 80051ba:	2b03      	cmp	r3, #3
 80051bc:	d013      	beq.n	80051e6 <USBD_StdEPReq+0xca>
              USBD_CtlError(pdev, req);
 80051be:	4620      	mov	r0, r4
 80051c0:	f7ff fdb8 	bl	8004d34 <USBD_CtlError>
              break;
 80051c4:	e7bc      	b.n	8005140 <USBD_StdEPReq+0x24>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80051c6:	f010 0f7f 	tst.w	r0, #127	; 0x7f
 80051ca:	d008      	beq.n	80051de <USBD_StdEPReq+0xc2>
                USBD_LL_StallEP(pdev, ep_addr);
 80051cc:	4601      	mov	r1, r0
 80051ce:	4620      	mov	r0, r4
 80051d0:	f000 fb39 	bl	8005846 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80051d4:	2180      	movs	r1, #128	; 0x80
 80051d6:	4620      	mov	r0, r4
 80051d8:	f000 fb35 	bl	8005846 <USBD_LL_StallEP>
 80051dc:	e7b0      	b.n	8005140 <USBD_StdEPReq+0x24>
                USBD_CtlError(pdev, req);
 80051de:	4620      	mov	r0, r4
 80051e0:	f7ff fda8 	bl	8004d34 <USBD_CtlError>
 80051e4:	e7ac      	b.n	8005140 <USBD_StdEPReq+0x24>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80051e6:	884b      	ldrh	r3, [r1, #2]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d1a9      	bne.n	8005140 <USBD_StdEPReq+0x24>
                if ((ep_addr & 0x7FU) != 0x00U)
 80051ec:	f010 0f7f 	tst.w	r0, #127	; 0x7f
 80051f0:	d103      	bne.n	80051fa <USBD_StdEPReq+0xde>
                USBD_CtlSendStatus(pdev);
 80051f2:	4620      	mov	r0, r4
 80051f4:	f000 f8b8 	bl	8005368 <USBD_CtlSendStatus>
 80051f8:	e7a2      	b.n	8005140 <USBD_StdEPReq+0x24>
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80051fa:	4601      	mov	r1, r0
 80051fc:	4620      	mov	r0, r4
 80051fe:	f000 fb2a 	bl	8005856 <USBD_LL_ClearStallEP>
 8005202:	e7f6      	b.n	80051f2 <USBD_StdEPReq+0xd6>
          switch (pdev->dev_state)
 8005204:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8005208:	2b02      	cmp	r3, #2
 800520a:	d005      	beq.n	8005218 <USBD_StdEPReq+0xfc>
 800520c:	2b03      	cmp	r3, #3
 800520e:	d018      	beq.n	8005242 <USBD_StdEPReq+0x126>
              USBD_CtlError(pdev, req);
 8005210:	4620      	mov	r0, r4
 8005212:	f7ff fd8f 	bl	8004d34 <USBD_CtlError>
              break;
 8005216:	e793      	b.n	8005140 <USBD_StdEPReq+0x24>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005218:	f010 0f7f 	tst.w	r0, #127	; 0x7f
 800521c:	d003      	beq.n	8005226 <USBD_StdEPReq+0x10a>
                USBD_CtlError(pdev, req);
 800521e:	4620      	mov	r0, r4
 8005220:	f7ff fd88 	bl	8004d34 <USBD_CtlError>
                break;
 8005224:	e78c      	b.n	8005140 <USBD_StdEPReq+0x24>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005226:	f012 0f80 	tst.w	r2, #128	; 0x80
 800522a:	bf14      	ite	ne
 800522c:	f104 0114 	addne.w	r1, r4, #20
 8005230:	f504 71aa 	addeq.w	r1, r4, #340	; 0x154
              pep->status = 0x0000U;
 8005234:	2300      	movs	r3, #0
 8005236:	600b      	str	r3, [r1, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005238:	2202      	movs	r2, #2
 800523a:	4620      	mov	r0, r4
 800523c:	f000 f868 	bl	8005310 <USBD_CtlSendData>
              break;
 8005240:	e77e      	b.n	8005140 <USBD_StdEPReq+0x24>
              if ((ep_addr & 0x80U) == 0x80U)
 8005242:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005246:	d11b      	bne.n	8005280 <USBD_StdEPReq+0x164>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8005248:	f000 030f 	and.w	r3, r0, #15
 800524c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005250:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005254:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8005258:	b333      	cbz	r3, 80052a8 <USBD_StdEPReq+0x18c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800525a:	f000 037f 	and.w	r3, r0, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800525e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005262:	eb04 0583 	add.w	r5, r4, r3, lsl #2
 8005266:	f505 75aa 	add.w	r5, r5, #340	; 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800526a:	f010 0f7f 	tst.w	r0, #127	; 0x7f
 800526e:	d11f      	bne.n	80052b0 <USBD_StdEPReq+0x194>
                pep->status = 0x0000U;
 8005270:	2300      	movs	r3, #0
 8005272:	602b      	str	r3, [r5, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005274:	2202      	movs	r2, #2
 8005276:	4629      	mov	r1, r5
 8005278:	4620      	mov	r0, r4
 800527a:	f000 f849 	bl	8005310 <USBD_CtlSendData>
              break;
 800527e:	e75f      	b.n	8005140 <USBD_StdEPReq+0x24>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005280:	f000 030f 	and.w	r3, r0, #15
 8005284:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005288:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800528c:	699b      	ldr	r3, [r3, #24]
 800528e:	b13b      	cbz	r3, 80052a0 <USBD_StdEPReq+0x184>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005290:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 8005294:	3501      	adds	r5, #1
 8005296:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800529a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800529e:	e7e4      	b.n	800526a <USBD_StdEPReq+0x14e>
                  USBD_CtlError(pdev, req);
 80052a0:	4620      	mov	r0, r4
 80052a2:	f7ff fd47 	bl	8004d34 <USBD_CtlError>
                  break;
 80052a6:	e74b      	b.n	8005140 <USBD_StdEPReq+0x24>
                  USBD_CtlError(pdev, req);
 80052a8:	4620      	mov	r0, r4
 80052aa:	f7ff fd43 	bl	8004d34 <USBD_CtlError>
                  break;
 80052ae:	e747      	b.n	8005140 <USBD_StdEPReq+0x24>
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80052b0:	4601      	mov	r1, r0
 80052b2:	4620      	mov	r0, r4
 80052b4:	f000 fad7 	bl	8005866 <USBD_LL_IsStallEP>
 80052b8:	b110      	cbz	r0, 80052c0 <USBD_StdEPReq+0x1a4>
                pep->status = 0x0001U;
 80052ba:	2301      	movs	r3, #1
 80052bc:	602b      	str	r3, [r5, #0]
 80052be:	e7d9      	b.n	8005274 <USBD_StdEPReq+0x158>
                pep->status = 0x0000U;
 80052c0:	2300      	movs	r3, #0
 80052c2:	602b      	str	r3, [r5, #0]
 80052c4:	e7d6      	b.n	8005274 <USBD_StdEPReq+0x158>

080052c6 <USBD_GetString>:
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;

  if (desc != NULL)
 80052c6:	b310      	cbz	r0, 800530e <USBD_GetString+0x48>
{
 80052c8:	b510      	push	{r4, lr}
 80052ca:	4684      	mov	ip, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;

  while (*buf != '\0')
 80052cc:	7803      	ldrb	r3, [r0, #0]
 80052ce:	b143      	cbz	r3, 80052e2 <USBD_GetString+0x1c>
 80052d0:	f1c0 0e01 	rsb	lr, r0, #1
  {
    len++;
 80052d4:	eb00 030e 	add.w	r3, r0, lr
 80052d8:	b2db      	uxtb	r3, r3
  while (*buf != '\0')
 80052da:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 80052de:	2c00      	cmp	r4, #0
 80052e0:	d1f8      	bne.n	80052d4 <USBD_GetString+0xe>
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80052e2:	005b      	lsls	r3, r3, #1
 80052e4:	3302      	adds	r3, #2
 80052e6:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80052e8:	700b      	strb	r3, [r1, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80052ea:	2303      	movs	r3, #3
 80052ec:	704b      	strb	r3, [r1, #1]
    while (*desc != '\0')
 80052ee:	f89c 0000 	ldrb.w	r0, [ip]
 80052f2:	b158      	cbz	r0, 800530c <USBD_GetString+0x46>
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80052f4:	2302      	movs	r3, #2
      unicode[idx++] =  0U;
 80052f6:	2400      	movs	r4, #0
      unicode[idx++] = *desc++;
 80052f8:	1c5a      	adds	r2, r3, #1
 80052fa:	b2d2      	uxtb	r2, r2
 80052fc:	54c8      	strb	r0, [r1, r3]
      unicode[idx++] =  0U;
 80052fe:	3302      	adds	r3, #2
 8005300:	b2db      	uxtb	r3, r3
 8005302:	548c      	strb	r4, [r1, r2]
    while (*desc != '\0')
 8005304:	f81c 0f01 	ldrb.w	r0, [ip, #1]!
 8005308:	2800      	cmp	r0, #0
 800530a:	d1f5      	bne.n	80052f8 <USBD_GetString+0x32>
}
 800530c:	bd10      	pop	{r4, pc}
 800530e:	4770      	bx	lr

08005310 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8005310:	b508      	push	{r3, lr}
 8005312:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8005314:	2202      	movs	r2, #2
 8005316:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800531a:	61c3      	str	r3, [r0, #28]
  pdev->ep_in[0].rem_length   = len;
 800531c:	6203      	str	r3, [r0, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800531e:	460a      	mov	r2, r1
 8005320:	2100      	movs	r1, #0
 8005322:	f000 fabf 	bl	80058a4 <USBD_LL_Transmit>

  return USBD_OK;
}
 8005326:	2000      	movs	r0, #0
 8005328:	bd08      	pop	{r3, pc}

0800532a <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800532a:	b508      	push	{r3, lr}
 800532c:	4613      	mov	r3, r2
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800532e:	460a      	mov	r2, r1
 8005330:	2100      	movs	r1, #0
 8005332:	f000 fab7 	bl	80058a4 <USBD_LL_Transmit>

  return USBD_OK;
}
 8005336:	2000      	movs	r0, #0
 8005338:	bd08      	pop	{r3, pc}

0800533a <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800533a:	b508      	push	{r3, lr}
 800533c:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800533e:	2203      	movs	r2, #3
 8005340:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8005344:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8005348:	f8c0 3160 	str.w	r3, [r0, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800534c:	460a      	mov	r2, r1
 800534e:	2100      	movs	r1, #0
 8005350:	f000 fab0 	bl	80058b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8005354:	2000      	movs	r0, #0
 8005356:	bd08      	pop	{r3, pc}

08005358 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8005358:	b508      	push	{r3, lr}
 800535a:	4613      	mov	r3, r2
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800535c:	460a      	mov	r2, r1
 800535e:	2100      	movs	r1, #0
 8005360:	f000 faa8 	bl	80058b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8005364:	2000      	movs	r0, #0
 8005366:	bd08      	pop	{r3, pc}

08005368 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8005368:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800536a:	2304      	movs	r3, #4
 800536c:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8005370:	2300      	movs	r3, #0
 8005372:	461a      	mov	r2, r3
 8005374:	4619      	mov	r1, r3
 8005376:	f000 fa95 	bl	80058a4 <USBD_LL_Transmit>

  return USBD_OK;
}
 800537a:	2000      	movs	r0, #0
 800537c:	bd08      	pop	{r3, pc}

0800537e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800537e:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8005380:	2305      	movs	r3, #5
 8005382:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005386:	2300      	movs	r3, #0
 8005388:	461a      	mov	r2, r3
 800538a:	4619      	mov	r1, r3
 800538c:	f000 fa92 	bl	80058b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8005390:	2000      	movs	r0, #0
 8005392:	bd08      	pop	{r3, pc}

08005394 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8005394:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8005396:	2200      	movs	r2, #0
 8005398:	490f      	ldr	r1, [pc, #60]	; (80053d8 <MX_USB_DEVICE_Init+0x44>)
 800539a:	4810      	ldr	r0, [pc, #64]	; (80053dc <MX_USB_DEVICE_Init+0x48>)
 800539c:	f7ff fb5c 	bl	8004a58 <USBD_Init>
 80053a0:	b970      	cbnz	r0, 80053c0 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80053a2:	490f      	ldr	r1, [pc, #60]	; (80053e0 <MX_USB_DEVICE_Init+0x4c>)
 80053a4:	480d      	ldr	r0, [pc, #52]	; (80053dc <MX_USB_DEVICE_Init+0x48>)
 80053a6:	f7ff fb6e 	bl	8004a86 <USBD_RegisterClass>
 80053aa:	b960      	cbnz	r0, 80053c6 <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80053ac:	490d      	ldr	r1, [pc, #52]	; (80053e4 <MX_USB_DEVICE_Init+0x50>)
 80053ae:	480b      	ldr	r0, [pc, #44]	; (80053dc <MX_USB_DEVICE_Init+0x48>)
 80053b0:	f7ff fb0a 	bl	80049c8 <USBD_CDC_RegisterInterface>
 80053b4:	b950      	cbnz	r0, 80053cc <MX_USB_DEVICE_Init+0x38>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80053b6:	4809      	ldr	r0, [pc, #36]	; (80053dc <MX_USB_DEVICE_Init+0x48>)
 80053b8:	f7ff fb6c 	bl	8004a94 <USBD_Start>
 80053bc:	b948      	cbnz	r0, 80053d2 <MX_USB_DEVICE_Init+0x3e>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80053be:	bd08      	pop	{r3, pc}
    Error_Handler();
 80053c0:	f7fb f970 	bl	80006a4 <Error_Handler>
 80053c4:	e7ed      	b.n	80053a2 <MX_USB_DEVICE_Init+0xe>
    Error_Handler();
 80053c6:	f7fb f96d 	bl	80006a4 <Error_Handler>
 80053ca:	e7ef      	b.n	80053ac <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 80053cc:	f7fb f96a 	bl	80006a4 <Error_Handler>
 80053d0:	e7f1      	b.n	80053b6 <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 80053d2:	f7fb f967 	bl	80006a4 <Error_Handler>
}
 80053d6:	e7f2      	b.n	80053be <MX_USB_DEVICE_Init+0x2a>
 80053d8:	20000188 	.word	0x20000188
 80053dc:	20000420 	.word	0x20000420
 80053e0:	2000005c 	.word	0x2000005c
 80053e4:	2000016c 	.word	0x2000016c

080053e8 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 80053e8:	2000      	movs	r0, #0
 80053ea:	4770      	bx	lr

080053ec <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80053ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053f0:	4607      	mov	r7, r0
 80053f2:	4688      	mov	r8, r1
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80053f4:	4c25      	ldr	r4, [pc, #148]	; (800548c <CDC_Receive_FS+0xa0>)
 80053f6:	4601      	mov	r1, r0
 80053f8:	4620      	mov	r0, r4
 80053fa:	f7ff faf4 	bl	80049e6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80053fe:	4620      	mov	r0, r4
 8005400:	f7ff fb11 	bl	8004a26 <USBD_CDC_ReceivePacket>
  //COBS decode
  for(uint32_t i=0;i<*Len;i++)
 8005404:	f8d8 3000 	ldr.w	r3, [r8]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d03b      	beq.n	8005484 <CDC_Receive_FS+0x98>
 800540c:	1e7c      	subs	r4, r7, #1
  {
	zero_count--;
 800540e:	4d20      	ldr	r5, [pc, #128]	; (8005490 <CDC_Receive_FS+0xa4>)
        //reset
        zero_count=0;
      }
      data_index=0;
    }else{
      if(is_first==1){
 8005410:	f8df 9088 	ldr.w	r9, [pc, #136]	; 800549c <CDC_Receive_FS+0xb0>
    	DecodedData[data_index]=0x00;
        zero_count=Buf[i];
      }else{
    	DecodedData[data_index]=Buf[i];
      }
      data_index++;
 8005414:	4e1f      	ldr	r6, [pc, #124]	; (8005494 <CDC_Receive_FS+0xa8>)
 8005416:	e00d      	b.n	8005434 <CDC_Receive_FS+0x48>
    	usb_process(DecodedData,data_index);
 8005418:	7831      	ldrb	r1, [r6, #0]
 800541a:	481f      	ldr	r0, [pc, #124]	; (8005498 <CDC_Receive_FS+0xac>)
 800541c:	f7fb f830 	bl	8000480 <usb_process>
      data_index=0;
 8005420:	2300      	movs	r3, #0
 8005422:	7033      	strb	r3, [r6, #0]
  for(uint32_t i=0;i<*Len;i++)
 8005424:	f10a 0a02 	add.w	sl, sl, #2
 8005428:	ebaa 0a07 	sub.w	sl, sl, r7
 800542c:	f8d8 3000 	ldr.w	r3, [r8]
 8005430:	4553      	cmp	r3, sl
 8005432:	d927      	bls.n	8005484 <CDC_Receive_FS+0x98>
	zero_count--;
 8005434:	782b      	ldrb	r3, [r5, #0]
 8005436:	3b01      	subs	r3, #1
 8005438:	b2db      	uxtb	r3, r3
 800543a:	702b      	strb	r3, [r5, #0]
    if(Buf[i]=='\0'){
 800543c:	46a2      	mov	sl, r4
 800543e:	3401      	adds	r4, #1
 8005440:	7822      	ldrb	r2, [r4, #0]
 8005442:	b93a      	cbnz	r2, 8005454 <CDC_Receive_FS+0x68>
      is_first = 1;
 8005444:	2201      	movs	r2, #1
 8005446:	f889 2000 	strb.w	r2, [r9]
      if(zero_count==0){
 800544a:	2b00      	cmp	r3, #0
 800544c:	d0e4      	beq.n	8005418 <CDC_Receive_FS+0x2c>
        zero_count=0;
 800544e:	2300      	movs	r3, #0
 8005450:	702b      	strb	r3, [r5, #0]
 8005452:	e7e5      	b.n	8005420 <CDC_Receive_FS+0x34>
      if(is_first==1){
 8005454:	f899 0000 	ldrb.w	r0, [r9]
 8005458:	2801      	cmp	r0, #1
 800545a:	d00a      	beq.n	8005472 <CDC_Receive_FS+0x86>
      if(zero_count==0){
 800545c:	b973      	cbnz	r3, 800547c <CDC_Receive_FS+0x90>
    	DecodedData[data_index]=0x00;
 800545e:	7833      	ldrb	r3, [r6, #0]
 8005460:	4a0d      	ldr	r2, [pc, #52]	; (8005498 <CDC_Receive_FS+0xac>)
 8005462:	2000      	movs	r0, #0
 8005464:	54d0      	strb	r0, [r2, r3]
        zero_count=Buf[i];
 8005466:	7823      	ldrb	r3, [r4, #0]
 8005468:	702b      	strb	r3, [r5, #0]
      data_index++;
 800546a:	7833      	ldrb	r3, [r6, #0]
 800546c:	3301      	adds	r3, #1
 800546e:	7033      	strb	r3, [r6, #0]
 8005470:	e7d8      	b.n	8005424 <CDC_Receive_FS+0x38>
    	  zero_count = Buf[i];
 8005472:	702a      	strb	r2, [r5, #0]
    	  is_first = 0;
 8005474:	2300      	movs	r3, #0
 8005476:	f889 3000 	strb.w	r3, [r9]
    	  continue;
 800547a:	e7d3      	b.n	8005424 <CDC_Receive_FS+0x38>
    	DecodedData[data_index]=Buf[i];
 800547c:	7833      	ldrb	r3, [r6, #0]
 800547e:	4906      	ldr	r1, [pc, #24]	; (8005498 <CDC_Receive_FS+0xac>)
 8005480:	54ca      	strb	r2, [r1, r3]
 8005482:	e7f2      	b.n	800546a <CDC_Receive_FS+0x7e>
    }
  }
  
  return (USBD_OK);
  /* USER CODE END 6 */
}
 8005484:	2000      	movs	r0, #0
 8005486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800548a:	bf00      	nop
 800548c:	20000420 	.word	0x20000420
 8005490:	20000184 	.word	0x20000184
 8005494:	20000f24 	.word	0x20000f24
 8005498:	200006e4 	.word	0x200006e4
 800549c:	20000f25 	.word	0x20000f25

080054a0 <CDC_Control_FS>:
{
 80054a0:	b510      	push	{r4, lr}
 80054a2:	460c      	mov	r4, r1
  switch(cmd)
 80054a4:	2820      	cmp	r0, #32
 80054a6:	d003      	beq.n	80054b0 <CDC_Control_FS+0x10>
 80054a8:	2821      	cmp	r0, #33	; 0x21
 80054aa:	d019      	beq.n	80054e0 <CDC_Control_FS+0x40>
}
 80054ac:	2000      	movs	r0, #0
 80054ae:	bd10      	pop	{r4, pc}
    	HAL_GPIO_WritePin(GPIOB,LED_GREEN_Pin,GPIO_PIN_SET);
 80054b0:	2201      	movs	r2, #1
 80054b2:	2120      	movs	r1, #32
 80054b4:	4815      	ldr	r0, [pc, #84]	; (800550c <CDC_Control_FS+0x6c>)
 80054b6:	f7fc f865 	bl	8001584 <HAL_GPIO_WritePin>
      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 80054ba:	4a15      	ldr	r2, [pc, #84]	; (8005510 <CDC_Control_FS+0x70>)
 80054bc:	7861      	ldrb	r1, [r4, #1]
                                         (pbuf[2] << 16) | (pbuf[3] << 24));
 80054be:	78a3      	ldrb	r3, [r4, #2]
 80054c0:	041b      	lsls	r3, r3, #16
      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 80054c2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80054c6:	7821      	ldrb	r1, [r4, #0]
 80054c8:	430b      	orrs	r3, r1
                                         (pbuf[2] << 16) | (pbuf[3] << 24));
 80054ca:	78e1      	ldrb	r1, [r4, #3]
 80054cc:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 80054d0:	6013      	str	r3, [r2, #0]
      linecoding.format     = pbuf[4];
 80054d2:	7923      	ldrb	r3, [r4, #4]
 80054d4:	7113      	strb	r3, [r2, #4]
      linecoding.paritytype = pbuf[5];
 80054d6:	7963      	ldrb	r3, [r4, #5]
 80054d8:	7153      	strb	r3, [r2, #5]
      linecoding.datatype   = pbuf[6];
 80054da:	79a3      	ldrb	r3, [r4, #6]
 80054dc:	7193      	strb	r3, [r2, #6]
    break;
 80054de:	e7e5      	b.n	80054ac <CDC_Control_FS+0xc>
    	HAL_GPIO_WritePin(GPIOB,LED_GREEN_Pin,GPIO_PIN_SET);
 80054e0:	2201      	movs	r2, #1
 80054e2:	2120      	movs	r1, #32
 80054e4:	4809      	ldr	r0, [pc, #36]	; (800550c <CDC_Control_FS+0x6c>)
 80054e6:	f7fc f84d 	bl	8001584 <HAL_GPIO_WritePin>
      pbuf[0] = (uint8_t)(linecoding.bitrate);
 80054ea:	4b09      	ldr	r3, [pc, #36]	; (8005510 <CDC_Control_FS+0x70>)
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	7022      	strb	r2, [r4, #0]
      pbuf[1] = (uint8_t)(linecoding.bitrate >> 8);
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	0a12      	lsrs	r2, r2, #8
 80054f4:	7062      	strb	r2, [r4, #1]
      pbuf[2] = (uint8_t)(linecoding.bitrate >> 16);
 80054f6:	885a      	ldrh	r2, [r3, #2]
 80054f8:	70a2      	strb	r2, [r4, #2]
      pbuf[3] = (uint8_t)(linecoding.bitrate >> 24);
 80054fa:	78da      	ldrb	r2, [r3, #3]
 80054fc:	70e2      	strb	r2, [r4, #3]
      pbuf[4] = linecoding.format;
 80054fe:	791a      	ldrb	r2, [r3, #4]
 8005500:	7122      	strb	r2, [r4, #4]
      pbuf[5] = linecoding.paritytype;
 8005502:	795a      	ldrb	r2, [r3, #5]
 8005504:	7162      	strb	r2, [r4, #5]
      pbuf[6] = linecoding.datatype;
 8005506:	799b      	ldrb	r3, [r3, #6]
 8005508:	71a3      	strb	r3, [r4, #6]
    break;
 800550a:	e7cf      	b.n	80054ac <CDC_Control_FS+0xc>
 800550c:	48000400 	.word	0x48000400
 8005510:	2000017c 	.word	0x2000017c

08005514 <CDC_Init_FS>:
{
 8005514:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8005516:	4c06      	ldr	r4, [pc, #24]	; (8005530 <CDC_Init_FS+0x1c>)
 8005518:	2200      	movs	r2, #0
 800551a:	4906      	ldr	r1, [pc, #24]	; (8005534 <CDC_Init_FS+0x20>)
 800551c:	4620      	mov	r0, r4
 800551e:	f7ff fa5a 	bl	80049d6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8005522:	4905      	ldr	r1, [pc, #20]	; (8005538 <CDC_Init_FS+0x24>)
 8005524:	4620      	mov	r0, r4
 8005526:	f7ff fa5e 	bl	80049e6 <USBD_CDC_SetRxBuffer>
}
 800552a:	2000      	movs	r0, #0
 800552c:	bd10      	pop	{r4, pc}
 800552e:	bf00      	nop
 8005530:	20000420 	.word	0x20000420
 8005534:	20000b24 	.word	0x20000b24
 8005538:	20000724 	.word	0x20000724

0800553c <CDC_Transmit_FS>:
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800553c:	4b09      	ldr	r3, [pc, #36]	; (8005564 <CDC_Transmit_FS+0x28>)
 800553e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
  if (hcdc->TxState != 0){
 8005542:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005546:	b10b      	cbz	r3, 800554c <CDC_Transmit_FS+0x10>
    return USBD_BUSY;
 8005548:	2001      	movs	r0, #1
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
  /* USER CODE END 7 */
  return result;
}
 800554a:	4770      	bx	lr
{
 800554c:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800554e:	4c05      	ldr	r4, [pc, #20]	; (8005564 <CDC_Transmit_FS+0x28>)
 8005550:	460a      	mov	r2, r1
 8005552:	4601      	mov	r1, r0
 8005554:	4620      	mov	r0, r4
 8005556:	f7ff fa3e 	bl	80049d6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800555a:	4620      	mov	r0, r4
 800555c:	f7ff fa49 	bl	80049f2 <USBD_CDC_TransmitPacket>
}
 8005560:	bd10      	pop	{r4, pc}
 8005562:	bf00      	nop
 8005564:	20000420 	.word	0x20000420

08005568 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8005568:	2312      	movs	r3, #18
 800556a:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 800556c:	4800      	ldr	r0, [pc, #0]	; (8005570 <USBD_FS_DeviceDescriptor+0x8>)
 800556e:	4770      	bx	lr
 8005570:	200001a4 	.word	0x200001a4

08005574 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8005574:	2304      	movs	r3, #4
 8005576:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8005578:	4800      	ldr	r0, [pc, #0]	; (800557c <USBD_FS_LangIDStrDescriptor+0x8>)
 800557a:	4770      	bx	lr
 800557c:	200001b8 	.word	0x200001b8

08005580 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8005580:	b1b2      	cbz	r2, 80055b0 <IntToUnicode+0x30>
 8005582:	1c4b      	adds	r3, r1, #1
 8005584:	f102 3cff 	add.w	ip, r2, #4294967295
 8005588:	fa5f fc8c 	uxtb.w	ip, ip
 800558c:	3103      	adds	r1, #3
 800558e:	eb01 014c 	add.w	r1, r1, ip, lsl #1
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8005592:	f04f 0c00 	mov.w	ip, #0
    if (((value >> 28)) < 0xA)
 8005596:	0f02      	lsrs	r2, r0, #28
 8005598:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
      pbuf[2 * idx] = (value >> 28) + '0';
 800559c:	bf34      	ite	cc
 800559e:	3230      	addcc	r2, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80055a0:	3237      	addcs	r2, #55	; 0x37
 80055a2:	f803 2c01 	strb.w	r2, [r3, #-1]
    value = value << 4;
 80055a6:	0100      	lsls	r0, r0, #4
    pbuf[2 * idx + 1] = 0;
 80055a8:	f803 cb02 	strb.w	ip, [r3], #2
  for (idx = 0; idx < len; idx++)
 80055ac:	428b      	cmp	r3, r1
 80055ae:	d1f2      	bne.n	8005596 <IntToUnicode+0x16>
  }
}
 80055b0:	4770      	bx	lr
	...

080055b4 <USBD_FS_SerialStrDescriptor>:
{
 80055b4:	b538      	push	{r3, r4, r5, lr}
  *length = USB_SIZ_STRING_SERIAL;
 80055b6:	231a      	movs	r3, #26
 80055b8:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80055ba:	4b0c      	ldr	r3, [pc, #48]	; (80055ec <USBD_FS_SerialStrDescriptor+0x38>)
 80055bc:	f8d3 07ac 	ldr.w	r0, [r3, #1964]	; 0x7ac
  deviceserial0 += deviceserial2;
 80055c0:	f8d3 37b4 	ldr.w	r3, [r3, #1972]	; 0x7b4
  if (deviceserial0 != 0)
 80055c4:	18c0      	adds	r0, r0, r3
 80055c6:	d101      	bne.n	80055cc <USBD_FS_SerialStrDescriptor+0x18>
}
 80055c8:	4809      	ldr	r0, [pc, #36]	; (80055f0 <USBD_FS_SerialStrDescriptor+0x3c>)
 80055ca:	bd38      	pop	{r3, r4, r5, pc}
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80055cc:	4b07      	ldr	r3, [pc, #28]	; (80055ec <USBD_FS_SerialStrDescriptor+0x38>)
 80055ce:	f8d3 57b0 	ldr.w	r5, [r3, #1968]	; 0x7b0
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80055d2:	4c07      	ldr	r4, [pc, #28]	; (80055f0 <USBD_FS_SerialStrDescriptor+0x3c>)
 80055d4:	2208      	movs	r2, #8
 80055d6:	1ca1      	adds	r1, r4, #2
 80055d8:	f7ff ffd2 	bl	8005580 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80055dc:	2204      	movs	r2, #4
 80055de:	f104 0112 	add.w	r1, r4, #18
 80055e2:	4628      	mov	r0, r5
 80055e4:	f7ff ffcc 	bl	8005580 <IntToUnicode>
 80055e8:	e7ee      	b.n	80055c8 <USBD_FS_SerialStrDescriptor+0x14>
 80055ea:	bf00      	nop
 80055ec:	1ffff000 	.word	0x1ffff000
 80055f0:	200001bc 	.word	0x200001bc

080055f4 <USBD_FS_ProductStrDescriptor>:
{
 80055f4:	b508      	push	{r3, lr}
 80055f6:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80055f8:	4902      	ldr	r1, [pc, #8]	; (8005604 <USBD_FS_ProductStrDescriptor+0x10>)
 80055fa:	4803      	ldr	r0, [pc, #12]	; (8005608 <USBD_FS_ProductStrDescriptor+0x14>)
 80055fc:	f7ff fe63 	bl	80052c6 <USBD_GetString>
}
 8005600:	4800      	ldr	r0, [pc, #0]	; (8005604 <USBD_FS_ProductStrDescriptor+0x10>)
 8005602:	bd08      	pop	{r3, pc}
 8005604:	20000f28 	.word	0x20000f28
 8005608:	08005994 	.word	0x08005994

0800560c <USBD_FS_ManufacturerStrDescriptor>:
{
 800560c:	b510      	push	{r4, lr}
 800560e:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8005610:	4c03      	ldr	r4, [pc, #12]	; (8005620 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8005612:	4621      	mov	r1, r4
 8005614:	4803      	ldr	r0, [pc, #12]	; (8005624 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8005616:	f7ff fe56 	bl	80052c6 <USBD_GetString>
}
 800561a:	4620      	mov	r0, r4
 800561c:	bd10      	pop	{r4, pc}
 800561e:	bf00      	nop
 8005620:	20000f28 	.word	0x20000f28
 8005624:	080059ac 	.word	0x080059ac

08005628 <USBD_FS_ConfigStrDescriptor>:
{
 8005628:	b508      	push	{r3, lr}
 800562a:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800562c:	4902      	ldr	r1, [pc, #8]	; (8005638 <USBD_FS_ConfigStrDescriptor+0x10>)
 800562e:	4803      	ldr	r0, [pc, #12]	; (800563c <USBD_FS_ConfigStrDescriptor+0x14>)
 8005630:	f7ff fe49 	bl	80052c6 <USBD_GetString>
}
 8005634:	4800      	ldr	r0, [pc, #0]	; (8005638 <USBD_FS_ConfigStrDescriptor+0x10>)
 8005636:	bd08      	pop	{r3, pc}
 8005638:	20000f28 	.word	0x20000f28
 800563c:	080059b0 	.word	0x080059b0

08005640 <USBD_FS_InterfaceStrDescriptor>:
{
 8005640:	b508      	push	{r3, lr}
 8005642:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8005644:	4902      	ldr	r1, [pc, #8]	; (8005650 <USBD_FS_InterfaceStrDescriptor+0x10>)
 8005646:	4803      	ldr	r0, [pc, #12]	; (8005654 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8005648:	f7ff fe3d 	bl	80052c6 <USBD_GetString>
}
 800564c:	4800      	ldr	r0, [pc, #0]	; (8005650 <USBD_FS_InterfaceStrDescriptor+0x10>)
 800564e:	bd08      	pop	{r3, pc}
 8005650:	20000f28 	.word	0x20000f28
 8005654:	080059bc 	.word	0x080059bc

08005658 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8005658:	b120      	cbz	r0, 8005664 <USBD_Get_USB_Status+0xc>
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800565a:	2802      	cmp	r0, #2
 800565c:	bf14      	ite	ne
 800565e:	2002      	movne	r0, #2
 8005660:	2001      	moveq	r0, #1
 8005662:	4770      	bx	lr
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8005664:	4770      	bx	lr
	...

08005668 <HAL_PCD_MspInit>:
{
 8005668:	b510      	push	{r4, lr}
 800566a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800566c:	2300      	movs	r3, #0
 800566e:	9303      	str	r3, [sp, #12]
 8005670:	9304      	str	r3, [sp, #16]
 8005672:	9305      	str	r3, [sp, #20]
 8005674:	9306      	str	r3, [sp, #24]
 8005676:	9307      	str	r3, [sp, #28]
  if(pcdHandle->Instance==USB)
 8005678:	6802      	ldr	r2, [r0, #0]
 800567a:	4b1a      	ldr	r3, [pc, #104]	; (80056e4 <HAL_PCD_MspInit+0x7c>)
 800567c:	429a      	cmp	r2, r3
 800567e:	d001      	beq.n	8005684 <HAL_PCD_MspInit+0x1c>
}
 8005680:	b008      	add	sp, #32
 8005682:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005684:	4c18      	ldr	r4, [pc, #96]	; (80056e8 <HAL_PCD_MspInit+0x80>)
 8005686:	6963      	ldr	r3, [r4, #20]
 8005688:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800568c:	6163      	str	r3, [r4, #20]
 800568e:	6963      	ldr	r3, [r4, #20]
 8005690:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005694:	9301      	str	r3, [sp, #4]
 8005696:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005698:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800569c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800569e:	2302      	movs	r3, #2
 80056a0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80056a2:	2303      	movs	r3, #3
 80056a4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 80056a6:	230e      	movs	r3, #14
 80056a8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056aa:	a903      	add	r1, sp, #12
 80056ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056b0:	f7fb fe8e 	bl	80013d0 <HAL_GPIO_Init>
    __HAL_RCC_USB_CLK_ENABLE();
 80056b4:	69e3      	ldr	r3, [r4, #28]
 80056b6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80056ba:	61e3      	str	r3, [r4, #28]
 80056bc:	69e3      	ldr	r3, [r4, #28]
 80056be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80056c2:	9302      	str	r3, [sp, #8]
 80056c4:	9b02      	ldr	r3, [sp, #8]
    __HAL_REMAPINTERRUPT_USB_ENABLE();
 80056c6:	4a09      	ldr	r2, [pc, #36]	; (80056ec <HAL_PCD_MspInit+0x84>)
 80056c8:	6813      	ldr	r3, [r2, #0]
 80056ca:	f043 0320 	orr.w	r3, r3, #32
 80056ce:	6013      	str	r3, [r2, #0]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 1, 0);
 80056d0:	2200      	movs	r2, #0
 80056d2:	2101      	movs	r1, #1
 80056d4:	204b      	movs	r0, #75	; 0x4b
 80056d6:	f7fb fe23 	bl	8001320 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80056da:	204b      	movs	r0, #75	; 0x4b
 80056dc:	f7fb fe56 	bl	800138c <HAL_NVIC_EnableIRQ>
}
 80056e0:	e7ce      	b.n	8005680 <HAL_PCD_MspInit+0x18>
 80056e2:	bf00      	nop
 80056e4:	40005c00 	.word	0x40005c00
 80056e8:	40021000 	.word	0x40021000
 80056ec:	40010000 	.word	0x40010000

080056f0 <HAL_PCD_SetupStageCallback>:
{
 80056f0:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80056f2:	f500 712c 	add.w	r1, r0, #688	; 0x2b0
 80056f6:	f8d0 02e8 	ldr.w	r0, [r0, #744]	; 0x2e8
 80056fa:	f7ff f9e3 	bl	8004ac4 <USBD_LL_SetupStage>
}
 80056fe:	bd08      	pop	{r3, pc}

08005700 <HAL_PCD_DataOutStageCallback>:
{
 8005700:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8005702:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8005706:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800570a:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 800570e:	f8d0 02e8 	ldr.w	r0, [r0, #744]	; 0x2e8
 8005712:	f7ff fa04 	bl	8004b1e <USBD_LL_DataOutStage>
}
 8005716:	bd08      	pop	{r3, pc}

08005718 <HAL_PCD_DataInStageCallback>:
{
 8005718:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800571a:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800571e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8005722:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005724:	f8d0 02e8 	ldr.w	r0, [r0, #744]	; 0x2e8
 8005728:	f7ff fa3d 	bl	8004ba6 <USBD_LL_DataInStage>
}
 800572c:	bd08      	pop	{r3, pc}

0800572e <HAL_PCD_SOFCallback>:
{
 800572e:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8005730:	f8d0 02e8 	ldr.w	r0, [r0, #744]	; 0x2e8
 8005734:	f7ff fadc 	bl	8004cf0 <USBD_LL_SOF>
}
 8005738:	bd08      	pop	{r3, pc}

0800573a <HAL_PCD_ResetCallback>:
{
 800573a:	b510      	push	{r4, lr}
 800573c:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800573e:	6883      	ldr	r3, [r0, #8]
 8005740:	2b02      	cmp	r3, #2
 8005742:	d109      	bne.n	8005758 <HAL_PCD_ResetCallback+0x1e>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8005744:	2101      	movs	r1, #1
 8005746:	f8d4 02e8 	ldr.w	r0, [r4, #744]	; 0x2e8
 800574a:	f7ff fabb 	bl	8004cc4 <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800574e:	f8d4 02e8 	ldr.w	r0, [r4, #744]	; 0x2e8
 8005752:	f7ff fa8f 	bl	8004c74 <USBD_LL_Reset>
}
 8005756:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005758:	f7fa ffa4 	bl	80006a4 <Error_Handler>
 800575c:	e7f2      	b.n	8005744 <HAL_PCD_ResetCallback+0xa>
	...

08005760 <HAL_PCD_SuspendCallback>:
{
 8005760:	b510      	push	{r4, lr}
 8005762:	4604      	mov	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8005764:	f8d0 02e8 	ldr.w	r0, [r0, #744]	; 0x2e8
 8005768:	f7ff faaf 	bl	8004cca <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 800576c:	69a3      	ldr	r3, [r4, #24]
 800576e:	b123      	cbz	r3, 800577a <HAL_PCD_SuspendCallback+0x1a>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8005770:	4a02      	ldr	r2, [pc, #8]	; (800577c <HAL_PCD_SuspendCallback+0x1c>)
 8005772:	6913      	ldr	r3, [r2, #16]
 8005774:	f043 0306 	orr.w	r3, r3, #6
 8005778:	6113      	str	r3, [r2, #16]
}
 800577a:	bd10      	pop	{r4, pc}
 800577c:	e000ed00 	.word	0xe000ed00

08005780 <HAL_PCD_ResumeCallback>:
{
 8005780:	b508      	push	{r3, lr}
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8005782:	f8d0 02e8 	ldr.w	r0, [r0, #744]	; 0x2e8
 8005786:	f7ff faa9 	bl	8004cdc <USBD_LL_Resume>
}
 800578a:	bd08      	pop	{r3, pc}

0800578c <USBD_LL_Init>:
{
 800578c:	b510      	push	{r4, lr}
 800578e:	4604      	mov	r4, r0
  hpcd_USB_FS.pData = pdev;
 8005790:	481d      	ldr	r0, [pc, #116]	; (8005808 <USBD_LL_Init+0x7c>)
 8005792:	f8c0 42e8 	str.w	r4, [r0, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 8005796:	f8c4 02c0 	str.w	r0, [r4, #704]	; 0x2c0
  hpcd_USB_FS.Instance = USB;
 800579a:	4b1c      	ldr	r3, [pc, #112]	; (800580c <USBD_LL_Init+0x80>)
 800579c:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800579e:	2308      	movs	r3, #8
 80057a0:	6043      	str	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80057a2:	2302      	movs	r3, #2
 80057a4:	6083      	str	r3, [r0, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80057a6:	6103      	str	r3, [r0, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80057a8:	2300      	movs	r3, #0
 80057aa:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80057ac:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80057ae:	f7fb fefd 	bl	80015ac <HAL_PCD_Init>
 80057b2:	bb30      	cbnz	r0, 8005802 <USBD_LL_Init+0x76>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80057b4:	2318      	movs	r3, #24
 80057b6:	2200      	movs	r2, #0
 80057b8:	4611      	mov	r1, r2
 80057ba:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 80057be:	f7fc feb7 	bl	8002530 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80057c2:	2358      	movs	r3, #88	; 0x58
 80057c4:	2200      	movs	r2, #0
 80057c6:	2180      	movs	r1, #128	; 0x80
 80057c8:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 80057cc:	f7fc feb0 	bl	8002530 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80057d0:	23c0      	movs	r3, #192	; 0xc0
 80057d2:	2200      	movs	r2, #0
 80057d4:	2181      	movs	r1, #129	; 0x81
 80057d6:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 80057da:	f7fc fea9 	bl	8002530 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80057de:	f44f 7388 	mov.w	r3, #272	; 0x110
 80057e2:	2200      	movs	r2, #0
 80057e4:	2101      	movs	r1, #1
 80057e6:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 80057ea:	f7fc fea1 	bl	8002530 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80057ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80057f2:	2200      	movs	r2, #0
 80057f4:	2182      	movs	r1, #130	; 0x82
 80057f6:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 80057fa:	f7fc fe99 	bl	8002530 <HAL_PCDEx_PMAConfig>
}
 80057fe:	2000      	movs	r0, #0
 8005800:	bd10      	pop	{r4, pc}
    Error_Handler( );
 8005802:	f7fa ff4f 	bl	80006a4 <Error_Handler>
 8005806:	e7d5      	b.n	80057b4 <USBD_LL_Init+0x28>
 8005808:	20001128 	.word	0x20001128
 800580c:	40005c00 	.word	0x40005c00

08005810 <USBD_LL_Start>:
{
 8005810:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8005812:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8005816:	f7fb ff2d 	bl	8001674 <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800581a:	f7ff ff1d 	bl	8005658 <USBD_Get_USB_Status>
}
 800581e:	bd08      	pop	{r3, pc}

08005820 <USBD_LL_OpenEP>:
{
 8005820:	b508      	push	{r3, lr}
 8005822:	4694      	mov	ip, r2
 8005824:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8005826:	4663      	mov	r3, ip
 8005828:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800582c:	f7fc fd62 	bl	80022f4 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005830:	f7ff ff12 	bl	8005658 <USBD_Get_USB_Status>
}
 8005834:	bd08      	pop	{r3, pc}

08005836 <USBD_LL_CloseEP>:
{
 8005836:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8005838:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800583c:	f7fc fd96 	bl	800236c <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005840:	f7ff ff0a 	bl	8005658 <USBD_Get_USB_Status>
}
 8005844:	bd08      	pop	{r3, pc}

08005846 <USBD_LL_StallEP>:
{
 8005846:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8005848:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800584c:	f7fc fe00 	bl	8002450 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005850:	f7ff ff02 	bl	8005658 <USBD_Get_USB_Status>
}
 8005854:	bd08      	pop	{r3, pc}

08005856 <USBD_LL_ClearStallEP>:
{
 8005856:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8005858:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800585c:	f7fc fe2d 	bl	80024ba <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005860:	f7ff fefa 	bl	8005658 <USBD_Get_USB_Status>
}
 8005864:	bd08      	pop	{r3, pc}

08005866 <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8005866:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  if((ep_addr & 0x80) == 0x80)
 800586a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800586e:	d108      	bne.n	8005882 <USBD_LL_IsStallEP+0x1c>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8005870:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8005874:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8005878:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800587c:	f891 016a 	ldrb.w	r0, [r1, #362]	; 0x16a
}
 8005880:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8005882:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8005886:	3101      	adds	r1, #1
 8005888:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800588c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8005890:	7888      	ldrb	r0, [r1, #2]
 8005892:	4770      	bx	lr

08005894 <USBD_LL_SetUSBAddress>:
{
 8005894:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8005896:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800589a:	f7fb ff04 	bl	80016a6 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800589e:	f7ff fedb 	bl	8005658 <USBD_Get_USB_Status>
}
 80058a2:	bd08      	pop	{r3, pc}

080058a4 <USBD_LL_Transmit>:
{
 80058a4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80058a6:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 80058aa:	f7fc fdb0 	bl	800240e <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80058ae:	f7ff fed3 	bl	8005658 <USBD_Get_USB_Status>
}
 80058b2:	bd08      	pop	{r3, pc}

080058b4 <USBD_LL_PrepareReceive>:
{
 80058b4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80058b6:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 80058ba:	f7fc fd86 	bl	80023ca <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80058be:	f7ff fecb 	bl	8005658 <USBD_Get_USB_Status>
}
 80058c2:	bd08      	pop	{r3, pc}

080058c4 <USBD_LL_GetRxDataSize>:
{
 80058c4:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80058c6:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 80058ca:	f7fc fd97 	bl	80023fc <HAL_PCD_EP_GetRxCount>
}
 80058ce:	bd08      	pop	{r3, pc}

080058d0 <USBD_static_malloc>:
}
 80058d0:	4800      	ldr	r0, [pc, #0]	; (80058d4 <USBD_static_malloc+0x4>)
 80058d2:	4770      	bx	lr
 80058d4:	20001414 	.word	0x20001414

080058d8 <USBD_static_free>:
}
 80058d8:	4770      	bx	lr

080058da <HAL_PCDEx_SetConnectionState>:
{
 80058da:	b508      	push	{r3, lr}
  if (state == 1)
 80058dc:	2901      	cmp	r1, #1
	 HAL_GPIO_WritePin(USB_PULLUP_GPIO_Port,USB_PULLUP_Pin,GPIO_PIN_SET);
 80058de:	bf0c      	ite	eq
 80058e0:	2201      	moveq	r2, #1
	  HAL_GPIO_WritePin(USB_PULLUP_GPIO_Port,USB_PULLUP_Pin,GPIO_PIN_RESET);
 80058e2:	2200      	movne	r2, #0
 80058e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80058e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80058ec:	f7fb fe4a 	bl	8001584 <HAL_GPIO_WritePin>
}
 80058f0:	bd08      	pop	{r3, pc}
	...

080058f4 <__libc_init_array>:
 80058f4:	b570      	push	{r4, r5, r6, lr}
 80058f6:	4d0d      	ldr	r5, [pc, #52]	; (800592c <__libc_init_array+0x38>)
 80058f8:	4c0d      	ldr	r4, [pc, #52]	; (8005930 <__libc_init_array+0x3c>)
 80058fa:	1b64      	subs	r4, r4, r5
 80058fc:	10a4      	asrs	r4, r4, #2
 80058fe:	2600      	movs	r6, #0
 8005900:	42a6      	cmp	r6, r4
 8005902:	d109      	bne.n	8005918 <__libc_init_array+0x24>
 8005904:	4d0b      	ldr	r5, [pc, #44]	; (8005934 <__libc_init_array+0x40>)
 8005906:	4c0c      	ldr	r4, [pc, #48]	; (8005938 <__libc_init_array+0x44>)
 8005908:	f000 f820 	bl	800594c <_init>
 800590c:	1b64      	subs	r4, r4, r5
 800590e:	10a4      	asrs	r4, r4, #2
 8005910:	2600      	movs	r6, #0
 8005912:	42a6      	cmp	r6, r4
 8005914:	d105      	bne.n	8005922 <__libc_init_array+0x2e>
 8005916:	bd70      	pop	{r4, r5, r6, pc}
 8005918:	f855 3b04 	ldr.w	r3, [r5], #4
 800591c:	4798      	blx	r3
 800591e:	3601      	adds	r6, #1
 8005920:	e7ee      	b.n	8005900 <__libc_init_array+0xc>
 8005922:	f855 3b04 	ldr.w	r3, [r5], #4
 8005926:	4798      	blx	r3
 8005928:	3601      	adds	r6, #1
 800592a:	e7f2      	b.n	8005912 <__libc_init_array+0x1e>
 800592c:	080059cc 	.word	0x080059cc
 8005930:	080059cc 	.word	0x080059cc
 8005934:	080059cc 	.word	0x080059cc
 8005938:	080059d4 	.word	0x080059d4

0800593c <memset>:
 800593c:	4402      	add	r2, r0
 800593e:	4603      	mov	r3, r0
 8005940:	4293      	cmp	r3, r2
 8005942:	d100      	bne.n	8005946 <memset+0xa>
 8005944:	4770      	bx	lr
 8005946:	f803 1b01 	strb.w	r1, [r3], #1
 800594a:	e7f9      	b.n	8005940 <memset+0x4>

0800594c <_init>:
 800594c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800594e:	bf00      	nop
 8005950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005952:	bc08      	pop	{r3}
 8005954:	469e      	mov	lr, r3
 8005956:	4770      	bx	lr

08005958 <_fini>:
 8005958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800595a:	bf00      	nop
 800595c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800595e:	bc08      	pop	{r3}
 8005960:	469e      	mov	lr, r3
 8005962:	4770      	bx	lr
