/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 224 144)
	(text "display_enable" (rect 5 0 95 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 107 24 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "sinal" (rect 0 0 27 19)(font "Intel Clear" (font_size 8)))
		(text "sinal" (rect 21 27 48 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "entrada1[6..0]" (rect 0 0 84 19)(font "Intel Clear" (font_size 8)))
		(text "entrada1[6..0]" (rect 21 43 105 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "entrada0[6..0]" (rect 0 0 84 19)(font "Intel Clear" (font_size 8)))
		(text "entrada0[6..0]" (rect 21 59 105 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "sel[2..0]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "sel[2..0]" (rect 21 75 68 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 208 32)
		(output)
		(text "John_Signal" (rect 0 0 71 19)(font "Intel Clear" (font_size 8)))
		(text "John_Signal" (rect 116 27 187 46)(font "Intel Clear" (font_size 8)))
		(line (pt 208 32)(pt 192 32))
	)
	(port
		(pt 208 48)
		(output)
		(text "saida1[6..0]" (rect 0 0 70 19)(font "Intel Clear" (font_size 8)))
		(text "saida1[6..0]" (rect 117 43 187 62)(font "Intel Clear" (font_size 8)))
		(line (pt 208 48)(pt 192 48)(line_width 3))
	)
	(port
		(pt 208 64)
		(output)
		(text "saida2[6..0]" (rect 0 0 70 19)(font "Intel Clear" (font_size 8)))
		(text "saida2[6..0]" (rect 117 59 187 78)(font "Intel Clear" (font_size 8)))
		(line (pt 208 64)(pt 192 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 192 112))
	)
)
