

================================================================
== Vitis HLS Report for 'aveImpl_double_15_80_1_2_16_Pipeline_loop_a1'
================================================================
* Date:           Wed May  8 02:27:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.767 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       99|       99|  0.330 us|  0.330 us|   99|   99|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_a1  |       97|       97|        19|          1|          1|    80|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      338|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|     1041|      192|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1041|      566|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln293_fu_197_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln300_2_fu_207_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln300_3_fu_218_p2  |         +|   0|  0|  18|          11|          11|
    |icmp_fu_239_p2         |      icmp|   0|  0|  34|          27|           1|
    |icmp_ln293_fu_191_p2   |      icmp|   0|  0|  39|          32|          32|
    |storemerge2_fu_274_p3  |    select|   0|  0|  63|           1|          64|
    |storemerge_fu_280_p3   |    select|   0|  0|  63|           1|          64|
    |tmp_9_fu_267_p3        |    select|   0|  0|  63|           1|          64|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 338|         116|         250|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_4     |   9|          2|   31|         62|
    |j_fu_70                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   64|        128|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |empty_reg_324                      |   4|   0|    4|          0|
    |icmp_reg_318                       |   1|   0|    1|          0|
    |input_r_load_3_reg_334             |  64|   0|   64|          0|
    |input_r_load_reg_329               |  64|   0|   64|          0|
    |j_fu_70                            |  31|   0|   31|          0|
    |storemerge2_reg_388                |  64|   0|   64|          0|
    |storemerge_reg_393                 |  64|   0|   64|          0|
    |tmp_9_reg_382                      |  64|   0|   64|          0|
    |values1_1_reg_367                  |  64|   0|   64|          0|
    |values1_reg_361                    |  64|   0|   64|          0|
    |values_1_addr_reg_355              |   4|   0|    4|          0|
    |values_1_load_reg_377              |  64|   0|   64|          0|
    |values_addr_reg_349                |   4|   0|    4|          0|
    |values_load_reg_372                |  64|   0|   64|          0|
    |empty_reg_324                      |  64|  32|    4|          0|
    |icmp_reg_318                       |  64|  32|    1|          0|
    |tmp_9_reg_382                      |  64|  32|   64|          0|
    |values1_reg_361                    |  64|  32|   64|          0|
    |values_1_addr_reg_355              |  64|  32|    4|          0|
    |values_addr_reg_349                |  64|  32|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1041| 192|  798|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_401_p_din0    |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_401_p_din1    |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_401_p_opcode  |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_401_p_dout0   |   in|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_401_p_ce      |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_405_p_din0    |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_405_p_din1    |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_405_p_opcode  |  out|    2|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_405_p_dout0   |   in|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_405_p_ce      |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_1022_p_din0   |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_1022_p_din1   |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_1022_p_dout0  |   in|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_1022_p_ce     |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_1026_p_din0   |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_1026_p_din1   |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_1026_p_dout0  |   in|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|grp_fu_1026_p_ce     |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1|  return value|
|cols                 |   in|   32|     ap_none|                                                cols|        scalar|
|add_ln300            |   in|   11|     ap_none|                                           add_ln300|        scalar|
|input_r_address0     |  out|   11|   ap_memory|                                             input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|                                             input_r|         array|
|input_r_q0           |   in|   64|   ap_memory|                                             input_r|         array|
|input_r_address1     |  out|   11|   ap_memory|                                             input_r|         array|
|input_r_ce1          |  out|    1|   ap_memory|                                             input_r|         array|
|input_r_q1           |   in|   64|   ap_memory|                                             input_r|         array|
|add_ln300_1          |   in|   11|     ap_none|                                         add_ln300_1|        scalar|
|values_1_address0    |  out|    4|   ap_memory|                                            values_1|         array|
|values_1_ce0         |  out|    1|   ap_memory|                                            values_1|         array|
|values_1_q0          |   in|   64|   ap_memory|                                            values_1|         array|
|values_1_address1    |  out|    4|   ap_memory|                                            values_1|         array|
|values_1_ce1         |  out|    1|   ap_memory|                                            values_1|         array|
|values_1_we1         |  out|    1|   ap_memory|                                            values_1|         array|
|values_1_d1          |  out|   64|   ap_memory|                                            values_1|         array|
|values_address0      |  out|    4|   ap_memory|                                              values|         array|
|values_ce0           |  out|    1|   ap_memory|                                              values|         array|
|values_q0            |   in|   64|   ap_memory|                                              values|         array|
|values_address1      |  out|    4|   ap_memory|                                              values|         array|
|values_ce1           |  out|    1|   ap_memory|                                              values|         array|
|values_we1           |  out|    1|   ap_memory|                                              values|         array|
|values_d1            |  out|   64|   ap_memory|                                              values|         array|
|d_cols               |   in|   64|     ap_none|                                              d_cols|        scalar|
|cmp33_1              |   in|    1|     ap_none|                                             cmp33_1|        scalar|
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+

