<div class="announce instapaper_body md" data-path="README.md" id="readme">
 <article class="markdown-body entry-content" itemprop="text">
  <h1><a id="user-content-firrtl-interpreter" class="anchor" href="https://github.com/ucb-bar/firrtl-interpreter#firrtl-interpreter" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Firrtl-Interpreter</h1> 
  <p>The firrtl interpreter is an experimental circuit simulator that executes low Firrtl IR. It is one of the standard back-ends available as part of the <a href="https://github.com/ucb-bar/chisel-testers.git" target="_blank">chisel-testers</a> project, and thus one of the tools in the <a href="https://github.com/ucb-bar" target="_blank">UCB-BAR/chisel</a> hardware synthesis toolbox. This project provides a test harness supporting a peek, poke expect model.<br> It also provides a interactive simulator shell or repl (see frepl.sh) that allows fine grained incremental execution of a circuit. In combination with a scala debugger such as Eclipse or IntelliJ it can be a very power way of analyzing problematic behavior. The interpreter has not yet been optimzed for performance and may be too slow for emulation of very complex circuits.</p> 
  <p><a href="https://github.com/ucb-bar/chisel3.git" target="_blank">Chisel3</a> is a high-level functional circuit generator. It produces <strong>Flexible Intermediate Representation for RTL</strong> or <strong>FIRRTL</strong>. The <a href="https://github.com/ucb-bar/firrtl.git" target="_blank">Firrtl</a> project parses and transforms firrtl. It also provides mechanisms for emitting verilog, for processing by downstream toolchains. This interpreter parse and execute the LoFirrtl subset of Firrtl. The interpreter is useful for a initial debugging of Chisel circuits and is also used for other forms of circuit analysis.</p> 
  <h2><a id="user-content-using-the-interpreter" class="anchor" href="https://github.com/ucb-bar/firrtl-interpreter#using-the-interpreter" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Using the interpreter</h2> 
  <h3><a id="user-content-attach-it-to-your-project" class="anchor" href="https://github.com/ucb-bar/firrtl-interpreter#attach-it-to-your-project" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Attach it to your project</h3> 
  <p>Most Chisel development projects will have a an SBT file that describes dependencies. To access the firrtl-interpreter in your project add a dependency on</p> 
  <pre><code>"edu.berkeley.cs" %% "firrtl-interpreter" % "0.1-SNAPSHOT"
</code></pre> 
  <p>There are a number of different ways to specify this dependency in the build.sbt file. If you have based your circuit on the <a href="https://github.com/ucb-bar/chisel-template.git" target="_blank">Chisel-template</a> the addition should look like</p> 
  <div class="highlight highlight-source-scala">
   <pre>libraryDependencies <span class="pl-k">++</span><span class="pl-k">=</span> <span class="pl-en">Seq</span>(
  <span class="pl-s"><span class="pl-pds">"</span>edu.berkeley.cs<span class="pl-pds">"</span></span> <span class="pl-k">%%</span> <span class="pl-s"><span class="pl-pds">"</span>chisel3<span class="pl-pds">"</span></span> <span class="pl-k">%</span> chiselVersion,
  <span class="pl-s"><span class="pl-pds">"</span>edu.berkeley.cs<span class="pl-pds">"</span></span> <span class="pl-k">%%</span> <span class="pl-s"><span class="pl-pds">"</span>chisel-iotesters<span class="pl-pds">"</span></span> <span class="pl-k">%</span> <span class="pl-s"><span class="pl-pds">"</span>1.0<span class="pl-pds">"</span></span>,
  <span class="pl-s"><span class="pl-pds">"</span>edu.berkeley.cs<span class="pl-pds">"</span></span> <span class="pl-k">%%</span> <span class="pl-s"><span class="pl-pds">"</span>firrtl-interpreter<span class="pl-pds">"</span></span> <span class="pl-k">%</span> <span class="pl-s"><span class="pl-pds">"</span>0.1-SNAPSHOT<span class="pl-pds">"</span></span>,
  <span class="pl-s"><span class="pl-pds">"</span>org.scalatest<span class="pl-pds">"</span></span> <span class="pl-k">%</span> <span class="pl-s"><span class="pl-pds">"</span>scalatest_2.11<span class="pl-pds">"</span></span> <span class="pl-k">%</span> <span class="pl-s"><span class="pl-pds">"</span>2.2.4<span class="pl-pds">"</span></span>,
  <span class="pl-s"><span class="pl-pds">"</span>org.scalacheck<span class="pl-pds">"</span></span> <span class="pl-k">%%</span> <span class="pl-s"><span class="pl-pds">"</span>scalacheck<span class="pl-pds">"</span></span> <span class="pl-k">%</span> <span class="pl-s"><span class="pl-pds">"</span>1.12.4<span class="pl-pds">"</span></span>)</pre>
  </div> 
  <p>for other usage consult <strong>sbt</strong> documentation</p> 
  <h3><a id="user-content-use-the-tester-metaphor" class="anchor" href="https://github.com/ucb-bar/firrtl-interpreter#use-the-tester-metaphor" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Use the tester metaphor</h3> 
  <p>The easiest way to invoke the interpreter is through a test based harness. The InterpretiveTester is very similar to the chisel ClassicTester, it's api consists of poke, peek and expect statements. Here is an example of a GCD Circuit</p> 
  <div class="highlight highlight-source-scala">
   <pre><span class="pl-k">import</span> <span class="pl-v">Chisel.</span><span class="pl-v">_</span>
<span class="pl-k">import</span> <span class="pl-v">firrtl_interpreter.</span><span class="pl-v">InterpretiveTester</span>
<span class="pl-k">import</span> <span class="pl-v">org.scalatest.</span>{<span class="pl-v">Matchers</span>, <span class="pl-v">FlatSpec</span>}

<span class="pl-k">object</span> <span class="pl-en">GCDCalculator</span> {
  <span class="pl-k">def</span> <span class="pl-en">computeGcd</span>(<span class="pl-v">a</span>: <span class="pl-k">Int</span>, <span class="pl-v">b</span>: <span class="pl-k">Int</span>)<span class="pl-k">:</span> (<span class="pl-k">Int</span>, <span class="pl-k">Int</span>) <span class="pl-k">=</span> {
    <span class="pl-k">var</span> <span class="pl-en">x</span> <span class="pl-k">=</span> a
    <span class="pl-k">var</span> <span class="pl-en">y</span> <span class="pl-k">=</span> b
    <span class="pl-k">var</span> <span class="pl-en">depth</span> <span class="pl-k">=</span> <span class="pl-c1">1</span>
    <span class="pl-k">while</span>(y <span class="pl-k">&gt;</span> <span class="pl-c1">0</span> ) {
      <span class="pl-k">if</span> (x <span class="pl-k">&gt;</span> y) {
        x <span class="pl-k">-</span><span class="pl-k">=</span> y
      }
      <span class="pl-k">else</span> {
        y <span class="pl-k">-</span><span class="pl-k">=</span> x
      }
      depth <span class="pl-k">+</span><span class="pl-k">=</span> <span class="pl-c1">1</span>
    }
    (x, depth)
  }
}

<span class="pl-k">class</span> <span class="pl-en">GCD</span> <span class="pl-k">extends</span> <span class="pl-e">Module</span> {
  <span class="pl-k">val</span> <span class="pl-en">io</span> <span class="pl-k">=</span> <span class="pl-k">new</span> <span class="pl-en">Bundle</span> {
    <span class="pl-k">val</span> <span class="pl-en">a</span>  <span class="pl-k">=</span> <span class="pl-en">UInt</span>(<span class="pl-en">INPUT</span>,  <span class="pl-c1">16</span>)
    <span class="pl-k">val</span> <span class="pl-en">b</span>  <span class="pl-k">=</span> <span class="pl-en">UInt</span>(<span class="pl-en">INPUT</span>,  <span class="pl-c1">16</span>)
    <span class="pl-k">val</span> <span class="pl-en">e</span>  <span class="pl-k">=</span> <span class="pl-en">Bool</span>(<span class="pl-en">INPUT</span>)
    <span class="pl-k">val</span> <span class="pl-en">z</span>  <span class="pl-k">=</span> <span class="pl-en">UInt</span>(<span class="pl-en">OUTPUT</span>, <span class="pl-c1">16</span>)
    <span class="pl-k">val</span> <span class="pl-en">v</span>  <span class="pl-k">=</span> <span class="pl-en">Bool</span>(<span class="pl-en">OUTPUT</span>)
  }
  <span class="pl-k">val</span> <span class="pl-en">x</span>  <span class="pl-k">=</span> <span class="pl-en">Reg</span>(<span class="pl-en">UInt</span>())
  <span class="pl-k">val</span> <span class="pl-en">y</span>  <span class="pl-k">=</span> <span class="pl-en">Reg</span>(<span class="pl-en">UInt</span>())
  when   (x <span class="pl-k">&gt;</span> y) { x <span class="pl-k">:</span><span class="pl-k">=</span> x <span class="pl-k">-</span> y }
  unless (x <span class="pl-k">&gt;</span> y) { y <span class="pl-k">:</span><span class="pl-k">=</span> y <span class="pl-k">-</span> x }
  when (io.e) { x <span class="pl-k">:</span><span class="pl-k">=</span> io.a; y <span class="pl-k">:</span><span class="pl-k">=</span> io.b }
  io.z <span class="pl-k">:</span><span class="pl-k">=</span> x
  io.v <span class="pl-k">:</span><span class="pl-k">=</span> y <span class="pl-k">===</span> <span class="pl-en">UInt</span>(<span class="pl-c1">0</span>)
}


<span class="pl-k">class</span> <span class="pl-en">InterpreterUsageSpec</span> <span class="pl-k">extends</span> <span class="pl-e">FlatSpec</span> <span class="pl-k">with</span> <span class="pl-e">Matchers</span> {

  <span class="pl-s"><span class="pl-pds">"</span>GCD<span class="pl-pds">"</span></span> should <span class="pl-s"><span class="pl-pds">"</span>return correct values for a range of inputs<span class="pl-pds">"</span></span> in {
    <span class="pl-k">val</span> <span class="pl-en">s</span> <span class="pl-k">=</span> <span class="pl-en">Driver</span>.emit(() <span class="pl-k">=&gt;</span> <span class="pl-k">new</span> <span class="pl-en">GCD)</span>

    <span class="pl-k">val</span> <span class="pl-en">tester</span> <span class="pl-k">=</span> <span class="pl-k">new</span> <span class="pl-en">InterpretiveTester</span>(s)

    <span class="pl-k">for</span> {
      i <span class="pl-k">&lt;</span><span class="pl-k">-</span> <span class="pl-c1">1</span> to <span class="pl-c1">100</span>
      j <span class="pl-k">&lt;</span><span class="pl-k">-</span> <span class="pl-c1">1</span> to <span class="pl-c1">100</span>
    } {
      tester.poke(<span class="pl-s"><span class="pl-pds">"</span>io_a<span class="pl-pds">"</span></span>, i)
      tester.poke(<span class="pl-s"><span class="pl-pds">"</span>io_b<span class="pl-pds">"</span></span>, j)
      tester.poke(<span class="pl-s"><span class="pl-pds">"</span>io_e<span class="pl-pds">"</span></span>, <span class="pl-c1">1</span>)
      tester.step()
      tester.poke(<span class="pl-s"><span class="pl-pds">"</span>io_e<span class="pl-pds">"</span></span>, <span class="pl-c1">0</span>)

      <span class="pl-k">var</span> <span class="pl-en">cycles</span> <span class="pl-k">=</span> <span class="pl-c1">0</span>
      <span class="pl-k">while</span> (tester.peek(<span class="pl-s"><span class="pl-pds">"</span>io_v<span class="pl-pds">"</span></span>) <span class="pl-k">!=</span> <span class="pl-en">BigInt</span>(<span class="pl-c1">1</span>)) {
        tester.step()
        cycles <span class="pl-k">+</span><span class="pl-k">=</span> <span class="pl-c1">1</span>
      }
      tester.expect(<span class="pl-s"><span class="pl-pds">"</span>io_z<span class="pl-pds">"</span></span>, <span class="pl-en">BigInt</span>(<span class="pl-en">GCDCalculator</span>.computeGcd(i, j)._1))
      <span class="pl-c"><span class="pl-c">//</span> uncomment the println to see a lot of output</span>
      <span class="pl-c"><span class="pl-c">//</span> println(f"GCD(${i}%3d, ${j}%3d) =&gt; ${interpretiveTester.peek("io_z")}%3d in $cycles%3d cycles")</span>
    }
    tester.report()
  }
}</pre>
  </div> 
  <h3><a id="user-content-about-ports-and-names" class="anchor" href="https://github.com/ucb-bar/firrtl-interpreter#about-ports-and-names" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>About ports and names</h3> 
  <p>The firrtl transformations that result in LoFirrtl alter the names of ports. What would be io.a becomes io_a and so forth.</p> 
  <h3><a id="user-content-using-the-interpreter-with-a-debugger" class="anchor" href="https://github.com/ucb-bar/firrtl-interpreter#using-the-interpreter-with-a-debugger" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Using the interpreter with a debugger</h3> 
  <p>This section under development</p> 
 </article>
</div>