Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 05:25:54 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_78/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.160       -1.153                      8                  718       -0.027       -0.106                      6                  718        1.725        0.000                       0                   719  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.160       -1.153                      8                  718       -0.027       -0.106                      6                  718        1.725        0.000                       0                   719  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            8  Failing Endpoints,  Worst Slack       -0.160ns,  Total Violation       -1.153ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.027ns,  Total Violation       -0.106ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.160ns  (required time - arrival time)
  Source:                 demux/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 1.596ns (39.505%)  route 2.444ns (60.495%))
  Logic Levels:           16  (CARRY8=9 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.406ns = ( 5.406 - 4.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.883ns (routing 0.000ns, distribution 0.883ns)
  Clock Net Delay (Destination): 0.736ns (routing 0.000ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=718, estimated)      0.883     1.844    demux/CLK
    SLICE_X106Y513       FDRE                                         r  demux/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y513       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.925 r  demux/sel_reg[0]/Q
                         net (fo=39, estimated)       0.201     2.126    demux/sel[0]
    SLICE_X107Y513       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.110     2.236 f  demux/sel_reg[7]_i_6/O[0]
                         net (fo=24, estimated)       0.279     2.515    demux/O[0]
    SLICE_X107Y511       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     2.552 r  demux/sel[7]_i_191/O
                         net (fo=1, routed)           0.016     2.568    demux/sel[7]_i_191_n_0
    SLICE_X107Y511       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.758 f  demux/sel_reg[7]_i_143/CO[7]
                         net (fo=1, estimated)        0.026     2.784    demux/sel_reg[7]_i_143_n_0
    SLICE_X107Y512       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092     2.876 f  demux/sel_reg[7]_i_88/CO[4]
                         net (fo=41, estimated)       0.322     3.198    demux/CO[0]
    SLICE_X104Y513       LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     3.264 r  demux/sel[7]_i_116/O
                         net (fo=2, estimated)        0.118     3.382    demux/sel[7]_i_116_n_0
    SLICE_X104Y512       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     3.419 r  demux/sel[7]_i_123/O
                         net (fo=1, routed)           0.025     3.444    demux/sel[7]_i_123_n_0
    SLICE_X104Y512       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.607 f  demux/sel_reg[7]_i_58/CO[7]
                         net (fo=1, estimated)        0.026     3.633    demux/sel_reg[7]_i_58_n_0
    SLICE_X104Y513       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092     3.725 f  demux/sel_reg[7]_i_55/CO[4]
                         net (fo=8, estimated)        0.243     3.968    demux_n_45
    SLICE_X105Y512       LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.099     4.067 r  sel[7]_i_22/O
                         net (fo=7, estimated)        0.241     4.308    sel[7]_i_22_n_0
    SLICE_X105Y512       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.456 r  sel[7]_i_30/O
                         net (fo=1, routed)           0.011     4.467    demux/sel[7]_i_20_0[0]
    SLICE_X105Y512       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.594 r  demux/sel_reg[7]_i_18/O[6]
                         net (fo=1, estimated)        0.307     4.901    demux_n_49
    SLICE_X105Y514       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     4.995 r  sel_reg[7]_i_17/O[1]
                         net (fo=1, estimated)        0.263     5.258    sel_reg[7]_i_17_n_14
    SLICE_X106Y512       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.294 r  sel[7]_i_8/O
                         net (fo=1, routed)           0.010     5.304    demux/sel_reg[7]_0[6]
    SLICE_X106Y512       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.419 r  demux/sel_reg[7]_i_3/CO[7]
                         net (fo=1, estimated)        0.026     5.445    demux/sel_reg[7]_i_3_n_0
    SLICE_X106Y513       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.501 r  demux/sel_reg[7]_i_4/O[0]
                         net (fo=8, estimated)        0.272     5.773    demux/sel_reg[7]_i_4_n_15
    SLICE_X108Y512       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.826 r  demux/sel[2]_i_1/O
                         net (fo=1, routed)           0.058     5.884    demux/sel20_in[2]
    SLICE_X108Y512       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=718, estimated)      0.736     5.406    demux/CLK
    SLICE_X108Y512       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.328     5.735    
                         clock uncertainty           -0.035     5.699    
    SLICE_X108Y512       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.724    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          5.724    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 -0.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 demux/genblk1[102].z_reg[102][5]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[102].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.061ns (44.526%)  route 0.076ns (55.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      0.761ns (routing 0.000ns, distribution 0.761ns)
  Clock Net Delay (Destination): 0.900ns (routing 0.000ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=718, estimated)      0.761     1.431    demux/CLK
    SLICE_X107Y495       FDRE                                         r  demux/genblk1[102].z_reg[102][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y495       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.492 r  demux/genblk1[102].z_reg[102][5]/Q
                         net (fo=1, estimated)        0.076     1.568    genblk1[102].reg_in/D[5]
    SLICE_X106Y495       FDRE                                         r  genblk1[102].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=718, estimated)      0.900     1.861    genblk1[102].reg_in/CLK
    SLICE_X106Y495       FDRE                                         r  genblk1[102].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.328     1.533    
    SLICE_X106Y495       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.595    genblk1[102].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                 -0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X101Y506  genblk1[123].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X103Y507  demux/genblk1[127].z_reg[127][1]/C



