{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/Sin_Corregir/runs/SARSA_WInd_e8/tmp/cc3fd1172cf24aabae8f6d40318cdf72.lib ",
   "modules": {
      "\\SARSA_WInd_e8": {
         "num_wires":         4,
         "num_wire_bits":     9,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 9,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         3,
         "num_cells_by_type": {
            "$_AND_": 2,
            "$_XOR_": 1
         }
      }
   },
      "design": {
         "num_wires":         4,
         "num_wire_bits":     9,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 9,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         3,
         "num_cells_by_type": {
            "$_AND_": 2,
            "$_XOR_": 1
         }
      }
}

