

================================================================
== Vitis HLS Report for 'fpsub503_144_275_Pipeline_VITIS_LOOP_53_2'
================================================================
* Date:           Tue May 20 14:36:34 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_2  |       17|       17|         3|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    624|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|     274|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     338|    700|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503x2_1_U  |fpadd503_149_3_Pipeline_VITIS_LOOP_28_2_p503x2_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                              |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln53_fu_143_p2        |         +|   0|  0|  13|           4|           1|
    |add_ln54_fu_193_p2        |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_182_p2         |         +|   0|  0|  71|          64|          64|
    |and_ln54_6_fu_237_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln54_fu_188_p2        |       and|   0|  0|  64|          64|          64|
    |ap_condition_285          |       and|   0|  0|   2|           1|           1|
    |icmp_ln53_fu_137_p2       |      icmp|   0|  0|  13|           4|           5|
    |or_ln54_6_fu_248_p2       |        or|   0|  0|  64|          64|          64|
    |or_ln54_fu_207_p2         |        or|   0|  0|  64|          64|          64|
    |sext_ln45_cast_fu_121_p3  |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln54_16_fu_203_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln54_18_fu_242_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln54_23_fu_220_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln54_fu_198_p2        |       xor|   0|  0|  64|          64|          64|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 624|         588|         589|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |borrow_reg_110           |   9|          2|    1|          2|
    |i_33_fu_58               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|   13|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |and_ln54_reg_303             |  64|   0|   64|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |borrow_reg_110               |   1|   0|    1|          0|
    |c_addr_reg_278               |   7|   0|    7|          0|
    |c_load_reg_289               |  64|   0|   64|          0|
    |i_33_fu_58                   |   4|   0|    4|          0|
    |icmp_ln53_reg_274            |   1|   0|    1|          0|
    |sext_ln45_cast_reg_269       |  64|   0|   64|          0|
    |tempReg_reg_294              |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 274|   0|  274|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  fpsub503.144.275_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  fpsub503.144.275_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  fpsub503.144.275_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  fpsub503.144.275_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  fpsub503.144.275_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  fpsub503.144.275_Pipeline_VITIS_LOOP_53_2|  return value|
|c_offset    |   in|    3|     ap_none|                                   c_offset|        scalar|
|c_offset4   |   in|    1|     ap_none|                                  c_offset4|        scalar|
|c_address0  |  out|    7|   ap_memory|                                          c|         array|
|c_ce0       |  out|    1|   ap_memory|                                          c|         array|
|c_we0       |  out|    1|   ap_memory|                                          c|         array|
|c_d0        |  out|   64|   ap_memory|                                          c|         array|
|c_address1  |  out|    7|   ap_memory|                                          c|         array|
|c_ce1       |  out|    1|   ap_memory|                                          c|         array|
|c_q1        |   in|   64|   ap_memory|                                          c|         array|
|sext_ln45   |   in|    1|     ap_none|                                  sext_ln45|        scalar|
+------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_33 = alloca i32 1" [src/generic/fp_generic.c:44]   --->   Operation 6 'alloca' 'i_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln45_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sext_ln45"   --->   Operation 7 'read' 'sext_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c_offset4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_offset4"   --->   Operation 8 'read' 'c_offset4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %c_offset"   --->   Operation 9 'read' 'c_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.99ns)   --->   "%sext_ln45_cast = select i1 %sext_ln45_read, i64 18446744073709551615, i64 0"   --->   Operation 10 'select' 'sext_ln45_cast' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln44 = store i4 0, i4 %i_33" [src/generic/fp_generic.c:44]   --->   Operation 11 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc32"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i4 %i_33" [src/generic/fp_generic.c:54]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%icmp_ln53 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:53]   --->   Operation 14 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln53 = add i4 %i, i4 1" [src/generic/fp_generic.c:53]   --->   Operation 15 'add' 'add_ln53' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.inc32.split, void %for.end34.exitStub" [src/generic/fp_generic.c:53]   --->   Operation 16 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i4 %i" [src/generic/fp_generic.c:54]   --->   Operation 17 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i3 %trunc_ln54" [src/generic/fp_generic.c:54]   --->   Operation 18 'zext' 'zext_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %c_offset_read, i1 %c_offset4_read, i3 %trunc_ln54" [src/generic/fp_generic.c:54]   --->   Operation 19 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln54_13 = zext i7 %tmp_s" [src/generic/fp_generic.c:54]   --->   Operation 20 'zext' 'zext_ln54_13' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i64 %c, i32 0, i32 %zext_ln54_13" [src/generic/fp_generic.c:54]   --->   Operation 21 'getelementptr' 'c_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%c_load = load i7 %c_addr" [src/generic/fp_generic.c:54]   --->   Operation 22 'load' 'c_load' <Predicate = (!icmp_ln53)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 112> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p503x2_1_addr = getelementptr i64 %p503x2_1, i32 0, i32 %zext_ln54" [src/generic/fp_generic.c:54]   --->   Operation 23 'getelementptr' 'p503x2_1_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:54]   --->   Operation 24 'load' 'p503x2_1_load' <Predicate = (!icmp_ln53)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln44 = store i4 %add_ln53, i4 %i_33" [src/generic/fp_generic.c:44]   --->   Operation 25 'store' 'store_ln44' <Predicate = (!icmp_ln53)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%borrow = phi i1 0, void %newFuncRoot, i1 %tmp, void %for.inc32.split" [src/generic/fp_generic.c:53]   --->   Operation 26 'phi' 'borrow' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] ( I:3.25ns O:3.25ns )   --->   "%c_load = load i7 %c_addr" [src/generic/fp_generic.c:54]   --->   Operation 27 'load' 'c_load' <Predicate = (!icmp_ln53)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 112> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln54_11 = zext i1 %borrow" [src/generic/fp_generic.c:54]   --->   Operation 28 'zext' 'zext_ln54_11' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.52ns)   --->   "%tempReg = add i64 %c_load, i64 %zext_ln54_11" [src/generic/fp_generic.c:54]   --->   Operation 29 'add' 'tempReg' <Predicate = (!icmp_ln53)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:54]   --->   Operation 30 'load' 'p503x2_1_load' <Predicate = (!icmp_ln53)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 31 [1/1] (0.99ns)   --->   "%and_ln54 = and i64 %p503x2_1_load, i64 %sext_ln45_cast" [src/generic/fp_generic.c:54]   --->   Operation 31 'and' 'and_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:44]   --->   Operation 32 'specpipeline' 'specpipeline_ln44' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:44]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/generic/fp_generic.c:53]   --->   Operation 34 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.52ns)   --->   "%add_ln54 = add i64 %and_ln54, i64 %tempReg" [src/generic/fp_generic.c:54]   --->   Operation 35 'add' 'add_ln54' <Predicate = (!icmp_ln53)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln54 = store i64 %add_ln54, i7 %c_addr" [src/generic/fp_generic.c:54]   --->   Operation 36 'store' 'store_ln54' <Predicate = (!icmp_ln53)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 112> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_18)   --->   "%xor_ln54 = xor i64 %add_ln54, i64 %tempReg" [src/generic/fp_generic.c:54]   --->   Operation 37 'xor' 'xor_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_18)   --->   "%xor_ln54_16 = xor i64 %and_ln54, i64 %tempReg" [src/generic/fp_generic.c:54]   --->   Operation 38 'xor' 'xor_ln54_16' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln54_18)   --->   "%or_ln54 = or i64 %xor_ln54, i64 %xor_ln54_16" [src/generic/fp_generic.c:54]   --->   Operation 39 'or' 'or_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_6)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:54]   --->   Operation 40 'bitselect' 'bit_sel' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_6)   --->   "%xor_ln54_23 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:54]   --->   Operation 41 'xor' 'xor_ln54_23' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_6)   --->   "%trunc_ln54_14 = trunc i64 %tempReg" [src/generic/fp_generic.c:54]   --->   Operation 42 'trunc' 'trunc_ln54_14' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_6)   --->   "%xor_ln54_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln54_23, i63 %trunc_ln54_14" [src/generic/fp_generic.c:54]   --->   Operation 43 'bitconcatenate' 'xor_ln54_s' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_6)   --->   "%and_ln54_6 = and i64 %c_load, i64 %xor_ln54_s" [src/generic/fp_generic.c:54]   --->   Operation 44 'and' 'and_ln54_6' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln54_18 = xor i64 %or_ln54, i64 %add_ln54" [src/generic/fp_generic.c:54]   --->   Operation 45 'xor' 'xor_ln54_18' <Predicate = (!icmp_ln53)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln54_6 = or i64 %xor_ln54_18, i64 %and_ln54_6" [src/generic/fp_generic.c:54]   --->   Operation 46 'or' 'or_ln54_6' <Predicate = (!icmp_ln53)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln54_6, i32 63" [src/generic/fp_generic.c:53]   --->   Operation 47 'bitselect' 'tmp' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc32" [src/generic/fp_generic.c:53]   --->   Operation 48 'br' 'br_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_offset4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ sext_ln45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p503x2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_33                   (alloca           ) [ 0100]
sext_ln45_read         (read             ) [ 0000]
c_offset4_read         (read             ) [ 0000]
c_offset_read          (read             ) [ 0000]
sext_ln45_cast         (select           ) [ 0010]
store_ln44             (store            ) [ 0000]
br_ln0                 (br               ) [ 0111]
i                      (load             ) [ 0000]
icmp_ln53              (icmp             ) [ 0111]
add_ln53               (add              ) [ 0000]
br_ln53                (br               ) [ 0000]
trunc_ln54             (trunc            ) [ 0000]
zext_ln54              (zext             ) [ 0000]
tmp_s                  (bitconcatenate   ) [ 0000]
zext_ln54_13           (zext             ) [ 0000]
c_addr                 (getelementptr    ) [ 0111]
p503x2_1_addr          (getelementptr    ) [ 0010]
store_ln44             (store            ) [ 0000]
borrow                 (phi              ) [ 0010]
c_load                 (load             ) [ 0101]
zext_ln54_11           (zext             ) [ 0000]
tempReg                (add              ) [ 0101]
p503x2_1_load          (load             ) [ 0000]
and_ln54               (and              ) [ 0101]
specpipeline_ln44      (specpipeline     ) [ 0000]
speclooptripcount_ln44 (speclooptripcount) [ 0000]
specloopname_ln53      (specloopname     ) [ 0000]
add_ln54               (add              ) [ 0000]
store_ln54             (store            ) [ 0000]
xor_ln54               (xor              ) [ 0000]
xor_ln54_16            (xor              ) [ 0000]
or_ln54                (or               ) [ 0000]
bit_sel                (bitselect        ) [ 0000]
xor_ln54_23            (xor              ) [ 0000]
trunc_ln54_14          (trunc            ) [ 0000]
xor_ln54_s             (bitconcatenate   ) [ 0000]
and_ln54_6             (and              ) [ 0000]
xor_ln54_18            (xor              ) [ 0000]
or_ln54_6              (or               ) [ 0000]
tmp                    (bitselect        ) [ 0111]
br_ln53                (br               ) [ 0111]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_offset4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_offset4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln45">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p503x2_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_33_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_33/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sext_ln45_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln45_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="c_offset4_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_offset4_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="c_offset_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="0" index="1" bw="3" slack="0"/>
<pin id="77" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_offset_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="c_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="7" slack="0"/>
<pin id="84" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="2"/>
<pin id="89" dir="0" index="1" bw="64" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="95" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_load/1 store_ln54/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="p503x2_1_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="3" slack="0"/>
<pin id="101" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503x2_1_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503x2_1_load/1 "/>
</bind>
</comp>

<comp id="110" class="1005" name="borrow_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="borrow (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="borrow_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="borrow/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sext_ln45_cast_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="0" index="2" bw="64" slack="0"/>
<pin id="125" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sext_ln45_cast/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln44_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln53_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln53_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln54_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln54_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="3" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="0" index="3" bw="3" slack="0"/>
<pin id="163" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln54_13_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_13/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln44_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln54_11_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_11/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tempReg_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="and_ln54_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="1"/>
<pin id="191" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln54_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="0" index="1" bw="64" slack="1"/>
<pin id="196" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="xor_ln54_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="1"/>
<pin id="201" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="xor_ln54_16_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="0" index="1" bw="64" slack="1"/>
<pin id="206" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_16/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="or_ln54_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="bit_sel_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="1"/>
<pin id="216" dir="0" index="2" bw="7" slack="0"/>
<pin id="217" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="xor_ln54_23_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_23/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln54_14_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_14/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="xor_ln54_s_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="63" slack="0"/>
<pin id="233" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln54_s/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="and_ln54_6_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="1"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54_6/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="xor_ln54_18_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_18/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="or_ln54_6_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54_6/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="0" index="2" bw="7" slack="0"/>
<pin id="258" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="262" class="1005" name="i_33_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_33 "/>
</bind>
</comp>

<comp id="269" class="1005" name="sext_ln45_cast_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln45_cast "/>
</bind>
</comp>

<comp id="274" class="1005" name="icmp_ln53_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="278" class="1005" name="c_addr_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="1"/>
<pin id="280" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="p503x2_1_addr_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="1"/>
<pin id="286" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503x2_1_addr "/>
</bind>
</comp>

<comp id="289" class="1005" name="c_load_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="294" class="1005" name="tempReg_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="303" class="1005" name="and_ln54_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="1"/>
<pin id="305" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="and_ln54 "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="96"><net_src comp="80" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="62" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="134" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="134" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="134" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="74" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="68" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="149" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="158" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="177"><net_src comp="143" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="114" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="87" pin="7"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="104" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="193" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="211"><net_src comp="198" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="203" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="220" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="207" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="193" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="237" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="58" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="272"><net_src comp="121" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="277"><net_src comp="137" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="80" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="287"><net_src comp="97" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="292"><net_src comp="87" pin="7"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="297"><net_src comp="182" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="306"><net_src comp="188" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="312"><net_src comp="254" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="114" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {3 }
	Port: p503x2_1 | {}
 - Input state : 
	Port: fpsub503.144.275_Pipeline_VITIS_LOOP_53_2 : c_offset | {1 }
	Port: fpsub503.144.275_Pipeline_VITIS_LOOP_53_2 : c_offset4 | {1 }
	Port: fpsub503.144.275_Pipeline_VITIS_LOOP_53_2 : c | {1 2 }
	Port: fpsub503.144.275_Pipeline_VITIS_LOOP_53_2 : sext_ln45 | {1 }
	Port: fpsub503.144.275_Pipeline_VITIS_LOOP_53_2 : p503x2_1 | {1 2 }
  - Chain level:
	State 1
		store_ln44 : 1
		i : 1
		icmp_ln53 : 2
		add_ln53 : 2
		br_ln53 : 3
		trunc_ln54 : 2
		zext_ln54 : 3
		tmp_s : 3
		zext_ln54_13 : 4
		c_addr : 5
		c_load : 6
		p503x2_1_addr : 4
		p503x2_1_load : 5
		store_ln44 : 3
	State 2
		zext_ln54_11 : 1
		tempReg : 2
		and_ln54 : 1
	State 3
		store_ln54 : 1
		xor_ln54 : 1
		or_ln54 : 1
		xor_ln54_23 : 1
		xor_ln54_s : 1
		and_ln54_6 : 2
		xor_ln54_18 : 1
		or_ln54_6 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      xor_ln54_fu_198      |    0    |    64   |
|    xor   |     xor_ln54_16_fu_203    |    0    |    64   |
|          |     xor_ln54_23_fu_220    |    0    |    2    |
|          |     xor_ln54_18_fu_242    |    0    |    64   |
|----------|---------------------------|---------|---------|
|          |      add_ln53_fu_143      |    0    |    13   |
|    add   |       tempReg_fu_182      |    0    |    71   |
|          |      add_ln54_fu_193      |    0    |    71   |
|----------|---------------------------|---------|---------|
|    and   |      and_ln54_fu_188      |    0    |    64   |
|          |     and_ln54_6_fu_237     |    0    |    64   |
|----------|---------------------------|---------|---------|
|    or    |       or_ln54_fu_207      |    0    |    64   |
|          |      or_ln54_6_fu_248     |    0    |    64   |
|----------|---------------------------|---------|---------|
|  select  |   sext_ln45_cast_fu_121   |    0    |    64   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln53_fu_137     |    0    |    13   |
|----------|---------------------------|---------|---------|
|          | sext_ln45_read_read_fu_62 |    0    |    0    |
|   read   | c_offset4_read_read_fu_68 |    0    |    0    |
|          |  c_offset_read_read_fu_74 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln54_fu_149     |    0    |    0    |
|          |    trunc_ln54_14_fu_226   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln54_fu_153     |    0    |    0    |
|   zext   |    zext_ln54_13_fu_168    |    0    |    0    |
|          |    zext_ln54_11_fu_178    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_158       |    0    |    0    |
|          |     xor_ln54_s_fu_229     |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|       bit_sel_fu_213      |    0    |    0    |
|          |         tmp_fu_254        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   682   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   and_ln54_reg_303   |   64   |
|    borrow_reg_110    |    1   |
|    c_addr_reg_278    |    7   |
|    c_load_reg_289    |   64   |
|     i_33_reg_262     |    4   |
|   icmp_ln53_reg_274  |    1   |
| p503x2_1_addr_reg_284|    3   |
|sext_ln45_cast_reg_269|   64   |
|    tempReg_reg_294   |   64   |
|      tmp_reg_309     |    1   |
+----------------------+--------+
|         Total        |   273  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_87 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_104 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |    6   ||  3.176  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   682  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   273  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   273  |   700  |
+-----------+--------+--------+--------+
