
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016009                       # Number of seconds simulated
sim_ticks                                 16009026000                       # Number of ticks simulated
final_tick                                16009026000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54739                       # Simulator instruction rate (inst/s)
host_op_rate                                    94945                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19083351                       # Simulator tick rate (ticks/s)
host_mem_usage                                2038092                       # Number of bytes of host memory used
host_seconds                                   838.90                       # Real time elapsed on the host
sim_insts                                    45920299                       # Number of instructions simulated
sim_ops                                      79649253                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      9953536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           9953536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1079232                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1079232                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       155524                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             155524                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        16863                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             16863                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    621745258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            621745258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     67413970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            67413970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    689159228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           689159228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     155524                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     16863                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   155524                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   16863                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               9953152                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    384                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1077952                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                9953536                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1079232                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             9810                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9722                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9335                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9415                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9195                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9056                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9315                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9296                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9285                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9508                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10239                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10271                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10527                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10609                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10067                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9868                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1025                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1              953                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2              877                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3              942                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4              851                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              836                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              963                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              997                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1019                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1118                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1296                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1220                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1317                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1282                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1103                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1044                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  16007905000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               155524                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               16863                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  77844                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  40742                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  21087                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   9733                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4030                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1474                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    438                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    132                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     28                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   294                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   338                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   710                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                   985                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1035                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1051                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1046                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1037                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1036                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1037                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1040                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1039                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1035                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1029                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1029                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1035                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1023                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1029                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    19                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       101704                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   108.456541                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    85.691527                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   115.030583                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        74794     73.54%     73.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        17992     17.69%     91.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3857      3.79%     95.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2252      2.21%     97.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1340      1.32%     98.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          951      0.94%     99.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          181      0.18%     99.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          154      0.15%     99.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          183      0.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       101704                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1012                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    153.660079                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    56.313610                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  2007.467407                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-2047         1011     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::63488-65535            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1012                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1012                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.643281                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.618397                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.923495                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             671     66.30%     66.30% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              36      3.56%     69.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             300     29.64%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               5      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1012                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4408206000                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7324168500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 777590000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    28345.31                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               47095.31                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      621.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       67.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   621.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    67.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.38                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    4.86                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.52                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     13.29                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   66913                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3740                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                43.03                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               22.18                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     92860.28                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   40.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               339299940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               180342195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              536528160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              38857680                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1250792400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1436624010                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            34200480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5267156820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      313778880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       114685035                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9512405130                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           594.190114                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12767381750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     20593750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    529382000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    401249500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    817451500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2689933250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11550416000                       # Time in different power states
system.mem_ctrls0_1.actEnergy               386895180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               205624485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              573870360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              49062780                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1266158400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1529811600                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            34929120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5277909870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      287642400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        78678945                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9690761160                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           605.331081                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12562131500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     21868500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    535894000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    239382250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    748865750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2888131250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11574884250                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      9929856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           9929856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1076864                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1076864                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       155154                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             155154                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        16826                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             16826                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    620266092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            620266092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     67266054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            67266054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    687532146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           687532146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     155154                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     16826                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   155154                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   16826                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               9929344                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1074944                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                9929856                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1076864                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             9690                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9628                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9276                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9431                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9165                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9060                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9322                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9290                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9485                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10175                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10322                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10504                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10592                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10062                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9888                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0              991                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              902                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2              836                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3              955                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              858                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              823                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              964                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              989                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              995                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1137                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1295                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1267                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1342                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1280                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1099                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1063                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  16008450500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               155154                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               16826                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  76591                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  40632                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  21015                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10187                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4255                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1744                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    549                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    130                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     38                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   291                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   354                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   697                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                   975                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1037                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1041                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1037                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1038                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1041                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1035                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1036                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1028                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1037                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1027                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1025                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1029                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1026                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1025                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    29                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       101266                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   108.662098                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    85.806766                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   115.207385                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        74364     73.43%     73.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        17949     17.72%     91.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3867      3.82%     94.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2272      2.24%     97.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1349      1.33%     98.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          959      0.95%     99.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          174      0.17%     99.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          128      0.13%     99.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          204      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       101266                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1008                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    153.889881                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    55.897314                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1978.646411                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-2047         1007     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::61440-63487            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1008                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1008                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.662698                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.637506                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.929126                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             656     65.08%     65.08% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              42      4.17%     69.25% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             304     30.16%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               6      0.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1008                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4517001750                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7425989250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 775730000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    29114.52                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47864.52                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      620.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       67.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   620.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    67.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.37                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    4.85                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     13.17                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   66926                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3745                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                43.14                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               22.26                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     93083.21                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   41.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               336122640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               178649625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              534514680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              38199960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1247719200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1430737050                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            33250080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5285644770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      298054560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       116876325                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9500162940                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           593.425408                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12780988000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     19356000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    528094000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    416471500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    775989500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2676933000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11592182000                       # Time in different power states
system.mem_ctrls1_1.actEnergy               386952300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               205654845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              573227760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              49475160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1245260640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1517725320                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            32326560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5320554990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      211837920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy       101571810                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9644805915                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           602.460497                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12595319500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     16687750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    526994000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    376470000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    551372500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2869883250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11667618500                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      9942208                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           9942208                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1078080                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1078080                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       155347                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             155347                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        16845                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             16845                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    621037657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            621037657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     67342011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            67342011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    688379668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           688379668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     155347                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     16845                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   155347                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   16845                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               9941632                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    576                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1077120                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                9942208                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1078080                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             9742                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9608                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9278                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9392                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9187                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9038                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9345                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9324                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9264                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9453                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10186                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10297                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10531                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10671                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10142                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            9880                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1002                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1              923                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2              870                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3              940                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4              845                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              832                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              970                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7              983                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8              992                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1092                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1275                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1271                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1338                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1316                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1117                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1064                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  16008103000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               155347                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               16845                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  77018                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  40610                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  20930                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  10121                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4262                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1639                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    537                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    162                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     47                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      8                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   302                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   347                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   722                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                   985                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1041                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1038                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1041                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1035                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1030                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1033                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1046                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1031                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1028                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1025                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1022                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1028                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1016                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1029                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    24                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       101552                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   108.497243                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    85.608428                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   115.878047                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        74824     73.68%     73.68% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        17849     17.58%     91.26% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3805      3.75%     95.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2206      2.17%     97.18% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1387      1.37%     98.54% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          936      0.92%     99.46% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          182      0.18%     99.64% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          164      0.16%     99.80% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          199      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       101552                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1010                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    153.796040                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    56.305422                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1995.156942                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-2047         1009     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::61440-63487            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1010                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1010                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.663366                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.637674                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.938941                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             663     65.64%     65.64% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              31      3.07%     68.71% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             311     30.79%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               3      0.30%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               2      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1010                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4539274750                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7451862250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 776690000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    29221.92                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               47971.92                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      621.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       67.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   621.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    67.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.38                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    4.85                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.53                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     13.05                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   66891                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3717                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                43.06                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               22.07                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     92966.59                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   41.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               338321760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               179810895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              534885960                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              38445300                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1237270320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1424093130                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            32955840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5273858310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      279940800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       134797290                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9474987555                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           591.852834                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12799611500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     18442500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    523602000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    504357000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    728881000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2667370000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11566373500                       # Time in different power states
system.mem_ctrls2_1.actEnergy               386816640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               205578945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              574227360                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              49407300                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1260012000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1525019610                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            34840320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5315310420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      253223520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        78578310                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9683147535                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           604.855497                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12574152500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     22279750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    533330000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    257838750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    659280000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2879226750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11657070750                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      9946944                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           9946944                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1077568                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1077568                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       155421                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             155421                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        16837                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             16837                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    621333490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            621333490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     67310029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            67310029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    688643519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           688643519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     155421                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     16837                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   155421                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   16837                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               9946240                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    704                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1075776                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                9946944                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1077568                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                    11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             9808                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9624                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9288                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9374                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9139                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9009                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9343                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9300                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9317                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9493                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10213                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10284                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10505                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10645                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10177                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            9891                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1026                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1              887                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2              851                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3              914                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4              860                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              802                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              992                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7              992                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1028                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1111                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1285                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1256                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1303                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1310                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1146                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1046                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  16008716500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               155421                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               16837                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  78021                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  40564                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  20608                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   9865                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4160                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1556                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    467                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    130                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     28                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   283                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   336                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   719                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                   986                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1039                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1046                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1041                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1038                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1032                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1039                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1030                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1028                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1032                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1033                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1023                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1031                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1033                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1021                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    23                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       101658                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   108.415590                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    85.601295                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   115.206658                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        74922     73.70%     73.70% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        17821     17.53%     91.23% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3836      3.77%     95.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2205      2.17%     97.17% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1402      1.38%     98.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          973      0.96%     99.51% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          169      0.17%     99.68% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          140      0.14%     99.81% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          190      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       101658                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1011                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    153.691395                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    56.054617                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1998.211468                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-2047         1010     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::61440-63487            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1011                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1011                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.626113                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.601508                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.918819                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             679     67.16%     67.16% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              37      3.66%     70.82% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             290     28.68%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               4      0.40%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1011                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4427148500                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7341086000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 777050000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    28486.90                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47236.90                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      621.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       67.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   621.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    67.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.38                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    4.85                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.51                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     13.19                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   66822                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3732                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                43.00                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               22.17                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     92934.53                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   40.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               337279320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               179264415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              534678900                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              38231280                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1242187440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1433877750                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            35666400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5300391240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      265104960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       124365570                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9491587395                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           592.889739                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12766802500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     24817500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    525706000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    456433250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    690174500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2687550000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11624344750                       # Time in different power states
system.mem_ctrls3_1.actEnergy               388608780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               206527695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              574948500                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              49511700                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1264314480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1525383270                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            33829440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5299606920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      265620480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        84099555                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9692989950                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           605.470301                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12574976000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     21552000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    535180000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    260928750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    691488750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2877054000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11622822500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                103                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   16009026000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       24727051                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3164659                       # Number of instructions committed
system.cpu00.committedOps                     5509255                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5437327                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu00.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       441245                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5437327                       # number of integer instructions
system.cpu00.num_fp_insts                       72480                       # number of float instructions
system.cpu00.num_int_register_reads          10872365                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4674822                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3071691                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2415900                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1196775                       # number of memory refs
system.cpu00.num_load_insts                    860072                       # Number of load instructions
system.cpu00.num_store_insts                   336703                       # Number of store instructions
system.cpu00.num_idle_cycles             5630728.365556                       # Number of idle cycles
system.cpu00.num_busy_cycles             19096322.634444                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.772285                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.227715                       # Percentage of idle cycles
system.cpu00.Branches                          512021                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4184429     75.95%     76.36% # Class of executed instruction
system.cpu00.op_class::IntMult                  16814      0.31%     76.67% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36971      0.67%     77.34% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51820      0.94%     78.28% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     78.28% # Class of executed instruction
system.cpu00.op_class::MemRead                 845041     15.34%     93.62% # Class of executed instruction
system.cpu00.op_class::MemWrite                334874      6.08%     99.69% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  5509255                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                 97                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   16009026000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       22101458                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   2984641                       # Number of instructions committed
system.cpu01.committedOps                     5223272                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5151387                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu01.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       420076                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5151387                       # number of integer instructions
system.cpu01.num_fp_insts                       72434                       # number of float instructions
system.cpu01.num_int_register_reads          10310925                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4431236                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            2954989                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2310311                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1091092                       # number of memory refs
system.cpu01.num_load_insts                    775513                       # Number of load instructions
system.cpu01.num_store_insts                   315579                       # Number of store instructions
system.cpu01.num_idle_cycles             6845237.987138                       # Number of idle cycles
system.cpu01.num_busy_cycles             15256220.012862                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.690281                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.309719                       # Percentage of idle cycles
system.cpu01.Branches                          490774                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4004191     76.66%     77.09% # Class of executed instruction
system.cpu01.op_class::IntMult                  16802      0.32%     77.41% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36964      0.71%     78.12% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51784      0.99%     79.11% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     79.11% # Class of executed instruction
system.cpu01.op_class::MemRead                 760486     14.56%     93.67% # Class of executed instruction
system.cpu01.op_class::MemWrite                313750      6.01%     99.68% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15027      0.29%     99.96% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5223272                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                 97                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   16009026000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       19480735                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   2812504                       # Number of instructions committed
system.cpu02.committedOps                     4950830                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             4878945                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu02.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       400015                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    4878945                       # number of integer instructions
system.cpu02.num_fp_insts                       72434                       # number of float instructions
system.cpu02.num_int_register_reads           9775524                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4198916                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            2844655                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2210003                       # number of times the CC registers were written
system.cpu02.num_mem_refs                      989704                       # number of memory refs
system.cpu02.num_load_insts                    694189                       # Number of load instructions
system.cpu02.num_store_insts                   295515                       # Number of store instructions
system.cpu02.num_idle_cycles             7628076.502334                       # Number of idle cycles
system.cpu02.num_busy_cycles             11852658.497666                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.608430                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.391570                       # Percentage of idle cycles
system.cpu02.Branches                          470716                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu02.op_class::IntAlu                 3833137     77.42%     77.88% # Class of executed instruction
system.cpu02.op_class::IntMult                  16802      0.34%     78.22% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36964      0.75%     78.96% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51784      1.05%     80.01% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     80.01% # Class of executed instruction
system.cpu02.op_class::MemRead                 679162     13.72%     93.73% # Class of executed instruction
system.cpu02.op_class::MemWrite                293686      5.93%     99.66% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  4950830                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                103                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   16009026000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       24593571                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3156127                       # Number of instructions committed
system.cpu03.committedOps                     5495523                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5423595                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu03.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       440205                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5423595                       # number of integer instructions
system.cpu03.num_fp_insts                       72480                       # number of float instructions
system.cpu03.num_int_register_reads          10845513                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4663170                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3065973                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2410696                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1191775                       # number of memory refs
system.cpu03.num_load_insts                    856116                       # Number of load instructions
system.cpu03.num_store_insts                   335659                       # Number of store instructions
system.cpu03.num_idle_cycles             5702861.018823                       # Number of idle cycles
system.cpu03.num_busy_cycles             18890709.981177                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.768116                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.231884                       # Percentage of idle cycles
system.cpu03.Branches                          510985                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4175697     75.98%     76.39% # Class of executed instruction
system.cpu03.op_class::IntMult                  16814      0.31%     76.70% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36971      0.67%     77.37% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51820      0.94%     78.31% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     78.31% # Class of executed instruction
system.cpu03.op_class::MemRead                 841085     15.30%     93.62% # Class of executed instruction
system.cpu03.op_class::MemWrite                333830      6.07%     99.69% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  5495523                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                115                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   16009026000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       29463059                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3522729                       # Number of instructions committed
system.cpu04.committedOps                     6078490                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             6006476                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu04.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       483427                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    6006476                       # number of integer instructions
system.cpu04.num_fp_insts                       72572                       # number of float instructions
system.cpu04.num_int_register_reads          11989863                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          5159541                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3304169                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2626358                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1407126                       # number of memory refs
system.cpu04.num_load_insts                   1028222                       # Number of load instructions
system.cpu04.num_store_insts                   378904                       # Number of store instructions
system.cpu04.num_idle_cycles             2351108.354681                       # Number of idle cycles
system.cpu04.num_busy_cycles             27111950.645319                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.920201                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.079799                       # Percentage of idle cycles
system.cpu04.Branches                          554272                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4543201     74.74%     75.11% # Class of executed instruction
system.cpu04.op_class::IntMult                  16826      0.28%     75.39% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36985      0.61%     76.00% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51892      0.85%     76.85% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     76.85% # Class of executed instruction
system.cpu04.op_class::MemRead                1013183     16.67%     93.52% # Class of executed instruction
system.cpu04.op_class::MemWrite                377075      6.20%     99.72% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  6078490                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                109                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   16009026000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       29355716                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3514882                       # Number of instructions committed
system.cpu05.committedOps                     6065852                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5993881                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu05.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       482494                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5993881                       # number of integer instructions
system.cpu05.num_fp_insts                       72526                       # number of float instructions
system.cpu05.num_int_register_reads          11964877                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          5148844                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3298811                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2621895                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1402605                       # number of memory refs
system.cpu05.num_load_insts                   1024667                       # Number of load instructions
system.cpu05.num_store_insts                   377938                       # Number of store instructions
system.cpu05.num_idle_cycles             2440959.854972                       # Number of idle cycles
system.cpu05.num_busy_cycles             26914756.145028                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.916849                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.083151                       # Percentage of idle cycles
system.cpu05.Branches                          553329                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4535140     74.77%     75.14% # Class of executed instruction
system.cpu05.op_class::IntMult                  16820      0.28%     75.41% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36978      0.61%     76.02% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51856      0.85%     76.88% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     76.88% # Class of executed instruction
system.cpu05.op_class::MemRead                1009632     16.64%     93.52% # Class of executed instruction
system.cpu05.op_class::MemWrite                376109      6.20%     99.72% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  6065852                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                 97                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   16009026000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       22209974                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   2990225                       # Number of instructions committed
system.cpu06.committedOps                     5232331                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5160446                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu06.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       420771                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5160446                       # number of integer instructions
system.cpu06.num_fp_insts                       72434                       # number of float instructions
system.cpu06.num_int_register_reads          10328649                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          4438905                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            2958800                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2313809                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1094382                       # number of memory refs
system.cpu06.num_load_insts                    778085                       # Number of load instructions
system.cpu06.num_store_insts                   316297                       # Number of store instructions
system.cpu06.num_idle_cycles             6803573.103098                       # Number of idle cycles
system.cpu06.num_busy_cycles             15406400.896902                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.693670                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.306330                       # Percentage of idle cycles
system.cpu06.Branches                          491446                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4009960     76.64%     77.07% # Class of executed instruction
system.cpu06.op_class::IntMult                  16802      0.32%     77.39% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36964      0.71%     78.09% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51784      0.99%     79.08% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     79.08% # Class of executed instruction
system.cpu06.op_class::MemRead                 763058     14.58%     93.67% # Class of executed instruction
system.cpu06.op_class::MemWrite                314468      6.01%     99.68% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5232331                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   16009026000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12108890                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664779                       # Number of instructions committed
system.cpu07.committedOps                     4697618                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625733                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378917                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625733                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9290063                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987898                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728639                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104471                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905225                       # number of memory refs
system.cpu07.num_load_insts                    630852                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7529435.352886                       # Number of idle cycles
system.cpu07.num_busy_cycles             4579454.647114                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.378189                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.621811                       # Percentage of idle cycles
system.cpu07.Branches                          449664                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664404     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615825     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697618                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                121                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   16009026000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       31808597                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3832841                       # Number of instructions committed
system.cpu08.committedOps                     6571228                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             6499171                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu08.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       519927                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    6499171                       # number of integer instructions
system.cpu08.num_fp_insts                       72618                       # number of float instructions
system.cpu08.num_int_register_reads          12956994                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5579204                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3505193                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2808561                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1589319                       # number of memory refs
system.cpu08.num_load_insts                   1173977                       # Number of load instructions
system.cpu08.num_store_insts                   415342                       # Number of store instructions
system.cpu08.num_idle_cycles             208084.793786                       # Number of idle cycles
system.cpu08.num_busy_cycles             31600512.206214                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.993458                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.006542                       # Percentage of idle cycles
system.cpu08.Branches                          590877                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22467      0.34%      0.34% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4853690     73.86%     74.20% # Class of executed instruction
system.cpu08.op_class::IntMult                  16832      0.26%     74.46% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36992      0.56%     75.02% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51928      0.79%     75.81% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     75.81% # Class of executed instruction
system.cpu08.op_class::MemRead                1158934     17.64%     93.45% # Class of executed instruction
system.cpu08.op_class::MemWrite                413513      6.29%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15043      0.23%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6571228                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   16009026000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       19405602                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2814048                       # Number of instructions committed
system.cpu09.committedOps                     4953464                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4881579                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       400233                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4881579                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads           9780628                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4201114                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2845845                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2211111                       # number of times the CC registers were written
system.cpu09.num_mem_refs                      990612                       # number of memory refs
system.cpu09.num_load_insts                    694861                       # Number of load instructions
system.cpu09.num_store_insts                   295751                       # Number of store instructions
system.cpu09.num_idle_cycles             7644193.499605                       # Number of idle cycles
system.cpu09.num_busy_cycles             11761408.500395                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.606083                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.393917                       # Percentage of idle cycles
system.cpu09.Branches                          470916                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3834863     77.42%     77.87% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.34%     78.21% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.75%     78.96% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      1.05%     80.00% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     80.00% # Class of executed instruction
system.cpu09.op_class::MemRead                 679834     13.72%     93.73% # Class of executed instruction
system.cpu09.op_class::MemWrite                293922      5.93%     99.66% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4953464                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                109                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   16009026000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       27110216                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3346529                       # Number of instructions committed
system.cpu10.committedOps                     5798811                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5726840                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu10.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       462757                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5726840                       # number of integer instructions
system.cpu10.num_fp_insts                       72526                       # number of float instructions
system.cpu10.num_int_register_reads          11440478                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4921279                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3190256                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2523213                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1303532                       # number of memory refs
system.cpu10.num_load_insts                    945329                       # Number of load instructions
system.cpu10.num_store_insts                   358203                       # Number of store instructions
system.cpu10.num_idle_cycles             4155546.193081                       # Number of idle cycles
system.cpu10.num_busy_cycles             22954669.806919                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.846717                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.153283                       # Percentage of idle cycles
system.cpu10.Branches                          533588                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4367172     75.31%     75.70% # Class of executed instruction
system.cpu10.op_class::IntMult                  16820      0.29%     75.99% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36978      0.64%     76.63% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51856      0.89%     77.52% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     77.52% # Class of executed instruction
system.cpu10.op_class::MemRead                 930294     16.04%     93.56% # Class of executed instruction
system.cpu10.op_class::MemWrite                356374      6.15%     99.71% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5798811                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                109                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   16009026000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       27016604                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3335865                       # Number of instructions committed
system.cpu11.committedOps                     5781882                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5709911                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu11.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       461504                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5709911                       # number of integer instructions
system.cpu11.num_fp_insts                       72526                       # number of float instructions
system.cpu11.num_int_register_reads          11407170                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4906856                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3183378                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2516921                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1297222                       # number of memory refs
system.cpu11.num_load_insts                    940299                       # Number of load instructions
system.cpu11.num_store_insts                   356923                       # Number of store instructions
system.cpu11.num_idle_cycles             4220186.165235                       # Number of idle cycles
system.cpu11.num_busy_cycles             22796417.834765                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.843793                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.156207                       # Percentage of idle cycles
system.cpu11.Branches                          532362                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4356553     75.35%     75.74% # Class of executed instruction
system.cpu11.op_class::IntMult                  16820      0.29%     76.03% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36978      0.64%     76.67% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51856      0.90%     77.56% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     77.56% # Class of executed instruction
system.cpu11.op_class::MemRead                 925264     16.00%     93.57% # Class of executed instruction
system.cpu11.op_class::MemWrite                355094      6.14%     99.71% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5781882                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                121                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   16009026000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       32018052                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   4073305                       # Number of instructions committed
system.cpu12.committedOps                     6936313                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             6864256                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu12.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       544850                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    6864256                       # number of integer instructions
system.cpu12.num_fp_insts                       72618                       # number of float instructions
system.cpu12.num_int_register_reads          13684088                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5894439                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3642298                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2933123                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1732937                       # number of memory refs
system.cpu12.num_load_insts                   1292726                       # Number of load instructions
system.cpu12.num_store_insts                   440211                       # Number of store instructions
system.cpu12.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu12.num_busy_cycles             32018051.998000                       # Number of busy cycles
system.cpu12.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu12.Branches                          615858                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22467      0.32%      0.32% # Class of executed instruction
system.cpu12.op_class::IntAlu                 5075157     73.17%     73.49% # Class of executed instruction
system.cpu12.op_class::IntMult                  16832      0.24%     73.73% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36992      0.53%     74.27% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51928      0.75%     75.02% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     75.02% # Class of executed instruction
system.cpu12.op_class::MemRead                1277683     18.42%     93.44% # Class of executed instruction
system.cpu12.op_class::MemWrite                438382      6.32%     99.76% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15043      0.22%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6936313                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                115                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   16009026000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       29559531                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3707165                       # Number of instructions committed
system.cpu13.committedOps                     6354384                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             6282370                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu13.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       501718                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    6282370                       # number of integer instructions
system.cpu13.num_fp_insts                       72572                       # number of float instructions
system.cpu13.num_int_register_reads          12541923                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          5398851                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3404814                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2717728                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1517771                       # number of memory refs
system.cpu13.num_load_insts                   1120663                       # Number of load instructions
system.cpu13.num_store_insts                   397108                       # Number of store instructions
system.cpu13.num_idle_cycles             2269742.324368                       # Number of idle cycles
system.cpu13.num_busy_cycles             27289788.675632                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.923215                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.076785                       # Percentage of idle cycles
system.cpu13.Branches                          572652                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22460      0.35%      0.35% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4708450     74.10%     74.45% # Class of executed instruction
system.cpu13.op_class::IntMult                  16826      0.26%     74.72% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36985      0.58%     75.30% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51892      0.82%     76.11% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     76.11% # Class of executed instruction
system.cpu13.op_class::MemRead                1105624     17.40%     93.51% # Class of executed instruction
system.cpu13.op_class::MemWrite                395279      6.22%     99.73% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15039      0.24%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  6354384                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   16009026000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4677457                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   16009026000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4309122                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              550225                       # Transaction distribution
system.piobus.trans_dist::ReadResp             550225                       # Transaction distribution
system.piobus.trans_dist::WriteReq                464                       # Transaction distribution
system.piobus.trans_dist::WriteResp               464                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port        65846                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        65846                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        44838                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        44838                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        24780                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        24780                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        64810                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        64810                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       107662                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       107662                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       106936                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       106936                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port        45510                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total        45510                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3728                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3728                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       144050                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       144050                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        24980                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        24980                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        87196                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        87196                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        85970                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        85970                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       169030                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       169030                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       126042                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       126042                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1101378                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       263384                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       263384                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       179352                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       179352                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        99120                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        99120                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       259240                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       259240                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       430648                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       430648                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       427744                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       427744                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       182040                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       182040                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14912                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14912                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       576200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       576200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        99920                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        99920                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       348784                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       348784                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       343880                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       343880                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       676120                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       676120                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       504168                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       504168                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4405512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           446170500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           311585500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.piobus.respLayer2.occupancy           72675500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           48683000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           27040000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.2                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           71476500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.4                       # Layer utilization (%)
system.piobus.respLayer10.occupancy         120647000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer12.occupancy         119847000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer14.occupancy          49377500                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3704500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         158129000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             1.0                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          27323500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          96702000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          96143000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         180273500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer28.occupancy         137527000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.9                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4757061                       # delay histogram for all message
system.ruby.delayHist::mean                 13.293549                       # delay histogram for all message
system.ruby.delayHist::gmean                11.802314                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.062554                       # delay histogram for all message
system.ruby.delayHist                    |      654116     13.75%     13.75% |     3141343     66.04%     79.79% |      344186      7.24%     87.02% |      445706      9.37%     96.39% |      171615      3.61%    100.00% |          94      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4757061                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78179972                      
system.ruby.outstanding_req_hist_seqr::mean     1.000128                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000089                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011299                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78169990     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78179972                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78179972                      
system.ruby.latency_hist_seqr::mean          3.369853                      
system.ruby.latency_hist_seqr::gmean         1.494344                      
system.ruby.latency_hist_seqr::stdev        18.341782                      
system.ruby.latency_hist_seqr            |    78150728     99.96%     99.96% |       18630      0.02%     99.99% |        9849      0.01%    100.00% |         604      0.00%    100.00% |         156      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78179972                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77358532                      
system.ruby.hit_latency_hist_seqr::mean      1.768325                      
system.ruby.hit_latency_hist_seqr::gmean     1.426240                      
system.ruby.hit_latency_hist_seqr::stdev     1.309447                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57546376     74.39%     74.39% |           0      0.00%     74.39% |           0      0.00%     74.39% |    19812156     25.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77358532                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       821440                      
system.ruby.miss_latency_hist_seqr::mean   154.192649                      
system.ruby.miss_latency_hist_seqr::gmean   120.848485                      
system.ruby.miss_latency_hist_seqr::stdev    94.170582                      
system.ruby.miss_latency_hist_seqr       |      792196     96.44%     96.44% |       18630      2.27%     98.71% |        9849      1.20%     99.91% |         604      0.07%     99.98% |         156      0.02%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       821440                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1114356                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        50209                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1164565                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4214949                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         2510                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4217459                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1029958                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        39428                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1069386                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      3993669                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1685                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      3995354                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1198709                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        61938                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1260647                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      4440870                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1694                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4442564                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1194847                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        60103                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1254950                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4427608                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1717                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4429325                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1547013                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses       102122                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1649135                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      5321708                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1743                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      5323451                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1374948                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        80515                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1455463                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4869325                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1733                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4871058                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits       948702                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        29325                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses       978027                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      3781130                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         2488                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      3783618                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1110452                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        49631                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1160083                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4204221                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         2519                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4206740                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1283009                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        70999                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1354008                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4658157                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1759                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4659916                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1279336                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        70514                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1349850                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4648457                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1730                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4650187                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1032489                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        39851                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1072340                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4000810                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1687                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4002497                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884748                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19326                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904074                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581390                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583055                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1428870                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        89137                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1518007                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      5040276                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         2547                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      5042823                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits       949453                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        29382                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       978835                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3784050                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1705                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3785755                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.L2cache.demand_hits        12084                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        38990                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        51074                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        12178                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        38830                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        51008                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        12086                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        38916                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        51002                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12651                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        38947                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        51598                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        13619                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        39071                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        52690                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        12450                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        39109                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        51559                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        15535                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        39123                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        54658                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        11471                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        38997                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        50468                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        12245                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        38792                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        51037                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        12180                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        38915                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        51095                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        12124                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        38705                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        50829                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11628                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        38973                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        50601                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11859                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        38959                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        50818                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        12130                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        39007                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        51137                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        12075                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        39176                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        51251                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11913                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        38702                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        50615                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      1944147                      
system.ruby.network.routers00.buffer_writes      1944147                      
system.ruby.network.routers00.sw_input_arbiter_activity      1955821                      
system.ruby.network.routers00.sw_output_arbiter_activity      1944147                      
system.ruby.network.routers00.crossbar_activity      1944147                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      2216386                      
system.ruby.network.routers01.buffer_writes      2216386                      
system.ruby.network.routers01.sw_input_arbiter_activity      2231602                      
system.ruby.network.routers01.sw_output_arbiter_activity      2216386                      
system.ruby.network.routers01.crossbar_activity      2216386                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      2093785                      
system.ruby.network.routers02.buffer_writes      2093785                      
system.ruby.network.routers02.sw_input_arbiter_activity      2108839                      
system.ruby.network.routers02.sw_output_arbiter_activity      2093785                      
system.ruby.network.routers02.crossbar_activity      2093785                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      1776134                      
system.ruby.network.routers03.buffer_writes      1776134                      
system.ruby.network.routers03.sw_input_arbiter_activity      1785184                      
system.ruby.network.routers03.sw_output_arbiter_activity      1776134                      
system.ruby.network.routers03.crossbar_activity      1776134                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3165093                      
system.ruby.network.routers04.buffer_writes      3165093                      
system.ruby.network.routers04.sw_input_arbiter_activity      3192594                      
system.ruby.network.routers04.sw_output_arbiter_activity      3165093                      
system.ruby.network.routers04.crossbar_activity      3165093                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      2590008                      
system.ruby.network.routers05.buffer_writes      2590008                      
system.ruby.network.routers05.sw_input_arbiter_activity      2607076                      
system.ruby.network.routers05.sw_output_arbiter_activity      2590008                      
system.ruby.network.routers05.crossbar_activity      2590008                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      2463732                      
system.ruby.network.routers06.buffer_writes      2463732                      
system.ruby.network.routers06.sw_input_arbiter_activity      2479973                      
system.ruby.network.routers06.sw_output_arbiter_activity      2463732                      
system.ruby.network.routers06.crossbar_activity      2463732                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2366921                      
system.ruby.network.routers07.buffer_writes      2366921                      
system.ruby.network.routers07.sw_input_arbiter_activity      2385260                      
system.ruby.network.routers07.sw_output_arbiter_activity      2366921                      
system.ruby.network.routers07.crossbar_activity      2366921                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      4776624                      
system.ruby.network.routers08.buffer_writes      4776624                      
system.ruby.network.routers08.sw_input_arbiter_activity      4850130                      
system.ruby.network.routers08.sw_output_arbiter_activity      4776624                      
system.ruby.network.routers08.crossbar_activity      4776624                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3665213                      
system.ruby.network.routers09.buffer_writes      3665213                      
system.ruby.network.routers09.sw_input_arbiter_activity      3720812                      
system.ruby.network.routers09.sw_output_arbiter_activity      3665213                      
system.ruby.network.routers09.crossbar_activity      3665213                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3588393                      
system.ruby.network.routers10.buffer_writes      3588393                      
system.ruby.network.routers10.sw_input_arbiter_activity      3626652                      
system.ruby.network.routers10.sw_output_arbiter_activity      3588393                      
system.ruby.network.routers10.crossbar_activity      3588393                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3453923                      
system.ruby.network.routers11.buffer_writes      3453923                      
system.ruby.network.routers11.sw_input_arbiter_activity      3513274                      
system.ruby.network.routers11.sw_output_arbiter_activity      3453923                      
system.ruby.network.routers11.crossbar_activity      3453923                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      3428989                      
system.ruby.network.routers12.buffer_writes      3428989                      
system.ruby.network.routers12.sw_input_arbiter_activity      3488747                      
system.ruby.network.routers12.sw_output_arbiter_activity      3428989                      
system.ruby.network.routers12.crossbar_activity      3428989                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      3038022                      
system.ruby.network.routers13.buffer_writes      3038022                      
system.ruby.network.routers13.sw_input_arbiter_activity      3066896                      
system.ruby.network.routers13.sw_output_arbiter_activity      3038022                      
system.ruby.network.routers13.crossbar_activity      3038022                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3417873                      
system.ruby.network.routers14.buffer_writes      3417873                      
system.ruby.network.routers14.sw_input_arbiter_activity      3465946                      
system.ruby.network.routers14.sw_output_arbiter_activity      3417873                      
system.ruby.network.routers14.crossbar_activity      3417873                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2837898                      
system.ruby.network.routers15.buffer_writes      2837898                      
system.ruby.network.routers15.sw_input_arbiter_activity      2872395                      
system.ruby.network.routers15.sw_output_arbiter_activity      2837898                      
system.ruby.network.routers15.crossbar_activity      2837898                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2219264     40.35%     40.35% |     2473585     44.98%     85.33% |      806622     14.67%    100.00%
system.ruby.network.packets_received::total      5499471                      
system.ruby.network.packets_injected     |     2219264     40.35%     40.35% |     2473585     44.98%     85.33% |      806622     14.67%    100.00%
system.ruby.network.packets_injected::total      5499471                      
system.ruby.network.packet_network_latency |    31953989                       |    29146820                       |     7447477                      
system.ruby.network.packet_queueing_latency |     5214933                       |     2814946                       |      806622                      
system.ruby.network.memory_received      |      621446     83.71%     83.71% |      120964     16.29%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       742410                      
system.ruby.network.memory_network_latency |     4761387                       |     1333790                       |           0                      
system.ruby.network.memory_queueing_latency |     1242907                       |      241928                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.398462                       |   11.783230                       |    9.232921                      
system.ruby.network.average_packet_vqueue_latency |    2.349848                       |    1.138003                       |           1                      
system.ruby.network.average_packet_network_latency    12.464524                      
system.ruby.network.average_packet_queueing_latency     1.606791                      
system.ruby.network.average_packet_latency    14.071315                      
system.ruby.network.average_memory_network_latency     8.209988                      
system.ruby.network.average_memory_queueing_latency     2.000020                      
system.ruby.network.average_memory_latency    10.210008                      
system.ruby.network.flits_received       |     4685356     33.44%     33.44% |     8520629     60.81%     94.24% |      806622      5.76%    100.00%
system.ruby.network.flits_received::total     14012607                      
system.ruby.network.flits_injected       |     4685356     33.44%     33.44% |     8520629     60.81%     94.24% |      806622      5.76%    100.00%
system.ruby.network.flits_injected::total     14012607                      
system.ruby.network.flit_network_latency |    73384189                       |    89974278                       |     7447477                      
system.ruby.network.flit_queueing_latency |    10147125                       |     9947638                       |      806622                      
system.ruby.network.average_flit_vnet_latency |   15.662457                       |   10.559582                       |    9.232921                      
system.ruby.network.average_flit_vqueue_latency |    2.165711                       |    1.167477                       |           1                      
system.ruby.network.average_flit_network_latency    12.189448                      
system.ruby.network.average_flit_queueing_latency     1.491613                      
system.ruby.network.average_flit_latency    13.681061                      
system.ruby.network.ext_in_link_utilization     14012607                      
system.ruby.network.ext_out_link_utilization     14012607                      
system.ruby.network.int_link_utilization     32810534                      
system.ruby.network.avg_link_utilization     1.900045                      
system.ruby.network.avg_vc_load          |    0.441868     23.26%     23.26% |    0.134125      7.06%     30.31% |    0.047790      2.52%     32.83% |    0.032985      1.74%     34.57% |    0.881831     46.41%     80.98% |    0.112213      5.91%     86.88% |    0.066355      3.49%     90.38% |    0.067171      3.54%     93.91% |    0.096208      5.06%     98.97% |    0.006903      0.36%     99.34% |    0.006299      0.33%     99.67% |    0.006298      0.33%    100.00%
system.ruby.network.avg_vc_load::total       1.900045                      
system.ruby.network.average_hops             2.341501                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  16009026000                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2392035                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.759035                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.421852                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.070503                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      414037     17.31%     17.31% |     1320468     55.20%     72.51% |       40974      1.71%     74.22% |      444851     18.60%     92.82% |      171610      7.17%    100.00% |          94      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2392035                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2352621                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.825855                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.222691                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.568346                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      236979     10.07%     10.07% |      899281     38.22%     48.30% |      912467     38.79%     87.08% |      279053     11.86%     98.94% |       23981      1.02%     99.96% |         819      0.03%    100.00% |          36      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2352621                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         12405                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.056026                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.613336                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.757945                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3100     24.99%     24.99% |        6374     51.38%     76.37% |        2753     22.19%     98.57% |         176      1.42%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           12405                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11552908                      
system.ruby.LD.latency_hist_seqr::mean      10.065429                      
system.ruby.LD.latency_hist_seqr::gmean      1.807840                      
system.ruby.LD.latency_hist_seqr::stdev     40.906642                      
system.ruby.LD.latency_hist_seqr         |    11531342     99.81%     99.81% |       13961      0.12%     99.93% |        7127      0.06%    100.00% |         435      0.00%    100.00% |          39      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11552908                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10913291                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.752750                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.416012                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.300622                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8174966     74.91%     74.91% |           0      0.00%     74.91% |           0      0.00%     74.91% |     2738325     25.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10913291                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       639617                      
system.ruby.LD.miss_latency_hist_seqr::mean   151.898256                      
system.ruby.LD.miss_latency_hist_seqr::gmean   116.773717                      
system.ruby.LD.miss_latency_hist_seqr::stdev    94.340213                      
system.ruby.LD.miss_latency_hist_seqr    |      618051     96.63%     96.63% |       13961      2.18%     98.81% |        7127      1.11%     99.93% |         435      0.07%     99.99% |          39      0.01%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       639617                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples      4903674                      
system.ruby.ST.latency_hist_seqr::mean       6.691152                      
system.ruby.ST.latency_hist_seqr::gmean      1.585380                      
system.ruby.ST.latency_hist_seqr::stdev     32.455253                      
system.ruby.ST.latency_hist_seqr         |     4772545     97.33%     97.33% |      124416      2.54%     99.86% |        2714      0.06%     99.92% |        1338      0.03%     99.95% |        1386      0.03%     99.97% |        1021      0.02%     99.99% |         104      0.00%    100.00% |          37      0.00%    100.00% |          22      0.00%    100.00% |          91      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4903674                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4750913                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.686746                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.373475                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.260404                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3663356     77.11%     77.11% |           0      0.00%     77.11% |           0      0.00%     77.11% |     1087557     22.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4750913                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples       152761                      
system.ruby.ST.miss_latency_hist_seqr::mean   162.329678                      
system.ruby.ST.miss_latency_hist_seqr::gmean   137.428713                      
system.ruby.ST.miss_latency_hist_seqr::stdev    93.600515                      
system.ruby.ST.miss_latency_hist_seqr    |       21632     14.16%     14.16% |      124416     81.44%     95.61% |        2714      1.78%     97.38% |        1338      0.88%     98.26% |        1386      0.91%     99.17% |        1021      0.67%     99.83% |         104      0.07%     99.90% |          37      0.02%     99.93% |          22      0.01%     99.94% |          91      0.06%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       152761                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples     60993802                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.856541                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.440397                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.097539                      
system.ruby.IFETCH.latency_hist_seqr     |    60992898    100.00%    100.00% |         583      0.00%    100.00% |         290      0.00%    100.00% |          26      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     60993802                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     60966620                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.785355                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.437508                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.318818                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45006479     73.82%     73.82% |           0      0.00%     73.82% |           0      0.00%     73.82% |    15960141     26.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     60966620                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        27182                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   161.521190                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   130.100953                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    90.938741                      
system.ruby.IFETCH.miss_latency_hist_seqr |       26278     96.67%     96.67% |         583      2.14%     98.82% |         290      1.07%     99.89% |          26      0.10%     99.98% |           4      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        27182                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       729588                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.536891                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.064401                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.497203                      
system.ruby.RMW_Read.latency_hist_seqr   |      728006     99.78%     99.78% |        1521      0.21%     99.99% |          26      0.00%    100.00% |           8      0.00%    100.00% |          17      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       729588                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       727708                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.107734                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.051044                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.558208                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      701575     96.41%     96.41% |           0      0.00%     96.41% |           0      0.00%     96.41% |       26133      3.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       727708                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1880                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   167.654255                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   141.239916                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    84.972898                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         298     15.85%     15.85% |        1521     80.90%     96.76% |          26      1.38%     98.14% |           8      0.43%     98.56% |          17      0.90%     99.47% |           8      0.43%     99.89% |           2      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1880                      
system.ruby.Directory_Controller.Fetch   |      155524     25.03%     25.03% |      155154     24.97%     49.99% |      155347     25.00%     74.99% |      155421     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       621446                      
system.ruby.Directory_Controller.Data    |       16863     25.03%     25.03% |       16826     24.98%     50.01% |       16845     25.00%     75.01% |       16837     24.99%    100.00%
system.ruby.Directory_Controller.Data::total        67371                      
system.ruby.Directory_Controller.Memory_Data |      155524     25.03%     25.03% |      155154     24.97%     49.99% |      155347     25.00%     74.99% |      155421     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       621446                      
system.ruby.Directory_Controller.Memory_Ack |       16863     25.03%     25.03% |       16826     24.98%     50.01% |       16845     25.00%     75.01% |       16837     24.99%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        67371                      
system.ruby.Directory_Controller.CleanReplacement |       13540     25.26%     25.26% |       13262     24.75%     50.01% |       13364     24.94%     74.95% |       13427     25.05%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        53593                      
system.ruby.Directory_Controller.I.Fetch |      155524     25.03%     25.03% |      155154     24.97%     49.99% |      155347     25.00%     74.99% |      155421     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       621446                      
system.ruby.Directory_Controller.M.Data  |       16863     25.03%     25.03% |       16826     24.98%     50.01% |       16845     25.00%     75.01% |       16837     24.99%    100.00%
system.ruby.Directory_Controller.M.Data::total        67371                      
system.ruby.Directory_Controller.M.CleanReplacement |       13540     25.26%     25.26% |       13262     24.75%     50.01% |       13364     24.94%     74.95% |       13427     25.05%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        53593                      
system.ruby.Directory_Controller.IM.Memory_Data |      155524     25.03%     25.03% |      155154     24.97%     49.99% |      155347     25.00%     74.99% |      155421     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       621446                      
system.ruby.Directory_Controller.MI.Memory_Ack |       16863     25.03%     25.03% |       16826     24.98%     50.01% |       16845     25.00%     75.01% |       16837     24.99%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        67371                      
system.ruby.L1Cache_Controller.Load      |      782107      6.77%      6.77% |      718538      6.22%     12.99% |      657275      5.69%     18.68% |      779191      6.74%     25.42% |      908391      7.86%     33.29% |        4200      0.04%     33.32% |        4200      0.04%     33.36% |      905611      7.84%     41.20% |      720415      6.24%     47.43% |      615035      5.32%     52.76% |     1017804      8.81%     61.57% |      657729      5.69%     67.26% |      846010      7.32%     74.58% |      842233      7.29%     81.87% |     1111629      9.62%     91.50% |      982540      8.50%    100.00%
system.ruby.L1Cache_Controller.Load::total     11552908                      
system.ruby.L1Cache_Controller.Ifetch    |     4217460      6.91%      6.91% |     3995355      6.55%     13.46% |     3783619      6.20%     19.67% |     4206741      6.90%     26.57% |     4659917      7.64%     34.21% |           0      0.00%     34.21% |           0      0.00%     34.21% |     4650188      7.62%     41.83% |     4002498      6.56%     48.39% |     3583056      5.87%     54.27% |     5042824      8.27%     62.53% |     3785756      6.21%     68.74% |     4442565      7.28%     76.02% |     4429326      7.26%     83.29% |     5323452      8.73%     92.01% |     4871059      7.99%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     60993816                      
system.ruby.L1Cache_Controller.Store     |      382458      6.79%      6.79% |      350848      6.23%     13.02% |      320752      5.69%     18.71% |      380892      6.76%     25.47% |      445617      7.91%     33.38% |        4200      0.07%     33.46% |        4200      0.07%     33.53% |      444239      7.89%     41.42% |      351925      6.25%     47.67% |      289039      5.13%     52.80% |      500203      8.88%     61.68% |      321106      5.70%     67.38% |      414637      7.36%     74.74% |      412717      7.33%     82.06% |      537506      9.54%     91.60% |      472923      8.40%    100.00%
system.ruby.L1Cache_Controller.Store::total      5633262                      
system.ruby.L1Cache_Controller.Inv       |         519      4.88%      4.88% |         517      4.86%      9.74% |         850      7.99%     17.73% |         582      5.47%     23.20% |         641      6.03%     29.22% |         192      1.80%     31.03% |         211      1.98%     33.01% |         667      6.27%     39.28% |         648      6.09%     45.37% |        1318     12.39%     57.76% |         699      6.57%     64.33% |         751      7.06%     71.39% |         633      5.95%     77.34% |         816      7.67%     85.01% |         723      6.80%     91.80% |         872      8.20%    100.00%
system.ruby.L1Cache_Controller.Inv::total        10639                      
system.ruby.L1Cache_Controller.L1_Replacement |       51161      6.41%      6.41% |       39570      4.96%     11.37% |       30271      3.79%     15.17% |       50595      6.34%     21.51% |       71162      8.92%     30.43% |           0      0.00%     30.43% |           0      0.00%     30.43% |       70661      8.86%     39.29% |       39982      5.01%     44.30% |       19455      2.44%     46.74% |       90088     11.29%     58.03% |       29548      3.70%     61.74% |       62063      7.78%     69.52% |       60245      7.55%     77.07% |      102281     12.82%     89.89% |       80658     10.11%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       797740                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     41.67%     41.67% |           7     58.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          52      2.96%      2.96% |          52      2.96%      5.93% |          52      2.96%      8.89% |          50      2.85%     11.74% |          52      2.96%     14.71% |         525     29.93%     44.64% |         525     29.93%     74.57% |          52      2.96%     77.54% |          52      2.96%     80.50% |          52      2.96%     83.47% |          50      2.85%     86.32% |          50      2.85%     89.17% |          44      2.51%     91.68% |          50      2.85%     94.53% |          52      2.96%     97.49% |          44      2.51%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1754                      
system.ruby.L1Cache_Controller.Data      |          24      7.00%      7.00% |          26      7.58%     14.58% |          25      7.29%     21.87% |          23      6.71%     28.57% |          24      7.00%     35.57% |           0      0.00%     35.57% |           0      0.00%     35.57% |          25      7.29%     42.86% |          26      7.58%     50.44% |          26      7.58%     58.02% |          25      7.29%     65.31% |          25      7.29%     72.59% |          22      6.41%     79.01% |          25      7.29%     86.30% |          26      7.58%     93.88% |          21      6.12%    100.00%
system.ruby.L1Cache_Controller.Data::total          343                      
system.ruby.L1Cache_Controller.Data_Exclusive |       37344      5.85%      5.85% |       26387      4.14%      9.99% |       15810      2.48%     12.47% |       36851      5.78%     18.25% |       58105      9.11%     27.36% |          10      0.00%     27.36% |          14      0.00%     27.36% |       57688      9.04%     36.41% |       26597      4.17%     40.58% |       15896      2.49%     43.07% |       76522     12.00%     55.07% |       15754      2.47%     57.54% |       48314      7.57%     65.11% |       47071      7.38%     72.49% |       98478     15.44%     87.93% |       76981     12.07%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       637822                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.28%      4.28% |          75      4.28%      8.55% |          75      4.28%     12.83% |          75      4.28%     17.10% |          75      4.28%     21.38% |         354     20.18%     41.56% |         350     19.95%     61.52% |          75      4.28%     65.79% |          75      4.28%     70.07% |          75      4.28%     74.34% |          75      4.28%     78.62% |          75      4.28%     82.90% |          75      4.28%     87.17% |          75      4.28%     91.45% |          75      4.28%     95.72% |          75      4.28%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1754                      
system.ruby.L1Cache_Controller.Data_all_Acks |       15275      8.45%      8.45% |       14624      8.09%     16.54% |       15902      8.80%     25.33% |       15200      8.41%     33.74% |       14553      8.05%     41.79% |         175      0.10%     41.88% |         175      0.10%     41.98% |       14455      7.99%     49.98% |       14839      8.21%     58.18% |        4993      2.76%     60.94% |       15061      8.33%     69.27% |       15232      8.42%     77.70% |       15220      8.42%     86.12% |       14648      8.10%     94.22% |        5285      2.92%     97.14% |        5170      2.86%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       180807                      
system.ruby.L1Cache_Controller.Ack       |           3      0.41%      0.41% |           1      0.14%      0.55% |           2      0.28%      0.83% |           3      0.41%      1.24% |           3      0.41%      1.66% |         350     48.41%     50.07% |         350     48.41%     98.48% |           2      0.28%     98.76% |           1      0.14%     98.89% |           1      0.14%     99.03% |           1      0.14%     99.17% |           1      0.14%     99.31% |           1      0.14%     99.45% |           1      0.14%     99.59% |           1      0.14%     99.72% |           2      0.28%    100.00%
system.ruby.L1Cache_Controller.Ack::total          723                      
system.ruby.L1Cache_Controller.Ack_all   |          25      2.37%      2.37% |          27      2.55%      4.92% |          26      2.46%      7.38% |          24      2.27%      9.65% |          25      2.37%     12.02% |         350     33.11%     45.13% |         350     33.11%     78.24% |          26      2.46%     80.70% |          27      2.55%     83.25% |          27      2.55%     85.81% |          26      2.46%     88.27% |          26      2.46%     90.73% |          23      2.18%     92.90% |          26      2.46%     95.36% |          27      2.55%     97.92% |          22      2.08%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1057                      
system.ruby.L1Cache_Controller.WB_Ack    |       49055      6.32%      6.32% |       38275      4.93%     11.25% |       28172      3.63%     14.88% |       48480      6.24%     21.12% |       69846      9.00%     30.12% |           0      0.00%     30.12% |           0      0.00%     30.12% |       69361      8.93%     39.05% |       38698      4.98%     44.04% |       18180      2.34%     46.38% |       87986     11.33%     57.71% |       28231      3.64%     61.35% |       60793      7.83%     69.18% |       58952      7.59%     76.77% |      100975     13.01%     89.78% |       79374     10.22%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       776378                      
system.ruby.L1Cache_Controller.NP.Load   |       37422      5.85%      5.85% |       26465      4.14%      9.99% |       15888      2.49%     12.48% |       36929      5.78%     18.26% |       58183      9.10%     27.36% |         182      0.03%     27.39% |         182      0.03%     27.41% |       57765      9.04%     36.45% |       26675      4.17%     40.62% |       15974      2.50%     43.12% |       76600     11.98%     55.11% |       15832      2.48%     57.58% |       48392      7.57%     65.15% |       47149      7.38%     72.53% |       98556     15.42%     87.95% |       77059     12.05%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       639253                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2488      9.30%      9.30% |        1676      6.26%     15.56% |        2482      9.28%     24.84% |        2500      9.34%     34.18% |        1697      6.34%     40.52% |           0      0.00%     40.52% |           0      0.00%     40.52% |        1683      6.29%     46.81% |        1668      6.23%     53.04% |        1665      6.22%     59.27% |        2488      9.30%     68.56% |        1702      6.36%     74.92% |        1661      6.21%     81.13% |        1676      6.26%     87.39% |        1694      6.33%     93.73% |        1679      6.27%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        26759                      
system.ruby.L1Cache_Controller.NP.Store  |       12786      8.31%      8.31% |       12962      8.42%     16.73% |       13436      8.73%     25.46% |       12701      8.25%     33.71% |       12815      8.33%     42.03% |         175      0.11%     42.15% |         175      0.11%     42.26% |       12748      8.28%     50.54% |       13175      8.56%     59.10% |        3351      2.18%     61.28% |       12536      8.14%     69.42% |       13549      8.80%     78.22% |       13545      8.80%     87.02% |       12953      8.42%     95.44% |        3565      2.32%     97.76% |        3455      2.24%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       153927                      
system.ruby.L1Cache_Controller.NP.Inv    |         405      5.56%      5.56% |         363      4.98%     10.54% |         522      7.16%     17.70% |         437      6.00%     23.70% |         441      6.05%     29.75% |           0      0.00%     29.75% |           0      0.00%     29.75% |         459      6.30%     36.05% |         505      6.93%     42.97% |         692      9.50%     52.47% |         540      7.41%     59.88% |         577      7.92%     67.80% |         519      7.12%     74.92% |         640      8.78%     83.70% |         548      7.52%     91.22% |         640      8.78%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         7288                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |          22      5.20%      5.20% |           9      2.13%      7.33% |           6      1.42%      8.75% |          19      4.49%     13.24% |          62     14.66%     27.90% |           0      0.00%     27.90% |           0      0.00%     27.90% |          47     11.11%     39.01% |          19      4.49%     43.50% |           0      0.00%     43.50% |          59     13.95%     57.45% |           3      0.71%     58.16% |          33      7.80%     65.96% |          41      9.69%     75.65% |          49     11.58%     87.23% |          54     12.77%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          423                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          22      5.50%      5.50% |           7      1.75%      7.25% |          18      4.50%     11.75% |          35      8.75%     20.50% |          36      9.00%     29.50% |           0      0.00%     29.50% |           0      0.00%     29.50% |          49     12.25%     41.75% |          16      4.00%     45.75% |           0      0.00%     45.75% |          40     10.00%     55.75% |           8      2.00%     57.75% |          22      5.50%     63.25% |          34      8.50%     71.75% |          49     12.25%     84.00% |          64     16.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          400                      
system.ruby.L1Cache_Controller.S.Load    |         522      3.54%      3.54% |         522      3.54%      7.08% |         522      3.54%     10.62% |         522      3.54%     14.15% |         522      3.54%     17.69% |        3750     25.42%     43.12% |        3694     25.04%     68.16% |         521      3.53%     71.69% |         522      3.54%     75.23% |         522      3.54%     78.77% |         522      3.54%     82.31% |         522      3.54%     85.85% |         522      3.54%     89.38% |         522      3.54%     92.92% |         522      3.54%     96.46% |         522      3.54%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14751                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4214949      6.91%      6.91% |     3993669      6.55%     13.46% |     3781130      6.20%     19.67% |     4204221      6.90%     26.56% |     4658157      7.64%     34.20% |           0      0.00%     34.20% |           0      0.00%     34.20% |     4648457      7.62%     41.83% |     4000810      6.56%     48.39% |     3581390      5.87%     54.26% |     5040276      8.27%     62.53% |     3784050      6.21%     68.74% |     4440870      7.28%     76.02% |     4427608      7.26%     83.28% |     5321708      8.73%     92.01% |     4869325      7.99%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     60966620                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         113      4.06%      4.06% |         133      4.77%      8.83% |         164      5.89%     14.72% |         145      5.20%     19.92% |         200      7.18%     27.10% |         192      6.89%     33.99% |         210      7.54%     41.53% |         208      7.47%     48.99% |         142      5.10%     54.09% |         277      9.94%     64.03% |         159      5.71%     69.74% |         147      5.28%     75.02% |         114      4.09%     79.11% |         176      6.32%     85.43% |         175      6.28%     91.71% |         231      8.29%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         2786                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2084      9.94%      9.94% |        1288      6.14%     16.09% |        2081      9.93%     26.01% |        2080      9.92%     35.94% |        1280      6.11%     42.04% |           0      0.00%     42.04% |           0      0.00%     42.04% |        1251      5.97%     48.01% |        1268      6.05%     54.06% |        1275      6.08%     60.14% |        2062      9.84%     69.98% |        1309      6.24%     76.22% |        1248      5.95%     82.18% |        1259      6.01%     88.18% |        1257      6.00%     94.18% |        1220      5.82%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        20962                      
system.ruby.L1Cache_Controller.E.Load    |      276323      7.14%      7.14% |      286359      7.40%     14.54% |      276306      7.14%     21.69% |      267389      6.91%     28.60% |      269783      6.97%     35.57% |          86      0.00%     35.57% |         142      0.00%     35.58% |      280013      7.24%     42.81% |      258251      6.68%     49.49% |      283639      7.33%     56.82% |      277847      7.18%     64.00% |      267518      6.91%     70.92% |      283338      7.32%     78.24% |      280202      7.24%     85.48% |      283454      7.33%     92.81% |      278240      7.19%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3868890                      
system.ruby.L1Cache_Controller.E.Store   |       25605      5.39%      5.39% |       14856      3.13%      8.51% |        4332      0.91%      9.42% |       25225      5.31%     14.73% |       46561      9.80%     24.53% |           0      0.00%     24.53% |           0      0.00%     24.53% |       46069      9.69%     34.22% |       15098      3.18%     37.40% |        4376      0.92%     38.32% |       64943     13.66%     51.98% |        4322      0.91%     52.89% |       36104      7.60%     60.49% |       35472      7.46%     67.95% |       86868     18.28%     86.22% |       65478     13.78%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       475309                      
system.ruby.L1Cache_Controller.E.Inv     |           1      0.99%      0.99% |           3      2.97%      3.96% |           6      5.94%      9.90% |           0      0.00%      9.90% |           0      0.00%      9.90% |           0      0.00%      9.90% |           1      0.99%     10.89% |           0      0.00%     10.89% |           0      0.00%     10.89% |          80     79.21%     90.10% |           0      0.00%     90.10% |          10      9.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          101                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11549      7.22%      7.22% |       11342      7.10%     14.32% |       11289      7.06%     21.38% |       11439      7.16%     28.54% |       11355      7.10%     35.64% |           0      0.00%     35.64% |           0      0.00%     35.64% |       11434      7.15%     42.79% |       11313      7.08%     49.87% |       11332      7.09%     56.96% |       11390      7.13%     64.08% |       11240      7.03%     71.12% |       12024      7.52%     78.64% |       11413      7.14%     85.78% |       11422      7.15%     92.92% |       11313      7.08%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       159855                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     41.67%     41.67% |           7     58.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.M.Load    |      467840      6.66%      6.66% |      405192      5.76%     12.42% |      364559      5.19%     17.61% |      474351      6.75%     24.35% |      579903      8.25%     32.60% |           0      0.00%     32.60% |           0      0.00%     32.60% |      567312      8.07%     40.67% |      434967      6.19%     46.86% |      314900      4.48%     51.34% |      662835      9.43%     60.77% |      373857      5.32%     66.09% |      513758      7.31%     73.40% |      514360      7.32%     80.71% |      729097     10.37%     91.08% |      626719      8.92%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7029650                      
system.ruby.L1Cache_Controller.M.Store   |      344066      6.88%      6.88% |      323029      6.46%     13.33% |      302983      6.06%     19.39% |      342965      6.85%     26.24% |      386240      7.72%     33.96% |        3675      0.07%     34.04% |        3675      0.07%     34.11% |      385421      7.70%     41.81% |      323651      6.47%     48.28% |      281311      5.62%     53.90% |      422723      8.45%     62.35% |      303234      6.06%     68.41% |      364987      7.29%     75.71% |      364291      7.28%     82.99% |      447072      8.94%     91.93% |      403989      8.07%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5003312                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |          18      3.88%      3.88% |         158     34.05%     37.93% |           0      0.00%     37.93% |           0      0.00%     37.93% |           0      0.00%     37.93% |           0      0.00%     37.93% |           0      0.00%     37.93% |           1      0.22%     38.15% |         269     57.97%     96.12% |           0      0.00%     96.12% |          17      3.66%     99.78% |           0      0.00%     99.78% |           0      0.00%     99.78% |           0      0.00%     99.78% |           1      0.22%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          464                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       37506      6.08%      6.08% |       26933      4.37%     10.45% |       16883      2.74%     13.19% |       37041      6.01%     19.20% |       58491      9.49%     28.69% |           0      0.00%     28.69% |           0      0.00%     28.69% |       57927      9.40%     38.08% |       27385      4.44%     42.52% |        6848      1.11%     43.63% |       76596     12.42%     56.06% |       16991      2.76%     58.81% |       48769      7.91%     66.72% |       47539      7.71%     74.44% |       89553     14.53%     88.96% |       68061     11.04%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       616523                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          52      2.96%      2.96% |          52      2.96%      5.93% |          52      2.96%      8.89% |          50      2.85%     11.74% |          52      2.96%     14.71% |         525     29.93%     44.64% |         525     29.93%     74.57% |          52      2.96%     77.54% |          52      2.96%     80.50% |          52      2.96%     83.47% |          50      2.85%     86.32% |          50      2.85%     89.17% |          44      2.51%     91.68% |          50      2.85%     94.53% |          52      2.96%     97.49% |          44      2.51%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1754                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       37344      5.85%      5.85% |       26387      4.14%      9.99% |       15810      2.48%     12.47% |       36851      5.78%     18.25% |       58105      9.11%     27.36% |          10      0.00%     27.36% |          14      0.00%     27.36% |       57688      9.04%     36.41% |       26597      4.17%     40.58% |       15896      2.49%     43.07% |       76522     12.00%     55.07% |       15754      2.47%     57.54% |       48314      7.57%     65.11% |       47071      7.38%     72.49% |       98478     15.44%     87.93% |       76981     12.07%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       637822                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.28%      4.28% |          75      4.28%      8.55% |          75      4.28%     12.83% |          75      4.28%     17.10% |          75      4.28%     21.38% |         354     20.18%     41.56% |         350     19.95%     61.52% |          75      4.28%     65.79% |          75      4.28%     70.07% |          75      4.28%     74.34% |          75      4.28%     78.62% |          75      4.28%     82.90% |          75      4.28%     87.17% |          75      4.28%     91.45% |          75      4.28%     95.72% |          75      4.28%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1754                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2513      9.23%      9.23% |        1688      6.20%     15.43% |        2491      9.15%     24.58% |        2522      9.26%     33.85% |        1762      6.47%     40.32% |           0      0.00%     40.32% |           0      0.00%     40.32% |        1732      6.36%     46.68% |        1690      6.21%     52.89% |        1668      6.13%     59.02% |        2550      9.37%     68.38% |        1708      6.27%     74.66% |        1697      6.23%     80.89% |        1720      6.32%     87.21% |        1746      6.41%     93.62% |        1736      6.38%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        27223                      
system.ruby.L1Cache_Controller.IM.Data   |          24      7.00%      7.00% |          26      7.58%     14.58% |          25      7.29%     21.87% |          23      6.71%     28.57% |          24      7.00%     35.57% |           0      0.00%     35.57% |           0      0.00%     35.57% |          25      7.29%     42.86% |          26      7.58%     50.44% |          26      7.58%     58.02% |          25      7.29%     65.31% |          25      7.29%     72.59% |          22      6.41%     79.01% |          25      7.29%     86.30% |          26      7.58%     93.88% |          21      6.12%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          343                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       12762      8.31%      8.31% |       12936      8.42%     16.73% |       13411      8.73%     25.46% |       12678      8.25%     33.72% |       12791      8.33%     42.05% |         175      0.11%     42.16% |         175      0.11%     42.28% |       12723      8.28%     50.56% |       13149      8.56%     59.12% |        3325      2.16%     61.29% |       12511      8.15%     69.43% |       13524      8.81%     78.24% |       13523      8.80%     87.04% |       12928      8.42%     95.46% |        3539      2.30%     97.76% |        3434      2.24%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       153584                      
system.ruby.L1Cache_Controller.IM.Ack    |           2     22.22%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           2     22.22%     55.56% |           2     22.22%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            9                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          25      2.37%      2.37% |          27      2.55%      4.92% |          26      2.46%      7.38% |          24      2.27%      9.65% |          25      2.37%     12.02% |         350     33.11%     45.13% |         350     33.11%     78.24% |          26      2.46%     80.70% |          27      2.55%     83.25% |          27      2.55%     85.81% |          26      2.46%     88.27% |          26      2.46%     90.73% |          23      2.18%     92.90% |          26      2.46%     95.36% |          27      2.55%     97.92% |          22      2.08%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1057                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       49055      6.32%      6.32% |       38275      4.93%     11.25% |       28172      3.63%     14.88% |       48480      6.24%     21.12% |       69846      9.00%     30.12% |           0      0.00%     30.12% |           0      0.00%     30.12% |       69361      8.93%     39.05% |       38698      4.98%     44.04% |       18180      2.34%     46.38% |       87986     11.33%     57.71% |       28231      3.64%     61.35% |       60793      7.83%     69.18% |       58952      7.59%     76.77% |      100975     13.01%     89.78% |       79374     10.22%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       776378                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1604      5.90%      5.90% |        1531      5.63%     11.53% |        1758      6.47%     18.00% |        1363      5.01%     23.02% |        1718      6.32%     29.34% |        1441      5.30%     34.64% |        1497      5.51%     40.14% |        1423      5.24%     45.38% |        1523      5.60%     50.98% |        1292      4.75%     55.74% |        1438      5.29%     61.03% |        1430      5.26%     66.29% |        1386      5.10%     71.39% |        1440      5.30%     76.68% |        4896     18.01%     94.70% |        1442      5.30%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        27182                      
system.ruby.L2Cache_Controller.L1_GETS   |       39915      6.24%      6.24% |       39750      6.21%     12.46% |       39452      6.17%     18.62% |       40030      6.26%     24.88% |       39448      6.17%     31.05% |       39547      6.18%     37.23% |       39738      6.21%     43.44% |       39977      6.25%     49.69% |       40127      6.27%     55.97% |       39701      6.21%     62.18% |       39931      6.24%     68.42% |       40626      6.35%     74.77% |       41167      6.44%     81.21% |       40625      6.35%     87.56% |       40183      6.28%     93.84% |       39400      6.16%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       639617                      
system.ruby.L2Cache_Controller.L1_GETX   |        9527      6.19%      6.19% |        9699      6.30%     12.49% |        9785      6.36%     18.85% |        9674      6.28%     25.13% |        9635      6.26%     31.39% |        9557      6.21%     37.60% |        9527      6.19%     43.79% |        9681      6.29%     50.08% |        9545      6.20%     56.28% |        9566      6.21%     62.49% |        9577      6.22%     68.72% |        9486      6.16%     74.88% |       10081      6.55%     81.43% |        9438      6.13%     87.56% |        9551      6.20%     93.76% |        9598      6.24%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       153927                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       48434      6.24%      6.24% |       48441      6.24%     12.48% |       48175      6.21%     18.68% |       48640      6.26%     24.95% |       48021      6.19%     31.13% |       47984      6.18%     37.31% |       48145      6.20%     43.51% |       48541      6.25%     49.77% |       48556      6.25%     56.02% |       48140      6.20%     62.22% |       48399      6.23%     68.46% |       48998      6.31%     74.77% |       50184      6.46%     81.23% |       49001      6.31%     87.54% |       48726      6.28%     93.82% |       47993      6.18%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       776378                      
system.ruby.L2Cache_Controller.L2_Replacement |        4286      6.40%      6.40% |        4217      6.30%     12.70% |        4163      6.22%     18.92% |        4189      6.26%     25.18% |        4054      6.06%     31.23% |        4210      6.29%     37.52% |        4105      6.13%     43.65% |        4175      6.24%     49.89% |        4216      6.30%     56.19% |        4104      6.13%     62.32% |        4175      6.24%     68.55% |        4148      6.20%     74.75% |        4196      6.27%     81.02% |        4183      6.25%     87.27% |        4299      6.42%     93.69% |        4226      6.31%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        66946                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3352      6.21%      6.21% |        3307      6.12%     12.33% |        3277      6.07%     18.39% |        3332      6.17%     24.56% |        3331      6.17%     30.73% |        3380      6.26%     36.99% |        3412      6.32%     43.30% |        3381      6.26%     49.56% |        3518      6.51%     56.07% |        3221      5.96%     62.04% |        3319      6.14%     68.18% |        3422      6.33%     74.52% |        3450      6.39%     80.90% |        3466      6.42%     87.32% |        3459      6.40%     93.72% |        3391      6.28%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        54018                      
system.ruby.L2Cache_Controller.Mem_Data  |       38920      6.26%      6.26% |       38760      6.24%     12.50% |       38694      6.23%     18.73% |       38817      6.25%     24.97% |       38607      6.21%     31.19% |       38833      6.25%     37.43% |       38819      6.25%     43.68% |       38867      6.25%     49.93% |       39038      6.28%     56.22% |       38564      6.21%     62.42% |       38781      6.24%     68.66% |       38810      6.25%     74.91% |       38959      6.27%     81.18% |       38997      6.28%     87.45% |       39053      6.28%     93.74% |       38927      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       621446                      
system.ruby.L2Cache_Controller.Mem_Ack   |        7638      6.31%      6.31% |        7524      6.22%     12.53% |        7440      6.15%     18.68% |        7521      6.22%     24.90% |        7385      6.11%     31.01% |        7590      6.27%     37.28% |        7517      6.21%     43.50% |        7556      6.25%     49.74% |        7734      6.39%     56.14% |        7325      6.06%     62.19% |        7494      6.20%     68.39% |        7570      6.26%     74.65% |        7646      6.32%     80.97% |        7649      6.32%     87.29% |        7758      6.41%     93.70% |        7617      6.30%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       120964                      
system.ruby.L2Cache_Controller.WB_Data   |         102      4.60%      4.60% |         100      4.51%      9.11% |         133      6.00%     15.10% |         125      5.64%     20.74% |         123      5.55%     26.28% |         169      7.62%     33.90% |         167      7.53%     41.43% |         167      7.53%     48.96% |         168      7.57%     56.54% |         164      7.39%     63.93% |         159      7.17%     71.10% |         157      7.08%     78.18% |         140      6.31%     84.49% |         145      6.54%     91.03% |          97      4.37%     95.40% |         102      4.60%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2218                      
system.ruby.L2Cache_Controller.Ack       |           2      5.56%      5.56% |           1      2.78%      8.33% |           1      2.78%     11.11% |           4     11.11%     22.22% |           0      0.00%     22.22% |           3      8.33%     30.56% |           2      5.56%     36.11% |           3      8.33%     44.44% |           5     13.89%     58.33% |           1      2.78%     61.11% |           5     13.89%     75.00% |           1      2.78%     77.78% |           4     11.11%     88.89% |           1      2.78%     91.67% |           1      2.78%     94.44% |           2      5.56%    100.00%
system.ruby.L2Cache_Controller.Ack::total           36                      
system.ruby.L2Cache_Controller.Ack_all   |         545      6.01%      6.01% |         598      6.59%     12.60% |         599      6.60%     19.20% |         520      5.73%     24.93% |         560      6.17%     31.10% |         613      6.76%     37.86% |         592      6.52%     44.38% |         572      6.30%     50.69% |         617      6.80%     57.49% |         471      5.19%     62.68% |         512      5.64%     68.32% |         566      6.24%     74.56% |         564      6.22%     80.78% |         560      6.17%     86.95% |         642      7.08%     94.03% |         542      5.97%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         9073                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.99%      3.99% |          70      3.99%      7.98% |          98      5.59%     13.57% |          98      5.59%     19.16% |          98      5.59%     24.74% |         140      7.98%     32.73% |         140      7.98%     40.71% |         140      7.98%     48.69% |         136      7.75%     56.44% |         136      7.75%     64.20% |         130      7.41%     71.61% |         134      7.64%     79.25% |         112      6.39%     85.63% |         112      6.39%     92.02% |          70      3.99%     96.01% |          70      3.99%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1754                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       49400      6.23%      6.23% |       49407      6.23%     12.47% |       49167      6.20%     18.67% |       49634      6.26%     24.94% |       49013      6.18%     31.12% |       49020      6.19%     37.31% |       49181      6.21%     43.51% |       49574      6.26%     49.77% |       49579      6.26%     56.02% |       49173      6.21%     62.23% |       49434      6.24%     68.47% |       50034      6.31%     74.78% |       51192      6.46%     81.24% |       50007      6.31%     87.55% |       49692      6.27%     93.82% |       48956      6.18%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       792463                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1361      6.40%      6.40% |        1376      6.47%     12.87% |        1498      7.05%     19.92% |        1294      6.09%     26.01% |        1348      6.34%     32.35% |        1345      6.33%     38.67% |        1284      6.04%     44.71% |        1294      6.09%     50.80% |        1368      6.43%     57.23% |        1164      5.47%     62.71% |        1252      5.89%     68.60% |        1266      5.95%     74.55% |        1239      5.83%     80.38% |        1299      6.11%     86.49% |        1521      7.15%     93.64% |        1352      6.36%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21261                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29293      6.27%      6.27% |       29015      6.21%     12.48% |       28803      6.17%     18.65% |       29173      6.25%     24.89% |       28913      6.19%     31.08% |       29153      6.24%     37.32% |       29185      6.25%     43.57% |       29241      6.26%     49.83% |       29375      6.29%     56.12% |       29134      6.24%     62.36% |       29227      6.26%     68.61% |       29272      6.27%     74.88% |       29452      6.31%     81.19% |       29395      6.29%     87.48% |       29220      6.26%     93.73% |       29266      6.27%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       467117                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        8266      6.21%      6.21% |        8369      6.29%     12.50% |        8393      6.31%     18.81% |        8350      6.27%     25.08% |        8346      6.27%     31.36% |        8335      6.26%     37.62% |        8350      6.27%     43.89% |        8332      6.26%     50.16% |        8295      6.23%     56.39% |        8266      6.21%     62.60% |        8302      6.24%     68.84% |        8272      6.22%     75.06% |        8268      6.21%     81.27% |        8303      6.24%     87.51% |        8312      6.25%     93.76% |        8309      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       133068                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         229      3.90%      3.90% |         155      2.64%      6.55% |         260      4.43%     10.98% |          69      1.18%     12.16% |         370      6.31%     18.47% |          96      1.64%     20.10% |         213      3.63%     23.73% |         129      2.20%     25.93% |         141      2.40%     28.34% |         114      1.94%     30.28% |         186      3.17%     33.45% |         164      2.80%     36.25% |         147      2.51%     38.76% |         141      2.40%     41.16% |        3361     57.31%     98.47% |          90      1.53%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         5865                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     34.15%     34.15% |           0      0.00%     34.15% |           0      0.00%     34.15% |           0      0.00%     34.15% |           0      0.00%     34.15% |           0      0.00%     34.15% |          13     31.71%     65.85% |          14     34.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           41                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.98%      3.98% |          14      3.98%      7.95% |          28      7.95%     15.91% |          28      7.95%     23.86% |          28      7.95%     31.82% |          28      7.95%     39.77% |          28      7.95%     47.73% |          28      7.95%     55.68% |          26      7.39%     63.07% |          26      7.39%     70.45% |          23      6.53%     76.99% |          25      7.10%     84.09% |          14      3.98%     88.07% |          14      3.98%     92.05% |          14      3.98%     96.02% |          14      3.98%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          352                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           2      5.56%      5.56% |           1      2.78%      8.33% |           1      2.78%     11.11% |           4     11.11%     22.22% |           0      0.00%     22.22% |           3      8.33%     30.56% |           2      5.56%     36.11% |           3      8.33%     44.44% |           5     13.89%     58.33% |           1      2.78%     61.11% |           5     13.89%     75.00% |           1      2.78%     77.78% |           4     11.11%     88.89% |           1      2.78%     91.67% |           1      2.78%     94.44% |           2      5.56%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           36                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         538      6.02%      6.02% |         594      6.65%     12.67% |         591      6.61%     19.28% |         511      5.72%     25.00% |         553      6.19%     31.19% |         604      6.76%     37.95% |         583      6.52%     44.47% |         559      6.26%     50.73% |         606      6.78%     57.51% |         465      5.20%     62.71% |         498      5.57%     68.29% |         559      6.26%     74.54% |         551      6.17%     80.71% |         553      6.19%     86.90% |         631      7.06%     93.96% |         540      6.04%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         8936                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10552      6.18%      6.18% |       10665      6.25%     12.43% |       10537      6.17%     18.60% |       10759      6.30%     24.90% |       10437      6.11%     31.02% |       10254      6.01%     37.03% |       10413      6.10%     43.13% |       10596      6.21%     49.33% |       10603      6.21%     55.54% |       10417      6.10%     61.65% |       10574      6.19%     67.84% |       11220      6.57%     74.41% |       11603      6.80%     81.21% |       11118      6.51%     87.72% |       10893      6.38%     94.10% |       10064      5.90%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       170705                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1247      6.08%      6.08% |        1316      6.42%     12.51% |        1364      6.66%     19.16% |        1296      6.32%     25.48% |        1261      6.15%     31.64% |        1194      5.83%     37.46% |        1149      5.61%     43.07% |        1321      6.45%     49.51% |        1222      5.96%     55.48% |        1272      6.21%     61.68% |        1247      6.08%     67.77% |        1186      5.79%     73.55% |        1799      8.78%     82.33% |        1121      5.47%     87.80% |        1225      5.98%     93.78% |        1275      6.22%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        20495                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        4281      6.41%      6.41% |        4210      6.30%     12.71% |        4148      6.21%     18.92% |        4176      6.25%     25.17% |        4046      6.06%     31.23% |        4200      6.29%     37.51% |        4096      6.13%     43.65% |        4163      6.23%     49.88% |        4202      6.29%     56.17% |        4100      6.14%     62.31% |        4163      6.23%     68.54% |        4142      6.20%     74.74% |        4186      6.27%     81.00% |        4179      6.26%     87.26% |        4287      6.42%     93.68% |        4224      6.32%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        66803                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        2780      6.23%      6.23% |        2686      6.02%     12.25% |        2658      5.96%     18.21% |        2798      6.27%     24.48% |        2754      6.17%     30.65% |        2748      6.16%     36.81% |        2802      6.28%     43.08% |        2794      6.26%     49.35% |        2883      6.46%     55.81% |        2726      6.11%     61.92% |        2790      6.25%     68.17% |        2839      6.36%     74.53% |        2868      6.43%     80.96% |        2877      6.45%     87.40% |        2802      6.28%     93.68% |        2819      6.32%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        44624                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.99%      3.99% |          70      3.99%      7.98% |          98      5.59%     13.57% |          98      5.59%     19.16% |          98      5.59%     24.74% |         140      7.98%     32.73% |         140      7.98%     40.71% |         140      7.98%     48.69% |         136      7.75%     56.44% |         136      7.75%     64.20% |         130      7.41%     71.61% |         134      7.64%     79.25% |         112      6.39%     85.63% |         112      6.39%     92.02% |          70      3.99%     96.01% |          70      3.99%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1754                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     16.67%     16.67% |           2     16.67%     33.33% |           5     41.67%     75.00% |           3     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           12                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       48434      6.24%      6.24% |       48441      6.24%     12.48% |       48175      6.21%     18.68% |       48640      6.26%     24.95% |       48021      6.19%     31.13% |       47984      6.18%     37.31% |       48145      6.20%     43.51% |       48541      6.25%     49.77% |       48556      6.25%     56.02% |       48140      6.20%     62.22% |       48399      6.23%     68.46% |       48998      6.31%     74.77% |       50184      6.46%     81.23% |       49001      6.31%     87.54% |       48726      6.28%     93.82% |       47993      6.18%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       776378                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           3      2.80%      2.80% |           6      5.61%      8.41% |          14     13.08%     21.50% |           9      8.41%     29.91% |           8      7.48%     37.38% |           7      6.54%     43.93% |           7      6.54%     50.47% |           9      8.41%     58.88% |           9      8.41%     67.29% |           3      2.80%     70.09% |           7      6.54%     76.64% |           5      4.67%     81.31% |           6      5.61%     86.92% |           3      2.80%     89.72% |          11     10.28%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total          107                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          34      7.42%      7.42% |          27      5.90%     13.32% |          28      6.11%     19.43% |          23      5.02%     24.45% |          24      5.24%     29.69% |          28      6.11%     35.81% |          27      5.90%     41.70% |          28      6.11%     47.82% |          29      6.33%     54.15% |          30      6.55%     60.70% |          31      6.77%     67.47% |          24      5.24%     72.71% |          31      6.77%     79.48% |          36      7.86%     87.34% |          26      5.68%     93.01% |          32      6.99%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          458                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        7638      6.31%      6.31% |        7524      6.22%     12.53% |        7440      6.15%     18.68% |        7521      6.22%     24.90% |        7385      6.11%     31.01% |        7590      6.27%     37.28% |        7517      6.21%     43.50% |        7556      6.25%     49.74% |        7734      6.39%     56.14% |        7325      6.06%     62.19% |        7494      6.20%     68.39% |        7570      6.26%     74.65% |        7646      6.32%     80.97% |        7649      6.32%     87.29% |        7758      6.41%     93.70% |        7617      6.30%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       120964                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           0      0.00%      0.00% |           4     10.26%     10.26% |           7     17.95%     28.21% |           5     12.82%     41.03% |           1      2.56%     43.59% |           4     10.26%     53.85% |           3      7.69%     61.54% |           3      7.69%     69.23% |           4     10.26%     79.49% |           0      0.00%     79.49% |           2      5.13%     84.62% |           2      5.13%     89.74% |           1      2.56%     92.31% |           0      0.00%     92.31% |           3      7.69%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           39                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           3      4.41%      4.41% |           2      2.94%      7.35% |           7     10.29%     17.65% |           4      5.88%     23.53% |           7     10.29%     33.82% |           3      4.41%     38.24% |           4      5.88%     44.12% |           6      8.82%     52.94% |           5      7.35%     60.29% |           3      4.41%     64.71% |           5      7.35%     72.06% |           3      4.41%     76.47% |           5      7.35%     83.82% |           3      4.41%     88.24% |           8     11.76%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           68                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          32      7.53%      7.53% |          26      6.12%     13.65% |          28      6.59%     20.24% |          22      5.18%     25.41% |          24      5.65%     31.06% |          25      5.88%     36.94% |          24      5.65%     42.59% |          24      5.65%     48.24% |          28      6.59%     54.82% |          28      6.59%     61.41% |          27      6.35%     67.76% |          21      4.94%     72.71% |          27      6.35%     79.06% |          33      7.76%     86.82% |          24      5.65%     92.47% |          32      7.53%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          425                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           2      6.06%      6.06% |           1      3.03%      9.09% |           0      0.00%      9.09% |           1      3.03%     12.12% |           0      0.00%     12.12% |           3      9.09%     21.21% |           3      9.09%     30.30% |           4     12.12%     42.42% |           1      3.03%     45.45% |           2      6.06%     51.52% |           4     12.12%     63.64% |           3      9.09%     72.73% |           4     12.12%     84.85% |           3      9.09%     93.94% |           2      6.06%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           33                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         538      6.02%      6.02% |         594      6.65%     12.67% |         591      6.61%     19.28% |         511      5.72%     25.00% |         553      6.19%     31.19% |         604      6.76%     37.95% |         583      6.52%     44.47% |         559      6.26%     50.73% |         606      6.78%     57.51% |         465      5.20%     62.71% |         498      5.57%     68.29% |         559      6.26%     74.54% |         551      6.17%     80.71% |         553      6.19%     86.90% |         631      7.06%     93.96% |         540      6.04%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         8936                      
system.ruby.L2Cache_Controller.S_I.Ack   |           2      5.56%      5.56% |           1      2.78%      8.33% |           1      2.78%     11.11% |           4     11.11%     22.22% |           0      0.00%     22.22% |           3      8.33%     30.56% |           2      5.56%     36.11% |           3      8.33%     44.44% |           5     13.89%     58.33% |           1      2.78%     61.11% |           5     13.89%     75.00% |           1      2.78%     77.78% |           4     11.11%     88.89% |           1      2.78%     91.67% |           1      2.78%     94.44% |           2      5.56%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           36                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           2      5.56%      5.56% |           1      2.78%      8.33% |           1      2.78%     11.11% |           4     11.11%     22.22% |           0      0.00%     22.22% |           3      8.33%     30.56% |           2      5.56%     36.11% |           3      8.33%     44.44% |           5     13.89%     58.33% |           1      2.78%     61.11% |           5     13.89%     75.00% |           1      2.78%     77.78% |           4     11.11%     88.89% |           1      2.78%     91.67% |           1      2.78%     94.44% |           2      5.56%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           36                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29293      6.27%      6.27% |       29015      6.21%     12.48% |       28803      6.17%     18.65% |       29173      6.25%     24.89% |       28913      6.19%     31.08% |       29153      6.24%     37.32% |       29185      6.25%     43.57% |       29241      6.26%     49.83% |       29375      6.29%     56.12% |       29134      6.24%     62.36% |       29227      6.26%     68.61% |       29272      6.27%     74.88% |       29452      6.31%     81.19% |       29395      6.29%     87.48% |       29220      6.26%     93.73% |       29266      6.27%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       467117                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1361      6.40%      6.40% |        1376      6.47%     12.87% |        1498      7.05%     19.92% |        1294      6.09%     26.01% |        1348      6.34%     32.35% |        1345      6.33%     38.67% |        1284      6.04%     44.71% |        1294      6.09%     50.80% |        1368      6.43%     57.23% |        1164      5.47%     62.71% |        1252      5.89%     68.60% |        1266      5.95%     74.55% |        1239      5.83%     80.38% |        1299      6.11%     86.49% |        1521      7.15%     93.64% |        1352      6.36%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21261                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        8266      6.21%      6.21% |        8369      6.29%     12.50% |        8393      6.31%     18.81% |        8350      6.27%     25.08% |        8346      6.27%     31.36% |        8335      6.26%     37.62% |        8350      6.27%     43.89% |        8332      6.26%     50.16% |        8295      6.23%     56.39% |        8266      6.21%     62.60% |        8302      6.24%     68.84% |        8272      6.22%     75.06% |        8268      6.21%     81.27% |        8303      6.24%     87.51% |        8312      6.25%     93.76% |        8309      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       133068                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.94%      3.94% |          42      3.94%      7.88% |          70      6.57%     14.45% |          56      5.25%     19.70% |          56      5.25%     24.95% |          84      7.88%     32.83% |          84      7.88%     40.71% |          84      7.88%     48.59% |          82      7.69%     56.29% |          82      7.69%     63.98% |          79      7.41%     71.39% |          81      7.60%     78.99% |          70      6.57%     85.55% |          70      6.57%     92.12% |          42      3.94%     96.06% |          42      3.94%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1066                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       49358      6.24%      6.24% |       49365      6.24%     12.47% |       49097      6.20%     18.68% |       49578      6.26%     24.94% |       48957      6.19%     31.13% |       48936      6.18%     37.31% |       49097      6.20%     43.52% |       49490      6.25%     49.77% |       49497      6.25%     56.02% |       49091      6.20%     62.23% |       49355      6.24%     68.46% |       49953      6.31%     74.78% |       51122      6.46%     81.24% |       49937      6.31%     87.55% |       49650      6.27%     93.82% |       48914      6.18%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       791397                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          70      4.03%      4.03% |          70      4.03%      8.05% |          97      5.58%     13.63% |          95      5.46%     19.09% |          96      5.52%     24.61% |         139      7.99%     32.60% |         139      7.99%     40.60% |         138      7.94%     48.53% |         135      7.76%     56.30% |         136      7.82%     64.12% |         129      7.42%     71.54% |         132      7.59%     79.13% |         111      6.38%     85.51% |         112      6.44%     91.95% |          70      4.03%     95.97% |          70      4.03%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1739                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.67%      6.67% |           3     20.00%     26.67% |           2     13.33%     40.00% |           1      6.67%     46.67% |           1      6.67%     53.33% |           2     13.33%     66.67% |           1      6.67%     73.33% |           0      0.00%     73.33% |           1      6.67%     80.00% |           2     13.33%     93.33% |           1      6.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           15                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.67%      6.67% |           3     20.00%     26.67% |           2     13.33%     40.00% |           1      6.67%     46.67% |           1      6.67%     53.33% |           2     13.33%     66.67% |           1      6.67%     73.33% |           0      0.00%     73.33% |           1      6.67%     80.00% |           2     13.33%     93.33% |           1      6.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           15                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          70      4.03%      4.03% |          70      4.03%      8.05% |          97      5.58%     13.63% |          95      5.46%     19.09% |          96      5.52%     24.61% |         139      7.99%     32.60% |         139      7.99%     40.60% |         138      7.94%     48.53% |         135      7.76%     56.30% |         136      7.82%     64.12% |         129      7.42%     71.54% |         132      7.59%     79.13% |         111      6.38%     85.51% |         112      6.44%     91.95% |          70      4.03%     95.97% |          70      4.03%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1739                      

---------- End Simulation Statistics   ----------
