// Seed: 1212258313
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2,
    output logic id_3,
    output id_4
);
  assign id_4[1] = id_1;
  logic id_5 = id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  assign id_0 = id_9 ? id_5 : SystemTFIdentifier(id_11, 1, id_6, 1, 1 + id_8);
endmodule
