{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624545309662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624545309662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 24 20:05:09 2021 " "Processing started: Thu Jun 24 20:05:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624545309662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624545309662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ripple_Adder -c Ripple_Adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ripple_Adder -c Ripple_Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624545309662 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1624545309986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Half_Adder-Dataflow_HA " "Found design unit 1: Half_Adder-Dataflow_HA" {  } { { "Half_Adder.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 01/Task 04/Half_Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624545310566 ""} { "Info" "ISGN_ENTITY_NAME" "1 Half_Adder " "Found entity 1: Half_Adder" {  } { { "Half_Adder.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 01/Task 04/Half_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624545310566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624545310566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Dataflow_FA " "Found design unit 1: Full_Adder-Dataflow_FA" {  } { { "Full_Adder.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 01/Task 04/Full_Adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624545310568 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 01/Task 04/Full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624545310568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624545310568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ripple_Adder-Dataflow_RCA " "Found design unit 1: Ripple_Adder-Dataflow_RCA" {  } { { "Ripple_Adder.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 01/Task 04/Ripple_Adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624545310570 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ripple_Adder " "Found entity 1: Ripple_Adder" {  } { { "Ripple_Adder.vhd" "" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 01/Task 04/Ripple_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624545310570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624545310570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ripple_Adder " "Elaborating entity \"Ripple_Adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1624545310602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Full_Adder:FA1 " "Elaborating entity \"Full_Adder\" for hierarchy \"Full_Adder:FA1\"" {  } { { "Ripple_Adder.vhd" "FA1" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 01/Task 04/Ripple_Adder.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624545310605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Half_Adder Full_Adder:FA1\|Half_Adder:HA1 " "Elaborating entity \"Half_Adder\" for hierarchy \"Full_Adder:FA1\|Half_Adder:HA1\"" {  } { { "Full_Adder.vhd" "HA1" { Text "D:/SLIIT/Year 03/Semester 02/ADD/Labs/Quartus II/Lab 01/Task 04/Full_Adder.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624545310607 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1624545311274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624545311274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1624545311305 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1624545311305 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1624545311305 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1624545311305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624545311325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 24 20:05:11 2021 " "Processing ended: Thu Jun 24 20:05:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624545311325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624545311325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624545311325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624545311325 ""}
