Michaela Amoo L.K. Downing Hall, Room 3008 (202)806-6590 mamoo@howard.edu Assistant Professor Howard University, Washington DC, 20059. Electrical Engineering Ph.D. 2016 Howard University, Washington DC, 20059. Electrical Engineering M.Eng. 2015 Howard University, Washington DC, 20059. Mathematics B.S. 2001 Howard University, Washington DC, 20059. Philosophy B.A. 2001 Howard University, Washington DC, 20059. Insurance/Actuarial B.S. 2001 C. Gloster, W. Gay, M. Amoo, "Multiple-Memory Application-Specific Digital Signal Processor,'' United States Patent No. 9111068, 18th August 2015. M. E. Amoo, et al., "An Automated Design Framework for Floating Point Scientific Algorithms using Field Programmable Gate Arrays,'' Proceedings: ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '15). Pages 263-263, Monterey, California. 2015. M. Amoo and C. Gloster, "FPGA Implementation of an Analytic Design Method for a Cycle Optimal 2D-DCT/IDCT, '' Proceedings: Engineering of Reconfigurable Systems and Algorithms (ERSA '07), Las Vegas, June 2007. M. Amoo and C. Gloster, "Floating-Point Design,'' Technical Report GWT-TR-200-03-0002. Global World Technology, LLC. Takoma Park, MD. May 2007. M. Amoo and C. Gloster, "Bison Reconfigurable Processor (BRCP) Methodology and Design,'' Technical Report GWT-TR-200-03-0003. Global World Technology, LLC. Takoma Park, MD. May 2007. M. Amoo and C. Gloster, "An Analytic Method for an Optimal {2D-DCT} Design,'' Technical Report GWT-TR-200-03-0004. Global World Technology, LLC. Takoma Park, MD. May 2007. C. Gloster, W. Gay, M. Amoo, and M. Chouikha, "Optimizing the Design of a Configurable Digital Signal Processor for Accelerated Execution of the 2-D Discrete Cosine Transform,'' 39th Annual Hawaii International Conference on System Sciences, Kauai, Hawaii, January 2006.
