$date
	Sun Sep 26 16:25:46 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bytecomparator_tb $end
$var wire 1 ! f $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 1 $ en $end
$scope module wew $end
$var wire 8 % a [7:0] $end
$var wire 8 & b [7:0] $end
$var wire 8 ' c [7:0] $end
$var wire 1 ( d $end
$var wire 1 $ en $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
b0 '
b0 &
b0 %
0$
b0 #
b0 "
z!
$end
#2
1(
b1 '
b1 "
b1 %
0!
1$
#6
1!
0(
b10 '
b10 "
b10 %
#10
0!
1(
b11 '
b11 "
b11 %
#14
1!
0(
b100 '
b100 "
b100 %
#18
0!
1(
b101 '
b101 "
b101 %
#22
1!
0(
b110 '
b110 "
b110 %
#26
0!
1(
b111 '
b111 "
b111 %
