set_property SRC_FILE_INFO {cfile:/home/cho/hCODE_dev/hFPGA/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0.xdc rfile:../../../core/clk_wiz_0/clk_wiz_0.xdc id:1 order:EARLY scoped_inst:inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.04
