Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec  4 10:29:28 2024
| Host         : TABLET-LEUQMGK6 running 64-bit major release  (build 9200)
| Command      : report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
| Design       : TOP
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 54
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
| TIMING-16 | Warning          | Large setup violation                              | 48         |
| TIMING-18 | Warning          | Missing input or output delay                      | 4          |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clk_wizard/inst/clk_in1 is defined downstream of clock clk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock clk_wizard/inst/clk_in1 is created on an inappropriate internal pin clk_wizard/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -13.087 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -13.453 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -14.580 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -14.659 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -14.710 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -14.789 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -14.828 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -14.829 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -14.866 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -14.890 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -14.916 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -14.935 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -14.960 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -14.966 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -14.979 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -14.985 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -15.055 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -15.061 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -15.075 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[17]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -15.081 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[19]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -15.124 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[20]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -15.134 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -15.173 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[21]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -15.180 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -15.183 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[18]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -15.197 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[23]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -15.257 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -15.329 ns between processor_inst/tremolo_effect_inst/result_right2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_right_out_reg[22]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -15.340 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -15.342 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -15.363 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -15.400 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -15.484 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -15.497 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -15.567 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -15.584 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -15.590 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -15.595 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -15.598 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -15.612 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -15.613 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[19]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -15.680 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[20]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -15.683 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[17]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -15.687 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[21]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -15.690 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[18]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -15.714 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[23]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -15.718 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -15.798 ns between processor_inst/tremolo_effect_inst/result_left2/CLK (clocked by clk) and processor_inst/tremolo_effect_inst/audio_left_out_reg[22]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on AC_GPIO1 relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on AC_GPIO2 relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on AC_GPIO3 relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on AC_GPIO0 relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>


