{
  "creator": "Next Generation Place and Route (Version nextpnr-0.4-63-g16ffd02a)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000000"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:1.1-23.10"
      },
      "ports": {
        "led": {
          "direction": "output",
          "bits": [ 838, 838, 838, 1836017711, 1836017711, 1836017711 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3878886 ]
        }
      },
      "cells": {
        "clockCounter_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879017 ],
            "CE": [  ],
            "Q": [ 3879009 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879010 ]
          }
        },
        "clockCounter_DFFR_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879019 ],
            "CE": [  ],
            "Q": [ 3879012 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879013 ]
          }
        },
        "clockCounter_DFFR_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879021 ],
            "CE": [  ],
            "Q": [ 3878959 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878960 ]
          }
        },
        "clockCounter_DFFR_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879042 ],
            "CE": [  ],
            "Q": [ 3878969 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878970 ]
          }
        },
        "clockCounter_DFFR_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879057 ],
            "CE": [  ],
            "Q": [ 3878974 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878975 ]
          }
        },
        "ledCounter_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879461 ],
            "Q": [ 3879463 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879462 ]
          }
        },
        "ledCounter_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879444 ],
            "Q": [ 3879446 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879445 ]
          }
        },
        "clockCounter_DFFR_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879072 ],
            "CE": [  ],
            "Q": [ 3878977 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878978 ]
          }
        },
        "clockCounter_DFFR_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879087 ],
            "CE": [  ],
            "Q": [ 3878898 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878900 ]
          }
        },
        "clockCounter_DFFR_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879102 ],
            "CE": [  ],
            "Q": [ 3878905 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878906 ]
          }
        },
        "clockCounter_DFFR_Q_16_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879117 ],
            "CE": [  ],
            "Q": [ 3878964 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878965 ]
          }
        },
        "ledCounter_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879427 ],
            "Q": [ 3879429 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879428 ]
          }
        },
        "clockCounter_DFFR_Q_17_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879132 ],
            "CE": [  ],
            "Q": [ 3878985 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878986 ]
          }
        },
        "clockCounter_DFFR_Q_18_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879147 ],
            "CE": [  ],
            "Q": [ 3878990 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878991 ]
          }
        },
        "clockCounter_DFFR_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879355 ],
            "CE": [  ],
            "Q": [ 3878954 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878955 ]
          }
        },
        "clockCounter_DFFR_Q_19_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879162 ],
            "CE": [  ],
            "Q": [ 3878995 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878996 ]
          }
        },
        "ledCounter_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879410 ],
            "Q": [ 3879412 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879411 ]
          }
        },
        "clockCounter_DFFR_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879190 ],
            "CE": [  ],
            "Q": [ 3878912 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878913 ]
          }
        },
        "clockCounter_DFFR_Q_20_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879192 ],
            "CE": [  ],
            "Q": [ 3879000 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879001 ]
          }
        },
        "clockCounter_DFFR_Q_21_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879207 ],
            "CE": [  ],
            "Q": [ 3879003 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879004 ]
          }
        },
        "clockCounter_DFFR_Q_22_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879222 ],
            "CE": [  ],
            "Q": [ 3878924 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878925 ]
          }
        },
        "clockCounter_DFFR_Q_23_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879237 ],
            "CE": [  ],
            "Q": [ 3878980 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878981 ]
          }
        },
        "clockCounter_DFFR_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879340 ],
            "CE": [  ],
            "Q": [ 3878949 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878950 ]
          }
        },
        "ledCounter_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879393 ],
            "Q": [ 3879395 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879394 ]
          }
        },
        "clockCounter_DFFR_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879265 ],
            "CE": [  ],
            "Q": [ 3878917 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878918 ]
          }
        },
        "ledCounter_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879389 ],
            "Q": [ 3879391 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879390 ]
          }
        },
        "clockCounter_DFFR_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879310 ],
            "CE": [  ],
            "Q": [ 3878939 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878940 ]
          }
        },
        "clockCounter_DFFR_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879325 ],
            "CE": [  ],
            "Q": [ 3878944 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878945 ]
          }
        },
        "clockCounter_DFFR_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879295 ],
            "CE": [  ],
            "Q": [ 3878934 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878935 ]
          }
        },
        "clockCounter_DFFR_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:11.1-20.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879280 ],
            "CE": [  ],
            "Q": [ 3878929 ],
            "F": [  ],
            "CLK": [ 3878890 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878930 ]
          }
        },
        "clockCounter_DFFR_Q_14_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879098 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "ledCounter_DFFE_Q_5_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879468 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "ledCounter_DFFE_Q_3_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879434 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_15_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879107 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_15_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879108 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_8_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879351 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "clockCounter_DFFR_Q_15_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879112 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_15_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879113 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "ledCounter_DFFE_Q_5_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879469 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_16_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879122 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_16_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879123 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_16_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879127 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_16_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879128 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "clockCounter_DFFR_Q_9_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879365 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "ledCounter_DFFE_Q_2_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879423 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "clockCounter_DFFR_Q_17_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879137 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_17_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879138 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "ledCounter_DFFE_Q_2_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879422 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_17_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879142 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_17_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879143 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "ledCounter_DFFE_Q_5_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879473 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_18_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879152 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_18_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879153 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "ledCounter_DFFE_Q_2_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879418 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_18_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879157 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_18_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879158 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "ledCounter_DFFE_Q_5_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879474 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "ledCounter_DFFE_Q_2_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879417 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_19_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879167 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_19_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879168 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_OBUF_O_I_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C2_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879390 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879391 ]
          }
        },
        "clockCounter_DFFR_Q_19_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879172 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_19_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879173 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "clockCounter_DFFR_Q_1_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879180 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_1_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879181 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_1_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879185 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_1_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879186 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "led_OBUF_O_2_I_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879411 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879412 ]
          }
        },
        "ledCounter_DFFE_Q_1_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879406 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "clockCounter_DFFR_Q_20_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879197 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_20_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879198 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "ledCounter_DFFE_Q_1_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879405 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_20_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879202 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_20_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879203 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "ledCounter_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879481 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_9_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879366 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "clockCounter_DFFR_Q_21_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879212 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_21_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879213 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "ledCounter_DFFE_Q_1_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879401 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_21_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879217 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_21_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879218 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "ledCounter_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879482 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "ledCounter_DFFE_Q_1_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879400 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_22_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879227 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_22_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879228 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_9_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879360 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_22_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879232 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_22_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879233 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "clockCounter_DFFR_Q_23_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879242 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_23_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879243 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_23_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879247 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_23_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879248 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "ledCounter_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879486 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_2_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879255 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_2_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879256 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_LUT4_I0_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879037 ],
            "CLK": [  ],
            "D": [ 3878954 ],
            "C": [ 3878959 ],
            "B": [ 3878969 ],
            "A": [ 3878974 ]
          }
        },
        "clockCounter_DFFR_Q_2_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879260 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_2_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879261 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "ledCounter_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879487 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "clockCounter_LUT4_I0_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879038 ],
            "CLK": [  ],
            "D": [ 3878977 ],
            "C": [ 3878898 ],
            "B": [ 3878985 ],
            "A": [ 3878990 ]
          }
        },
        "clockCounter_DFFR_Q_3_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879270 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_3_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879271 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_LUT4_I0_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879039 ],
            "CLK": [  ],
            "D": [ 3879009 ],
            "C": [ 3879012 ],
            "B": [ 3878924 ],
            "A": [ 3878980 ]
          }
        },
        "clockCounter_DFFR_Q_3_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879275 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_3_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879276 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "clockCounter_LUT4_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879040 ],
            "CLK": [  ],
            "D": [ 3878929 ],
            "C": [ 3878934 ],
            "B": [ 3878944 ],
            "A": [ 3878949 ]
          }
        },
        "clockCounter_DFFR_Q_4_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879285 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_4_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879286 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879029 ],
            "CLK": [  ],
            "D": [ 3878912 ],
            "C": [ 3878917 ],
            "B": [ 3878939 ],
            "A": [ 3878905 ]
          }
        },
        "clockCounter_DFFR_Q_4_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879290 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_4_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879291 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "led_OBUF_O_5_I_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879462 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879463 ]
          }
        },
        "clockCounter_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879025 ],
            "CLK": [  ],
            "D": [ 3878964 ],
            "C": [ 3878995 ],
            "B": [ 3879000 ],
            "A": [ 3879003 ]
          }
        },
        "clockCounter_DFFR_Q_5_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879300 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_5_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879301 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879379 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "clockCounter_DFFR_Q_5_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879305 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_5_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879306 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "led_OBUF_O_1_I_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879394 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879395 ]
          }
        },
        "clockCounter_DFFR_Q_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879378 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_6_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879315 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_6_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879316 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_9_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879361 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_6_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879320 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_6_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879321 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "led_OBUF_O_3_I_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879428 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879429 ]
          }
        },
        "clockCounter_DFFR_Q_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879374 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_7_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879330 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_7_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879331 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879373 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_7_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879335 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_7_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879336 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3879521 ]
          }
        },
        "clockCounter_DFFR_Q_14_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879097 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "ledCounter_DFFE_Q_3_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879435 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_14_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879093 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_14_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879092 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_8_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879350 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_8_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879345 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "ledCounter_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879479 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879487 ],
            "I0": [ 3879486 ]
          }
        },
        "ledCounter_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879478 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879482 ],
            "I0": [ 3879481 ]
          }
        },
        "clockCounter_DFFR_Q_13_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879083 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "ledCounter_DFFE_Q_5_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879466 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879474 ],
            "I0": [ 3879473 ]
          }
        },
        "ledCounter_DFFE_Q_5_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879465 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879469 ],
            "I0": [ 3879468 ]
          }
        },
        "led_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R16C1_IOBB",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:4.18-4.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879445 ],
            "PAD": [  ]
          }
        },
        "clockCounter_DFFR_Q_13_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879082 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "ledCounter_DFFE_Q_3_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879439 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "ledCounter_DFFE_Q_4_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C2_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879449 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879457 ],
            "I0": [ 3879456 ]
          }
        },
        "ledCounter_DFFE_Q_4_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C2_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879448 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879452 ],
            "I0": [ 3879451 ]
          }
        },
        "ledCounter_DFFE_Q_3_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879432 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879440 ],
            "I0": [ 3879439 ]
          }
        },
        "ledCounter_DFFE_Q_3_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879431 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879435 ],
            "I0": [ 3879434 ]
          }
        },
        "ledCounter_DFFE_Q_2_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879415 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879423 ],
            "I0": [ 3879422 ]
          }
        },
        "ledCounter_DFFE_Q_2_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879414 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879418 ],
            "I0": [ 3879417 ]
          }
        },
        "ledCounter_DFFE_Q_1_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879398 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879406 ],
            "I0": [ 3879405 ]
          }
        },
        "clockCounter_DFFR_Q_13_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879078 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "ledCounter_DFFE_Q_1_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879397 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879401 ],
            "I0": [ 3879400 ]
          }
        },
        "clockCounter_DFFR_Q_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879371 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879379 ],
            "I0": [ 3879378 ]
          }
        },
        "clockCounter_DFFR_Q_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879370 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879374 ],
            "I0": [ 3879373 ]
          }
        },
        "clockCounter_DFFR_Q_9_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879358 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879366 ],
            "I0": [ 3879365 ]
          }
        },
        "clockCounter_DFFR_Q_9_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879357 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879361 ],
            "I0": [ 3879360 ]
          }
        },
        "clockCounter_DFFR_Q_8_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879343 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879351 ],
            "I0": [ 3879350 ]
          }
        },
        "clockCounter_DFFR_Q_8_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879342 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879346 ],
            "I0": [ 3879345 ]
          }
        },
        "clockCounter_DFFR_Q_13_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879077 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_7_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879328 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879336 ],
            "I0": [ 3879335 ]
          }
        },
        "clockCounter_DFFR_Q_7_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879327 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879331 ],
            "I0": [ 3879330 ]
          }
        },
        "clockCounter_DFFR_Q_6_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879313 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879321 ],
            "I0": [ 3879320 ]
          }
        },
        "clockCounter_DFFR_Q_6_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879312 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879316 ],
            "I0": [ 3879315 ]
          }
        },
        "clockCounter_DFFR_Q_5_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879298 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879306 ],
            "I0": [ 3879305 ]
          }
        },
        "clockCounter_DFFR_Q_5_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879297 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879301 ],
            "I0": [ 3879300 ]
          }
        },
        "clockCounter_DFFR_Q_4_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879283 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879291 ],
            "I0": [ 3879290 ]
          }
        },
        "ledCounter_DFFE_Q_3_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879440 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "clockCounter_DFFR_Q_12_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879068 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "clockCounter_DFFR_Q_4_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879282 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879286 ],
            "I0": [ 3879285 ]
          }
        },
        "clockCounter_DFFR_Q_3_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879268 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879276 ],
            "I0": [ 3879275 ]
          }
        },
        "clockCounter_DFFR_Q_12_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879067 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_3_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879267 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879271 ],
            "I0": [ 3879270 ]
          }
        },
        "clockCounter_DFFR_Q_2_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879253 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879261 ],
            "I0": [ 3879260 ]
          }
        },
        "led_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R21C1_IOBB",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:4.18-4.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879428 ],
            "PAD": [  ]
          }
        },
        "clk_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:3.11-3.14",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878890 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "clockCounter_DFFR_Q_2_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879252 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879256 ],
            "I0": [ 3879255 ]
          }
        },
        "clockCounter_DFFR_Q_23_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879240 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879248 ],
            "I0": [ 3879247 ]
          }
        },
        "clockCounter_DFFR_Q_23_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879239 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879243 ],
            "I0": [ 3879242 ]
          }
        },
        "clockCounter_DFFR_Q_22_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879225 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879233 ],
            "I0": [ 3879232 ]
          }
        },
        "clockCounter_DFFR_Q_22_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879224 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879228 ],
            "I0": [ 3879227 ]
          }
        },
        "clockCounter_DFFR_Q_21_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879210 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879218 ],
            "I0": [ 3879217 ]
          }
        },
        "clockCounter_DFFR_Q_21_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879209 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879213 ],
            "I0": [ 3879212 ]
          }
        },
        "clockCounter_DFFR_Q_12_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879063 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_20_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879195 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879203 ],
            "I0": [ 3879202 ]
          }
        },
        "clockCounter_DFFR_Q_20_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879194 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879198 ],
            "I0": [ 3879197 ]
          }
        },
        "clockCounter_DFFR_Q_1_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879178 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879186 ],
            "I0": [ 3879185 ]
          }
        },
        "clockCounter_DFFR_Q_1_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879177 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879181 ],
            "I0": [ 3879180 ]
          }
        },
        "clockCounter_DFFR_Q_19_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879165 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879173 ],
            "I0": [ 3879172 ]
          }
        },
        "clockCounter_DFFR_Q_12_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879062 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_19_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879164 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879168 ],
            "I0": [ 3879167 ]
          }
        },
        "clockCounter_DFFR_Q_11_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879053 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "clockCounter_DFFR_Q_18_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879150 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879158 ],
            "I0": [ 3879157 ]
          }
        },
        "clockCounter_DFFR_Q_18_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879149 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879153 ],
            "I0": [ 3879152 ]
          }
        },
        "clockCounter_DFFR_Q_17_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879135 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879143 ],
            "I0": [ 3879142 ]
          }
        },
        "clockCounter_DFFR_Q_17_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879134 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879138 ],
            "I0": [ 3879137 ]
          }
        },
        "clockCounter_DFFR_Q_16_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879120 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879128 ],
            "I0": [ 3879127 ]
          }
        },
        "clockCounter_DFFR_Q_16_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879119 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879123 ],
            "I0": [ 3879122 ]
          }
        },
        "clockCounter_DFFR_Q_15_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879105 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879113 ],
            "I0": [ 3879112 ]
          }
        },
        "clockCounter_DFFR_Q_11_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879052 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_15_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879104 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879108 ],
            "I0": [ 3879107 ]
          }
        },
        "clockCounter_DFFR_Q_14_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879090 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879098 ],
            "I0": [ 3879097 ]
          }
        },
        "clockCounter_DFFR_Q_11_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879048 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_14_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879089 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879093 ],
            "I0": [ 3879092 ]
          }
        },
        "clockCounter_DFFR_Q_13_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879075 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879083 ],
            "I0": [ 3879082 ]
          }
        },
        "led_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R22C1_IOBB",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:4.18-4.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879411 ],
            "PAD": [  ]
          }
        },
        "clockCounter_DFFR_Q_13_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879074 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879078 ],
            "I0": [ 3879077 ]
          }
        },
        "clockCounter_DFFR_Q_11_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879047 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_12_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879060 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879068 ],
            "I0": [ 3879067 ]
          }
        },
        "clockCounter_DFFR_Q_12_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879059 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879063 ],
            "I0": [ 3879062 ]
          }
        },
        "clockCounter_DFFR_Q_11_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879045 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879053 ],
            "I0": [ 3879052 ]
          }
        },
        "clockCounter_DFFR_Q_11_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879044 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879048 ],
            "I0": [ 3879047 ]
          }
        },
        "clockCounter_DFFR_Q_10_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879024 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879034 ],
            "I0": [ 3879033 ]
          }
        },
        "clockCounter_DFFR_Q_10_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879023 ],
            "SEL": [ 3879029 ],
            "I1": [ 3879028 ],
            "I0": [ 3879027 ]
          }
        },
        "clockCounter_DFFR_Q_10_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879021 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879024 ],
            "I0": [ 3879023 ]
          }
        },
        "ledCounter_DFFE_Q_4_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879451 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_11_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879042 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879045 ],
            "I0": [ 3879044 ]
          }
        },
        "clockCounter_DFFR_Q_12_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879057 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879060 ],
            "I0": [ 3879059 ]
          }
        },
        "clockCounter_DFFR_Q_13_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879072 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879075 ],
            "I0": [ 3879074 ]
          }
        },
        "clockCounter_DFFR_Q_14_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879087 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879090 ],
            "I0": [ 3879089 ]
          }
        },
        "clockCounter_DFFR_Q_15_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879102 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879105 ],
            "I0": [ 3879104 ]
          }
        },
        "clockCounter_ALU_I1_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878981 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878980 ],
            "A": [ 3879523 ]
          }
        },
        "clockCounter_ALU_I1_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878925 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878924 ],
            "A": [ 3879521 ]
          }
        },
        "ledCounter_DFFE_Q_4_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879457 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "clockCounter_ALU_I1_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879004 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3879003 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_ALU_I1_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879001 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3879000 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_ALU_I1_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878996 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878995 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_ALU_I1_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878991 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878990 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_ALU_I1_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878986 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878985 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878965 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878964 ],
            "A": [ 3879521 ]
          }
        },
        "led_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R26C1_IOBB",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:4.18-4.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879390 ],
            "PAD": [  ]
          }
        },
        "clockCounter_DFFR_Q_10_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879034 ],
            "CLK": [  ],
            "D": [ 3879040 ],
            "C": [ 3879039 ],
            "B": [ 3879038 ],
            "A": [ 3879037 ]
          }
        },
        "clockCounter_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878906 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878905 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878900 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878898 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_DFFR_Q_10_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879033 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_ALU_I1_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878978 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878977 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_ALU_I1_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878975 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878974 ],
            "A": [ 3879521 ]
          }
        },
        "led_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R25C1_IOBB",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:4.18-4.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879394 ],
            "PAD": [  ]
          }
        },
        "ledCounter_DFFE_Q_4_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879452 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_10_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879028 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_ALU_I1_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878970 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878969 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_ALU_I1_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878960 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878959 ],
            "A": [ 3879521 ]
          }
        },
        "led_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C1_IOBA",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:4.18-4.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879462 ],
            "PAD": [  ]
          }
        },
        "clockCounter_ALU_I1_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878955 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878954 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_ALU_I1_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878950 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878949 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_ALU_I1_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878945 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878944 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_ALU_I1_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878940 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878939 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_DFFR_Q_10_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879027 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_ALU_I1_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878935 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878934 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_ALU_I1_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878930 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878929 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_ALU_I1_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878918 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878917 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_ALU_I1_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878913 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3878912 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_ALU_I1_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879013 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3879012 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_ALU_I1_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879010 ],
            "CLK": [  ],
            "D": [ 3879523 ],
            "C": [ 3879523 ],
            "B": [ 3879009 ],
            "A": [ 3879521 ]
          }
        },
        "clockCounter_ALU_I1_8_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "clockCounter_DFFR_Q_8_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879346 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "ledCounter_DFFE_Q_4_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879456 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_OBUF_O_4_I_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879445 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879446 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3879523 ]
          }
        },
        "clockCounter_ALU_I1_23_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879523 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "ledCounter_DFFE_Q_5_CE_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879461 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879466 ],
            "I0": [ 3879465 ]
          }
        },
        "ledCounter_DFFE_Q_CE_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879389 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879479 ],
            "I0": [ 3879478 ]
          }
        },
        "clockCounter_DFFR_Q_18_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879147 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879150 ],
            "I0": [ 3879149 ]
          }
        },
        "clockCounter_DFFR_Q_19_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879162 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879165 ],
            "I0": [ 3879164 ]
          }
        },
        "clockCounter_DFFR_Q_1_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879019 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879178 ],
            "I0": [ 3879177 ]
          }
        },
        "clockCounter_DFFR_Q_20_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879192 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879195 ],
            "I0": [ 3879194 ]
          }
        },
        "clockCounter_DFFR_Q_21_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879207 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879210 ],
            "I0": [ 3879209 ]
          }
        },
        "clockCounter_DFFR_Q_16_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879117 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879120 ],
            "I0": [ 3879119 ]
          }
        },
        "clockCounter_DFFR_Q_3_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879265 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879268 ],
            "I0": [ 3879267 ]
          }
        },
        "clockCounter_DFFR_Q_4_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879280 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879283 ],
            "I0": [ 3879282 ]
          }
        },
        "clockCounter_DFFR_Q_5_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879295 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879298 ],
            "I0": [ 3879297 ]
          }
        },
        "clockCounter_DFFR_Q_22_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879222 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879225 ],
            "I0": [ 3879224 ]
          }
        },
        "clockCounter_DFFR_Q_6_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879310 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879313 ],
            "I0": [ 3879312 ]
          }
        },
        "clockCounter_DFFR_Q_7_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879325 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879328 ],
            "I0": [ 3879327 ]
          }
        },
        "clockCounter_DFFR_Q_8_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879340 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879343 ],
            "I0": [ 3879342 ]
          }
        },
        "clockCounter_DFFR_Q_9_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879355 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879358 ],
            "I0": [ 3879357 ]
          }
        },
        "clockCounter_DFFR_Q_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879017 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879371 ],
            "I0": [ 3879370 ]
          }
        },
        "ledCounter_DFFE_Q_1_CE_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879393 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879398 ],
            "I0": [ 3879397 ]
          }
        },
        "ledCounter_DFFE_Q_2_CE_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879410 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879415 ],
            "I0": [ 3879414 ]
          }
        },
        "clockCounter_DFFR_Q_17_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879132 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879135 ],
            "I0": [ 3879134 ]
          }
        },
        "ledCounter_DFFE_Q_3_CE_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879427 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879432 ],
            "I0": [ 3879431 ]
          }
        },
        "ledCounter_DFFE_Q_4_CE_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C2_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879444 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879449 ],
            "I0": [ 3879448 ]
          }
        },
        "clockCounter_DFFR_Q_23_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879237 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879240 ],
            "I0": [ 3879239 ]
          }
        },
        "clockCounter_DFFR_Q_2_RESET_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879190 ],
            "SEL": [ 3879025 ],
            "I1": [ 3879253 ],
            "I0": [ 3879252 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3879523 ]
          }
        }
      },
      "netnames": {
        "ledCounter_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879486 ] ,
          "attributes": {
            "ROUTING": "R22C2_F0;;1;R22C2_I0MUX0;R22C2_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ledCounter_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879482 ] ,
          "attributes": {
            "ROUTING": "R22C2_F3;;1;R22C2_I1MUX2;R22C2_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ledCounter_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879481 ] ,
          "attributes": {
            "ROUTING": "R22C2_F2;;1;R22C2_I0MUX2;R22C2_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ledCounter_DFFE_Q_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879479 ] ,
          "attributes": {
            "ROUTING": "R22C2_OF0;;1;R22C2_I1MUX1;R22C2_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ledCounter_DFFE_Q_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879478 ] ,
          "attributes": {
            "ROUTING": "R22C2_OF2;;1;R22C2_I0MUX1;R22C2_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ledCounter_DFFE_Q_5_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879474 ] ,
          "attributes": {
            "ROUTING": "R14C2_F1;;1;R14C2_I1MUX0;R14C2_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ledCounter_DFFE_Q_5_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879473 ] ,
          "attributes": {
            "ROUTING": "R14C2_F0;;1;R14C2_I0MUX0;R14C2_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ledCounter_DFFE_Q_5_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879469 ] ,
          "attributes": {
            "ROUTING": "R14C2_F3;;1;R14C2_I1MUX2;R14C2_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ledCounter_DFFE_Q_5_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879468 ] ,
          "attributes": {
            "ROUTING": "R14C2_F2;;1;R14C2_I0MUX2;R14C2_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ledCounter_DFFE_Q_5_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879466 ] ,
          "attributes": {
            "ROUTING": "R14C2_OF0;;1;R14C2_I1MUX1;R14C2_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ledCounter_DFFE_Q_5_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879465 ] ,
          "attributes": {
            "ROUTING": "R14C2_OF2;;1;R14C2_I0MUX1;R14C2_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ledCounter[0]": {
          "hide_name": 0,
          "bits": [ 3879463 ] ,
          "attributes": {
            "ROUTING": "R14C2_Q4;;1;R14C2_S10;R14C2_Q4_S100;1;R14C2_S21;R14C2_S100_S210;1;R14C2_A6;R14C2_S210_A6;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:8.11-8.21"
          }
        },
        "led_OBUF_O_5_I": {
          "hide_name": 0,
          "bits": [ 3879462 ] ,
          "attributes": {
            "ROUTING": "R14C2_W13;R14C2_F6_W130;1;R14C1_S23;R14C1_W131_S230;1;R15C1_X02;R15C1_S231_X02;1;R15C1_A0;R15C1_X02_A0;1;R14C2_F6;;1;R14C2_X07;R14C2_F6_X07;1;R14C2_A4;R14C2_X07_A4;1"
          }
        },
        "ledCounter_DFFE_Q_5_CE": {
          "hide_name": 0,
          "bits": [ 3879461 ] ,
          "attributes": {
            "ROUTING": "R14C2_OF1;;1;R14C2_W21;R14C2_OF1_W210;1;R14C1_E21;R14C1_E212_E210;1;R14C2_CE2;R14C2_E211_CE2;1"
          }
        },
        "ledCounter_DFFE_Q_4_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879457 ] ,
          "attributes": {
            "ROUTING": "R16C2_F1;;1;R16C2_I1MUX0;R16C2_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ledCounter_DFFE_Q_4_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879456 ] ,
          "attributes": {
            "ROUTING": "R16C2_F0;;1;R16C2_I0MUX0;R16C2_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ledCounter_DFFE_Q_4_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879452 ] ,
          "attributes": {
            "ROUTING": "R16C2_F3;;1;R16C2_I1MUX2;R16C2_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ledCounter_DFFE_Q_4_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879451 ] ,
          "attributes": {
            "ROUTING": "R16C2_F2;;1;R16C2_I0MUX2;R16C2_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ledCounter_DFFE_Q_4_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879449 ] ,
          "attributes": {
            "ROUTING": "R16C2_OF0;;1;R16C2_I1MUX1;R16C2_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ledCounter_DFFE_Q_4_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879448 ] ,
          "attributes": {
            "ROUTING": "R16C2_OF2;;1;R16C2_I0MUX1;R16C2_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ledCounter[1]": {
          "hide_name": 0,
          "bits": [ 3879446 ] ,
          "attributes": {
            "ROUTING": "R15C2_Q0;;1;R15C2_N13;R15C2_Q0_N130;1;R15C2_A2;R15C2_N130_A2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:8.11-8.21"
          }
        },
        "led_OBUF_O_4_I": {
          "hide_name": 0,
          "bits": [ 3879445 ] ,
          "attributes": {
            "ROUTING": "R15C2_W20;R15C2_N100_W200;1;R15C1_S20;R15C1_E202_S200;1;R16C1_D1;R16C1_S201_D1;1;R15C2_F2;;1;R15C2_N10;R15C2_F2_N100;1;R15C2_A0;R15C2_N100_A0;1"
          }
        },
        "ledCounter_DFFE_Q_4_CE": {
          "hide_name": 0,
          "bits": [ 3879444 ] ,
          "attributes": {
            "ROUTING": "R16C2_OF1;;1;R16C2_SN10;R16C2_OF1_SN10;1;R15C2_W21;R15C2_N111_W210;1;R15C1_E24;R15C1_E212_E240;1;R15C2_X07;R15C2_E241_X07;1;R15C2_CE0;R15C2_X07_CE0;1"
          }
        },
        "ledCounter_DFFE_Q_3_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879440 ] ,
          "attributes": {
            "ROUTING": "R21C2_F1;;1;R21C2_I1MUX0;R21C2_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ledCounter_DFFE_Q_3_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879439 ] ,
          "attributes": {
            "ROUTING": "R21C2_F0;;1;R21C2_I0MUX0;R21C2_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ledCounter_DFFE_Q_3_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879435 ] ,
          "attributes": {
            "ROUTING": "R21C2_F3;;1;R21C2_I1MUX2;R21C2_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ledCounter_DFFE_Q_3_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879434 ] ,
          "attributes": {
            "ROUTING": "R21C2_F2;;1;R21C2_I0MUX2;R21C2_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ledCounter_DFFE_Q_3_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879432 ] ,
          "attributes": {
            "ROUTING": "R21C2_OF0;;1;R21C2_I1MUX1;R21C2_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ledCounter_DFFE_Q_3_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879431 ] ,
          "attributes": {
            "ROUTING": "R21C2_OF2;;1;R21C2_I0MUX1;R21C2_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ledCounter[2]": {
          "hide_name": 0,
          "bits": [ 3879429 ] ,
          "attributes": {
            "ROUTING": "R21C2_Q4;;1;R21C2_E13;R21C2_Q4_E130;1;R21C2_A6;R21C2_E130_A6;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:8.11-8.21"
          }
        },
        "led_OBUF_O_3_I": {
          "hide_name": 0,
          "bits": [ 3879428 ] ,
          "attributes": {
            "ROUTING": "R21C2_W22;R21C2_E100_W220;1;R21C1_D1;R21C1_E222_D1;1;R21C2_F6;;1;R21C2_E10;R21C2_F6_E100;1;R21C2_A4;R21C2_E100_A4;1"
          }
        },
        "ledCounter_DFFE_Q_3_CE": {
          "hide_name": 0,
          "bits": [ 3879427 ] ,
          "attributes": {
            "ROUTING": "R21C2_OF1;;1;R21C2_W21;R21C2_OF1_W210;1;R21C1_E21;R21C1_E212_E210;1;R21C2_CE2;R21C2_E211_CE2;1"
          }
        },
        "ledCounter_DFFE_Q_2_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879423 ] ,
          "attributes": {
            "ROUTING": "R22C3_F1;;1;R22C3_I1MUX0;R22C3_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ledCounter_DFFE_Q_2_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879422 ] ,
          "attributes": {
            "ROUTING": "R22C3_F0;;1;R22C3_I0MUX0;R22C3_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ledCounter_DFFE_Q_2_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879418 ] ,
          "attributes": {
            "ROUTING": "R22C3_F3;;1;R22C3_I1MUX2;R22C3_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ledCounter_DFFE_Q_2_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879417 ] ,
          "attributes": {
            "ROUTING": "R22C3_F2;;1;R22C3_I0MUX2;R22C3_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ledCounter_DFFE_Q_2_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879415 ] ,
          "attributes": {
            "ROUTING": "R22C3_OF0;;1;R22C3_I1MUX1;R22C3_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ledCounter_DFFE_Q_2_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879414 ] ,
          "attributes": {
            "ROUTING": "R22C3_OF2;;1;R22C3_I0MUX1;R22C3_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ledCounter[3]": {
          "hide_name": 0,
          "bits": [ 3879412 ] ,
          "attributes": {
            "ROUTING": "R22C2_Q4;;1;R22C2_E13;R22C2_Q4_E130;1;R22C2_A7;R22C2_E130_A7;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:8.11-8.21"
          }
        },
        "led_OBUF_O_2_I": {
          "hide_name": 0,
          "bits": [ 3879411 ] ,
          "attributes": {
            "ROUTING": "R22C2_W27;R22C2_F7_W270;1;R22C1_E27;R22C1_E272_E270;1;R22C1_D1;R22C1_E270_D1;1;R22C2_F7;;1;R22C2_A4;R22C2_F7_A4;1"
          }
        },
        "ledCounter_DFFE_Q_2_CE": {
          "hide_name": 0,
          "bits": [ 3879410 ] ,
          "attributes": {
            "ROUTING": "R22C3_OF1;;1;R22C3_W21;R22C3_OF1_W210;1;R22C2_CE2;R22C2_W211_CE2;1"
          }
        },
        "ledCounter_DFFE_Q_1_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879406 ] ,
          "attributes": {
            "ROUTING": "R22C3_F5;;1;R22C3_I1MUX4;R22C3_F5_DUMMY_I1MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ledCounter_DFFE_Q_1_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879405 ] ,
          "attributes": {
            "ROUTING": "R22C3_F4;;1;R22C3_I0MUX4;R22C3_F4_DUMMY_I0MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ledCounter_DFFE_Q_1_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879401 ] ,
          "attributes": {
            "ROUTING": "R22C3_F7;;1;R22C3_I1MUX6;R22C3_F7_DUMMY_I1MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ledCounter_DFFE_Q_1_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879400 ] ,
          "attributes": {
            "ROUTING": "R22C3_F6;;1;R22C3_I0MUX6;R22C3_F6_DUMMY_I0MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ledCounter_DFFE_Q_1_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879398 ] ,
          "attributes": {
            "ROUTING": "R22C3_OF4;;1;R22C3_I1MUX5;R22C3_OF4_DUMMY_I1MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ledCounter_DFFE_Q_1_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879397 ] ,
          "attributes": {
            "ROUTING": "R22C3_OF6;;1;R22C3_I0MUX5;R22C3_OF6_DUMMY_I0MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ledCounter[4]": {
          "hide_name": 0,
          "bits": [ 3879395 ] ,
          "attributes": {
            "ROUTING": "R24C3_Q3;;1;R24C3_X06;R24C3_Q3_X06;1;R24C3_A4;R24C3_X06_A4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:8.11-8.21"
          }
        },
        "led_OBUF_O_1_I": {
          "hide_name": 0,
          "bits": [ 3879394 ] ,
          "attributes": {
            "ROUTING": "R24C3_S10;R24C3_F4_S100;1;R25C3_W24;R25C3_S101_W240;1;R25C1_W25;R25C1_W242_W250;1;R25C1_X08;R25C1_E251_X08;1;R25C1_D1;R25C1_X08_D1;1;R24C3_F4;;1;R24C3_X07;R24C3_F4_X07;1;R24C3_A3;R24C3_X07_A3;1"
          }
        },
        "ledCounter_DFFE_Q_1_CE": {
          "hide_name": 0,
          "bits": [ 3879393 ] ,
          "attributes": {
            "ROUTING": "R22C3_OF5;;1;R22C3_S25;R22C3_OF5_S250;1;R24C3_X08;R24C3_S252_X08;1;R24C3_CE1;R24C3_X08_CE1;1"
          }
        },
        "ledCounter[5]": {
          "hide_name": 0,
          "bits": [ 3879391 ] ,
          "attributes": {
            "ROUTING": "R23C2_Q0;;1;R23C2_W20;R23C2_Q0_W200;1;R23C2_A7;R23C2_W200_A7;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:8.11-8.21"
          }
        },
        "led_OBUF_O_I": {
          "hide_name": 0,
          "bits": [ 3879390 ] ,
          "attributes": {
            "ROUTING": "R23C2_W13;R23C2_F7_W130;1;R23C1_S27;R23C1_W131_S270;1;R25C1_S27;R25C1_S272_S270;1;R26C1_E27;R26C1_S271_E270;1;R26C1_D1;R26C1_E270_D1;1;R23C2_F7;;1;R23C2_A0;R23C2_F7_A0;1"
          }
        },
        "ledCounter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879389 ] ,
          "attributes": {
            "ROUTING": "R22C2_OF1;;1;R22C2_S21;R22C2_OF1_S210;1;R23C2_CE0;R23C2_S211_CE0;1"
          }
        },
        "clockCounter_DFFR_Q_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879379 ] ,
          "attributes": {
            "ROUTING": "R15C7_F1;;1;R15C7_I1MUX0;R15C7_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879378 ] ,
          "attributes": {
            "ROUTING": "R15C7_F0;;1;R15C7_I0MUX0;R15C7_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879374 ] ,
          "attributes": {
            "ROUTING": "R15C7_F3;;1;R15C7_I1MUX2;R15C7_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879373 ] ,
          "attributes": {
            "ROUTING": "R15C7_F2;;1;R15C7_I0MUX2;R15C7_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879371 ] ,
          "attributes": {
            "ROUTING": "R15C7_OF0;;1;R15C7_I1MUX1;R15C7_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879370 ] ,
          "attributes": {
            "ROUTING": "R15C7_OF2;;1;R15C7_I0MUX1;R15C7_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_9_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879366 ] ,
          "attributes": {
            "ROUTING": "R20C6_F1;;1;R20C6_I1MUX0;R20C6_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_9_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879365 ] ,
          "attributes": {
            "ROUTING": "R20C6_F0;;1;R20C6_I0MUX0;R20C6_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_9_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879361 ] ,
          "attributes": {
            "ROUTING": "R20C6_F3;;1;R20C6_I1MUX2;R20C6_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_9_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879360 ] ,
          "attributes": {
            "ROUTING": "R20C6_F2;;1;R20C6_I0MUX2;R20C6_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_9_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879358 ] ,
          "attributes": {
            "ROUTING": "R20C6_OF0;;1;R20C6_I1MUX1;R20C6_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_9_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879357 ] ,
          "attributes": {
            "ROUTING": "R20C6_OF2;;1;R20C6_I0MUX1;R20C6_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_9_RESET": {
          "hide_name": 0,
          "bits": [ 3879355 ] ,
          "attributes": {
            "ROUTING": "R20C6_OF1;;1;R20C6_E10;R20C6_OF1_E100;1;R20C6_N22;R20C6_E100_N220;1;R18C6_N22;R18C6_N222_N220;1;R17C6_X07;R17C6_N221_X07;1;R17C6_LSR2;R17C6_X07_LSR2;1"
          }
        },
        "clockCounter_DFFR_Q_8_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879351 ] ,
          "attributes": {
            "ROUTING": "R21C6_F1;;1;R21C6_I1MUX0;R21C6_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_8_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879350 ] ,
          "attributes": {
            "ROUTING": "R21C6_F0;;1;R21C6_I0MUX0;R21C6_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_8_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879346 ] ,
          "attributes": {
            "ROUTING": "R21C6_F3;;1;R21C6_I1MUX2;R21C6_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_8_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879345 ] ,
          "attributes": {
            "ROUTING": "R21C6_F2;;1;R21C6_I0MUX2;R21C6_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_8_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879343 ] ,
          "attributes": {
            "ROUTING": "R21C6_OF0;;1;R21C6_I1MUX1;R21C6_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_8_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879342 ] ,
          "attributes": {
            "ROUTING": "R21C6_OF2;;1;R21C6_I0MUX1;R21C6_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_8_RESET": {
          "hide_name": 0,
          "bits": [ 3879340 ] ,
          "attributes": {
            "ROUTING": "R21C6_OF1;;1;R21C6_N21;R21C6_OF1_N210;1;R19C6_N24;R19C6_N212_N240;1;R18C6_X05;R18C6_N241_X05;1;R18C6_LSR2;R18C6_X05_LSR2;1"
          }
        },
        "clockCounter_DFFR_Q_7_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879336 ] ,
          "attributes": {
            "ROUTING": "R20C7_F1;;1;R20C7_I1MUX0;R20C7_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_7_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879335 ] ,
          "attributes": {
            "ROUTING": "R20C7_F0;;1;R20C7_I0MUX0;R20C7_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_7_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879331 ] ,
          "attributes": {
            "ROUTING": "R20C7_F3;;1;R20C7_I1MUX2;R20C7_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_7_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879330 ] ,
          "attributes": {
            "ROUTING": "R20C7_F2;;1;R20C7_I0MUX2;R20C7_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_7_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879328 ] ,
          "attributes": {
            "ROUTING": "R20C7_OF0;;1;R20C7_I1MUX1;R20C7_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_7_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879327 ] ,
          "attributes": {
            "ROUTING": "R20C7_OF2;;1;R20C7_I0MUX1;R20C7_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_7_RESET": {
          "hide_name": 0,
          "bits": [ 3879325 ] ,
          "attributes": {
            "ROUTING": "R20C7_OF1;;1;R20C7_W21;R20C7_OF1_W210;1;R20C6_N21;R20C6_W211_N210;1;R18C6_W21;R18C6_N212_W210;1;R18C5_S21;R18C5_W211_S210;1;R19C5_E21;R19C5_S211_E210;1;R19C6_N21;R19C6_E211_N210;1;R17C6_X06;R17C6_N212_X06;1;R17C6_LSR0;R17C6_X06_LSR0;1"
          }
        },
        "clockCounter_DFFR_Q_6_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879321 ] ,
          "attributes": {
            "ROUTING": "R21C7_F1;;1;R21C7_I1MUX0;R21C7_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_6_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879320 ] ,
          "attributes": {
            "ROUTING": "R21C7_F0;;1;R21C7_I0MUX0;R21C7_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_6_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879316 ] ,
          "attributes": {
            "ROUTING": "R21C7_F3;;1;R21C7_I1MUX2;R21C7_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_6_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879315 ] ,
          "attributes": {
            "ROUTING": "R21C7_F2;;1;R21C7_I0MUX2;R21C7_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_6_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879313 ] ,
          "attributes": {
            "ROUTING": "R21C7_OF0;;1;R21C7_I1MUX1;R21C7_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_6_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879312 ] ,
          "attributes": {
            "ROUTING": "R21C7_OF2;;1;R21C7_I0MUX1;R21C7_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_6_RESET": {
          "hide_name": 0,
          "bits": [ 3879310 ] ,
          "attributes": {
            "ROUTING": "R21C7_OF1;;1;R21C7_W10;R21C7_OF1_W100;1;R21C7_N23;R21C7_W100_N230;1;R19C7_N26;R19C7_N232_N260;1;R18C7_X05;R18C7_N261_X05;1;R18C7_LSR1;R18C7_X05_LSR1;1"
          }
        },
        "clockCounter_DFFR_Q_5_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879306 ] ,
          "attributes": {
            "ROUTING": "R13C7_F1;;1;R13C7_I1MUX0;R13C7_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_5_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879305 ] ,
          "attributes": {
            "ROUTING": "R13C7_F0;;1;R13C7_I0MUX0;R13C7_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_5_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879301 ] ,
          "attributes": {
            "ROUTING": "R13C7_F3;;1;R13C7_I1MUX2;R13C7_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_5_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879300 ] ,
          "attributes": {
            "ROUTING": "R13C7_F2;;1;R13C7_I0MUX2;R13C7_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_5_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879298 ] ,
          "attributes": {
            "ROUTING": "R13C7_OF0;;1;R13C7_I1MUX1;R13C7_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_5_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879297 ] ,
          "attributes": {
            "ROUTING": "R13C7_OF2;;1;R13C7_I0MUX1;R13C7_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_5_RESET": {
          "hide_name": 0,
          "bits": [ 3879295 ] ,
          "attributes": {
            "ROUTING": "R13C7_OF1;;1;R13C7_SN10;R13C7_OF1_SN10;1;R14C7_S81;R14C7_S111_S810;1;R18C7_W21;R18C7_S814_W210;1;R18C6_N21;R18C6_W211_N210;1;R17C6_E21;R17C6_N211_E210;1;R17C7_LSR0;R17C7_E211_LSR0;1"
          }
        },
        "clockCounter_DFFR_Q_4_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879291 ] ,
          "attributes": {
            "ROUTING": "R14C7_F1;;1;R14C7_I1MUX0;R14C7_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_4_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879290 ] ,
          "attributes": {
            "ROUTING": "R14C7_F0;;1;R14C7_I0MUX0;R14C7_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_4_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879286 ] ,
          "attributes": {
            "ROUTING": "R14C7_F3;;1;R14C7_I1MUX2;R14C7_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_4_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879285 ] ,
          "attributes": {
            "ROUTING": "R14C7_F2;;1;R14C7_I0MUX2;R14C7_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_4_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879283 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF0;;1;R14C7_I1MUX1;R14C7_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_4_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879282 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF2;;1;R14C7_I0MUX1;R14C7_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_4_RESET": {
          "hide_name": 0,
          "bits": [ 3879280 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF1;;1;R14C7_S21;R14C7_OF1_S210;1;R16C7_E21;R16C7_S212_E210;1;R16C8_S21;R16C8_E211_S210;1;R17C8_X08;R17C8_S211_X08;1;R17C8_LSR2;R17C8_X08_LSR2;1"
          }
        },
        "clockCounter_DFFR_Q_3_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879276 ] ,
          "attributes": {
            "ROUTING": "R20C6_F5;;1;R20C6_I1MUX4;R20C6_F5_DUMMY_I1MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_3_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879275 ] ,
          "attributes": {
            "ROUTING": "R20C6_F4;;1;R20C6_I0MUX4;R20C6_F4_DUMMY_I0MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_3_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879271 ] ,
          "attributes": {
            "ROUTING": "R20C6_F7;;1;R20C6_I1MUX6;R20C6_F7_DUMMY_I1MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_3_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879270 ] ,
          "attributes": {
            "ROUTING": "R20C6_F6;;1;R20C6_I0MUX6;R20C6_F6_DUMMY_I0MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_3_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879268 ] ,
          "attributes": {
            "ROUTING": "R20C6_OF4;;1;R20C6_I1MUX5;R20C6_OF4_DUMMY_I1MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_3_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879267 ] ,
          "attributes": {
            "ROUTING": "R20C6_OF6;;1;R20C6_I0MUX5;R20C6_OF6_DUMMY_I0MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_3_RESET": {
          "hide_name": 0,
          "bits": [ 3879265 ] ,
          "attributes": {
            "ROUTING": "R20C6_OF5;;1;R20C6_E25;R20C6_OF5_E250;1;R20C7_N25;R20C7_E251_N250;1;R18C7_X08;R18C7_N252_X08;1;R18C7_LSR2;R18C7_X08_LSR2;1"
          }
        },
        "clockCounter_DFFR_Q_2_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879261 ] ,
          "attributes": {
            "ROUTING": "R14C6_F1;;1;R14C6_I1MUX0;R14C6_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_2_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879260 ] ,
          "attributes": {
            "ROUTING": "R14C6_F0;;1;R14C6_I0MUX0;R14C6_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_2_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879256 ] ,
          "attributes": {
            "ROUTING": "R14C6_F3;;1;R14C6_I1MUX2;R14C6_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_2_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879255 ] ,
          "attributes": {
            "ROUTING": "R14C6_F2;;1;R14C6_I0MUX2;R14C6_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_2_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879253 ] ,
          "attributes": {
            "ROUTING": "R14C6_OF0;;1;R14C6_I1MUX1;R14C6_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_2_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879252 ] ,
          "attributes": {
            "ROUTING": "R14C6_OF2;;1;R14C6_I0MUX1;R14C6_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_23_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879248 ] ,
          "attributes": {
            "ROUTING": "R15C3_F1;;1;R15C3_I1MUX0;R15C3_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_23_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879247 ] ,
          "attributes": {
            "ROUTING": "R15C3_F0;;1;R15C3_I0MUX0;R15C3_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_23_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879243 ] ,
          "attributes": {
            "ROUTING": "R15C3_F3;;1;R15C3_I1MUX2;R15C3_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_23_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879242 ] ,
          "attributes": {
            "ROUTING": "R15C3_F2;;1;R15C3_I0MUX2;R15C3_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_23_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879240 ] ,
          "attributes": {
            "ROUTING": "R15C3_OF0;;1;R15C3_I1MUX1;R15C3_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_23_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879239 ] ,
          "attributes": {
            "ROUTING": "R15C3_OF2;;1;R15C3_I0MUX1;R15C3_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_23_RESET": {
          "hide_name": 0,
          "bits": [ 3879237 ] ,
          "attributes": {
            "ROUTING": "R15C3_OF1;;1;R15C3_SN10;R15C3_OF1_SN10;1;R16C3_S25;R16C3_S111_S250;1;R17C3_E25;R17C3_S251_E250;1;R17C4_X08;R17C4_E251_X08;1;R17C4_LSR1;R17C4_X08_LSR1;1"
          }
        },
        "clockCounter_DFFR_Q_22_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879233 ] ,
          "attributes": {
            "ROUTING": "R18C4_F1;;1;R18C4_I1MUX0;R18C4_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_22_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879232 ] ,
          "attributes": {
            "ROUTING": "R18C4_F0;;1;R18C4_I0MUX0;R18C4_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_22_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879228 ] ,
          "attributes": {
            "ROUTING": "R18C4_F3;;1;R18C4_I1MUX2;R18C4_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_22_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879227 ] ,
          "attributes": {
            "ROUTING": "R18C4_F2;;1;R18C4_I0MUX2;R18C4_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_22_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879225 ] ,
          "attributes": {
            "ROUTING": "R18C4_OF0;;1;R18C4_I1MUX1;R18C4_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_22_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879224 ] ,
          "attributes": {
            "ROUTING": "R18C4_OF2;;1;R18C4_I0MUX1;R18C4_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_22_RESET": {
          "hide_name": 0,
          "bits": [ 3879222 ] ,
          "attributes": {
            "ROUTING": "R18C4_OF1;;1;R18C4_SN10;R18C4_OF1_SN10;1;R17C4_W81;R17C4_N111_W810;1;R17C5_E10;R17C5_E818_E100;1;R17C5_W80;R17C5_E100_W800;1;R17C4_E10;R17C4_E808_E100;1;R17C4_W80;R17C4_E100_W800;1;R17C5_W20;R17C5_E808_W200;1;R17C4_X05;R17C4_W201_X05;1;R17C4_LSR2;R17C4_X05_LSR2;1"
          }
        },
        "clockCounter_DFFR_Q_21_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879218 ] ,
          "attributes": {
            "ROUTING": "R17C3_F1;;1;R17C3_I1MUX0;R17C3_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_21_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879217 ] ,
          "attributes": {
            "ROUTING": "R17C3_F0;;1;R17C3_I0MUX0;R17C3_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_21_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879213 ] ,
          "attributes": {
            "ROUTING": "R17C3_F3;;1;R17C3_I1MUX2;R17C3_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_21_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879212 ] ,
          "attributes": {
            "ROUTING": "R17C3_F2;;1;R17C3_I0MUX2;R17C3_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_21_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879210 ] ,
          "attributes": {
            "ROUTING": "R17C3_OF0;;1;R17C3_I1MUX1;R17C3_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_21_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879209 ] ,
          "attributes": {
            "ROUTING": "R17C3_OF2;;1;R17C3_I0MUX1;R17C3_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_21_RESET": {
          "hide_name": 0,
          "bits": [ 3879207 ] ,
          "attributes": {
            "ROUTING": "R17C3_OF1;;1;R17C3_E21;R17C3_OF1_E210;1;R17C4_LSR0;R17C4_E211_LSR0;1"
          }
        },
        "clockCounter_DFFR_Q_20_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879203 ] ,
          "attributes": {
            "ROUTING": "R17C2_F1;;1;R17C2_I1MUX0;R17C2_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_20_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879202 ] ,
          "attributes": {
            "ROUTING": "R17C2_F0;;1;R17C2_I0MUX0;R17C2_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_20_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879198 ] ,
          "attributes": {
            "ROUTING": "R17C2_F3;;1;R17C2_I1MUX2;R17C2_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_20_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879197 ] ,
          "attributes": {
            "ROUTING": "R17C2_F2;;1;R17C2_I0MUX2;R17C2_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_20_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879195 ] ,
          "attributes": {
            "ROUTING": "R17C2_OF0;;1;R17C2_I1MUX1;R17C2_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_20_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879194 ] ,
          "attributes": {
            "ROUTING": "R17C2_OF2;;1;R17C2_I0MUX1;R17C2_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_20_RESET": {
          "hide_name": 0,
          "bits": [ 3879192 ] ,
          "attributes": {
            "ROUTING": "R17C2_OF1;;1;R17C2_E10;R17C2_OF1_E100;1;R17C2_E22;R17C2_E100_E220;1;R17C3_X05;R17C3_E221_X05;1;R17C3_LSR2;R17C3_X05_LSR2;1"
          }
        },
        "clockCounter_DFFR_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 3879190 ] ,
          "attributes": {
            "ROUTING": "R14C6_OF1;;1;R14C6_SN10;R14C6_OF1_SN10;1;R15C6_E81;R15C6_S111_E810;1;R15C10_S21;R15C10_E814_S210;1;R16C10_W21;R16C10_S211_W210;1;R16C8_LSR1;R16C8_W212_LSR1;1"
          }
        },
        "clockCounter_DFFR_Q_1_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879186 ] ,
          "attributes": {
            "ROUTING": "R17C7_F5;;1;R17C7_I1MUX4;R17C7_F5_DUMMY_I1MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_1_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879185 ] ,
          "attributes": {
            "ROUTING": "R17C7_F4;;1;R17C7_I0MUX4;R17C7_F4_DUMMY_I0MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_1_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879181 ] ,
          "attributes": {
            "ROUTING": "R17C7_F7;;1;R17C7_I1MUX6;R17C7_F7_DUMMY_I1MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_1_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879180 ] ,
          "attributes": {
            "ROUTING": "R17C7_F6;;1;R17C7_I0MUX6;R17C7_F6_DUMMY_I0MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_1_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879178 ] ,
          "attributes": {
            "ROUTING": "R17C7_OF4;;1;R17C7_I1MUX5;R17C7_OF4_DUMMY_I1MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_1_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879177 ] ,
          "attributes": {
            "ROUTING": "R17C7_OF6;;1;R17C7_I0MUX5;R17C7_OF6_DUMMY_I0MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_19_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879173 ] ,
          "attributes": {
            "ROUTING": "R15C4_F1;;1;R15C4_I1MUX0;R15C4_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_19_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879172 ] ,
          "attributes": {
            "ROUTING": "R15C4_F0;;1;R15C4_I0MUX0;R15C4_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_19_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879168 ] ,
          "attributes": {
            "ROUTING": "R15C4_F3;;1;R15C4_I1MUX2;R15C4_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_19_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879167 ] ,
          "attributes": {
            "ROUTING": "R15C4_F2;;1;R15C4_I0MUX2;R15C4_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_19_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879165 ] ,
          "attributes": {
            "ROUTING": "R15C4_OF0;;1;R15C4_I1MUX1;R15C4_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_19_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879164 ] ,
          "attributes": {
            "ROUTING": "R15C4_OF2;;1;R15C4_I0MUX1;R15C4_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_19_RESET": {
          "hide_name": 0,
          "bits": [ 3879162 ] ,
          "attributes": {
            "ROUTING": "R15C4_OF1;;1;R15C4_E10;R15C4_OF1_E100;1;R15C4_W22;R15C4_E100_W220;1;R15C3_N22;R15C3_W221_N220;1;R14C3_E22;R14C3_N221_E220;1;R14C5_W81;R14C5_E222_W810;1;R14C4_W13;R14C4_E818_W130;1;R14C4_S27;R14C4_W130_S270;1;R15C4_LSR2;R15C4_S271_LSR2;1"
          }
        },
        "clockCounter_DFFR_Q_18_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879158 ] ,
          "attributes": {
            "ROUTING": "R20C4_F1;;1;R20C4_I1MUX0;R20C4_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_18_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879157 ] ,
          "attributes": {
            "ROUTING": "R20C4_F0;;1;R20C4_I0MUX0;R20C4_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_18_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879153 ] ,
          "attributes": {
            "ROUTING": "R20C4_F3;;1;R20C4_I1MUX2;R20C4_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_18_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879152 ] ,
          "attributes": {
            "ROUTING": "R20C4_F2;;1;R20C4_I0MUX2;R20C4_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_18_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879150 ] ,
          "attributes": {
            "ROUTING": "R20C4_OF0;;1;R20C4_I1MUX1;R20C4_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_18_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879149 ] ,
          "attributes": {
            "ROUTING": "R20C4_OF2;;1;R20C4_I0MUX1;R20C4_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_18_RESET": {
          "hide_name": 0,
          "bits": [ 3879147 ] ,
          "attributes": {
            "ROUTING": "R20C4_OF1;;1;R20C4_N21;R20C4_OF1_N210;1;R18C4_E21;R18C4_N212_E210;1;R18C5_LSR1;R18C5_E211_LSR1;1"
          }
        },
        "clockCounter_DFFR_Q_17_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879143 ] ,
          "attributes": {
            "ROUTING": "R18C3_F1;;1;R18C3_I1MUX0;R18C3_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_17_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879142 ] ,
          "attributes": {
            "ROUTING": "R18C3_F0;;1;R18C3_I0MUX0;R18C3_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_17_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879138 ] ,
          "attributes": {
            "ROUTING": "R18C3_F3;;1;R18C3_I1MUX2;R18C3_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_17_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879137 ] ,
          "attributes": {
            "ROUTING": "R18C3_F2;;1;R18C3_I0MUX2;R18C3_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_17_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879135 ] ,
          "attributes": {
            "ROUTING": "R18C3_OF0;;1;R18C3_I1MUX1;R18C3_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_17_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879134 ] ,
          "attributes": {
            "ROUTING": "R18C3_OF2;;1;R18C3_I0MUX1;R18C3_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_17_RESET": {
          "hide_name": 0,
          "bits": [ 3879132 ] ,
          "attributes": {
            "ROUTING": "R18C3_OF1;;1;R18C3_E10;R18C3_OF1_E100;1;R18C4_W80;R18C4_E101_W800;1;R18C5_E10;R18C5_E808_E100;1;R18C5_W80;R18C5_E100_W800;1;R18C4_E23;R18C4_E808_E230;1;R18C5_X06;R18C5_E231_X06;1;R18C5_LSR2;R18C5_X06_LSR2;1"
          }
        },
        "clockCounter_DFFR_Q_16_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879128 ] ,
          "attributes": {
            "ROUTING": "R14C5_F1;;1;R14C5_I1MUX0;R14C5_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_16_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879127 ] ,
          "attributes": {
            "ROUTING": "R14C5_F0;;1;R14C5_I0MUX0;R14C5_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_16_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879123 ] ,
          "attributes": {
            "ROUTING": "R14C5_F3;;1;R14C5_I1MUX2;R14C5_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_16_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879122 ] ,
          "attributes": {
            "ROUTING": "R14C5_F2;;1;R14C5_I0MUX2;R14C5_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_16_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879120 ] ,
          "attributes": {
            "ROUTING": "R14C5_OF0;;1;R14C5_I1MUX1;R14C5_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_16_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879119 ] ,
          "attributes": {
            "ROUTING": "R14C5_OF2;;1;R14C5_I0MUX1;R14C5_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_16_RESET": {
          "hide_name": 0,
          "bits": [ 3879117 ] ,
          "attributes": {
            "ROUTING": "R14C5_OF1;;1;R14C5_S21;R14C5_OF1_S210;1;R15C5_X08;R15C5_S211_X08;1;R15C5_LSR1;R15C5_X08_LSR1;1"
          }
        },
        "clockCounter_DFFR_Q_15_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879113 ] ,
          "attributes": {
            "ROUTING": "R15C5_F5;;1;R15C5_I1MUX4;R15C5_F5_DUMMY_I1MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_15_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879112 ] ,
          "attributes": {
            "ROUTING": "R15C5_F4;;1;R15C5_I0MUX4;R15C5_F4_DUMMY_I0MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_15_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879108 ] ,
          "attributes": {
            "ROUTING": "R15C5_F7;;1;R15C5_I1MUX6;R15C5_F7_DUMMY_I1MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_15_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879107 ] ,
          "attributes": {
            "ROUTING": "R15C5_F6;;1;R15C5_I0MUX6;R15C5_F6_DUMMY_I0MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_15_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879105 ] ,
          "attributes": {
            "ROUTING": "R15C5_OF4;;1;R15C5_I1MUX5;R15C5_OF4_DUMMY_I1MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_15_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879104 ] ,
          "attributes": {
            "ROUTING": "R15C5_OF6;;1;R15C5_I0MUX5;R15C5_OF6_DUMMY_I0MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_15_RESET": {
          "hide_name": 0,
          "bits": [ 3879102 ] ,
          "attributes": {
            "ROUTING": "R15C5_OF5;;1;R15C5_EW20;R15C5_OF5_EW20;1;R15C4_W82;R15C4_W121_W820;1;R15C5_E13;R15C5_E828_E130;1;R15C5_W81;R15C5_E130_W810;1;R15C4_E21;R15C4_E818_E210;1;R15C5_LSR0;R15C5_E211_LSR0;1"
          }
        },
        "clockCounter_DFFR_Q_14_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879098 ] ,
          "attributes": {
            "ROUTING": "R20C5_F1;;1;R20C5_I1MUX0;R20C5_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_14_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879097 ] ,
          "attributes": {
            "ROUTING": "R20C5_F0;;1;R20C5_I0MUX0;R20C5_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_14_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879093 ] ,
          "attributes": {
            "ROUTING": "R20C5_F3;;1;R20C5_I1MUX2;R20C5_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_14_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879092 ] ,
          "attributes": {
            "ROUTING": "R20C5_F2;;1;R20C5_I0MUX2;R20C5_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_14_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879090 ] ,
          "attributes": {
            "ROUTING": "R20C5_OF0;;1;R20C5_I1MUX1;R20C5_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_14_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879089 ] ,
          "attributes": {
            "ROUTING": "R20C5_OF2;;1;R20C5_I0MUX1;R20C5_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_14_RESET": {
          "hide_name": 0,
          "bits": [ 3879087 ] ,
          "attributes": {
            "ROUTING": "R20C5_OF1;;1;R20C5_N21;R20C5_OF1_N210;1;R18C5_N24;R18C5_N212_N240;1;R17C5_X05;R17C5_N241_X05;1;R17C5_LSR2;R17C5_X05_LSR2;1"
          }
        },
        "clockCounter_DFFR_Q_13_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879083 ] ,
          "attributes": {
            "ROUTING": "R16C3_F1;;1;R16C3_I1MUX0;R16C3_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_13_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879082 ] ,
          "attributes": {
            "ROUTING": "R16C3_F0;;1;R16C3_I0MUX0;R16C3_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_13_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879078 ] ,
          "attributes": {
            "ROUTING": "R16C3_F3;;1;R16C3_I1MUX2;R16C3_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_13_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879077 ] ,
          "attributes": {
            "ROUTING": "R16C3_F2;;1;R16C3_I0MUX2;R16C3_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_13_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879075 ] ,
          "attributes": {
            "ROUTING": "R16C3_OF0;;1;R16C3_I1MUX1;R16C3_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_13_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879074 ] ,
          "attributes": {
            "ROUTING": "R16C3_OF2;;1;R16C3_I0MUX1;R16C3_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_13_RESET": {
          "hide_name": 0,
          "bits": [ 3879072 ] ,
          "attributes": {
            "ROUTING": "R16C3_OF1;;1;R16C3_E21;R16C3_OF1_E210;1;R16C5_S21;R16C5_E212_S210;1;R17C5_X08;R17C5_S211_X08;1;R17C5_LSR1;R17C5_X08_LSR1;1"
          }
        },
        "clockCounter_DFFR_Q_12_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879068 ] ,
          "attributes": {
            "ROUTING": "R13C5_F1;;1;R13C5_I1MUX0;R13C5_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_12_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879067 ] ,
          "attributes": {
            "ROUTING": "R13C5_F0;;1;R13C5_I0MUX0;R13C5_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_12_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879063 ] ,
          "attributes": {
            "ROUTING": "R13C5_F3;;1;R13C5_I1MUX2;R13C5_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_12_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879062 ] ,
          "attributes": {
            "ROUTING": "R13C5_F2;;1;R13C5_I0MUX2;R13C5_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_12_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879060 ] ,
          "attributes": {
            "ROUTING": "R13C5_OF0;;1;R13C5_I1MUX1;R13C5_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_12_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879059 ] ,
          "attributes": {
            "ROUTING": "R13C5_OF2;;1;R13C5_I0MUX1;R13C5_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_12_RESET": {
          "hide_name": 0,
          "bits": [ 3879057 ] ,
          "attributes": {
            "ROUTING": "R13C5_OF1;;1;R13C5_S21;R13C5_OF1_S210;1;R15C5_E21;R15C5_S212_E210;1;R15C6_LSR0;R15C6_E211_LSR0;1"
          }
        },
        "clockCounter_DFFR_Q_11_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879053 ] ,
          "attributes": {
            "ROUTING": "R14C3_F1;;1;R14C3_I1MUX0;R14C3_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_11_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879052 ] ,
          "attributes": {
            "ROUTING": "R14C3_F0;;1;R14C3_I0MUX0;R14C3_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_11_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879048 ] ,
          "attributes": {
            "ROUTING": "R14C3_F3;;1;R14C3_I1MUX2;R14C3_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_11_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879047 ] ,
          "attributes": {
            "ROUTING": "R14C3_F2;;1;R14C3_I0MUX2;R14C3_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_DFFR_Q_11_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879045 ] ,
          "attributes": {
            "ROUTING": "R14C3_OF0;;1;R14C3_I1MUX1;R14C3_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_11_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879044 ] ,
          "attributes": {
            "ROUTING": "R14C3_OF2;;1;R14C3_I0MUX1;R14C3_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_11_RESET": {
          "hide_name": 0,
          "bits": [ 3879042 ] ,
          "attributes": {
            "ROUTING": "R14C3_OF1;;1;R14C3_SN10;R14C3_OF1_SN10;1;R15C3_E25;R15C3_S111_E250;1;R15C5_E25;R15C5_E252_E250;1;R15C6_X08;R15C6_E251_X08;1;R15C6_LSR1;R15C6_X08_LSR1;1"
          }
        },
        "clockCounter_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3879040 ] ,
          "attributes": {
            "ROUTING": "R18C6_W25;R18C6_S111_W250;1;R18C4_X08;R18C4_W252_X08;1;R18C4_D1;R18C4_X08_D1;1;R17C5_S83;R17C5_W131_S830;1;R21C5_W83;R21C5_S834_W830;1;R21C4_N25;R21C4_E838_N250;1;R20C4_E25;R20C4_N251_E250;1;R20C5_X08;R20C5_E251_X08;1;R20C5_D1;R20C5_X08_D1;1;R16C3_D1;R16C3_X08_D1;1;R17C6_W13;R17C6_F6_W130;1;R17C6_S27;R17C6_W130_S270;1;R18C6_E27;R18C6_S271_E270;1;R18C6_D1;R18C6_E270_D1;1;R20C6_S21;R20C6_S212_S210;1;R21C6_X08;R21C6_S211_X08;1;R21C6_D1;R21C6_X08_D1;1;R17C2_N21;R17C2_E814_N210;1;R16C2_X08;R16C2_N211_X08;1;R16C2_D1;R16C2_X08_D1;1;R15C5_X02;R15C5_N211_X02;1;R15C5_D5;R15C5_X02_D5;1;R17C2_D1;R17C2_X06_D1;1;R17C7_S80;R17C7_E101_S800;1;R21C7_E23;R21C7_S804_E230;1;R21C8_N23;R21C8_E231_N230;1;R20C8_W23;R20C8_N231_W230;1;R20C7_X06;R20C7_W231_X06;1;R20C7_D1;R20C7_X06_D1;1;R15C4_W21;R15C4_N211_W210;1;R15C3_X06;R15C3_W211_X06;1;R15C3_D1;R15C3_X06_D1;1;R17C3_W81;R17C3_W212_W810;1;R17C2_S22;R17C2_E814_S220;1;R18C2_E22;R18C2_S221_E220;1;R18C3_D1;R18C3_E221_D1;1;R17C7_N81;R17C7_E111_N810;1;R13C7_E22;R13C7_N814_E220;1;R13C8_S22;R13C8_E221_S220;1;R14C8_W22;R14C8_S221_W220;1;R14C7_D1;R14C7_W221_D1;1;R17C6_W22;R17C6_E100_W220;1;R17C4_W23;R17C4_W222_W230;1;R17C3_N23;R17C3_W231_N230;1;R15C3_N23;R15C3_N232_N230;1;R14C3_X08;R14C3_N231_X08;1;R14C3_D1;R14C3_X08_D1;1;R17C5_W21;R17C5_W111_W210;1;R17C3_X06;R17C3_W212_X06;1;R17C3_D1;R17C3_X06_D1;1;R22C4_W21;R22C4_S212_W210;1;R22C3_X02;R22C3_W211_X02;1;R22C3_D5;R22C3_X02_D5;1;R14C5_E21;R14C5_N212_E210;1;R14C6_X06;R14C6_E211_X06;1;R14C6_D1;R14C6_X06_D1;1;R17C6_E10;R17C6_F6_E100;1;R17C7_D5;R17C7_E101_D5;1;R22C1_W24;R22C1_W242_W240;1;R22C2_E24;R22C2_E242_E240;1;R22C3_X03;R22C3_E241_X03;1;R22C3_D1;R22C3_X03_D1;1;R19C7_S21;R19C7_S212_S210;1;R21C7_X06;R21C7_S212_X06;1;R21C7_D1;R21C7_X06_D1;1;R14C5_X06;R14C5_N212_X06;1;R14C5_D1;R14C5_X06_D1;1;R20C6_X04;R20C6_S212_X04;1;R20C6_D5;R20C6_X04_D5;1;R21C5_S21;R21C5_S212_S210;1;R22C5_W21;R22C5_S211_W210;1;R22C3_W24;R22C3_W212_W240;1;R22C2_X03;R22C2_W241_X03;1;R22C2_D1;R22C2_X03_D1;1;R20C6_W21;R20C6_S212_W210;1;R17C2_X06;R17C2_W232_X06;1;R16C3_X08;R16C3_N231_X08;1;R21C4_W21;R21C4_S211_W210;1;R21C2_X06;R21C2_W212_X06;1;R21C2_D1;R21C2_X06_D1;1;R20C4_S21;R20C4_W212_S210;1;R17C7_S21;R17C7_E111_S210;1;R14C7_E21;R14C7_N212_E210;1;R14C8_S21;R14C8_E211_S210;1;R15C8_W21;R15C8_S211_W210;1;R15C7_X06;R15C7_W211_X06;1;R15C7_D1;R15C7_X06_D1;1;R16C4_N21;R16C4_W212_N210;1;R15C4_X08;R15C4_N211_X08;1;R15C4_D1;R15C4_X08_D1;1;R16C6_E21;R16C6_N111_E210;1;R16C7_N21;R16C7_E211_N210;1;R14C7_N24;R14C7_N212_N240;1;R13C7_X03;R13C7_N241_X03;1;R13C7_D1;R13C7_X03_D1;1;R17C5_S21;R17C5_W111_S210;1;R19C5_S21;R19C5_S212_S210;1;R20C5_W21;R20C5_S211_W210;1;R20C4_X06;R20C4_W211_X06;1;R20C4_D1;R20C4_X06_D1;1;R16C6_W21;R16C6_N111_W210;1;R16C5_N21;R16C5_W211_N210;1;R14C5_N24;R14C5_N212_N240;1;R13C5_X03;R13C5_N241_X03;1;R13C5_D1;R13C5_X03_D1;1;R17C6_SN10;R17C6_F6_SN10;1;R18C6_S21;R18C6_S111_S210;1;R20C6_X06;R20C6_S212_X06;1;R20C6_D1;R20C6_X06_D1;1;R17C6_F6;;1;R17C6_EW10;R17C6_F6_EW10;1;R17C5_N81;R17C5_W111_N810;1;R13C5_W22;R13C5_N814_W220;1;R13C3_W22;R13C3_W222_W220;1;R13C2_S22;R13C2_W221_S220;1;R14C2_D1;R14C2_S221_D1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3879039 ] ,
          "attributes": {
            "ROUTING": "R14C6_E20;R14C6_N202_E200;1;R14C7_X01;R14C7_E201_X01;1;R14C7_C1;R14C7_X01_C1;1;R14C4_E20;R14C4_N202_E200;1;R14C6_W80;R14C6_E202_W800;1;R14C3_E23;R14C3_E808_E230;1;R14C5_X02;R14C5_E232_X02;1;R14C5_C1;R14C5_X02_C1;1;R18C4_X01;R18C4_S201_X01;1;R18C4_C1;R18C4_X01_C1;1;R14C6_N20;R14C6_N202_N200;1;R13C6_E20;R13C6_N201_E200;1;R13C7_X01;R13C7_E201_X01;1;R13C7_C1;R13C7_X01_C1;1;R18C4_E20;R18C4_S201_E200;1;R18C6_X01;R18C6_E202_X01;1;R18C6_C1;R18C6_X01_C1;1;R18C7_S80;R18C7_S202_S800;1;R22C7_W23;R22C7_S804_W230;1;R22C6_N23;R22C6_W231_N230;1;R21C6_E23;R21C6_N231_E230;1;R21C7_X02;R21C7_E231_X02;1;R21C7_C1;R21C7_X02_C1;1;R17C2_S20;R17C2_W202_S200;1;R19C2_S80;R19C2_S202_S800;1;R23C2_E23;R23C2_S804_E230;1;R23C3_N23;R23C3_E231_N230;1;R22C3_W23;R22C3_N231_W230;1;R22C2_X02;R22C2_W231_X02;1;R22C2_C1;R22C2_X02_C1;1;R15C4_W20;R15C4_N201_W200;1;R15C3_X01;R15C3_W201_X01;1;R15C3_C1;R15C3_X01_C1;1;R15C6_E20;R15C6_N201_E200;1;R15C7_X01;R15C7_E201_X01;1;R15C7_C1;R15C7_X01_C1;1;R20C5_X01;R20C5_E201_X01;1;R20C5_C1;R20C5_X01_C1;1;R20C6_E20;R20C6_E202_E200;1;R20C7_X01;R20C7_E201_X01;1;R20C7_C1;R20C7_X01_C1;1;R16C3_N20;R16C3_W201_N200;1;R14C3_X01;R14C3_N202_X01;1;R14C3_C1;R14C3_X01_C1;1;R16C4_N20;R16C4_N101_N200;1;R15C4_X01;R15C4_N201_X01;1;R15C4_C1;R15C4_X01_C1;1;R15C5_C5;R15C5_N201_C5;1;R18C4_W20;R18C4_S201_W200;1;R18C3_X01;R18C3_W201_X01;1;R18C3_C1;R18C3_X01_C1;1;R17C4_E20;R17C4_N100_E200;1;R17C6_N20;R17C6_E202_N200;1;R16C6_E20;R16C6_N201_E200;1;R16C7_S20;R16C7_E201_S200;1;R17C7_C5;R17C7_S201_C5;1;R17C3_X01;R17C3_W201_X01;1;R17C3_C1;R17C3_X01_C1;1;R16C5_N20;R16C5_E201_N200;1;R14C5_N21;R14C5_N202_N210;1;R13C5_X02;R13C5_N211_X02;1;R13C5_C1;R13C5_X02_C1;1;R21C4_E20;R21C4_S202_E200;1;R21C6_X01;R21C6_E202_X01;1;R21C6_C1;R21C6_X01_C1;1;R16C3_X01;R16C3_W201_X01;1;R16C3_C1;R16C3_X01_C1;1;R21C4_W20;R21C4_S202_W200;1;R21C2_X01;R21C2_W202_X01;1;R21C2_C1;R21C2_X01_C1;1;R20C4_X01;R20C4_S201_X01;1;R20C4_C1;R20C4_X01_C1;1;R20C6_X05;R20C6_E202_X05;1;R20C6_C5;R20C6_X05_C5;1;R16C4_E20;R16C4_N101_E200;1;R16C6_N20;R16C6_E202_N200;1;R14C6_X01;R14C6_N202_X01;1;R14C6_C1;R14C6_X01_C1;1;R17C3_S20;R17C3_W201_S200;1;R19C3_S21;R19C3_S202_S210;1;R21C3_S24;R21C3_S212_S240;1;R22C3_C1;R22C3_S241_C1;1;R16C2_X01;R16C2_W202_X01;1;R16C2_C1;R16C2_X01_C1;1;R16C4_W20;R16C4_N101_W200;1;R16C2_N20;R16C2_W202_N200;1;R14C2_X01;R14C2_N202_X01;1;R14C2_C1;R14C2_X01_C1;1;R17C4_W20;R17C4_N100_W200;1;R17C2_X01;R17C2_W202_X01;1;R17C2_C1;R17C2_X01_C1;1;R19C4_S20;R19C4_S202_S200;1;R20C4_E20;R20C4_S201_E200;1;R20C6_X01;R20C6_E202_X01;1;R20C6_C1;R20C6_X01_C1;1;R17C4_F7;;1;R17C4_N10;R17C4_F7_N100;1;R17C4_S20;R17C4_N100_S200;1;R19C4_W20;R19C4_S202_W200;1;R19C3_S20;R19C3_W201_S200;1;R21C3_S21;R21C3_S202_S210;1;R22C3_X08;R22C3_S211_X08;1;R22C3_C5;R22C3_X08_C5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3879038 ] ,
          "attributes": {
            "ROUTING": "R14C7_X05;R14C7_E222_X05;1;R14C7_B1;R14C7_X05_B1;1;R19C3_S25;R19C3_S242_S250;1;R21C3_S25;R21C3_S252_S250;1;R22C3_B5;R22C3_S251_B5;1;R17C1_N82;R17C1_W824_N820;1;R13C1_W24;R13C1_N824_W240;1;R13C2_S24;R13C2_E242_S240;1;R14C2_W24;R14C2_S241_W240;1;R14C1_E24;R14C1_E242_E240;1;R14C2_S24;R14C2_E241_S240;1;R14C2_B1;R14C2_S240_B1;1;R18C7_W22;R18C7_N221_W220;1;R18C5_W81;R18C5_W222_W810;1;R18C4_E10;R18C4_E818_E100;1;R18C5_E24;R18C5_E101_E240;1;R18C6_S24;R18C6_E241_S240;1;R18C6_B1;R18C6_S240_B1;1;R17C7_B5;R17C7_X01_B5;1;R20C5_S23;R20C5_S222_S230;1;R21C5_E23;R21C5_S231_E230;1;R21C6_B1;R21C6_E231_B1;1;R18C4_S24;R18C4_E828_S240;1;R18C4_B1;R18C4_S240_B1;1;R14C4_S22;R14C4_W221_S220;1;R15C4_E22;R15C4_S221_E220;1;R15C6_W81;R15C6_E222_W810;1;R15C3_E10;R15C3_E818_E100;1;R15C4_W80;R15C4_E101_W800;1;R15C5_N23;R15C5_E808_N230;1;R14C5_E23;R14C5_N231_E230;1;R14C6_S23;R14C6_E231_S230;1;R15C6_W23;R15C6_S231_W230;1;R15C5_B5;R15C5_W231_B5;1;R17C1_S24;R17C1_W824_S240;1;R19C1_S82;R19C1_S242_S820;1;R23C1_W27;R23C1_S824_W270;1;R23C2_N27;R23C2_E272_N270;1;R21C2_W27;R21C2_N272_W270;1;R21C1_E22;R21C1_E272_E220;1;R21C2_S22;R21C2_E221_S220;1;R22C2_E22;R22C2_S221_E220;1;R22C3_N22;R22C3_E221_N220;1;R21C3_W22;R21C3_N221_W220;1;R21C1_W23;R21C1_W222_W230;1;R21C2_B1;R21C2_E232_B1;1;R20C6_X03;R20C6_S222_X03;1;R20C6_B5;R20C6_X03_B5;1;R17C3_S24;R17C3_W241_S240;1;R17C3_B1;R17C3_S240_B1;1;R18C5_S22;R18C5_S121_S220;1;R20C5_X05;R20C5_S222_X05;1;R20C5_B1;R20C5_X05_B1;1;R16C5_W22;R16C5_N121_W220;1;R16C3_W23;R16C3_W222_W230;1;R16C2_B1;R16C2_W231_B1;1;R18C2_S27;R18C2_W272_S270;1;R20C2_S27;R20C2_S272_S270;1;R22C2_E27;R22C2_S272_E270;1;R22C3_X04;R22C3_E271_X04;1;R22C3_B1;R22C3_X04_B1;1;R24C1_W24;R24C1_S824_W240;1;R24C2_N24;R24C2_E242_N240;1;R22C2_X07;R22C2_N242_X07;1;R22C2_B1;R22C2_X07_B1;1;R14C7_S22;R14C7_E222_S220;1;R15C7_X07;R15C7_S221_X07;1;R15C7_B1;R15C7_X07_B1;1;R20C7_S27;R20C7_S262_S270;1;R21C7_X04;R21C7_S271_X04;1;R21C7_B1;R21C7_X04_B1;1;R15C3_S24;R15C3_W241_S240;1;R16C3_X05;R16C3_S241_X05;1;R16C3_B1;R16C3_X05_B1;1;R18C7_S26;R18C7_E262_S260;1;R20C7_X07;R20C7_S262_X07;1;R20C7_B1;R20C7_X07_B1;1;R18C5_E26;R18C5_S121_E260;1;R18C7_N22;R18C7_E222_N220;1;R17C7_X01;R17C7_N221_X01;1;R18C4_S23;R18C4_W100_S230;1;R20C4_B1;R20C4_S232_B1;1;R18C4_W10;R18C4_E828_W100;1;R18C4_W27;R18C4_E828_W270;1;R13C5_B1;R13C5_N231_B1;1;R14C5_X05;R14C5_N222_X05;1;R14C5_B1;R14C5_X05_B1;1;R14C5_W22;R14C5_N222_W220;1;R19C6_E22;R19C6_S221_E220;1;R17C4_W24;R17C4_E828_W240;1;R19C7_N22;R19C7_E221_N220;1;R14C3_B1;R14C3_X05_B1;1;R18C5_W82;R18C5_S121_W820;1;R18C1_S27;R18C1_W824_S270;1;R14C3_X05;R14C3_W222_X05;1;R20C1_S82;R20C1_S272_S820;1;R18C5_E22;R18C5_S121_E220;1;R18C6_S22;R18C6_E221_S220;1;R20C6_X07;R20C6_S222_X07;1;R20C6_B1;R20C6_X07_B1;1;R15C4_W24;R15C4_N242_W240;1;R15C3_X07;R15C3_W241_X07;1;R15C3_B1;R15C3_X07_B1;1;R14C5_E22;R14C5_N222_E220;1;R14C6_X05;R14C6_E221_X05;1;R14C6_B1;R14C6_X05_B1;1;R14C5_N23;R14C5_N222_N230;1;R13C5_E23;R13C5_N231_E230;1;R13C7_B1;R13C7_E232_B1;1;R17C5_SN20;R17C5_F7_SN20;1;R16C5_N22;R16C5_N121_N220;1;R17C2_X07;R17C2_W242_X07;1;R17C2_B1;R17C2_X07_B1;1;R17C4_S24;R17C4_E828_S240;1;R18C4_W24;R18C4_S241_W240;1;R18C3_X07;R18C3_W241_X07;1;R18C3_B1;R18C3_X07_B1;1;R17C5_F7;;1;R17C5_W82;R17C5_F7_W820;1;R17C4_N24;R17C4_E828_N240;1;R15C4_X07;R15C4_N242_X07;1;R15C4_B1;R15C4_X07_B1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3879037 ] ,
          "attributes": {
            "ROUTING": "R16C2_S26;R16C2_W262_S260;1;R18C2_E26;R18C2_S262_E260;1;R18C3_X03;R18C3_E261_X03;1;R18C3_A1;R18C3_X03_A1;1;R13C7_W27;R13C7_N271_W270;1;R13C6_S27;R13C6_W271_S270;1;R14C6_E27;R14C6_S271_E270;1;R14C7_A1;R14C7_E271_A1;1;R14C6_X03;R14C6_N261_X03;1;R14C6_A1;R14C6_X03_A1;1;R17C2_A1;R17C2_E271_A1;1;R20C4_A1;R20C4_W272_A1;1;R18C7_S23;R18C7_S222_S230;1;R20C7_S26;R20C7_S232_S260;1;R21C7_E26;R21C7_S261_E260;1;R21C8_N26;R21C8_E261_N260;1;R20C8_W26;R20C8_N261_W260;1;R20C7_X03;R20C7_W261_X03;1;R20C7_A1;R20C7_X03_A1;1;R20C7_W27;R20C7_N271_W270;1;R20C6_A5;R20C6_W271_A5;1;R21C7_N27;R21C7_E271_N270;1;R15C6_N26;R15C6_N121_N260;1;R22C3_E27;R22C3_S271_E270;1;R22C4_S27;R22C4_E271_S270;1;R23C4_W27;R23C4_S271_W270;1;R23C2_W82;R23C2_W272_W820;1;R23C3_N24;R23C3_E824_N240;1;R22C3_X05;R22C3_N241_X05;1;R22C3_A5;R22C3_X05_A5;1;R22C2_A1;R22C2_E272_A1;1;R21C2_E27;R21C2_N271_E270;1;R21C3_S27;R21C3_E271_S270;1;R22C3_A1;R22C3_S271_A1;1;R17C3_X03;R17C3_W261_X03;1;R17C3_A1;R17C3_X03_A1;1;R21C6_E27;R21C6_S272_E270;1;R21C7_A1;R21C7_E271_A1;1;R21C6_W27;R21C6_S272_W270;1;R21C4_W82;R21C4_W272_W820;1;R21C1_S27;R21C1_E824_S270;1;R22C1_W27;R22C1_S271_W270;1;R22C2_N27;R22C2_E272_N270;1;R21C2_A1;R21C2_N271_A1;1;R14C5_A1;R14C5_X01_A1;1;R21C6_A1;R21C6_S272_A1;1;R18C6_W26;R18C6_S261_W260;1;R18C4_X03;R18C4_W262_X03;1;R18C4_A1;R18C4_X03_A1;1;R18C6_X03;R18C6_S261_X03;1;R18C6_A1;R18C6_X03_A1;1;R14C5_N27;R14C5_N262_N270;1;R13C5_A1;R13C5_N271_A1;1;R14C4_S26;R14C4_W261_S260;1;R15C4_E26;R15C4_S261_E260;1;R15C6_W83;R15C6_E262_W830;1;R15C3_E26;R15C3_E838_E260;1;R15C5_W83;R15C5_E262_W830;1;R15C4_W10;R15C4_E838_W100;1;R15C4_E23;R15C4_W100_E230;1;R15C5_X06;R15C5_E231_X06;1;R15C5_A5;R15C5_X06_A5;1;R15C3_A1;R15C3_X03_A1;1;R16C3_N26;R16C3_W261_N260;1;R14C3_X03;R14C3_N262_X03;1;R14C3_A1;R14C3_X03_A1;1;R16C4_W26;R16C4_E130_W260;1;R16C3_X03;R16C3_W261_X03;1;R16C3_A1;R16C3_X03_A1;1;R20C6_W27;R20C6_S271_W270;1;R20C5_A1;R20C5_W271_A1;1;R17C6_S26;R17C6_S121_S260;1;R19C6_S27;R19C6_S262_S270;1;R20C6_A1;R20C6_S271_A1;1;R14C5_W26;R14C5_N262_W260;1;R14C3_W26;R14C3_W262_W260;1;R14C2_X03;R14C2_W261_X03;1;R14C2_A1;R14C2_X03_A1;1;R16C4_E13;R16C4_E828_E130;1;R16C4_S26;R16C4_E130_S260;1;R16C7_S22;R16C7_E121_S220;1;R17C7_X07;R17C7_S221_X07;1;R17C7_A5;R17C7_X07_A5;1;R14C5_X01;R14C5_N262_X01;1;R17C4_W26;R17C4_S261_W260;1;R15C5_W26;R15C5_N261_W260;1;R15C4_X03;R15C4_W261_X03;1;R15C4_A1;R15C4_X03_A1;1;R14C7_N27;R14C7_N262_N270;1;R13C7_A1;R13C7_N271_A1;1;R16C7_N26;R16C7_E121_N260;1;R15C7_X03;R15C7_N261_X03;1;R15C7_A1;R15C7_X03_A1;1;R16C5_W82;R16C5_W121_W820;1;R16C1_S27;R16C1_W824_S270;1;R17C1_E27;R17C1_S271_E270;1;R17C2_N27;R17C2_E271_N270;1;R16C2_A1;R16C2_N271_A1;1;R16C6_F6;;1;R16C6_EW20;R16C6_F6_EW20;1;R16C5_N26;R16C5_W121_N260;1;R16C6_SN20;R16C6_F6_SN20;1;R15C3_X03;R15C3_W262_X03;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_10_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879034 ] ,
          "attributes": {
            "ROUTING": "R18C6_F1;;1;R18C6_I1MUX0;R18C6_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_10_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879033 ] ,
          "attributes": {
            "ROUTING": "R18C6_F0;;1;R18C6_I0MUX0;R18C6_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_LUT4_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3879029 ] ,
          "attributes": {
            "ROUTING": "R15C7_N22;R15C7_N121_N220;1;R14C7_X07;R14C7_N221_X07;1;R14C7_SEL2;R14C7_X07_SEL2;1;R13C5_X07;R13C5_W241_X07;1;R13C5_SEL2;R13C5_X07_SEL2;1;R17C7_SEL4;R17C7_X08_SEL4;1;R22C1_E25;R22C1_E242_E250;1;R22C2_X08;R22C2_E251_X08;1;R22C2_SEL0;R22C2_X08_SEL0;1;R16C7_S23;R16C7_W100_S230;1;R17C7_X08;R17C7_S231_X08;1;R17C7_SEL6;R17C7_X08_SEL6;1;R17C3_SEL0;R17C3_X08_SEL0;1;R14C5_SEL0;R14C5_W262_SEL0;1;R14C6_N24;R14C6_N242_N240;1;R13C6_W24;R13C6_N241_W240;1;R21C6_X06;R21C6_W231_X06;1;R21C6_SEL0;R21C6_X06_SEL0;1;R15C7_W22;R15C7_N121_W220;1;R15C5_W22;R15C5_W222_W220;1;R15C4_X05;R15C4_W221_X05;1;R15C4_SEL0;R15C4_X05_SEL0;1;R21C7_X08;R21C7_N231_X08;1;R21C7_SEL0;R21C7_X08_SEL0;1;R22C3_SEL4;R22C3_X06_SEL4;1;R22C3_SEL6;R22C3_X06_SEL6;1;R18C6_SEL0;R18C6_X06_SEL0;1;R14C7_X06;R14C7_N232_X06;1;R14C7_SEL0;R14C7_X06_SEL0;1;R20C6_W23;R20C6_S804_W230;1;R20C5_X06;R20C5_W231_X06;1;R20C5_SEL0;R20C5_X06_SEL0;1;R13C7_SEL2;R13C7_X05_SEL2;1;R16C6_N24;R16C6_W101_N240;1;R14C6_X07;R14C6_N242_X07;1;R14C6_SEL2;R14C6_X07_SEL2;1;R20C7_N23;R20C7_E231_N230;1;R18C7_W23;R18C7_N232_W230;1;R18C6_X06;R18C6_W231_X06;1;R18C6_SEL2;R18C6_X06_SEL2;1;R20C7_SEL0;R20C7_X05_SEL0;1;R16C2_N24;R16C2_W242_N240;1;R14C2_X05;R14C2_N242_X05;1;R14C2_SEL0;R14C2_X05_SEL0;1;R14C4_S25;R14C4_E251_S250;1;R15C4_W25;R15C4_S251_W250;1;R15C3_X08;R15C3_W251_X08;1;R15C3_SEL0;R15C3_X08_SEL0;1;R20C6_SEL2;R20C6_X08_SEL2;1;R17C2_SEL0;R17C2_X08_SEL0;1;R14C3_X06;R14C3_N252_X06;1;R14C3_SEL2;R14C3_X06_SEL2;1;R20C6_E23;R20C6_S804_E230;1;R20C7_S23;R20C7_E231_S230;1;R21C7_W23;R21C7_S231_W230;1;R21C6_N23;R21C6_W231_N230;1;R20C6_X08;R20C6_N231_X08;1;R16C3_N24;R16C3_W241_N240;1;R15C3_X05;R15C3_N241_X05;1;R15C3_SEL2;R15C3_X05_SEL2;1;R14C5_N25;R14C5_E252_N250;1;R13C5_X06;R13C5_N251_X06;1;R13C5_SEL0;R13C5_X06_SEL0;1;R22C2_W24;R22C2_S241_W240;1;R22C1_E24;R22C1_E242_E240;1;R22C3_X07;R22C3_E242_X07;1;R22C3_SEL0;R22C3_X07_SEL0;1;R15C4_X06;R15C4_S251_X06;1;R16C7_S80;R16C7_W100_S800;1;R20C7_W23;R20C7_S804_W230;1;R20C6_S23;R20C6_W231_S230;1;R22C6_E23;R22C6_S232_E230;1;R15C4_SEL2;R15C4_X06_SEL2;1;R22C7_N23;R22C7_E231_N230;1;R16C2_S24;R16C2_W242_S240;1;R18C2_S24;R18C2_S242_S240;1;R20C2_S24;R20C2_S242_S240;1;R21C2_X05;R21C2_S241_X05;1;R21C2_SEL0;R21C2_X05_SEL0;1;R18C4_SEL2;R18C4_E261_SEL2;1;R17C2_W24;R17C2_S241_W240;1;R17C1_E25;R17C1_E242_E250;1;R20C6_SEL6;R20C6_X08_SEL6;1;R17C2_X08;R17C2_E251_X08;1;R14C7_N26;R14C7_N232_N260;1;R13C7_X05;R13C7_N261_X05;1;R13C7_SEL0;R13C7_X05_SEL0;1;R16C4_W24;R16C4_W242_W240;1;R16C3_S24;R16C3_W241_S240;1;R18C3_X05;R18C3_S242_X05;1;R18C3_SEL2;R18C3_X05_SEL2;1;R15C5_SEL6;R15C5_X05_SEL6;1;R18C3_S27;R18C3_S262_S270;1;R20C3_S27;R20C3_S272_S270;1;R22C3_X06;R22C3_S272_X06;1;R22C3_SEL2;R22C3_X06_SEL2;1;R15C7_SEL2;R15C7_X08_SEL2;1;R16C3_X07;R16C3_W241_X07;1;R16C3_SEL2;R16C3_X07_SEL2;1;R21C6_X07;R21C6_W241_X07;1;R21C6_SEL2;R21C6_X07_SEL2;1;R14C3_SEL0;R14C3_X06_SEL0;1;R16C6_W24;R16C6_W101_W240;1;R16C5_N24;R16C5_W241_N240;1;R15C5_X05;R15C5_N241_X05;1;R15C5_SEL4;R15C5_X05_SEL4;1;R14C5_W27;R14C5_W262_W270;1;R14C3_W27;R14C3_W272_W270;1;R14C2_X08;R14C2_W271_X08;1;R14C2_SEL2;R14C2_X08_SEL2;1;R17C3_X08;R17C3_W272_X08;1;R17C3_SEL2;R17C3_X08_SEL2;1;R16C6_S80;R16C6_W101_S800;1;R20C6_W80;R20C6_S804_W800;1;R20C3_N23;R20C3_E808_N230;1;R18C3_X06;R18C3_N232_X06;1;R18C3_SEL0;R18C3_X06_SEL0;1;R20C7_X05;R20C7_N242_X05;1;R20C7_SEL2;R20C7_X05_SEL2;1;R15C7_N26;R15C7_N121_N260;1;R14C7_W26;R14C7_N261_W260;1;R14C6_SEL0;R14C6_W261_SEL0;1;R21C6_S24;R21C6_W241_S240;1;R22C6_E24;R22C6_S241_E240;1;R22C7_N24;R22C7_E241_N240;1;R21C7_X05;R21C7_N241_X05;1;R21C7_SEL2;R21C7_X05_SEL2;1;R18C5_S26;R18C5_E262_S260;1;R20C5_X07;R20C5_S262_X07;1;R20C5_SEL2;R20C5_X07_SEL2;1;R16C7_W10;R16C7_F6_W100;1;R16C7_N23;R16C7_W100_N230;1;R15C7_X08;R15C7_N231_X08;1;R15C7_SEL0;R15C7_X08_SEL0;1;R14C3_E25;R14C3_N252_E250;1;R14C5_X08;R14C5_E252_X08;1;R14C5_SEL2;R14C5_X08_SEL2;1;R18C4_S26;R18C4_E261_S260;1;R20C4_X07;R20C4_S262_X07;1;R20C4_SEL2;R20C4_X07_SEL2;1;R21C2_S24;R21C2_W241_S240;1;R22C2_SEL2;R22C2_X05_SEL2;1;R22C2_X05;R22C2_S242_X05;1;R17C7_W26;R17C7_S121_W260;1;R17C5_W27;R17C5_W262_W270;1;R17C3_W22;R17C3_W272_W220;1;R17C2_X05;R17C2_W221_X05;1;R17C2_SEL2;R17C2_X05_SEL2;1;R16C3_S26;R16C3_W834_S260;1;R18C3_E26;R18C3_S262_E260;1;R18C4_SEL0;R18C4_E261_SEL0;1;R16C3_N25;R16C3_W834_N250;1;R20C6_SEL0;R20C6_X08_SEL0;1;R20C6_SEL4;R20C6_X08_SEL4;1;R16C2_E23;R16C2_W100_E230;1;R16C3_X06;R16C3_E231_X06;1;R16C3_SEL0;R16C3_X06_SEL0;1;R16C2_SEL2;R16C2_X05_SEL2;1;R16C7_W83;R16C7_F6_W830;1;R16C2_W10;R16C2_E838_W100;1;R16C1_W20;R16C1_W101_W200;1;R16C2_X05;R16C2_E202_X05;1;R16C2_SEL0;R16C2_X05_SEL0;1;R21C4_N24;R21C4_W241_N240;1;R20C4_X05;R20C4_N241_X05;1;R20C4_SEL0;R20C4_X05_SEL0;1;R16C7_F6;;1;R16C7_SN20;R16C7_F6_SN20;1;R17C7_S82;R17C7_S121_S820;1;R21C7_W24;R21C7_S824_W240;1;R21C5_W24;R21C5_W242_W240;1;R21C3_W24;R21C3_W242_W240;1;R21C2_X07;R21C2_W241_X07;1;R21C2_SEL2;R21C2_X07_SEL2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_10_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879028 ] ,
          "attributes": {
            "ROUTING": "R18C6_F3;;1;R18C6_I1MUX2;R18C6_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clockCounter_DFFR_Q_10_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879027 ] ,
          "attributes": {
            "ROUTING": "R18C6_F2;;1;R18C6_I0MUX2;R18C6_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clockCounter_LUT4_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 3879025 ] ,
          "attributes": {
            "ROUTING": "R21C4_W26;R21C4_S262_W260;1;R21C3_S26;R21C3_W261_S260;1;R22C3_SEL5;R22C3_S261_SEL5;1;R20C4_SEL1;R20C4_S261_SEL1;1;R13C5_X01;R13C5_N242_X01;1;R13C5_SEL1;R13C5_X01_SEL1;1;R19C4_S26;R19C4_S262_S260;1;R20C4_E26;R20C4_S261_E260;1;R20C5_S26;R20C5_E261_S260;1;R21C5_E26;R21C5_S261_E260;1;R21C6_N26;R21C6_E261_N260;1;R20C6_SEL1;R20C6_N261_SEL1;1;R17C7_X02;R17C7_E212_X02;1;R17C7_SEL5;R17C7_X02_SEL5;1;R20C8_E24;R20C8_E212_E240;1;R20C9_S24;R20C9_E241_S240;1;R21C9_W24;R21C9_S241_W240;1;R21C7_X03;R21C7_W242_X03;1;R21C7_SEL1;R21C7_X03_SEL1;1;R15C5_SEL5;R15C5_X03_SEL5;1;R15C5_X03;R15C5_W241_X03;1;R19C4_W26;R19C4_S262_W260;1;R19C2_S26;R19C2_W262_S260;1;R21C2_S27;R21C2_S262_S270;1;R22C2_X04;R22C2_S271_X04;1;R22C2_SEL1;R22C2_X04_SEL1;1;R14C5_E24;R14C5_N241_E240;1;R14C7_X03;R14C7_E242_X03;1;R14C7_SEL1;R14C7_X03_SEL1;1;R15C7_X04;R15C7_N212_X04;1;R15C7_SEL1;R15C7_X04_SEL1;1;R15C5_N24;R15C5_N212_N240;1;R14C5_X03;R14C5_N241_X03;1;R14C5_SEL1;R14C5_X03_SEL1;1;R15C5_W21;R15C5_N212_W210;1;R15C3_W81;R15C3_W212_W810;1;R15C6_W21;R15C6_E818_W210;1;R15C4_W81;R15C4_W212_W810;1;R15C5_W13;R15C5_E818_W130;1;R15C5_W27;R15C5_W130_W270;1;R15C4_X04;R15C4_W271_X04;1;R15C4_SEL1;R15C4_X04_SEL1;1;R17C5_N21;R17C5_E111_N210;1;R15C6_W24;R15C6_S241_W240;1;R14C6_S24;R14C6_E241_S240;1;R21C6_X04;R21C6_S212_X04;1;R21C6_SEL1;R21C6_X04_SEL1;1;R17C4_S26;R17C4_F6_S260;1;R18C4_SEL1;R18C4_S261_SEL1;1;R16C2_X04;R16C2_N251_X04;1;R16C2_SEL1;R16C2_X04_SEL1;1;R19C3_S81;R19C3_S212_S810;1;R23C3_E22;R23C3_S814_E220;1;R23C4_N22;R23C4_E221_N220;1;R21C4_W22;R21C4_N222_W220;1;R21C3_S22;R21C3_W221_S220;1;R22C3_X01;R22C3_S221_X01;1;R22C3_SEL1;R22C3_X01_SEL1;1;R15C3_N25;R15C3_N252_N250;1;R14C3_X04;R14C3_N251_X04;1;R14C3_SEL1;R14C3_X04_SEL1;1;R17C5_S81;R17C5_E111_S810;1;R21C5_W81;R21C5_S814_W810;1;R21C4_E10;R21C4_E818_E100;1;R21C5_N24;R21C5_E101_N240;1;R20C5_X03;R20C5_N241_X03;1;R20C5_SEL1;R20C5_X03_SEL1;1;R16C3_X04;R16C3_N251_X04;1;R16C3_SEL1;R16C3_X04_SEL1;1;R20C6_E21;R20C6_S211_E210;1;R20C7_X02;R20C7_E211_X02;1;R20C7_SEL1;R20C7_X02_SEL1;1;R17C3_S21;R17C3_W111_S210;1;R18C3_X02;R18C3_S211_X02;1;R18C3_SEL1;R18C3_X02_SEL1;1;R17C2_N25;R17C2_W251_N250;1;R15C2_N25;R15C2_N252_N250;1;R14C2_X04;R14C2_N251_X04;1;R14C2_SEL1;R14C2_X04_SEL1;1;R19C6_S21;R19C6_S212_S210;1;R20C6_X02;R20C6_S211_X02;1;R20C6_SEL5;R20C6_X02_SEL5;1;R17C3_N25;R17C3_W111_N250;1;R15C3_X02;R15C3_N252_X02;1;R15C3_SEL1;R15C3_X02_SEL1;1;R18C2_E25;R18C2_S251_E250;1;R18C3_N25;R18C3_E251_N250;1;R17C3_X04;R17C3_N251_X04;1;R17C3_SEL1;R17C3_X04_SEL1;1;R17C6_N21;R17C6_E211_N210;1;R15C6_N21;R15C6_N212_N210;1;R14C6_X02;R14C6_N211_X02;1;R14C6_SEL1;R14C6_X02_SEL1;1;R17C6_S21;R17C6_E211_S210;1;R18C6_X02;R18C6_S211_X02;1;R18C6_SEL1;R18C6_X02_SEL1;1;R17C5_E21;R17C5_E111_E210;1;R17C7_N21;R17C7_E212_N210;1;R15C7_N21;R15C7_N212_N210;1;R13C7_X04;R13C7_N212_X04;1;R13C7_SEL1;R13C7_X04_SEL1;1;R17C2_S25;R17C2_W251_S250;1;R19C2_S25;R19C2_S252_S250;1;R21C2_X04;R21C2_S252_X04;1;R21C2_SEL1;R21C2_X04_SEL1;1;R17C4_F6;;1;R17C4_EW10;R17C4_F6_EW10;1;R17C3_W25;R17C3_W111_W250;1;R17C2_X04;R17C2_W251_X04;1;R17C2_SEL1;R17C2_X04_SEL1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_10_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879024 ] ,
          "attributes": {
            "ROUTING": "R18C6_OF0;;1;R18C6_I1MUX1;R18C6_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "clockCounter_DFFR_Q_10_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879023 ] ,
          "attributes": {
            "ROUTING": "R18C6_OF2;;1;R18C6_I0MUX1;R18C6_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "clockCounter_DFFR_Q_10_RESET": {
          "hide_name": 0,
          "bits": [ 3879021 ] ,
          "attributes": {
            "ROUTING": "R18C6_OF1;;1;R18C6_W10;R18C6_OF1_W100;1;R18C6_N23;R18C6_W100_N230;1;R17C6_X08;R17C6_N231_X08;1;R17C6_LSR1;R17C6_X08_LSR1;1"
          }
        },
        "clockCounter_DFFR_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3879019 ] ,
          "attributes": {
            "ROUTING": "R17C7_OF5;;1;R17C7_S13;R17C7_OF5_S130;1;R18C7_W27;R18C7_S131_W270;1;R18C6_S27;R18C6_W271_S270;1;R19C6_E27;R19C6_S271_E270;1;R19C7_N27;R19C7_E271_N270;1;R18C7_LSR0;R18C7_N271_LSR0;1"
          }
        },
        "clockCounter_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3879017 ] ,
          "attributes": {
            "ROUTING": "R15C7_OF1;;1;R15C7_SN10;R15C7_OF1_SN10;1;R16C7_E25;R16C7_S111_E250;1;R16C8_X08;R16C8_E251_X08;1;R16C8_LSR2;R16C8_X08_LSR2;1"
          }
        },
        "clockCounter_DFFR_Q_D[22]": {
          "hide_name": 0,
          "bits": [ 3879013 ] ,
          "attributes": {
            "ROUTING": "R16C7_F5;;1;R16C7_S10;R16C7_F5_S100;1;R17C7_S20;R17C7_S101_S200;1;R18C7_X01;R18C7_S201_X01;1;R18C7_A1;R18C7_X01_A1;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[22]": {
          "hide_name": 0,
          "bits": [ 3879012 ] ,
          "attributes": {
            "ROUTING": "R16C7_W25;R16C7_N252_W250;1;R16C5_W20;R16C5_W252_W200;1;R16C4_S20;R16C4_W201_S200;1;R17C4_C7;R17C4_S201_C7;1;R18C7_Q1;;1;R18C7_S13;R18C7_Q1_S130;1;R18C7_N25;R18C7_S130_N250;1;R16C7_B5;R16C7_N252_B5;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_DFFR_Q_D[23]": {
          "hide_name": 0,
          "bits": [ 3879010 ] ,
          "attributes": {
            "ROUTING": "R16C8_F0;;1;R16C8_X05;R16C8_F0_X05;1;R16C8_A4;R16C8_X05_A4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[23]": {
          "hide_name": 0,
          "bits": [ 3879009 ] ,
          "attributes": {
            "ROUTING": "R17C8_W20;R17C8_S101_W200;1;R17C6_W20;R17C6_W202_W200;1;R17C4_D7;R17C4_W202_D7;1;R16C8_Q4;;1;R16C8_S10;R16C8_Q4_S100;1;R16C8_B0;R16C8_S100_B0;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3879008 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_ALU_I1_8_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3879007 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3879004 ] ,
          "attributes": {
            "ROUTING": "R16C4_F3;;1;R16C4_S13;R16C4_F3_S130;1;R17C4_A0;R17C4_S131_A0;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[2]": {
          "hide_name": 0,
          "bits": [ 3879003 ] ,
          "attributes": {
            "ROUTING": "R17C4_S10;R17C4_Q0_S100;1;R17C4_S21;R17C4_S100_S210;1;R17C4_A6;R17C4_S210_A6;1;R17C4_Q0;;1;R17C4_N13;R17C4_Q0_N130;1;R16C4_B3;R16C4_N131_B3;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3879001 ] ,
          "attributes": {
            "ROUTING": "R16C4_F4;;1;R16C4_EW10;R16C4_F4_EW10;1;R16C3_S21;R16C3_W111_S210;1;R17C3_A4;R17C3_S211_A4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[3]": {
          "hide_name": 0,
          "bits": [ 3879000 ] ,
          "attributes": {
            "ROUTING": "R17C3_EW20;R17C3_Q4_EW20;1;R17C4_W82;R17C4_E121_W820;1;R17C5_W10;R17C5_E828_W100;1;R17C5_W23;R17C5_W100_W230;1;R17C4_B6;R17C4_W231_B6;1;R17C3_Q4;;1;R17C3_SN10;R17C3_Q4_SN10;1;R16C3_E25;R16C3_N111_E250;1;R16C4_X08;R16C4_E251_X08;1;R16C4_B4;R16C4_X08_B4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878999 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3878996 ] ,
          "attributes": {
            "ROUTING": "R16C4_F5;;1;R16C4_N13;R16C4_F5_N130;1;R15C4_W83;R15C4_N131_W830;1;R15C5_W10;R15C5_E838_W100;1;R15C4_S20;R15C4_W101_S200;1;R15C4_A4;R15C4_S200_A4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[4]": {
          "hide_name": 0,
          "bits": [ 3878995 ] ,
          "attributes": {
            "ROUTING": "R16C4_S22;R16C4_S121_S220;1;R17C4_C6;R17C4_S221_C6;1;R15C4_Q4;;1;R15C4_SN20;R15C4_Q4_SN20;1;R16C4_B5;R16C4_S121_B5;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878994 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3878991 ] ,
          "attributes": {
            "ROUTING": "R16C5_F0;;1;R16C5_E13;R16C5_F0_E130;1;R16C5_S26;R16C5_E130_S260;1;R18C5_X07;R18C5_S262_X07;1;R18C5_A2;R18C5_X07_A2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[5]": {
          "hide_name": 0,
          "bits": [ 3878990 ] ,
          "attributes": {
            "ROUTING": "R17C5_A7;R17C5_N211_A7;1;R18C5_Q2;;1;R18C5_S10;R18C5_Q2_S100;1;R18C5_N21;R18C5_S100_N210;1;R16C5_B0;R16C5_N212_B0;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878989 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3878986 ] ,
          "attributes": {
            "ROUTING": "R16C5_F1;;1;R16C5_S13;R16C5_F1_S130;1;R17C5_S23;R17C5_S131_S230;1;R18C5_A4;R18C5_S231_A4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[6]": {
          "hide_name": 0,
          "bits": [ 3878985 ] ,
          "attributes": {
            "ROUTING": "R17C5_B7;R17C5_N101_B7;1;R18C5_Q4;;1;R18C5_N10;R18C5_Q4_N100;1;R17C5_N24;R17C5_N101_N240;1;R16C5_X05;R16C5_N241_X05;1;R16C5_B1;R16C5_X05_B1;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878984 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878981 ] ,
          "attributes": {
            "ROUTING": "R16C4_F1;;1;R16C4_S21;R16C4_F1_S210;1;R17C4_X02;R17C4_S211_X02;1;R17C4_A2;R17C4_X02_A2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[0]": {
          "hide_name": 0,
          "bits": [ 3878980 ] ,
          "attributes": {
            "ROUTING": "R17C4_X01;R17C4_Q2_X01;1;R17C4_A7;R17C4_X01_A7;1;R17C4_Q2;;1;R17C4_W10;R17C4_Q2_W100;1;R17C4_N23;R17C4_W100_N230;1;R16C4_B1;R16C4_N231_B1;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_DFFR_Q_D[10]": {
          "hide_name": 0,
          "bits": [ 3878978 ] ,
          "attributes": {
            "ROUTING": "R16C5_F5;;1;R16C5_W10;R16C5_F5_W100;1;R16C5_S23;R16C5_W100_S230;1;R17C5_X02;R17C5_S231_X02;1;R17C5_A2;R17C5_X02_A2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[10]": {
          "hide_name": 0,
          "bits": [ 3878977 ] ,
          "attributes": {
            "ROUTING": "R17C5_W13;R17C5_Q2_W130;1;R17C5_N27;R17C5_W130_N270;1;R17C5_D7;R17C5_N270_D7;1;R17C5_Q2;;1;R17C5_N10;R17C5_Q2_N100;1;R16C5_B5;R16C5_N101_B5;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_DFFR_Q_D[11]": {
          "hide_name": 0,
          "bits": [ 3878975 ] ,
          "attributes": {
            "ROUTING": "R16C6_F0;;1;R16C6_SN10;R16C6_F0_SN10;1;R15C6_A0;R15C6_N111_A0;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[11]": {
          "hide_name": 0,
          "bits": [ 3878974 ] ,
          "attributes": {
            "ROUTING": "R16C6_W20;R16C6_S201_W200;1;R16C6_A6;R16C6_W200_A6;1;R15C6_Q0;;1;R15C6_S20;R15C6_Q0_S200;1;R16C6_X07;R16C6_S201_X07;1;R16C6_B0;R16C6_X07_B0;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878973 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[12]": {
          "hide_name": 0,
          "bits": [ 3878970 ] ,
          "attributes": {
            "ROUTING": "R16C6_F1;;1;R16C6_E13;R16C6_F1_E130;1;R16C6_N26;R16C6_E130_N260;1;R15C6_X05;R15C6_N261_X05;1;R15C6_A3;R15C6_X05_A3;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[12]": {
          "hide_name": 0,
          "bits": [ 3878969 ] ,
          "attributes": {
            "ROUTING": "R15C6_W13;R15C6_Q3_W130;1;R15C6_S27;R15C6_W130_S270;1;R16C6_B6;R16C6_S271_B6;1;R15C6_Q3;;1;R15C6_SN10;R15C6_Q3_SN10;1;R16C6_B1;R16C6_S111_B1;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3878968 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3878965 ] ,
          "attributes": {
            "ROUTING": "R16C5_F2;;1;R16C5_SN20;R16C5_F2_SN20;1;R15C5_W82;R15C5_N121_W820;1;R15C4_E24;R15C4_E828_E240;1;R15C5_X07;R15C5_E241_X07;1;R15C5_A2;R15C5_X07_A2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[7]": {
          "hide_name": 0,
          "bits": [ 3878964 ] ,
          "attributes": {
            "ROUTING": "R17C5_W22;R17C5_S222_W220;1;R17C4_D6;R17C4_W221_D6;1;R15C5_Q2;;1;R15C5_S22;R15C5_Q2_S220;1;R16C5_X01;R16C5_S221_X01;1;R16C5_B2;R16C5_X01_B2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878963 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[13]": {
          "hide_name": 0,
          "bits": [ 3878960 ] ,
          "attributes": {
            "ROUTING": "R16C6_F2;;1;R16C6_N10;R16C6_F2_N100;1;R16C6_S20;R16C6_N100_S200;1;R17C6_E20;R17C6_S201_E200;1;R17C6_A2;R17C6_E200_A2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[13]": {
          "hide_name": 0,
          "bits": [ 3878959 ] ,
          "attributes": {
            "ROUTING": "R16C6_C6;R16C6_N221_C6;1;R17C6_Q2;;1;R17C6_N22;R17C6_Q2_N220;1;R16C6_X01;R16C6_N221_X01;1;R16C6_B2;R16C6_X01_B2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3878958 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[14]": {
          "hide_name": 0,
          "bits": [ 3878955 ] ,
          "attributes": {
            "ROUTING": "R16C6_F3;;1;R16C6_N13;R16C6_F3_N130;1;R16C6_S24;R16C6_N130_S240;1;R17C6_X05;R17C6_S241_X05;1;R17C6_A5;R17C6_X05_A5;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[14]": {
          "hide_name": 0,
          "bits": [ 3878954 ] ,
          "attributes": {
            "ROUTING": "R16C6_D6;R16C6_X04_D6;1;R17C6_Q5;;1;R17C6_N25;R17C6_Q5_N250;1;R16C6_X04;R16C6_N251_X04;1;R16C6_B3;R16C6_X04_B3;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3878953 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[15]": {
          "hide_name": 0,
          "bits": [ 3878950 ] ,
          "attributes": {
            "ROUTING": "R16C6_F4;;1;R16C6_S10;R16C6_F4_S100;1;R17C6_S20;R17C6_S101_S200;1;R18C6_X07;R18C6_S201_X07;1;R18C6_A5;R18C6_X07_A5;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[15]": {
          "hide_name": 0,
          "bits": [ 3878949 ] ,
          "attributes": {
            "ROUTING": "R18C6_N24;R18C6_N130_N240;1;R17C6_X03;R17C6_N241_X03;1;R17C6_A6;R17C6_X03_A6;1;R18C6_Q5;;1;R18C6_N13;R18C6_Q5_N130;1;R17C6_N27;R17C6_N131_N270;1;R16C6_B4;R16C6_N271_B4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3878948 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[16]": {
          "hide_name": 0,
          "bits": [ 3878945 ] ,
          "attributes": {
            "ROUTING": "R16C6_F5;;1;R16C6_W10;R16C6_F5_W100;1;R16C6_S23;R16C6_W100_S230;1;R17C6_X02;R17C6_S231_X02;1;R17C6_A0;R17C6_X02_A0;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[16]": {
          "hide_name": 0,
          "bits": [ 3878944 ] ,
          "attributes": {
            "ROUTING": "R17C6_N13;R17C6_Q0_N130;1;R17C6_E24;R17C6_N130_E240;1;R17C6_B6;R17C6_E240_B6;1;R17C6_Q0;;1;R17C6_N10;R17C6_Q0_N100;1;R16C6_B5;R16C6_N101_B5;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3878943 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[17]": {
          "hide_name": 0,
          "bits": [ 3878940 ] ,
          "attributes": {
            "ROUTING": "R16C7_F0;;1;R16C7_E13;R16C7_F0_E130;1;R16C7_S26;R16C7_E130_S260;1;R18C7_X07;R18C7_S262_X07;1;R18C7_A2;R18C7_X07_A2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[17]": {
          "hide_name": 0,
          "bits": [ 3878939 ] ,
          "attributes": {
            "ROUTING": "R16C7_X08;R16C7_N232_X08;1;R16C7_B6;R16C7_X08_B6;1;R18C7_Q2;;1;R18C7_W10;R18C7_Q2_W100;1;R18C7_N23;R18C7_W100_N230;1;R16C7_B0;R16C7_N232_B0;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3878938 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[18]": {
          "hide_name": 0,
          "bits": [ 3878935 ] ,
          "attributes": {
            "ROUTING": "R16C7_F1;;1;R16C7_S21;R16C7_F1_S210;1;R17C7_E21;R17C7_S211_E210;1;R17C7_A0;R17C7_E210_A0;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[18]": {
          "hide_name": 0,
          "bits": [ 3878934 ] ,
          "attributes": {
            "ROUTING": "R17C7_N13;R17C7_Q0_N130;1;R17C7_W24;R17C7_N130_W240;1;R17C6_C6;R17C6_W241_C6;1;R17C7_Q0;;1;R17C7_N20;R17C7_Q0_N200;1;R16C7_X07;R16C7_N201_X07;1;R16C7_B1;R16C7_X07_B1;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3878933 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[19]": {
          "hide_name": 0,
          "bits": [ 3878930 ] ,
          "attributes": {
            "ROUTING": "R16C7_F2;;1;R16C7_N13;R16C7_F2_N130;1;R16C7_E24;R16C7_N130_E240;1;R16C8_S24;R16C8_E241_S240;1;R17C8_X05;R17C8_S241_X05;1;R17C8_A4;R17C8_X05_A4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[19]": {
          "hide_name": 0,
          "bits": [ 3878929 ] ,
          "attributes": {
            "ROUTING": "R17C7_W25;R17C7_S251_W250;1;R17C6_X04;R17C6_W251_X04;1;R17C6_D6;R17C6_X04_D6;1;R17C8_Q4;;1;R17C8_S13;R17C8_Q4_S130;1;R17C8_N25;R17C8_S130_N250;1;R16C8_W25;R16C8_N251_W250;1;R16C7_S25;R16C7_W251_S250;1;R16C7_B2;R16C7_S250_B2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3878928 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3878925 ] ,
          "attributes": {
            "ROUTING": "R16C4_F2;;1;R16C4_S10;R16C4_F2_S100;1;R17C4_A5;R17C4_S101_A5;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[1]": {
          "hide_name": 0,
          "bits": [ 3878924 ] ,
          "attributes": {
            "ROUTING": "R17C4_W13;R17C4_Q5_W130;1;R17C4_B7;R17C4_W130_B7;1;R17C4_Q5;;1;R17C4_E13;R17C4_Q5_E130;1;R17C4_N26;R17C4_E130_N260;1;R16C4_X03;R16C4_N261_X03;1;R16C4_B2;R16C4_X03_B2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878923 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_ALU_I1_8_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3878921 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[20]": {
          "hide_name": 0,
          "bits": [ 3878918 ] ,
          "attributes": {
            "ROUTING": "R16C7_F3;;1;R16C7_SN10;R16C7_F3_SN10;1;R17C7_S25;R17C7_S111_S250;1;R18C7_X06;R18C7_S251_X06;1;R18C7_A4;R18C7_X06_A4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[20]": {
          "hide_name": 0,
          "bits": [ 3878917 ] ,
          "attributes": {
            "ROUTING": "R16C7_X05;R16C7_N261_X05;1;R16C7_C6;R16C7_X05_C6;1;R18C7_Q4;;1;R18C7_SN20;R18C7_Q4_SN20;1;R17C7_N26;R17C7_N121_N260;1;R16C7_X03;R16C7_N261_X03;1;R16C7_B3;R16C7_X03_B3;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3878916 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[21]": {
          "hide_name": 0,
          "bits": [ 3878913 ] ,
          "attributes": {
            "ROUTING": "R16C7_F4;;1;R16C7_E10;R16C7_F4_E100;1;R16C8_E20;R16C8_E101_E200;1;R16C8_A2;R16C8_E200_A2;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[21]": {
          "hide_name": 0,
          "bits": [ 3878912 ] ,
          "attributes": {
            "ROUTING": "R16C7_D6;R16C7_W221_D6;1;R16C8_Q2;;1;R16C8_W22;R16C8_Q2_W220;1;R16C7_X01;R16C7_W221_X01;1;R16C7_B4;R16C7_X01_B4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3878911 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_ALU_I1_8_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3878909 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[8]": {
          "hide_name": 0,
          "bits": [ 3878906 ] ,
          "attributes": {
            "ROUTING": "R16C5_F3;;1;R16C5_SN10;R16C5_F3_SN10;1;R15C5_A1;R15C5_N111_A1;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter[8]": {
          "hide_name": 0,
          "bits": [ 3878905 ] ,
          "attributes": {
            "ROUTING": "R16C5_E21;R16C5_S211_E210;1;R16C7_X06;R16C7_E212_X06;1;R16C7_A6;R16C7_X06_A6;1;R15C5_Q1;;1;R15C5_S21;R15C5_Q1_S210;1;R16C5_B3;R16C5_S211_B3;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "clockCounter_ALU_I1_8_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878904 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_DFFR_Q_D[9]": {
          "hide_name": 0,
          "bits": [ 3878900 ] ,
          "attributes": {
            "ROUTING": "R16C5_F4;;1;R16C5_S10;R16C5_F4_S100;1;R17C5_A4;R17C5_S101_A4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3879523 ] ,
          "attributes": {
            "ROUTING": "R16C7_D0;R16C7_E270_D0;1;R1C1_N20;R1C1_VCC_N200;1;R1C1_C4;R1C1_S201_C4;1;R16C5_C2;R16C5_X04_C2;1;R16C6_D2;R16C6_E260_D2;1;R16C7_C4;R16C7_E261_C4;1;R16C6_E26;R16C6_VCC_E260;1;R16C7_C5;R16C7_E261_C5;1;R16C6_C1;R16C6_N220_C1;1;R16C5_C1;R16C5_X04_C1;1;R16C4_D4;R16C4_X04_D4;1;R16C5_C0;R16C5_X04_C0;1;R16C7_C2;R16C7_X04_C2;1;R16C4_D2;R16C4_S270_D2;1;R16C4_C4;R16C4_N221_C4;1;R16C4_D5;R16C4_X04_D5;1;R16C8_N22;R16C8_VCC_N220;1;R16C8_C0;R16C8_N220_C0;1;R16C5_D4;R16C5_X04_D4;1;R16C4_S27;R16C4_VCC_S270;1;R16C4_D3;R16C4_S270_D3;1;R16C6_C5;R16C6_X08_C5;1;R16C4_C5;R16C4_N221_C5;1;R17C4_N22;R17C4_VCC_N220;1;R16C4_X01;R16C4_N221_X01;1;R16C4_A1;R16C4_X01_A1;1;R16C7_C0;R16C7_X04_C0;1;R16C7_E27;R16C7_VCC_E270;1;R16C7_D1;R16C7_E270_D1;1;R16C5_C4;R16C5_S220_C4;1;R16C6_N22;R16C6_VCC_N220;1;R16C6_C0;R16C6_N220_C0;1;R16C5_X04;R16C5_VCC_X04;1;R16C5_C3;R16C5_X04_C3;1;R16C5_S22;R16C5_VCC_S220;1;R16C5_C5;R16C5_S220_C5;1;R16C7_X04;R16C7_VCC_X04;1;R16C7_C3;R16C7_X04_C3;1;R16C6_W27;R16C6_VCC_W270;1;R16C6_D5;R16C6_W270_D5;1;R16C5_D1;R16C5_X03_D1;1;R16C7_N22;R16C7_VCC_N220;1;R16C7_C1;R16C7_N220_C1;1;R16C5_X07;R16C5_VCC_X07;1;R16C5_D5;R16C5_X07_D5;1;R16C4_C1;R16C4_X04_C1;1;R16C6_D0;R16C6_X08_D0;1;R16C6_C4;R16C6_X08_C4;1;R16C4_C3;R16C4_X04_C3;1;R16C5_X03;R16C5_VCC_X03;1;R16C5_D0;R16C5_X03_D0;1;R16C7_D5;R16C7_W270_D5;1;R16C6_D3;R16C6_X08_D3;1;R16C5_D3;R16C5_S270_D3;1;R16C7_D3;R16C7_S270_D3;1;R16C7_S27;R16C7_VCC_S270;1;R16C7_D2;R16C7_S270_D2;1;R16C6_X08;R16C6_VCC_X08;1;R16C6_D1;R16C6_X08_D1;1;R16C8_S26;R16C8_VCC_S260;1;R16C8_D0;R16C8_S260_D0;1;R16C6_D4;R16C6_W270_D4;1;R16C6_C2;R16C6_W220_C2;1;R16C5_S27;R16C5_VCC_S270;1;R16C5_D2;R16C5_S270_D2;1;R16C7_W27;R16C7_VCC_W270;1;R16C7_D4;R16C7_W270_D4;1;R16C4_X04;R16C4_VCC_X04;1;R16C4_C0;R16C4_X04_C0;1;R16C6_W22;R16C6_VCC_W220;1;R16C6_C3;R16C6_W220_C3;1;R16C4_E27;R16C4_VCC_E270;1;R16C4_D1;R16C4_E270_D1;1;VCC;;1;R16C4_W22;R16C4_VCC_W220;1;R16C4_C2;R16C4_W220_C2;1"
          }
        },
        "clockCounter[9]": {
          "hide_name": 0,
          "bits": [ 3878898 ] ,
          "attributes": {
            "ROUTING": "R17C5_C7;R17C5_N130_C7;1;R17C5_Q4;;1;R17C5_N13;R17C5_Q4_N130;1;R16C5_W83;R16C5_N131_W830;1;R16C4_E25;R16C4_E838_E250;1;R16C5_X08;R16C5_E251_X08;1;R16C5_B4;R16C5_X08_B4;1",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:9.12-9.24"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3879521 ] ,
          "attributes": {
            "ROUTING": "R16C6_A5;R16C6_X06_A5;1;R16C6_A1;R16C6_X02_A1;1;R16C7_A5;R16C7_W210_A5;1;R16C7_A1;R16C7_N251_A1;1;R16C4_A2;R16C4_X02_A2;1;R16C6_A2;R16C6_N210_A2;1;R16C7_A3;R16C7_N251_A3;1;R16C5_A3;R16C5_X02_A3;1;R16C5_A4;R16C5_W210_A4;1;R16C7_A0;R16C7_N251_A0;1;R16C4_X02;R16C4_W211_X02;1;R16C4_A3;R16C4_X02_A3;1;R16C4_A4;R16C4_W210_A4;1;R16C5_A2;R16C5_X02_A2;1;R16C8_E21;R16C8_VSS_E210;1;R16C8_A0;R16C8_E210_A0;1;R16C6_X02;R16C6_W211_X02;1;R16C6_A0;R16C6_X02_A0;1;R16C5_A0;R16C5_X02_A0;1;R16C6_A3;R16C6_N210_A3;1;R16C6_X06;R16C6_W211_X06;1;R16C6_A4;R16C6_X06_A4;1;R16C6_W23;R16C6_VSS_W230;1;R16C5_X02;R16C5_W231_X02;1;R16C5_A1;R16C5_X02_A1;1;R16C5_W21;R16C5_VSS_W210;1;R16C5_A5;R16C5_W210_A5;1;R17C7_N25;R17C7_VSS_N250;1;R16C7_A2;R16C7_N251_A2;1;R16C4_W21;R16C4_VSS_W210;1;R16C4_A5;R16C4_W210_A5;1;R16C7_A4;R16C7_W210_A4;1;VSS;;1;R16C7_W21;R16C7_VSS_W210;1;R16C6_N21;R16C6_VSS_N210;1"
          }
        },
        "clockCounter_ALU_I1_8_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878896 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clockCounter_ALU_I1_8_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878894 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "23",
            "src": "/home/jishnu/Dropbox/Verilog_studies/Tang_test/counter.v:13.21-13.37|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3878890 ] ,
          "attributes": {
            "ROUTING": "R17C4_W27;R17C4_S272_W270;1;R17C2_W22;R17C2_W272_W220;1;R17C1_E23;R17C1_E222_E230;1;R17C3_X02;R17C3_E232_X02;1;R17C3_CLK2;R17C3_X02_CLK2;1;R17C6_CLK1;R17C6_X01_CLK1;1;R19C8_N26;R19C8_S838_N260;1;R18C8_W26;R18C8_N261_W260;1;R18C7_X03;R18C7_W261_X03;1;R18C7_CLK2;R18C7_X03_CLK2;1;R18C5_W83;R18C5_S131_W830;1;R18C4_E25;R18C4_E838_E250;1;R18C5_X04;R18C5_E251_X04;1;R18C5_CLK2;R18C5_X04_CLK2;1;R17C6_CLK0;R17C6_X01_CLK0;1;R17C4_CLK1;R17C4_X04_CLK1;1;R15C6_N22;R15C6_E221_N220;1;R14C6_W22;R14C6_N221_W220;1;R14C5_S22;R14C5_W221_S220;1;R15C5_X01;R15C5_S221_X01;1;R15C5_CLK1;R15C5_X01_CLK1;1;R16C5_W25;R16C5_N251_W250;1;R16C4_S25;R16C4_W251_S250;1;R17C4_E25;R17C4_S251_E250;1;R17C6_W83;R17C6_E252_W830;1;R17C3_E26;R17C3_E838_E260;1;R17C4_X03;R17C4_E261_X03;1;R17C4_CLK0;R17C4_X03_CLK0;1;R15C3_E27;R15C3_N824_E270;1;R15C4_S27;R15C4_E271_S270;1;R17C4_X04;R17C4_S272_X04;1;R18C5_X02;R18C5_N211_X02;1;R18C5_CLK1;R18C5_X02_CLK1;1;R13C3_W27;R13C3_S824_W270;1;R13C2_S27;R13C2_W271_S270;1;R14C2_W27;R14C2_S271_W270;1;R14C1_E22;R14C1_E272_E220;1;R14C2_S22;R14C2_E221_S220;1;R15C2_W22;R15C2_S221_W220;1;R15C1_E23;R15C1_E222_E230;1;R15C2_N23;R15C2_E231_N230;1;R14C2_X02;R14C2_N231_X02;1;R14C2_CLK2;R14C2_X02_CLK2;1;R17C6_S22;R17C6_E222_S220;1;R18C6_W22;R18C6_S221_W220;1;R18C4_W81;R18C4_W222_W810;1;R18C5_W13;R18C5_E818_W130;1;R18C5_E27;R18C5_W130_E270;1;R18C6_X04;R18C6_E271_X04;1;R18C6_CLK2;R18C6_X04_CLK2;1;R22C3_W83;R22C3_E262_W830;1;R22C2_N25;R22C2_E834_N250;1;R21C2_W25;R21C2_N251_W250;1;R21C1_E25;R21C1_E252_E250;1;R21C2_S25;R21C2_E251_S250;1;R22C2_W25;R22C2_S251_W250;1;R22C1_E20;R22C1_E252_E200;1;R22C2_X01;R22C2_E201_X01;1;R22C2_CLK2;R22C2_X01_CLK2;1;R16C8_CLK2;R16C8_X03_CLK2;1;R21C3_W26;R21C3_S834_W260;1;R21C2_X03;R21C2_W261_X03;1;R21C2_CLK2;R21C2_X03_CLK2;1;R17C9_W26;R17C9_S262_W260;1;R17C8_X03;R17C8_W261_X03;1;R17C8_CLK2;R17C8_X03_CLK2;1;R9C8_S26;R9C8_E121_S260;1;R11C8_S83;R11C8_S262_S830;1;R15C8_E26;R15C8_S834_E260;1;R15C9_S26;R15C9_E261_S260;1;R16C9_W26;R16C9_S261_W260;1;R16C8_X03;R16C8_W261_X03;1;R16C8_CLK1;R16C8_X03_CLK1;1;R22C2_W26;R22C2_S261_W260;1;R22C1_E26;R22C1_E262_E260;1;R18C7_CLK1;R18C7_X04_CLK1;1;R19C3_S10;R19C3_S838_S100;1;R17C4_CLK2;R17C4_X04_CLK2;1;R19C3_N82;R19C3_S100_N820;1;R17C5_CLK1;R17C5_X04_CLK1;1;R15C6_CLK0;R15C6_X01_CLK0;1;R17C3_W82;R17C3_S828_W820;1;R17C2_N24;R17C2_E824_N240;1;R15C2_CLK0;R15C2_N242_CLK0;1;R9C3_S25;R9C3_W111_S250;1;R11C3_S83;R11C3_S252_S830;1;R19C3_S83;R19C3_S838_S830;1;R23C3_E25;R23C3_S834_E250;1;R23C4_S25;R23C4_E251_S250;1;R24C4_W25;R24C4_S251_W250;1;R24C3_X04;R24C3_W251_X04;1;R24C3_CLK1;R24C3_X04_CLK1;1;R9C5_S81;R9C5_E111_S810;1;R17C5_S13;R17C5_S818_S130;1;R17C5_N25;R17C5_S130_N250;1;R15C5_X04;R15C5_N252_X04;1;R15C5_CLK0;R15C5_X04_CLK0;1;R9C4_EW10;R9C4_GB10_EW10;1;R9C5_W81;R9C5_E111_W810;1;R9C4_S81;R9C4_E818_S810;1;R17C4_S13;R17C4_S818_S130;1;R17C4_N25;R17C4_S130_N250;1;R15C4_X02;R15C4_N252_X02;1;R15C4_CLK2;R15C4_X02_CLK2;1;R17C7_X03;R17C7_W262_X03;1;R21C2_S26;R21C2_W261_S260;1;R17C7_CLK0;R17C7_X03_CLK0;1;R15C5_E22;R15C5_S814_E220;1;R15C6_X01;R15C6_E221_X01;1;R15C6_CLK1;R15C6_X01_CLK1;1;R18C5_E21;R18C5_N211_E210;1;R18C7_N21;R18C7_E212_N210;1;R17C7_W21;R17C7_N211_W210;1;R17C5_W81;R17C5_W212_W810;1;R17C4_E22;R17C4_E818_E220;1;R17C6_X01;R17C6_E222_X01;1;R17C6_CLK2;R17C6_X01_CLK2;1;R9C6_EW10;R9C6_GB10_EW10;1;R9C5_S21;R9C5_W111_S210;1;R11C5_S81;R11C5_S212_S810;1;R19C5_N21;R19C5_S818_N210;1;R17C5_X04;R17C5_N212_X04;1;R17C5_CLK2;R17C5_X04_CLK2;1;R2C3_GT00;R2C3_SPINE9_GT00;1;R9C3_GBO0;R9C3_GT00_GBO0;1;R9C2_EW20;R9C2_GB10_EW20;1;R9C3_S82;R9C3_E121_S820;1;R17C3_S83;R17C3_S828_S830;1;R25C3_W83;R25C3_S838_W830;1;R25C2_N25;R25C2_E834_N250;1;R23C2_X02;R23C2_N252_X02;1;R23C2_CLK0;R23C2_X02_CLK0;1;R17C47_F6;;1;R10C27_SPINE9;R10C27_UNK128_SPINE9;1;R2C7_GT00;R2C7_SPINE9_GT00;1;R9C7_GBO0;R9C7_GT00_GBO0;1;R9C7_EW20;R9C7_GB10_EW20;1;R9C6_S26;R9C6_W121_S260;1;R11C6_E26;R11C6_S262_E260;1;R11C7_S26;R11C7_E261_S260;1;R13C7_S26;R13C7_S262_S260;1;R15C7_S27;R15C7_S262_S270;1;R17C7_S27;R17C7_S272_S270;1;R18C7_X04;R18C7_S271_X04;1;R18C7_CLK0;R18C7_X04_CLK0;1"
          }
        },
        "ledCounter_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879487 ] ,
          "attributes": {
            "ROUTING": "R22C2_F1;;1;R22C2_I1MUX0;R22C2_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        }
      }
    }
  }
}
