
Drone_Controller_3DOF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011d28  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000720  08011e38  08011e38  00021e38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012558  08012558  00030088  2**0
                  CONTENTS
  4 .ARM          00000000  08012558  08012558  00030088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08012558  08012558  00030088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08012558  08012558  00022558  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08012560  08012560  00022560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08012568  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001688  20000088  080125f0  00030088  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001710  080125f0  00031710  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027b7a  00000000  00000000  000300b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b37  00000000  00000000  00057c2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001490  00000000  00000000  0005c768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001338  00000000  00000000  0005dbf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e35e  00000000  00000000  0005ef30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a14a  00000000  00000000  0007d28e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009526e  00000000  00000000  000973d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012c646  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006930  00000000  00000000  0012c69c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000088 	.word	0x20000088
 800012c:	00000000 	.word	0x00000000
 8000130:	08011e20 	.word	0x08011e20

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000008c 	.word	0x2000008c
 800014c:	08011e20 	.word	0x08011e20

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmpun>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010d8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010dc:	d102      	bne.n	80010e4 <__aeabi_fcmpun+0x14>
 80010de:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010e2:	d108      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010e4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010e8:	d102      	bne.n	80010f0 <__aeabi_fcmpun+0x20>
 80010ea:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010ee:	d102      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010f0:	f04f 0000 	mov.w	r0, #0
 80010f4:	4770      	bx	lr
 80010f6:	f04f 0001 	mov.w	r0, #1
 80010fa:	4770      	bx	lr

080010fc <__aeabi_f2iz>:
 80010fc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001100:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001104:	d30f      	bcc.n	8001126 <__aeabi_f2iz+0x2a>
 8001106:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800110a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800110e:	d90d      	bls.n	800112c <__aeabi_f2iz+0x30>
 8001110:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001114:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001118:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800111c:	fa23 f002 	lsr.w	r0, r3, r2
 8001120:	bf18      	it	ne
 8001122:	4240      	negne	r0, r0
 8001124:	4770      	bx	lr
 8001126:	f04f 0000 	mov.w	r0, #0
 800112a:	4770      	bx	lr
 800112c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001130:	d101      	bne.n	8001136 <__aeabi_f2iz+0x3a>
 8001132:	0242      	lsls	r2, r0, #9
 8001134:	d105      	bne.n	8001142 <__aeabi_f2iz+0x46>
 8001136:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800113a:	bf08      	it	eq
 800113c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001140:	4770      	bx	lr
 8001142:	f04f 0000 	mov.w	r0, #0
 8001146:	4770      	bx	lr

08001148 <__aeabi_f2uiz>:
 8001148:	0042      	lsls	r2, r0, #1
 800114a:	d20e      	bcs.n	800116a <__aeabi_f2uiz+0x22>
 800114c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001150:	d30b      	bcc.n	800116a <__aeabi_f2uiz+0x22>
 8001152:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001156:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800115a:	d409      	bmi.n	8001170 <__aeabi_f2uiz+0x28>
 800115c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001160:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001164:	fa23 f002 	lsr.w	r0, r3, r2
 8001168:	4770      	bx	lr
 800116a:	f04f 0000 	mov.w	r0, #0
 800116e:	4770      	bx	lr
 8001170:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001174:	d101      	bne.n	800117a <__aeabi_f2uiz+0x32>
 8001176:	0242      	lsls	r2, r0, #9
 8001178:	d102      	bne.n	8001180 <__aeabi_f2uiz+0x38>
 800117a:	f04f 30ff 	mov.w	r0, #4294967295
 800117e:	4770      	bx	lr
 8001180:	f04f 0000 	mov.w	r0, #0
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop

08001188 <HMC5883L_initialize>:
 * averaging, 15 Hz data output rate, normal measurement bias, a,d 1090 gain (in
 * terms of LSB/Gauss). Be sure to adjust any settings you need specifically
 * after initialization, especially the gain settings if you happen to be seeing
 * a lot of -4096 values (see the datasheet for mor information).
 */
void HMC5883L_initialize() {
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af04      	add	r7, sp, #16
    devAddr = HMC5883L_DEFAULT_ADDRESS << 1;
 800118e:	4b0f      	ldr	r3, [pc, #60]	; (80011cc <HMC5883L_initialize+0x44>)
 8001190:	223c      	movs	r2, #60	; 0x3c
 8001192:	701a      	strb	r2, [r3, #0]
    // write CONFIG_A register
    uint8_t config = (HMC5883L_AVERAGING_8 << (HMC5883L_CRA_AVERAGE_BIT - HMC5883L_CRA_AVERAGE_LENGTH + 1)) |
 8001194:	2378      	movs	r3, #120	; 0x78
 8001196:	71fb      	strb	r3, [r7, #7]
            		 (HMC5883L_RATE_75     << (HMC5883L_CRA_RATE_BIT - HMC5883L_CRA_RATE_LENGTH + 1)) |
					 (HMC5883L_BIAS_NORMAL << (HMC5883L_CRA_BIAS_BIT - HMC5883L_CRA_BIAS_LENGTH + 1));
    HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_CONFIG_A, 1, &config, 1, I2C_TIMEOUT);
 8001198:	4b0c      	ldr	r3, [pc, #48]	; (80011cc <HMC5883L_initialize+0x44>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	b299      	uxth	r1, r3
 800119e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80011a2:	9302      	str	r3, [sp, #8]
 80011a4:	2301      	movs	r3, #1
 80011a6:	9301      	str	r3, [sp, #4]
 80011a8:	1dfb      	adds	r3, r7, #7
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	2301      	movs	r3, #1
 80011ae:	2200      	movs	r2, #0
 80011b0:	4807      	ldr	r0, [pc, #28]	; (80011d0 <HMC5883L_initialize+0x48>)
 80011b2:	f005 fec3 	bl	8006f3c <HAL_I2C_Mem_Write>

    // write CONFIG_B register
    HMC5883L_setGain(HMC5883L_GAIN_1090);
 80011b6:	2001      	movs	r0, #1
 80011b8:	f000 f80c 	bl	80011d4 <HMC5883L_setGain>

    // write MODE register
    HMC5883L_setMode(HMC5883L_MODE_CONTINUOUS);
 80011bc:	2000      	movs	r0, #0
 80011be:	f000 f829 	bl	8001214 <HMC5883L_setMode>
}
 80011c2:	bf00      	nop
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	200000a4 	.word	0x200000a4
 80011d0:	200008d4 	.word	0x200008d4

080011d4 <HMC5883L_setGain>:
 * @see HMC5883L_RA_CONFIG_B
 * @see HMC5883L_CRB_GAIN_BIT
 * @see HMC5883L_CRB_GAIN_LENGTH
 */

void HMC5883L_setGain(uint8_t gain) {
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af04      	add	r7, sp, #16
 80011da:	4603      	mov	r3, r0
 80011dc:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 4-0 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
	gain = gain << (HMC5883L_CRB_GAIN_BIT - HMC5883L_CRB_GAIN_LENGTH + 1);
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	015b      	lsls	r3, r3, #5
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_CONFIG_B, 1, &gain, 1, I2C_TIMEOUT);
 80011e6:	4b09      	ldr	r3, [pc, #36]	; (800120c <HMC5883L_setGain+0x38>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	b299      	uxth	r1, r3
 80011ec:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80011f0:	9302      	str	r3, [sp, #8]
 80011f2:	2301      	movs	r3, #1
 80011f4:	9301      	str	r3, [sp, #4]
 80011f6:	1dfb      	adds	r3, r7, #7
 80011f8:	9300      	str	r3, [sp, #0]
 80011fa:	2301      	movs	r3, #1
 80011fc:	2201      	movs	r2, #1
 80011fe:	4804      	ldr	r0, [pc, #16]	; (8001210 <HMC5883L_setGain+0x3c>)
 8001200:	f005 fe9c 	bl	8006f3c <HAL_I2C_Mem_Write>
}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	200000a4 	.word	0x200000a4
 8001210:	200008d4 	.word	0x200008d4

08001214 <HMC5883L_setMode>:
 * @see HMC5883L_MODE_IDLE
 * @see HMC5883L_RA_MODE
 * @see HMC5883L_MODEREG_BIT
 * @see HMC5883L_MODEREG_LENGTH
 */
void HMC5883L_setMode(uint8_t newMode) {
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af04      	add	r7, sp, #16
 800121a:	4603      	mov	r3, r0
 800121c:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 7-2 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
	newMode = newMode << (HMC5883L_MODEREG_BIT - HMC5883L_MODEREG_LENGTH + 1);
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_MODE, 1, &newMode, 1, I2C_TIMEOUT);
 8001222:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <HMC5883L_setMode+0x3c>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	b299      	uxth	r1, r3
 8001228:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800122c:	9302      	str	r3, [sp, #8]
 800122e:	2301      	movs	r3, #1
 8001230:	9301      	str	r3, [sp, #4]
 8001232:	1dfb      	adds	r3, r7, #7
 8001234:	9300      	str	r3, [sp, #0]
 8001236:	2301      	movs	r3, #1
 8001238:	2202      	movs	r2, #2
 800123a:	4806      	ldr	r0, [pc, #24]	; (8001254 <HMC5883L_setMode+0x40>)
 800123c:	f005 fe7e 	bl	8006f3c <HAL_I2C_Mem_Write>
    mode = newMode; // track to tell if we have to clear bit 7 after a read
 8001240:	79fa      	ldrb	r2, [r7, #7]
 8001242:	4b05      	ldr	r3, [pc, #20]	; (8001258 <HMC5883L_setMode+0x44>)
 8001244:	701a      	strb	r2, [r3, #0]
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	200000a4 	.word	0x200000a4
 8001254:	200008d4 	.word	0x200008d4
 8001258:	200000ae 	.word	0x200000ae

0800125c <HMC5883L_getMagData>:
 * @param x 16-bit signed integer container for X-axis heading
 * @param y 16-bit signed integer container for Y-axis heading
 * @param z 16-bit signed integer container for Z-axis heading
 * @see HMC5883L_RA_DATAX_H
 */
void HMC5883L_getMagData(int16_t *x, int16_t *y, int16_t *z) {
 800125c:	b580      	push	{r7, lr}
 800125e:	b088      	sub	sp, #32
 8001260:	af04      	add	r7, sp, #16
 8001262:	60f8      	str	r0, [r7, #12]
 8001264:	60b9      	str	r1, [r7, #8]
 8001266:	607a      	str	r2, [r7, #4]
    HAL_I2C_Mem_Read(&hi2c1, devAddr, HMC5883L_RA_DATAX_H, 1, buffer, 6, I2C_TIMEOUT);
 8001268:	4b1d      	ldr	r3, [pc, #116]	; (80012e0 <HMC5883L_getMagData+0x84>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	b299      	uxth	r1, r3
 800126e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001272:	9302      	str	r3, [sp, #8]
 8001274:	2306      	movs	r3, #6
 8001276:	9301      	str	r3, [sp, #4]
 8001278:	4b1a      	ldr	r3, [pc, #104]	; (80012e4 <HMC5883L_getMagData+0x88>)
 800127a:	9300      	str	r3, [sp, #0]
 800127c:	2301      	movs	r3, #1
 800127e:	2203      	movs	r2, #3
 8001280:	4819      	ldr	r0, [pc, #100]	; (80012e8 <HMC5883L_getMagData+0x8c>)
 8001282:	f005 ff55 	bl	8007130 <HAL_I2C_Mem_Read>
    if (mode == HMC5883L_MODE_SINGLE) HMC5883L_setMode(HMC5883L_MODE_SINGLE);
 8001286:	4b19      	ldr	r3, [pc, #100]	; (80012ec <HMC5883L_getMagData+0x90>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d102      	bne.n	8001294 <HMC5883L_getMagData+0x38>
 800128e:	2001      	movs	r0, #1
 8001290:	f7ff ffc0 	bl	8001214 <HMC5883L_setMode>
    *x = (((int16_t)buffer[0]) << 8) | buffer[1];
 8001294:	4b13      	ldr	r3, [pc, #76]	; (80012e4 <HMC5883L_getMagData+0x88>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	021b      	lsls	r3, r3, #8
 800129a:	b21a      	sxth	r2, r3
 800129c:	4b11      	ldr	r3, [pc, #68]	; (80012e4 <HMC5883L_getMagData+0x88>)
 800129e:	785b      	ldrb	r3, [r3, #1]
 80012a0:	b21b      	sxth	r3, r3
 80012a2:	4313      	orrs	r3, r2
 80012a4:	b21a      	sxth	r2, r3
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	801a      	strh	r2, [r3, #0]
    *y = (((int16_t)buffer[4]) << 8) | buffer[5];
 80012aa:	4b0e      	ldr	r3, [pc, #56]	; (80012e4 <HMC5883L_getMagData+0x88>)
 80012ac:	791b      	ldrb	r3, [r3, #4]
 80012ae:	021b      	lsls	r3, r3, #8
 80012b0:	b21a      	sxth	r2, r3
 80012b2:	4b0c      	ldr	r3, [pc, #48]	; (80012e4 <HMC5883L_getMagData+0x88>)
 80012b4:	795b      	ldrb	r3, [r3, #5]
 80012b6:	b21b      	sxth	r3, r3
 80012b8:	4313      	orrs	r3, r2
 80012ba:	b21a      	sxth	r2, r3
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	801a      	strh	r2, [r3, #0]
    *z = (((int16_t)buffer[2]) << 8) | buffer[3];
 80012c0:	4b08      	ldr	r3, [pc, #32]	; (80012e4 <HMC5883L_getMagData+0x88>)
 80012c2:	789b      	ldrb	r3, [r3, #2]
 80012c4:	021b      	lsls	r3, r3, #8
 80012c6:	b21a      	sxth	r2, r3
 80012c8:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <HMC5883L_getMagData+0x88>)
 80012ca:	78db      	ldrb	r3, [r3, #3]
 80012cc:	b21b      	sxth	r3, r3
 80012ce:	4313      	orrs	r3, r2
 80012d0:	b21a      	sxth	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	801a      	strh	r2, [r3, #0]
}
 80012d6:	bf00      	nop
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	200000a4 	.word	0x200000a4
 80012e4:	200000a8 	.word	0x200000a8
 80012e8:	200008d4 	.word	0x200008d4
 80012ec:	200000ae 	.word	0x200000ae

080012f0 <getDataAt>:
   @returns the specified data as a string
*/



char *getDataAt (char * str, const char * delim, int pos) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b0b8      	sub	sp, #224	; 0xe0
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	60f8      	str	r0, [r7, #12]
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	607a      	str	r2, [r7, #4]
	char *token;
	char copy[200] = "\0"; // modify size for larger strings
 80012fc:	2300      	movs	r3, #0
 80012fe:	613b      	str	r3, [r7, #16]
 8001300:	f107 0314 	add.w	r3, r7, #20
 8001304:	22c4      	movs	r2, #196	; 0xc4
 8001306:	2100      	movs	r1, #0
 8001308:	4618      	mov	r0, r3
 800130a:	f00f fcc1 	bl	8010c90 <memset>

	strcpy(copy, str);
 800130e:	f107 0310 	add.w	r3, r7, #16
 8001312:	68f9      	ldr	r1, [r7, #12]
 8001314:	4618      	mov	r0, r3
 8001316:	f00f fcc3 	bl	8010ca0 <strcpy>
	token = strtok(copy, delim);
 800131a:	f107 0310 	add.w	r3, r7, #16
 800131e:	68b9      	ldr	r1, [r7, #8]
 8001320:	4618      	mov	r0, r3
 8001322:	f00f fcc5 	bl	8010cb0 <strtok>
 8001326:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	for(int i = 0; i < pos; i++) {
 800132a:	2300      	movs	r3, #0
 800132c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001330:	e00a      	b.n	8001348 <getDataAt+0x58>
		token = strtok(NULL, delim);
 8001332:	68b9      	ldr	r1, [r7, #8]
 8001334:	2000      	movs	r0, #0
 8001336:	f00f fcbb 	bl	8010cb0 <strtok>
 800133a:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	for(int i = 0; i < pos; i++) {
 800133e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001342:	3301      	adds	r3, #1
 8001344:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001348:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	429a      	cmp	r2, r3
 8001350:	dbef      	blt.n	8001332 <getDataAt+0x42>
	}
	return token;
 8001352:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
}
 8001356:	4618      	mov	r0, r3
 8001358:	37e0      	adds	r7, #224	; 0xe0
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <pow2>:


double pow2(long number, int pow2er) {
 800135e:	b580      	push	{r7, lr}
 8001360:	b08a      	sub	sp, #40	; 0x28
 8001362:	af00      	add	r7, sp, #0
 8001364:	6078      	str	r0, [r7, #4]
 8001366:	6039      	str	r1, [r7, #0]

	if(pow2er > 0) {
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	dd20      	ble.n	80013b0 <pow2+0x52>
		double result=number;
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f7ff f848 	bl	8000404 <__aeabi_i2d>
 8001374:	4602      	mov	r2, r0
 8001376:	460b      	mov	r3, r1
 8001378:	e9c7 2308 	strd	r2, r3, [r7, #32]
		for(int i=1;i<pow2er;i++) {
 800137c:	2301      	movs	r3, #1
 800137e:	61fb      	str	r3, [r7, #28]
 8001380:	e00f      	b.n	80013a2 <pow2+0x44>
			result *= number;
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7ff f83e 	bl	8000404 <__aeabi_i2d>
 8001388:	4602      	mov	r2, r0
 800138a:	460b      	mov	r3, r1
 800138c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001390:	f7ff f8a2 	bl	80004d8 <__aeabi_dmul>
 8001394:	4602      	mov	r2, r0
 8001396:	460b      	mov	r3, r1
 8001398:	e9c7 2308 	strd	r2, r3, [r7, #32]
		for(int i=1;i<pow2er;i++) {
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	3301      	adds	r3, #1
 80013a0:	61fb      	str	r3, [r7, #28]
 80013a2:	69fa      	ldr	r2, [r7, #28]
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	429a      	cmp	r2, r3
 80013a8:	dbeb      	blt.n	8001382 <pow2+0x24>
		}
		return result;
 80013aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80013ae:	e023      	b.n	80013f8 <pow2+0x9a>
	}

	else {
		double result=1/number;
 80013b0:	2201      	movs	r2, #1
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	fb92 f3f3 	sdiv	r3, r2, r3
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff f823 	bl	8000404 <__aeabi_i2d>
 80013be:	4602      	mov	r2, r0
 80013c0:	460b      	mov	r3, r1
 80013c2:	e9c7 2304 	strd	r2, r3, [r7, #16]
		for(int i=1;i>pow2er;i--) {
 80013c6:	2301      	movs	r3, #1
 80013c8:	60fb      	str	r3, [r7, #12]
 80013ca:	e00f      	b.n	80013ec <pow2+0x8e>
				result /= number;
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f7ff f819 	bl	8000404 <__aeabi_i2d>
 80013d2:	4602      	mov	r2, r0
 80013d4:	460b      	mov	r3, r1
 80013d6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013da:	f7ff f9a7 	bl	800072c <__aeabi_ddiv>
 80013de:	4602      	mov	r2, r0
 80013e0:	460b      	mov	r3, r1
 80013e2:	e9c7 2304 	strd	r2, r3, [r7, #16]
		for(int i=1;i>pow2er;i--) {
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	3b01      	subs	r3, #1
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	68fa      	ldr	r2, [r7, #12]
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	dceb      	bgt.n	80013cc <pow2+0x6e>
			}
		return result;
 80013f4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
	}



}
 80013f8:	4610      	mov	r0, r2
 80013fa:	4619      	mov	r1, r3
 80013fc:	3728      	adds	r7, #40	; 0x28
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
	...

08001404 <decodeGGA>:
   @GGASTRUCT is the pointer to the GGA Structure (in the GPS Structure)
   @Returns 0 on success
   @ returns 1, 2 depending on where the return statement is excuted, check function for more details
*/

int decodeGGA (char *GGAbuffer, GGASTRUCT *gga) {
 8001404:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001408:	b08e      	sub	sp, #56	; 0x38
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
 800140e:	6039      	str	r1, [r7, #0]

	char buffer[12];

	strcpy(buffer, getDataAt(GGAbuffer, ",", 5));
 8001410:	2205      	movs	r2, #5
 8001412:	497d      	ldr	r1, [pc, #500]	; (8001608 <decodeGGA+0x204>)
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7ff ff6b 	bl	80012f0 <getDataAt>
 800141a:	4602      	mov	r2, r0
 800141c:	f107 030c 	add.w	r3, r7, #12
 8001420:	4611      	mov	r1, r2
 8001422:	4618      	mov	r0, r3
 8001424:	f00f fc3c 	bl	8010ca0 <strcpy>
	if (buffer[0] == '1' || buffer[0] == '2' || buffer[0] == '6')   // 0 indicates no fix yet
 8001428:	7b3b      	ldrb	r3, [r7, #12]
 800142a:	2b31      	cmp	r3, #49	; 0x31
 800142c:	d005      	beq.n	800143a <decodeGGA+0x36>
 800142e:	7b3b      	ldrb	r3, [r7, #12]
 8001430:	2b32      	cmp	r3, #50	; 0x32
 8001432:	d002      	beq.n	800143a <decodeGGA+0x36>
 8001434:	7b3b      	ldrb	r3, [r7, #12]
 8001436:	2b36      	cmp	r3, #54	; 0x36
 8001438:	d156      	bne.n	80014e8 <decodeGGA+0xe4>
	{
		gga->isfixValid = 1;   // fix available
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	2201      	movs	r2, #1
 800143e:	61da      	str	r2, [r3, #28]


	/*********************** Get TIME ***************************/
	//(Update the GMT Offset at the top of this file)

	memset(buffer, '\0', 12);
 8001440:	f107 030c 	add.w	r3, r7, #12
 8001444:	220c      	movs	r2, #12
 8001446:	2100      	movs	r1, #0
 8001448:	4618      	mov	r0, r3
 800144a:	f00f fc21 	bl	8010c90 <memset>
	strcpy(buffer, getDataAt(GGAbuffer, ",", 0));
 800144e:	2200      	movs	r2, #0
 8001450:	496d      	ldr	r1, [pc, #436]	; (8001608 <decodeGGA+0x204>)
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f7ff ff4c 	bl	80012f0 <getDataAt>
 8001458:	4602      	mov	r2, r0
 800145a:	f107 030c 	add.w	r3, r7, #12
 800145e:	4611      	mov	r1, r2
 8001460:	4618      	mov	r0, r3
 8001462:	f00f fc1d 	bl	8010ca0 <strcpy>

	hr = (atoi(buffer)/10000) + GMT/100;   // get the hours from the 6 digit number
 8001466:	f107 030c 	add.w	r3, r7, #12
 800146a:	4618      	mov	r0, r3
 800146c:	f00f fbd4 	bl	8010c18 <atoi>
 8001470:	4603      	mov	r3, r0
 8001472:	4a66      	ldr	r2, [pc, #408]	; (800160c <decodeGGA+0x208>)
 8001474:	fb82 1203 	smull	r1, r2, r2, r3
 8001478:	1312      	asrs	r2, r2, #12
 800147a:	17db      	asrs	r3, r3, #31
 800147c:	1ad2      	subs	r2, r2, r3
 800147e:	4b64      	ldr	r3, [pc, #400]	; (8001610 <decodeGGA+0x20c>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4964      	ldr	r1, [pc, #400]	; (8001614 <decodeGGA+0x210>)
 8001484:	fb81 0103 	smull	r0, r1, r1, r3
 8001488:	1149      	asrs	r1, r1, #5
 800148a:	17db      	asrs	r3, r3, #31
 800148c:	1acb      	subs	r3, r1, r3
 800148e:	4413      	add	r3, r2
 8001490:	4a61      	ldr	r2, [pc, #388]	; (8001618 <decodeGGA+0x214>)
 8001492:	6013      	str	r3, [r2, #0]

	min = ((atoi(buffer)/100)%100) + GMT%100;  // get the minutes from the 6 digit number
 8001494:	f107 030c 	add.w	r3, r7, #12
 8001498:	4618      	mov	r0, r3
 800149a:	f00f fbbd 	bl	8010c18 <atoi>
 800149e:	4603      	mov	r3, r0
 80014a0:	4a5c      	ldr	r2, [pc, #368]	; (8001614 <decodeGGA+0x210>)
 80014a2:	fb82 1203 	smull	r1, r2, r2, r3
 80014a6:	1152      	asrs	r2, r2, #5
 80014a8:	17db      	asrs	r3, r3, #31
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	4a59      	ldr	r2, [pc, #356]	; (8001614 <decodeGGA+0x210>)
 80014ae:	fb82 1203 	smull	r1, r2, r2, r3
 80014b2:	1151      	asrs	r1, r2, #5
 80014b4:	17da      	asrs	r2, r3, #31
 80014b6:	1a8a      	subs	r2, r1, r2
 80014b8:	2164      	movs	r1, #100	; 0x64
 80014ba:	fb01 f202 	mul.w	r2, r1, r2
 80014be:	1a9a      	subs	r2, r3, r2
 80014c0:	4b53      	ldr	r3, [pc, #332]	; (8001610 <decodeGGA+0x20c>)
 80014c2:	6819      	ldr	r1, [r3, #0]
 80014c4:	4b53      	ldr	r3, [pc, #332]	; (8001614 <decodeGGA+0x210>)
 80014c6:	fb83 0301 	smull	r0, r3, r3, r1
 80014ca:	1158      	asrs	r0, r3, #5
 80014cc:	17cb      	asrs	r3, r1, #31
 80014ce:	1ac3      	subs	r3, r0, r3
 80014d0:	2064      	movs	r0, #100	; 0x64
 80014d2:	fb00 f303 	mul.w	r3, r0, r3
 80014d6:	1acb      	subs	r3, r1, r3
 80014d8:	4413      	add	r3, r2
 80014da:	4a50      	ldr	r2, [pc, #320]	; (800161c <decodeGGA+0x218>)
 80014dc:	6013      	str	r3, [r2, #0]

	// adjust time
	if (min > 59) {
 80014de:	4b4f      	ldr	r3, [pc, #316]	; (800161c <decodeGGA+0x218>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2b3b      	cmp	r3, #59	; 0x3b
 80014e4:	dc05      	bgt.n	80014f2 <decodeGGA+0xee>
 80014e6:	e00e      	b.n	8001506 <decodeGGA+0x102>
		gga->isfixValid = 0;   // If the fix is not available
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	2200      	movs	r2, #0
 80014ec:	61da      	str	r2, [r3, #28]
		return 1;  // return error
 80014ee:	2301      	movs	r3, #1
 80014f0:	e298      	b.n	8001a24 <decodeGGA+0x620>
		min = min-60;
 80014f2:	4b4a      	ldr	r3, [pc, #296]	; (800161c <decodeGGA+0x218>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	3b3c      	subs	r3, #60	; 0x3c
 80014f8:	4a48      	ldr	r2, [pc, #288]	; (800161c <decodeGGA+0x218>)
 80014fa:	6013      	str	r3, [r2, #0]
		hr++;
 80014fc:	4b46      	ldr	r3, [pc, #280]	; (8001618 <decodeGGA+0x214>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	3301      	adds	r3, #1
 8001502:	4a45      	ldr	r2, [pc, #276]	; (8001618 <decodeGGA+0x214>)
 8001504:	6013      	str	r3, [r2, #0]
	}
	if (hr<0) {
 8001506:	4b44      	ldr	r3, [pc, #272]	; (8001618 <decodeGGA+0x214>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	da09      	bge.n	8001522 <decodeGGA+0x11e>
		hr=24+hr;
 800150e:	4b42      	ldr	r3, [pc, #264]	; (8001618 <decodeGGA+0x214>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	3318      	adds	r3, #24
 8001514:	4a40      	ldr	r2, [pc, #256]	; (8001618 <decodeGGA+0x214>)
 8001516:	6013      	str	r3, [r2, #0]
		daychange--;
 8001518:	4b41      	ldr	r3, [pc, #260]	; (8001620 <decodeGGA+0x21c>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	3b01      	subs	r3, #1
 800151e:	4a40      	ldr	r2, [pc, #256]	; (8001620 <decodeGGA+0x21c>)
 8001520:	6013      	str	r3, [r2, #0]
	}
	if (hr>=24) {
 8001522:	4b3d      	ldr	r3, [pc, #244]	; (8001618 <decodeGGA+0x214>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2b17      	cmp	r3, #23
 8001528:	dd09      	ble.n	800153e <decodeGGA+0x13a>
		hr=hr-24;
 800152a:	4b3b      	ldr	r3, [pc, #236]	; (8001618 <decodeGGA+0x214>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	3b18      	subs	r3, #24
 8001530:	4a39      	ldr	r2, [pc, #228]	; (8001618 <decodeGGA+0x214>)
 8001532:	6013      	str	r3, [r2, #0]
		daychange++;
 8001534:	4b3a      	ldr	r3, [pc, #232]	; (8001620 <decodeGGA+0x21c>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	3301      	adds	r3, #1
 800153a:	4a39      	ldr	r2, [pc, #228]	; (8001620 <decodeGGA+0x21c>)
 800153c:	6013      	str	r3, [r2, #0]
	}

	// Store the time in the GGA structure
	gga->tim.hour = hr;
 800153e:	4b36      	ldr	r3, [pc, #216]	; (8001618 <decodeGGA+0x214>)
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	611a      	str	r2, [r3, #16]
	gga->tim.min = min;
 8001546:	4b35      	ldr	r3, [pc, #212]	; (800161c <decodeGGA+0x218>)
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	615a      	str	r2, [r3, #20]
	gga->tim.sec = atoi(buffer)%100;
 800154e:	f107 030c 	add.w	r3, r7, #12
 8001552:	4618      	mov	r0, r3
 8001554:	f00f fb60 	bl	8010c18 <atoi>
 8001558:	4602      	mov	r2, r0
 800155a:	4b2e      	ldr	r3, [pc, #184]	; (8001614 <decodeGGA+0x210>)
 800155c:	fb83 1302 	smull	r1, r3, r3, r2
 8001560:	1159      	asrs	r1, r3, #5
 8001562:	17d3      	asrs	r3, r2, #31
 8001564:	1acb      	subs	r3, r1, r3
 8001566:	2164      	movs	r1, #100	; 0x64
 8001568:	fb01 f303 	mul.w	r3, r1, r3
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	683a      	ldr	r2, [r7, #0]
 8001570:	6193      	str	r3, [r2, #24]

	/***************** Get LATITUDE  **********************/

	memset(buffer, '\0', 12);
 8001572:	f107 030c 	add.w	r3, r7, #12
 8001576:	220c      	movs	r2, #12
 8001578:	2100      	movs	r1, #0
 800157a:	4618      	mov	r0, r3
 800157c:	f00f fb88 	bl	8010c90 <memset>
	strcpy(buffer, getDataAt(GGAbuffer, ",", 1));
 8001580:	2201      	movs	r2, #1
 8001582:	4921      	ldr	r1, [pc, #132]	; (8001608 <decodeGGA+0x204>)
 8001584:	6878      	ldr	r0, [r7, #4]
 8001586:	f7ff feb3 	bl	80012f0 <getDataAt>
 800158a:	4602      	mov	r2, r0
 800158c:	f107 030c 	add.w	r3, r7, #12
 8001590:	4611      	mov	r1, r2
 8001592:	4618      	mov	r0, r3
 8001594:	f00f fb84 	bl	8010ca0 <strcpy>

	if (strlen(buffer) < 6) return 2;  	// If the buffer length is not appropriate, return error
 8001598:	f107 030c 	add.w	r3, r7, #12
 800159c:	4618      	mov	r0, r3
 800159e:	f7fe fdd7 	bl	8000150 <strlen>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b05      	cmp	r3, #5
 80015a6:	d801      	bhi.n	80015ac <decodeGGA+0x1a8>
 80015a8:	2302      	movs	r3, #2
 80015aa:	e23b      	b.n	8001a24 <decodeGGA+0x620>

	int16_t num = (atoi(buffer));   	// change the buffer to a number. It will only convert up to decimal
 80015ac:	f107 030c 	add.w	r3, r7, #12
 80015b0:	4618      	mov	r0, r3
 80015b2:	f00f fb31 	bl	8010c18 <atoi>
 80015b6:	4603      	mov	r3, r0
 80015b8:	867b      	strh	r3, [r7, #50]	; 0x32
	int dd = num/100;					// extract the degrees
 80015ba:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80015be:	4a15      	ldr	r2, [pc, #84]	; (8001614 <decodeGGA+0x210>)
 80015c0:	fb82 1203 	smull	r1, r2, r2, r3
 80015c4:	1152      	asrs	r2, r2, #5
 80015c6:	17db      	asrs	r3, r3, #31
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	b21b      	sxth	r3, r3
 80015cc:	62fb      	str	r3, [r7, #44]	; 0x2c
	int mmint = num%100;				// extract the integer part of minutes
 80015ce:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80015d2:	4a10      	ldr	r2, [pc, #64]	; (8001614 <decodeGGA+0x210>)
 80015d4:	fb82 1203 	smull	r1, r2, r2, r3
 80015d8:	1151      	asrs	r1, r2, #5
 80015da:	17da      	asrs	r2, r3, #31
 80015dc:	1a8a      	subs	r2, r1, r2
 80015de:	2164      	movs	r1, #100	; 0x64
 80015e0:	fb01 f202 	mul.w	r2, r1, r2
 80015e4:	1a9b      	subs	r3, r3, r2
 80015e6:	b21b      	sxth	r3, r3
 80015e8:	62bb      	str	r3, [r7, #40]	; 0x28
	int j = 0;
 80015ea:	2300      	movs	r3, #0
 80015ec:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 80015ee:	e01c      	b.n	800162a <decodeGGA+0x226>
		if(j > strlen(buffer)) return 2;
 80015f0:	f107 030c 	add.w	r3, r7, #12
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7fe fdab 	bl	8000150 <strlen>
 80015fa:	4602      	mov	r2, r0
 80015fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015fe:	429a      	cmp	r2, r3
 8001600:	d210      	bcs.n	8001624 <decodeGGA+0x220>
 8001602:	2302      	movs	r3, #2
 8001604:	e20e      	b.n	8001a24 <decodeGGA+0x620>
 8001606:	bf00      	nop
 8001608:	08011e38 	.word	0x08011e38
 800160c:	68db8bad 	.word	0x68db8bad
 8001610:	20000000 	.word	0x20000000
 8001614:	51eb851f 	.word	0x51eb851f
 8001618:	200000b0 	.word	0x200000b0
 800161c:	200000b4 	.word	0x200000b4
 8001620:	200000b8 	.word	0x200000b8
		j++;   	// Figure out how many digits before the decimal
 8001624:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001626:	3301      	adds	r3, #1
 8001628:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 800162a:	f107 020c 	add.w	r2, r7, #12
 800162e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001630:	4413      	add	r3, r2
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	2b2e      	cmp	r3, #46	; 0x2e
 8001636:	d1db      	bne.n	80015f0 <decodeGGA+0x1ec>
	}
	j++;
 8001638:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800163a:	3301      	adds	r3, #1
 800163c:	637b      	str	r3, [r7, #52]	; 0x34
	int declen = (strlen(buffer))-j;  	// calculate the number of digit after decimal
 800163e:	f107 030c 	add.w	r3, r7, #12
 8001642:	4618      	mov	r0, r3
 8001644:	f7fe fd84 	bl	8000150 <strlen>
 8001648:	4602      	mov	r2, r0
 800164a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	627b      	str	r3, [r7, #36]	; 0x24
	int mmdec = atoi ((char *) buffer+j);  // extract the decimal part of minutes
 8001650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001652:	f107 020c 	add.w	r2, r7, #12
 8001656:	4413      	add	r3, r2
 8001658:	4618      	mov	r0, r3
 800165a:	f00f fadd 	bl	8010c18 <atoi>
 800165e:	6238      	str	r0, [r7, #32]
	float lat = dd + (mmint + mmdec/pow2(10, (declen)))/60;	// combine minutes and convert to degrees
 8001660:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001662:	f7fe fecf 	bl	8000404 <__aeabi_i2d>
 8001666:	4604      	mov	r4, r0
 8001668:	460d      	mov	r5, r1
 800166a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800166c:	f7fe feca 	bl	8000404 <__aeabi_i2d>
 8001670:	4680      	mov	r8, r0
 8001672:	4689      	mov	r9, r1
 8001674:	6a38      	ldr	r0, [r7, #32]
 8001676:	f7fe fec5 	bl	8000404 <__aeabi_i2d>
 800167a:	4682      	mov	sl, r0
 800167c:	468b      	mov	fp, r1
 800167e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001680:	200a      	movs	r0, #10
 8001682:	f7ff fe6c 	bl	800135e <pow2>
 8001686:	4602      	mov	r2, r0
 8001688:	460b      	mov	r3, r1
 800168a:	4650      	mov	r0, sl
 800168c:	4659      	mov	r1, fp
 800168e:	f7ff f84d 	bl	800072c <__aeabi_ddiv>
 8001692:	4602      	mov	r2, r0
 8001694:	460b      	mov	r3, r1
 8001696:	4640      	mov	r0, r8
 8001698:	4649      	mov	r1, r9
 800169a:	f7fe fd67 	bl	800016c <__adddf3>
 800169e:	4602      	mov	r2, r0
 80016a0:	460b      	mov	r3, r1
 80016a2:	4610      	mov	r0, r2
 80016a4:	4619      	mov	r1, r3
 80016a6:	f04f 0200 	mov.w	r2, #0
 80016aa:	4bb3      	ldr	r3, [pc, #716]	; (8001978 <decodeGGA+0x574>)
 80016ac:	f7ff f83e 	bl	800072c <__aeabi_ddiv>
 80016b0:	4602      	mov	r2, r0
 80016b2:	460b      	mov	r3, r1
 80016b4:	4620      	mov	r0, r4
 80016b6:	4629      	mov	r1, r5
 80016b8:	f7fe fd58 	bl	800016c <__adddf3>
 80016bc:	4602      	mov	r2, r0
 80016be:	460b      	mov	r3, r1
 80016c0:	4610      	mov	r0, r2
 80016c2:	4619      	mov	r1, r3
 80016c4:	f7ff f9e0 	bl	8000a88 <__aeabi_d2f>
 80016c8:	4603      	mov	r3, r0
 80016ca:	61fb      	str	r3, [r7, #28]
	gga->lcation.latitude = lat;  		// save the latitude data into the structure
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	69fa      	ldr	r2, [r7, #28]
 80016d0:	601a      	str	r2, [r3, #0]

	gga->lcation.NS = *getDataAt(GGAbuffer, ",", 2);  // save the N/S into the structure
 80016d2:	2202      	movs	r2, #2
 80016d4:	49a9      	ldr	r1, [pc, #676]	; (800197c <decodeGGA+0x578>)
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f7ff fe0a 	bl	80012f0 <getDataAt>
 80016dc:	4603      	mov	r3, r0
 80016de:	781a      	ldrb	r2, [r3, #0]
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	711a      	strb	r2, [r3, #4]


	/***********************  GET LONGITUDE **********************/

	memset(buffer, '\0', 12);
 80016e4:	f107 030c 	add.w	r3, r7, #12
 80016e8:	220c      	movs	r2, #12
 80016ea:	2100      	movs	r1, #0
 80016ec:	4618      	mov	r0, r3
 80016ee:	f00f facf 	bl	8010c90 <memset>
	strcpy(buffer, getDataAt(GGAbuffer, ",", 3));
 80016f2:	2203      	movs	r2, #3
 80016f4:	49a1      	ldr	r1, [pc, #644]	; (800197c <decodeGGA+0x578>)
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff fdfa 	bl	80012f0 <getDataAt>
 80016fc:	4602      	mov	r2, r0
 80016fe:	f107 030c 	add.w	r3, r7, #12
 8001702:	4611      	mov	r1, r2
 8001704:	4618      	mov	r0, r3
 8001706:	f00f facb 	bl	8010ca0 <strcpy>

	num = (atoi(buffer));  	// change the buffer to the number. It will only convert up to decimal
 800170a:	f107 030c 	add.w	r3, r7, #12
 800170e:	4618      	mov	r0, r3
 8001710:	f00f fa82 	bl	8010c18 <atoi>
 8001714:	4603      	mov	r3, r0
 8001716:	867b      	strh	r3, [r7, #50]	; 0x32
	dd = num/100;			// extract the degrees
 8001718:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800171c:	4a98      	ldr	r2, [pc, #608]	; (8001980 <decodeGGA+0x57c>)
 800171e:	fb82 1203 	smull	r1, r2, r2, r3
 8001722:	1152      	asrs	r2, r2, #5
 8001724:	17db      	asrs	r3, r3, #31
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	b21b      	sxth	r3, r3
 800172a:	62fb      	str	r3, [r7, #44]	; 0x2c
	mmint = num%100;		// extract the integer part of minutes
 800172c:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001730:	4a93      	ldr	r2, [pc, #588]	; (8001980 <decodeGGA+0x57c>)
 8001732:	fb82 1203 	smull	r1, r2, r2, r3
 8001736:	1151      	asrs	r1, r2, #5
 8001738:	17da      	asrs	r2, r3, #31
 800173a:	1a8a      	subs	r2, r1, r2
 800173c:	2164      	movs	r1, #100	; 0x64
 800173e:	fb01 f202 	mul.w	r2, r1, r2
 8001742:	1a9b      	subs	r3, r3, r2
 8001744:	b21b      	sxth	r3, r3
 8001746:	62bb      	str	r3, [r7, #40]	; 0x28
	j = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 800174c:	e00d      	b.n	800176a <decodeGGA+0x366>
		if(j > strlen(buffer)) return 2;
 800174e:	f107 030c 	add.w	r3, r7, #12
 8001752:	4618      	mov	r0, r3
 8001754:	f7fe fcfc 	bl	8000150 <strlen>
 8001758:	4602      	mov	r2, r0
 800175a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800175c:	429a      	cmp	r2, r3
 800175e:	d201      	bcs.n	8001764 <decodeGGA+0x360>
 8001760:	2302      	movs	r3, #2
 8001762:	e15f      	b.n	8001a24 <decodeGGA+0x620>
		j++;   	// Figure out how many digits before the decimal
 8001764:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001766:	3301      	adds	r3, #1
 8001768:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 800176a:	f107 020c 	add.w	r2, r7, #12
 800176e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001770:	4413      	add	r3, r2
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b2e      	cmp	r3, #46	; 0x2e
 8001776:	d1ea      	bne.n	800174e <decodeGGA+0x34a>
	}
	j++;
 8001778:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800177a:	3301      	adds	r3, #1
 800177c:	637b      	str	r3, [r7, #52]	; 0x34
	declen = (strlen(buffer))-j;  		// calculate the number of digit after decimal
 800177e:	f107 030c 	add.w	r3, r7, #12
 8001782:	4618      	mov	r0, r3
 8001784:	f7fe fce4 	bl	8000150 <strlen>
 8001788:	4602      	mov	r2, r0
 800178a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	627b      	str	r3, [r7, #36]	; 0x24
	mmdec = atoi ((char *) buffer+j);  	// extract the decimal part of minutes
 8001790:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001792:	f107 020c 	add.w	r2, r7, #12
 8001796:	4413      	add	r3, r2
 8001798:	4618      	mov	r0, r3
 800179a:	f00f fa3d 	bl	8010c18 <atoi>
 800179e:	6238      	str	r0, [r7, #32]
	lat = dd + (mmint + mmdec/pow2(10, (declen)))/60;  // combine minutes and convert to degrees
 80017a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80017a2:	f7fe fe2f 	bl	8000404 <__aeabi_i2d>
 80017a6:	4604      	mov	r4, r0
 80017a8:	460d      	mov	r5, r1
 80017aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80017ac:	f7fe fe2a 	bl	8000404 <__aeabi_i2d>
 80017b0:	4680      	mov	r8, r0
 80017b2:	4689      	mov	r9, r1
 80017b4:	6a38      	ldr	r0, [r7, #32]
 80017b6:	f7fe fe25 	bl	8000404 <__aeabi_i2d>
 80017ba:	4682      	mov	sl, r0
 80017bc:	468b      	mov	fp, r1
 80017be:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80017c0:	200a      	movs	r0, #10
 80017c2:	f7ff fdcc 	bl	800135e <pow2>
 80017c6:	4602      	mov	r2, r0
 80017c8:	460b      	mov	r3, r1
 80017ca:	4650      	mov	r0, sl
 80017cc:	4659      	mov	r1, fp
 80017ce:	f7fe ffad 	bl	800072c <__aeabi_ddiv>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	4640      	mov	r0, r8
 80017d8:	4649      	mov	r1, r9
 80017da:	f7fe fcc7 	bl	800016c <__adddf3>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	4610      	mov	r0, r2
 80017e4:	4619      	mov	r1, r3
 80017e6:	f04f 0200 	mov.w	r2, #0
 80017ea:	4b63      	ldr	r3, [pc, #396]	; (8001978 <decodeGGA+0x574>)
 80017ec:	f7fe ff9e 	bl	800072c <__aeabi_ddiv>
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
 80017f4:	4620      	mov	r0, r4
 80017f6:	4629      	mov	r1, r5
 80017f8:	f7fe fcb8 	bl	800016c <__adddf3>
 80017fc:	4602      	mov	r2, r0
 80017fe:	460b      	mov	r3, r1
 8001800:	4610      	mov	r0, r2
 8001802:	4619      	mov	r1, r3
 8001804:	f7ff f940 	bl	8000a88 <__aeabi_d2f>
 8001808:	4603      	mov	r3, r0
 800180a:	61fb      	str	r3, [r7, #28]
	gga->lcation.longitude = lat;  // save the longitude data into the structure
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	69fa      	ldr	r2, [r7, #28]
 8001810:	609a      	str	r2, [r3, #8]

	gga->lcation.EW = *getDataAt(GGAbuffer, ",", 4);  // save the E/W into the structure
 8001812:	2204      	movs	r2, #4
 8001814:	4959      	ldr	r1, [pc, #356]	; (800197c <decodeGGA+0x578>)
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f7ff fd6a 	bl	80012f0 <getDataAt>
 800181c:	4603      	mov	r3, r0
 800181e:	781a      	ldrb	r2, [r3, #0]
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	731a      	strb	r2, [r3, #12]

	/***************** NUMMBER OF SATELLITES  *********************/

	strcpy(buffer, getDataAt(GGAbuffer, ",", 6));
 8001824:	2206      	movs	r2, #6
 8001826:	4955      	ldr	r1, [pc, #340]	; (800197c <decodeGGA+0x578>)
 8001828:	6878      	ldr	r0, [r7, #4]
 800182a:	f7ff fd61 	bl	80012f0 <getDataAt>
 800182e:	4602      	mov	r2, r0
 8001830:	f107 030c 	add.w	r3, r7, #12
 8001834:	4611      	mov	r1, r2
 8001836:	4618      	mov	r0, r3
 8001838:	f00f fa32 	bl	8010ca0 <strcpy>

	gga->numofsat = atoi(buffer);   // convert the buffer to number and save into the structure
 800183c:	f107 030c 	add.w	r3, r7, #12
 8001840:	4618      	mov	r0, r3
 8001842:	f00f f9e9 	bl	8010c18 <atoi>
 8001846:	4602      	mov	r2, r0
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	629a      	str	r2, [r3, #40]	; 0x28

	/***************** HDOP  *********************/

	memset(buffer, '\0', 12);
 800184c:	f107 030c 	add.w	r3, r7, #12
 8001850:	220c      	movs	r2, #12
 8001852:	2100      	movs	r1, #0
 8001854:	4618      	mov	r0, r3
 8001856:	f00f fa1b 	bl	8010c90 <memset>
	strcpy(buffer, getDataAt(GGAbuffer, ",", 7));
 800185a:	2207      	movs	r2, #7
 800185c:	4947      	ldr	r1, [pc, #284]	; (800197c <decodeGGA+0x578>)
 800185e:	6878      	ldr	r0, [r7, #4]
 8001860:	f7ff fd46 	bl	80012f0 <getDataAt>
 8001864:	4602      	mov	r2, r0
 8001866:	f107 030c 	add.w	r3, r7, #12
 800186a:	4611      	mov	r1, r2
 800186c:	4618      	mov	r0, r3
 800186e:	f00f fa17 	bl	8010ca0 <strcpy>

	num = (atoi(buffer));
 8001872:	f107 030c 	add.w	r3, r7, #12
 8001876:	4618      	mov	r0, r3
 8001878:	f00f f9ce 	bl	8010c18 <atoi>
 800187c:	4603      	mov	r3, r0
 800187e:	867b      	strh	r3, [r7, #50]	; 0x32
	j = 0;
 8001880:	2300      	movs	r3, #0
 8001882:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 8001884:	e00d      	b.n	80018a2 <decodeGGA+0x49e>
		if(j > strlen(buffer)) return 2;
 8001886:	f107 030c 	add.w	r3, r7, #12
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fc60 	bl	8000150 <strlen>
 8001890:	4602      	mov	r2, r0
 8001892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001894:	429a      	cmp	r2, r3
 8001896:	d201      	bcs.n	800189c <decodeGGA+0x498>
 8001898:	2302      	movs	r3, #2
 800189a:	e0c3      	b.n	8001a24 <decodeGGA+0x620>
		j++;   	// Figure out how many digits before the decimal
 800189c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800189e:	3301      	adds	r3, #1
 80018a0:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 80018a2:	f107 020c 	add.w	r2, r7, #12
 80018a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018a8:	4413      	add	r3, r2
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	2b2e      	cmp	r3, #46	; 0x2e
 80018ae:	d1ea      	bne.n	8001886 <decodeGGA+0x482>
	}
	j++;
 80018b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018b2:	3301      	adds	r3, #1
 80018b4:	637b      	str	r3, [r7, #52]	; 0x34
	declen = (strlen(buffer))-j;
 80018b6:	f107 030c 	add.w	r3, r7, #12
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7fe fc48 	bl	8000150 <strlen>
 80018c0:	4602      	mov	r2, r0
 80018c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	627b      	str	r3, [r7, #36]	; 0x24
	int dec = atoi ((char *) buffer+j);
 80018c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018ca:	f107 020c 	add.w	r2, r7, #12
 80018ce:	4413      	add	r3, r2
 80018d0:	4618      	mov	r0, r3
 80018d2:	f00f f9a1 	bl	8010c18 <atoi>
 80018d6:	61b8      	str	r0, [r7, #24]
	lat = (num) + (dec/pow2(10, (declen)));
 80018d8:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80018dc:	4618      	mov	r0, r3
 80018de:	f7fe fd91 	bl	8000404 <__aeabi_i2d>
 80018e2:	4604      	mov	r4, r0
 80018e4:	460d      	mov	r5, r1
 80018e6:	69b8      	ldr	r0, [r7, #24]
 80018e8:	f7fe fd8c 	bl	8000404 <__aeabi_i2d>
 80018ec:	4680      	mov	r8, r0
 80018ee:	4689      	mov	r9, r1
 80018f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80018f2:	200a      	movs	r0, #10
 80018f4:	f7ff fd33 	bl	800135e <pow2>
 80018f8:	4602      	mov	r2, r0
 80018fa:	460b      	mov	r3, r1
 80018fc:	4640      	mov	r0, r8
 80018fe:	4649      	mov	r1, r9
 8001900:	f7fe ff14 	bl	800072c <__aeabi_ddiv>
 8001904:	4602      	mov	r2, r0
 8001906:	460b      	mov	r3, r1
 8001908:	4620      	mov	r0, r4
 800190a:	4629      	mov	r1, r5
 800190c:	f7fe fc2e 	bl	800016c <__adddf3>
 8001910:	4602      	mov	r2, r0
 8001912:	460b      	mov	r3, r1
 8001914:	4610      	mov	r0, r2
 8001916:	4619      	mov	r1, r3
 8001918:	f7ff f8b6 	bl	8000a88 <__aeabi_d2f>
 800191c:	4603      	mov	r3, r0
 800191e:	61fb      	str	r3, [r7, #28]
	gga->HDOP = lat;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	69fa      	ldr	r2, [r7, #28]
 8001924:	62da      	str	r2, [r3, #44]	; 0x2c

	/*************** ALTITUDE CALCULATION ********************/

	memset(buffer, '\0', 12);
 8001926:	f107 030c 	add.w	r3, r7, #12
 800192a:	220c      	movs	r2, #12
 800192c:	2100      	movs	r1, #0
 800192e:	4618      	mov	r0, r3
 8001930:	f00f f9ae 	bl	8010c90 <memset>
	strcpy(buffer, getDataAt(GGAbuffer, ",", 8));
 8001934:	2208      	movs	r2, #8
 8001936:	4911      	ldr	r1, [pc, #68]	; (800197c <decodeGGA+0x578>)
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f7ff fcd9 	bl	80012f0 <getDataAt>
 800193e:	4602      	mov	r2, r0
 8001940:	f107 030c 	add.w	r3, r7, #12
 8001944:	4611      	mov	r1, r2
 8001946:	4618      	mov	r0, r3
 8001948:	f00f f9aa 	bl	8010ca0 <strcpy>

	num = (atoi(buffer));
 800194c:	f107 030c 	add.w	r3, r7, #12
 8001950:	4618      	mov	r0, r3
 8001952:	f00f f961 	bl	8010c18 <atoi>
 8001956:	4603      	mov	r3, r0
 8001958:	867b      	strh	r3, [r7, #50]	; 0x32
	j = 0;
 800195a:	2300      	movs	r3, #0
 800195c:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 800195e:	e014      	b.n	800198a <decodeGGA+0x586>
		if(j > strlen(buffer)) return 2;
 8001960:	f107 030c 	add.w	r3, r7, #12
 8001964:	4618      	mov	r0, r3
 8001966:	f7fe fbf3 	bl	8000150 <strlen>
 800196a:	4602      	mov	r2, r0
 800196c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800196e:	429a      	cmp	r2, r3
 8001970:	d208      	bcs.n	8001984 <decodeGGA+0x580>
 8001972:	2302      	movs	r3, #2
 8001974:	e056      	b.n	8001a24 <decodeGGA+0x620>
 8001976:	bf00      	nop
 8001978:	404e0000 	.word	0x404e0000
 800197c:	08011e38 	.word	0x08011e38
 8001980:	51eb851f 	.word	0x51eb851f
		j++;   	// Figure out how many digits before the decimal
 8001984:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001986:	3301      	adds	r3, #1
 8001988:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 800198a:	f107 020c 	add.w	r2, r7, #12
 800198e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001990:	4413      	add	r3, r2
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	2b2e      	cmp	r3, #46	; 0x2e
 8001996:	d1e3      	bne.n	8001960 <decodeGGA+0x55c>
	}
	j++;
 8001998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800199a:	3301      	adds	r3, #1
 800199c:	637b      	str	r3, [r7, #52]	; 0x34
	declen = (strlen(buffer))-j;
 800199e:	f107 030c 	add.w	r3, r7, #12
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7fe fbd4 	bl	8000150 <strlen>
 80019a8:	4602      	mov	r2, r0
 80019aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	627b      	str	r3, [r7, #36]	; 0x24
	dec = atoi ((char *) buffer+j);
 80019b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019b2:	f107 020c 	add.w	r2, r7, #12
 80019b6:	4413      	add	r3, r2
 80019b8:	4618      	mov	r0, r3
 80019ba:	f00f f92d 	bl	8010c18 <atoi>
 80019be:	61b8      	str	r0, [r7, #24]
	lat = (num) + (dec/pow2(10, (declen)));
 80019c0:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7fe fd1d 	bl	8000404 <__aeabi_i2d>
 80019ca:	4604      	mov	r4, r0
 80019cc:	460d      	mov	r5, r1
 80019ce:	69b8      	ldr	r0, [r7, #24]
 80019d0:	f7fe fd18 	bl	8000404 <__aeabi_i2d>
 80019d4:	4680      	mov	r8, r0
 80019d6:	4689      	mov	r9, r1
 80019d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80019da:	200a      	movs	r0, #10
 80019dc:	f7ff fcbf 	bl	800135e <pow2>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	4640      	mov	r0, r8
 80019e6:	4649      	mov	r1, r9
 80019e8:	f7fe fea0 	bl	800072c <__aeabi_ddiv>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	4620      	mov	r0, r4
 80019f2:	4629      	mov	r1, r5
 80019f4:	f7fe fbba 	bl	800016c <__adddf3>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	4610      	mov	r0, r2
 80019fe:	4619      	mov	r1, r3
 8001a00:	f7ff f842 	bl	8000a88 <__aeabi_d2f>
 8001a04:	4603      	mov	r3, r0
 8001a06:	61fb      	str	r3, [r7, #28]
	gga->alt.altitude = lat;
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	69fa      	ldr	r2, [r7, #28]
 8001a0c:	621a      	str	r2, [r3, #32]

	gga->alt.unit = *getDataAt(GGAbuffer, ",", 9);
 8001a0e:	2209      	movs	r2, #9
 8001a10:	4907      	ldr	r1, [pc, #28]	; (8001a30 <decodeGGA+0x62c>)
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f7ff fc6c 	bl	80012f0 <getDataAt>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	781a      	ldrb	r2, [r3, #0]
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	return 0;
 8001a22:	2300      	movs	r3, #0

}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3738      	adds	r7, #56	; 0x38
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a2e:	bf00      	nop
 8001a30:	08011e38 	.word	0x08011e38

08001a34 <decodeRMC>:


int decodeRMC (char *RMCbuffer, RMCSTRUCT *rmc) {
 8001a34:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001a38:	b08a      	sub	sp, #40	; 0x28
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
 8001a3e:	6039      	str	r1, [r7, #0]

	char buffer[12];

	if (*getDataAt(RMCbuffer, ",", 1) == 'A') rmc->isValid = 1; // Here 'A' Indicates the data is valid, and 'V' indicates invalid data
 8001a40:	2201      	movs	r2, #1
 8001a42:	4948      	ldr	r1, [pc, #288]	; (8001b64 <decodeRMC+0x130>)
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f7ff fc53 	bl	80012f0 <getDataAt>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	2b41      	cmp	r3, #65	; 0x41
 8001a50:	d118      	bne.n	8001a84 <decodeRMC+0x50>
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	2201      	movs	r2, #1
 8001a56:	615a      	str	r2, [r3, #20]
	else {
		rmc->isValid = 0;
		return 1;
	}

	memset(buffer, '\0', 12);
 8001a58:	f107 0308 	add.w	r3, r7, #8
 8001a5c:	220c      	movs	r2, #12
 8001a5e:	2100      	movs	r1, #0
 8001a60:	4618      	mov	r0, r3
 8001a62:	f00f f915 	bl	8010c90 <memset>
	strcpy(buffer, getDataAt(RMCbuffer, ",", 6));
 8001a66:	2206      	movs	r2, #6
 8001a68:	493e      	ldr	r1, [pc, #248]	; (8001b64 <decodeRMC+0x130>)
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff fc40 	bl	80012f0 <getDataAt>
 8001a70:	4602      	mov	r2, r0
 8001a72:	f107 0308 	add.w	r3, r7, #8
 8001a76:	4611      	mov	r1, r2
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f00f f911 	bl	8010ca0 <strcpy>

	int j = 0;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	627b      	str	r3, [r7, #36]	; 0x24
	while (buffer[j] != '.') {
 8001a82:	e012      	b.n	8001aaa <decodeRMC+0x76>
		rmc->isValid = 0;
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	2200      	movs	r2, #0
 8001a88:	615a      	str	r2, [r3, #20]
		return 1;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e064      	b.n	8001b58 <decodeRMC+0x124>
		if(j > strlen(buffer)) return 2;
 8001a8e:	f107 0308 	add.w	r3, r7, #8
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7fe fb5c 	bl	8000150 <strlen>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d201      	bcs.n	8001aa4 <decodeRMC+0x70>
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	e059      	b.n	8001b58 <decodeRMC+0x124>
		j++;   // same as above
 8001aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	627b      	str	r3, [r7, #36]	; 0x24
	while (buffer[j] != '.') {
 8001aaa:	f107 0208 	add.w	r2, r7, #8
 8001aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab0:	4413      	add	r3, r2
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	2b2e      	cmp	r3, #46	; 0x2e
 8001ab6:	d1ea      	bne.n	8001a8e <decodeRMC+0x5a>
	}

	if (strlen (buffer) > j) {          // if the speed have some valid data
 8001ab8:	f107 0308 	add.w	r3, r7, #8
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7fe fb47 	bl	8000150 <strlen>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d942      	bls.n	8001b50 <decodeRMC+0x11c>
		int16_t num = (atoi(buffer));  // convert the data into the number
 8001aca:	f107 0308 	add.w	r3, r7, #8
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f00f f8a2 	bl	8010c18 <atoi>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	847b      	strh	r3, [r7, #34]	; 0x22
		j++;
 8001ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ada:	3301      	adds	r3, #1
 8001adc:	627b      	str	r3, [r7, #36]	; 0x24
		int declen = (strlen(buffer))-j;
 8001ade:	f107 0308 	add.w	r3, r7, #8
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7fe fb34 	bl	8000150 <strlen>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	61fb      	str	r3, [r7, #28]
		int dec = atoi ((char *) buffer+j);
 8001af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af2:	f107 0208 	add.w	r2, r7, #8
 8001af6:	4413      	add	r3, r2
 8001af8:	4618      	mov	r0, r3
 8001afa:	f00f f88d 	bl	8010c18 <atoi>
 8001afe:	61b8      	str	r0, [r7, #24]
		float lat = num + (dec/pow2(10, (declen)));
 8001b00:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7fe fc7d 	bl	8000404 <__aeabi_i2d>
 8001b0a:	4604      	mov	r4, r0
 8001b0c:	460d      	mov	r5, r1
 8001b0e:	69b8      	ldr	r0, [r7, #24]
 8001b10:	f7fe fc78 	bl	8000404 <__aeabi_i2d>
 8001b14:	4680      	mov	r8, r0
 8001b16:	4689      	mov	r9, r1
 8001b18:	69f9      	ldr	r1, [r7, #28]
 8001b1a:	200a      	movs	r0, #10
 8001b1c:	f7ff fc1f 	bl	800135e <pow2>
 8001b20:	4602      	mov	r2, r0
 8001b22:	460b      	mov	r3, r1
 8001b24:	4640      	mov	r0, r8
 8001b26:	4649      	mov	r1, r9
 8001b28:	f7fe fe00 	bl	800072c <__aeabi_ddiv>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	460b      	mov	r3, r1
 8001b30:	4620      	mov	r0, r4
 8001b32:	4629      	mov	r1, r5
 8001b34:	f7fe fb1a 	bl	800016c <__adddf3>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4610      	mov	r0, r2
 8001b3e:	4619      	mov	r1, r3
 8001b40:	f7fe ffa2 	bl	8000a88 <__aeabi_d2f>
 8001b44:	4603      	mov	r3, r0
 8001b46:	617b      	str	r3, [r7, #20]
		rmc->speed = lat;
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	697a      	ldr	r2, [r7, #20]
 8001b4c:	60da      	str	r2, [r3, #12]
 8001b4e:	e003      	b.n	8001b58 <decodeRMC+0x124>
	}
	else rmc->speed = 0;
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	f04f 0200 	mov.w	r2, #0
 8001b56:	60da      	str	r2, [r3, #12]
		rmc->date.Mon = mon;
		rmc->date.Yr = yr;
	}
	return 0;
	*/
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3728      	adds	r7, #40	; 0x28
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b62:	bf00      	nop
 8001b64:	08011e38 	.word	0x08011e38

08001b68 <getGPSData>:


void getGPSData (GPSSTRUCT *gpsData) {
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b0b8      	sub	sp, #224	; 0xe0
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
	char GGA[100];
	char RMC[100];
	unsigned int tail = GetTail ();
 8001b70:	f000 f97a 	bl	8001e68 <GetTail>
 8001b74:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	unsigned int head = GetHead ();
 8001b78:	f000 f99a 	bl	8001eb0 <GetHead>
 8001b7c:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
	ring_buffer* buf_prev = GetRxBuf ();
 8001b80:	f000 f97e 	bl	8001e80 <GetRxBuf>
 8001b84:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
	unsigned long _gga_time = gga_time;
 8001b88:	4b22      	ldr	r3, [pc, #136]	; (8001c14 <getGPSData+0xac>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0


	if (Wait_for("GGA")) {
 8001b90:	4821      	ldr	r0, [pc, #132]	; (8001c18 <getGPSData+0xb0>)
 8001b92:	f000 f999 	bl	8001ec8 <Wait_for>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d019      	beq.n	8001bd0 <getGPSData+0x68>
		gga_time = HAL_GetTick();
 8001b9c:	f003 fea6 	bl	80058ec <HAL_GetTick>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	4a1c      	ldr	r2, [pc, #112]	; (8001c14 <getGPSData+0xac>)
 8001ba4:	6013      	str	r3, [r2, #0]
		gga_time_dif = gga_time - _gga_time;
 8001ba6:	4b1b      	ldr	r3, [pc, #108]	; (8001c14 <getGPSData+0xac>)
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	4a1a      	ldr	r2, [pc, #104]	; (8001c1c <getGPSData+0xb4>)
 8001bb2:	6013      	str	r3, [r2, #0]
		Copy_upto("*", GGA);
 8001bb4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4819      	ldr	r0, [pc, #100]	; (8001c20 <getGPSData+0xb8>)
 8001bbc:	f000 f8de 	bl	8001d7c <Copy_upto>
		decodeGGA(GGA, &gpsData->ggastruct);
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001bc6:	4611      	mov	r1, r2
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff fc1b 	bl	8001404 <decodeGGA>
 8001bce:	e003      	b.n	8001bd8 <getGPSData+0x70>
	}

	else {
		//SetTail(tail);
		//SetHead(head);
		SetRxBuf(buf_prev);
 8001bd0:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8001bd4:	f000 f95e 	bl	8001e94 <SetRxBuf>
	}



	if (Wait_for("RMC")) {
 8001bd8:	4812      	ldr	r0, [pc, #72]	; (8001c24 <getGPSData+0xbc>)
 8001bda:	f000 f975 	bl	8001ec8 <Wait_for>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d00f      	beq.n	8001c04 <getGPSData+0x9c>
		Copy_upto("*", RMC);
 8001be4:	f107 0308 	add.w	r3, r7, #8
 8001be8:	4619      	mov	r1, r3
 8001bea:	480d      	ldr	r0, [pc, #52]	; (8001c20 <getGPSData+0xb8>)
 8001bec:	f000 f8c6 	bl	8001d7c <Copy_upto>
		decodeRMC(RMC, &gpsData->rmcstruct);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001bf6:	f107 0308 	add.w	r3, r7, #8
 8001bfa:	4611      	mov	r1, r2
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff ff19 	bl	8001a34 <decodeRMC>


	//Uart_flush();
	//return;

}
 8001c02:	e003      	b.n	8001c0c <getGPSData+0xa4>
		SetRxBuf(buf_prev);
 8001c04:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8001c08:	f000 f944 	bl	8001e94 <SetRxBuf>
}
 8001c0c:	bf00      	nop
 8001c0e:	37e0      	adds	r7, #224	; 0xe0
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	20001684 	.word	0x20001684
 8001c18:	08011e3c 	.word	0x08011e3c
 8001c1c:	20001688 	.word	0x20001688
 8001c20:	08011e40 	.word	0x08011e40
 8001c24:	08011e44 	.word	0x08011e44

08001c28 <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 8001c2c:	4b0c      	ldr	r3, [pc, #48]	; (8001c60 <Ringbuf_init+0x38>)
 8001c2e:	4a0d      	ldr	r2, [pc, #52]	; (8001c64 <Ringbuf_init+0x3c>)
 8001c30:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 8001c32:	4b0d      	ldr	r3, [pc, #52]	; (8001c68 <Ringbuf_init+0x40>)
 8001c34:	4a0d      	ldr	r2, [pc, #52]	; (8001c6c <Ringbuf_init+0x44>)
 8001c36:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(uart, UART_IT_ERR);
 8001c38:	4b0d      	ldr	r3, [pc, #52]	; (8001c70 <Ringbuf_init+0x48>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	695a      	ldr	r2, [r3, #20]
 8001c3e:	4b0c      	ldr	r3, [pc, #48]	; (8001c70 <Ringbuf_init+0x48>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f042 0201 	orr.w	r2, r2, #1
 8001c46:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
 8001c48:	4b09      	ldr	r3, [pc, #36]	; (8001c70 <Ringbuf_init+0x48>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	68da      	ldr	r2, [r3, #12]
 8001c4e:	4b08      	ldr	r3, [pc, #32]	; (8001c70 <Ringbuf_init+0x48>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f042 0220 	orr.w	r2, r2, #32
 8001c56:	60da      	str	r2, [r3, #12]
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bc80      	pop	{r7}
 8001c5e:	4770      	bx	lr
 8001c60:	200016f4 	.word	0x200016f4
 8001c64:	200000bc 	.word	0x200000bc
 8001c68:	200016f0 	.word	0x200016f0
 8001c6c:	200004c4 	.word	0x200004c4
 8001c70:	20000ac8 	.word	0x20000ac8

08001c74 <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	6039      	str	r1, [r7, #0]
 8001c7e:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001c86:	3301      	adds	r3, #1
 8001c88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001c8c:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d009      	beq.n	8001cae <store_char+0x3a>
    buffer->buffer[buffer->head] = c;
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001ca0:	683a      	ldr	r2, [r7, #0]
 8001ca2:	79f9      	ldrb	r1, [r7, #7]
 8001ca4:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 8001ca6:	68fa      	ldr	r2, [r7, #12]
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  }
}
 8001cae:	bf00      	nop
 8001cb0:	3714      	adds	r7, #20
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bc80      	pop	{r7}
 8001cb6:	4770      	bx	lr

08001cb8 <Uart_read>:
	if (so_far == stringlength) return 1;
	else return -1;
}

int Uart_read(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 8001cbe:	4b13      	ldr	r3, [pc, #76]	; (8001d0c <Uart_read+0x54>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8001cc6:	4b11      	ldr	r3, [pc, #68]	; (8001d0c <Uart_read+0x54>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d102      	bne.n	8001cd8 <Uart_read+0x20>
  {
    return -1;
 8001cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cd6:	e013      	b.n	8001d00 <Uart_read+0x48>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <Uart_read+0x54>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	4b0b      	ldr	r3, [pc, #44]	; (8001d0c <Uart_read+0x54>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001ce4:	5cd3      	ldrb	r3, [r2, r3]
 8001ce6:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8001ce8:	4b08      	ldr	r3, [pc, #32]	; (8001d0c <Uart_read+0x54>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001cf0:	1c5a      	adds	r2, r3, #1
 8001cf2:	4b06      	ldr	r3, [pc, #24]	; (8001d0c <Uart_read+0x54>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001cfa:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    return c;
 8001cfe:	79fb      	ldrb	r3, [r7, #7]
  }
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bc80      	pop	{r7}
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	200016f4 	.word	0x200016f4

08001d10 <IsDataAvailable>:
}

/* checks if the new data is available in the incoming buffer
 */
int IsDataAvailable(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 8001d14:	4b0a      	ldr	r3, [pc, #40]	; (8001d40 <IsDataAvailable+0x30>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001d1c:	b29a      	uxth	r2, r3
 8001d1e:	4b08      	ldr	r3, [pc, #32]	; (8001d40 <IsDataAvailable+0x30>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	b29b      	uxth	r3, r3
 8001d2c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001d30:	b29b      	uxth	r3, r3
 8001d32:	f3c3 0309 	ubfx	r3, r3, #0, #10
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bc80      	pop	{r7}
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	200016f4 	.word	0x200016f4

08001d44 <Uart_peek>:
	_rx_buffer->head = 0;
	_rx_buffer->tail = 0;
}

int Uart_peek()
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  if(_rx_buffer->head == _rx_buffer->tail)
 8001d48:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <Uart_peek+0x34>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8001d50:	4b09      	ldr	r3, [pc, #36]	; (8001d78 <Uart_peek+0x34>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d102      	bne.n	8001d62 <Uart_peek+0x1e>
  {
    return -1;
 8001d5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d60:	e006      	b.n	8001d70 <Uart_peek+0x2c>
  }
  else
  {
    return _rx_buffer->buffer[_rx_buffer->tail];
 8001d62:	4b05      	ldr	r3, [pc, #20]	; (8001d78 <Uart_peek+0x34>)
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	4b04      	ldr	r3, [pc, #16]	; (8001d78 <Uart_peek+0x34>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001d6e:	5cd3      	ldrb	r3, [r2, r3]
  }
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bc80      	pop	{r7}
 8001d76:	4770      	bx	lr
 8001d78:	200016f4 	.word	0x200016f4

08001d7c <Copy_upto>:
 * it will copy irrespective of, if the end string is there or not
 * if the end string gets copied, it returns 1 or else 0
 * Use it either after (IsDataAvailable) or after (Wait_for) functions
 */
int Copy_upto (char *string, char *buffertocopyinto)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b086      	sub	sp, #24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	6039      	str	r1, [r7, #0]
	int so_far =0;
 8001d86:	2300      	movs	r3, #0
 8001d88:	617b      	str	r3, [r7, #20]
	int len = strlen (string);
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f7fe f9e0 	bl	8000150 <strlen>
 8001d90:	4603      	mov	r3, r0
 8001d92:	60fb      	str	r3, [r7, #12]
	int indx = 0;
 8001d94:	2300      	movs	r3, #0
 8001d96:	613b      	str	r3, [r7, #16]

again:
	while (Uart_peek() != string[so_far])
 8001d98:	e01e      	b.n	8001dd8 <Copy_upto+0x5c>
		{
			buffertocopyinto[indx] = _rx_buffer->buffer[_rx_buffer->tail];
 8001d9a:	4b31      	ldr	r3, [pc, #196]	; (8001e60 <Copy_upto+0xe4>)
 8001d9c:	6819      	ldr	r1, [r3, #0]
 8001d9e:	4b30      	ldr	r3, [pc, #192]	; (8001e60 <Copy_upto+0xe4>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	6838      	ldr	r0, [r7, #0]
 8001daa:	4403      	add	r3, r0
 8001dac:	5c8a      	ldrb	r2, [r1, r2]
 8001dae:	701a      	strb	r2, [r3, #0]
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8001db0:	4b2b      	ldr	r3, [pc, #172]	; (8001e60 <Copy_upto+0xe4>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001db8:	1c5a      	adds	r2, r3, #1
 8001dba:	4b29      	ldr	r3, [pc, #164]	; (8001e60 <Copy_upto+0xe4>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001dc2:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
			indx++;
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	3301      	adds	r3, #1
 8001dca:	613b      	str	r3, [r7, #16]
			while (!IsDataAvailable());
 8001dcc:	bf00      	nop
 8001dce:	f7ff ff9f 	bl	8001d10 <IsDataAvailable>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d0fa      	beq.n	8001dce <Copy_upto+0x52>
	while (Uart_peek() != string[so_far])
 8001dd8:	f7ff ffb4 	bl	8001d44 <Uart_peek>
 8001ddc:	4601      	mov	r1, r0
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	4413      	add	r3, r2
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	4299      	cmp	r1, r3
 8001de8:	d1d7      	bne.n	8001d9a <Copy_upto+0x1e>

		}
	while (Uart_peek() == string [so_far])
 8001dea:	e01d      	b.n	8001e28 <Copy_upto+0xac>
	{
		so_far++;
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	3301      	adds	r3, #1
 8001df0:	617b      	str	r3, [r7, #20]
		buffertocopyinto[indx++] = Uart_read();
 8001df2:	f7ff ff61 	bl	8001cb8 <Uart_read>
 8001df6:	4601      	mov	r1, r0
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	1c5a      	adds	r2, r3, #1
 8001dfc:	613a      	str	r2, [r7, #16]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	4413      	add	r3, r2
 8001e04:	b2ca      	uxtb	r2, r1
 8001e06:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 8001e08:	697a      	ldr	r2, [r7, #20]
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d101      	bne.n	8001e14 <Copy_upto+0x98>
 8001e10:	2301      	movs	r3, #1
 8001e12:	e020      	b.n	8001e56 <Copy_upto+0xda>
		timeout = TIMEOUT_DEF;
 8001e14:	4b13      	ldr	r3, [pc, #76]	; (8001e64 <Copy_upto+0xe8>)
 8001e16:	2201      	movs	r2, #1
 8001e18:	801a      	strh	r2, [r3, #0]
		if ((!IsDataAvailable())) return 0;
 8001e1a:	f7ff ff79 	bl	8001d10 <IsDataAvailable>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d101      	bne.n	8001e28 <Copy_upto+0xac>
 8001e24:	2300      	movs	r3, #0
 8001e26:	e016      	b.n	8001e56 <Copy_upto+0xda>
	while (Uart_peek() == string [so_far])
 8001e28:	f7ff ff8c 	bl	8001d44 <Uart_peek>
 8001e2c:	4601      	mov	r1, r0
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	4413      	add	r3, r2
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	4299      	cmp	r1, r3
 8001e38:	d0d8      	beq.n	8001dec <Copy_upto+0x70>
	}

	if (so_far != len)
 8001e3a:	697a      	ldr	r2, [r7, #20]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d002      	beq.n	8001e48 <Copy_upto+0xcc>
	{
		so_far = 0;
 8001e42:	2300      	movs	r3, #0
 8001e44:	617b      	str	r3, [r7, #20]
		goto again;
 8001e46:	e7a7      	b.n	8001d98 <Copy_upto+0x1c>
	}

	if (so_far == len) return 1;
 8001e48:	697a      	ldr	r2, [r7, #20]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d101      	bne.n	8001e54 <Copy_upto+0xd8>
 8001e50:	2301      	movs	r3, #1
 8001e52:	e000      	b.n	8001e56 <Copy_upto+0xda>
	else return 0;
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3718      	adds	r7, #24
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	200016f4 	.word	0x200016f4
 8001e64:	200016f8 	.word	0x200016f8

08001e68 <GetTail>:
/* Waits for a particular string to arrive in the incoming buffer... It also increments the tail
 * returns 1, if the string is detected
 */
// added timeout feature so the function won't block the processing of the other functions

unsigned int GetTail () {
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
	return _rx_buffer->tail;
 8001e6c:	4b03      	ldr	r3, [pc, #12]	; (8001e7c <GetTail+0x14>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404

}
 8001e74:	4618      	mov	r0, r3
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bc80      	pop	{r7}
 8001e7a:	4770      	bx	lr
 8001e7c:	200016f4 	.word	0x200016f4

08001e80 <GetRxBuf>:

ring_buffer* GetRxBuf () {
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
	return _rx_buffer;
 8001e84:	4b02      	ldr	r3, [pc, #8]	; (8001e90 <GetRxBuf+0x10>)
 8001e86:	681b      	ldr	r3, [r3, #0]

}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bc80      	pop	{r7}
 8001e8e:	4770      	bx	lr
 8001e90:	200016f4 	.word	0x200016f4

08001e94 <SetRxBuf>:

void SetRxBuf(ring_buffer* buf) {
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
	_rx_buffer = buf;
 8001e9c:	4a03      	ldr	r2, [pc, #12]	; (8001eac <SetRxBuf+0x18>)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6013      	str	r3, [r2, #0]
}
 8001ea2:	bf00      	nop
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bc80      	pop	{r7}
 8001eaa:	4770      	bx	lr
 8001eac:	200016f4 	.word	0x200016f4

08001eb0 <GetHead>:


unsigned int GetHead () {
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
	return _rx_buffer->head;
 8001eb4:	4b03      	ldr	r3, [pc, #12]	; (8001ec4 <GetHead+0x14>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400

}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr
 8001ec4:	200016f4 	.word	0x200016f4

08001ec8 <Wait_for>:
	_rx_buffer->head = _head;

}

int Wait_for (char *string)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
	int so_far = 0;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7fe f93b 	bl	8000150 <strlen>
 8001eda:	4603      	mov	r3, r0
 8001edc:	60bb      	str	r3, [r7, #8]

again:
	timeout = TIMEOUT_DEF;
 8001ede:	4b33      	ldr	r3, [pc, #204]	; (8001fac <Wait_for+0xe4>)
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	801a      	strh	r2, [r3, #0]
	if ((IsDataAvailable())) {  // let's wait for the data to show up
 8001ee4:	f7ff ff14 	bl	8001d10 <IsDataAvailable>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d058      	beq.n	8001fa0 <Wait_for+0xd8>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
 8001eee:	e017      	b.n	8001f20 <Wait_for+0x58>
	{
		if (_rx_buffer->tail != _rx_buffer->head)
 8001ef0:	4b2f      	ldr	r3, [pc, #188]	; (8001fb0 <Wait_for+0xe8>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8001ef8:	4b2d      	ldr	r3, [pc, #180]	; (8001fb0 <Wait_for+0xe8>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d00b      	beq.n	8001f1c <Wait_for+0x54>
		{
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 8001f04:	4b2a      	ldr	r3, [pc, #168]	; (8001fb0 <Wait_for+0xe8>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001f0c:	1c5a      	adds	r2, r3, #1
 8001f0e:	4b28      	ldr	r3, [pc, #160]	; (8001fb0 <Wait_for+0xe8>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001f16:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8001f1a:	e001      	b.n	8001f20 <Wait_for+0x58>
		}

		else
		{
			//Uart_flush();
			return 0;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	e040      	b.n	8001fa2 <Wait_for+0xda>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
 8001f20:	f7ff ff10 	bl	8001d44 <Uart_peek>
 8001f24:	4601      	mov	r1, r0
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	4299      	cmp	r1, r3
 8001f30:	d1de      	bne.n	8001ef0 <Wait_for+0x28>
		}
	}
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 8001f32:	e01d      	b.n	8001f70 <Wait_for+0xa8>
	{
		// now we will peek for the other letters too
		so_far++;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	3301      	adds	r3, #1
 8001f38:	60fb      	str	r3, [r7, #12]
		_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 8001f3a:	4b1d      	ldr	r3, [pc, #116]	; (8001fb0 <Wait_for+0xe8>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001f42:	1c5a      	adds	r2, r3, #1
 8001f44:	4b1a      	ldr	r3, [pc, #104]	; (8001fb0 <Wait_for+0xe8>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001f4c:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
		if (so_far == len) return 1;
 8001f50:	68fa      	ldr	r2, [r7, #12]
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d101      	bne.n	8001f5c <Wait_for+0x94>
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e022      	b.n	8001fa2 <Wait_for+0xda>
		timeout = TIMEOUT_DEF;
 8001f5c:	4b13      	ldr	r3, [pc, #76]	; (8001fac <Wait_for+0xe4>)
 8001f5e:	2201      	movs	r2, #1
 8001f60:	801a      	strh	r2, [r3, #0]
		if ((!IsDataAvailable())) return 0;
 8001f62:	f7ff fed5 	bl	8001d10 <IsDataAvailable>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d101      	bne.n	8001f70 <Wait_for+0xa8>
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	e018      	b.n	8001fa2 <Wait_for+0xda>
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 8001f70:	f7ff fee8 	bl	8001d44 <Uart_peek>
 8001f74:	4601      	mov	r1, r0
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	4299      	cmp	r1, r3
 8001f80:	d0d8      	beq.n	8001f34 <Wait_for+0x6c>
	}

	if (so_far != len)
 8001f82:	68fa      	ldr	r2, [r7, #12]
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d002      	beq.n	8001f90 <Wait_for+0xc8>
	{
		so_far = 0;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	60fb      	str	r3, [r7, #12]
		goto again;
 8001f8e:	e7a6      	b.n	8001ede <Wait_for+0x16>
	}

	if (so_far == len)
 8001f90:	68fa      	ldr	r2, [r7, #12]
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d101      	bne.n	8001f9c <Wait_for+0xd4>
		{
		//Uart_flush();
		return 1;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e002      	b.n	8001fa2 <Wait_for+0xda>

		}
	else {
		//Uart_flush();
		return 0;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	e000      	b.n	8001fa2 <Wait_for+0xda>
	}
}

	else {
		return 0;
 8001fa0:	2300      	movs	r3, #0
	}

}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3710      	adds	r7, #16
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	200016f8 	.word	0x200016f8
 8001fb0:	200016f4 	.word	0x200016f4

08001fb4 <Uart_isr>:


void Uart_isr (UART_HandleTypeDef *huart)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b086      	sub	sp, #24
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	68db      	ldr	r3, [r3, #12]
 8001fca:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	f003 0320 	and.w	r3, r3, #32
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d013      	beq.n	8001ffe <Uart_isr+0x4a>
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	f003 0320 	and.w	r3, r3, #32
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d00e      	beq.n	8001ffe <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 8001fee:	4b1e      	ldr	r3, [pc, #120]	; (8002068 <Uart_isr+0xb4>)
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
 8001ff4:	4611      	mov	r1, r2
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f7ff fe3c 	bl	8001c74 <store_char>
        return;
 8001ffc:	e031      	b.n	8002062 <Uart_isr+0xae>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002004:	2b00      	cmp	r3, #0
 8002006:	d02c      	beq.n	8002062 <Uart_isr+0xae>
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800200e:	2b00      	cmp	r3, #0
 8002010:	d027      	beq.n	8002062 <Uart_isr+0xae>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 8002012:	4b16      	ldr	r3, [pc, #88]	; (800206c <Uart_isr+0xb8>)
 8002014:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8002018:	4b14      	ldr	r3, [pc, #80]	; (800206c <Uart_isr+0xb8>)
 800201a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800201e:	429a      	cmp	r2, r3
 8002020:	d108      	bne.n	8002034 <Uart_isr+0x80>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	68da      	ldr	r2, [r3, #12]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002030:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 8002032:	e015      	b.n	8002060 <Uart_isr+0xac>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 8002034:	4b0d      	ldr	r3, [pc, #52]	; (800206c <Uart_isr+0xb8>)
 8002036:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800203a:	4a0c      	ldr	r2, [pc, #48]	; (800206c <Uart_isr+0xb8>)
 800203c:	5cd3      	ldrb	r3, [r2, r3]
 800203e:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 8002040:	4b0a      	ldr	r3, [pc, #40]	; (800206c <Uart_isr+0xb8>)
 8002042:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8002046:	3301      	adds	r3, #1
 8002048:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800204c:	4a07      	ldr	r2, [pc, #28]	; (800206c <Uart_isr+0xb8>)
 800204e:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
    	      huart->Instance->SR;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	7bba      	ldrb	r2, [r7, #14]
 800205e:	605a      	str	r2, [r3, #4]
    	return;
 8002060:	bf00      	nop
    }
}
 8002062:	3718      	adds	r7, #24
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	200016f4 	.word	0x200016f4
 800206c:	200004c4 	.word	0x200004c4

08002070 <read_chip_id>:
*              and can be used to check whether communication is functioning.
* @param[in] - NONE.
* @return    - NO_ERR if chip_id is equal to 0x55, otherwise CHIP_ID_INVALID_ERR.
*/
static bmp_err_t read_chip_id (void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af04      	add	r7, sp, #16
	uint8_t out_buff = 0;
 8002076:	2300      	movs	r3, #0
 8002078:	71bb      	strb	r3, [r7, #6]
	uint8_t ret_val = NO_ERR;
 800207a:	2300      	movs	r3, #0
 800207c:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CHIP_ID_REG, 1, &out_buff, 1, BMP_I2C_TIMEOUT);
 800207e:	2301      	movs	r3, #1
 8002080:	9302      	str	r3, [sp, #8]
 8002082:	2301      	movs	r3, #1
 8002084:	9301      	str	r3, [sp, #4]
 8002086:	1dbb      	adds	r3, r7, #6
 8002088:	9300      	str	r3, [sp, #0]
 800208a:	2301      	movs	r3, #1
 800208c:	22d0      	movs	r2, #208	; 0xd0
 800208e:	21ef      	movs	r1, #239	; 0xef
 8002090:	4806      	ldr	r0, [pc, #24]	; (80020ac <read_chip_id+0x3c>)
 8002092:	f005 f84d 	bl	8007130 <HAL_I2C_Mem_Read>

	if (BMP_CHIP_ID_VAL != out_buff)
 8002096:	79bb      	ldrb	r3, [r7, #6]
 8002098:	2b55      	cmp	r3, #85	; 0x55
 800209a:	d001      	beq.n	80020a0 <read_chip_id+0x30>
	{
		ret_val = CHIP_ID_INVALID_ERR;
 800209c:	2301      	movs	r3, #1
 800209e:	71fb      	strb	r3, [r7, #7]
	}

	return ret_val;
 80020a0:	79fb      	ldrb	r3, [r7, #7]
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	200008d4 	.word	0x200008d4

080020b0 <set_oss>:
* @param[in] - struct of type oss_t
* @param[in] - enum of type oss_ratio_t
* @return    - None
*/
static void set_oss (oss_t * oss, oss_ratio_t ratio)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b088      	sub	sp, #32
 80020b4:	af04      	add	r7, sp, #16
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	460b      	mov	r3, r1
 80020ba:	70fb      	strb	r3, [r7, #3]
	uint8_t in_buff[2] = {0};
 80020bc:	2300      	movs	r3, #0
 80020be:	81bb      	strh	r3, [r7, #12]

	switch (ratio)
 80020c0:	78fb      	ldrb	r3, [r7, #3]
 80020c2:	2b03      	cmp	r3, #3
 80020c4:	d81a      	bhi.n	80020fc <set_oss+0x4c>
 80020c6:	a201      	add	r2, pc, #4	; (adr r2, 80020cc <set_oss+0x1c>)
 80020c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020cc:	080020dd 	.word	0x080020dd
 80020d0:	080020e5 	.word	0x080020e5
 80020d4:	080020ed 	.word	0x080020ed
 80020d8:	080020f5 	.word	0x080020f5
	{
		case ULTRA_LOW_PWR_MODE:
		{
			oss->wait_time = BMP_OSS0_CONV_TIME;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2205      	movs	r2, #5
 80020e0:	705a      	strb	r2, [r3, #1]
			break;
 80020e2:	e00f      	b.n	8002104 <set_oss+0x54>
		}
		case STANDARD_MODE:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2208      	movs	r2, #8
 80020e8:	705a      	strb	r2, [r3, #1]
			break;
 80020ea:	e00b      	b.n	8002104 <set_oss+0x54>
		}
		case HIGH:
		{
			oss->wait_time = BMP_OSS2_CONV_TIME;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	220e      	movs	r2, #14
 80020f0:	705a      	strb	r2, [r3, #1]
			break;
 80020f2:	e007      	b.n	8002104 <set_oss+0x54>
		}
		case ULTRA_HIGH_RESOLUTION:
		{
			oss->wait_time = BMP_OSS3_CONV_TIME;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	221a      	movs	r2, #26
 80020f8:	705a      	strb	r2, [r3, #1]
			break;
 80020fa:	e003      	b.n	8002104 <set_oss+0x54>
		}
		default:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2208      	movs	r2, #8
 8002100:	705a      	strb	r2, [r3, #1]
			break;
 8002102:	bf00      	nop
		}
	}

	oss->ratio = ratio;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	78fa      	ldrb	r2, [r7, #3]
 8002108:	701a      	strb	r2, [r3, #0]

	//BMP_SET_I2CRW_REG (in_buff[1], BMP_CTRL_OSS_MASK(ratio));

	ratio = (ratio & 0x3) << 6;
 800210a:	78fb      	ldrb	r3, [r7, #3]
 800210c:	019b      	lsls	r3, r3, #6
 800210e:	70fb      	strb	r3, [r7, #3]
	in_buff[1] = ratio;
 8002110:	78fb      	ldrb	r3, [r7, #3]
 8002112:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, in_buff, 2, BMP_I2C_TIMEOUT );
 8002114:	2301      	movs	r3, #1
 8002116:	9302      	str	r3, [sp, #8]
 8002118:	2302      	movs	r3, #2
 800211a:	9301      	str	r3, [sp, #4]
 800211c:	f107 030c 	add.w	r3, r7, #12
 8002120:	9300      	str	r3, [sp, #0]
 8002122:	2301      	movs	r3, #1
 8002124:	22f4      	movs	r2, #244	; 0xf4
 8002126:	21ee      	movs	r1, #238	; 0xee
 8002128:	4803      	ldr	r0, [pc, #12]	; (8002138 <set_oss+0x88>)
 800212a:	f004 ff07 	bl	8006f3c <HAL_I2C_Mem_Write>
}
 800212e:	bf00      	nop
 8002130:	3710      	adds	r7, #16
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	200008d4 	.word	0x200008d4

0800213c <read_calib_data>:
*              This is used to compensate offset, temperature dependence and other parameters of the sensor.
* @param[in] - struct of type bmp_calib_param_t
* @return    - NO_ERR if read calibration data are valid otherwise READ_CALIB_ERR.
*/
static bmp_err_t read_calib_data (short * calib_data)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b08e      	sub	sp, #56	; 0x38
 8002140:	af04      	add	r7, sp, #16
 8002142:	6078      	str	r0, [r7, #4]
	bmp_err_t ret_val = NO_ERR;
 8002144:	2300      	movs	r3, #0
 8002146:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t out_buff[BMP_CALIB_DATA_SIZE] = {0};
 800214a:	2300      	movs	r3, #0
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	f107 0310 	add.w	r3, r7, #16
 8002152:	2200      	movs	r2, #0
 8002154:	601a      	str	r2, [r3, #0]
 8002156:	605a      	str	r2, [r3, #4]
 8002158:	609a      	str	r2, [r3, #8]
 800215a:	60da      	str	r2, [r3, #12]
 800215c:	821a      	strh	r2, [r3, #16]
	uint8_t i = 0;
 800215e:	2300      	movs	r3, #0
 8002160:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t j = 1;
 8002164:	2301      	movs	r3, #1
 8002166:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CALIB_ADDR, 1, out_buff, BMP_CALIB_DATA_SIZE, BMP_I2C_TIMEOUT);
 800216a:	2301      	movs	r3, #1
 800216c:	9302      	str	r3, [sp, #8]
 800216e:	2316      	movs	r3, #22
 8002170:	9301      	str	r3, [sp, #4]
 8002172:	f107 030c 	add.w	r3, r7, #12
 8002176:	9300      	str	r3, [sp, #0]
 8002178:	2301      	movs	r3, #1
 800217a:	22aa      	movs	r2, #170	; 0xaa
 800217c:	21ef      	movs	r1, #239	; 0xef
 800217e:	4828      	ldr	r0, [pc, #160]	; (8002220 <read_calib_data+0xe4>)
 8002180:	f004 ffd6 	bl	8007130 <HAL_I2C_Mem_Read>

	// Store read calib data to bmp_calib struct.
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 8002184:	2300      	movs	r3, #0
 8002186:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800218a:	e03e      	b.n	800220a <read_calib_data+0xce>
	{
		calib_data[i] = (out_buff[i * 2] << 8) | out_buff[j];
 800218c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002196:	4413      	add	r3, r2
 8002198:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800219c:	021b      	lsls	r3, r3, #8
 800219e:	b219      	sxth	r1, r3
 80021a0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80021a4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80021a8:	4413      	add	r3, r2
 80021aa:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80021ae:	b21a      	sxth	r2, r3
 80021b0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	4403      	add	r3, r0
 80021ba:	430a      	orrs	r2, r1
 80021bc:	b212      	sxth	r2, r2
 80021be:	801a      	strh	r2, [r3, #0]

		// checking that none of the words has the value 0 or 0xFFFF.
		if ((0 == calib_data[i]) | (-1 == calib_data[i]))
 80021c0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	4413      	add	r3, r2
 80021ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	bf0c      	ite	eq
 80021d2:	2301      	moveq	r3, #1
 80021d4:	2300      	movne	r3, #0
 80021d6:	b2da      	uxtb	r2, r3
 80021d8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	6879      	ldr	r1, [r7, #4]
 80021e0:	440b      	add	r3, r1
 80021e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ea:	bf0c      	ite	eq
 80021ec:	2301      	moveq	r3, #1
 80021ee:	2300      	movne	r3, #0
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	4313      	orrs	r3, r2
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d002      	beq.n	8002200 <read_calib_data+0xc4>
		{
			ret_val = GET_CALIB_ERR;
 80021fa:	2302      	movs	r3, #2
 80021fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 8002200:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002204:	3301      	adds	r3, #1
 8002206:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800220a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800220e:	2b0b      	cmp	r3, #11
 8002210:	d9bc      	bls.n	800218c <read_calib_data+0x50>
		}
	}

	return ret_val;
 8002212:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002216:	4618      	mov	r0, r3
 8002218:	3728      	adds	r7, #40	; 0x28
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	200008d4 	.word	0x200008d4

08002224 <bmp_init>:
* @brief:    - Performe initial sequence of BMP sensor
* @param[in] - pointer to struct of type bmp_calib_param_t
* @return    - None.
*/
void bmp_init (bmp_t * bmp)
{
 8002224:	b590      	push	{r4, r7, lr}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
	memset(bmp, 0x00, sizeof(&bmp)); // clear bmp strut;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2204      	movs	r2, #4
 8002230:	2100      	movs	r1, #0
 8002232:	4618      	mov	r0, r3
 8002234:	f00e fd2c 	bl	8010c90 <memset>
	bmp->err = read_chip_id ();      // check chip validity and I2C communication.
 8002238:	687c      	ldr	r4, [r7, #4]
 800223a:	f7ff ff19 	bl	8002070 <read_chip_id>
 800223e:	4603      	mov	r3, r0
 8002240:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	bmp->err = read_calib_data ((short *)&bmp->calib);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	687c      	ldr	r4, [r7, #4]
 8002248:	4618      	mov	r0, r3
 800224a:	f7ff ff77 	bl	800213c <read_calib_data>
 800224e:	4603      	mov	r3, r0
 8002250:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	set_oss (&bmp->oss, STANDARD_MODE);       // set oversampling settings
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3338      	adds	r3, #56	; 0x38
 8002258:	2101      	movs	r1, #1
 800225a:	4618      	mov	r0, r3
 800225c:	f7ff ff28 	bl	80020b0 <set_oss>
}
 8002260:	bf00      	nop
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	bd90      	pop	{r4, r7, pc}

08002268 <write_ut>:

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
}

void write_ut (void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b086      	sub	sp, #24
 800226c:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];

	//BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_TEMP_CONV);
	out_buff[0] = BMP_SET_TEMP_CONV;
 800226e:	232e      	movs	r3, #46	; 0x2e
 8002270:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 8002272:	2301      	movs	r3, #1
 8002274:	9302      	str	r3, [sp, #8]
 8002276:	2301      	movs	r3, #1
 8002278:	9301      	str	r3, [sp, #4]
 800227a:	1d3b      	adds	r3, r7, #4
 800227c:	9300      	str	r3, [sp, #0]
 800227e:	2301      	movs	r3, #1
 8002280:	22f4      	movs	r2, #244	; 0xf4
 8002282:	21ee      	movs	r1, #238	; 0xee
 8002284:	4803      	ldr	r0, [pc, #12]	; (8002294 <write_ut+0x2c>)
 8002286:	f004 fe59 	bl	8006f3c <HAL_I2C_Mem_Write>
}
 800228a:	bf00      	nop
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	200008d4 	.word	0x200008d4

08002298 <read_ut>:

int32_t read_ut (void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];
	HAL_I2C_Mem_Read ( &hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 2, BMP_I2C_TIMEOUT );
 800229e:	2301      	movs	r3, #1
 80022a0:	9302      	str	r3, [sp, #8]
 80022a2:	2302      	movs	r3, #2
 80022a4:	9301      	str	r3, [sp, #4]
 80022a6:	1d3b      	adds	r3, r7, #4
 80022a8:	9300      	str	r3, [sp, #0]
 80022aa:	2301      	movs	r3, #1
 80022ac:	22f6      	movs	r2, #246	; 0xf6
 80022ae:	21ef      	movs	r1, #239	; 0xef
 80022b0:	4805      	ldr	r0, [pc, #20]	; (80022c8 <read_ut+0x30>)
 80022b2:	f004 ff3d 	bl	8007130 <HAL_I2C_Mem_Read>

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
 80022b6:	793b      	ldrb	r3, [r7, #4]
 80022b8:	021b      	lsls	r3, r3, #8
 80022ba:	797a      	ldrb	r2, [r7, #5]
 80022bc:	4313      	orrs	r3, r2
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	200008d4 	.word	0x200008d4

080022cc <get_temp>:
* @brief:    - Calc true temperature.
* @param[in] - pointer to struct of type bmp_t
* @return    - true temp.
*/
float get_temp(bmp_t * bmp)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
	int32_t X1 = 0;
 80022d4:	2300      	movs	r3, #0
 80022d6:	617b      	str	r3, [r7, #20]
	int32_t X2 = 0;
 80022d8:	2300      	movs	r3, #0
 80022da:	613b      	str	r3, [r7, #16]
	float temp = 0;
 80022dc:	f04f 0300 	mov.w	r3, #0
 80022e0:	60fb      	str	r3, [r7, #12]

	X1 = (((int32_t)bmp->uncomp.temp - bmp->calib.AC6) * bmp->calib.AC5) >> 15;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	699b      	ldr	r3, [r3, #24]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7fe ff08 	bl	80010fc <__aeabi_f2iz>
 80022ec:	4602      	mov	r2, r0
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	895b      	ldrh	r3, [r3, #10]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	8912      	ldrh	r2, [r2, #8]
 80022f8:	fb02 f303 	mul.w	r3, r2, r3
 80022fc:	13db      	asrs	r3, r3, #15
 80022fe:	617b      	str	r3, [r7, #20]
	X2 = (bmp->calib.MC << 11) / (X1 + bmp->calib.MD);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8002306:	02da      	lsls	r2, r3, #11
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800230e:	4619      	mov	r1, r3
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	440b      	add	r3, r1
 8002314:	fb92 f3f3 	sdiv	r3, r2, r3
 8002318:	613b      	str	r3, [r7, #16]
	bmp->data.B5 = X1 + X2;
 800231a:	697a      	ldr	r2, [r7, #20]
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	441a      	add	r2, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	631a      	str	r2, [r3, #48]	; 0x30
	temp = ((bmp->data.B5 + 8) >> 4) * 0.1f;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002328:	3308      	adds	r3, #8
 800232a:	111b      	asrs	r3, r3, #4
 800232c:	4618      	mov	r0, r3
 800232e:	f7fe fcb5 	bl	8000c9c <__aeabi_i2f>
 8002332:	4603      	mov	r3, r0
 8002334:	490e      	ldr	r1, [pc, #56]	; (8002370 <get_temp+0xa4>)
 8002336:	4618      	mov	r0, r3
 8002338:	f7fe fd04 	bl	8000d44 <__aeabi_fmul>
 800233c:	4603      	mov	r3, r0
 800233e:	60fb      	str	r3, [r7, #12]

	if ((temp <= BMP_MIN_TEMP_THRESHOLD) || (temp >= BMP_MAX_TEMP_THRESHOLD))
 8002340:	490c      	ldr	r1, [pc, #48]	; (8002374 <get_temp+0xa8>)
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f7fe fea6 	bl	8001094 <__aeabi_fcmple>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d106      	bne.n	800235c <get_temp+0x90>
 800234e:	490a      	ldr	r1, [pc, #40]	; (8002378 <get_temp+0xac>)
 8002350:	68f8      	ldr	r0, [r7, #12]
 8002352:	f7fe fea9 	bl	80010a8 <__aeabi_fcmpge>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d003      	beq.n	8002364 <get_temp+0x98>
	{
		bmp->err = GET_TEMP_ERR;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2203      	movs	r2, #3
 8002360:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return temp;
 8002364:	68fb      	ldr	r3, [r7, #12]
}
 8002366:	4618      	mov	r0, r3
 8002368:	3718      	adds	r7, #24
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	3dcccccd 	.word	0x3dcccccd
 8002374:	c2200000 	.word	0xc2200000
 8002378:	42aa0000 	.word	0x42aa0000

0800237c <write_up>:
	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
	return up;
}

void write_up (void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af04      	add	r7, sp, #16
	uint8_t out_buff[3] = {0};
 8002382:	4b0c      	ldr	r3, [pc, #48]	; (80023b4 <write_up+0x38>)
 8002384:	881b      	ldrh	r3, [r3, #0]
 8002386:	803b      	strh	r3, [r7, #0]
 8002388:	2300      	movs	r3, #0
 800238a:	70bb      	strb	r3, [r7, #2]
	long up = 0;
 800238c:	2300      	movs	r3, #0
 800238e:	607b      	str	r3, [r7, #4]

	//BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_PRESS_CONV);
	out_buff[0] = BMP_SET_PRESS_CONV;
 8002390:	2334      	movs	r3, #52	; 0x34
 8002392:	703b      	strb	r3, [r7, #0]
	HAL_I2C_Mem_Write ( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 8002394:	2301      	movs	r3, #1
 8002396:	9302      	str	r3, [sp, #8]
 8002398:	2301      	movs	r3, #1
 800239a:	9301      	str	r3, [sp, #4]
 800239c:	463b      	mov	r3, r7
 800239e:	9300      	str	r3, [sp, #0]
 80023a0:	2301      	movs	r3, #1
 80023a2:	22f4      	movs	r2, #244	; 0xf4
 80023a4:	21ee      	movs	r1, #238	; 0xee
 80023a6:	4804      	ldr	r0, [pc, #16]	; (80023b8 <write_up+0x3c>)
 80023a8:	f004 fdc8 	bl	8006f3c <HAL_I2C_Mem_Write>
}
 80023ac:	bf00      	nop
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	08011e48 	.word	0x08011e48
 80023b8:	200008d4 	.word	0x200008d4

080023bc <read_up>:

int32_t read_up (oss_t oss)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b088      	sub	sp, #32
 80023c0:	af04      	add	r7, sp, #16
 80023c2:	80b8      	strh	r0, [r7, #4]
	uint8_t out_buff[3] = {0};
 80023c4:	4b12      	ldr	r3, [pc, #72]	; (8002410 <read_up+0x54>)
 80023c6:	881b      	ldrh	r3, [r3, #0]
 80023c8:	813b      	strh	r3, [r7, #8]
 80023ca:	2300      	movs	r3, #0
 80023cc:	72bb      	strb	r3, [r7, #10]
	long up = 0;
 80023ce:	2300      	movs	r3, #0
 80023d0:	60fb      	str	r3, [r7, #12]
	//Delay BMP_OSS1_CONV_TIME
	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 3, BMP_I2C_TIMEOUT);
 80023d2:	2301      	movs	r3, #1
 80023d4:	9302      	str	r3, [sp, #8]
 80023d6:	2303      	movs	r3, #3
 80023d8:	9301      	str	r3, [sp, #4]
 80023da:	f107 0308 	add.w	r3, r7, #8
 80023de:	9300      	str	r3, [sp, #0]
 80023e0:	2301      	movs	r3, #1
 80023e2:	22f6      	movs	r2, #246	; 0xf6
 80023e4:	21ef      	movs	r1, #239	; 0xef
 80023e6:	480b      	ldr	r0, [pc, #44]	; (8002414 <read_up+0x58>)
 80023e8:	f004 fea2 	bl	8007130 <HAL_I2C_Mem_Read>

	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
 80023ec:	7a3b      	ldrb	r3, [r7, #8]
 80023ee:	041a      	lsls	r2, r3, #16
 80023f0:	7a7b      	ldrb	r3, [r7, #9]
 80023f2:	021b      	lsls	r3, r3, #8
 80023f4:	4413      	add	r3, r2
 80023f6:	7aba      	ldrb	r2, [r7, #10]
 80023f8:	441a      	add	r2, r3
 80023fa:	793b      	ldrb	r3, [r7, #4]
 80023fc:	f1c3 0308 	rsb	r3, r3, #8
 8002400:	fa42 f303 	asr.w	r3, r2, r3
 8002404:	60fb      	str	r3, [r7, #12]
	return up;
 8002406:	68fb      	ldr	r3, [r7, #12]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3710      	adds	r7, #16
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	08011e48 	.word	0x08011e48
 8002414:	200008d4 	.word	0x200008d4

08002418 <get_pressure>:
* @brief:    - Calc true pressure.
* @param[in] - struct of type bmp_t
* @return    - true pressure in Pa.
*/
int32_t get_pressure(bmp_t bmp)
{
 8002418:	b084      	sub	sp, #16
 800241a:	b480      	push	{r7}
 800241c:	b089      	sub	sp, #36	; 0x24
 800241e:	af00      	add	r7, sp, #0
 8002420:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 8002424:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	int32_t X1, X2, X3, B3, B6, p = 0;
 8002428:	2300      	movs	r3, #0
 800242a:	61fb      	str	r3, [r7, #28]
	uint32_t B4, B7 = 0;
 800242c:	2300      	movs	r3, #0
 800242e:	61bb      	str	r3, [r7, #24]

	B6 = bmp.data.B5 - 4000;
 8002430:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002432:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 8002436:	617b      	str	r3, [r7, #20]
	X1 = (bmp.calib.B2 * (B6 * B6 / 0x1000)) / 0x800;
 8002438:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800243c:	461a      	mov	r2, r3
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	fb03 f303 	mul.w	r3, r3, r3
 8002444:	2b00      	cmp	r3, #0
 8002446:	da01      	bge.n	800244c <get_pressure+0x34>
 8002448:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800244c:	131b      	asrs	r3, r3, #12
 800244e:	fb03 f302 	mul.w	r3, r3, r2
 8002452:	2b00      	cmp	r3, #0
 8002454:	da01      	bge.n	800245a <get_pressure+0x42>
 8002456:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800245a:	12db      	asrs	r3, r3, #11
 800245c:	613b      	str	r3, [r7, #16]
	X2 = bmp.calib.AC2 * B6 / 0x800;
 800245e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002462:	461a      	mov	r2, r3
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	fb03 f302 	mul.w	r3, r3, r2
 800246a:	2b00      	cmp	r3, #0
 800246c:	da01      	bge.n	8002472 <get_pressure+0x5a>
 800246e:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8002472:	12db      	asrs	r3, r3, #11
 8002474:	60fb      	str	r3, [r7, #12]
	X3 = X1 + X2;
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	4413      	add	r3, r2
 800247c:	60bb      	str	r3, [r7, #8]
	B3 = (((bmp.calib.AC1 * 4 + X3) << bmp.oss.ratio) +2) / 4;
 800247e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8002482:	009a      	lsls	r2, r3, #2
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	4413      	add	r3, r2
 8002488:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 800248c:	4093      	lsls	r3, r2
 800248e:	3302      	adds	r3, #2
 8002490:	2b00      	cmp	r3, #0
 8002492:	da00      	bge.n	8002496 <get_pressure+0x7e>
 8002494:	3303      	adds	r3, #3
 8002496:	109b      	asrs	r3, r3, #2
 8002498:	607b      	str	r3, [r7, #4]
	X1 = bmp.calib.AC3 * B6 / 0x2000;
 800249a:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800249e:	461a      	mov	r2, r3
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	fb03 f302 	mul.w	r3, r3, r2
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	da02      	bge.n	80024b0 <get_pressure+0x98>
 80024aa:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 80024ae:	331f      	adds	r3, #31
 80024b0:	135b      	asrs	r3, r3, #13
 80024b2:	613b      	str	r3, [r7, #16]
	X2 = (bmp.calib.B1 * (B6 * B6 / 0x1000)) / 0x10000;
 80024b4:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 80024b8:	461a      	mov	r2, r3
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	fb03 f303 	mul.w	r3, r3, r3
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	da01      	bge.n	80024c8 <get_pressure+0xb0>
 80024c4:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80024c8:	131b      	asrs	r3, r3, #12
 80024ca:	fb03 f302 	mul.w	r3, r3, r2
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	da02      	bge.n	80024d8 <get_pressure+0xc0>
 80024d2:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80024d6:	33ff      	adds	r3, #255	; 0xff
 80024d8:	141b      	asrs	r3, r3, #16
 80024da:	60fb      	str	r3, [r7, #12]
	X3 = ((X1 + X2) + 2) / 0x4;
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	4413      	add	r3, r2
 80024e2:	3302      	adds	r3, #2
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	da00      	bge.n	80024ea <get_pressure+0xd2>
 80024e8:	3303      	adds	r3, #3
 80024ea:	109b      	asrs	r3, r3, #2
 80024ec:	60bb      	str	r3, [r7, #8]
	B4 = bmp.calib.AC4 * (unsigned long)(X3 + 32768) / 0x8000;
 80024ee:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80024f0:	461a      	mov	r2, r3
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80024f8:	fb03 f302 	mul.w	r3, r3, r2
 80024fc:	0bdb      	lsrs	r3, r3, #15
 80024fe:	603b      	str	r3, [r7, #0]
	B7 = ((unsigned long)bmp.uncomp.press - B3) * (50000 >> bmp.oss.ratio);
 8002500:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002502:	461a      	mov	r2, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 800250c:	4611      	mov	r1, r2
 800250e:	f24c 3250 	movw	r2, #50000	; 0xc350
 8002512:	410a      	asrs	r2, r1
 8002514:	fb02 f303 	mul.w	r3, r2, r3
 8002518:	61bb      	str	r3, [r7, #24]

	if (B7 < 0x80000000)
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	2b00      	cmp	r3, #0
 800251e:	db06      	blt.n	800252e <get_pressure+0x116>
	{
		p = (B7 * 2) / B4;
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	005a      	lsls	r2, r3, #1
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	fbb2 f3f3 	udiv	r3, r2, r3
 800252a:	61fb      	str	r3, [r7, #28]
 800252c:	e005      	b.n	800253a <get_pressure+0x122>
	}
	else
	{
		p = (B7 / B4) * 2;
 800252e:	69ba      	ldr	r2, [r7, #24]
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	fbb2 f3f3 	udiv	r3, r2, r3
 8002536:	005b      	lsls	r3, r3, #1
 8002538:	61fb      	str	r3, [r7, #28]
	}

	X1 = (p / 0x100 * (p / 0x100));
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	2b00      	cmp	r3, #0
 800253e:	da00      	bge.n	8002542 <get_pressure+0x12a>
 8002540:	33ff      	adds	r3, #255	; 0xff
 8002542:	121b      	asrs	r3, r3, #8
 8002544:	461a      	mov	r2, r3
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	2b00      	cmp	r3, #0
 800254a:	da00      	bge.n	800254e <get_pressure+0x136>
 800254c:	33ff      	adds	r3, #255	; 0xff
 800254e:	121b      	asrs	r3, r3, #8
 8002550:	fb03 f302 	mul.w	r3, r3, r2
 8002554:	613b      	str	r3, [r7, #16]
	X1 = (X1 * 3038) / 0x10000;
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	f640 32de 	movw	r2, #3038	; 0xbde
 800255c:	fb02 f303 	mul.w	r3, r2, r3
 8002560:	2b00      	cmp	r3, #0
 8002562:	da02      	bge.n	800256a <get_pressure+0x152>
 8002564:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002568:	33ff      	adds	r3, #255	; 0xff
 800256a:	141b      	asrs	r3, r3, #16
 800256c:	613b      	str	r3, [r7, #16]
	X2 = (-7357 * p) / 0x10000;
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	4a0e      	ldr	r2, [pc, #56]	; (80025ac <get_pressure+0x194>)
 8002572:	fb02 f303 	mul.w	r3, r2, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	da02      	bge.n	8002580 <get_pressure+0x168>
 800257a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800257e:	33ff      	adds	r3, #255	; 0xff
 8002580:	141b      	asrs	r3, r3, #16
 8002582:	60fb      	str	r3, [r7, #12]
	p = p + (X1 + X2 + 3791) / 0x10;
 8002584:	693a      	ldr	r2, [r7, #16]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	4413      	add	r3, r2
 800258a:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 800258e:	2b00      	cmp	r3, #0
 8002590:	da00      	bge.n	8002594 <get_pressure+0x17c>
 8002592:	330f      	adds	r3, #15
 8002594:	111b      	asrs	r3, r3, #4
 8002596:	461a      	mov	r2, r3
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	4413      	add	r3, r2
 800259c:	61fb      	str	r3, [r7, #28]

	return p;
 800259e:	69fb      	ldr	r3, [r7, #28]
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3724      	adds	r7, #36	; 0x24
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bc80      	pop	{r7}
 80025a8:	b004      	add	sp, #16
 80025aa:	4770      	bx	lr
 80025ac:	ffffe343 	.word	0xffffe343

080025b0 <get_altitude>:
* @brief:    - Calc true altitude.
* @param[in] - struct of type bmp_t
* @return    - true pressure.
*/
float get_altitude (bmp_t * bmp)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
	float altitude = 0;
 80025b8:	f04f 0300 	mov.w	r3, #0
 80025bc:	60fb      	str	r3, [r7, #12]

	altitude = BMP_PRESS_CONST_COEFICIENT * (1.0f - pow((bmp->data.press / BMP_PRESS_CONST_SEA_LEVEL), (1/5.255)));
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fe fb6a 	bl	8000c9c <__aeabi_i2f>
 80025c8:	4603      	mov	r3, r0
 80025ca:	4923      	ldr	r1, [pc, #140]	; (8002658 <get_altitude+0xa8>)
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7fe fc6d 	bl	8000eac <__aeabi_fdiv>
 80025d2:	4603      	mov	r3, r0
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7fd ff27 	bl	8000428 <__aeabi_f2d>
 80025da:	a31b      	add	r3, pc, #108	; (adr r3, 8002648 <get_altitude+0x98>)
 80025dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e0:	f00c fb5a 	bl	800ec98 <pow>
 80025e4:	4602      	mov	r2, r0
 80025e6:	460b      	mov	r3, r1
 80025e8:	f04f 0000 	mov.w	r0, #0
 80025ec:	491b      	ldr	r1, [pc, #108]	; (800265c <get_altitude+0xac>)
 80025ee:	f7fd fdbb 	bl	8000168 <__aeabi_dsub>
 80025f2:	4602      	mov	r2, r0
 80025f4:	460b      	mov	r3, r1
 80025f6:	4610      	mov	r0, r2
 80025f8:	4619      	mov	r1, r3
 80025fa:	a315      	add	r3, pc, #84	; (adr r3, 8002650 <get_altitude+0xa0>)
 80025fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002600:	f7fd ff6a 	bl	80004d8 <__aeabi_dmul>
 8002604:	4602      	mov	r2, r0
 8002606:	460b      	mov	r3, r1
 8002608:	4610      	mov	r0, r2
 800260a:	4619      	mov	r1, r3
 800260c:	f7fe fa3c 	bl	8000a88 <__aeabi_d2f>
 8002610:	4603      	mov	r3, r0
 8002612:	60fb      	str	r3, [r7, #12]

	if ((altitude <= BMP_MIN_ALT_THRESHOLD) || (altitude >= BMP_MAX_ALT_THRESHOLD))
 8002614:	4912      	ldr	r1, [pc, #72]	; (8002660 <get_altitude+0xb0>)
 8002616:	68f8      	ldr	r0, [r7, #12]
 8002618:	f7fe fd3c 	bl	8001094 <__aeabi_fcmple>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d106      	bne.n	8002630 <get_altitude+0x80>
 8002622:	4910      	ldr	r1, [pc, #64]	; (8002664 <get_altitude+0xb4>)
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f7fe fd3f 	bl	80010a8 <__aeabi_fcmpge>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d003      	beq.n	8002638 <get_altitude+0x88>
	{
		bmp->err = GET_ALTITUDE_ERR;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2205      	movs	r2, #5
 8002634:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return altitude;
 8002638:	68fb      	ldr	r3, [r7, #12]
}
 800263a:	4618      	mov	r0, r3
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	f3af 8000 	nop.w
 8002648:	ccd9456c 	.word	0xccd9456c
 800264c:	3fc85b95 	.word	0x3fc85b95
 8002650:	00000000 	.word	0x00000000
 8002654:	40e5a540 	.word	0x40e5a540
 8002658:	47c5e680 	.word	0x47c5e680
 800265c:	3ff00000 	.word	0x3ff00000
 8002660:	c3fa0000 	.word	0xc3fa0000
 8002664:	460ca000 	.word	0x460ca000

08002668 <get_b_counter>:
int get_b_t_counter(void) {
	return b_t_counter;
}


int get_b_counter(void) {
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
	return b_counter;
 800266c:	4b02      	ldr	r3, [pc, #8]	; (8002678 <get_b_counter+0x10>)
 800266e:	681b      	ldr	r3, [r3, #0]
}
 8002670:	4618      	mov	r0, r3
 8002672:	46bd      	mov	sp, r7
 8002674:	bc80      	pop	{r7}
 8002676:	4770      	bx	lr
 8002678:	200008cc 	.word	0x200008cc

0800267c <set_b_counter>:

void set_b_counter(unsigned int CLOCK_RATE) {
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]

	b_counter++;
 8002684:	4b09      	ldr	r3, [pc, #36]	; (80026ac <set_b_counter+0x30>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	3301      	adds	r3, #1
 800268a:	4a08      	ldr	r2, [pc, #32]	; (80026ac <set_b_counter+0x30>)
 800268c:	6013      	str	r3, [r2, #0]
	if(b_counter > CLOCK_RATE) {
 800268e:	4b07      	ldr	r3, [pc, #28]	; (80026ac <set_b_counter+0x30>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	461a      	mov	r2, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	4293      	cmp	r3, r2
 8002698:	d202      	bcs.n	80026a0 <set_b_counter+0x24>
		b_counter = 0;
 800269a:	4b04      	ldr	r3, [pc, #16]	; (80026ac <set_b_counter+0x30>)
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]
	}
}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bc80      	pop	{r7}
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	200008cc 	.word	0x200008cc

080026b0 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f00c fa7f 	bl	800ebbc <cosf>
 80026be:	4603      	mov	r3, r0
 80026c0:	4618      	mov	r0, r3
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f00c faab 	bl	800ec2c <sinf>
 80026d6:	4603      	mov	r3, r0
 80026d8:	4618      	mov	r0, r3
 80026da:	3708      	adds	r7, #8
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <_Z8lla2ecefPfS_>:
 *  Created on: Jul 21, 2022
 *      Author: Kerim
 */
#include <coordinates.hpp>

void lla2ecef(float lla[3], float ecef[3]) {
 80026e0:	b5b0      	push	{r4, r5, r7, lr}
 80026e2:	b086      	sub	sp, #24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
	float deg2rad = M_PI/180.0;
 80026ea:	4b57      	ldr	r3, [pc, #348]	; (8002848 <_Z8lla2ecefPfS_+0x168>)
 80026ec:	617b      	str	r3, [r7, #20]
	float lat = deg2rad*lla[0];
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4619      	mov	r1, r3
 80026f4:	6978      	ldr	r0, [r7, #20]
 80026f6:	f7fe fb25 	bl	8000d44 <__aeabi_fmul>
 80026fa:	4603      	mov	r3, r0
 80026fc:	613b      	str	r3, [r7, #16]
	float lon = deg2rad*lla[1];
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	3304      	adds	r3, #4
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4619      	mov	r1, r3
 8002706:	6978      	ldr	r0, [r7, #20]
 8002708:	f7fe fb1c 	bl	8000d44 <__aeabi_fmul>
 800270c:	4603      	mov	r3, r0
 800270e:	60fb      	str	r3, [r7, #12]
	float h = lla[2];
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	60bb      	str	r3, [r7, #8]

	ecef[0] = (Nlla+h)*cos(lat)*cos(lon);
 8002716:	68b8      	ldr	r0, [r7, #8]
 8002718:	f7fd fe86 	bl	8000428 <__aeabi_f2d>
 800271c:	a346      	add	r3, pc, #280	; (adr r3, 8002838 <_Z8lla2ecefPfS_+0x158>)
 800271e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002722:	f7fd fd23 	bl	800016c <__adddf3>
 8002726:	4602      	mov	r2, r0
 8002728:	460b      	mov	r3, r1
 800272a:	4614      	mov	r4, r2
 800272c:	461d      	mov	r5, r3
 800272e:	6938      	ldr	r0, [r7, #16]
 8002730:	f7ff ffbe 	bl	80026b0 <_ZSt3cosf>
 8002734:	4603      	mov	r3, r0
 8002736:	4618      	mov	r0, r3
 8002738:	f7fd fe76 	bl	8000428 <__aeabi_f2d>
 800273c:	4602      	mov	r2, r0
 800273e:	460b      	mov	r3, r1
 8002740:	4620      	mov	r0, r4
 8002742:	4629      	mov	r1, r5
 8002744:	f7fd fec8 	bl	80004d8 <__aeabi_dmul>
 8002748:	4602      	mov	r2, r0
 800274a:	460b      	mov	r3, r1
 800274c:	4614      	mov	r4, r2
 800274e:	461d      	mov	r5, r3
 8002750:	68f8      	ldr	r0, [r7, #12]
 8002752:	f7ff ffad 	bl	80026b0 <_ZSt3cosf>
 8002756:	4603      	mov	r3, r0
 8002758:	4618      	mov	r0, r3
 800275a:	f7fd fe65 	bl	8000428 <__aeabi_f2d>
 800275e:	4602      	mov	r2, r0
 8002760:	460b      	mov	r3, r1
 8002762:	4620      	mov	r0, r4
 8002764:	4629      	mov	r1, r5
 8002766:	f7fd feb7 	bl	80004d8 <__aeabi_dmul>
 800276a:	4602      	mov	r2, r0
 800276c:	460b      	mov	r3, r1
 800276e:	4610      	mov	r0, r2
 8002770:	4619      	mov	r1, r3
 8002772:	f7fe f989 	bl	8000a88 <__aeabi_d2f>
 8002776:	4602      	mov	r2, r0
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	601a      	str	r2, [r3, #0]
	ecef[1] = (Nlla+h)*cos(lat)*sin(lon);
 800277c:	68b8      	ldr	r0, [r7, #8]
 800277e:	f7fd fe53 	bl	8000428 <__aeabi_f2d>
 8002782:	a32d      	add	r3, pc, #180	; (adr r3, 8002838 <_Z8lla2ecefPfS_+0x158>)
 8002784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002788:	f7fd fcf0 	bl	800016c <__adddf3>
 800278c:	4602      	mov	r2, r0
 800278e:	460b      	mov	r3, r1
 8002790:	4614      	mov	r4, r2
 8002792:	461d      	mov	r5, r3
 8002794:	6938      	ldr	r0, [r7, #16]
 8002796:	f7ff ff8b 	bl	80026b0 <_ZSt3cosf>
 800279a:	4603      	mov	r3, r0
 800279c:	4618      	mov	r0, r3
 800279e:	f7fd fe43 	bl	8000428 <__aeabi_f2d>
 80027a2:	4602      	mov	r2, r0
 80027a4:	460b      	mov	r3, r1
 80027a6:	4620      	mov	r0, r4
 80027a8:	4629      	mov	r1, r5
 80027aa:	f7fd fe95 	bl	80004d8 <__aeabi_dmul>
 80027ae:	4602      	mov	r2, r0
 80027b0:	460b      	mov	r3, r1
 80027b2:	4614      	mov	r4, r2
 80027b4:	461d      	mov	r5, r3
 80027b6:	68f8      	ldr	r0, [r7, #12]
 80027b8:	f7ff ff86 	bl	80026c8 <_ZSt3sinf>
 80027bc:	4603      	mov	r3, r0
 80027be:	4618      	mov	r0, r3
 80027c0:	f7fd fe32 	bl	8000428 <__aeabi_f2d>
 80027c4:	4602      	mov	r2, r0
 80027c6:	460b      	mov	r3, r1
 80027c8:	4620      	mov	r0, r4
 80027ca:	4629      	mov	r1, r5
 80027cc:	f7fd fe84 	bl	80004d8 <__aeabi_dmul>
 80027d0:	4602      	mov	r2, r0
 80027d2:	460b      	mov	r3, r1
 80027d4:	4610      	mov	r0, r2
 80027d6:	4619      	mov	r1, r3
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	1d1c      	adds	r4, r3, #4
 80027dc:	f7fe f954 	bl	8000a88 <__aeabi_d2f>
 80027e0:	4603      	mov	r3, r0
 80027e2:	6023      	str	r3, [r4, #0]
	ecef[2] = ((1-e*e)*Nlla+h)*sin(lat);
 80027e4:	68b8      	ldr	r0, [r7, #8]
 80027e6:	f7fd fe1f 	bl	8000428 <__aeabi_f2d>
 80027ea:	a315      	add	r3, pc, #84	; (adr r3, 8002840 <_Z8lla2ecefPfS_+0x160>)
 80027ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027f0:	f7fd fcbc 	bl	800016c <__adddf3>
 80027f4:	4602      	mov	r2, r0
 80027f6:	460b      	mov	r3, r1
 80027f8:	4614      	mov	r4, r2
 80027fa:	461d      	mov	r5, r3
 80027fc:	6938      	ldr	r0, [r7, #16]
 80027fe:	f7ff ff63 	bl	80026c8 <_ZSt3sinf>
 8002802:	4603      	mov	r3, r0
 8002804:	4618      	mov	r0, r3
 8002806:	f7fd fe0f 	bl	8000428 <__aeabi_f2d>
 800280a:	4602      	mov	r2, r0
 800280c:	460b      	mov	r3, r1
 800280e:	4620      	mov	r0, r4
 8002810:	4629      	mov	r1, r5
 8002812:	f7fd fe61 	bl	80004d8 <__aeabi_dmul>
 8002816:	4602      	mov	r2, r0
 8002818:	460b      	mov	r3, r1
 800281a:	4610      	mov	r0, r2
 800281c:	4619      	mov	r1, r3
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	f103 0408 	add.w	r4, r3, #8
 8002824:	f7fe f930 	bl	8000a88 <__aeabi_d2f>
 8002828:	4603      	mov	r3, r0
 800282a:	6023      	str	r3, [r4, #0]
/*
	ecef[0] = 1;
	ecef[1] = 2;
	ecef[2] = 4;
	*/
}
 800282c:	bf00      	nop
 800282e:	3718      	adds	r7, #24
 8002830:	46bd      	mov	sp, r7
 8002832:	bdb0      	pop	{r4, r5, r7, pc}
 8002834:	f3af 8000 	nop.w
 8002838:	00000000 	.word	0x00000000
 800283c:	4158549d 	.word	0x4158549d
 8002840:	8ae0b0af 	.word	0x8ae0b0af
 8002844:	41585457 	.word	0x41585457
 8002848:	3c8efa35 	.word	0x3c8efa35

0800284c <_Z8ecef2nedPfS_S_S_>:

void ecef2ned(float ecef[3], float ecef0[3], float lla0[3], float vned[2]) {
 800284c:	b5b0      	push	{r4, r5, r7, lr}
 800284e:	b08a      	sub	sp, #40	; 0x28
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
 8002858:	603b      	str	r3, [r7, #0]
	float dxecef = ecef[0]- ecef0[0];
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4619      	mov	r1, r3
 8002864:	4610      	mov	r0, r2
 8002866:	f7fe f963 	bl	8000b30 <__aeabi_fsub>
 800286a:	4603      	mov	r3, r0
 800286c:	627b      	str	r3, [r7, #36]	; 0x24
	float dyecef = ecef[1]- ecef0[1];
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	3304      	adds	r3, #4
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	3304      	adds	r3, #4
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4619      	mov	r1, r3
 800287c:	4610      	mov	r0, r2
 800287e:	f7fe f957 	bl	8000b30 <__aeabi_fsub>
 8002882:	4603      	mov	r3, r0
 8002884:	623b      	str	r3, [r7, #32]
	float dzecef = ecef[2] -ecef0[2];
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	3308      	adds	r3, #8
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	3308      	adds	r3, #8
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4619      	mov	r1, r3
 8002894:	4610      	mov	r0, r2
 8002896:	f7fe f94b 	bl	8000b30 <__aeabi_fsub>
 800289a:	4603      	mov	r3, r0
 800289c:	61fb      	str	r3, [r7, #28]

	float lat0 = lla0[0];
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	61bb      	str	r3, [r7, #24]
	float lon0 = lla0[1];
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	617b      	str	r3, [r7, #20]

	vned[1]=  -sin(lon0)*dxecef + cos(lon0)*dyecef;
 80028aa:	6978      	ldr	r0, [r7, #20]
 80028ac:	f7ff ff0c 	bl	80026c8 <_ZSt3sinf>
 80028b0:	4603      	mov	r3, r0
 80028b2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80028b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7fe fa43 	bl	8000d44 <__aeabi_fmul>
 80028be:	4603      	mov	r3, r0
 80028c0:	461d      	mov	r5, r3
 80028c2:	6978      	ldr	r0, [r7, #20]
 80028c4:	f7ff fef4 	bl	80026b0 <_ZSt3cosf>
 80028c8:	4603      	mov	r3, r0
 80028ca:	6a39      	ldr	r1, [r7, #32]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7fe fa39 	bl	8000d44 <__aeabi_fmul>
 80028d2:	4603      	mov	r3, r0
 80028d4:	461a      	mov	r2, r3
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	1d1c      	adds	r4, r3, #4
 80028da:	4611      	mov	r1, r2
 80028dc:	4628      	mov	r0, r5
 80028de:	f7fe f929 	bl	8000b34 <__addsf3>
 80028e2:	4603      	mov	r3, r0
 80028e4:	6023      	str	r3, [r4, #0]
	vned[0] = -sin(lat0)*cos(lon0)*dxecef - sin(lat0)*sin(lon0)*dyecef + cos(lat0)*dzecef;
 80028e6:	69b8      	ldr	r0, [r7, #24]
 80028e8:	f7ff feee 	bl	80026c8 <_ZSt3sinf>
 80028ec:	4603      	mov	r3, r0
 80028ee:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 80028f2:	6978      	ldr	r0, [r7, #20]
 80028f4:	f7ff fedc 	bl	80026b0 <_ZSt3cosf>
 80028f8:	4603      	mov	r3, r0
 80028fa:	4619      	mov	r1, r3
 80028fc:	4620      	mov	r0, r4
 80028fe:	f7fe fa21 	bl	8000d44 <__aeabi_fmul>
 8002902:	4603      	mov	r3, r0
 8002904:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002906:	4618      	mov	r0, r3
 8002908:	f7fe fa1c 	bl	8000d44 <__aeabi_fmul>
 800290c:	4603      	mov	r3, r0
 800290e:	461d      	mov	r5, r3
 8002910:	69b8      	ldr	r0, [r7, #24]
 8002912:	f7ff fed9 	bl	80026c8 <_ZSt3sinf>
 8002916:	4604      	mov	r4, r0
 8002918:	6978      	ldr	r0, [r7, #20]
 800291a:	f7ff fed5 	bl	80026c8 <_ZSt3sinf>
 800291e:	4603      	mov	r3, r0
 8002920:	4619      	mov	r1, r3
 8002922:	4620      	mov	r0, r4
 8002924:	f7fe fa0e 	bl	8000d44 <__aeabi_fmul>
 8002928:	4603      	mov	r3, r0
 800292a:	6a39      	ldr	r1, [r7, #32]
 800292c:	4618      	mov	r0, r3
 800292e:	f7fe fa09 	bl	8000d44 <__aeabi_fmul>
 8002932:	4603      	mov	r3, r0
 8002934:	4619      	mov	r1, r3
 8002936:	4628      	mov	r0, r5
 8002938:	f7fe f8fa 	bl	8000b30 <__aeabi_fsub>
 800293c:	4603      	mov	r3, r0
 800293e:	461c      	mov	r4, r3
 8002940:	69b8      	ldr	r0, [r7, #24]
 8002942:	f7ff feb5 	bl	80026b0 <_ZSt3cosf>
 8002946:	4603      	mov	r3, r0
 8002948:	69f9      	ldr	r1, [r7, #28]
 800294a:	4618      	mov	r0, r3
 800294c:	f7fe f9fa 	bl	8000d44 <__aeabi_fmul>
 8002950:	4603      	mov	r3, r0
 8002952:	4619      	mov	r1, r3
 8002954:	4620      	mov	r0, r4
 8002956:	f7fe f8ed 	bl	8000b34 <__addsf3>
 800295a:	4603      	mov	r3, r0
 800295c:	461a      	mov	r2, r3
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	601a      	str	r2, [r3, #0]
}
 8002962:	bf00      	nop
 8002964:	3728      	adds	r7, #40	; 0x28
 8002966:	46bd      	mov	sp, r7
 8002968:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800296c <request_range>:
static int u_counter;
char read;
char write = 1;
char error;

void request_range(void) {
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af02      	add	r7, sp, #8



		//char error = 1;

		unsigned char command = 0x51;
 8002972:	2351      	movs	r3, #81	; 0x51
 8002974:	71bb      	strb	r3, [r7, #6]
		char error = HAL_I2C_Master_Transmit(&hi2c1, 224, &command, 1, I2C_TIMEOUT);
 8002976:	1dba      	adds	r2, r7, #6
 8002978:	2364      	movs	r3, #100	; 0x64
 800297a:	9300      	str	r3, [sp, #0]
 800297c:	2301      	movs	r3, #1
 800297e:	21e0      	movs	r1, #224	; 0xe0
 8002980:	4805      	ldr	r0, [pc, #20]	; (8002998 <request_range+0x2c>)
 8002982:	f003 ff7d 	bl	8006880 <HAL_I2C_Master_Transmit>
 8002986:	4603      	mov	r3, r0
 8002988:	71fb      	strb	r3, [r7, #7]
		//HAL_Delay(100);
		write = 0;
 800298a:	4b04      	ldr	r3, [pc, #16]	; (800299c <request_range+0x30>)
 800298c:	2200      	movs	r2, #0
 800298e:	701a      	strb	r2, [r3, #0]

}
 8002990:	bf00      	nop
 8002992:	3708      	adds	r7, #8
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	200008d4 	.word	0x200008d4
 800299c:	20000004 	.word	0x20000004

080029a0 <getRange>:

			//HAL_I2C_Master_Transmit(&hi2c1, 224, &command, 1, I2C_TIMEOUT);
int getRange (void)
				{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af02      	add	r7, sp, #8
		//if (!error) {
			read = 0;
 80029a6:	4b0b      	ldr	r3, [pc, #44]	; (80029d4 <getRange+0x34>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	701a      	strb	r2, [r3, #0]
			write = 1;
 80029ac:	4b0a      	ldr	r3, [pc, #40]	; (80029d8 <getRange+0x38>)
 80029ae:	2201      	movs	r2, #1
 80029b0:	701a      	strb	r2, [r3, #0]
			unsigned char range[2];
			HAL_I2C_Master_Receive(&hi2c1, 225, range, 2, I2C_TIMEOUT);
 80029b2:	1d3a      	adds	r2, r7, #4
 80029b4:	2364      	movs	r3, #100	; 0x64
 80029b6:	9300      	str	r3, [sp, #0]
 80029b8:	2302      	movs	r3, #2
 80029ba:	21e1      	movs	r1, #225	; 0xe1
 80029bc:	4807      	ldr	r0, [pc, #28]	; (80029dc <getRange+0x3c>)
 80029be:	f004 f85d 	bl	8006a7c <HAL_I2C_Master_Receive>
			return (range[0] << BYTE_SHIFT) | range[1];
 80029c2:	793b      	ldrb	r3, [r7, #4]
 80029c4:	021b      	lsls	r3, r3, #8
 80029c6:	797a      	ldrb	r2, [r7, #5]
 80029c8:	4313      	orrs	r3, r2



	//return -1;

}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3708      	adds	r7, #8
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	200016fa 	.word	0x200016fa
 80029d8:	20000004 	.word	0x20000004
 80029dc:	200008d4 	.word	0x200008d4

080029e0 <set_ucounter>:

void set_ucounter(unsigned int CLOCK_RATE) {
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]

	u_counter++;
 80029e8:	4b09      	ldr	r3, [pc, #36]	; (8002a10 <set_ucounter+0x30>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	3301      	adds	r3, #1
 80029ee:	4a08      	ldr	r2, [pc, #32]	; (8002a10 <set_ucounter+0x30>)
 80029f0:	6013      	str	r3, [r2, #0]
	if(u_counter > CLOCK_RATE) {
 80029f2:	4b07      	ldr	r3, [pc, #28]	; (8002a10 <set_ucounter+0x30>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	461a      	mov	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d202      	bcs.n	8002a04 <set_ucounter+0x24>
		u_counter = 0;
 80029fe:	4b04      	ldr	r3, [pc, #16]	; (8002a10 <set_ucounter+0x30>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	601a      	str	r2, [r3, #0]
	}
}
 8002a04:	bf00      	nop
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bc80      	pop	{r7}
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	200008d0 	.word	0x200008d0

08002a14 <get_ucounter>:

int get_ucounter(void) {
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
	return u_counter;
 8002a18:	4b02      	ldr	r3, [pc, #8]	; (8002a24 <get_ucounter+0x10>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bc80      	pop	{r7}
 8002a22:	4770      	bx	lr
 8002a24:	200008d0 	.word	0x200008d0

08002a28 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002a36:	4618      	mov	r0, r3
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bc80      	pop	{r7}
 8002a3e:	4770      	bx	lr

08002a40 <_ZSt4asinf>:
  { return __builtin_asinf(__x); }
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f00c f9fd 	bl	800ee48 <asinf>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	4618      	mov	r0, r3
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <_ZSt4atanf>:
  { return __builtin_atanf(__x); }
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f00b ff9f 	bl	800e9a4 <atanf>
 8002a66:	4603      	mov	r3, r0
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <_ZSt5atan2ff>:
  { return __builtin_atan2f(__y, __x); }
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
 8002a7a:	6839      	ldr	r1, [r7, #0]
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f00c fa09 	bl	800ee94 <atan2f>
 8002a82:	4603      	mov	r3, r0
 8002a84:	4618      	mov	r0, r3
 8002a86:	3708      	adds	r7, #8
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f00c f9ff 	bl	800ee98 <sqrtf>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3708      	adds	r7, #8
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	0000      	movs	r0, r0
	...

08002aa8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002aac:	f002 fec6 	bl	800583c <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(2000);
 8002ab0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002ab4:	f002 ff24 	bl	8005900 <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ab8:	f000 f8e0 	bl	8002c7c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002abc:	f000 fc1a 	bl	80032f4 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8002ac0:	f000 fbfa 	bl	80032b8 <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 8002ac4:	f000 f92a 	bl	8002d1c <_ZL12MX_I2C1_Initv>
  MX_TIM2_Init();
 8002ac8:	f000 fa26 	bl	8002f18 <_ZL12MX_TIM2_Initv>
  MX_TIM1_Init();
 8002acc:	f000 f95a 	bl	8002d84 <_ZL12MX_TIM1_Initv>
  MX_USART2_UART_Init();
 8002ad0:	f000 fb94 	bl	80031fc <_ZL19MX_USART2_UART_Initv>
  MX_TIM3_Init();
 8002ad4:	f000 fa7c 	bl	8002fd0 <_ZL12MX_TIM3_Initv>
  MX_TIM4_Init();
 8002ad8:	f000 fb04 	bl	80030e4 <_ZL12MX_TIM4_Initv>
  MX_USART1_UART_Init();
 8002adc:	f000 fb60 	bl	80031a0 <_ZL19MX_USART1_UART_Initv>
  MX_USART3_UART_Init();
 8002ae0:	f000 fbbc 	bl	800325c <_ZL19MX_USART3_UART_Initv>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_DMA(&huart1, (uint8_t*)&cam_data, sizeof(cam_data));
 8002ae4:	2209      	movs	r2, #9
 8002ae6:	4956      	ldr	r1, [pc, #344]	; (8002c40 <main+0x198>)
 8002ae8:	4856      	ldr	r0, [pc, #344]	; (8002c44 <main+0x19c>)
 8002aea:	f007 fb47 	bl	800a17c <HAL_UART_Receive_DMA>
  //HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(cam_data)-1);
  MPU6050_Baslat();
 8002aee:	f000 fc85 	bl	80033fc <_Z14MPU6050_Baslatv>
  bmp_init(&bmp);
 8002af2:	4855      	ldr	r0, [pc, #340]	; (8002c48 <main+0x1a0>)
 8002af4:	f7ff fb96 	bl	8002224 <bmp_init>
  HMC5883L_initialize();
 8002af8:	f7fe fb46 	bl	8001188 <HMC5883L_initialize>
  MotorBaslat();
 8002afc:	f001 fc54 	bl	80043a8 <_Z11MotorBaslatv>
  GPSInit();
 8002b00:	f001 f832 	bl	8003b68 <_Z7GPSInitv>
  HAL_Delay(1000);
 8002b04:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002b08:	f002 fefa 	bl	8005900 <HAL_Delay>

  Ringbuf_init();
 8002b0c:	f7ff f88c 	bl	8001c28 <Ringbuf_init>
  //Gyro kalibrasyon hatalarn hesapla.
  HAL_Delay(2000);
 8002b10:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002b14:	f002 fef4 	bl	8005900 <HAL_Delay>
  //EKF.roll_bias=GyroErr(GYRO_X_ADDR)/14.375; EKF.pitch_bias=-1*GyroErr(GYRO_Y_ADDR)/14.375;
  GyroXh = GyroErr(GYRO_X_ADDR); GyroYh=GyroErr(GYRO_Y_ADDR); GyroZh=GyroErr(GYRO_Z_ADDR);
 8002b18:	201d      	movs	r0, #29
 8002b1a:	f001 fbe9 	bl	80042f0 <_Z7GyroErrh>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	4a4a      	ldr	r2, [pc, #296]	; (8002c4c <main+0x1a4>)
 8002b22:	6013      	str	r3, [r2, #0]
 8002b24:	201f      	movs	r0, #31
 8002b26:	f001 fbe3 	bl	80042f0 <_Z7GyroErrh>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	4a48      	ldr	r2, [pc, #288]	; (8002c50 <main+0x1a8>)
 8002b2e:	6013      	str	r3, [r2, #0]
 8002b30:	2021      	movs	r0, #33	; 0x21
 8002b32:	f001 fbdd 	bl	80042f0 <_Z7GyroErrh>
 8002b36:	4603      	mov	r3, r0
 8002b38:	4a46      	ldr	r2, [pc, #280]	; (8002c54 <main+0x1ac>)
 8002b3a:	6013      	str	r3, [r2, #0]
  AccXh = AccErr(ACC_X_ADDR)* .0078; AccYh = AccErr(ACC_Y_ADDR)* .0078; AccZh = AccErr(ACC_Z_ADDR)* .0078;
 8002b3c:	2032      	movs	r0, #50	; 0x32
 8002b3e:	f001 fc05 	bl	800434c <_Z6AccErrh>
 8002b42:	4603      	mov	r3, r0
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7fd fc6f 	bl	8000428 <__aeabi_f2d>
 8002b4a:	a33b      	add	r3, pc, #236	; (adr r3, 8002c38 <main+0x190>)
 8002b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b50:	f7fd fcc2 	bl	80004d8 <__aeabi_dmul>
 8002b54:	4602      	mov	r2, r0
 8002b56:	460b      	mov	r3, r1
 8002b58:	4610      	mov	r0, r2
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	f7fd ff94 	bl	8000a88 <__aeabi_d2f>
 8002b60:	4603      	mov	r3, r0
 8002b62:	4a3d      	ldr	r2, [pc, #244]	; (8002c58 <main+0x1b0>)
 8002b64:	6013      	str	r3, [r2, #0]
 8002b66:	2034      	movs	r0, #52	; 0x34
 8002b68:	f001 fbf0 	bl	800434c <_Z6AccErrh>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7fd fc5a 	bl	8000428 <__aeabi_f2d>
 8002b74:	a330      	add	r3, pc, #192	; (adr r3, 8002c38 <main+0x190>)
 8002b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b7a:	f7fd fcad 	bl	80004d8 <__aeabi_dmul>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	460b      	mov	r3, r1
 8002b82:	4610      	mov	r0, r2
 8002b84:	4619      	mov	r1, r3
 8002b86:	f7fd ff7f 	bl	8000a88 <__aeabi_d2f>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	4a33      	ldr	r2, [pc, #204]	; (8002c5c <main+0x1b4>)
 8002b8e:	6013      	str	r3, [r2, #0]
 8002b90:	2036      	movs	r0, #54	; 0x36
 8002b92:	f001 fbdb 	bl	800434c <_Z6AccErrh>
 8002b96:	4603      	mov	r3, r0
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7fd fc45 	bl	8000428 <__aeabi_f2d>
 8002b9e:	a326      	add	r3, pc, #152	; (adr r3, 8002c38 <main+0x190>)
 8002ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ba4:	f7fd fc98 	bl	80004d8 <__aeabi_dmul>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	460b      	mov	r3, r1
 8002bac:	4610      	mov	r0, r2
 8002bae:	4619      	mov	r1, r3
 8002bb0:	f7fd ff6a 	bl	8000a88 <__aeabi_d2f>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	4a2a      	ldr	r2, [pc, #168]	; (8002c60 <main+0x1b8>)
 8002bb8:	6013      	str	r3, [r2, #0]
  //AccYh = 0.96009*AccYh - 0.42592*AccXh + 0.0091315*AccZh + 0.042165;
  //AccZh = 0.0091315*AccYh - 0.072464*AccXh + 0.98549*AccZh + 0.08443;

  //vmeler degerlerini oku

  accX = AccOku(ACC_X_ADDR);
 8002bba:	2032      	movs	r0, #50	; 0x32
 8002bbc:	f001 f88a 	bl	8003cd4 <_Z6AccOkuh>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7fe f86a 	bl	8000c9c <__aeabi_i2f>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	4a26      	ldr	r2, [pc, #152]	; (8002c64 <main+0x1bc>)
 8002bcc:	6013      	str	r3, [r2, #0]
  accY = AccOku(ACC_Y_ADDR);
 8002bce:	2034      	movs	r0, #52	; 0x34
 8002bd0:	f001 f880 	bl	8003cd4 <_Z6AccOkuh>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7fe f860 	bl	8000c9c <__aeabi_i2f>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	4a22      	ldr	r2, [pc, #136]	; (8002c68 <main+0x1c0>)
 8002be0:	6013      	str	r3, [r2, #0]
  accZ = AccOku(ACC_Z_ADDR);
 8002be2:	2036      	movs	r0, #54	; 0x36
 8002be4:	f001 f876 	bl	8003cd4 <_Z6AccOkuh>
 8002be8:	4603      	mov	r3, r0
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7fe f856 	bl	8000c9c <__aeabi_i2f>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	4a1e      	ldr	r2, [pc, #120]	; (8002c6c <main+0x1c4>)
 8002bf4:	6013      	str	r3, [r2, #0]
  EKF.PITCH_OFFSET = -1 * asin(accX/acctop)*rad2deg;
  EKF.ROLL_OFFSET  = -1 * asin(accY/acctop)*rad2deg;
  */

  //Kontrolc Timer'
  HAL_TIM_Base_Start_IT(&htim2);
 8002bf6:	481e      	ldr	r0, [pc, #120]	; (8002c70 <main+0x1c8>)
 8002bf8:	f005 fe60 	bl	80088bc <HAL_TIM_Base_Start_IT>

  //Micros timer
  HAL_TIM_Base_Start(&htim3);
 8002bfc:	481d      	ldr	r0, [pc, #116]	; (8002c74 <main+0x1cc>)
 8002bfe:	f005 fe13 	bl	8008828 <HAL_TIM_Base_Start>


  //PWM k timer'lar
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002c02:	2100      	movs	r1, #0
 8002c04:	481c      	ldr	r0, [pc, #112]	; (8002c78 <main+0x1d0>)
 8002c06:	f005 fefb 	bl	8008a00 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002c0a:	2104      	movs	r1, #4
 8002c0c:	481a      	ldr	r0, [pc, #104]	; (8002c78 <main+0x1d0>)
 8002c0e:	f007 f827 	bl	8009c60 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8002c12:	2108      	movs	r1, #8
 8002c14:	4818      	ldr	r0, [pc, #96]	; (8002c78 <main+0x1d0>)
 8002c16:	f007 f823 	bl	8009c60 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002c1a:	210c      	movs	r1, #12
 8002c1c:	4816      	ldr	r0, [pc, #88]	; (8002c78 <main+0x1d0>)
 8002c1e:	f005 feef 	bl	8008a00 <HAL_TIM_PWM_Start>

  //PPM Input Capture Kanallar
  //HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);
 8002c22:	2108      	movs	r1, #8
 8002c24:	4813      	ldr	r0, [pc, #76]	; (8002c74 <main+0x1cc>)
 8002c26:	f005 ffe5 	bl	8008bf4 <HAL_TIM_IC_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  SendTelem();
 8002c2a:	f000 ff51 	bl	8003ad0 <_Z9SendTelemv>
	  Check_Arm();
 8002c2e:	f000 fd79 	bl	8003724 <_Z9Check_Armv>
	  Check_Disarm();
 8002c32:	f000 fddd 	bl	80037f0 <_Z12Check_Disarmv>
	  SendTelem();
 8002c36:	e7f8      	b.n	8002c2a <main+0x182>
 8002c38:	8e8a71de 	.word	0x8e8a71de
 8002c3c:	3f7ff2e4 	.word	0x3f7ff2e4
 8002c40:	20001660 	.word	0x20001660
 8002c44:	20000a48 	.word	0x20000a48
 8002c48:	20001614 	.word	0x20001614
 8002c4c:	20000b7c 	.word	0x20000b7c
 8002c50:	20000b80 	.word	0x20000b80
 8002c54:	20000b84 	.word	0x20000b84
 8002c58:	20000b88 	.word	0x20000b88
 8002c5c:	20000b8c 	.word	0x20000b8c
 8002c60:	20000b90 	.word	0x20000b90
 8002c64:	20000b58 	.word	0x20000b58
 8002c68:	20000b5c 	.word	0x20000b5c
 8002c6c:	20000b60 	.word	0x20000b60
 8002c70:	20000970 	.word	0x20000970
 8002c74:	200009b8 	.word	0x200009b8
 8002c78:	20000928 	.word	0x20000928

08002c7c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b090      	sub	sp, #64	; 0x40
 8002c80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c82:	f107 0318 	add.w	r3, r7, #24
 8002c86:	2228      	movs	r2, #40	; 0x28
 8002c88:	2100      	movs	r1, #0
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f00e f800 	bl	8010c90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c90:	1d3b      	adds	r3, r7, #4
 8002c92:	2200      	movs	r2, #0
 8002c94:	601a      	str	r2, [r3, #0]
 8002c96:	605a      	str	r2, [r3, #4]
 8002c98:	609a      	str	r2, [r3, #8]
 8002c9a:	60da      	str	r2, [r3, #12]
 8002c9c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ca2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ca6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002cac:	2301      	movs	r3, #1
 8002cae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002cb4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cb8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002cba:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cc0:	f107 0318 	add.w	r3, r7, #24
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f005 f945 	bl	8007f54 <HAL_RCC_OscConfig>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	bf14      	ite	ne
 8002cd0:	2301      	movne	r3, #1
 8002cd2:	2300      	moveq	r3, #0
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d001      	beq.n	8002cde <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 8002cda:	f002 f991 	bl	8005000 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cde:	230f      	movs	r3, #15
 8002ce0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002cea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002cee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002cf4:	1d3b      	adds	r3, r7, #4
 8002cf6:	2102      	movs	r1, #2
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f005 fbab 	bl	8008454 <HAL_RCC_ClockConfig>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	bf14      	ite	ne
 8002d04:	2301      	movne	r3, #1
 8002d06:	2300      	moveq	r3, #0
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 8002d0e:	f002 f977 	bl	8005000 <Error_Handler>
  }
}
 8002d12:	bf00      	nop
 8002d14:	3740      	adds	r7, #64	; 0x40
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
	...

08002d1c <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002d20:	4b15      	ldr	r3, [pc, #84]	; (8002d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8002d22:	4a16      	ldr	r2, [pc, #88]	; (8002d7c <_ZL12MX_I2C1_Initv+0x60>)
 8002d24:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002d26:	4b14      	ldr	r3, [pc, #80]	; (8002d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8002d28:	4a15      	ldr	r2, [pc, #84]	; (8002d80 <_ZL12MX_I2C1_Initv+0x64>)
 8002d2a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002d2c:	4b12      	ldr	r3, [pc, #72]	; (8002d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002d32:	4b11      	ldr	r3, [pc, #68]	; (8002d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d38:	4b0f      	ldr	r3, [pc, #60]	; (8002d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8002d3a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002d3e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d40:	4b0d      	ldr	r3, [pc, #52]	; (8002d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002d46:	4b0c      	ldr	r3, [pc, #48]	; (8002d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d4c:	4b0a      	ldr	r3, [pc, #40]	; (8002d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d52:	4b09      	ldr	r3, [pc, #36]	; (8002d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002d58:	4807      	ldr	r0, [pc, #28]	; (8002d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8002d5a:	f003 fc4d 	bl	80065f8 <HAL_I2C_Init>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	bf14      	ite	ne
 8002d64:	2301      	movne	r3, #1
 8002d66:	2300      	moveq	r3, #0
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8002d6e:	f002 f947 	bl	8005000 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002d72:	bf00      	nop
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	200008d4 	.word	0x200008d4
 8002d7c:	40005400 	.word	0x40005400
 8002d80:	00061a80 	.word	0x00061a80

08002d84 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b092      	sub	sp, #72	; 0x48
 8002d88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d8a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002d8e:	2200      	movs	r2, #0
 8002d90:	601a      	str	r2, [r3, #0]
 8002d92:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d98:	2200      	movs	r2, #0
 8002d9a:	601a      	str	r2, [r3, #0]
 8002d9c:	605a      	str	r2, [r3, #4]
 8002d9e:	609a      	str	r2, [r3, #8]
 8002da0:	60da      	str	r2, [r3, #12]
 8002da2:	611a      	str	r2, [r3, #16]
 8002da4:	615a      	str	r2, [r3, #20]
 8002da6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002da8:	1d3b      	adds	r3, r7, #4
 8002daa:	2220      	movs	r2, #32
 8002dac:	2100      	movs	r1, #0
 8002dae:	4618      	mov	r0, r3
 8002db0:	f00d ff6e 	bl	8010c90 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002db4:	4b56      	ldr	r3, [pc, #344]	; (8002f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8002db6:	4a57      	ldr	r2, [pc, #348]	; (8002f14 <_ZL12MX_TIM1_Initv+0x190>)
 8002db8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8002dba:	4b55      	ldr	r3, [pc, #340]	; (8002f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8002dbc:	2247      	movs	r2, #71	; 0x47
 8002dbe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dc0:	4b53      	ldr	r3, [pc, #332]	; (8002f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 8002dc6:	4b52      	ldr	r3, [pc, #328]	; (8002f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8002dc8:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002dcc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dce:	4b50      	ldr	r3, [pc, #320]	; (8002f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002dd4:	4b4e      	ldr	r3, [pc, #312]	; (8002f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dda:	4b4d      	ldr	r3, [pc, #308]	; (8002f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002de0:	484b      	ldr	r0, [pc, #300]	; (8002f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8002de2:	f005 fdbd 	bl	8008960 <HAL_TIM_PWM_Init>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	bf14      	ite	ne
 8002dec:	2301      	movne	r3, #1
 8002dee:	2300      	moveq	r3, #0
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 8002df6:	f002 f903 	bl	8005000 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002e02:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002e06:	4619      	mov	r1, r3
 8002e08:	4841      	ldr	r0, [pc, #260]	; (8002f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e0a:	f006 ffc7 	bl	8009d9c <HAL_TIMEx_MasterConfigSynchronization>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	bf14      	ite	ne
 8002e14:	2301      	movne	r3, #1
 8002e16:	2300      	moveq	r3, #0
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 8002e1e:	f002 f8ef 	bl	8005000 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e22:	2360      	movs	r3, #96	; 0x60
 8002e24:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002e26:	2300      	movs	r3, #0
 8002e28:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e32:	2300      	movs	r3, #0
 8002e34:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002e36:	2300      	movs	r3, #0
 8002e38:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e42:	2200      	movs	r2, #0
 8002e44:	4619      	mov	r1, r3
 8002e46:	4832      	ldr	r0, [pc, #200]	; (8002f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e48:	f006 f976 	bl	8009138 <HAL_TIM_PWM_ConfigChannel>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	bf14      	ite	ne
 8002e52:	2301      	movne	r3, #1
 8002e54:	2300      	moveq	r3, #0
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d001      	beq.n	8002e60 <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 8002e5c:	f002 f8d0 	bl	8005000 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e64:	2204      	movs	r2, #4
 8002e66:	4619      	mov	r1, r3
 8002e68:	4829      	ldr	r0, [pc, #164]	; (8002f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e6a:	f006 f965 	bl	8009138 <HAL_TIM_PWM_ConfigChannel>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	bf14      	ite	ne
 8002e74:	2301      	movne	r3, #1
 8002e76:	2300      	moveq	r3, #0
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d001      	beq.n	8002e82 <_ZL12MX_TIM1_Initv+0xfe>
  {
    Error_Handler();
 8002e7e:	f002 f8bf 	bl	8005000 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002e82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e86:	2208      	movs	r2, #8
 8002e88:	4619      	mov	r1, r3
 8002e8a:	4821      	ldr	r0, [pc, #132]	; (8002f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e8c:	f006 f954 	bl	8009138 <HAL_TIM_PWM_ConfigChannel>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	bf14      	ite	ne
 8002e96:	2301      	movne	r3, #1
 8002e98:	2300      	moveq	r3, #0
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d001      	beq.n	8002ea4 <_ZL12MX_TIM1_Initv+0x120>
  {
    Error_Handler();
 8002ea0:	f002 f8ae 	bl	8005000 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002ea4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ea8:	220c      	movs	r2, #12
 8002eaa:	4619      	mov	r1, r3
 8002eac:	4818      	ldr	r0, [pc, #96]	; (8002f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8002eae:	f006 f943 	bl	8009138 <HAL_TIM_PWM_ConfigChannel>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	bf14      	ite	ne
 8002eb8:	2301      	movne	r3, #1
 8002eba:	2300      	moveq	r3, #0
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <_ZL12MX_TIM1_Initv+0x142>
  {
    Error_Handler();
 8002ec2:	f002 f89d 	bl	8005000 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002eda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ede:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002ee4:	1d3b      	adds	r3, r7, #4
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	4809      	ldr	r0, [pc, #36]	; (8002f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8002eea:	f006 ffb5 	bl	8009e58 <HAL_TIMEx_ConfigBreakDeadTime>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	bf14      	ite	ne
 8002ef4:	2301      	movne	r3, #1
 8002ef6:	2300      	moveq	r3, #0
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d001      	beq.n	8002f02 <_ZL12MX_TIM1_Initv+0x17e>
  {
    Error_Handler();
 8002efe:	f002 f87f 	bl	8005000 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002f02:	4803      	ldr	r0, [pc, #12]	; (8002f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8002f04:	f002 f9be 	bl	8005284 <HAL_TIM_MspPostInit>

}
 8002f08:	bf00      	nop
 8002f0a:	3748      	adds	r7, #72	; 0x48
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	20000928 	.word	0x20000928
 8002f14:	40012c00 	.word	0x40012c00

08002f18 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b086      	sub	sp, #24
 8002f1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f1e:	f107 0308 	add.w	r3, r7, #8
 8002f22:	2200      	movs	r2, #0
 8002f24:	601a      	str	r2, [r3, #0]
 8002f26:	605a      	str	r2, [r3, #4]
 8002f28:	609a      	str	r2, [r3, #8]
 8002f2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f2c:	463b      	mov	r3, r7
 8002f2e:	2200      	movs	r2, #0
 8002f30:	601a      	str	r2, [r3, #0]
 8002f32:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f34:	4b25      	ldr	r3, [pc, #148]	; (8002fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8002f36:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f3a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8002f3c:	4b23      	ldr	r3, [pc, #140]	; (8002fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8002f3e:	2247      	movs	r2, #71	; 0x47
 8002f40:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f42:	4b22      	ldr	r3, [pc, #136]	; (8002fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000;
 8002f48:	4b20      	ldr	r3, [pc, #128]	; (8002fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8002f4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f4e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f50:	4b1e      	ldr	r3, [pc, #120]	; (8002fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f56:	4b1d      	ldr	r3, [pc, #116]	; (8002fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f5c:	481b      	ldr	r0, [pc, #108]	; (8002fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8002f5e:	f005 fc13 	bl	8008788 <HAL_TIM_Base_Init>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	bf14      	ite	ne
 8002f68:	2301      	movne	r3, #1
 8002f6a:	2300      	moveq	r3, #0
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d001      	beq.n	8002f76 <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8002f72:	f002 f845 	bl	8005000 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f7a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f7c:	f107 0308 	add.w	r3, r7, #8
 8002f80:	4619      	mov	r1, r3
 8002f82:	4812      	ldr	r0, [pc, #72]	; (8002fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8002f84:	f006 f996 	bl	80092b4 <HAL_TIM_ConfigClockSource>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	bf14      	ite	ne
 8002f8e:	2301      	movne	r3, #1
 8002f90:	2300      	moveq	r3, #0
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d001      	beq.n	8002f9c <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8002f98:	f002 f832 	bl	8005000 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002fa4:	463b      	mov	r3, r7
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	4808      	ldr	r0, [pc, #32]	; (8002fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8002faa:	f006 fef7 	bl	8009d9c <HAL_TIMEx_MasterConfigSynchronization>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	bf14      	ite	ne
 8002fb4:	2301      	movne	r3, #1
 8002fb6:	2300      	moveq	r3, #0
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d001      	beq.n	8002fc2 <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8002fbe:	f002 f81f 	bl	8005000 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002fc2:	bf00      	nop
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	20000970 	.word	0x20000970

08002fd0 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b08a      	sub	sp, #40	; 0x28
 8002fd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fd6:	f107 0318 	add.w	r3, r7, #24
 8002fda:	2200      	movs	r2, #0
 8002fdc:	601a      	str	r2, [r3, #0]
 8002fde:	605a      	str	r2, [r3, #4]
 8002fe0:	609a      	str	r2, [r3, #8]
 8002fe2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fe4:	f107 0310 	add.w	r3, r7, #16
 8002fe8:	2200      	movs	r2, #0
 8002fea:	601a      	str	r2, [r3, #0]
 8002fec:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002fee:	463b      	mov	r3, r7
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	605a      	str	r2, [r3, #4]
 8002ff6:	609a      	str	r2, [r3, #8]
 8002ff8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002ffa:	4b38      	ldr	r3, [pc, #224]	; (80030dc <_ZL12MX_TIM3_Initv+0x10c>)
 8002ffc:	4a38      	ldr	r2, [pc, #224]	; (80030e0 <_ZL12MX_TIM3_Initv+0x110>)
 8002ffe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8003000:	4b36      	ldr	r3, [pc, #216]	; (80030dc <_ZL12MX_TIM3_Initv+0x10c>)
 8003002:	2247      	movs	r2, #71	; 0x47
 8003004:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003006:	4b35      	ldr	r3, [pc, #212]	; (80030dc <_ZL12MX_TIM3_Initv+0x10c>)
 8003008:	2200      	movs	r2, #0
 800300a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800300c:	4b33      	ldr	r3, [pc, #204]	; (80030dc <_ZL12MX_TIM3_Initv+0x10c>)
 800300e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003012:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003014:	4b31      	ldr	r3, [pc, #196]	; (80030dc <_ZL12MX_TIM3_Initv+0x10c>)
 8003016:	2200      	movs	r2, #0
 8003018:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800301a:	4b30      	ldr	r3, [pc, #192]	; (80030dc <_ZL12MX_TIM3_Initv+0x10c>)
 800301c:	2200      	movs	r2, #0
 800301e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003020:	482e      	ldr	r0, [pc, #184]	; (80030dc <_ZL12MX_TIM3_Initv+0x10c>)
 8003022:	f005 fbb1 	bl	8008788 <HAL_TIM_Base_Init>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	bf14      	ite	ne
 800302c:	2301      	movne	r3, #1
 800302e:	2300      	moveq	r3, #0
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <_ZL12MX_TIM3_Initv+0x6a>
  {
    Error_Handler();
 8003036:	f001 ffe3 	bl	8005000 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800303a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800303e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003040:	f107 0318 	add.w	r3, r7, #24
 8003044:	4619      	mov	r1, r3
 8003046:	4825      	ldr	r0, [pc, #148]	; (80030dc <_ZL12MX_TIM3_Initv+0x10c>)
 8003048:	f006 f934 	bl	80092b4 <HAL_TIM_ConfigClockSource>
 800304c:	4603      	mov	r3, r0
 800304e:	2b00      	cmp	r3, #0
 8003050:	bf14      	ite	ne
 8003052:	2301      	movne	r3, #1
 8003054:	2300      	moveq	r3, #0
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2b00      	cmp	r3, #0
 800305a:	d001      	beq.n	8003060 <_ZL12MX_TIM3_Initv+0x90>
  {
    Error_Handler();
 800305c:	f001 ffd0 	bl	8005000 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8003060:	481e      	ldr	r0, [pc, #120]	; (80030dc <_ZL12MX_TIM3_Initv+0x10c>)
 8003062:	f005 fd6f 	bl	8008b44 <HAL_TIM_IC_Init>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	bf14      	ite	ne
 800306c:	2301      	movne	r3, #1
 800306e:	2300      	moveq	r3, #0
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 8003076:	f001 ffc3 	bl	8005000 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800307a:	2300      	movs	r3, #0
 800307c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800307e:	2300      	movs	r3, #0
 8003080:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003082:	f107 0310 	add.w	r3, r7, #16
 8003086:	4619      	mov	r1, r3
 8003088:	4814      	ldr	r0, [pc, #80]	; (80030dc <_ZL12MX_TIM3_Initv+0x10c>)
 800308a:	f006 fe87 	bl	8009d9c <HAL_TIMEx_MasterConfigSynchronization>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	bf14      	ite	ne
 8003094:	2301      	movne	r3, #1
 8003096:	2300      	moveq	r3, #0
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <_ZL12MX_TIM3_Initv+0xd2>
  {
    Error_Handler();
 800309e:	f001 ffaf 	bl	8005000 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80030a2:	2300      	movs	r3, #0
 80030a4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80030a6:	2301      	movs	r3, #1
 80030a8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80030aa:	2300      	movs	r3, #0
 80030ac:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80030ae:	2300      	movs	r3, #0
 80030b0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80030b2:	463b      	mov	r3, r7
 80030b4:	2208      	movs	r2, #8
 80030b6:	4619      	mov	r1, r3
 80030b8:	4808      	ldr	r0, [pc, #32]	; (80030dc <_ZL12MX_TIM3_Initv+0x10c>)
 80030ba:	f005 ffa9 	bl	8009010 <HAL_TIM_IC_ConfigChannel>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	bf14      	ite	ne
 80030c4:	2301      	movne	r3, #1
 80030c6:	2300      	moveq	r3, #0
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <_ZL12MX_TIM3_Initv+0x102>
  {
    Error_Handler();
 80030ce:	f001 ff97 	bl	8005000 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80030d2:	bf00      	nop
 80030d4:	3728      	adds	r7, #40	; 0x28
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	200009b8 	.word	0x200009b8
 80030e0:	40000400 	.word	0x40000400

080030e4 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030ea:	f107 0308 	add.w	r3, r7, #8
 80030ee:	2200      	movs	r2, #0
 80030f0:	601a      	str	r2, [r3, #0]
 80030f2:	605a      	str	r2, [r3, #4]
 80030f4:	609a      	str	r2, [r3, #8]
 80030f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030f8:	463b      	mov	r3, r7
 80030fa:	2200      	movs	r2, #0
 80030fc:	601a      	str	r2, [r3, #0]
 80030fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003100:	4b25      	ldr	r3, [pc, #148]	; (8003198 <_ZL12MX_TIM4_Initv+0xb4>)
 8003102:	4a26      	ldr	r2, [pc, #152]	; (800319c <_ZL12MX_TIM4_Initv+0xb8>)
 8003104:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32000-1;
 8003106:	4b24      	ldr	r3, [pc, #144]	; (8003198 <_ZL12MX_TIM4_Initv+0xb4>)
 8003108:	f647 42ff 	movw	r2, #31999	; 0x7cff
 800310c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800310e:	4b22      	ldr	r3, [pc, #136]	; (8003198 <_ZL12MX_TIM4_Initv+0xb4>)
 8003110:	2200      	movs	r2, #0
 8003112:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8003114:	4b20      	ldr	r3, [pc, #128]	; (8003198 <_ZL12MX_TIM4_Initv+0xb4>)
 8003116:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800311a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800311c:	4b1e      	ldr	r3, [pc, #120]	; (8003198 <_ZL12MX_TIM4_Initv+0xb4>)
 800311e:	2200      	movs	r2, #0
 8003120:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003122:	4b1d      	ldr	r3, [pc, #116]	; (8003198 <_ZL12MX_TIM4_Initv+0xb4>)
 8003124:	2200      	movs	r2, #0
 8003126:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003128:	481b      	ldr	r0, [pc, #108]	; (8003198 <_ZL12MX_TIM4_Initv+0xb4>)
 800312a:	f005 fb2d 	bl	8008788 <HAL_TIM_Base_Init>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	bf14      	ite	ne
 8003134:	2301      	movne	r3, #1
 8003136:	2300      	moveq	r3, #0
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <_ZL12MX_TIM4_Initv+0x5e>
  {
    Error_Handler();
 800313e:	f001 ff5f 	bl	8005000 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003142:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003146:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003148:	f107 0308 	add.w	r3, r7, #8
 800314c:	4619      	mov	r1, r3
 800314e:	4812      	ldr	r0, [pc, #72]	; (8003198 <_ZL12MX_TIM4_Initv+0xb4>)
 8003150:	f006 f8b0 	bl	80092b4 <HAL_TIM_ConfigClockSource>
 8003154:	4603      	mov	r3, r0
 8003156:	2b00      	cmp	r3, #0
 8003158:	bf14      	ite	ne
 800315a:	2301      	movne	r3, #1
 800315c:	2300      	moveq	r3, #0
 800315e:	b2db      	uxtb	r3, r3
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <_ZL12MX_TIM4_Initv+0x84>
  {
    Error_Handler();
 8003164:	f001 ff4c 	bl	8005000 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003168:	2300      	movs	r3, #0
 800316a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800316c:	2300      	movs	r3, #0
 800316e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003170:	463b      	mov	r3, r7
 8003172:	4619      	mov	r1, r3
 8003174:	4808      	ldr	r0, [pc, #32]	; (8003198 <_ZL12MX_TIM4_Initv+0xb4>)
 8003176:	f006 fe11 	bl	8009d9c <HAL_TIMEx_MasterConfigSynchronization>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	bf14      	ite	ne
 8003180:	2301      	movne	r3, #1
 8003182:	2300      	moveq	r3, #0
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <_ZL12MX_TIM4_Initv+0xaa>
  {
    Error_Handler();
 800318a:	f001 ff39 	bl	8005000 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800318e:	bf00      	nop
 8003190:	3718      	adds	r7, #24
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	20000a00 	.word	0x20000a00
 800319c:	40000800 	.word	0x40000800

080031a0 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80031a4:	4b13      	ldr	r3, [pc, #76]	; (80031f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80031a6:	4a14      	ldr	r2, [pc, #80]	; (80031f8 <_ZL19MX_USART1_UART_Initv+0x58>)
 80031a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80031aa:	4b12      	ldr	r3, [pc, #72]	; (80031f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80031ac:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80031b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031b2:	4b10      	ldr	r3, [pc, #64]	; (80031f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80031b8:	4b0e      	ldr	r3, [pc, #56]	; (80031f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80031be:	4b0d      	ldr	r3, [pc, #52]	; (80031f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031c4:	4b0b      	ldr	r3, [pc, #44]	; (80031f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80031c6:	220c      	movs	r2, #12
 80031c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031ca:	4b0a      	ldr	r3, [pc, #40]	; (80031f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80031d0:	4b08      	ldr	r3, [pc, #32]	; (80031f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80031d6:	4807      	ldr	r0, [pc, #28]	; (80031f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80031d8:	f006 fec5 	bl	8009f66 <HAL_UART_Init>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	bf14      	ite	ne
 80031e2:	2301      	movne	r3, #1
 80031e4:	2300      	moveq	r3, #0
 80031e6:	b2db      	uxtb	r3, r3
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d001      	beq.n	80031f0 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 80031ec:	f001 ff08 	bl	8005000 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80031f0:	bf00      	nop
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	20000a48 	.word	0x20000a48
 80031f8:	40013800 	.word	0x40013800

080031fc <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003200:	4b13      	ldr	r3, [pc, #76]	; (8003250 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003202:	4a14      	ldr	r2, [pc, #80]	; (8003254 <_ZL19MX_USART2_UART_Initv+0x58>)
 8003204:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 8003206:	4b12      	ldr	r3, [pc, #72]	; (8003250 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003208:	4a13      	ldr	r2, [pc, #76]	; (8003258 <_ZL19MX_USART2_UART_Initv+0x5c>)
 800320a:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800320c:	4b10      	ldr	r3, [pc, #64]	; (8003250 <_ZL19MX_USART2_UART_Initv+0x54>)
 800320e:	2200      	movs	r2, #0
 8003210:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003212:	4b0f      	ldr	r3, [pc, #60]	; (8003250 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003214:	2200      	movs	r2, #0
 8003216:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003218:	4b0d      	ldr	r3, [pc, #52]	; (8003250 <_ZL19MX_USART2_UART_Initv+0x54>)
 800321a:	2200      	movs	r2, #0
 800321c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800321e:	4b0c      	ldr	r3, [pc, #48]	; (8003250 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003220:	220c      	movs	r2, #12
 8003222:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003224:	4b0a      	ldr	r3, [pc, #40]	; (8003250 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003226:	2200      	movs	r2, #0
 8003228:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800322a:	4b09      	ldr	r3, [pc, #36]	; (8003250 <_ZL19MX_USART2_UART_Initv+0x54>)
 800322c:	2200      	movs	r2, #0
 800322e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003230:	4807      	ldr	r0, [pc, #28]	; (8003250 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003232:	f006 fe98 	bl	8009f66 <HAL_UART_Init>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	bf14      	ite	ne
 800323c:	2301      	movne	r3, #1
 800323e:	2300      	moveq	r3, #0
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <_ZL19MX_USART2_UART_Initv+0x4e>
  {
    Error_Handler();
 8003246:	f001 fedb 	bl	8005000 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800324a:	bf00      	nop
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	20000a88 	.word	0x20000a88
 8003254:	40004400 	.word	0x40004400
 8003258:	000f4240 	.word	0x000f4240

0800325c <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003260:	4b13      	ldr	r3, [pc, #76]	; (80032b0 <_ZL19MX_USART3_UART_Initv+0x54>)
 8003262:	4a14      	ldr	r2, [pc, #80]	; (80032b4 <_ZL19MX_USART3_UART_Initv+0x58>)
 8003264:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8003266:	4b12      	ldr	r3, [pc, #72]	; (80032b0 <_ZL19MX_USART3_UART_Initv+0x54>)
 8003268:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800326c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800326e:	4b10      	ldr	r3, [pc, #64]	; (80032b0 <_ZL19MX_USART3_UART_Initv+0x54>)
 8003270:	2200      	movs	r2, #0
 8003272:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003274:	4b0e      	ldr	r3, [pc, #56]	; (80032b0 <_ZL19MX_USART3_UART_Initv+0x54>)
 8003276:	2200      	movs	r2, #0
 8003278:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800327a:	4b0d      	ldr	r3, [pc, #52]	; (80032b0 <_ZL19MX_USART3_UART_Initv+0x54>)
 800327c:	2200      	movs	r2, #0
 800327e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003280:	4b0b      	ldr	r3, [pc, #44]	; (80032b0 <_ZL19MX_USART3_UART_Initv+0x54>)
 8003282:	220c      	movs	r2, #12
 8003284:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003286:	4b0a      	ldr	r3, [pc, #40]	; (80032b0 <_ZL19MX_USART3_UART_Initv+0x54>)
 8003288:	2200      	movs	r2, #0
 800328a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800328c:	4b08      	ldr	r3, [pc, #32]	; (80032b0 <_ZL19MX_USART3_UART_Initv+0x54>)
 800328e:	2200      	movs	r2, #0
 8003290:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003292:	4807      	ldr	r0, [pc, #28]	; (80032b0 <_ZL19MX_USART3_UART_Initv+0x54>)
 8003294:	f006 fe67 	bl	8009f66 <HAL_UART_Init>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	bf14      	ite	ne
 800329e:	2301      	movne	r3, #1
 80032a0:	2300      	moveq	r3, #0
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d001      	beq.n	80032ac <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 80032a8:	f001 feaa 	bl	8005000 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80032ac:	bf00      	nop
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	20000ac8 	.word	0x20000ac8
 80032b4:	40004800 	.word	0x40004800

080032b8 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80032be:	4b0c      	ldr	r3, [pc, #48]	; (80032f0 <_ZL11MX_DMA_Initv+0x38>)
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	4a0b      	ldr	r2, [pc, #44]	; (80032f0 <_ZL11MX_DMA_Initv+0x38>)
 80032c4:	f043 0301 	orr.w	r3, r3, #1
 80032c8:	6153      	str	r3, [r2, #20]
 80032ca:	4b09      	ldr	r3, [pc, #36]	; (80032f0 <_ZL11MX_DMA_Initv+0x38>)
 80032cc:	695b      	ldr	r3, [r3, #20]
 80032ce:	f003 0301 	and.w	r3, r3, #1
 80032d2:	607b      	str	r3, [r7, #4]
 80032d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80032d6:	2200      	movs	r2, #0
 80032d8:	2100      	movs	r1, #0
 80032da:	200f      	movs	r0, #15
 80032dc:	f002 fc2f 	bl	8005b3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80032e0:	200f      	movs	r0, #15
 80032e2:	f002 fc48 	bl	8005b76 <HAL_NVIC_EnableIRQ>

}
 80032e6:	bf00      	nop
 80032e8:	3708      	adds	r7, #8
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	40021000 	.word	0x40021000

080032f4 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b088      	sub	sp, #32
 80032f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032fa:	f107 0310 	add.w	r3, r7, #16
 80032fe:	2200      	movs	r2, #0
 8003300:	601a      	str	r2, [r3, #0]
 8003302:	605a      	str	r2, [r3, #4]
 8003304:	609a      	str	r2, [r3, #8]
 8003306:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003308:	4b38      	ldr	r3, [pc, #224]	; (80033ec <_ZL12MX_GPIO_Initv+0xf8>)
 800330a:	699b      	ldr	r3, [r3, #24]
 800330c:	4a37      	ldr	r2, [pc, #220]	; (80033ec <_ZL12MX_GPIO_Initv+0xf8>)
 800330e:	f043 0310 	orr.w	r3, r3, #16
 8003312:	6193      	str	r3, [r2, #24]
 8003314:	4b35      	ldr	r3, [pc, #212]	; (80033ec <_ZL12MX_GPIO_Initv+0xf8>)
 8003316:	699b      	ldr	r3, [r3, #24]
 8003318:	f003 0310 	and.w	r3, r3, #16
 800331c:	60fb      	str	r3, [r7, #12]
 800331e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003320:	4b32      	ldr	r3, [pc, #200]	; (80033ec <_ZL12MX_GPIO_Initv+0xf8>)
 8003322:	699b      	ldr	r3, [r3, #24]
 8003324:	4a31      	ldr	r2, [pc, #196]	; (80033ec <_ZL12MX_GPIO_Initv+0xf8>)
 8003326:	f043 0320 	orr.w	r3, r3, #32
 800332a:	6193      	str	r3, [r2, #24]
 800332c:	4b2f      	ldr	r3, [pc, #188]	; (80033ec <_ZL12MX_GPIO_Initv+0xf8>)
 800332e:	699b      	ldr	r3, [r3, #24]
 8003330:	f003 0320 	and.w	r3, r3, #32
 8003334:	60bb      	str	r3, [r7, #8]
 8003336:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003338:	4b2c      	ldr	r3, [pc, #176]	; (80033ec <_ZL12MX_GPIO_Initv+0xf8>)
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	4a2b      	ldr	r2, [pc, #172]	; (80033ec <_ZL12MX_GPIO_Initv+0xf8>)
 800333e:	f043 0304 	orr.w	r3, r3, #4
 8003342:	6193      	str	r3, [r2, #24]
 8003344:	4b29      	ldr	r3, [pc, #164]	; (80033ec <_ZL12MX_GPIO_Initv+0xf8>)
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	f003 0304 	and.w	r3, r3, #4
 800334c:	607b      	str	r3, [r7, #4]
 800334e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003350:	4b26      	ldr	r3, [pc, #152]	; (80033ec <_ZL12MX_GPIO_Initv+0xf8>)
 8003352:	699b      	ldr	r3, [r3, #24]
 8003354:	4a25      	ldr	r2, [pc, #148]	; (80033ec <_ZL12MX_GPIO_Initv+0xf8>)
 8003356:	f043 0308 	orr.w	r3, r3, #8
 800335a:	6193      	str	r3, [r2, #24]
 800335c:	4b23      	ldr	r3, [pc, #140]	; (80033ec <_ZL12MX_GPIO_Initv+0xf8>)
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	f003 0308 	and.w	r3, r3, #8
 8003364:	603b      	str	r3, [r7, #0]
 8003366:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003368:	2200      	movs	r2, #0
 800336a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800336e:	4820      	ldr	r0, [pc, #128]	; (80033f0 <_ZL12MX_GPIO_Initv+0xfc>)
 8003370:	f003 f92a 	bl	80065c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8003374:	2200      	movs	r2, #0
 8003376:	2102      	movs	r1, #2
 8003378:	481e      	ldr	r0, [pc, #120]	; (80033f4 <_ZL12MX_GPIO_Initv+0x100>)
 800337a:	f003 f925 	bl	80065c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800337e:	2200      	movs	r2, #0
 8003380:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003384:	481c      	ldr	r0, [pc, #112]	; (80033f8 <_ZL12MX_GPIO_Initv+0x104>)
 8003386:	f003 f91f 	bl	80065c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800338a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800338e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003390:	2301      	movs	r3, #1
 8003392:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003394:	2300      	movs	r3, #0
 8003396:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003398:	2302      	movs	r3, #2
 800339a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800339c:	f107 0310 	add.w	r3, r7, #16
 80033a0:	4619      	mov	r1, r3
 80033a2:	4813      	ldr	r0, [pc, #76]	; (80033f0 <_ZL12MX_GPIO_Initv+0xfc>)
 80033a4:	f002 fed0 	bl	8006148 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80033a8:	2302      	movs	r3, #2
 80033aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033ac:	2301      	movs	r3, #1
 80033ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033b0:	2300      	movs	r3, #0
 80033b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033b4:	2302      	movs	r3, #2
 80033b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033b8:	f107 0310 	add.w	r3, r7, #16
 80033bc:	4619      	mov	r1, r3
 80033be:	480d      	ldr	r0, [pc, #52]	; (80033f4 <_ZL12MX_GPIO_Initv+0x100>)
 80033c0:	f002 fec2 	bl	8006148 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80033c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033ca:	2301      	movs	r3, #1
 80033cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ce:	2300      	movs	r3, #0
 80033d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033d2:	2302      	movs	r3, #2
 80033d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033d6:	f107 0310 	add.w	r3, r7, #16
 80033da:	4619      	mov	r1, r3
 80033dc:	4806      	ldr	r0, [pc, #24]	; (80033f8 <_ZL12MX_GPIO_Initv+0x104>)
 80033de:	f002 feb3 	bl	8006148 <HAL_GPIO_Init>

}
 80033e2:	bf00      	nop
 80033e4:	3720      	adds	r7, #32
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	40021000 	.word	0x40021000
 80033f0:	40011000 	.word	0x40011000
 80033f4:	40010c00 	.word	0x40010c00
 80033f8:	40010800 	.word	0x40010800

080033fc <_Z14MPU6050_Baslatv>:

/* USER CODE BEGIN 4 */
void MPU6050_Baslat(void) {
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b086      	sub	sp, #24
 8003400:	af04      	add	r7, sp, #16
	uint8_t config = 0x00;
 8003402:	2300      	movs	r3, #0
 8003404:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_POW_REG, 1, &config, 1, 5); //G registern aktif et
 8003406:	2305      	movs	r3, #5
 8003408:	9302      	str	r3, [sp, #8]
 800340a:	2301      	movs	r3, #1
 800340c:	9301      	str	r3, [sp, #4]
 800340e:	1dfb      	adds	r3, r7, #7
 8003410:	9300      	str	r3, [sp, #0]
 8003412:	2301      	movs	r3, #1
 8003414:	223e      	movs	r2, #62	; 0x3e
 8003416:	21d0      	movs	r1, #208	; 0xd0
 8003418:	4826      	ldr	r0, [pc, #152]	; (80034b4 <_Z14MPU6050_Baslatv+0xb8>)
 800341a:	f003 fd8f 	bl	8006f3c <HAL_I2C_Mem_Write>
	config = 0x18;
 800341e:	2318      	movs	r3, #24
 8003420:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, GYRO_CONF_REG, 1, &config, 1, 5); //Gyro 250 d/s'ye ayarlandi.
 8003422:	2305      	movs	r3, #5
 8003424:	9302      	str	r3, [sp, #8]
 8003426:	2301      	movs	r3, #1
 8003428:	9301      	str	r3, [sp, #4]
 800342a:	1dfb      	adds	r3, r7, #7
 800342c:	9300      	str	r3, [sp, #0]
 800342e:	2301      	movs	r3, #1
 8003430:	2216      	movs	r2, #22
 8003432:	21d0      	movs	r1, #208	; 0xd0
 8003434:	481f      	ldr	r0, [pc, #124]	; (80034b4 <_Z14MPU6050_Baslatv+0xb8>)
 8003436:	f003 fd81 	bl	8006f3c <HAL_I2C_Mem_Write>
	config = 0x00;
 800343a:	2300      	movs	r3, #0
 800343c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2d, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 800343e:	2305      	movs	r3, #5
 8003440:	9302      	str	r3, [sp, #8]
 8003442:	2301      	movs	r3, #1
 8003444:	9301      	str	r3, [sp, #4]
 8003446:	1dfb      	adds	r3, r7, #7
 8003448:	9300      	str	r3, [sp, #0]
 800344a:	2301      	movs	r3, #1
 800344c:	222d      	movs	r2, #45	; 0x2d
 800344e:	21a6      	movs	r1, #166	; 0xa6
 8003450:	4818      	ldr	r0, [pc, #96]	; (80034b4 <_Z14MPU6050_Baslatv+0xb8>)
 8003452:	f003 fd73 	bl	8006f3c <HAL_I2C_Mem_Write>
	config = 0x08;
 8003456:	2308      	movs	r3, #8
 8003458:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2d, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 800345a:	2305      	movs	r3, #5
 800345c:	9302      	str	r3, [sp, #8]
 800345e:	2301      	movs	r3, #1
 8003460:	9301      	str	r3, [sp, #4]
 8003462:	1dfb      	adds	r3, r7, #7
 8003464:	9300      	str	r3, [sp, #0]
 8003466:	2301      	movs	r3, #1
 8003468:	222d      	movs	r2, #45	; 0x2d
 800346a:	21a6      	movs	r1, #166	; 0xa6
 800346c:	4811      	ldr	r0, [pc, #68]	; (80034b4 <_Z14MPU6050_Baslatv+0xb8>)
 800346e:	f003 fd65 	bl	8006f3c <HAL_I2C_Mem_Write>
	config = 0x0D;
 8003472:	230d      	movs	r3, #13
 8003474:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2c, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 8003476:	2305      	movs	r3, #5
 8003478:	9302      	str	r3, [sp, #8]
 800347a:	2301      	movs	r3, #1
 800347c:	9301      	str	r3, [sp, #4]
 800347e:	1dfb      	adds	r3, r7, #7
 8003480:	9300      	str	r3, [sp, #0]
 8003482:	2301      	movs	r3, #1
 8003484:	222c      	movs	r2, #44	; 0x2c
 8003486:	21a6      	movs	r1, #166	; 0xa6
 8003488:	480a      	ldr	r0, [pc, #40]	; (80034b4 <_Z14MPU6050_Baslatv+0xb8>)
 800348a:	f003 fd57 	bl	8006f3c <HAL_I2C_Mem_Write>
	config = 0x01;
 800348e:	2301      	movs	r3, #1
 8003490:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x31, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 8003492:	2305      	movs	r3, #5
 8003494:	9302      	str	r3, [sp, #8]
 8003496:	2301      	movs	r3, #1
 8003498:	9301      	str	r3, [sp, #4]
 800349a:	1dfb      	adds	r3, r7, #7
 800349c:	9300      	str	r3, [sp, #0]
 800349e:	2301      	movs	r3, #1
 80034a0:	2231      	movs	r2, #49	; 0x31
 80034a2:	21a6      	movs	r1, #166	; 0xa6
 80034a4:	4803      	ldr	r0, [pc, #12]	; (80034b4 <_Z14MPU6050_Baslatv+0xb8>)
 80034a6:	f003 fd49 	bl	8006f3c <HAL_I2C_Mem_Write>

	//config = 0x04; //0x04
	//HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_DLPF_REG, 1, &config, 1, 5); //Low Pass Filter 94 Hz'e ayarland


}
 80034aa:	bf00      	nop
 80034ac:	3708      	adds	r7, #8
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	200008d4 	.word	0x200008d4

080034b8 <_Z8MagCalibsss>:

void MagCalib(int16_t MAG_X,int16_t MAG_Y,int16_t MAG_Z) {
 80034b8:	b5b0      	push	{r4, r5, r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
 80034be:	4603      	mov	r3, r0
 80034c0:	80fb      	strh	r3, [r7, #6]
 80034c2:	460b      	mov	r3, r1
 80034c4:	80bb      	strh	r3, [r7, #4]
 80034c6:	4613      	mov	r3, r2
 80034c8:	807b      	strh	r3, [r7, #2]
	/*
	MAG_X_CALIB = 0.94941*MAG_X - 0.0029894*MAG_Y + 0.0042334*MAG_Z - 163.26;
	MAG_Y_CALIB = 0.94369*MAG_Y - 0.0029894*MAG_X + 0.010705*MAG_Z + 179.65;
	MAG_Z_CALIB = 0.0042334*MAG_X + 0.010705*MAG_Y + 1.1163*MAG_Z - 139.67;
	*/
	MAG_X_CALIB = 0.9655*MAG_X + 0.01389*MAG_Y - 0.01816*MAG_Z + 16.0;
 80034ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80034ce:	4618      	mov	r0, r3
 80034d0:	f7fc ff98 	bl	8000404 <__aeabi_i2d>
 80034d4:	a366      	add	r3, pc, #408	; (adr r3, 8003670 <_Z8MagCalibsss+0x1b8>)
 80034d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034da:	f7fc fffd 	bl	80004d8 <__aeabi_dmul>
 80034de:	4602      	mov	r2, r0
 80034e0:	460b      	mov	r3, r1
 80034e2:	4614      	mov	r4, r2
 80034e4:	461d      	mov	r5, r3
 80034e6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7fc ff8a 	bl	8000404 <__aeabi_i2d>
 80034f0:	a361      	add	r3, pc, #388	; (adr r3, 8003678 <_Z8MagCalibsss+0x1c0>)
 80034f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f6:	f7fc ffef 	bl	80004d8 <__aeabi_dmul>
 80034fa:	4602      	mov	r2, r0
 80034fc:	460b      	mov	r3, r1
 80034fe:	4620      	mov	r0, r4
 8003500:	4629      	mov	r1, r5
 8003502:	f7fc fe33 	bl	800016c <__adddf3>
 8003506:	4602      	mov	r2, r0
 8003508:	460b      	mov	r3, r1
 800350a:	4614      	mov	r4, r2
 800350c:	461d      	mov	r5, r3
 800350e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003512:	4618      	mov	r0, r3
 8003514:	f7fc ff76 	bl	8000404 <__aeabi_i2d>
 8003518:	a359      	add	r3, pc, #356	; (adr r3, 8003680 <_Z8MagCalibsss+0x1c8>)
 800351a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800351e:	f7fc ffdb 	bl	80004d8 <__aeabi_dmul>
 8003522:	4602      	mov	r2, r0
 8003524:	460b      	mov	r3, r1
 8003526:	4620      	mov	r0, r4
 8003528:	4629      	mov	r1, r5
 800352a:	f7fc fe1d 	bl	8000168 <__aeabi_dsub>
 800352e:	4602      	mov	r2, r0
 8003530:	460b      	mov	r3, r1
 8003532:	4610      	mov	r0, r2
 8003534:	4619      	mov	r1, r3
 8003536:	f04f 0200 	mov.w	r2, #0
 800353a:	4b5d      	ldr	r3, [pc, #372]	; (80036b0 <_Z8MagCalibsss+0x1f8>)
 800353c:	f7fc fe16 	bl	800016c <__adddf3>
 8003540:	4602      	mov	r2, r0
 8003542:	460b      	mov	r3, r1
 8003544:	4610      	mov	r0, r2
 8003546:	4619      	mov	r1, r3
 8003548:	f7fd fa76 	bl	8000a38 <__aeabi_d2iz>
 800354c:	4603      	mov	r3, r0
 800354e:	b21a      	sxth	r2, r3
 8003550:	4b58      	ldr	r3, [pc, #352]	; (80036b4 <_Z8MagCalibsss+0x1fc>)
 8003552:	801a      	strh	r2, [r3, #0]
	MAG_Y_CALIB = 0.01389*MAG_X + 0.9476*MAG_Y + 0.006714*MAG_Z + 103.3;
 8003554:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003558:	4618      	mov	r0, r3
 800355a:	f7fc ff53 	bl	8000404 <__aeabi_i2d>
 800355e:	a346      	add	r3, pc, #280	; (adr r3, 8003678 <_Z8MagCalibsss+0x1c0>)
 8003560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003564:	f7fc ffb8 	bl	80004d8 <__aeabi_dmul>
 8003568:	4602      	mov	r2, r0
 800356a:	460b      	mov	r3, r1
 800356c:	4614      	mov	r4, r2
 800356e:	461d      	mov	r5, r3
 8003570:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003574:	4618      	mov	r0, r3
 8003576:	f7fc ff45 	bl	8000404 <__aeabi_i2d>
 800357a:	a343      	add	r3, pc, #268	; (adr r3, 8003688 <_Z8MagCalibsss+0x1d0>)
 800357c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003580:	f7fc ffaa 	bl	80004d8 <__aeabi_dmul>
 8003584:	4602      	mov	r2, r0
 8003586:	460b      	mov	r3, r1
 8003588:	4620      	mov	r0, r4
 800358a:	4629      	mov	r1, r5
 800358c:	f7fc fdee 	bl	800016c <__adddf3>
 8003590:	4602      	mov	r2, r0
 8003592:	460b      	mov	r3, r1
 8003594:	4614      	mov	r4, r2
 8003596:	461d      	mov	r5, r3
 8003598:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800359c:	4618      	mov	r0, r3
 800359e:	f7fc ff31 	bl	8000404 <__aeabi_i2d>
 80035a2:	a33b      	add	r3, pc, #236	; (adr r3, 8003690 <_Z8MagCalibsss+0x1d8>)
 80035a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035a8:	f7fc ff96 	bl	80004d8 <__aeabi_dmul>
 80035ac:	4602      	mov	r2, r0
 80035ae:	460b      	mov	r3, r1
 80035b0:	4620      	mov	r0, r4
 80035b2:	4629      	mov	r1, r5
 80035b4:	f7fc fdda 	bl	800016c <__adddf3>
 80035b8:	4602      	mov	r2, r0
 80035ba:	460b      	mov	r3, r1
 80035bc:	4610      	mov	r0, r2
 80035be:	4619      	mov	r1, r3
 80035c0:	a335      	add	r3, pc, #212	; (adr r3, 8003698 <_Z8MagCalibsss+0x1e0>)
 80035c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035c6:	f7fc fdd1 	bl	800016c <__adddf3>
 80035ca:	4602      	mov	r2, r0
 80035cc:	460b      	mov	r3, r1
 80035ce:	4610      	mov	r0, r2
 80035d0:	4619      	mov	r1, r3
 80035d2:	f7fd fa31 	bl	8000a38 <__aeabi_d2iz>
 80035d6:	4603      	mov	r3, r0
 80035d8:	b21a      	sxth	r2, r3
 80035da:	4b37      	ldr	r3, [pc, #220]	; (80036b8 <_Z8MagCalibsss+0x200>)
 80035dc:	801a      	strh	r2, [r3, #0]
	MAG_Z_CALIB = 0.006714*MAG_Y - 0.01816*MAG_X + 1.094*MAG_Z - 8.554;
 80035de:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7fc ff0e 	bl	8000404 <__aeabi_i2d>
 80035e8:	a329      	add	r3, pc, #164	; (adr r3, 8003690 <_Z8MagCalibsss+0x1d8>)
 80035ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ee:	f7fc ff73 	bl	80004d8 <__aeabi_dmul>
 80035f2:	4602      	mov	r2, r0
 80035f4:	460b      	mov	r3, r1
 80035f6:	4614      	mov	r4, r2
 80035f8:	461d      	mov	r5, r3
 80035fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80035fe:	4618      	mov	r0, r3
 8003600:	f7fc ff00 	bl	8000404 <__aeabi_i2d>
 8003604:	a31e      	add	r3, pc, #120	; (adr r3, 8003680 <_Z8MagCalibsss+0x1c8>)
 8003606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800360a:	f7fc ff65 	bl	80004d8 <__aeabi_dmul>
 800360e:	4602      	mov	r2, r0
 8003610:	460b      	mov	r3, r1
 8003612:	4620      	mov	r0, r4
 8003614:	4629      	mov	r1, r5
 8003616:	f7fc fda7 	bl	8000168 <__aeabi_dsub>
 800361a:	4602      	mov	r2, r0
 800361c:	460b      	mov	r3, r1
 800361e:	4614      	mov	r4, r2
 8003620:	461d      	mov	r5, r3
 8003622:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003626:	4618      	mov	r0, r3
 8003628:	f7fc feec 	bl	8000404 <__aeabi_i2d>
 800362c:	a31c      	add	r3, pc, #112	; (adr r3, 80036a0 <_Z8MagCalibsss+0x1e8>)
 800362e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003632:	f7fc ff51 	bl	80004d8 <__aeabi_dmul>
 8003636:	4602      	mov	r2, r0
 8003638:	460b      	mov	r3, r1
 800363a:	4620      	mov	r0, r4
 800363c:	4629      	mov	r1, r5
 800363e:	f7fc fd95 	bl	800016c <__adddf3>
 8003642:	4602      	mov	r2, r0
 8003644:	460b      	mov	r3, r1
 8003646:	4610      	mov	r0, r2
 8003648:	4619      	mov	r1, r3
 800364a:	a317      	add	r3, pc, #92	; (adr r3, 80036a8 <_Z8MagCalibsss+0x1f0>)
 800364c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003650:	f7fc fd8a 	bl	8000168 <__aeabi_dsub>
 8003654:	4602      	mov	r2, r0
 8003656:	460b      	mov	r3, r1
 8003658:	4610      	mov	r0, r2
 800365a:	4619      	mov	r1, r3
 800365c:	f7fd f9ec 	bl	8000a38 <__aeabi_d2iz>
 8003660:	4603      	mov	r3, r0
 8003662:	b21a      	sxth	r2, r3
 8003664:	4b15      	ldr	r3, [pc, #84]	; (80036bc <_Z8MagCalibsss+0x204>)
 8003666:	801a      	strh	r2, [r3, #0]
}
 8003668:	bf00      	nop
 800366a:	3708      	adds	r7, #8
 800366c:	46bd      	mov	sp, r7
 800366e:	bdb0      	pop	{r4, r5, r7, pc}
 8003670:	4189374c 	.word	0x4189374c
 8003674:	3feee560 	.word	0x3feee560
 8003678:	3dee7818 	.word	0x3dee7818
 800367c:	3f8c725c 	.word	0x3f8c725c
 8003680:	f861a60d 	.word	0xf861a60d
 8003684:	3f929888 	.word	0x3f929888
 8003688:	3c361134 	.word	0x3c361134
 800368c:	3fee52bd 	.word	0x3fee52bd
 8003690:	a6ce3583 	.word	0xa6ce3583
 8003694:	3f7b8023 	.word	0x3f7b8023
 8003698:	33333333 	.word	0x33333333
 800369c:	4059d333 	.word	0x4059d333
 80036a0:	24dd2f1b 	.word	0x24dd2f1b
 80036a4:	3ff18106 	.word	0x3ff18106
 80036a8:	e353f7cf 	.word	0xe353f7cf
 80036ac:	40211ba5 	.word	0x40211ba5
 80036b0:	40300000 	.word	0x40300000
 80036b4:	20001692 	.word	0x20001692
 80036b8:	20001694 	.word	0x20001694
 80036bc:	20001696 	.word	0x20001696

080036c0 <_Z9checkModei>:

void checkMode(int mod_ch) {
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
	  if(mod_ch < 1400) {
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 80036ce:	da0d      	bge.n	80036ec <_Z9checkModei+0x2c>

		  controller.mod = STABILIZE;
 80036d0:	4b11      	ldr	r3, [pc, #68]	; (8003718 <_Z9checkModei+0x58>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
		  controller.z0 = EKF.alt_gnd;
 80036d8:	4b10      	ldr	r3, [pc, #64]	; (800371c <_Z9checkModei+0x5c>)
 80036da:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80036de:	4a0e      	ldr	r2, [pc, #56]	; (8003718 <_Z9checkModei+0x58>)
 80036e0:	f8c2 317c 	str.w	r3, [r2, #380]	; 0x17c
		  controller.p_alt.reset();
 80036e4:	480e      	ldr	r0, [pc, #56]	; (8003720 <_Z9checkModei+0x60>)
 80036e6:	f00a fff7 	bl	800e6d8 <_ZN3PID5resetEv>
	  }

	  else {
		  controller.mod = ALT_HOLD;
	  }
}
 80036ea:	e011      	b.n	8003710 <_Z9checkModei+0x50>
	  else if (mod_ch >=1400 && mod_ch <1700) {
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 80036f2:	db09      	blt.n	8003708 <_Z9checkModei+0x48>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	f240 62a3 	movw	r2, #1699	; 0x6a3
 80036fa:	4293      	cmp	r3, r2
 80036fc:	dc04      	bgt.n	8003708 <_Z9checkModei+0x48>
		  controller.mod = ALT_HOLD;
 80036fe:	4b06      	ldr	r3, [pc, #24]	; (8003718 <_Z9checkModei+0x58>)
 8003700:	2201      	movs	r2, #1
 8003702:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
}
 8003706:	e003      	b.n	8003710 <_Z9checkModei+0x50>
		  controller.mod = ALT_HOLD;
 8003708:	4b03      	ldr	r3, [pc, #12]	; (8003718 <_Z9checkModei+0x58>)
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
}
 8003710:	bf00      	nop
 8003712:	3708      	adds	r7, #8
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}
 8003718:	20000fd8 	.word	0x20000fd8
 800371c:	20000d50 	.word	0x20000d50
 8003720:	20001378 	.word	0x20001378

08003724 <_Z9Check_Armv>:

void Check_Arm() {
 8003724:	b580      	push	{r7, lr}
 8003726:	af00      	add	r7, sp, #0
	if(!armed) {
 8003728:	4b27      	ldr	r3, [pc, #156]	; (80037c8 <_Z9Check_Armv+0xa4>)
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	f083 0301 	eor.w	r3, r3, #1
 8003730:	b2db      	uxtb	r3, r3
 8003732:	2b00      	cmp	r3, #0
 8003734:	d045      	beq.n	80037c2 <_Z9Check_Armv+0x9e>
		if((ch[2] < CH3_MIN + 100) && (ch[3] > 1700)) {
 8003736:	4b25      	ldr	r3, [pc, #148]	; (80037cc <_Z9Check_Armv+0xa8>)
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	f240 424b 	movw	r2, #1099	; 0x44b
 800373e:	4293      	cmp	r3, r2
 8003740:	dc3b      	bgt.n	80037ba <_Z9Check_Armv+0x96>
 8003742:	4b22      	ldr	r3, [pc, #136]	; (80037cc <_Z9Check_Armv+0xa8>)
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	f240 62a4 	movw	r2, #1700	; 0x6a4
 800374a:	4293      	cmp	r3, r2
 800374c:	dd35      	ble.n	80037ba <_Z9Check_Armv+0x96>
				if(!arm_start){
 800374e:	4b20      	ldr	r3, [pc, #128]	; (80037d0 <_Z9Check_Armv+0xac>)
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	f083 0301 	eor.w	r3, r3, #1
 8003756:	b2db      	uxtb	r3, r3
 8003758:	2b00      	cmp	r3, #0
 800375a:	d008      	beq.n	800376e <_Z9Check_Armv+0x4a>
					arm_timer = HAL_GetTick();
 800375c:	f002 f8c6 	bl	80058ec <HAL_GetTick>
 8003760:	4603      	mov	r3, r0
 8003762:	461a      	mov	r2, r3
 8003764:	4b1b      	ldr	r3, [pc, #108]	; (80037d4 <_Z9Check_Armv+0xb0>)
 8003766:	601a      	str	r2, [r3, #0]
					arm_start = true;
 8003768:	4b19      	ldr	r3, [pc, #100]	; (80037d0 <_Z9Check_Armv+0xac>)
 800376a:	2201      	movs	r2, #1
 800376c:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - arm_timer > 3000) {
 800376e:	f002 f8bd 	bl	80058ec <HAL_GetTick>
 8003772:	4603      	mov	r3, r0
 8003774:	4a17      	ldr	r2, [pc, #92]	; (80037d4 <_Z9Check_Armv+0xb0>)
 8003776:	6812      	ldr	r2, [r2, #0]
 8003778:	1a9b      	subs	r3, r3, r2
 800377a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800377e:	4293      	cmp	r3, r2
 8003780:	bf8c      	ite	hi
 8003782:	2301      	movhi	r3, #1
 8003784:	2300      	movls	r3, #0
 8003786:	b2db      	uxtb	r3, r3
 8003788:	2b00      	cmp	r3, #0
 800378a:	d01a      	beq.n	80037c2 <_Z9Check_Armv+0x9e>
					controller.pid_roll.reset();
 800378c:	4812      	ldr	r0, [pc, #72]	; (80037d8 <_Z9Check_Armv+0xb4>)
 800378e:	f00a ffa3 	bl	800e6d8 <_ZN3PID5resetEv>
					controller.pid_pitch.reset();
 8003792:	4812      	ldr	r0, [pc, #72]	; (80037dc <_Z9Check_Armv+0xb8>)
 8003794:	f00a ffa0 	bl	800e6d8 <_ZN3PID5resetEv>
					controller.pid_yaw.reset();
 8003798:	4811      	ldr	r0, [pc, #68]	; (80037e0 <_Z9Check_Armv+0xbc>)
 800379a:	f00a ff9d 	bl	800e6d8 <_ZN3PID5resetEv>
					armed = true;
 800379e:	4b0a      	ldr	r3, [pc, #40]	; (80037c8 <_Z9Check_Armv+0xa4>)
 80037a0:	2201      	movs	r2, #1
 80037a2:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80037a4:	2201      	movs	r2, #1
 80037a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80037aa:	480e      	ldr	r0, [pc, #56]	; (80037e4 <_Z9Check_Armv+0xc0>)
 80037ac:	f002 ff0c 	bl	80065c8 <HAL_GPIO_WritePin>
					EKF.sb = 1e-3;
 80037b0:	4b0d      	ldr	r3, [pc, #52]	; (80037e8 <_Z9Check_Armv+0xc4>)
 80037b2:	4a0e      	ldr	r2, [pc, #56]	; (80037ec <_Z9Check_Armv+0xc8>)
 80037b4:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
				if(HAL_GetTick() - arm_timer > 3000) {
 80037b8:	e003      	b.n	80037c2 <_Z9Check_Armv+0x9e>
				}

		}

		else {
			arm_start = false;
 80037ba:	4b05      	ldr	r3, [pc, #20]	; (80037d0 <_Z9Check_Armv+0xac>)
 80037bc:	2200      	movs	r2, #0
 80037be:	701a      	strb	r2, [r3, #0]
		}
	}

}
 80037c0:	e7ff      	b.n	80037c2 <_Z9Check_Armv+0x9e>
 80037c2:	bf00      	nop
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	200015f1 	.word	0x200015f1
 80037cc:	20001598 	.word	0x20001598
 80037d0:	200015f0 	.word	0x200015f0
 80037d4:	200015e4 	.word	0x200015e4
 80037d8:	20001180 	.word	0x20001180
 80037dc:	20001228 	.word	0x20001228
 80037e0:	200012d0 	.word	0x200012d0
 80037e4:	40010800 	.word	0x40010800
 80037e8:	20000d50 	.word	0x20000d50
 80037ec:	3a83126f 	.word	0x3a83126f

080037f0 <_Z12Check_Disarmv>:

void Check_Disarm() {
 80037f0:	b580      	push	{r7, lr}
 80037f2:	af00      	add	r7, sp, #0
	if(armed) {
 80037f4:	4b1f      	ldr	r3, [pc, #124]	; (8003874 <_Z12Check_Disarmv+0x84>)
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d038      	beq.n	800386e <_Z12Check_Disarmv+0x7e>
		if((ch[2] < 1100) && (ch[3] < 1100)) {
 80037fc:	4b1e      	ldr	r3, [pc, #120]	; (8003878 <_Z12Check_Disarmv+0x88>)
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f240 424b 	movw	r2, #1099	; 0x44b
 8003804:	4293      	cmp	r3, r2
 8003806:	dc2e      	bgt.n	8003866 <_Z12Check_Disarmv+0x76>
 8003808:	4b1b      	ldr	r3, [pc, #108]	; (8003878 <_Z12Check_Disarmv+0x88>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	f240 424b 	movw	r2, #1099	; 0x44b
 8003810:	4293      	cmp	r3, r2
 8003812:	dc28      	bgt.n	8003866 <_Z12Check_Disarmv+0x76>
				if(!disarm_start){
 8003814:	4b19      	ldr	r3, [pc, #100]	; (800387c <_Z12Check_Disarmv+0x8c>)
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	f083 0301 	eor.w	r3, r3, #1
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d008      	beq.n	8003834 <_Z12Check_Disarmv+0x44>
					disarm_timer = HAL_GetTick();
 8003822:	f002 f863 	bl	80058ec <HAL_GetTick>
 8003826:	4603      	mov	r3, r0
 8003828:	461a      	mov	r2, r3
 800382a:	4b15      	ldr	r3, [pc, #84]	; (8003880 <_Z12Check_Disarmv+0x90>)
 800382c:	601a      	str	r2, [r3, #0]
					disarm_start = true;
 800382e:	4b13      	ldr	r3, [pc, #76]	; (800387c <_Z12Check_Disarmv+0x8c>)
 8003830:	2201      	movs	r2, #1
 8003832:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - disarm_timer > 3000) {
 8003834:	f002 f85a 	bl	80058ec <HAL_GetTick>
 8003838:	4603      	mov	r3, r0
 800383a:	4a11      	ldr	r2, [pc, #68]	; (8003880 <_Z12Check_Disarmv+0x90>)
 800383c:	6812      	ldr	r2, [r2, #0]
 800383e:	1a9b      	subs	r3, r3, r2
 8003840:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003844:	4293      	cmp	r3, r2
 8003846:	bf8c      	ite	hi
 8003848:	2301      	movhi	r3, #1
 800384a:	2300      	movls	r3, #0
 800384c:	b2db      	uxtb	r3, r3
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00d      	beq.n	800386e <_Z12Check_Disarmv+0x7e>
					armed = false;
 8003852:	4b08      	ldr	r3, [pc, #32]	; (8003874 <_Z12Check_Disarmv+0x84>)
 8003854:	2200      	movs	r2, #0
 8003856:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8003858:	2200      	movs	r2, #0
 800385a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800385e:	4809      	ldr	r0, [pc, #36]	; (8003884 <_Z12Check_Disarmv+0x94>)
 8003860:	f002 feb2 	bl	80065c8 <HAL_GPIO_WritePin>
				if(HAL_GetTick() - disarm_timer > 3000) {
 8003864:	e003      	b.n	800386e <_Z12Check_Disarmv+0x7e>
				}

		}

		else {
			disarm_start = false;
 8003866:	4b05      	ldr	r3, [pc, #20]	; (800387c <_Z12Check_Disarmv+0x8c>)
 8003868:	2200      	movs	r2, #0
 800386a:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800386c:	e7ff      	b.n	800386e <_Z12Check_Disarmv+0x7e>
 800386e:	bf00      	nop
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	200015f1 	.word	0x200015f1
 8003878:	20001598 	.word	0x20001598
 800387c:	200015f2 	.word	0x200015f2
 8003880:	200015e8 	.word	0x200015e8
 8003884:	40010800 	.word	0x40010800

08003888 <_Z9TelemPackv>:

void TelemPack() {
 8003888:	b580      	push	{r7, lr}
 800388a:	af00      	add	r7, sp, #0
	  telem_pack.attitude.roll  = state.angles[0];
 800388c:	4b80      	ldr	r3, [pc, #512]	; (8003a90 <_Z9TelemPackv+0x208>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a80      	ldr	r2, [pc, #512]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003892:	6013      	str	r3, [r2, #0]
	  telem_pack.attitude.pitch = state.angles[1];
 8003894:	4b7e      	ldr	r3, [pc, #504]	; (8003a90 <_Z9TelemPackv+0x208>)
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	4a7e      	ldr	r2, [pc, #504]	; (8003a94 <_Z9TelemPackv+0x20c>)
 800389a:	6053      	str	r3, [r2, #4]
	  telem_pack.attitude.yaw   = state.angles[2];
 800389c:	4b7c      	ldr	r3, [pc, #496]	; (8003a90 <_Z9TelemPackv+0x208>)
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	4a7c      	ldr	r2, [pc, #496]	; (8003a94 <_Z9TelemPackv+0x20c>)
 80038a2:	6093      	str	r3, [r2, #8]

	  telem_pack.pwm.w1 = controller_output[0];
 80038a4:	4b7c      	ldr	r3, [pc, #496]	; (8003a98 <_Z9TelemPackv+0x210>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	b29a      	uxth	r2, r3
 80038aa:	4b7a      	ldr	r3, [pc, #488]	; (8003a94 <_Z9TelemPackv+0x20c>)
 80038ac:	861a      	strh	r2, [r3, #48]	; 0x30
	  telem_pack.pwm.w2 = controller_output[1];
 80038ae:	4b7a      	ldr	r3, [pc, #488]	; (8003a98 <_Z9TelemPackv+0x210>)
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	b29a      	uxth	r2, r3
 80038b4:	4b77      	ldr	r3, [pc, #476]	; (8003a94 <_Z9TelemPackv+0x20c>)
 80038b6:	865a      	strh	r2, [r3, #50]	; 0x32
	  telem_pack.pwm.w3 = controller_output[2];
 80038b8:	4b77      	ldr	r3, [pc, #476]	; (8003a98 <_Z9TelemPackv+0x210>)
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	b29a      	uxth	r2, r3
 80038be:	4b75      	ldr	r3, [pc, #468]	; (8003a94 <_Z9TelemPackv+0x20c>)
 80038c0:	869a      	strh	r2, [r3, #52]	; 0x34
	  telem_pack.pwm.w4 = controller_output[3];
 80038c2:	4b75      	ldr	r3, [pc, #468]	; (8003a98 <_Z9TelemPackv+0x210>)
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	b29a      	uxth	r2, r3
 80038c8:	4b72      	ldr	r3, [pc, #456]	; (8003a94 <_Z9TelemPackv+0x20c>)
 80038ca:	86da      	strh	r2, [r3, #54]	; 0x36

	  telem_pack.attitude_des.roll  = controller.roll_des;
 80038cc:	4b73      	ldr	r3, [pc, #460]	; (8003a9c <_Z9TelemPackv+0x214>)
 80038ce:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80038d2:	4a70      	ldr	r2, [pc, #448]	; (8003a94 <_Z9TelemPackv+0x20c>)
 80038d4:	60d3      	str	r3, [r2, #12]
	  telem_pack.attitude_des.pitch = controller.pitch_des;
 80038d6:	4b71      	ldr	r3, [pc, #452]	; (8003a9c <_Z9TelemPackv+0x214>)
 80038d8:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80038dc:	4a6d      	ldr	r2, [pc, #436]	; (8003a94 <_Z9TelemPackv+0x20c>)
 80038de:	6113      	str	r3, [r2, #16]
	  telem_pack.attitude_des.yaw   = yaw_counter;
 80038e0:	4b6f      	ldr	r3, [pc, #444]	; (8003aa0 <_Z9TelemPackv+0x218>)
 80038e2:	f993 3000 	ldrsb.w	r3, [r3]
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7fd f9d8 	bl	8000c9c <__aeabi_i2f>
 80038ec:	4603      	mov	r3, r0
 80038ee:	4a69      	ldr	r2, [pc, #420]	; (8003a94 <_Z9TelemPackv+0x20c>)
 80038f0:	6153      	str	r3, [r2, #20]

	  telem_pack.attitude_rate.roll  = state.rates[0];
 80038f2:	4b67      	ldr	r3, [pc, #412]	; (8003a90 <_Z9TelemPackv+0x208>)
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	4a67      	ldr	r2, [pc, #412]	; (8003a94 <_Z9TelemPackv+0x20c>)
 80038f8:	6193      	str	r3, [r2, #24]
	  telem_pack.attitude_rate.pitch = state.rates[1];
 80038fa:	4b65      	ldr	r3, [pc, #404]	; (8003a90 <_Z9TelemPackv+0x208>)
 80038fc:	691b      	ldr	r3, [r3, #16]
 80038fe:	4a65      	ldr	r2, [pc, #404]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003900:	61d3      	str	r3, [r2, #28]
	  telem_pack.attitude_rate.yaw 	 = state.rates[2];
 8003902:	4b63      	ldr	r3, [pc, #396]	; (8003a90 <_Z9TelemPackv+0x208>)
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	4a63      	ldr	r2, [pc, #396]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003908:	6213      	str	r3, [r2, #32]

	  telem_pack.attitude_rate_des.roll =  state_des.rates[0];
 800390a:	4b66      	ldr	r3, [pc, #408]	; (8003aa4 <_Z9TelemPackv+0x21c>)
 800390c:	68db      	ldr	r3, [r3, #12]
 800390e:	4a61      	ldr	r2, [pc, #388]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003910:	6253      	str	r3, [r2, #36]	; 0x24
	  telem_pack.attitude_rate_des.pitch = state_des.rates[1];
 8003912:	4b64      	ldr	r3, [pc, #400]	; (8003aa4 <_Z9TelemPackv+0x21c>)
 8003914:	691b      	ldr	r3, [r3, #16]
 8003916:	4a5f      	ldr	r2, [pc, #380]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003918:	6293      	str	r3, [r2, #40]	; 0x28

	  telem_pack.ekf.roll_acc  = euler_angles.roll;
 800391a:	4b63      	ldr	r3, [pc, #396]	; (8003aa8 <_Z9TelemPackv+0x220>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a5d      	ldr	r2, [pc, #372]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003920:	6393      	str	r3, [r2, #56]	; 0x38
	  telem_pack.ekf.pitch_acc = euler_angles.pitch;
 8003922:	4b61      	ldr	r3, [pc, #388]	; (8003aa8 <_Z9TelemPackv+0x220>)
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	4a5b      	ldr	r2, [pc, #364]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003928:	63d3      	str	r3, [r2, #60]	; 0x3c

	  telem_pack.ekf.roll_gyro  = EKF.gyro[0];
 800392a:	4b60      	ldr	r3, [pc, #384]	; (8003aac <_Z9TelemPackv+0x224>)
 800392c:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8003930:	4a58      	ldr	r2, [pc, #352]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003932:	6413      	str	r3, [r2, #64]	; 0x40
	  telem_pack.ekf.pitch_gyro = EKF.gyro[1];
 8003934:	4b5d      	ldr	r3, [pc, #372]	; (8003aac <_Z9TelemPackv+0x224>)
 8003936:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 800393a:	4a56      	ldr	r2, [pc, #344]	; (8003a94 <_Z9TelemPackv+0x20c>)
 800393c:	6453      	str	r3, [r2, #68]	; 0x44

	  telem_pack.ekf.roll_comp =  EKF.gyro[2];
 800393e:	4b5b      	ldr	r3, [pc, #364]	; (8003aac <_Z9TelemPackv+0x224>)
 8003940:	f8d3 3190 	ldr.w	r3, [r3, #400]	; 0x190
 8003944:	4a53      	ldr	r2, [pc, #332]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003946:	6493      	str	r3, [r2, #72]	; 0x48
	  telem_pack.ekf.pitch_comp = euler_angles.yaw;
 8003948:	4b57      	ldr	r3, [pc, #348]	; (8003aa8 <_Z9TelemPackv+0x220>)
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	4a51      	ldr	r2, [pc, #324]	; (8003a94 <_Z9TelemPackv+0x20c>)
 800394e:	64d3      	str	r3, [r2, #76]	; 0x4c

	  telem_pack.ekf.roll_ekf =  EKF.roll_ekf;
 8003950:	4b56      	ldr	r3, [pc, #344]	; (8003aac <_Z9TelemPackv+0x224>)
 8003952:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 8003956:	4a4f      	ldr	r2, [pc, #316]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003958:	6513      	str	r3, [r2, #80]	; 0x50
	  telem_pack.ekf.pitch_ekf = EKF.pitch_ekf;
 800395a:	4b54      	ldr	r3, [pc, #336]	; (8003aac <_Z9TelemPackv+0x224>)
 800395c:	f8d3 3180 	ldr.w	r3, [r3, #384]	; 0x180
 8003960:	4a4c      	ldr	r2, [pc, #304]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003962:	6553      	str	r3, [r2, #84]	; 0x54

	  telem_pack.pid_roll.P = controller.pid_roll.P;
 8003964:	4b4d      	ldr	r3, [pc, #308]	; (8003a9c <_Z9TelemPackv+0x214>)
 8003966:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 800396a:	4a4a      	ldr	r2, [pc, #296]	; (8003a94 <_Z9TelemPackv+0x20c>)
 800396c:	6593      	str	r3, [r2, #88]	; 0x58
	  telem_pack.pid_roll.I = controller.pid_roll.I;
 800396e:	4b4b      	ldr	r3, [pc, #300]	; (8003a9c <_Z9TelemPackv+0x214>)
 8003970:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 8003974:	4a47      	ldr	r2, [pc, #284]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003976:	65d3      	str	r3, [r2, #92]	; 0x5c
	  telem_pack.pid_roll.D = controller.pid_roll.D;
 8003978:	4b48      	ldr	r3, [pc, #288]	; (8003a9c <_Z9TelemPackv+0x214>)
 800397a:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800397e:	4a45      	ldr	r2, [pc, #276]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003980:	6613      	str	r3, [r2, #96]	; 0x60
	  telem_pack.pid_roll.pd_roll_sat_buf = controller.pid_roll.pd_roll_sat_buf;
 8003982:	4b46      	ldr	r3, [pc, #280]	; (8003a9c <_Z9TelemPackv+0x214>)
 8003984:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8003988:	4a42      	ldr	r2, [pc, #264]	; (8003a94 <_Z9TelemPackv+0x20c>)
 800398a:	6653      	str	r3, [r2, #100]	; 0x64

	  telem_pack.pid_pitch.P = controller.pid_pitch.P;
 800398c:	4b43      	ldr	r3, [pc, #268]	; (8003a9c <_Z9TelemPackv+0x214>)
 800398e:	f8d3 32dc 	ldr.w	r3, [r3, #732]	; 0x2dc
 8003992:	4a40      	ldr	r2, [pc, #256]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003994:	6693      	str	r3, [r2, #104]	; 0x68
	  telem_pack.pid_pitch.I = controller.pid_pitch.I;
 8003996:	4b41      	ldr	r3, [pc, #260]	; (8003a9c <_Z9TelemPackv+0x214>)
 8003998:	f8d3 32e0 	ldr.w	r3, [r3, #736]	; 0x2e0
 800399c:	4a3d      	ldr	r2, [pc, #244]	; (8003a94 <_Z9TelemPackv+0x20c>)
 800399e:	66d3      	str	r3, [r2, #108]	; 0x6c
	  telem_pack.pid_pitch.D = controller.pid_pitch.D;
 80039a0:	4b3e      	ldr	r3, [pc, #248]	; (8003a9c <_Z9TelemPackv+0x214>)
 80039a2:	f8d3 32e4 	ldr.w	r3, [r3, #740]	; 0x2e4
 80039a6:	4a3b      	ldr	r2, [pc, #236]	; (8003a94 <_Z9TelemPackv+0x20c>)
 80039a8:	6713      	str	r3, [r2, #112]	; 0x70
	  telem_pack.pid_pitch.pd_roll_sat_buf = controller.pid_pitch.pd_roll_sat_buf;
 80039aa:	4b3c      	ldr	r3, [pc, #240]	; (8003a9c <_Z9TelemPackv+0x214>)
 80039ac:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 80039b0:	4a38      	ldr	r2, [pc, #224]	; (8003a94 <_Z9TelemPackv+0x20c>)
 80039b2:	6753      	str	r3, [r2, #116]	; 0x74

	  telem_pack.sonar_alt = EKF.sonar_alt;
 80039b4:	4b3d      	ldr	r3, [pc, #244]	; (8003aac <_Z9TelemPackv+0x224>)
 80039b6:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 80039ba:	4a36      	ldr	r2, [pc, #216]	; (8003a94 <_Z9TelemPackv+0x20c>)
 80039bc:	6793      	str	r3, [r2, #120]	; 0x78
	  telem_pack.velocity_body.z = EKF.vz;
 80039be:	4b3b      	ldr	r3, [pc, #236]	; (8003aac <_Z9TelemPackv+0x224>)
 80039c0:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 80039c4:	4a33      	ldr	r2, [pc, #204]	; (8003a94 <_Z9TelemPackv+0x20c>)
 80039c6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  telem_pack.position_body.z = EKF.alt_gnd;
 80039ca:	4b38      	ldr	r3, [pc, #224]	; (8003aac <_Z9TelemPackv+0x224>)
 80039cc:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80039d0:	4a30      	ldr	r2, [pc, #192]	; (8003a94 <_Z9TelemPackv+0x20c>)
 80039d2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	  telem_pack.cam_data.detected = cam_data_20.detected;
 80039d6:	4b36      	ldr	r3, [pc, #216]	; (8003ab0 <_Z9TelemPackv+0x228>)
 80039d8:	781a      	ldrb	r2, [r3, #0]
 80039da:	4b2e      	ldr	r3, [pc, #184]	; (8003a94 <_Z9TelemPackv+0x20c>)
 80039dc:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	  telem_pack.cam_data.x = cam_data_20.x;
 80039e0:	4b33      	ldr	r3, [pc, #204]	; (8003ab0 <_Z9TelemPackv+0x228>)
 80039e2:	f9b3 3001 	ldrsh.w	r3, [r3, #1]
 80039e6:	b21a      	sxth	r2, r3
 80039e8:	4b2a      	ldr	r3, [pc, #168]	; (8003a94 <_Z9TelemPackv+0x20c>)
 80039ea:	f8a3 209d 	strh.w	r2, [r3, #157]	; 0x9d
	  telem_pack.cam_data.y = cam_data_20.y;
 80039ee:	4b30      	ldr	r3, [pc, #192]	; (8003ab0 <_Z9TelemPackv+0x228>)
 80039f0:	f9b3 3003 	ldrsh.w	r3, [r3, #3]
 80039f4:	b21a      	sxth	r2, r3
 80039f6:	4b27      	ldr	r3, [pc, #156]	; (8003a94 <_Z9TelemPackv+0x20c>)
 80039f8:	f8a3 209f 	strh.w	r2, [r3, #159]	; 0x9f
	  telem_pack.cam_data.z_cam = cam_data_20.z_cam;
 80039fc:	4b2c      	ldr	r3, [pc, #176]	; (8003ab0 <_Z9TelemPackv+0x228>)
 80039fe:	f9b3 3005 	ldrsh.w	r3, [r3, #5]
 8003a02:	b21a      	sxth	r2, r3
 8003a04:	4b23      	ldr	r3, [pc, #140]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003a06:	f8a3 20a1 	strh.w	r2, [r3, #161]	; 0xa1


	  telem_pack.position_body.x = EKF.xbody;
 8003a0a:	4b28      	ldr	r3, [pc, #160]	; (8003aac <_Z9TelemPackv+0x224>)
 8003a0c:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8003a10:	4a20      	ldr	r2, [pc, #128]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003a12:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	  telem_pack.velocity_body.x = EKF.v;
 8003a16:	4b25      	ldr	r3, [pc, #148]	; (8003aac <_Z9TelemPackv+0x224>)
 8003a18:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 8003a1c:	4a1d      	ldr	r2, [pc, #116]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003a1e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
	  //telem_pack.position_body.y = EKF.ypos;

	  telem_pack.alt_thr = controller.alt_thr;
 8003a22:	4b1e      	ldr	r3, [pc, #120]	; (8003a9c <_Z9TelemPackv+0x214>)
 8003a24:	f8d3 3598 	ldr.w	r3, [r3, #1432]	; 0x598
 8003a28:	4a1a      	ldr	r2, [pc, #104]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003a2a:	67d3      	str	r3, [r2, #124]	; 0x7c

	  telem_pack.time_millis = HAL_GetTick();
 8003a2c:	f001 ff5e 	bl	80058ec <HAL_GetTick>
 8003a30:	4603      	mov	r3, r0
 8003a32:	4a18      	ldr	r2, [pc, #96]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003a34:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

	  telem_pack.acc.x = accXm;
 8003a38:	4b1e      	ldr	r3, [pc, #120]	; (8003ab4 <_Z9TelemPackv+0x22c>)
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	4b15      	ldr	r3, [pc, #84]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003a3e:	f8c3 20a5 	str.w	r2, [r3, #165]	; 0xa5
	  telem_pack.acc.y = accYm;
 8003a42:	4b1d      	ldr	r3, [pc, #116]	; (8003ab8 <_Z9TelemPackv+0x230>)
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	4b13      	ldr	r3, [pc, #76]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003a48:	f8c3 20a9 	str.w	r2, [r3, #169]	; 0xa9
	  telem_pack.acc.z = accZm;
 8003a4c:	4b1b      	ldr	r3, [pc, #108]	; (8003abc <_Z9TelemPackv+0x234>)
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	4b10      	ldr	r3, [pc, #64]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003a52:	f8c3 20ad 	str.w	r2, [r3, #173]	; 0xad

	  telem_pack.mag.x = MAG_X_CALIB;
 8003a56:	4b1a      	ldr	r3, [pc, #104]	; (8003ac0 <_Z9TelemPackv+0x238>)
 8003a58:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003a5c:	4b0d      	ldr	r3, [pc, #52]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003a5e:	f8a3 20b1 	strh.w	r2, [r3, #177]	; 0xb1
	  telem_pack.mag.y = MAG_Y_CALIB;
 8003a62:	4b18      	ldr	r3, [pc, #96]	; (8003ac4 <_Z9TelemPackv+0x23c>)
 8003a64:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003a68:	4b0a      	ldr	r3, [pc, #40]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003a6a:	f8a3 20b3 	strh.w	r2, [r3, #179]	; 0xb3
	  telem_pack.mag.z = MAG_Z_CALIB;
 8003a6e:	4b16      	ldr	r3, [pc, #88]	; (8003ac8 <_Z9TelemPackv+0x240>)
 8003a70:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003a74:	4b07      	ldr	r3, [pc, #28]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003a76:	f8a3 20b5 	strh.w	r2, [r3, #181]	; 0xb5
	  memcpy(buf,&telem_pack,sizeof(telem_pack));
 8003a7a:	4a14      	ldr	r2, [pc, #80]	; (8003acc <_Z9TelemPackv+0x244>)
 8003a7c:	4b05      	ldr	r3, [pc, #20]	; (8003a94 <_Z9TelemPackv+0x20c>)
 8003a7e:	4610      	mov	r0, r2
 8003a80:	4619      	mov	r1, r3
 8003a82:	23b7      	movs	r3, #183	; 0xb7
 8003a84:	461a      	mov	r2, r3
 8003a86:	f00d f8f5 	bl	8010c74 <memcpy>
}
 8003a8a:	bf00      	nop
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	20000bb8 	.word	0x20000bb8
 8003a94:	20000bdc 	.word	0x20000bdc
 8003a98:	20001578 	.word	0x20001578
 8003a9c:	20000fd8 	.word	0x20000fd8
 8003aa0:	20001698 	.word	0x20001698
 8003aa4:	20000b94 	.word	0x20000b94
 8003aa8:	20001678 	.word	0x20001678
 8003aac:	20000d50 	.word	0x20000d50
 8003ab0:	2000166c 	.word	0x2000166c
 8003ab4:	20000b70 	.word	0x20000b70
 8003ab8:	20000b74 	.word	0x20000b74
 8003abc:	20000b78 	.word	0x20000b78
 8003ac0:	20001692 	.word	0x20001692
 8003ac4:	20001694 	.word	0x20001694
 8003ac8:	20001696 	.word	0x20001696
 8003acc:	20000c94 	.word	0x20000c94

08003ad0 <_Z9SendTelemv>:

void SendTelem() {
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af00      	add	r7, sp, #0
	  TelemPack();
 8003ad6:	f7ff fed7 	bl	8003888 <_Z9TelemPackv>
	  HAL_UART_Transmit(&huart2, (uint8_t*)buf, sizeof(struct telem_pack), 100);
 8003ada:	2364      	movs	r3, #100	; 0x64
 8003adc:	22b7      	movs	r2, #183	; 0xb7
 8003ade:	490e      	ldr	r1, [pc, #56]	; (8003b18 <_Z9SendTelemv+0x48>)
 8003ae0:	480e      	ldr	r0, [pc, #56]	; (8003b1c <_Z9SendTelemv+0x4c>)
 8003ae2:	f006 fab9 	bl	800a058 <HAL_UART_Transmit>
	  char end_char = '@';
 8003ae6:	2340      	movs	r3, #64	; 0x40
 8003ae8:	71fb      	strb	r3, [r7, #7]
	  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 100);
 8003aea:	1df9      	adds	r1, r7, #7
 8003aec:	2364      	movs	r3, #100	; 0x64
 8003aee:	2201      	movs	r2, #1
 8003af0:	480a      	ldr	r0, [pc, #40]	; (8003b1c <_Z9SendTelemv+0x4c>)
 8003af2:	f006 fab1 	bl	800a058 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 100);
 8003af6:	1df9      	adds	r1, r7, #7
 8003af8:	2364      	movs	r3, #100	; 0x64
 8003afa:	2201      	movs	r2, #1
 8003afc:	4807      	ldr	r0, [pc, #28]	; (8003b1c <_Z9SendTelemv+0x4c>)
 8003afe:	f006 faab 	bl	800a058 <HAL_UART_Transmit>
	  sent_time = HAL_GetTick();
 8003b02:	f001 fef3 	bl	80058ec <HAL_GetTick>
 8003b06:	4603      	mov	r3, r0
 8003b08:	461a      	mov	r2, r3
 8003b0a:	4b05      	ldr	r3, [pc, #20]	; (8003b20 <_Z9SendTelemv+0x50>)
 8003b0c:	601a      	str	r2, [r3, #0]


}
 8003b0e:	bf00      	nop
 8003b10:	3708      	adds	r7, #8
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	20000c94 	.word	0x20000c94
 8003b1c:	20000a88 	.word	0x20000a88
 8003b20:	200015ec 	.word	0x200015ec

08003b24 <_Z7GyroOkuh>:

int16_t GyroOku (uint8_t addr) {
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b088      	sub	sp, #32
 8003b28:	af04      	add	r7, sp, #16
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)MPU6050 | I2C_READ, addr, 1, gyro_data, 2, 1);
 8003b2e:	79fb      	ldrb	r3, [r7, #7]
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	2301      	movs	r3, #1
 8003b34:	9302      	str	r3, [sp, #8]
 8003b36:	2302      	movs	r3, #2
 8003b38:	9301      	str	r3, [sp, #4]
 8003b3a:	f107 030c 	add.w	r3, r7, #12
 8003b3e:	9300      	str	r3, [sp, #0]
 8003b40:	2301      	movs	r3, #1
 8003b42:	21d1      	movs	r1, #209	; 0xd1
 8003b44:	4807      	ldr	r0, [pc, #28]	; (8003b64 <_Z7GyroOkuh+0x40>)
 8003b46:	f003 faf3 	bl	8007130 <HAL_I2C_Mem_Read>
	int16_t gyro = gyro_data[0]<<8 | gyro_data[1];
 8003b4a:	7b3b      	ldrb	r3, [r7, #12]
 8003b4c:	021b      	lsls	r3, r3, #8
 8003b4e:	b21a      	sxth	r2, r3
 8003b50:	7b7b      	ldrb	r3, [r7, #13]
 8003b52:	b21b      	sxth	r3, r3
 8003b54:	4313      	orrs	r3, r2
 8003b56:	81fb      	strh	r3, [r7, #14]
	return gyro;
 8003b58:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3710      	adds	r7, #16
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	200008d4 	.word	0x200008d4

08003b68 <_Z7GPSInitv>:

void GPSInit() {
 8003b68:	b5b0      	push	{r4, r5, r7, lr}
 8003b6a:	b08e      	sub	sp, #56	; 0x38
 8003b6c:	af00      	add	r7, sp, #0
	uint8_t Disable_GPGSV[11] = {0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x03, 0x00, 0xFD, 0x15};
 8003b6e:	4a23      	ldr	r2, [pc, #140]	; (8003bfc <_Z7GPSInitv+0x94>)
 8003b70:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b74:	ca07      	ldmia	r2, {r0, r1, r2}
 8003b76:	c303      	stmia	r3!, {r0, r1}
 8003b78:	801a      	strh	r2, [r3, #0]
 8003b7a:	3302      	adds	r3, #2
 8003b7c:	0c12      	lsrs	r2, r2, #16
 8003b7e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t*)Disable_GPGSV, 11, 100);
 8003b80:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8003b84:	2364      	movs	r3, #100	; 0x64
 8003b86:	220b      	movs	r2, #11
 8003b88:	481d      	ldr	r0, [pc, #116]	; (8003c00 <_Z7GPSInitv+0x98>)
 8003b8a:	f006 fa65 	bl	800a058 <HAL_UART_Transmit>
	uint8_t Set_to_5Hz[14] = {0xB5, 0x62, 0x06, 0x08, 0x06, 0x00, 0xC8, 0x00, 0x01, 0x00, 0x01, 0x00, 0xDE, 0x6A};
 8003b8e:	4b1d      	ldr	r3, [pc, #116]	; (8003c04 <_Z7GPSInitv+0x9c>)
 8003b90:	f107 041c 	add.w	r4, r7, #28
 8003b94:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b96:	c407      	stmia	r4!, {r0, r1, r2}
 8003b98:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t*)Set_to_5Hz, 14, 100);
 8003b9a:	f107 011c 	add.w	r1, r7, #28
 8003b9e:	2364      	movs	r3, #100	; 0x64
 8003ba0:	220e      	movs	r2, #14
 8003ba2:	4817      	ldr	r0, [pc, #92]	; (8003c00 <_Z7GPSInitv+0x98>)
 8003ba4:	f006 fa58 	bl	800a058 <HAL_UART_Transmit>
	uint8_t Set_to_115[28] = {0xB5, 0x62, 0x06, 0x00, 0x14, 0x00, 0x01, 0x00, 0x00, 0x00, 0xD0, 0x08, 0x00, 0x00, 0x00, 0xC2, 0x01, 0x00, 0x07, 0x00, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0xC0, 0x7E};
 8003ba8:	4b17      	ldr	r3, [pc, #92]	; (8003c08 <_Z7GPSInitv+0xa0>)
 8003baa:	463c      	mov	r4, r7
 8003bac:	461d      	mov	r5, r3
 8003bae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bb0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bb2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003bb6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	HAL_UART_Transmit(&huart3, (uint8_t*)Set_to_115, 28, 100);
 8003bba:	4639      	mov	r1, r7
 8003bbc:	2364      	movs	r3, #100	; 0x64
 8003bbe:	221c      	movs	r2, #28
 8003bc0:	480f      	ldr	r0, [pc, #60]	; (8003c00 <_Z7GPSInitv+0x98>)
 8003bc2:	f006 fa49 	bl	800a058 <HAL_UART_Transmit>


    HAL_UART_Abort_IT(&huart3);
 8003bc6:	480e      	ldr	r0, [pc, #56]	; (8003c00 <_Z7GPSInitv+0x98>)
 8003bc8:	f006 fb58 	bl	800a27c <HAL_UART_Abort_IT>

    HAL_UART_DeInit(&huart3);
 8003bcc:	480c      	ldr	r0, [pc, #48]	; (8003c00 <_Z7GPSInitv+0x98>)
 8003bce:	f006 fa17 	bl	800a000 <HAL_UART_DeInit>

    huart3.Init.BaudRate = 115200;
 8003bd2:	4b0b      	ldr	r3, [pc, #44]	; (8003c00 <_Z7GPSInitv+0x98>)
 8003bd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003bd8:	605a      	str	r2, [r3, #4]

    if (HAL_UART_Init(&huart3) != HAL_OK) {
 8003bda:	4809      	ldr	r0, [pc, #36]	; (8003c00 <_Z7GPSInitv+0x98>)
 8003bdc:	f006 f9c3 	bl	8009f66 <HAL_UART_Init>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	bf14      	ite	ne
 8003be6:	2301      	movne	r3, #1
 8003be8:	2300      	moveq	r3, #0
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d001      	beq.n	8003bf4 <_Z7GPSInitv+0x8c>
        Error_Handler();
 8003bf0:	f001 fa06 	bl	8005000 <Error_Handler>
    }


}
 8003bf4:	bf00      	nop
 8003bf6:	3738      	adds	r7, #56	; 0x38
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bdb0      	pop	{r4, r5, r7, pc}
 8003bfc:	08011e5c 	.word	0x08011e5c
 8003c00:	20000ac8 	.word	0x20000ac8
 8003c04:	08011e68 	.word	0x08011e68
 8003c08:	08011e78 	.word	0x08011e78

08003c0c <_Z7pwm2angt>:

float pwm2ang(unsigned short int pwm) {
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b088      	sub	sp, #32
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	4603      	mov	r3, r0
 8003c14:	80fb      	strh	r3, [r7, #6]
	int dead_zone = 5;
 8003c16:	2305      	movs	r3, #5
 8003c18:	61bb      	str	r3, [r7, #24]

	int in_min  = 1000;
 8003c1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c1e:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 8003c20:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003c24:	613b      	str	r3, [r7, #16]

	/*
	int in_min  = 1160;
	int in_max  = 1850;
	*/
	int out_min = -15;
 8003c26:	f06f 030e 	mvn.w	r3, #14
 8003c2a:	60fb      	str	r3, [r7, #12]
	int out_max  = 15;
 8003c2c:	230f      	movs	r3, #15
 8003c2e:	60bb      	str	r3, [r7, #8]
	unsigned short int pwm_out;

	if(pwm > 1500 - dead_zone && pwm < 1500 + dead_zone) {
 8003c30:	88fa      	ldrh	r2, [r7, #6]
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 8003c38:	3304      	adds	r3, #4
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	dd09      	ble.n	8003c52 <_Z7pwm2angt+0x46>
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	f203 52db 	addw	r2, r3, #1499	; 0x5db
 8003c44:	88fb      	ldrh	r3, [r7, #6]
 8003c46:	429a      	cmp	r2, r3
 8003c48:	db03      	blt.n	8003c52 <_Z7pwm2angt+0x46>
		pwm_out = 1500;
 8003c4a:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8003c4e:	83fb      	strh	r3, [r7, #30]
 8003c50:	e001      	b.n	8003c56 <_Z7pwm2angt+0x4a>
	}

	else {
		pwm_out = pwm;
 8003c52:	88fb      	ldrh	r3, [r7, #6]
 8003c54:	83fb      	strh	r3, [r7, #30]
	}

	return (pwm_out - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003c56:	8bfa      	ldrh	r2, [r7, #30]
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	68b9      	ldr	r1, [r7, #8]
 8003c5e:	68fa      	ldr	r2, [r7, #12]
 8003c60:	1a8a      	subs	r2, r1, r2
 8003c62:	fb02 f203 	mul.w	r2, r2, r3
 8003c66:	6939      	ldr	r1, [r7, #16]
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	1acb      	subs	r3, r1, r3
 8003c6c:	fb92 f2f3 	sdiv	r2, r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	4413      	add	r3, r2
 8003c74:	4618      	mov	r0, r3
 8003c76:	f7fd f811 	bl	8000c9c <__aeabi_i2f>
 8003c7a:	4603      	mov	r3, r0
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3720      	adds	r7, #32
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}

08003c84 <_Z8pwm2ratet>:

float pwm2rate(unsigned short int pwm) {
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b086      	sub	sp, #24
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	80fb      	strh	r3, [r7, #6]

	int in_min  = 1000;
 8003c8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c92:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 8003c94:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003c98:	613b      	str	r3, [r7, #16]

	/*
	int in_min  = 1160;
	int in_max  = 1850;
	 */
	int out_min = -100;
 8003c9a:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8003c9e:	60fb      	str	r3, [r7, #12]
	int out_max  = 100;
 8003ca0:	2364      	movs	r3, #100	; 0x64
 8003ca2:	60bb      	str	r3, [r7, #8]

	return -1 * ((pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min);
 8003ca4:	88fa      	ldrh	r2, [r7, #6]
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	68b9      	ldr	r1, [r7, #8]
 8003cac:	68fa      	ldr	r2, [r7, #12]
 8003cae:	1a8a      	subs	r2, r1, r2
 8003cb0:	fb02 f203 	mul.w	r2, r2, r3
 8003cb4:	6939      	ldr	r1, [r7, #16]
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	1acb      	subs	r3, r1, r3
 8003cba:	fb92 f2f3 	sdiv	r2, r2, r3
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	425b      	negs	r3, r3
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7fc ffe9 	bl	8000c9c <__aeabi_i2f>
 8003cca:	4603      	mov	r3, r0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3718      	adds	r7, #24
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <_Z6AccOkuh>:


int16_t AccOku (uint8_t addr) {
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b088      	sub	sp, #32
 8003cd8:	af04      	add	r7, sp, #16
 8003cda:	4603      	mov	r3, r0
 8003cdc:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)ADXL345 | I2C_READ, addr, 1, gyro_data, 2, 1);
 8003cde:	79fb      	ldrb	r3, [r7, #7]
 8003ce0:	b29a      	uxth	r2, r3
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	9302      	str	r3, [sp, #8]
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	9301      	str	r3, [sp, #4]
 8003cea:	f107 030c 	add.w	r3, r7, #12
 8003cee:	9300      	str	r3, [sp, #0]
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	21a7      	movs	r1, #167	; 0xa7
 8003cf4:	4807      	ldr	r0, [pc, #28]	; (8003d14 <_Z6AccOkuh+0x40>)
 8003cf6:	f003 fa1b 	bl	8007130 <HAL_I2C_Mem_Read>
	int16_t gyro = (gyro_data[1]<<8) | gyro_data[0];
 8003cfa:	7b7b      	ldrb	r3, [r7, #13]
 8003cfc:	021b      	lsls	r3, r3, #8
 8003cfe:	b21a      	sxth	r2, r3
 8003d00:	7b3b      	ldrb	r3, [r7, #12]
 8003d02:	b21b      	sxth	r3, r3
 8003d04:	4313      	orrs	r3, r2
 8003d06:	81fb      	strh	r3, [r7, #14]
	return gyro;
 8003d08:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3710      	adds	r7, #16
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	200008d4 	.word	0x200008d4

08003d18 <_ZSt4sqrtIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                    double>::__type
    sqrt(_Tp __x)
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
    { return __builtin_sqrt(__x); }
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f7fc fb6f 	bl	8000404 <__aeabi_i2d>
 8003d26:	4602      	mov	r2, r0
 8003d28:	460b      	mov	r3, r1
 8003d2a:	4610      	mov	r0, r2
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	f00b f85f 	bl	800edf0 <sqrt>
 8003d32:	4602      	mov	r2, r0
 8003d34:	460b      	mov	r3, r1
 8003d36:	4610      	mov	r0, r2
 8003d38:	4619      	mov	r1, r3
 8003d3a:	3708      	adds	r7, #8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <_Z9DCM2EulerPsS_>:

struct attitude DCM2Euler(int16_t acc[3], int16_t mag[3]) {
 8003d40:	b5b0      	push	{r4, r5, r7, lr}
 8003d42:	b08e      	sub	sp, #56	; 0x38
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	60f8      	str	r0, [r7, #12]
 8003d48:	60b9      	str	r1, [r7, #8]
 8003d4a:	607a      	str	r2, [r7, #4]
	struct attitude euler_angles;
	float rad2deg = 180.0/3.14;
 8003d4c:	4bc6      	ldr	r3, [pc, #792]	; (8004068 <_Z9DCM2EulerPsS_+0x328>)
 8003d4e:	637b      	str	r3, [r7, #52]	; 0x34
	float acctop = sqrt(acc[0]*acc[0] + acc[1]*acc[1] + acc[2]*acc[2]);
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d56:	461a      	mov	r2, r3
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d5e:	fb03 f202 	mul.w	r2, r3, r2
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	3302      	adds	r3, #2
 8003d66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	3302      	adds	r3, #2
 8003d70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d74:	fb03 f301 	mul.w	r3, r3, r1
 8003d78:	441a      	add	r2, r3
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	3304      	adds	r3, #4
 8003d7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d82:	4619      	mov	r1, r3
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	3304      	adds	r3, #4
 8003d88:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d8c:	fb03 f301 	mul.w	r3, r3, r1
 8003d90:	4413      	add	r3, r2
 8003d92:	4618      	mov	r0, r3
 8003d94:	f7ff ffc0 	bl	8003d18 <_ZSt4sqrtIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	460b      	mov	r3, r1
 8003d9c:	4610      	mov	r0, r2
 8003d9e:	4619      	mov	r1, r3
 8003da0:	f7fc fe72 	bl	8000a88 <__aeabi_d2f>
 8003da4:	4603      	mov	r3, r0
 8003da6:	633b      	str	r3, [r7, #48]	; 0x30

	//float A = (acctop*sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1])));
	//float DCM11 = (mag[0]*acc[1]*acc[1] - acc[0]*mag[1]*acc[1] + mag[0]*acc[2]*acc[2] - acc[0]*mag[2]*acc[2])/A;
	float DCM11 = (mag[0]*acc[1]*acc[1] - acc[0]*mag[1]*acc[1] + mag[0]*acc[2]*acc[2] - acc[0]*mag[2]*acc[2])/(acctop*sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1])));
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dae:	461a      	mov	r2, r3
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	3302      	adds	r3, #2
 8003db4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003db8:	fb03 f302 	mul.w	r3, r3, r2
 8003dbc:	68ba      	ldr	r2, [r7, #8]
 8003dbe:	3202      	adds	r2, #2
 8003dc0:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003dc4:	fb02 f203 	mul.w	r2, r2, r3
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dce:	4619      	mov	r1, r3
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	3302      	adds	r3, #2
 8003dd4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dd8:	fb03 f301 	mul.w	r3, r3, r1
 8003ddc:	68b9      	ldr	r1, [r7, #8]
 8003dde:	3102      	adds	r1, #2
 8003de0:	f9b1 1000 	ldrsh.w	r1, [r1]
 8003de4:	fb01 f303 	mul.w	r3, r1, r3
 8003de8:	1ad2      	subs	r2, r2, r3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003df0:	4619      	mov	r1, r3
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	3304      	adds	r3, #4
 8003df6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dfa:	fb03 f301 	mul.w	r3, r3, r1
 8003dfe:	68b9      	ldr	r1, [r7, #8]
 8003e00:	3104      	adds	r1, #4
 8003e02:	f9b1 1000 	ldrsh.w	r1, [r1]
 8003e06:	fb01 f303 	mul.w	r3, r1, r3
 8003e0a:	441a      	add	r2, r3
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e12:	4619      	mov	r1, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	3304      	adds	r3, #4
 8003e18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e1c:	fb03 f301 	mul.w	r3, r3, r1
 8003e20:	68b9      	ldr	r1, [r7, #8]
 8003e22:	3104      	adds	r1, #4
 8003e24:	f9b1 1000 	ldrsh.w	r1, [r1]
 8003e28:	fb01 f303 	mul.w	r3, r1, r3
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f7fc ff34 	bl	8000c9c <__aeabi_i2f>
 8003e34:	4604      	mov	r4, r0
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	3302      	adds	r3, #2
 8003e42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e46:	fb03 f202 	mul.w	r2, r3, r2
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	3302      	adds	r3, #2
 8003e4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e52:	4619      	mov	r1, r3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e5a:	fb03 f301 	mul.w	r3, r3, r1
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7fc ff1b 	bl	8000c9c <__aeabi_i2f>
 8003e66:	4603      	mov	r3, r0
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f000 f9d3 	bl	8004214 <_Z6squaref>
 8003e6e:	4605      	mov	r5, r0
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e76:	461a      	mov	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	3304      	adds	r3, #4
 8003e7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e80:	fb03 f202 	mul.w	r2, r3, r2
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	3304      	adds	r3, #4
 8003e88:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e8c:	4619      	mov	r1, r3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e94:	fb03 f301 	mul.w	r3, r3, r1
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f7fc fefe 	bl	8000c9c <__aeabi_i2f>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f000 f9b6 	bl	8004214 <_Z6squaref>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	4619      	mov	r1, r3
 8003eac:	4628      	mov	r0, r5
 8003eae:	f7fc fe41 	bl	8000b34 <__addsf3>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	461d      	mov	r5, r3
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	3302      	adds	r3, #2
 8003eba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	3304      	adds	r3, #4
 8003ec4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ec8:	fb03 f202 	mul.w	r2, r3, r2
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	3304      	adds	r3, #4
 8003ed0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	3302      	adds	r3, #2
 8003eda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ede:	fb03 f301 	mul.w	r3, r3, r1
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7fc fed9 	bl	8000c9c <__aeabi_i2f>
 8003eea:	4603      	mov	r3, r0
 8003eec:	4618      	mov	r0, r3
 8003eee:	f000 f991 	bl	8004214 <_Z6squaref>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	4628      	mov	r0, r5
 8003ef8:	f7fc fe1c 	bl	8000b34 <__addsf3>
 8003efc:	4603      	mov	r3, r0
 8003efe:	4618      	mov	r0, r3
 8003f00:	f7fe fdc4 	bl	8002a8c <_ZSt4sqrtf>
 8003f04:	4603      	mov	r3, r0
 8003f06:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7fc ff1b 	bl	8000d44 <__aeabi_fmul>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	4619      	mov	r1, r3
 8003f12:	4620      	mov	r0, r4
 8003f14:	f7fc ffca 	bl	8000eac <__aeabi_fdiv>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
	//A = sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1]));
	//float DCM21 = -(acc[1]*mag[2] - acc[2]*mag[1])/A;
	float DCM21 = -(acc[1]*mag[2] - acc[2]*mag[1])/sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1]));
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	3304      	adds	r3, #4
 8003f20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f24:	461a      	mov	r2, r3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	3302      	adds	r3, #2
 8003f2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f2e:	fb03 f202 	mul.w	r2, r3, r2
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	3302      	adds	r3, #2
 8003f36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f3a:	4619      	mov	r1, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	3304      	adds	r3, #4
 8003f40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f44:	fb03 f301 	mul.w	r3, r3, r1
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f7fc fea6 	bl	8000c9c <__aeabi_i2f>
 8003f50:	4604      	mov	r4, r0
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f58:	461a      	mov	r2, r3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	3302      	adds	r3, #2
 8003f5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f62:	fb03 f202 	mul.w	r2, r3, r2
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	3302      	adds	r3, #2
 8003f6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f6e:	4619      	mov	r1, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f76:	fb03 f301 	mul.w	r3, r3, r1
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f7fc fe8d 	bl	8000c9c <__aeabi_i2f>
 8003f82:	4603      	mov	r3, r0
 8003f84:	4618      	mov	r0, r3
 8003f86:	f000 f945 	bl	8004214 <_Z6squaref>
 8003f8a:	4605      	mov	r5, r0
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f92:	461a      	mov	r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	3304      	adds	r3, #4
 8003f98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f9c:	fb03 f202 	mul.w	r2, r3, r2
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	3304      	adds	r3, #4
 8003fa4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fa8:	4619      	mov	r1, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fb0:	fb03 f301 	mul.w	r3, r3, r1
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7fc fe70 	bl	8000c9c <__aeabi_i2f>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f000 f928 	bl	8004214 <_Z6squaref>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	4628      	mov	r0, r5
 8003fca:	f7fc fdb3 	bl	8000b34 <__addsf3>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	461d      	mov	r5, r3
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	3302      	adds	r3, #2
 8003fd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fda:	461a      	mov	r2, r3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	3304      	adds	r3, #4
 8003fe0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fe4:	fb03 f202 	mul.w	r2, r3, r2
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	3304      	adds	r3, #4
 8003fec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	3302      	adds	r3, #2
 8003ff6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ffa:	fb03 f301 	mul.w	r3, r3, r1
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	4618      	mov	r0, r3
 8004002:	f7fc fe4b 	bl	8000c9c <__aeabi_i2f>
 8004006:	4603      	mov	r3, r0
 8004008:	4618      	mov	r0, r3
 800400a:	f000 f903 	bl	8004214 <_Z6squaref>
 800400e:	4603      	mov	r3, r0
 8004010:	4619      	mov	r1, r3
 8004012:	4628      	mov	r0, r5
 8004014:	f7fc fd8e 	bl	8000b34 <__addsf3>
 8004018:	4603      	mov	r3, r0
 800401a:	4618      	mov	r0, r3
 800401c:	f7fe fd36 	bl	8002a8c <_ZSt4sqrtf>
 8004020:	4603      	mov	r3, r0
 8004022:	4619      	mov	r1, r3
 8004024:	4620      	mov	r0, r4
 8004026:	f7fc ff41 	bl	8000eac <__aeabi_fdiv>
 800402a:	4603      	mov	r3, r0
 800402c:	62bb      	str	r3, [r7, #40]	; 0x28


	float DCM31 = -acc[0]/acctop;
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004034:	425b      	negs	r3, r3
 8004036:	4618      	mov	r0, r3
 8004038:	f7fc fe30 	bl	8000c9c <__aeabi_i2f>
 800403c:	4603      	mov	r3, r0
 800403e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004040:	4618      	mov	r0, r3
 8004042:	f7fc ff33 	bl	8000eac <__aeabi_fdiv>
 8004046:	4603      	mov	r3, r0
 8004048:	627b      	str	r3, [r7, #36]	; 0x24
	float DCM32 = -acc[1]/acctop;
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	3302      	adds	r3, #2
 800404e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004052:	425b      	negs	r3, r3
 8004054:	4618      	mov	r0, r3
 8004056:	f7fc fe21 	bl	8000c9c <__aeabi_i2f>
 800405a:	4603      	mov	r3, r0
 800405c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800405e:	4618      	mov	r0, r3
 8004060:	f7fc ff24 	bl	8000eac <__aeabi_fdiv>
 8004064:	4603      	mov	r3, r0
 8004066:	e001      	b.n	800406c <_Z9DCM2EulerPsS_+0x32c>
 8004068:	42654ca3 	.word	0x42654ca3
 800406c:	623b      	str	r3, [r7, #32]
	float DCM33 = -acc[2]/acctop;
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	3304      	adds	r3, #4
 8004072:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004076:	425b      	negs	r3, r3
 8004078:	4618      	mov	r0, r3
 800407a:	f7fc fe0f 	bl	8000c9c <__aeabi_i2f>
 800407e:	4603      	mov	r3, r0
 8004080:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004082:	4618      	mov	r0, r3
 8004084:	f7fc ff12 	bl	8000eac <__aeabi_fdiv>
 8004088:	4603      	mov	r3, r0
 800408a:	61fb      	str	r3, [r7, #28]
	//euler_angles.pitch = rad2deg*atan2(-DCM31,x);
	float pitch = asin(-DCM31);
 800408c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004092:	4618      	mov	r0, r3
 8004094:	f7fe fcd4 	bl	8002a40 <_ZSt4asinf>
 8004098:	61b8      	str	r0, [r7, #24]
	float cp = cos(pitch);
 800409a:	69b8      	ldr	r0, [r7, #24]
 800409c:	f7fe fb08 	bl	80026b0 <_ZSt3cosf>
 80040a0:	6178      	str	r0, [r7, #20]

	euler_angles.pitch = rad2deg*pitch;
 80040a2:	69b9      	ldr	r1, [r7, #24]
 80040a4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80040a6:	f7fc fe4d 	bl	8000d44 <__aeabi_fmul>
 80040aa:	4603      	mov	r3, r0
 80040ac:	461a      	mov	r2, r3
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	605a      	str	r2, [r3, #4]
	//pitch = asin(pitch);
	euler_angles.roll = rad2deg*atan(DCM32/DCM33);
 80040b2:	69f9      	ldr	r1, [r7, #28]
 80040b4:	6a38      	ldr	r0, [r7, #32]
 80040b6:	f7fc fef9 	bl	8000eac <__aeabi_fdiv>
 80040ba:	4603      	mov	r3, r0
 80040bc:	4618      	mov	r0, r3
 80040be:	f7fe fccb 	bl	8002a58 <_ZSt4atanf>
 80040c2:	4603      	mov	r3, r0
 80040c4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80040c6:	4618      	mov	r0, r3
 80040c8:	f7fc fe3c 	bl	8000d44 <__aeabi_fmul>
 80040cc:	4603      	mov	r3, r0
 80040ce:	461a      	mov	r2, r3
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	601a      	str	r2, [r3, #0]
	float yaw = rad2deg*atan2(DCM21/cp,DCM11/cp);
 80040d4:	6979      	ldr	r1, [r7, #20]
 80040d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80040d8:	f7fc fee8 	bl	8000eac <__aeabi_fdiv>
 80040dc:	4603      	mov	r3, r0
 80040de:	461c      	mov	r4, r3
 80040e0:	6979      	ldr	r1, [r7, #20]
 80040e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80040e4:	f7fc fee2 	bl	8000eac <__aeabi_fdiv>
 80040e8:	4603      	mov	r3, r0
 80040ea:	4619      	mov	r1, r3
 80040ec:	4620      	mov	r0, r4
 80040ee:	f7fe fcbf 	bl	8002a70 <_ZSt5atan2ff>
 80040f2:	4603      	mov	r3, r0
 80040f4:	4619      	mov	r1, r3
 80040f6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80040f8:	f7fc fe24 	bl	8000d44 <__aeabi_fmul>
 80040fc:	4603      	mov	r3, r0
 80040fe:	613b      	str	r3, [r7, #16]
	//-euler_angles.yaw  = rad2deg*atan2(DCM21,DCM11);
	if((int)yaw < -175 && (int)yaw >= -180) {
 8004100:	6938      	ldr	r0, [r7, #16]
 8004102:	f7fc fffb 	bl	80010fc <__aeabi_f2iz>
 8004106:	4603      	mov	r3, r0
 8004108:	f113 0faf 	cmn.w	r3, #175	; 0xaf
 800410c:	da23      	bge.n	8004156 <_Z9DCM2EulerPsS_+0x416>
 800410e:	6938      	ldr	r0, [r7, #16]
 8004110:	f7fc fff4 	bl	80010fc <__aeabi_f2iz>
 8004114:	4603      	mov	r3, r0
 8004116:	f113 0fb4 	cmn.w	r3, #180	; 0xb4
 800411a:	db1c      	blt.n	8004156 <_Z9DCM2EulerPsS_+0x416>
			//yaw_sign = POSITIVE;
		if(yaw_sign != POSITIVE && -1*EKF.gyro[2] > 0) {
 800411c:	4b39      	ldr	r3, [pc, #228]	; (8004204 <_Z9DCM2EulerPsS_+0x4c4>)
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d04b      	beq.n	80041bc <_Z9DCM2EulerPsS_+0x47c>
 8004124:	4b38      	ldr	r3, [pc, #224]	; (8004208 <_Z9DCM2EulerPsS_+0x4c8>)
 8004126:	f8d3 3190 	ldr.w	r3, [r3, #400]	; 0x190
 800412a:	f04f 0100 	mov.w	r1, #0
 800412e:	4618      	mov	r0, r3
 8004130:	f7fc ffa6 	bl	8001080 <__aeabi_fcmplt>
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d100      	bne.n	800413c <_Z9DCM2EulerPsS_+0x3fc>
 800413a:	e03f      	b.n	80041bc <_Z9DCM2EulerPsS_+0x47c>
			yaw_counter++;
 800413c:	4b33      	ldr	r3, [pc, #204]	; (800420c <_Z9DCM2EulerPsS_+0x4cc>)
 800413e:	f993 3000 	ldrsb.w	r3, [r3]
 8004142:	b2db      	uxtb	r3, r3
 8004144:	3301      	adds	r3, #1
 8004146:	b2db      	uxtb	r3, r3
 8004148:	b25a      	sxtb	r2, r3
 800414a:	4b30      	ldr	r3, [pc, #192]	; (800420c <_Z9DCM2EulerPsS_+0x4cc>)
 800414c:	701a      	strb	r2, [r3, #0]
			yaw_sign = POSITIVE;
 800414e:	4b2d      	ldr	r3, [pc, #180]	; (8004204 <_Z9DCM2EulerPsS_+0x4c4>)
 8004150:	2200      	movs	r2, #0
 8004152:	701a      	strb	r2, [r3, #0]
		if(yaw_sign != POSITIVE && -1*EKF.gyro[2] > 0) {
 8004154:	e032      	b.n	80041bc <_Z9DCM2EulerPsS_+0x47c>
		}

	}
	else if((int)yaw > 175 && (int)yaw <= 180) {
 8004156:	6938      	ldr	r0, [r7, #16]
 8004158:	f7fc ffd0 	bl	80010fc <__aeabi_f2iz>
 800415c:	4603      	mov	r3, r0
 800415e:	2baf      	cmp	r3, #175	; 0xaf
 8004160:	dd22      	ble.n	80041a8 <_Z9DCM2EulerPsS_+0x468>
 8004162:	6938      	ldr	r0, [r7, #16]
 8004164:	f7fc ffca 	bl	80010fc <__aeabi_f2iz>
 8004168:	4603      	mov	r3, r0
 800416a:	2bb4      	cmp	r3, #180	; 0xb4
 800416c:	dc1c      	bgt.n	80041a8 <_Z9DCM2EulerPsS_+0x468>
			//yaw_sign = NEGATIVE;
		if(yaw_sign != POSITIVE && -1*EKF.gyro[2] < 0) {
 800416e:	4b25      	ldr	r3, [pc, #148]	; (8004204 <_Z9DCM2EulerPsS_+0x4c4>)
 8004170:	781b      	ldrb	r3, [r3, #0]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d022      	beq.n	80041bc <_Z9DCM2EulerPsS_+0x47c>
 8004176:	4b24      	ldr	r3, [pc, #144]	; (8004208 <_Z9DCM2EulerPsS_+0x4c8>)
 8004178:	f8d3 3190 	ldr.w	r3, [r3, #400]	; 0x190
 800417c:	f04f 0100 	mov.w	r1, #0
 8004180:	4618      	mov	r0, r3
 8004182:	f7fc ff9b 	bl	80010bc <__aeabi_fcmpgt>
 8004186:	4603      	mov	r3, r0
 8004188:	2b00      	cmp	r3, #0
 800418a:	d100      	bne.n	800418e <_Z9DCM2EulerPsS_+0x44e>
 800418c:	e016      	b.n	80041bc <_Z9DCM2EulerPsS_+0x47c>
			yaw_counter--;
 800418e:	4b1f      	ldr	r3, [pc, #124]	; (800420c <_Z9DCM2EulerPsS_+0x4cc>)
 8004190:	f993 3000 	ldrsb.w	r3, [r3]
 8004194:	b2db      	uxtb	r3, r3
 8004196:	3b01      	subs	r3, #1
 8004198:	b2db      	uxtb	r3, r3
 800419a:	b25a      	sxtb	r2, r3
 800419c:	4b1b      	ldr	r3, [pc, #108]	; (800420c <_Z9DCM2EulerPsS_+0x4cc>)
 800419e:	701a      	strb	r2, [r3, #0]
			yaw_sign = POSITIVE;
 80041a0:	4b18      	ldr	r3, [pc, #96]	; (8004204 <_Z9DCM2EulerPsS_+0x4c4>)
 80041a2:	2200      	movs	r2, #0
 80041a4:	701a      	strb	r2, [r3, #0]
		if(yaw_sign != POSITIVE && -1*EKF.gyro[2] < 0) {
 80041a6:	e009      	b.n	80041bc <_Z9DCM2EulerPsS_+0x47c>
		}
	}

	else if(jump_counter > 50) { //Approx 1 sec.
 80041a8:	4b19      	ldr	r3, [pc, #100]	; (8004210 <_Z9DCM2EulerPsS_+0x4d0>)
 80041aa:	881b      	ldrh	r3, [r3, #0]
 80041ac:	2b32      	cmp	r3, #50	; 0x32
 80041ae:	d905      	bls.n	80041bc <_Z9DCM2EulerPsS_+0x47c>
		yaw_sign = NEUTRAL;
 80041b0:	4b14      	ldr	r3, [pc, #80]	; (8004204 <_Z9DCM2EulerPsS_+0x4c4>)
 80041b2:	2202      	movs	r2, #2
 80041b4:	701a      	strb	r2, [r3, #0]
		jump_counter = 0;
 80041b6:	4b16      	ldr	r3, [pc, #88]	; (8004210 <_Z9DCM2EulerPsS_+0x4d0>)
 80041b8:	2200      	movs	r2, #0
 80041ba:	801a      	strh	r2, [r3, #0]
	}

	if(yaw_sign != NEUTRAL) {
 80041bc:	4b11      	ldr	r3, [pc, #68]	; (8004204 <_Z9DCM2EulerPsS_+0x4c4>)
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d005      	beq.n	80041d0 <_Z9DCM2EulerPsS_+0x490>
		jump_counter++;
 80041c4:	4b12      	ldr	r3, [pc, #72]	; (8004210 <_Z9DCM2EulerPsS_+0x4d0>)
 80041c6:	881b      	ldrh	r3, [r3, #0]
 80041c8:	3301      	adds	r3, #1
 80041ca:	b29a      	uxth	r2, r3
 80041cc:	4b10      	ldr	r3, [pc, #64]	; (8004210 <_Z9DCM2EulerPsS_+0x4d0>)
 80041ce:	801a      	strh	r2, [r3, #0]
	}

	yaw += yaw_counter*360;
 80041d0:	4b0e      	ldr	r3, [pc, #56]	; (800420c <_Z9DCM2EulerPsS_+0x4cc>)
 80041d2:	f993 3000 	ldrsb.w	r3, [r3]
 80041d6:	461a      	mov	r2, r3
 80041d8:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80041dc:	fb03 f302 	mul.w	r3, r3, r2
 80041e0:	4618      	mov	r0, r3
 80041e2:	f7fc fd5b 	bl	8000c9c <__aeabi_i2f>
 80041e6:	4603      	mov	r3, r0
 80041e8:	4619      	mov	r1, r3
 80041ea:	6938      	ldr	r0, [r7, #16]
 80041ec:	f7fc fca2 	bl	8000b34 <__addsf3>
 80041f0:	4603      	mov	r3, r0
 80041f2:	613b      	str	r3, [r7, #16]
	euler_angles.yaw = yaw;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	693a      	ldr	r2, [r7, #16]
 80041f8:	609a      	str	r2, [r3, #8]
	//euler_angles.yaw = (atan2((float) mag[1], (float) mag[0]) * 180 / M_PI);
	//yaw = acos(yaw);
	//euler_angles.pitch  = rad2deg*pitch;
	//euler_angles.roll   = rad2deg*roll;
	//euler_angles.yaw    = rad2deg*yaw;
	return euler_angles;
 80041fa:	bf00      	nop

}
 80041fc:	68f8      	ldr	r0, [r7, #12]
 80041fe:	3738      	adds	r7, #56	; 0x38
 8004200:	46bd      	mov	sp, r7
 8004202:	bdb0      	pop	{r4, r5, r7, pc}
 8004204:	20000014 	.word	0x20000014
 8004208:	20000d50 	.word	0x20000d50
 800420c:	20001698 	.word	0x20001698
 8004210:	2000169a 	.word	0x2000169a

08004214 <_Z6squaref>:

float square(float x) {
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
	float y = x*x;
 800421c:	6879      	ldr	r1, [r7, #4]
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f7fc fd90 	bl	8000d44 <__aeabi_fmul>
 8004224:	4603      	mov	r3, r0
 8004226:	60fb      	str	r3, [r7, #12]
	return y;
 8004228:	68fb      	ldr	r3, [r7, #12]
}
 800422a:	4618      	mov	r0, r3
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
	...

08004234 <_Z6PWMYazv>:

void PWMYaz() {
 8004234:	b480      	push	{r7}
 8004236:	af00      	add	r7, sp, #0
  if(!motor_start) {
			  MotorBaslat();
			  motor_start = true;
		  }
*/
	  if(armed) {
 8004238:	4b29      	ldr	r3, [pc, #164]	; (80042e0 <_Z6PWMYazv+0xac>)
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d036      	beq.n	80042ae <_Z6PWMYazv+0x7a>



		  if(ch[EMERGENCY_CH-1] < 1500 && ch[3-1] > CH3_MIN + 100) {
 8004240:	4b28      	ldr	r3, [pc, #160]	; (80042e4 <_Z6PWMYazv+0xb0>)
 8004242:	691b      	ldr	r3, [r3, #16]
 8004244:	f240 52db 	movw	r2, #1499	; 0x5db
 8004248:	4293      	cmp	r3, r2
 800424a:	dc1b      	bgt.n	8004284 <_Z6PWMYazv+0x50>
 800424c:	4b25      	ldr	r3, [pc, #148]	; (80042e4 <_Z6PWMYazv+0xb0>)
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	f240 424c 	movw	r2, #1100	; 0x44c
 8004254:	4293      	cmp	r3, r2
 8004256:	dd15      	ble.n	8004284 <_Z6PWMYazv+0x50>


			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,controller_output[0]);
 8004258:	4b23      	ldr	r3, [pc, #140]	; (80042e8 <_Z6PWMYazv+0xb4>)
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	4b23      	ldr	r3, [pc, #140]	; (80042ec <_Z6PWMYazv+0xb8>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,controller_output[1]);
 8004262:	4b21      	ldr	r3, [pc, #132]	; (80042e8 <_Z6PWMYazv+0xb4>)
 8004264:	685a      	ldr	r2, [r3, #4]
 8004266:	4b21      	ldr	r3, [pc, #132]	; (80042ec <_Z6PWMYazv+0xb8>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,controller_output[2]);
 800426c:	4b1e      	ldr	r3, [pc, #120]	; (80042e8 <_Z6PWMYazv+0xb4>)
 800426e:	689a      	ldr	r2, [r3, #8]
 8004270:	4b1e      	ldr	r3, [pc, #120]	; (80042ec <_Z6PWMYazv+0xb8>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	63da      	str	r2, [r3, #60]	; 0x3c
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,controller_output[3]);
 8004276:	4b1c      	ldr	r3, [pc, #112]	; (80042e8 <_Z6PWMYazv+0xb4>)
 8004278:	68da      	ldr	r2, [r3, #12]
 800427a:	4b1c      	ldr	r3, [pc, #112]	; (80042ec <_Z6PWMYazv+0xb8>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	641a      	str	r2, [r3, #64]	; 0x40
 8004280:	bf00      	nop
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
	  }



}
 8004282:	e028      	b.n	80042d6 <_Z6PWMYazv+0xa2>
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 8004284:	4b19      	ldr	r3, [pc, #100]	; (80042ec <_Z6PWMYazv+0xb8>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800428c:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 800428e:	4b17      	ldr	r3, [pc, #92]	; (80042ec <_Z6PWMYazv+0xb8>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004296:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 8004298:	4b14      	ldr	r3, [pc, #80]	; (80042ec <_Z6PWMYazv+0xb8>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042a0:	63da      	str	r2, [r3, #60]	; 0x3c
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 80042a2:	4b12      	ldr	r3, [pc, #72]	; (80042ec <_Z6PWMYazv+0xb8>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042aa:	641a      	str	r2, [r3, #64]	; 0x40
}
 80042ac:	e013      	b.n	80042d6 <_Z6PWMYazv+0xa2>
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 80042ae:	4b0f      	ldr	r3, [pc, #60]	; (80042ec <_Z6PWMYazv+0xb8>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042b6:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 80042b8:	4b0c      	ldr	r3, [pc, #48]	; (80042ec <_Z6PWMYazv+0xb8>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042c0:	639a      	str	r2, [r3, #56]	; 0x38
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 80042c2:	4b0a      	ldr	r3, [pc, #40]	; (80042ec <_Z6PWMYazv+0xb8>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042ca:	63da      	str	r2, [r3, #60]	; 0x3c
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 80042cc:	4b07      	ldr	r3, [pc, #28]	; (80042ec <_Z6PWMYazv+0xb8>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042d4:	641a      	str	r2, [r3, #64]	; 0x40
}
 80042d6:	bf00      	nop
 80042d8:	46bd      	mov	sp, r7
 80042da:	bc80      	pop	{r7}
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	200015f1 	.word	0x200015f1
 80042e4:	20001598 	.word	0x20001598
 80042e8:	20001578 	.word	0x20001578
 80042ec:	20000928 	.word	0x20000928

080042f0 <_Z7GyroErrh>:


float GyroErr(uint8_t addr) {
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	4603      	mov	r3, r0
 80042f8:	71fb      	strb	r3, [r7, #7]
	float GyroXh=0;
 80042fa:	f04f 0300 	mov.w	r3, #0
 80042fe:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 8004300:	2300      	movs	r3, #0
 8004302:	60bb      	str	r3, [r7, #8]
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800430a:	da12      	bge.n	8004332 <_Z7GyroErrh+0x42>
	{
		GyroXh += (GyroOku(addr));
 800430c:	79fb      	ldrb	r3, [r7, #7]
 800430e:	4618      	mov	r0, r3
 8004310:	f7ff fc08 	bl	8003b24 <_Z7GyroOkuh>
 8004314:	4603      	mov	r3, r0
 8004316:	4618      	mov	r0, r3
 8004318:	f7fc fcc0 	bl	8000c9c <__aeabi_i2f>
 800431c:	4603      	mov	r3, r0
 800431e:	4619      	mov	r1, r3
 8004320:	68f8      	ldr	r0, [r7, #12]
 8004322:	f7fc fc07 	bl	8000b34 <__addsf3>
 8004326:	4603      	mov	r3, r0
 8004328:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	3301      	adds	r3, #1
 800432e:	60bb      	str	r3, [r7, #8]
 8004330:	e7e8      	b.n	8004304 <_Z7GyroErrh+0x14>

	} //Haberlemeyi durdur.
	GyroXh=GyroXh/2000; //Son okunan deeri 2000'e bl.
 8004332:	4905      	ldr	r1, [pc, #20]	; (8004348 <_Z7GyroErrh+0x58>)
 8004334:	68f8      	ldr	r0, [r7, #12]
 8004336:	f7fc fdb9 	bl	8000eac <__aeabi_fdiv>
 800433a:	4603      	mov	r3, r0
 800433c:	60fb      	str	r3, [r7, #12]
	return GyroXh;
 800433e:	68fb      	ldr	r3, [r7, #12]
}
 8004340:	4618      	mov	r0, r3
 8004342:	3710      	adds	r7, #16
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}
 8004348:	44fa0000 	.word	0x44fa0000

0800434c <_Z6AccErrh>:

float AccErr(uint8_t addr) {
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
 8004352:	4603      	mov	r3, r0
 8004354:	71fb      	strb	r3, [r7, #7]
	float GyroXh=0;
 8004356:	f04f 0300 	mov.w	r3, #0
 800435a:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 800435c:	2300      	movs	r3, #0
 800435e:	60bb      	str	r3, [r7, #8]
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004366:	da12      	bge.n	800438e <_Z6AccErrh+0x42>
	{
		GyroXh += (AccOku(addr));
 8004368:	79fb      	ldrb	r3, [r7, #7]
 800436a:	4618      	mov	r0, r3
 800436c:	f7ff fcb2 	bl	8003cd4 <_Z6AccOkuh>
 8004370:	4603      	mov	r3, r0
 8004372:	4618      	mov	r0, r3
 8004374:	f7fc fc92 	bl	8000c9c <__aeabi_i2f>
 8004378:	4603      	mov	r3, r0
 800437a:	4619      	mov	r1, r3
 800437c:	68f8      	ldr	r0, [r7, #12]
 800437e:	f7fc fbd9 	bl	8000b34 <__addsf3>
 8004382:	4603      	mov	r3, r0
 8004384:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	3301      	adds	r3, #1
 800438a:	60bb      	str	r3, [r7, #8]
 800438c:	e7e8      	b.n	8004360 <_Z6AccErrh+0x14>

	} //Haberlemeyi durdur.
	GyroXh=GyroXh/2000; //Son okunan deeri 2000'e bl.
 800438e:	4905      	ldr	r1, [pc, #20]	; (80043a4 <_Z6AccErrh+0x58>)
 8004390:	68f8      	ldr	r0, [r7, #12]
 8004392:	f7fc fd8b 	bl	8000eac <__aeabi_fdiv>
 8004396:	4603      	mov	r3, r0
 8004398:	60fb      	str	r3, [r7, #12]
	return GyroXh;
 800439a:	68fb      	ldr	r3, [r7, #12]
}
 800439c:	4618      	mov	r0, r3
 800439e:	3710      	adds	r7, #16
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	44fa0000 	.word	0x44fa0000

080043a8 <_Z11MotorBaslatv>:

void MotorBaslat(void) {
 80043a8:	b580      	push	{r7, lr}
 80043aa:	af00      	add	r7, sp, #0
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 80043ac:	4b0c      	ldr	r3, [pc, #48]	; (80043e0 <_Z11MotorBaslatv+0x38>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80043b4:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 80043b6:	4b0a      	ldr	r3, [pc, #40]	; (80043e0 <_Z11MotorBaslatv+0x38>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80043be:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 80043c0:	4b07      	ldr	r3, [pc, #28]	; (80043e0 <_Z11MotorBaslatv+0x38>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80043c8:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 80043ca:	4b05      	ldr	r3, [pc, #20]	; (80043e0 <_Z11MotorBaslatv+0x38>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80043d2:	641a      	str	r2, [r3, #64]	; 0x40
	 // Delay(600);
	HAL_Delay(1000);
 80043d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80043d8:	f001 fa92 	bl	8005900 <HAL_Delay>
}
 80043dc:	bf00      	nop
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	20000928 	.word	0x20000928
 80043e4:	00000000 	.word	0x00000000

080043e8 <HAL_TIM_PeriodElapsedCallback>:
		ITM_SendChar((*ptr++));
	}
	return len;
}

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim) {
 80043e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043ea:	b0ab      	sub	sp, #172	; 0xac
 80043ec:	af0c      	add	r7, sp, #48	; 0x30
 80043ee:	6178      	str	r0, [r7, #20]

	if(htim == &htim2) {
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	4a77      	ldr	r2, [pc, #476]	; (80045d0 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	f040 8533 	bne.w	8004e60 <HAL_TIM_PeriodElapsedCallback+0xa78>
		//1.25 ms || 800 Hz


		set_ucounter(SONAR_CLOCK_RATE);
 80043fa:	2014      	movs	r0, #20
 80043fc:	f7fe faf0 	bl	80029e0 <set_ucounter>
		set_b_counter(12);
 8004400:	200c      	movs	r0, #12
 8004402:	f7fe f93b 	bl	800267c <set_b_counter>

		controller_counter++;
 8004406:	4b73      	ldr	r3, [pc, #460]	; (80045d4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8004408:	881b      	ldrh	r3, [r3, #0]
 800440a:	3301      	adds	r3, #1
 800440c:	b29a      	uxth	r2, r3
 800440e:	4b71      	ldr	r3, [pc, #452]	; (80045d4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8004410:	801a      	strh	r2, [r3, #0]
		camera_counter++;
 8004412:	4b71      	ldr	r3, [pc, #452]	; (80045d8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8004414:	881b      	ldrh	r3, [r3, #0]
 8004416:	3301      	adds	r3, #1
 8004418:	b29a      	uxth	r2, r3
 800441a:	4b6f      	ldr	r3, [pc, #444]	; (80045d8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 800441c:	801a      	strh	r2, [r3, #0]
		mag_counter++;
 800441e:	4b6f      	ldr	r3, [pc, #444]	; (80045dc <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8004420:	881b      	ldrh	r3, [r3, #0]
 8004422:	3301      	adds	r3, #1
 8004424:	b29a      	uxth	r2, r3
 8004426:	4b6d      	ldr	r3, [pc, #436]	; (80045dc <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8004428:	801a      	strh	r2, [r3, #0]
		gps_counter++;
 800442a:	4b6d      	ldr	r3, [pc, #436]	; (80045e0 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 800442c:	881b      	ldrh	r3, [r3, #0]
 800442e:	3301      	adds	r3, #1
 8004430:	b29a      	uxth	r2, r3
 8004432:	4b6b      	ldr	r3, [pc, #428]	; (80045e0 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8004434:	801a      	strh	r2, [r3, #0]

		if(gps_counter == GPS_CLOCK_RATE) {
 8004436:	4b6a      	ldr	r3, [pc, #424]	; (80045e0 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8004438:	881b      	ldrh	r3, [r3, #0]
 800443a:	2b28      	cmp	r3, #40	; 0x28
 800443c:	d13a      	bne.n	80044b4 <HAL_TIM_PeriodElapsedCallback+0xcc>
			gps_counter = 0;
 800443e:	4b68      	ldr	r3, [pc, #416]	; (80045e0 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8004440:	2200      	movs	r2, #0
 8004442:	801a      	strh	r2, [r3, #0]
			getGPSData(&gpsData);
 8004444:	4867      	ldr	r0, [pc, #412]	; (80045e4 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8004446:	f7fd fb8f 	bl	8001b68 <getGPSData>
			//if(gpsData.ggastruct.isfixValid) {
				EKF.Qgps = 4 * gpsData.ggastruct.HDOP;
 800444a:	4b66      	ldr	r3, [pc, #408]	; (80045e4 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800444c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800444e:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8004452:	4618      	mov	r0, r3
 8004454:	f7fc fc76 	bl	8000d44 <__aeabi_fmul>
 8004458:	4603      	mov	r3, r0
 800445a:	461a      	mov	r2, r3
 800445c:	4b62      	ldr	r3, [pc, #392]	; (80045e8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 800445e:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
			//}
			float lla[3];
			float ecef[3];
			float ecef0[3];

			lla[0] = gpsData.ggastruct.lcation.latitude;
 8004462:	4b60      	ldr	r3, [pc, #384]	; (80045e4 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	64bb      	str	r3, [r7, #72]	; 0x48
			lla[1] = gpsData.ggastruct.lcation.longitude;
 8004468:	4b5e      	ldr	r3, [pc, #376]	; (80045e4 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	64fb      	str	r3, [r7, #76]	; 0x4c
			lla[2] = gpsData.ggastruct.alt.altitude;
 800446e:	4b5d      	ldr	r3, [pc, #372]	; (80045e4 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8004470:	6a1b      	ldr	r3, [r3, #32]
 8004472:	653b      	str	r3, [r7, #80]	; 0x50

			lla2ecef(lla, ecef);
 8004474:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8004478:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800447c:	4611      	mov	r1, r2
 800447e:	4618      	mov	r0, r3
 8004480:	f7fe f92e 	bl	80026e0 <_Z8lla2ecefPfS_>
			lla2ecef(lla0, ecef0);
 8004484:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004488:	4619      	mov	r1, r3
 800448a:	4858      	ldr	r0, [pc, #352]	; (80045ec <HAL_TIM_PeriodElapsedCallback+0x204>)
 800448c:	f7fe f928 	bl	80026e0 <_Z8lla2ecefPfS_>

			float vned[2];
			ecef2ned(ecef, ecef0, lla0, vned);
 8004490:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004494:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8004498:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800449c:	4a53      	ldr	r2, [pc, #332]	; (80045ec <HAL_TIM_PeriodElapsedCallback+0x204>)
 800449e:	f7fe f9d5 	bl	800284c <_Z8ecef2nedPfS_S_S_>

			EKF.xned = vned[0];
 80044a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044a4:	4a50      	ldr	r2, [pc, #320]	; (80045e8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80044a6:	f8c2 3224 	str.w	r3, [r2, #548]	; 0x224
			EKF.yned = vned[1];
 80044aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044ac:	4a4e      	ldr	r2, [pc, #312]	; (80045e8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80044ae:	f8c2 3228 	str.w	r3, [r2, #552]	; 0x228
 80044b2:	e00a      	b.n	80044ca <HAL_TIM_PeriodElapsedCallback+0xe2>

		}

		else {
			EKF.Qgps = 400 * gpsData.ggastruct.HDOP;
 80044b4:	4b4b      	ldr	r3, [pc, #300]	; (80045e4 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 80044b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044b8:	494d      	ldr	r1, [pc, #308]	; (80045f0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80044ba:	4618      	mov	r0, r3
 80044bc:	f7fc fc42 	bl	8000d44 <__aeabi_fmul>
 80044c0:	4603      	mov	r3, r0
 80044c2:	461a      	mov	r2, r3
 80044c4:	4b48      	ldr	r3, [pc, #288]	; (80045e8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80044c6:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
		}

		if(mag_counter == MAG_CLOCK_RATE) {
 80044ca:	4b44      	ldr	r3, [pc, #272]	; (80045dc <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 80044cc:	881b      	ldrh	r3, [r3, #0]
 80044ce:	2b04      	cmp	r3, #4
 80044d0:	d146      	bne.n	8004560 <HAL_TIM_PeriodElapsedCallback+0x178>
			mag_counter = 0;
 80044d2:	4b42      	ldr	r3, [pc, #264]	; (80045dc <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	801a      	strh	r2, [r3, #0]
			HMC5883L_getMagData(&MAG_X, &MAG_Y, &MAG_Z);
 80044d8:	4a46      	ldr	r2, [pc, #280]	; (80045f4 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80044da:	4947      	ldr	r1, [pc, #284]	; (80045f8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 80044dc:	4847      	ldr	r0, [pc, #284]	; (80045fc <HAL_TIM_PeriodElapsedCallback+0x214>)
 80044de:	f7fc febd 	bl	800125c <HMC5883L_getMagData>
			MagCalib(MAG_X, MAG_Y, MAG_Z);
 80044e2:	4b46      	ldr	r3, [pc, #280]	; (80045fc <HAL_TIM_PeriodElapsedCallback+0x214>)
 80044e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80044e8:	4a43      	ldr	r2, [pc, #268]	; (80045f8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 80044ea:	f9b2 1000 	ldrsh.w	r1, [r2]
 80044ee:	4a41      	ldr	r2, [pc, #260]	; (80045f4 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80044f0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80044f4:	4618      	mov	r0, r3
 80044f6:	f7fe ffdf 	bl	80034b8 <_Z8MagCalibsss>
			int16_t mag[3];
			mag[0] = MAG_X_CALIB;
 80044fa:	4b41      	ldr	r3, [pc, #260]	; (8004600 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80044fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004500:	843b      	strh	r3, [r7, #32]
			mag[1] = MAG_Y_CALIB;
 8004502:	4b40      	ldr	r3, [pc, #256]	; (8004604 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8004504:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004508:	847b      	strh	r3, [r7, #34]	; 0x22
			mag[2] = MAG_Z_CALIB;
 800450a:	4b3f      	ldr	r3, [pc, #252]	; (8004608 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800450c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004510:	84bb      	strh	r3, [r7, #36]	; 0x24

			int16_t acc[3];
			acc[0] = accX;
 8004512:	4b3e      	ldr	r3, [pc, #248]	; (800460c <HAL_TIM_PeriodElapsedCallback+0x224>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4618      	mov	r0, r3
 8004518:	f7fc fdf0 	bl	80010fc <__aeabi_f2iz>
 800451c:	4603      	mov	r3, r0
 800451e:	b21b      	sxth	r3, r3
 8004520:	833b      	strh	r3, [r7, #24]
			acc[1] = accY;
 8004522:	4b3b      	ldr	r3, [pc, #236]	; (8004610 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4618      	mov	r0, r3
 8004528:	f7fc fde8 	bl	80010fc <__aeabi_f2iz>
 800452c:	4603      	mov	r3, r0
 800452e:	b21b      	sxth	r3, r3
 8004530:	837b      	strh	r3, [r7, #26]
			acc[2] = accZ;
 8004532:	4b38      	ldr	r3, [pc, #224]	; (8004614 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4618      	mov	r0, r3
 8004538:	f7fc fde0 	bl	80010fc <__aeabi_f2iz>
 800453c:	4603      	mov	r3, r0
 800453e:	b21b      	sxth	r3, r3
 8004540:	83bb      	strh	r3, [r7, #28]
			euler_angles = DCM2Euler(acc, mag);
 8004542:	4c35      	ldr	r4, [pc, #212]	; (8004618 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8004544:	463b      	mov	r3, r7
 8004546:	f107 0220 	add.w	r2, r7, #32
 800454a:	f107 0118 	add.w	r1, r7, #24
 800454e:	4618      	mov	r0, r3
 8004550:	f7ff fbf6 	bl	8003d40 <_Z9DCM2EulerPsS_>
 8004554:	4623      	mov	r3, r4
 8004556:	463a      	mov	r2, r7
 8004558:	6810      	ldr	r0, [r2, #0]
 800455a:	6851      	ldr	r1, [r2, #4]
 800455c:	6892      	ldr	r2, [r2, #8]
 800455e:	c307      	stmia	r3!, {r0, r1, r2}

		}

		if(camera_counter == 40) {
 8004560:	4b1d      	ldr	r3, [pc, #116]	; (80045d8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8004562:	881b      	ldrh	r3, [r3, #0]
 8004564:	2b28      	cmp	r3, #40	; 0x28
 8004566:	d125      	bne.n	80045b4 <HAL_TIM_PeriodElapsedCallback+0x1cc>
			  camera_counter = 0;
 8004568:	4b1b      	ldr	r3, [pc, #108]	; (80045d8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 800456a:	2200      	movs	r2, #0
 800456c:	801a      	strh	r2, [r3, #0]
			  memcpy(&cam_data_20, &cam_data, sizeof(cam_data));
 800456e:	4b2b      	ldr	r3, [pc, #172]	; (800461c <HAL_TIM_PeriodElapsedCallback+0x234>)
 8004570:	4a2b      	ldr	r2, [pc, #172]	; (8004620 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8004572:	ca07      	ldmia	r2, {r0, r1, r2}
 8004574:	c303      	stmia	r3!, {r0, r1}
 8004576:	701a      	strb	r2, [r3, #0]
			  EKF.camx = (float)cam_data.y/100.0;
 8004578:	4b29      	ldr	r3, [pc, #164]	; (8004620 <HAL_TIM_PeriodElapsedCallback+0x238>)
 800457a:	f9b3 3003 	ldrsh.w	r3, [r3, #3]
 800457e:	b21b      	sxth	r3, r3
 8004580:	4618      	mov	r0, r3
 8004582:	f7fc fb8b 	bl	8000c9c <__aeabi_i2f>
 8004586:	4603      	mov	r3, r0
 8004588:	4926      	ldr	r1, [pc, #152]	; (8004624 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800458a:	4618      	mov	r0, r3
 800458c:	f7fc fc8e 	bl	8000eac <__aeabi_fdiv>
 8004590:	4603      	mov	r3, r0
 8004592:	461a      	mov	r2, r3
 8004594:	4b14      	ldr	r3, [pc, #80]	; (80045e8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8004596:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208

			  if(!cam_data.detected) {
 800459a:	4b21      	ldr	r3, [pc, #132]	; (8004620 <HAL_TIM_PeriodElapsedCallback+0x238>)
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d104      	bne.n	80045ac <HAL_TIM_PeriodElapsedCallback+0x1c4>
				  EKF.Qc = 9e9;
 80045a2:	4b11      	ldr	r3, [pc, #68]	; (80045e8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80045a4:	4a20      	ldr	r2, [pc, #128]	; (8004628 <HAL_TIM_PeriodElapsedCallback+0x240>)
 80045a6:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
 80045aa:	e003      	b.n	80045b4 <HAL_TIM_PeriodElapsedCallback+0x1cc>
			  }

			  else {
				  EKF.Qc = 2.7e-2;
 80045ac:	4b0e      	ldr	r3, [pc, #56]	; (80045e8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80045ae:	4a1f      	ldr	r2, [pc, #124]	; (800462c <HAL_TIM_PeriodElapsedCallback+0x244>)
 80045b0:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
			  }
		}

		if(get_ucounter() == 1) {
 80045b4:	f7fe fa2e 	bl	8002a14 <get_ucounter>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	bf0c      	ite	eq
 80045be:	2301      	moveq	r3, #1
 80045c0:	2300      	movne	r3, #0
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d033      	beq.n	8004630 <HAL_TIM_PeriodElapsedCallback+0x248>
			request_range();
 80045c8:	f7fe f9d0 	bl	800296c <request_range>
 80045cc:	e0f1      	b.n	80047b2 <HAL_TIM_PeriodElapsedCallback+0x3ca>
 80045ce:	bf00      	nop
 80045d0:	20000970 	.word	0x20000970
 80045d4:	2000160c 	.word	0x2000160c
 80045d8:	2000160e 	.word	0x2000160e
 80045dc:	20001610 	.word	0x20001610
 80045e0:	20001612 	.word	0x20001612
 80045e4:	2000169c 	.word	0x2000169c
 80045e8:	20000d50 	.word	0x20000d50
 80045ec:	20000008 	.word	0x20000008
 80045f0:	43c80000 	.word	0x43c80000
 80045f4:	20001690 	.word	0x20001690
 80045f8:	2000168e 	.word	0x2000168e
 80045fc:	2000168c 	.word	0x2000168c
 8004600:	20001692 	.word	0x20001692
 8004604:	20001694 	.word	0x20001694
 8004608:	20001696 	.word	0x20001696
 800460c:	20000b58 	.word	0x20000b58
 8004610:	20000b5c 	.word	0x20000b5c
 8004614:	20000b60 	.word	0x20000b60
 8004618:	20001678 	.word	0x20001678
 800461c:	2000166c 	.word	0x2000166c
 8004620:	20001660 	.word	0x20001660
 8004624:	42c80000 	.word	0x42c80000
 8004628:	50061c46 	.word	0x50061c46
 800462c:	3cdd2f1b 	.word	0x3cdd2f1b
			//sonar_range = getRange();
		}


		else if (get_ucounter() == SONAR_CLOCK_RATE) {
 8004630:	f7fe f9f0 	bl	8002a14 <get_ucounter>
 8004634:	4603      	mov	r3, r0
 8004636:	2b14      	cmp	r3, #20
 8004638:	bf0c      	ite	eq
 800463a:	2301      	moveq	r3, #1
 800463c:	2300      	movne	r3, #0
 800463e:	b2db      	uxtb	r3, r3
 8004640:	2b00      	cmp	r3, #0
 8004642:	f000 80b6 	beq.w	80047b2 <HAL_TIM_PeriodElapsedCallback+0x3ca>

		  sonar_range = getRange();
 8004646:	f7fe f9ab 	bl	80029a0 <getRange>
 800464a:	4603      	mov	r3, r0
 800464c:	461a      	mov	r2, r3
 800464e:	4b70      	ldr	r3, [pc, #448]	; (8004810 <HAL_TIM_PeriodElapsedCallback+0x428>)
 8004650:	601a      	str	r2, [r3, #0]
		  sonar_alt_ = sonar_alt;
 8004652:	4b70      	ldr	r3, [pc, #448]	; (8004814 <HAL_TIM_PeriodElapsedCallback+0x42c>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a70      	ldr	r2, [pc, #448]	; (8004818 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8004658:	6013      	str	r3, [r2, #0]
		  sonar_vel_ = sonar_vel;
 800465a:	4b70      	ldr	r3, [pc, #448]	; (800481c <HAL_TIM_PeriodElapsedCallback+0x434>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a70      	ldr	r2, [pc, #448]	; (8004820 <HAL_TIM_PeriodElapsedCallback+0x438>)
 8004660:	6013      	str	r3, [r2, #0]

		  float sonar_roll = abs(deg2rad*state.angles[0]);
 8004662:	4b70      	ldr	r3, [pc, #448]	; (8004824 <HAL_TIM_PeriodElapsedCallback+0x43c>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4970      	ldr	r1, [pc, #448]	; (8004828 <HAL_TIM_PeriodElapsedCallback+0x440>)
 8004668:	4618      	mov	r0, r3
 800466a:	f7fc fb6b 	bl	8000d44 <__aeabi_fmul>
 800466e:	4603      	mov	r3, r0
 8004670:	4618      	mov	r0, r3
 8004672:	f7fe f9d9 	bl	8002a28 <_ZSt3absf>
 8004676:	6778      	str	r0, [r7, #116]	; 0x74
		  float sonar_pitch = abs(deg2rad*state.angles[1]);
 8004678:	4b6a      	ldr	r3, [pc, #424]	; (8004824 <HAL_TIM_PeriodElapsedCallback+0x43c>)
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	496a      	ldr	r1, [pc, #424]	; (8004828 <HAL_TIM_PeriodElapsedCallback+0x440>)
 800467e:	4618      	mov	r0, r3
 8004680:	f7fc fb60 	bl	8000d44 <__aeabi_fmul>
 8004684:	4603      	mov	r3, r0
 8004686:	4618      	mov	r0, r3
 8004688:	f7fe f9ce 	bl	8002a28 <_ZSt3absf>
 800468c:	6738      	str	r0, [r7, #112]	; 0x70
		  sonar_alt = (float)sonar_range/100.0 * cos(sonar_roll)* cos(sonar_pitch);
 800468e:	4b60      	ldr	r3, [pc, #384]	; (8004810 <HAL_TIM_PeriodElapsedCallback+0x428>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4618      	mov	r0, r3
 8004694:	f7fc fafe 	bl	8000c94 <__aeabi_ui2f>
 8004698:	4603      	mov	r3, r0
 800469a:	4618      	mov	r0, r3
 800469c:	f7fb fec4 	bl	8000428 <__aeabi_f2d>
 80046a0:	f04f 0200 	mov.w	r2, #0
 80046a4:	4b61      	ldr	r3, [pc, #388]	; (800482c <HAL_TIM_PeriodElapsedCallback+0x444>)
 80046a6:	f7fc f841 	bl	800072c <__aeabi_ddiv>
 80046aa:	4602      	mov	r2, r0
 80046ac:	460b      	mov	r3, r1
 80046ae:	4614      	mov	r4, r2
 80046b0:	461d      	mov	r5, r3
 80046b2:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80046b4:	f7fd fffc 	bl	80026b0 <_ZSt3cosf>
 80046b8:	4603      	mov	r3, r0
 80046ba:	4618      	mov	r0, r3
 80046bc:	f7fb feb4 	bl	8000428 <__aeabi_f2d>
 80046c0:	4602      	mov	r2, r0
 80046c2:	460b      	mov	r3, r1
 80046c4:	4620      	mov	r0, r4
 80046c6:	4629      	mov	r1, r5
 80046c8:	f7fb ff06 	bl	80004d8 <__aeabi_dmul>
 80046cc:	4602      	mov	r2, r0
 80046ce:	460b      	mov	r3, r1
 80046d0:	4614      	mov	r4, r2
 80046d2:	461d      	mov	r5, r3
 80046d4:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80046d6:	f7fd ffeb 	bl	80026b0 <_ZSt3cosf>
 80046da:	4603      	mov	r3, r0
 80046dc:	4618      	mov	r0, r3
 80046de:	f7fb fea3 	bl	8000428 <__aeabi_f2d>
 80046e2:	4602      	mov	r2, r0
 80046e4:	460b      	mov	r3, r1
 80046e6:	4620      	mov	r0, r4
 80046e8:	4629      	mov	r1, r5
 80046ea:	f7fb fef5 	bl	80004d8 <__aeabi_dmul>
 80046ee:	4602      	mov	r2, r0
 80046f0:	460b      	mov	r3, r1
 80046f2:	4610      	mov	r0, r2
 80046f4:	4619      	mov	r1, r3
 80046f6:	f7fc f9c7 	bl	8000a88 <__aeabi_d2f>
 80046fa:	4603      	mov	r3, r0
 80046fc:	4a45      	ldr	r2, [pc, #276]	; (8004814 <HAL_TIM_PeriodElapsedCallback+0x42c>)
 80046fe:	6013      	str	r3, [r2, #0]
		  float sonar_st = (float)(1.0/SONAR_CLOCK);
 8004700:	f04f 5376 	mov.w	r3, #1031798784	; 0x3d800000
 8004704:	66fb      	str	r3, [r7, #108]	; 0x6c
		  sonar_vel = (sonar_alt - sonar_alt_)/sonar_st;
 8004706:	4b43      	ldr	r3, [pc, #268]	; (8004814 <HAL_TIM_PeriodElapsedCallback+0x42c>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a43      	ldr	r2, [pc, #268]	; (8004818 <HAL_TIM_PeriodElapsedCallback+0x430>)
 800470c:	6812      	ldr	r2, [r2, #0]
 800470e:	4611      	mov	r1, r2
 8004710:	4618      	mov	r0, r3
 8004712:	f7fc fa0d 	bl	8000b30 <__aeabi_fsub>
 8004716:	4603      	mov	r3, r0
 8004718:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800471a:	4618      	mov	r0, r3
 800471c:	f7fc fbc6 	bl	8000eac <__aeabi_fdiv>
 8004720:	4603      	mov	r3, r0
 8004722:	461a      	mov	r2, r3
 8004724:	4b3d      	ldr	r3, [pc, #244]	; (800481c <HAL_TIM_PeriodElapsedCallback+0x434>)
 8004726:	601a      	str	r2, [r3, #0]


		  if (abs(sonar_vel) > 7) {
 8004728:	4b3c      	ldr	r3, [pc, #240]	; (800481c <HAL_TIM_PeriodElapsedCallback+0x434>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4618      	mov	r0, r3
 800472e:	f7fe f97b 	bl	8002a28 <_ZSt3absf>
 8004732:	4603      	mov	r3, r0
 8004734:	2201      	movs	r2, #1
 8004736:	4614      	mov	r4, r2
 8004738:	493d      	ldr	r1, [pc, #244]	; (8004830 <HAL_TIM_PeriodElapsedCallback+0x448>)
 800473a:	4618      	mov	r0, r3
 800473c:	f7fc fcbe 	bl	80010bc <__aeabi_fcmpgt>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d101      	bne.n	800474a <HAL_TIM_PeriodElapsedCallback+0x362>
 8004746:	2300      	movs	r3, #0
 8004748:	461c      	mov	r4, r3
 800474a:	b2e3      	uxtb	r3, r4
 800474c:	2b00      	cmp	r3, #0
 800474e:	d007      	beq.n	8004760 <HAL_TIM_PeriodElapsedCallback+0x378>
			  sonar_alt = sonar_alt_;
 8004750:	4b31      	ldr	r3, [pc, #196]	; (8004818 <HAL_TIM_PeriodElapsedCallback+0x430>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a2f      	ldr	r2, [pc, #188]	; (8004814 <HAL_TIM_PeriodElapsedCallback+0x42c>)
 8004756:	6013      	str	r3, [r2, #0]
			  sonar_vel = sonar_vel_;
 8004758:	4b31      	ldr	r3, [pc, #196]	; (8004820 <HAL_TIM_PeriodElapsedCallback+0x438>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a2f      	ldr	r2, [pc, #188]	; (800481c <HAL_TIM_PeriodElapsedCallback+0x434>)
 800475e:	6013      	str	r3, [r2, #0]
		  }

		  if(sonar_alt > 6 || sonar_alt < 0.3) {
 8004760:	4b2c      	ldr	r3, [pc, #176]	; (8004814 <HAL_TIM_PeriodElapsedCallback+0x42c>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4933      	ldr	r1, [pc, #204]	; (8004834 <HAL_TIM_PeriodElapsedCallback+0x44c>)
 8004766:	4618      	mov	r0, r3
 8004768:	f7fc fca8 	bl	80010bc <__aeabi_fcmpgt>
 800476c:	4603      	mov	r3, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	d10c      	bne.n	800478c <HAL_TIM_PeriodElapsedCallback+0x3a4>
 8004772:	4b28      	ldr	r3, [pc, #160]	; (8004814 <HAL_TIM_PeriodElapsedCallback+0x42c>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4618      	mov	r0, r3
 8004778:	f7fb fe56 	bl	8000428 <__aeabi_f2d>
 800477c:	a322      	add	r3, pc, #136	; (adr r3, 8004808 <HAL_TIM_PeriodElapsedCallback+0x420>)
 800477e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004782:	f7fc f91b 	bl	80009bc <__aeabi_dcmplt>
 8004786:	4603      	mov	r3, r0
 8004788:	2b00      	cmp	r3, #0
 800478a:	d008      	beq.n	800479e <HAL_TIM_PeriodElapsedCallback+0x3b6>
			  EKF.Qs = 9e9;
 800478c:	4b2a      	ldr	r3, [pc, #168]	; (8004838 <HAL_TIM_PeriodElapsedCallback+0x450>)
 800478e:	4a2b      	ldr	r2, [pc, #172]	; (800483c <HAL_TIM_PeriodElapsedCallback+0x454>)
 8004790:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
			  EKF.salt = 50;
 8004794:	4b28      	ldr	r3, [pc, #160]	; (8004838 <HAL_TIM_PeriodElapsedCallback+0x450>)
 8004796:	4a2a      	ldr	r2, [pc, #168]	; (8004840 <HAL_TIM_PeriodElapsedCallback+0x458>)
 8004798:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
 800479c:	e009      	b.n	80047b2 <HAL_TIM_PeriodElapsedCallback+0x3ca>
		  }

		  else {
			  EKF.Qs = 0.25;
 800479e:	4b26      	ldr	r3, [pc, #152]	; (8004838 <HAL_TIM_PeriodElapsedCallback+0x450>)
 80047a0:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 80047a4:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
			  EKF.salt = 1;
 80047a8:	4b23      	ldr	r3, [pc, #140]	; (8004838 <HAL_TIM_PeriodElapsedCallback+0x450>)
 80047aa:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80047ae:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
		  }


		}

		if(get_b_counter() == 1) {
 80047b2:	f7fd ff59 	bl	8002668 <get_b_counter>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	bf0c      	ite	eq
 80047bc:	2301      	moveq	r3, #1
 80047be:	2300      	movne	r3, #0
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d002      	beq.n	80047cc <HAL_TIM_PeriodElapsedCallback+0x3e4>
			write_ut();
 80047c6:	f7fd fd4f 	bl	8002268 <write_ut>
 80047ca:	e06b      	b.n	80048a4 <HAL_TIM_PeriodElapsedCallback+0x4bc>
		}

		else if(get_b_counter() == 5) { //5 ms
 80047cc:	f7fd ff4c 	bl	8002668 <get_b_counter>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b05      	cmp	r3, #5
 80047d4:	bf0c      	ite	eq
 80047d6:	2301      	moveq	r3, #1
 80047d8:	2300      	movne	r3, #0
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d033      	beq.n	8004848 <HAL_TIM_PeriodElapsedCallback+0x460>
			bmp.uncomp.temp = read_ut ();
 80047e0:	f7fd fd5a 	bl	8002298 <read_ut>
 80047e4:	4603      	mov	r3, r0
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7fc fa58 	bl	8000c9c <__aeabi_i2f>
 80047ec:	4603      	mov	r3, r0
 80047ee:	4a15      	ldr	r2, [pc, #84]	; (8004844 <HAL_TIM_PeriodElapsedCallback+0x45c>)
 80047f0:	6193      	str	r3, [r2, #24]
			bmp.data.temp = get_temp (&bmp);
 80047f2:	4814      	ldr	r0, [pc, #80]	; (8004844 <HAL_TIM_PeriodElapsedCallback+0x45c>)
 80047f4:	f7fd fd6a 	bl	80022cc <get_temp>
 80047f8:	4603      	mov	r3, r0
 80047fa:	4a12      	ldr	r2, [pc, #72]	; (8004844 <HAL_TIM_PeriodElapsedCallback+0x45c>)
 80047fc:	6293      	str	r3, [r2, #40]	; 0x28
			write_up();
 80047fe:	f7fd fdbd 	bl	800237c <write_up>
 8004802:	e04f      	b.n	80048a4 <HAL_TIM_PeriodElapsedCallback+0x4bc>
 8004804:	f3af 8000 	nop.w
 8004808:	33333333 	.word	0x33333333
 800480c:	3fd33333 	.word	0x3fd33333
 8004810:	20001608 	.word	0x20001608
 8004814:	200015f8 	.word	0x200015f8
 8004818:	200015fc 	.word	0x200015fc
 800481c:	20001600 	.word	0x20001600
 8004820:	20001604 	.word	0x20001604
 8004824:	20000bb8 	.word	0x20000bb8
 8004828:	3c8e8a72 	.word	0x3c8e8a72
 800482c:	40590000 	.word	0x40590000
 8004830:	40e00000 	.word	0x40e00000
 8004834:	40c00000 	.word	0x40c00000
 8004838:	20000d50 	.word	0x20000d50
 800483c:	50061c46 	.word	0x50061c46
 8004840:	42480000 	.word	0x42480000
 8004844:	20001614 	.word	0x20001614
		}

		else if(get_b_counter() == 12) { //
 8004848:	f7fd ff0e 	bl	8002668 <get_b_counter>
 800484c:	4603      	mov	r3, r0
 800484e:	2b0c      	cmp	r3, #12
 8004850:	bf0c      	ite	eq
 8004852:	2301      	moveq	r3, #1
 8004854:	2300      	movne	r3, #0
 8004856:	b2db      	uxtb	r3, r3
 8004858:	2b00      	cmp	r3, #0
 800485a:	d023      	beq.n	80048a4 <HAL_TIM_PeriodElapsedCallback+0x4bc>
			bmp.uncomp.press = read_up (bmp.oss);
 800485c:	4ba6      	ldr	r3, [pc, #664]	; (8004af8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 800485e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004860:	f7fd fdac 	bl	80023bc <read_up>
 8004864:	4603      	mov	r3, r0
 8004866:	4aa4      	ldr	r2, [pc, #656]	; (8004af8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 8004868:	61d3      	str	r3, [r2, #28]
			bmp.data.press = get_pressure (bmp);
 800486a:	4ea3      	ldr	r6, [pc, #652]	; (8004af8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 800486c:	466d      	mov	r5, sp
 800486e:	f106 0410 	add.w	r4, r6, #16
 8004872:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004874:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004876:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004878:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800487a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800487e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8004882:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8004886:	f7fd fdc7 	bl	8002418 <get_pressure>
 800488a:	4603      	mov	r3, r0
 800488c:	4a9a      	ldr	r2, [pc, #616]	; (8004af8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 800488e:	62d3      	str	r3, [r2, #44]	; 0x2c
			bmp.data.altitude = get_altitude (&bmp);
 8004890:	4899      	ldr	r0, [pc, #612]	; (8004af8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 8004892:	f7fd fe8d 	bl	80025b0 <get_altitude>
 8004896:	4603      	mov	r3, r0
 8004898:	4a97      	ldr	r2, [pc, #604]	; (8004af8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 800489a:	6353      	str	r3, [r2, #52]	; 0x34
			baro_alt = bmp.data.altitude;
 800489c:	4b96      	ldr	r3, [pc, #600]	; (8004af8 <HAL_TIM_PeriodElapsedCallback+0x710>)
 800489e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048a0:	4a96      	ldr	r2, [pc, #600]	; (8004afc <HAL_TIM_PeriodElapsedCallback+0x714>)
 80048a2:	6013      	str	r3, [r2, #0]

		}

		//}

		if(controller_counter == CONTROLLER_RATE) { //5 ms || 200 Hz
 80048a4:	4b96      	ldr	r3, [pc, #600]	; (8004b00 <HAL_TIM_PeriodElapsedCallback+0x718>)
 80048a6:	881b      	ldrh	r3, [r3, #0]
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	f040 82d9 	bne.w	8004e60 <HAL_TIM_PeriodElapsedCallback+0xa78>
			_controller_timer = controller_timer;
 80048ae:	4b95      	ldr	r3, [pc, #596]	; (8004b04 <HAL_TIM_PeriodElapsedCallback+0x71c>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a95      	ldr	r2, [pc, #596]	; (8004b08 <HAL_TIM_PeriodElapsedCallback+0x720>)
 80048b4:	6013      	str	r3, [r2, #0]
			controller_timer = HAL_GetTick();
 80048b6:	f001 f819 	bl	80058ec <HAL_GetTick>
 80048ba:	4603      	mov	r3, r0
 80048bc:	461a      	mov	r2, r3
 80048be:	4b91      	ldr	r3, [pc, #580]	; (8004b04 <HAL_TIM_PeriodElapsedCallback+0x71c>)
 80048c0:	601a      	str	r2, [r3, #0]
			controller_timer_dif = controller_timer-_controller_timer;
 80048c2:	4b90      	ldr	r3, [pc, #576]	; (8004b04 <HAL_TIM_PeriodElapsedCallback+0x71c>)
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	4b90      	ldr	r3, [pc, #576]	; (8004b08 <HAL_TIM_PeriodElapsedCallback+0x720>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	4a8f      	ldr	r2, [pc, #572]	; (8004b0c <HAL_TIM_PeriodElapsedCallback+0x724>)
 80048ce:	6013      	str	r3, [r2, #0]

		  controller_counter = 0;
 80048d0:	4b8b      	ldr	r3, [pc, #556]	; (8004b00 <HAL_TIM_PeriodElapsedCallback+0x718>)
 80048d2:	2200      	movs	r2, #0
 80048d4:	801a      	strh	r2, [r3, #0]



		  gyroX = (GyroOku(GYRO_X_ADDR)- GyroXh)/14.375 ;
 80048d6:	201d      	movs	r0, #29
 80048d8:	f7ff f924 	bl	8003b24 <_Z7GyroOkuh>
 80048dc:	4603      	mov	r3, r0
 80048de:	4618      	mov	r0, r3
 80048e0:	f7fc f9dc 	bl	8000c9c <__aeabi_i2f>
 80048e4:	4602      	mov	r2, r0
 80048e6:	4b8a      	ldr	r3, [pc, #552]	; (8004b10 <HAL_TIM_PeriodElapsedCallback+0x728>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4619      	mov	r1, r3
 80048ec:	4610      	mov	r0, r2
 80048ee:	f7fc f91f 	bl	8000b30 <__aeabi_fsub>
 80048f2:	4603      	mov	r3, r0
 80048f4:	4987      	ldr	r1, [pc, #540]	; (8004b14 <HAL_TIM_PeriodElapsedCallback+0x72c>)
 80048f6:	4618      	mov	r0, r3
 80048f8:	f7fc fad8 	bl	8000eac <__aeabi_fdiv>
 80048fc:	4603      	mov	r3, r0
 80048fe:	461a      	mov	r2, r3
 8004900:	4b85      	ldr	r3, [pc, #532]	; (8004b18 <HAL_TIM_PeriodElapsedCallback+0x730>)
 8004902:	601a      	str	r2, [r3, #0]
		  gyroY = (GyroOku(GYRO_Y_ADDR)- GyroYh)/14.375 ;
 8004904:	201f      	movs	r0, #31
 8004906:	f7ff f90d 	bl	8003b24 <_Z7GyroOkuh>
 800490a:	4603      	mov	r3, r0
 800490c:	4618      	mov	r0, r3
 800490e:	f7fc f9c5 	bl	8000c9c <__aeabi_i2f>
 8004912:	4602      	mov	r2, r0
 8004914:	4b81      	ldr	r3, [pc, #516]	; (8004b1c <HAL_TIM_PeriodElapsedCallback+0x734>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4619      	mov	r1, r3
 800491a:	4610      	mov	r0, r2
 800491c:	f7fc f908 	bl	8000b30 <__aeabi_fsub>
 8004920:	4603      	mov	r3, r0
 8004922:	497c      	ldr	r1, [pc, #496]	; (8004b14 <HAL_TIM_PeriodElapsedCallback+0x72c>)
 8004924:	4618      	mov	r0, r3
 8004926:	f7fc fac1 	bl	8000eac <__aeabi_fdiv>
 800492a:	4603      	mov	r3, r0
 800492c:	461a      	mov	r2, r3
 800492e:	4b7c      	ldr	r3, [pc, #496]	; (8004b20 <HAL_TIM_PeriodElapsedCallback+0x738>)
 8004930:	601a      	str	r2, [r3, #0]
		  gyroZ = (GyroOku(GYRO_Z_ADDR)- GyroZh)/14.375 ;
 8004932:	2021      	movs	r0, #33	; 0x21
 8004934:	f7ff f8f6 	bl	8003b24 <_Z7GyroOkuh>
 8004938:	4603      	mov	r3, r0
 800493a:	4618      	mov	r0, r3
 800493c:	f7fc f9ae 	bl	8000c9c <__aeabi_i2f>
 8004940:	4602      	mov	r2, r0
 8004942:	4b78      	ldr	r3, [pc, #480]	; (8004b24 <HAL_TIM_PeriodElapsedCallback+0x73c>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4619      	mov	r1, r3
 8004948:	4610      	mov	r0, r2
 800494a:	f7fc f8f1 	bl	8000b30 <__aeabi_fsub>
 800494e:	4603      	mov	r3, r0
 8004950:	4970      	ldr	r1, [pc, #448]	; (8004b14 <HAL_TIM_PeriodElapsedCallback+0x72c>)
 8004952:	4618      	mov	r0, r3
 8004954:	f7fc faaa 	bl	8000eac <__aeabi_fdiv>
 8004958:	4603      	mov	r3, r0
 800495a:	461a      	mov	r2, r3
 800495c:	4b72      	ldr	r3, [pc, #456]	; (8004b28 <HAL_TIM_PeriodElapsedCallback+0x740>)
 800495e:	601a      	str	r2, [r3, #0]
		  //gyroX_a += gyroX_a_x * st;



		  //float gyro[3];
		  EKF.gyro[0] = gyroX;
 8004960:	4b6d      	ldr	r3, [pc, #436]	; (8004b18 <HAL_TIM_PeriodElapsedCallback+0x730>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a71      	ldr	r2, [pc, #452]	; (8004b2c <HAL_TIM_PeriodElapsedCallback+0x744>)
 8004966:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
		  EKF.gyro[1] = -1*gyroY;
 800496a:	4b6d      	ldr	r3, [pc, #436]	; (8004b20 <HAL_TIM_PeriodElapsedCallback+0x738>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004972:	4a6e      	ldr	r2, [pc, #440]	; (8004b2c <HAL_TIM_PeriodElapsedCallback+0x744>)
 8004974:	f8c2 318c 	str.w	r3, [r2, #396]	; 0x18c
		  EKF.gyro[2] = gyroZ;
 8004978:	4b6b      	ldr	r3, [pc, #428]	; (8004b28 <HAL_TIM_PeriodElapsedCallback+0x740>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a6b      	ldr	r2, [pc, #428]	; (8004b2c <HAL_TIM_PeriodElapsedCallback+0x744>)
 800497e:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190

		  //vmeler degerlerini oku

		  accX = AccOku(ACC_X_ADDR);
 8004982:	2032      	movs	r0, #50	; 0x32
 8004984:	f7ff f9a6 	bl	8003cd4 <_Z6AccOkuh>
 8004988:	4603      	mov	r3, r0
 800498a:	4618      	mov	r0, r3
 800498c:	f7fc f986 	bl	8000c9c <__aeabi_i2f>
 8004990:	4603      	mov	r3, r0
 8004992:	4a67      	ldr	r2, [pc, #412]	; (8004b30 <HAL_TIM_PeriodElapsedCallback+0x748>)
 8004994:	6013      	str	r3, [r2, #0]
		  accY = AccOku(ACC_Y_ADDR);
 8004996:	2034      	movs	r0, #52	; 0x34
 8004998:	f7ff f99c 	bl	8003cd4 <_Z6AccOkuh>
 800499c:	4603      	mov	r3, r0
 800499e:	4618      	mov	r0, r3
 80049a0:	f7fc f97c 	bl	8000c9c <__aeabi_i2f>
 80049a4:	4603      	mov	r3, r0
 80049a6:	4a63      	ldr	r2, [pc, #396]	; (8004b34 <HAL_TIM_PeriodElapsedCallback+0x74c>)
 80049a8:	6013      	str	r3, [r2, #0]
		  accZ = AccOku(ACC_Z_ADDR);
 80049aa:	2036      	movs	r0, #54	; 0x36
 80049ac:	f7ff f992 	bl	8003cd4 <_Z6AccOkuh>
 80049b0:	4603      	mov	r3, r0
 80049b2:	4618      	mov	r0, r3
 80049b4:	f7fc f972 	bl	8000c9c <__aeabi_i2f>
 80049b8:	4603      	mov	r3, r0
 80049ba:	4a5f      	ldr	r2, [pc, #380]	; (8004b38 <HAL_TIM_PeriodElapsedCallback+0x750>)
 80049bc:	6013      	str	r3, [r2, #0]

		  accXc = (float)accX* 0.0078;
 80049be:	4b5c      	ldr	r3, [pc, #368]	; (8004b30 <HAL_TIM_PeriodElapsedCallback+0x748>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4618      	mov	r0, r3
 80049c4:	f7fb fd30 	bl	8000428 <__aeabi_f2d>
 80049c8:	a349      	add	r3, pc, #292	; (adr r3, 8004af0 <HAL_TIM_PeriodElapsedCallback+0x708>)
 80049ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ce:	f7fb fd83 	bl	80004d8 <__aeabi_dmul>
 80049d2:	4602      	mov	r2, r0
 80049d4:	460b      	mov	r3, r1
 80049d6:	4610      	mov	r0, r2
 80049d8:	4619      	mov	r1, r3
 80049da:	f7fc f855 	bl	8000a88 <__aeabi_d2f>
 80049de:	4603      	mov	r3, r0
 80049e0:	4a56      	ldr	r2, [pc, #344]	; (8004b3c <HAL_TIM_PeriodElapsedCallback+0x754>)
 80049e2:	6013      	str	r3, [r2, #0]
		  accYc = (float)accY* 0.0078;
 80049e4:	4b53      	ldr	r3, [pc, #332]	; (8004b34 <HAL_TIM_PeriodElapsedCallback+0x74c>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4618      	mov	r0, r3
 80049ea:	f7fb fd1d 	bl	8000428 <__aeabi_f2d>
 80049ee:	a340      	add	r3, pc, #256	; (adr r3, 8004af0 <HAL_TIM_PeriodElapsedCallback+0x708>)
 80049f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f4:	f7fb fd70 	bl	80004d8 <__aeabi_dmul>
 80049f8:	4602      	mov	r2, r0
 80049fa:	460b      	mov	r3, r1
 80049fc:	4610      	mov	r0, r2
 80049fe:	4619      	mov	r1, r3
 8004a00:	f7fc f842 	bl	8000a88 <__aeabi_d2f>
 8004a04:	4603      	mov	r3, r0
 8004a06:	4a4e      	ldr	r2, [pc, #312]	; (8004b40 <HAL_TIM_PeriodElapsedCallback+0x758>)
 8004a08:	6013      	str	r3, [r2, #0]
		  accZc = (float)accZ* 0.0078;
 8004a0a:	4b4b      	ldr	r3, [pc, #300]	; (8004b38 <HAL_TIM_PeriodElapsedCallback+0x750>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f7fb fd0a 	bl	8000428 <__aeabi_f2d>
 8004a14:	a336      	add	r3, pc, #216	; (adr r3, 8004af0 <HAL_TIM_PeriodElapsedCallback+0x708>)
 8004a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a1a:	f7fb fd5d 	bl	80004d8 <__aeabi_dmul>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	460b      	mov	r3, r1
 8004a22:	4610      	mov	r0, r2
 8004a24:	4619      	mov	r1, r3
 8004a26:	f7fc f82f 	bl	8000a88 <__aeabi_d2f>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	4a45      	ldr	r2, [pc, #276]	; (8004b44 <HAL_TIM_PeriodElapsedCallback+0x75c>)
 8004a2e:	6013      	str	r3, [r2, #0]
		  accZc = 0.0091315*accYs - 0.072464*accXs + 0.98549*accZs + 0.08443;
		  */


		  //float acc[3];
		  EKF.acc[0] = accXc;// - AccXh;
 8004a30:	4b42      	ldr	r3, [pc, #264]	; (8004b3c <HAL_TIM_PeriodElapsedCallback+0x754>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a3d      	ldr	r2, [pc, #244]	; (8004b2c <HAL_TIM_PeriodElapsedCallback+0x744>)
 8004a36:	f8c2 3194 	str.w	r3, [r2, #404]	; 0x194
		  EKF.acc[1] = accYc;// - AccYh;
 8004a3a:	4b41      	ldr	r3, [pc, #260]	; (8004b40 <HAL_TIM_PeriodElapsedCallback+0x758>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a3b      	ldr	r2, [pc, #236]	; (8004b2c <HAL_TIM_PeriodElapsedCallback+0x744>)
 8004a40:	f8c2 3198 	str.w	r3, [r2, #408]	; 0x198
		  EKF.acc[2] = accZc;// - AccZh;
 8004a44:	4b3f      	ldr	r3, [pc, #252]	; (8004b44 <HAL_TIM_PeriodElapsedCallback+0x75c>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a38      	ldr	r2, [pc, #224]	; (8004b2c <HAL_TIM_PeriodElapsedCallback+0x744>)
 8004a4a:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

		  //float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);		//Toplam ivme
		 // pitch_acc=asin(accY/acctop)*57.324;					//vme lerden hesaplanan pitch as

		  float g = 9.81;
 8004a4e:	4b3e      	ldr	r3, [pc, #248]	; (8004b48 <HAL_TIM_PeriodElapsedCallback+0x760>)
 8004a50:	66bb      	str	r3, [r7, #104]	; 0x68
		  float roll_r  = deg2rad*EKF.state.angles[0];
 8004a52:	4b36      	ldr	r3, [pc, #216]	; (8004b2c <HAL_TIM_PeriodElapsedCallback+0x744>)
 8004a54:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8004a58:	493c      	ldr	r1, [pc, #240]	; (8004b4c <HAL_TIM_PeriodElapsedCallback+0x764>)
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f7fc f972 	bl	8000d44 <__aeabi_fmul>
 8004a60:	4603      	mov	r3, r0
 8004a62:	667b      	str	r3, [r7, #100]	; 0x64
		  float pitch_r = deg2rad*EKF.state.angles[1];
 8004a64:	4b31      	ldr	r3, [pc, #196]	; (8004b2c <HAL_TIM_PeriodElapsedCallback+0x744>)
 8004a66:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8004a6a:	4938      	ldr	r1, [pc, #224]	; (8004b4c <HAL_TIM_PeriodElapsedCallback+0x764>)
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f7fc f969 	bl	8000d44 <__aeabi_fmul>
 8004a72:	4603      	mov	r3, r0
 8004a74:	663b      	str	r3, [r7, #96]	; 0x60

		  //g body components, Without * g
		  float gx = sin(pitch_r);
 8004a76:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8004a78:	f7fd fe26 	bl	80026c8 <_ZSt3sinf>
 8004a7c:	65f8      	str	r0, [r7, #92]	; 0x5c
		  float gy = cos(pitch_r)*sin(roll_r);
 8004a7e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8004a80:	f7fd fe16 	bl	80026b0 <_ZSt3cosf>
 8004a84:	4604      	mov	r4, r0
 8004a86:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004a88:	f7fd fe1e 	bl	80026c8 <_ZSt3sinf>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	4619      	mov	r1, r3
 8004a90:	4620      	mov	r0, r4
 8004a92:	f7fc f957 	bl	8000d44 <__aeabi_fmul>
 8004a96:	4603      	mov	r3, r0
 8004a98:	65bb      	str	r3, [r7, #88]	; 0x58
		  float gz = cos(roll_r)*cos(pitch_r);
 8004a9a:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004a9c:	f7fd fe08 	bl	80026b0 <_ZSt3cosf>
 8004aa0:	4604      	mov	r4, r0
 8004aa2:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8004aa4:	f7fd fe04 	bl	80026b0 <_ZSt3cosf>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	4619      	mov	r1, r3
 8004aac:	4620      	mov	r0, r4
 8004aae:	f7fc f949 	bl	8000d44 <__aeabi_fmul>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	657b      	str	r3, [r7, #84]	; 0x54
/*
		  accXm = accXc;
		  accYm = accYc;
		  accZm = accZc;
*/
		  accXc -= gx;
 8004ab6:	4b21      	ldr	r3, [pc, #132]	; (8004b3c <HAL_TIM_PeriodElapsedCallback+0x754>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8004abc:	4618      	mov	r0, r3
 8004abe:	f7fc f837 	bl	8000b30 <__aeabi_fsub>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	4b1d      	ldr	r3, [pc, #116]	; (8004b3c <HAL_TIM_PeriodElapsedCallback+0x754>)
 8004ac8:	601a      	str	r2, [r3, #0]
		  accYc -= gy;
 8004aca:	4b1d      	ldr	r3, [pc, #116]	; (8004b40 <HAL_TIM_PeriodElapsedCallback+0x758>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f7fc f82d 	bl	8000b30 <__aeabi_fsub>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	461a      	mov	r2, r3
 8004ada:	4b19      	ldr	r3, [pc, #100]	; (8004b40 <HAL_TIM_PeriodElapsedCallback+0x758>)
 8004adc:	601a      	str	r2, [r3, #0]
		  accZc -= gz;
 8004ade:	4b19      	ldr	r3, [pc, #100]	; (8004b44 <HAL_TIM_PeriodElapsedCallback+0x75c>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f7fc f823 	bl	8000b30 <__aeabi_fsub>
 8004aea:	4603      	mov	r3, r0
 8004aec:	461a      	mov	r2, r3
 8004aee:	e02f      	b.n	8004b50 <HAL_TIM_PeriodElapsedCallback+0x768>
 8004af0:	8e8a71de 	.word	0x8e8a71de
 8004af4:	3f7ff2e4 	.word	0x3f7ff2e4
 8004af8:	20001614 	.word	0x20001614
 8004afc:	200015f4 	.word	0x200015f4
 8004b00:	2000160c 	.word	0x2000160c
 8004b04:	20001654 	.word	0x20001654
 8004b08:	20001658 	.word	0x20001658
 8004b0c:	2000165c 	.word	0x2000165c
 8004b10:	20000b7c 	.word	0x20000b7c
 8004b14:	41660000 	.word	0x41660000
 8004b18:	20000b4c 	.word	0x20000b4c
 8004b1c:	20000b80 	.word	0x20000b80
 8004b20:	20000b50 	.word	0x20000b50
 8004b24:	20000b84 	.word	0x20000b84
 8004b28:	20000b54 	.word	0x20000b54
 8004b2c:	20000d50 	.word	0x20000d50
 8004b30:	20000b58 	.word	0x20000b58
 8004b34:	20000b5c 	.word	0x20000b5c
 8004b38:	20000b60 	.word	0x20000b60
 8004b3c:	20000b64 	.word	0x20000b64
 8004b40:	20000b68 	.word	0x20000b68
 8004b44:	20000b6c 	.word	0x20000b6c
 8004b48:	411cf5c3 	.word	0x411cf5c3
 8004b4c:	3c8e8a72 	.word	0x3c8e8a72
 8004b50:	4b9b      	ldr	r3, [pc, #620]	; (8004dc0 <HAL_TIM_PeriodElapsedCallback+0x9d8>)
 8004b52:	601a      	str	r2, [r3, #0]

		  //Body to Local
		  accXm = accXc*cos(pitch_r) - accZc*cos(roll_r)*sin(pitch_r) - accYc*sin(roll_r)*sin(pitch_r);
 8004b54:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8004b56:	f7fd fdab 	bl	80026b0 <_ZSt3cosf>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	4b99      	ldr	r3, [pc, #612]	; (8004dc4 <HAL_TIM_PeriodElapsedCallback+0x9dc>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4619      	mov	r1, r3
 8004b62:	4610      	mov	r0, r2
 8004b64:	f7fc f8ee 	bl	8000d44 <__aeabi_fmul>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	461c      	mov	r4, r3
 8004b6c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004b6e:	f7fd fd9f 	bl	80026b0 <_ZSt3cosf>
 8004b72:	4602      	mov	r2, r0
 8004b74:	4b92      	ldr	r3, [pc, #584]	; (8004dc0 <HAL_TIM_PeriodElapsedCallback+0x9d8>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4619      	mov	r1, r3
 8004b7a:	4610      	mov	r0, r2
 8004b7c:	f7fc f8e2 	bl	8000d44 <__aeabi_fmul>
 8004b80:	4603      	mov	r3, r0
 8004b82:	461d      	mov	r5, r3
 8004b84:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8004b86:	f7fd fd9f 	bl	80026c8 <_ZSt3sinf>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	4628      	mov	r0, r5
 8004b90:	f7fc f8d8 	bl	8000d44 <__aeabi_fmul>
 8004b94:	4603      	mov	r3, r0
 8004b96:	4619      	mov	r1, r3
 8004b98:	4620      	mov	r0, r4
 8004b9a:	f7fb ffc9 	bl	8000b30 <__aeabi_fsub>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	461c      	mov	r4, r3
 8004ba2:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004ba4:	f7fd fd90 	bl	80026c8 <_ZSt3sinf>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	4b87      	ldr	r3, [pc, #540]	; (8004dc8 <HAL_TIM_PeriodElapsedCallback+0x9e0>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4619      	mov	r1, r3
 8004bb0:	4610      	mov	r0, r2
 8004bb2:	f7fc f8c7 	bl	8000d44 <__aeabi_fmul>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	461d      	mov	r5, r3
 8004bba:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8004bbc:	f7fd fd84 	bl	80026c8 <_ZSt3sinf>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	4628      	mov	r0, r5
 8004bc6:	f7fc f8bd 	bl	8000d44 <__aeabi_fmul>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	4619      	mov	r1, r3
 8004bce:	4620      	mov	r0, r4
 8004bd0:	f7fb ffae 	bl	8000b30 <__aeabi_fsub>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	461a      	mov	r2, r3
 8004bd8:	4b7c      	ldr	r3, [pc, #496]	; (8004dcc <HAL_TIM_PeriodElapsedCallback+0x9e4>)
 8004bda:	601a      	str	r2, [r3, #0]
		  accYm = accYc*cos(roll_r) - accZc*sin(roll_r);
 8004bdc:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004bde:	f7fd fd67 	bl	80026b0 <_ZSt3cosf>
 8004be2:	4602      	mov	r2, r0
 8004be4:	4b78      	ldr	r3, [pc, #480]	; (8004dc8 <HAL_TIM_PeriodElapsedCallback+0x9e0>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4619      	mov	r1, r3
 8004bea:	4610      	mov	r0, r2
 8004bec:	f7fc f8aa 	bl	8000d44 <__aeabi_fmul>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	461c      	mov	r4, r3
 8004bf4:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004bf6:	f7fd fd67 	bl	80026c8 <_ZSt3sinf>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	4b70      	ldr	r3, [pc, #448]	; (8004dc0 <HAL_TIM_PeriodElapsedCallback+0x9d8>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4619      	mov	r1, r3
 8004c02:	4610      	mov	r0, r2
 8004c04:	f7fc f89e 	bl	8000d44 <__aeabi_fmul>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	4620      	mov	r0, r4
 8004c0e:	f7fb ff8f 	bl	8000b30 <__aeabi_fsub>
 8004c12:	4603      	mov	r3, r0
 8004c14:	461a      	mov	r2, r3
 8004c16:	4b6e      	ldr	r3, [pc, #440]	; (8004dd0 <HAL_TIM_PeriodElapsedCallback+0x9e8>)
 8004c18:	601a      	str	r2, [r3, #0]
		  accZm = accZc*cos(roll_r)*cos(pitch_r) + accXc*sin(pitch_r) + accYc*cos(pitch_r)*sin(roll_r);
 8004c1a:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004c1c:	f7fd fd48 	bl	80026b0 <_ZSt3cosf>
 8004c20:	4602      	mov	r2, r0
 8004c22:	4b67      	ldr	r3, [pc, #412]	; (8004dc0 <HAL_TIM_PeriodElapsedCallback+0x9d8>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4619      	mov	r1, r3
 8004c28:	4610      	mov	r0, r2
 8004c2a:	f7fc f88b 	bl	8000d44 <__aeabi_fmul>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	461c      	mov	r4, r3
 8004c32:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8004c34:	f7fd fd3c 	bl	80026b0 <_ZSt3cosf>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	4619      	mov	r1, r3
 8004c3c:	4620      	mov	r0, r4
 8004c3e:	f7fc f881 	bl	8000d44 <__aeabi_fmul>
 8004c42:	4603      	mov	r3, r0
 8004c44:	461c      	mov	r4, r3
 8004c46:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8004c48:	f7fd fd3e 	bl	80026c8 <_ZSt3sinf>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	4b5d      	ldr	r3, [pc, #372]	; (8004dc4 <HAL_TIM_PeriodElapsedCallback+0x9dc>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4619      	mov	r1, r3
 8004c54:	4610      	mov	r0, r2
 8004c56:	f7fc f875 	bl	8000d44 <__aeabi_fmul>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	4619      	mov	r1, r3
 8004c5e:	4620      	mov	r0, r4
 8004c60:	f7fb ff68 	bl	8000b34 <__addsf3>
 8004c64:	4603      	mov	r3, r0
 8004c66:	461c      	mov	r4, r3
 8004c68:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8004c6a:	f7fd fd21 	bl	80026b0 <_ZSt3cosf>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	4b55      	ldr	r3, [pc, #340]	; (8004dc8 <HAL_TIM_PeriodElapsedCallback+0x9e0>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4619      	mov	r1, r3
 8004c76:	4610      	mov	r0, r2
 8004c78:	f7fc f864 	bl	8000d44 <__aeabi_fmul>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	461d      	mov	r5, r3
 8004c80:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8004c82:	f7fd fd21 	bl	80026c8 <_ZSt3sinf>
 8004c86:	4603      	mov	r3, r0
 8004c88:	4619      	mov	r1, r3
 8004c8a:	4628      	mov	r0, r5
 8004c8c:	f7fc f85a 	bl	8000d44 <__aeabi_fmul>
 8004c90:	4603      	mov	r3, r0
 8004c92:	4619      	mov	r1, r3
 8004c94:	4620      	mov	r0, r4
 8004c96:	f7fb ff4d 	bl	8000b34 <__addsf3>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	4b4d      	ldr	r3, [pc, #308]	; (8004dd4 <HAL_TIM_PeriodElapsedCallback+0x9ec>)
 8004ca0:	601a      	str	r2, [r3, #0]


		  accXm *= g; accYm *= g; accZm *= g;
 8004ca2:	4b4a      	ldr	r3, [pc, #296]	; (8004dcc <HAL_TIM_PeriodElapsedCallback+0x9e4>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f7fc f84b 	bl	8000d44 <__aeabi_fmul>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	4b46      	ldr	r3, [pc, #280]	; (8004dcc <HAL_TIM_PeriodElapsedCallback+0x9e4>)
 8004cb4:	601a      	str	r2, [r3, #0]
 8004cb6:	4b46      	ldr	r3, [pc, #280]	; (8004dd0 <HAL_TIM_PeriodElapsedCallback+0x9e8>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f7fc f841 	bl	8000d44 <__aeabi_fmul>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	4b42      	ldr	r3, [pc, #264]	; (8004dd0 <HAL_TIM_PeriodElapsedCallback+0x9e8>)
 8004cc8:	601a      	str	r2, [r3, #0]
 8004cca:	4b42      	ldr	r3, [pc, #264]	; (8004dd4 <HAL_TIM_PeriodElapsedCallback+0x9ec>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f7fc f837 	bl	8000d44 <__aeabi_fmul>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	461a      	mov	r2, r3
 8004cda:	4b3e      	ldr	r3, [pc, #248]	; (8004dd4 <HAL_TIM_PeriodElapsedCallback+0x9ec>)
 8004cdc:	601a      	str	r2, [r3, #0]

		  //EKF.acc_vert = (accZc - 1.0)  * g;
		  EKF.acc_vert = accZm;
 8004cde:	4b3d      	ldr	r3, [pc, #244]	; (8004dd4 <HAL_TIM_PeriodElapsedCallback+0x9ec>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a3d      	ldr	r2, [pc, #244]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004ce4:	f8c2 31e8 	str.w	r3, [r2, #488]	; 0x1e8
		  float accXm = ax_b  * g;
		  float accYm = (accYc-AccYh)  * g;
		  */


		  EKF.accXm = accXm;// * deg2rad*EKF.state.angles[1];
 8004ce8:	4b38      	ldr	r3, [pc, #224]	; (8004dcc <HAL_TIM_PeriodElapsedCallback+0x9e4>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a3a      	ldr	r2, [pc, #232]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004cee:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
		  EKF.accYm = accYm;
 8004cf2:	4b37      	ldr	r3, [pc, #220]	; (8004dd0 <HAL_TIM_PeriodElapsedCallback+0x9e8>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a38      	ldr	r2, [pc, #224]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004cf8:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
		  EKF.accx = accXm;
 8004cfc:	4b33      	ldr	r3, [pc, #204]	; (8004dcc <HAL_TIM_PeriodElapsedCallback+0x9e4>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a35      	ldr	r2, [pc, #212]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004d02:	f8c2 3218 	str.w	r3, [r2, #536]	; 0x218

		  EKF.sonar_alt = sonar_alt;
 8004d06:	4b35      	ldr	r3, [pc, #212]	; (8004ddc <HAL_TIM_PeriodElapsedCallback+0x9f4>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a33      	ldr	r2, [pc, #204]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004d0c:	f8c2 31f4 	str.w	r3, [r2, #500]	; 0x1f4
		  EKF.baro_alt = baro_alt;
 8004d10:	4b33      	ldr	r3, [pc, #204]	; (8004de0 <HAL_TIM_PeriodElapsedCallback+0x9f8>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a30      	ldr	r2, [pc, #192]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004d16:	f8c2 31f8 	str.w	r3, [r2, #504]	; 0x1f8
		  EKF.yaw_acc  = -1*euler_angles.yaw;
 8004d1a:	4b32      	ldr	r3, [pc, #200]	; (8004de4 <HAL_TIM_PeriodElapsedCallback+0x9fc>)
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004d22:	4a2d      	ldr	r2, [pc, #180]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004d24:	f8c2 3168 	str.w	r3, [r2, #360]	; 0x168

		  EKF.Run();
 8004d28:	482b      	ldr	r0, [pc, #172]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004d2a:	f009 f8f3 	bl	800df14 <_ZN15Kalman_Filtresi3RunEv>
			  Qs = 1e4;
		  }
*/


		  state.angles[0]  	  = EKF.state.angles[0];
 8004d2e:	4b2a      	ldr	r3, [pc, #168]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004d30:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8004d34:	4a2c      	ldr	r2, [pc, #176]	; (8004de8 <HAL_TIM_PeriodElapsedCallback+0xa00>)
 8004d36:	6013      	str	r3, [r2, #0]
		  state.angles[1] 	  = EKF.state.angles[1];
 8004d38:	4b27      	ldr	r3, [pc, #156]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004d3a:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8004d3e:	4a2a      	ldr	r2, [pc, #168]	; (8004de8 <HAL_TIM_PeriodElapsedCallback+0xa00>)
 8004d40:	6053      	str	r3, [r2, #4]
		  state.angles[2]     = EKF.state.angles[2];
 8004d42:	4b25      	ldr	r3, [pc, #148]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004d44:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8004d48:	4a27      	ldr	r2, [pc, #156]	; (8004de8 <HAL_TIM_PeriodElapsedCallback+0xa00>)
 8004d4a:	6093      	str	r3, [r2, #8]

		  state.rates[0] = EKF.state.rates[0];
 8004d4c:	4b22      	ldr	r3, [pc, #136]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004d4e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004d52:	4a25      	ldr	r2, [pc, #148]	; (8004de8 <HAL_TIM_PeriodElapsedCallback+0xa00>)
 8004d54:	60d3      	str	r3, [r2, #12]
		  state.rates[1] = EKF.state.rates[1];
 8004d56:	4b20      	ldr	r3, [pc, #128]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004d58:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8004d5c:	4a22      	ldr	r2, [pc, #136]	; (8004de8 <HAL_TIM_PeriodElapsedCallback+0xa00>)
 8004d5e:	6113      	str	r3, [r2, #16]
		  state.rates[2] = EKF.state.rates[2];
 8004d60:	4b1d      	ldr	r3, [pc, #116]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004d62:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8004d66:	4a20      	ldr	r2, [pc, #128]	; (8004de8 <HAL_TIM_PeriodElapsedCallback+0xa00>)
 8004d68:	6153      	str	r3, [r2, #20]


		 // alpha_des = 0;
		 // printf("roll: %d\r\n",int(roll));

			checkMode(ch[MOD_CH-1]);
 8004d6a:	4b20      	ldr	r3, [pc, #128]	; (8004dec <HAL_TIM_PeriodElapsedCallback+0xa04>)
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7fe fca6 	bl	80036c0 <_Z9checkModei>

			controller.z_vel = EKF.vz;
 8004d74:	4b18      	ldr	r3, [pc, #96]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004d76:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 8004d7a:	4a1d      	ldr	r2, [pc, #116]	; (8004df0 <HAL_TIM_PeriodElapsedCallback+0xa08>)
 8004d7c:	f8c2 3178 	str.w	r3, [r2, #376]	; 0x178
			controller.vx	 = EKF.vx;
 8004d80:	4b15      	ldr	r3, [pc, #84]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004d82:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8004d86:	4a1a      	ldr	r2, [pc, #104]	; (8004df0 <HAL_TIM_PeriodElapsedCallback+0xa08>)
 8004d88:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
			controller.x     = EKF.xpos;
 8004d8c:	4b12      	ldr	r3, [pc, #72]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004d8e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8004d92:	4a17      	ldr	r2, [pc, #92]	; (8004df0 <HAL_TIM_PeriodElapsedCallback+0xa08>)
 8004d94:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190
			//controller.z0 = z0;
			controller.z = EKF.alt_gnd;
 8004d98:	4b0f      	ldr	r3, [pc, #60]	; (8004dd8 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8004d9a:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8004d9e:	4a14      	ldr	r2, [pc, #80]	; (8004df0 <HAL_TIM_PeriodElapsedCallback+0xa08>)
 8004da0:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180

		  controller.state = state;
 8004da4:	4b12      	ldr	r3, [pc, #72]	; (8004df0 <HAL_TIM_PeriodElapsedCallback+0xa08>)
 8004da6:	4a10      	ldr	r2, [pc, #64]	; (8004de8 <HAL_TIM_PeriodElapsedCallback+0xa00>)
 8004da8:	f503 7498 	add.w	r4, r3, #304	; 0x130
 8004dac:	4615      	mov	r5, r2
 8004dae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004db0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004db2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004db4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004db6:	682b      	ldr	r3, [r5, #0]
 8004db8:	6023      	str	r3, [r4, #0]
		  controller.state_des = state_des;
 8004dba:	4b0d      	ldr	r3, [pc, #52]	; (8004df0 <HAL_TIM_PeriodElapsedCallback+0xa08>)
 8004dbc:	e01a      	b.n	8004df4 <HAL_TIM_PeriodElapsedCallback+0xa0c>
 8004dbe:	bf00      	nop
 8004dc0:	20000b6c 	.word	0x20000b6c
 8004dc4:	20000b64 	.word	0x20000b64
 8004dc8:	20000b68 	.word	0x20000b68
 8004dcc:	20000b70 	.word	0x20000b70
 8004dd0:	20000b74 	.word	0x20000b74
 8004dd4:	20000b78 	.word	0x20000b78
 8004dd8:	20000d50 	.word	0x20000d50
 8004ddc:	200015f8 	.word	0x200015f8
 8004de0:	200015f4 	.word	0x200015f4
 8004de4:	20001678 	.word	0x20001678
 8004de8:	20000bb8 	.word	0x20000bb8
 8004dec:	20001598 	.word	0x20001598
 8004df0:	20000fd8 	.word	0x20000fd8
 8004df4:	4a1c      	ldr	r2, [pc, #112]	; (8004e68 <HAL_TIM_PeriodElapsedCallback+0xa80>)
 8004df6:	f503 74aa 	add.w	r4, r3, #340	; 0x154
 8004dfa:	4615      	mov	r5, r2
 8004dfc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004dfe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e04:	682b      	ldr	r3, [r5, #0]
 8004e06:	6023      	str	r3, [r4, #0]
		  controller.ch3 = ch[2];
 8004e08:	4b18      	ldr	r3, [pc, #96]	; (8004e6c <HAL_TIM_PeriodElapsedCallback+0xa84>)
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f7fb ff45 	bl	8000c9c <__aeabi_i2f>
 8004e12:	4603      	mov	r3, r0
 8004e14:	4a16      	ldr	r2, [pc, #88]	; (8004e70 <HAL_TIM_PeriodElapsedCallback+0xa88>)
 8004e16:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184

		  controller.Run();
 8004e1a:	4815      	ldr	r0, [pc, #84]	; (8004e70 <HAL_TIM_PeriodElapsedCallback+0xa88>)
 8004e1c:	f005 ffce 	bl	800adbc <_ZN10Controller3RunEv>

		  controller_output[0] = controller.controller_output_pwm[0];
 8004e20:	4b13      	ldr	r3, [pc, #76]	; (8004e70 <HAL_TIM_PeriodElapsedCallback+0xa88>)
 8004e22:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004e26:	4a13      	ldr	r2, [pc, #76]	; (8004e74 <HAL_TIM_PeriodElapsedCallback+0xa8c>)
 8004e28:	6013      	str	r3, [r2, #0]
		  controller_output[1] = controller.controller_output_pwm[1];
 8004e2a:	4b11      	ldr	r3, [pc, #68]	; (8004e70 <HAL_TIM_PeriodElapsedCallback+0xa88>)
 8004e2c:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8004e30:	4a10      	ldr	r2, [pc, #64]	; (8004e74 <HAL_TIM_PeriodElapsedCallback+0xa8c>)
 8004e32:	6053      	str	r3, [r2, #4]
		  controller_output[2] = controller.controller_output_pwm[2];
 8004e34:	4b0e      	ldr	r3, [pc, #56]	; (8004e70 <HAL_TIM_PeriodElapsedCallback+0xa88>)
 8004e36:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8004e3a:	4a0e      	ldr	r2, [pc, #56]	; (8004e74 <HAL_TIM_PeriodElapsedCallback+0xa8c>)
 8004e3c:	6093      	str	r3, [r2, #8]
		  controller_output[3] = controller.controller_output_pwm[3];
 8004e3e:	4b0c      	ldr	r3, [pc, #48]	; (8004e70 <HAL_TIM_PeriodElapsedCallback+0xa88>)
 8004e40:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004e44:	4a0b      	ldr	r2, [pc, #44]	; (8004e74 <HAL_TIM_PeriodElapsedCallback+0xa8c>)
 8004e46:	60d3      	str	r3, [r2, #12]

		  state_des.rates[0] = controller.roll_rate_des;
 8004e48:	4b09      	ldr	r3, [pc, #36]	; (8004e70 <HAL_TIM_PeriodElapsedCallback+0xa88>)
 8004e4a:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8004e4e:	4a06      	ldr	r2, [pc, #24]	; (8004e68 <HAL_TIM_PeriodElapsedCallback+0xa80>)
 8004e50:	60d3      	str	r3, [r2, #12]
		  state_des.rates[1] = controller.pitch_rate_des;
 8004e52:	4b07      	ldr	r3, [pc, #28]	; (8004e70 <HAL_TIM_PeriodElapsedCallback+0xa88>)
 8004e54:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8004e58:	4a03      	ldr	r2, [pc, #12]	; (8004e68 <HAL_TIM_PeriodElapsedCallback+0xa80>)
 8004e5a:	6113      	str	r3, [r2, #16]

		  //ie_roll_sat = controller.pid_roll.ie_roll_sat;

		  PWMYaz();
 8004e5c:	f7ff f9ea 	bl	8004234 <_Z6PWMYazv>


		  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
		}
		}
	}
 8004e60:	bf00      	nop
 8004e62:	377c      	adds	r7, #124	; 0x7c
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e68:	20000b94 	.word	0x20000b94
 8004e6c:	20001598 	.word	0x20001598
 8004e70:	20000fd8 	.word	0x20000fd8
 8004e74:	20001578 	.word	0x20001578

08004e78 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)

{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b082      	sub	sp, #8
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]

 if(htim == &htim3) {
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	4a54      	ldr	r2, [pc, #336]	; (8004fd4 <HAL_TIM_IC_CaptureCallback+0x15c>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	f040 80a0 	bne.w	8004fca <HAL_TIM_IC_CaptureCallback+0x152>


	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)  // if the interrupt source is channel1
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	7f1b      	ldrb	r3, [r3, #28]
 8004e8e:	2b04      	cmp	r3, #4
 8004e90:	f040 809b 	bne.w	8004fca <HAL_TIM_IC_CaptureCallback+0x152>
	{
				IC_Val1 = IC_Val2;
 8004e94:	4b50      	ldr	r3, [pc, #320]	; (8004fd8 <HAL_TIM_IC_CaptureCallback+0x160>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a50      	ldr	r2, [pc, #320]	; (8004fdc <HAL_TIM_IC_CaptureCallback+0x164>)
 8004e9a:	6013      	str	r3, [r2, #0]
				IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);  // read second value
 8004e9c:	2108      	movs	r1, #8
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f004 facc 	bl	800943c <HAL_TIM_ReadCapturedValue>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	4b4b      	ldr	r3, [pc, #300]	; (8004fd8 <HAL_TIM_IC_CaptureCallback+0x160>)
 8004eaa:	601a      	str	r2, [r3, #0]
				Diff = IC_Val2-IC_Val1;
 8004eac:	4b4a      	ldr	r3, [pc, #296]	; (8004fd8 <HAL_TIM_IC_CaptureCallback+0x160>)
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	4b4a      	ldr	r3, [pc, #296]	; (8004fdc <HAL_TIM_IC_CaptureCallback+0x164>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	4a4a      	ldr	r2, [pc, #296]	; (8004fe0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8004eb8:	6013      	str	r3, [r2, #0]
				if(Diff < 0) {
 8004eba:	4b49      	ldr	r3, [pc, #292]	; (8004fe0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	0fdb      	lsrs	r3, r3, #31
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d006      	beq.n	8004ed4 <HAL_TIM_IC_CaptureCallback+0x5c>
					Diff+=65535;
 8004ec6:	4b46      	ldr	r3, [pc, #280]	; (8004fe0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8004ece:	33ff      	adds	r3, #255	; 0xff
 8004ed0:	4a43      	ldr	r2, [pc, #268]	; (8004fe0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8004ed2:	6013      	str	r3, [r2, #0]

				}
				//printf("Diff: %d\n",Diff);
					if(Diff >= 1000 && Diff <= 2000) {
 8004ed4:	4b42      	ldr	r3, [pc, #264]	; (8004fe0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004edc:	db06      	blt.n	8004eec <HAL_TIM_IC_CaptureCallback+0x74>
 8004ede:	4b40      	ldr	r3, [pc, #256]	; (8004fe0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004ee6:	dc01      	bgt.n	8004eec <HAL_TIM_IC_CaptureCallback+0x74>
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e000      	b.n	8004eee <HAL_TIM_IC_CaptureCallback+0x76>
 8004eec:	2300      	movs	r3, #0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d01c      	beq.n	8004f2c <HAL_TIM_IC_CaptureCallback+0xb4>

						ch_[i] = ch[i];
 8004ef2:	4b3c      	ldr	r3, [pc, #240]	; (8004fe4 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004ef4:	881b      	ldrh	r3, [r3, #0]
 8004ef6:	b21b      	sxth	r3, r3
 8004ef8:	461a      	mov	r2, r3
 8004efa:	4b3a      	ldr	r3, [pc, #232]	; (8004fe4 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004efc:	881b      	ldrh	r3, [r3, #0]
 8004efe:	b21b      	sxth	r3, r3
 8004f00:	4619      	mov	r1, r3
 8004f02:	4b39      	ldr	r3, [pc, #228]	; (8004fe8 <HAL_TIM_IC_CaptureCallback+0x170>)
 8004f04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f08:	4a38      	ldr	r2, [pc, #224]	; (8004fec <HAL_TIM_IC_CaptureCallback+0x174>)
 8004f0a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
						ch[i] = Diff;
 8004f0e:	4b35      	ldr	r3, [pc, #212]	; (8004fe4 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004f10:	881b      	ldrh	r3, [r3, #0]
 8004f12:	b21b      	sxth	r3, r3
 8004f14:	4619      	mov	r1, r3
 8004f16:	4b32      	ldr	r3, [pc, #200]	; (8004fe0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a33      	ldr	r2, [pc, #204]	; (8004fe8 <HAL_TIM_IC_CaptureCallback+0x170>)
 8004f1c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
						ch_count++;
 8004f20:	4b33      	ldr	r3, [pc, #204]	; (8004ff0 <HAL_TIM_IC_CaptureCallback+0x178>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	3301      	adds	r3, #1
 8004f26:	4a32      	ldr	r2, [pc, #200]	; (8004ff0 <HAL_TIM_IC_CaptureCallback+0x178>)
 8004f28:	6013      	str	r3, [r2, #0]
 8004f2a:	e015      	b.n	8004f58 <HAL_TIM_IC_CaptureCallback+0xe0>


					}

					else if(Diff > CH0) {
 8004f2c:	4b2c      	ldr	r3, [pc, #176]	; (8004fe0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f34:	4293      	cmp	r3, r2
 8004f36:	bfcc      	ite	gt
 8004f38:	2301      	movgt	r3, #1
 8004f3a:	2300      	movle	r3, #0
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00a      	beq.n	8004f58 <HAL_TIM_IC_CaptureCallback+0xe0>
						//ch[CH_NUM] = ch[i];
						i = -1;
 8004f42:	4b28      	ldr	r3, [pc, #160]	; (8004fe4 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004f44:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004f48:	801a      	strh	r2, [r3, #0]
						ch[CH_NUM] = Diff;
 8004f4a:	4b25      	ldr	r3, [pc, #148]	; (8004fe0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a26      	ldr	r2, [pc, #152]	; (8004fe8 <HAL_TIM_IC_CaptureCallback+0x170>)
 8004f50:	6213      	str	r3, [r2, #32]
						sync = 1;
 8004f52:	4b28      	ldr	r3, [pc, #160]	; (8004ff4 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8004f54:	2201      	movs	r2, #1
 8004f56:	801a      	strh	r2, [r3, #0]
					}




				state_des.angles[0] =  pwm2ang(ch[0]);
 8004f58:	4b23      	ldr	r3, [pc, #140]	; (8004fe8 <HAL_TIM_IC_CaptureCallback+0x170>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f7fe fe54 	bl	8003c0c <_Z7pwm2angt>
 8004f64:	4603      	mov	r3, r0
 8004f66:	4a24      	ldr	r2, [pc, #144]	; (8004ff8 <HAL_TIM_IC_CaptureCallback+0x180>)
 8004f68:	6013      	str	r3, [r2, #0]
				state_des.angles[1] =  pwm2ang(ch[1]);
 8004f6a:	4b1f      	ldr	r3, [pc, #124]	; (8004fe8 <HAL_TIM_IC_CaptureCallback+0x170>)
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	4618      	mov	r0, r3
 8004f72:	f7fe fe4b 	bl	8003c0c <_Z7pwm2angt>
 8004f76:	4603      	mov	r3, r0
 8004f78:	4a1f      	ldr	r2, [pc, #124]	; (8004ff8 <HAL_TIM_IC_CaptureCallback+0x180>)
 8004f7a:	6053      	str	r3, [r2, #4]
				state_des.angles[2] =  0;
 8004f7c:	4b1e      	ldr	r3, [pc, #120]	; (8004ff8 <HAL_TIM_IC_CaptureCallback+0x180>)
 8004f7e:	f04f 0200 	mov.w	r2, #0
 8004f82:	609a      	str	r2, [r3, #8]
				state_des.rates[2] = pwm2rate(ch[3]);
 8004f84:	4b18      	ldr	r3, [pc, #96]	; (8004fe8 <HAL_TIM_IC_CaptureCallback+0x170>)
 8004f86:	68db      	ldr	r3, [r3, #12]
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f7fe fe7a 	bl	8003c84 <_Z8pwm2ratet>
 8004f90:	4603      	mov	r3, r0
 8004f92:	4a19      	ldr	r2, [pc, #100]	; (8004ff8 <HAL_TIM_IC_CaptureCallback+0x180>)
 8004f94:	6153      	str	r3, [r2, #20]

				i++;
 8004f96:	4b13      	ldr	r3, [pc, #76]	; (8004fe4 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004f98:	881b      	ldrh	r3, [r3, #0]
 8004f9a:	b21b      	sxth	r3, r3
 8004f9c:	b29b      	uxth	r3, r3
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	b21a      	sxth	r2, r3
 8004fa4:	4b0f      	ldr	r3, [pc, #60]	; (8004fe4 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004fa6:	801a      	strh	r2, [r3, #0]
				i = i % (CH_NUM+1);
 8004fa8:	4b0e      	ldr	r3, [pc, #56]	; (8004fe4 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004faa:	881b      	ldrh	r3, [r3, #0]
 8004fac:	b21b      	sxth	r3, r3
 8004fae:	4619      	mov	r1, r3
 8004fb0:	4b12      	ldr	r3, [pc, #72]	; (8004ffc <HAL_TIM_IC_CaptureCallback+0x184>)
 8004fb2:	fb83 2301 	smull	r2, r3, r3, r1
 8004fb6:	105a      	asrs	r2, r3, #1
 8004fb8:	17cb      	asrs	r3, r1, #31
 8004fba:	1ad2      	subs	r2, r2, r3
 8004fbc:	4613      	mov	r3, r2
 8004fbe:	00db      	lsls	r3, r3, #3
 8004fc0:	4413      	add	r3, r2
 8004fc2:	1aca      	subs	r2, r1, r3
 8004fc4:	b212      	sxth	r2, r2
 8004fc6:	4b07      	ldr	r3, [pc, #28]	; (8004fe4 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004fc8:	801a      	strh	r2, [r3, #0]
			//	__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_2,TIM_INPUTCHANNELPOLARITY_RISING);


	 }
	}
}
 8004fca:	bf00      	nop
 8004fcc:	3708      	adds	r7, #8
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	bf00      	nop
 8004fd4:	200009b8 	.word	0x200009b8
 8004fd8:	20001588 	.word	0x20001588
 8004fdc:	2000158c 	.word	0x2000158c
 8004fe0:	20001590 	.word	0x20001590
 8004fe4:	20001594 	.word	0x20001594
 8004fe8:	20001598 	.word	0x20001598
 8004fec:	200015bc 	.word	0x200015bc
 8004ff0:	20001650 	.word	0x20001650
 8004ff4:	200015e0 	.word	0x200015e0
 8004ff8:	20000b94 	.word	0x20000b94
 8004ffc:	38e38e39 	.word	0x38e38e39

08005000 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005000:	b480      	push	{r7}
 8005002:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005004:	b672      	cpsid	i
}
 8005006:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005008:	e7fe      	b.n	8005008 <Error_Handler+0x8>
	...

0800500c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d10a      	bne.n	8005032 <_Z41__static_initialization_and_destruction_0ii+0x26>
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005022:	4293      	cmp	r3, r2
 8005024:	d105      	bne.n	8005032 <_Z41__static_initialization_and_destruction_0ii+0x26>
Kalman_Filtresi EKF;
 8005026:	480c      	ldr	r0, [pc, #48]	; (8005058 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8005028:	f006 fa82 	bl	800b530 <_ZN15Kalman_FiltresiC1Ev>
Controller controller;
 800502c:	480b      	ldr	r0, [pc, #44]	; (800505c <_Z41__static_initialization_and_destruction_0ii+0x50>)
 800502e:	f005 fde3 	bl	800abf8 <_ZN10ControllerC1Ev>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d10a      	bne.n	800504e <_Z41__static_initialization_and_destruction_0ii+0x42>
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800503e:	4293      	cmp	r3, r2
 8005040:	d105      	bne.n	800504e <_Z41__static_initialization_and_destruction_0ii+0x42>
 8005042:	4806      	ldr	r0, [pc, #24]	; (800505c <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8005044:	f006 fa38 	bl	800b4b8 <_ZN10ControllerD1Ev>
Kalman_Filtresi EKF;
 8005048:	4803      	ldr	r0, [pc, #12]	; (8005058 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 800504a:	f009 f84b 	bl	800e0e4 <_ZN15Kalman_FiltresiD1Ev>
}
 800504e:	bf00      	nop
 8005050:	3708      	adds	r7, #8
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	20000d50 	.word	0x20000d50
 800505c:	20000fd8 	.word	0x20000fd8

08005060 <_GLOBAL__sub_I_hi2c1>:
 8005060:	b580      	push	{r7, lr}
 8005062:	af00      	add	r7, sp, #0
 8005064:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005068:	2001      	movs	r0, #1
 800506a:	f7ff ffcf 	bl	800500c <_Z41__static_initialization_and_destruction_0ii>
 800506e:	bd80      	pop	{r7, pc}

08005070 <_GLOBAL__sub_D_hi2c1>:
 8005070:	b580      	push	{r7, lr}
 8005072:	af00      	add	r7, sp, #0
 8005074:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005078:	2000      	movs	r0, #0
 800507a:	f7ff ffc7 	bl	800500c <_Z41__static_initialization_and_destruction_0ii>
 800507e:	bd80      	pop	{r7, pc}

08005080 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005080:	b480      	push	{r7}
 8005082:	b085      	sub	sp, #20
 8005084:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005086:	4b15      	ldr	r3, [pc, #84]	; (80050dc <HAL_MspInit+0x5c>)
 8005088:	699b      	ldr	r3, [r3, #24]
 800508a:	4a14      	ldr	r2, [pc, #80]	; (80050dc <HAL_MspInit+0x5c>)
 800508c:	f043 0301 	orr.w	r3, r3, #1
 8005090:	6193      	str	r3, [r2, #24]
 8005092:	4b12      	ldr	r3, [pc, #72]	; (80050dc <HAL_MspInit+0x5c>)
 8005094:	699b      	ldr	r3, [r3, #24]
 8005096:	f003 0301 	and.w	r3, r3, #1
 800509a:	60bb      	str	r3, [r7, #8]
 800509c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800509e:	4b0f      	ldr	r3, [pc, #60]	; (80050dc <HAL_MspInit+0x5c>)
 80050a0:	69db      	ldr	r3, [r3, #28]
 80050a2:	4a0e      	ldr	r2, [pc, #56]	; (80050dc <HAL_MspInit+0x5c>)
 80050a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050a8:	61d3      	str	r3, [r2, #28]
 80050aa:	4b0c      	ldr	r3, [pc, #48]	; (80050dc <HAL_MspInit+0x5c>)
 80050ac:	69db      	ldr	r3, [r3, #28]
 80050ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050b2:	607b      	str	r3, [r7, #4]
 80050b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80050b6:	4b0a      	ldr	r3, [pc, #40]	; (80050e0 <HAL_MspInit+0x60>)
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	60fb      	str	r3, [r7, #12]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80050c2:	60fb      	str	r3, [r7, #12]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80050ca:	60fb      	str	r3, [r7, #12]
 80050cc:	4a04      	ldr	r2, [pc, #16]	; (80050e0 <HAL_MspInit+0x60>)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80050d2:	bf00      	nop
 80050d4:	3714      	adds	r7, #20
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bc80      	pop	{r7}
 80050da:	4770      	bx	lr
 80050dc:	40021000 	.word	0x40021000
 80050e0:	40010000 	.word	0x40010000

080050e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b088      	sub	sp, #32
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050ec:	f107 0310 	add.w	r3, r7, #16
 80050f0:	2200      	movs	r2, #0
 80050f2:	601a      	str	r2, [r3, #0]
 80050f4:	605a      	str	r2, [r3, #4]
 80050f6:	609a      	str	r2, [r3, #8]
 80050f8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a15      	ldr	r2, [pc, #84]	; (8005154 <HAL_I2C_MspInit+0x70>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d123      	bne.n	800514c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005104:	4b14      	ldr	r3, [pc, #80]	; (8005158 <HAL_I2C_MspInit+0x74>)
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	4a13      	ldr	r2, [pc, #76]	; (8005158 <HAL_I2C_MspInit+0x74>)
 800510a:	f043 0308 	orr.w	r3, r3, #8
 800510e:	6193      	str	r3, [r2, #24]
 8005110:	4b11      	ldr	r3, [pc, #68]	; (8005158 <HAL_I2C_MspInit+0x74>)
 8005112:	699b      	ldr	r3, [r3, #24]
 8005114:	f003 0308 	and.w	r3, r3, #8
 8005118:	60fb      	str	r3, [r7, #12]
 800511a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800511c:	23c0      	movs	r3, #192	; 0xc0
 800511e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005120:	2312      	movs	r3, #18
 8005122:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005124:	2303      	movs	r3, #3
 8005126:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005128:	f107 0310 	add.w	r3, r7, #16
 800512c:	4619      	mov	r1, r3
 800512e:	480b      	ldr	r0, [pc, #44]	; (800515c <HAL_I2C_MspInit+0x78>)
 8005130:	f001 f80a 	bl	8006148 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005134:	4b08      	ldr	r3, [pc, #32]	; (8005158 <HAL_I2C_MspInit+0x74>)
 8005136:	69db      	ldr	r3, [r3, #28]
 8005138:	4a07      	ldr	r2, [pc, #28]	; (8005158 <HAL_I2C_MspInit+0x74>)
 800513a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800513e:	61d3      	str	r3, [r2, #28]
 8005140:	4b05      	ldr	r3, [pc, #20]	; (8005158 <HAL_I2C_MspInit+0x74>)
 8005142:	69db      	ldr	r3, [r3, #28]
 8005144:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005148:	60bb      	str	r3, [r7, #8]
 800514a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800514c:	bf00      	nop
 800514e:	3720      	adds	r7, #32
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}
 8005154:	40005400 	.word	0x40005400
 8005158:	40021000 	.word	0x40021000
 800515c:	40010c00 	.word	0x40010c00

08005160 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005160:	b480      	push	{r7}
 8005162:	b085      	sub	sp, #20
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a09      	ldr	r2, [pc, #36]	; (8005194 <HAL_TIM_PWM_MspInit+0x34>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d10b      	bne.n	800518a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005172:	4b09      	ldr	r3, [pc, #36]	; (8005198 <HAL_TIM_PWM_MspInit+0x38>)
 8005174:	699b      	ldr	r3, [r3, #24]
 8005176:	4a08      	ldr	r2, [pc, #32]	; (8005198 <HAL_TIM_PWM_MspInit+0x38>)
 8005178:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800517c:	6193      	str	r3, [r2, #24]
 800517e:	4b06      	ldr	r3, [pc, #24]	; (8005198 <HAL_TIM_PWM_MspInit+0x38>)
 8005180:	699b      	ldr	r3, [r3, #24]
 8005182:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005186:	60fb      	str	r3, [r7, #12]
 8005188:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800518a:	bf00      	nop
 800518c:	3714      	adds	r7, #20
 800518e:	46bd      	mov	sp, r7
 8005190:	bc80      	pop	{r7}
 8005192:	4770      	bx	lr
 8005194:	40012c00 	.word	0x40012c00
 8005198:	40021000 	.word	0x40021000

0800519c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b08a      	sub	sp, #40	; 0x28
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051a4:	f107 0318 	add.w	r3, r7, #24
 80051a8:	2200      	movs	r2, #0
 80051aa:	601a      	str	r2, [r3, #0]
 80051ac:	605a      	str	r2, [r3, #4]
 80051ae:	609a      	str	r2, [r3, #8]
 80051b0:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051ba:	d114      	bne.n	80051e6 <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80051bc:	4b2d      	ldr	r3, [pc, #180]	; (8005274 <HAL_TIM_Base_MspInit+0xd8>)
 80051be:	69db      	ldr	r3, [r3, #28]
 80051c0:	4a2c      	ldr	r2, [pc, #176]	; (8005274 <HAL_TIM_Base_MspInit+0xd8>)
 80051c2:	f043 0301 	orr.w	r3, r3, #1
 80051c6:	61d3      	str	r3, [r2, #28]
 80051c8:	4b2a      	ldr	r3, [pc, #168]	; (8005274 <HAL_TIM_Base_MspInit+0xd8>)
 80051ca:	69db      	ldr	r3, [r3, #28]
 80051cc:	f003 0301 	and.w	r3, r3, #1
 80051d0:	617b      	str	r3, [r7, #20]
 80051d2:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80051d4:	2200      	movs	r2, #0
 80051d6:	2101      	movs	r1, #1
 80051d8:	201c      	movs	r0, #28
 80051da:	f000 fcb0 	bl	8005b3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80051de:	201c      	movs	r0, #28
 80051e0:	f000 fcc9 	bl	8005b76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80051e4:	e042      	b.n	800526c <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM3)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a23      	ldr	r2, [pc, #140]	; (8005278 <HAL_TIM_Base_MspInit+0xdc>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d12c      	bne.n	800524a <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80051f0:	4b20      	ldr	r3, [pc, #128]	; (8005274 <HAL_TIM_Base_MspInit+0xd8>)
 80051f2:	69db      	ldr	r3, [r3, #28]
 80051f4:	4a1f      	ldr	r2, [pc, #124]	; (8005274 <HAL_TIM_Base_MspInit+0xd8>)
 80051f6:	f043 0302 	orr.w	r3, r3, #2
 80051fa:	61d3      	str	r3, [r2, #28]
 80051fc:	4b1d      	ldr	r3, [pc, #116]	; (8005274 <HAL_TIM_Base_MspInit+0xd8>)
 80051fe:	69db      	ldr	r3, [r3, #28]
 8005200:	f003 0302 	and.w	r3, r3, #2
 8005204:	613b      	str	r3, [r7, #16]
 8005206:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005208:	4b1a      	ldr	r3, [pc, #104]	; (8005274 <HAL_TIM_Base_MspInit+0xd8>)
 800520a:	699b      	ldr	r3, [r3, #24]
 800520c:	4a19      	ldr	r2, [pc, #100]	; (8005274 <HAL_TIM_Base_MspInit+0xd8>)
 800520e:	f043 0308 	orr.w	r3, r3, #8
 8005212:	6193      	str	r3, [r2, #24]
 8005214:	4b17      	ldr	r3, [pc, #92]	; (8005274 <HAL_TIM_Base_MspInit+0xd8>)
 8005216:	699b      	ldr	r3, [r3, #24]
 8005218:	f003 0308 	and.w	r3, r3, #8
 800521c:	60fb      	str	r3, [r7, #12]
 800521e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005220:	2301      	movs	r3, #1
 8005222:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005224:	2300      	movs	r3, #0
 8005226:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005228:	2300      	movs	r3, #0
 800522a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800522c:	f107 0318 	add.w	r3, r7, #24
 8005230:	4619      	mov	r1, r3
 8005232:	4812      	ldr	r0, [pc, #72]	; (800527c <HAL_TIM_Base_MspInit+0xe0>)
 8005234:	f000 ff88 	bl	8006148 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005238:	2200      	movs	r2, #0
 800523a:	2100      	movs	r1, #0
 800523c:	201d      	movs	r0, #29
 800523e:	f000 fc7e 	bl	8005b3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005242:	201d      	movs	r0, #29
 8005244:	f000 fc97 	bl	8005b76 <HAL_NVIC_EnableIRQ>
}
 8005248:	e010      	b.n	800526c <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM4)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a0c      	ldr	r2, [pc, #48]	; (8005280 <HAL_TIM_Base_MspInit+0xe4>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d10b      	bne.n	800526c <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005254:	4b07      	ldr	r3, [pc, #28]	; (8005274 <HAL_TIM_Base_MspInit+0xd8>)
 8005256:	69db      	ldr	r3, [r3, #28]
 8005258:	4a06      	ldr	r2, [pc, #24]	; (8005274 <HAL_TIM_Base_MspInit+0xd8>)
 800525a:	f043 0304 	orr.w	r3, r3, #4
 800525e:	61d3      	str	r3, [r2, #28]
 8005260:	4b04      	ldr	r3, [pc, #16]	; (8005274 <HAL_TIM_Base_MspInit+0xd8>)
 8005262:	69db      	ldr	r3, [r3, #28]
 8005264:	f003 0304 	and.w	r3, r3, #4
 8005268:	60bb      	str	r3, [r7, #8]
 800526a:	68bb      	ldr	r3, [r7, #8]
}
 800526c:	bf00      	nop
 800526e:	3728      	adds	r7, #40	; 0x28
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}
 8005274:	40021000 	.word	0x40021000
 8005278:	40000400 	.word	0x40000400
 800527c:	40010c00 	.word	0x40010c00
 8005280:	40000800 	.word	0x40000800

08005284 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b088      	sub	sp, #32
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800528c:	f107 0310 	add.w	r3, r7, #16
 8005290:	2200      	movs	r2, #0
 8005292:	601a      	str	r2, [r3, #0]
 8005294:	605a      	str	r2, [r3, #4]
 8005296:	609a      	str	r2, [r3, #8]
 8005298:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a1c      	ldr	r2, [pc, #112]	; (8005310 <HAL_TIM_MspPostInit+0x8c>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d131      	bne.n	8005308 <HAL_TIM_MspPostInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80052a4:	4b1b      	ldr	r3, [pc, #108]	; (8005314 <HAL_TIM_MspPostInit+0x90>)
 80052a6:	699b      	ldr	r3, [r3, #24]
 80052a8:	4a1a      	ldr	r2, [pc, #104]	; (8005314 <HAL_TIM_MspPostInit+0x90>)
 80052aa:	f043 0308 	orr.w	r3, r3, #8
 80052ae:	6193      	str	r3, [r2, #24]
 80052b0:	4b18      	ldr	r3, [pc, #96]	; (8005314 <HAL_TIM_MspPostInit+0x90>)
 80052b2:	699b      	ldr	r3, [r3, #24]
 80052b4:	f003 0308 	and.w	r3, r3, #8
 80052b8:	60fb      	str	r3, [r7, #12]
 80052ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052bc:	4b15      	ldr	r3, [pc, #84]	; (8005314 <HAL_TIM_MspPostInit+0x90>)
 80052be:	699b      	ldr	r3, [r3, #24]
 80052c0:	4a14      	ldr	r2, [pc, #80]	; (8005314 <HAL_TIM_MspPostInit+0x90>)
 80052c2:	f043 0304 	orr.w	r3, r3, #4
 80052c6:	6193      	str	r3, [r2, #24]
 80052c8:	4b12      	ldr	r3, [pc, #72]	; (8005314 <HAL_TIM_MspPostInit+0x90>)
 80052ca:	699b      	ldr	r3, [r3, #24]
 80052cc:	f003 0304 	and.w	r3, r3, #4
 80052d0:	60bb      	str	r3, [r7, #8]
 80052d2:	68bb      	ldr	r3, [r7, #8]
    PB14     ------> TIM1_CH2N
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80052d4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80052d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052da:	2302      	movs	r3, #2
 80052dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052de:	2302      	movs	r3, #2
 80052e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052e2:	f107 0310 	add.w	r3, r7, #16
 80052e6:	4619      	mov	r1, r3
 80052e8:	480b      	ldr	r0, [pc, #44]	; (8005318 <HAL_TIM_MspPostInit+0x94>)
 80052ea:	f000 ff2d 	bl	8006148 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 80052ee:	f44f 6310 	mov.w	r3, #2304	; 0x900
 80052f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052f4:	2302      	movs	r3, #2
 80052f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052f8:	2302      	movs	r3, #2
 80052fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052fc:	f107 0310 	add.w	r3, r7, #16
 8005300:	4619      	mov	r1, r3
 8005302:	4806      	ldr	r0, [pc, #24]	; (800531c <HAL_TIM_MspPostInit+0x98>)
 8005304:	f000 ff20 	bl	8006148 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005308:	bf00      	nop
 800530a:	3720      	adds	r7, #32
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}
 8005310:	40012c00 	.word	0x40012c00
 8005314:	40021000 	.word	0x40021000
 8005318:	40010c00 	.word	0x40010c00
 800531c:	40010800 	.word	0x40010800

08005320 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b08c      	sub	sp, #48	; 0x30
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005328:	f107 0320 	add.w	r3, r7, #32
 800532c:	2200      	movs	r2, #0
 800532e:	601a      	str	r2, [r3, #0]
 8005330:	605a      	str	r2, [r3, #4]
 8005332:	609a      	str	r2, [r3, #8]
 8005334:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a6b      	ldr	r2, [pc, #428]	; (80054e8 <HAL_UART_MspInit+0x1c8>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d159      	bne.n	80053f4 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005340:	4b6a      	ldr	r3, [pc, #424]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 8005342:	699b      	ldr	r3, [r3, #24]
 8005344:	4a69      	ldr	r2, [pc, #420]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 8005346:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800534a:	6193      	str	r3, [r2, #24]
 800534c:	4b67      	ldr	r3, [pc, #412]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 800534e:	699b      	ldr	r3, [r3, #24]
 8005350:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005354:	61fb      	str	r3, [r7, #28]
 8005356:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005358:	4b64      	ldr	r3, [pc, #400]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 800535a:	699b      	ldr	r3, [r3, #24]
 800535c:	4a63      	ldr	r2, [pc, #396]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 800535e:	f043 0304 	orr.w	r3, r3, #4
 8005362:	6193      	str	r3, [r2, #24]
 8005364:	4b61      	ldr	r3, [pc, #388]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 8005366:	699b      	ldr	r3, [r3, #24]
 8005368:	f003 0304 	and.w	r3, r3, #4
 800536c:	61bb      	str	r3, [r7, #24]
 800536e:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005370:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005374:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005376:	2302      	movs	r3, #2
 8005378:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800537a:	2303      	movs	r3, #3
 800537c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800537e:	f107 0320 	add.w	r3, r7, #32
 8005382:	4619      	mov	r1, r3
 8005384:	485a      	ldr	r0, [pc, #360]	; (80054f0 <HAL_UART_MspInit+0x1d0>)
 8005386:	f000 fedf 	bl	8006148 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800538a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800538e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005390:	2300      	movs	r3, #0
 8005392:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005394:	2300      	movs	r3, #0
 8005396:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005398:	f107 0320 	add.w	r3, r7, #32
 800539c:	4619      	mov	r1, r3
 800539e:	4854      	ldr	r0, [pc, #336]	; (80054f0 <HAL_UART_MspInit+0x1d0>)
 80053a0:	f000 fed2 	bl	8006148 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80053a4:	4b53      	ldr	r3, [pc, #332]	; (80054f4 <HAL_UART_MspInit+0x1d4>)
 80053a6:	4a54      	ldr	r2, [pc, #336]	; (80054f8 <HAL_UART_MspInit+0x1d8>)
 80053a8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80053aa:	4b52      	ldr	r3, [pc, #328]	; (80054f4 <HAL_UART_MspInit+0x1d4>)
 80053ac:	2200      	movs	r2, #0
 80053ae:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80053b0:	4b50      	ldr	r3, [pc, #320]	; (80054f4 <HAL_UART_MspInit+0x1d4>)
 80053b2:	2200      	movs	r2, #0
 80053b4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80053b6:	4b4f      	ldr	r3, [pc, #316]	; (80054f4 <HAL_UART_MspInit+0x1d4>)
 80053b8:	2280      	movs	r2, #128	; 0x80
 80053ba:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80053bc:	4b4d      	ldr	r3, [pc, #308]	; (80054f4 <HAL_UART_MspInit+0x1d4>)
 80053be:	2200      	movs	r2, #0
 80053c0:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80053c2:	4b4c      	ldr	r3, [pc, #304]	; (80054f4 <HAL_UART_MspInit+0x1d4>)
 80053c4:	2200      	movs	r2, #0
 80053c6:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80053c8:	4b4a      	ldr	r3, [pc, #296]	; (80054f4 <HAL_UART_MspInit+0x1d4>)
 80053ca:	2220      	movs	r2, #32
 80053cc:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80053ce:	4b49      	ldr	r3, [pc, #292]	; (80054f4 <HAL_UART_MspInit+0x1d4>)
 80053d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80053d4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80053d6:	4847      	ldr	r0, [pc, #284]	; (80054f4 <HAL_UART_MspInit+0x1d4>)
 80053d8:	f000 fbf6 	bl	8005bc8 <HAL_DMA_Init>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d001      	beq.n	80053e6 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 80053e2:	f7ff fe0d 	bl	8005000 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a42      	ldr	r2, [pc, #264]	; (80054f4 <HAL_UART_MspInit+0x1d4>)
 80053ea:	635a      	str	r2, [r3, #52]	; 0x34
 80053ec:	4a41      	ldr	r2, [pc, #260]	; (80054f4 <HAL_UART_MspInit+0x1d4>)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80053f2:	e074      	b.n	80054de <HAL_UART_MspInit+0x1be>
  else if(huart->Instance==USART2)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a40      	ldr	r2, [pc, #256]	; (80054fc <HAL_UART_MspInit+0x1dc>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d130      	bne.n	8005460 <HAL_UART_MspInit+0x140>
    __HAL_RCC_USART2_CLK_ENABLE();
 80053fe:	4b3b      	ldr	r3, [pc, #236]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 8005400:	69db      	ldr	r3, [r3, #28]
 8005402:	4a3a      	ldr	r2, [pc, #232]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 8005404:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005408:	61d3      	str	r3, [r2, #28]
 800540a:	4b38      	ldr	r3, [pc, #224]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 800540c:	69db      	ldr	r3, [r3, #28]
 800540e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005412:	617b      	str	r3, [r7, #20]
 8005414:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005416:	4b35      	ldr	r3, [pc, #212]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 8005418:	699b      	ldr	r3, [r3, #24]
 800541a:	4a34      	ldr	r2, [pc, #208]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 800541c:	f043 0304 	orr.w	r3, r3, #4
 8005420:	6193      	str	r3, [r2, #24]
 8005422:	4b32      	ldr	r3, [pc, #200]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 8005424:	699b      	ldr	r3, [r3, #24]
 8005426:	f003 0304 	and.w	r3, r3, #4
 800542a:	613b      	str	r3, [r7, #16]
 800542c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800542e:	2304      	movs	r3, #4
 8005430:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005432:	2302      	movs	r3, #2
 8005434:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005436:	2303      	movs	r3, #3
 8005438:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800543a:	f107 0320 	add.w	r3, r7, #32
 800543e:	4619      	mov	r1, r3
 8005440:	482b      	ldr	r0, [pc, #172]	; (80054f0 <HAL_UART_MspInit+0x1d0>)
 8005442:	f000 fe81 	bl	8006148 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005446:	2308      	movs	r3, #8
 8005448:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800544a:	2300      	movs	r3, #0
 800544c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800544e:	2300      	movs	r3, #0
 8005450:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005452:	f107 0320 	add.w	r3, r7, #32
 8005456:	4619      	mov	r1, r3
 8005458:	4825      	ldr	r0, [pc, #148]	; (80054f0 <HAL_UART_MspInit+0x1d0>)
 800545a:	f000 fe75 	bl	8006148 <HAL_GPIO_Init>
}
 800545e:	e03e      	b.n	80054de <HAL_UART_MspInit+0x1be>
  else if(huart->Instance==USART3)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a26      	ldr	r2, [pc, #152]	; (8005500 <HAL_UART_MspInit+0x1e0>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d139      	bne.n	80054de <HAL_UART_MspInit+0x1be>
    __HAL_RCC_USART3_CLK_ENABLE();
 800546a:	4b20      	ldr	r3, [pc, #128]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 800546c:	69db      	ldr	r3, [r3, #28]
 800546e:	4a1f      	ldr	r2, [pc, #124]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 8005470:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005474:	61d3      	str	r3, [r2, #28]
 8005476:	4b1d      	ldr	r3, [pc, #116]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 8005478:	69db      	ldr	r3, [r3, #28]
 800547a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800547e:	60fb      	str	r3, [r7, #12]
 8005480:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005482:	4b1a      	ldr	r3, [pc, #104]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 8005484:	699b      	ldr	r3, [r3, #24]
 8005486:	4a19      	ldr	r2, [pc, #100]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 8005488:	f043 0308 	orr.w	r3, r3, #8
 800548c:	6193      	str	r3, [r2, #24]
 800548e:	4b17      	ldr	r3, [pc, #92]	; (80054ec <HAL_UART_MspInit+0x1cc>)
 8005490:	699b      	ldr	r3, [r3, #24]
 8005492:	f003 0308 	and.w	r3, r3, #8
 8005496:	60bb      	str	r3, [r7, #8]
 8005498:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800549a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800549e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054a0:	2302      	movs	r3, #2
 80054a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80054a4:	2303      	movs	r3, #3
 80054a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054a8:	f107 0320 	add.w	r3, r7, #32
 80054ac:	4619      	mov	r1, r3
 80054ae:	4815      	ldr	r0, [pc, #84]	; (8005504 <HAL_UART_MspInit+0x1e4>)
 80054b0:	f000 fe4a 	bl	8006148 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80054b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80054b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80054ba:	2300      	movs	r3, #0
 80054bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054be:	2300      	movs	r3, #0
 80054c0:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054c2:	f107 0320 	add.w	r3, r7, #32
 80054c6:	4619      	mov	r1, r3
 80054c8:	480e      	ldr	r0, [pc, #56]	; (8005504 <HAL_UART_MspInit+0x1e4>)
 80054ca:	f000 fe3d 	bl	8006148 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80054ce:	2200      	movs	r2, #0
 80054d0:	2100      	movs	r1, #0
 80054d2:	2027      	movs	r0, #39	; 0x27
 80054d4:	f000 fb33 	bl	8005b3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80054d8:	2027      	movs	r0, #39	; 0x27
 80054da:	f000 fb4c 	bl	8005b76 <HAL_NVIC_EnableIRQ>
}
 80054de:	bf00      	nop
 80054e0:	3730      	adds	r7, #48	; 0x30
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}
 80054e6:	bf00      	nop
 80054e8:	40013800 	.word	0x40013800
 80054ec:	40021000 	.word	0x40021000
 80054f0:	40010800 	.word	0x40010800
 80054f4:	20000b08 	.word	0x20000b08
 80054f8:	40020058 	.word	0x40020058
 80054fc:	40004400 	.word	0x40004400
 8005500:	40004800 	.word	0x40004800
 8005504:	40010c00 	.word	0x40010c00

08005508 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b082      	sub	sp, #8
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a1d      	ldr	r2, [pc, #116]	; (800558c <HAL_UART_MspDeInit+0x84>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d110      	bne.n	800553c <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800551a:	4b1d      	ldr	r3, [pc, #116]	; (8005590 <HAL_UART_MspDeInit+0x88>)
 800551c:	699b      	ldr	r3, [r3, #24]
 800551e:	4a1c      	ldr	r2, [pc, #112]	; (8005590 <HAL_UART_MspDeInit+0x88>)
 8005520:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005524:	6193      	str	r3, [r2, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8005526:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800552a:	481a      	ldr	r0, [pc, #104]	; (8005594 <HAL_UART_MspDeInit+0x8c>)
 800552c:	f000 ff90 	bl	8006450 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005534:	4618      	mov	r0, r3
 8005536:	f000 fba1 	bl	8005c7c <HAL_DMA_DeInit>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }

}
 800553a:	e022      	b.n	8005582 <HAL_UART_MspDeInit+0x7a>
  else if(huart->Instance==USART2)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a15      	ldr	r2, [pc, #84]	; (8005598 <HAL_UART_MspDeInit+0x90>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d10a      	bne.n	800555c <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 8005546:	4b12      	ldr	r3, [pc, #72]	; (8005590 <HAL_UART_MspDeInit+0x88>)
 8005548:	69db      	ldr	r3, [r3, #28]
 800554a:	4a11      	ldr	r2, [pc, #68]	; (8005590 <HAL_UART_MspDeInit+0x88>)
 800554c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005550:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8005552:	210c      	movs	r1, #12
 8005554:	480f      	ldr	r0, [pc, #60]	; (8005594 <HAL_UART_MspDeInit+0x8c>)
 8005556:	f000 ff7b 	bl	8006450 <HAL_GPIO_DeInit>
}
 800555a:	e012      	b.n	8005582 <HAL_UART_MspDeInit+0x7a>
  else if(huart->Instance==USART3)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a0e      	ldr	r2, [pc, #56]	; (800559c <HAL_UART_MspDeInit+0x94>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d10d      	bne.n	8005582 <HAL_UART_MspDeInit+0x7a>
    __HAL_RCC_USART3_CLK_DISABLE();
 8005566:	4b0a      	ldr	r3, [pc, #40]	; (8005590 <HAL_UART_MspDeInit+0x88>)
 8005568:	69db      	ldr	r3, [r3, #28]
 800556a:	4a09      	ldr	r2, [pc, #36]	; (8005590 <HAL_UART_MspDeInit+0x88>)
 800556c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005570:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 8005572:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005576:	480a      	ldr	r0, [pc, #40]	; (80055a0 <HAL_UART_MspDeInit+0x98>)
 8005578:	f000 ff6a 	bl	8006450 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 800557c:	2027      	movs	r0, #39	; 0x27
 800557e:	f000 fb08 	bl	8005b92 <HAL_NVIC_DisableIRQ>
}
 8005582:	bf00      	nop
 8005584:	3708      	adds	r7, #8
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	40013800 	.word	0x40013800
 8005590:	40021000 	.word	0x40021000
 8005594:	40010800 	.word	0x40010800
 8005598:	40004400 	.word	0x40004400
 800559c:	40004800 	.word	0x40004800
 80055a0:	40010c00 	.word	0x40010c00

080055a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80055a4:	b480      	push	{r7}
 80055a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80055a8:	e7fe      	b.n	80055a8 <NMI_Handler+0x4>

080055aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80055aa:	b480      	push	{r7}
 80055ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80055ae:	e7fe      	b.n	80055ae <HardFault_Handler+0x4>

080055b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80055b0:	b480      	push	{r7}
 80055b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80055b4:	e7fe      	b.n	80055b4 <MemManage_Handler+0x4>

080055b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80055b6:	b480      	push	{r7}
 80055b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80055ba:	e7fe      	b.n	80055ba <BusFault_Handler+0x4>

080055bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80055bc:	b480      	push	{r7}
 80055be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80055c0:	e7fe      	b.n	80055c0 <UsageFault_Handler+0x4>

080055c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80055c2:	b480      	push	{r7}
 80055c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80055c6:	bf00      	nop
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bc80      	pop	{r7}
 80055cc:	4770      	bx	lr

080055ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80055ce:	b480      	push	{r7}
 80055d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80055d2:	bf00      	nop
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bc80      	pop	{r7}
 80055d8:	4770      	bx	lr

080055da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80055da:	b480      	push	{r7}
 80055dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80055de:	bf00      	nop
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bc80      	pop	{r7}
 80055e4:	4770      	bx	lr
	...

080055e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	  if(timeout >0)  timeout--;
 80055ec:	4b07      	ldr	r3, [pc, #28]	; (800560c <SysTick_Handler+0x24>)
 80055ee:	881b      	ldrh	r3, [r3, #0]
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d006      	beq.n	8005604 <SysTick_Handler+0x1c>
 80055f6:	4b05      	ldr	r3, [pc, #20]	; (800560c <SysTick_Handler+0x24>)
 80055f8:	881b      	ldrh	r3, [r3, #0]
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	3b01      	subs	r3, #1
 80055fe:	b29a      	uxth	r2, r3
 8005600:	4b02      	ldr	r3, [pc, #8]	; (800560c <SysTick_Handler+0x24>)
 8005602:	801a      	strh	r2, [r3, #0]

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005604:	f000 f960 	bl	80058c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005608:	bf00      	nop
 800560a:	bd80      	pop	{r7, pc}
 800560c:	200016f8 	.word	0x200016f8

08005610 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005614:	4802      	ldr	r0, [pc, #8]	; (8005620 <DMA1_Channel5_IRQHandler+0x10>)
 8005616:	f000 fc63 	bl	8005ee0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800561a:	bf00      	nop
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	20000b08 	.word	0x20000b08

08005624 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005628:	4802      	ldr	r0, [pc, #8]	; (8005634 <TIM2_IRQHandler+0x10>)
 800562a:	f003 fbe9 	bl	8008e00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800562e:	bf00      	nop
 8005630:	bd80      	pop	{r7, pc}
 8005632:	bf00      	nop
 8005634:	20000970 	.word	0x20000970

08005638 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800563c:	4802      	ldr	r0, [pc, #8]	; (8005648 <TIM3_IRQHandler+0x10>)
 800563e:	f003 fbdf 	bl	8008e00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005642:	bf00      	nop
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	200009b8 	.word	0x200009b8

0800564c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	  Uart_isr (&huart3);
 8005650:	4803      	ldr	r0, [pc, #12]	; (8005660 <USART3_IRQHandler+0x14>)
 8005652:	f7fc fcaf 	bl	8001fb4 <Uart_isr>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005656:	4802      	ldr	r0, [pc, #8]	; (8005660 <USART3_IRQHandler+0x14>)
 8005658:	f004 feb4 	bl	800a3c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800565c:	bf00      	nop
 800565e:	bd80      	pop	{r7, pc}
 8005660:	20000ac8 	.word	0x20000ac8

08005664 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005664:	b480      	push	{r7}
 8005666:	af00      	add	r7, sp, #0
	return 1;
 8005668:	2301      	movs	r3, #1
}
 800566a:	4618      	mov	r0, r3
 800566c:	46bd      	mov	sp, r7
 800566e:	bc80      	pop	{r7}
 8005670:	4770      	bx	lr

08005672 <_kill>:

int _kill(int pid, int sig)
{
 8005672:	b580      	push	{r7, lr}
 8005674:	b082      	sub	sp, #8
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
 800567a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800567c:	f00b fad0 	bl	8010c20 <__errno>
 8005680:	4603      	mov	r3, r0
 8005682:	2216      	movs	r2, #22
 8005684:	601a      	str	r2, [r3, #0]
	return -1;
 8005686:	f04f 33ff 	mov.w	r3, #4294967295
}
 800568a:	4618      	mov	r0, r3
 800568c:	3708      	adds	r7, #8
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}

08005692 <_exit>:

void _exit (int status)
{
 8005692:	b580      	push	{r7, lr}
 8005694:	b082      	sub	sp, #8
 8005696:	af00      	add	r7, sp, #0
 8005698:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800569a:	f04f 31ff 	mov.w	r1, #4294967295
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f7ff ffe7 	bl	8005672 <_kill>
	while (1) {}		/* Make sure we hang here */
 80056a4:	e7fe      	b.n	80056a4 <_exit+0x12>

080056a6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80056a6:	b580      	push	{r7, lr}
 80056a8:	b086      	sub	sp, #24
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	60f8      	str	r0, [r7, #12]
 80056ae:	60b9      	str	r1, [r7, #8]
 80056b0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056b2:	2300      	movs	r3, #0
 80056b4:	617b      	str	r3, [r7, #20]
 80056b6:	e00a      	b.n	80056ce <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80056b8:	f3af 8000 	nop.w
 80056bc:	4601      	mov	r1, r0
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	1c5a      	adds	r2, r3, #1
 80056c2:	60ba      	str	r2, [r7, #8]
 80056c4:	b2ca      	uxtb	r2, r1
 80056c6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	3301      	adds	r3, #1
 80056cc:	617b      	str	r3, [r7, #20]
 80056ce:	697a      	ldr	r2, [r7, #20]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	429a      	cmp	r2, r3
 80056d4:	dbf0      	blt.n	80056b8 <_read+0x12>
	}

return len;
 80056d6:	687b      	ldr	r3, [r7, #4]
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3718      	adds	r7, #24
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}

080056e0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b086      	sub	sp, #24
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056ec:	2300      	movs	r3, #0
 80056ee:	617b      	str	r3, [r7, #20]
 80056f0:	e009      	b.n	8005706 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	1c5a      	adds	r2, r3, #1
 80056f6:	60ba      	str	r2, [r7, #8]
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	4618      	mov	r0, r3
 80056fc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	3301      	adds	r3, #1
 8005704:	617b      	str	r3, [r7, #20]
 8005706:	697a      	ldr	r2, [r7, #20]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	429a      	cmp	r2, r3
 800570c:	dbf1      	blt.n	80056f2 <_write+0x12>
	}
	return len;
 800570e:	687b      	ldr	r3, [r7, #4]
}
 8005710:	4618      	mov	r0, r3
 8005712:	3718      	adds	r7, #24
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}

08005718 <_close>:

int _close(int file)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
	return -1;
 8005720:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005724:	4618      	mov	r0, r3
 8005726:	370c      	adds	r7, #12
 8005728:	46bd      	mov	sp, r7
 800572a:	bc80      	pop	{r7}
 800572c:	4770      	bx	lr

0800572e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800572e:	b480      	push	{r7}
 8005730:	b083      	sub	sp, #12
 8005732:	af00      	add	r7, sp, #0
 8005734:	6078      	str	r0, [r7, #4]
 8005736:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800573e:	605a      	str	r2, [r3, #4]
	return 0;
 8005740:	2300      	movs	r3, #0
}
 8005742:	4618      	mov	r0, r3
 8005744:	370c      	adds	r7, #12
 8005746:	46bd      	mov	sp, r7
 8005748:	bc80      	pop	{r7}
 800574a:	4770      	bx	lr

0800574c <_isatty>:

int _isatty(int file)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
	return 1;
 8005754:	2301      	movs	r3, #1
}
 8005756:	4618      	mov	r0, r3
 8005758:	370c      	adds	r7, #12
 800575a:	46bd      	mov	sp, r7
 800575c:	bc80      	pop	{r7}
 800575e:	4770      	bx	lr

08005760 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005760:	b480      	push	{r7}
 8005762:	b085      	sub	sp, #20
 8005764:	af00      	add	r7, sp, #0
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	60b9      	str	r1, [r7, #8]
 800576a:	607a      	str	r2, [r7, #4]
	return 0;
 800576c:	2300      	movs	r3, #0
}
 800576e:	4618      	mov	r0, r3
 8005770:	3714      	adds	r7, #20
 8005772:	46bd      	mov	sp, r7
 8005774:	bc80      	pop	{r7}
 8005776:	4770      	bx	lr

08005778 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b086      	sub	sp, #24
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005780:	4a14      	ldr	r2, [pc, #80]	; (80057d4 <_sbrk+0x5c>)
 8005782:	4b15      	ldr	r3, [pc, #84]	; (80057d8 <_sbrk+0x60>)
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800578c:	4b13      	ldr	r3, [pc, #76]	; (80057dc <_sbrk+0x64>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d102      	bne.n	800579a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005794:	4b11      	ldr	r3, [pc, #68]	; (80057dc <_sbrk+0x64>)
 8005796:	4a12      	ldr	r2, [pc, #72]	; (80057e0 <_sbrk+0x68>)
 8005798:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800579a:	4b10      	ldr	r3, [pc, #64]	; (80057dc <_sbrk+0x64>)
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4413      	add	r3, r2
 80057a2:	693a      	ldr	r2, [r7, #16]
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d207      	bcs.n	80057b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80057a8:	f00b fa3a 	bl	8010c20 <__errno>
 80057ac:	4603      	mov	r3, r0
 80057ae:	220c      	movs	r2, #12
 80057b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80057b2:	f04f 33ff 	mov.w	r3, #4294967295
 80057b6:	e009      	b.n	80057cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80057b8:	4b08      	ldr	r3, [pc, #32]	; (80057dc <_sbrk+0x64>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80057be:	4b07      	ldr	r3, [pc, #28]	; (80057dc <_sbrk+0x64>)
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4413      	add	r3, r2
 80057c6:	4a05      	ldr	r2, [pc, #20]	; (80057dc <_sbrk+0x64>)
 80057c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80057ca:	68fb      	ldr	r3, [r7, #12]
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3718      	adds	r7, #24
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	20005000 	.word	0x20005000
 80057d8:	00000400 	.word	0x00000400
 80057dc:	200016e4 	.word	0x200016e4
 80057e0:	20001710 	.word	0x20001710

080057e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80057e4:	b480      	push	{r7}
 80057e6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80057e8:	bf00      	nop
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bc80      	pop	{r7}
 80057ee:	4770      	bx	lr

080057f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80057f0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80057f2:	e003      	b.n	80057fc <LoopCopyDataInit>

080057f4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80057f4:	4b0b      	ldr	r3, [pc, #44]	; (8005824 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80057f6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80057f8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80057fa:	3104      	adds	r1, #4

080057fc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80057fc:	480a      	ldr	r0, [pc, #40]	; (8005828 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80057fe:	4b0b      	ldr	r3, [pc, #44]	; (800582c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8005800:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8005802:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005804:	d3f6      	bcc.n	80057f4 <CopyDataInit>
  ldr r2, =_sbss
 8005806:	4a0a      	ldr	r2, [pc, #40]	; (8005830 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8005808:	e002      	b.n	8005810 <LoopFillZerobss>

0800580a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800580a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800580c:	f842 3b04 	str.w	r3, [r2], #4

08005810 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005810:	4b08      	ldr	r3, [pc, #32]	; (8005834 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8005812:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005814:	d3f9      	bcc.n	800580a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005816:	f7ff ffe5 	bl	80057e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800581a:	f00b fa07 	bl	8010c2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800581e:	f7fd f943 	bl	8002aa8 <main>
  bx lr
 8005822:	4770      	bx	lr
  ldr r3, =_sidata
 8005824:	08012568 	.word	0x08012568
  ldr r0, =_sdata
 8005828:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800582c:	20000088 	.word	0x20000088
  ldr r2, =_sbss
 8005830:	20000088 	.word	0x20000088
  ldr r3, = _ebss
 8005834:	20001710 	.word	0x20001710

08005838 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005838:	e7fe      	b.n	8005838 <ADC1_2_IRQHandler>
	...

0800583c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005840:	4b08      	ldr	r3, [pc, #32]	; (8005864 <HAL_Init+0x28>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a07      	ldr	r2, [pc, #28]	; (8005864 <HAL_Init+0x28>)
 8005846:	f043 0310 	orr.w	r3, r3, #16
 800584a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800584c:	2003      	movs	r0, #3
 800584e:	f000 f96b 	bl	8005b28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005852:	2000      	movs	r0, #0
 8005854:	f000 f808 	bl	8005868 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005858:	f7ff fc12 	bl	8005080 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800585c:	2300      	movs	r3, #0
}
 800585e:	4618      	mov	r0, r3
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	40022000 	.word	0x40022000

08005868 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b082      	sub	sp, #8
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005870:	4b12      	ldr	r3, [pc, #72]	; (80058bc <HAL_InitTick+0x54>)
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	4b12      	ldr	r3, [pc, #72]	; (80058c0 <HAL_InitTick+0x58>)
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	4619      	mov	r1, r3
 800587a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800587e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005882:	fbb2 f3f3 	udiv	r3, r2, r3
 8005886:	4618      	mov	r0, r3
 8005888:	f000 f991 	bl	8005bae <HAL_SYSTICK_Config>
 800588c:	4603      	mov	r3, r0
 800588e:	2b00      	cmp	r3, #0
 8005890:	d001      	beq.n	8005896 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e00e      	b.n	80058b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2b0f      	cmp	r3, #15
 800589a:	d80a      	bhi.n	80058b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800589c:	2200      	movs	r2, #0
 800589e:	6879      	ldr	r1, [r7, #4]
 80058a0:	f04f 30ff 	mov.w	r0, #4294967295
 80058a4:	f000 f94b 	bl	8005b3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80058a8:	4a06      	ldr	r2, [pc, #24]	; (80058c4 <HAL_InitTick+0x5c>)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80058ae:	2300      	movs	r3, #0
 80058b0:	e000      	b.n	80058b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3708      	adds	r7, #8
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	20000018 	.word	0x20000018
 80058c0:	20000020 	.word	0x20000020
 80058c4:	2000001c 	.word	0x2000001c

080058c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80058c8:	b480      	push	{r7}
 80058ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80058cc:	4b05      	ldr	r3, [pc, #20]	; (80058e4 <HAL_IncTick+0x1c>)
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	461a      	mov	r2, r3
 80058d2:	4b05      	ldr	r3, [pc, #20]	; (80058e8 <HAL_IncTick+0x20>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4413      	add	r3, r2
 80058d8:	4a03      	ldr	r2, [pc, #12]	; (80058e8 <HAL_IncTick+0x20>)
 80058da:	6013      	str	r3, [r2, #0]
}
 80058dc:	bf00      	nop
 80058de:	46bd      	mov	sp, r7
 80058e0:	bc80      	pop	{r7}
 80058e2:	4770      	bx	lr
 80058e4:	20000020 	.word	0x20000020
 80058e8:	200016fc 	.word	0x200016fc

080058ec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80058ec:	b480      	push	{r7}
 80058ee:	af00      	add	r7, sp, #0
  return uwTick;
 80058f0:	4b02      	ldr	r3, [pc, #8]	; (80058fc <HAL_GetTick+0x10>)
 80058f2:	681b      	ldr	r3, [r3, #0]
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bc80      	pop	{r7}
 80058fa:	4770      	bx	lr
 80058fc:	200016fc 	.word	0x200016fc

08005900 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b084      	sub	sp, #16
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005908:	f7ff fff0 	bl	80058ec <HAL_GetTick>
 800590c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005918:	d005      	beq.n	8005926 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800591a:	4b0a      	ldr	r3, [pc, #40]	; (8005944 <HAL_Delay+0x44>)
 800591c:	781b      	ldrb	r3, [r3, #0]
 800591e:	461a      	mov	r2, r3
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	4413      	add	r3, r2
 8005924:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005926:	bf00      	nop
 8005928:	f7ff ffe0 	bl	80058ec <HAL_GetTick>
 800592c:	4602      	mov	r2, r0
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	1ad3      	subs	r3, r2, r3
 8005932:	68fa      	ldr	r2, [r7, #12]
 8005934:	429a      	cmp	r2, r3
 8005936:	d8f7      	bhi.n	8005928 <HAL_Delay+0x28>
  {
  }
}
 8005938:	bf00      	nop
 800593a:	bf00      	nop
 800593c:	3710      	adds	r7, #16
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	20000020 	.word	0x20000020

08005948 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005948:	b480      	push	{r7}
 800594a:	b085      	sub	sp, #20
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f003 0307 	and.w	r3, r3, #7
 8005956:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005958:	4b0c      	ldr	r3, [pc, #48]	; (800598c <__NVIC_SetPriorityGrouping+0x44>)
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800595e:	68ba      	ldr	r2, [r7, #8]
 8005960:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005964:	4013      	ands	r3, r2
 8005966:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005970:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005974:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005978:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800597a:	4a04      	ldr	r2, [pc, #16]	; (800598c <__NVIC_SetPriorityGrouping+0x44>)
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	60d3      	str	r3, [r2, #12]
}
 8005980:	bf00      	nop
 8005982:	3714      	adds	r7, #20
 8005984:	46bd      	mov	sp, r7
 8005986:	bc80      	pop	{r7}
 8005988:	4770      	bx	lr
 800598a:	bf00      	nop
 800598c:	e000ed00 	.word	0xe000ed00

08005990 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005990:	b480      	push	{r7}
 8005992:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005994:	4b04      	ldr	r3, [pc, #16]	; (80059a8 <__NVIC_GetPriorityGrouping+0x18>)
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	0a1b      	lsrs	r3, r3, #8
 800599a:	f003 0307 	and.w	r3, r3, #7
}
 800599e:	4618      	mov	r0, r3
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bc80      	pop	{r7}
 80059a4:	4770      	bx	lr
 80059a6:	bf00      	nop
 80059a8:	e000ed00 	.word	0xe000ed00

080059ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	4603      	mov	r3, r0
 80059b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	db0b      	blt.n	80059d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80059be:	79fb      	ldrb	r3, [r7, #7]
 80059c0:	f003 021f 	and.w	r2, r3, #31
 80059c4:	4906      	ldr	r1, [pc, #24]	; (80059e0 <__NVIC_EnableIRQ+0x34>)
 80059c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059ca:	095b      	lsrs	r3, r3, #5
 80059cc:	2001      	movs	r0, #1
 80059ce:	fa00 f202 	lsl.w	r2, r0, r2
 80059d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80059d6:	bf00      	nop
 80059d8:	370c      	adds	r7, #12
 80059da:	46bd      	mov	sp, r7
 80059dc:	bc80      	pop	{r7}
 80059de:	4770      	bx	lr
 80059e0:	e000e100 	.word	0xe000e100

080059e4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	4603      	mov	r3, r0
 80059ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	db12      	blt.n	8005a1c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80059f6:	79fb      	ldrb	r3, [r7, #7]
 80059f8:	f003 021f 	and.w	r2, r3, #31
 80059fc:	490a      	ldr	r1, [pc, #40]	; (8005a28 <__NVIC_DisableIRQ+0x44>)
 80059fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a02:	095b      	lsrs	r3, r3, #5
 8005a04:	2001      	movs	r0, #1
 8005a06:	fa00 f202 	lsl.w	r2, r0, r2
 8005a0a:	3320      	adds	r3, #32
 8005a0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005a10:	f3bf 8f4f 	dsb	sy
}
 8005a14:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005a16:	f3bf 8f6f 	isb	sy
}
 8005a1a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005a1c:	bf00      	nop
 8005a1e:	370c      	adds	r7, #12
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bc80      	pop	{r7}
 8005a24:	4770      	bx	lr
 8005a26:	bf00      	nop
 8005a28:	e000e100 	.word	0xe000e100

08005a2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	4603      	mov	r3, r0
 8005a34:	6039      	str	r1, [r7, #0]
 8005a36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	db0a      	blt.n	8005a56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	b2da      	uxtb	r2, r3
 8005a44:	490c      	ldr	r1, [pc, #48]	; (8005a78 <__NVIC_SetPriority+0x4c>)
 8005a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a4a:	0112      	lsls	r2, r2, #4
 8005a4c:	b2d2      	uxtb	r2, r2
 8005a4e:	440b      	add	r3, r1
 8005a50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005a54:	e00a      	b.n	8005a6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	b2da      	uxtb	r2, r3
 8005a5a:	4908      	ldr	r1, [pc, #32]	; (8005a7c <__NVIC_SetPriority+0x50>)
 8005a5c:	79fb      	ldrb	r3, [r7, #7]
 8005a5e:	f003 030f 	and.w	r3, r3, #15
 8005a62:	3b04      	subs	r3, #4
 8005a64:	0112      	lsls	r2, r2, #4
 8005a66:	b2d2      	uxtb	r2, r2
 8005a68:	440b      	add	r3, r1
 8005a6a:	761a      	strb	r2, [r3, #24]
}
 8005a6c:	bf00      	nop
 8005a6e:	370c      	adds	r7, #12
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bc80      	pop	{r7}
 8005a74:	4770      	bx	lr
 8005a76:	bf00      	nop
 8005a78:	e000e100 	.word	0xe000e100
 8005a7c:	e000ed00 	.word	0xe000ed00

08005a80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b089      	sub	sp, #36	; 0x24
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	60f8      	str	r0, [r7, #12]
 8005a88:	60b9      	str	r1, [r7, #8]
 8005a8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f003 0307 	and.w	r3, r3, #7
 8005a92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005a94:	69fb      	ldr	r3, [r7, #28]
 8005a96:	f1c3 0307 	rsb	r3, r3, #7
 8005a9a:	2b04      	cmp	r3, #4
 8005a9c:	bf28      	it	cs
 8005a9e:	2304      	movcs	r3, #4
 8005aa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005aa2:	69fb      	ldr	r3, [r7, #28]
 8005aa4:	3304      	adds	r3, #4
 8005aa6:	2b06      	cmp	r3, #6
 8005aa8:	d902      	bls.n	8005ab0 <NVIC_EncodePriority+0x30>
 8005aaa:	69fb      	ldr	r3, [r7, #28]
 8005aac:	3b03      	subs	r3, #3
 8005aae:	e000      	b.n	8005ab2 <NVIC_EncodePriority+0x32>
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ab8:	69bb      	ldr	r3, [r7, #24]
 8005aba:	fa02 f303 	lsl.w	r3, r2, r3
 8005abe:	43da      	mvns	r2, r3
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	401a      	ands	r2, r3
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005ac8:	f04f 31ff 	mov.w	r1, #4294967295
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	fa01 f303 	lsl.w	r3, r1, r3
 8005ad2:	43d9      	mvns	r1, r3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ad8:	4313      	orrs	r3, r2
         );
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	3724      	adds	r7, #36	; 0x24
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	bc80      	pop	{r7}
 8005ae2:	4770      	bx	lr

08005ae4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b082      	sub	sp, #8
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	3b01      	subs	r3, #1
 8005af0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005af4:	d301      	bcc.n	8005afa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005af6:	2301      	movs	r3, #1
 8005af8:	e00f      	b.n	8005b1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005afa:	4a0a      	ldr	r2, [pc, #40]	; (8005b24 <SysTick_Config+0x40>)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	3b01      	subs	r3, #1
 8005b00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005b02:	210f      	movs	r1, #15
 8005b04:	f04f 30ff 	mov.w	r0, #4294967295
 8005b08:	f7ff ff90 	bl	8005a2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005b0c:	4b05      	ldr	r3, [pc, #20]	; (8005b24 <SysTick_Config+0x40>)
 8005b0e:	2200      	movs	r2, #0
 8005b10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005b12:	4b04      	ldr	r3, [pc, #16]	; (8005b24 <SysTick_Config+0x40>)
 8005b14:	2207      	movs	r2, #7
 8005b16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005b18:	2300      	movs	r3, #0
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3708      	adds	r7, #8
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	bf00      	nop
 8005b24:	e000e010 	.word	0xe000e010

08005b28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b082      	sub	sp, #8
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f7ff ff09 	bl	8005948 <__NVIC_SetPriorityGrouping>
}
 8005b36:	bf00      	nop
 8005b38:	3708      	adds	r7, #8
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}

08005b3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005b3e:	b580      	push	{r7, lr}
 8005b40:	b086      	sub	sp, #24
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	4603      	mov	r3, r0
 8005b46:	60b9      	str	r1, [r7, #8]
 8005b48:	607a      	str	r2, [r7, #4]
 8005b4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005b50:	f7ff ff1e 	bl	8005990 <__NVIC_GetPriorityGrouping>
 8005b54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	68b9      	ldr	r1, [r7, #8]
 8005b5a:	6978      	ldr	r0, [r7, #20]
 8005b5c:	f7ff ff90 	bl	8005a80 <NVIC_EncodePriority>
 8005b60:	4602      	mov	r2, r0
 8005b62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b66:	4611      	mov	r1, r2
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f7ff ff5f 	bl	8005a2c <__NVIC_SetPriority>
}
 8005b6e:	bf00      	nop
 8005b70:	3718      	adds	r7, #24
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}

08005b76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b76:	b580      	push	{r7, lr}
 8005b78:	b082      	sub	sp, #8
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005b80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b84:	4618      	mov	r0, r3
 8005b86:	f7ff ff11 	bl	80059ac <__NVIC_EnableIRQ>
}
 8005b8a:	bf00      	nop
 8005b8c:	3708      	adds	r7, #8
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}

08005b92 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005b92:	b580      	push	{r7, lr}
 8005b94:	b082      	sub	sp, #8
 8005b96:	af00      	add	r7, sp, #0
 8005b98:	4603      	mov	r3, r0
 8005b9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f7ff ff1f 	bl	80059e4 <__NVIC_DisableIRQ>
}
 8005ba6:	bf00      	nop
 8005ba8:	3708      	adds	r7, #8
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}

08005bae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005bae:	b580      	push	{r7, lr}
 8005bb0:	b082      	sub	sp, #8
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f7ff ff94 	bl	8005ae4 <SysTick_Config>
 8005bbc:	4603      	mov	r3, r0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3708      	adds	r7, #8
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
	...

08005bc8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b085      	sub	sp, #20
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d101      	bne.n	8005bde <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e043      	b.n	8005c66 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	461a      	mov	r2, r3
 8005be4:	4b22      	ldr	r3, [pc, #136]	; (8005c70 <HAL_DMA_Init+0xa8>)
 8005be6:	4413      	add	r3, r2
 8005be8:	4a22      	ldr	r2, [pc, #136]	; (8005c74 <HAL_DMA_Init+0xac>)
 8005bea:	fba2 2303 	umull	r2, r3, r2, r3
 8005bee:	091b      	lsrs	r3, r3, #4
 8005bf0:	009a      	lsls	r2, r3, #2
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a1f      	ldr	r2, [pc, #124]	; (8005c78 <HAL_DMA_Init+0xb0>)
 8005bfa:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2202      	movs	r2, #2
 8005c00:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005c12:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8005c16:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8005c20:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	68db      	ldr	r3, [r3, #12]
 8005c26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	695b      	ldr	r3, [r3, #20]
 8005c32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	69db      	ldr	r3, [r3, #28]
 8005c3e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005c40:	68fa      	ldr	r2, [r7, #12]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	68fa      	ldr	r2, [r7, #12]
 8005c4c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3714      	adds	r7, #20
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bc80      	pop	{r7}
 8005c6e:	4770      	bx	lr
 8005c70:	bffdfff8 	.word	0xbffdfff8
 8005c74:	cccccccd 	.word	0xcccccccd
 8005c78:	40020000 	.word	0x40020000

08005c7c <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b083      	sub	sp, #12
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d101      	bne.n	8005c8e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e046      	b.n	8005d1c <HAL_DMA_DeInit+0xa0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f022 0201 	bic.w	r2, r2, #1
 8005c9c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	2200      	movs	r2, #0
 8005cac:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	4b18      	ldr	r3, [pc, #96]	; (8005d28 <HAL_DMA_DeInit+0xac>)
 8005cc6:	4413      	add	r3, r2
 8005cc8:	4a18      	ldr	r2, [pc, #96]	; (8005d2c <HAL_DMA_DeInit+0xb0>)
 8005cca:	fba2 2303 	umull	r2, r3, r2, r3
 8005cce:	091b      	lsrs	r3, r3, #4
 8005cd0:	009a      	lsls	r2, r3, #2
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a15      	ldr	r2, [pc, #84]	; (8005d30 <HAL_DMA_DeInit+0xb4>)
 8005cda:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ce4:	2101      	movs	r1, #1
 8005ce6:	fa01 f202 	lsl.w	r2, r1, r2
 8005cea:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2200      	movs	r2, #0
 8005d08:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	370c      	adds	r7, #12
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bc80      	pop	{r7}
 8005d24:	4770      	bx	lr
 8005d26:	bf00      	nop
 8005d28:	bffdfff8 	.word	0xbffdfff8
 8005d2c:	cccccccd 	.word	0xcccccccd
 8005d30:	40020000 	.word	0x40020000

08005d34 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b086      	sub	sp, #24
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	607a      	str	r2, [r7, #4]
 8005d40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d42:	2300      	movs	r3, #0
 8005d44:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d101      	bne.n	8005d54 <HAL_DMA_Start_IT+0x20>
 8005d50:	2302      	movs	r3, #2
 8005d52:	e04a      	b.n	8005dea <HAL_DMA_Start_IT+0xb6>
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005d62:	2b01      	cmp	r3, #1
 8005d64:	d13a      	bne.n	8005ddc <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2202      	movs	r2, #2
 8005d6a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2200      	movs	r2, #0
 8005d72:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f022 0201 	bic.w	r2, r2, #1
 8005d82:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	68b9      	ldr	r1, [r7, #8]
 8005d8a:	68f8      	ldr	r0, [r7, #12]
 8005d8c:	f000 f9ae 	bl	80060ec <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d008      	beq.n	8005daa <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f042 020e 	orr.w	r2, r2, #14
 8005da6:	601a      	str	r2, [r3, #0]
 8005da8:	e00f      	b.n	8005dca <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f022 0204 	bic.w	r2, r2, #4
 8005db8:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f042 020a 	orr.w	r2, r2, #10
 8005dc8:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f042 0201 	orr.w	r2, r2, #1
 8005dd8:	601a      	str	r2, [r3, #0]
 8005dda:	e005      	b.n	8005de8 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2200      	movs	r2, #0
 8005de0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8005de4:	2302      	movs	r3, #2
 8005de6:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8005de8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3718      	adds	r7, #24
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
	...

08005df4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005e06:	2b02      	cmp	r3, #2
 8005e08:	d005      	beq.n	8005e16 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2204      	movs	r2, #4
 8005e0e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	73fb      	strb	r3, [r7, #15]
 8005e14:	e051      	b.n	8005eba <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f022 020e 	bic.w	r2, r2, #14
 8005e24:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f022 0201 	bic.w	r2, r2, #1
 8005e34:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a22      	ldr	r2, [pc, #136]	; (8005ec4 <HAL_DMA_Abort_IT+0xd0>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d029      	beq.n	8005e94 <HAL_DMA_Abort_IT+0xa0>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a20      	ldr	r2, [pc, #128]	; (8005ec8 <HAL_DMA_Abort_IT+0xd4>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d022      	beq.n	8005e90 <HAL_DMA_Abort_IT+0x9c>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a1f      	ldr	r2, [pc, #124]	; (8005ecc <HAL_DMA_Abort_IT+0xd8>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d01a      	beq.n	8005e8a <HAL_DMA_Abort_IT+0x96>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a1d      	ldr	r2, [pc, #116]	; (8005ed0 <HAL_DMA_Abort_IT+0xdc>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d012      	beq.n	8005e84 <HAL_DMA_Abort_IT+0x90>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a1c      	ldr	r2, [pc, #112]	; (8005ed4 <HAL_DMA_Abort_IT+0xe0>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d00a      	beq.n	8005e7e <HAL_DMA_Abort_IT+0x8a>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a1a      	ldr	r2, [pc, #104]	; (8005ed8 <HAL_DMA_Abort_IT+0xe4>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d102      	bne.n	8005e78 <HAL_DMA_Abort_IT+0x84>
 8005e72:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005e76:	e00e      	b.n	8005e96 <HAL_DMA_Abort_IT+0xa2>
 8005e78:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005e7c:	e00b      	b.n	8005e96 <HAL_DMA_Abort_IT+0xa2>
 8005e7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005e82:	e008      	b.n	8005e96 <HAL_DMA_Abort_IT+0xa2>
 8005e84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e88:	e005      	b.n	8005e96 <HAL_DMA_Abort_IT+0xa2>
 8005e8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005e8e:	e002      	b.n	8005e96 <HAL_DMA_Abort_IT+0xa2>
 8005e90:	2310      	movs	r3, #16
 8005e92:	e000      	b.n	8005e96 <HAL_DMA_Abort_IT+0xa2>
 8005e94:	2301      	movs	r3, #1
 8005e96:	4a11      	ldr	r2, [pc, #68]	; (8005edc <HAL_DMA_Abort_IT+0xe8>)
 8005e98:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d003      	beq.n	8005eba <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	4798      	blx	r3
    } 
  }
  return status;
 8005eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3710      	adds	r7, #16
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}
 8005ec4:	40020008 	.word	0x40020008
 8005ec8:	4002001c 	.word	0x4002001c
 8005ecc:	40020030 	.word	0x40020030
 8005ed0:	40020044 	.word	0x40020044
 8005ed4:	40020058 	.word	0x40020058
 8005ed8:	4002006c 	.word	0x4002006c
 8005edc:	40020000 	.word	0x40020000

08005ee0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b084      	sub	sp, #16
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005efc:	2204      	movs	r2, #4
 8005efe:	409a      	lsls	r2, r3
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	4013      	ands	r3, r2
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d04f      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0xc8>
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	f003 0304 	and.w	r3, r3, #4
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d04a      	beq.n	8005fa8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f003 0320 	and.w	r3, r3, #32
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d107      	bne.n	8005f30 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f022 0204 	bic.w	r2, r2, #4
 8005f2e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a66      	ldr	r2, [pc, #408]	; (80060d0 <HAL_DMA_IRQHandler+0x1f0>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d029      	beq.n	8005f8e <HAL_DMA_IRQHandler+0xae>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a65      	ldr	r2, [pc, #404]	; (80060d4 <HAL_DMA_IRQHandler+0x1f4>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d022      	beq.n	8005f8a <HAL_DMA_IRQHandler+0xaa>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a63      	ldr	r2, [pc, #396]	; (80060d8 <HAL_DMA_IRQHandler+0x1f8>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d01a      	beq.n	8005f84 <HAL_DMA_IRQHandler+0xa4>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a62      	ldr	r2, [pc, #392]	; (80060dc <HAL_DMA_IRQHandler+0x1fc>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d012      	beq.n	8005f7e <HAL_DMA_IRQHandler+0x9e>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a60      	ldr	r2, [pc, #384]	; (80060e0 <HAL_DMA_IRQHandler+0x200>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d00a      	beq.n	8005f78 <HAL_DMA_IRQHandler+0x98>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a5f      	ldr	r2, [pc, #380]	; (80060e4 <HAL_DMA_IRQHandler+0x204>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d102      	bne.n	8005f72 <HAL_DMA_IRQHandler+0x92>
 8005f6c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005f70:	e00e      	b.n	8005f90 <HAL_DMA_IRQHandler+0xb0>
 8005f72:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005f76:	e00b      	b.n	8005f90 <HAL_DMA_IRQHandler+0xb0>
 8005f78:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005f7c:	e008      	b.n	8005f90 <HAL_DMA_IRQHandler+0xb0>
 8005f7e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005f82:	e005      	b.n	8005f90 <HAL_DMA_IRQHandler+0xb0>
 8005f84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f88:	e002      	b.n	8005f90 <HAL_DMA_IRQHandler+0xb0>
 8005f8a:	2340      	movs	r3, #64	; 0x40
 8005f8c:	e000      	b.n	8005f90 <HAL_DMA_IRQHandler+0xb0>
 8005f8e:	2304      	movs	r3, #4
 8005f90:	4a55      	ldr	r2, [pc, #340]	; (80060e8 <HAL_DMA_IRQHandler+0x208>)
 8005f92:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	f000 8094 	beq.w	80060c6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8005fa6:	e08e      	b.n	80060c6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fac:	2202      	movs	r2, #2
 8005fae:	409a      	lsls	r2, r3
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	4013      	ands	r3, r2
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d056      	beq.n	8006066 <HAL_DMA_IRQHandler+0x186>
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	f003 0302 	and.w	r3, r3, #2
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d051      	beq.n	8006066 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f003 0320 	and.w	r3, r3, #32
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d10b      	bne.n	8005fe8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f022 020a 	bic.w	r2, r2, #10
 8005fde:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a38      	ldr	r2, [pc, #224]	; (80060d0 <HAL_DMA_IRQHandler+0x1f0>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d029      	beq.n	8006046 <HAL_DMA_IRQHandler+0x166>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a37      	ldr	r2, [pc, #220]	; (80060d4 <HAL_DMA_IRQHandler+0x1f4>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d022      	beq.n	8006042 <HAL_DMA_IRQHandler+0x162>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a35      	ldr	r2, [pc, #212]	; (80060d8 <HAL_DMA_IRQHandler+0x1f8>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d01a      	beq.n	800603c <HAL_DMA_IRQHandler+0x15c>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a34      	ldr	r2, [pc, #208]	; (80060dc <HAL_DMA_IRQHandler+0x1fc>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d012      	beq.n	8006036 <HAL_DMA_IRQHandler+0x156>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a32      	ldr	r2, [pc, #200]	; (80060e0 <HAL_DMA_IRQHandler+0x200>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d00a      	beq.n	8006030 <HAL_DMA_IRQHandler+0x150>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a31      	ldr	r2, [pc, #196]	; (80060e4 <HAL_DMA_IRQHandler+0x204>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d102      	bne.n	800602a <HAL_DMA_IRQHandler+0x14a>
 8006024:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006028:	e00e      	b.n	8006048 <HAL_DMA_IRQHandler+0x168>
 800602a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800602e:	e00b      	b.n	8006048 <HAL_DMA_IRQHandler+0x168>
 8006030:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006034:	e008      	b.n	8006048 <HAL_DMA_IRQHandler+0x168>
 8006036:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800603a:	e005      	b.n	8006048 <HAL_DMA_IRQHandler+0x168>
 800603c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006040:	e002      	b.n	8006048 <HAL_DMA_IRQHandler+0x168>
 8006042:	2320      	movs	r3, #32
 8006044:	e000      	b.n	8006048 <HAL_DMA_IRQHandler+0x168>
 8006046:	2302      	movs	r3, #2
 8006048:	4a27      	ldr	r2, [pc, #156]	; (80060e8 <HAL_DMA_IRQHandler+0x208>)
 800604a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006058:	2b00      	cmp	r3, #0
 800605a:	d034      	beq.n	80060c6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006064:	e02f      	b.n	80060c6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800606a:	2208      	movs	r2, #8
 800606c:	409a      	lsls	r2, r3
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	4013      	ands	r3, r2
 8006072:	2b00      	cmp	r3, #0
 8006074:	d028      	beq.n	80060c8 <HAL_DMA_IRQHandler+0x1e8>
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	f003 0308 	and.w	r3, r3, #8
 800607c:	2b00      	cmp	r3, #0
 800607e:	d023      	beq.n	80060c8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f022 020e 	bic.w	r2, r2, #14
 800608e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006098:	2101      	movs	r1, #1
 800609a:	fa01 f202 	lsl.w	r2, r1, r2
 800609e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2201      	movs	r2, #1
 80060a4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2201      	movs	r2, #1
 80060aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2200      	movs	r2, #0
 80060b2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d004      	beq.n	80060c8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	4798      	blx	r3
    }
  }
  return;
 80060c6:	bf00      	nop
 80060c8:	bf00      	nop
}
 80060ca:	3710      	adds	r7, #16
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}
 80060d0:	40020008 	.word	0x40020008
 80060d4:	4002001c 	.word	0x4002001c
 80060d8:	40020030 	.word	0x40020030
 80060dc:	40020044 	.word	0x40020044
 80060e0:	40020058 	.word	0x40020058
 80060e4:	4002006c 	.word	0x4002006c
 80060e8:	40020000 	.word	0x40020000

080060ec <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b085      	sub	sp, #20
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	60f8      	str	r0, [r7, #12]
 80060f4:	60b9      	str	r1, [r7, #8]
 80060f6:	607a      	str	r2, [r7, #4]
 80060f8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006102:	2101      	movs	r1, #1
 8006104:	fa01 f202 	lsl.w	r2, r1, r2
 8006108:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	2b10      	cmp	r3, #16
 8006118:	d108      	bne.n	800612c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	687a      	ldr	r2, [r7, #4]
 8006120:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	68ba      	ldr	r2, [r7, #8]
 8006128:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800612a:	e007      	b.n	800613c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68ba      	ldr	r2, [r7, #8]
 8006132:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	687a      	ldr	r2, [r7, #4]
 800613a:	60da      	str	r2, [r3, #12]
}
 800613c:	bf00      	nop
 800613e:	3714      	adds	r7, #20
 8006140:	46bd      	mov	sp, r7
 8006142:	bc80      	pop	{r7}
 8006144:	4770      	bx	lr
	...

08006148 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006148:	b480      	push	{r7}
 800614a:	b08b      	sub	sp, #44	; 0x2c
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006152:	2300      	movs	r3, #0
 8006154:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006156:	2300      	movs	r3, #0
 8006158:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800615a:	e169      	b.n	8006430 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800615c:	2201      	movs	r2, #1
 800615e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006160:	fa02 f303 	lsl.w	r3, r2, r3
 8006164:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	69fa      	ldr	r2, [r7, #28]
 800616c:	4013      	ands	r3, r2
 800616e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006170:	69ba      	ldr	r2, [r7, #24]
 8006172:	69fb      	ldr	r3, [r7, #28]
 8006174:	429a      	cmp	r2, r3
 8006176:	f040 8158 	bne.w	800642a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	4a9a      	ldr	r2, [pc, #616]	; (80063e8 <HAL_GPIO_Init+0x2a0>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d05e      	beq.n	8006242 <HAL_GPIO_Init+0xfa>
 8006184:	4a98      	ldr	r2, [pc, #608]	; (80063e8 <HAL_GPIO_Init+0x2a0>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d875      	bhi.n	8006276 <HAL_GPIO_Init+0x12e>
 800618a:	4a98      	ldr	r2, [pc, #608]	; (80063ec <HAL_GPIO_Init+0x2a4>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d058      	beq.n	8006242 <HAL_GPIO_Init+0xfa>
 8006190:	4a96      	ldr	r2, [pc, #600]	; (80063ec <HAL_GPIO_Init+0x2a4>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d86f      	bhi.n	8006276 <HAL_GPIO_Init+0x12e>
 8006196:	4a96      	ldr	r2, [pc, #600]	; (80063f0 <HAL_GPIO_Init+0x2a8>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d052      	beq.n	8006242 <HAL_GPIO_Init+0xfa>
 800619c:	4a94      	ldr	r2, [pc, #592]	; (80063f0 <HAL_GPIO_Init+0x2a8>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d869      	bhi.n	8006276 <HAL_GPIO_Init+0x12e>
 80061a2:	4a94      	ldr	r2, [pc, #592]	; (80063f4 <HAL_GPIO_Init+0x2ac>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d04c      	beq.n	8006242 <HAL_GPIO_Init+0xfa>
 80061a8:	4a92      	ldr	r2, [pc, #584]	; (80063f4 <HAL_GPIO_Init+0x2ac>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d863      	bhi.n	8006276 <HAL_GPIO_Init+0x12e>
 80061ae:	4a92      	ldr	r2, [pc, #584]	; (80063f8 <HAL_GPIO_Init+0x2b0>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d046      	beq.n	8006242 <HAL_GPIO_Init+0xfa>
 80061b4:	4a90      	ldr	r2, [pc, #576]	; (80063f8 <HAL_GPIO_Init+0x2b0>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d85d      	bhi.n	8006276 <HAL_GPIO_Init+0x12e>
 80061ba:	2b12      	cmp	r3, #18
 80061bc:	d82a      	bhi.n	8006214 <HAL_GPIO_Init+0xcc>
 80061be:	2b12      	cmp	r3, #18
 80061c0:	d859      	bhi.n	8006276 <HAL_GPIO_Init+0x12e>
 80061c2:	a201      	add	r2, pc, #4	; (adr r2, 80061c8 <HAL_GPIO_Init+0x80>)
 80061c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061c8:	08006243 	.word	0x08006243
 80061cc:	0800621d 	.word	0x0800621d
 80061d0:	0800622f 	.word	0x0800622f
 80061d4:	08006271 	.word	0x08006271
 80061d8:	08006277 	.word	0x08006277
 80061dc:	08006277 	.word	0x08006277
 80061e0:	08006277 	.word	0x08006277
 80061e4:	08006277 	.word	0x08006277
 80061e8:	08006277 	.word	0x08006277
 80061ec:	08006277 	.word	0x08006277
 80061f0:	08006277 	.word	0x08006277
 80061f4:	08006277 	.word	0x08006277
 80061f8:	08006277 	.word	0x08006277
 80061fc:	08006277 	.word	0x08006277
 8006200:	08006277 	.word	0x08006277
 8006204:	08006277 	.word	0x08006277
 8006208:	08006277 	.word	0x08006277
 800620c:	08006225 	.word	0x08006225
 8006210:	08006239 	.word	0x08006239
 8006214:	4a79      	ldr	r2, [pc, #484]	; (80063fc <HAL_GPIO_Init+0x2b4>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d013      	beq.n	8006242 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800621a:	e02c      	b.n	8006276 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	623b      	str	r3, [r7, #32]
          break;
 8006222:	e029      	b.n	8006278 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	3304      	adds	r3, #4
 800622a:	623b      	str	r3, [r7, #32]
          break;
 800622c:	e024      	b.n	8006278 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	68db      	ldr	r3, [r3, #12]
 8006232:	3308      	adds	r3, #8
 8006234:	623b      	str	r3, [r7, #32]
          break;
 8006236:	e01f      	b.n	8006278 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	330c      	adds	r3, #12
 800623e:	623b      	str	r3, [r7, #32]
          break;
 8006240:	e01a      	b.n	8006278 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d102      	bne.n	8006250 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800624a:	2304      	movs	r3, #4
 800624c:	623b      	str	r3, [r7, #32]
          break;
 800624e:	e013      	b.n	8006278 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	2b01      	cmp	r3, #1
 8006256:	d105      	bne.n	8006264 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006258:	2308      	movs	r3, #8
 800625a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	69fa      	ldr	r2, [r7, #28]
 8006260:	611a      	str	r2, [r3, #16]
          break;
 8006262:	e009      	b.n	8006278 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006264:	2308      	movs	r3, #8
 8006266:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	69fa      	ldr	r2, [r7, #28]
 800626c:	615a      	str	r2, [r3, #20]
          break;
 800626e:	e003      	b.n	8006278 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006270:	2300      	movs	r3, #0
 8006272:	623b      	str	r3, [r7, #32]
          break;
 8006274:	e000      	b.n	8006278 <HAL_GPIO_Init+0x130>
          break;
 8006276:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006278:	69bb      	ldr	r3, [r7, #24]
 800627a:	2bff      	cmp	r3, #255	; 0xff
 800627c:	d801      	bhi.n	8006282 <HAL_GPIO_Init+0x13a>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	e001      	b.n	8006286 <HAL_GPIO_Init+0x13e>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	3304      	adds	r3, #4
 8006286:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006288:	69bb      	ldr	r3, [r7, #24]
 800628a:	2bff      	cmp	r3, #255	; 0xff
 800628c:	d802      	bhi.n	8006294 <HAL_GPIO_Init+0x14c>
 800628e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	e002      	b.n	800629a <HAL_GPIO_Init+0x152>
 8006294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006296:	3b08      	subs	r3, #8
 8006298:	009b      	lsls	r3, r3, #2
 800629a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	210f      	movs	r1, #15
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	fa01 f303 	lsl.w	r3, r1, r3
 80062a8:	43db      	mvns	r3, r3
 80062aa:	401a      	ands	r2, r3
 80062ac:	6a39      	ldr	r1, [r7, #32]
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	fa01 f303 	lsl.w	r3, r1, r3
 80062b4:	431a      	orrs	r2, r3
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	f000 80b1 	beq.w	800642a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80062c8:	4b4d      	ldr	r3, [pc, #308]	; (8006400 <HAL_GPIO_Init+0x2b8>)
 80062ca:	699b      	ldr	r3, [r3, #24]
 80062cc:	4a4c      	ldr	r2, [pc, #304]	; (8006400 <HAL_GPIO_Init+0x2b8>)
 80062ce:	f043 0301 	orr.w	r3, r3, #1
 80062d2:	6193      	str	r3, [r2, #24]
 80062d4:	4b4a      	ldr	r3, [pc, #296]	; (8006400 <HAL_GPIO_Init+0x2b8>)
 80062d6:	699b      	ldr	r3, [r3, #24]
 80062d8:	f003 0301 	and.w	r3, r3, #1
 80062dc:	60bb      	str	r3, [r7, #8]
 80062de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80062e0:	4a48      	ldr	r2, [pc, #288]	; (8006404 <HAL_GPIO_Init+0x2bc>)
 80062e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062e4:	089b      	lsrs	r3, r3, #2
 80062e6:	3302      	adds	r3, #2
 80062e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80062ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f0:	f003 0303 	and.w	r3, r3, #3
 80062f4:	009b      	lsls	r3, r3, #2
 80062f6:	220f      	movs	r2, #15
 80062f8:	fa02 f303 	lsl.w	r3, r2, r3
 80062fc:	43db      	mvns	r3, r3
 80062fe:	68fa      	ldr	r2, [r7, #12]
 8006300:	4013      	ands	r3, r2
 8006302:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	4a40      	ldr	r2, [pc, #256]	; (8006408 <HAL_GPIO_Init+0x2c0>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d013      	beq.n	8006334 <HAL_GPIO_Init+0x1ec>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	4a3f      	ldr	r2, [pc, #252]	; (800640c <HAL_GPIO_Init+0x2c4>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d00d      	beq.n	8006330 <HAL_GPIO_Init+0x1e8>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	4a3e      	ldr	r2, [pc, #248]	; (8006410 <HAL_GPIO_Init+0x2c8>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d007      	beq.n	800632c <HAL_GPIO_Init+0x1e4>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	4a3d      	ldr	r2, [pc, #244]	; (8006414 <HAL_GPIO_Init+0x2cc>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d101      	bne.n	8006328 <HAL_GPIO_Init+0x1e0>
 8006324:	2303      	movs	r3, #3
 8006326:	e006      	b.n	8006336 <HAL_GPIO_Init+0x1ee>
 8006328:	2304      	movs	r3, #4
 800632a:	e004      	b.n	8006336 <HAL_GPIO_Init+0x1ee>
 800632c:	2302      	movs	r3, #2
 800632e:	e002      	b.n	8006336 <HAL_GPIO_Init+0x1ee>
 8006330:	2301      	movs	r3, #1
 8006332:	e000      	b.n	8006336 <HAL_GPIO_Init+0x1ee>
 8006334:	2300      	movs	r3, #0
 8006336:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006338:	f002 0203 	and.w	r2, r2, #3
 800633c:	0092      	lsls	r2, r2, #2
 800633e:	4093      	lsls	r3, r2
 8006340:	68fa      	ldr	r2, [r7, #12]
 8006342:	4313      	orrs	r3, r2
 8006344:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006346:	492f      	ldr	r1, [pc, #188]	; (8006404 <HAL_GPIO_Init+0x2bc>)
 8006348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800634a:	089b      	lsrs	r3, r3, #2
 800634c:	3302      	adds	r3, #2
 800634e:	68fa      	ldr	r2, [r7, #12]
 8006350:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800635c:	2b00      	cmp	r3, #0
 800635e:	d006      	beq.n	800636e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006360:	4b2d      	ldr	r3, [pc, #180]	; (8006418 <HAL_GPIO_Init+0x2d0>)
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	492c      	ldr	r1, [pc, #176]	; (8006418 <HAL_GPIO_Init+0x2d0>)
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	4313      	orrs	r3, r2
 800636a:	600b      	str	r3, [r1, #0]
 800636c:	e006      	b.n	800637c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800636e:	4b2a      	ldr	r3, [pc, #168]	; (8006418 <HAL_GPIO_Init+0x2d0>)
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	43db      	mvns	r3, r3
 8006376:	4928      	ldr	r1, [pc, #160]	; (8006418 <HAL_GPIO_Init+0x2d0>)
 8006378:	4013      	ands	r3, r2
 800637a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006384:	2b00      	cmp	r3, #0
 8006386:	d006      	beq.n	8006396 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006388:	4b23      	ldr	r3, [pc, #140]	; (8006418 <HAL_GPIO_Init+0x2d0>)
 800638a:	685a      	ldr	r2, [r3, #4]
 800638c:	4922      	ldr	r1, [pc, #136]	; (8006418 <HAL_GPIO_Init+0x2d0>)
 800638e:	69bb      	ldr	r3, [r7, #24]
 8006390:	4313      	orrs	r3, r2
 8006392:	604b      	str	r3, [r1, #4]
 8006394:	e006      	b.n	80063a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006396:	4b20      	ldr	r3, [pc, #128]	; (8006418 <HAL_GPIO_Init+0x2d0>)
 8006398:	685a      	ldr	r2, [r3, #4]
 800639a:	69bb      	ldr	r3, [r7, #24]
 800639c:	43db      	mvns	r3, r3
 800639e:	491e      	ldr	r1, [pc, #120]	; (8006418 <HAL_GPIO_Init+0x2d0>)
 80063a0:	4013      	ands	r3, r2
 80063a2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d006      	beq.n	80063be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80063b0:	4b19      	ldr	r3, [pc, #100]	; (8006418 <HAL_GPIO_Init+0x2d0>)
 80063b2:	689a      	ldr	r2, [r3, #8]
 80063b4:	4918      	ldr	r1, [pc, #96]	; (8006418 <HAL_GPIO_Init+0x2d0>)
 80063b6:	69bb      	ldr	r3, [r7, #24]
 80063b8:	4313      	orrs	r3, r2
 80063ba:	608b      	str	r3, [r1, #8]
 80063bc:	e006      	b.n	80063cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80063be:	4b16      	ldr	r3, [pc, #88]	; (8006418 <HAL_GPIO_Init+0x2d0>)
 80063c0:	689a      	ldr	r2, [r3, #8]
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	43db      	mvns	r3, r3
 80063c6:	4914      	ldr	r1, [pc, #80]	; (8006418 <HAL_GPIO_Init+0x2d0>)
 80063c8:	4013      	ands	r3, r2
 80063ca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d021      	beq.n	800641c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80063d8:	4b0f      	ldr	r3, [pc, #60]	; (8006418 <HAL_GPIO_Init+0x2d0>)
 80063da:	68da      	ldr	r2, [r3, #12]
 80063dc:	490e      	ldr	r1, [pc, #56]	; (8006418 <HAL_GPIO_Init+0x2d0>)
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	4313      	orrs	r3, r2
 80063e2:	60cb      	str	r3, [r1, #12]
 80063e4:	e021      	b.n	800642a <HAL_GPIO_Init+0x2e2>
 80063e6:	bf00      	nop
 80063e8:	10320000 	.word	0x10320000
 80063ec:	10310000 	.word	0x10310000
 80063f0:	10220000 	.word	0x10220000
 80063f4:	10210000 	.word	0x10210000
 80063f8:	10120000 	.word	0x10120000
 80063fc:	10110000 	.word	0x10110000
 8006400:	40021000 	.word	0x40021000
 8006404:	40010000 	.word	0x40010000
 8006408:	40010800 	.word	0x40010800
 800640c:	40010c00 	.word	0x40010c00
 8006410:	40011000 	.word	0x40011000
 8006414:	40011400 	.word	0x40011400
 8006418:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800641c:	4b0b      	ldr	r3, [pc, #44]	; (800644c <HAL_GPIO_Init+0x304>)
 800641e:	68da      	ldr	r2, [r3, #12]
 8006420:	69bb      	ldr	r3, [r7, #24]
 8006422:	43db      	mvns	r3, r3
 8006424:	4909      	ldr	r1, [pc, #36]	; (800644c <HAL_GPIO_Init+0x304>)
 8006426:	4013      	ands	r3, r2
 8006428:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800642a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642c:	3301      	adds	r3, #1
 800642e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006436:	fa22 f303 	lsr.w	r3, r2, r3
 800643a:	2b00      	cmp	r3, #0
 800643c:	f47f ae8e 	bne.w	800615c <HAL_GPIO_Init+0x14>
  }
}
 8006440:	bf00      	nop
 8006442:	bf00      	nop
 8006444:	372c      	adds	r7, #44	; 0x2c
 8006446:	46bd      	mov	sp, r7
 8006448:	bc80      	pop	{r7}
 800644a:	4770      	bx	lr
 800644c:	40010400 	.word	0x40010400

08006450 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006450:	b480      	push	{r7}
 8006452:	b089      	sub	sp, #36	; 0x24
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
 8006458:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800645a:	2300      	movs	r3, #0
 800645c:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 800645e:	e09a      	b.n	8006596 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8006460:	2201      	movs	r2, #1
 8006462:	69fb      	ldr	r3, [r7, #28]
 8006464:	fa02 f303 	lsl.w	r3, r2, r3
 8006468:	683a      	ldr	r2, [r7, #0]
 800646a:	4013      	ands	r3, r2
 800646c:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 800646e:	69bb      	ldr	r3, [r7, #24]
 8006470:	2b00      	cmp	r3, #0
 8006472:	f000 808d 	beq.w	8006590 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8006476:	4a4e      	ldr	r2, [pc, #312]	; (80065b0 <HAL_GPIO_DeInit+0x160>)
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	089b      	lsrs	r3, r3, #2
 800647c:	3302      	adds	r3, #2
 800647e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006482:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	f003 0303 	and.w	r3, r3, #3
 800648a:	009b      	lsls	r3, r3, #2
 800648c:	220f      	movs	r2, #15
 800648e:	fa02 f303 	lsl.w	r3, r2, r3
 8006492:	697a      	ldr	r2, [r7, #20]
 8006494:	4013      	ands	r3, r2
 8006496:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	4a46      	ldr	r2, [pc, #280]	; (80065b4 <HAL_GPIO_DeInit+0x164>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d013      	beq.n	80064c8 <HAL_GPIO_DeInit+0x78>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	4a45      	ldr	r2, [pc, #276]	; (80065b8 <HAL_GPIO_DeInit+0x168>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d00d      	beq.n	80064c4 <HAL_GPIO_DeInit+0x74>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4a44      	ldr	r2, [pc, #272]	; (80065bc <HAL_GPIO_DeInit+0x16c>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d007      	beq.n	80064c0 <HAL_GPIO_DeInit+0x70>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	4a43      	ldr	r2, [pc, #268]	; (80065c0 <HAL_GPIO_DeInit+0x170>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d101      	bne.n	80064bc <HAL_GPIO_DeInit+0x6c>
 80064b8:	2303      	movs	r3, #3
 80064ba:	e006      	b.n	80064ca <HAL_GPIO_DeInit+0x7a>
 80064bc:	2304      	movs	r3, #4
 80064be:	e004      	b.n	80064ca <HAL_GPIO_DeInit+0x7a>
 80064c0:	2302      	movs	r3, #2
 80064c2:	e002      	b.n	80064ca <HAL_GPIO_DeInit+0x7a>
 80064c4:	2301      	movs	r3, #1
 80064c6:	e000      	b.n	80064ca <HAL_GPIO_DeInit+0x7a>
 80064c8:	2300      	movs	r3, #0
 80064ca:	69fa      	ldr	r2, [r7, #28]
 80064cc:	f002 0203 	and.w	r2, r2, #3
 80064d0:	0092      	lsls	r2, r2, #2
 80064d2:	4093      	lsls	r3, r2
 80064d4:	697a      	ldr	r2, [r7, #20]
 80064d6:	429a      	cmp	r2, r3
 80064d8:	d132      	bne.n	8006540 <HAL_GPIO_DeInit+0xf0>
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
 80064da:	69fb      	ldr	r3, [r7, #28]
 80064dc:	f003 0303 	and.w	r3, r3, #3
 80064e0:	009b      	lsls	r3, r3, #2
 80064e2:	220f      	movs	r2, #15
 80064e4:	fa02 f303 	lsl.w	r3, r2, r3
 80064e8:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 80064ea:	4a31      	ldr	r2, [pc, #196]	; (80065b0 <HAL_GPIO_DeInit+0x160>)
 80064ec:	69fb      	ldr	r3, [r7, #28]
 80064ee:	089b      	lsrs	r3, r3, #2
 80064f0:	3302      	adds	r3, #2
 80064f2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	43da      	mvns	r2, r3
 80064fa:	482d      	ldr	r0, [pc, #180]	; (80065b0 <HAL_GPIO_DeInit+0x160>)
 80064fc:	69fb      	ldr	r3, [r7, #28]
 80064fe:	089b      	lsrs	r3, r3, #2
 8006500:	400a      	ands	r2, r1
 8006502:	3302      	adds	r3, #2
 8006504:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8006508:	4b2e      	ldr	r3, [pc, #184]	; (80065c4 <HAL_GPIO_DeInit+0x174>)
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	69bb      	ldr	r3, [r7, #24]
 800650e:	43db      	mvns	r3, r3
 8006510:	492c      	ldr	r1, [pc, #176]	; (80065c4 <HAL_GPIO_DeInit+0x174>)
 8006512:	4013      	ands	r3, r2
 8006514:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8006516:	4b2b      	ldr	r3, [pc, #172]	; (80065c4 <HAL_GPIO_DeInit+0x174>)
 8006518:	685a      	ldr	r2, [r3, #4]
 800651a:	69bb      	ldr	r3, [r7, #24]
 800651c:	43db      	mvns	r3, r3
 800651e:	4929      	ldr	r1, [pc, #164]	; (80065c4 <HAL_GPIO_DeInit+0x174>)
 8006520:	4013      	ands	r3, r2
 8006522:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8006524:	4b27      	ldr	r3, [pc, #156]	; (80065c4 <HAL_GPIO_DeInit+0x174>)
 8006526:	689a      	ldr	r2, [r3, #8]
 8006528:	69bb      	ldr	r3, [r7, #24]
 800652a:	43db      	mvns	r3, r3
 800652c:	4925      	ldr	r1, [pc, #148]	; (80065c4 <HAL_GPIO_DeInit+0x174>)
 800652e:	4013      	ands	r3, r2
 8006530:	608b      	str	r3, [r1, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8006532:	4b24      	ldr	r3, [pc, #144]	; (80065c4 <HAL_GPIO_DeInit+0x174>)
 8006534:	68da      	ldr	r2, [r3, #12]
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	43db      	mvns	r3, r3
 800653a:	4922      	ldr	r1, [pc, #136]	; (80065c4 <HAL_GPIO_DeInit+0x174>)
 800653c:	4013      	ands	r3, r2
 800653e:	60cb      	str	r3, [r1, #12]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006540:	69bb      	ldr	r3, [r7, #24]
 8006542:	2bff      	cmp	r3, #255	; 0xff
 8006544:	d801      	bhi.n	800654a <HAL_GPIO_DeInit+0xfa>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	e001      	b.n	800654e <HAL_GPIO_DeInit+0xfe>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	3304      	adds	r3, #4
 800654e:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006550:	69bb      	ldr	r3, [r7, #24]
 8006552:	2bff      	cmp	r3, #255	; 0xff
 8006554:	d802      	bhi.n	800655c <HAL_GPIO_DeInit+0x10c>
 8006556:	69fb      	ldr	r3, [r7, #28]
 8006558:	009b      	lsls	r3, r3, #2
 800655a:	e002      	b.n	8006562 <HAL_GPIO_DeInit+0x112>
 800655c:	69fb      	ldr	r3, [r7, #28]
 800655e:	3b08      	subs	r3, #8
 8006560:	009b      	lsls	r3, r3, #2
 8006562:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	681a      	ldr	r2, [r3, #0]
 8006568:	210f      	movs	r1, #15
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	fa01 f303 	lsl.w	r3, r1, r3
 8006570:	43db      	mvns	r3, r3
 8006572:	401a      	ands	r2, r3
 8006574:	2104      	movs	r1, #4
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	fa01 f303 	lsl.w	r3, r1, r3
 800657c:	431a      	orrs	r2, r3
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	68da      	ldr	r2, [r3, #12]
 8006586:	69bb      	ldr	r3, [r7, #24]
 8006588:	43db      	mvns	r3, r3
 800658a:	401a      	ands	r2, r3
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8006590:	69fb      	ldr	r3, [r7, #28]
 8006592:	3301      	adds	r3, #1
 8006594:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8006596:	683a      	ldr	r2, [r7, #0]
 8006598:	69fb      	ldr	r3, [r7, #28]
 800659a:	fa22 f303 	lsr.w	r3, r2, r3
 800659e:	2b00      	cmp	r3, #0
 80065a0:	f47f af5e 	bne.w	8006460 <HAL_GPIO_DeInit+0x10>
  }
}
 80065a4:	bf00      	nop
 80065a6:	bf00      	nop
 80065a8:	3724      	adds	r7, #36	; 0x24
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bc80      	pop	{r7}
 80065ae:	4770      	bx	lr
 80065b0:	40010000 	.word	0x40010000
 80065b4:	40010800 	.word	0x40010800
 80065b8:	40010c00 	.word	0x40010c00
 80065bc:	40011000 	.word	0x40011000
 80065c0:	40011400 	.word	0x40011400
 80065c4:	40010400 	.word	0x40010400

080065c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b083      	sub	sp, #12
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	460b      	mov	r3, r1
 80065d2:	807b      	strh	r3, [r7, #2]
 80065d4:	4613      	mov	r3, r2
 80065d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80065d8:	787b      	ldrb	r3, [r7, #1]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d003      	beq.n	80065e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80065de:	887a      	ldrh	r2, [r7, #2]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80065e4:	e003      	b.n	80065ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80065e6:	887b      	ldrh	r3, [r7, #2]
 80065e8:	041a      	lsls	r2, r3, #16
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	611a      	str	r2, [r3, #16]
}
 80065ee:	bf00      	nop
 80065f0:	370c      	adds	r7, #12
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bc80      	pop	{r7}
 80065f6:	4770      	bx	lr

080065f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b084      	sub	sp, #16
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d101      	bne.n	800660a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	e12b      	b.n	8006862 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006610:	b2db      	uxtb	r3, r3
 8006612:	2b00      	cmp	r3, #0
 8006614:	d106      	bne.n	8006624 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f7fe fd60 	bl	80050e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2224      	movs	r2, #36	; 0x24
 8006628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f022 0201 	bic.w	r2, r2, #1
 800663a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	681a      	ldr	r2, [r3, #0]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800664a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800665a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800665c:	f002 f84e 	bl	80086fc <HAL_RCC_GetPCLK1Freq>
 8006660:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	4a81      	ldr	r2, [pc, #516]	; (800686c <HAL_I2C_Init+0x274>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d807      	bhi.n	800667c <HAL_I2C_Init+0x84>
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	4a80      	ldr	r2, [pc, #512]	; (8006870 <HAL_I2C_Init+0x278>)
 8006670:	4293      	cmp	r3, r2
 8006672:	bf94      	ite	ls
 8006674:	2301      	movls	r3, #1
 8006676:	2300      	movhi	r3, #0
 8006678:	b2db      	uxtb	r3, r3
 800667a:	e006      	b.n	800668a <HAL_I2C_Init+0x92>
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	4a7d      	ldr	r2, [pc, #500]	; (8006874 <HAL_I2C_Init+0x27c>)
 8006680:	4293      	cmp	r3, r2
 8006682:	bf94      	ite	ls
 8006684:	2301      	movls	r3, #1
 8006686:	2300      	movhi	r3, #0
 8006688:	b2db      	uxtb	r3, r3
 800668a:	2b00      	cmp	r3, #0
 800668c:	d001      	beq.n	8006692 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800668e:	2301      	movs	r3, #1
 8006690:	e0e7      	b.n	8006862 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	4a78      	ldr	r2, [pc, #480]	; (8006878 <HAL_I2C_Init+0x280>)
 8006696:	fba2 2303 	umull	r2, r3, r2, r3
 800669a:	0c9b      	lsrs	r3, r3, #18
 800669c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68ba      	ldr	r2, [r7, #8]
 80066ae:	430a      	orrs	r2, r1
 80066b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	6a1b      	ldr	r3, [r3, #32]
 80066b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	4a6a      	ldr	r2, [pc, #424]	; (800686c <HAL_I2C_Init+0x274>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d802      	bhi.n	80066cc <HAL_I2C_Init+0xd4>
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	3301      	adds	r3, #1
 80066ca:	e009      	b.n	80066e0 <HAL_I2C_Init+0xe8>
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80066d2:	fb02 f303 	mul.w	r3, r2, r3
 80066d6:	4a69      	ldr	r2, [pc, #420]	; (800687c <HAL_I2C_Init+0x284>)
 80066d8:	fba2 2303 	umull	r2, r3, r2, r3
 80066dc:	099b      	lsrs	r3, r3, #6
 80066de:	3301      	adds	r3, #1
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	6812      	ldr	r2, [r2, #0]
 80066e4:	430b      	orrs	r3, r1
 80066e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	69db      	ldr	r3, [r3, #28]
 80066ee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80066f2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	495c      	ldr	r1, [pc, #368]	; (800686c <HAL_I2C_Init+0x274>)
 80066fc:	428b      	cmp	r3, r1
 80066fe:	d819      	bhi.n	8006734 <HAL_I2C_Init+0x13c>
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	1e59      	subs	r1, r3, #1
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	005b      	lsls	r3, r3, #1
 800670a:	fbb1 f3f3 	udiv	r3, r1, r3
 800670e:	1c59      	adds	r1, r3, #1
 8006710:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006714:	400b      	ands	r3, r1
 8006716:	2b00      	cmp	r3, #0
 8006718:	d00a      	beq.n	8006730 <HAL_I2C_Init+0x138>
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	1e59      	subs	r1, r3, #1
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	005b      	lsls	r3, r3, #1
 8006724:	fbb1 f3f3 	udiv	r3, r1, r3
 8006728:	3301      	adds	r3, #1
 800672a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800672e:	e051      	b.n	80067d4 <HAL_I2C_Init+0x1dc>
 8006730:	2304      	movs	r3, #4
 8006732:	e04f      	b.n	80067d4 <HAL_I2C_Init+0x1dc>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d111      	bne.n	8006760 <HAL_I2C_Init+0x168>
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	1e58      	subs	r0, r3, #1
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6859      	ldr	r1, [r3, #4]
 8006744:	460b      	mov	r3, r1
 8006746:	005b      	lsls	r3, r3, #1
 8006748:	440b      	add	r3, r1
 800674a:	fbb0 f3f3 	udiv	r3, r0, r3
 800674e:	3301      	adds	r3, #1
 8006750:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006754:	2b00      	cmp	r3, #0
 8006756:	bf0c      	ite	eq
 8006758:	2301      	moveq	r3, #1
 800675a:	2300      	movne	r3, #0
 800675c:	b2db      	uxtb	r3, r3
 800675e:	e012      	b.n	8006786 <HAL_I2C_Init+0x18e>
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	1e58      	subs	r0, r3, #1
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6859      	ldr	r1, [r3, #4]
 8006768:	460b      	mov	r3, r1
 800676a:	009b      	lsls	r3, r3, #2
 800676c:	440b      	add	r3, r1
 800676e:	0099      	lsls	r1, r3, #2
 8006770:	440b      	add	r3, r1
 8006772:	fbb0 f3f3 	udiv	r3, r0, r3
 8006776:	3301      	adds	r3, #1
 8006778:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800677c:	2b00      	cmp	r3, #0
 800677e:	bf0c      	ite	eq
 8006780:	2301      	moveq	r3, #1
 8006782:	2300      	movne	r3, #0
 8006784:	b2db      	uxtb	r3, r3
 8006786:	2b00      	cmp	r3, #0
 8006788:	d001      	beq.n	800678e <HAL_I2C_Init+0x196>
 800678a:	2301      	movs	r3, #1
 800678c:	e022      	b.n	80067d4 <HAL_I2C_Init+0x1dc>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	689b      	ldr	r3, [r3, #8]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d10e      	bne.n	80067b4 <HAL_I2C_Init+0x1bc>
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	1e58      	subs	r0, r3, #1
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6859      	ldr	r1, [r3, #4]
 800679e:	460b      	mov	r3, r1
 80067a0:	005b      	lsls	r3, r3, #1
 80067a2:	440b      	add	r3, r1
 80067a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80067a8:	3301      	adds	r3, #1
 80067aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80067b2:	e00f      	b.n	80067d4 <HAL_I2C_Init+0x1dc>
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	1e58      	subs	r0, r3, #1
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6859      	ldr	r1, [r3, #4]
 80067bc:	460b      	mov	r3, r1
 80067be:	009b      	lsls	r3, r3, #2
 80067c0:	440b      	add	r3, r1
 80067c2:	0099      	lsls	r1, r3, #2
 80067c4:	440b      	add	r3, r1
 80067c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80067ca:	3301      	adds	r3, #1
 80067cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80067d4:	6879      	ldr	r1, [r7, #4]
 80067d6:	6809      	ldr	r1, [r1, #0]
 80067d8:	4313      	orrs	r3, r2
 80067da:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	69da      	ldr	r2, [r3, #28]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6a1b      	ldr	r3, [r3, #32]
 80067ee:	431a      	orrs	r2, r3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	430a      	orrs	r2, r1
 80067f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006802:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006806:	687a      	ldr	r2, [r7, #4]
 8006808:	6911      	ldr	r1, [r2, #16]
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	68d2      	ldr	r2, [r2, #12]
 800680e:	4311      	orrs	r1, r2
 8006810:	687a      	ldr	r2, [r7, #4]
 8006812:	6812      	ldr	r2, [r2, #0]
 8006814:	430b      	orrs	r3, r1
 8006816:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	68db      	ldr	r3, [r3, #12]
 800681e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	695a      	ldr	r2, [r3, #20]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	699b      	ldr	r3, [r3, #24]
 800682a:	431a      	orrs	r2, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	430a      	orrs	r2, r1
 8006832:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f042 0201 	orr.w	r2, r2, #1
 8006842:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2220      	movs	r2, #32
 800684e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006860:	2300      	movs	r3, #0
}
 8006862:	4618      	mov	r0, r3
 8006864:	3710      	adds	r7, #16
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}
 800686a:	bf00      	nop
 800686c:	000186a0 	.word	0x000186a0
 8006870:	001e847f 	.word	0x001e847f
 8006874:	003d08ff 	.word	0x003d08ff
 8006878:	431bde83 	.word	0x431bde83
 800687c:	10624dd3 	.word	0x10624dd3

08006880 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b088      	sub	sp, #32
 8006884:	af02      	add	r7, sp, #8
 8006886:	60f8      	str	r0, [r7, #12]
 8006888:	607a      	str	r2, [r7, #4]
 800688a:	461a      	mov	r2, r3
 800688c:	460b      	mov	r3, r1
 800688e:	817b      	strh	r3, [r7, #10]
 8006890:	4613      	mov	r3, r2
 8006892:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006894:	f7ff f82a 	bl	80058ec <HAL_GetTick>
 8006898:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068a0:	b2db      	uxtb	r3, r3
 80068a2:	2b20      	cmp	r3, #32
 80068a4:	f040 80e0 	bne.w	8006a68 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	9300      	str	r3, [sp, #0]
 80068ac:	2319      	movs	r3, #25
 80068ae:	2201      	movs	r2, #1
 80068b0:	4970      	ldr	r1, [pc, #448]	; (8006a74 <HAL_I2C_Master_Transmit+0x1f4>)
 80068b2:	68f8      	ldr	r0, [r7, #12]
 80068b4:	f001 f972 	bl	8007b9c <I2C_WaitOnFlagUntilTimeout>
 80068b8:	4603      	mov	r3, r0
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d001      	beq.n	80068c2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80068be:	2302      	movs	r3, #2
 80068c0:	e0d3      	b.n	8006a6a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d101      	bne.n	80068d0 <HAL_I2C_Master_Transmit+0x50>
 80068cc:	2302      	movs	r3, #2
 80068ce:	e0cc      	b.n	8006a6a <HAL_I2C_Master_Transmit+0x1ea>
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f003 0301 	and.w	r3, r3, #1
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d007      	beq.n	80068f6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	681a      	ldr	r2, [r3, #0]
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f042 0201 	orr.w	r2, r2, #1
 80068f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006904:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2221      	movs	r2, #33	; 0x21
 800690a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2210      	movs	r2, #16
 8006912:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2200      	movs	r2, #0
 800691a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	687a      	ldr	r2, [r7, #4]
 8006920:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	893a      	ldrh	r2, [r7, #8]
 8006926:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800692c:	b29a      	uxth	r2, r3
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	4a50      	ldr	r2, [pc, #320]	; (8006a78 <HAL_I2C_Master_Transmit+0x1f8>)
 8006936:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006938:	8979      	ldrh	r1, [r7, #10]
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	6a3a      	ldr	r2, [r7, #32]
 800693e:	68f8      	ldr	r0, [r7, #12]
 8006940:	f000 fe5e 	bl	8007600 <I2C_MasterRequestWrite>
 8006944:	4603      	mov	r3, r0
 8006946:	2b00      	cmp	r3, #0
 8006948:	d001      	beq.n	800694e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800694a:	2301      	movs	r3, #1
 800694c:	e08d      	b.n	8006a6a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800694e:	2300      	movs	r3, #0
 8006950:	613b      	str	r3, [r7, #16]
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	695b      	ldr	r3, [r3, #20]
 8006958:	613b      	str	r3, [r7, #16]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	699b      	ldr	r3, [r3, #24]
 8006960:	613b      	str	r3, [r7, #16]
 8006962:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006964:	e066      	b.n	8006a34 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006966:	697a      	ldr	r2, [r7, #20]
 8006968:	6a39      	ldr	r1, [r7, #32]
 800696a:	68f8      	ldr	r0, [r7, #12]
 800696c:	f001 f9ec 	bl	8007d48 <I2C_WaitOnTXEFlagUntilTimeout>
 8006970:	4603      	mov	r3, r0
 8006972:	2b00      	cmp	r3, #0
 8006974:	d00d      	beq.n	8006992 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800697a:	2b04      	cmp	r3, #4
 800697c:	d107      	bne.n	800698e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800698c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	e06b      	b.n	8006a6a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006996:	781a      	ldrb	r2, [r3, #0]
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a2:	1c5a      	adds	r2, r3, #1
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	3b01      	subs	r3, #1
 80069b0:	b29a      	uxth	r2, r3
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069ba:	3b01      	subs	r3, #1
 80069bc:	b29a      	uxth	r2, r3
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	695b      	ldr	r3, [r3, #20]
 80069c8:	f003 0304 	and.w	r3, r3, #4
 80069cc:	2b04      	cmp	r3, #4
 80069ce:	d11b      	bne.n	8006a08 <HAL_I2C_Master_Transmit+0x188>
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d017      	beq.n	8006a08 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069dc:	781a      	ldrb	r2, [r3, #0]
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069e8:	1c5a      	adds	r2, r3, #1
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	3b01      	subs	r3, #1
 80069f6:	b29a      	uxth	r2, r3
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a00:	3b01      	subs	r3, #1
 8006a02:	b29a      	uxth	r2, r3
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a08:	697a      	ldr	r2, [r7, #20]
 8006a0a:	6a39      	ldr	r1, [r7, #32]
 8006a0c:	68f8      	ldr	r0, [r7, #12]
 8006a0e:	f001 f9dc 	bl	8007dca <I2C_WaitOnBTFFlagUntilTimeout>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d00d      	beq.n	8006a34 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a1c:	2b04      	cmp	r3, #4
 8006a1e:	d107      	bne.n	8006a30 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a2e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006a30:	2301      	movs	r3, #1
 8006a32:	e01a      	b.n	8006a6a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d194      	bne.n	8006966 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2220      	movs	r2, #32
 8006a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2200      	movs	r2, #0
 8006a58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006a64:	2300      	movs	r3, #0
 8006a66:	e000      	b.n	8006a6a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006a68:	2302      	movs	r3, #2
  }
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3718      	adds	r7, #24
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop
 8006a74:	00100002 	.word	0x00100002
 8006a78:	ffff0000 	.word	0xffff0000

08006a7c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b08c      	sub	sp, #48	; 0x30
 8006a80:	af02      	add	r7, sp, #8
 8006a82:	60f8      	str	r0, [r7, #12]
 8006a84:	607a      	str	r2, [r7, #4]
 8006a86:	461a      	mov	r2, r3
 8006a88:	460b      	mov	r3, r1
 8006a8a:	817b      	strh	r3, [r7, #10]
 8006a8c:	4613      	mov	r3, r2
 8006a8e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8006a90:	2300      	movs	r3, #0
 8006a92:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006a94:	f7fe ff2a 	bl	80058ec <HAL_GetTick>
 8006a98:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	2b20      	cmp	r3, #32
 8006aa4:	f040 823f 	bne.w	8006f26 <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aaa:	9300      	str	r3, [sp, #0]
 8006aac:	2319      	movs	r3, #25
 8006aae:	2201      	movs	r2, #1
 8006ab0:	497f      	ldr	r1, [pc, #508]	; (8006cb0 <HAL_I2C_Master_Receive+0x234>)
 8006ab2:	68f8      	ldr	r0, [r7, #12]
 8006ab4:	f001 f872 	bl	8007b9c <I2C_WaitOnFlagUntilTimeout>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d001      	beq.n	8006ac2 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8006abe:	2302      	movs	r3, #2
 8006ac0:	e232      	b.n	8006f28 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d101      	bne.n	8006ad0 <HAL_I2C_Master_Receive+0x54>
 8006acc:	2302      	movs	r3, #2
 8006ace:	e22b      	b.n	8006f28 <HAL_I2C_Master_Receive+0x4ac>
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 0301 	and.w	r3, r3, #1
 8006ae2:	2b01      	cmp	r3, #1
 8006ae4:	d007      	beq.n	8006af6 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f042 0201 	orr.w	r2, r2, #1
 8006af4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	681a      	ldr	r2, [r3, #0]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b04:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2222      	movs	r2, #34	; 0x22
 8006b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2210      	movs	r2, #16
 8006b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	893a      	ldrh	r2, [r7, #8]
 8006b26:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b2c:	b29a      	uxth	r2, r3
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	4a5f      	ldr	r2, [pc, #380]	; (8006cb4 <HAL_I2C_Master_Receive+0x238>)
 8006b36:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006b38:	8979      	ldrh	r1, [r7, #10]
 8006b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b3e:	68f8      	ldr	r0, [r7, #12]
 8006b40:	f000 fde0 	bl	8007704 <I2C_MasterRequestRead>
 8006b44:	4603      	mov	r3, r0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d001      	beq.n	8006b4e <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e1ec      	b.n	8006f28 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d113      	bne.n	8006b7e <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b56:	2300      	movs	r3, #0
 8006b58:	61fb      	str	r3, [r7, #28]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	695b      	ldr	r3, [r3, #20]
 8006b60:	61fb      	str	r3, [r7, #28]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	699b      	ldr	r3, [r3, #24]
 8006b68:	61fb      	str	r3, [r7, #28]
 8006b6a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	681a      	ldr	r2, [r3, #0]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b7a:	601a      	str	r2, [r3, #0]
 8006b7c:	e1c0      	b.n	8006f00 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	d11e      	bne.n	8006bc4 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b94:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006b96:	b672      	cpsid	i
}
 8006b98:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	61bb      	str	r3, [r7, #24]
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	695b      	ldr	r3, [r3, #20]
 8006ba4:	61bb      	str	r3, [r7, #24]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	699b      	ldr	r3, [r3, #24]
 8006bac:	61bb      	str	r3, [r7, #24]
 8006bae:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bbe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006bc0:	b662      	cpsie	i
}
 8006bc2:	e035      	b.n	8006c30 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bc8:	2b02      	cmp	r3, #2
 8006bca:	d11e      	bne.n	8006c0a <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006bda:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006bdc:	b672      	cpsid	i
}
 8006bde:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006be0:	2300      	movs	r3, #0
 8006be2:	617b      	str	r3, [r7, #20]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	695b      	ldr	r3, [r3, #20]
 8006bea:	617b      	str	r3, [r7, #20]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	699b      	ldr	r3, [r3, #24]
 8006bf2:	617b      	str	r3, [r7, #20]
 8006bf4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	681a      	ldr	r2, [r3, #0]
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c04:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006c06:	b662      	cpsie	i
}
 8006c08:	e012      	b.n	8006c30 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	681a      	ldr	r2, [r3, #0]
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006c18:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	613b      	str	r3, [r7, #16]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	695b      	ldr	r3, [r3, #20]
 8006c24:	613b      	str	r3, [r7, #16]
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	699b      	ldr	r3, [r3, #24]
 8006c2c:	613b      	str	r3, [r7, #16]
 8006c2e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8006c30:	e166      	b.n	8006f00 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c36:	2b03      	cmp	r3, #3
 8006c38:	f200 811f 	bhi.w	8006e7a <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d123      	bne.n	8006c8c <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c46:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006c48:	68f8      	ldr	r0, [r7, #12]
 8006c4a:	f001 f8ff 	bl	8007e4c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d001      	beq.n	8006c58 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	e167      	b.n	8006f28 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	691a      	ldr	r2, [r3, #16]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c62:	b2d2      	uxtb	r2, r2
 8006c64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c6a:	1c5a      	adds	r2, r3, #1
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c74:	3b01      	subs	r3, #1
 8006c76:	b29a      	uxth	r2, r3
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	3b01      	subs	r3, #1
 8006c84:	b29a      	uxth	r2, r3
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006c8a:	e139      	b.n	8006f00 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c90:	2b02      	cmp	r3, #2
 8006c92:	d152      	bne.n	8006d3a <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c96:	9300      	str	r3, [sp, #0]
 8006c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	4906      	ldr	r1, [pc, #24]	; (8006cb8 <HAL_I2C_Master_Receive+0x23c>)
 8006c9e:	68f8      	ldr	r0, [r7, #12]
 8006ca0:	f000 ff7c 	bl	8007b9c <I2C_WaitOnFlagUntilTimeout>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d008      	beq.n	8006cbc <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
 8006cac:	e13c      	b.n	8006f28 <HAL_I2C_Master_Receive+0x4ac>
 8006cae:	bf00      	nop
 8006cb0:	00100002 	.word	0x00100002
 8006cb4:	ffff0000 	.word	0xffff0000
 8006cb8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006cbc:	b672      	cpsid	i
}
 8006cbe:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	691a      	ldr	r2, [r3, #16]
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cda:	b2d2      	uxtb	r2, r2
 8006cdc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce2:	1c5a      	adds	r2, r3, #1
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cec:	3b01      	subs	r3, #1
 8006cee:	b29a      	uxth	r2, r3
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cf8:	b29b      	uxth	r3, r3
 8006cfa:	3b01      	subs	r3, #1
 8006cfc:	b29a      	uxth	r2, r3
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006d02:	b662      	cpsie	i
}
 8006d04:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	691a      	ldr	r2, [r3, #16]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d10:	b2d2      	uxtb	r2, r2
 8006d12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d18:	1c5a      	adds	r2, r3, #1
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d22:	3b01      	subs	r3, #1
 8006d24:	b29a      	uxth	r2, r3
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d2e:	b29b      	uxth	r3, r3
 8006d30:	3b01      	subs	r3, #1
 8006d32:	b29a      	uxth	r2, r3
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006d38:	e0e2      	b.n	8006f00 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d3c:	9300      	str	r3, [sp, #0]
 8006d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d40:	2200      	movs	r2, #0
 8006d42:	497b      	ldr	r1, [pc, #492]	; (8006f30 <HAL_I2C_Master_Receive+0x4b4>)
 8006d44:	68f8      	ldr	r0, [r7, #12]
 8006d46:	f000 ff29 	bl	8007b9c <I2C_WaitOnFlagUntilTimeout>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d001      	beq.n	8006d54 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	e0e9      	b.n	8006f28 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d62:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006d64:	b672      	cpsid	i
}
 8006d66:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	691a      	ldr	r2, [r3, #16]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d72:	b2d2      	uxtb	r2, r2
 8006d74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d7a:	1c5a      	adds	r2, r3, #1
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d84:	3b01      	subs	r3, #1
 8006d86:	b29a      	uxth	r2, r3
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	3b01      	subs	r3, #1
 8006d94:	b29a      	uxth	r2, r3
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006d9a:	4b66      	ldr	r3, [pc, #408]	; (8006f34 <HAL_I2C_Master_Receive+0x4b8>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	08db      	lsrs	r3, r3, #3
 8006da0:	4a65      	ldr	r2, [pc, #404]	; (8006f38 <HAL_I2C_Master_Receive+0x4bc>)
 8006da2:	fba2 2303 	umull	r2, r3, r2, r3
 8006da6:	0a1a      	lsrs	r2, r3, #8
 8006da8:	4613      	mov	r3, r2
 8006daa:	009b      	lsls	r3, r3, #2
 8006dac:	4413      	add	r3, r2
 8006dae:	00da      	lsls	r2, r3, #3
 8006db0:	1ad3      	subs	r3, r2, r3
 8006db2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8006db4:	6a3b      	ldr	r3, [r7, #32]
 8006db6:	3b01      	subs	r3, #1
 8006db8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8006dba:	6a3b      	ldr	r3, [r7, #32]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d118      	bne.n	8006df2 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2220      	movs	r2, #32
 8006dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dda:	f043 0220 	orr.w	r2, r3, #32
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8006de2:	b662      	cpsie	i
}
 8006de4:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	2200      	movs	r2, #0
 8006dea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	e09a      	b.n	8006f28 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	695b      	ldr	r3, [r3, #20]
 8006df8:	f003 0304 	and.w	r3, r3, #4
 8006dfc:	2b04      	cmp	r3, #4
 8006dfe:	d1d9      	bne.n	8006db4 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	691a      	ldr	r2, [r3, #16]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e1a:	b2d2      	uxtb	r2, r2
 8006e1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e22:	1c5a      	adds	r2, r3, #1
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e2c:	3b01      	subs	r3, #1
 8006e2e:	b29a      	uxth	r2, r3
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	3b01      	subs	r3, #1
 8006e3c:	b29a      	uxth	r2, r3
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006e42:	b662      	cpsie	i
}
 8006e44:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	691a      	ldr	r2, [r3, #16]
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e50:	b2d2      	uxtb	r2, r2
 8006e52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e58:	1c5a      	adds	r2, r3, #1
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e62:	3b01      	subs	r3, #1
 8006e64:	b29a      	uxth	r2, r3
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	3b01      	subs	r3, #1
 8006e72:	b29a      	uxth	r2, r3
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006e78:	e042      	b.n	8006f00 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e7c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006e7e:	68f8      	ldr	r0, [r7, #12]
 8006e80:	f000 ffe4 	bl	8007e4c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006e84:	4603      	mov	r3, r0
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d001      	beq.n	8006e8e <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e04c      	b.n	8006f28 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	691a      	ldr	r2, [r3, #16]
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e98:	b2d2      	uxtb	r2, r2
 8006e9a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea0:	1c5a      	adds	r2, r3, #1
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006eaa:	3b01      	subs	r3, #1
 8006eac:	b29a      	uxth	r2, r3
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	3b01      	subs	r3, #1
 8006eba:	b29a      	uxth	r2, r3
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	695b      	ldr	r3, [r3, #20]
 8006ec6:	f003 0304 	and.w	r3, r3, #4
 8006eca:	2b04      	cmp	r3, #4
 8006ecc:	d118      	bne.n	8006f00 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	691a      	ldr	r2, [r3, #16]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed8:	b2d2      	uxtb	r2, r2
 8006eda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ee0:	1c5a      	adds	r2, r3, #1
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006eea:	3b01      	subs	r3, #1
 8006eec:	b29a      	uxth	r2, r3
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	3b01      	subs	r3, #1
 8006efa:	b29a      	uxth	r2, r3
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	f47f ae94 	bne.w	8006c32 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	2220      	movs	r2, #32
 8006f0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2200      	movs	r2, #0
 8006f16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006f22:	2300      	movs	r3, #0
 8006f24:	e000      	b.n	8006f28 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 8006f26:	2302      	movs	r3, #2
  }
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3728      	adds	r7, #40	; 0x28
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}
 8006f30:	00010004 	.word	0x00010004
 8006f34:	20000018 	.word	0x20000018
 8006f38:	14f8b589 	.word	0x14f8b589

08006f3c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b088      	sub	sp, #32
 8006f40:	af02      	add	r7, sp, #8
 8006f42:	60f8      	str	r0, [r7, #12]
 8006f44:	4608      	mov	r0, r1
 8006f46:	4611      	mov	r1, r2
 8006f48:	461a      	mov	r2, r3
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	817b      	strh	r3, [r7, #10]
 8006f4e:	460b      	mov	r3, r1
 8006f50:	813b      	strh	r3, [r7, #8]
 8006f52:	4613      	mov	r3, r2
 8006f54:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006f56:	f7fe fcc9 	bl	80058ec <HAL_GetTick>
 8006f5a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f62:	b2db      	uxtb	r3, r3
 8006f64:	2b20      	cmp	r3, #32
 8006f66:	f040 80d9 	bne.w	800711c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	9300      	str	r3, [sp, #0]
 8006f6e:	2319      	movs	r3, #25
 8006f70:	2201      	movs	r2, #1
 8006f72:	496d      	ldr	r1, [pc, #436]	; (8007128 <HAL_I2C_Mem_Write+0x1ec>)
 8006f74:	68f8      	ldr	r0, [r7, #12]
 8006f76:	f000 fe11 	bl	8007b9c <I2C_WaitOnFlagUntilTimeout>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d001      	beq.n	8006f84 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006f80:	2302      	movs	r3, #2
 8006f82:	e0cc      	b.n	800711e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d101      	bne.n	8006f92 <HAL_I2C_Mem_Write+0x56>
 8006f8e:	2302      	movs	r3, #2
 8006f90:	e0c5      	b.n	800711e <HAL_I2C_Mem_Write+0x1e2>
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2201      	movs	r2, #1
 8006f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f003 0301 	and.w	r3, r3, #1
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d007      	beq.n	8006fb8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	681a      	ldr	r2, [r3, #0]
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f042 0201 	orr.w	r2, r2, #1
 8006fb6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006fc6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2221      	movs	r2, #33	; 0x21
 8006fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2240      	movs	r2, #64	; 0x40
 8006fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6a3a      	ldr	r2, [r7, #32]
 8006fe2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006fe8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fee:	b29a      	uxth	r2, r3
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	4a4d      	ldr	r2, [pc, #308]	; (800712c <HAL_I2C_Mem_Write+0x1f0>)
 8006ff8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006ffa:	88f8      	ldrh	r0, [r7, #6]
 8006ffc:	893a      	ldrh	r2, [r7, #8]
 8006ffe:	8979      	ldrh	r1, [r7, #10]
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	9301      	str	r3, [sp, #4]
 8007004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007006:	9300      	str	r3, [sp, #0]
 8007008:	4603      	mov	r3, r0
 800700a:	68f8      	ldr	r0, [r7, #12]
 800700c:	f000 fc48 	bl	80078a0 <I2C_RequestMemoryWrite>
 8007010:	4603      	mov	r3, r0
 8007012:	2b00      	cmp	r3, #0
 8007014:	d052      	beq.n	80070bc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e081      	b.n	800711e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800701a:	697a      	ldr	r2, [r7, #20]
 800701c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800701e:	68f8      	ldr	r0, [r7, #12]
 8007020:	f000 fe92 	bl	8007d48 <I2C_WaitOnTXEFlagUntilTimeout>
 8007024:	4603      	mov	r3, r0
 8007026:	2b00      	cmp	r3, #0
 8007028:	d00d      	beq.n	8007046 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800702e:	2b04      	cmp	r3, #4
 8007030:	d107      	bne.n	8007042 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007040:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	e06b      	b.n	800711e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800704a:	781a      	ldrb	r2, [r3, #0]
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007056:	1c5a      	adds	r2, r3, #1
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007060:	3b01      	subs	r3, #1
 8007062:	b29a      	uxth	r2, r3
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800706c:	b29b      	uxth	r3, r3
 800706e:	3b01      	subs	r3, #1
 8007070:	b29a      	uxth	r2, r3
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	695b      	ldr	r3, [r3, #20]
 800707c:	f003 0304 	and.w	r3, r3, #4
 8007080:	2b04      	cmp	r3, #4
 8007082:	d11b      	bne.n	80070bc <HAL_I2C_Mem_Write+0x180>
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007088:	2b00      	cmp	r3, #0
 800708a:	d017      	beq.n	80070bc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007090:	781a      	ldrb	r2, [r3, #0]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800709c:	1c5a      	adds	r2, r3, #1
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070a6:	3b01      	subs	r3, #1
 80070a8:	b29a      	uxth	r2, r3
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070b2:	b29b      	uxth	r3, r3
 80070b4:	3b01      	subs	r3, #1
 80070b6:	b29a      	uxth	r2, r3
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d1aa      	bne.n	800701a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070c4:	697a      	ldr	r2, [r7, #20]
 80070c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80070c8:	68f8      	ldr	r0, [r7, #12]
 80070ca:	f000 fe7e 	bl	8007dca <I2C_WaitOnBTFFlagUntilTimeout>
 80070ce:	4603      	mov	r3, r0
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d00d      	beq.n	80070f0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070d8:	2b04      	cmp	r3, #4
 80070da:	d107      	bne.n	80070ec <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070ea:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80070ec:	2301      	movs	r3, #1
 80070ee:	e016      	b.n	800711e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	2220      	movs	r2, #32
 8007104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2200      	movs	r2, #0
 800710c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2200      	movs	r2, #0
 8007114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007118:	2300      	movs	r3, #0
 800711a:	e000      	b.n	800711e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800711c:	2302      	movs	r3, #2
  }
}
 800711e:	4618      	mov	r0, r3
 8007120:	3718      	adds	r7, #24
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}
 8007126:	bf00      	nop
 8007128:	00100002 	.word	0x00100002
 800712c:	ffff0000 	.word	0xffff0000

08007130 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b08c      	sub	sp, #48	; 0x30
 8007134:	af02      	add	r7, sp, #8
 8007136:	60f8      	str	r0, [r7, #12]
 8007138:	4608      	mov	r0, r1
 800713a:	4611      	mov	r1, r2
 800713c:	461a      	mov	r2, r3
 800713e:	4603      	mov	r3, r0
 8007140:	817b      	strh	r3, [r7, #10]
 8007142:	460b      	mov	r3, r1
 8007144:	813b      	strh	r3, [r7, #8]
 8007146:	4613      	mov	r3, r2
 8007148:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800714a:	2300      	movs	r3, #0
 800714c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800714e:	f7fe fbcd 	bl	80058ec <HAL_GetTick>
 8007152:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800715a:	b2db      	uxtb	r3, r3
 800715c:	2b20      	cmp	r3, #32
 800715e:	f040 8244 	bne.w	80075ea <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007164:	9300      	str	r3, [sp, #0]
 8007166:	2319      	movs	r3, #25
 8007168:	2201      	movs	r2, #1
 800716a:	4982      	ldr	r1, [pc, #520]	; (8007374 <HAL_I2C_Mem_Read+0x244>)
 800716c:	68f8      	ldr	r0, [r7, #12]
 800716e:	f000 fd15 	bl	8007b9c <I2C_WaitOnFlagUntilTimeout>
 8007172:	4603      	mov	r3, r0
 8007174:	2b00      	cmp	r3, #0
 8007176:	d001      	beq.n	800717c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8007178:	2302      	movs	r3, #2
 800717a:	e237      	b.n	80075ec <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007182:	2b01      	cmp	r3, #1
 8007184:	d101      	bne.n	800718a <HAL_I2C_Mem_Read+0x5a>
 8007186:	2302      	movs	r3, #2
 8007188:	e230      	b.n	80075ec <HAL_I2C_Mem_Read+0x4bc>
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2201      	movs	r2, #1
 800718e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f003 0301 	and.w	r3, r3, #1
 800719c:	2b01      	cmp	r3, #1
 800719e:	d007      	beq.n	80071b0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f042 0201 	orr.w	r2, r2, #1
 80071ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	681a      	ldr	r2, [r3, #0]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80071be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2222      	movs	r2, #34	; 0x22
 80071c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	2240      	movs	r2, #64	; 0x40
 80071cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2200      	movs	r2, #0
 80071d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80071e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071e6:	b29a      	uxth	r2, r3
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	4a62      	ldr	r2, [pc, #392]	; (8007378 <HAL_I2C_Mem_Read+0x248>)
 80071f0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80071f2:	88f8      	ldrh	r0, [r7, #6]
 80071f4:	893a      	ldrh	r2, [r7, #8]
 80071f6:	8979      	ldrh	r1, [r7, #10]
 80071f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071fa:	9301      	str	r3, [sp, #4]
 80071fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071fe:	9300      	str	r3, [sp, #0]
 8007200:	4603      	mov	r3, r0
 8007202:	68f8      	ldr	r0, [r7, #12]
 8007204:	f000 fbe2 	bl	80079cc <I2C_RequestMemoryRead>
 8007208:	4603      	mov	r3, r0
 800720a:	2b00      	cmp	r3, #0
 800720c:	d001      	beq.n	8007212 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800720e:	2301      	movs	r3, #1
 8007210:	e1ec      	b.n	80075ec <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007216:	2b00      	cmp	r3, #0
 8007218:	d113      	bne.n	8007242 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800721a:	2300      	movs	r3, #0
 800721c:	61fb      	str	r3, [r7, #28]
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	695b      	ldr	r3, [r3, #20]
 8007224:	61fb      	str	r3, [r7, #28]
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	699b      	ldr	r3, [r3, #24]
 800722c:	61fb      	str	r3, [r7, #28]
 800722e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800723e:	601a      	str	r2, [r3, #0]
 8007240:	e1c0      	b.n	80075c4 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007246:	2b01      	cmp	r3, #1
 8007248:	d11e      	bne.n	8007288 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007258:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800725a:	b672      	cpsid	i
}
 800725c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800725e:	2300      	movs	r3, #0
 8007260:	61bb      	str	r3, [r7, #24]
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	695b      	ldr	r3, [r3, #20]
 8007268:	61bb      	str	r3, [r7, #24]
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	699b      	ldr	r3, [r3, #24]
 8007270:	61bb      	str	r3, [r7, #24]
 8007272:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007282:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007284:	b662      	cpsie	i
}
 8007286:	e035      	b.n	80072f4 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800728c:	2b02      	cmp	r3, #2
 800728e:	d11e      	bne.n	80072ce <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	681a      	ldr	r2, [r3, #0]
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800729e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80072a0:	b672      	cpsid	i
}
 80072a2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072a4:	2300      	movs	r3, #0
 80072a6:	617b      	str	r3, [r7, #20]
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	695b      	ldr	r3, [r3, #20]
 80072ae:	617b      	str	r3, [r7, #20]
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	699b      	ldr	r3, [r3, #24]
 80072b6:	617b      	str	r3, [r7, #20]
 80072b8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	681a      	ldr	r2, [r3, #0]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072c8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80072ca:	b662      	cpsie	i
}
 80072cc:	e012      	b.n	80072f4 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	681a      	ldr	r2, [r3, #0]
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80072dc:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072de:	2300      	movs	r3, #0
 80072e0:	613b      	str	r3, [r7, #16]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	695b      	ldr	r3, [r3, #20]
 80072e8:	613b      	str	r3, [r7, #16]
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	699b      	ldr	r3, [r3, #24]
 80072f0:	613b      	str	r3, [r7, #16]
 80072f2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80072f4:	e166      	b.n	80075c4 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072fa:	2b03      	cmp	r3, #3
 80072fc:	f200 811f 	bhi.w	800753e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007304:	2b01      	cmp	r3, #1
 8007306:	d123      	bne.n	8007350 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007308:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800730a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800730c:	68f8      	ldr	r0, [r7, #12]
 800730e:	f000 fd9d 	bl	8007e4c <I2C_WaitOnRXNEFlagUntilTimeout>
 8007312:	4603      	mov	r3, r0
 8007314:	2b00      	cmp	r3, #0
 8007316:	d001      	beq.n	800731c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8007318:	2301      	movs	r3, #1
 800731a:	e167      	b.n	80075ec <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	691a      	ldr	r2, [r3, #16]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007326:	b2d2      	uxtb	r2, r2
 8007328:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800732e:	1c5a      	adds	r2, r3, #1
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007338:	3b01      	subs	r3, #1
 800733a:	b29a      	uxth	r2, r3
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007344:	b29b      	uxth	r3, r3
 8007346:	3b01      	subs	r3, #1
 8007348:	b29a      	uxth	r2, r3
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800734e:	e139      	b.n	80075c4 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007354:	2b02      	cmp	r3, #2
 8007356:	d152      	bne.n	80073fe <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800735a:	9300      	str	r3, [sp, #0]
 800735c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800735e:	2200      	movs	r2, #0
 8007360:	4906      	ldr	r1, [pc, #24]	; (800737c <HAL_I2C_Mem_Read+0x24c>)
 8007362:	68f8      	ldr	r0, [r7, #12]
 8007364:	f000 fc1a 	bl	8007b9c <I2C_WaitOnFlagUntilTimeout>
 8007368:	4603      	mov	r3, r0
 800736a:	2b00      	cmp	r3, #0
 800736c:	d008      	beq.n	8007380 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800736e:	2301      	movs	r3, #1
 8007370:	e13c      	b.n	80075ec <HAL_I2C_Mem_Read+0x4bc>
 8007372:	bf00      	nop
 8007374:	00100002 	.word	0x00100002
 8007378:	ffff0000 	.word	0xffff0000
 800737c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8007380:	b672      	cpsid	i
}
 8007382:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	681a      	ldr	r2, [r3, #0]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007392:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	691a      	ldr	r2, [r3, #16]
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800739e:	b2d2      	uxtb	r2, r2
 80073a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a6:	1c5a      	adds	r2, r3, #1
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073b0:	3b01      	subs	r3, #1
 80073b2:	b29a      	uxth	r2, r3
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073bc:	b29b      	uxth	r3, r3
 80073be:	3b01      	subs	r3, #1
 80073c0:	b29a      	uxth	r2, r3
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80073c6:	b662      	cpsie	i
}
 80073c8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	691a      	ldr	r2, [r3, #16]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073d4:	b2d2      	uxtb	r2, r2
 80073d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073dc:	1c5a      	adds	r2, r3, #1
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073e6:	3b01      	subs	r3, #1
 80073e8:	b29a      	uxth	r2, r3
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	3b01      	subs	r3, #1
 80073f6:	b29a      	uxth	r2, r3
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80073fc:	e0e2      	b.n	80075c4 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80073fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007400:	9300      	str	r3, [sp, #0]
 8007402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007404:	2200      	movs	r2, #0
 8007406:	497b      	ldr	r1, [pc, #492]	; (80075f4 <HAL_I2C_Mem_Read+0x4c4>)
 8007408:	68f8      	ldr	r0, [r7, #12]
 800740a:	f000 fbc7 	bl	8007b9c <I2C_WaitOnFlagUntilTimeout>
 800740e:	4603      	mov	r3, r0
 8007410:	2b00      	cmp	r3, #0
 8007412:	d001      	beq.n	8007418 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	e0e9      	b.n	80075ec <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007426:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007428:	b672      	cpsid	i
}
 800742a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	691a      	ldr	r2, [r3, #16]
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007436:	b2d2      	uxtb	r2, r2
 8007438:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800743e:	1c5a      	adds	r2, r3, #1
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007448:	3b01      	subs	r3, #1
 800744a:	b29a      	uxth	r2, r3
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007454:	b29b      	uxth	r3, r3
 8007456:	3b01      	subs	r3, #1
 8007458:	b29a      	uxth	r2, r3
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800745e:	4b66      	ldr	r3, [pc, #408]	; (80075f8 <HAL_I2C_Mem_Read+0x4c8>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	08db      	lsrs	r3, r3, #3
 8007464:	4a65      	ldr	r2, [pc, #404]	; (80075fc <HAL_I2C_Mem_Read+0x4cc>)
 8007466:	fba2 2303 	umull	r2, r3, r2, r3
 800746a:	0a1a      	lsrs	r2, r3, #8
 800746c:	4613      	mov	r3, r2
 800746e:	009b      	lsls	r3, r3, #2
 8007470:	4413      	add	r3, r2
 8007472:	00da      	lsls	r2, r3, #3
 8007474:	1ad3      	subs	r3, r2, r3
 8007476:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8007478:	6a3b      	ldr	r3, [r7, #32]
 800747a:	3b01      	subs	r3, #1
 800747c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800747e:	6a3b      	ldr	r3, [r7, #32]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d118      	bne.n	80074b6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2200      	movs	r2, #0
 8007488:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	2220      	movs	r2, #32
 800748e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2200      	movs	r2, #0
 8007496:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800749e:	f043 0220 	orr.w	r2, r3, #32
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80074a6:	b662      	cpsie	i
}
 80074a8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2200      	movs	r2, #0
 80074ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80074b2:	2301      	movs	r3, #1
 80074b4:	e09a      	b.n	80075ec <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	695b      	ldr	r3, [r3, #20]
 80074bc:	f003 0304 	and.w	r3, r3, #4
 80074c0:	2b04      	cmp	r3, #4
 80074c2:	d1d9      	bne.n	8007478 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	691a      	ldr	r2, [r3, #16]
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074de:	b2d2      	uxtb	r2, r2
 80074e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e6:	1c5a      	adds	r2, r3, #1
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074f0:	3b01      	subs	r3, #1
 80074f2:	b29a      	uxth	r2, r3
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074fc:	b29b      	uxth	r3, r3
 80074fe:	3b01      	subs	r3, #1
 8007500:	b29a      	uxth	r2, r3
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007506:	b662      	cpsie	i
}
 8007508:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	691a      	ldr	r2, [r3, #16]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007514:	b2d2      	uxtb	r2, r2
 8007516:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800751c:	1c5a      	adds	r2, r3, #1
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007526:	3b01      	subs	r3, #1
 8007528:	b29a      	uxth	r2, r3
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007532:	b29b      	uxth	r3, r3
 8007534:	3b01      	subs	r3, #1
 8007536:	b29a      	uxth	r2, r3
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800753c:	e042      	b.n	80075c4 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800753e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007540:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007542:	68f8      	ldr	r0, [r7, #12]
 8007544:	f000 fc82 	bl	8007e4c <I2C_WaitOnRXNEFlagUntilTimeout>
 8007548:	4603      	mov	r3, r0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d001      	beq.n	8007552 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e04c      	b.n	80075ec <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	691a      	ldr	r2, [r3, #16]
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800755c:	b2d2      	uxtb	r2, r2
 800755e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007564:	1c5a      	adds	r2, r3, #1
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800756e:	3b01      	subs	r3, #1
 8007570:	b29a      	uxth	r2, r3
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800757a:	b29b      	uxth	r3, r3
 800757c:	3b01      	subs	r3, #1
 800757e:	b29a      	uxth	r2, r3
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	695b      	ldr	r3, [r3, #20]
 800758a:	f003 0304 	and.w	r3, r3, #4
 800758e:	2b04      	cmp	r3, #4
 8007590:	d118      	bne.n	80075c4 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	691a      	ldr	r2, [r3, #16]
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800759c:	b2d2      	uxtb	r2, r2
 800759e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075a4:	1c5a      	adds	r2, r3, #1
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075ae:	3b01      	subs	r3, #1
 80075b0:	b29a      	uxth	r2, r3
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	3b01      	subs	r3, #1
 80075be:	b29a      	uxth	r2, r3
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	f47f ae94 	bne.w	80072f6 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2220      	movs	r2, #32
 80075d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2200      	movs	r2, #0
 80075da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2200      	movs	r2, #0
 80075e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80075e6:	2300      	movs	r3, #0
 80075e8:	e000      	b.n	80075ec <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80075ea:	2302      	movs	r3, #2
  }
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	3728      	adds	r7, #40	; 0x28
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bd80      	pop	{r7, pc}
 80075f4:	00010004 	.word	0x00010004
 80075f8:	20000018 	.word	0x20000018
 80075fc:	14f8b589 	.word	0x14f8b589

08007600 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b088      	sub	sp, #32
 8007604:	af02      	add	r7, sp, #8
 8007606:	60f8      	str	r0, [r7, #12]
 8007608:	607a      	str	r2, [r7, #4]
 800760a:	603b      	str	r3, [r7, #0]
 800760c:	460b      	mov	r3, r1
 800760e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007614:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	2b08      	cmp	r3, #8
 800761a:	d006      	beq.n	800762a <I2C_MasterRequestWrite+0x2a>
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	2b01      	cmp	r3, #1
 8007620:	d003      	beq.n	800762a <I2C_MasterRequestWrite+0x2a>
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007628:	d108      	bne.n	800763c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007638:	601a      	str	r2, [r3, #0]
 800763a:	e00b      	b.n	8007654 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007640:	2b12      	cmp	r3, #18
 8007642:	d107      	bne.n	8007654 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	681a      	ldr	r2, [r3, #0]
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007652:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	9300      	str	r3, [sp, #0]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2200      	movs	r2, #0
 800765c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007660:	68f8      	ldr	r0, [r7, #12]
 8007662:	f000 fa9b 	bl	8007b9c <I2C_WaitOnFlagUntilTimeout>
 8007666:	4603      	mov	r3, r0
 8007668:	2b00      	cmp	r3, #0
 800766a:	d00d      	beq.n	8007688 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007676:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800767a:	d103      	bne.n	8007684 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007682:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007684:	2303      	movs	r3, #3
 8007686:	e035      	b.n	80076f4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	691b      	ldr	r3, [r3, #16]
 800768c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007690:	d108      	bne.n	80076a4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007692:	897b      	ldrh	r3, [r7, #10]
 8007694:	b2db      	uxtb	r3, r3
 8007696:	461a      	mov	r2, r3
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80076a0:	611a      	str	r2, [r3, #16]
 80076a2:	e01b      	b.n	80076dc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80076a4:	897b      	ldrh	r3, [r7, #10]
 80076a6:	11db      	asrs	r3, r3, #7
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	f003 0306 	and.w	r3, r3, #6
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	f063 030f 	orn	r3, r3, #15
 80076b4:	b2da      	uxtb	r2, r3
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	687a      	ldr	r2, [r7, #4]
 80076c0:	490e      	ldr	r1, [pc, #56]	; (80076fc <I2C_MasterRequestWrite+0xfc>)
 80076c2:	68f8      	ldr	r0, [r7, #12]
 80076c4:	f000 fac1 	bl	8007c4a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80076c8:	4603      	mov	r3, r0
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d001      	beq.n	80076d2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80076ce:	2301      	movs	r3, #1
 80076d0:	e010      	b.n	80076f4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80076d2:	897b      	ldrh	r3, [r7, #10]
 80076d4:	b2da      	uxtb	r2, r3
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	687a      	ldr	r2, [r7, #4]
 80076e0:	4907      	ldr	r1, [pc, #28]	; (8007700 <I2C_MasterRequestWrite+0x100>)
 80076e2:	68f8      	ldr	r0, [r7, #12]
 80076e4:	f000 fab1 	bl	8007c4a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80076e8:	4603      	mov	r3, r0
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d001      	beq.n	80076f2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80076ee:	2301      	movs	r3, #1
 80076f0:	e000      	b.n	80076f4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80076f2:	2300      	movs	r3, #0
}
 80076f4:	4618      	mov	r0, r3
 80076f6:	3718      	adds	r7, #24
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bd80      	pop	{r7, pc}
 80076fc:	00010008 	.word	0x00010008
 8007700:	00010002 	.word	0x00010002

08007704 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b088      	sub	sp, #32
 8007708:	af02      	add	r7, sp, #8
 800770a:	60f8      	str	r0, [r7, #12]
 800770c:	607a      	str	r2, [r7, #4]
 800770e:	603b      	str	r3, [r7, #0]
 8007710:	460b      	mov	r3, r1
 8007712:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007718:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	681a      	ldr	r2, [r3, #0]
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007728:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	2b08      	cmp	r3, #8
 800772e:	d006      	beq.n	800773e <I2C_MasterRequestRead+0x3a>
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	2b01      	cmp	r3, #1
 8007734:	d003      	beq.n	800773e <I2C_MasterRequestRead+0x3a>
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800773c:	d108      	bne.n	8007750 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	681a      	ldr	r2, [r3, #0]
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800774c:	601a      	str	r2, [r3, #0]
 800774e:	e00b      	b.n	8007768 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007754:	2b11      	cmp	r3, #17
 8007756:	d107      	bne.n	8007768 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007766:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	9300      	str	r3, [sp, #0]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007774:	68f8      	ldr	r0, [r7, #12]
 8007776:	f000 fa11 	bl	8007b9c <I2C_WaitOnFlagUntilTimeout>
 800777a:	4603      	mov	r3, r0
 800777c:	2b00      	cmp	r3, #0
 800777e:	d00d      	beq.n	800779c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800778a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800778e:	d103      	bne.n	8007798 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007796:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007798:	2303      	movs	r3, #3
 800779a:	e079      	b.n	8007890 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	691b      	ldr	r3, [r3, #16]
 80077a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80077a4:	d108      	bne.n	80077b8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80077a6:	897b      	ldrh	r3, [r7, #10]
 80077a8:	b2db      	uxtb	r3, r3
 80077aa:	f043 0301 	orr.w	r3, r3, #1
 80077ae:	b2da      	uxtb	r2, r3
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	611a      	str	r2, [r3, #16]
 80077b6:	e05f      	b.n	8007878 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80077b8:	897b      	ldrh	r3, [r7, #10]
 80077ba:	11db      	asrs	r3, r3, #7
 80077bc:	b2db      	uxtb	r3, r3
 80077be:	f003 0306 	and.w	r3, r3, #6
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	f063 030f 	orn	r3, r3, #15
 80077c8:	b2da      	uxtb	r2, r3
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	687a      	ldr	r2, [r7, #4]
 80077d4:	4930      	ldr	r1, [pc, #192]	; (8007898 <I2C_MasterRequestRead+0x194>)
 80077d6:	68f8      	ldr	r0, [r7, #12]
 80077d8:	f000 fa37 	bl	8007c4a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80077dc:	4603      	mov	r3, r0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d001      	beq.n	80077e6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80077e2:	2301      	movs	r3, #1
 80077e4:	e054      	b.n	8007890 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80077e6:	897b      	ldrh	r3, [r7, #10]
 80077e8:	b2da      	uxtb	r2, r3
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	687a      	ldr	r2, [r7, #4]
 80077f4:	4929      	ldr	r1, [pc, #164]	; (800789c <I2C_MasterRequestRead+0x198>)
 80077f6:	68f8      	ldr	r0, [r7, #12]
 80077f8:	f000 fa27 	bl	8007c4a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80077fc:	4603      	mov	r3, r0
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d001      	beq.n	8007806 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	e044      	b.n	8007890 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007806:	2300      	movs	r3, #0
 8007808:	613b      	str	r3, [r7, #16]
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	695b      	ldr	r3, [r3, #20]
 8007810:	613b      	str	r3, [r7, #16]
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	699b      	ldr	r3, [r3, #24]
 8007818:	613b      	str	r3, [r7, #16]
 800781a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	681a      	ldr	r2, [r3, #0]
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800782a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	9300      	str	r3, [sp, #0]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2200      	movs	r2, #0
 8007834:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007838:	68f8      	ldr	r0, [r7, #12]
 800783a:	f000 f9af 	bl	8007b9c <I2C_WaitOnFlagUntilTimeout>
 800783e:	4603      	mov	r3, r0
 8007840:	2b00      	cmp	r3, #0
 8007842:	d00d      	beq.n	8007860 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800784e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007852:	d103      	bne.n	800785c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f44f 7200 	mov.w	r2, #512	; 0x200
 800785a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800785c:	2303      	movs	r3, #3
 800785e:	e017      	b.n	8007890 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8007860:	897b      	ldrh	r3, [r7, #10]
 8007862:	11db      	asrs	r3, r3, #7
 8007864:	b2db      	uxtb	r3, r3
 8007866:	f003 0306 	and.w	r3, r3, #6
 800786a:	b2db      	uxtb	r3, r3
 800786c:	f063 030e 	orn	r3, r3, #14
 8007870:	b2da      	uxtb	r2, r3
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	687a      	ldr	r2, [r7, #4]
 800787c:	4907      	ldr	r1, [pc, #28]	; (800789c <I2C_MasterRequestRead+0x198>)
 800787e:	68f8      	ldr	r0, [r7, #12]
 8007880:	f000 f9e3 	bl	8007c4a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007884:	4603      	mov	r3, r0
 8007886:	2b00      	cmp	r3, #0
 8007888:	d001      	beq.n	800788e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800788a:	2301      	movs	r3, #1
 800788c:	e000      	b.n	8007890 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800788e:	2300      	movs	r3, #0
}
 8007890:	4618      	mov	r0, r3
 8007892:	3718      	adds	r7, #24
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}
 8007898:	00010008 	.word	0x00010008
 800789c:	00010002 	.word	0x00010002

080078a0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b088      	sub	sp, #32
 80078a4:	af02      	add	r7, sp, #8
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	4608      	mov	r0, r1
 80078aa:	4611      	mov	r1, r2
 80078ac:	461a      	mov	r2, r3
 80078ae:	4603      	mov	r3, r0
 80078b0:	817b      	strh	r3, [r7, #10]
 80078b2:	460b      	mov	r3, r1
 80078b4:	813b      	strh	r3, [r7, #8]
 80078b6:	4613      	mov	r3, r2
 80078b8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80078c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80078ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078cc:	9300      	str	r3, [sp, #0]
 80078ce:	6a3b      	ldr	r3, [r7, #32]
 80078d0:	2200      	movs	r2, #0
 80078d2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80078d6:	68f8      	ldr	r0, [r7, #12]
 80078d8:	f000 f960 	bl	8007b9c <I2C_WaitOnFlagUntilTimeout>
 80078dc:	4603      	mov	r3, r0
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d00d      	beq.n	80078fe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078f0:	d103      	bne.n	80078fa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80078f8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80078fa:	2303      	movs	r3, #3
 80078fc:	e05f      	b.n	80079be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80078fe:	897b      	ldrh	r3, [r7, #10]
 8007900:	b2db      	uxtb	r3, r3
 8007902:	461a      	mov	r2, r3
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800790c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800790e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007910:	6a3a      	ldr	r2, [r7, #32]
 8007912:	492d      	ldr	r1, [pc, #180]	; (80079c8 <I2C_RequestMemoryWrite+0x128>)
 8007914:	68f8      	ldr	r0, [r7, #12]
 8007916:	f000 f998 	bl	8007c4a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800791a:	4603      	mov	r3, r0
 800791c:	2b00      	cmp	r3, #0
 800791e:	d001      	beq.n	8007924 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007920:	2301      	movs	r3, #1
 8007922:	e04c      	b.n	80079be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007924:	2300      	movs	r3, #0
 8007926:	617b      	str	r3, [r7, #20]
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	695b      	ldr	r3, [r3, #20]
 800792e:	617b      	str	r3, [r7, #20]
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	699b      	ldr	r3, [r3, #24]
 8007936:	617b      	str	r3, [r7, #20]
 8007938:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800793a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800793c:	6a39      	ldr	r1, [r7, #32]
 800793e:	68f8      	ldr	r0, [r7, #12]
 8007940:	f000 fa02 	bl	8007d48 <I2C_WaitOnTXEFlagUntilTimeout>
 8007944:	4603      	mov	r3, r0
 8007946:	2b00      	cmp	r3, #0
 8007948:	d00d      	beq.n	8007966 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800794e:	2b04      	cmp	r3, #4
 8007950:	d107      	bne.n	8007962 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007960:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007962:	2301      	movs	r3, #1
 8007964:	e02b      	b.n	80079be <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007966:	88fb      	ldrh	r3, [r7, #6]
 8007968:	2b01      	cmp	r3, #1
 800796a:	d105      	bne.n	8007978 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800796c:	893b      	ldrh	r3, [r7, #8]
 800796e:	b2da      	uxtb	r2, r3
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	611a      	str	r2, [r3, #16]
 8007976:	e021      	b.n	80079bc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007978:	893b      	ldrh	r3, [r7, #8]
 800797a:	0a1b      	lsrs	r3, r3, #8
 800797c:	b29b      	uxth	r3, r3
 800797e:	b2da      	uxtb	r2, r3
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007986:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007988:	6a39      	ldr	r1, [r7, #32]
 800798a:	68f8      	ldr	r0, [r7, #12]
 800798c:	f000 f9dc 	bl	8007d48 <I2C_WaitOnTXEFlagUntilTimeout>
 8007990:	4603      	mov	r3, r0
 8007992:	2b00      	cmp	r3, #0
 8007994:	d00d      	beq.n	80079b2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800799a:	2b04      	cmp	r3, #4
 800799c:	d107      	bne.n	80079ae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	681a      	ldr	r2, [r3, #0]
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80079ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80079ae:	2301      	movs	r3, #1
 80079b0:	e005      	b.n	80079be <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80079b2:	893b      	ldrh	r3, [r7, #8]
 80079b4:	b2da      	uxtb	r2, r3
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80079bc:	2300      	movs	r3, #0
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3718      	adds	r7, #24
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}
 80079c6:	bf00      	nop
 80079c8:	00010002 	.word	0x00010002

080079cc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b088      	sub	sp, #32
 80079d0:	af02      	add	r7, sp, #8
 80079d2:	60f8      	str	r0, [r7, #12]
 80079d4:	4608      	mov	r0, r1
 80079d6:	4611      	mov	r1, r2
 80079d8:	461a      	mov	r2, r3
 80079da:	4603      	mov	r3, r0
 80079dc:	817b      	strh	r3, [r7, #10]
 80079de:	460b      	mov	r3, r1
 80079e0:	813b      	strh	r3, [r7, #8]
 80079e2:	4613      	mov	r3, r2
 80079e4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80079f4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	681a      	ldr	r2, [r3, #0]
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a04:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a08:	9300      	str	r3, [sp, #0]
 8007a0a:	6a3b      	ldr	r3, [r7, #32]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007a12:	68f8      	ldr	r0, [r7, #12]
 8007a14:	f000 f8c2 	bl	8007b9c <I2C_WaitOnFlagUntilTimeout>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d00d      	beq.n	8007a3a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a2c:	d103      	bne.n	8007a36 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a34:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007a36:	2303      	movs	r3, #3
 8007a38:	e0aa      	b.n	8007b90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007a3a:	897b      	ldrh	r3, [r7, #10]
 8007a3c:	b2db      	uxtb	r3, r3
 8007a3e:	461a      	mov	r2, r3
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007a48:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a4c:	6a3a      	ldr	r2, [r7, #32]
 8007a4e:	4952      	ldr	r1, [pc, #328]	; (8007b98 <I2C_RequestMemoryRead+0x1cc>)
 8007a50:	68f8      	ldr	r0, [r7, #12]
 8007a52:	f000 f8fa 	bl	8007c4a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007a56:	4603      	mov	r3, r0
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d001      	beq.n	8007a60 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	e097      	b.n	8007b90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a60:	2300      	movs	r3, #0
 8007a62:	617b      	str	r3, [r7, #20]
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	695b      	ldr	r3, [r3, #20]
 8007a6a:	617b      	str	r3, [r7, #20]
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	699b      	ldr	r3, [r3, #24]
 8007a72:	617b      	str	r3, [r7, #20]
 8007a74:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a78:	6a39      	ldr	r1, [r7, #32]
 8007a7a:	68f8      	ldr	r0, [r7, #12]
 8007a7c:	f000 f964 	bl	8007d48 <I2C_WaitOnTXEFlagUntilTimeout>
 8007a80:	4603      	mov	r3, r0
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d00d      	beq.n	8007aa2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a8a:	2b04      	cmp	r3, #4
 8007a8c:	d107      	bne.n	8007a9e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	681a      	ldr	r2, [r3, #0]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a9c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e076      	b.n	8007b90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007aa2:	88fb      	ldrh	r3, [r7, #6]
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d105      	bne.n	8007ab4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007aa8:	893b      	ldrh	r3, [r7, #8]
 8007aaa:	b2da      	uxtb	r2, r3
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	611a      	str	r2, [r3, #16]
 8007ab2:	e021      	b.n	8007af8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007ab4:	893b      	ldrh	r3, [r7, #8]
 8007ab6:	0a1b      	lsrs	r3, r3, #8
 8007ab8:	b29b      	uxth	r3, r3
 8007aba:	b2da      	uxtb	r2, r3
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ac2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ac4:	6a39      	ldr	r1, [r7, #32]
 8007ac6:	68f8      	ldr	r0, [r7, #12]
 8007ac8:	f000 f93e 	bl	8007d48 <I2C_WaitOnTXEFlagUntilTimeout>
 8007acc:	4603      	mov	r3, r0
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d00d      	beq.n	8007aee <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ad6:	2b04      	cmp	r3, #4
 8007ad8:	d107      	bne.n	8007aea <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	681a      	ldr	r2, [r3, #0]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ae8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007aea:	2301      	movs	r3, #1
 8007aec:	e050      	b.n	8007b90 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007aee:	893b      	ldrh	r3, [r7, #8]
 8007af0:	b2da      	uxtb	r2, r3
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007af8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007afa:	6a39      	ldr	r1, [r7, #32]
 8007afc:	68f8      	ldr	r0, [r7, #12]
 8007afe:	f000 f923 	bl	8007d48 <I2C_WaitOnTXEFlagUntilTimeout>
 8007b02:	4603      	mov	r3, r0
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d00d      	beq.n	8007b24 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b0c:	2b04      	cmp	r3, #4
 8007b0e:	d107      	bne.n	8007b20 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	681a      	ldr	r2, [r3, #0]
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b1e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007b20:	2301      	movs	r3, #1
 8007b22:	e035      	b.n	8007b90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	681a      	ldr	r2, [r3, #0]
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b32:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b36:	9300      	str	r3, [sp, #0]
 8007b38:	6a3b      	ldr	r3, [r7, #32]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007b40:	68f8      	ldr	r0, [r7, #12]
 8007b42:	f000 f82b 	bl	8007b9c <I2C_WaitOnFlagUntilTimeout>
 8007b46:	4603      	mov	r3, r0
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d00d      	beq.n	8007b68 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b5a:	d103      	bne.n	8007b64 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007b62:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007b64:	2303      	movs	r3, #3
 8007b66:	e013      	b.n	8007b90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007b68:	897b      	ldrh	r3, [r7, #10]
 8007b6a:	b2db      	uxtb	r3, r3
 8007b6c:	f043 0301 	orr.w	r3, r3, #1
 8007b70:	b2da      	uxtb	r2, r3
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b7a:	6a3a      	ldr	r2, [r7, #32]
 8007b7c:	4906      	ldr	r1, [pc, #24]	; (8007b98 <I2C_RequestMemoryRead+0x1cc>)
 8007b7e:	68f8      	ldr	r0, [r7, #12]
 8007b80:	f000 f863 	bl	8007c4a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b84:	4603      	mov	r3, r0
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d001      	beq.n	8007b8e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	e000      	b.n	8007b90 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007b8e:	2300      	movs	r3, #0
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3718      	adds	r7, #24
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}
 8007b98:	00010002 	.word	0x00010002

08007b9c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b084      	sub	sp, #16
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	60f8      	str	r0, [r7, #12]
 8007ba4:	60b9      	str	r1, [r7, #8]
 8007ba6:	603b      	str	r3, [r7, #0]
 8007ba8:	4613      	mov	r3, r2
 8007baa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007bac:	e025      	b.n	8007bfa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bb4:	d021      	beq.n	8007bfa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bb6:	f7fd fe99 	bl	80058ec <HAL_GetTick>
 8007bba:	4602      	mov	r2, r0
 8007bbc:	69bb      	ldr	r3, [r7, #24]
 8007bbe:	1ad3      	subs	r3, r2, r3
 8007bc0:	683a      	ldr	r2, [r7, #0]
 8007bc2:	429a      	cmp	r2, r3
 8007bc4:	d302      	bcc.n	8007bcc <I2C_WaitOnFlagUntilTimeout+0x30>
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d116      	bne.n	8007bfa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2220      	movs	r2, #32
 8007bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007be6:	f043 0220 	orr.w	r2, r3, #32
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	e023      	b.n	8007c42 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	0c1b      	lsrs	r3, r3, #16
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	2b01      	cmp	r3, #1
 8007c02:	d10d      	bne.n	8007c20 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	695b      	ldr	r3, [r3, #20]
 8007c0a:	43da      	mvns	r2, r3
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	4013      	ands	r3, r2
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	bf0c      	ite	eq
 8007c16:	2301      	moveq	r3, #1
 8007c18:	2300      	movne	r3, #0
 8007c1a:	b2db      	uxtb	r3, r3
 8007c1c:	461a      	mov	r2, r3
 8007c1e:	e00c      	b.n	8007c3a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	699b      	ldr	r3, [r3, #24]
 8007c26:	43da      	mvns	r2, r3
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	4013      	ands	r3, r2
 8007c2c:	b29b      	uxth	r3, r3
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	bf0c      	ite	eq
 8007c32:	2301      	moveq	r3, #1
 8007c34:	2300      	movne	r3, #0
 8007c36:	b2db      	uxtb	r3, r3
 8007c38:	461a      	mov	r2, r3
 8007c3a:	79fb      	ldrb	r3, [r7, #7]
 8007c3c:	429a      	cmp	r2, r3
 8007c3e:	d0b6      	beq.n	8007bae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007c40:	2300      	movs	r3, #0
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3710      	adds	r7, #16
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}

08007c4a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007c4a:	b580      	push	{r7, lr}
 8007c4c:	b084      	sub	sp, #16
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	60f8      	str	r0, [r7, #12]
 8007c52:	60b9      	str	r1, [r7, #8]
 8007c54:	607a      	str	r2, [r7, #4]
 8007c56:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007c58:	e051      	b.n	8007cfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	695b      	ldr	r3, [r3, #20]
 8007c60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c68:	d123      	bne.n	8007cb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	681a      	ldr	r2, [r3, #0]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c78:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007c82:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	2200      	movs	r2, #0
 8007c88:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2220      	movs	r2, #32
 8007c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2200      	movs	r2, #0
 8007c96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c9e:	f043 0204 	orr.w	r2, r3, #4
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007cae:	2301      	movs	r3, #1
 8007cb0:	e046      	b.n	8007d40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cb8:	d021      	beq.n	8007cfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007cba:	f7fd fe17 	bl	80058ec <HAL_GetTick>
 8007cbe:	4602      	mov	r2, r0
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	1ad3      	subs	r3, r2, r3
 8007cc4:	687a      	ldr	r2, [r7, #4]
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d302      	bcc.n	8007cd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d116      	bne.n	8007cfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	2220      	movs	r2, #32
 8007cda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cea:	f043 0220 	orr.w	r2, r3, #32
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e020      	b.n	8007d40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	0c1b      	lsrs	r3, r3, #16
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d10c      	bne.n	8007d22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	695b      	ldr	r3, [r3, #20]
 8007d0e:	43da      	mvns	r2, r3
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	4013      	ands	r3, r2
 8007d14:	b29b      	uxth	r3, r3
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	bf14      	ite	ne
 8007d1a:	2301      	movne	r3, #1
 8007d1c:	2300      	moveq	r3, #0
 8007d1e:	b2db      	uxtb	r3, r3
 8007d20:	e00b      	b.n	8007d3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	699b      	ldr	r3, [r3, #24]
 8007d28:	43da      	mvns	r2, r3
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	4013      	ands	r3, r2
 8007d2e:	b29b      	uxth	r3, r3
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	bf14      	ite	ne
 8007d34:	2301      	movne	r3, #1
 8007d36:	2300      	moveq	r3, #0
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d18d      	bne.n	8007c5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007d3e:	2300      	movs	r3, #0
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	3710      	adds	r7, #16
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}

08007d48 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b084      	sub	sp, #16
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	60f8      	str	r0, [r7, #12]
 8007d50:	60b9      	str	r1, [r7, #8]
 8007d52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007d54:	e02d      	b.n	8007db2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007d56:	68f8      	ldr	r0, [r7, #12]
 8007d58:	f000 f8ce 	bl	8007ef8 <I2C_IsAcknowledgeFailed>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d001      	beq.n	8007d66 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007d62:	2301      	movs	r3, #1
 8007d64:	e02d      	b.n	8007dc2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d6c:	d021      	beq.n	8007db2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d6e:	f7fd fdbd 	bl	80058ec <HAL_GetTick>
 8007d72:	4602      	mov	r2, r0
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	1ad3      	subs	r3, r2, r3
 8007d78:	68ba      	ldr	r2, [r7, #8]
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	d302      	bcc.n	8007d84 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d116      	bne.n	8007db2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	2200      	movs	r2, #0
 8007d88:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	2220      	movs	r2, #32
 8007d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2200      	movs	r2, #0
 8007d96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d9e:	f043 0220 	orr.w	r2, r3, #32
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2200      	movs	r2, #0
 8007daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007dae:	2301      	movs	r3, #1
 8007db0:	e007      	b.n	8007dc2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	695b      	ldr	r3, [r3, #20]
 8007db8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007dbc:	2b80      	cmp	r3, #128	; 0x80
 8007dbe:	d1ca      	bne.n	8007d56 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007dc0:	2300      	movs	r3, #0
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3710      	adds	r7, #16
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}

08007dca <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007dca:	b580      	push	{r7, lr}
 8007dcc:	b084      	sub	sp, #16
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	60f8      	str	r0, [r7, #12]
 8007dd2:	60b9      	str	r1, [r7, #8]
 8007dd4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007dd6:	e02d      	b.n	8007e34 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007dd8:	68f8      	ldr	r0, [r7, #12]
 8007dda:	f000 f88d 	bl	8007ef8 <I2C_IsAcknowledgeFailed>
 8007dde:	4603      	mov	r3, r0
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d001      	beq.n	8007de8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007de4:	2301      	movs	r3, #1
 8007de6:	e02d      	b.n	8007e44 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dee:	d021      	beq.n	8007e34 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007df0:	f7fd fd7c 	bl	80058ec <HAL_GetTick>
 8007df4:	4602      	mov	r2, r0
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	1ad3      	subs	r3, r2, r3
 8007dfa:	68ba      	ldr	r2, [r7, #8]
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d302      	bcc.n	8007e06 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d116      	bne.n	8007e34 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2220      	movs	r2, #32
 8007e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2200      	movs	r2, #0
 8007e18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e20:	f043 0220 	orr.w	r2, r3, #32
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007e30:	2301      	movs	r3, #1
 8007e32:	e007      	b.n	8007e44 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	695b      	ldr	r3, [r3, #20]
 8007e3a:	f003 0304 	and.w	r3, r3, #4
 8007e3e:	2b04      	cmp	r3, #4
 8007e40:	d1ca      	bne.n	8007dd8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007e42:	2300      	movs	r3, #0
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3710      	adds	r7, #16
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b084      	sub	sp, #16
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	60f8      	str	r0, [r7, #12]
 8007e54:	60b9      	str	r1, [r7, #8]
 8007e56:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007e58:	e042      	b.n	8007ee0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	695b      	ldr	r3, [r3, #20]
 8007e60:	f003 0310 	and.w	r3, r3, #16
 8007e64:	2b10      	cmp	r3, #16
 8007e66:	d119      	bne.n	8007e9c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f06f 0210 	mvn.w	r2, #16
 8007e70:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2200      	movs	r2, #0
 8007e76:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2220      	movs	r2, #32
 8007e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	2200      	movs	r2, #0
 8007e84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2200      	movs	r2, #0
 8007e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e029      	b.n	8007ef0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e9c:	f7fd fd26 	bl	80058ec <HAL_GetTick>
 8007ea0:	4602      	mov	r2, r0
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	1ad3      	subs	r3, r2, r3
 8007ea6:	68ba      	ldr	r2, [r7, #8]
 8007ea8:	429a      	cmp	r2, r3
 8007eaa:	d302      	bcc.n	8007eb2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d116      	bne.n	8007ee0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2220      	movs	r2, #32
 8007ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ecc:	f043 0220 	orr.w	r2, r3, #32
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007edc:	2301      	movs	r3, #1
 8007ede:	e007      	b.n	8007ef0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	695b      	ldr	r3, [r3, #20]
 8007ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eea:	2b40      	cmp	r3, #64	; 0x40
 8007eec:	d1b5      	bne.n	8007e5a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007eee:	2300      	movs	r3, #0
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	3710      	adds	r7, #16
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bd80      	pop	{r7, pc}

08007ef8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b083      	sub	sp, #12
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	695b      	ldr	r3, [r3, #20]
 8007f06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f0e:	d11b      	bne.n	8007f48 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007f18:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2220      	movs	r2, #32
 8007f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f34:	f043 0204 	orr.w	r2, r3, #4
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007f44:	2301      	movs	r3, #1
 8007f46:	e000      	b.n	8007f4a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007f48:	2300      	movs	r3, #0
}
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	370c      	adds	r7, #12
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	bc80      	pop	{r7}
 8007f52:	4770      	bx	lr

08007f54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b086      	sub	sp, #24
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d101      	bne.n	8007f66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007f62:	2301      	movs	r3, #1
 8007f64:	e26c      	b.n	8008440 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f003 0301 	and.w	r3, r3, #1
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	f000 8087 	beq.w	8008082 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007f74:	4b92      	ldr	r3, [pc, #584]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	f003 030c 	and.w	r3, r3, #12
 8007f7c:	2b04      	cmp	r3, #4
 8007f7e:	d00c      	beq.n	8007f9a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007f80:	4b8f      	ldr	r3, [pc, #572]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	f003 030c 	and.w	r3, r3, #12
 8007f88:	2b08      	cmp	r3, #8
 8007f8a:	d112      	bne.n	8007fb2 <HAL_RCC_OscConfig+0x5e>
 8007f8c:	4b8c      	ldr	r3, [pc, #560]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f98:	d10b      	bne.n	8007fb2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007f9a:	4b89      	ldr	r3, [pc, #548]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d06c      	beq.n	8008080 <HAL_RCC_OscConfig+0x12c>
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d168      	bne.n	8008080 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e246      	b.n	8008440 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	685b      	ldr	r3, [r3, #4]
 8007fb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007fba:	d106      	bne.n	8007fca <HAL_RCC_OscConfig+0x76>
 8007fbc:	4b80      	ldr	r3, [pc, #512]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a7f      	ldr	r2, [pc, #508]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8007fc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007fc6:	6013      	str	r3, [r2, #0]
 8007fc8:	e02e      	b.n	8008028 <HAL_RCC_OscConfig+0xd4>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	685b      	ldr	r3, [r3, #4]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d10c      	bne.n	8007fec <HAL_RCC_OscConfig+0x98>
 8007fd2:	4b7b      	ldr	r3, [pc, #492]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4a7a      	ldr	r2, [pc, #488]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8007fd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007fdc:	6013      	str	r3, [r2, #0]
 8007fde:	4b78      	ldr	r3, [pc, #480]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	4a77      	ldr	r2, [pc, #476]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8007fe4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007fe8:	6013      	str	r3, [r2, #0]
 8007fea:	e01d      	b.n	8008028 <HAL_RCC_OscConfig+0xd4>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	685b      	ldr	r3, [r3, #4]
 8007ff0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007ff4:	d10c      	bne.n	8008010 <HAL_RCC_OscConfig+0xbc>
 8007ff6:	4b72      	ldr	r3, [pc, #456]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4a71      	ldr	r2, [pc, #452]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8007ffc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008000:	6013      	str	r3, [r2, #0]
 8008002:	4b6f      	ldr	r3, [pc, #444]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4a6e      	ldr	r2, [pc, #440]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8008008:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800800c:	6013      	str	r3, [r2, #0]
 800800e:	e00b      	b.n	8008028 <HAL_RCC_OscConfig+0xd4>
 8008010:	4b6b      	ldr	r3, [pc, #428]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4a6a      	ldr	r2, [pc, #424]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8008016:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800801a:	6013      	str	r3, [r2, #0]
 800801c:	4b68      	ldr	r3, [pc, #416]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a67      	ldr	r2, [pc, #412]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8008022:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008026:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d013      	beq.n	8008058 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008030:	f7fd fc5c 	bl	80058ec <HAL_GetTick>
 8008034:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008036:	e008      	b.n	800804a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008038:	f7fd fc58 	bl	80058ec <HAL_GetTick>
 800803c:	4602      	mov	r2, r0
 800803e:	693b      	ldr	r3, [r7, #16]
 8008040:	1ad3      	subs	r3, r2, r3
 8008042:	2b64      	cmp	r3, #100	; 0x64
 8008044:	d901      	bls.n	800804a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8008046:	2303      	movs	r3, #3
 8008048:	e1fa      	b.n	8008440 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800804a:	4b5d      	ldr	r3, [pc, #372]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008052:	2b00      	cmp	r3, #0
 8008054:	d0f0      	beq.n	8008038 <HAL_RCC_OscConfig+0xe4>
 8008056:	e014      	b.n	8008082 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008058:	f7fd fc48 	bl	80058ec <HAL_GetTick>
 800805c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800805e:	e008      	b.n	8008072 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008060:	f7fd fc44 	bl	80058ec <HAL_GetTick>
 8008064:	4602      	mov	r2, r0
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	1ad3      	subs	r3, r2, r3
 800806a:	2b64      	cmp	r3, #100	; 0x64
 800806c:	d901      	bls.n	8008072 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800806e:	2303      	movs	r3, #3
 8008070:	e1e6      	b.n	8008440 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008072:	4b53      	ldr	r3, [pc, #332]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800807a:	2b00      	cmp	r3, #0
 800807c:	d1f0      	bne.n	8008060 <HAL_RCC_OscConfig+0x10c>
 800807e:	e000      	b.n	8008082 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008080:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f003 0302 	and.w	r3, r3, #2
 800808a:	2b00      	cmp	r3, #0
 800808c:	d063      	beq.n	8008156 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800808e:	4b4c      	ldr	r3, [pc, #304]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8008090:	685b      	ldr	r3, [r3, #4]
 8008092:	f003 030c 	and.w	r3, r3, #12
 8008096:	2b00      	cmp	r3, #0
 8008098:	d00b      	beq.n	80080b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800809a:	4b49      	ldr	r3, [pc, #292]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	f003 030c 	and.w	r3, r3, #12
 80080a2:	2b08      	cmp	r3, #8
 80080a4:	d11c      	bne.n	80080e0 <HAL_RCC_OscConfig+0x18c>
 80080a6:	4b46      	ldr	r3, [pc, #280]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 80080a8:	685b      	ldr	r3, [r3, #4]
 80080aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d116      	bne.n	80080e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80080b2:	4b43      	ldr	r3, [pc, #268]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f003 0302 	and.w	r3, r3, #2
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d005      	beq.n	80080ca <HAL_RCC_OscConfig+0x176>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	691b      	ldr	r3, [r3, #16]
 80080c2:	2b01      	cmp	r3, #1
 80080c4:	d001      	beq.n	80080ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80080c6:	2301      	movs	r3, #1
 80080c8:	e1ba      	b.n	8008440 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080ca:	4b3d      	ldr	r3, [pc, #244]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	695b      	ldr	r3, [r3, #20]
 80080d6:	00db      	lsls	r3, r3, #3
 80080d8:	4939      	ldr	r1, [pc, #228]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 80080da:	4313      	orrs	r3, r2
 80080dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80080de:	e03a      	b.n	8008156 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	691b      	ldr	r3, [r3, #16]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d020      	beq.n	800812a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80080e8:	4b36      	ldr	r3, [pc, #216]	; (80081c4 <HAL_RCC_OscConfig+0x270>)
 80080ea:	2201      	movs	r2, #1
 80080ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080ee:	f7fd fbfd 	bl	80058ec <HAL_GetTick>
 80080f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80080f4:	e008      	b.n	8008108 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80080f6:	f7fd fbf9 	bl	80058ec <HAL_GetTick>
 80080fa:	4602      	mov	r2, r0
 80080fc:	693b      	ldr	r3, [r7, #16]
 80080fe:	1ad3      	subs	r3, r2, r3
 8008100:	2b02      	cmp	r3, #2
 8008102:	d901      	bls.n	8008108 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8008104:	2303      	movs	r3, #3
 8008106:	e19b      	b.n	8008440 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008108:	4b2d      	ldr	r3, [pc, #180]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f003 0302 	and.w	r3, r3, #2
 8008110:	2b00      	cmp	r3, #0
 8008112:	d0f0      	beq.n	80080f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008114:	4b2a      	ldr	r3, [pc, #168]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	695b      	ldr	r3, [r3, #20]
 8008120:	00db      	lsls	r3, r3, #3
 8008122:	4927      	ldr	r1, [pc, #156]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 8008124:	4313      	orrs	r3, r2
 8008126:	600b      	str	r3, [r1, #0]
 8008128:	e015      	b.n	8008156 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800812a:	4b26      	ldr	r3, [pc, #152]	; (80081c4 <HAL_RCC_OscConfig+0x270>)
 800812c:	2200      	movs	r2, #0
 800812e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008130:	f7fd fbdc 	bl	80058ec <HAL_GetTick>
 8008134:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008136:	e008      	b.n	800814a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008138:	f7fd fbd8 	bl	80058ec <HAL_GetTick>
 800813c:	4602      	mov	r2, r0
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	1ad3      	subs	r3, r2, r3
 8008142:	2b02      	cmp	r3, #2
 8008144:	d901      	bls.n	800814a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8008146:	2303      	movs	r3, #3
 8008148:	e17a      	b.n	8008440 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800814a:	4b1d      	ldr	r3, [pc, #116]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f003 0302 	and.w	r3, r3, #2
 8008152:	2b00      	cmp	r3, #0
 8008154:	d1f0      	bne.n	8008138 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f003 0308 	and.w	r3, r3, #8
 800815e:	2b00      	cmp	r3, #0
 8008160:	d03a      	beq.n	80081d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	699b      	ldr	r3, [r3, #24]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d019      	beq.n	800819e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800816a:	4b17      	ldr	r3, [pc, #92]	; (80081c8 <HAL_RCC_OscConfig+0x274>)
 800816c:	2201      	movs	r2, #1
 800816e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008170:	f7fd fbbc 	bl	80058ec <HAL_GetTick>
 8008174:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008176:	e008      	b.n	800818a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008178:	f7fd fbb8 	bl	80058ec <HAL_GetTick>
 800817c:	4602      	mov	r2, r0
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	1ad3      	subs	r3, r2, r3
 8008182:	2b02      	cmp	r3, #2
 8008184:	d901      	bls.n	800818a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8008186:	2303      	movs	r3, #3
 8008188:	e15a      	b.n	8008440 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800818a:	4b0d      	ldr	r3, [pc, #52]	; (80081c0 <HAL_RCC_OscConfig+0x26c>)
 800818c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800818e:	f003 0302 	and.w	r3, r3, #2
 8008192:	2b00      	cmp	r3, #0
 8008194:	d0f0      	beq.n	8008178 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8008196:	2001      	movs	r0, #1
 8008198:	f000 fad8 	bl	800874c <RCC_Delay>
 800819c:	e01c      	b.n	80081d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800819e:	4b0a      	ldr	r3, [pc, #40]	; (80081c8 <HAL_RCC_OscConfig+0x274>)
 80081a0:	2200      	movs	r2, #0
 80081a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80081a4:	f7fd fba2 	bl	80058ec <HAL_GetTick>
 80081a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80081aa:	e00f      	b.n	80081cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80081ac:	f7fd fb9e 	bl	80058ec <HAL_GetTick>
 80081b0:	4602      	mov	r2, r0
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	1ad3      	subs	r3, r2, r3
 80081b6:	2b02      	cmp	r3, #2
 80081b8:	d908      	bls.n	80081cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80081ba:	2303      	movs	r3, #3
 80081bc:	e140      	b.n	8008440 <HAL_RCC_OscConfig+0x4ec>
 80081be:	bf00      	nop
 80081c0:	40021000 	.word	0x40021000
 80081c4:	42420000 	.word	0x42420000
 80081c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80081cc:	4b9e      	ldr	r3, [pc, #632]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 80081ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081d0:	f003 0302 	and.w	r3, r3, #2
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d1e9      	bne.n	80081ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f003 0304 	and.w	r3, r3, #4
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	f000 80a6 	beq.w	8008332 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80081e6:	2300      	movs	r3, #0
 80081e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80081ea:	4b97      	ldr	r3, [pc, #604]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 80081ec:	69db      	ldr	r3, [r3, #28]
 80081ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d10d      	bne.n	8008212 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80081f6:	4b94      	ldr	r3, [pc, #592]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 80081f8:	69db      	ldr	r3, [r3, #28]
 80081fa:	4a93      	ldr	r2, [pc, #588]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 80081fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008200:	61d3      	str	r3, [r2, #28]
 8008202:	4b91      	ldr	r3, [pc, #580]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 8008204:	69db      	ldr	r3, [r3, #28]
 8008206:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800820a:	60bb      	str	r3, [r7, #8]
 800820c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800820e:	2301      	movs	r3, #1
 8008210:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008212:	4b8e      	ldr	r3, [pc, #568]	; (800844c <HAL_RCC_OscConfig+0x4f8>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800821a:	2b00      	cmp	r3, #0
 800821c:	d118      	bne.n	8008250 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800821e:	4b8b      	ldr	r3, [pc, #556]	; (800844c <HAL_RCC_OscConfig+0x4f8>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4a8a      	ldr	r2, [pc, #552]	; (800844c <HAL_RCC_OscConfig+0x4f8>)
 8008224:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008228:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800822a:	f7fd fb5f 	bl	80058ec <HAL_GetTick>
 800822e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008230:	e008      	b.n	8008244 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008232:	f7fd fb5b 	bl	80058ec <HAL_GetTick>
 8008236:	4602      	mov	r2, r0
 8008238:	693b      	ldr	r3, [r7, #16]
 800823a:	1ad3      	subs	r3, r2, r3
 800823c:	2b64      	cmp	r3, #100	; 0x64
 800823e:	d901      	bls.n	8008244 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8008240:	2303      	movs	r3, #3
 8008242:	e0fd      	b.n	8008440 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008244:	4b81      	ldr	r3, [pc, #516]	; (800844c <HAL_RCC_OscConfig+0x4f8>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800824c:	2b00      	cmp	r3, #0
 800824e:	d0f0      	beq.n	8008232 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	68db      	ldr	r3, [r3, #12]
 8008254:	2b01      	cmp	r3, #1
 8008256:	d106      	bne.n	8008266 <HAL_RCC_OscConfig+0x312>
 8008258:	4b7b      	ldr	r3, [pc, #492]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 800825a:	6a1b      	ldr	r3, [r3, #32]
 800825c:	4a7a      	ldr	r2, [pc, #488]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 800825e:	f043 0301 	orr.w	r3, r3, #1
 8008262:	6213      	str	r3, [r2, #32]
 8008264:	e02d      	b.n	80082c2 <HAL_RCC_OscConfig+0x36e>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	68db      	ldr	r3, [r3, #12]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d10c      	bne.n	8008288 <HAL_RCC_OscConfig+0x334>
 800826e:	4b76      	ldr	r3, [pc, #472]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 8008270:	6a1b      	ldr	r3, [r3, #32]
 8008272:	4a75      	ldr	r2, [pc, #468]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 8008274:	f023 0301 	bic.w	r3, r3, #1
 8008278:	6213      	str	r3, [r2, #32]
 800827a:	4b73      	ldr	r3, [pc, #460]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 800827c:	6a1b      	ldr	r3, [r3, #32]
 800827e:	4a72      	ldr	r2, [pc, #456]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 8008280:	f023 0304 	bic.w	r3, r3, #4
 8008284:	6213      	str	r3, [r2, #32]
 8008286:	e01c      	b.n	80082c2 <HAL_RCC_OscConfig+0x36e>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	68db      	ldr	r3, [r3, #12]
 800828c:	2b05      	cmp	r3, #5
 800828e:	d10c      	bne.n	80082aa <HAL_RCC_OscConfig+0x356>
 8008290:	4b6d      	ldr	r3, [pc, #436]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 8008292:	6a1b      	ldr	r3, [r3, #32]
 8008294:	4a6c      	ldr	r2, [pc, #432]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 8008296:	f043 0304 	orr.w	r3, r3, #4
 800829a:	6213      	str	r3, [r2, #32]
 800829c:	4b6a      	ldr	r3, [pc, #424]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 800829e:	6a1b      	ldr	r3, [r3, #32]
 80082a0:	4a69      	ldr	r2, [pc, #420]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 80082a2:	f043 0301 	orr.w	r3, r3, #1
 80082a6:	6213      	str	r3, [r2, #32]
 80082a8:	e00b      	b.n	80082c2 <HAL_RCC_OscConfig+0x36e>
 80082aa:	4b67      	ldr	r3, [pc, #412]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 80082ac:	6a1b      	ldr	r3, [r3, #32]
 80082ae:	4a66      	ldr	r2, [pc, #408]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 80082b0:	f023 0301 	bic.w	r3, r3, #1
 80082b4:	6213      	str	r3, [r2, #32]
 80082b6:	4b64      	ldr	r3, [pc, #400]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 80082b8:	6a1b      	ldr	r3, [r3, #32]
 80082ba:	4a63      	ldr	r2, [pc, #396]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 80082bc:	f023 0304 	bic.w	r3, r3, #4
 80082c0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	68db      	ldr	r3, [r3, #12]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d015      	beq.n	80082f6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80082ca:	f7fd fb0f 	bl	80058ec <HAL_GetTick>
 80082ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082d0:	e00a      	b.n	80082e8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082d2:	f7fd fb0b 	bl	80058ec <HAL_GetTick>
 80082d6:	4602      	mov	r2, r0
 80082d8:	693b      	ldr	r3, [r7, #16]
 80082da:	1ad3      	subs	r3, r2, r3
 80082dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d901      	bls.n	80082e8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80082e4:	2303      	movs	r3, #3
 80082e6:	e0ab      	b.n	8008440 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082e8:	4b57      	ldr	r3, [pc, #348]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 80082ea:	6a1b      	ldr	r3, [r3, #32]
 80082ec:	f003 0302 	and.w	r3, r3, #2
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d0ee      	beq.n	80082d2 <HAL_RCC_OscConfig+0x37e>
 80082f4:	e014      	b.n	8008320 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80082f6:	f7fd faf9 	bl	80058ec <HAL_GetTick>
 80082fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80082fc:	e00a      	b.n	8008314 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082fe:	f7fd faf5 	bl	80058ec <HAL_GetTick>
 8008302:	4602      	mov	r2, r0
 8008304:	693b      	ldr	r3, [r7, #16]
 8008306:	1ad3      	subs	r3, r2, r3
 8008308:	f241 3288 	movw	r2, #5000	; 0x1388
 800830c:	4293      	cmp	r3, r2
 800830e:	d901      	bls.n	8008314 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8008310:	2303      	movs	r3, #3
 8008312:	e095      	b.n	8008440 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008314:	4b4c      	ldr	r3, [pc, #304]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 8008316:	6a1b      	ldr	r3, [r3, #32]
 8008318:	f003 0302 	and.w	r3, r3, #2
 800831c:	2b00      	cmp	r3, #0
 800831e:	d1ee      	bne.n	80082fe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008320:	7dfb      	ldrb	r3, [r7, #23]
 8008322:	2b01      	cmp	r3, #1
 8008324:	d105      	bne.n	8008332 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008326:	4b48      	ldr	r3, [pc, #288]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 8008328:	69db      	ldr	r3, [r3, #28]
 800832a:	4a47      	ldr	r2, [pc, #284]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 800832c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008330:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	69db      	ldr	r3, [r3, #28]
 8008336:	2b00      	cmp	r3, #0
 8008338:	f000 8081 	beq.w	800843e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800833c:	4b42      	ldr	r3, [pc, #264]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	f003 030c 	and.w	r3, r3, #12
 8008344:	2b08      	cmp	r3, #8
 8008346:	d061      	beq.n	800840c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	69db      	ldr	r3, [r3, #28]
 800834c:	2b02      	cmp	r3, #2
 800834e:	d146      	bne.n	80083de <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008350:	4b3f      	ldr	r3, [pc, #252]	; (8008450 <HAL_RCC_OscConfig+0x4fc>)
 8008352:	2200      	movs	r2, #0
 8008354:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008356:	f7fd fac9 	bl	80058ec <HAL_GetTick>
 800835a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800835c:	e008      	b.n	8008370 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800835e:	f7fd fac5 	bl	80058ec <HAL_GetTick>
 8008362:	4602      	mov	r2, r0
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	1ad3      	subs	r3, r2, r3
 8008368:	2b02      	cmp	r3, #2
 800836a:	d901      	bls.n	8008370 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800836c:	2303      	movs	r3, #3
 800836e:	e067      	b.n	8008440 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008370:	4b35      	ldr	r3, [pc, #212]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008378:	2b00      	cmp	r3, #0
 800837a:	d1f0      	bne.n	800835e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6a1b      	ldr	r3, [r3, #32]
 8008380:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008384:	d108      	bne.n	8008398 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8008386:	4b30      	ldr	r3, [pc, #192]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	689b      	ldr	r3, [r3, #8]
 8008392:	492d      	ldr	r1, [pc, #180]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 8008394:	4313      	orrs	r3, r2
 8008396:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008398:	4b2b      	ldr	r3, [pc, #172]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 800839a:	685b      	ldr	r3, [r3, #4]
 800839c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6a19      	ldr	r1, [r3, #32]
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083a8:	430b      	orrs	r3, r1
 80083aa:	4927      	ldr	r1, [pc, #156]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 80083ac:	4313      	orrs	r3, r2
 80083ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80083b0:	4b27      	ldr	r3, [pc, #156]	; (8008450 <HAL_RCC_OscConfig+0x4fc>)
 80083b2:	2201      	movs	r2, #1
 80083b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083b6:	f7fd fa99 	bl	80058ec <HAL_GetTick>
 80083ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80083bc:	e008      	b.n	80083d0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80083be:	f7fd fa95 	bl	80058ec <HAL_GetTick>
 80083c2:	4602      	mov	r2, r0
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	1ad3      	subs	r3, r2, r3
 80083c8:	2b02      	cmp	r3, #2
 80083ca:	d901      	bls.n	80083d0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80083cc:	2303      	movs	r3, #3
 80083ce:	e037      	b.n	8008440 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80083d0:	4b1d      	ldr	r3, [pc, #116]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d0f0      	beq.n	80083be <HAL_RCC_OscConfig+0x46a>
 80083dc:	e02f      	b.n	800843e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80083de:	4b1c      	ldr	r3, [pc, #112]	; (8008450 <HAL_RCC_OscConfig+0x4fc>)
 80083e0:	2200      	movs	r2, #0
 80083e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083e4:	f7fd fa82 	bl	80058ec <HAL_GetTick>
 80083e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80083ea:	e008      	b.n	80083fe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80083ec:	f7fd fa7e 	bl	80058ec <HAL_GetTick>
 80083f0:	4602      	mov	r2, r0
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	1ad3      	subs	r3, r2, r3
 80083f6:	2b02      	cmp	r3, #2
 80083f8:	d901      	bls.n	80083fe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80083fa:	2303      	movs	r3, #3
 80083fc:	e020      	b.n	8008440 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80083fe:	4b12      	ldr	r3, [pc, #72]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008406:	2b00      	cmp	r3, #0
 8008408:	d1f0      	bne.n	80083ec <HAL_RCC_OscConfig+0x498>
 800840a:	e018      	b.n	800843e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	69db      	ldr	r3, [r3, #28]
 8008410:	2b01      	cmp	r3, #1
 8008412:	d101      	bne.n	8008418 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8008414:	2301      	movs	r3, #1
 8008416:	e013      	b.n	8008440 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008418:	4b0b      	ldr	r3, [pc, #44]	; (8008448 <HAL_RCC_OscConfig+0x4f4>)
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6a1b      	ldr	r3, [r3, #32]
 8008428:	429a      	cmp	r2, r3
 800842a:	d106      	bne.n	800843a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008436:	429a      	cmp	r2, r3
 8008438:	d001      	beq.n	800843e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800843a:	2301      	movs	r3, #1
 800843c:	e000      	b.n	8008440 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800843e:	2300      	movs	r3, #0
}
 8008440:	4618      	mov	r0, r3
 8008442:	3718      	adds	r7, #24
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}
 8008448:	40021000 	.word	0x40021000
 800844c:	40007000 	.word	0x40007000
 8008450:	42420060 	.word	0x42420060

08008454 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b084      	sub	sp, #16
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d101      	bne.n	8008468 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008464:	2301      	movs	r3, #1
 8008466:	e0d0      	b.n	800860a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008468:	4b6a      	ldr	r3, [pc, #424]	; (8008614 <HAL_RCC_ClockConfig+0x1c0>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f003 0307 	and.w	r3, r3, #7
 8008470:	683a      	ldr	r2, [r7, #0]
 8008472:	429a      	cmp	r2, r3
 8008474:	d910      	bls.n	8008498 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008476:	4b67      	ldr	r3, [pc, #412]	; (8008614 <HAL_RCC_ClockConfig+0x1c0>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f023 0207 	bic.w	r2, r3, #7
 800847e:	4965      	ldr	r1, [pc, #404]	; (8008614 <HAL_RCC_ClockConfig+0x1c0>)
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	4313      	orrs	r3, r2
 8008484:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008486:	4b63      	ldr	r3, [pc, #396]	; (8008614 <HAL_RCC_ClockConfig+0x1c0>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f003 0307 	and.w	r3, r3, #7
 800848e:	683a      	ldr	r2, [r7, #0]
 8008490:	429a      	cmp	r2, r3
 8008492:	d001      	beq.n	8008498 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8008494:	2301      	movs	r3, #1
 8008496:	e0b8      	b.n	800860a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f003 0302 	and.w	r3, r3, #2
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d020      	beq.n	80084e6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f003 0304 	and.w	r3, r3, #4
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d005      	beq.n	80084bc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80084b0:	4b59      	ldr	r3, [pc, #356]	; (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 80084b2:	685b      	ldr	r3, [r3, #4]
 80084b4:	4a58      	ldr	r2, [pc, #352]	; (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 80084b6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80084ba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f003 0308 	and.w	r3, r3, #8
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d005      	beq.n	80084d4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80084c8:	4b53      	ldr	r3, [pc, #332]	; (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 80084ca:	685b      	ldr	r3, [r3, #4]
 80084cc:	4a52      	ldr	r2, [pc, #328]	; (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 80084ce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80084d2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80084d4:	4b50      	ldr	r3, [pc, #320]	; (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	689b      	ldr	r3, [r3, #8]
 80084e0:	494d      	ldr	r1, [pc, #308]	; (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 80084e2:	4313      	orrs	r3, r2
 80084e4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f003 0301 	and.w	r3, r3, #1
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d040      	beq.n	8008574 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	2b01      	cmp	r3, #1
 80084f8:	d107      	bne.n	800850a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084fa:	4b47      	ldr	r3, [pc, #284]	; (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008502:	2b00      	cmp	r3, #0
 8008504:	d115      	bne.n	8008532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008506:	2301      	movs	r3, #1
 8008508:	e07f      	b.n	800860a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	2b02      	cmp	r3, #2
 8008510:	d107      	bne.n	8008522 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008512:	4b41      	ldr	r3, [pc, #260]	; (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800851a:	2b00      	cmp	r3, #0
 800851c:	d109      	bne.n	8008532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800851e:	2301      	movs	r3, #1
 8008520:	e073      	b.n	800860a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008522:	4b3d      	ldr	r3, [pc, #244]	; (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f003 0302 	and.w	r3, r3, #2
 800852a:	2b00      	cmp	r3, #0
 800852c:	d101      	bne.n	8008532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800852e:	2301      	movs	r3, #1
 8008530:	e06b      	b.n	800860a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008532:	4b39      	ldr	r3, [pc, #228]	; (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 8008534:	685b      	ldr	r3, [r3, #4]
 8008536:	f023 0203 	bic.w	r2, r3, #3
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	685b      	ldr	r3, [r3, #4]
 800853e:	4936      	ldr	r1, [pc, #216]	; (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 8008540:	4313      	orrs	r3, r2
 8008542:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008544:	f7fd f9d2 	bl	80058ec <HAL_GetTick>
 8008548:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800854a:	e00a      	b.n	8008562 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800854c:	f7fd f9ce 	bl	80058ec <HAL_GetTick>
 8008550:	4602      	mov	r2, r0
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	1ad3      	subs	r3, r2, r3
 8008556:	f241 3288 	movw	r2, #5000	; 0x1388
 800855a:	4293      	cmp	r3, r2
 800855c:	d901      	bls.n	8008562 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800855e:	2303      	movs	r3, #3
 8008560:	e053      	b.n	800860a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008562:	4b2d      	ldr	r3, [pc, #180]	; (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	f003 020c 	and.w	r2, r3, #12
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	685b      	ldr	r3, [r3, #4]
 800856e:	009b      	lsls	r3, r3, #2
 8008570:	429a      	cmp	r2, r3
 8008572:	d1eb      	bne.n	800854c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008574:	4b27      	ldr	r3, [pc, #156]	; (8008614 <HAL_RCC_ClockConfig+0x1c0>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f003 0307 	and.w	r3, r3, #7
 800857c:	683a      	ldr	r2, [r7, #0]
 800857e:	429a      	cmp	r2, r3
 8008580:	d210      	bcs.n	80085a4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008582:	4b24      	ldr	r3, [pc, #144]	; (8008614 <HAL_RCC_ClockConfig+0x1c0>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f023 0207 	bic.w	r2, r3, #7
 800858a:	4922      	ldr	r1, [pc, #136]	; (8008614 <HAL_RCC_ClockConfig+0x1c0>)
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	4313      	orrs	r3, r2
 8008590:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008592:	4b20      	ldr	r3, [pc, #128]	; (8008614 <HAL_RCC_ClockConfig+0x1c0>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f003 0307 	and.w	r3, r3, #7
 800859a:	683a      	ldr	r2, [r7, #0]
 800859c:	429a      	cmp	r2, r3
 800859e:	d001      	beq.n	80085a4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80085a0:	2301      	movs	r3, #1
 80085a2:	e032      	b.n	800860a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f003 0304 	and.w	r3, r3, #4
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d008      	beq.n	80085c2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80085b0:	4b19      	ldr	r3, [pc, #100]	; (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	68db      	ldr	r3, [r3, #12]
 80085bc:	4916      	ldr	r1, [pc, #88]	; (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 80085be:	4313      	orrs	r3, r2
 80085c0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f003 0308 	and.w	r3, r3, #8
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d009      	beq.n	80085e2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80085ce:	4b12      	ldr	r3, [pc, #72]	; (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	691b      	ldr	r3, [r3, #16]
 80085da:	00db      	lsls	r3, r3, #3
 80085dc:	490e      	ldr	r1, [pc, #56]	; (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 80085de:	4313      	orrs	r3, r2
 80085e0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80085e2:	f000 f821 	bl	8008628 <HAL_RCC_GetSysClockFreq>
 80085e6:	4602      	mov	r2, r0
 80085e8:	4b0b      	ldr	r3, [pc, #44]	; (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 80085ea:	685b      	ldr	r3, [r3, #4]
 80085ec:	091b      	lsrs	r3, r3, #4
 80085ee:	f003 030f 	and.w	r3, r3, #15
 80085f2:	490a      	ldr	r1, [pc, #40]	; (800861c <HAL_RCC_ClockConfig+0x1c8>)
 80085f4:	5ccb      	ldrb	r3, [r1, r3]
 80085f6:	fa22 f303 	lsr.w	r3, r2, r3
 80085fa:	4a09      	ldr	r2, [pc, #36]	; (8008620 <HAL_RCC_ClockConfig+0x1cc>)
 80085fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80085fe:	4b09      	ldr	r3, [pc, #36]	; (8008624 <HAL_RCC_ClockConfig+0x1d0>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4618      	mov	r0, r3
 8008604:	f7fd f930 	bl	8005868 <HAL_InitTick>

  return HAL_OK;
 8008608:	2300      	movs	r3, #0
}
 800860a:	4618      	mov	r0, r3
 800860c:	3710      	adds	r7, #16
 800860e:	46bd      	mov	sp, r7
 8008610:	bd80      	pop	{r7, pc}
 8008612:	bf00      	nop
 8008614:	40022000 	.word	0x40022000
 8008618:	40021000 	.word	0x40021000
 800861c:	08011ea4 	.word	0x08011ea4
 8008620:	20000018 	.word	0x20000018
 8008624:	2000001c 	.word	0x2000001c

08008628 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008628:	b490      	push	{r4, r7}
 800862a:	b08a      	sub	sp, #40	; 0x28
 800862c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800862e:	4b2a      	ldr	r3, [pc, #168]	; (80086d8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8008630:	1d3c      	adds	r4, r7, #4
 8008632:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008634:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008638:	f240 2301 	movw	r3, #513	; 0x201
 800863c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800863e:	2300      	movs	r3, #0
 8008640:	61fb      	str	r3, [r7, #28]
 8008642:	2300      	movs	r3, #0
 8008644:	61bb      	str	r3, [r7, #24]
 8008646:	2300      	movs	r3, #0
 8008648:	627b      	str	r3, [r7, #36]	; 0x24
 800864a:	2300      	movs	r3, #0
 800864c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800864e:	2300      	movs	r3, #0
 8008650:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8008652:	4b22      	ldr	r3, [pc, #136]	; (80086dc <HAL_RCC_GetSysClockFreq+0xb4>)
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008658:	69fb      	ldr	r3, [r7, #28]
 800865a:	f003 030c 	and.w	r3, r3, #12
 800865e:	2b04      	cmp	r3, #4
 8008660:	d002      	beq.n	8008668 <HAL_RCC_GetSysClockFreq+0x40>
 8008662:	2b08      	cmp	r3, #8
 8008664:	d003      	beq.n	800866e <HAL_RCC_GetSysClockFreq+0x46>
 8008666:	e02d      	b.n	80086c4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008668:	4b1d      	ldr	r3, [pc, #116]	; (80086e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800866a:	623b      	str	r3, [r7, #32]
      break;
 800866c:	e02d      	b.n	80086ca <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800866e:	69fb      	ldr	r3, [r7, #28]
 8008670:	0c9b      	lsrs	r3, r3, #18
 8008672:	f003 030f 	and.w	r3, r3, #15
 8008676:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800867a:	4413      	add	r3, r2
 800867c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8008680:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008682:	69fb      	ldr	r3, [r7, #28]
 8008684:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008688:	2b00      	cmp	r3, #0
 800868a:	d013      	beq.n	80086b4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800868c:	4b13      	ldr	r3, [pc, #76]	; (80086dc <HAL_RCC_GetSysClockFreq+0xb4>)
 800868e:	685b      	ldr	r3, [r3, #4]
 8008690:	0c5b      	lsrs	r3, r3, #17
 8008692:	f003 0301 	and.w	r3, r3, #1
 8008696:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800869a:	4413      	add	r3, r2
 800869c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80086a0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80086a2:	697b      	ldr	r3, [r7, #20]
 80086a4:	4a0e      	ldr	r2, [pc, #56]	; (80086e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80086a6:	fb02 f203 	mul.w	r2, r2, r3
 80086aa:	69bb      	ldr	r3, [r7, #24]
 80086ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80086b0:	627b      	str	r3, [r7, #36]	; 0x24
 80086b2:	e004      	b.n	80086be <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80086b4:	697b      	ldr	r3, [r7, #20]
 80086b6:	4a0b      	ldr	r2, [pc, #44]	; (80086e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80086b8:	fb02 f303 	mul.w	r3, r2, r3
 80086bc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80086be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086c0:	623b      	str	r3, [r7, #32]
      break;
 80086c2:	e002      	b.n	80086ca <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80086c4:	4b06      	ldr	r3, [pc, #24]	; (80086e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80086c6:	623b      	str	r3, [r7, #32]
      break;
 80086c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80086ca:	6a3b      	ldr	r3, [r7, #32]
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	3728      	adds	r7, #40	; 0x28
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bc90      	pop	{r4, r7}
 80086d4:	4770      	bx	lr
 80086d6:	bf00      	nop
 80086d8:	08011e94 	.word	0x08011e94
 80086dc:	40021000 	.word	0x40021000
 80086e0:	007a1200 	.word	0x007a1200
 80086e4:	003d0900 	.word	0x003d0900

080086e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80086e8:	b480      	push	{r7}
 80086ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80086ec:	4b02      	ldr	r3, [pc, #8]	; (80086f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80086ee:	681b      	ldr	r3, [r3, #0]
}
 80086f0:	4618      	mov	r0, r3
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bc80      	pop	{r7}
 80086f6:	4770      	bx	lr
 80086f8:	20000018 	.word	0x20000018

080086fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008700:	f7ff fff2 	bl	80086e8 <HAL_RCC_GetHCLKFreq>
 8008704:	4602      	mov	r2, r0
 8008706:	4b05      	ldr	r3, [pc, #20]	; (800871c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	0a1b      	lsrs	r3, r3, #8
 800870c:	f003 0307 	and.w	r3, r3, #7
 8008710:	4903      	ldr	r1, [pc, #12]	; (8008720 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008712:	5ccb      	ldrb	r3, [r1, r3]
 8008714:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008718:	4618      	mov	r0, r3
 800871a:	bd80      	pop	{r7, pc}
 800871c:	40021000 	.word	0x40021000
 8008720:	08011eb4 	.word	0x08011eb4

08008724 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008728:	f7ff ffde 	bl	80086e8 <HAL_RCC_GetHCLKFreq>
 800872c:	4602      	mov	r2, r0
 800872e:	4b05      	ldr	r3, [pc, #20]	; (8008744 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	0adb      	lsrs	r3, r3, #11
 8008734:	f003 0307 	and.w	r3, r3, #7
 8008738:	4903      	ldr	r1, [pc, #12]	; (8008748 <HAL_RCC_GetPCLK2Freq+0x24>)
 800873a:	5ccb      	ldrb	r3, [r1, r3]
 800873c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008740:	4618      	mov	r0, r3
 8008742:	bd80      	pop	{r7, pc}
 8008744:	40021000 	.word	0x40021000
 8008748:	08011eb4 	.word	0x08011eb4

0800874c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800874c:	b480      	push	{r7}
 800874e:	b085      	sub	sp, #20
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8008754:	4b0a      	ldr	r3, [pc, #40]	; (8008780 <RCC_Delay+0x34>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a0a      	ldr	r2, [pc, #40]	; (8008784 <RCC_Delay+0x38>)
 800875a:	fba2 2303 	umull	r2, r3, r2, r3
 800875e:	0a5b      	lsrs	r3, r3, #9
 8008760:	687a      	ldr	r2, [r7, #4]
 8008762:	fb02 f303 	mul.w	r3, r2, r3
 8008766:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8008768:	bf00      	nop
  }
  while (Delay --);
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	1e5a      	subs	r2, r3, #1
 800876e:	60fa      	str	r2, [r7, #12]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d1f9      	bne.n	8008768 <RCC_Delay+0x1c>
}
 8008774:	bf00      	nop
 8008776:	bf00      	nop
 8008778:	3714      	adds	r7, #20
 800877a:	46bd      	mov	sp, r7
 800877c:	bc80      	pop	{r7}
 800877e:	4770      	bx	lr
 8008780:	20000018 	.word	0x20000018
 8008784:	10624dd3 	.word	0x10624dd3

08008788 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b082      	sub	sp, #8
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d101      	bne.n	800879a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008796:	2301      	movs	r3, #1
 8008798:	e041      	b.n	800881e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087a0:	b2db      	uxtb	r3, r3
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d106      	bne.n	80087b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2200      	movs	r2, #0
 80087aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f7fc fcf4 	bl	800519c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2202      	movs	r2, #2
 80087b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681a      	ldr	r2, [r3, #0]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	3304      	adds	r3, #4
 80087c4:	4619      	mov	r1, r3
 80087c6:	4610      	mov	r0, r2
 80087c8:	f000 fe98 	bl	80094fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2201      	movs	r2, #1
 80087d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2201      	movs	r2, #1
 80087e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2201      	movs	r2, #1
 80087e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2201      	movs	r2, #1
 80087f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2201      	movs	r2, #1
 8008800:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2201      	movs	r2, #1
 8008808:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2201      	movs	r2, #1
 8008810:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2201      	movs	r2, #1
 8008818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800881c:	2300      	movs	r3, #0
}
 800881e:	4618      	mov	r0, r3
 8008820:	3708      	adds	r7, #8
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}
	...

08008828 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008828:	b480      	push	{r7}
 800882a:	b085      	sub	sp, #20
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008836:	b2db      	uxtb	r3, r3
 8008838:	2b01      	cmp	r3, #1
 800883a:	d001      	beq.n	8008840 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800883c:	2301      	movs	r3, #1
 800883e:	e032      	b.n	80088a6 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2202      	movs	r2, #2
 8008844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a18      	ldr	r2, [pc, #96]	; (80088b0 <HAL_TIM_Base_Start+0x88>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d00e      	beq.n	8008870 <HAL_TIM_Base_Start+0x48>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800885a:	d009      	beq.n	8008870 <HAL_TIM_Base_Start+0x48>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a14      	ldr	r2, [pc, #80]	; (80088b4 <HAL_TIM_Base_Start+0x8c>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d004      	beq.n	8008870 <HAL_TIM_Base_Start+0x48>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a13      	ldr	r2, [pc, #76]	; (80088b8 <HAL_TIM_Base_Start+0x90>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d111      	bne.n	8008894 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	689b      	ldr	r3, [r3, #8]
 8008876:	f003 0307 	and.w	r3, r3, #7
 800887a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2b06      	cmp	r3, #6
 8008880:	d010      	beq.n	80088a4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	681a      	ldr	r2, [r3, #0]
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f042 0201 	orr.w	r2, r2, #1
 8008890:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008892:	e007      	b.n	80088a4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	681a      	ldr	r2, [r3, #0]
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f042 0201 	orr.w	r2, r2, #1
 80088a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80088a4:	2300      	movs	r3, #0
}
 80088a6:	4618      	mov	r0, r3
 80088a8:	3714      	adds	r7, #20
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bc80      	pop	{r7}
 80088ae:	4770      	bx	lr
 80088b0:	40012c00 	.word	0x40012c00
 80088b4:	40000400 	.word	0x40000400
 80088b8:	40000800 	.word	0x40000800

080088bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80088bc:	b480      	push	{r7}
 80088be:	b085      	sub	sp, #20
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088ca:	b2db      	uxtb	r3, r3
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	d001      	beq.n	80088d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80088d0:	2301      	movs	r3, #1
 80088d2:	e03a      	b.n	800894a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2202      	movs	r2, #2
 80088d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	68da      	ldr	r2, [r3, #12]
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f042 0201 	orr.w	r2, r2, #1
 80088ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a18      	ldr	r2, [pc, #96]	; (8008954 <HAL_TIM_Base_Start_IT+0x98>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d00e      	beq.n	8008914 <HAL_TIM_Base_Start_IT+0x58>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088fe:	d009      	beq.n	8008914 <HAL_TIM_Base_Start_IT+0x58>
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	4a14      	ldr	r2, [pc, #80]	; (8008958 <HAL_TIM_Base_Start_IT+0x9c>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d004      	beq.n	8008914 <HAL_TIM_Base_Start_IT+0x58>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4a13      	ldr	r2, [pc, #76]	; (800895c <HAL_TIM_Base_Start_IT+0xa0>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d111      	bne.n	8008938 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	689b      	ldr	r3, [r3, #8]
 800891a:	f003 0307 	and.w	r3, r3, #7
 800891e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	2b06      	cmp	r3, #6
 8008924:	d010      	beq.n	8008948 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	681a      	ldr	r2, [r3, #0]
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f042 0201 	orr.w	r2, r2, #1
 8008934:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008936:	e007      	b.n	8008948 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	681a      	ldr	r2, [r3, #0]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f042 0201 	orr.w	r2, r2, #1
 8008946:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008948:	2300      	movs	r3, #0
}
 800894a:	4618      	mov	r0, r3
 800894c:	3714      	adds	r7, #20
 800894e:	46bd      	mov	sp, r7
 8008950:	bc80      	pop	{r7}
 8008952:	4770      	bx	lr
 8008954:	40012c00 	.word	0x40012c00
 8008958:	40000400 	.word	0x40000400
 800895c:	40000800 	.word	0x40000800

08008960 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b082      	sub	sp, #8
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d101      	bne.n	8008972 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800896e:	2301      	movs	r3, #1
 8008970:	e041      	b.n	80089f6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008978:	b2db      	uxtb	r3, r3
 800897a:	2b00      	cmp	r3, #0
 800897c:	d106      	bne.n	800898c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2200      	movs	r2, #0
 8008982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f7fc fbea 	bl	8005160 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2202      	movs	r2, #2
 8008990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	3304      	adds	r3, #4
 800899c:	4619      	mov	r1, r3
 800899e:	4610      	mov	r0, r2
 80089a0:	f000 fdac 	bl	80094fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2201      	movs	r2, #1
 80089a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2201      	movs	r2, #1
 80089b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2201      	movs	r2, #1
 80089b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2201      	movs	r2, #1
 80089c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2201      	movs	r2, #1
 80089c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2201      	movs	r2, #1
 80089d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2201      	movs	r2, #1
 80089d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2201      	movs	r2, #1
 80089e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2201      	movs	r2, #1
 80089e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2201      	movs	r2, #1
 80089f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80089f4:	2300      	movs	r3, #0
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	3708      	adds	r7, #8
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}
	...

08008a00 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b084      	sub	sp, #16
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
 8008a08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d109      	bne.n	8008a24 <HAL_TIM_PWM_Start+0x24>
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008a16:	b2db      	uxtb	r3, r3
 8008a18:	2b01      	cmp	r3, #1
 8008a1a:	bf14      	ite	ne
 8008a1c:	2301      	movne	r3, #1
 8008a1e:	2300      	moveq	r3, #0
 8008a20:	b2db      	uxtb	r3, r3
 8008a22:	e022      	b.n	8008a6a <HAL_TIM_PWM_Start+0x6a>
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	2b04      	cmp	r3, #4
 8008a28:	d109      	bne.n	8008a3e <HAL_TIM_PWM_Start+0x3e>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	2b01      	cmp	r3, #1
 8008a34:	bf14      	ite	ne
 8008a36:	2301      	movne	r3, #1
 8008a38:	2300      	moveq	r3, #0
 8008a3a:	b2db      	uxtb	r3, r3
 8008a3c:	e015      	b.n	8008a6a <HAL_TIM_PWM_Start+0x6a>
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	2b08      	cmp	r3, #8
 8008a42:	d109      	bne.n	8008a58 <HAL_TIM_PWM_Start+0x58>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008a4a:	b2db      	uxtb	r3, r3
 8008a4c:	2b01      	cmp	r3, #1
 8008a4e:	bf14      	ite	ne
 8008a50:	2301      	movne	r3, #1
 8008a52:	2300      	moveq	r3, #0
 8008a54:	b2db      	uxtb	r3, r3
 8008a56:	e008      	b.n	8008a6a <HAL_TIM_PWM_Start+0x6a>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a5e:	b2db      	uxtb	r3, r3
 8008a60:	2b01      	cmp	r3, #1
 8008a62:	bf14      	ite	ne
 8008a64:	2301      	movne	r3, #1
 8008a66:	2300      	moveq	r3, #0
 8008a68:	b2db      	uxtb	r3, r3
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d001      	beq.n	8008a72 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008a6e:	2301      	movs	r3, #1
 8008a70:	e05e      	b.n	8008b30 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d104      	bne.n	8008a82 <HAL_TIM_PWM_Start+0x82>
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2202      	movs	r2, #2
 8008a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008a80:	e013      	b.n	8008aaa <HAL_TIM_PWM_Start+0xaa>
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	2b04      	cmp	r3, #4
 8008a86:	d104      	bne.n	8008a92 <HAL_TIM_PWM_Start+0x92>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2202      	movs	r2, #2
 8008a8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008a90:	e00b      	b.n	8008aaa <HAL_TIM_PWM_Start+0xaa>
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	2b08      	cmp	r3, #8
 8008a96:	d104      	bne.n	8008aa2 <HAL_TIM_PWM_Start+0xa2>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2202      	movs	r2, #2
 8008a9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008aa0:	e003      	b.n	8008aaa <HAL_TIM_PWM_Start+0xaa>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2202      	movs	r2, #2
 8008aa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	2201      	movs	r2, #1
 8008ab0:	6839      	ldr	r1, [r7, #0]
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	f001 f8af 	bl	8009c16 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	4a1e      	ldr	r2, [pc, #120]	; (8008b38 <HAL_TIM_PWM_Start+0x138>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d107      	bne.n	8008ad2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008ad0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4a18      	ldr	r2, [pc, #96]	; (8008b38 <HAL_TIM_PWM_Start+0x138>)
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	d00e      	beq.n	8008afa <HAL_TIM_PWM_Start+0xfa>
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ae4:	d009      	beq.n	8008afa <HAL_TIM_PWM_Start+0xfa>
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	4a14      	ldr	r2, [pc, #80]	; (8008b3c <HAL_TIM_PWM_Start+0x13c>)
 8008aec:	4293      	cmp	r3, r2
 8008aee:	d004      	beq.n	8008afa <HAL_TIM_PWM_Start+0xfa>
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	4a12      	ldr	r2, [pc, #72]	; (8008b40 <HAL_TIM_PWM_Start+0x140>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d111      	bne.n	8008b1e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	689b      	ldr	r3, [r3, #8]
 8008b00:	f003 0307 	and.w	r3, r3, #7
 8008b04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2b06      	cmp	r3, #6
 8008b0a:	d010      	beq.n	8008b2e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	681a      	ldr	r2, [r3, #0]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f042 0201 	orr.w	r2, r2, #1
 8008b1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b1c:	e007      	b.n	8008b2e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	681a      	ldr	r2, [r3, #0]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f042 0201 	orr.w	r2, r2, #1
 8008b2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008b2e:	2300      	movs	r3, #0
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	3710      	adds	r7, #16
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bd80      	pop	{r7, pc}
 8008b38:	40012c00 	.word	0x40012c00
 8008b3c:	40000400 	.word	0x40000400
 8008b40:	40000800 	.word	0x40000800

08008b44 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b082      	sub	sp, #8
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d101      	bne.n	8008b56 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008b52:	2301      	movs	r3, #1
 8008b54:	e041      	b.n	8008bda <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d106      	bne.n	8008b70 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2200      	movs	r2, #0
 8008b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f000 f839 	bl	8008be2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2202      	movs	r2, #2
 8008b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681a      	ldr	r2, [r3, #0]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	3304      	adds	r3, #4
 8008b80:	4619      	mov	r1, r3
 8008b82:	4610      	mov	r0, r2
 8008b84:	f000 fcba 	bl	80094fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2201      	movs	r2, #1
 8008b8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2201      	movs	r2, #1
 8008b94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2201      	movs	r2, #1
 8008ba4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2201      	movs	r2, #1
 8008bac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2201      	movs	r2, #1
 8008bbc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2201      	movs	r2, #1
 8008bc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2201      	movs	r2, #1
 8008bcc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2201      	movs	r2, #1
 8008bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008bd8:	2300      	movs	r3, #0
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3708      	adds	r7, #8
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}

08008be2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008be2:	b480      	push	{r7}
 8008be4:	b083      	sub	sp, #12
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008bea:	bf00      	nop
 8008bec:	370c      	adds	r7, #12
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	bc80      	pop	{r7}
 8008bf2:	4770      	bx	lr

08008bf4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b084      	sub	sp, #16
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
 8008bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d104      	bne.n	8008c0e <HAL_TIM_IC_Start_IT+0x1a>
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008c0a:	b2db      	uxtb	r3, r3
 8008c0c:	e013      	b.n	8008c36 <HAL_TIM_IC_Start_IT+0x42>
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	2b04      	cmp	r3, #4
 8008c12:	d104      	bne.n	8008c1e <HAL_TIM_IC_Start_IT+0x2a>
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008c1a:	b2db      	uxtb	r3, r3
 8008c1c:	e00b      	b.n	8008c36 <HAL_TIM_IC_Start_IT+0x42>
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	2b08      	cmp	r3, #8
 8008c22:	d104      	bne.n	8008c2e <HAL_TIM_IC_Start_IT+0x3a>
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008c2a:	b2db      	uxtb	r3, r3
 8008c2c:	e003      	b.n	8008c36 <HAL_TIM_IC_Start_IT+0x42>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c34:	b2db      	uxtb	r3, r3
 8008c36:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d104      	bne.n	8008c48 <HAL_TIM_IC_Start_IT+0x54>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008c44:	b2db      	uxtb	r3, r3
 8008c46:	e013      	b.n	8008c70 <HAL_TIM_IC_Start_IT+0x7c>
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	2b04      	cmp	r3, #4
 8008c4c:	d104      	bne.n	8008c58 <HAL_TIM_IC_Start_IT+0x64>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008c54:	b2db      	uxtb	r3, r3
 8008c56:	e00b      	b.n	8008c70 <HAL_TIM_IC_Start_IT+0x7c>
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	2b08      	cmp	r3, #8
 8008c5c:	d104      	bne.n	8008c68 <HAL_TIM_IC_Start_IT+0x74>
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008c64:	b2db      	uxtb	r3, r3
 8008c66:	e003      	b.n	8008c70 <HAL_TIM_IC_Start_IT+0x7c>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008c6e:	b2db      	uxtb	r3, r3
 8008c70:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008c72:	7bfb      	ldrb	r3, [r7, #15]
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	d102      	bne.n	8008c7e <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008c78:	7bbb      	ldrb	r3, [r7, #14]
 8008c7a:	2b01      	cmp	r3, #1
 8008c7c:	d001      	beq.n	8008c82 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8008c7e:	2301      	movs	r3, #1
 8008c80:	e0b3      	b.n	8008dea <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d104      	bne.n	8008c92 <HAL_TIM_IC_Start_IT+0x9e>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2202      	movs	r2, #2
 8008c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008c90:	e013      	b.n	8008cba <HAL_TIM_IC_Start_IT+0xc6>
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	2b04      	cmp	r3, #4
 8008c96:	d104      	bne.n	8008ca2 <HAL_TIM_IC_Start_IT+0xae>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2202      	movs	r2, #2
 8008c9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008ca0:	e00b      	b.n	8008cba <HAL_TIM_IC_Start_IT+0xc6>
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	2b08      	cmp	r3, #8
 8008ca6:	d104      	bne.n	8008cb2 <HAL_TIM_IC_Start_IT+0xbe>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2202      	movs	r2, #2
 8008cac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008cb0:	e003      	b.n	8008cba <HAL_TIM_IC_Start_IT+0xc6>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2202      	movs	r2, #2
 8008cb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d104      	bne.n	8008cca <HAL_TIM_IC_Start_IT+0xd6>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2202      	movs	r2, #2
 8008cc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008cc8:	e013      	b.n	8008cf2 <HAL_TIM_IC_Start_IT+0xfe>
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	2b04      	cmp	r3, #4
 8008cce:	d104      	bne.n	8008cda <HAL_TIM_IC_Start_IT+0xe6>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2202      	movs	r2, #2
 8008cd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008cd8:	e00b      	b.n	8008cf2 <HAL_TIM_IC_Start_IT+0xfe>
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	2b08      	cmp	r3, #8
 8008cde:	d104      	bne.n	8008cea <HAL_TIM_IC_Start_IT+0xf6>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2202      	movs	r2, #2
 8008ce4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008ce8:	e003      	b.n	8008cf2 <HAL_TIM_IC_Start_IT+0xfe>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2202      	movs	r2, #2
 8008cee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	2b0c      	cmp	r3, #12
 8008cf6:	d841      	bhi.n	8008d7c <HAL_TIM_IC_Start_IT+0x188>
 8008cf8:	a201      	add	r2, pc, #4	; (adr r2, 8008d00 <HAL_TIM_IC_Start_IT+0x10c>)
 8008cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cfe:	bf00      	nop
 8008d00:	08008d35 	.word	0x08008d35
 8008d04:	08008d7d 	.word	0x08008d7d
 8008d08:	08008d7d 	.word	0x08008d7d
 8008d0c:	08008d7d 	.word	0x08008d7d
 8008d10:	08008d47 	.word	0x08008d47
 8008d14:	08008d7d 	.word	0x08008d7d
 8008d18:	08008d7d 	.word	0x08008d7d
 8008d1c:	08008d7d 	.word	0x08008d7d
 8008d20:	08008d59 	.word	0x08008d59
 8008d24:	08008d7d 	.word	0x08008d7d
 8008d28:	08008d7d 	.word	0x08008d7d
 8008d2c:	08008d7d 	.word	0x08008d7d
 8008d30:	08008d6b 	.word	0x08008d6b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	68da      	ldr	r2, [r3, #12]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f042 0202 	orr.w	r2, r2, #2
 8008d42:	60da      	str	r2, [r3, #12]
      break;
 8008d44:	e01b      	b.n	8008d7e <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	68da      	ldr	r2, [r3, #12]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f042 0204 	orr.w	r2, r2, #4
 8008d54:	60da      	str	r2, [r3, #12]
      break;
 8008d56:	e012      	b.n	8008d7e <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	68da      	ldr	r2, [r3, #12]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f042 0208 	orr.w	r2, r2, #8
 8008d66:	60da      	str	r2, [r3, #12]
      break;
 8008d68:	e009      	b.n	8008d7e <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	68da      	ldr	r2, [r3, #12]
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f042 0210 	orr.w	r2, r2, #16
 8008d78:	60da      	str	r2, [r3, #12]
      break;
 8008d7a:	e000      	b.n	8008d7e <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8008d7c:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	2201      	movs	r2, #1
 8008d84:	6839      	ldr	r1, [r7, #0]
 8008d86:	4618      	mov	r0, r3
 8008d88:	f000 ff45 	bl	8009c16 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4a18      	ldr	r2, [pc, #96]	; (8008df4 <HAL_TIM_IC_Start_IT+0x200>)
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d00e      	beq.n	8008db4 <HAL_TIM_IC_Start_IT+0x1c0>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d9e:	d009      	beq.n	8008db4 <HAL_TIM_IC_Start_IT+0x1c0>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a14      	ldr	r2, [pc, #80]	; (8008df8 <HAL_TIM_IC_Start_IT+0x204>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d004      	beq.n	8008db4 <HAL_TIM_IC_Start_IT+0x1c0>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	4a13      	ldr	r2, [pc, #76]	; (8008dfc <HAL_TIM_IC_Start_IT+0x208>)
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d111      	bne.n	8008dd8 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	689b      	ldr	r3, [r3, #8]
 8008dba:	f003 0307 	and.w	r3, r3, #7
 8008dbe:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	2b06      	cmp	r3, #6
 8008dc4:	d010      	beq.n	8008de8 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	681a      	ldr	r2, [r3, #0]
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f042 0201 	orr.w	r2, r2, #1
 8008dd4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008dd6:	e007      	b.n	8008de8 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	681a      	ldr	r2, [r3, #0]
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f042 0201 	orr.w	r2, r2, #1
 8008de6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008de8:	2300      	movs	r3, #0
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	3710      	adds	r7, #16
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}
 8008df2:	bf00      	nop
 8008df4:	40012c00 	.word	0x40012c00
 8008df8:	40000400 	.word	0x40000400
 8008dfc:	40000800 	.word	0x40000800

08008e00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b082      	sub	sp, #8
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	691b      	ldr	r3, [r3, #16]
 8008e0e:	f003 0302 	and.w	r3, r3, #2
 8008e12:	2b02      	cmp	r3, #2
 8008e14:	d122      	bne.n	8008e5c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	68db      	ldr	r3, [r3, #12]
 8008e1c:	f003 0302 	and.w	r3, r3, #2
 8008e20:	2b02      	cmp	r3, #2
 8008e22:	d11b      	bne.n	8008e5c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f06f 0202 	mvn.w	r2, #2
 8008e2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2201      	movs	r2, #1
 8008e32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	699b      	ldr	r3, [r3, #24]
 8008e3a:	f003 0303 	and.w	r3, r3, #3
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d003      	beq.n	8008e4a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f7fc f818 	bl	8004e78 <HAL_TIM_IC_CaptureCallback>
 8008e48:	e005      	b.n	8008e56 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	f000 fb3a 	bl	80094c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f000 fb40 	bl	80094d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	691b      	ldr	r3, [r3, #16]
 8008e62:	f003 0304 	and.w	r3, r3, #4
 8008e66:	2b04      	cmp	r3, #4
 8008e68:	d122      	bne.n	8008eb0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	68db      	ldr	r3, [r3, #12]
 8008e70:	f003 0304 	and.w	r3, r3, #4
 8008e74:	2b04      	cmp	r3, #4
 8008e76:	d11b      	bne.n	8008eb0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f06f 0204 	mvn.w	r2, #4
 8008e80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2202      	movs	r2, #2
 8008e86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	699b      	ldr	r3, [r3, #24]
 8008e8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d003      	beq.n	8008e9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	f7fb ffee 	bl	8004e78 <HAL_TIM_IC_CaptureCallback>
 8008e9c:	e005      	b.n	8008eaa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e9e:	6878      	ldr	r0, [r7, #4]
 8008ea0:	f000 fb10 	bl	80094c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ea4:	6878      	ldr	r0, [r7, #4]
 8008ea6:	f000 fb16 	bl	80094d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2200      	movs	r2, #0
 8008eae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	691b      	ldr	r3, [r3, #16]
 8008eb6:	f003 0308 	and.w	r3, r3, #8
 8008eba:	2b08      	cmp	r3, #8
 8008ebc:	d122      	bne.n	8008f04 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	68db      	ldr	r3, [r3, #12]
 8008ec4:	f003 0308 	and.w	r3, r3, #8
 8008ec8:	2b08      	cmp	r3, #8
 8008eca:	d11b      	bne.n	8008f04 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	f06f 0208 	mvn.w	r2, #8
 8008ed4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2204      	movs	r2, #4
 8008eda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	69db      	ldr	r3, [r3, #28]
 8008ee2:	f003 0303 	and.w	r3, r3, #3
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d003      	beq.n	8008ef2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f7fb ffc4 	bl	8004e78 <HAL_TIM_IC_CaptureCallback>
 8008ef0:	e005      	b.n	8008efe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ef2:	6878      	ldr	r0, [r7, #4]
 8008ef4:	f000 fae6 	bl	80094c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f000 faec 	bl	80094d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2200      	movs	r2, #0
 8008f02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	691b      	ldr	r3, [r3, #16]
 8008f0a:	f003 0310 	and.w	r3, r3, #16
 8008f0e:	2b10      	cmp	r3, #16
 8008f10:	d122      	bne.n	8008f58 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	68db      	ldr	r3, [r3, #12]
 8008f18:	f003 0310 	and.w	r3, r3, #16
 8008f1c:	2b10      	cmp	r3, #16
 8008f1e:	d11b      	bne.n	8008f58 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f06f 0210 	mvn.w	r2, #16
 8008f28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2208      	movs	r2, #8
 8008f2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	69db      	ldr	r3, [r3, #28]
 8008f36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d003      	beq.n	8008f46 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f7fb ff9a 	bl	8004e78 <HAL_TIM_IC_CaptureCallback>
 8008f44:	e005      	b.n	8008f52 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f46:	6878      	ldr	r0, [r7, #4]
 8008f48:	f000 fabc 	bl	80094c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f4c:	6878      	ldr	r0, [r7, #4]
 8008f4e:	f000 fac2 	bl	80094d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2200      	movs	r2, #0
 8008f56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	691b      	ldr	r3, [r3, #16]
 8008f5e:	f003 0301 	and.w	r3, r3, #1
 8008f62:	2b01      	cmp	r3, #1
 8008f64:	d10e      	bne.n	8008f84 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	68db      	ldr	r3, [r3, #12]
 8008f6c:	f003 0301 	and.w	r3, r3, #1
 8008f70:	2b01      	cmp	r3, #1
 8008f72:	d107      	bne.n	8008f84 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f06f 0201 	mvn.w	r2, #1
 8008f7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008f7e:	6878      	ldr	r0, [r7, #4]
 8008f80:	f7fb fa32 	bl	80043e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	691b      	ldr	r3, [r3, #16]
 8008f8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f8e:	2b80      	cmp	r3, #128	; 0x80
 8008f90:	d10e      	bne.n	8008fb0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	68db      	ldr	r3, [r3, #12]
 8008f98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f9c:	2b80      	cmp	r3, #128	; 0x80
 8008f9e:	d107      	bne.n	8008fb0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008fa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008faa:	6878      	ldr	r0, [r7, #4]
 8008fac:	f000 ffae 	bl	8009f0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	691b      	ldr	r3, [r3, #16]
 8008fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fba:	2b40      	cmp	r3, #64	; 0x40
 8008fbc:	d10e      	bne.n	8008fdc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	68db      	ldr	r3, [r3, #12]
 8008fc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fc8:	2b40      	cmp	r3, #64	; 0x40
 8008fca:	d107      	bne.n	8008fdc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008fd6:	6878      	ldr	r0, [r7, #4]
 8008fd8:	f000 fa86 	bl	80094e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	691b      	ldr	r3, [r3, #16]
 8008fe2:	f003 0320 	and.w	r3, r3, #32
 8008fe6:	2b20      	cmp	r3, #32
 8008fe8:	d10e      	bne.n	8009008 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	68db      	ldr	r3, [r3, #12]
 8008ff0:	f003 0320 	and.w	r3, r3, #32
 8008ff4:	2b20      	cmp	r3, #32
 8008ff6:	d107      	bne.n	8009008 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f06f 0220 	mvn.w	r2, #32
 8009000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f000 ff79 	bl	8009efa <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009008:	bf00      	nop
 800900a:	3708      	adds	r7, #8
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}

08009010 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b084      	sub	sp, #16
 8009014:	af00      	add	r7, sp, #0
 8009016:	60f8      	str	r0, [r7, #12]
 8009018:	60b9      	str	r1, [r7, #8]
 800901a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009022:	2b01      	cmp	r3, #1
 8009024:	d101      	bne.n	800902a <HAL_TIM_IC_ConfigChannel+0x1a>
 8009026:	2302      	movs	r3, #2
 8009028:	e082      	b.n	8009130 <HAL_TIM_IC_ConfigChannel+0x120>
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	2201      	movs	r2, #1
 800902e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d11b      	bne.n	8009070 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	6818      	ldr	r0, [r3, #0]
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	6819      	ldr	r1, [r3, #0]
 8009040:	68bb      	ldr	r3, [r7, #8]
 8009042:	685a      	ldr	r2, [r3, #4]
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	68db      	ldr	r3, [r3, #12]
 8009048:	f000 fc42 	bl	80098d0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	699a      	ldr	r2, [r3, #24]
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f022 020c 	bic.w	r2, r2, #12
 800905a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	6999      	ldr	r1, [r3, #24]
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	689a      	ldr	r2, [r3, #8]
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	430a      	orrs	r2, r1
 800906c:	619a      	str	r2, [r3, #24]
 800906e:	e05a      	b.n	8009126 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2b04      	cmp	r3, #4
 8009074:	d11c      	bne.n	80090b0 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	6818      	ldr	r0, [r3, #0]
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	6819      	ldr	r1, [r3, #0]
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	685a      	ldr	r2, [r3, #4]
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	68db      	ldr	r3, [r3, #12]
 8009086:	f000 fcab 	bl	80099e0 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	699a      	ldr	r2, [r3, #24]
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009098:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	6999      	ldr	r1, [r3, #24]
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	689b      	ldr	r3, [r3, #8]
 80090a4:	021a      	lsls	r2, r3, #8
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	430a      	orrs	r2, r1
 80090ac:	619a      	str	r2, [r3, #24]
 80090ae:	e03a      	b.n	8009126 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2b08      	cmp	r3, #8
 80090b4:	d11b      	bne.n	80090ee <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	6818      	ldr	r0, [r3, #0]
 80090ba:	68bb      	ldr	r3, [r7, #8]
 80090bc:	6819      	ldr	r1, [r3, #0]
 80090be:	68bb      	ldr	r3, [r7, #8]
 80090c0:	685a      	ldr	r2, [r3, #4]
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	68db      	ldr	r3, [r3, #12]
 80090c6:	f000 fcf6 	bl	8009ab6 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	69da      	ldr	r2, [r3, #28]
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f022 020c 	bic.w	r2, r2, #12
 80090d8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	69d9      	ldr	r1, [r3, #28]
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	689a      	ldr	r2, [r3, #8]
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	430a      	orrs	r2, r1
 80090ea:	61da      	str	r2, [r3, #28]
 80090ec:	e01b      	b.n	8009126 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	6818      	ldr	r0, [r3, #0]
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	6819      	ldr	r1, [r3, #0]
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	685a      	ldr	r2, [r3, #4]
 80090fa:	68bb      	ldr	r3, [r7, #8]
 80090fc:	68db      	ldr	r3, [r3, #12]
 80090fe:	f000 fd15 	bl	8009b2c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	69da      	ldr	r2, [r3, #28]
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009110:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	69d9      	ldr	r1, [r3, #28]
 8009118:	68bb      	ldr	r3, [r7, #8]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	021a      	lsls	r2, r3, #8
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	430a      	orrs	r2, r1
 8009124:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	2200      	movs	r2, #0
 800912a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800912e:	2300      	movs	r3, #0
}
 8009130:	4618      	mov	r0, r3
 8009132:	3710      	adds	r7, #16
 8009134:	46bd      	mov	sp, r7
 8009136:	bd80      	pop	{r7, pc}

08009138 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b084      	sub	sp, #16
 800913c:	af00      	add	r7, sp, #0
 800913e:	60f8      	str	r0, [r7, #12]
 8009140:	60b9      	str	r1, [r7, #8]
 8009142:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800914a:	2b01      	cmp	r3, #1
 800914c:	d101      	bne.n	8009152 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800914e:	2302      	movs	r3, #2
 8009150:	e0ac      	b.n	80092ac <HAL_TIM_PWM_ConfigChannel+0x174>
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	2201      	movs	r2, #1
 8009156:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2b0c      	cmp	r3, #12
 800915e:	f200 809f 	bhi.w	80092a0 <HAL_TIM_PWM_ConfigChannel+0x168>
 8009162:	a201      	add	r2, pc, #4	; (adr r2, 8009168 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8009164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009168:	0800919d 	.word	0x0800919d
 800916c:	080092a1 	.word	0x080092a1
 8009170:	080092a1 	.word	0x080092a1
 8009174:	080092a1 	.word	0x080092a1
 8009178:	080091dd 	.word	0x080091dd
 800917c:	080092a1 	.word	0x080092a1
 8009180:	080092a1 	.word	0x080092a1
 8009184:	080092a1 	.word	0x080092a1
 8009188:	0800921f 	.word	0x0800921f
 800918c:	080092a1 	.word	0x080092a1
 8009190:	080092a1 	.word	0x080092a1
 8009194:	080092a1 	.word	0x080092a1
 8009198:	0800925f 	.word	0x0800925f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	68b9      	ldr	r1, [r7, #8]
 80091a2:	4618      	mov	r0, r3
 80091a4:	f000 fa0c 	bl	80095c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	699a      	ldr	r2, [r3, #24]
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	f042 0208 	orr.w	r2, r2, #8
 80091b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	699a      	ldr	r2, [r3, #24]
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f022 0204 	bic.w	r2, r2, #4
 80091c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	6999      	ldr	r1, [r3, #24]
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	691a      	ldr	r2, [r3, #16]
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	430a      	orrs	r2, r1
 80091d8:	619a      	str	r2, [r3, #24]
      break;
 80091da:	e062      	b.n	80092a2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	68b9      	ldr	r1, [r7, #8]
 80091e2:	4618      	mov	r0, r3
 80091e4:	f000 fa52 	bl	800968c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	699a      	ldr	r2, [r3, #24]
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80091f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	699a      	ldr	r2, [r3, #24]
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009206:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	6999      	ldr	r1, [r3, #24]
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	691b      	ldr	r3, [r3, #16]
 8009212:	021a      	lsls	r2, r3, #8
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	430a      	orrs	r2, r1
 800921a:	619a      	str	r2, [r3, #24]
      break;
 800921c:	e041      	b.n	80092a2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	68b9      	ldr	r1, [r7, #8]
 8009224:	4618      	mov	r0, r3
 8009226:	f000 fa9b 	bl	8009760 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	69da      	ldr	r2, [r3, #28]
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f042 0208 	orr.w	r2, r2, #8
 8009238:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	69da      	ldr	r2, [r3, #28]
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f022 0204 	bic.w	r2, r2, #4
 8009248:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	69d9      	ldr	r1, [r3, #28]
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	691a      	ldr	r2, [r3, #16]
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	430a      	orrs	r2, r1
 800925a:	61da      	str	r2, [r3, #28]
      break;
 800925c:	e021      	b.n	80092a2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	68b9      	ldr	r1, [r7, #8]
 8009264:	4618      	mov	r0, r3
 8009266:	f000 fae5 	bl	8009834 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	69da      	ldr	r2, [r3, #28]
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009278:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	69da      	ldr	r2, [r3, #28]
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009288:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	69d9      	ldr	r1, [r3, #28]
 8009290:	68bb      	ldr	r3, [r7, #8]
 8009292:	691b      	ldr	r3, [r3, #16]
 8009294:	021a      	lsls	r2, r3, #8
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	430a      	orrs	r2, r1
 800929c:	61da      	str	r2, [r3, #28]
      break;
 800929e:	e000      	b.n	80092a2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80092a0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	2200      	movs	r2, #0
 80092a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80092aa:	2300      	movs	r3, #0
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	3710      	adds	r7, #16
 80092b0:	46bd      	mov	sp, r7
 80092b2:	bd80      	pop	{r7, pc}

080092b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b084      	sub	sp, #16
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
 80092bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d101      	bne.n	80092cc <HAL_TIM_ConfigClockSource+0x18>
 80092c8:	2302      	movs	r3, #2
 80092ca:	e0b3      	b.n	8009434 <HAL_TIM_ConfigClockSource+0x180>
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2201      	movs	r2, #1
 80092d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2202      	movs	r2, #2
 80092d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	689b      	ldr	r3, [r3, #8]
 80092e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80092ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80092f2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	68fa      	ldr	r2, [r7, #12]
 80092fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009304:	d03e      	beq.n	8009384 <HAL_TIM_ConfigClockSource+0xd0>
 8009306:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800930a:	f200 8087 	bhi.w	800941c <HAL_TIM_ConfigClockSource+0x168>
 800930e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009312:	f000 8085 	beq.w	8009420 <HAL_TIM_ConfigClockSource+0x16c>
 8009316:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800931a:	d87f      	bhi.n	800941c <HAL_TIM_ConfigClockSource+0x168>
 800931c:	2b70      	cmp	r3, #112	; 0x70
 800931e:	d01a      	beq.n	8009356 <HAL_TIM_ConfigClockSource+0xa2>
 8009320:	2b70      	cmp	r3, #112	; 0x70
 8009322:	d87b      	bhi.n	800941c <HAL_TIM_ConfigClockSource+0x168>
 8009324:	2b60      	cmp	r3, #96	; 0x60
 8009326:	d050      	beq.n	80093ca <HAL_TIM_ConfigClockSource+0x116>
 8009328:	2b60      	cmp	r3, #96	; 0x60
 800932a:	d877      	bhi.n	800941c <HAL_TIM_ConfigClockSource+0x168>
 800932c:	2b50      	cmp	r3, #80	; 0x50
 800932e:	d03c      	beq.n	80093aa <HAL_TIM_ConfigClockSource+0xf6>
 8009330:	2b50      	cmp	r3, #80	; 0x50
 8009332:	d873      	bhi.n	800941c <HAL_TIM_ConfigClockSource+0x168>
 8009334:	2b40      	cmp	r3, #64	; 0x40
 8009336:	d058      	beq.n	80093ea <HAL_TIM_ConfigClockSource+0x136>
 8009338:	2b40      	cmp	r3, #64	; 0x40
 800933a:	d86f      	bhi.n	800941c <HAL_TIM_ConfigClockSource+0x168>
 800933c:	2b30      	cmp	r3, #48	; 0x30
 800933e:	d064      	beq.n	800940a <HAL_TIM_ConfigClockSource+0x156>
 8009340:	2b30      	cmp	r3, #48	; 0x30
 8009342:	d86b      	bhi.n	800941c <HAL_TIM_ConfigClockSource+0x168>
 8009344:	2b20      	cmp	r3, #32
 8009346:	d060      	beq.n	800940a <HAL_TIM_ConfigClockSource+0x156>
 8009348:	2b20      	cmp	r3, #32
 800934a:	d867      	bhi.n	800941c <HAL_TIM_ConfigClockSource+0x168>
 800934c:	2b00      	cmp	r3, #0
 800934e:	d05c      	beq.n	800940a <HAL_TIM_ConfigClockSource+0x156>
 8009350:	2b10      	cmp	r3, #16
 8009352:	d05a      	beq.n	800940a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8009354:	e062      	b.n	800941c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6818      	ldr	r0, [r3, #0]
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	6899      	ldr	r1, [r3, #8]
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	685a      	ldr	r2, [r3, #4]
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	68db      	ldr	r3, [r3, #12]
 8009366:	f000 fc37 	bl	8009bd8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	689b      	ldr	r3, [r3, #8]
 8009370:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009378:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	68fa      	ldr	r2, [r7, #12]
 8009380:	609a      	str	r2, [r3, #8]
      break;
 8009382:	e04e      	b.n	8009422 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6818      	ldr	r0, [r3, #0]
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	6899      	ldr	r1, [r3, #8]
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	685a      	ldr	r2, [r3, #4]
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	68db      	ldr	r3, [r3, #12]
 8009394:	f000 fc20 	bl	8009bd8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	689a      	ldr	r2, [r3, #8]
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80093a6:	609a      	str	r2, [r3, #8]
      break;
 80093a8:	e03b      	b.n	8009422 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	6818      	ldr	r0, [r3, #0]
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	6859      	ldr	r1, [r3, #4]
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	68db      	ldr	r3, [r3, #12]
 80093b6:	461a      	mov	r2, r3
 80093b8:	f000 fae4 	bl	8009984 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	2150      	movs	r1, #80	; 0x50
 80093c2:	4618      	mov	r0, r3
 80093c4:	f000 fbee 	bl	8009ba4 <TIM_ITRx_SetConfig>
      break;
 80093c8:	e02b      	b.n	8009422 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6818      	ldr	r0, [r3, #0]
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	6859      	ldr	r1, [r3, #4]
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	68db      	ldr	r3, [r3, #12]
 80093d6:	461a      	mov	r2, r3
 80093d8:	f000 fb3e 	bl	8009a58 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	2160      	movs	r1, #96	; 0x60
 80093e2:	4618      	mov	r0, r3
 80093e4:	f000 fbde 	bl	8009ba4 <TIM_ITRx_SetConfig>
      break;
 80093e8:	e01b      	b.n	8009422 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6818      	ldr	r0, [r3, #0]
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	6859      	ldr	r1, [r3, #4]
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	68db      	ldr	r3, [r3, #12]
 80093f6:	461a      	mov	r2, r3
 80093f8:	f000 fac4 	bl	8009984 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	2140      	movs	r1, #64	; 0x40
 8009402:	4618      	mov	r0, r3
 8009404:	f000 fbce 	bl	8009ba4 <TIM_ITRx_SetConfig>
      break;
 8009408:	e00b      	b.n	8009422 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681a      	ldr	r2, [r3, #0]
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	4619      	mov	r1, r3
 8009414:	4610      	mov	r0, r2
 8009416:	f000 fbc5 	bl	8009ba4 <TIM_ITRx_SetConfig>
        break;
 800941a:	e002      	b.n	8009422 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800941c:	bf00      	nop
 800941e:	e000      	b.n	8009422 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8009420:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2201      	movs	r2, #1
 8009426:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2200      	movs	r2, #0
 800942e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009432:	2300      	movs	r3, #0
}
 8009434:	4618      	mov	r0, r3
 8009436:	3710      	adds	r7, #16
 8009438:	46bd      	mov	sp, r7
 800943a:	bd80      	pop	{r7, pc}

0800943c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800943c:	b480      	push	{r7}
 800943e:	b085      	sub	sp, #20
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
 8009444:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8009446:	2300      	movs	r3, #0
 8009448:	60fb      	str	r3, [r7, #12]
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	2b0c      	cmp	r3, #12
 800944e:	d831      	bhi.n	80094b4 <HAL_TIM_ReadCapturedValue+0x78>
 8009450:	a201      	add	r2, pc, #4	; (adr r2, 8009458 <HAL_TIM_ReadCapturedValue+0x1c>)
 8009452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009456:	bf00      	nop
 8009458:	0800948d 	.word	0x0800948d
 800945c:	080094b5 	.word	0x080094b5
 8009460:	080094b5 	.word	0x080094b5
 8009464:	080094b5 	.word	0x080094b5
 8009468:	08009497 	.word	0x08009497
 800946c:	080094b5 	.word	0x080094b5
 8009470:	080094b5 	.word	0x080094b5
 8009474:	080094b5 	.word	0x080094b5
 8009478:	080094a1 	.word	0x080094a1
 800947c:	080094b5 	.word	0x080094b5
 8009480:	080094b5 	.word	0x080094b5
 8009484:	080094b5 	.word	0x080094b5
 8009488:	080094ab 	.word	0x080094ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009492:	60fb      	str	r3, [r7, #12]

      break;
 8009494:	e00f      	b.n	80094b6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800949c:	60fb      	str	r3, [r7, #12]

      break;
 800949e:	e00a      	b.n	80094b6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094a6:	60fb      	str	r3, [r7, #12]

      break;
 80094a8:	e005      	b.n	80094b6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094b0:	60fb      	str	r3, [r7, #12]

      break;
 80094b2:	e000      	b.n	80094b6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80094b4:	bf00      	nop
  }

  return tmpreg;
 80094b6:	68fb      	ldr	r3, [r7, #12]
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	3714      	adds	r7, #20
 80094bc:	46bd      	mov	sp, r7
 80094be:	bc80      	pop	{r7}
 80094c0:	4770      	bx	lr
 80094c2:	bf00      	nop

080094c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80094c4:	b480      	push	{r7}
 80094c6:	b083      	sub	sp, #12
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80094cc:	bf00      	nop
 80094ce:	370c      	adds	r7, #12
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bc80      	pop	{r7}
 80094d4:	4770      	bx	lr

080094d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80094d6:	b480      	push	{r7}
 80094d8:	b083      	sub	sp, #12
 80094da:	af00      	add	r7, sp, #0
 80094dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80094de:	bf00      	nop
 80094e0:	370c      	adds	r7, #12
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bc80      	pop	{r7}
 80094e6:	4770      	bx	lr

080094e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80094e8:	b480      	push	{r7}
 80094ea:	b083      	sub	sp, #12
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80094f0:	bf00      	nop
 80094f2:	370c      	adds	r7, #12
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bc80      	pop	{r7}
 80094f8:	4770      	bx	lr
	...

080094fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80094fc:	b480      	push	{r7}
 80094fe:	b085      	sub	sp, #20
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
 8009504:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	4a29      	ldr	r2, [pc, #164]	; (80095b4 <TIM_Base_SetConfig+0xb8>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d00b      	beq.n	800952c <TIM_Base_SetConfig+0x30>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800951a:	d007      	beq.n	800952c <TIM_Base_SetConfig+0x30>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	4a26      	ldr	r2, [pc, #152]	; (80095b8 <TIM_Base_SetConfig+0xbc>)
 8009520:	4293      	cmp	r3, r2
 8009522:	d003      	beq.n	800952c <TIM_Base_SetConfig+0x30>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	4a25      	ldr	r2, [pc, #148]	; (80095bc <TIM_Base_SetConfig+0xc0>)
 8009528:	4293      	cmp	r3, r2
 800952a:	d108      	bne.n	800953e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009532:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	68fa      	ldr	r2, [r7, #12]
 800953a:	4313      	orrs	r3, r2
 800953c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	4a1c      	ldr	r2, [pc, #112]	; (80095b4 <TIM_Base_SetConfig+0xb8>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d00b      	beq.n	800955e <TIM_Base_SetConfig+0x62>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800954c:	d007      	beq.n	800955e <TIM_Base_SetConfig+0x62>
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	4a19      	ldr	r2, [pc, #100]	; (80095b8 <TIM_Base_SetConfig+0xbc>)
 8009552:	4293      	cmp	r3, r2
 8009554:	d003      	beq.n	800955e <TIM_Base_SetConfig+0x62>
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	4a18      	ldr	r2, [pc, #96]	; (80095bc <TIM_Base_SetConfig+0xc0>)
 800955a:	4293      	cmp	r3, r2
 800955c:	d108      	bne.n	8009570 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009564:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	68db      	ldr	r3, [r3, #12]
 800956a:	68fa      	ldr	r2, [r7, #12]
 800956c:	4313      	orrs	r3, r2
 800956e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	695b      	ldr	r3, [r3, #20]
 800957a:	4313      	orrs	r3, r2
 800957c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	68fa      	ldr	r2, [r7, #12]
 8009582:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	689a      	ldr	r2, [r3, #8]
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	681a      	ldr	r2, [r3, #0]
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	4a07      	ldr	r2, [pc, #28]	; (80095b4 <TIM_Base_SetConfig+0xb8>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d103      	bne.n	80095a4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	691a      	ldr	r2, [r3, #16]
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2201      	movs	r2, #1
 80095a8:	615a      	str	r2, [r3, #20]
}
 80095aa:	bf00      	nop
 80095ac:	3714      	adds	r7, #20
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bc80      	pop	{r7}
 80095b2:	4770      	bx	lr
 80095b4:	40012c00 	.word	0x40012c00
 80095b8:	40000400 	.word	0x40000400
 80095bc:	40000800 	.word	0x40000800

080095c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80095c0:	b480      	push	{r7}
 80095c2:	b087      	sub	sp, #28
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
 80095c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	6a1b      	ldr	r3, [r3, #32]
 80095ce:	f023 0201 	bic.w	r2, r3, #1
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6a1b      	ldr	r3, [r3, #32]
 80095da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	685b      	ldr	r3, [r3, #4]
 80095e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	699b      	ldr	r3, [r3, #24]
 80095e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	f023 0303 	bic.w	r3, r3, #3
 80095f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	68fa      	ldr	r2, [r7, #12]
 80095fe:	4313      	orrs	r3, r2
 8009600:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009602:	697b      	ldr	r3, [r7, #20]
 8009604:	f023 0302 	bic.w	r3, r3, #2
 8009608:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	689b      	ldr	r3, [r3, #8]
 800960e:	697a      	ldr	r2, [r7, #20]
 8009610:	4313      	orrs	r3, r2
 8009612:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	4a1c      	ldr	r2, [pc, #112]	; (8009688 <TIM_OC1_SetConfig+0xc8>)
 8009618:	4293      	cmp	r3, r2
 800961a:	d10c      	bne.n	8009636 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	f023 0308 	bic.w	r3, r3, #8
 8009622:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	68db      	ldr	r3, [r3, #12]
 8009628:	697a      	ldr	r2, [r7, #20]
 800962a:	4313      	orrs	r3, r2
 800962c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800962e:	697b      	ldr	r3, [r7, #20]
 8009630:	f023 0304 	bic.w	r3, r3, #4
 8009634:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	4a13      	ldr	r2, [pc, #76]	; (8009688 <TIM_OC1_SetConfig+0xc8>)
 800963a:	4293      	cmp	r3, r2
 800963c:	d111      	bne.n	8009662 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800963e:	693b      	ldr	r3, [r7, #16]
 8009640:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009644:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009646:	693b      	ldr	r3, [r7, #16]
 8009648:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800964c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	695b      	ldr	r3, [r3, #20]
 8009652:	693a      	ldr	r2, [r7, #16]
 8009654:	4313      	orrs	r3, r2
 8009656:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	699b      	ldr	r3, [r3, #24]
 800965c:	693a      	ldr	r2, [r7, #16]
 800965e:	4313      	orrs	r3, r2
 8009660:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	693a      	ldr	r2, [r7, #16]
 8009666:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	68fa      	ldr	r2, [r7, #12]
 800966c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	685a      	ldr	r2, [r3, #4]
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	697a      	ldr	r2, [r7, #20]
 800967a:	621a      	str	r2, [r3, #32]
}
 800967c:	bf00      	nop
 800967e:	371c      	adds	r7, #28
 8009680:	46bd      	mov	sp, r7
 8009682:	bc80      	pop	{r7}
 8009684:	4770      	bx	lr
 8009686:	bf00      	nop
 8009688:	40012c00 	.word	0x40012c00

0800968c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800968c:	b480      	push	{r7}
 800968e:	b087      	sub	sp, #28
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
 8009694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6a1b      	ldr	r3, [r3, #32]
 800969a:	f023 0210 	bic.w	r2, r3, #16
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	6a1b      	ldr	r3, [r3, #32]
 80096a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	685b      	ldr	r3, [r3, #4]
 80096ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	699b      	ldr	r3, [r3, #24]
 80096b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80096ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80096c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	021b      	lsls	r3, r3, #8
 80096ca:	68fa      	ldr	r2, [r7, #12]
 80096cc:	4313      	orrs	r3, r2
 80096ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80096d0:	697b      	ldr	r3, [r7, #20]
 80096d2:	f023 0320 	bic.w	r3, r3, #32
 80096d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	689b      	ldr	r3, [r3, #8]
 80096dc:	011b      	lsls	r3, r3, #4
 80096de:	697a      	ldr	r2, [r7, #20]
 80096e0:	4313      	orrs	r3, r2
 80096e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	4a1d      	ldr	r2, [pc, #116]	; (800975c <TIM_OC2_SetConfig+0xd0>)
 80096e8:	4293      	cmp	r3, r2
 80096ea:	d10d      	bne.n	8009708 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80096f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	68db      	ldr	r3, [r3, #12]
 80096f8:	011b      	lsls	r3, r3, #4
 80096fa:	697a      	ldr	r2, [r7, #20]
 80096fc:	4313      	orrs	r3, r2
 80096fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009700:	697b      	ldr	r3, [r7, #20]
 8009702:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009706:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	4a14      	ldr	r2, [pc, #80]	; (800975c <TIM_OC2_SetConfig+0xd0>)
 800970c:	4293      	cmp	r3, r2
 800970e:	d113      	bne.n	8009738 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009716:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009718:	693b      	ldr	r3, [r7, #16]
 800971a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800971e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	695b      	ldr	r3, [r3, #20]
 8009724:	009b      	lsls	r3, r3, #2
 8009726:	693a      	ldr	r2, [r7, #16]
 8009728:	4313      	orrs	r3, r2
 800972a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	699b      	ldr	r3, [r3, #24]
 8009730:	009b      	lsls	r3, r3, #2
 8009732:	693a      	ldr	r2, [r7, #16]
 8009734:	4313      	orrs	r3, r2
 8009736:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	693a      	ldr	r2, [r7, #16]
 800973c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	68fa      	ldr	r2, [r7, #12]
 8009742:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	685a      	ldr	r2, [r3, #4]
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	697a      	ldr	r2, [r7, #20]
 8009750:	621a      	str	r2, [r3, #32]
}
 8009752:	bf00      	nop
 8009754:	371c      	adds	r7, #28
 8009756:	46bd      	mov	sp, r7
 8009758:	bc80      	pop	{r7}
 800975a:	4770      	bx	lr
 800975c:	40012c00 	.word	0x40012c00

08009760 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009760:	b480      	push	{r7}
 8009762:	b087      	sub	sp, #28
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
 8009768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6a1b      	ldr	r3, [r3, #32]
 800976e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6a1b      	ldr	r3, [r3, #32]
 800977a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	685b      	ldr	r3, [r3, #4]
 8009780:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	69db      	ldr	r3, [r3, #28]
 8009786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800978e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f023 0303 	bic.w	r3, r3, #3
 8009796:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	68fa      	ldr	r2, [r7, #12]
 800979e:	4313      	orrs	r3, r2
 80097a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80097a2:	697b      	ldr	r3, [r7, #20]
 80097a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80097a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	689b      	ldr	r3, [r3, #8]
 80097ae:	021b      	lsls	r3, r3, #8
 80097b0:	697a      	ldr	r2, [r7, #20]
 80097b2:	4313      	orrs	r3, r2
 80097b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	4a1d      	ldr	r2, [pc, #116]	; (8009830 <TIM_OC3_SetConfig+0xd0>)
 80097ba:	4293      	cmp	r3, r2
 80097bc:	d10d      	bne.n	80097da <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80097be:	697b      	ldr	r3, [r7, #20]
 80097c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80097c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	68db      	ldr	r3, [r3, #12]
 80097ca:	021b      	lsls	r3, r3, #8
 80097cc:	697a      	ldr	r2, [r7, #20]
 80097ce:	4313      	orrs	r3, r2
 80097d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80097d2:	697b      	ldr	r3, [r7, #20]
 80097d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80097d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	4a14      	ldr	r2, [pc, #80]	; (8009830 <TIM_OC3_SetConfig+0xd0>)
 80097de:	4293      	cmp	r3, r2
 80097e0:	d113      	bne.n	800980a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80097e2:	693b      	ldr	r3, [r7, #16]
 80097e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80097e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80097ea:	693b      	ldr	r3, [r7, #16]
 80097ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80097f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	695b      	ldr	r3, [r3, #20]
 80097f6:	011b      	lsls	r3, r3, #4
 80097f8:	693a      	ldr	r2, [r7, #16]
 80097fa:	4313      	orrs	r3, r2
 80097fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	699b      	ldr	r3, [r3, #24]
 8009802:	011b      	lsls	r3, r3, #4
 8009804:	693a      	ldr	r2, [r7, #16]
 8009806:	4313      	orrs	r3, r2
 8009808:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	693a      	ldr	r2, [r7, #16]
 800980e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	68fa      	ldr	r2, [r7, #12]
 8009814:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	685a      	ldr	r2, [r3, #4]
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	697a      	ldr	r2, [r7, #20]
 8009822:	621a      	str	r2, [r3, #32]
}
 8009824:	bf00      	nop
 8009826:	371c      	adds	r7, #28
 8009828:	46bd      	mov	sp, r7
 800982a:	bc80      	pop	{r7}
 800982c:	4770      	bx	lr
 800982e:	bf00      	nop
 8009830:	40012c00 	.word	0x40012c00

08009834 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009834:	b480      	push	{r7}
 8009836:	b087      	sub	sp, #28
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
 800983c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6a1b      	ldr	r3, [r3, #32]
 8009842:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6a1b      	ldr	r3, [r3, #32]
 800984e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	685b      	ldr	r3, [r3, #4]
 8009854:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	69db      	ldr	r3, [r3, #28]
 800985a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009862:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800986a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	021b      	lsls	r3, r3, #8
 8009872:	68fa      	ldr	r2, [r7, #12]
 8009874:	4313      	orrs	r3, r2
 8009876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009878:	693b      	ldr	r3, [r7, #16]
 800987a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800987e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	689b      	ldr	r3, [r3, #8]
 8009884:	031b      	lsls	r3, r3, #12
 8009886:	693a      	ldr	r2, [r7, #16]
 8009888:	4313      	orrs	r3, r2
 800988a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	4a0f      	ldr	r2, [pc, #60]	; (80098cc <TIM_OC4_SetConfig+0x98>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d109      	bne.n	80098a8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009894:	697b      	ldr	r3, [r7, #20]
 8009896:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800989a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	695b      	ldr	r3, [r3, #20]
 80098a0:	019b      	lsls	r3, r3, #6
 80098a2:	697a      	ldr	r2, [r7, #20]
 80098a4:	4313      	orrs	r3, r2
 80098a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	697a      	ldr	r2, [r7, #20]
 80098ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	68fa      	ldr	r2, [r7, #12]
 80098b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	685a      	ldr	r2, [r3, #4]
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	693a      	ldr	r2, [r7, #16]
 80098c0:	621a      	str	r2, [r3, #32]
}
 80098c2:	bf00      	nop
 80098c4:	371c      	adds	r7, #28
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bc80      	pop	{r7}
 80098ca:	4770      	bx	lr
 80098cc:	40012c00 	.word	0x40012c00

080098d0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b087      	sub	sp, #28
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	60f8      	str	r0, [r7, #12]
 80098d8:	60b9      	str	r1, [r7, #8]
 80098da:	607a      	str	r2, [r7, #4]
 80098dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	6a1b      	ldr	r3, [r3, #32]
 80098e2:	f023 0201 	bic.w	r2, r3, #1
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	699b      	ldr	r3, [r3, #24]
 80098ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	6a1b      	ldr	r3, [r3, #32]
 80098f4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	4a1f      	ldr	r2, [pc, #124]	; (8009978 <TIM_TI1_SetConfig+0xa8>)
 80098fa:	4293      	cmp	r3, r2
 80098fc:	d00b      	beq.n	8009916 <TIM_TI1_SetConfig+0x46>
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009904:	d007      	beq.n	8009916 <TIM_TI1_SetConfig+0x46>
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	4a1c      	ldr	r2, [pc, #112]	; (800997c <TIM_TI1_SetConfig+0xac>)
 800990a:	4293      	cmp	r3, r2
 800990c:	d003      	beq.n	8009916 <TIM_TI1_SetConfig+0x46>
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	4a1b      	ldr	r2, [pc, #108]	; (8009980 <TIM_TI1_SetConfig+0xb0>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d101      	bne.n	800991a <TIM_TI1_SetConfig+0x4a>
 8009916:	2301      	movs	r3, #1
 8009918:	e000      	b.n	800991c <TIM_TI1_SetConfig+0x4c>
 800991a:	2300      	movs	r3, #0
 800991c:	2b00      	cmp	r3, #0
 800991e:	d008      	beq.n	8009932 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009920:	697b      	ldr	r3, [r7, #20]
 8009922:	f023 0303 	bic.w	r3, r3, #3
 8009926:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009928:	697a      	ldr	r2, [r7, #20]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	4313      	orrs	r3, r2
 800992e:	617b      	str	r3, [r7, #20]
 8009930:	e003      	b.n	800993a <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009932:	697b      	ldr	r3, [r7, #20]
 8009934:	f043 0301 	orr.w	r3, r3, #1
 8009938:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009940:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	011b      	lsls	r3, r3, #4
 8009946:	b2db      	uxtb	r3, r3
 8009948:	697a      	ldr	r2, [r7, #20]
 800994a:	4313      	orrs	r3, r2
 800994c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800994e:	693b      	ldr	r3, [r7, #16]
 8009950:	f023 030a 	bic.w	r3, r3, #10
 8009954:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	f003 030a 	and.w	r3, r3, #10
 800995c:	693a      	ldr	r2, [r7, #16]
 800995e:	4313      	orrs	r3, r2
 8009960:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	697a      	ldr	r2, [r7, #20]
 8009966:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	693a      	ldr	r2, [r7, #16]
 800996c:	621a      	str	r2, [r3, #32]
}
 800996e:	bf00      	nop
 8009970:	371c      	adds	r7, #28
 8009972:	46bd      	mov	sp, r7
 8009974:	bc80      	pop	{r7}
 8009976:	4770      	bx	lr
 8009978:	40012c00 	.word	0x40012c00
 800997c:	40000400 	.word	0x40000400
 8009980:	40000800 	.word	0x40000800

08009984 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009984:	b480      	push	{r7}
 8009986:	b087      	sub	sp, #28
 8009988:	af00      	add	r7, sp, #0
 800998a:	60f8      	str	r0, [r7, #12]
 800998c:	60b9      	str	r1, [r7, #8]
 800998e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	6a1b      	ldr	r3, [r3, #32]
 8009994:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	6a1b      	ldr	r3, [r3, #32]
 800999a:	f023 0201 	bic.w	r2, r3, #1
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	699b      	ldr	r3, [r3, #24]
 80099a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80099ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	011b      	lsls	r3, r3, #4
 80099b4:	693a      	ldr	r2, [r7, #16]
 80099b6:	4313      	orrs	r3, r2
 80099b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	f023 030a 	bic.w	r3, r3, #10
 80099c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80099c2:	697a      	ldr	r2, [r7, #20]
 80099c4:	68bb      	ldr	r3, [r7, #8]
 80099c6:	4313      	orrs	r3, r2
 80099c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	693a      	ldr	r2, [r7, #16]
 80099ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	697a      	ldr	r2, [r7, #20]
 80099d4:	621a      	str	r2, [r3, #32]
}
 80099d6:	bf00      	nop
 80099d8:	371c      	adds	r7, #28
 80099da:	46bd      	mov	sp, r7
 80099dc:	bc80      	pop	{r7}
 80099de:	4770      	bx	lr

080099e0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80099e0:	b480      	push	{r7}
 80099e2:	b087      	sub	sp, #28
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	60f8      	str	r0, [r7, #12]
 80099e8:	60b9      	str	r1, [r7, #8]
 80099ea:	607a      	str	r2, [r7, #4]
 80099ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	6a1b      	ldr	r3, [r3, #32]
 80099f2:	f023 0210 	bic.w	r2, r3, #16
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	699b      	ldr	r3, [r3, #24]
 80099fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	6a1b      	ldr	r3, [r3, #32]
 8009a04:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009a06:	697b      	ldr	r3, [r7, #20]
 8009a08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	021b      	lsls	r3, r3, #8
 8009a12:	697a      	ldr	r2, [r7, #20]
 8009a14:	4313      	orrs	r3, r2
 8009a16:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009a18:	697b      	ldr	r3, [r7, #20]
 8009a1a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009a1e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	031b      	lsls	r3, r3, #12
 8009a24:	b29b      	uxth	r3, r3
 8009a26:	697a      	ldr	r2, [r7, #20]
 8009a28:	4313      	orrs	r3, r2
 8009a2a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009a2c:	693b      	ldr	r3, [r7, #16]
 8009a2e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009a32:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009a34:	68bb      	ldr	r3, [r7, #8]
 8009a36:	011b      	lsls	r3, r3, #4
 8009a38:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009a3c:	693a      	ldr	r2, [r7, #16]
 8009a3e:	4313      	orrs	r3, r2
 8009a40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	697a      	ldr	r2, [r7, #20]
 8009a46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	693a      	ldr	r2, [r7, #16]
 8009a4c:	621a      	str	r2, [r3, #32]
}
 8009a4e:	bf00      	nop
 8009a50:	371c      	adds	r7, #28
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bc80      	pop	{r7}
 8009a56:	4770      	bx	lr

08009a58 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009a58:	b480      	push	{r7}
 8009a5a:	b087      	sub	sp, #28
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	60f8      	str	r0, [r7, #12]
 8009a60:	60b9      	str	r1, [r7, #8]
 8009a62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	6a1b      	ldr	r3, [r3, #32]
 8009a68:	f023 0210 	bic.w	r2, r3, #16
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	699b      	ldr	r3, [r3, #24]
 8009a74:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	6a1b      	ldr	r3, [r3, #32]
 8009a7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009a7c:	697b      	ldr	r3, [r7, #20]
 8009a7e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009a82:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	031b      	lsls	r3, r3, #12
 8009a88:	697a      	ldr	r2, [r7, #20]
 8009a8a:	4313      	orrs	r3, r2
 8009a8c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009a8e:	693b      	ldr	r3, [r7, #16]
 8009a90:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009a94:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	011b      	lsls	r3, r3, #4
 8009a9a:	693a      	ldr	r2, [r7, #16]
 8009a9c:	4313      	orrs	r3, r2
 8009a9e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	697a      	ldr	r2, [r7, #20]
 8009aa4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	693a      	ldr	r2, [r7, #16]
 8009aaa:	621a      	str	r2, [r3, #32]
}
 8009aac:	bf00      	nop
 8009aae:	371c      	adds	r7, #28
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	bc80      	pop	{r7}
 8009ab4:	4770      	bx	lr

08009ab6 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009ab6:	b480      	push	{r7}
 8009ab8:	b087      	sub	sp, #28
 8009aba:	af00      	add	r7, sp, #0
 8009abc:	60f8      	str	r0, [r7, #12]
 8009abe:	60b9      	str	r1, [r7, #8]
 8009ac0:	607a      	str	r2, [r7, #4]
 8009ac2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	6a1b      	ldr	r3, [r3, #32]
 8009ac8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	69db      	ldr	r3, [r3, #28]
 8009ad4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	6a1b      	ldr	r3, [r3, #32]
 8009ada:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009adc:	697b      	ldr	r3, [r7, #20]
 8009ade:	f023 0303 	bic.w	r3, r3, #3
 8009ae2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8009ae4:	697a      	ldr	r2, [r7, #20]
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	4313      	orrs	r3, r2
 8009aea:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009aec:	697b      	ldr	r3, [r7, #20]
 8009aee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009af2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009af4:	683b      	ldr	r3, [r7, #0]
 8009af6:	011b      	lsls	r3, r3, #4
 8009af8:	b2db      	uxtb	r3, r3
 8009afa:	697a      	ldr	r2, [r7, #20]
 8009afc:	4313      	orrs	r3, r2
 8009afe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8009b00:	693b      	ldr	r3, [r7, #16]
 8009b02:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009b06:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8009b08:	68bb      	ldr	r3, [r7, #8]
 8009b0a:	021b      	lsls	r3, r3, #8
 8009b0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009b10:	693a      	ldr	r2, [r7, #16]
 8009b12:	4313      	orrs	r3, r2
 8009b14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	697a      	ldr	r2, [r7, #20]
 8009b1a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	693a      	ldr	r2, [r7, #16]
 8009b20:	621a      	str	r2, [r3, #32]
}
 8009b22:	bf00      	nop
 8009b24:	371c      	adds	r7, #28
 8009b26:	46bd      	mov	sp, r7
 8009b28:	bc80      	pop	{r7}
 8009b2a:	4770      	bx	lr

08009b2c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b087      	sub	sp, #28
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	60f8      	str	r0, [r7, #12]
 8009b34:	60b9      	str	r1, [r7, #8]
 8009b36:	607a      	str	r2, [r7, #4]
 8009b38:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	6a1b      	ldr	r3, [r3, #32]
 8009b3e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	69db      	ldr	r3, [r3, #28]
 8009b4a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	6a1b      	ldr	r3, [r3, #32]
 8009b50:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009b52:	697b      	ldr	r3, [r7, #20]
 8009b54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b58:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	021b      	lsls	r3, r3, #8
 8009b5e:	697a      	ldr	r2, [r7, #20]
 8009b60:	4313      	orrs	r3, r2
 8009b62:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009b64:	697b      	ldr	r3, [r7, #20]
 8009b66:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009b6a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	031b      	lsls	r3, r3, #12
 8009b70:	b29b      	uxth	r3, r3
 8009b72:	697a      	ldr	r2, [r7, #20]
 8009b74:	4313      	orrs	r3, r2
 8009b76:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8009b78:	693b      	ldr	r3, [r7, #16]
 8009b7a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009b7e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	031b      	lsls	r3, r3, #12
 8009b84:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009b88:	693a      	ldr	r2, [r7, #16]
 8009b8a:	4313      	orrs	r3, r2
 8009b8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	697a      	ldr	r2, [r7, #20]
 8009b92:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	693a      	ldr	r2, [r7, #16]
 8009b98:	621a      	str	r2, [r3, #32]
}
 8009b9a:	bf00      	nop
 8009b9c:	371c      	adds	r7, #28
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bc80      	pop	{r7}
 8009ba2:	4770      	bx	lr

08009ba4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b085      	sub	sp, #20
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	689b      	ldr	r3, [r3, #8]
 8009bb2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bba:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009bbc:	683a      	ldr	r2, [r7, #0]
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	4313      	orrs	r3, r2
 8009bc2:	f043 0307 	orr.w	r3, r3, #7
 8009bc6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	68fa      	ldr	r2, [r7, #12]
 8009bcc:	609a      	str	r2, [r3, #8]
}
 8009bce:	bf00      	nop
 8009bd0:	3714      	adds	r7, #20
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bc80      	pop	{r7}
 8009bd6:	4770      	bx	lr

08009bd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009bd8:	b480      	push	{r7}
 8009bda:	b087      	sub	sp, #28
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	60f8      	str	r0, [r7, #12]
 8009be0:	60b9      	str	r1, [r7, #8]
 8009be2:	607a      	str	r2, [r7, #4]
 8009be4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	689b      	ldr	r3, [r3, #8]
 8009bea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009bec:	697b      	ldr	r3, [r7, #20]
 8009bee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009bf2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	021a      	lsls	r2, r3, #8
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	431a      	orrs	r2, r3
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	697a      	ldr	r2, [r7, #20]
 8009c02:	4313      	orrs	r3, r2
 8009c04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	697a      	ldr	r2, [r7, #20]
 8009c0a:	609a      	str	r2, [r3, #8]
}
 8009c0c:	bf00      	nop
 8009c0e:	371c      	adds	r7, #28
 8009c10:	46bd      	mov	sp, r7
 8009c12:	bc80      	pop	{r7}
 8009c14:	4770      	bx	lr

08009c16 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009c16:	b480      	push	{r7}
 8009c18:	b087      	sub	sp, #28
 8009c1a:	af00      	add	r7, sp, #0
 8009c1c:	60f8      	str	r0, [r7, #12]
 8009c1e:	60b9      	str	r1, [r7, #8]
 8009c20:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	f003 031f 	and.w	r3, r3, #31
 8009c28:	2201      	movs	r2, #1
 8009c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8009c2e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	6a1a      	ldr	r2, [r3, #32]
 8009c34:	697b      	ldr	r3, [r7, #20]
 8009c36:	43db      	mvns	r3, r3
 8009c38:	401a      	ands	r2, r3
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	6a1a      	ldr	r2, [r3, #32]
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	f003 031f 	and.w	r3, r3, #31
 8009c48:	6879      	ldr	r1, [r7, #4]
 8009c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8009c4e:	431a      	orrs	r2, r3
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	621a      	str	r2, [r3, #32]
}
 8009c54:	bf00      	nop
 8009c56:	371c      	adds	r7, #28
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	bc80      	pop	{r7}
 8009c5c:	4770      	bx	lr
	...

08009c60 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b084      	sub	sp, #16
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	6078      	str	r0, [r7, #4]
 8009c68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d109      	bne.n	8009c84 <HAL_TIMEx_PWMN_Start+0x24>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009c76:	b2db      	uxtb	r3, r3
 8009c78:	2b01      	cmp	r3, #1
 8009c7a:	bf14      	ite	ne
 8009c7c:	2301      	movne	r3, #1
 8009c7e:	2300      	moveq	r3, #0
 8009c80:	b2db      	uxtb	r3, r3
 8009c82:	e022      	b.n	8009cca <HAL_TIMEx_PWMN_Start+0x6a>
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	2b04      	cmp	r3, #4
 8009c88:	d109      	bne.n	8009c9e <HAL_TIMEx_PWMN_Start+0x3e>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009c90:	b2db      	uxtb	r3, r3
 8009c92:	2b01      	cmp	r3, #1
 8009c94:	bf14      	ite	ne
 8009c96:	2301      	movne	r3, #1
 8009c98:	2300      	moveq	r3, #0
 8009c9a:	b2db      	uxtb	r3, r3
 8009c9c:	e015      	b.n	8009cca <HAL_TIMEx_PWMN_Start+0x6a>
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	2b08      	cmp	r3, #8
 8009ca2:	d109      	bne.n	8009cb8 <HAL_TIMEx_PWMN_Start+0x58>
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009caa:	b2db      	uxtb	r3, r3
 8009cac:	2b01      	cmp	r3, #1
 8009cae:	bf14      	ite	ne
 8009cb0:	2301      	movne	r3, #1
 8009cb2:	2300      	moveq	r3, #0
 8009cb4:	b2db      	uxtb	r3, r3
 8009cb6:	e008      	b.n	8009cca <HAL_TIMEx_PWMN_Start+0x6a>
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009cbe:	b2db      	uxtb	r3, r3
 8009cc0:	2b01      	cmp	r3, #1
 8009cc2:	bf14      	ite	ne
 8009cc4:	2301      	movne	r3, #1
 8009cc6:	2300      	moveq	r3, #0
 8009cc8:	b2db      	uxtb	r3, r3
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d001      	beq.n	8009cd2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8009cce:	2301      	movs	r3, #1
 8009cd0:	e059      	b.n	8009d86 <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009cd2:	683b      	ldr	r3, [r7, #0]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d104      	bne.n	8009ce2 <HAL_TIMEx_PWMN_Start+0x82>
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2202      	movs	r2, #2
 8009cdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009ce0:	e013      	b.n	8009d0a <HAL_TIMEx_PWMN_Start+0xaa>
 8009ce2:	683b      	ldr	r3, [r7, #0]
 8009ce4:	2b04      	cmp	r3, #4
 8009ce6:	d104      	bne.n	8009cf2 <HAL_TIMEx_PWMN_Start+0x92>
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2202      	movs	r2, #2
 8009cec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009cf0:	e00b      	b.n	8009d0a <HAL_TIMEx_PWMN_Start+0xaa>
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	2b08      	cmp	r3, #8
 8009cf6:	d104      	bne.n	8009d02 <HAL_TIMEx_PWMN_Start+0xa2>
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2202      	movs	r2, #2
 8009cfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009d00:	e003      	b.n	8009d0a <HAL_TIMEx_PWMN_Start+0xaa>
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2202      	movs	r2, #2
 8009d06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	2204      	movs	r2, #4
 8009d10:	6839      	ldr	r1, [r7, #0]
 8009d12:	4618      	mov	r0, r3
 8009d14:	f000 f903 	bl	8009f1e <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009d26:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	4a18      	ldr	r2, [pc, #96]	; (8009d90 <HAL_TIMEx_PWMN_Start+0x130>)
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	d00e      	beq.n	8009d50 <HAL_TIMEx_PWMN_Start+0xf0>
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d3a:	d009      	beq.n	8009d50 <HAL_TIMEx_PWMN_Start+0xf0>
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	4a14      	ldr	r2, [pc, #80]	; (8009d94 <HAL_TIMEx_PWMN_Start+0x134>)
 8009d42:	4293      	cmp	r3, r2
 8009d44:	d004      	beq.n	8009d50 <HAL_TIMEx_PWMN_Start+0xf0>
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	4a13      	ldr	r2, [pc, #76]	; (8009d98 <HAL_TIMEx_PWMN_Start+0x138>)
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	d111      	bne.n	8009d74 <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	689b      	ldr	r3, [r3, #8]
 8009d56:	f003 0307 	and.w	r3, r3, #7
 8009d5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	2b06      	cmp	r3, #6
 8009d60:	d010      	beq.n	8009d84 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	681a      	ldr	r2, [r3, #0]
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f042 0201 	orr.w	r2, r2, #1
 8009d70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d72:	e007      	b.n	8009d84 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	681a      	ldr	r2, [r3, #0]
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f042 0201 	orr.w	r2, r2, #1
 8009d82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009d84:	2300      	movs	r3, #0
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	3710      	adds	r7, #16
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}
 8009d8e:	bf00      	nop
 8009d90:	40012c00 	.word	0x40012c00
 8009d94:	40000400 	.word	0x40000400
 8009d98:	40000800 	.word	0x40000800

08009d9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b085      	sub	sp, #20
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
 8009da4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009dac:	2b01      	cmp	r3, #1
 8009dae:	d101      	bne.n	8009db4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009db0:	2302      	movs	r3, #2
 8009db2:	e046      	b.n	8009e42 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2201      	movs	r2, #1
 8009db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2202      	movs	r2, #2
 8009dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	685b      	ldr	r3, [r3, #4]
 8009dca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	689b      	ldr	r3, [r3, #8]
 8009dd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009dda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	68fa      	ldr	r2, [r7, #12]
 8009de2:	4313      	orrs	r3, r2
 8009de4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	68fa      	ldr	r2, [r7, #12]
 8009dec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4a16      	ldr	r2, [pc, #88]	; (8009e4c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d00e      	beq.n	8009e16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e00:	d009      	beq.n	8009e16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	4a12      	ldr	r2, [pc, #72]	; (8009e50 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8009e08:	4293      	cmp	r3, r2
 8009e0a:	d004      	beq.n	8009e16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	4a10      	ldr	r2, [pc, #64]	; (8009e54 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8009e12:	4293      	cmp	r3, r2
 8009e14:	d10c      	bne.n	8009e30 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	685b      	ldr	r3, [r3, #4]
 8009e22:	68ba      	ldr	r2, [r7, #8]
 8009e24:	4313      	orrs	r3, r2
 8009e26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	68ba      	ldr	r2, [r7, #8]
 8009e2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2201      	movs	r2, #1
 8009e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009e40:	2300      	movs	r3, #0
}
 8009e42:	4618      	mov	r0, r3
 8009e44:	3714      	adds	r7, #20
 8009e46:	46bd      	mov	sp, r7
 8009e48:	bc80      	pop	{r7}
 8009e4a:	4770      	bx	lr
 8009e4c:	40012c00 	.word	0x40012c00
 8009e50:	40000400 	.word	0x40000400
 8009e54:	40000800 	.word	0x40000800

08009e58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b085      	sub	sp, #20
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
 8009e60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009e62:	2300      	movs	r3, #0
 8009e64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e6c:	2b01      	cmp	r3, #1
 8009e6e:	d101      	bne.n	8009e74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009e70:	2302      	movs	r3, #2
 8009e72:	e03d      	b.n	8009ef0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2201      	movs	r2, #1
 8009e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009e82:	683b      	ldr	r3, [r7, #0]
 8009e84:	68db      	ldr	r3, [r3, #12]
 8009e86:	4313      	orrs	r3, r2
 8009e88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	689b      	ldr	r3, [r3, #8]
 8009e94:	4313      	orrs	r3, r2
 8009e96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	685b      	ldr	r3, [r3, #4]
 8009ea2:	4313      	orrs	r3, r2
 8009ea4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	4313      	orrs	r3, r2
 8009eb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	691b      	ldr	r3, [r3, #16]
 8009ebe:	4313      	orrs	r3, r2
 8009ec0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	695b      	ldr	r3, [r3, #20]
 8009ecc:	4313      	orrs	r3, r2
 8009ece:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	69db      	ldr	r3, [r3, #28]
 8009eda:	4313      	orrs	r3, r2
 8009edc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	68fa      	ldr	r2, [r7, #12]
 8009ee4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2200      	movs	r2, #0
 8009eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009eee:	2300      	movs	r3, #0
}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	3714      	adds	r7, #20
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	bc80      	pop	{r7}
 8009ef8:	4770      	bx	lr

08009efa <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009efa:	b480      	push	{r7}
 8009efc:	b083      	sub	sp, #12
 8009efe:	af00      	add	r7, sp, #0
 8009f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009f02:	bf00      	nop
 8009f04:	370c      	adds	r7, #12
 8009f06:	46bd      	mov	sp, r7
 8009f08:	bc80      	pop	{r7}
 8009f0a:	4770      	bx	lr

08009f0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b083      	sub	sp, #12
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009f14:	bf00      	nop
 8009f16:	370c      	adds	r7, #12
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	bc80      	pop	{r7}
 8009f1c:	4770      	bx	lr

08009f1e <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8009f1e:	b480      	push	{r7}
 8009f20:	b087      	sub	sp, #28
 8009f22:	af00      	add	r7, sp, #0
 8009f24:	60f8      	str	r0, [r7, #12]
 8009f26:	60b9      	str	r1, [r7, #8]
 8009f28:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	f003 031f 	and.w	r3, r3, #31
 8009f30:	2204      	movs	r2, #4
 8009f32:	fa02 f303 	lsl.w	r3, r2, r3
 8009f36:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	6a1a      	ldr	r2, [r3, #32]
 8009f3c:	697b      	ldr	r3, [r7, #20]
 8009f3e:	43db      	mvns	r3, r3
 8009f40:	401a      	ands	r2, r3
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	6a1a      	ldr	r2, [r3, #32]
 8009f4a:	68bb      	ldr	r3, [r7, #8]
 8009f4c:	f003 031f 	and.w	r3, r3, #31
 8009f50:	6879      	ldr	r1, [r7, #4]
 8009f52:	fa01 f303 	lsl.w	r3, r1, r3
 8009f56:	431a      	orrs	r2, r3
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	621a      	str	r2, [r3, #32]
}
 8009f5c:	bf00      	nop
 8009f5e:	371c      	adds	r7, #28
 8009f60:	46bd      	mov	sp, r7
 8009f62:	bc80      	pop	{r7}
 8009f64:	4770      	bx	lr

08009f66 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009f66:	b580      	push	{r7, lr}
 8009f68:	b082      	sub	sp, #8
 8009f6a:	af00      	add	r7, sp, #0
 8009f6c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d101      	bne.n	8009f78 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009f74:	2301      	movs	r3, #1
 8009f76:	e03f      	b.n	8009ff8 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009f7e:	b2db      	uxtb	r3, r3
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d106      	bne.n	8009f92 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2200      	movs	r2, #0
 8009f88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009f8c:	6878      	ldr	r0, [r7, #4]
 8009f8e:	f7fb f9c7 	bl	8005320 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	2224      	movs	r2, #36	; 0x24
 8009f96:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	68da      	ldr	r2, [r3, #12]
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009fa8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009faa:	6878      	ldr	r0, [r7, #4]
 8009fac:	f000 fd94 	bl	800aad8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	691a      	ldr	r2, [r3, #16]
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009fbe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	695a      	ldr	r2, [r3, #20]
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009fce:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	68da      	ldr	r2, [r3, #12]
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009fde:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2220      	movs	r2, #32
 8009fea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2220      	movs	r2, #32
 8009ff2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8009ff6:	2300      	movs	r3, #0
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	3708      	adds	r7, #8
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}

0800a000 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b082      	sub	sp, #8
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d101      	bne.n	800a012 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800a00e:	2301      	movs	r3, #1
 800a010:	e01e      	b.n	800a050 <HAL_UART_DeInit+0x50>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2224      	movs	r2, #36	; 0x24
 800a016:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	68da      	ldr	r2, [r3, #12]
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a028:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f7fb fa6c 	bl	8005508 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2200      	movs	r2, #0
 800a034:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2200      	movs	r2, #0
 800a03a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2200      	movs	r2, #0
 800a042:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2200      	movs	r2, #0
 800a04a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800a04e:	2300      	movs	r3, #0
}
 800a050:	4618      	mov	r0, r3
 800a052:	3708      	adds	r7, #8
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}

0800a058 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b08a      	sub	sp, #40	; 0x28
 800a05c:	af02      	add	r7, sp, #8
 800a05e:	60f8      	str	r0, [r7, #12]
 800a060:	60b9      	str	r1, [r7, #8]
 800a062:	603b      	str	r3, [r7, #0]
 800a064:	4613      	mov	r3, r2
 800a066:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a068:	2300      	movs	r3, #0
 800a06a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a072:	b2db      	uxtb	r3, r3
 800a074:	2b20      	cmp	r3, #32
 800a076:	d17c      	bne.n	800a172 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a078:	68bb      	ldr	r3, [r7, #8]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d002      	beq.n	800a084 <HAL_UART_Transmit+0x2c>
 800a07e:	88fb      	ldrh	r3, [r7, #6]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d101      	bne.n	800a088 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a084:	2301      	movs	r3, #1
 800a086:	e075      	b.n	800a174 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a08e:	2b01      	cmp	r3, #1
 800a090:	d101      	bne.n	800a096 <HAL_UART_Transmit+0x3e>
 800a092:	2302      	movs	r3, #2
 800a094:	e06e      	b.n	800a174 <HAL_UART_Transmit+0x11c>
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	2201      	movs	r2, #1
 800a09a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	2221      	movs	r2, #33	; 0x21
 800a0a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800a0ac:	f7fb fc1e 	bl	80058ec <HAL_GetTick>
 800a0b0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	88fa      	ldrh	r2, [r7, #6]
 800a0b6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	88fa      	ldrh	r2, [r7, #6]
 800a0bc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	689b      	ldr	r3, [r3, #8]
 800a0c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a0c6:	d108      	bne.n	800a0da <HAL_UART_Transmit+0x82>
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	691b      	ldr	r3, [r3, #16]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d104      	bne.n	800a0da <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a0d4:	68bb      	ldr	r3, [r7, #8]
 800a0d6:	61bb      	str	r3, [r7, #24]
 800a0d8:	e003      	b.n	800a0e2 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800a0da:	68bb      	ldr	r3, [r7, #8]
 800a0dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a0de:	2300      	movs	r3, #0
 800a0e0:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800a0ea:	e02a      	b.n	800a142 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	9300      	str	r3, [sp, #0]
 800a0f0:	697b      	ldr	r3, [r7, #20]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	2180      	movs	r1, #128	; 0x80
 800a0f6:	68f8      	ldr	r0, [r7, #12]
 800a0f8:	f000 fb1d 	bl	800a736 <UART_WaitOnFlagUntilTimeout>
 800a0fc:	4603      	mov	r3, r0
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d001      	beq.n	800a106 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800a102:	2303      	movs	r3, #3
 800a104:	e036      	b.n	800a174 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800a106:	69fb      	ldr	r3, [r7, #28]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d10b      	bne.n	800a124 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a10c:	69bb      	ldr	r3, [r7, #24]
 800a10e:	881b      	ldrh	r3, [r3, #0]
 800a110:	461a      	mov	r2, r3
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a11a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a11c:	69bb      	ldr	r3, [r7, #24]
 800a11e:	3302      	adds	r3, #2
 800a120:	61bb      	str	r3, [r7, #24]
 800a122:	e007      	b.n	800a134 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a124:	69fb      	ldr	r3, [r7, #28]
 800a126:	781a      	ldrb	r2, [r3, #0]
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a12e:	69fb      	ldr	r3, [r7, #28]
 800a130:	3301      	adds	r3, #1
 800a132:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a138:	b29b      	uxth	r3, r3
 800a13a:	3b01      	subs	r3, #1
 800a13c:	b29a      	uxth	r2, r3
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a146:	b29b      	uxth	r3, r3
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d1cf      	bne.n	800a0ec <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	9300      	str	r3, [sp, #0]
 800a150:	697b      	ldr	r3, [r7, #20]
 800a152:	2200      	movs	r2, #0
 800a154:	2140      	movs	r1, #64	; 0x40
 800a156:	68f8      	ldr	r0, [r7, #12]
 800a158:	f000 faed 	bl	800a736 <UART_WaitOnFlagUntilTimeout>
 800a15c:	4603      	mov	r3, r0
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d001      	beq.n	800a166 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a162:	2303      	movs	r3, #3
 800a164:	e006      	b.n	800a174 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	2220      	movs	r2, #32
 800a16a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800a16e:	2300      	movs	r3, #0
 800a170:	e000      	b.n	800a174 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a172:	2302      	movs	r3, #2
  }
}
 800a174:	4618      	mov	r0, r3
 800a176:	3720      	adds	r7, #32
 800a178:	46bd      	mov	sp, r7
 800a17a:	bd80      	pop	{r7, pc}

0800a17c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a17c:	b580      	push	{r7, lr}
 800a17e:	b086      	sub	sp, #24
 800a180:	af00      	add	r7, sp, #0
 800a182:	60f8      	str	r0, [r7, #12]
 800a184:	60b9      	str	r1, [r7, #8]
 800a186:	4613      	mov	r3, r2
 800a188:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a190:	b2db      	uxtb	r3, r3
 800a192:	2b20      	cmp	r3, #32
 800a194:	d166      	bne.n	800a264 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a196:	68bb      	ldr	r3, [r7, #8]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d002      	beq.n	800a1a2 <HAL_UART_Receive_DMA+0x26>
 800a19c:	88fb      	ldrh	r3, [r7, #6]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d101      	bne.n	800a1a6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	e05f      	b.n	800a266 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a1ac:	2b01      	cmp	r3, #1
 800a1ae:	d101      	bne.n	800a1b4 <HAL_UART_Receive_DMA+0x38>
 800a1b0:	2302      	movs	r3, #2
 800a1b2:	e058      	b.n	800a266 <HAL_UART_Receive_DMA+0xea>
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	2201      	movs	r2, #1
 800a1b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800a1bc:	68ba      	ldr	r2, [r7, #8]
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	88fa      	ldrh	r2, [r7, #6]
 800a1c6:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	2222      	movs	r2, #34	; 0x22
 800a1d2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1da:	4a25      	ldr	r2, [pc, #148]	; (800a270 <HAL_UART_Receive_DMA+0xf4>)
 800a1dc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1e2:	4a24      	ldr	r2, [pc, #144]	; (800a274 <HAL_UART_Receive_DMA+0xf8>)
 800a1e4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1ea:	4a23      	ldr	r2, [pc, #140]	; (800a278 <HAL_UART_Receive_DMA+0xfc>)
 800a1ec:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 800a1f6:	f107 0308 	add.w	r3, r7, #8
 800a1fa:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	3304      	adds	r3, #4
 800a206:	4619      	mov	r1, r3
 800a208:	697b      	ldr	r3, [r7, #20]
 800a20a:	681a      	ldr	r2, [r3, #0]
 800a20c:	88fb      	ldrh	r3, [r7, #6]
 800a20e:	f7fb fd91 	bl	8005d34 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800a212:	2300      	movs	r3, #0
 800a214:	613b      	str	r3, [r7, #16]
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	613b      	str	r3, [r7, #16]
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	685b      	ldr	r3, [r3, #4]
 800a224:	613b      	str	r3, [r7, #16]
 800a226:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	2200      	movs	r2, #0
 800a22c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	68da      	ldr	r2, [r3, #12]
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a23e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	695a      	ldr	r2, [r3, #20]
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	f042 0201 	orr.w	r2, r2, #1
 800a24e:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	695a      	ldr	r2, [r3, #20]
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a25e:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800a260:	2300      	movs	r3, #0
 800a262:	e000      	b.n	800a266 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800a264:	2302      	movs	r3, #2
  }
}
 800a266:	4618      	mov	r0, r3
 800a268:	3718      	adds	r7, #24
 800a26a:	46bd      	mov	sp, r7
 800a26c:	bd80      	pop	{r7, pc}
 800a26e:	bf00      	nop
 800a270:	0800a61f 	.word	0x0800a61f
 800a274:	0800a687 	.word	0x0800a687
 800a278:	0800a6a3 	.word	0x0800a6a3

0800a27c <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b084      	sub	sp, #16
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 800a284:	2301      	movs	r3, #1
 800a286:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	68da      	ldr	r2, [r3, #12]
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 800a296:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	695a      	ldr	r2, [r3, #20]
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	f022 0201 	bic.w	r2, r2, #1
 800a2a6:	615a      	str	r2, [r3, #20]

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d00f      	beq.n	800a2d0 <HAL_UART_Abort_IT+0x54>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	695b      	ldr	r3, [r3, #20]
 800a2b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d004      	beq.n	800a2c8 <HAL_UART_Abort_IT+0x4c>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2c2:	4a3e      	ldr	r2, [pc, #248]	; (800a3bc <HAL_UART_Abort_IT+0x140>)
 800a2c4:	635a      	str	r2, [r3, #52]	; 0x34
 800a2c6:	e003      	b.n	800a2d0 <HAL_UART_Abort_IT+0x54>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	635a      	str	r2, [r3, #52]	; 0x34
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d00f      	beq.n	800a2f8 <HAL_UART_Abort_IT+0x7c>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	695b      	ldr	r3, [r3, #20]
 800a2de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d004      	beq.n	800a2f0 <HAL_UART_Abort_IT+0x74>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2ea:	4a35      	ldr	r2, [pc, #212]	; (800a3c0 <HAL_UART_Abort_IT+0x144>)
 800a2ec:	635a      	str	r2, [r3, #52]	; 0x34
 800a2ee:	e003      	b.n	800a2f8 <HAL_UART_Abort_IT+0x7c>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	635a      	str	r2, [r3, #52]	; 0x34
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	695b      	ldr	r3, [r3, #20]
 800a2fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a302:	2b00      	cmp	r3, #0
 800a304:	d01a      	beq.n	800a33c <HAL_UART_Abort_IT+0xc0>
  {
    /* Disable DMA Tx at UART level */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	695a      	ldr	r2, [r3, #20]
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a314:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d00e      	beq.n	800a33c <HAL_UART_Abort_IT+0xc0>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a322:	4618      	mov	r0, r3
 800a324:	f7fb fd66 	bl	8005df4 <HAL_DMA_Abort_IT>
 800a328:	4603      	mov	r3, r0
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d004      	beq.n	800a338 <HAL_UART_Abort_IT+0xbc>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a332:	2200      	movs	r2, #0
 800a334:	635a      	str	r2, [r3, #52]	; 0x34
 800a336:	e001      	b.n	800a33c <HAL_UART_Abort_IT+0xc0>
      }
      else
      {
        AbortCplt = 0x00U;
 800a338:	2300      	movs	r3, #0
 800a33a:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	695b      	ldr	r3, [r3, #20]
 800a342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a346:	2b00      	cmp	r3, #0
 800a348:	d01c      	beq.n	800a384 <HAL_UART_Abort_IT+0x108>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	695a      	ldr	r2, [r3, #20]
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a358:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d010      	beq.n	800a384 <HAL_UART_Abort_IT+0x108>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a366:	4618      	mov	r0, r3
 800a368:	f7fb fd44 	bl	8005df4 <HAL_DMA_Abort_IT>
 800a36c:	4603      	mov	r3, r0
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d006      	beq.n	800a380 <HAL_UART_Abort_IT+0x104>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a376:	2200      	movs	r2, #0
 800a378:	635a      	str	r2, [r3, #52]	; 0x34
        AbortCplt = 0x01U;
 800a37a:	2301      	movs	r3, #1
 800a37c:	60fb      	str	r3, [r7, #12]
 800a37e:	e001      	b.n	800a384 <HAL_UART_Abort_IT+0x108>
      }
      else
      {
        AbortCplt = 0x00U;
 800a380:	2300      	movs	r3, #0
 800a382:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	2b01      	cmp	r3, #1
 800a388:	d113      	bne.n	800a3b2 <HAL_UART_Abort_IT+0x136>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2200      	movs	r2, #0
 800a38e:	84da      	strh	r2, [r3, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2200      	movs	r2, #0
 800a394:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2200      	movs	r2, #0
 800a39a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2220      	movs	r2, #32
 800a3a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    huart->RxState = HAL_UART_STATE_READY;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2220      	movs	r2, #32
 800a3a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	f000 f92d 	bl	800a60c <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800a3b2:	2300      	movs	r3, #0
}
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	3710      	adds	r7, #16
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	bd80      	pop	{r7, pc}
 800a3bc:	0800a857 	.word	0x0800a857
 800a3c0:	0800a8b1 	.word	0x0800a8b1

0800a3c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b088      	sub	sp, #32
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	68db      	ldr	r3, [r3, #12]
 800a3da:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	695b      	ldr	r3, [r3, #20]
 800a3e2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a3ec:	69fb      	ldr	r3, [r7, #28]
 800a3ee:	f003 030f 	and.w	r3, r3, #15
 800a3f2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800a3f4:	693b      	ldr	r3, [r7, #16]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d10d      	bne.n	800a416 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a3fa:	69fb      	ldr	r3, [r7, #28]
 800a3fc:	f003 0320 	and.w	r3, r3, #32
 800a400:	2b00      	cmp	r3, #0
 800a402:	d008      	beq.n	800a416 <HAL_UART_IRQHandler+0x52>
 800a404:	69bb      	ldr	r3, [r7, #24]
 800a406:	f003 0320 	and.w	r3, r3, #32
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d003      	beq.n	800a416 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800a40e:	6878      	ldr	r0, [r7, #4]
 800a410:	f000 fae2 	bl	800a9d8 <UART_Receive_IT>
      return;
 800a414:	e0d0      	b.n	800a5b8 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a416:	693b      	ldr	r3, [r7, #16]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	f000 80b0 	beq.w	800a57e <HAL_UART_IRQHandler+0x1ba>
 800a41e:	697b      	ldr	r3, [r7, #20]
 800a420:	f003 0301 	and.w	r3, r3, #1
 800a424:	2b00      	cmp	r3, #0
 800a426:	d105      	bne.n	800a434 <HAL_UART_IRQHandler+0x70>
 800a428:	69bb      	ldr	r3, [r7, #24]
 800a42a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a42e:	2b00      	cmp	r3, #0
 800a430:	f000 80a5 	beq.w	800a57e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a434:	69fb      	ldr	r3, [r7, #28]
 800a436:	f003 0301 	and.w	r3, r3, #1
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d00a      	beq.n	800a454 <HAL_UART_IRQHandler+0x90>
 800a43e:	69bb      	ldr	r3, [r7, #24]
 800a440:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a444:	2b00      	cmp	r3, #0
 800a446:	d005      	beq.n	800a454 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a44c:	f043 0201 	orr.w	r2, r3, #1
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a454:	69fb      	ldr	r3, [r7, #28]
 800a456:	f003 0304 	and.w	r3, r3, #4
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d00a      	beq.n	800a474 <HAL_UART_IRQHandler+0xb0>
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	f003 0301 	and.w	r3, r3, #1
 800a464:	2b00      	cmp	r3, #0
 800a466:	d005      	beq.n	800a474 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a46c:	f043 0202 	orr.w	r2, r3, #2
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a474:	69fb      	ldr	r3, [r7, #28]
 800a476:	f003 0302 	and.w	r3, r3, #2
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d00a      	beq.n	800a494 <HAL_UART_IRQHandler+0xd0>
 800a47e:	697b      	ldr	r3, [r7, #20]
 800a480:	f003 0301 	and.w	r3, r3, #1
 800a484:	2b00      	cmp	r3, #0
 800a486:	d005      	beq.n	800a494 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a48c:	f043 0204 	orr.w	r2, r3, #4
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800a494:	69fb      	ldr	r3, [r7, #28]
 800a496:	f003 0308 	and.w	r3, r3, #8
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d00f      	beq.n	800a4be <HAL_UART_IRQHandler+0xfa>
 800a49e:	69bb      	ldr	r3, [r7, #24]
 800a4a0:	f003 0320 	and.w	r3, r3, #32
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d104      	bne.n	800a4b2 <HAL_UART_IRQHandler+0xee>
 800a4a8:	697b      	ldr	r3, [r7, #20]
 800a4aa:	f003 0301 	and.w	r3, r3, #1
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d005      	beq.n	800a4be <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4b6:	f043 0208 	orr.w	r2, r3, #8
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d077      	beq.n	800a5b6 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a4c6:	69fb      	ldr	r3, [r7, #28]
 800a4c8:	f003 0320 	and.w	r3, r3, #32
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d007      	beq.n	800a4e0 <HAL_UART_IRQHandler+0x11c>
 800a4d0:	69bb      	ldr	r3, [r7, #24]
 800a4d2:	f003 0320 	and.w	r3, r3, #32
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d002      	beq.n	800a4e0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800a4da:	6878      	ldr	r0, [r7, #4]
 800a4dc:	f000 fa7c 	bl	800a9d8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	695b      	ldr	r3, [r3, #20]
 800a4e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	bf14      	ite	ne
 800a4ee:	2301      	movne	r3, #1
 800a4f0:	2300      	moveq	r3, #0
 800a4f2:	b2db      	uxtb	r3, r3
 800a4f4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4fa:	f003 0308 	and.w	r3, r3, #8
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d102      	bne.n	800a508 <HAL_UART_IRQHandler+0x144>
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d031      	beq.n	800a56c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f000 f973 	bl	800a7f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	695b      	ldr	r3, [r3, #20]
 800a514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d023      	beq.n	800a564 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	695a      	ldr	r2, [r3, #20]
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a52a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a530:	2b00      	cmp	r3, #0
 800a532:	d013      	beq.n	800a55c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a538:	4a21      	ldr	r2, [pc, #132]	; (800a5c0 <HAL_UART_IRQHandler+0x1fc>)
 800a53a:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a540:	4618      	mov	r0, r3
 800a542:	f7fb fc57 	bl	8005df4 <HAL_DMA_Abort_IT>
 800a546:	4603      	mov	r3, r0
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d016      	beq.n	800a57a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a552:	687a      	ldr	r2, [r7, #4]
 800a554:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a556:	4610      	mov	r0, r2
 800a558:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a55a:	e00e      	b.n	800a57a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a55c:	6878      	ldr	r0, [r7, #4]
 800a55e:	f000 f84c 	bl	800a5fa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a562:	e00a      	b.n	800a57a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a564:	6878      	ldr	r0, [r7, #4]
 800a566:	f000 f848 	bl	800a5fa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a56a:	e006      	b.n	800a57a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a56c:	6878      	ldr	r0, [r7, #4]
 800a56e:	f000 f844 	bl	800a5fa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	2200      	movs	r2, #0
 800a576:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800a578:	e01d      	b.n	800a5b6 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a57a:	bf00      	nop
    return;
 800a57c:	e01b      	b.n	800a5b6 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a57e:	69fb      	ldr	r3, [r7, #28]
 800a580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a584:	2b00      	cmp	r3, #0
 800a586:	d008      	beq.n	800a59a <HAL_UART_IRQHandler+0x1d6>
 800a588:	69bb      	ldr	r3, [r7, #24]
 800a58a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d003      	beq.n	800a59a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f000 f9b9 	bl	800a90a <UART_Transmit_IT>
    return;
 800a598:	e00e      	b.n	800a5b8 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a59a:	69fb      	ldr	r3, [r7, #28]
 800a59c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d009      	beq.n	800a5b8 <HAL_UART_IRQHandler+0x1f4>
 800a5a4:	69bb      	ldr	r3, [r7, #24]
 800a5a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d004      	beq.n	800a5b8 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f000 f9fa 	bl	800a9a8 <UART_EndTransmit_IT>
    return;
 800a5b4:	e000      	b.n	800a5b8 <HAL_UART_IRQHandler+0x1f4>
    return;
 800a5b6:	bf00      	nop
  }
}
 800a5b8:	3720      	adds	r7, #32
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}
 800a5be:	bf00      	nop
 800a5c0:	0800a82f 	.word	0x0800a82f

0800a5c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a5c4:	b480      	push	{r7}
 800a5c6:	b083      	sub	sp, #12
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a5cc:	bf00      	nop
 800a5ce:	370c      	adds	r7, #12
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bc80      	pop	{r7}
 800a5d4:	4770      	bx	lr

0800a5d6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a5d6:	b480      	push	{r7}
 800a5d8:	b083      	sub	sp, #12
 800a5da:	af00      	add	r7, sp, #0
 800a5dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a5de:	bf00      	nop
 800a5e0:	370c      	adds	r7, #12
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bc80      	pop	{r7}
 800a5e6:	4770      	bx	lr

0800a5e8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	b083      	sub	sp, #12
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a5f0:	bf00      	nop
 800a5f2:	370c      	adds	r7, #12
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	bc80      	pop	{r7}
 800a5f8:	4770      	bx	lr

0800a5fa <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a5fa:	b480      	push	{r7}
 800a5fc:	b083      	sub	sp, #12
 800a5fe:	af00      	add	r7, sp, #0
 800a600:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a602:	bf00      	nop
 800a604:	370c      	adds	r7, #12
 800a606:	46bd      	mov	sp, r7
 800a608:	bc80      	pop	{r7}
 800a60a:	4770      	bx	lr

0800a60c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800a60c:	b480      	push	{r7}
 800a60e:	b083      	sub	sp, #12
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800a614:	bf00      	nop
 800a616:	370c      	adds	r7, #12
 800a618:	46bd      	mov	sp, r7
 800a61a:	bc80      	pop	{r7}
 800a61c:	4770      	bx	lr

0800a61e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a61e:	b580      	push	{r7, lr}
 800a620:	b084      	sub	sp, #16
 800a622:	af00      	add	r7, sp, #0
 800a624:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a62a:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	f003 0320 	and.w	r3, r3, #32
 800a636:	2b00      	cmp	r3, #0
 800a638:	d11e      	bne.n	800a678 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	2200      	movs	r2, #0
 800a63e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	68da      	ldr	r2, [r3, #12]
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a64e:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	695a      	ldr	r2, [r3, #20]
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f022 0201 	bic.w	r2, r2, #1
 800a65e:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	695a      	ldr	r2, [r3, #20]
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a66e:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	2220      	movs	r2, #32
 800a674:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800a678:	68f8      	ldr	r0, [r7, #12]
 800a67a:	f7ff ffac 	bl	800a5d6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a67e:	bf00      	nop
 800a680:	3710      	adds	r7, #16
 800a682:	46bd      	mov	sp, r7
 800a684:	bd80      	pop	{r7, pc}

0800a686 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a686:	b580      	push	{r7, lr}
 800a688:	b084      	sub	sp, #16
 800a68a:	af00      	add	r7, sp, #0
 800a68c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a692:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800a694:	68f8      	ldr	r0, [r7, #12]
 800a696:	f7ff ffa7 	bl	800a5e8 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a69a:	bf00      	nop
 800a69c:	3710      	adds	r7, #16
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	bd80      	pop	{r7, pc}

0800a6a2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a6a2:	b580      	push	{r7, lr}
 800a6a4:	b084      	sub	sp, #16
 800a6a6:	af00      	add	r7, sp, #0
 800a6a8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6b2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a6b4:	68bb      	ldr	r3, [r7, #8]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	695b      	ldr	r3, [r3, #20]
 800a6ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	bf14      	ite	ne
 800a6c2:	2301      	movne	r3, #1
 800a6c4:	2300      	moveq	r3, #0
 800a6c6:	b2db      	uxtb	r3, r3
 800a6c8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a6ca:	68bb      	ldr	r3, [r7, #8]
 800a6cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a6d0:	b2db      	uxtb	r3, r3
 800a6d2:	2b21      	cmp	r3, #33	; 0x21
 800a6d4:	d108      	bne.n	800a6e8 <UART_DMAError+0x46>
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d005      	beq.n	800a6e8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	2200      	movs	r2, #0
 800a6e0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a6e2:	68b8      	ldr	r0, [r7, #8]
 800a6e4:	f000 f871 	bl	800a7ca <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a6e8:	68bb      	ldr	r3, [r7, #8]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	695b      	ldr	r3, [r3, #20]
 800a6ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	bf14      	ite	ne
 800a6f6:	2301      	movne	r3, #1
 800a6f8:	2300      	moveq	r3, #0
 800a6fa:	b2db      	uxtb	r3, r3
 800a6fc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a6fe:	68bb      	ldr	r3, [r7, #8]
 800a700:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a704:	b2db      	uxtb	r3, r3
 800a706:	2b22      	cmp	r3, #34	; 0x22
 800a708:	d108      	bne.n	800a71c <UART_DMAError+0x7a>
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d005      	beq.n	800a71c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a710:	68bb      	ldr	r3, [r7, #8]
 800a712:	2200      	movs	r2, #0
 800a714:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a716:	68b8      	ldr	r0, [r7, #8]
 800a718:	f000 f86c 	bl	800a7f4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a71c:	68bb      	ldr	r3, [r7, #8]
 800a71e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a720:	f043 0210 	orr.w	r2, r3, #16
 800a724:	68bb      	ldr	r3, [r7, #8]
 800a726:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a728:	68b8      	ldr	r0, [r7, #8]
 800a72a:	f7ff ff66 	bl	800a5fa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a72e:	bf00      	nop
 800a730:	3710      	adds	r7, #16
 800a732:	46bd      	mov	sp, r7
 800a734:	bd80      	pop	{r7, pc}

0800a736 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a736:	b580      	push	{r7, lr}
 800a738:	b084      	sub	sp, #16
 800a73a:	af00      	add	r7, sp, #0
 800a73c:	60f8      	str	r0, [r7, #12]
 800a73e:	60b9      	str	r1, [r7, #8]
 800a740:	603b      	str	r3, [r7, #0]
 800a742:	4613      	mov	r3, r2
 800a744:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a746:	e02c      	b.n	800a7a2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a748:	69bb      	ldr	r3, [r7, #24]
 800a74a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a74e:	d028      	beq.n	800a7a2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a750:	69bb      	ldr	r3, [r7, #24]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d007      	beq.n	800a766 <UART_WaitOnFlagUntilTimeout+0x30>
 800a756:	f7fb f8c9 	bl	80058ec <HAL_GetTick>
 800a75a:	4602      	mov	r2, r0
 800a75c:	683b      	ldr	r3, [r7, #0]
 800a75e:	1ad3      	subs	r3, r2, r3
 800a760:	69ba      	ldr	r2, [r7, #24]
 800a762:	429a      	cmp	r2, r3
 800a764:	d21d      	bcs.n	800a7a2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	68da      	ldr	r2, [r3, #12]
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a774:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	695a      	ldr	r2, [r3, #20]
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	f022 0201 	bic.w	r2, r2, #1
 800a784:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	2220      	movs	r2, #32
 800a78a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	2220      	movs	r2, #32
 800a792:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	2200      	movs	r2, #0
 800a79a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800a79e:	2303      	movs	r3, #3
 800a7a0:	e00f      	b.n	800a7c2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	681a      	ldr	r2, [r3, #0]
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	4013      	ands	r3, r2
 800a7ac:	68ba      	ldr	r2, [r7, #8]
 800a7ae:	429a      	cmp	r2, r3
 800a7b0:	bf0c      	ite	eq
 800a7b2:	2301      	moveq	r3, #1
 800a7b4:	2300      	movne	r3, #0
 800a7b6:	b2db      	uxtb	r3, r3
 800a7b8:	461a      	mov	r2, r3
 800a7ba:	79fb      	ldrb	r3, [r7, #7]
 800a7bc:	429a      	cmp	r2, r3
 800a7be:	d0c3      	beq.n	800a748 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a7c0:	2300      	movs	r3, #0
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3710      	adds	r7, #16
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bd80      	pop	{r7, pc}

0800a7ca <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a7ca:	b480      	push	{r7}
 800a7cc:	b083      	sub	sp, #12
 800a7ce:	af00      	add	r7, sp, #0
 800a7d0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	68da      	ldr	r2, [r3, #12]
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800a7e0:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2220      	movs	r2, #32
 800a7e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800a7ea:	bf00      	nop
 800a7ec:	370c      	adds	r7, #12
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	bc80      	pop	{r7}
 800a7f2:	4770      	bx	lr

0800a7f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	b083      	sub	sp, #12
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	68da      	ldr	r2, [r3, #12]
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a80a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	695a      	ldr	r2, [r3, #20]
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	f022 0201 	bic.w	r2, r2, #1
 800a81a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2220      	movs	r2, #32
 800a820:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800a824:	bf00      	nop
 800a826:	370c      	adds	r7, #12
 800a828:	46bd      	mov	sp, r7
 800a82a:	bc80      	pop	{r7}
 800a82c:	4770      	bx	lr

0800a82e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a82e:	b580      	push	{r7, lr}
 800a830:	b084      	sub	sp, #16
 800a832:	af00      	add	r7, sp, #0
 800a834:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a83a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	2200      	movs	r2, #0
 800a840:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	2200      	movs	r2, #0
 800a846:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a848:	68f8      	ldr	r0, [r7, #12]
 800a84a:	f7ff fed6 	bl	800a5fa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a84e:	bf00      	nop
 800a850:	3710      	adds	r7, #16
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}

0800a856 <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 800a856:	b580      	push	{r7, lr}
 800a858:	b084      	sub	sp, #16
 800a85a:	af00      	add	r7, sp, #0
 800a85c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a862:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a868:	2200      	movs	r2, #0
 800a86a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a870:	2b00      	cmp	r3, #0
 800a872:	d004      	beq.n	800a87e <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a878:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d114      	bne.n	800a8a8 <UART_DMATxAbortCallback+0x52>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	2200      	movs	r2, #0
 800a882:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	2200      	movs	r2, #0
 800a888:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	2200      	movs	r2, #0
 800a88e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	2220      	movs	r2, #32
 800a894:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	2220      	movs	r2, #32
 800a89c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 800a8a0:	68f8      	ldr	r0, [r7, #12]
 800a8a2:	f7ff feb3 	bl	800a60c <HAL_UART_AbortCpltCallback>
 800a8a6:	e000      	b.n	800a8aa <UART_DMATxAbortCallback+0x54>
      return;
 800a8a8:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a8aa:	3710      	adds	r7, #16
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bd80      	pop	{r7, pc}

0800a8b0 <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b084      	sub	sp, #16
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8bc:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d004      	beq.n	800a8d8 <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d114      	bne.n	800a902 <UART_DMARxAbortCallback+0x52>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	2200      	movs	r2, #0
 800a8dc:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	2220      	movs	r2, #32
 800a8ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	2220      	movs	r2, #32
 800a8f6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 800a8fa:	68f8      	ldr	r0, [r7, #12]
 800a8fc:	f7ff fe86 	bl	800a60c <HAL_UART_AbortCpltCallback>
 800a900:	e000      	b.n	800a904 <UART_DMARxAbortCallback+0x54>
      return;
 800a902:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a904:	3710      	adds	r7, #16
 800a906:	46bd      	mov	sp, r7
 800a908:	bd80      	pop	{r7, pc}

0800a90a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a90a:	b480      	push	{r7}
 800a90c:	b085      	sub	sp, #20
 800a90e:	af00      	add	r7, sp, #0
 800a910:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a918:	b2db      	uxtb	r3, r3
 800a91a:	2b21      	cmp	r3, #33	; 0x21
 800a91c:	d13e      	bne.n	800a99c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	689b      	ldr	r3, [r3, #8]
 800a922:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a926:	d114      	bne.n	800a952 <UART_Transmit_IT+0x48>
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	691b      	ldr	r3, [r3, #16]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d110      	bne.n	800a952 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	6a1b      	ldr	r3, [r3, #32]
 800a934:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	881b      	ldrh	r3, [r3, #0]
 800a93a:	461a      	mov	r2, r3
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a944:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	6a1b      	ldr	r3, [r3, #32]
 800a94a:	1c9a      	adds	r2, r3, #2
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	621a      	str	r2, [r3, #32]
 800a950:	e008      	b.n	800a964 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6a1b      	ldr	r3, [r3, #32]
 800a956:	1c59      	adds	r1, r3, #1
 800a958:	687a      	ldr	r2, [r7, #4]
 800a95a:	6211      	str	r1, [r2, #32]
 800a95c:	781a      	ldrb	r2, [r3, #0]
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a968:	b29b      	uxth	r3, r3
 800a96a:	3b01      	subs	r3, #1
 800a96c:	b29b      	uxth	r3, r3
 800a96e:	687a      	ldr	r2, [r7, #4]
 800a970:	4619      	mov	r1, r3
 800a972:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a974:	2b00      	cmp	r3, #0
 800a976:	d10f      	bne.n	800a998 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	68da      	ldr	r2, [r3, #12]
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a986:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	68da      	ldr	r2, [r3, #12]
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a996:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a998:	2300      	movs	r3, #0
 800a99a:	e000      	b.n	800a99e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a99c:	2302      	movs	r3, #2
  }
}
 800a99e:	4618      	mov	r0, r3
 800a9a0:	3714      	adds	r7, #20
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	bc80      	pop	{r7}
 800a9a6:	4770      	bx	lr

0800a9a8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	b082      	sub	sp, #8
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	68da      	ldr	r2, [r3, #12]
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a9be:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2220      	movs	r2, #32
 800a9c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f7ff fdfb 	bl	800a5c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a9ce:	2300      	movs	r3, #0
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3708      	adds	r7, #8
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}

0800a9d8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b084      	sub	sp, #16
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a9e6:	b2db      	uxtb	r3, r3
 800a9e8:	2b22      	cmp	r3, #34	; 0x22
 800a9ea:	d170      	bne.n	800aace <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	689b      	ldr	r3, [r3, #8]
 800a9f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a9f4:	d117      	bne.n	800aa26 <UART_Receive_IT+0x4e>
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	691b      	ldr	r3, [r3, #16]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d113      	bne.n	800aa26 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 800a9fe:	2300      	movs	r3, #0
 800aa00:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa06:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	685b      	ldr	r3, [r3, #4]
 800aa0e:	b29b      	uxth	r3, r3
 800aa10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa14:	b29a      	uxth	r2, r3
 800aa16:	68bb      	ldr	r3, [r7, #8]
 800aa18:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa1e:	1c9a      	adds	r2, r3, #2
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	629a      	str	r2, [r3, #40]	; 0x28
 800aa24:	e026      	b.n	800aa74 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa2a:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	689b      	ldr	r3, [r3, #8]
 800aa34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa38:	d007      	beq.n	800aa4a <UART_Receive_IT+0x72>
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	689b      	ldr	r3, [r3, #8]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d10a      	bne.n	800aa58 <UART_Receive_IT+0x80>
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	691b      	ldr	r3, [r3, #16]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d106      	bne.n	800aa58 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	685b      	ldr	r3, [r3, #4]
 800aa50:	b2da      	uxtb	r2, r3
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	701a      	strb	r2, [r3, #0]
 800aa56:	e008      	b.n	800aa6a <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	685b      	ldr	r3, [r3, #4]
 800aa5e:	b2db      	uxtb	r3, r3
 800aa60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa64:	b2da      	uxtb	r2, r3
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa6e:	1c5a      	adds	r2, r3, #1
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800aa78:	b29b      	uxth	r3, r3
 800aa7a:	3b01      	subs	r3, #1
 800aa7c:	b29b      	uxth	r3, r3
 800aa7e:	687a      	ldr	r2, [r7, #4]
 800aa80:	4619      	mov	r1, r3
 800aa82:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d120      	bne.n	800aaca <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	68da      	ldr	r2, [r3, #12]
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f022 0220 	bic.w	r2, r2, #32
 800aa96:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	68da      	ldr	r2, [r3, #12]
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800aaa6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	695a      	ldr	r2, [r3, #20]
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	f022 0201 	bic.w	r2, r2, #1
 800aab6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2220      	movs	r2, #32
 800aabc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800aac0:	6878      	ldr	r0, [r7, #4]
 800aac2:	f7ff fd88 	bl	800a5d6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800aac6:	2300      	movs	r3, #0
 800aac8:	e002      	b.n	800aad0 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 800aaca:	2300      	movs	r3, #0
 800aacc:	e000      	b.n	800aad0 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 800aace:	2302      	movs	r3, #2
  }
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	3710      	adds	r7, #16
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}

0800aad8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b084      	sub	sp, #16
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	691b      	ldr	r3, [r3, #16]
 800aae6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	68da      	ldr	r2, [r3, #12]
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	430a      	orrs	r2, r1
 800aaf4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	689a      	ldr	r2, [r3, #8]
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	691b      	ldr	r3, [r3, #16]
 800aafe:	431a      	orrs	r2, r3
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	695b      	ldr	r3, [r3, #20]
 800ab04:	4313      	orrs	r3, r2
 800ab06:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	68db      	ldr	r3, [r3, #12]
 800ab0e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800ab12:	f023 030c 	bic.w	r3, r3, #12
 800ab16:	687a      	ldr	r2, [r7, #4]
 800ab18:	6812      	ldr	r2, [r2, #0]
 800ab1a:	68b9      	ldr	r1, [r7, #8]
 800ab1c:	430b      	orrs	r3, r1
 800ab1e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	695b      	ldr	r3, [r3, #20]
 800ab26:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	699a      	ldr	r2, [r3, #24]
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	430a      	orrs	r2, r1
 800ab34:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	4a2c      	ldr	r2, [pc, #176]	; (800abec <UART_SetConfig+0x114>)
 800ab3c:	4293      	cmp	r3, r2
 800ab3e:	d103      	bne.n	800ab48 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800ab40:	f7fd fdf0 	bl	8008724 <HAL_RCC_GetPCLK2Freq>
 800ab44:	60f8      	str	r0, [r7, #12]
 800ab46:	e002      	b.n	800ab4e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800ab48:	f7fd fdd8 	bl	80086fc <HAL_RCC_GetPCLK1Freq>
 800ab4c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ab4e:	68fa      	ldr	r2, [r7, #12]
 800ab50:	4613      	mov	r3, r2
 800ab52:	009b      	lsls	r3, r3, #2
 800ab54:	4413      	add	r3, r2
 800ab56:	009a      	lsls	r2, r3, #2
 800ab58:	441a      	add	r2, r3
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	685b      	ldr	r3, [r3, #4]
 800ab5e:	009b      	lsls	r3, r3, #2
 800ab60:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab64:	4a22      	ldr	r2, [pc, #136]	; (800abf0 <UART_SetConfig+0x118>)
 800ab66:	fba2 2303 	umull	r2, r3, r2, r3
 800ab6a:	095b      	lsrs	r3, r3, #5
 800ab6c:	0119      	lsls	r1, r3, #4
 800ab6e:	68fa      	ldr	r2, [r7, #12]
 800ab70:	4613      	mov	r3, r2
 800ab72:	009b      	lsls	r3, r3, #2
 800ab74:	4413      	add	r3, r2
 800ab76:	009a      	lsls	r2, r3, #2
 800ab78:	441a      	add	r2, r3
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	685b      	ldr	r3, [r3, #4]
 800ab7e:	009b      	lsls	r3, r3, #2
 800ab80:	fbb2 f2f3 	udiv	r2, r2, r3
 800ab84:	4b1a      	ldr	r3, [pc, #104]	; (800abf0 <UART_SetConfig+0x118>)
 800ab86:	fba3 0302 	umull	r0, r3, r3, r2
 800ab8a:	095b      	lsrs	r3, r3, #5
 800ab8c:	2064      	movs	r0, #100	; 0x64
 800ab8e:	fb00 f303 	mul.w	r3, r0, r3
 800ab92:	1ad3      	subs	r3, r2, r3
 800ab94:	011b      	lsls	r3, r3, #4
 800ab96:	3332      	adds	r3, #50	; 0x32
 800ab98:	4a15      	ldr	r2, [pc, #84]	; (800abf0 <UART_SetConfig+0x118>)
 800ab9a:	fba2 2303 	umull	r2, r3, r2, r3
 800ab9e:	095b      	lsrs	r3, r3, #5
 800aba0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aba4:	4419      	add	r1, r3
 800aba6:	68fa      	ldr	r2, [r7, #12]
 800aba8:	4613      	mov	r3, r2
 800abaa:	009b      	lsls	r3, r3, #2
 800abac:	4413      	add	r3, r2
 800abae:	009a      	lsls	r2, r3, #2
 800abb0:	441a      	add	r2, r3
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	685b      	ldr	r3, [r3, #4]
 800abb6:	009b      	lsls	r3, r3, #2
 800abb8:	fbb2 f2f3 	udiv	r2, r2, r3
 800abbc:	4b0c      	ldr	r3, [pc, #48]	; (800abf0 <UART_SetConfig+0x118>)
 800abbe:	fba3 0302 	umull	r0, r3, r3, r2
 800abc2:	095b      	lsrs	r3, r3, #5
 800abc4:	2064      	movs	r0, #100	; 0x64
 800abc6:	fb00 f303 	mul.w	r3, r0, r3
 800abca:	1ad3      	subs	r3, r2, r3
 800abcc:	011b      	lsls	r3, r3, #4
 800abce:	3332      	adds	r3, #50	; 0x32
 800abd0:	4a07      	ldr	r2, [pc, #28]	; (800abf0 <UART_SetConfig+0x118>)
 800abd2:	fba2 2303 	umull	r2, r3, r2, r3
 800abd6:	095b      	lsrs	r3, r3, #5
 800abd8:	f003 020f 	and.w	r2, r3, #15
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	440a      	add	r2, r1
 800abe2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800abe4:	bf00      	nop
 800abe6:	3710      	adds	r7, #16
 800abe8:	46bd      	mov	sp, r7
 800abea:	bd80      	pop	{r7, pc}
 800abec:	40013800 	.word	0x40013800
 800abf0:	51eb851f 	.word	0x51eb851f
 800abf4:	00000000 	.word	0x00000000

0800abf8 <_ZN10ControllerC1Ev>:
#include "Controller.hpp"




Controller::Controller() {}
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b086      	sub	sp, #24
 800abfc:	af04      	add	r7, sp, #16
 800abfe:	6078      	str	r0, [r7, #4]
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	4a5f      	ldr	r2, [pc, #380]	; (800ad80 <_ZN10ControllerC1Ev+0x188>)
 800ac04:	635a      	str	r2, [r3, #52]	; 0x34
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	4a5e      	ldr	r2, [pc, #376]	; (800ad84 <_ZN10ControllerC1Ev+0x18c>)
 800ac0a:	639a      	str	r2, [r3, #56]	; 0x38
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	22c8      	movs	r2, #200	; 0xc8
 800ac10:	63da      	str	r2, [r3, #60]	; 0x3c
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac16:	4618      	mov	r0, r3
 800ac18:	f7f6 f840 	bl	8000c9c <__aeabi_i2f>
 800ac1c:	4603      	mov	r3, r0
 800ac1e:	4619      	mov	r1, r3
 800ac20:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800ac24:	f7f6 f942 	bl	8000eac <__aeabi_fdiv>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	461a      	mov	r2, r3
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	641a      	str	r2, [r3, #64]	; 0x40
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	4a55      	ldr	r2, [pc, #340]	; (800ad88 <_ZN10ControllerC1Ev+0x190>)
 800ac34:	645a      	str	r2, [r3, #68]	; 0x44
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	4a54      	ldr	r2, [pc, #336]	; (800ad8c <_ZN10ControllerC1Ev+0x194>)
 800ac3a:	649a      	str	r2, [r3, #72]	; 0x48
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	4a54      	ldr	r2, [pc, #336]	; (800ad90 <_ZN10ControllerC1Ev+0x198>)
 800ac40:	64da      	str	r2, [r3, #76]	; 0x4c
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	f04f 0200 	mov.w	r2, #0
 800ac48:	651a      	str	r2, [r3, #80]	; 0x50
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	4a51      	ldr	r2, [pc, #324]	; (800ad94 <_ZN10ControllerC1Ev+0x19c>)
 800ac4e:	655a      	str	r2, [r3, #84]	; 0x54
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	4a51      	ldr	r2, [pc, #324]	; (800ad98 <_ZN10ControllerC1Ev+0x1a0>)
 800ac54:	659a      	str	r2, [r3, #88]	; 0x58
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	4a50      	ldr	r2, [pc, #320]	; (800ad9c <_ZN10ControllerC1Ev+0x1a4>)
 800ac5a:	65da      	str	r2, [r3, #92]	; 0x5c
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	661a      	str	r2, [r3, #96]	; 0x60
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	665a      	str	r2, [r3, #100]	; 0x64
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	669a      	str	r2, [r3, #104]	; 0x68
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	4a4a      	ldr	r2, [pc, #296]	; (800ada0 <_ZN10ControllerC1Ev+0x1a8>)
 800ac78:	66da      	str	r2, [r3, #108]	; 0x6c
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	4a49      	ldr	r2, [pc, #292]	; (800ada4 <_ZN10ControllerC1Ev+0x1ac>)
 800ac7e:	671a      	str	r2, [r3, #112]	; 0x70
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	4a49      	ldr	r2, [pc, #292]	; (800ada8 <_ZN10ControllerC1Ev+0x1b0>)
 800ac84:	675a      	str	r2, [r3, #116]	; 0x74
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	4a48      	ldr	r2, [pc, #288]	; (800adac <_ZN10ControllerC1Ev+0x1b4>)
 800ac8a:	679a      	str	r2, [r3, #120]	; 0x78
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	4a48      	ldr	r2, [pc, #288]	; (800adb0 <_ZN10ControllerC1Ev+0x1b8>)
 800ac90:	67da      	str	r2, [r3, #124]	; 0x7c
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	4a47      	ldr	r2, [pc, #284]	; (800adb4 <_ZN10ControllerC1Ev+0x1bc>)
 800ac96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	4a46      	ldr	r2, [pc, #280]	; (800adb8 <_ZN10ControllerC1Ev+0x1c0>)
 800ac9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	4a44      	ldr	r2, [pc, #272]	; (800adb8 <_ZN10ControllerC1Ev+0x1c0>)
 800aca6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	f103 0190 	add.w	r1, r3, #144	; 0x90
 800acb0:	a32f      	add	r3, pc, #188	; (adr r3, 800ad70 <_ZN10ControllerC1Ev+0x178>)
 800acb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acb6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800acba:	a32d      	add	r3, pc, #180	; (adr r3, 800ad70 <_ZN10ControllerC1Ev+0x178>)
 800acbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acc0:	e9cd 2300 	strd	r2, r3, [sp]
 800acc4:	a32c      	add	r3, pc, #176	; (adr r3, 800ad78 <_ZN10ControllerC1Ev+0x180>)
 800acc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acca:	4608      	mov	r0, r1
 800accc:	f003 fdee 	bl	800e8ac <_ZN3lpfC1Eddd>
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	f103 01b8 	add.w	r1, r3, #184	; 0xb8
 800acd6:	a326      	add	r3, pc, #152	; (adr r3, 800ad70 <_ZN10ControllerC1Ev+0x178>)
 800acd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acdc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ace0:	a323      	add	r3, pc, #140	; (adr r3, 800ad70 <_ZN10ControllerC1Ev+0x178>)
 800ace2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace6:	e9cd 2300 	strd	r2, r3, [sp]
 800acea:	a323      	add	r3, pc, #140	; (adr r3, 800ad78 <_ZN10ControllerC1Ev+0x180>)
 800acec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf0:	4608      	mov	r0, r1
 800acf2:	f003 fddb 	bl	800e8ac <_ZN3lpfC1Eddd>
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	f103 01e0 	add.w	r1, r3, #224	; 0xe0
 800acfc:	a31c      	add	r3, pc, #112	; (adr r3, 800ad70 <_ZN10ControllerC1Ev+0x178>)
 800acfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad02:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ad06:	a31a      	add	r3, pc, #104	; (adr r3, 800ad70 <_ZN10ControllerC1Ev+0x178>)
 800ad08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad0c:	e9cd 2300 	strd	r2, r3, [sp]
 800ad10:	a319      	add	r3, pc, #100	; (adr r3, 800ad78 <_ZN10ControllerC1Ev+0x180>)
 800ad12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad16:	4608      	mov	r0, r1
 800ad18:	f003 fdc8 	bl	800e8ac <_ZN3lpfC1Eddd>
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 800ad22:	4618      	mov	r0, r3
 800ad24:	f003 fa0c 	bl	800e140 <_ZN3PIDC1Ev>
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	f503 7314 	add.w	r3, r3, #592	; 0x250
 800ad2e:	4618      	mov	r0, r3
 800ad30:	f003 fa06 	bl	800e140 <_ZN3PIDC1Ev>
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	f503 733e 	add.w	r3, r3, #760	; 0x2f8
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	f003 fa00 	bl	800e140 <_ZN3PIDC1Ev>
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	f503 7368 	add.w	r3, r3, #928	; 0x3a0
 800ad46:	4618      	mov	r0, r3
 800ad48:	f003 f9fa 	bl	800e140 <_ZN3PIDC1Ev>
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	f503 6389 	add.w	r3, r3, #1096	; 0x448
 800ad52:	4618      	mov	r0, r3
 800ad54:	f003 f9f4 	bl	800e140 <_ZN3PIDC1Ev>
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	f503 639e 	add.w	r3, r3, #1264	; 0x4f0
 800ad5e:	4618      	mov	r0, r3
 800ad60:	f003 f9ee 	bl	800e140 <_ZN3PIDC1Ev>
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	4618      	mov	r0, r3
 800ad68:	3708      	adds	r7, #8
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	bd80      	pop	{r7, pc}
 800ad6e:	bf00      	nop
 800ad70:	fc3b4f61 	.word	0xfc3b4f61
 800ad74:	3fa35935 	.word	0x3fa35935
 800ad78:	4f0d844d 	.word	0x4f0d844d
 800ad7c:	3fed94af 	.word	0x3fed94af
 800ad80:	44c1c000 	.word	0x44c1c000
 800ad84:	42654ca3 	.word	0x42654ca3
 800ad88:	3fb33333 	.word	0x3fb33333
 800ad8c:	411cf5c3 	.word	0x411cf5c3
 800ad90:	41f9d70a 	.word	0x41f9d70a
 800ad94:	3ecccccd 	.word	0x3ecccccd
 800ad98:	3da3d70a 	.word	0x3da3d70a
 800ad9c:	3cf5c28f 	.word	0x3cf5c28f
 800ada0:	40a00000 	.word	0x40a00000
 800ada4:	41100000 	.word	0x41100000
 800ada8:	40900000 	.word	0x40900000
 800adac:	40400000 	.word	0x40400000
 800adb0:	41200000 	.word	0x41200000
 800adb4:	41700000 	.word	0x41700000
 800adb8:	bf800000 	.word	0xbf800000

0800adbc <_ZN10Controller3RunEv>:

void Controller::Run (void) {
 800adbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800adc0:	b092      	sub	sp, #72	; 0x48
 800adc2:	af04      	add	r7, sp, #16
 800adc4:	6078      	str	r0, [r7, #4]
        //printf("\ngyroX: %.2f",gyro[0]);
        //printf("\naccX: %.2f",acc[0]);
        
        roll  = state.angles[0];
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	60da      	str	r2, [r3, #12]
        pitch = state.angles[1];
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	611a      	str	r2, [r3, #16]
        yaw    = state.angles[2];
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	f8d3 2138 	ldr.w	r2, [r3, #312]	; 0x138
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	615a      	str	r2, [r3, #20]
        //printf("\nroll: %.2f",roll);
        //printf("\npitch: %.2f",pitch);

        roll_rate  = state.rates[0];
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	f8d3 213c 	ldr.w	r2, [r3, #316]	; 0x13c
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	619a      	str	r2, [r3, #24]
        pitch_rate = state.rates[1];
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	61da      	str	r2, [r3, #28]
        yaw_rate   = state.rates[2];
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	621a      	str	r2, [r3, #32]

        roll_bias = state.bias[0];
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	605a      	str	r2, [r3, #4]
        pitch_bias = state.bias[1];
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	601a      	str	r2, [r3, #0]
        yaw_bias = state.bias[2];
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	609a      	str	r2, [r3, #8]
        


    int thr;

    switch(mod) {
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	f893 3198 	ldrb.w	r3, [r3, #408]	; 0x198
 800ae26:	2b02      	cmp	r3, #2
 800ae28:	f000 8146 	beq.w	800b0b8 <_ZN10Controller3RunEv+0x2fc>
 800ae2c:	2b02      	cmp	r3, #2
 800ae2e:	f300 8168 	bgt.w	800b102 <_ZN10Controller3RunEv+0x346>
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d002      	beq.n	800ae3c <_ZN10Controller3RunEv+0x80>
 800ae36:	2b01      	cmp	r3, #1
 800ae38:	d04f      	beq.n	800aeda <_ZN10Controller3RunEv+0x11e>
 800ae3a:	e162      	b.n	800b102 <_ZN10Controller3RunEv+0x346>
    	case STABILIZE:
    	{
    	    thr = pid_roll.Sat(ch3, 1800, 1000);
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	f503 70d4 	add.w	r0, r3, #424	; 0x1a8
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f8d3 1184 	ldr.w	r1, [r3, #388]	; 0x184
 800ae48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ae4c:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800ae50:	f003 fcb6 	bl	800e7c0 <_ZN3PID3SatEfii>
 800ae54:	4603      	mov	r3, r0
 800ae56:	4618      	mov	r0, r3
 800ae58:	f7f6 f950 	bl	80010fc <__aeabi_f2iz>
 800ae5c:	4603      	mov	r3, r0
 800ae5e:	637b      	str	r3, [r7, #52]	; 0x34
            roll_des     = state_des.angles[0];
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f8d3 2154 	ldr.w	r2, [r3, #340]	; 0x154
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
            pitch_des 	 = state_des.angles[1];
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
            yaw_rate_des = state_des.rates[2];
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4

            roll_des 	  	= roll_des_filt.Run(roll_des);
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	f103 0290 	add.w	r2, r3, #144	; 0x90
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800ae90:	4619      	mov	r1, r3
 800ae92:	4610      	mov	r0, r2
 800ae94:	f003 fd25 	bl	800e8e2 <_ZN3lpf3RunEf>
 800ae98:	4602      	mov	r2, r0
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
            pitch_des 		= pitch_des_filt.Run(pitch_des);
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	f103 02b8 	add.w	r2, r3, #184	; 0xb8
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800aeac:	4619      	mov	r1, r3
 800aeae:	4610      	mov	r0, r2
 800aeb0:	f003 fd17 	bl	800e8e2 <_ZN3lpf3RunEf>
 800aeb4:	4602      	mov	r2, r0
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
            yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	f103 02e0 	add.w	r2, r3, #224	; 0xe0
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800aec8:	4619      	mov	r1, r3
 800aeca:	4610      	mov	r0, r2
 800aecc:	f003 fd09 	bl	800e8e2 <_ZN3lpf3RunEf>
 800aed0:	4602      	mov	r2, r0
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
    	    break;
 800aed8:	e113      	b.n	800b102 <_ZN10Controller3RunEv+0x346>
    	}

    	case ALT_HOLD:
    	{
    		F = p_alt.PI_Vel(z0, z, z_vel, Kp_alt, Ki_alt, ch3) + m*g;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	f503 7668 	add.w	r6, r3, #928	; 0x3a0
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	f8d3 817c 	ldr.w	r8, [r3, #380]	; 0x17c
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f8d3 9180 	ldr.w	r9, [r3, #384]	; 0x180
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f8d3 a178 	ldr.w	sl, [r3, #376]	; 0x178
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	f8d3 5080 	ldr.w	r5, [r3, #128]	; 0x80
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 800af02:	4618      	mov	r0, r3
 800af04:	f7f6 f920 	bl	8001148 <__aeabi_f2uiz>
 800af08:	4603      	mov	r3, r0
 800af0a:	9302      	str	r3, [sp, #8]
 800af0c:	9501      	str	r5, [sp, #4]
 800af0e:	9400      	str	r4, [sp, #0]
 800af10:	4653      	mov	r3, sl
 800af12:	464a      	mov	r2, r9
 800af14:	4641      	mov	r1, r8
 800af16:	4630      	mov	r0, r6
 800af18:	f003 f9a6 	bl	800e268 <_ZN3PID6PI_VelEfffffj>
 800af1c:	4604      	mov	r4, r0
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800af26:	4619      	mov	r1, r3
 800af28:	4610      	mov	r0, r2
 800af2a:	f7f5 ff0b 	bl	8000d44 <__aeabi_fmul>
 800af2e:	4603      	mov	r3, r0
 800af30:	4619      	mov	r1, r3
 800af32:	4620      	mov	r0, r4
 800af34:	f7f5 fdfe 	bl	8000b34 <__addsf3>
 800af38:	4603      	mov	r3, r0
 800af3a:	461a      	mov	r2, r3
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
			float deg2rad = 0.0175;
 800af42:	4b5c      	ldr	r3, [pc, #368]	; (800b0b4 <_ZN10Controller3RunEv+0x2f8>)
 800af44:	633b      	str	r3, [r7, #48]	; 0x30
			float roll_r = roll * deg2rad;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	68db      	ldr	r3, [r3, #12]
 800af4a:	4619      	mov	r1, r3
 800af4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800af4e:	f7f5 fef9 	bl	8000d44 <__aeabi_fmul>
 800af52:	4603      	mov	r3, r0
 800af54:	62fb      	str	r3, [r7, #44]	; 0x2c
			float pitch_r = pitch * deg2rad;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	691b      	ldr	r3, [r3, #16]
 800af5a:	4619      	mov	r1, r3
 800af5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800af5e:	f7f5 fef1 	bl	8000d44 <__aeabi_fmul>
 800af62:	4603      	mov	r3, r0
 800af64:	62bb      	str	r3, [r7, #40]	; 0x28
			float b2e = 1 / cos(roll_r) / cos(pitch_r);
 800af66:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800af68:	f7f7 fba2 	bl	80026b0 <_ZSt3cosf>
 800af6c:	4603      	mov	r3, r0
 800af6e:	4619      	mov	r1, r3
 800af70:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800af74:	f7f5 ff9a 	bl	8000eac <__aeabi_fdiv>
 800af78:	4603      	mov	r3, r0
 800af7a:	461c      	mov	r4, r3
 800af7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af7e:	f7f7 fb97 	bl	80026b0 <_ZSt3cosf>
 800af82:	4603      	mov	r3, r0
 800af84:	4619      	mov	r1, r3
 800af86:	4620      	mov	r0, r4
 800af88:	f7f5 ff90 	bl	8000eac <__aeabi_fdiv>
 800af8c:	4603      	mov	r3, r0
 800af8e:	627b      	str	r3, [r7, #36]	; 0x24

			F = F * b2e ; // Body to Earth
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800af96:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800af98:	4618      	mov	r0, r3
 800af9a:	f7f5 fed3 	bl	8000d44 <__aeabi_fmul>
 800af9e:	4603      	mov	r3, r0
 800afa0:	461a      	mov	r2, r3
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
			F = p_alt.Sat(F, F_max, F_min);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f503 7468 	add.w	r4, r3, #928	; 0x3a0
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	f8d3 512c 	ldr.w	r5, [r3, #300]	; 0x12c
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800afb8:	4618      	mov	r0, r3
 800afba:	f7f6 f89f 	bl	80010fc <__aeabi_f2iz>
 800afbe:	4606      	mov	r6, r0
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800afc4:	4618      	mov	r0, r3
 800afc6:	f7f6 f899 	bl	80010fc <__aeabi_f2iz>
 800afca:	4603      	mov	r3, r0
 800afcc:	4632      	mov	r2, r6
 800afce:	4629      	mov	r1, r5
 800afd0:	4620      	mov	r0, r4
 800afd2:	f003 fbf5 	bl	800e7c0 <_ZN3PID3SatEfii>
 800afd6:	4602      	mov	r2, r0
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
			thr = p_alt.F2thr(F);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	f503 7268 	add.w	r2, r3, #928	; 0x3a0
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800afea:	4619      	mov	r1, r3
 800afec:	4610      	mov	r0, r2
 800afee:	f003 fc17 	bl	800e820 <_ZN3PID5F2thrEf>
 800aff2:	4603      	mov	r3, r0
 800aff4:	637b      	str	r3, [r7, #52]	; 0x34
			thr = p_alt.Sat(thr, 1800, 1100);
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	f503 7468 	add.w	r4, r3, #928	; 0x3a0
 800affc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800affe:	f7f5 fe4d 	bl	8000c9c <__aeabi_i2f>
 800b002:	4601      	mov	r1, r0
 800b004:	f240 434c 	movw	r3, #1100	; 0x44c
 800b008:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800b00c:	4620      	mov	r0, r4
 800b00e:	f003 fbd7 	bl	800e7c0 <_ZN3PID3SatEfii>
 800b012:	4603      	mov	r3, r0
 800b014:	4618      	mov	r0, r3
 800b016:	f7f6 f871 	bl	80010fc <__aeabi_f2iz>
 800b01a:	4603      	mov	r3, r0
 800b01c:	637b      	str	r3, [r7, #52]	; 0x34
			alt_thr = thr;
 800b01e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b020:	f7f5 fe3c 	bl	8000c9c <__aeabi_i2f>
 800b024:	4602      	mov	r2, r0
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	f8c3 2598 	str.w	r2, [r3, #1432]	; 0x598
			z0 = p_alt.zi;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	f8d3 243c 	ldr.w	r2, [r3, #1084]	; 0x43c
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c

            roll_des     = state_des.angles[0];
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f8d3 2154 	ldr.w	r2, [r3, #340]	; 0x154
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
            pitch_des 	 = state_des.angles[1];
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
            yaw_rate_des = state_des.rates[2];
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4

            roll_des 	  	= roll_des_filt.Run(roll_des);
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	f103 0290 	add.w	r2, r3, #144	; 0x90
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800b068:	4619      	mov	r1, r3
 800b06a:	4610      	mov	r0, r2
 800b06c:	f003 fc39 	bl	800e8e2 <_ZN3lpf3RunEf>
 800b070:	4602      	mov	r2, r0
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
            pitch_des 		= pitch_des_filt.Run(pitch_des);
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	f103 02b8 	add.w	r2, r3, #184	; 0xb8
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800b084:	4619      	mov	r1, r3
 800b086:	4610      	mov	r0, r2
 800b088:	f003 fc2b 	bl	800e8e2 <_ZN3lpf3RunEf>
 800b08c:	4602      	mov	r2, r0
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
            yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f103 02e0 	add.w	r2, r3, #224	; 0xe0
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800b0a0:	4619      	mov	r1, r3
 800b0a2:	4610      	mov	r0, r2
 800b0a4:	f003 fc1d 	bl	800e8e2 <_ZN3lpf3RunEf>
 800b0a8:	4602      	mov	r2, r0
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
			break;
 800b0b0:	e027      	b.n	800b102 <_ZN10Controller3RunEv+0x346>
 800b0b2:	bf00      	nop
 800b0b4:	3c8f5c29 	.word	0x3c8f5c29
    	}

    	case LOITER:
    	{
    		//roll_des  = p_velx.PI_Vel(0, y, vy, Kp_vel, Ki_vel, ch1);
    		pitch_des = p_velx.PI_Vel(0, x, vx, Kp_vel, Ki_vel, ch2);
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	f503 6689 	add.w	r6, r3, #1096	; 0x448
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	f8d3 8190 	ldr.w	r8, [r3, #400]	; 0x190
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	f8d3 9188 	ldr.w	r9, [r3, #392]	; 0x188
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800b0dc:	4618      	mov	r0, r3
 800b0de:	f7f6 f833 	bl	8001148 <__aeabi_f2uiz>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	9302      	str	r3, [sp, #8]
 800b0e6:	9501      	str	r5, [sp, #4]
 800b0e8:	9400      	str	r4, [sp, #0]
 800b0ea:	464b      	mov	r3, r9
 800b0ec:	4642      	mov	r2, r8
 800b0ee:	f04f 0100 	mov.w	r1, #0
 800b0f2:	4630      	mov	r0, r6
 800b0f4:	f003 f8b8 	bl	800e268 <_ZN3PID6PI_VelEfffffj>
 800b0f8:	4602      	mov	r2, r0
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
    		break;
 800b100:	bf00      	nop
    	}

    }

	roll_rate_des = pid_roll.P_Angle(roll_des,roll, Kp_angle,Ki_angle) + roll_des;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	f503 70d4 	add.w	r0, r3, #424	; 0x1a8
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	f8d3 119c 	ldr.w	r1, [r3, #412]	; 0x19c
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	68da      	ldr	r2, [r3, #12]
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	6f5c      	ldr	r4, [r3, #116]	; 0x74
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b11a:	9300      	str	r3, [sp, #0]
 800b11c:	4623      	mov	r3, r4
 800b11e:	f003 f865 	bl	800e1ec <_ZN3PID7P_AngleEffff>
 800b122:	4602      	mov	r2, r0
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800b12a:	4619      	mov	r1, r3
 800b12c:	4610      	mov	r0, r2
 800b12e:	f7f5 fd01 	bl	8000b34 <__addsf3>
 800b132:	4603      	mov	r3, r0
 800b134:	461a      	mov	r2, r3
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	pitch_rate_des = pid_pitch.P_Angle(pitch_des,pitch, Kp_angle,Ki_angle) + pitch_des;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	f503 7014 	add.w	r0, r3, #592	; 0x250
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	f8d3 11a0 	ldr.w	r1, [r3, #416]	; 0x1a0
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	691a      	ldr	r2, [r3, #16]
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	6f5c      	ldr	r4, [r3, #116]	; 0x74
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b154:	9300      	str	r3, [sp, #0]
 800b156:	4623      	mov	r3, r4
 800b158:	f003 f848 	bl	800e1ec <_ZN3PID7P_AngleEffff>
 800b15c:	4602      	mov	r2, r0
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800b164:	4619      	mov	r1, r3
 800b166:	4610      	mov	r0, r2
 800b168:	f7f5 fce4 	bl	8000b34 <__addsf3>
 800b16c:	4603      	mov	r3, r0
 800b16e:	461a      	mov	r2, r3
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128

	float pd_roll_ff  = pid_roll.RateFF(roll_rate_des);
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	f503 72d4 	add.w	r2, r3, #424	; 0x1a8
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800b182:	4619      	mov	r1, r3
 800b184:	4610      	mov	r0, r2
 800b186:	f003 f8cb 	bl	800e320 <_ZN3PID6RateFFEf>
 800b18a:	6238      	str	r0, [r7, #32]
	float pd_pitch_ff = pid_roll.RateFF(pitch_rate_des);
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	f503 72d4 	add.w	r2, r3, #424	; 0x1a8
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 800b198:	4619      	mov	r1, r3
 800b19a:	4610      	mov	r0, r2
 800b19c:	f003 f8c0 	bl	800e320 <_ZN3PID6RateFFEf>
 800b1a0:	61f8      	str	r0, [r7, #28]

	pd_roll  = pid_roll.PID_Rate2(roll_rate_des,roll_rate, roll, Kp_roll, Ki_roll, Kd_roll, Kp_angle) + pd_roll_ff;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	f8d3 5124 	ldr.w	r5, [r3, #292]	; 0x124
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	699e      	ldr	r6, [r3, #24]
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b1bc:	687a      	ldr	r2, [r7, #4]
 800b1be:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800b1c0:	6879      	ldr	r1, [r7, #4]
 800b1c2:	6dc9      	ldr	r1, [r1, #92]	; 0x5c
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	6f40      	ldr	r0, [r0, #116]	; 0x74
 800b1c8:	9003      	str	r0, [sp, #12]
 800b1ca:	9102      	str	r1, [sp, #8]
 800b1cc:	9201      	str	r2, [sp, #4]
 800b1ce:	9300      	str	r3, [sp, #0]
 800b1d0:	4663      	mov	r3, ip
 800b1d2:	4632      	mov	r2, r6
 800b1d4:	4629      	mov	r1, r5
 800b1d6:	4620      	mov	r0, r4
 800b1d8:	f003 f8f2 	bl	800e3c0 <_ZN3PID9PID_Rate2Efffffff>
 800b1dc:	4603      	mov	r3, r0
 800b1de:	6a39      	ldr	r1, [r7, #32]
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	f7f5 fca7 	bl	8000b34 <__addsf3>
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	461a      	mov	r2, r3
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	pd_pitch = pid_pitch.PID_Rate2(pitch_rate_des,pitch_rate, pitch, Kp_pitch,Ki_pitch,Kd_pitch, Kp_angle) + pd_pitch_ff;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f503 7414 	add.w	r4, r3, #592	; 0x250
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	f8d3 5128 	ldr.w	r5, [r3, #296]	; 0x128
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	69de      	ldr	r6, [r3, #28]
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	f8d3 c010 	ldr.w	ip, [r3, #16]
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b20a:	687a      	ldr	r2, [r7, #4]
 800b20c:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800b20e:	6879      	ldr	r1, [r7, #4]
 800b210:	6e89      	ldr	r1, [r1, #104]	; 0x68
 800b212:	6878      	ldr	r0, [r7, #4]
 800b214:	6f40      	ldr	r0, [r0, #116]	; 0x74
 800b216:	9003      	str	r0, [sp, #12]
 800b218:	9102      	str	r1, [sp, #8]
 800b21a:	9201      	str	r2, [sp, #4]
 800b21c:	9300      	str	r3, [sp, #0]
 800b21e:	4663      	mov	r3, ip
 800b220:	4632      	mov	r2, r6
 800b222:	4629      	mov	r1, r5
 800b224:	4620      	mov	r0, r4
 800b226:	f003 f8cb 	bl	800e3c0 <_ZN3PID9PID_Rate2Efffffff>
 800b22a:	4603      	mov	r3, r0
 800b22c:	69f9      	ldr	r1, [r7, #28]
 800b22e:	4618      	mov	r0, r3
 800b230:	f7f5 fc80 	bl	8000b34 <__addsf3>
 800b234:	4603      	mov	r3, r0
 800b236:	461a      	mov	r2, r3
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
	p_yaw    = pid_yaw.PD_Rate(yaw_rate_des,yaw_rate,Kp_yaw,Ki_yaw,0);
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	f503 703e 	add.w	r0, r3, #760	; 0x2f8
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	f8d3 11a4 	ldr.w	r1, [r3, #420]	; 0x1a4
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	6a1a      	ldr	r2, [r3, #32]
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b256:	f04f 0500 	mov.w	r5, #0
 800b25a:	9501      	str	r5, [sp, #4]
 800b25c:	9300      	str	r3, [sp, #0]
 800b25e:	4623      	mov	r3, r4
 800b260:	f003 f952 	bl	800e508 <_ZN3PID7PD_RateEfffff>
 800b264:	4602      	mov	r2, r0
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120



    int pwm1 = thr + pd_pitch - pd_roll  - p_yaw + PITCH_TRIM - ROLL_TRIM;
 800b26c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b26e:	f7f5 fd15 	bl	8000c9c <__aeabi_i2f>
 800b272:	4602      	mov	r2, r0
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800b27a:	4619      	mov	r1, r3
 800b27c:	4610      	mov	r0, r2
 800b27e:	f7f5 fc59 	bl	8000b34 <__addsf3>
 800b282:	4603      	mov	r3, r0
 800b284:	461a      	mov	r2, r3
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800b28c:	4619      	mov	r1, r3
 800b28e:	4610      	mov	r0, r2
 800b290:	f7f5 fc4e 	bl	8000b30 <__aeabi_fsub>
 800b294:	4603      	mov	r3, r0
 800b296:	461a      	mov	r2, r3
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800b29e:	4619      	mov	r1, r3
 800b2a0:	4610      	mov	r0, r2
 800b2a2:	f7f5 fc45 	bl	8000b30 <__aeabi_fsub>
 800b2a6:	4603      	mov	r3, r0
 800b2a8:	4981      	ldr	r1, [pc, #516]	; (800b4b0 <_ZN10Controller3RunEv+0x6f4>)
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	f7f5 fc42 	bl	8000b34 <__addsf3>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	4980      	ldr	r1, [pc, #512]	; (800b4b4 <_ZN10Controller3RunEv+0x6f8>)
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	f7f5 fc3d 	bl	8000b34 <__addsf3>
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	4618      	mov	r0, r3
 800b2be:	f7f5 ff1d 	bl	80010fc <__aeabi_f2iz>
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	61bb      	str	r3, [r7, #24]
    int pwm2 = thr - pd_pitch + pd_roll  - p_yaw - PITCH_TRIM + ROLL_TRIM;
 800b2c6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b2c8:	f7f5 fce8 	bl	8000c9c <__aeabi_i2f>
 800b2cc:	4602      	mov	r2, r0
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800b2d4:	4619      	mov	r1, r3
 800b2d6:	4610      	mov	r0, r2
 800b2d8:	f7f5 fc2a 	bl	8000b30 <__aeabi_fsub>
 800b2dc:	4603      	mov	r3, r0
 800b2de:	461a      	mov	r2, r3
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800b2e6:	4619      	mov	r1, r3
 800b2e8:	4610      	mov	r0, r2
 800b2ea:	f7f5 fc23 	bl	8000b34 <__addsf3>
 800b2ee:	4603      	mov	r3, r0
 800b2f0:	461a      	mov	r2, r3
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800b2f8:	4619      	mov	r1, r3
 800b2fa:	4610      	mov	r0, r2
 800b2fc:	f7f5 fc18 	bl	8000b30 <__aeabi_fsub>
 800b300:	4603      	mov	r3, r0
 800b302:	496b      	ldr	r1, [pc, #428]	; (800b4b0 <_ZN10Controller3RunEv+0x6f4>)
 800b304:	4618      	mov	r0, r3
 800b306:	f7f5 fc13 	bl	8000b30 <__aeabi_fsub>
 800b30a:	4603      	mov	r3, r0
 800b30c:	4969      	ldr	r1, [pc, #420]	; (800b4b4 <_ZN10Controller3RunEv+0x6f8>)
 800b30e:	4618      	mov	r0, r3
 800b310:	f7f5 fc0e 	bl	8000b30 <__aeabi_fsub>
 800b314:	4603      	mov	r3, r0
 800b316:	4618      	mov	r0, r3
 800b318:	f7f5 fef0 	bl	80010fc <__aeabi_f2iz>
 800b31c:	4603      	mov	r3, r0
 800b31e:	617b      	str	r3, [r7, #20]
    int pwm3 = thr + pd_pitch + pd_roll  + p_yaw + PITCH_TRIM + ROLL_TRIM;
 800b320:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b322:	f7f5 fcbb 	bl	8000c9c <__aeabi_i2f>
 800b326:	4602      	mov	r2, r0
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800b32e:	4619      	mov	r1, r3
 800b330:	4610      	mov	r0, r2
 800b332:	f7f5 fbff 	bl	8000b34 <__addsf3>
 800b336:	4603      	mov	r3, r0
 800b338:	461a      	mov	r2, r3
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800b340:	4619      	mov	r1, r3
 800b342:	4610      	mov	r0, r2
 800b344:	f7f5 fbf6 	bl	8000b34 <__addsf3>
 800b348:	4603      	mov	r3, r0
 800b34a:	461a      	mov	r2, r3
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800b352:	4619      	mov	r1, r3
 800b354:	4610      	mov	r0, r2
 800b356:	f7f5 fbed 	bl	8000b34 <__addsf3>
 800b35a:	4603      	mov	r3, r0
 800b35c:	4954      	ldr	r1, [pc, #336]	; (800b4b0 <_ZN10Controller3RunEv+0x6f4>)
 800b35e:	4618      	mov	r0, r3
 800b360:	f7f5 fbe8 	bl	8000b34 <__addsf3>
 800b364:	4603      	mov	r3, r0
 800b366:	4953      	ldr	r1, [pc, #332]	; (800b4b4 <_ZN10Controller3RunEv+0x6f8>)
 800b368:	4618      	mov	r0, r3
 800b36a:	f7f5 fbe1 	bl	8000b30 <__aeabi_fsub>
 800b36e:	4603      	mov	r3, r0
 800b370:	4618      	mov	r0, r3
 800b372:	f7f5 fec3 	bl	80010fc <__aeabi_f2iz>
 800b376:	4603      	mov	r3, r0
 800b378:	613b      	str	r3, [r7, #16]
    int pwm4 = thr - pd_pitch - pd_roll  + p_yaw - PITCH_TRIM - ROLL_TRIM;
 800b37a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b37c:	f7f5 fc8e 	bl	8000c9c <__aeabi_i2f>
 800b380:	4602      	mov	r2, r0
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800b388:	4619      	mov	r1, r3
 800b38a:	4610      	mov	r0, r2
 800b38c:	f7f5 fbd0 	bl	8000b30 <__aeabi_fsub>
 800b390:	4603      	mov	r3, r0
 800b392:	461a      	mov	r2, r3
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800b39a:	4619      	mov	r1, r3
 800b39c:	4610      	mov	r0, r2
 800b39e:	f7f5 fbc7 	bl	8000b30 <__aeabi_fsub>
 800b3a2:	4603      	mov	r3, r0
 800b3a4:	461a      	mov	r2, r3
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800b3ac:	4619      	mov	r1, r3
 800b3ae:	4610      	mov	r0, r2
 800b3b0:	f7f5 fbc0 	bl	8000b34 <__addsf3>
 800b3b4:	4603      	mov	r3, r0
 800b3b6:	493e      	ldr	r1, [pc, #248]	; (800b4b0 <_ZN10Controller3RunEv+0x6f4>)
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	f7f5 fbb9 	bl	8000b30 <__aeabi_fsub>
 800b3be:	4603      	mov	r3, r0
 800b3c0:	493c      	ldr	r1, [pc, #240]	; (800b4b4 <_ZN10Controller3RunEv+0x6f8>)
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	f7f5 fbb6 	bl	8000b34 <__addsf3>
 800b3c8:	4603      	mov	r3, r0
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	f7f5 fe96 	bl	80010fc <__aeabi_f2iz>
 800b3d0:	4603      	mov	r3, r0
 800b3d2:	60fb      	str	r3, [r7, #12]


    //Saturate pwm values
    pwm1 = (int)pid_roll.Sat(pwm1,PWM_UPPER,PWM_LOWER,thr);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 800b3da:	69b8      	ldr	r0, [r7, #24]
 800b3dc:	f7f5 fc5e 	bl	8000c9c <__aeabi_i2f>
 800b3e0:	4601      	mov	r1, r0
 800b3e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b3e4:	9300      	str	r3, [sp, #0]
 800b3e6:	f240 434c 	movw	r3, #1100	; 0x44c
 800b3ea:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b3ee:	4620      	mov	r0, r4
 800b3f0:	f003 f9ac 	bl	800e74c <_ZN3PID3SatEfiii>
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	f7f5 fe80 	bl	80010fc <__aeabi_f2iz>
 800b3fc:	4603      	mov	r3, r0
 800b3fe:	61bb      	str	r3, [r7, #24]
    pwm2 = (int)pid_roll.Sat(pwm2,PWM_UPPER,PWM_LOWER,thr);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 800b406:	6978      	ldr	r0, [r7, #20]
 800b408:	f7f5 fc48 	bl	8000c9c <__aeabi_i2f>
 800b40c:	4601      	mov	r1, r0
 800b40e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b410:	9300      	str	r3, [sp, #0]
 800b412:	f240 434c 	movw	r3, #1100	; 0x44c
 800b416:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b41a:	4620      	mov	r0, r4
 800b41c:	f003 f996 	bl	800e74c <_ZN3PID3SatEfiii>
 800b420:	4603      	mov	r3, r0
 800b422:	4618      	mov	r0, r3
 800b424:	f7f5 fe6a 	bl	80010fc <__aeabi_f2iz>
 800b428:	4603      	mov	r3, r0
 800b42a:	617b      	str	r3, [r7, #20]
    pwm3 = (int)pid_roll.Sat(pwm3,PWM_UPPER,PWM_LOWER,thr);
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 800b432:	6938      	ldr	r0, [r7, #16]
 800b434:	f7f5 fc32 	bl	8000c9c <__aeabi_i2f>
 800b438:	4601      	mov	r1, r0
 800b43a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b43c:	9300      	str	r3, [sp, #0]
 800b43e:	f240 434c 	movw	r3, #1100	; 0x44c
 800b442:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b446:	4620      	mov	r0, r4
 800b448:	f003 f980 	bl	800e74c <_ZN3PID3SatEfiii>
 800b44c:	4603      	mov	r3, r0
 800b44e:	4618      	mov	r0, r3
 800b450:	f7f5 fe54 	bl	80010fc <__aeabi_f2iz>
 800b454:	4603      	mov	r3, r0
 800b456:	613b      	str	r3, [r7, #16]
    pwm4 = (int)pid_roll.Sat(pwm4,PWM_UPPER,PWM_LOWER,thr);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 800b45e:	68f8      	ldr	r0, [r7, #12]
 800b460:	f7f5 fc1c 	bl	8000c9c <__aeabi_i2f>
 800b464:	4601      	mov	r1, r0
 800b466:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b468:	9300      	str	r3, [sp, #0]
 800b46a:	f240 434c 	movw	r3, #1100	; 0x44c
 800b46e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b472:	4620      	mov	r0, r4
 800b474:	f003 f96a 	bl	800e74c <_ZN3PID3SatEfiii>
 800b478:	4603      	mov	r3, r0
 800b47a:	4618      	mov	r0, r3
 800b47c:	f7f5 fe3e 	bl	80010fc <__aeabi_f2iz>
 800b480:	4603      	mov	r3, r0
 800b482:	60fb      	str	r3, [r7, #12]
    w3 = pid_roll.pwm2mot(pwm3,-1);
    w4 = pid_roll.pwm2mot(pwm4,-1);
*/

   // std::vector<float> controller_output = 	{w1,w2,w3,w4};
    controller_output_pwm[0] = pwm1;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	69ba      	ldr	r2, [r7, #24]
 800b488:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    controller_output_pwm[1] = pwm2;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	697a      	ldr	r2, [r7, #20]
 800b490:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    controller_output_pwm[2] = pwm3;
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	693a      	ldr	r2, [r7, #16]
 800b498:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    controller_output_pwm[3] = pwm4;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	68fa      	ldr	r2, [r7, #12]
 800b4a0:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  //  return controller_output;
}
 800b4a4:	bf00      	nop
 800b4a6:	3738      	adds	r7, #56	; 0x38
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4ae:	bf00      	nop
 800b4b0:	41880000 	.word	0x41880000
 800b4b4:	40e00000 	.word	0x40e00000

0800b4b8 <_ZN10ControllerD1Ev>:

Controller::~Controller() {}
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b082      	sub	sp, #8
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	f503 639e 	add.w	r3, r3, #1264	; 0x4f0
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	f003 f9e2 	bl	800e890 <_ZN3PIDD1Ev>
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	f503 6389 	add.w	r3, r3, #1096	; 0x448
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	f003 f9dc 	bl	800e890 <_ZN3PIDD1Ev>
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	f503 7368 	add.w	r3, r3, #928	; 0x3a0
 800b4de:	4618      	mov	r0, r3
 800b4e0:	f003 f9d6 	bl	800e890 <_ZN3PIDD1Ev>
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	f503 733e 	add.w	r3, r3, #760	; 0x2f8
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	f003 f9d0 	bl	800e890 <_ZN3PIDD1Ev>
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	f503 7314 	add.w	r3, r3, #592	; 0x250
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	f003 f9ca 	bl	800e890 <_ZN3PIDD1Ev>
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 800b502:	4618      	mov	r0, r3
 800b504:	f003 f9c4 	bl	800e890 <_ZN3PIDD1Ev>
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	33e0      	adds	r3, #224	; 0xe0
 800b50c:	4618      	mov	r0, r3
 800b50e:	f003 fa3e 	bl	800e98e <_ZN3lpfD1Ev>
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	33b8      	adds	r3, #184	; 0xb8
 800b516:	4618      	mov	r0, r3
 800b518:	f003 fa39 	bl	800e98e <_ZN3lpfD1Ev>
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	3390      	adds	r3, #144	; 0x90
 800b520:	4618      	mov	r0, r3
 800b522:	f003 fa34 	bl	800e98e <_ZN3lpfD1Ev>
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	4618      	mov	r0, r3
 800b52a:	3708      	adds	r7, #8
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}

0800b530 <_ZN15Kalman_FiltresiC1Ev>:
#include "Kalman.hpp"
#include <math.h>


Kalman_Filtresi::Kalman_Filtresi()  {
 800b530:	b580      	push	{r7, lr}
 800b532:	b086      	sub	sp, #24
 800b534:	af04      	add	r7, sp, #16
 800b536:	6078      	str	r0, [r7, #4]
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	f04f 0200 	mov.w	r2, #0
 800b53e:	619a      	str	r2, [r3, #24]
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	f04f 0200 	mov.w	r2, #0
 800b546:	61da      	str	r2, [r3, #28]
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	f04f 0200 	mov.w	r2, #0
 800b54e:	621a      	str	r2, [r3, #32]
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	4a69      	ldr	r2, [pc, #420]	; (800b6f8 <_ZN15Kalman_FiltresiC1Ev+0x1c8>)
 800b554:	63da      	str	r2, [r3, #60]	; 0x3c
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	4a68      	ldr	r2, [pc, #416]	; (800b6fc <_ZN15Kalman_FiltresiC1Ev+0x1cc>)
 800b55a:	641a      	str	r2, [r3, #64]	; 0x40
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	f04f 0200 	mov.w	r2, #0
 800b562:	645a      	str	r2, [r3, #68]	; 0x44
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	f04f 0200 	mov.w	r2, #0
 800b56a:	649a      	str	r2, [r3, #72]	; 0x48
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	f04f 0200 	mov.w	r2, #0
 800b572:	64da      	str	r2, [r3, #76]	; 0x4c
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	4a62      	ldr	r2, [pc, #392]	; (800b700 <_ZN15Kalman_FiltresiC1Ev+0x1d0>)
 800b578:	669a      	str	r2, [r3, #104]	; 0x68
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	f04f 0200 	mov.w	r2, #0
 800b580:	66da      	str	r2, [r3, #108]	; 0x6c
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	f04f 0200 	mov.w	r2, #0
 800b588:	671a      	str	r2, [r3, #112]	; 0x70
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	4a5d      	ldr	r2, [pc, #372]	; (800b704 <_ZN15Kalman_FiltresiC1Ev+0x1d4>)
 800b58e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	4a5c      	ldr	r2, [pc, #368]	; (800b708 <_ZN15Kalman_FiltresiC1Ev+0x1d8>)
 800b596:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	4a5b      	ldr	r2, [pc, #364]	; (800b70c <_ZN15Kalman_FiltresiC1Ev+0x1dc>)
 800b59e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	4a5a      	ldr	r2, [pc, #360]	; (800b710 <_ZN15Kalman_FiltresiC1Ev+0x1e0>)
 800b5a6:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b5b0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	4a57      	ldr	r2, [pc, #348]	; (800b714 <_ZN15Kalman_FiltresiC1Ev+0x1e4>)
 800b5b8:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	4a56      	ldr	r2, [pc, #344]	; (800b718 <_ZN15Kalman_FiltresiC1Ev+0x1e8>)
 800b5c0:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b5ca:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	4a52      	ldr	r2, [pc, #328]	; (800b71c <_ZN15Kalman_FiltresiC1Ev+0x1ec>)
 800b5d2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	22c8      	movs	r2, #200	; 0xc8
 800b5da:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	f7f5 fb59 	bl	8000c9c <__aeabi_i2f>
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	4619      	mov	r1, r3
 800b5ee:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800b5f2:	f7f5 fc5b 	bl	8000eac <__aeabi_fdiv>
 800b5f6:	4603      	mov	r3, r0
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	f7f4 ff15 	bl	8000428 <__aeabi_f2d>
 800b5fe:	4602      	mov	r2, r0
 800b600:	460b      	mov	r3, r1
 800b602:	6879      	ldr	r1, [r7, #4]
 800b604:	e9c1 2348 	strd	r2, r3, [r1, #288]	; 0x120
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	4a45      	ldr	r2, [pc, #276]	; (800b720 <_ZN15Kalman_FiltresiC1Ev+0x1f0>)
 800b60c:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	4a44      	ldr	r2, [pc, #272]	; (800b724 <_ZN15Kalman_FiltresiC1Ev+0x1f4>)
 800b614:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b61e:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 800b628:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	4a3e      	ldr	r2, [pc, #248]	; (800b728 <_ZN15Kalman_FiltresiC1Ev+0x1f8>)
 800b630:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800b63a:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	4a37      	ldr	r2, [pc, #220]	; (800b720 <_ZN15Kalman_FiltresiC1Ev+0x1f0>)
 800b642:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	4a38      	ldr	r2, [pc, #224]	; (800b72c <_ZN15Kalman_FiltresiC1Ev+0x1fc>)
 800b64a:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b654:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b65e:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b668:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	4a30      	ldr	r2, [pc, #192]	; (800b730 <_ZN15Kalman_FiltresiC1Ev+0x200>)
 800b670:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	4a2f      	ldr	r2, [pc, #188]	; (800b734 <_ZN15Kalman_FiltresiC1Ev+0x204>)
 800b678:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	f503 710e 	add.w	r1, r3, #568	; 0x238
 800b682:	a315      	add	r3, pc, #84	; (adr r3, 800b6d8 <_ZN15Kalman_FiltresiC1Ev+0x1a8>)
 800b684:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b688:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b68c:	a312      	add	r3, pc, #72	; (adr r3, 800b6d8 <_ZN15Kalman_FiltresiC1Ev+0x1a8>)
 800b68e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b692:	e9cd 2300 	strd	r2, r3, [sp]
 800b696:	a312      	add	r3, pc, #72	; (adr r3, 800b6e0 <_ZN15Kalman_FiltresiC1Ev+0x1b0>)
 800b698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b69c:	4608      	mov	r0, r1
 800b69e:	f003 f905 	bl	800e8ac <_ZN3lpfC1Eddd>
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	f503 7118 	add.w	r1, r3, #608	; 0x260
 800b6a8:	a30f      	add	r3, pc, #60	; (adr r3, 800b6e8 <_ZN15Kalman_FiltresiC1Ev+0x1b8>)
 800b6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b6b2:	a30d      	add	r3, pc, #52	; (adr r3, 800b6e8 <_ZN15Kalman_FiltresiC1Ev+0x1b8>)
 800b6b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b8:	e9cd 2300 	strd	r2, r3, [sp]
 800b6bc:	a30c      	add	r3, pc, #48	; (adr r3, 800b6f0 <_ZN15Kalman_FiltresiC1Ev+0x1c0>)
 800b6be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c2:	4608      	mov	r0, r1
 800b6c4:	f003 f8f2 	bl	800e8ac <_ZN3lpfC1Eddd>

}
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	3708      	adds	r7, #8
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}
 800b6d2:	bf00      	nop
 800b6d4:	f3af 8000 	nop.w
 800b6d8:	de7ea5f8 	.word	0xde7ea5f8
 800b6dc:	3fb2a454 	.word	0x3fb2a454
 800b6e0:	ab367a10 	.word	0xab367a10
 800b6e4:	3feb573e 	.word	0x3feb573e
 800b6e8:	fc3b4f61 	.word	0xfc3b4f61
 800b6ec:	3fa35935 	.word	0x3fa35935
 800b6f0:	4f0d844d 	.word	0x4f0d844d
 800b6f4:	3fed94af 	.word	0x3fed94af
 800b6f8:	358637bd 	.word	0x358637bd
 800b6fc:	3d8f5c29 	.word	0x3d8f5c29
 800b700:	47c35000 	.word	0x47c35000
 800b704:	461c4000 	.word	0x461c4000
 800b708:	4e6e6b28 	.word	0x4e6e6b28
 800b70c:	41200000 	.word	0x41200000
 800b710:	4b189680 	.word	0x4b189680
 800b714:	40a00000 	.word	0x40a00000
 800b718:	42480000 	.word	0x42480000
 800b71c:	42654ca3 	.word	0x42654ca3
 800b720:	3727c5ac 	.word	0x3727c5ac
 800b724:	47435000 	.word	0x47435000
 800b728:	3cdd2f1b 	.word	0x3cdd2f1b
 800b72c:	3a83126f 	.word	0x3a83126f
 800b730:	c03f433f 	.word	0xc03f433f
 800b734:	4034b6a2 	.word	0x4034b6a2

0800b738 <_ZN15Kalman_Filtresi10PredictPosEv>:
void Kalman_Filtresi::PredictPos() {
 800b738:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b73c:	b084      	sub	sp, #16
 800b73e:	af00      	add	r7, sp, #0
 800b740:	6078      	str	r0, [r7, #4]
	float deg2rad = M_PI/180.0;
 800b742:	4bca      	ldr	r3, [pc, #808]	; (800ba6c <_ZN15Kalman_Filtresi10PredictPosEv+0x334>)
 800b744:	60fb      	str	r3, [r7, #12]
	x =(ap*st*st)/2 + (v)*st + (x);
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 800b74c:	4618      	mov	r0, r3
 800b74e:	f7f4 fe6b 	bl	8000428 <__aeabi_f2d>
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800b758:	f7f4 febe 	bl	80004d8 <__aeabi_dmul>
 800b75c:	4602      	mov	r2, r0
 800b75e:	460b      	mov	r3, r1
 800b760:	4610      	mov	r0, r2
 800b762:	4619      	mov	r1, r3
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800b76a:	f7f4 feb5 	bl	80004d8 <__aeabi_dmul>
 800b76e:	4602      	mov	r2, r0
 800b770:	460b      	mov	r3, r1
 800b772:	4610      	mov	r0, r2
 800b774:	4619      	mov	r1, r3
 800b776:	f04f 0200 	mov.w	r2, #0
 800b77a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b77e:	f7f4 ffd5 	bl	800072c <__aeabi_ddiv>
 800b782:	4602      	mov	r2, r0
 800b784:	460b      	mov	r3, r1
 800b786:	4614      	mov	r4, r2
 800b788:	461d      	mov	r5, r3
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 800b790:	4618      	mov	r0, r3
 800b792:	f7f4 fe49 	bl	8000428 <__aeabi_f2d>
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800b79c:	f7f4 fe9c 	bl	80004d8 <__aeabi_dmul>
 800b7a0:	4602      	mov	r2, r0
 800b7a2:	460b      	mov	r3, r1
 800b7a4:	4620      	mov	r0, r4
 800b7a6:	4629      	mov	r1, r5
 800b7a8:	f7f4 fce0 	bl	800016c <__adddf3>
 800b7ac:	4602      	mov	r2, r0
 800b7ae:	460b      	mov	r3, r1
 800b7b0:	4614      	mov	r4, r2
 800b7b2:	461d      	mov	r5, r3
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	f7f4 fe34 	bl	8000428 <__aeabi_f2d>
 800b7c0:	4602      	mov	r2, r0
 800b7c2:	460b      	mov	r3, r1
 800b7c4:	4620      	mov	r0, r4
 800b7c6:	4629      	mov	r1, r5
 800b7c8:	f7f4 fcd0 	bl	800016c <__adddf3>
 800b7cc:	4602      	mov	r2, r0
 800b7ce:	460b      	mov	r3, r1
 800b7d0:	4610      	mov	r0, r2
 800b7d2:	4619      	mov	r1, r3
 800b7d4:	f7f5 f958 	bl	8000a88 <__aeabi_d2f>
 800b7d8:	4602      	mov	r2, r0
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
	v =                   (v) + st*ap;
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	f7f4 fe1e 	bl	8000428 <__aeabi_f2d>
 800b7ec:	4680      	mov	r8, r0
 800b7ee:	4689      	mov	r9, r1
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	e9d3 4548 	ldrd	r4, r5, [r3, #288]	; 0x120
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	f7f4 fe13 	bl	8000428 <__aeabi_f2d>
 800b802:	4602      	mov	r2, r0
 800b804:	460b      	mov	r3, r1
 800b806:	4620      	mov	r0, r4
 800b808:	4629      	mov	r1, r5
 800b80a:	f7f4 fe65 	bl	80004d8 <__aeabi_dmul>
 800b80e:	4602      	mov	r2, r0
 800b810:	460b      	mov	r3, r1
 800b812:	4640      	mov	r0, r8
 800b814:	4649      	mov	r1, r9
 800b816:	f7f4 fca9 	bl	800016c <__adddf3>
 800b81a:	4602      	mov	r2, r0
 800b81c:	460b      	mov	r3, r1
 800b81e:	4610      	mov	r0, r2
 800b820:	4619      	mov	r1, r3
 800b822:	f7f5 f931 	bl	8000a88 <__aeabi_d2f>
 800b826:	4602      	mov	r2, r0
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
	float g = 9.81;
 800b82e:	4b90      	ldr	r3, [pc, #576]	; (800ba70 <_ZN15Kalman_Filtresi10PredictPosEv+0x338>)
 800b830:	60bb      	str	r3, [r7, #8]
	ap = -g*deg2rad*pitch_ekf;
 800b832:	68bb      	ldr	r3, [r7, #8]
 800b834:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800b838:	68f9      	ldr	r1, [r7, #12]
 800b83a:	4618      	mov	r0, r3
 800b83c:	f7f5 fa82 	bl	8000d44 <__aeabi_fmul>
 800b840:	4603      	mov	r3, r0
 800b842:	461a      	mov	r2, r3
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	f8d3 3180 	ldr.w	r3, [r3, #384]	; 0x180
 800b84a:	4619      	mov	r1, r3
 800b84c:	4610      	mov	r0, r2
 800b84e:	f7f5 fa79 	bl	8000d44 <__aeabi_fmul>
 800b852:	4603      	mov	r3, r0
 800b854:	461a      	mov	r2, r3
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
	//b =                                (b);

	Sp1_1=Sp1_1 + sx + Sp2_1*st + (Sp3_1*st*st)/2 + (st*st*(Sp1_2 + Sp2_2*st + (Sp3_2*st*st)/2))/st + ((pow(st,4))*(Sp1_3 + Sp2_3*st + (Sp3_3*st*st)/2))/(2*st*st);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	f8d3 31d8 	ldr.w	r3, [r3, #472]	; 0x1d8
 800b868:	4619      	mov	r1, r3
 800b86a:	4610      	mov	r0, r2
 800b86c:	f7f5 f962 	bl	8000b34 <__addsf3>
 800b870:	4603      	mov	r3, r0
 800b872:	4618      	mov	r0, r3
 800b874:	f7f4 fdd8 	bl	8000428 <__aeabi_f2d>
 800b878:	4604      	mov	r4, r0
 800b87a:	460d      	mov	r5, r1
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800b882:	4618      	mov	r0, r3
 800b884:	f7f4 fdd0 	bl	8000428 <__aeabi_f2d>
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800b88e:	f7f4 fe23 	bl	80004d8 <__aeabi_dmul>
 800b892:	4602      	mov	r2, r0
 800b894:	460b      	mov	r3, r1
 800b896:	4620      	mov	r0, r4
 800b898:	4629      	mov	r1, r5
 800b89a:	f7f4 fc67 	bl	800016c <__adddf3>
 800b89e:	4602      	mov	r2, r0
 800b8a0:	460b      	mov	r3, r1
 800b8a2:	4614      	mov	r4, r2
 800b8a4:	461d      	mov	r5, r3
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	f7f4 fdbb 	bl	8000428 <__aeabi_f2d>
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800b8b8:	f7f4 fe0e 	bl	80004d8 <__aeabi_dmul>
 800b8bc:	4602      	mov	r2, r0
 800b8be:	460b      	mov	r3, r1
 800b8c0:	4610      	mov	r0, r2
 800b8c2:	4619      	mov	r1, r3
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800b8ca:	f7f4 fe05 	bl	80004d8 <__aeabi_dmul>
 800b8ce:	4602      	mov	r2, r0
 800b8d0:	460b      	mov	r3, r1
 800b8d2:	4610      	mov	r0, r2
 800b8d4:	4619      	mov	r1, r3
 800b8d6:	f04f 0200 	mov.w	r2, #0
 800b8da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b8de:	f7f4 ff25 	bl	800072c <__aeabi_ddiv>
 800b8e2:	4602      	mov	r2, r0
 800b8e4:	460b      	mov	r3, r1
 800b8e6:	4620      	mov	r0, r4
 800b8e8:	4629      	mov	r1, r5
 800b8ea:	f7f4 fc3f 	bl	800016c <__adddf3>
 800b8ee:	4602      	mov	r2, r0
 800b8f0:	460b      	mov	r3, r1
 800b8f2:	4690      	mov	r8, r2
 800b8f4:	4699      	mov	r9, r3
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	e9d3 0148 	ldrd	r0, r1, [r3, #288]	; 0x120
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800b902:	f7f4 fde9 	bl	80004d8 <__aeabi_dmul>
 800b906:	4602      	mov	r2, r0
 800b908:	460b      	mov	r3, r1
 800b90a:	4692      	mov	sl, r2
 800b90c:	469b      	mov	fp, r3
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800b914:	4618      	mov	r0, r3
 800b916:	f7f4 fd87 	bl	8000428 <__aeabi_f2d>
 800b91a:	4604      	mov	r4, r0
 800b91c:	460d      	mov	r5, r1
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800b924:	4618      	mov	r0, r3
 800b926:	f7f4 fd7f 	bl	8000428 <__aeabi_f2d>
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800b930:	f7f4 fdd2 	bl	80004d8 <__aeabi_dmul>
 800b934:	4602      	mov	r2, r0
 800b936:	460b      	mov	r3, r1
 800b938:	4620      	mov	r0, r4
 800b93a:	4629      	mov	r1, r5
 800b93c:	f7f4 fc16 	bl	800016c <__adddf3>
 800b940:	4602      	mov	r2, r0
 800b942:	460b      	mov	r3, r1
 800b944:	4614      	mov	r4, r2
 800b946:	461d      	mov	r5, r3
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b94e:	4618      	mov	r0, r3
 800b950:	f7f4 fd6a 	bl	8000428 <__aeabi_f2d>
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800b95a:	f7f4 fdbd 	bl	80004d8 <__aeabi_dmul>
 800b95e:	4602      	mov	r2, r0
 800b960:	460b      	mov	r3, r1
 800b962:	4610      	mov	r0, r2
 800b964:	4619      	mov	r1, r3
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800b96c:	f7f4 fdb4 	bl	80004d8 <__aeabi_dmul>
 800b970:	4602      	mov	r2, r0
 800b972:	460b      	mov	r3, r1
 800b974:	4610      	mov	r0, r2
 800b976:	4619      	mov	r1, r3
 800b978:	f04f 0200 	mov.w	r2, #0
 800b97c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b980:	f7f4 fed4 	bl	800072c <__aeabi_ddiv>
 800b984:	4602      	mov	r2, r0
 800b986:	460b      	mov	r3, r1
 800b988:	4620      	mov	r0, r4
 800b98a:	4629      	mov	r1, r5
 800b98c:	f7f4 fbee 	bl	800016c <__adddf3>
 800b990:	4602      	mov	r2, r0
 800b992:	460b      	mov	r3, r1
 800b994:	4650      	mov	r0, sl
 800b996:	4659      	mov	r1, fp
 800b998:	f7f4 fd9e 	bl	80004d8 <__aeabi_dmul>
 800b99c:	4602      	mov	r2, r0
 800b99e:	460b      	mov	r3, r1
 800b9a0:	4610      	mov	r0, r2
 800b9a2:	4619      	mov	r1, r3
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800b9aa:	f7f4 febf 	bl	800072c <__aeabi_ddiv>
 800b9ae:	4602      	mov	r2, r0
 800b9b0:	460b      	mov	r3, r1
 800b9b2:	4640      	mov	r0, r8
 800b9b4:	4649      	mov	r1, r9
 800b9b6:	f7f4 fbd9 	bl	800016c <__adddf3>
 800b9ba:	4602      	mov	r2, r0
 800b9bc:	460b      	mov	r3, r1
 800b9be:	4692      	mov	sl, r2
 800b9c0:	469b      	mov	fp, r3
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	e9d3 0148 	ldrd	r0, r1, [r3, #288]	; 0x120
 800b9c8:	2204      	movs	r2, #4
 800b9ca:	f002 fba0 	bl	800e10e <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800b9ce:	4604      	mov	r4, r0
 800b9d0:	460d      	mov	r5, r1
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800b9d8:	4618      	mov	r0, r3
 800b9da:	f7f4 fd25 	bl	8000428 <__aeabi_f2d>
 800b9de:	4680      	mov	r8, r0
 800b9e0:	4689      	mov	r9, r1
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	f7f4 fd1d 	bl	8000428 <__aeabi_f2d>
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800b9f4:	f7f4 fd70 	bl	80004d8 <__aeabi_dmul>
 800b9f8:	4602      	mov	r2, r0
 800b9fa:	460b      	mov	r3, r1
 800b9fc:	4640      	mov	r0, r8
 800b9fe:	4649      	mov	r1, r9
 800ba00:	f7f4 fbb4 	bl	800016c <__adddf3>
 800ba04:	4602      	mov	r2, r0
 800ba06:	460b      	mov	r3, r1
 800ba08:	4690      	mov	r8, r2
 800ba0a:	4699      	mov	r9, r3
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800ba12:	4618      	mov	r0, r3
 800ba14:	f7f4 fd08 	bl	8000428 <__aeabi_f2d>
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800ba1e:	f7f4 fd5b 	bl	80004d8 <__aeabi_dmul>
 800ba22:	4602      	mov	r2, r0
 800ba24:	460b      	mov	r3, r1
 800ba26:	4610      	mov	r0, r2
 800ba28:	4619      	mov	r1, r3
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800ba30:	f7f4 fd52 	bl	80004d8 <__aeabi_dmul>
 800ba34:	4602      	mov	r2, r0
 800ba36:	460b      	mov	r3, r1
 800ba38:	4610      	mov	r0, r2
 800ba3a:	4619      	mov	r1, r3
 800ba3c:	f04f 0200 	mov.w	r2, #0
 800ba40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ba44:	f7f4 fe72 	bl	800072c <__aeabi_ddiv>
 800ba48:	4602      	mov	r2, r0
 800ba4a:	460b      	mov	r3, r1
 800ba4c:	4640      	mov	r0, r8
 800ba4e:	4649      	mov	r1, r9
 800ba50:	f7f4 fb8c 	bl	800016c <__adddf3>
 800ba54:	4602      	mov	r2, r0
 800ba56:	460b      	mov	r3, r1
 800ba58:	4620      	mov	r0, r4
 800ba5a:	4629      	mov	r1, r5
 800ba5c:	f7f4 fd3c 	bl	80004d8 <__aeabi_dmul>
 800ba60:	4602      	mov	r2, r0
 800ba62:	460b      	mov	r3, r1
 800ba64:	4614      	mov	r4, r2
 800ba66:	461d      	mov	r5, r3
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	e003      	b.n	800ba74 <_ZN15Kalman_Filtresi10PredictPosEv+0x33c>
 800ba6c:	3c8efa35 	.word	0x3c8efa35
 800ba70:	411cf5c3 	.word	0x411cf5c3
 800ba74:	e9d3 0148 	ldrd	r0, r1, [r3, #288]	; 0x120
 800ba78:	4602      	mov	r2, r0
 800ba7a:	460b      	mov	r3, r1
 800ba7c:	f7f4 fb76 	bl	800016c <__adddf3>
 800ba80:	4602      	mov	r2, r0
 800ba82:	460b      	mov	r3, r1
 800ba84:	4610      	mov	r0, r2
 800ba86:	4619      	mov	r1, r3
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800ba8e:	f7f4 fd23 	bl	80004d8 <__aeabi_dmul>
 800ba92:	4602      	mov	r2, r0
 800ba94:	460b      	mov	r3, r1
 800ba96:	4620      	mov	r0, r4
 800ba98:	4629      	mov	r1, r5
 800ba9a:	f7f4 fe47 	bl	800072c <__aeabi_ddiv>
 800ba9e:	4602      	mov	r2, r0
 800baa0:	460b      	mov	r3, r1
 800baa2:	4650      	mov	r0, sl
 800baa4:	4659      	mov	r1, fp
 800baa6:	f7f4 fb61 	bl	800016c <__adddf3>
 800baaa:	4602      	mov	r2, r0
 800baac:	460b      	mov	r3, r1
 800baae:	4610      	mov	r0, r2
 800bab0:	4619      	mov	r1, r3
 800bab2:	f7f4 ffe9 	bl	8000a88 <__aeabi_d2f>
 800bab6:	4602      	mov	r2, r0
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	Sp1_2=Sp1_2 + Sp2_2*st + (Sp3_2*st*st)/2 + (st*st*(Sp1_3 + Sp2_3*st + (Sp3_3*st*st)/2))/st;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800bac4:	4618      	mov	r0, r3
 800bac6:	f7f4 fcaf 	bl	8000428 <__aeabi_f2d>
 800baca:	4604      	mov	r4, r0
 800bacc:	460d      	mov	r5, r1
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800bad4:	4618      	mov	r0, r3
 800bad6:	f7f4 fca7 	bl	8000428 <__aeabi_f2d>
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bae0:	f7f4 fcfa 	bl	80004d8 <__aeabi_dmul>
 800bae4:	4602      	mov	r2, r0
 800bae6:	460b      	mov	r3, r1
 800bae8:	4620      	mov	r0, r4
 800baea:	4629      	mov	r1, r5
 800baec:	f7f4 fb3e 	bl	800016c <__adddf3>
 800baf0:	4602      	mov	r2, r0
 800baf2:	460b      	mov	r3, r1
 800baf4:	4614      	mov	r4, r2
 800baf6:	461d      	mov	r5, r3
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800bafe:	4618      	mov	r0, r3
 800bb00:	f7f4 fc92 	bl	8000428 <__aeabi_f2d>
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bb0a:	f7f4 fce5 	bl	80004d8 <__aeabi_dmul>
 800bb0e:	4602      	mov	r2, r0
 800bb10:	460b      	mov	r3, r1
 800bb12:	4610      	mov	r0, r2
 800bb14:	4619      	mov	r1, r3
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bb1c:	f7f4 fcdc 	bl	80004d8 <__aeabi_dmul>
 800bb20:	4602      	mov	r2, r0
 800bb22:	460b      	mov	r3, r1
 800bb24:	4610      	mov	r0, r2
 800bb26:	4619      	mov	r1, r3
 800bb28:	f04f 0200 	mov.w	r2, #0
 800bb2c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bb30:	f7f4 fdfc 	bl	800072c <__aeabi_ddiv>
 800bb34:	4602      	mov	r2, r0
 800bb36:	460b      	mov	r3, r1
 800bb38:	4620      	mov	r0, r4
 800bb3a:	4629      	mov	r1, r5
 800bb3c:	f7f4 fb16 	bl	800016c <__adddf3>
 800bb40:	4602      	mov	r2, r0
 800bb42:	460b      	mov	r3, r1
 800bb44:	4690      	mov	r8, r2
 800bb46:	4699      	mov	r9, r3
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	e9d3 0148 	ldrd	r0, r1, [r3, #288]	; 0x120
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bb54:	f7f4 fcc0 	bl	80004d8 <__aeabi_dmul>
 800bb58:	4602      	mov	r2, r0
 800bb5a:	460b      	mov	r3, r1
 800bb5c:	4692      	mov	sl, r2
 800bb5e:	469b      	mov	fp, r3
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800bb66:	4618      	mov	r0, r3
 800bb68:	f7f4 fc5e 	bl	8000428 <__aeabi_f2d>
 800bb6c:	4604      	mov	r4, r0
 800bb6e:	460d      	mov	r5, r1
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800bb76:	4618      	mov	r0, r3
 800bb78:	f7f4 fc56 	bl	8000428 <__aeabi_f2d>
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bb82:	f7f4 fca9 	bl	80004d8 <__aeabi_dmul>
 800bb86:	4602      	mov	r2, r0
 800bb88:	460b      	mov	r3, r1
 800bb8a:	4620      	mov	r0, r4
 800bb8c:	4629      	mov	r1, r5
 800bb8e:	f7f4 faed 	bl	800016c <__adddf3>
 800bb92:	4602      	mov	r2, r0
 800bb94:	460b      	mov	r3, r1
 800bb96:	4614      	mov	r4, r2
 800bb98:	461d      	mov	r5, r3
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800bba0:	4618      	mov	r0, r3
 800bba2:	f7f4 fc41 	bl	8000428 <__aeabi_f2d>
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bbac:	f7f4 fc94 	bl	80004d8 <__aeabi_dmul>
 800bbb0:	4602      	mov	r2, r0
 800bbb2:	460b      	mov	r3, r1
 800bbb4:	4610      	mov	r0, r2
 800bbb6:	4619      	mov	r1, r3
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bbbe:	f7f4 fc8b 	bl	80004d8 <__aeabi_dmul>
 800bbc2:	4602      	mov	r2, r0
 800bbc4:	460b      	mov	r3, r1
 800bbc6:	4610      	mov	r0, r2
 800bbc8:	4619      	mov	r1, r3
 800bbca:	f04f 0200 	mov.w	r2, #0
 800bbce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bbd2:	f7f4 fdab 	bl	800072c <__aeabi_ddiv>
 800bbd6:	4602      	mov	r2, r0
 800bbd8:	460b      	mov	r3, r1
 800bbda:	4620      	mov	r0, r4
 800bbdc:	4629      	mov	r1, r5
 800bbde:	f7f4 fac5 	bl	800016c <__adddf3>
 800bbe2:	4602      	mov	r2, r0
 800bbe4:	460b      	mov	r3, r1
 800bbe6:	4650      	mov	r0, sl
 800bbe8:	4659      	mov	r1, fp
 800bbea:	f7f4 fc75 	bl	80004d8 <__aeabi_dmul>
 800bbee:	4602      	mov	r2, r0
 800bbf0:	460b      	mov	r3, r1
 800bbf2:	4610      	mov	r0, r2
 800bbf4:	4619      	mov	r1, r3
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bbfc:	f7f4 fd96 	bl	800072c <__aeabi_ddiv>
 800bc00:	4602      	mov	r2, r0
 800bc02:	460b      	mov	r3, r1
 800bc04:	4640      	mov	r0, r8
 800bc06:	4649      	mov	r1, r9
 800bc08:	f7f4 fab0 	bl	800016c <__adddf3>
 800bc0c:	4602      	mov	r2, r0
 800bc0e:	460b      	mov	r3, r1
 800bc10:	4610      	mov	r0, r2
 800bc12:	4619      	mov	r1, r3
 800bc14:	f7f4 ff38 	bl	8000a88 <__aeabi_d2f>
 800bc18:	4602      	mov	r2, r0
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	Sp1_3=Sp1_3 + Sp2_3*st + (Sp3_3*st*st)/2;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800bc26:	4618      	mov	r0, r3
 800bc28:	f7f4 fbfe 	bl	8000428 <__aeabi_f2d>
 800bc2c:	4604      	mov	r4, r0
 800bc2e:	460d      	mov	r5, r1
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800bc36:	4618      	mov	r0, r3
 800bc38:	f7f4 fbf6 	bl	8000428 <__aeabi_f2d>
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bc42:	f7f4 fc49 	bl	80004d8 <__aeabi_dmul>
 800bc46:	4602      	mov	r2, r0
 800bc48:	460b      	mov	r3, r1
 800bc4a:	4620      	mov	r0, r4
 800bc4c:	4629      	mov	r1, r5
 800bc4e:	f7f4 fa8d 	bl	800016c <__adddf3>
 800bc52:	4602      	mov	r2, r0
 800bc54:	460b      	mov	r3, r1
 800bc56:	4614      	mov	r4, r2
 800bc58:	461d      	mov	r5, r3
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800bc60:	4618      	mov	r0, r3
 800bc62:	f7f4 fbe1 	bl	8000428 <__aeabi_f2d>
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bc6c:	f7f4 fc34 	bl	80004d8 <__aeabi_dmul>
 800bc70:	4602      	mov	r2, r0
 800bc72:	460b      	mov	r3, r1
 800bc74:	4610      	mov	r0, r2
 800bc76:	4619      	mov	r1, r3
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bc7e:	f7f4 fc2b 	bl	80004d8 <__aeabi_dmul>
 800bc82:	4602      	mov	r2, r0
 800bc84:	460b      	mov	r3, r1
 800bc86:	4610      	mov	r0, r2
 800bc88:	4619      	mov	r1, r3
 800bc8a:	f04f 0200 	mov.w	r2, #0
 800bc8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bc92:	f7f4 fd4b 	bl	800072c <__aeabi_ddiv>
 800bc96:	4602      	mov	r2, r0
 800bc98:	460b      	mov	r3, r1
 800bc9a:	4620      	mov	r0, r4
 800bc9c:	4629      	mov	r1, r5
 800bc9e:	f7f4 fa65 	bl	800016c <__adddf3>
 800bca2:	4602      	mov	r2, r0
 800bca4:	460b      	mov	r3, r1
 800bca6:	4610      	mov	r0, r2
 800bca8:	4619      	mov	r1, r3
 800bcaa:	f7f4 feed 	bl	8000a88 <__aeabi_d2f>
 800bcae:	4602      	mov	r2, r0
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	Sp1_4=Sp1_4 + Sp2_4*st + (Sp3_4*st*st)/2;
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	f7f4 fbb3 	bl	8000428 <__aeabi_f2d>
 800bcc2:	4604      	mov	r4, r0
 800bcc4:	460d      	mov	r5, r1
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800bccc:	4618      	mov	r0, r3
 800bcce:	f7f4 fbab 	bl	8000428 <__aeabi_f2d>
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bcd8:	f7f4 fbfe 	bl	80004d8 <__aeabi_dmul>
 800bcdc:	4602      	mov	r2, r0
 800bcde:	460b      	mov	r3, r1
 800bce0:	4620      	mov	r0, r4
 800bce2:	4629      	mov	r1, r5
 800bce4:	f7f4 fa42 	bl	800016c <__adddf3>
 800bce8:	4602      	mov	r2, r0
 800bcea:	460b      	mov	r3, r1
 800bcec:	4614      	mov	r4, r2
 800bcee:	461d      	mov	r5, r3
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	f7f4 fb96 	bl	8000428 <__aeabi_f2d>
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bd02:	f7f4 fbe9 	bl	80004d8 <__aeabi_dmul>
 800bd06:	4602      	mov	r2, r0
 800bd08:	460b      	mov	r3, r1
 800bd0a:	4610      	mov	r0, r2
 800bd0c:	4619      	mov	r1, r3
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bd14:	f7f4 fbe0 	bl	80004d8 <__aeabi_dmul>
 800bd18:	4602      	mov	r2, r0
 800bd1a:	460b      	mov	r3, r1
 800bd1c:	4610      	mov	r0, r2
 800bd1e:	4619      	mov	r1, r3
 800bd20:	f04f 0200 	mov.w	r2, #0
 800bd24:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bd28:	f7f4 fd00 	bl	800072c <__aeabi_ddiv>
 800bd2c:	4602      	mov	r2, r0
 800bd2e:	460b      	mov	r3, r1
 800bd30:	4620      	mov	r0, r4
 800bd32:	4629      	mov	r1, r5
 800bd34:	f7f4 fa1a 	bl	800016c <__adddf3>
 800bd38:	4602      	mov	r2, r0
 800bd3a:	460b      	mov	r3, r1
 800bd3c:	4610      	mov	r0, r2
 800bd3e:	4619      	mov	r1, r3
 800bd40:	f7f4 fea2 	bl	8000a88 <__aeabi_d2f>
 800bd44:	4602      	mov	r2, r0
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	Sp2_1=Sp2_1 + Sp3_1*st + (st*st*(Sp2_2 + Sp3_2*st))/st + ((pow(st,4))*(Sp2_3 + Sp3_3*st))/(2*st*st);
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800bd52:	4618      	mov	r0, r3
 800bd54:	f7f4 fb68 	bl	8000428 <__aeabi_f2d>
 800bd58:	4604      	mov	r4, r0
 800bd5a:	460d      	mov	r5, r1
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800bd62:	4618      	mov	r0, r3
 800bd64:	f7f4 fb60 	bl	8000428 <__aeabi_f2d>
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bd6e:	f7f4 fbb3 	bl	80004d8 <__aeabi_dmul>
 800bd72:	4602      	mov	r2, r0
 800bd74:	460b      	mov	r3, r1
 800bd76:	4620      	mov	r0, r4
 800bd78:	4629      	mov	r1, r5
 800bd7a:	f7f4 f9f7 	bl	800016c <__adddf3>
 800bd7e:	4602      	mov	r2, r0
 800bd80:	460b      	mov	r3, r1
 800bd82:	4690      	mov	r8, r2
 800bd84:	4699      	mov	r9, r3
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	e9d3 0148 	ldrd	r0, r1, [r3, #288]	; 0x120
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bd92:	f7f4 fba1 	bl	80004d8 <__aeabi_dmul>
 800bd96:	4602      	mov	r2, r0
 800bd98:	460b      	mov	r3, r1
 800bd9a:	4692      	mov	sl, r2
 800bd9c:	469b      	mov	fp, r3
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800bda4:	4618      	mov	r0, r3
 800bda6:	f7f4 fb3f 	bl	8000428 <__aeabi_f2d>
 800bdaa:	4604      	mov	r4, r0
 800bdac:	460d      	mov	r5, r1
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	f7f4 fb37 	bl	8000428 <__aeabi_f2d>
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bdc0:	f7f4 fb8a 	bl	80004d8 <__aeabi_dmul>
 800bdc4:	4602      	mov	r2, r0
 800bdc6:	460b      	mov	r3, r1
 800bdc8:	4620      	mov	r0, r4
 800bdca:	4629      	mov	r1, r5
 800bdcc:	f7f4 f9ce 	bl	800016c <__adddf3>
 800bdd0:	4602      	mov	r2, r0
 800bdd2:	460b      	mov	r3, r1
 800bdd4:	4650      	mov	r0, sl
 800bdd6:	4659      	mov	r1, fp
 800bdd8:	f7f4 fb7e 	bl	80004d8 <__aeabi_dmul>
 800bddc:	4602      	mov	r2, r0
 800bdde:	460b      	mov	r3, r1
 800bde0:	4610      	mov	r0, r2
 800bde2:	4619      	mov	r1, r3
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bdea:	f7f4 fc9f 	bl	800072c <__aeabi_ddiv>
 800bdee:	4602      	mov	r2, r0
 800bdf0:	460b      	mov	r3, r1
 800bdf2:	4640      	mov	r0, r8
 800bdf4:	4649      	mov	r1, r9
 800bdf6:	f7f4 f9b9 	bl	800016c <__adddf3>
 800bdfa:	4602      	mov	r2, r0
 800bdfc:	460b      	mov	r3, r1
 800bdfe:	4692      	mov	sl, r2
 800be00:	469b      	mov	fp, r3
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	e9d3 0148 	ldrd	r0, r1, [r3, #288]	; 0x120
 800be08:	2204      	movs	r2, #4
 800be0a:	f002 f980 	bl	800e10e <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800be0e:	4604      	mov	r4, r0
 800be10:	460d      	mov	r5, r1
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800be18:	4618      	mov	r0, r3
 800be1a:	f7f4 fb05 	bl	8000428 <__aeabi_f2d>
 800be1e:	4680      	mov	r8, r0
 800be20:	4689      	mov	r9, r1
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800be28:	4618      	mov	r0, r3
 800be2a:	f7f4 fafd 	bl	8000428 <__aeabi_f2d>
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800be34:	f7f4 fb50 	bl	80004d8 <__aeabi_dmul>
 800be38:	4602      	mov	r2, r0
 800be3a:	460b      	mov	r3, r1
 800be3c:	4640      	mov	r0, r8
 800be3e:	4649      	mov	r1, r9
 800be40:	f7f4 f994 	bl	800016c <__adddf3>
 800be44:	4602      	mov	r2, r0
 800be46:	460b      	mov	r3, r1
 800be48:	4620      	mov	r0, r4
 800be4a:	4629      	mov	r1, r5
 800be4c:	f7f4 fb44 	bl	80004d8 <__aeabi_dmul>
 800be50:	4602      	mov	r2, r0
 800be52:	460b      	mov	r3, r1
 800be54:	4614      	mov	r4, r2
 800be56:	461d      	mov	r5, r3
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	e9d3 0148 	ldrd	r0, r1, [r3, #288]	; 0x120
 800be5e:	4602      	mov	r2, r0
 800be60:	460b      	mov	r3, r1
 800be62:	f7f4 f983 	bl	800016c <__adddf3>
 800be66:	4602      	mov	r2, r0
 800be68:	460b      	mov	r3, r1
 800be6a:	4610      	mov	r0, r2
 800be6c:	4619      	mov	r1, r3
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800be74:	f7f4 fb30 	bl	80004d8 <__aeabi_dmul>
 800be78:	4602      	mov	r2, r0
 800be7a:	460b      	mov	r3, r1
 800be7c:	4620      	mov	r0, r4
 800be7e:	4629      	mov	r1, r5
 800be80:	f7f4 fc54 	bl	800072c <__aeabi_ddiv>
 800be84:	4602      	mov	r2, r0
 800be86:	460b      	mov	r3, r1
 800be88:	4650      	mov	r0, sl
 800be8a:	4659      	mov	r1, fp
 800be8c:	f7f4 f96e 	bl	800016c <__adddf3>
 800be90:	4602      	mov	r2, r0
 800be92:	460b      	mov	r3, r1
 800be94:	4610      	mov	r0, r2
 800be96:	4619      	mov	r1, r3
 800be98:	f7f4 fdf6 	bl	8000a88 <__aeabi_d2f>
 800be9c:	4602      	mov	r2, r0
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	Sp2_2=Sp2_2 + sv + Sp3_2*st + (st*st*(Sp2_3 + Sp3_3*st))/st;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 800beb0:	4619      	mov	r1, r3
 800beb2:	4610      	mov	r0, r2
 800beb4:	f7f4 fe3e 	bl	8000b34 <__addsf3>
 800beb8:	4603      	mov	r3, r0
 800beba:	4618      	mov	r0, r3
 800bebc:	f7f4 fab4 	bl	8000428 <__aeabi_f2d>
 800bec0:	4604      	mov	r4, r0
 800bec2:	460d      	mov	r5, r1
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800beca:	4618      	mov	r0, r3
 800becc:	f7f4 faac 	bl	8000428 <__aeabi_f2d>
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bed6:	f7f4 faff 	bl	80004d8 <__aeabi_dmul>
 800beda:	4602      	mov	r2, r0
 800bedc:	460b      	mov	r3, r1
 800bede:	4620      	mov	r0, r4
 800bee0:	4629      	mov	r1, r5
 800bee2:	f7f4 f943 	bl	800016c <__adddf3>
 800bee6:	4602      	mov	r2, r0
 800bee8:	460b      	mov	r3, r1
 800beea:	4690      	mov	r8, r2
 800beec:	4699      	mov	r9, r3
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	e9d3 0148 	ldrd	r0, r1, [r3, #288]	; 0x120
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800befa:	f7f4 faed 	bl	80004d8 <__aeabi_dmul>
 800befe:	4602      	mov	r2, r0
 800bf00:	460b      	mov	r3, r1
 800bf02:	4692      	mov	sl, r2
 800bf04:	469b      	mov	fp, r3
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800bf0c:	4618      	mov	r0, r3
 800bf0e:	f7f4 fa8b 	bl	8000428 <__aeabi_f2d>
 800bf12:	4604      	mov	r4, r0
 800bf14:	460d      	mov	r5, r1
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	f7f4 fa83 	bl	8000428 <__aeabi_f2d>
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bf28:	f7f4 fad6 	bl	80004d8 <__aeabi_dmul>
 800bf2c:	4602      	mov	r2, r0
 800bf2e:	460b      	mov	r3, r1
 800bf30:	4620      	mov	r0, r4
 800bf32:	4629      	mov	r1, r5
 800bf34:	f7f4 f91a 	bl	800016c <__adddf3>
 800bf38:	4602      	mov	r2, r0
 800bf3a:	460b      	mov	r3, r1
 800bf3c:	4650      	mov	r0, sl
 800bf3e:	4659      	mov	r1, fp
 800bf40:	f7f4 faca 	bl	80004d8 <__aeabi_dmul>
 800bf44:	4602      	mov	r2, r0
 800bf46:	460b      	mov	r3, r1
 800bf48:	4610      	mov	r0, r2
 800bf4a:	4619      	mov	r1, r3
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bf52:	f7f4 fbeb 	bl	800072c <__aeabi_ddiv>
 800bf56:	4602      	mov	r2, r0
 800bf58:	460b      	mov	r3, r1
 800bf5a:	4640      	mov	r0, r8
 800bf5c:	4649      	mov	r1, r9
 800bf5e:	f7f4 f905 	bl	800016c <__adddf3>
 800bf62:	4602      	mov	r2, r0
 800bf64:	460b      	mov	r3, r1
 800bf66:	4610      	mov	r0, r2
 800bf68:	4619      	mov	r1, r3
 800bf6a:	f7f4 fd8d 	bl	8000a88 <__aeabi_d2f>
 800bf6e:	4602      	mov	r2, r0
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	Sp2_3=Sp2_3 + Sp3_3*st;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	f7f4 fa53 	bl	8000428 <__aeabi_f2d>
 800bf82:	4604      	mov	r4, r0
 800bf84:	460d      	mov	r5, r1
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	f7f4 fa4b 	bl	8000428 <__aeabi_f2d>
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bf98:	f7f4 fa9e 	bl	80004d8 <__aeabi_dmul>
 800bf9c:	4602      	mov	r2, r0
 800bf9e:	460b      	mov	r3, r1
 800bfa0:	4620      	mov	r0, r4
 800bfa2:	4629      	mov	r1, r5
 800bfa4:	f7f4 f8e2 	bl	800016c <__adddf3>
 800bfa8:	4602      	mov	r2, r0
 800bfaa:	460b      	mov	r3, r1
 800bfac:	4610      	mov	r0, r2
 800bfae:	4619      	mov	r1, r3
 800bfb0:	f7f4 fd6a 	bl	8000a88 <__aeabi_d2f>
 800bfb4:	4602      	mov	r2, r0
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	Sp2_4=Sp2_4 + Sp3_4*st;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	f7f4 fa30 	bl	8000428 <__aeabi_f2d>
 800bfc8:	4604      	mov	r4, r0
 800bfca:	460d      	mov	r5, r1
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800bfd2:	4618      	mov	r0, r3
 800bfd4:	f7f4 fa28 	bl	8000428 <__aeabi_f2d>
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800bfde:	f7f4 fa7b 	bl	80004d8 <__aeabi_dmul>
 800bfe2:	4602      	mov	r2, r0
 800bfe4:	460b      	mov	r3, r1
 800bfe6:	4620      	mov	r0, r4
 800bfe8:	4629      	mov	r1, r5
 800bfea:	f7f4 f8bf 	bl	800016c <__adddf3>
 800bfee:	4602      	mov	r2, r0
 800bff0:	460b      	mov	r3, r1
 800bff2:	4610      	mov	r0, r2
 800bff4:	4619      	mov	r1, r3
 800bff6:	f7f4 fd47 	bl	8000a88 <__aeabi_d2f>
 800bffa:	4602      	mov	r2, r0
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	Sp3_1=Sp3_1 + Sp3_2*(st) + (Sp3_3*st*st)/2;
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c008:	4618      	mov	r0, r3
 800c00a:	f7f4 fa0d 	bl	8000428 <__aeabi_f2d>
 800c00e:	4604      	mov	r4, r0
 800c010:	460d      	mov	r5, r1
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800c018:	4618      	mov	r0, r3
 800c01a:	f7f4 fa05 	bl	8000428 <__aeabi_f2d>
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800c024:	f7f4 fa58 	bl	80004d8 <__aeabi_dmul>
 800c028:	4602      	mov	r2, r0
 800c02a:	460b      	mov	r3, r1
 800c02c:	4620      	mov	r0, r4
 800c02e:	4629      	mov	r1, r5
 800c030:	f7f4 f89c 	bl	800016c <__adddf3>
 800c034:	4602      	mov	r2, r0
 800c036:	460b      	mov	r3, r1
 800c038:	4614      	mov	r4, r2
 800c03a:	461d      	mov	r5, r3
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800c042:	4618      	mov	r0, r3
 800c044:	f7f4 f9f0 	bl	8000428 <__aeabi_f2d>
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800c04e:	f7f4 fa43 	bl	80004d8 <__aeabi_dmul>
 800c052:	4602      	mov	r2, r0
 800c054:	460b      	mov	r3, r1
 800c056:	4610      	mov	r0, r2
 800c058:	4619      	mov	r1, r3
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800c060:	f7f4 fa3a 	bl	80004d8 <__aeabi_dmul>
 800c064:	4602      	mov	r2, r0
 800c066:	460b      	mov	r3, r1
 800c068:	4610      	mov	r0, r2
 800c06a:	4619      	mov	r1, r3
 800c06c:	f04f 0200 	mov.w	r2, #0
 800c070:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c074:	f7f4 fb5a 	bl	800072c <__aeabi_ddiv>
 800c078:	4602      	mov	r2, r0
 800c07a:	460b      	mov	r3, r1
 800c07c:	4620      	mov	r0, r4
 800c07e:	4629      	mov	r1, r5
 800c080:	f7f4 f874 	bl	800016c <__adddf3>
 800c084:	4602      	mov	r2, r0
 800c086:	460b      	mov	r3, r1
 800c088:	4610      	mov	r0, r2
 800c08a:	4619      	mov	r1, r3
 800c08c:	f7f4 fcfc 	bl	8000a88 <__aeabi_d2f>
 800c090:	4602      	mov	r2, r0
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	Sp3_2=Sp3_2 + Sp3_3*(st);
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800c09e:	4618      	mov	r0, r3
 800c0a0:	f7f4 f9c2 	bl	8000428 <__aeabi_f2d>
 800c0a4:	4604      	mov	r4, r0
 800c0a6:	460d      	mov	r5, r1
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	f7f4 f9ba 	bl	8000428 <__aeabi_f2d>
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800c0ba:	f7f4 fa0d 	bl	80004d8 <__aeabi_dmul>
 800c0be:	4602      	mov	r2, r0
 800c0c0:	460b      	mov	r3, r1
 800c0c2:	4620      	mov	r0, r4
 800c0c4:	4629      	mov	r1, r5
 800c0c6:	f7f4 f851 	bl	800016c <__adddf3>
 800c0ca:	4602      	mov	r2, r0
 800c0cc:	460b      	mov	r3, r1
 800c0ce:	4610      	mov	r0, r2
 800c0d0:	4619      	mov	r1, r3
 800c0d2:	f7f4 fcd9 	bl	8000a88 <__aeabi_d2f>
 800c0d6:	4602      	mov	r2, r0
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	Sp3_3=Sp3_3 + sa_p;
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 800c0ea:	4619      	mov	r1, r3
 800c0ec:	4610      	mov	r0, r2
 800c0ee:	f7f4 fd21 	bl	8000b34 <__addsf3>
 800c0f2:	4603      	mov	r3, r0
 800c0f4:	461a      	mov	r2, r3
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	Sp3_4=Sp3_4;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	Sp4_1=Sp4_1 + Sp4_2*(st) + (Sp4_3*st*st)/2;
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800c10e:	4618      	mov	r0, r3
 800c110:	f7f4 f98a 	bl	8000428 <__aeabi_f2d>
 800c114:	4604      	mov	r4, r0
 800c116:	460d      	mov	r5, r1
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800c11e:	4618      	mov	r0, r3
 800c120:	f7f4 f982 	bl	8000428 <__aeabi_f2d>
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800c12a:	f7f4 f9d5 	bl	80004d8 <__aeabi_dmul>
 800c12e:	4602      	mov	r2, r0
 800c130:	460b      	mov	r3, r1
 800c132:	4620      	mov	r0, r4
 800c134:	4629      	mov	r1, r5
 800c136:	f7f4 f819 	bl	800016c <__adddf3>
 800c13a:	4602      	mov	r2, r0
 800c13c:	460b      	mov	r3, r1
 800c13e:	4614      	mov	r4, r2
 800c140:	461d      	mov	r5, r3
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800c148:	4618      	mov	r0, r3
 800c14a:	f7f4 f96d 	bl	8000428 <__aeabi_f2d>
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800c154:	f7f4 f9c0 	bl	80004d8 <__aeabi_dmul>
 800c158:	4602      	mov	r2, r0
 800c15a:	460b      	mov	r3, r1
 800c15c:	4610      	mov	r0, r2
 800c15e:	4619      	mov	r1, r3
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800c166:	f7f4 f9b7 	bl	80004d8 <__aeabi_dmul>
 800c16a:	4602      	mov	r2, r0
 800c16c:	460b      	mov	r3, r1
 800c16e:	4610      	mov	r0, r2
 800c170:	4619      	mov	r1, r3
 800c172:	f04f 0200 	mov.w	r2, #0
 800c176:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c17a:	f7f4 fad7 	bl	800072c <__aeabi_ddiv>
 800c17e:	4602      	mov	r2, r0
 800c180:	460b      	mov	r3, r1
 800c182:	4620      	mov	r0, r4
 800c184:	4629      	mov	r1, r5
 800c186:	f7f3 fff1 	bl	800016c <__adddf3>
 800c18a:	4602      	mov	r2, r0
 800c18c:	460b      	mov	r3, r1
 800c18e:	4610      	mov	r0, r2
 800c190:	4619      	mov	r1, r3
 800c192:	f7f4 fc79 	bl	8000a88 <__aeabi_d2f>
 800c196:	4602      	mov	r2, r0
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	Sp4_2=Sp4_2 + Sp4_3*(st);
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800c1a4:	4618      	mov	r0, r3
 800c1a6:	f7f4 f93f 	bl	8000428 <__aeabi_f2d>
 800c1aa:	4604      	mov	r4, r0
 800c1ac:	460d      	mov	r5, r1
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800c1b4:	4618      	mov	r0, r3
 800c1b6:	f7f4 f937 	bl	8000428 <__aeabi_f2d>
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800c1c0:	f7f4 f98a 	bl	80004d8 <__aeabi_dmul>
 800c1c4:	4602      	mov	r2, r0
 800c1c6:	460b      	mov	r3, r1
 800c1c8:	4620      	mov	r0, r4
 800c1ca:	4629      	mov	r1, r5
 800c1cc:	f7f3 ffce 	bl	800016c <__adddf3>
 800c1d0:	4602      	mov	r2, r0
 800c1d2:	460b      	mov	r3, r1
 800c1d4:	4610      	mov	r0, r2
 800c1d6:	4619      	mov	r1, r3
 800c1d8:	f7f4 fc56 	bl	8000a88 <__aeabi_d2f>
 800c1dc:	4602      	mov	r2, r0
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	Sp4_3=Sp4_3;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	Sp4_4=Sp4_4 + sb_p;
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800c1fc:	4619      	mov	r1, r3
 800c1fe:	4610      	mov	r0, r2
 800c200:	f7f4 fc98 	bl	8000b34 <__addsf3>
 800c204:	4603      	mov	r3, r0
 800c206:	461a      	mov	r2, r3
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
}
 800c20e:	bf00      	nop
 800c210:	3710      	adds	r7, #16
 800c212:	46bd      	mov	sp, r7
 800c214:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c218 <_ZN15Kalman_Filtresi9UpdatePosEv>:

void Kalman_Filtresi::UpdatePos() {
 800c218:	b590      	push	{r4, r7, lr}
 800c21a:	b08d      	sub	sp, #52	; 0x34
 800c21c:	af00      	add	r7, sp, #0
 800c21e:	6078      	str	r0, [r7, #4]
	float A = Qap*Qgps + Qap*Sp1_1 + Qgps*Sp3_3 + Qgps*Sp3_4 + Qgps*Sp4_3 + Qgps*Sp4_4 + Sp1_1*Sp3_3 - Sp1_3*Sp3_1 + Sp1_1*Sp3_4 - Sp1_4*Sp3_1 + Sp1_1*Sp4_3 - Sp1_3*Sp4_1 + Sp1_1*Sp4_4 - Sp1_4*Sp4_1;
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	f8d3 21c4 	ldr.w	r2, [r3, #452]	; 0x1c4
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 800c22c:	4619      	mov	r1, r3
 800c22e:	4610      	mov	r0, r2
 800c230:	f7f4 fd88 	bl	8000d44 <__aeabi_fmul>
 800c234:	4603      	mov	r3, r0
 800c236:	461c      	mov	r4, r3
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	f8d3 21c4 	ldr.w	r2, [r3, #452]	; 0x1c4
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800c244:	4619      	mov	r1, r3
 800c246:	4610      	mov	r0, r2
 800c248:	f7f4 fd7c 	bl	8000d44 <__aeabi_fmul>
 800c24c:	4603      	mov	r3, r0
 800c24e:	4619      	mov	r1, r3
 800c250:	4620      	mov	r0, r4
 800c252:	f7f4 fc6f 	bl	8000b34 <__addsf3>
 800c256:	4603      	mov	r3, r0
 800c258:	461c      	mov	r4, r3
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	f8d3 21d0 	ldr.w	r2, [r3, #464]	; 0x1d0
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800c266:	4619      	mov	r1, r3
 800c268:	4610      	mov	r0, r2
 800c26a:	f7f4 fd6b 	bl	8000d44 <__aeabi_fmul>
 800c26e:	4603      	mov	r3, r0
 800c270:	4619      	mov	r1, r3
 800c272:	4620      	mov	r0, r4
 800c274:	f7f4 fc5e 	bl	8000b34 <__addsf3>
 800c278:	4603      	mov	r3, r0
 800c27a:	461c      	mov	r4, r3
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	f8d3 21d0 	ldr.w	r2, [r3, #464]	; 0x1d0
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800c288:	4619      	mov	r1, r3
 800c28a:	4610      	mov	r0, r2
 800c28c:	f7f4 fd5a 	bl	8000d44 <__aeabi_fmul>
 800c290:	4603      	mov	r3, r0
 800c292:	4619      	mov	r1, r3
 800c294:	4620      	mov	r0, r4
 800c296:	f7f4 fc4d 	bl	8000b34 <__addsf3>
 800c29a:	4603      	mov	r3, r0
 800c29c:	461c      	mov	r4, r3
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	f8d3 21d0 	ldr.w	r2, [r3, #464]	; 0x1d0
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800c2aa:	4619      	mov	r1, r3
 800c2ac:	4610      	mov	r0, r2
 800c2ae:	f7f4 fd49 	bl	8000d44 <__aeabi_fmul>
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	4619      	mov	r1, r3
 800c2b6:	4620      	mov	r0, r4
 800c2b8:	f7f4 fc3c 	bl	8000b34 <__addsf3>
 800c2bc:	4603      	mov	r3, r0
 800c2be:	461c      	mov	r4, r3
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f8d3 21d0 	ldr.w	r2, [r3, #464]	; 0x1d0
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800c2cc:	4619      	mov	r1, r3
 800c2ce:	4610      	mov	r0, r2
 800c2d0:	f7f4 fd38 	bl	8000d44 <__aeabi_fmul>
 800c2d4:	4603      	mov	r3, r0
 800c2d6:	4619      	mov	r1, r3
 800c2d8:	4620      	mov	r0, r4
 800c2da:	f7f4 fc2b 	bl	8000b34 <__addsf3>
 800c2de:	4603      	mov	r3, r0
 800c2e0:	461c      	mov	r4, r3
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800c2ee:	4619      	mov	r1, r3
 800c2f0:	4610      	mov	r0, r2
 800c2f2:	f7f4 fd27 	bl	8000d44 <__aeabi_fmul>
 800c2f6:	4603      	mov	r3, r0
 800c2f8:	4619      	mov	r1, r3
 800c2fa:	4620      	mov	r0, r4
 800c2fc:	f7f4 fc1a 	bl	8000b34 <__addsf3>
 800c300:	4603      	mov	r3, r0
 800c302:	461c      	mov	r4, r3
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c310:	4619      	mov	r1, r3
 800c312:	4610      	mov	r0, r2
 800c314:	f7f4 fd16 	bl	8000d44 <__aeabi_fmul>
 800c318:	4603      	mov	r3, r0
 800c31a:	4619      	mov	r1, r3
 800c31c:	4620      	mov	r0, r4
 800c31e:	f7f4 fc07 	bl	8000b30 <__aeabi_fsub>
 800c322:	4603      	mov	r3, r0
 800c324:	461c      	mov	r4, r3
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800c332:	4619      	mov	r1, r3
 800c334:	4610      	mov	r0, r2
 800c336:	f7f4 fd05 	bl	8000d44 <__aeabi_fmul>
 800c33a:	4603      	mov	r3, r0
 800c33c:	4619      	mov	r1, r3
 800c33e:	4620      	mov	r0, r4
 800c340:	f7f4 fbf8 	bl	8000b34 <__addsf3>
 800c344:	4603      	mov	r3, r0
 800c346:	461c      	mov	r4, r3
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c354:	4619      	mov	r1, r3
 800c356:	4610      	mov	r0, r2
 800c358:	f7f4 fcf4 	bl	8000d44 <__aeabi_fmul>
 800c35c:	4603      	mov	r3, r0
 800c35e:	4619      	mov	r1, r3
 800c360:	4620      	mov	r0, r4
 800c362:	f7f4 fbe5 	bl	8000b30 <__aeabi_fsub>
 800c366:	4603      	mov	r3, r0
 800c368:	461c      	mov	r4, r3
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800c376:	4619      	mov	r1, r3
 800c378:	4610      	mov	r0, r2
 800c37a:	f7f4 fce3 	bl	8000d44 <__aeabi_fmul>
 800c37e:	4603      	mov	r3, r0
 800c380:	4619      	mov	r1, r3
 800c382:	4620      	mov	r0, r4
 800c384:	f7f4 fbd6 	bl	8000b34 <__addsf3>
 800c388:	4603      	mov	r3, r0
 800c38a:	461c      	mov	r4, r3
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800c398:	4619      	mov	r1, r3
 800c39a:	4610      	mov	r0, r2
 800c39c:	f7f4 fcd2 	bl	8000d44 <__aeabi_fmul>
 800c3a0:	4603      	mov	r3, r0
 800c3a2:	4619      	mov	r1, r3
 800c3a4:	4620      	mov	r0, r4
 800c3a6:	f7f4 fbc3 	bl	8000b30 <__aeabi_fsub>
 800c3aa:	4603      	mov	r3, r0
 800c3ac:	461c      	mov	r4, r3
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800c3ba:	4619      	mov	r1, r3
 800c3bc:	4610      	mov	r0, r2
 800c3be:	f7f4 fcc1 	bl	8000d44 <__aeabi_fmul>
 800c3c2:	4603      	mov	r3, r0
 800c3c4:	4619      	mov	r1, r3
 800c3c6:	4620      	mov	r0, r4
 800c3c8:	f7f4 fbb4 	bl	8000b34 <__addsf3>
 800c3cc:	4603      	mov	r3, r0
 800c3ce:	461c      	mov	r4, r3
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800c3dc:	4619      	mov	r1, r3
 800c3de:	4610      	mov	r0, r2
 800c3e0:	f7f4 fcb0 	bl	8000d44 <__aeabi_fmul>
 800c3e4:	4603      	mov	r3, r0
 800c3e6:	4619      	mov	r1, r3
 800c3e8:	4620      	mov	r0, r4
 800c3ea:	f7f4 fba1 	bl	8000b30 <__aeabi_fsub>
 800c3ee:	4603      	mov	r3, r0
 800c3f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	float Kt1_1=1 - (Qgps*(Qap + Sp3_3 + Sp3_4 + Sp4_3 + Sp4_4))/A;
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	f8d3 41d0 	ldr.w	r4, [r3, #464]	; 0x1d0
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	f8d3 21c4 	ldr.w	r2, [r3, #452]	; 0x1c4
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800c404:	4619      	mov	r1, r3
 800c406:	4610      	mov	r0, r2
 800c408:	f7f4 fb94 	bl	8000b34 <__addsf3>
 800c40c:	4603      	mov	r3, r0
 800c40e:	461a      	mov	r2, r3
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800c416:	4619      	mov	r1, r3
 800c418:	4610      	mov	r0, r2
 800c41a:	f7f4 fb8b 	bl	8000b34 <__addsf3>
 800c41e:	4603      	mov	r3, r0
 800c420:	461a      	mov	r2, r3
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800c428:	4619      	mov	r1, r3
 800c42a:	4610      	mov	r0, r2
 800c42c:	f7f4 fb82 	bl	8000b34 <__addsf3>
 800c430:	4603      	mov	r3, r0
 800c432:	461a      	mov	r2, r3
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800c43a:	4619      	mov	r1, r3
 800c43c:	4610      	mov	r0, r2
 800c43e:	f7f4 fb79 	bl	8000b34 <__addsf3>
 800c442:	4603      	mov	r3, r0
 800c444:	4619      	mov	r1, r3
 800c446:	4620      	mov	r0, r4
 800c448:	f7f4 fc7c 	bl	8000d44 <__aeabi_fmul>
 800c44c:	4603      	mov	r3, r0
 800c44e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c450:	4618      	mov	r0, r3
 800c452:	f7f4 fd2b 	bl	8000eac <__aeabi_fdiv>
 800c456:	4603      	mov	r3, r0
 800c458:	4619      	mov	r1, r3
 800c45a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800c45e:	f7f4 fb67 	bl	8000b30 <__aeabi_fsub>
 800c462:	4603      	mov	r3, r0
 800c464:	62bb      	str	r3, [r7, #40]	; 0x28
	float Kt1_2=(Qgps*(Sp1_3 + Sp1_4))/A;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	f8d3 41d0 	ldr.w	r4, [r3, #464]	; 0x1d0
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800c478:	4619      	mov	r1, r3
 800c47a:	4610      	mov	r0, r2
 800c47c:	f7f4 fb5a 	bl	8000b34 <__addsf3>
 800c480:	4603      	mov	r3, r0
 800c482:	4619      	mov	r1, r3
 800c484:	4620      	mov	r0, r4
 800c486:	f7f4 fc5d 	bl	8000d44 <__aeabi_fmul>
 800c48a:	4603      	mov	r3, r0
 800c48c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c48e:	4618      	mov	r0, r3
 800c490:	f7f4 fd0c 	bl	8000eac <__aeabi_fdiv>
 800c494:	4603      	mov	r3, r0
 800c496:	627b      	str	r3, [r7, #36]	; 0x24
	float Kt2_1=(Qap*Sp2_1 + Sp2_1*Sp3_3 - Sp2_3*Sp3_1 + Sp2_1*Sp3_4 - Sp2_4*Sp3_1 + Sp2_1*Sp4_3 - Sp2_3*Sp4_1 + Sp2_1*Sp4_4 - Sp2_4*Sp4_1)/A;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	f8d3 21c4 	ldr.w	r2, [r3, #452]	; 0x1c4
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800c4a4:	4619      	mov	r1, r3
 800c4a6:	4610      	mov	r0, r2
 800c4a8:	f7f4 fc4c 	bl	8000d44 <__aeabi_fmul>
 800c4ac:	4603      	mov	r3, r0
 800c4ae:	461c      	mov	r4, r3
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800c4bc:	4619      	mov	r1, r3
 800c4be:	4610      	mov	r0, r2
 800c4c0:	f7f4 fc40 	bl	8000d44 <__aeabi_fmul>
 800c4c4:	4603      	mov	r3, r0
 800c4c6:	4619      	mov	r1, r3
 800c4c8:	4620      	mov	r0, r4
 800c4ca:	f7f4 fb33 	bl	8000b34 <__addsf3>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	461c      	mov	r4, r3
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c4de:	4619      	mov	r1, r3
 800c4e0:	4610      	mov	r0, r2
 800c4e2:	f7f4 fc2f 	bl	8000d44 <__aeabi_fmul>
 800c4e6:	4603      	mov	r3, r0
 800c4e8:	4619      	mov	r1, r3
 800c4ea:	4620      	mov	r0, r4
 800c4ec:	f7f4 fb20 	bl	8000b30 <__aeabi_fsub>
 800c4f0:	4603      	mov	r3, r0
 800c4f2:	461c      	mov	r4, r3
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800c500:	4619      	mov	r1, r3
 800c502:	4610      	mov	r0, r2
 800c504:	f7f4 fc1e 	bl	8000d44 <__aeabi_fmul>
 800c508:	4603      	mov	r3, r0
 800c50a:	4619      	mov	r1, r3
 800c50c:	4620      	mov	r0, r4
 800c50e:	f7f4 fb11 	bl	8000b34 <__addsf3>
 800c512:	4603      	mov	r3, r0
 800c514:	461c      	mov	r4, r3
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c522:	4619      	mov	r1, r3
 800c524:	4610      	mov	r0, r2
 800c526:	f7f4 fc0d 	bl	8000d44 <__aeabi_fmul>
 800c52a:	4603      	mov	r3, r0
 800c52c:	4619      	mov	r1, r3
 800c52e:	4620      	mov	r0, r4
 800c530:	f7f4 fafe 	bl	8000b30 <__aeabi_fsub>
 800c534:	4603      	mov	r3, r0
 800c536:	461c      	mov	r4, r3
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800c544:	4619      	mov	r1, r3
 800c546:	4610      	mov	r0, r2
 800c548:	f7f4 fbfc 	bl	8000d44 <__aeabi_fmul>
 800c54c:	4603      	mov	r3, r0
 800c54e:	4619      	mov	r1, r3
 800c550:	4620      	mov	r0, r4
 800c552:	f7f4 faef 	bl	8000b34 <__addsf3>
 800c556:	4603      	mov	r3, r0
 800c558:	461c      	mov	r4, r3
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800c566:	4619      	mov	r1, r3
 800c568:	4610      	mov	r0, r2
 800c56a:	f7f4 fbeb 	bl	8000d44 <__aeabi_fmul>
 800c56e:	4603      	mov	r3, r0
 800c570:	4619      	mov	r1, r3
 800c572:	4620      	mov	r0, r4
 800c574:	f7f4 fadc 	bl	8000b30 <__aeabi_fsub>
 800c578:	4603      	mov	r3, r0
 800c57a:	461c      	mov	r4, r3
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800c588:	4619      	mov	r1, r3
 800c58a:	4610      	mov	r0, r2
 800c58c:	f7f4 fbda 	bl	8000d44 <__aeabi_fmul>
 800c590:	4603      	mov	r3, r0
 800c592:	4619      	mov	r1, r3
 800c594:	4620      	mov	r0, r4
 800c596:	f7f4 facd 	bl	8000b34 <__addsf3>
 800c59a:	4603      	mov	r3, r0
 800c59c:	461c      	mov	r4, r3
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800c5aa:	4619      	mov	r1, r3
 800c5ac:	4610      	mov	r0, r2
 800c5ae:	f7f4 fbc9 	bl	8000d44 <__aeabi_fmul>
 800c5b2:	4603      	mov	r3, r0
 800c5b4:	4619      	mov	r1, r3
 800c5b6:	4620      	mov	r0, r4
 800c5b8:	f7f4 faba 	bl	8000b30 <__aeabi_fsub>
 800c5bc:	4603      	mov	r3, r0
 800c5be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	f7f4 fc73 	bl	8000eac <__aeabi_fdiv>
 800c5c6:	4603      	mov	r3, r0
 800c5c8:	623b      	str	r3, [r7, #32]
	float Kt2_2=(Qgps*Sp2_3 + Qgps*Sp2_4 + Sp1_1*Sp2_3 - Sp1_3*Sp2_1 + Sp1_1*Sp2_4 - Sp1_4*Sp2_1)/A;
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	f8d3 21d0 	ldr.w	r2, [r3, #464]	; 0x1d0
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800c5d6:	4619      	mov	r1, r3
 800c5d8:	4610      	mov	r0, r2
 800c5da:	f7f4 fbb3 	bl	8000d44 <__aeabi_fmul>
 800c5de:	4603      	mov	r3, r0
 800c5e0:	461c      	mov	r4, r3
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	f8d3 21d0 	ldr.w	r2, [r3, #464]	; 0x1d0
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800c5ee:	4619      	mov	r1, r3
 800c5f0:	4610      	mov	r0, r2
 800c5f2:	f7f4 fba7 	bl	8000d44 <__aeabi_fmul>
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	4619      	mov	r1, r3
 800c5fa:	4620      	mov	r0, r4
 800c5fc:	f7f4 fa9a 	bl	8000b34 <__addsf3>
 800c600:	4603      	mov	r3, r0
 800c602:	461c      	mov	r4, r3
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800c610:	4619      	mov	r1, r3
 800c612:	4610      	mov	r0, r2
 800c614:	f7f4 fb96 	bl	8000d44 <__aeabi_fmul>
 800c618:	4603      	mov	r3, r0
 800c61a:	4619      	mov	r1, r3
 800c61c:	4620      	mov	r0, r4
 800c61e:	f7f4 fa89 	bl	8000b34 <__addsf3>
 800c622:	4603      	mov	r3, r0
 800c624:	461c      	mov	r4, r3
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800c632:	4619      	mov	r1, r3
 800c634:	4610      	mov	r0, r2
 800c636:	f7f4 fb85 	bl	8000d44 <__aeabi_fmul>
 800c63a:	4603      	mov	r3, r0
 800c63c:	4619      	mov	r1, r3
 800c63e:	4620      	mov	r0, r4
 800c640:	f7f4 fa76 	bl	8000b30 <__aeabi_fsub>
 800c644:	4603      	mov	r3, r0
 800c646:	461c      	mov	r4, r3
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800c654:	4619      	mov	r1, r3
 800c656:	4610      	mov	r0, r2
 800c658:	f7f4 fb74 	bl	8000d44 <__aeabi_fmul>
 800c65c:	4603      	mov	r3, r0
 800c65e:	4619      	mov	r1, r3
 800c660:	4620      	mov	r0, r4
 800c662:	f7f4 fa67 	bl	8000b34 <__addsf3>
 800c666:	4603      	mov	r3, r0
 800c668:	461c      	mov	r4, r3
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800c676:	4619      	mov	r1, r3
 800c678:	4610      	mov	r0, r2
 800c67a:	f7f4 fb63 	bl	8000d44 <__aeabi_fmul>
 800c67e:	4603      	mov	r3, r0
 800c680:	4619      	mov	r1, r3
 800c682:	4620      	mov	r0, r4
 800c684:	f7f4 fa54 	bl	8000b30 <__aeabi_fsub>
 800c688:	4603      	mov	r3, r0
 800c68a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c68c:	4618      	mov	r0, r3
 800c68e:	f7f4 fc0d 	bl	8000eac <__aeabi_fdiv>
 800c692:	4603      	mov	r3, r0
 800c694:	61fb      	str	r3, [r7, #28]
	float Kt3_1=(Qap*Sp3_1 + Sp3_1*Sp4_3 - Sp3_3*Sp4_1 + Sp3_1*Sp4_4 - Sp3_4*Sp4_1)/A;
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	f8d3 21c4 	ldr.w	r2, [r3, #452]	; 0x1c4
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c6a2:	4619      	mov	r1, r3
 800c6a4:	4610      	mov	r0, r2
 800c6a6:	f7f4 fb4d 	bl	8000d44 <__aeabi_fmul>
 800c6aa:	4603      	mov	r3, r0
 800c6ac:	461c      	mov	r4, r3
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800c6ba:	4619      	mov	r1, r3
 800c6bc:	4610      	mov	r0, r2
 800c6be:	f7f4 fb41 	bl	8000d44 <__aeabi_fmul>
 800c6c2:	4603      	mov	r3, r0
 800c6c4:	4619      	mov	r1, r3
 800c6c6:	4620      	mov	r0, r4
 800c6c8:	f7f4 fa34 	bl	8000b34 <__addsf3>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	461c      	mov	r4, r3
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800c6dc:	4619      	mov	r1, r3
 800c6de:	4610      	mov	r0, r2
 800c6e0:	f7f4 fb30 	bl	8000d44 <__aeabi_fmul>
 800c6e4:	4603      	mov	r3, r0
 800c6e6:	4619      	mov	r1, r3
 800c6e8:	4620      	mov	r0, r4
 800c6ea:	f7f4 fa21 	bl	8000b30 <__aeabi_fsub>
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	461c      	mov	r4, r3
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800c6fe:	4619      	mov	r1, r3
 800c700:	4610      	mov	r0, r2
 800c702:	f7f4 fb1f 	bl	8000d44 <__aeabi_fmul>
 800c706:	4603      	mov	r3, r0
 800c708:	4619      	mov	r1, r3
 800c70a:	4620      	mov	r0, r4
 800c70c:	f7f4 fa12 	bl	8000b34 <__addsf3>
 800c710:	4603      	mov	r3, r0
 800c712:	461c      	mov	r4, r3
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800c720:	4619      	mov	r1, r3
 800c722:	4610      	mov	r0, r2
 800c724:	f7f4 fb0e 	bl	8000d44 <__aeabi_fmul>
 800c728:	4603      	mov	r3, r0
 800c72a:	4619      	mov	r1, r3
 800c72c:	4620      	mov	r0, r4
 800c72e:	f7f4 f9ff 	bl	8000b30 <__aeabi_fsub>
 800c732:	4603      	mov	r3, r0
 800c734:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c736:	4618      	mov	r0, r3
 800c738:	f7f4 fbb8 	bl	8000eac <__aeabi_fdiv>
 800c73c:	4603      	mov	r3, r0
 800c73e:	61bb      	str	r3, [r7, #24]
	float Kt3_2=(Qgps*Sp3_3 + Qgps*Sp3_4 + Sp1_1*Sp3_3 - Sp1_3*Sp3_1 + Sp1_1*Sp3_4 - Sp1_4*Sp3_1)/A;
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	f8d3 21d0 	ldr.w	r2, [r3, #464]	; 0x1d0
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800c74c:	4619      	mov	r1, r3
 800c74e:	4610      	mov	r0, r2
 800c750:	f7f4 faf8 	bl	8000d44 <__aeabi_fmul>
 800c754:	4603      	mov	r3, r0
 800c756:	461c      	mov	r4, r3
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	f8d3 21d0 	ldr.w	r2, [r3, #464]	; 0x1d0
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800c764:	4619      	mov	r1, r3
 800c766:	4610      	mov	r0, r2
 800c768:	f7f4 faec 	bl	8000d44 <__aeabi_fmul>
 800c76c:	4603      	mov	r3, r0
 800c76e:	4619      	mov	r1, r3
 800c770:	4620      	mov	r0, r4
 800c772:	f7f4 f9df 	bl	8000b34 <__addsf3>
 800c776:	4603      	mov	r3, r0
 800c778:	461c      	mov	r4, r3
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800c786:	4619      	mov	r1, r3
 800c788:	4610      	mov	r0, r2
 800c78a:	f7f4 fadb 	bl	8000d44 <__aeabi_fmul>
 800c78e:	4603      	mov	r3, r0
 800c790:	4619      	mov	r1, r3
 800c792:	4620      	mov	r0, r4
 800c794:	f7f4 f9ce 	bl	8000b34 <__addsf3>
 800c798:	4603      	mov	r3, r0
 800c79a:	461c      	mov	r4, r3
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c7a8:	4619      	mov	r1, r3
 800c7aa:	4610      	mov	r0, r2
 800c7ac:	f7f4 faca 	bl	8000d44 <__aeabi_fmul>
 800c7b0:	4603      	mov	r3, r0
 800c7b2:	4619      	mov	r1, r3
 800c7b4:	4620      	mov	r0, r4
 800c7b6:	f7f4 f9bb 	bl	8000b30 <__aeabi_fsub>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	461c      	mov	r4, r3
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800c7ca:	4619      	mov	r1, r3
 800c7cc:	4610      	mov	r0, r2
 800c7ce:	f7f4 fab9 	bl	8000d44 <__aeabi_fmul>
 800c7d2:	4603      	mov	r3, r0
 800c7d4:	4619      	mov	r1, r3
 800c7d6:	4620      	mov	r0, r4
 800c7d8:	f7f4 f9ac 	bl	8000b34 <__addsf3>
 800c7dc:	4603      	mov	r3, r0
 800c7de:	461c      	mov	r4, r3
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c7ec:	4619      	mov	r1, r3
 800c7ee:	4610      	mov	r0, r2
 800c7f0:	f7f4 faa8 	bl	8000d44 <__aeabi_fmul>
 800c7f4:	4603      	mov	r3, r0
 800c7f6:	4619      	mov	r1, r3
 800c7f8:	4620      	mov	r0, r4
 800c7fa:	f7f4 f999 	bl	8000b30 <__aeabi_fsub>
 800c7fe:	4603      	mov	r3, r0
 800c800:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c802:	4618      	mov	r0, r3
 800c804:	f7f4 fb52 	bl	8000eac <__aeabi_fdiv>
 800c808:	4603      	mov	r3, r0
 800c80a:	617b      	str	r3, [r7, #20]
	float Kt4_1=(Qap*Sp4_1 - Sp3_1*Sp4_3 + Sp3_3*Sp4_1 - Sp3_1*Sp4_4 + Sp3_4*Sp4_1)/A;
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	f8d3 21c4 	ldr.w	r2, [r3, #452]	; 0x1c4
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800c818:	4619      	mov	r1, r3
 800c81a:	4610      	mov	r0, r2
 800c81c:	f7f4 fa92 	bl	8000d44 <__aeabi_fmul>
 800c820:	4603      	mov	r3, r0
 800c822:	461c      	mov	r4, r3
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800c830:	4619      	mov	r1, r3
 800c832:	4610      	mov	r0, r2
 800c834:	f7f4 fa86 	bl	8000d44 <__aeabi_fmul>
 800c838:	4603      	mov	r3, r0
 800c83a:	4619      	mov	r1, r3
 800c83c:	4620      	mov	r0, r4
 800c83e:	f7f4 f977 	bl	8000b30 <__aeabi_fsub>
 800c842:	4603      	mov	r3, r0
 800c844:	461c      	mov	r4, r3
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800c852:	4619      	mov	r1, r3
 800c854:	4610      	mov	r0, r2
 800c856:	f7f4 fa75 	bl	8000d44 <__aeabi_fmul>
 800c85a:	4603      	mov	r3, r0
 800c85c:	4619      	mov	r1, r3
 800c85e:	4620      	mov	r0, r4
 800c860:	f7f4 f968 	bl	8000b34 <__addsf3>
 800c864:	4603      	mov	r3, r0
 800c866:	461c      	mov	r4, r3
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800c874:	4619      	mov	r1, r3
 800c876:	4610      	mov	r0, r2
 800c878:	f7f4 fa64 	bl	8000d44 <__aeabi_fmul>
 800c87c:	4603      	mov	r3, r0
 800c87e:	4619      	mov	r1, r3
 800c880:	4620      	mov	r0, r4
 800c882:	f7f4 f955 	bl	8000b30 <__aeabi_fsub>
 800c886:	4603      	mov	r3, r0
 800c888:	461c      	mov	r4, r3
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800c896:	4619      	mov	r1, r3
 800c898:	4610      	mov	r0, r2
 800c89a:	f7f4 fa53 	bl	8000d44 <__aeabi_fmul>
 800c89e:	4603      	mov	r3, r0
 800c8a0:	4619      	mov	r1, r3
 800c8a2:	4620      	mov	r0, r4
 800c8a4:	f7f4 f946 	bl	8000b34 <__addsf3>
 800c8a8:	4603      	mov	r3, r0
 800c8aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	f7f4 fafd 	bl	8000eac <__aeabi_fdiv>
 800c8b2:	4603      	mov	r3, r0
 800c8b4:	613b      	str	r3, [r7, #16]
	float Kt4_2=(Qgps*Sp4_3 + Qgps*Sp4_4 + Sp1_1*Sp4_3 - Sp1_3*Sp4_1 + Sp1_1*Sp4_4 - Sp1_4*Sp4_1)/A;
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	f8d3 21d0 	ldr.w	r2, [r3, #464]	; 0x1d0
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800c8c2:	4619      	mov	r1, r3
 800c8c4:	4610      	mov	r0, r2
 800c8c6:	f7f4 fa3d 	bl	8000d44 <__aeabi_fmul>
 800c8ca:	4603      	mov	r3, r0
 800c8cc:	461c      	mov	r4, r3
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	f8d3 21d0 	ldr.w	r2, [r3, #464]	; 0x1d0
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800c8da:	4619      	mov	r1, r3
 800c8dc:	4610      	mov	r0, r2
 800c8de:	f7f4 fa31 	bl	8000d44 <__aeabi_fmul>
 800c8e2:	4603      	mov	r3, r0
 800c8e4:	4619      	mov	r1, r3
 800c8e6:	4620      	mov	r0, r4
 800c8e8:	f7f4 f924 	bl	8000b34 <__addsf3>
 800c8ec:	4603      	mov	r3, r0
 800c8ee:	461c      	mov	r4, r3
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800c8fc:	4619      	mov	r1, r3
 800c8fe:	4610      	mov	r0, r2
 800c900:	f7f4 fa20 	bl	8000d44 <__aeabi_fmul>
 800c904:	4603      	mov	r3, r0
 800c906:	4619      	mov	r1, r3
 800c908:	4620      	mov	r0, r4
 800c90a:	f7f4 f913 	bl	8000b34 <__addsf3>
 800c90e:	4603      	mov	r3, r0
 800c910:	461c      	mov	r4, r3
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800c91e:	4619      	mov	r1, r3
 800c920:	4610      	mov	r0, r2
 800c922:	f7f4 fa0f 	bl	8000d44 <__aeabi_fmul>
 800c926:	4603      	mov	r3, r0
 800c928:	4619      	mov	r1, r3
 800c92a:	4620      	mov	r0, r4
 800c92c:	f7f4 f900 	bl	8000b30 <__aeabi_fsub>
 800c930:	4603      	mov	r3, r0
 800c932:	461c      	mov	r4, r3
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800c940:	4619      	mov	r1, r3
 800c942:	4610      	mov	r0, r2
 800c944:	f7f4 f9fe 	bl	8000d44 <__aeabi_fmul>
 800c948:	4603      	mov	r3, r0
 800c94a:	4619      	mov	r1, r3
 800c94c:	4620      	mov	r0, r4
 800c94e:	f7f4 f8f1 	bl	8000b34 <__addsf3>
 800c952:	4603      	mov	r3, r0
 800c954:	461c      	mov	r4, r3
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800c962:	4619      	mov	r1, r3
 800c964:	4610      	mov	r0, r2
 800c966:	f7f4 f9ed 	bl	8000d44 <__aeabi_fmul>
 800c96a:	4603      	mov	r3, r0
 800c96c:	4619      	mov	r1, r3
 800c96e:	4620      	mov	r0, r4
 800c970:	f7f4 f8de 	bl	8000b30 <__aeabi_fsub>
 800c974:	4603      	mov	r3, r0
 800c976:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c978:	4618      	mov	r0, r3
 800c97a:	f7f4 fa97 	bl	8000eac <__aeabi_fdiv>
 800c97e:	4603      	mov	r3, r0
 800c980:	60fb      	str	r3, [r7, #12]

	x = (x) - Kt1_1*((x) - (xbody)) - Kt1_2*((ap) - (accx) + (b));
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	f8d3 41b4 	ldr.w	r4, [r3, #436]	; 0x1b4
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	f8d3 21b4 	ldr.w	r2, [r3, #436]	; 0x1b4
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800c994:	4619      	mov	r1, r3
 800c996:	4610      	mov	r0, r2
 800c998:	f7f4 f8ca 	bl	8000b30 <__aeabi_fsub>
 800c99c:	4603      	mov	r3, r0
 800c99e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	f7f4 f9cf 	bl	8000d44 <__aeabi_fmul>
 800c9a6:	4603      	mov	r3, r0
 800c9a8:	4619      	mov	r1, r3
 800c9aa:	4620      	mov	r0, r4
 800c9ac:	f7f4 f8c0 	bl	8000b30 <__aeabi_fsub>
 800c9b0:	4603      	mov	r3, r0
 800c9b2:	461c      	mov	r4, r3
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	f8d3 21c0 	ldr.w	r2, [r3, #448]	; 0x1c0
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800c9c0:	4619      	mov	r1, r3
 800c9c2:	4610      	mov	r0, r2
 800c9c4:	f7f4 f8b4 	bl	8000b30 <__aeabi_fsub>
 800c9c8:	4603      	mov	r3, r0
 800c9ca:	461a      	mov	r2, r3
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 800c9d2:	4619      	mov	r1, r3
 800c9d4:	4610      	mov	r0, r2
 800c9d6:	f7f4 f8ad 	bl	8000b34 <__addsf3>
 800c9da:	4603      	mov	r3, r0
 800c9dc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c9de:	4618      	mov	r0, r3
 800c9e0:	f7f4 f9b0 	bl	8000d44 <__aeabi_fmul>
 800c9e4:	4603      	mov	r3, r0
 800c9e6:	4619      	mov	r1, r3
 800c9e8:	4620      	mov	r0, r4
 800c9ea:	f7f4 f8a1 	bl	8000b30 <__aeabi_fsub>
 800c9ee:	4603      	mov	r3, r0
 800c9f0:	461a      	mov	r2, r3
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
	v = (v) - Kt2_1*((x) - (xbody)) - Kt2_2*((ap) - (accx) + (b));
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	f8d3 41b8 	ldr.w	r4, [r3, #440]	; 0x1b8
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	f8d3 21b4 	ldr.w	r2, [r3, #436]	; 0x1b4
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800ca0a:	4619      	mov	r1, r3
 800ca0c:	4610      	mov	r0, r2
 800ca0e:	f7f4 f88f 	bl	8000b30 <__aeabi_fsub>
 800ca12:	4603      	mov	r3, r0
 800ca14:	6a39      	ldr	r1, [r7, #32]
 800ca16:	4618      	mov	r0, r3
 800ca18:	f7f4 f994 	bl	8000d44 <__aeabi_fmul>
 800ca1c:	4603      	mov	r3, r0
 800ca1e:	4619      	mov	r1, r3
 800ca20:	4620      	mov	r0, r4
 800ca22:	f7f4 f885 	bl	8000b30 <__aeabi_fsub>
 800ca26:	4603      	mov	r3, r0
 800ca28:	461c      	mov	r4, r3
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	f8d3 21c0 	ldr.w	r2, [r3, #448]	; 0x1c0
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800ca36:	4619      	mov	r1, r3
 800ca38:	4610      	mov	r0, r2
 800ca3a:	f7f4 f879 	bl	8000b30 <__aeabi_fsub>
 800ca3e:	4603      	mov	r3, r0
 800ca40:	461a      	mov	r2, r3
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 800ca48:	4619      	mov	r1, r3
 800ca4a:	4610      	mov	r0, r2
 800ca4c:	f7f4 f872 	bl	8000b34 <__addsf3>
 800ca50:	4603      	mov	r3, r0
 800ca52:	69f9      	ldr	r1, [r7, #28]
 800ca54:	4618      	mov	r0, r3
 800ca56:	f7f4 f975 	bl	8000d44 <__aeabi_fmul>
 800ca5a:	4603      	mov	r3, r0
 800ca5c:	4619      	mov	r1, r3
 800ca5e:	4620      	mov	r0, r4
 800ca60:	f7f4 f866 	bl	8000b30 <__aeabi_fsub>
 800ca64:	4603      	mov	r3, r0
 800ca66:	461a      	mov	r2, r3
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
	ap = (ap) - Kt3_1*((x) - (xbody)) - Kt3_2*((ap) - (accx) + (b));
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	f8d3 41c0 	ldr.w	r4, [r3, #448]	; 0x1c0
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	f8d3 21b4 	ldr.w	r2, [r3, #436]	; 0x1b4
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800ca80:	4619      	mov	r1, r3
 800ca82:	4610      	mov	r0, r2
 800ca84:	f7f4 f854 	bl	8000b30 <__aeabi_fsub>
 800ca88:	4603      	mov	r3, r0
 800ca8a:	69b9      	ldr	r1, [r7, #24]
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	f7f4 f959 	bl	8000d44 <__aeabi_fmul>
 800ca92:	4603      	mov	r3, r0
 800ca94:	4619      	mov	r1, r3
 800ca96:	4620      	mov	r0, r4
 800ca98:	f7f4 f84a 	bl	8000b30 <__aeabi_fsub>
 800ca9c:	4603      	mov	r3, r0
 800ca9e:	461c      	mov	r4, r3
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	f8d3 21c0 	ldr.w	r2, [r3, #448]	; 0x1c0
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800caac:	4619      	mov	r1, r3
 800caae:	4610      	mov	r0, r2
 800cab0:	f7f4 f83e 	bl	8000b30 <__aeabi_fsub>
 800cab4:	4603      	mov	r3, r0
 800cab6:	461a      	mov	r2, r3
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 800cabe:	4619      	mov	r1, r3
 800cac0:	4610      	mov	r0, r2
 800cac2:	f7f4 f837 	bl	8000b34 <__addsf3>
 800cac6:	4603      	mov	r3, r0
 800cac8:	6979      	ldr	r1, [r7, #20]
 800caca:	4618      	mov	r0, r3
 800cacc:	f7f4 f93a 	bl	8000d44 <__aeabi_fmul>
 800cad0:	4603      	mov	r3, r0
 800cad2:	4619      	mov	r1, r3
 800cad4:	4620      	mov	r0, r4
 800cad6:	f7f4 f82b 	bl	8000b30 <__aeabi_fsub>
 800cada:	4603      	mov	r3, r0
 800cadc:	461a      	mov	r2, r3
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
	b = (b) - Kt4_1*((x) - (xbody)) - Kt4_2*((ap) - (accx) + (b));
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	f8d3 41bc 	ldr.w	r4, [r3, #444]	; 0x1bc
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	f8d3 21b4 	ldr.w	r2, [r3, #436]	; 0x1b4
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800caf6:	4619      	mov	r1, r3
 800caf8:	4610      	mov	r0, r2
 800cafa:	f7f4 f819 	bl	8000b30 <__aeabi_fsub>
 800cafe:	4603      	mov	r3, r0
 800cb00:	6939      	ldr	r1, [r7, #16]
 800cb02:	4618      	mov	r0, r3
 800cb04:	f7f4 f91e 	bl	8000d44 <__aeabi_fmul>
 800cb08:	4603      	mov	r3, r0
 800cb0a:	4619      	mov	r1, r3
 800cb0c:	4620      	mov	r0, r4
 800cb0e:	f7f4 f80f 	bl	8000b30 <__aeabi_fsub>
 800cb12:	4603      	mov	r3, r0
 800cb14:	461c      	mov	r4, r3
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	f8d3 21c0 	ldr.w	r2, [r3, #448]	; 0x1c0
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800cb22:	4619      	mov	r1, r3
 800cb24:	4610      	mov	r0, r2
 800cb26:	f7f4 f803 	bl	8000b30 <__aeabi_fsub>
 800cb2a:	4603      	mov	r3, r0
 800cb2c:	461a      	mov	r2, r3
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 800cb34:	4619      	mov	r1, r3
 800cb36:	4610      	mov	r0, r2
 800cb38:	f7f3 fffc 	bl	8000b34 <__addsf3>
 800cb3c:	4603      	mov	r3, r0
 800cb3e:	68f9      	ldr	r1, [r7, #12]
 800cb40:	4618      	mov	r0, r3
 800cb42:	f7f4 f8ff 	bl	8000d44 <__aeabi_fmul>
 800cb46:	4603      	mov	r3, r0
 800cb48:	4619      	mov	r1, r3
 800cb4a:	4620      	mov	r0, r4
 800cb4c:	f7f3 fff0 	bl	8000b30 <__aeabi_fsub>
 800cb50:	4603      	mov	r3, r0
 800cb52:	461a      	mov	r2, r3
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc


	Sp1_1=- Sp1_1*(Kt1_1 - 1) - Kt1_2*Sp3_1 - Kt1_2*Sp4_1;
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800cb60:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800cb64:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800cb68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cb6a:	f7f3 ffe1 	bl	8000b30 <__aeabi_fsub>
 800cb6e:	4603      	mov	r3, r0
 800cb70:	4619      	mov	r1, r3
 800cb72:	4620      	mov	r0, r4
 800cb74:	f7f4 f8e6 	bl	8000d44 <__aeabi_fmul>
 800cb78:	4603      	mov	r3, r0
 800cb7a:	461c      	mov	r4, r3
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800cb82:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cb84:	4618      	mov	r0, r3
 800cb86:	f7f4 f8dd 	bl	8000d44 <__aeabi_fmul>
 800cb8a:	4603      	mov	r3, r0
 800cb8c:	4619      	mov	r1, r3
 800cb8e:	4620      	mov	r0, r4
 800cb90:	f7f3 ffce 	bl	8000b30 <__aeabi_fsub>
 800cb94:	4603      	mov	r3, r0
 800cb96:	461c      	mov	r4, r3
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800cb9e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cba0:	4618      	mov	r0, r3
 800cba2:	f7f4 f8cf 	bl	8000d44 <__aeabi_fmul>
 800cba6:	4603      	mov	r3, r0
 800cba8:	4619      	mov	r1, r3
 800cbaa:	4620      	mov	r0, r4
 800cbac:	f7f3 ffc0 	bl	8000b30 <__aeabi_fsub>
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	461a      	mov	r2, r3
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	Sp1_2=- Sp1_2*(Kt1_1 - 1) - Kt1_2*Sp3_2 - Kt1_2*Sp4_2;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800cbc0:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800cbc4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800cbc8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cbca:	f7f3 ffb1 	bl	8000b30 <__aeabi_fsub>
 800cbce:	4603      	mov	r3, r0
 800cbd0:	4619      	mov	r1, r3
 800cbd2:	4620      	mov	r0, r4
 800cbd4:	f7f4 f8b6 	bl	8000d44 <__aeabi_fmul>
 800cbd8:	4603      	mov	r3, r0
 800cbda:	461c      	mov	r4, r3
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800cbe2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	f7f4 f8ad 	bl	8000d44 <__aeabi_fmul>
 800cbea:	4603      	mov	r3, r0
 800cbec:	4619      	mov	r1, r3
 800cbee:	4620      	mov	r0, r4
 800cbf0:	f7f3 ff9e 	bl	8000b30 <__aeabi_fsub>
 800cbf4:	4603      	mov	r3, r0
 800cbf6:	461c      	mov	r4, r3
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800cbfe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cc00:	4618      	mov	r0, r3
 800cc02:	f7f4 f89f 	bl	8000d44 <__aeabi_fmul>
 800cc06:	4603      	mov	r3, r0
 800cc08:	4619      	mov	r1, r3
 800cc0a:	4620      	mov	r0, r4
 800cc0c:	f7f3 ff90 	bl	8000b30 <__aeabi_fsub>
 800cc10:	4603      	mov	r3, r0
 800cc12:	461a      	mov	r2, r3
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	Sp1_3=- Sp1_3*(Kt1_1 - 1) - Kt1_2*Sp3_3 - Kt1_2*Sp4_3;
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800cc20:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800cc24:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800cc28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cc2a:	f7f3 ff81 	bl	8000b30 <__aeabi_fsub>
 800cc2e:	4603      	mov	r3, r0
 800cc30:	4619      	mov	r1, r3
 800cc32:	4620      	mov	r0, r4
 800cc34:	f7f4 f886 	bl	8000d44 <__aeabi_fmul>
 800cc38:	4603      	mov	r3, r0
 800cc3a:	461c      	mov	r4, r3
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800cc42:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cc44:	4618      	mov	r0, r3
 800cc46:	f7f4 f87d 	bl	8000d44 <__aeabi_fmul>
 800cc4a:	4603      	mov	r3, r0
 800cc4c:	4619      	mov	r1, r3
 800cc4e:	4620      	mov	r0, r4
 800cc50:	f7f3 ff6e 	bl	8000b30 <__aeabi_fsub>
 800cc54:	4603      	mov	r3, r0
 800cc56:	461c      	mov	r4, r3
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800cc5e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cc60:	4618      	mov	r0, r3
 800cc62:	f7f4 f86f 	bl	8000d44 <__aeabi_fmul>
 800cc66:	4603      	mov	r3, r0
 800cc68:	4619      	mov	r1, r3
 800cc6a:	4620      	mov	r0, r4
 800cc6c:	f7f3 ff60 	bl	8000b30 <__aeabi_fsub>
 800cc70:	4603      	mov	r3, r0
 800cc72:	461a      	mov	r2, r3
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	Sp1_4=- Sp1_4*(Kt1_1 - 1) - Kt1_2*Sp3_4 - Kt1_2*Sp4_4;
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800cc80:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800cc84:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800cc88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cc8a:	f7f3 ff51 	bl	8000b30 <__aeabi_fsub>
 800cc8e:	4603      	mov	r3, r0
 800cc90:	4619      	mov	r1, r3
 800cc92:	4620      	mov	r0, r4
 800cc94:	f7f4 f856 	bl	8000d44 <__aeabi_fmul>
 800cc98:	4603      	mov	r3, r0
 800cc9a:	461c      	mov	r4, r3
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800cca2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800cca4:	4618      	mov	r0, r3
 800cca6:	f7f4 f84d 	bl	8000d44 <__aeabi_fmul>
 800ccaa:	4603      	mov	r3, r0
 800ccac:	4619      	mov	r1, r3
 800ccae:	4620      	mov	r0, r4
 800ccb0:	f7f3 ff3e 	bl	8000b30 <__aeabi_fsub>
 800ccb4:	4603      	mov	r3, r0
 800ccb6:	461c      	mov	r4, r3
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800ccbe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	f7f4 f83f 	bl	8000d44 <__aeabi_fmul>
 800ccc6:	4603      	mov	r3, r0
 800ccc8:	4619      	mov	r1, r3
 800ccca:	4620      	mov	r0, r4
 800cccc:	f7f3 ff30 	bl	8000b30 <__aeabi_fsub>
 800ccd0:	4603      	mov	r3, r0
 800ccd2:	461a      	mov	r2, r3
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	Sp2_1=Sp2_1 - Kt2_1*Sp1_1 - Kt2_2*Sp3_1 - Kt2_2*Sp4_1;
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	f8d3 40d0 	ldr.w	r4, [r3, #208]	; 0xd0
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800cce6:	6a39      	ldr	r1, [r7, #32]
 800cce8:	4618      	mov	r0, r3
 800ccea:	f7f4 f82b 	bl	8000d44 <__aeabi_fmul>
 800ccee:	4603      	mov	r3, r0
 800ccf0:	4619      	mov	r1, r3
 800ccf2:	4620      	mov	r0, r4
 800ccf4:	f7f3 ff1c 	bl	8000b30 <__aeabi_fsub>
 800ccf8:	4603      	mov	r3, r0
 800ccfa:	461c      	mov	r4, r3
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800cd02:	69f9      	ldr	r1, [r7, #28]
 800cd04:	4618      	mov	r0, r3
 800cd06:	f7f4 f81d 	bl	8000d44 <__aeabi_fmul>
 800cd0a:	4603      	mov	r3, r0
 800cd0c:	4619      	mov	r1, r3
 800cd0e:	4620      	mov	r0, r4
 800cd10:	f7f3 ff0e 	bl	8000b30 <__aeabi_fsub>
 800cd14:	4603      	mov	r3, r0
 800cd16:	461c      	mov	r4, r3
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800cd1e:	69f9      	ldr	r1, [r7, #28]
 800cd20:	4618      	mov	r0, r3
 800cd22:	f7f4 f80f 	bl	8000d44 <__aeabi_fmul>
 800cd26:	4603      	mov	r3, r0
 800cd28:	4619      	mov	r1, r3
 800cd2a:	4620      	mov	r0, r4
 800cd2c:	f7f3 ff00 	bl	8000b30 <__aeabi_fsub>
 800cd30:	4603      	mov	r3, r0
 800cd32:	461a      	mov	r2, r3
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	Sp2_2=Sp2_2 - Kt2_1*Sp1_2 - Kt2_2*Sp3_2 - Kt2_2*Sp4_2;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	f8d3 40d4 	ldr.w	r4, [r3, #212]	; 0xd4
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800cd46:	6a39      	ldr	r1, [r7, #32]
 800cd48:	4618      	mov	r0, r3
 800cd4a:	f7f3 fffb 	bl	8000d44 <__aeabi_fmul>
 800cd4e:	4603      	mov	r3, r0
 800cd50:	4619      	mov	r1, r3
 800cd52:	4620      	mov	r0, r4
 800cd54:	f7f3 feec 	bl	8000b30 <__aeabi_fsub>
 800cd58:	4603      	mov	r3, r0
 800cd5a:	461c      	mov	r4, r3
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800cd62:	69f9      	ldr	r1, [r7, #28]
 800cd64:	4618      	mov	r0, r3
 800cd66:	f7f3 ffed 	bl	8000d44 <__aeabi_fmul>
 800cd6a:	4603      	mov	r3, r0
 800cd6c:	4619      	mov	r1, r3
 800cd6e:	4620      	mov	r0, r4
 800cd70:	f7f3 fede 	bl	8000b30 <__aeabi_fsub>
 800cd74:	4603      	mov	r3, r0
 800cd76:	461c      	mov	r4, r3
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800cd7e:	69f9      	ldr	r1, [r7, #28]
 800cd80:	4618      	mov	r0, r3
 800cd82:	f7f3 ffdf 	bl	8000d44 <__aeabi_fmul>
 800cd86:	4603      	mov	r3, r0
 800cd88:	4619      	mov	r1, r3
 800cd8a:	4620      	mov	r0, r4
 800cd8c:	f7f3 fed0 	bl	8000b30 <__aeabi_fsub>
 800cd90:	4603      	mov	r3, r0
 800cd92:	461a      	mov	r2, r3
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	Sp2_3=Sp2_3 - Kt2_1*Sp1_3 - Kt2_2*Sp3_3 - Kt2_2*Sp4_3;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	f8d3 40d8 	ldr.w	r4, [r3, #216]	; 0xd8
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800cda6:	6a39      	ldr	r1, [r7, #32]
 800cda8:	4618      	mov	r0, r3
 800cdaa:	f7f3 ffcb 	bl	8000d44 <__aeabi_fmul>
 800cdae:	4603      	mov	r3, r0
 800cdb0:	4619      	mov	r1, r3
 800cdb2:	4620      	mov	r0, r4
 800cdb4:	f7f3 febc 	bl	8000b30 <__aeabi_fsub>
 800cdb8:	4603      	mov	r3, r0
 800cdba:	461c      	mov	r4, r3
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800cdc2:	69f9      	ldr	r1, [r7, #28]
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	f7f3 ffbd 	bl	8000d44 <__aeabi_fmul>
 800cdca:	4603      	mov	r3, r0
 800cdcc:	4619      	mov	r1, r3
 800cdce:	4620      	mov	r0, r4
 800cdd0:	f7f3 feae 	bl	8000b30 <__aeabi_fsub>
 800cdd4:	4603      	mov	r3, r0
 800cdd6:	461c      	mov	r4, r3
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800cdde:	69f9      	ldr	r1, [r7, #28]
 800cde0:	4618      	mov	r0, r3
 800cde2:	f7f3 ffaf 	bl	8000d44 <__aeabi_fmul>
 800cde6:	4603      	mov	r3, r0
 800cde8:	4619      	mov	r1, r3
 800cdea:	4620      	mov	r0, r4
 800cdec:	f7f3 fea0 	bl	8000b30 <__aeabi_fsub>
 800cdf0:	4603      	mov	r3, r0
 800cdf2:	461a      	mov	r2, r3
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	Sp2_4=Sp2_4 - Kt2_1*Sp1_4 - Kt2_2*Sp3_4 - Kt2_2*Sp4_4;
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	f8d3 40dc 	ldr.w	r4, [r3, #220]	; 0xdc
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800ce06:	6a39      	ldr	r1, [r7, #32]
 800ce08:	4618      	mov	r0, r3
 800ce0a:	f7f3 ff9b 	bl	8000d44 <__aeabi_fmul>
 800ce0e:	4603      	mov	r3, r0
 800ce10:	4619      	mov	r1, r3
 800ce12:	4620      	mov	r0, r4
 800ce14:	f7f3 fe8c 	bl	8000b30 <__aeabi_fsub>
 800ce18:	4603      	mov	r3, r0
 800ce1a:	461c      	mov	r4, r3
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800ce22:	69f9      	ldr	r1, [r7, #28]
 800ce24:	4618      	mov	r0, r3
 800ce26:	f7f3 ff8d 	bl	8000d44 <__aeabi_fmul>
 800ce2a:	4603      	mov	r3, r0
 800ce2c:	4619      	mov	r1, r3
 800ce2e:	4620      	mov	r0, r4
 800ce30:	f7f3 fe7e 	bl	8000b30 <__aeabi_fsub>
 800ce34:	4603      	mov	r3, r0
 800ce36:	461c      	mov	r4, r3
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800ce3e:	69f9      	ldr	r1, [r7, #28]
 800ce40:	4618      	mov	r0, r3
 800ce42:	f7f3 ff7f 	bl	8000d44 <__aeabi_fmul>
 800ce46:	4603      	mov	r3, r0
 800ce48:	4619      	mov	r1, r3
 800ce4a:	4620      	mov	r0, r4
 800ce4c:	f7f3 fe70 	bl	8000b30 <__aeabi_fsub>
 800ce50:	4603      	mov	r3, r0
 800ce52:	461a      	mov	r2, r3
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	Sp3_1=- Sp3_1*(Kt3_2 - 1) - Kt3_1*Sp1_1 - Kt3_2*Sp4_1;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ce60:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ce64:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ce68:	6978      	ldr	r0, [r7, #20]
 800ce6a:	f7f3 fe61 	bl	8000b30 <__aeabi_fsub>
 800ce6e:	4603      	mov	r3, r0
 800ce70:	4619      	mov	r1, r3
 800ce72:	4620      	mov	r0, r4
 800ce74:	f7f3 ff66 	bl	8000d44 <__aeabi_fmul>
 800ce78:	4603      	mov	r3, r0
 800ce7a:	461c      	mov	r4, r3
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800ce82:	69b9      	ldr	r1, [r7, #24]
 800ce84:	4618      	mov	r0, r3
 800ce86:	f7f3 ff5d 	bl	8000d44 <__aeabi_fmul>
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	4619      	mov	r1, r3
 800ce8e:	4620      	mov	r0, r4
 800ce90:	f7f3 fe4e 	bl	8000b30 <__aeabi_fsub>
 800ce94:	4603      	mov	r3, r0
 800ce96:	461c      	mov	r4, r3
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800ce9e:	6979      	ldr	r1, [r7, #20]
 800cea0:	4618      	mov	r0, r3
 800cea2:	f7f3 ff4f 	bl	8000d44 <__aeabi_fmul>
 800cea6:	4603      	mov	r3, r0
 800cea8:	4619      	mov	r1, r3
 800ceaa:	4620      	mov	r0, r4
 800ceac:	f7f3 fe40 	bl	8000b30 <__aeabi_fsub>
 800ceb0:	4603      	mov	r3, r0
 800ceb2:	461a      	mov	r2, r3
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	Sp3_2=- Sp3_2*(Kt3_2 - 1) - Kt3_1*Sp1_2 - Kt3_2*Sp4_2;
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800cec0:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800cec4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800cec8:	6978      	ldr	r0, [r7, #20]
 800ceca:	f7f3 fe31 	bl	8000b30 <__aeabi_fsub>
 800cece:	4603      	mov	r3, r0
 800ced0:	4619      	mov	r1, r3
 800ced2:	4620      	mov	r0, r4
 800ced4:	f7f3 ff36 	bl	8000d44 <__aeabi_fmul>
 800ced8:	4603      	mov	r3, r0
 800ceda:	461c      	mov	r4, r3
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800cee2:	69b9      	ldr	r1, [r7, #24]
 800cee4:	4618      	mov	r0, r3
 800cee6:	f7f3 ff2d 	bl	8000d44 <__aeabi_fmul>
 800ceea:	4603      	mov	r3, r0
 800ceec:	4619      	mov	r1, r3
 800ceee:	4620      	mov	r0, r4
 800cef0:	f7f3 fe1e 	bl	8000b30 <__aeabi_fsub>
 800cef4:	4603      	mov	r3, r0
 800cef6:	461c      	mov	r4, r3
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800cefe:	6979      	ldr	r1, [r7, #20]
 800cf00:	4618      	mov	r0, r3
 800cf02:	f7f3 ff1f 	bl	8000d44 <__aeabi_fmul>
 800cf06:	4603      	mov	r3, r0
 800cf08:	4619      	mov	r1, r3
 800cf0a:	4620      	mov	r0, r4
 800cf0c:	f7f3 fe10 	bl	8000b30 <__aeabi_fsub>
 800cf10:	4603      	mov	r3, r0
 800cf12:	461a      	mov	r2, r3
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	Sp3_3=- Sp3_3*(Kt3_2 - 1) - Kt3_1*Sp1_3 - Kt3_2*Sp4_3;
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800cf20:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800cf24:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800cf28:	6978      	ldr	r0, [r7, #20]
 800cf2a:	f7f3 fe01 	bl	8000b30 <__aeabi_fsub>
 800cf2e:	4603      	mov	r3, r0
 800cf30:	4619      	mov	r1, r3
 800cf32:	4620      	mov	r0, r4
 800cf34:	f7f3 ff06 	bl	8000d44 <__aeabi_fmul>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	461c      	mov	r4, r3
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800cf42:	69b9      	ldr	r1, [r7, #24]
 800cf44:	4618      	mov	r0, r3
 800cf46:	f7f3 fefd 	bl	8000d44 <__aeabi_fmul>
 800cf4a:	4603      	mov	r3, r0
 800cf4c:	4619      	mov	r1, r3
 800cf4e:	4620      	mov	r0, r4
 800cf50:	f7f3 fdee 	bl	8000b30 <__aeabi_fsub>
 800cf54:	4603      	mov	r3, r0
 800cf56:	461c      	mov	r4, r3
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800cf5e:	6979      	ldr	r1, [r7, #20]
 800cf60:	4618      	mov	r0, r3
 800cf62:	f7f3 feef 	bl	8000d44 <__aeabi_fmul>
 800cf66:	4603      	mov	r3, r0
 800cf68:	4619      	mov	r1, r3
 800cf6a:	4620      	mov	r0, r4
 800cf6c:	f7f3 fde0 	bl	8000b30 <__aeabi_fsub>
 800cf70:	4603      	mov	r3, r0
 800cf72:	461a      	mov	r2, r3
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	Sp3_4=- Sp3_4*(Kt3_2 - 1) - Kt3_1*Sp1_4 - Kt3_2*Sp4_4;
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800cf80:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800cf84:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800cf88:	6978      	ldr	r0, [r7, #20]
 800cf8a:	f7f3 fdd1 	bl	8000b30 <__aeabi_fsub>
 800cf8e:	4603      	mov	r3, r0
 800cf90:	4619      	mov	r1, r3
 800cf92:	4620      	mov	r0, r4
 800cf94:	f7f3 fed6 	bl	8000d44 <__aeabi_fmul>
 800cf98:	4603      	mov	r3, r0
 800cf9a:	461c      	mov	r4, r3
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800cfa2:	69b9      	ldr	r1, [r7, #24]
 800cfa4:	4618      	mov	r0, r3
 800cfa6:	f7f3 fecd 	bl	8000d44 <__aeabi_fmul>
 800cfaa:	4603      	mov	r3, r0
 800cfac:	4619      	mov	r1, r3
 800cfae:	4620      	mov	r0, r4
 800cfb0:	f7f3 fdbe 	bl	8000b30 <__aeabi_fsub>
 800cfb4:	4603      	mov	r3, r0
 800cfb6:	461c      	mov	r4, r3
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800cfbe:	6979      	ldr	r1, [r7, #20]
 800cfc0:	4618      	mov	r0, r3
 800cfc2:	f7f3 febf 	bl	8000d44 <__aeabi_fmul>
 800cfc6:	4603      	mov	r3, r0
 800cfc8:	4619      	mov	r1, r3
 800cfca:	4620      	mov	r0, r4
 800cfcc:	f7f3 fdb0 	bl	8000b30 <__aeabi_fsub>
 800cfd0:	4603      	mov	r3, r0
 800cfd2:	461a      	mov	r2, r3
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	Sp4_1=- Sp4_1*(Kt4_2 - 1) - Kt4_1*Sp1_1 - Kt4_2*Sp3_1;
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800cfe0:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800cfe4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800cfe8:	68f8      	ldr	r0, [r7, #12]
 800cfea:	f7f3 fda1 	bl	8000b30 <__aeabi_fsub>
 800cfee:	4603      	mov	r3, r0
 800cff0:	4619      	mov	r1, r3
 800cff2:	4620      	mov	r0, r4
 800cff4:	f7f3 fea6 	bl	8000d44 <__aeabi_fmul>
 800cff8:	4603      	mov	r3, r0
 800cffa:	461c      	mov	r4, r3
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800d002:	6939      	ldr	r1, [r7, #16]
 800d004:	4618      	mov	r0, r3
 800d006:	f7f3 fe9d 	bl	8000d44 <__aeabi_fmul>
 800d00a:	4603      	mov	r3, r0
 800d00c:	4619      	mov	r1, r3
 800d00e:	4620      	mov	r0, r4
 800d010:	f7f3 fd8e 	bl	8000b30 <__aeabi_fsub>
 800d014:	4603      	mov	r3, r0
 800d016:	461c      	mov	r4, r3
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800d01e:	68f9      	ldr	r1, [r7, #12]
 800d020:	4618      	mov	r0, r3
 800d022:	f7f3 fe8f 	bl	8000d44 <__aeabi_fmul>
 800d026:	4603      	mov	r3, r0
 800d028:	4619      	mov	r1, r3
 800d02a:	4620      	mov	r0, r4
 800d02c:	f7f3 fd80 	bl	8000b30 <__aeabi_fsub>
 800d030:	4603      	mov	r3, r0
 800d032:	461a      	mov	r2, r3
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	Sp4_2=- Sp4_2*(Kt4_2 - 1) - Kt4_1*Sp1_2 - Kt4_2*Sp3_2;
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800d040:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800d044:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800d048:	68f8      	ldr	r0, [r7, #12]
 800d04a:	f7f3 fd71 	bl	8000b30 <__aeabi_fsub>
 800d04e:	4603      	mov	r3, r0
 800d050:	4619      	mov	r1, r3
 800d052:	4620      	mov	r0, r4
 800d054:	f7f3 fe76 	bl	8000d44 <__aeabi_fmul>
 800d058:	4603      	mov	r3, r0
 800d05a:	461c      	mov	r4, r3
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800d062:	6939      	ldr	r1, [r7, #16]
 800d064:	4618      	mov	r0, r3
 800d066:	f7f3 fe6d 	bl	8000d44 <__aeabi_fmul>
 800d06a:	4603      	mov	r3, r0
 800d06c:	4619      	mov	r1, r3
 800d06e:	4620      	mov	r0, r4
 800d070:	f7f3 fd5e 	bl	8000b30 <__aeabi_fsub>
 800d074:	4603      	mov	r3, r0
 800d076:	461c      	mov	r4, r3
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800d07e:	68f9      	ldr	r1, [r7, #12]
 800d080:	4618      	mov	r0, r3
 800d082:	f7f3 fe5f 	bl	8000d44 <__aeabi_fmul>
 800d086:	4603      	mov	r3, r0
 800d088:	4619      	mov	r1, r3
 800d08a:	4620      	mov	r0, r4
 800d08c:	f7f3 fd50 	bl	8000b30 <__aeabi_fsub>
 800d090:	4603      	mov	r3, r0
 800d092:	461a      	mov	r2, r3
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	Sp4_3=- Sp4_3*(Kt4_2 - 1) - Kt4_1*Sp1_3 - Kt4_2*Sp3_3;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800d0a0:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800d0a4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800d0a8:	68f8      	ldr	r0, [r7, #12]
 800d0aa:	f7f3 fd41 	bl	8000b30 <__aeabi_fsub>
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	4619      	mov	r1, r3
 800d0b2:	4620      	mov	r0, r4
 800d0b4:	f7f3 fe46 	bl	8000d44 <__aeabi_fmul>
 800d0b8:	4603      	mov	r3, r0
 800d0ba:	461c      	mov	r4, r3
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800d0c2:	6939      	ldr	r1, [r7, #16]
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	f7f3 fe3d 	bl	8000d44 <__aeabi_fmul>
 800d0ca:	4603      	mov	r3, r0
 800d0cc:	4619      	mov	r1, r3
 800d0ce:	4620      	mov	r0, r4
 800d0d0:	f7f3 fd2e 	bl	8000b30 <__aeabi_fsub>
 800d0d4:	4603      	mov	r3, r0
 800d0d6:	461c      	mov	r4, r3
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800d0de:	68f9      	ldr	r1, [r7, #12]
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	f7f3 fe2f 	bl	8000d44 <__aeabi_fmul>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	4619      	mov	r1, r3
 800d0ea:	4620      	mov	r0, r4
 800d0ec:	f7f3 fd20 	bl	8000b30 <__aeabi_fsub>
 800d0f0:	4603      	mov	r3, r0
 800d0f2:	461a      	mov	r2, r3
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	Sp4_4=- Sp4_4*(Kt4_2 - 1) - Kt4_1*Sp1_4 - Kt4_2*Sp3_4;
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800d100:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800d104:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800d108:	68f8      	ldr	r0, [r7, #12]
 800d10a:	f7f3 fd11 	bl	8000b30 <__aeabi_fsub>
 800d10e:	4603      	mov	r3, r0
 800d110:	4619      	mov	r1, r3
 800d112:	4620      	mov	r0, r4
 800d114:	f7f3 fe16 	bl	8000d44 <__aeabi_fmul>
 800d118:	4603      	mov	r3, r0
 800d11a:	461c      	mov	r4, r3
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800d122:	6939      	ldr	r1, [r7, #16]
 800d124:	4618      	mov	r0, r3
 800d126:	f7f3 fe0d 	bl	8000d44 <__aeabi_fmul>
 800d12a:	4603      	mov	r3, r0
 800d12c:	4619      	mov	r1, r3
 800d12e:	4620      	mov	r0, r4
 800d130:	f7f3 fcfe 	bl	8000b30 <__aeabi_fsub>
 800d134:	4603      	mov	r3, r0
 800d136:	461c      	mov	r4, r3
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800d13e:	68f9      	ldr	r1, [r7, #12]
 800d140:	4618      	mov	r0, r3
 800d142:	f7f3 fdff 	bl	8000d44 <__aeabi_fmul>
 800d146:	4603      	mov	r3, r0
 800d148:	4619      	mov	r1, r3
 800d14a:	4620      	mov	r0, r4
 800d14c:	f7f3 fcf0 	bl	8000b30 <__aeabi_fsub>
 800d150:	4603      	mov	r3, r0
 800d152:	461a      	mov	r2, r3
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc

}
 800d15a:	bf00      	nop
 800d15c:	3734      	adds	r7, #52	; 0x34
 800d15e:	46bd      	mov	sp, r7
 800d160:	bd90      	pop	{r4, r7, pc}

0800d162 <_ZN15Kalman_Filtresi7EKF_PosEv>:

void Kalman_Filtresi::EKF_Pos() {
 800d162:	b580      	push	{r7, lr}
 800d164:	b082      	sub	sp, #8
 800d166:	af00      	add	r7, sp, #0
 800d168:	6078      	str	r0, [r7, #4]

	PredictPos();
 800d16a:	6878      	ldr	r0, [r7, #4]
 800d16c:	f7fe fae4 	bl	800b738 <_ZN15Kalman_Filtresi10PredictPosEv>
	UpdatePos();
 800d170:	6878      	ldr	r0, [r7, #4]
 800d172:	f7ff f851 	bl	800c218 <_ZN15Kalman_Filtresi9UpdatePosEv>

}
 800d176:	bf00      	nop
 800d178:	3708      	adds	r7, #8
 800d17a:	46bd      	mov	sp, r7
 800d17c:	bd80      	pop	{r7, pc}
	...

0800d180 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle>:

void Kalman_Filtresi::EKF_Attitude(euler_angle euler_angle) {
 800d180:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d184:	b09e      	sub	sp, #120	; 0x78
 800d186:	af00      	add	r7, sp, #0
 800d188:	6078      	str	r0, [r7, #4]
 800d18a:	460b      	mov	r3, r1
 800d18c:	70fb      	strb	r3, [r7, #3]
	  float accX = acc[0];
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800d194:	63fb      	str	r3, [r7, #60]	; 0x3c
	  float accY = acc[1];
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 800d19c:	63bb      	str	r3, [r7, #56]	; 0x38
	  float accZ = acc[2];
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800d1a4:	637b      	str	r3, [r7, #52]	; 0x34

	  float gyroX = gyro[0];
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800d1ac:	633b      	str	r3, [r7, #48]	; 0x30
	  float gyroY = gyro[1];
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 800d1b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	  float gyroZ = gyro[2];
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	f8d3 3190 	ldr.w	r3, [r3, #400]	; 0x190
 800d1bc:	62bb      	str	r3, [r7, #40]	; 0x28

	  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);
 800d1be:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d1c0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800d1c2:	f7f3 fdbf 	bl	8000d44 <__aeabi_fmul>
 800d1c6:	4603      	mov	r3, r0
 800d1c8:	461c      	mov	r4, r3
 800d1ca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d1cc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d1ce:	f7f3 fdb9 	bl	8000d44 <__aeabi_fmul>
 800d1d2:	4603      	mov	r3, r0
 800d1d4:	4619      	mov	r1, r3
 800d1d6:	4620      	mov	r0, r4
 800d1d8:	f7f3 fcac 	bl	8000b34 <__addsf3>
 800d1dc:	4603      	mov	r3, r0
 800d1de:	461c      	mov	r4, r3
 800d1e0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800d1e2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d1e4:	f7f3 fdae 	bl	8000d44 <__aeabi_fmul>
 800d1e8:	4603      	mov	r3, r0
 800d1ea:	4619      	mov	r1, r3
 800d1ec:	4620      	mov	r0, r4
 800d1ee:	f7f3 fca1 	bl	8000b34 <__addsf3>
 800d1f2:	4603      	mov	r3, r0
 800d1f4:	4618      	mov	r0, r3
 800d1f6:	f7f5 fc49 	bl	8002a8c <_ZSt4sqrtf>
 800d1fa:	6278      	str	r0, [r7, #36]	; 0x24

	  pitch_acc =  asin(accX/acctop)*rad2deg + PITCH_OFFSET;
 800d1fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d1fe:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800d200:	f7f3 fe54 	bl	8000eac <__aeabi_fdiv>
 800d204:	4603      	mov	r3, r0
 800d206:	4618      	mov	r0, r3
 800d208:	f7f5 fc1a 	bl	8002a40 <_ZSt4asinf>
 800d20c:	4602      	mov	r2, r0
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800d214:	4619      	mov	r1, r3
 800d216:	4610      	mov	r0, r2
 800d218:	f7f3 fd94 	bl	8000d44 <__aeabi_fmul>
 800d21c:	4603      	mov	r3, r0
 800d21e:	461a      	mov	r2, r3
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800d226:	4619      	mov	r1, r3
 800d228:	4610      	mov	r0, r2
 800d22a:	f7f3 fc83 	bl	8000b34 <__addsf3>
 800d22e:	4603      	mov	r3, r0
 800d230:	461a      	mov	r2, r3
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	  roll_acc  =  asin(accY/acctop)*rad2deg + ROLL_OFFSET;
 800d238:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d23a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d23c:	f7f3 fe36 	bl	8000eac <__aeabi_fdiv>
 800d240:	4603      	mov	r3, r0
 800d242:	4618      	mov	r0, r3
 800d244:	f7f5 fbfc 	bl	8002a40 <_ZSt4asinf>
 800d248:	4602      	mov	r2, r0
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800d250:	4619      	mov	r1, r3
 800d252:	4610      	mov	r0, r2
 800d254:	f7f3 fd76 	bl	8000d44 <__aeabi_fmul>
 800d258:	4603      	mov	r3, r0
 800d25a:	461a      	mov	r2, r3
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 800d262:	4619      	mov	r1, r3
 800d264:	4610      	mov	r0, r2
 800d266:	f7f3 fc65 	bl	8000b34 <__addsf3>
 800d26a:	4603      	mov	r3, r0
 800d26c:	461a      	mov	r2, r3
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

	float angle_ekf, angle_rate, angle_bias, angle_acc, gyro;
	float S11_angle, S12_angle, S13_angle, S21_angle, S22_angle, S23_angle, S31_angle, S32_angle, S33_angle ;
    //ANGLE PREDICTION
	switch(euler_angle) {
 800d274:	78fb      	ldrb	r3, [r7, #3]
 800d276:	2b02      	cmp	r3, #2
 800d278:	d07e      	beq.n	800d378 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x1f8>
 800d27a:	2b02      	cmp	r3, #2
 800d27c:	f300 80be 	bgt.w	800d3fc <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x27c>
 800d280:	2b00      	cmp	r3, #0
 800d282:	d002      	beq.n	800d28a <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x10a>
 800d284:	2b01      	cmp	r3, #1
 800d286:	d038      	beq.n	800d2fa <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x17a>
 800d288:	e0b8      	b.n	800d3fc <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x27c>
		case ROLL:
			angle_ekf = roll_ekf;
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 800d290:	677b      	str	r3, [r7, #116]	; 0x74
			angle_rate = roll_rate;
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	68db      	ldr	r3, [r3, #12]
 800d296:	673b      	str	r3, [r7, #112]	; 0x70
			angle_bias = roll_bias;
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800d29e:	66fb      	str	r3, [r7, #108]	; 0x6c
			angle_acc = roll_acc;
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 800d2a6:	66bb      	str	r3, [r7, #104]	; 0x68
			gyro = gyroX;
 800d2a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2aa:	667b      	str	r3, [r7, #100]	; 0x64
			sa = 1e-6;
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	4a2f      	ldr	r2, [pc, #188]	; (800d36c <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x1ec>)
 800d2b0:	63da      	str	r2, [r3, #60]	; 0x3c
			Qa = 5e4;
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	4a2e      	ldr	r2, [pc, #184]	; (800d370 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x1f0>)
 800d2b6:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
			Qg = 1e1;
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	4a2d      	ldr	r2, [pc, #180]	; (800d374 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x1f4>)
 800d2be:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

			S11_angle = S11_roll;
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d2c6:	663b      	str	r3, [r7, #96]	; 0x60
			S12_angle = S12_roll;
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d2cc:	65fb      	str	r3, [r7, #92]	; 0x5c
			S13_angle = S13_roll;
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d2d2:	65bb      	str	r3, [r7, #88]	; 0x58
			S21_angle = S21_roll;
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d2d8:	657b      	str	r3, [r7, #84]	; 0x54
			S22_angle = S22_roll;
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d2de:	653b      	str	r3, [r7, #80]	; 0x50
			S23_angle = S23_roll;
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d2e4:	64fb      	str	r3, [r7, #76]	; 0x4c
			S31_angle = S31_roll;
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d2ea:	64bb      	str	r3, [r7, #72]	; 0x48
			S32_angle = S32_roll;
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d2f0:	647b      	str	r3, [r7, #68]	; 0x44
			S33_angle = S33_roll;
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d2f6:	643b      	str	r3, [r7, #64]	; 0x40
			break;
 800d2f8:	e080      	b.n	800d3fc <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x27c>

		case PITCH:
			angle_ekf = pitch_ekf;
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	f8d3 3180 	ldr.w	r3, [r3, #384]	; 0x180
 800d300:	677b      	str	r3, [r7, #116]	; 0x74
			angle_rate = pitch_rate;
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	691b      	ldr	r3, [r3, #16]
 800d306:	673b      	str	r3, [r7, #112]	; 0x70
			angle_bias = pitch_bias;
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800d30e:	66fb      	str	r3, [r7, #108]	; 0x6c
			angle_acc = pitch_acc;
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800d316:	66bb      	str	r3, [r7, #104]	; 0x68
			gyro = gyroY;
 800d318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d31a:	667b      	str	r3, [r7, #100]	; 0x64
			sa = 1e-6;
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	4a13      	ldr	r2, [pc, #76]	; (800d36c <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x1ec>)
 800d320:	63da      	str	r2, [r3, #60]	; 0x3c
			Qa = 5e4;
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	4a12      	ldr	r2, [pc, #72]	; (800d370 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x1f0>)
 800d326:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
			Qg = 1e1;
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	4a11      	ldr	r2, [pc, #68]	; (800d374 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x1f4>)
 800d32e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

			S11_angle = S11_pitch;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	699b      	ldr	r3, [r3, #24]
 800d336:	663b      	str	r3, [r7, #96]	; 0x60
			S12_angle = S12_pitch;
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	69db      	ldr	r3, [r3, #28]
 800d33c:	65fb      	str	r3, [r7, #92]	; 0x5c
			S13_angle = S13_pitch;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d342:	65bb      	str	r3, [r7, #88]	; 0x58
			S21_angle = S21_pitch;
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	6a1b      	ldr	r3, [r3, #32]
 800d348:	657b      	str	r3, [r7, #84]	; 0x54
			S22_angle = S22_pitch;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d34e:	653b      	str	r3, [r7, #80]	; 0x50
			S23_angle = S23_pitch;
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d354:	64fb      	str	r3, [r7, #76]	; 0x4c
			S31_angle = S31_pitch;
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d35a:	64bb      	str	r3, [r7, #72]	; 0x48
			S32_angle = S32_pitch;
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d360:	647b      	str	r3, [r7, #68]	; 0x44
			S33_angle = S33_pitch;
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d366:	643b      	str	r3, [r7, #64]	; 0x40
			break;
 800d368:	e048      	b.n	800d3fc <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x27c>
 800d36a:	bf00      	nop
 800d36c:	358637bd 	.word	0x358637bd
 800d370:	47435000 	.word	0x47435000
 800d374:	41200000 	.word	0x41200000

		case YAW:
			angle_ekf = yaw_ekf;
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 800d37e:	677b      	str	r3, [r7, #116]	; 0x74
			angle_rate = yaw_rate;
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	695b      	ldr	r3, [r3, #20]
 800d384:	673b      	str	r3, [r7, #112]	; 0x70
			angle_bias = yaw_bias;
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 800d38c:	66fb      	str	r3, [r7, #108]	; 0x6c
			angle_acc = yaw_acc;
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800d394:	66bb      	str	r3, [r7, #104]	; 0x68
			gyro = gyroZ;
 800d396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d398:	667b      	str	r3, [r7, #100]	; 0x64
			sa = 5e2;
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	4a14      	ldr	r2, [pc, #80]	; (800d3f0 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x270>)
 800d39e:	63da      	str	r2, [r3, #60]	; 0x3c
			Qa = 5e8;
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	4a14      	ldr	r2, [pc, #80]	; (800d3f4 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x274>)
 800d3a4:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
			Qg = 1e1;
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	4a13      	ldr	r2, [pc, #76]	; (800d3f8 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x278>)
 800d3ac:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

			S11_angle = S11_yaw;
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d3b4:	663b      	str	r3, [r7, #96]	; 0x60
			S12_angle = S12_yaw;
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d3ba:	65fb      	str	r3, [r7, #92]	; 0x5c
			S13_angle = S13_yaw;
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d3c0:	65bb      	str	r3, [r7, #88]	; 0x58
			S21_angle = S21_yaw;
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d3c6:	657b      	str	r3, [r7, #84]	; 0x54
			S22_angle = S22_yaw;
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d3cc:	653b      	str	r3, [r7, #80]	; 0x50
			S23_angle = S23_yaw;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d3d2:	64fb      	str	r3, [r7, #76]	; 0x4c
			S31_angle = S31_yaw;
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d3da:	64bb      	str	r3, [r7, #72]	; 0x48
			S32_angle = S32_yaw;
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d3e2:	647b      	str	r3, [r7, #68]	; 0x44
			S33_angle = S33_yaw;
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d3ea:	643b      	str	r3, [r7, #64]	; 0x40
			break;
 800d3ec:	bf00      	nop
 800d3ee:	e005      	b.n	800d3fc <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x27c>
 800d3f0:	43fa0000 	.word	0x43fa0000
 800d3f4:	4dee6b28 	.word	0x4dee6b28
 800d3f8:	41200000 	.word	0x41200000

	}

    angle_ekf = (angle_ekf) + st*(angle_rate);
 800d3fc:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d3fe:	f7f3 f813 	bl	8000428 <__aeabi_f2d>
 800d402:	4680      	mov	r8, r0
 800d404:	4689      	mov	r9, r1
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	e9d3 4548 	ldrd	r4, r5, [r3, #288]	; 0x120
 800d40c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800d40e:	f7f3 f80b 	bl	8000428 <__aeabi_f2d>
 800d412:	4602      	mov	r2, r0
 800d414:	460b      	mov	r3, r1
 800d416:	4620      	mov	r0, r4
 800d418:	4629      	mov	r1, r5
 800d41a:	f7f3 f85d 	bl	80004d8 <__aeabi_dmul>
 800d41e:	4602      	mov	r2, r0
 800d420:	460b      	mov	r3, r1
 800d422:	4640      	mov	r0, r8
 800d424:	4649      	mov	r1, r9
 800d426:	f7f2 fea1 	bl	800016c <__adddf3>
 800d42a:	4602      	mov	r2, r0
 800d42c:	460b      	mov	r3, r1
 800d42e:	4610      	mov	r0, r2
 800d430:	4619      	mov	r1, r3
 800d432:	f7f3 fb29 	bl	8000a88 <__aeabi_d2f>
 800d436:	4603      	mov	r3, r0
 800d438:	677b      	str	r3, [r7, #116]	; 0x74

    S11_angle = S11_angle + sa + S31_angle*st + (st*st*(S13_angle + S33_angle*st))/st;
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d43e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d440:	4618      	mov	r0, r3
 800d442:	f7f3 fb77 	bl	8000b34 <__addsf3>
 800d446:	4603      	mov	r3, r0
 800d448:	4618      	mov	r0, r3
 800d44a:	f7f2 ffed 	bl	8000428 <__aeabi_f2d>
 800d44e:	4604      	mov	r4, r0
 800d450:	460d      	mov	r5, r1
 800d452:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800d454:	f7f2 ffe8 	bl	8000428 <__aeabi_f2d>
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800d45e:	f7f3 f83b 	bl	80004d8 <__aeabi_dmul>
 800d462:	4602      	mov	r2, r0
 800d464:	460b      	mov	r3, r1
 800d466:	4620      	mov	r0, r4
 800d468:	4629      	mov	r1, r5
 800d46a:	f7f2 fe7f 	bl	800016c <__adddf3>
 800d46e:	4602      	mov	r2, r0
 800d470:	460b      	mov	r3, r1
 800d472:	4690      	mov	r8, r2
 800d474:	4699      	mov	r9, r3
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	e9d3 0148 	ldrd	r0, r1, [r3, #288]	; 0x120
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800d482:	f7f3 f829 	bl	80004d8 <__aeabi_dmul>
 800d486:	4602      	mov	r2, r0
 800d488:	460b      	mov	r3, r1
 800d48a:	4692      	mov	sl, r2
 800d48c:	469b      	mov	fp, r3
 800d48e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d490:	f7f2 ffca 	bl	8000428 <__aeabi_f2d>
 800d494:	4604      	mov	r4, r0
 800d496:	460d      	mov	r5, r1
 800d498:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800d49a:	f7f2 ffc5 	bl	8000428 <__aeabi_f2d>
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800d4a4:	f7f3 f818 	bl	80004d8 <__aeabi_dmul>
 800d4a8:	4602      	mov	r2, r0
 800d4aa:	460b      	mov	r3, r1
 800d4ac:	4620      	mov	r0, r4
 800d4ae:	4629      	mov	r1, r5
 800d4b0:	f7f2 fe5c 	bl	800016c <__adddf3>
 800d4b4:	4602      	mov	r2, r0
 800d4b6:	460b      	mov	r3, r1
 800d4b8:	4650      	mov	r0, sl
 800d4ba:	4659      	mov	r1, fp
 800d4bc:	f7f3 f80c 	bl	80004d8 <__aeabi_dmul>
 800d4c0:	4602      	mov	r2, r0
 800d4c2:	460b      	mov	r3, r1
 800d4c4:	4610      	mov	r0, r2
 800d4c6:	4619      	mov	r1, r3
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800d4ce:	f7f3 f92d 	bl	800072c <__aeabi_ddiv>
 800d4d2:	4602      	mov	r2, r0
 800d4d4:	460b      	mov	r3, r1
 800d4d6:	4640      	mov	r0, r8
 800d4d8:	4649      	mov	r1, r9
 800d4da:	f7f2 fe47 	bl	800016c <__adddf3>
 800d4de:	4602      	mov	r2, r0
 800d4e0:	460b      	mov	r3, r1
 800d4e2:	4610      	mov	r0, r2
 800d4e4:	4619      	mov	r1, r3
 800d4e6:	f7f3 facf 	bl	8000a88 <__aeabi_d2f>
 800d4ea:	4603      	mov	r3, r0
 800d4ec:	663b      	str	r3, [r7, #96]	; 0x60
    S12_angle = S12_angle + S32_angle*st;
 800d4ee:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800d4f0:	f7f2 ff9a 	bl	8000428 <__aeabi_f2d>
 800d4f4:	4604      	mov	r4, r0
 800d4f6:	460d      	mov	r5, r1
 800d4f8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800d4fa:	f7f2 ff95 	bl	8000428 <__aeabi_f2d>
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800d504:	f7f2 ffe8 	bl	80004d8 <__aeabi_dmul>
 800d508:	4602      	mov	r2, r0
 800d50a:	460b      	mov	r3, r1
 800d50c:	4620      	mov	r0, r4
 800d50e:	4629      	mov	r1, r5
 800d510:	f7f2 fe2c 	bl	800016c <__adddf3>
 800d514:	4602      	mov	r2, r0
 800d516:	460b      	mov	r3, r1
 800d518:	4610      	mov	r0, r2
 800d51a:	4619      	mov	r1, r3
 800d51c:	f7f3 fab4 	bl	8000a88 <__aeabi_d2f>
 800d520:	4603      	mov	r3, r0
 800d522:	65fb      	str	r3, [r7, #92]	; 0x5c
    S13_angle = S13_angle + S33_angle*st;
 800d524:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d526:	f7f2 ff7f 	bl	8000428 <__aeabi_f2d>
 800d52a:	4604      	mov	r4, r0
 800d52c:	460d      	mov	r5, r1
 800d52e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800d530:	f7f2 ff7a 	bl	8000428 <__aeabi_f2d>
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800d53a:	f7f2 ffcd 	bl	80004d8 <__aeabi_dmul>
 800d53e:	4602      	mov	r2, r0
 800d540:	460b      	mov	r3, r1
 800d542:	4620      	mov	r0, r4
 800d544:	4629      	mov	r1, r5
 800d546:	f7f2 fe11 	bl	800016c <__adddf3>
 800d54a:	4602      	mov	r2, r0
 800d54c:	460b      	mov	r3, r1
 800d54e:	4610      	mov	r0, r2
 800d550:	4619      	mov	r1, r3
 800d552:	f7f3 fa99 	bl	8000a88 <__aeabi_d2f>
 800d556:	4603      	mov	r3, r0
 800d558:	65bb      	str	r3, [r7, #88]	; 0x58

    S21_angle = S21_angle + S23_angle*(st);
 800d55a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800d55c:	f7f2 ff64 	bl	8000428 <__aeabi_f2d>
 800d560:	4604      	mov	r4, r0
 800d562:	460d      	mov	r5, r1
 800d564:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800d566:	f7f2 ff5f 	bl	8000428 <__aeabi_f2d>
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800d570:	f7f2 ffb2 	bl	80004d8 <__aeabi_dmul>
 800d574:	4602      	mov	r2, r0
 800d576:	460b      	mov	r3, r1
 800d578:	4620      	mov	r0, r4
 800d57a:	4629      	mov	r1, r5
 800d57c:	f7f2 fdf6 	bl	800016c <__adddf3>
 800d580:	4602      	mov	r2, r0
 800d582:	460b      	mov	r3, r1
 800d584:	4610      	mov	r0, r2
 800d586:	4619      	mov	r1, r3
 800d588:	f7f3 fa7e 	bl	8000a88 <__aeabi_d2f>
 800d58c:	4603      	mov	r3, r0
 800d58e:	657b      	str	r3, [r7, #84]	; 0x54
    S22_angle = S22_angle + sb;
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
 800d596:	4619      	mov	r1, r3
 800d598:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800d59a:	f7f3 facb 	bl	8000b34 <__addsf3>
 800d59e:	4603      	mov	r3, r0
 800d5a0:	653b      	str	r3, [r7, #80]	; 0x50
    //S23_angle = S23_angle;

    S31_angle = S31_angle + S33_angle*(st);
 800d5a2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800d5a4:	f7f2 ff40 	bl	8000428 <__aeabi_f2d>
 800d5a8:	4604      	mov	r4, r0
 800d5aa:	460d      	mov	r5, r1
 800d5ac:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800d5ae:	f7f2 ff3b 	bl	8000428 <__aeabi_f2d>
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	e9d3 2348 	ldrd	r2, r3, [r3, #288]	; 0x120
 800d5b8:	f7f2 ff8e 	bl	80004d8 <__aeabi_dmul>
 800d5bc:	4602      	mov	r2, r0
 800d5be:	460b      	mov	r3, r1
 800d5c0:	4620      	mov	r0, r4
 800d5c2:	4629      	mov	r1, r5
 800d5c4:	f7f2 fdd2 	bl	800016c <__adddf3>
 800d5c8:	4602      	mov	r2, r0
 800d5ca:	460b      	mov	r3, r1
 800d5cc:	4610      	mov	r0, r2
 800d5ce:	4619      	mov	r1, r3
 800d5d0:	f7f3 fa5a 	bl	8000a88 <__aeabi_d2f>
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	64bb      	str	r3, [r7, #72]	; 0x48
    //S32_angle = S32_angle;
    S33_angle = S33_angle + sr;
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5dc:	4619      	mov	r1, r3
 800d5de:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800d5e0:	f7f3 faa8 	bl	8000b34 <__addsf3>
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	643b      	str	r3, [r7, #64]	; 0x40

    //ANGLE CORRECTION
    float A = (Qa*Qg + Qa*S22_angle + Qa*S23_angle + Qa*S32_angle + Qa*S33_angle + Qg*S11_angle + S11_angle*S22_angle - S12_angle*S21_angle + S11_angle*S23_angle - S13_angle*S21_angle + S11_angle*S32_angle - S12_angle*S31_angle + S11_angle*S33_angle - S13_angle*S31_angle);
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	f8d3 21b0 	ldr.w	r2, [r3, #432]	; 0x1b0
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800d5f4:	4619      	mov	r1, r3
 800d5f6:	4610      	mov	r0, r2
 800d5f8:	f7f3 fba4 	bl	8000d44 <__aeabi_fmul>
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	461c      	mov	r4, r3
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 800d606:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d608:	4618      	mov	r0, r3
 800d60a:	f7f3 fb9b 	bl	8000d44 <__aeabi_fmul>
 800d60e:	4603      	mov	r3, r0
 800d610:	4619      	mov	r1, r3
 800d612:	4620      	mov	r0, r4
 800d614:	f7f3 fa8e 	bl	8000b34 <__addsf3>
 800d618:	4603      	mov	r3, r0
 800d61a:	461c      	mov	r4, r3
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 800d622:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d624:	4618      	mov	r0, r3
 800d626:	f7f3 fb8d 	bl	8000d44 <__aeabi_fmul>
 800d62a:	4603      	mov	r3, r0
 800d62c:	4619      	mov	r1, r3
 800d62e:	4620      	mov	r0, r4
 800d630:	f7f3 fa80 	bl	8000b34 <__addsf3>
 800d634:	4603      	mov	r3, r0
 800d636:	461c      	mov	r4, r3
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 800d63e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d640:	4618      	mov	r0, r3
 800d642:	f7f3 fb7f 	bl	8000d44 <__aeabi_fmul>
 800d646:	4603      	mov	r3, r0
 800d648:	4619      	mov	r1, r3
 800d64a:	4620      	mov	r0, r4
 800d64c:	f7f3 fa72 	bl	8000b34 <__addsf3>
 800d650:	4603      	mov	r3, r0
 800d652:	461c      	mov	r4, r3
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 800d65a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d65c:	4618      	mov	r0, r3
 800d65e:	f7f3 fb71 	bl	8000d44 <__aeabi_fmul>
 800d662:	4603      	mov	r3, r0
 800d664:	4619      	mov	r1, r3
 800d666:	4620      	mov	r0, r4
 800d668:	f7f3 fa64 	bl	8000b34 <__addsf3>
 800d66c:	4603      	mov	r3, r0
 800d66e:	461c      	mov	r4, r3
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800d676:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d678:	4618      	mov	r0, r3
 800d67a:	f7f3 fb63 	bl	8000d44 <__aeabi_fmul>
 800d67e:	4603      	mov	r3, r0
 800d680:	4619      	mov	r1, r3
 800d682:	4620      	mov	r0, r4
 800d684:	f7f3 fa56 	bl	8000b34 <__addsf3>
 800d688:	4603      	mov	r3, r0
 800d68a:	461c      	mov	r4, r3
 800d68c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d68e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800d690:	f7f3 fb58 	bl	8000d44 <__aeabi_fmul>
 800d694:	4603      	mov	r3, r0
 800d696:	4619      	mov	r1, r3
 800d698:	4620      	mov	r0, r4
 800d69a:	f7f3 fa4b 	bl	8000b34 <__addsf3>
 800d69e:	4603      	mov	r3, r0
 800d6a0:	461c      	mov	r4, r3
 800d6a2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d6a4:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800d6a6:	f7f3 fb4d 	bl	8000d44 <__aeabi_fmul>
 800d6aa:	4603      	mov	r3, r0
 800d6ac:	4619      	mov	r1, r3
 800d6ae:	4620      	mov	r0, r4
 800d6b0:	f7f3 fa3e 	bl	8000b30 <__aeabi_fsub>
 800d6b4:	4603      	mov	r3, r0
 800d6b6:	461c      	mov	r4, r3
 800d6b8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d6ba:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800d6bc:	f7f3 fb42 	bl	8000d44 <__aeabi_fmul>
 800d6c0:	4603      	mov	r3, r0
 800d6c2:	4619      	mov	r1, r3
 800d6c4:	4620      	mov	r0, r4
 800d6c6:	f7f3 fa35 	bl	8000b34 <__addsf3>
 800d6ca:	4603      	mov	r3, r0
 800d6cc:	461c      	mov	r4, r3
 800d6ce:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d6d0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d6d2:	f7f3 fb37 	bl	8000d44 <__aeabi_fmul>
 800d6d6:	4603      	mov	r3, r0
 800d6d8:	4619      	mov	r1, r3
 800d6da:	4620      	mov	r0, r4
 800d6dc:	f7f3 fa28 	bl	8000b30 <__aeabi_fsub>
 800d6e0:	4603      	mov	r3, r0
 800d6e2:	461c      	mov	r4, r3
 800d6e4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d6e6:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800d6e8:	f7f3 fb2c 	bl	8000d44 <__aeabi_fmul>
 800d6ec:	4603      	mov	r3, r0
 800d6ee:	4619      	mov	r1, r3
 800d6f0:	4620      	mov	r0, r4
 800d6f2:	f7f3 fa1f 	bl	8000b34 <__addsf3>
 800d6f6:	4603      	mov	r3, r0
 800d6f8:	461c      	mov	r4, r3
 800d6fa:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d6fc:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800d6fe:	f7f3 fb21 	bl	8000d44 <__aeabi_fmul>
 800d702:	4603      	mov	r3, r0
 800d704:	4619      	mov	r1, r3
 800d706:	4620      	mov	r0, r4
 800d708:	f7f3 fa12 	bl	8000b30 <__aeabi_fsub>
 800d70c:	4603      	mov	r3, r0
 800d70e:	461c      	mov	r4, r3
 800d710:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d712:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800d714:	f7f3 fb16 	bl	8000d44 <__aeabi_fmul>
 800d718:	4603      	mov	r3, r0
 800d71a:	4619      	mov	r1, r3
 800d71c:	4620      	mov	r0, r4
 800d71e:	f7f3 fa09 	bl	8000b34 <__addsf3>
 800d722:	4603      	mov	r3, r0
 800d724:	461c      	mov	r4, r3
 800d726:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d728:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d72a:	f7f3 fb0b 	bl	8000d44 <__aeabi_fmul>
 800d72e:	4603      	mov	r3, r0
 800d730:	4619      	mov	r1, r3
 800d732:	4620      	mov	r0, r4
 800d734:	f7f3 f9fc 	bl	8000b30 <__aeabi_fsub>
 800d738:	4603      	mov	r3, r0
 800d73a:	623b      	str	r3, [r7, #32]
    float Kt11_att = 1 - (Qa*(Qg + S22_angle + S23_angle + S32_angle + S33_angle))/A;
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	f8d3 41b0 	ldr.w	r4, [r3, #432]	; 0x1b0
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800d748:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d74a:	4618      	mov	r0, r3
 800d74c:	f7f3 f9f2 	bl	8000b34 <__addsf3>
 800d750:	4603      	mov	r3, r0
 800d752:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d754:	4618      	mov	r0, r3
 800d756:	f7f3 f9ed 	bl	8000b34 <__addsf3>
 800d75a:	4603      	mov	r3, r0
 800d75c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d75e:	4618      	mov	r0, r3
 800d760:	f7f3 f9e8 	bl	8000b34 <__addsf3>
 800d764:	4603      	mov	r3, r0
 800d766:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d768:	4618      	mov	r0, r3
 800d76a:	f7f3 f9e3 	bl	8000b34 <__addsf3>
 800d76e:	4603      	mov	r3, r0
 800d770:	4619      	mov	r1, r3
 800d772:	4620      	mov	r0, r4
 800d774:	f7f3 fae6 	bl	8000d44 <__aeabi_fmul>
 800d778:	4603      	mov	r3, r0
 800d77a:	6a39      	ldr	r1, [r7, #32]
 800d77c:	4618      	mov	r0, r3
 800d77e:	f7f3 fb95 	bl	8000eac <__aeabi_fdiv>
 800d782:	4603      	mov	r3, r0
 800d784:	4619      	mov	r1, r3
 800d786:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800d78a:	f7f3 f9d1 	bl	8000b30 <__aeabi_fsub>
 800d78e:	4603      	mov	r3, r0
 800d790:	61fb      	str	r3, [r7, #28]
    float Kt12_att = (Qa*(S12_angle + S13_angle))/A;
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	f8d3 41b0 	ldr.w	r4, [r3, #432]	; 0x1b0
 800d798:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d79a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800d79c:	f7f3 f9ca 	bl	8000b34 <__addsf3>
 800d7a0:	4603      	mov	r3, r0
 800d7a2:	4619      	mov	r1, r3
 800d7a4:	4620      	mov	r0, r4
 800d7a6:	f7f3 facd 	bl	8000d44 <__aeabi_fmul>
 800d7aa:	4603      	mov	r3, r0
 800d7ac:	6a39      	ldr	r1, [r7, #32]
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	f7f3 fb7c 	bl	8000eac <__aeabi_fdiv>
 800d7b4:	4603      	mov	r3, r0
 800d7b6:	61bb      	str	r3, [r7, #24]
    float Kt21_att = (Qg*S21_angle + S21_angle*S32_angle - S22_angle*S31_angle + S21_angle*S33_angle - S23_angle*S31_angle)/A;
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800d7be:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d7c0:	4618      	mov	r0, r3
 800d7c2:	f7f3 fabf 	bl	8000d44 <__aeabi_fmul>
 800d7c6:	4603      	mov	r3, r0
 800d7c8:	461c      	mov	r4, r3
 800d7ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d7cc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800d7ce:	f7f3 fab9 	bl	8000d44 <__aeabi_fmul>
 800d7d2:	4603      	mov	r3, r0
 800d7d4:	4619      	mov	r1, r3
 800d7d6:	4620      	mov	r0, r4
 800d7d8:	f7f3 f9ac 	bl	8000b34 <__addsf3>
 800d7dc:	4603      	mov	r3, r0
 800d7de:	461c      	mov	r4, r3
 800d7e0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d7e2:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800d7e4:	f7f3 faae 	bl	8000d44 <__aeabi_fmul>
 800d7e8:	4603      	mov	r3, r0
 800d7ea:	4619      	mov	r1, r3
 800d7ec:	4620      	mov	r0, r4
 800d7ee:	f7f3 f99f 	bl	8000b30 <__aeabi_fsub>
 800d7f2:	4603      	mov	r3, r0
 800d7f4:	461c      	mov	r4, r3
 800d7f6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d7f8:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800d7fa:	f7f3 faa3 	bl	8000d44 <__aeabi_fmul>
 800d7fe:	4603      	mov	r3, r0
 800d800:	4619      	mov	r1, r3
 800d802:	4620      	mov	r0, r4
 800d804:	f7f3 f996 	bl	8000b34 <__addsf3>
 800d808:	4603      	mov	r3, r0
 800d80a:	461c      	mov	r4, r3
 800d80c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d80e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800d810:	f7f3 fa98 	bl	8000d44 <__aeabi_fmul>
 800d814:	4603      	mov	r3, r0
 800d816:	4619      	mov	r1, r3
 800d818:	4620      	mov	r0, r4
 800d81a:	f7f3 f989 	bl	8000b30 <__aeabi_fsub>
 800d81e:	4603      	mov	r3, r0
 800d820:	6a39      	ldr	r1, [r7, #32]
 800d822:	4618      	mov	r0, r3
 800d824:	f7f3 fb42 	bl	8000eac <__aeabi_fdiv>
 800d828:	4603      	mov	r3, r0
 800d82a:	617b      	str	r3, [r7, #20]
    float Kt22_att = (Qa*S22_angle + Qa*S23_angle + S11_angle*S22_angle - S12_angle*S21_angle + S11_angle*S23_angle - S13_angle*S21_angle)/A;
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 800d832:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d834:	4618      	mov	r0, r3
 800d836:	f7f3 fa85 	bl	8000d44 <__aeabi_fmul>
 800d83a:	4603      	mov	r3, r0
 800d83c:	461c      	mov	r4, r3
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 800d844:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d846:	4618      	mov	r0, r3
 800d848:	f7f3 fa7c 	bl	8000d44 <__aeabi_fmul>
 800d84c:	4603      	mov	r3, r0
 800d84e:	4619      	mov	r1, r3
 800d850:	4620      	mov	r0, r4
 800d852:	f7f3 f96f 	bl	8000b34 <__addsf3>
 800d856:	4603      	mov	r3, r0
 800d858:	461c      	mov	r4, r3
 800d85a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d85c:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800d85e:	f7f3 fa71 	bl	8000d44 <__aeabi_fmul>
 800d862:	4603      	mov	r3, r0
 800d864:	4619      	mov	r1, r3
 800d866:	4620      	mov	r0, r4
 800d868:	f7f3 f964 	bl	8000b34 <__addsf3>
 800d86c:	4603      	mov	r3, r0
 800d86e:	461c      	mov	r4, r3
 800d870:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d872:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800d874:	f7f3 fa66 	bl	8000d44 <__aeabi_fmul>
 800d878:	4603      	mov	r3, r0
 800d87a:	4619      	mov	r1, r3
 800d87c:	4620      	mov	r0, r4
 800d87e:	f7f3 f957 	bl	8000b30 <__aeabi_fsub>
 800d882:	4603      	mov	r3, r0
 800d884:	461c      	mov	r4, r3
 800d886:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d888:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800d88a:	f7f3 fa5b 	bl	8000d44 <__aeabi_fmul>
 800d88e:	4603      	mov	r3, r0
 800d890:	4619      	mov	r1, r3
 800d892:	4620      	mov	r0, r4
 800d894:	f7f3 f94e 	bl	8000b34 <__addsf3>
 800d898:	4603      	mov	r3, r0
 800d89a:	461c      	mov	r4, r3
 800d89c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d89e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d8a0:	f7f3 fa50 	bl	8000d44 <__aeabi_fmul>
 800d8a4:	4603      	mov	r3, r0
 800d8a6:	4619      	mov	r1, r3
 800d8a8:	4620      	mov	r0, r4
 800d8aa:	f7f3 f941 	bl	8000b30 <__aeabi_fsub>
 800d8ae:	4603      	mov	r3, r0
 800d8b0:	6a39      	ldr	r1, [r7, #32]
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f7f3 fafa 	bl	8000eac <__aeabi_fdiv>
 800d8b8:	4603      	mov	r3, r0
 800d8ba:	613b      	str	r3, [r7, #16]
    float Kt31_att = (Qg*S31_angle - S21_angle*S32_angle + S22_angle*S31_angle - S21_angle*S33_angle + S23_angle*S31_angle)/A;
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800d8c2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	f7f3 fa3d 	bl	8000d44 <__aeabi_fmul>
 800d8ca:	4603      	mov	r3, r0
 800d8cc:	461c      	mov	r4, r3
 800d8ce:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d8d0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800d8d2:	f7f3 fa37 	bl	8000d44 <__aeabi_fmul>
 800d8d6:	4603      	mov	r3, r0
 800d8d8:	4619      	mov	r1, r3
 800d8da:	4620      	mov	r0, r4
 800d8dc:	f7f3 f928 	bl	8000b30 <__aeabi_fsub>
 800d8e0:	4603      	mov	r3, r0
 800d8e2:	461c      	mov	r4, r3
 800d8e4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d8e6:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800d8e8:	f7f3 fa2c 	bl	8000d44 <__aeabi_fmul>
 800d8ec:	4603      	mov	r3, r0
 800d8ee:	4619      	mov	r1, r3
 800d8f0:	4620      	mov	r0, r4
 800d8f2:	f7f3 f91f 	bl	8000b34 <__addsf3>
 800d8f6:	4603      	mov	r3, r0
 800d8f8:	461c      	mov	r4, r3
 800d8fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d8fc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800d8fe:	f7f3 fa21 	bl	8000d44 <__aeabi_fmul>
 800d902:	4603      	mov	r3, r0
 800d904:	4619      	mov	r1, r3
 800d906:	4620      	mov	r0, r4
 800d908:	f7f3 f912 	bl	8000b30 <__aeabi_fsub>
 800d90c:	4603      	mov	r3, r0
 800d90e:	461c      	mov	r4, r3
 800d910:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d912:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800d914:	f7f3 fa16 	bl	8000d44 <__aeabi_fmul>
 800d918:	4603      	mov	r3, r0
 800d91a:	4619      	mov	r1, r3
 800d91c:	4620      	mov	r0, r4
 800d91e:	f7f3 f909 	bl	8000b34 <__addsf3>
 800d922:	4603      	mov	r3, r0
 800d924:	6a39      	ldr	r1, [r7, #32]
 800d926:	4618      	mov	r0, r3
 800d928:	f7f3 fac0 	bl	8000eac <__aeabi_fdiv>
 800d92c:	4603      	mov	r3, r0
 800d92e:	60fb      	str	r3, [r7, #12]
    float Kt32_att = (Qa*S32_angle + Qa*S33_angle + S11_angle*S32_angle - S12_angle*S31_angle + S11_angle*S33_angle - S13_angle*S31_angle)/A;
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 800d936:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d938:	4618      	mov	r0, r3
 800d93a:	f7f3 fa03 	bl	8000d44 <__aeabi_fmul>
 800d93e:	4603      	mov	r3, r0
 800d940:	461c      	mov	r4, r3
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 800d948:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d94a:	4618      	mov	r0, r3
 800d94c:	f7f3 f9fa 	bl	8000d44 <__aeabi_fmul>
 800d950:	4603      	mov	r3, r0
 800d952:	4619      	mov	r1, r3
 800d954:	4620      	mov	r0, r4
 800d956:	f7f3 f8ed 	bl	8000b34 <__addsf3>
 800d95a:	4603      	mov	r3, r0
 800d95c:	461c      	mov	r4, r3
 800d95e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d960:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800d962:	f7f3 f9ef 	bl	8000d44 <__aeabi_fmul>
 800d966:	4603      	mov	r3, r0
 800d968:	4619      	mov	r1, r3
 800d96a:	4620      	mov	r0, r4
 800d96c:	f7f3 f8e2 	bl	8000b34 <__addsf3>
 800d970:	4603      	mov	r3, r0
 800d972:	461c      	mov	r4, r3
 800d974:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d976:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800d978:	f7f3 f9e4 	bl	8000d44 <__aeabi_fmul>
 800d97c:	4603      	mov	r3, r0
 800d97e:	4619      	mov	r1, r3
 800d980:	4620      	mov	r0, r4
 800d982:	f7f3 f8d5 	bl	8000b30 <__aeabi_fsub>
 800d986:	4603      	mov	r3, r0
 800d988:	461c      	mov	r4, r3
 800d98a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d98c:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800d98e:	f7f3 f9d9 	bl	8000d44 <__aeabi_fmul>
 800d992:	4603      	mov	r3, r0
 800d994:	4619      	mov	r1, r3
 800d996:	4620      	mov	r0, r4
 800d998:	f7f3 f8cc 	bl	8000b34 <__addsf3>
 800d99c:	4603      	mov	r3, r0
 800d99e:	461c      	mov	r4, r3
 800d9a0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d9a2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d9a4:	f7f3 f9ce 	bl	8000d44 <__aeabi_fmul>
 800d9a8:	4603      	mov	r3, r0
 800d9aa:	4619      	mov	r1, r3
 800d9ac:	4620      	mov	r0, r4
 800d9ae:	f7f3 f8bf 	bl	8000b30 <__aeabi_fsub>
 800d9b2:	4603      	mov	r3, r0
 800d9b4:	6a39      	ldr	r1, [r7, #32]
 800d9b6:	4618      	mov	r0, r3
 800d9b8:	f7f3 fa78 	bl	8000eac <__aeabi_fdiv>
 800d9bc:	4603      	mov	r3, r0
 800d9be:	60bb      	str	r3, [r7, #8]

    angle_ekf = (angle_ekf) + Kt11_att*((angle_acc) - (angle_ekf)) - Kt12_att*((angle_bias) - (gyro) + (angle_rate));
 800d9c0:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800d9c2:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800d9c4:	f7f3 f8b4 	bl	8000b30 <__aeabi_fsub>
 800d9c8:	4603      	mov	r3, r0
 800d9ca:	69f9      	ldr	r1, [r7, #28]
 800d9cc:	4618      	mov	r0, r3
 800d9ce:	f7f3 f9b9 	bl	8000d44 <__aeabi_fmul>
 800d9d2:	4603      	mov	r3, r0
 800d9d4:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800d9d6:	4618      	mov	r0, r3
 800d9d8:	f7f3 f8ac 	bl	8000b34 <__addsf3>
 800d9dc:	4603      	mov	r3, r0
 800d9de:	461c      	mov	r4, r3
 800d9e0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d9e2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800d9e4:	f7f3 f8a4 	bl	8000b30 <__aeabi_fsub>
 800d9e8:	4603      	mov	r3, r0
 800d9ea:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	f7f3 f8a1 	bl	8000b34 <__addsf3>
 800d9f2:	4603      	mov	r3, r0
 800d9f4:	69b9      	ldr	r1, [r7, #24]
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	f7f3 f9a4 	bl	8000d44 <__aeabi_fmul>
 800d9fc:	4603      	mov	r3, r0
 800d9fe:	4619      	mov	r1, r3
 800da00:	4620      	mov	r0, r4
 800da02:	f7f3 f895 	bl	8000b30 <__aeabi_fsub>
 800da06:	4603      	mov	r3, r0
 800da08:	677b      	str	r3, [r7, #116]	; 0x74


    angle_bias = (angle_bias) + Kt21_att*((angle_acc) - (angle_ekf)) - Kt22_att*((angle_bias) - (gyro) + (angle_rate));
 800da0a:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800da0c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800da0e:	f7f3 f88f 	bl	8000b30 <__aeabi_fsub>
 800da12:	4603      	mov	r3, r0
 800da14:	6979      	ldr	r1, [r7, #20]
 800da16:	4618      	mov	r0, r3
 800da18:	f7f3 f994 	bl	8000d44 <__aeabi_fmul>
 800da1c:	4603      	mov	r3, r0
 800da1e:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800da20:	4618      	mov	r0, r3
 800da22:	f7f3 f887 	bl	8000b34 <__addsf3>
 800da26:	4603      	mov	r3, r0
 800da28:	461c      	mov	r4, r3
 800da2a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800da2c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800da2e:	f7f3 f87f 	bl	8000b30 <__aeabi_fsub>
 800da32:	4603      	mov	r3, r0
 800da34:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800da36:	4618      	mov	r0, r3
 800da38:	f7f3 f87c 	bl	8000b34 <__addsf3>
 800da3c:	4603      	mov	r3, r0
 800da3e:	6939      	ldr	r1, [r7, #16]
 800da40:	4618      	mov	r0, r3
 800da42:	f7f3 f97f 	bl	8000d44 <__aeabi_fmul>
 800da46:	4603      	mov	r3, r0
 800da48:	4619      	mov	r1, r3
 800da4a:	4620      	mov	r0, r4
 800da4c:	f7f3 f870 	bl	8000b30 <__aeabi_fsub>
 800da50:	4603      	mov	r3, r0
 800da52:	66fb      	str	r3, [r7, #108]	; 0x6c


    angle_rate = (angle_rate) + Kt31_att*((angle_acc) - (angle_ekf)) - Kt32_att*((angle_bias) - (gyro) + (angle_rate));
 800da54:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800da56:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800da58:	f7f3 f86a 	bl	8000b30 <__aeabi_fsub>
 800da5c:	4603      	mov	r3, r0
 800da5e:	68f9      	ldr	r1, [r7, #12]
 800da60:	4618      	mov	r0, r3
 800da62:	f7f3 f96f 	bl	8000d44 <__aeabi_fmul>
 800da66:	4603      	mov	r3, r0
 800da68:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800da6a:	4618      	mov	r0, r3
 800da6c:	f7f3 f862 	bl	8000b34 <__addsf3>
 800da70:	4603      	mov	r3, r0
 800da72:	461c      	mov	r4, r3
 800da74:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800da76:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800da78:	f7f3 f85a 	bl	8000b30 <__aeabi_fsub>
 800da7c:	4603      	mov	r3, r0
 800da7e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800da80:	4618      	mov	r0, r3
 800da82:	f7f3 f857 	bl	8000b34 <__addsf3>
 800da86:	4603      	mov	r3, r0
 800da88:	68b9      	ldr	r1, [r7, #8]
 800da8a:	4618      	mov	r0, r3
 800da8c:	f7f3 f95a 	bl	8000d44 <__aeabi_fmul>
 800da90:	4603      	mov	r3, r0
 800da92:	4619      	mov	r1, r3
 800da94:	4620      	mov	r0, r4
 800da96:	f7f3 f84b 	bl	8000b30 <__aeabi_fsub>
 800da9a:	4603      	mov	r3, r0
 800da9c:	673b      	str	r3, [r7, #112]	; 0x70


    S11_angle = - S11_angle*(Kt11_att - 1) - Kt12_att*S21_angle - Kt12_att*S31_angle;
 800da9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800daa0:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800daa4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800daa8:	69f8      	ldr	r0, [r7, #28]
 800daaa:	f7f3 f841 	bl	8000b30 <__aeabi_fsub>
 800daae:	4603      	mov	r3, r0
 800dab0:	4619      	mov	r1, r3
 800dab2:	4620      	mov	r0, r4
 800dab4:	f7f3 f946 	bl	8000d44 <__aeabi_fmul>
 800dab8:	4603      	mov	r3, r0
 800daba:	461c      	mov	r4, r3
 800dabc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dabe:	69b8      	ldr	r0, [r7, #24]
 800dac0:	f7f3 f940 	bl	8000d44 <__aeabi_fmul>
 800dac4:	4603      	mov	r3, r0
 800dac6:	4619      	mov	r1, r3
 800dac8:	4620      	mov	r0, r4
 800daca:	f7f3 f831 	bl	8000b30 <__aeabi_fsub>
 800dace:	4603      	mov	r3, r0
 800dad0:	461c      	mov	r4, r3
 800dad2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800dad4:	69b8      	ldr	r0, [r7, #24]
 800dad6:	f7f3 f935 	bl	8000d44 <__aeabi_fmul>
 800dada:	4603      	mov	r3, r0
 800dadc:	4619      	mov	r1, r3
 800dade:	4620      	mov	r0, r4
 800dae0:	f7f3 f826 	bl	8000b30 <__aeabi_fsub>
 800dae4:	4603      	mov	r3, r0
 800dae6:	663b      	str	r3, [r7, #96]	; 0x60


    S12_angle = - S12_angle*(Kt11_att - 1) - Kt12_att*S22_angle - Kt12_att*S32_angle;
 800dae8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800daea:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800daee:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800daf2:	69f8      	ldr	r0, [r7, #28]
 800daf4:	f7f3 f81c 	bl	8000b30 <__aeabi_fsub>
 800daf8:	4603      	mov	r3, r0
 800dafa:	4619      	mov	r1, r3
 800dafc:	4620      	mov	r0, r4
 800dafe:	f7f3 f921 	bl	8000d44 <__aeabi_fmul>
 800db02:	4603      	mov	r3, r0
 800db04:	461c      	mov	r4, r3
 800db06:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800db08:	69b8      	ldr	r0, [r7, #24]
 800db0a:	f7f3 f91b 	bl	8000d44 <__aeabi_fmul>
 800db0e:	4603      	mov	r3, r0
 800db10:	4619      	mov	r1, r3
 800db12:	4620      	mov	r0, r4
 800db14:	f7f3 f80c 	bl	8000b30 <__aeabi_fsub>
 800db18:	4603      	mov	r3, r0
 800db1a:	461c      	mov	r4, r3
 800db1c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800db1e:	69b8      	ldr	r0, [r7, #24]
 800db20:	f7f3 f910 	bl	8000d44 <__aeabi_fmul>
 800db24:	4603      	mov	r3, r0
 800db26:	4619      	mov	r1, r3
 800db28:	4620      	mov	r0, r4
 800db2a:	f7f3 f801 	bl	8000b30 <__aeabi_fsub>
 800db2e:	4603      	mov	r3, r0
 800db30:	65fb      	str	r3, [r7, #92]	; 0x5c


    S13_angle = - S13_angle*(Kt11_att - 1) - Kt12_att*S23_angle - Kt12_att*S33_angle;
 800db32:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800db34:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800db38:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800db3c:	69f8      	ldr	r0, [r7, #28]
 800db3e:	f7f2 fff7 	bl	8000b30 <__aeabi_fsub>
 800db42:	4603      	mov	r3, r0
 800db44:	4619      	mov	r1, r3
 800db46:	4620      	mov	r0, r4
 800db48:	f7f3 f8fc 	bl	8000d44 <__aeabi_fmul>
 800db4c:	4603      	mov	r3, r0
 800db4e:	461c      	mov	r4, r3
 800db50:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800db52:	69b8      	ldr	r0, [r7, #24]
 800db54:	f7f3 f8f6 	bl	8000d44 <__aeabi_fmul>
 800db58:	4603      	mov	r3, r0
 800db5a:	4619      	mov	r1, r3
 800db5c:	4620      	mov	r0, r4
 800db5e:	f7f2 ffe7 	bl	8000b30 <__aeabi_fsub>
 800db62:	4603      	mov	r3, r0
 800db64:	461c      	mov	r4, r3
 800db66:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800db68:	69b8      	ldr	r0, [r7, #24]
 800db6a:	f7f3 f8eb 	bl	8000d44 <__aeabi_fmul>
 800db6e:	4603      	mov	r3, r0
 800db70:	4619      	mov	r1, r3
 800db72:	4620      	mov	r0, r4
 800db74:	f7f2 ffdc 	bl	8000b30 <__aeabi_fsub>
 800db78:	4603      	mov	r3, r0
 800db7a:	65bb      	str	r3, [r7, #88]	; 0x58


    S21_angle = - S21_angle*(Kt22_att - 1) - Kt21_att*S11_angle - Kt22_att*S31_angle;
 800db7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800db7e:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800db82:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800db86:	6938      	ldr	r0, [r7, #16]
 800db88:	f7f2 ffd2 	bl	8000b30 <__aeabi_fsub>
 800db8c:	4603      	mov	r3, r0
 800db8e:	4619      	mov	r1, r3
 800db90:	4620      	mov	r0, r4
 800db92:	f7f3 f8d7 	bl	8000d44 <__aeabi_fmul>
 800db96:	4603      	mov	r3, r0
 800db98:	461c      	mov	r4, r3
 800db9a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800db9c:	6978      	ldr	r0, [r7, #20]
 800db9e:	f7f3 f8d1 	bl	8000d44 <__aeabi_fmul>
 800dba2:	4603      	mov	r3, r0
 800dba4:	4619      	mov	r1, r3
 800dba6:	4620      	mov	r0, r4
 800dba8:	f7f2 ffc2 	bl	8000b30 <__aeabi_fsub>
 800dbac:	4603      	mov	r3, r0
 800dbae:	461c      	mov	r4, r3
 800dbb0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800dbb2:	6938      	ldr	r0, [r7, #16]
 800dbb4:	f7f3 f8c6 	bl	8000d44 <__aeabi_fmul>
 800dbb8:	4603      	mov	r3, r0
 800dbba:	4619      	mov	r1, r3
 800dbbc:	4620      	mov	r0, r4
 800dbbe:	f7f2 ffb7 	bl	8000b30 <__aeabi_fsub>
 800dbc2:	4603      	mov	r3, r0
 800dbc4:	657b      	str	r3, [r7, #84]	; 0x54


    S22_angle = - S22_angle*(Kt22_att - 1) - Kt21_att*S12_angle - Kt22_att*S32_angle;
 800dbc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dbc8:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800dbcc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dbd0:	6938      	ldr	r0, [r7, #16]
 800dbd2:	f7f2 ffad 	bl	8000b30 <__aeabi_fsub>
 800dbd6:	4603      	mov	r3, r0
 800dbd8:	4619      	mov	r1, r3
 800dbda:	4620      	mov	r0, r4
 800dbdc:	f7f3 f8b2 	bl	8000d44 <__aeabi_fmul>
 800dbe0:	4603      	mov	r3, r0
 800dbe2:	461c      	mov	r4, r3
 800dbe4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800dbe6:	6978      	ldr	r0, [r7, #20]
 800dbe8:	f7f3 f8ac 	bl	8000d44 <__aeabi_fmul>
 800dbec:	4603      	mov	r3, r0
 800dbee:	4619      	mov	r1, r3
 800dbf0:	4620      	mov	r0, r4
 800dbf2:	f7f2 ff9d 	bl	8000b30 <__aeabi_fsub>
 800dbf6:	4603      	mov	r3, r0
 800dbf8:	461c      	mov	r4, r3
 800dbfa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dbfc:	6938      	ldr	r0, [r7, #16]
 800dbfe:	f7f3 f8a1 	bl	8000d44 <__aeabi_fmul>
 800dc02:	4603      	mov	r3, r0
 800dc04:	4619      	mov	r1, r3
 800dc06:	4620      	mov	r0, r4
 800dc08:	f7f2 ff92 	bl	8000b30 <__aeabi_fsub>
 800dc0c:	4603      	mov	r3, r0
 800dc0e:	653b      	str	r3, [r7, #80]	; 0x50


    S23_angle = - S23_angle*(Kt22_att - 1) - Kt21_att*S13_angle - Kt22_att*S33_angle;
 800dc10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dc12:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800dc16:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dc1a:	6938      	ldr	r0, [r7, #16]
 800dc1c:	f7f2 ff88 	bl	8000b30 <__aeabi_fsub>
 800dc20:	4603      	mov	r3, r0
 800dc22:	4619      	mov	r1, r3
 800dc24:	4620      	mov	r0, r4
 800dc26:	f7f3 f88d 	bl	8000d44 <__aeabi_fmul>
 800dc2a:	4603      	mov	r3, r0
 800dc2c:	461c      	mov	r4, r3
 800dc2e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800dc30:	6978      	ldr	r0, [r7, #20]
 800dc32:	f7f3 f887 	bl	8000d44 <__aeabi_fmul>
 800dc36:	4603      	mov	r3, r0
 800dc38:	4619      	mov	r1, r3
 800dc3a:	4620      	mov	r0, r4
 800dc3c:	f7f2 ff78 	bl	8000b30 <__aeabi_fsub>
 800dc40:	4603      	mov	r3, r0
 800dc42:	461c      	mov	r4, r3
 800dc44:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800dc46:	6938      	ldr	r0, [r7, #16]
 800dc48:	f7f3 f87c 	bl	8000d44 <__aeabi_fmul>
 800dc4c:	4603      	mov	r3, r0
 800dc4e:	4619      	mov	r1, r3
 800dc50:	4620      	mov	r0, r4
 800dc52:	f7f2 ff6d 	bl	8000b30 <__aeabi_fsub>
 800dc56:	4603      	mov	r3, r0
 800dc58:	64fb      	str	r3, [r7, #76]	; 0x4c


    S31_angle = - S31_angle*(Kt32_att - 1) - Kt31_att*S11_angle - Kt32_att*S21_angle;
 800dc5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dc5c:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800dc60:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dc64:	68b8      	ldr	r0, [r7, #8]
 800dc66:	f7f2 ff63 	bl	8000b30 <__aeabi_fsub>
 800dc6a:	4603      	mov	r3, r0
 800dc6c:	4619      	mov	r1, r3
 800dc6e:	4620      	mov	r0, r4
 800dc70:	f7f3 f868 	bl	8000d44 <__aeabi_fmul>
 800dc74:	4603      	mov	r3, r0
 800dc76:	461c      	mov	r4, r3
 800dc78:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800dc7a:	68f8      	ldr	r0, [r7, #12]
 800dc7c:	f7f3 f862 	bl	8000d44 <__aeabi_fmul>
 800dc80:	4603      	mov	r3, r0
 800dc82:	4619      	mov	r1, r3
 800dc84:	4620      	mov	r0, r4
 800dc86:	f7f2 ff53 	bl	8000b30 <__aeabi_fsub>
 800dc8a:	4603      	mov	r3, r0
 800dc8c:	461c      	mov	r4, r3
 800dc8e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dc90:	68b8      	ldr	r0, [r7, #8]
 800dc92:	f7f3 f857 	bl	8000d44 <__aeabi_fmul>
 800dc96:	4603      	mov	r3, r0
 800dc98:	4619      	mov	r1, r3
 800dc9a:	4620      	mov	r0, r4
 800dc9c:	f7f2 ff48 	bl	8000b30 <__aeabi_fsub>
 800dca0:	4603      	mov	r3, r0
 800dca2:	64bb      	str	r3, [r7, #72]	; 0x48


    S32_angle = - S32_angle*(Kt32_att - 1) - Kt31_att*S12_angle - Kt32_att*S22_angle;
 800dca4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dca6:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800dcaa:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dcae:	68b8      	ldr	r0, [r7, #8]
 800dcb0:	f7f2 ff3e 	bl	8000b30 <__aeabi_fsub>
 800dcb4:	4603      	mov	r3, r0
 800dcb6:	4619      	mov	r1, r3
 800dcb8:	4620      	mov	r0, r4
 800dcba:	f7f3 f843 	bl	8000d44 <__aeabi_fmul>
 800dcbe:	4603      	mov	r3, r0
 800dcc0:	461c      	mov	r4, r3
 800dcc2:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800dcc4:	68f8      	ldr	r0, [r7, #12]
 800dcc6:	f7f3 f83d 	bl	8000d44 <__aeabi_fmul>
 800dcca:	4603      	mov	r3, r0
 800dccc:	4619      	mov	r1, r3
 800dcce:	4620      	mov	r0, r4
 800dcd0:	f7f2 ff2e 	bl	8000b30 <__aeabi_fsub>
 800dcd4:	4603      	mov	r3, r0
 800dcd6:	461c      	mov	r4, r3
 800dcd8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800dcda:	68b8      	ldr	r0, [r7, #8]
 800dcdc:	f7f3 f832 	bl	8000d44 <__aeabi_fmul>
 800dce0:	4603      	mov	r3, r0
 800dce2:	4619      	mov	r1, r3
 800dce4:	4620      	mov	r0, r4
 800dce6:	f7f2 ff23 	bl	8000b30 <__aeabi_fsub>
 800dcea:	4603      	mov	r3, r0
 800dcec:	647b      	str	r3, [r7, #68]	; 0x44


    S33_angle = - S33_angle*(Kt32_att - 1) - Kt31_att*S13_angle - Kt32_att*S23_angle;
 800dcee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dcf0:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800dcf4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dcf8:	68b8      	ldr	r0, [r7, #8]
 800dcfa:	f7f2 ff19 	bl	8000b30 <__aeabi_fsub>
 800dcfe:	4603      	mov	r3, r0
 800dd00:	4619      	mov	r1, r3
 800dd02:	4620      	mov	r0, r4
 800dd04:	f7f3 f81e 	bl	8000d44 <__aeabi_fmul>
 800dd08:	4603      	mov	r3, r0
 800dd0a:	461c      	mov	r4, r3
 800dd0c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800dd0e:	68f8      	ldr	r0, [r7, #12]
 800dd10:	f7f3 f818 	bl	8000d44 <__aeabi_fmul>
 800dd14:	4603      	mov	r3, r0
 800dd16:	4619      	mov	r1, r3
 800dd18:	4620      	mov	r0, r4
 800dd1a:	f7f2 ff09 	bl	8000b30 <__aeabi_fsub>
 800dd1e:	4603      	mov	r3, r0
 800dd20:	461c      	mov	r4, r3
 800dd22:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800dd24:	68b8      	ldr	r0, [r7, #8]
 800dd26:	f7f3 f80d 	bl	8000d44 <__aeabi_fmul>
 800dd2a:	4603      	mov	r3, r0
 800dd2c:	4619      	mov	r1, r3
 800dd2e:	4620      	mov	r0, r4
 800dd30:	f7f2 fefe 	bl	8000b30 <__aeabi_fsub>
 800dd34:	4603      	mov	r3, r0
 800dd36:	643b      	str	r3, [r7, #64]	; 0x40

    switch(euler_angle) {
 800dd38:	78fb      	ldrb	r3, [r7, #3]
 800dd3a:	2b02      	cmp	r3, #2
 800dd3c:	d05d      	beq.n	800ddfa <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xc7a>
 800dd3e:	2b02      	cmp	r3, #2
 800dd40:	f300 8089 	bgt.w	800de56 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xcd6>
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d002      	beq.n	800dd4e <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xbce>
 800dd48:	2b01      	cmp	r3, #1
 800dd4a:	d02b      	beq.n	800dda4 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xc24>
    			 S32_yaw = S32_angle;
    			 S33_yaw = S33_angle;
    			break;

    }
}
 800dd4c:	e083      	b.n	800de56 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xcd6>
    			 roll_ekf = angle_ekf ;
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800dd52:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    			 roll_rate = angle_rate;
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800dd5a:	60da      	str	r2, [r3, #12]
    			 roll_bias = angle_bias;
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800dd60:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
    			 roll_acc = angle_acc ;
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800dd68:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
    			 S11_roll = S11_angle;
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800dd70:	645a      	str	r2, [r3, #68]	; 0x44
    			 S12_roll = S12_angle;
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800dd76:	649a      	str	r2, [r3, #72]	; 0x48
    			 S13_roll = S13_angle;
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800dd7c:	655a      	str	r2, [r3, #84]	; 0x54
    			 S21_roll = S21_angle;
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800dd82:	64da      	str	r2, [r3, #76]	; 0x4c
    			 S22_roll = S22_angle;
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800dd88:	651a      	str	r2, [r3, #80]	; 0x50
    			 S23_roll = S23_angle;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800dd8e:	659a      	str	r2, [r3, #88]	; 0x58
    			 S31_roll = S31_angle;
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800dd94:	65da      	str	r2, [r3, #92]	; 0x5c
    			 S32_roll = S32_angle;
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dd9a:	661a      	str	r2, [r3, #96]	; 0x60
    			 S33_roll = S33_angle;
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800dda0:	665a      	str	r2, [r3, #100]	; 0x64
    			break;
 800dda2:	e058      	b.n	800de56 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xcd6>
    			 pitch_ekf = angle_ekf ;
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800dda8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    			 pitch_rate = angle_rate;
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800ddb0:	611a      	str	r2, [r3, #16]
    			 pitch_bias = angle_bias;
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800ddb6:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
    			 pitch_acc = angle_acc ;
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ddbe:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
    			 S11_pitch = S11_angle;
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ddc6:	619a      	str	r2, [r3, #24]
    			 S12_pitch = S12_angle;
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ddcc:	61da      	str	r2, [r3, #28]
    			 S13_pitch = S13_angle;
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ddd2:	629a      	str	r2, [r3, #40]	; 0x28
    			 S21_pitch = S21_angle;
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ddd8:	621a      	str	r2, [r3, #32]
    			 S22_pitch = S22_angle;
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ddde:	625a      	str	r2, [r3, #36]	; 0x24
    			 S23_pitch = S23_angle;
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800dde4:	62da      	str	r2, [r3, #44]	; 0x2c
    			 S31_pitch = S31_angle;
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ddea:	631a      	str	r2, [r3, #48]	; 0x30
    			 S32_pitch = S32_angle;
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ddf0:	635a      	str	r2, [r3, #52]	; 0x34
    			 S33_pitch = S33_angle;
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ddf6:	639a      	str	r2, [r3, #56]	; 0x38
    			break;
 800ddf8:	e02d      	b.n	800de56 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xcd6>
    			 yaw_ekf = angle_ekf ;
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800ddfe:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    			 yaw_rate = angle_rate;
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800de06:	615a      	str	r2, [r3, #20]
    			 yaw_bias = angle_bias;
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800de0c:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
    			 yaw_acc = angle_acc ;
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800de14:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
    			 S11_yaw = S11_angle;
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800de1c:	669a      	str	r2, [r3, #104]	; 0x68
    			 S12_yaw = S12_angle;
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800de22:	66da      	str	r2, [r3, #108]	; 0x6c
    			 S13_yaw = S13_angle;
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800de28:	679a      	str	r2, [r3, #120]	; 0x78
    			 S21_yaw = S21_angle;
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800de2e:	671a      	str	r2, [r3, #112]	; 0x70
    			 S22_yaw = S22_angle;
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800de34:	675a      	str	r2, [r3, #116]	; 0x74
    			 S23_yaw = S23_angle;
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800de3a:	67da      	str	r2, [r3, #124]	; 0x7c
    			 S31_yaw = S31_angle;
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800de40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    			 S32_yaw = S32_angle;
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800de48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    			 S33_yaw = S33_angle;
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800de50:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    			break;
 800de54:	bf00      	nop
}
 800de56:	bf00      	nop
 800de58:	3778      	adds	r7, #120	; 0x78
 800de5a:	46bd      	mov	sp, r7
 800de5c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800de60 <_ZN15Kalman_Filtresi8NED2BodyEv>:
	  S22_x = S22_x - S12_x*(Kt21);


}

void Kalman_Filtresi::NED2Body() {
 800de60:	b590      	push	{r4, r7, lr}
 800de62:	b089      	sub	sp, #36	; 0x24
 800de64:	af00      	add	r7, sp, #0
 800de66:	6078      	str	r0, [r7, #4]
	float deg2rad = M_PI/180.0;
 800de68:	4b29      	ldr	r3, [pc, #164]	; (800df10 <_ZN15Kalman_Filtresi8NED2BodyEv+0xb0>)
 800de6a:	61fb      	str	r3, [r7, #28]

	float yaw = -yaw_ekf*deg2rad;
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 800de72:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800de76:	4619      	mov	r1, r3
 800de78:	69f8      	ldr	r0, [r7, #28]
 800de7a:	f7f2 ff63 	bl	8000d44 <__aeabi_fmul>
 800de7e:	4603      	mov	r3, r0
 800de80:	61bb      	str	r3, [r7, #24]

	float DCM11 = cos(yaw);
 800de82:	69b8      	ldr	r0, [r7, #24]
 800de84:	f7f4 fc14 	bl	80026b0 <_ZSt3cosf>
 800de88:	6178      	str	r0, [r7, #20]
	float DCM22 = DCM11;
 800de8a:	697b      	ldr	r3, [r7, #20]
 800de8c:	613b      	str	r3, [r7, #16]

	float DCM12 = sin(yaw);
 800de8e:	69b8      	ldr	r0, [r7, #24]
 800de90:	f7f4 fc1a 	bl	80026c8 <_ZSt3sinf>
 800de94:	60f8      	str	r0, [r7, #12]
	float DCM21 = -DCM12;
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800de9c:	60bb      	str	r3, [r7, #8]

	xbody = DCM11*xned + DCM21*yned;
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800dea4:	6979      	ldr	r1, [r7, #20]
 800dea6:	4618      	mov	r0, r3
 800dea8:	f7f2 ff4c 	bl	8000d44 <__aeabi_fmul>
 800deac:	4603      	mov	r3, r0
 800deae:	461c      	mov	r4, r3
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800deb6:	68b9      	ldr	r1, [r7, #8]
 800deb8:	4618      	mov	r0, r3
 800deba:	f7f2 ff43 	bl	8000d44 <__aeabi_fmul>
 800debe:	4603      	mov	r3, r0
 800dec0:	4619      	mov	r1, r3
 800dec2:	4620      	mov	r0, r4
 800dec4:	f7f2 fe36 	bl	8000b34 <__addsf3>
 800dec8:	4603      	mov	r3, r0
 800deca:	461a      	mov	r2, r3
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
	ybody = DCM12*xned + DCM22*yned;
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800ded8:	68f9      	ldr	r1, [r7, #12]
 800deda:	4618      	mov	r0, r3
 800dedc:	f7f2 ff32 	bl	8000d44 <__aeabi_fmul>
 800dee0:	4603      	mov	r3, r0
 800dee2:	461c      	mov	r4, r3
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800deea:	6939      	ldr	r1, [r7, #16]
 800deec:	4618      	mov	r0, r3
 800deee:	f7f2 ff29 	bl	8000d44 <__aeabi_fmul>
 800def2:	4603      	mov	r3, r0
 800def4:	4619      	mov	r1, r3
 800def6:	4620      	mov	r0, r4
 800def8:	f7f2 fe1c 	bl	8000b34 <__addsf3>
 800defc:	4603      	mov	r3, r0
 800defe:	461a      	mov	r2, r3
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
}
 800df06:	bf00      	nop
 800df08:	3724      	adds	r7, #36	; 0x24
 800df0a:	46bd      	mov	sp, r7
 800df0c:	bd90      	pop	{r4, r7, pc}
 800df0e:	bf00      	nop
 800df10:	3c8efa35 	.word	0x3c8efa35

0800df14 <_ZN15Kalman_Filtresi3RunEv>:
void Kalman_Filtresi::Run() {
 800df14:	b590      	push	{r4, r7, lr}
 800df16:	b08b      	sub	sp, #44	; 0x2c
 800df18:	af00      	add	r7, sp, #0
 800df1a:	6078      	str	r0, [r7, #4]



  float accX = acc[0];
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800df22:	623b      	str	r3, [r7, #32]
  float accY = acc[1];
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 800df2a:	61fb      	str	r3, [r7, #28]
  float accZ = acc[2];
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800df32:	61bb      	str	r3, [r7, #24]




    if(gyro_ready) {
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d012      	beq.n	800df64 <_ZN15Kalman_Filtresi3RunEv+0x50>


    EKF_Attitude(ROLL);
 800df3e:	2100      	movs	r1, #0
 800df40:	6878      	ldr	r0, [r7, #4]
 800df42:	f7ff f91d 	bl	800d180 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle>
    EKF_Attitude(PITCH);
 800df46:	2101      	movs	r1, #1
 800df48:	6878      	ldr	r0, [r7, #4]
 800df4a:	f7ff f919 	bl	800d180 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle>
    EKF_Attitude(YAW);
 800df4e:	2102      	movs	r1, #2
 800df50:	6878      	ldr	r0, [r7, #4]
 800df52:	f7ff f915 	bl	800d180 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle>

    //EKF_Alt();
    NED2Body();
 800df56:	6878      	ldr	r0, [r7, #4]
 800df58:	f7ff ff82 	bl	800de60 <_ZN15Kalman_Filtresi8NED2BodyEv>
    EKF_Pos();
 800df5c:	6878      	ldr	r0, [r7, #4]
 800df5e:	f7ff f900 	bl	800d162 <_ZN15Kalman_Filtresi7EKF_PosEv>
 800df62:	e084      	b.n	800e06e <_ZN15Kalman_Filtresi3RunEv+0x15a>
    }


    else {

    	for(int i=0; i<2000; i++) {
 800df64:	2300      	movs	r3, #0
 800df66:	627b      	str	r3, [r7, #36]	; 0x24
 800df68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df6a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800df6e:	da5e      	bge.n	800e02e <_ZN15Kalman_Filtresi3RunEv+0x11a>
    		  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);
 800df70:	6a39      	ldr	r1, [r7, #32]
 800df72:	6a38      	ldr	r0, [r7, #32]
 800df74:	f7f2 fee6 	bl	8000d44 <__aeabi_fmul>
 800df78:	4603      	mov	r3, r0
 800df7a:	461c      	mov	r4, r3
 800df7c:	69f9      	ldr	r1, [r7, #28]
 800df7e:	69f8      	ldr	r0, [r7, #28]
 800df80:	f7f2 fee0 	bl	8000d44 <__aeabi_fmul>
 800df84:	4603      	mov	r3, r0
 800df86:	4619      	mov	r1, r3
 800df88:	4620      	mov	r0, r4
 800df8a:	f7f2 fdd3 	bl	8000b34 <__addsf3>
 800df8e:	4603      	mov	r3, r0
 800df90:	461c      	mov	r4, r3
 800df92:	69b9      	ldr	r1, [r7, #24]
 800df94:	69b8      	ldr	r0, [r7, #24]
 800df96:	f7f2 fed5 	bl	8000d44 <__aeabi_fmul>
 800df9a:	4603      	mov	r3, r0
 800df9c:	4619      	mov	r1, r3
 800df9e:	4620      	mov	r0, r4
 800dfa0:	f7f2 fdc8 	bl	8000b34 <__addsf3>
 800dfa4:	4603      	mov	r3, r0
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	f7f4 fd70 	bl	8002a8c <_ZSt4sqrtf>
 800dfac:	6178      	str	r0, [r7, #20]

    		  float pitch_acc =  asin(accX/acctop)*rad2deg;
 800dfae:	6979      	ldr	r1, [r7, #20]
 800dfb0:	6a38      	ldr	r0, [r7, #32]
 800dfb2:	f7f2 ff7b 	bl	8000eac <__aeabi_fdiv>
 800dfb6:	4603      	mov	r3, r0
 800dfb8:	4618      	mov	r0, r3
 800dfba:	f7f4 fd41 	bl	8002a40 <_ZSt4asinf>
 800dfbe:	4602      	mov	r2, r0
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800dfc6:	4619      	mov	r1, r3
 800dfc8:	4610      	mov	r0, r2
 800dfca:	f7f2 febb 	bl	8000d44 <__aeabi_fmul>
 800dfce:	4603      	mov	r3, r0
 800dfd0:	613b      	str	r3, [r7, #16]
    		  float roll_acc  =  asin(accY/acctop)*rad2deg ;
 800dfd2:	6979      	ldr	r1, [r7, #20]
 800dfd4:	69f8      	ldr	r0, [r7, #28]
 800dfd6:	f7f2 ff69 	bl	8000eac <__aeabi_fdiv>
 800dfda:	4603      	mov	r3, r0
 800dfdc:	4618      	mov	r0, r3
 800dfde:	f7f4 fd2f 	bl	8002a40 <_ZSt4asinf>
 800dfe2:	4602      	mov	r2, r0
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800dfea:	4619      	mov	r1, r3
 800dfec:	4610      	mov	r0, r2
 800dfee:	f7f2 fea9 	bl	8000d44 <__aeabi_fmul>
 800dff2:	4603      	mov	r3, r0
 800dff4:	60fb      	str	r3, [r7, #12]

        	ROLL_OFFSET += roll_acc;
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 800dffc:	68f9      	ldr	r1, [r7, #12]
 800dffe:	4618      	mov	r0, r3
 800e000:	f7f2 fd98 	bl	8000b34 <__addsf3>
 800e004:	4603      	mov	r3, r0
 800e006:	461a      	mov	r2, r3
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
        	PITCH_OFFSET += pitch_acc;
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800e014:	6939      	ldr	r1, [r7, #16]
 800e016:	4618      	mov	r0, r3
 800e018:	f7f2 fd8c 	bl	8000b34 <__addsf3>
 800e01c:	4603      	mov	r3, r0
 800e01e:	461a      	mov	r2, r3
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
    	for(int i=0; i<2000; i++) {
 800e026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e028:	3301      	adds	r3, #1
 800e02a:	627b      	str	r3, [r7, #36]	; 0x24
 800e02c:	e79c      	b.n	800df68 <_ZN15Kalman_Filtresi3RunEv+0x54>
    	}

    	ROLL_OFFSET  = -1*  ROLL_OFFSET  / 2000;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 800e034:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800e038:	4929      	ldr	r1, [pc, #164]	; (800e0e0 <_ZN15Kalman_Filtresi3RunEv+0x1cc>)
 800e03a:	4618      	mov	r0, r3
 800e03c:	f7f2 ff36 	bl	8000eac <__aeabi_fdiv>
 800e040:	4603      	mov	r3, r0
 800e042:	461a      	mov	r2, r3
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
    	PITCH_OFFSET = -1 * PITCH_OFFSET / 2000;
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800e050:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800e054:	4922      	ldr	r1, [pc, #136]	; (800e0e0 <_ZN15Kalman_Filtresi3RunEv+0x1cc>)
 800e056:	4618      	mov	r0, r3
 800e058:	f7f2 ff28 	bl	8000eac <__aeabi_fdiv>
 800e05c:	4603      	mov	r3, r0
 800e05e:	461a      	mov	r2, r3
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
    	gyro_ready = true;
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	2201      	movs	r2, #1
 800e06a:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128


	//pitch_eski=pitch_comp;
	//roll_eski=roll_comp;

    state.angles[0] = roll_ekf;
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
    state.angles[1] = pitch_ekf;
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
    state.angles[2] = -1*yaw_ekf;
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 800e08c:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c

    state.rates[0] = roll_rate;
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	68da      	ldr	r2, [r3, #12]
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
    state.rates[1] = pitch_rate;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	691a      	ldr	r2, [r3, #16]
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
    state.rates[2] = yaw_rate;
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	695a      	ldr	r2, [r3, #20]
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

    state.bias[0] = roll_bias;
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	f8d3 21a4 	ldr.w	r2, [r3, #420]	; 0x1a4
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
    state.bias[1] = pitch_bias;
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	f8d3 21a0 	ldr.w	r2, [r3, #416]	; 0x1a0
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
    state.bias[2] = yaw_bias;
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	f8d3 21a8 	ldr.w	r2, [r3, #424]	; 0x1a8
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154

}
 800e0d8:	bf00      	nop
 800e0da:	372c      	adds	r7, #44	; 0x2c
 800e0dc:	46bd      	mov	sp, r7
 800e0de:	bd90      	pop	{r4, r7, pc}
 800e0e0:	44fa0000 	.word	0x44fa0000

0800e0e4 <_ZN15Kalman_FiltresiD1Ev>:

Kalman_Filtresi::~Kalman_Filtresi() {}
 800e0e4:	b580      	push	{r7, lr}
 800e0e6:	b082      	sub	sp, #8
 800e0e8:	af00      	add	r7, sp, #0
 800e0ea:	6078      	str	r0, [r7, #4]
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	f000 fc4b 	bl	800e98e <_ZN3lpfD1Ev>
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	f503 730e 	add.w	r3, r3, #568	; 0x238
 800e0fe:	4618      	mov	r0, r3
 800e100:	f000 fc45 	bl	800e98e <_ZN3lpfD1Ev>
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	4618      	mov	r0, r3
 800e108:	3708      	adds	r7, #8
 800e10a:	46bd      	mov	sp, r7
 800e10c:	bd80      	pop	{r7, pc}

0800e10e <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 800e10e:	b580      	push	{r7, lr}
 800e110:	b084      	sub	sp, #16
 800e112:	af00      	add	r7, sp, #0
 800e114:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800e118:	607a      	str	r2, [r7, #4]
      return pow(__type(__x), __type(__y));
 800e11a:	6878      	ldr	r0, [r7, #4]
 800e11c:	f7f2 f972 	bl	8000404 <__aeabi_i2d>
 800e120:	4602      	mov	r2, r0
 800e122:	460b      	mov	r3, r1
 800e124:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e128:	f000 fdb6 	bl	800ec98 <pow>
 800e12c:	4602      	mov	r2, r0
 800e12e:	460b      	mov	r3, r1
    }
 800e130:	4610      	mov	r0, r2
 800e132:	4619      	mov	r1, r3
 800e134:	3710      	adds	r7, #16
 800e136:	46bd      	mov	sp, r7
 800e138:	bd80      	pop	{r7, pc}
 800e13a:	0000      	movs	r0, r0
 800e13c:	0000      	movs	r0, r0
	...

0800e140 <_ZN3PIDC1Ev>:
#include "PID.hpp"

PID::PID() {};
 800e140:	b580      	push	{r7, lr}
 800e142:	b086      	sub	sp, #24
 800e144:	af04      	add	r7, sp, #16
 800e146:	6078      	str	r0, [r7, #4]
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	4a25      	ldr	r2, [pc, #148]	; (800e1e0 <_ZN3PIDC1Ev+0xa0>)
 800e14c:	601a      	str	r2, [r3, #0]
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	4a24      	ldr	r2, [pc, #144]	; (800e1e4 <_ZN3PIDC1Ev+0xa4>)
 800e152:	605a      	str	r2, [r3, #4]
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	22c8      	movs	r2, #200	; 0xc8
 800e158:	609a      	str	r2, [r3, #8]
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	689b      	ldr	r3, [r3, #8]
 800e15e:	4618      	mov	r0, r3
 800e160:	f7f2 fd9c 	bl	8000c9c <__aeabi_i2f>
 800e164:	4603      	mov	r3, r0
 800e166:	4619      	mov	r1, r3
 800e168:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800e16c:	f7f2 fe9e 	bl	8000eac <__aeabi_fdiv>
 800e170:	4603      	mov	r3, r0
 800e172:	461a      	mov	r2, r3
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	60da      	str	r2, [r3, #12]
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	4a1b      	ldr	r2, [pc, #108]	; (800e1e8 <_ZN3PIDC1Ev+0xa8>)
 800e17c:	611a      	str	r2, [r3, #16]
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	691a      	ldr	r2, [r3, #16]
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	68db      	ldr	r3, [r3, #12]
 800e186:	4619      	mov	r1, r3
 800e188:	4610      	mov	r0, r2
 800e18a:	f7f2 fddb 	bl	8000d44 <__aeabi_fmul>
 800e18e:	4603      	mov	r3, r0
 800e190:	461a      	mov	r2, r3
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	615a      	str	r2, [r3, #20]
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	f103 0128 	add.w	r1, r3, #40	; 0x28
 800e19c:	a30c      	add	r3, pc, #48	; (adr r3, 800e1d0 <_ZN3PIDC1Ev+0x90>)
 800e19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1a2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e1a6:	a30a      	add	r3, pc, #40	; (adr r3, 800e1d0 <_ZN3PIDC1Ev+0x90>)
 800e1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1ac:	e9cd 2300 	strd	r2, r3, [sp]
 800e1b0:	a309      	add	r3, pc, #36	; (adr r3, 800e1d8 <_ZN3PIDC1Ev+0x98>)
 800e1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1b6:	4608      	mov	r0, r1
 800e1b8:	f000 fb78 	bl	800e8ac <_ZN3lpfC1Eddd>
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800e1c2:	659a      	str	r2, [r3, #88]	; 0x58
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	3708      	adds	r7, #8
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	bd80      	pop	{r7, pc}
 800e1ce:	bf00      	nop
 800e1d0:	de7ea5f8 	.word	0xde7ea5f8
 800e1d4:	3fb2a454 	.word	0x3fb2a454
 800e1d8:	ab367a10 	.word	0xab367a10
 800e1dc:	3feb573e 	.word	0x3feb573e
 800e1e0:	42f00000 	.word	0x42f00000
 800e1e4:	c2f00000 	.word	0xc2f00000
 800e1e8:	3e99999a 	.word	0x3e99999a

0800e1ec <_ZN3PID7P_AngleEffff>:

float PID::P_Angle(float alpha_des, float alpha, float Kp_angle, float Ki_angle) {
 800e1ec:	b590      	push	{r4, r7, lr}
 800e1ee:	b087      	sub	sp, #28
 800e1f0:	af00      	add	r7, sp, #0
 800e1f2:	60f8      	str	r0, [r7, #12]
 800e1f4:	60b9      	str	r1, [r7, #8]
 800e1f6:	607a      	str	r2, [r7, #4]
 800e1f8:	603b      	str	r3, [r7, #0]
	float P,I;
	e_angle = alpha_des - alpha;
 800e1fa:	6879      	ldr	r1, [r7, #4]
 800e1fc:	68b8      	ldr	r0, [r7, #8]
 800e1fe:	f7f2 fc97 	bl	8000b30 <__aeabi_fsub>
 800e202:	4603      	mov	r3, r0
 800e204:	461a      	mov	r2, r3
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ie_roll += e_angle*st;
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	68db      	ldr	r3, [r3, #12]
 800e21a:	4619      	mov	r1, r3
 800e21c:	4610      	mov	r0, r2
 800e21e:	f7f2 fd91 	bl	8000d44 <__aeabi_fmul>
 800e222:	4603      	mov	r3, r0
 800e224:	4619      	mov	r1, r3
 800e226:	4620      	mov	r0, r4
 800e228:	f7f2 fc84 	bl	8000b34 <__addsf3>
 800e22c:	4603      	mov	r3, r0
 800e22e:	461a      	mov	r2, r3
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	66da      	str	r2, [r3, #108]	; 0x6c
	P = Kp_angle*e_angle;
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800e23a:	4619      	mov	r1, r3
 800e23c:	6838      	ldr	r0, [r7, #0]
 800e23e:	f7f2 fd81 	bl	8000d44 <__aeabi_fmul>
 800e242:	4603      	mov	r3, r0
 800e244:	617b      	str	r3, [r7, #20]
	I = Ki_angle*ie_roll;
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e24a:	4619      	mov	r1, r3
 800e24c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e24e:	f7f2 fd79 	bl	8000d44 <__aeabi_fmul>
 800e252:	4603      	mov	r3, r0
 800e254:	613b      	str	r3, [r7, #16]
    return P+I;
 800e256:	6939      	ldr	r1, [r7, #16]
 800e258:	6978      	ldr	r0, [r7, #20]
 800e25a:	f7f2 fc6b 	bl	8000b34 <__addsf3>
 800e25e:	4603      	mov	r3, r0

}
 800e260:	4618      	mov	r0, r3
 800e262:	371c      	adds	r7, #28
 800e264:	46bd      	mov	sp, r7
 800e266:	bd90      	pop	{r4, r7, pc}

0800e268 <_ZN3PID6PI_VelEfffffj>:
	float P = Kp_angle * sqrt_e + alpha_des;
	P = P * sign_e;
	return P;
}

float PID::PI_Vel(float z0, float z, float v, float Kp_alt, float Ki_alt, unsigned int ch) {
 800e268:	b580      	push	{r7, lr}
 800e26a:	b08a      	sub	sp, #40	; 0x28
 800e26c:	af00      	add	r7, sp, #0
 800e26e:	60f8      	str	r0, [r7, #12]
 800e270:	60b9      	str	r1, [r7, #8]
 800e272:	607a      	str	r2, [r7, #4]
 800e274:	603b      	str	r3, [r7, #0]
	float P;
	float I;
	float v_des;

	if(ch > 1700) {
 800e276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e278:	f240 62a4 	movw	r2, #1700	; 0x6a4
 800e27c:	4293      	cmp	r3, r2
 800e27e:	d90e      	bls.n	800e29e <_ZN3PID6PI_VelEfffffj+0x36>
		zi = z0 + x_inc;
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	695b      	ldr	r3, [r3, #20]
 800e284:	68b9      	ldr	r1, [r7, #8]
 800e286:	4618      	mov	r0, r3
 800e288:	f7f2 fc54 	bl	8000b34 <__addsf3>
 800e28c:	4603      	mov	r3, r0
 800e28e:	461a      	mov	r2, r3
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		v_des = vz_def;
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	691b      	ldr	r3, [r3, #16]
 800e29a:	627b      	str	r3, [r7, #36]	; 0x24
 800e29c:	e01c      	b.n	800e2d8 <_ZN3PID6PI_VelEfffffj+0x70>
	}

	else if (ch < 1300) {
 800e29e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2a0:	f240 5213 	movw	r2, #1299	; 0x513
 800e2a4:	4293      	cmp	r3, r2
 800e2a6:	d810      	bhi.n	800e2ca <_ZN3PID6PI_VelEfffffj+0x62>
		zi = z0 - x_inc;
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	695b      	ldr	r3, [r3, #20]
 800e2ac:	4619      	mov	r1, r3
 800e2ae:	68b8      	ldr	r0, [r7, #8]
 800e2b0:	f7f2 fc3e 	bl	8000b30 <__aeabi_fsub>
 800e2b4:	4603      	mov	r3, r0
 800e2b6:	461a      	mov	r2, r3
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		v_des = -1 * vz_def;
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	691b      	ldr	r3, [r3, #16]
 800e2c2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800e2c6:	627b      	str	r3, [r7, #36]	; 0x24
 800e2c8:	e006      	b.n	800e2d8 <_ZN3PID6PI_VelEfffffj+0x70>
	}

	else {
		zi = z0;
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	68ba      	ldr	r2, [r7, #8]
 800e2ce:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		v_des = 0;
 800e2d2:	f04f 0300 	mov.w	r3, #0
 800e2d6:	627b      	str	r3, [r7, #36]	; 0x24
	}

	float e = v_des - v;
 800e2d8:	6839      	ldr	r1, [r7, #0]
 800e2da:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e2dc:	f7f2 fc28 	bl	8000b30 <__aeabi_fsub>
 800e2e0:	4603      	mov	r3, r0
 800e2e2:	623b      	str	r3, [r7, #32]
	P = Kp_alt*e;
 800e2e4:	6a39      	ldr	r1, [r7, #32]
 800e2e6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e2e8:	f7f2 fd2c 	bl	8000d44 <__aeabi_fmul>
 800e2ec:	4603      	mov	r3, r0
 800e2ee:	61fb      	str	r3, [r7, #28]

	float ei = z0 - z;
 800e2f0:	6879      	ldr	r1, [r7, #4]
 800e2f2:	68b8      	ldr	r0, [r7, #8]
 800e2f4:	f7f2 fc1c 	bl	8000b30 <__aeabi_fsub>
 800e2f8:	4603      	mov	r3, r0
 800e2fa:	61bb      	str	r3, [r7, #24]
	I = Ki_alt * ei;
 800e2fc:	69b9      	ldr	r1, [r7, #24]
 800e2fe:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e300:	f7f2 fd20 	bl	8000d44 <__aeabi_fmul>
 800e304:	4603      	mov	r3, r0
 800e306:	617b      	str	r3, [r7, #20]

	float PI = P + I;
 800e308:	6979      	ldr	r1, [r7, #20]
 800e30a:	69f8      	ldr	r0, [r7, #28]
 800e30c:	f7f2 fc12 	bl	8000b34 <__addsf3>
 800e310:	4603      	mov	r3, r0
 800e312:	613b      	str	r3, [r7, #16]
    return PI;
 800e314:	693b      	ldr	r3, [r7, #16]

}
 800e316:	4618      	mov	r0, r3
 800e318:	3728      	adds	r7, #40	; 0x28
 800e31a:	46bd      	mov	sp, r7
 800e31c:	bd80      	pop	{r7, pc}
	...

0800e320 <_ZN3PID6RateFFEf>:

float PID::RateFF(float rate_des) {
 800e320:	b5b0      	push	{r4, r5, r7, lr}
 800e322:	b084      	sub	sp, #16
 800e324:	af00      	add	r7, sp, #0
 800e326:	6078      	str	r0, [r7, #4]
 800e328:	6039      	str	r1, [r7, #0]
	float ff = 0.9975*ff_ + 0.0904*rate_des - 0.0904*rate_des_;
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e32e:	4618      	mov	r0, r3
 800e330:	f7f2 f87a 	bl	8000428 <__aeabi_f2d>
 800e334:	a31e      	add	r3, pc, #120	; (adr r3, 800e3b0 <_ZN3PID6RateFFEf+0x90>)
 800e336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e33a:	f7f2 f8cd 	bl	80004d8 <__aeabi_dmul>
 800e33e:	4602      	mov	r2, r0
 800e340:	460b      	mov	r3, r1
 800e342:	4614      	mov	r4, r2
 800e344:	461d      	mov	r5, r3
 800e346:	6838      	ldr	r0, [r7, #0]
 800e348:	f7f2 f86e 	bl	8000428 <__aeabi_f2d>
 800e34c:	a31a      	add	r3, pc, #104	; (adr r3, 800e3b8 <_ZN3PID6RateFFEf+0x98>)
 800e34e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e352:	f7f2 f8c1 	bl	80004d8 <__aeabi_dmul>
 800e356:	4602      	mov	r2, r0
 800e358:	460b      	mov	r3, r1
 800e35a:	4620      	mov	r0, r4
 800e35c:	4629      	mov	r1, r5
 800e35e:	f7f1 ff05 	bl	800016c <__adddf3>
 800e362:	4602      	mov	r2, r0
 800e364:	460b      	mov	r3, r1
 800e366:	4614      	mov	r4, r2
 800e368:	461d      	mov	r5, r3
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e36e:	4618      	mov	r0, r3
 800e370:	f7f2 f85a 	bl	8000428 <__aeabi_f2d>
 800e374:	a310      	add	r3, pc, #64	; (adr r3, 800e3b8 <_ZN3PID6RateFFEf+0x98>)
 800e376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e37a:	f7f2 f8ad 	bl	80004d8 <__aeabi_dmul>
 800e37e:	4602      	mov	r2, r0
 800e380:	460b      	mov	r3, r1
 800e382:	4620      	mov	r0, r4
 800e384:	4629      	mov	r1, r5
 800e386:	f7f1 feef 	bl	8000168 <__aeabi_dsub>
 800e38a:	4602      	mov	r2, r0
 800e38c:	460b      	mov	r3, r1
 800e38e:	4610      	mov	r0, r2
 800e390:	4619      	mov	r1, r3
 800e392:	f7f2 fb79 	bl	8000a88 <__aeabi_d2f>
 800e396:	4603      	mov	r3, r0
 800e398:	60fb      	str	r3, [r7, #12]
	return K_ff*ff;
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e39e:	68f9      	ldr	r1, [r7, #12]
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	f7f2 fccf 	bl	8000d44 <__aeabi_fmul>
 800e3a6:	4603      	mov	r3, r0
}
 800e3a8:	4618      	mov	r0, r3
 800e3aa:	3710      	adds	r7, #16
 800e3ac:	46bd      	mov	sp, r7
 800e3ae:	bdb0      	pop	{r4, r5, r7, pc}
 800e3b0:	1eb851ec 	.word	0x1eb851ec
 800e3b4:	3fefeb85 	.word	0x3fefeb85
 800e3b8:	538ef34d 	.word	0x538ef34d
 800e3bc:	3fb72474 	.word	0x3fb72474

0800e3c0 <_ZN3PID9PID_Rate2Efffffff>:


float PID::PID_Rate2(float alpha_dot_des, float alpha_dot, float alpha, float Kp, float Ki, float Kd, float Kp_angle) {
 800e3c0:	b590      	push	{r4, r7, lr}
 800e3c2:	b087      	sub	sp, #28
 800e3c4:	af00      	add	r7, sp, #0
 800e3c6:	60f8      	str	r0, [r7, #12]
 800e3c8:	60b9      	str	r1, [r7, #8]
 800e3ca:	607a      	str	r2, [r7, #4]
 800e3cc:	603b      	str	r3, [r7, #0]
	e_roll = alpha_dot_des - alpha_dot;
 800e3ce:	6879      	ldr	r1, [r7, #4]
 800e3d0:	68b8      	ldr	r0, [r7, #8]
 800e3d2:	f7f2 fbad 	bl	8000b30 <__aeabi_fsub>
 800e3d6:	4603      	mov	r3, r0
 800e3d8:	461a      	mov	r2, r3
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	65da      	str	r2, [r3, #92]	; 0x5c
	ie_roll_rate += e_roll*st;
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	6f5c      	ldr	r4, [r3, #116]	; 0x74
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	68db      	ldr	r3, [r3, #12]
 800e3ea:	4619      	mov	r1, r3
 800e3ec:	4610      	mov	r0, r2
 800e3ee:	f7f2 fca9 	bl	8000d44 <__aeabi_fmul>
 800e3f2:	4603      	mov	r3, r0
 800e3f4:	4619      	mov	r1, r3
 800e3f6:	4620      	mov	r0, r4
 800e3f8:	f7f2 fb9c 	bl	8000b34 <__addsf3>
 800e3fc:	4603      	mov	r3, r0
 800e3fe:	461a      	mov	r2, r3
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	675a      	str	r2, [r3, #116]	; 0x74
	P = Kp * e_roll;
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e408:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e40a:	4618      	mov	r0, r3
 800e40c:	f7f2 fc9a 	bl	8000d44 <__aeabi_fmul>
 800e410:	4603      	mov	r3, r0
 800e412:	461a      	mov	r2, r3
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c



	//I = Ki * (ie_roll * Kp_angle - alpha);
	I = Ki * ie_roll_rate;
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e41e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e420:	4618      	mov	r0, r3
 800e422:	f7f2 fc8f 	bl	8000d44 <__aeabi_fmul>
 800e426:	4603      	mov	r3, r0
 800e428:	461a      	mov	r2, r3
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

	//float alpha_dot_dot_des = alpha_dot_des - alpha_dot_des_;
	float alpha_dot_dot = (alpha_dot - alpha_dot_) / st;
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e434:	4619      	mov	r1, r3
 800e436:	6878      	ldr	r0, [r7, #4]
 800e438:	f7f2 fb7a 	bl	8000b30 <__aeabi_fsub>
 800e43c:	4603      	mov	r3, r0
 800e43e:	461a      	mov	r2, r3
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	68db      	ldr	r3, [r3, #12]
 800e444:	4619      	mov	r1, r3
 800e446:	4610      	mov	r0, r2
 800e448:	f7f2 fd30 	bl	8000eac <__aeabi_fdiv>
 800e44c:	4603      	mov	r3, r0
 800e44e:	617b      	str	r3, [r7, #20]
	//alpha_dot_dot_des = alpha_dot_dot_des / st;
	alpha_dot_dot = d_filt.Run(alpha_dot_dot);
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	3328      	adds	r3, #40	; 0x28
 800e454:	6979      	ldr	r1, [r7, #20]
 800e456:	4618      	mov	r0, r3
 800e458:	f000 fa43 	bl	800e8e2 <_ZN3lpf3RunEf>
 800e45c:	6178      	str	r0, [r7, #20]

	D = Kd * (-alpha_dot * Kp_angle - alpha_dot_dot);
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800e464:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e466:	4618      	mov	r0, r3
 800e468:	f7f2 fc6c 	bl	8000d44 <__aeabi_fmul>
 800e46c:	4603      	mov	r3, r0
 800e46e:	6979      	ldr	r1, [r7, #20]
 800e470:	4618      	mov	r0, r3
 800e472:	f7f2 fb5d 	bl	8000b30 <__aeabi_fsub>
 800e476:	4603      	mov	r3, r0
 800e478:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e47a:	4618      	mov	r0, r3
 800e47c:	f7f2 fc62 	bl	8000d44 <__aeabi_fmul>
 800e480:	4603      	mov	r3, r0
 800e482:	461a      	mov	r2, r3
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  	de_filt = N * (Kd * alpha_dot_des - de_int);
  	de_int += de_filt*st;
  	D = de_filt;
*/

	pd = P + I + D;
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e496:	4619      	mov	r1, r3
 800e498:	4610      	mov	r0, r2
 800e49a:	f7f2 fb4b 	bl	8000b34 <__addsf3>
 800e49e:	4603      	mov	r3, r0
 800e4a0:	461a      	mov	r2, r3
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e4a8:	4619      	mov	r1, r3
 800e4aa:	4610      	mov	r0, r2
 800e4ac:	f7f2 fb42 	bl	8000b34 <__addsf3>
 800e4b0:	4603      	mov	r3, r0
 800e4b2:	461a      	mov	r2, r3
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  	pd_roll_buf = pd;
 800e4ba:	68fb      	ldr	r3, [r7, #12]
 800e4bc:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	619a      	str	r2, [r3, #24]
	pd  = Sat(pd,  300, -300);
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 800e4ca:	4b0e      	ldr	r3, [pc, #56]	; (800e504 <_ZN3PID9PID_Rate2Efffffff+0x144>)
 800e4cc:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800e4d0:	68f8      	ldr	r0, [r7, #12]
 800e4d2:	f000 f975 	bl	800e7c0 <_ZN3PID3SatEfii>
 800e4d6:	4602      	mov	r2, r0
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	pd_roll_sat_buf = pd;
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	67da      	str	r2, [r3, #124]	; 0x7c
	alpha_dot_des_ = alpha_dot_des;
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	68ba      	ldr	r2, [r7, #8]
 800e4ec:	621a      	str	r2, [r3, #32]
	alpha_dot_ = alpha_dot;
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	687a      	ldr	r2, [r7, #4]
 800e4f2:	625a      	str	r2, [r3, #36]	; 0x24
	return pd;
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 800e4fa:	4618      	mov	r0, r3
 800e4fc:	371c      	adds	r7, #28
 800e4fe:	46bd      	mov	sp, r7
 800e500:	bd90      	pop	{r4, r7, pc}
 800e502:	bf00      	nop
 800e504:	fffffed4 	.word	0xfffffed4

0800e508 <_ZN3PID7PD_RateEfffff>:

float PID::PD_Rate(float alpha_dot_des, float alpha_dot, float Kp, float Ki, float Kd) {
 800e508:	b590      	push	{r4, r7, lr}
 800e50a:	b087      	sub	sp, #28
 800e50c:	af00      	add	r7, sp, #0
 800e50e:	60f8      	str	r0, [r7, #12]
 800e510:	60b9      	str	r1, [r7, #8]
 800e512:	607a      	str	r2, [r7, #4]
 800e514:	603b      	str	r3, [r7, #0]

	e_roll = alpha_dot_des - alpha_dot;
 800e516:	6879      	ldr	r1, [r7, #4]
 800e518:	68b8      	ldr	r0, [r7, #8]
 800e51a:	f7f2 fb09 	bl	8000b30 <__aeabi_fsub>
 800e51e:	4603      	mov	r3, r0
 800e520:	461a      	mov	r2, r3
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	65da      	str	r2, [r3, #92]	; 0x5c
  float e_roll_der = - alpha_dot;
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800e52c:	613b      	str	r3, [r7, #16]
  float e_roll_int = e_roll;
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e532:	617b      	str	r3, [r7, #20]

  if((int)pd_roll_buf != (int)pd_roll_sat_buf) {
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	699b      	ldr	r3, [r3, #24]
 800e538:	4618      	mov	r0, r3
 800e53a:	f7f2 fddf 	bl	80010fc <__aeabi_f2iz>
 800e53e:	4604      	mov	r4, r0
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e544:	4618      	mov	r0, r3
 800e546:	f7f2 fdd9 	bl	80010fc <__aeabi_f2iz>
 800e54a:	4603      	mov	r3, r0
 800e54c:	429c      	cmp	r4, r3
 800e54e:	d018      	beq.n	800e582 <_ZN3PID7PD_RateEfffff+0x7a>
    if(sgn(e_roll) == sgn(pd_roll_sat_buf)) {
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e554:	4619      	mov	r1, r3
 800e556:	68f8      	ldr	r0, [r7, #12]
 800e558:	f000 f8d9 	bl	800e70e <_ZN3PID3sgnEf>
 800e55c:	4603      	mov	r3, r0
 800e55e:	461c      	mov	r4, r3
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e564:	4619      	mov	r1, r3
 800e566:	68f8      	ldr	r0, [r7, #12]
 800e568:	f000 f8d1 	bl	800e70e <_ZN3PID3sgnEf>
 800e56c:	4603      	mov	r3, r0
 800e56e:	429c      	cmp	r4, r3
 800e570:	bf0c      	ite	eq
 800e572:	2301      	moveq	r3, #1
 800e574:	2300      	movne	r3, #0
 800e576:	b2db      	uxtb	r3, r3
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d002      	beq.n	800e582 <_ZN3PID7PD_RateEfffff+0x7a>
      e_roll_int = 0;
 800e57c:	f04f 0300 	mov.w	r3, #0
 800e580:	617b      	str	r3, [r7, #20]
    }
  }

  	de_filt = N * (Kd * e_roll - de_int);
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e586:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e588:	4618      	mov	r0, r3
 800e58a:	f7f2 fbdb 	bl	8000d44 <__aeabi_fmul>
 800e58e:	4603      	mov	r3, r0
 800e590:	461a      	mov	r2, r3
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e598:	4619      	mov	r1, r3
 800e59a:	4610      	mov	r0, r2
 800e59c:	f7f2 fac8 	bl	8000b30 <__aeabi_fsub>
 800e5a0:	4603      	mov	r3, r0
 800e5a2:	494b      	ldr	r1, [pc, #300]	; (800e6d0 <_ZN3PID7PD_RateEfffff+0x1c8>)
 800e5a4:	4618      	mov	r0, r3
 800e5a6:	f7f2 fbcd 	bl	8000d44 <__aeabi_fmul>
 800e5aa:	4603      	mov	r3, r0
 800e5ac:	461a      	mov	r2, r3
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  	de_int += de_filt*st;
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	68db      	ldr	r3, [r3, #12]
 800e5c4:	4619      	mov	r1, r3
 800e5c6:	4610      	mov	r0, r2
 800e5c8:	f7f2 fbbc 	bl	8000d44 <__aeabi_fmul>
 800e5cc:	4603      	mov	r3, r0
 800e5ce:	4619      	mov	r1, r3
 800e5d0:	4620      	mov	r0, r4
 800e5d2:	f7f2 faaf 	bl	8000b34 <__addsf3>
 800e5d6:	4603      	mov	r3, r0
 800e5d8:	461a      	mov	r2, r3
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

	de = e_roll - e_eski_roll;
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e5e8:	4619      	mov	r1, r3
 800e5ea:	4610      	mov	r0, r2
 800e5ec:	f7f2 faa0 	bl	8000b30 <__aeabi_fsub>
 800e5f0:	4603      	mov	r3, r0
 800e5f2:	461a      	mov	r2, r3
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	e_eski_roll = e_roll;
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	665a      	str	r2, [r3, #100]	; 0x64

  ie_roll += e_roll_int*st;
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	68db      	ldr	r3, [r3, #12]
 800e60a:	6979      	ldr	r1, [r7, #20]
 800e60c:	4618      	mov	r0, r3
 800e60e:	f7f2 fb99 	bl	8000d44 <__aeabi_fmul>
 800e612:	4603      	mov	r3, r0
 800e614:	4619      	mov	r1, r3
 800e616:	4620      	mov	r0, r4
 800e618:	f7f2 fa8c 	bl	8000b34 <__addsf3>
 800e61c:	4603      	mov	r3, r0
 800e61e:	461a      	mov	r2, r3
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	66da      	str	r2, [r3, #108]	; 0x6c

  ie_roll_sat = ie_roll;
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	679a      	str	r2, [r3, #120]	; 0x78
	

	P = Kp*e_roll; D = de_filt; I = Ki * ie_roll_sat;
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e630:	6839      	ldr	r1, [r7, #0]
 800e632:	4618      	mov	r0, r3
 800e634:	f7f2 fb86 	bl	8000d44 <__aeabi_fmul>
 800e638:	4603      	mov	r3, r0
 800e63a:	461a      	mov	r2, r3
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e652:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e654:	4618      	mov	r0, r3
 800e656:	f7f2 fb75 	bl	8000d44 <__aeabi_fmul>
 800e65a:	4603      	mov	r3, r0
 800e65c:	461a      	mov	r2, r3
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	//D = lpf.update(D);
	pd = P + I + D;
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800e66a:	68fb      	ldr	r3, [r7, #12]
 800e66c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e670:	4619      	mov	r1, r3
 800e672:	4610      	mov	r0, r2
 800e674:	f7f2 fa5e 	bl	8000b34 <__addsf3>
 800e678:	4603      	mov	r3, r0
 800e67a:	461a      	mov	r2, r3
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e682:	4619      	mov	r1, r3
 800e684:	4610      	mov	r0, r2
 800e686:	f7f2 fa55 	bl	8000b34 <__addsf3>
 800e68a:	4603      	mov	r3, r0
 800e68c:	461a      	mov	r2, r3
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  	pd_roll_buf = pd;
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800e69a:	68fb      	ldr	r3, [r7, #12]
 800e69c:	619a      	str	r2, [r3, #24]
	pd  = Sat(pd,  300, -300);
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 800e6a4:	4b0b      	ldr	r3, [pc, #44]	; (800e6d4 <_ZN3PID7PD_RateEfffff+0x1cc>)
 800e6a6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800e6aa:	68f8      	ldr	r0, [r7, #12]
 800e6ac:	f000 f888 	bl	800e7c0 <_ZN3PID3SatEfii>
 800e6b0:	4602      	mov	r2, r0
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	pd_roll_sat_buf = pd;
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	67da      	str	r2, [r3, #124]	; 0x7c
    return pd;
 800e6c2:	68fb      	ldr	r3, [r7, #12]
 800e6c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98

}
 800e6c8:	4618      	mov	r0, r3
 800e6ca:	371c      	adds	r7, #28
 800e6cc:	46bd      	mov	sp, r7
 800e6ce:	bd90      	pop	{r4, r7, pc}
 800e6d0:	42c80000 	.word	0x42c80000
 800e6d4:	fffffed4 	.word	0xfffffed4

0800e6d8 <_ZN3PID5resetEv>:

void PID::reset() {
 800e6d8:	b480      	push	{r7}
 800e6da:	b083      	sub	sp, #12
 800e6dc:	af00      	add	r7, sp, #0
 800e6de:	6078      	str	r0, [r7, #4]
	ie_roll = 0;
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	f04f 0200 	mov.w	r2, #0
 800e6e6:	66da      	str	r2, [r3, #108]	; 0x6c
	ie_roll_rate = 0;
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	f04f 0200 	mov.w	r2, #0
 800e6ee:	675a      	str	r2, [r3, #116]	; 0x74
	de_filt = 0;
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	f04f 0200 	mov.w	r2, #0
 800e6f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	de_int = 0;
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	f04f 0200 	mov.w	r2, #0
 800e700:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 800e704:	bf00      	nop
 800e706:	370c      	adds	r7, #12
 800e708:	46bd      	mov	sp, r7
 800e70a:	bc80      	pop	{r7}
 800e70c:	4770      	bx	lr

0800e70e <_ZN3PID3sgnEf>:

    return P;

}

uint8_t PID::sgn(float v) {
 800e70e:	b580      	push	{r7, lr}
 800e710:	b082      	sub	sp, #8
 800e712:	af00      	add	r7, sp, #0
 800e714:	6078      	str	r0, [r7, #4]
 800e716:	6039      	str	r1, [r7, #0]
  if (v < 0) return -1;
 800e718:	f04f 0100 	mov.w	r1, #0
 800e71c:	6838      	ldr	r0, [r7, #0]
 800e71e:	f7f2 fcaf 	bl	8001080 <__aeabi_fcmplt>
 800e722:	4603      	mov	r3, r0
 800e724:	2b00      	cmp	r3, #0
 800e726:	d001      	beq.n	800e72c <_ZN3PID3sgnEf+0x1e>
 800e728:	23ff      	movs	r3, #255	; 0xff
 800e72a:	e00a      	b.n	800e742 <_ZN3PID3sgnEf+0x34>
  if (v > 0) return 1;
 800e72c:	f04f 0100 	mov.w	r1, #0
 800e730:	6838      	ldr	r0, [r7, #0]
 800e732:	f7f2 fcc3 	bl	80010bc <__aeabi_fcmpgt>
 800e736:	4603      	mov	r3, r0
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d001      	beq.n	800e740 <_ZN3PID3sgnEf+0x32>
 800e73c:	2301      	movs	r3, #1
 800e73e:	e000      	b.n	800e742 <_ZN3PID3sgnEf+0x34>
  return 0;
 800e740:	2300      	movs	r3, #0
}
 800e742:	4618      	mov	r0, r3
 800e744:	3708      	adds	r7, #8
 800e746:	46bd      	mov	sp, r7
 800e748:	bd80      	pop	{r7, pc}
	...

0800e74c <_ZN3PID3SatEfiii>:

 float PID::Sat(float pwm, int max, int min, int thr) {
 800e74c:	b580      	push	{r7, lr}
 800e74e:	b086      	sub	sp, #24
 800e750:	af00      	add	r7, sp, #0
 800e752:	60f8      	str	r0, [r7, #12]
 800e754:	60b9      	str	r1, [r7, #8]
 800e756:	607a      	str	r2, [r7, #4]
 800e758:	603b      	str	r3, [r7, #0]
	float pwm_out;

	if(thr > 1020) {
 800e75a:	6a3b      	ldr	r3, [r7, #32]
 800e75c:	f5b3 7f7f 	cmp.w	r3, #1020	; 0x3fc
 800e760:	dd24      	ble.n	800e7ac <_ZN3PID3SatEfiii+0x60>
		if(pwm > max) {
 800e762:	6878      	ldr	r0, [r7, #4]
 800e764:	f7f2 fa9a 	bl	8000c9c <__aeabi_i2f>
 800e768:	4603      	mov	r3, r0
 800e76a:	4619      	mov	r1, r3
 800e76c:	68b8      	ldr	r0, [r7, #8]
 800e76e:	f7f2 fca5 	bl	80010bc <__aeabi_fcmpgt>
 800e772:	4603      	mov	r3, r0
 800e774:	2b00      	cmp	r3, #0
 800e776:	d005      	beq.n	800e784 <_ZN3PID3SatEfiii+0x38>
			pwm_out = max;
 800e778:	6878      	ldr	r0, [r7, #4]
 800e77a:	f7f2 fa8f 	bl	8000c9c <__aeabi_i2f>
 800e77e:	4603      	mov	r3, r0
 800e780:	617b      	str	r3, [r7, #20]
 800e782:	e015      	b.n	800e7b0 <_ZN3PID3SatEfiii+0x64>
		}

		else if (pwm < min) {
 800e784:	6838      	ldr	r0, [r7, #0]
 800e786:	f7f2 fa89 	bl	8000c9c <__aeabi_i2f>
 800e78a:	4603      	mov	r3, r0
 800e78c:	4619      	mov	r1, r3
 800e78e:	68b8      	ldr	r0, [r7, #8]
 800e790:	f7f2 fc76 	bl	8001080 <__aeabi_fcmplt>
 800e794:	4603      	mov	r3, r0
 800e796:	2b00      	cmp	r3, #0
 800e798:	d005      	beq.n	800e7a6 <_ZN3PID3SatEfiii+0x5a>
			pwm_out = min;
 800e79a:	6838      	ldr	r0, [r7, #0]
 800e79c:	f7f2 fa7e 	bl	8000c9c <__aeabi_i2f>
 800e7a0:	4603      	mov	r3, r0
 800e7a2:	617b      	str	r3, [r7, #20]
 800e7a4:	e004      	b.n	800e7b0 <_ZN3PID3SatEfiii+0x64>
		}

		else {
			pwm_out = pwm;
 800e7a6:	68bb      	ldr	r3, [r7, #8]
 800e7a8:	617b      	str	r3, [r7, #20]
 800e7aa:	e001      	b.n	800e7b0 <_ZN3PID3SatEfiii+0x64>


	}

	else {
		pwm_out = 1000;
 800e7ac:	4b03      	ldr	r3, [pc, #12]	; (800e7bc <_ZN3PID3SatEfiii+0x70>)
 800e7ae:	617b      	str	r3, [r7, #20]
	}
	return pwm_out;
 800e7b0:	697b      	ldr	r3, [r7, #20]
}
 800e7b2:	4618      	mov	r0, r3
 800e7b4:	3718      	adds	r7, #24
 800e7b6:	46bd      	mov	sp, r7
 800e7b8:	bd80      	pop	{r7, pc}
 800e7ba:	bf00      	nop
 800e7bc:	447a0000 	.word	0x447a0000

0800e7c0 <_ZN3PID3SatEfii>:

 float PID::Sat(float pwm, int max, int min) {
 800e7c0:	b580      	push	{r7, lr}
 800e7c2:	b086      	sub	sp, #24
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	60f8      	str	r0, [r7, #12]
 800e7c8:	60b9      	str	r1, [r7, #8]
 800e7ca:	607a      	str	r2, [r7, #4]
 800e7cc:	603b      	str	r3, [r7, #0]
	float pwm_out;

		if(pwm > max) {
 800e7ce:	6878      	ldr	r0, [r7, #4]
 800e7d0:	f7f2 fa64 	bl	8000c9c <__aeabi_i2f>
 800e7d4:	4603      	mov	r3, r0
 800e7d6:	4619      	mov	r1, r3
 800e7d8:	68b8      	ldr	r0, [r7, #8]
 800e7da:	f7f2 fc6f 	bl	80010bc <__aeabi_fcmpgt>
 800e7de:	4603      	mov	r3, r0
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d005      	beq.n	800e7f0 <_ZN3PID3SatEfii+0x30>
			pwm_out = max;
 800e7e4:	6878      	ldr	r0, [r7, #4]
 800e7e6:	f7f2 fa59 	bl	8000c9c <__aeabi_i2f>
 800e7ea:	4603      	mov	r3, r0
 800e7ec:	617b      	str	r3, [r7, #20]
 800e7ee:	e012      	b.n	800e816 <_ZN3PID3SatEfii+0x56>
		}

		else if (pwm < min) {
 800e7f0:	6838      	ldr	r0, [r7, #0]
 800e7f2:	f7f2 fa53 	bl	8000c9c <__aeabi_i2f>
 800e7f6:	4603      	mov	r3, r0
 800e7f8:	4619      	mov	r1, r3
 800e7fa:	68b8      	ldr	r0, [r7, #8]
 800e7fc:	f7f2 fc40 	bl	8001080 <__aeabi_fcmplt>
 800e800:	4603      	mov	r3, r0
 800e802:	2b00      	cmp	r3, #0
 800e804:	d005      	beq.n	800e812 <_ZN3PID3SatEfii+0x52>
			pwm_out = min;
 800e806:	6838      	ldr	r0, [r7, #0]
 800e808:	f7f2 fa48 	bl	8000c9c <__aeabi_i2f>
 800e80c:	4603      	mov	r3, r0
 800e80e:	617b      	str	r3, [r7, #20]
 800e810:	e001      	b.n	800e816 <_ZN3PID3SatEfii+0x56>
		}

		else {
			pwm_out = pwm;
 800e812:	68bb      	ldr	r3, [r7, #8]
 800e814:	617b      	str	r3, [r7, #20]
		}




	return pwm_out;
 800e816:	697b      	ldr	r3, [r7, #20]
}
 800e818:	4618      	mov	r0, r3
 800e81a:	3718      	adds	r7, #24
 800e81c:	46bd      	mov	sp, r7
 800e81e:	bd80      	pop	{r7, pc}

0800e820 <_ZN3PID5F2thrEf>:
	float out_max  = 1326;

	return (float)(dir) * ((float)pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}

unsigned int PID::F2thr(float F) {
 800e820:	b580      	push	{r7, lr}
 800e822:	b088      	sub	sp, #32
 800e824:	af00      	add	r7, sp, #0
 800e826:	6078      	str	r0, [r7, #4]
 800e828:	6039      	str	r1, [r7, #0]
	float kf = 5.074714371861032e-08;
 800e82a:	4b16      	ldr	r3, [pc, #88]	; (800e884 <_ZN3PID5F2thrEf+0x64>)
 800e82c:	61fb      	str	r3, [r7, #28]
	float max_rpm = 17591;
 800e82e:	4b16      	ldr	r3, [pc, #88]	; (800e888 <_ZN3PID5F2thrEf+0x68>)
 800e830:	61bb      	str	r3, [r7, #24]
	float Fm = F/4;
 800e832:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800e836:	6838      	ldr	r0, [r7, #0]
 800e838:	f7f2 fb38 	bl	8000eac <__aeabi_fdiv>
 800e83c:	4603      	mov	r3, r0
 800e83e:	617b      	str	r3, [r7, #20]
	float wh = sqrt(Fm/kf);
 800e840:	69f9      	ldr	r1, [r7, #28]
 800e842:	6978      	ldr	r0, [r7, #20]
 800e844:	f7f2 fb32 	bl	8000eac <__aeabi_fdiv>
 800e848:	4603      	mov	r3, r0
 800e84a:	4618      	mov	r0, r3
 800e84c:	f7f4 f91e 	bl	8002a8c <_ZSt4sqrtf>
 800e850:	6138      	str	r0, [r7, #16]

	unsigned int thr = (wh - 0) * (2000 - 1000) / (max_rpm - 0) + 1000;
 800e852:	490e      	ldr	r1, [pc, #56]	; (800e88c <_ZN3PID5F2thrEf+0x6c>)
 800e854:	6938      	ldr	r0, [r7, #16]
 800e856:	f7f2 fa75 	bl	8000d44 <__aeabi_fmul>
 800e85a:	4603      	mov	r3, r0
 800e85c:	69b9      	ldr	r1, [r7, #24]
 800e85e:	4618      	mov	r0, r3
 800e860:	f7f2 fb24 	bl	8000eac <__aeabi_fdiv>
 800e864:	4603      	mov	r3, r0
 800e866:	4909      	ldr	r1, [pc, #36]	; (800e88c <_ZN3PID5F2thrEf+0x6c>)
 800e868:	4618      	mov	r0, r3
 800e86a:	f7f2 f963 	bl	8000b34 <__addsf3>
 800e86e:	4603      	mov	r3, r0
 800e870:	4618      	mov	r0, r3
 800e872:	f7f2 fc69 	bl	8001148 <__aeabi_f2uiz>
 800e876:	4603      	mov	r3, r0
 800e878:	60fb      	str	r3, [r7, #12]
	return thr;
 800e87a:	68fb      	ldr	r3, [r7, #12]
}
 800e87c:	4618      	mov	r0, r3
 800e87e:	3720      	adds	r7, #32
 800e880:	46bd      	mov	sp, r7
 800e882:	bd80      	pop	{r7, pc}
 800e884:	3359f513 	.word	0x3359f513
 800e888:	46896e00 	.word	0x46896e00
 800e88c:	447a0000 	.word	0x447a0000

0800e890 <_ZN3PIDD1Ev>:

PID::~PID() {};
 800e890:	b580      	push	{r7, lr}
 800e892:	b082      	sub	sp, #8
 800e894:	af00      	add	r7, sp, #0
 800e896:	6078      	str	r0, [r7, #4]
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	3328      	adds	r3, #40	; 0x28
 800e89c:	4618      	mov	r0, r3
 800e89e:	f000 f876 	bl	800e98e <_ZN3lpfD1Ev>
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	4618      	mov	r0, r3
 800e8a6:	3708      	adds	r7, #8
 800e8a8:	46bd      	mov	sp, r7
 800e8aa:	bd80      	pop	{r7, pc}

0800e8ac <_ZN3lpfC1Eddd>:
#include "lpf.hpp"

lpf::lpf(double a, double b, double c)  {
 800e8ac:	b480      	push	{r7}
 800e8ae:	b085      	sub	sp, #20
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	60f8      	str	r0, [r7, #12]
 800e8b4:	e9c7 2300 	strd	r2, r3, [r7]
	a_f = a;
 800e8b8:	68f9      	ldr	r1, [r7, #12]
 800e8ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e8be:	e9c1 2302 	strd	r2, r3, [r1, #8]
	b_f = b;
 800e8c2:	68f9      	ldr	r1, [r7, #12]
 800e8c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e8c8:	e9c1 2304 	strd	r2, r3, [r1, #16]
	c_f = c;
 800e8cc:	68f9      	ldr	r1, [r7, #12]
 800e8ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e8d2:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	4618      	mov	r0, r3
 800e8da:	3714      	adds	r7, #20
 800e8dc:	46bd      	mov	sp, r7
 800e8de:	bc80      	pop	{r7}
 800e8e0:	4770      	bx	lr

0800e8e2 <_ZN3lpf3RunEf>:


float lpf::Run(float x) {
 800e8e2:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800e8e6:	b084      	sub	sp, #16
 800e8e8:	af00      	add	r7, sp, #0
 800e8ea:	6078      	str	r0, [r7, #4]
 800e8ec:	6039      	str	r1, [r7, #0]


	//float y = 0.8544*y_ + 0.07282 * x + 0.07282 * x_;
	float y = a_f*y_ + b_f * x + c_f * x_;
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	685b      	ldr	r3, [r3, #4]
 800e8f8:	4618      	mov	r0, r3
 800e8fa:	f7f1 fd95 	bl	8000428 <__aeabi_f2d>
 800e8fe:	4602      	mov	r2, r0
 800e900:	460b      	mov	r3, r1
 800e902:	4620      	mov	r0, r4
 800e904:	4629      	mov	r1, r5
 800e906:	f7f1 fde7 	bl	80004d8 <__aeabi_dmul>
 800e90a:	4602      	mov	r2, r0
 800e90c:	460b      	mov	r3, r1
 800e90e:	4690      	mov	r8, r2
 800e910:	4699      	mov	r9, r3
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800e918:	6838      	ldr	r0, [r7, #0]
 800e91a:	f7f1 fd85 	bl	8000428 <__aeabi_f2d>
 800e91e:	4602      	mov	r2, r0
 800e920:	460b      	mov	r3, r1
 800e922:	4620      	mov	r0, r4
 800e924:	4629      	mov	r1, r5
 800e926:	f7f1 fdd7 	bl	80004d8 <__aeabi_dmul>
 800e92a:	4602      	mov	r2, r0
 800e92c:	460b      	mov	r3, r1
 800e92e:	4640      	mov	r0, r8
 800e930:	4649      	mov	r1, r9
 800e932:	f7f1 fc1b 	bl	800016c <__adddf3>
 800e936:	4602      	mov	r2, r0
 800e938:	460b      	mov	r3, r1
 800e93a:	4690      	mov	r8, r2
 800e93c:	4699      	mov	r9, r3
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	4618      	mov	r0, r3
 800e94a:	f7f1 fd6d 	bl	8000428 <__aeabi_f2d>
 800e94e:	4602      	mov	r2, r0
 800e950:	460b      	mov	r3, r1
 800e952:	4620      	mov	r0, r4
 800e954:	4629      	mov	r1, r5
 800e956:	f7f1 fdbf 	bl	80004d8 <__aeabi_dmul>
 800e95a:	4602      	mov	r2, r0
 800e95c:	460b      	mov	r3, r1
 800e95e:	4640      	mov	r0, r8
 800e960:	4649      	mov	r1, r9
 800e962:	f7f1 fc03 	bl	800016c <__adddf3>
 800e966:	4602      	mov	r2, r0
 800e968:	460b      	mov	r3, r1
 800e96a:	4610      	mov	r0, r2
 800e96c:	4619      	mov	r1, r3
 800e96e:	f7f2 f88b 	bl	8000a88 <__aeabi_d2f>
 800e972:	4603      	mov	r3, r0
 800e974:	60fb      	str	r3, [r7, #12]
	x_ = x;
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	683a      	ldr	r2, [r7, #0]
 800e97a:	601a      	str	r2, [r3, #0]
	y_ = y;
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	68fa      	ldr	r2, [r7, #12]
 800e980:	605a      	str	r2, [r3, #4]
	return y;
 800e982:	68fb      	ldr	r3, [r7, #12]

}
 800e984:	4618      	mov	r0, r3
 800e986:	3710      	adds	r7, #16
 800e988:	46bd      	mov	sp, r7
 800e98a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800e98e <_ZN3lpfD1Ev>:

lpf::~lpf() {}
 800e98e:	b480      	push	{r7}
 800e990:	b083      	sub	sp, #12
 800e992:	af00      	add	r7, sp, #0
 800e994:	6078      	str	r0, [r7, #4]
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	4618      	mov	r0, r3
 800e99a:	370c      	adds	r7, #12
 800e99c:	46bd      	mov	sp, r7
 800e99e:	bc80      	pop	{r7}
 800e9a0:	4770      	bx	lr
	...

0800e9a4 <atanf>:
 800e9a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9a8:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 800e9ac:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 800e9b0:	4604      	mov	r4, r0
 800e9b2:	4680      	mov	r8, r0
 800e9b4:	db0e      	blt.n	800e9d4 <atanf+0x30>
 800e9b6:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800e9ba:	dd04      	ble.n	800e9c6 <atanf+0x22>
 800e9bc:	4601      	mov	r1, r0
 800e9be:	f7f2 f8b9 	bl	8000b34 <__addsf3>
 800e9c2:	4604      	mov	r4, r0
 800e9c4:	e003      	b.n	800e9ce <atanf+0x2a>
 800e9c6:	2800      	cmp	r0, #0
 800e9c8:	f300 80ce 	bgt.w	800eb68 <atanf+0x1c4>
 800e9cc:	4c67      	ldr	r4, [pc, #412]	; (800eb6c <atanf+0x1c8>)
 800e9ce:	4620      	mov	r0, r4
 800e9d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9d4:	4b66      	ldr	r3, [pc, #408]	; (800eb70 <atanf+0x1cc>)
 800e9d6:	429d      	cmp	r5, r3
 800e9d8:	dc0e      	bgt.n	800e9f8 <atanf+0x54>
 800e9da:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 800e9de:	da08      	bge.n	800e9f2 <atanf+0x4e>
 800e9e0:	4964      	ldr	r1, [pc, #400]	; (800eb74 <atanf+0x1d0>)
 800e9e2:	f7f2 f8a7 	bl	8000b34 <__addsf3>
 800e9e6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e9ea:	f7f2 fb67 	bl	80010bc <__aeabi_fcmpgt>
 800e9ee:	2800      	cmp	r0, #0
 800e9f0:	d1ed      	bne.n	800e9ce <atanf+0x2a>
 800e9f2:	f04f 36ff 	mov.w	r6, #4294967295
 800e9f6:	e01c      	b.n	800ea32 <atanf+0x8e>
 800e9f8:	f000 f914 	bl	800ec24 <fabsf>
 800e9fc:	4b5e      	ldr	r3, [pc, #376]	; (800eb78 <atanf+0x1d4>)
 800e9fe:	4604      	mov	r4, r0
 800ea00:	429d      	cmp	r5, r3
 800ea02:	dc7c      	bgt.n	800eafe <atanf+0x15a>
 800ea04:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800ea08:	429d      	cmp	r5, r3
 800ea0a:	dc67      	bgt.n	800eadc <atanf+0x138>
 800ea0c:	4601      	mov	r1, r0
 800ea0e:	f7f2 f891 	bl	8000b34 <__addsf3>
 800ea12:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ea16:	f7f2 f88b 	bl	8000b30 <__aeabi_fsub>
 800ea1a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800ea1e:	4605      	mov	r5, r0
 800ea20:	4620      	mov	r0, r4
 800ea22:	f7f2 f887 	bl	8000b34 <__addsf3>
 800ea26:	4601      	mov	r1, r0
 800ea28:	4628      	mov	r0, r5
 800ea2a:	f7f2 fa3f 	bl	8000eac <__aeabi_fdiv>
 800ea2e:	2600      	movs	r6, #0
 800ea30:	4604      	mov	r4, r0
 800ea32:	4621      	mov	r1, r4
 800ea34:	4620      	mov	r0, r4
 800ea36:	f7f2 f985 	bl	8000d44 <__aeabi_fmul>
 800ea3a:	4601      	mov	r1, r0
 800ea3c:	4607      	mov	r7, r0
 800ea3e:	f7f2 f981 	bl	8000d44 <__aeabi_fmul>
 800ea42:	4605      	mov	r5, r0
 800ea44:	494d      	ldr	r1, [pc, #308]	; (800eb7c <atanf+0x1d8>)
 800ea46:	f7f2 f97d 	bl	8000d44 <__aeabi_fmul>
 800ea4a:	494d      	ldr	r1, [pc, #308]	; (800eb80 <atanf+0x1dc>)
 800ea4c:	f7f2 f872 	bl	8000b34 <__addsf3>
 800ea50:	4629      	mov	r1, r5
 800ea52:	f7f2 f977 	bl	8000d44 <__aeabi_fmul>
 800ea56:	494b      	ldr	r1, [pc, #300]	; (800eb84 <atanf+0x1e0>)
 800ea58:	f7f2 f86c 	bl	8000b34 <__addsf3>
 800ea5c:	4629      	mov	r1, r5
 800ea5e:	f7f2 f971 	bl	8000d44 <__aeabi_fmul>
 800ea62:	4949      	ldr	r1, [pc, #292]	; (800eb88 <atanf+0x1e4>)
 800ea64:	f7f2 f866 	bl	8000b34 <__addsf3>
 800ea68:	4629      	mov	r1, r5
 800ea6a:	f7f2 f96b 	bl	8000d44 <__aeabi_fmul>
 800ea6e:	4947      	ldr	r1, [pc, #284]	; (800eb8c <atanf+0x1e8>)
 800ea70:	f7f2 f860 	bl	8000b34 <__addsf3>
 800ea74:	4629      	mov	r1, r5
 800ea76:	f7f2 f965 	bl	8000d44 <__aeabi_fmul>
 800ea7a:	4945      	ldr	r1, [pc, #276]	; (800eb90 <atanf+0x1ec>)
 800ea7c:	f7f2 f85a 	bl	8000b34 <__addsf3>
 800ea80:	4639      	mov	r1, r7
 800ea82:	f7f2 f95f 	bl	8000d44 <__aeabi_fmul>
 800ea86:	4943      	ldr	r1, [pc, #268]	; (800eb94 <atanf+0x1f0>)
 800ea88:	4607      	mov	r7, r0
 800ea8a:	4628      	mov	r0, r5
 800ea8c:	f7f2 f95a 	bl	8000d44 <__aeabi_fmul>
 800ea90:	4941      	ldr	r1, [pc, #260]	; (800eb98 <atanf+0x1f4>)
 800ea92:	f7f2 f84d 	bl	8000b30 <__aeabi_fsub>
 800ea96:	4629      	mov	r1, r5
 800ea98:	f7f2 f954 	bl	8000d44 <__aeabi_fmul>
 800ea9c:	493f      	ldr	r1, [pc, #252]	; (800eb9c <atanf+0x1f8>)
 800ea9e:	f7f2 f847 	bl	8000b30 <__aeabi_fsub>
 800eaa2:	4629      	mov	r1, r5
 800eaa4:	f7f2 f94e 	bl	8000d44 <__aeabi_fmul>
 800eaa8:	493d      	ldr	r1, [pc, #244]	; (800eba0 <atanf+0x1fc>)
 800eaaa:	f7f2 f841 	bl	8000b30 <__aeabi_fsub>
 800eaae:	4629      	mov	r1, r5
 800eab0:	f7f2 f948 	bl	8000d44 <__aeabi_fmul>
 800eab4:	493b      	ldr	r1, [pc, #236]	; (800eba4 <atanf+0x200>)
 800eab6:	f7f2 f83b 	bl	8000b30 <__aeabi_fsub>
 800eaba:	4629      	mov	r1, r5
 800eabc:	f7f2 f942 	bl	8000d44 <__aeabi_fmul>
 800eac0:	4601      	mov	r1, r0
 800eac2:	4638      	mov	r0, r7
 800eac4:	f7f2 f836 	bl	8000b34 <__addsf3>
 800eac8:	4621      	mov	r1, r4
 800eaca:	f7f2 f93b 	bl	8000d44 <__aeabi_fmul>
 800eace:	1c73      	adds	r3, r6, #1
 800ead0:	4601      	mov	r1, r0
 800ead2:	d133      	bne.n	800eb3c <atanf+0x198>
 800ead4:	4620      	mov	r0, r4
 800ead6:	f7f2 f82b 	bl	8000b30 <__aeabi_fsub>
 800eada:	e772      	b.n	800e9c2 <atanf+0x1e>
 800eadc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800eae0:	f7f2 f826 	bl	8000b30 <__aeabi_fsub>
 800eae4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800eae8:	4605      	mov	r5, r0
 800eaea:	4620      	mov	r0, r4
 800eaec:	f7f2 f822 	bl	8000b34 <__addsf3>
 800eaf0:	4601      	mov	r1, r0
 800eaf2:	4628      	mov	r0, r5
 800eaf4:	f7f2 f9da 	bl	8000eac <__aeabi_fdiv>
 800eaf8:	2601      	movs	r6, #1
 800eafa:	4604      	mov	r4, r0
 800eafc:	e799      	b.n	800ea32 <atanf+0x8e>
 800eafe:	4b2a      	ldr	r3, [pc, #168]	; (800eba8 <atanf+0x204>)
 800eb00:	429d      	cmp	r5, r3
 800eb02:	dc14      	bgt.n	800eb2e <atanf+0x18a>
 800eb04:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800eb08:	f7f2 f812 	bl	8000b30 <__aeabi_fsub>
 800eb0c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800eb10:	4605      	mov	r5, r0
 800eb12:	4620      	mov	r0, r4
 800eb14:	f7f2 f916 	bl	8000d44 <__aeabi_fmul>
 800eb18:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800eb1c:	f7f2 f80a 	bl	8000b34 <__addsf3>
 800eb20:	4601      	mov	r1, r0
 800eb22:	4628      	mov	r0, r5
 800eb24:	f7f2 f9c2 	bl	8000eac <__aeabi_fdiv>
 800eb28:	2602      	movs	r6, #2
 800eb2a:	4604      	mov	r4, r0
 800eb2c:	e781      	b.n	800ea32 <atanf+0x8e>
 800eb2e:	4601      	mov	r1, r0
 800eb30:	481e      	ldr	r0, [pc, #120]	; (800ebac <atanf+0x208>)
 800eb32:	f7f2 f9bb 	bl	8000eac <__aeabi_fdiv>
 800eb36:	2603      	movs	r6, #3
 800eb38:	4604      	mov	r4, r0
 800eb3a:	e77a      	b.n	800ea32 <atanf+0x8e>
 800eb3c:	4b1c      	ldr	r3, [pc, #112]	; (800ebb0 <atanf+0x20c>)
 800eb3e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800eb42:	f7f1 fff5 	bl	8000b30 <__aeabi_fsub>
 800eb46:	4621      	mov	r1, r4
 800eb48:	f7f1 fff2 	bl	8000b30 <__aeabi_fsub>
 800eb4c:	4b19      	ldr	r3, [pc, #100]	; (800ebb4 <atanf+0x210>)
 800eb4e:	4601      	mov	r1, r0
 800eb50:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800eb54:	f7f1 ffec 	bl	8000b30 <__aeabi_fsub>
 800eb58:	f1b8 0f00 	cmp.w	r8, #0
 800eb5c:	4604      	mov	r4, r0
 800eb5e:	f6bf af36 	bge.w	800e9ce <atanf+0x2a>
 800eb62:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800eb66:	e72c      	b.n	800e9c2 <atanf+0x1e>
 800eb68:	4c13      	ldr	r4, [pc, #76]	; (800ebb8 <atanf+0x214>)
 800eb6a:	e730      	b.n	800e9ce <atanf+0x2a>
 800eb6c:	bfc90fdb 	.word	0xbfc90fdb
 800eb70:	3edfffff 	.word	0x3edfffff
 800eb74:	7149f2ca 	.word	0x7149f2ca
 800eb78:	3f97ffff 	.word	0x3f97ffff
 800eb7c:	3c8569d7 	.word	0x3c8569d7
 800eb80:	3d4bda59 	.word	0x3d4bda59
 800eb84:	3d886b35 	.word	0x3d886b35
 800eb88:	3dba2e6e 	.word	0x3dba2e6e
 800eb8c:	3e124925 	.word	0x3e124925
 800eb90:	3eaaaaab 	.word	0x3eaaaaab
 800eb94:	bd15a221 	.word	0xbd15a221
 800eb98:	3d6ef16b 	.word	0x3d6ef16b
 800eb9c:	3d9d8795 	.word	0x3d9d8795
 800eba0:	3de38e38 	.word	0x3de38e38
 800eba4:	3e4ccccd 	.word	0x3e4ccccd
 800eba8:	401bffff 	.word	0x401bffff
 800ebac:	bf800000 	.word	0xbf800000
 800ebb0:	08011ecc 	.word	0x08011ecc
 800ebb4:	08011ebc 	.word	0x08011ebc
 800ebb8:	3fc90fdb 	.word	0x3fc90fdb

0800ebbc <cosf>:
 800ebbc:	b507      	push	{r0, r1, r2, lr}
 800ebbe:	4a18      	ldr	r2, [pc, #96]	; (800ec20 <cosf+0x64>)
 800ebc0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800ebc4:	4293      	cmp	r3, r2
 800ebc6:	4601      	mov	r1, r0
 800ebc8:	dc03      	bgt.n	800ebd2 <cosf+0x16>
 800ebca:	2100      	movs	r1, #0
 800ebcc:	f001 fac4 	bl	8010158 <__kernel_cosf>
 800ebd0:	e004      	b.n	800ebdc <cosf+0x20>
 800ebd2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800ebd6:	db04      	blt.n	800ebe2 <cosf+0x26>
 800ebd8:	f7f1 ffaa 	bl	8000b30 <__aeabi_fsub>
 800ebdc:	b003      	add	sp, #12
 800ebde:	f85d fb04 	ldr.w	pc, [sp], #4
 800ebe2:	4669      	mov	r1, sp
 800ebe4:	f001 f908 	bl	800fdf8 <__ieee754_rem_pio2f>
 800ebe8:	f000 0203 	and.w	r2, r0, #3
 800ebec:	2a01      	cmp	r2, #1
 800ebee:	d005      	beq.n	800ebfc <cosf+0x40>
 800ebf0:	2a02      	cmp	r2, #2
 800ebf2:	d00a      	beq.n	800ec0a <cosf+0x4e>
 800ebf4:	b972      	cbnz	r2, 800ec14 <cosf+0x58>
 800ebf6:	9901      	ldr	r1, [sp, #4]
 800ebf8:	9800      	ldr	r0, [sp, #0]
 800ebfa:	e7e7      	b.n	800ebcc <cosf+0x10>
 800ebfc:	9901      	ldr	r1, [sp, #4]
 800ebfe:	9800      	ldr	r0, [sp, #0]
 800ec00:	f001 fde0 	bl	80107c4 <__kernel_sinf>
 800ec04:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800ec08:	e7e8      	b.n	800ebdc <cosf+0x20>
 800ec0a:	9901      	ldr	r1, [sp, #4]
 800ec0c:	9800      	ldr	r0, [sp, #0]
 800ec0e:	f001 faa3 	bl	8010158 <__kernel_cosf>
 800ec12:	e7f7      	b.n	800ec04 <cosf+0x48>
 800ec14:	2201      	movs	r2, #1
 800ec16:	9901      	ldr	r1, [sp, #4]
 800ec18:	9800      	ldr	r0, [sp, #0]
 800ec1a:	f001 fdd3 	bl	80107c4 <__kernel_sinf>
 800ec1e:	e7dd      	b.n	800ebdc <cosf+0x20>
 800ec20:	3f490fd8 	.word	0x3f490fd8

0800ec24 <fabsf>:
 800ec24:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800ec28:	4770      	bx	lr
	...

0800ec2c <sinf>:
 800ec2c:	b507      	push	{r0, r1, r2, lr}
 800ec2e:	4a19      	ldr	r2, [pc, #100]	; (800ec94 <sinf+0x68>)
 800ec30:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800ec34:	4293      	cmp	r3, r2
 800ec36:	4601      	mov	r1, r0
 800ec38:	dc04      	bgt.n	800ec44 <sinf+0x18>
 800ec3a:	2200      	movs	r2, #0
 800ec3c:	2100      	movs	r1, #0
 800ec3e:	f001 fdc1 	bl	80107c4 <__kernel_sinf>
 800ec42:	e004      	b.n	800ec4e <sinf+0x22>
 800ec44:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800ec48:	db04      	blt.n	800ec54 <sinf+0x28>
 800ec4a:	f7f1 ff71 	bl	8000b30 <__aeabi_fsub>
 800ec4e:	b003      	add	sp, #12
 800ec50:	f85d fb04 	ldr.w	pc, [sp], #4
 800ec54:	4669      	mov	r1, sp
 800ec56:	f001 f8cf 	bl	800fdf8 <__ieee754_rem_pio2f>
 800ec5a:	f000 0003 	and.w	r0, r0, #3
 800ec5e:	2801      	cmp	r0, #1
 800ec60:	d006      	beq.n	800ec70 <sinf+0x44>
 800ec62:	2802      	cmp	r0, #2
 800ec64:	d009      	beq.n	800ec7a <sinf+0x4e>
 800ec66:	b980      	cbnz	r0, 800ec8a <sinf+0x5e>
 800ec68:	2201      	movs	r2, #1
 800ec6a:	9901      	ldr	r1, [sp, #4]
 800ec6c:	9800      	ldr	r0, [sp, #0]
 800ec6e:	e7e6      	b.n	800ec3e <sinf+0x12>
 800ec70:	9901      	ldr	r1, [sp, #4]
 800ec72:	9800      	ldr	r0, [sp, #0]
 800ec74:	f001 fa70 	bl	8010158 <__kernel_cosf>
 800ec78:	e7e9      	b.n	800ec4e <sinf+0x22>
 800ec7a:	2201      	movs	r2, #1
 800ec7c:	9901      	ldr	r1, [sp, #4]
 800ec7e:	9800      	ldr	r0, [sp, #0]
 800ec80:	f001 fda0 	bl	80107c4 <__kernel_sinf>
 800ec84:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800ec88:	e7e1      	b.n	800ec4e <sinf+0x22>
 800ec8a:	9901      	ldr	r1, [sp, #4]
 800ec8c:	9800      	ldr	r0, [sp, #0]
 800ec8e:	f001 fa63 	bl	8010158 <__kernel_cosf>
 800ec92:	e7f7      	b.n	800ec84 <sinf+0x58>
 800ec94:	3f490fd8 	.word	0x3f490fd8

0800ec98 <pow>:
 800ec98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec9c:	461f      	mov	r7, r3
 800ec9e:	4680      	mov	r8, r0
 800eca0:	4689      	mov	r9, r1
 800eca2:	4616      	mov	r6, r2
 800eca4:	f000 f91c 	bl	800eee0 <__ieee754_pow>
 800eca8:	4b4d      	ldr	r3, [pc, #308]	; (800ede0 <pow+0x148>)
 800ecaa:	4604      	mov	r4, r0
 800ecac:	f993 3000 	ldrsb.w	r3, [r3]
 800ecb0:	460d      	mov	r5, r1
 800ecb2:	3301      	adds	r3, #1
 800ecb4:	d015      	beq.n	800ece2 <pow+0x4a>
 800ecb6:	4632      	mov	r2, r6
 800ecb8:	463b      	mov	r3, r7
 800ecba:	4630      	mov	r0, r6
 800ecbc:	4639      	mov	r1, r7
 800ecbe:	f7f1 fea5 	bl	8000a0c <__aeabi_dcmpun>
 800ecc2:	b970      	cbnz	r0, 800ece2 <pow+0x4a>
 800ecc4:	4642      	mov	r2, r8
 800ecc6:	464b      	mov	r3, r9
 800ecc8:	4640      	mov	r0, r8
 800ecca:	4649      	mov	r1, r9
 800eccc:	f7f1 fe9e 	bl	8000a0c <__aeabi_dcmpun>
 800ecd0:	2200      	movs	r2, #0
 800ecd2:	2300      	movs	r3, #0
 800ecd4:	b148      	cbz	r0, 800ecea <pow+0x52>
 800ecd6:	4630      	mov	r0, r6
 800ecd8:	4639      	mov	r1, r7
 800ecda:	f7f1 fe65 	bl	80009a8 <__aeabi_dcmpeq>
 800ecde:	2800      	cmp	r0, #0
 800ece0:	d17b      	bne.n	800edda <pow+0x142>
 800ece2:	4620      	mov	r0, r4
 800ece4:	4629      	mov	r1, r5
 800ece6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ecea:	4640      	mov	r0, r8
 800ecec:	4649      	mov	r1, r9
 800ecee:	f7f1 fe5b 	bl	80009a8 <__aeabi_dcmpeq>
 800ecf2:	b1e0      	cbz	r0, 800ed2e <pow+0x96>
 800ecf4:	2200      	movs	r2, #0
 800ecf6:	2300      	movs	r3, #0
 800ecf8:	4630      	mov	r0, r6
 800ecfa:	4639      	mov	r1, r7
 800ecfc:	f7f1 fe54 	bl	80009a8 <__aeabi_dcmpeq>
 800ed00:	2800      	cmp	r0, #0
 800ed02:	d16a      	bne.n	800edda <pow+0x142>
 800ed04:	4630      	mov	r0, r6
 800ed06:	4639      	mov	r1, r7
 800ed08:	f001 fdd5 	bl	80108b6 <finite>
 800ed0c:	2800      	cmp	r0, #0
 800ed0e:	d0e8      	beq.n	800ece2 <pow+0x4a>
 800ed10:	2200      	movs	r2, #0
 800ed12:	2300      	movs	r3, #0
 800ed14:	4630      	mov	r0, r6
 800ed16:	4639      	mov	r1, r7
 800ed18:	f7f1 fe50 	bl	80009bc <__aeabi_dcmplt>
 800ed1c:	2800      	cmp	r0, #0
 800ed1e:	d0e0      	beq.n	800ece2 <pow+0x4a>
 800ed20:	f001 ff7e 	bl	8010c20 <__errno>
 800ed24:	2321      	movs	r3, #33	; 0x21
 800ed26:	2400      	movs	r4, #0
 800ed28:	6003      	str	r3, [r0, #0]
 800ed2a:	4d2e      	ldr	r5, [pc, #184]	; (800ede4 <pow+0x14c>)
 800ed2c:	e7d9      	b.n	800ece2 <pow+0x4a>
 800ed2e:	4620      	mov	r0, r4
 800ed30:	4629      	mov	r1, r5
 800ed32:	f001 fdc0 	bl	80108b6 <finite>
 800ed36:	bba8      	cbnz	r0, 800eda4 <pow+0x10c>
 800ed38:	4640      	mov	r0, r8
 800ed3a:	4649      	mov	r1, r9
 800ed3c:	f001 fdbb 	bl	80108b6 <finite>
 800ed40:	b380      	cbz	r0, 800eda4 <pow+0x10c>
 800ed42:	4630      	mov	r0, r6
 800ed44:	4639      	mov	r1, r7
 800ed46:	f001 fdb6 	bl	80108b6 <finite>
 800ed4a:	b358      	cbz	r0, 800eda4 <pow+0x10c>
 800ed4c:	4622      	mov	r2, r4
 800ed4e:	462b      	mov	r3, r5
 800ed50:	4620      	mov	r0, r4
 800ed52:	4629      	mov	r1, r5
 800ed54:	f7f1 fe5a 	bl	8000a0c <__aeabi_dcmpun>
 800ed58:	b160      	cbz	r0, 800ed74 <pow+0xdc>
 800ed5a:	f001 ff61 	bl	8010c20 <__errno>
 800ed5e:	2321      	movs	r3, #33	; 0x21
 800ed60:	2200      	movs	r2, #0
 800ed62:	6003      	str	r3, [r0, #0]
 800ed64:	2300      	movs	r3, #0
 800ed66:	4610      	mov	r0, r2
 800ed68:	4619      	mov	r1, r3
 800ed6a:	f7f1 fcdf 	bl	800072c <__aeabi_ddiv>
 800ed6e:	4604      	mov	r4, r0
 800ed70:	460d      	mov	r5, r1
 800ed72:	e7b6      	b.n	800ece2 <pow+0x4a>
 800ed74:	f001 ff54 	bl	8010c20 <__errno>
 800ed78:	2322      	movs	r3, #34	; 0x22
 800ed7a:	2200      	movs	r2, #0
 800ed7c:	6003      	str	r3, [r0, #0]
 800ed7e:	4649      	mov	r1, r9
 800ed80:	2300      	movs	r3, #0
 800ed82:	4640      	mov	r0, r8
 800ed84:	f7f1 fe1a 	bl	80009bc <__aeabi_dcmplt>
 800ed88:	2400      	movs	r4, #0
 800ed8a:	b148      	cbz	r0, 800eda0 <pow+0x108>
 800ed8c:	4630      	mov	r0, r6
 800ed8e:	4639      	mov	r1, r7
 800ed90:	f001 fd9e 	bl	80108d0 <rint>
 800ed94:	4632      	mov	r2, r6
 800ed96:	463b      	mov	r3, r7
 800ed98:	f7f1 fe06 	bl	80009a8 <__aeabi_dcmpeq>
 800ed9c:	2800      	cmp	r0, #0
 800ed9e:	d0c4      	beq.n	800ed2a <pow+0x92>
 800eda0:	4d11      	ldr	r5, [pc, #68]	; (800ede8 <pow+0x150>)
 800eda2:	e79e      	b.n	800ece2 <pow+0x4a>
 800eda4:	2200      	movs	r2, #0
 800eda6:	2300      	movs	r3, #0
 800eda8:	4620      	mov	r0, r4
 800edaa:	4629      	mov	r1, r5
 800edac:	f7f1 fdfc 	bl	80009a8 <__aeabi_dcmpeq>
 800edb0:	2800      	cmp	r0, #0
 800edb2:	d096      	beq.n	800ece2 <pow+0x4a>
 800edb4:	4640      	mov	r0, r8
 800edb6:	4649      	mov	r1, r9
 800edb8:	f001 fd7d 	bl	80108b6 <finite>
 800edbc:	2800      	cmp	r0, #0
 800edbe:	d090      	beq.n	800ece2 <pow+0x4a>
 800edc0:	4630      	mov	r0, r6
 800edc2:	4639      	mov	r1, r7
 800edc4:	f001 fd77 	bl	80108b6 <finite>
 800edc8:	2800      	cmp	r0, #0
 800edca:	d08a      	beq.n	800ece2 <pow+0x4a>
 800edcc:	f001 ff28 	bl	8010c20 <__errno>
 800edd0:	2322      	movs	r3, #34	; 0x22
 800edd2:	2400      	movs	r4, #0
 800edd4:	2500      	movs	r5, #0
 800edd6:	6003      	str	r3, [r0, #0]
 800edd8:	e783      	b.n	800ece2 <pow+0x4a>
 800edda:	2400      	movs	r4, #0
 800eddc:	4d03      	ldr	r5, [pc, #12]	; (800edec <pow+0x154>)
 800edde:	e780      	b.n	800ece2 <pow+0x4a>
 800ede0:	20000021 	.word	0x20000021
 800ede4:	fff00000 	.word	0xfff00000
 800ede8:	7ff00000 	.word	0x7ff00000
 800edec:	3ff00000 	.word	0x3ff00000

0800edf0 <sqrt>:
 800edf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edf2:	4606      	mov	r6, r0
 800edf4:	460f      	mov	r7, r1
 800edf6:	f000 fd89 	bl	800f90c <__ieee754_sqrt>
 800edfa:	4b12      	ldr	r3, [pc, #72]	; (800ee44 <sqrt+0x54>)
 800edfc:	4604      	mov	r4, r0
 800edfe:	f993 3000 	ldrsb.w	r3, [r3]
 800ee02:	460d      	mov	r5, r1
 800ee04:	3301      	adds	r3, #1
 800ee06:	d019      	beq.n	800ee3c <sqrt+0x4c>
 800ee08:	4632      	mov	r2, r6
 800ee0a:	463b      	mov	r3, r7
 800ee0c:	4630      	mov	r0, r6
 800ee0e:	4639      	mov	r1, r7
 800ee10:	f7f1 fdfc 	bl	8000a0c <__aeabi_dcmpun>
 800ee14:	b990      	cbnz	r0, 800ee3c <sqrt+0x4c>
 800ee16:	2200      	movs	r2, #0
 800ee18:	2300      	movs	r3, #0
 800ee1a:	4630      	mov	r0, r6
 800ee1c:	4639      	mov	r1, r7
 800ee1e:	f7f1 fdcd 	bl	80009bc <__aeabi_dcmplt>
 800ee22:	b158      	cbz	r0, 800ee3c <sqrt+0x4c>
 800ee24:	f001 fefc 	bl	8010c20 <__errno>
 800ee28:	2321      	movs	r3, #33	; 0x21
 800ee2a:	2200      	movs	r2, #0
 800ee2c:	6003      	str	r3, [r0, #0]
 800ee2e:	2300      	movs	r3, #0
 800ee30:	4610      	mov	r0, r2
 800ee32:	4619      	mov	r1, r3
 800ee34:	f7f1 fc7a 	bl	800072c <__aeabi_ddiv>
 800ee38:	4604      	mov	r4, r0
 800ee3a:	460d      	mov	r5, r1
 800ee3c:	4620      	mov	r0, r4
 800ee3e:	4629      	mov	r1, r5
 800ee40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee42:	bf00      	nop
 800ee44:	20000021 	.word	0x20000021

0800ee48 <asinf>:
 800ee48:	b538      	push	{r3, r4, r5, lr}
 800ee4a:	4604      	mov	r4, r0
 800ee4c:	f000 fe0a 	bl	800fa64 <__ieee754_asinf>
 800ee50:	4b0e      	ldr	r3, [pc, #56]	; (800ee8c <asinf+0x44>)
 800ee52:	4605      	mov	r5, r0
 800ee54:	f993 3000 	ldrsb.w	r3, [r3]
 800ee58:	3301      	adds	r3, #1
 800ee5a:	d015      	beq.n	800ee88 <asinf+0x40>
 800ee5c:	4621      	mov	r1, r4
 800ee5e:	4620      	mov	r0, r4
 800ee60:	f7f2 f936 	bl	80010d0 <__aeabi_fcmpun>
 800ee64:	b980      	cbnz	r0, 800ee88 <asinf+0x40>
 800ee66:	4620      	mov	r0, r4
 800ee68:	f7ff fedc 	bl	800ec24 <fabsf>
 800ee6c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ee70:	f7f2 f924 	bl	80010bc <__aeabi_fcmpgt>
 800ee74:	b140      	cbz	r0, 800ee88 <asinf+0x40>
 800ee76:	f001 fed3 	bl	8010c20 <__errno>
 800ee7a:	2321      	movs	r3, #33	; 0x21
 800ee7c:	6003      	str	r3, [r0, #0]
 800ee7e:	4804      	ldr	r0, [pc, #16]	; (800ee90 <asinf+0x48>)
 800ee80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ee84:	f001 be78 	b.w	8010b78 <nanf>
 800ee88:	4628      	mov	r0, r5
 800ee8a:	bd38      	pop	{r3, r4, r5, pc}
 800ee8c:	20000021 	.word	0x20000021
 800ee90:	080123bf 	.word	0x080123bf

0800ee94 <atan2f>:
 800ee94:	f000 bf2a 	b.w	800fcec <__ieee754_atan2f>

0800ee98 <sqrtf>:
 800ee98:	b538      	push	{r3, r4, r5, lr}
 800ee9a:	4605      	mov	r5, r0
 800ee9c:	f001 f90a 	bl	80100b4 <__ieee754_sqrtf>
 800eea0:	4b0d      	ldr	r3, [pc, #52]	; (800eed8 <sqrtf+0x40>)
 800eea2:	4604      	mov	r4, r0
 800eea4:	f993 3000 	ldrsb.w	r3, [r3]
 800eea8:	3301      	adds	r3, #1
 800eeaa:	d012      	beq.n	800eed2 <sqrtf+0x3a>
 800eeac:	4629      	mov	r1, r5
 800eeae:	4628      	mov	r0, r5
 800eeb0:	f7f2 f90e 	bl	80010d0 <__aeabi_fcmpun>
 800eeb4:	b968      	cbnz	r0, 800eed2 <sqrtf+0x3a>
 800eeb6:	2100      	movs	r1, #0
 800eeb8:	4628      	mov	r0, r5
 800eeba:	f7f2 f8e1 	bl	8001080 <__aeabi_fcmplt>
 800eebe:	b140      	cbz	r0, 800eed2 <sqrtf+0x3a>
 800eec0:	f001 feae 	bl	8010c20 <__errno>
 800eec4:	2321      	movs	r3, #33	; 0x21
 800eec6:	2100      	movs	r1, #0
 800eec8:	6003      	str	r3, [r0, #0]
 800eeca:	4608      	mov	r0, r1
 800eecc:	f7f1 ffee 	bl	8000eac <__aeabi_fdiv>
 800eed0:	4604      	mov	r4, r0
 800eed2:	4620      	mov	r0, r4
 800eed4:	bd38      	pop	{r3, r4, r5, pc}
 800eed6:	bf00      	nop
 800eed8:	20000021 	.word	0x20000021
 800eedc:	00000000 	.word	0x00000000

0800eee0 <__ieee754_pow>:
 800eee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eee4:	b093      	sub	sp, #76	; 0x4c
 800eee6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800eeea:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800eeee:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800eef2:	ea55 0302 	orrs.w	r3, r5, r2
 800eef6:	4607      	mov	r7, r0
 800eef8:	4688      	mov	r8, r1
 800eefa:	f000 84bf 	beq.w	800f87c <__ieee754_pow+0x99c>
 800eefe:	4b7e      	ldr	r3, [pc, #504]	; (800f0f8 <__ieee754_pow+0x218>)
 800ef00:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800ef04:	429c      	cmp	r4, r3
 800ef06:	4689      	mov	r9, r1
 800ef08:	4682      	mov	sl, r0
 800ef0a:	dc09      	bgt.n	800ef20 <__ieee754_pow+0x40>
 800ef0c:	d103      	bne.n	800ef16 <__ieee754_pow+0x36>
 800ef0e:	b978      	cbnz	r0, 800ef30 <__ieee754_pow+0x50>
 800ef10:	42a5      	cmp	r5, r4
 800ef12:	dd02      	ble.n	800ef1a <__ieee754_pow+0x3a>
 800ef14:	e00c      	b.n	800ef30 <__ieee754_pow+0x50>
 800ef16:	429d      	cmp	r5, r3
 800ef18:	dc02      	bgt.n	800ef20 <__ieee754_pow+0x40>
 800ef1a:	429d      	cmp	r5, r3
 800ef1c:	d10e      	bne.n	800ef3c <__ieee754_pow+0x5c>
 800ef1e:	b16a      	cbz	r2, 800ef3c <__ieee754_pow+0x5c>
 800ef20:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800ef24:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ef28:	ea54 030a 	orrs.w	r3, r4, sl
 800ef2c:	f000 84a6 	beq.w	800f87c <__ieee754_pow+0x99c>
 800ef30:	4872      	ldr	r0, [pc, #456]	; (800f0fc <__ieee754_pow+0x21c>)
 800ef32:	b013      	add	sp, #76	; 0x4c
 800ef34:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef38:	f001 bcc4 	b.w	80108c4 <nan>
 800ef3c:	f1b9 0f00 	cmp.w	r9, #0
 800ef40:	da39      	bge.n	800efb6 <__ieee754_pow+0xd6>
 800ef42:	4b6f      	ldr	r3, [pc, #444]	; (800f100 <__ieee754_pow+0x220>)
 800ef44:	429d      	cmp	r5, r3
 800ef46:	dc54      	bgt.n	800eff2 <__ieee754_pow+0x112>
 800ef48:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800ef4c:	429d      	cmp	r5, r3
 800ef4e:	f340 84a6 	ble.w	800f89e <__ieee754_pow+0x9be>
 800ef52:	152b      	asrs	r3, r5, #20
 800ef54:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ef58:	2b14      	cmp	r3, #20
 800ef5a:	dd0f      	ble.n	800ef7c <__ieee754_pow+0x9c>
 800ef5c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800ef60:	fa22 f103 	lsr.w	r1, r2, r3
 800ef64:	fa01 f303 	lsl.w	r3, r1, r3
 800ef68:	4293      	cmp	r3, r2
 800ef6a:	f040 8498 	bne.w	800f89e <__ieee754_pow+0x9be>
 800ef6e:	f001 0101 	and.w	r1, r1, #1
 800ef72:	f1c1 0302 	rsb	r3, r1, #2
 800ef76:	9300      	str	r3, [sp, #0]
 800ef78:	b182      	cbz	r2, 800ef9c <__ieee754_pow+0xbc>
 800ef7a:	e05e      	b.n	800f03a <__ieee754_pow+0x15a>
 800ef7c:	2a00      	cmp	r2, #0
 800ef7e:	d15a      	bne.n	800f036 <__ieee754_pow+0x156>
 800ef80:	f1c3 0314 	rsb	r3, r3, #20
 800ef84:	fa45 f103 	asr.w	r1, r5, r3
 800ef88:	fa01 f303 	lsl.w	r3, r1, r3
 800ef8c:	42ab      	cmp	r3, r5
 800ef8e:	f040 8483 	bne.w	800f898 <__ieee754_pow+0x9b8>
 800ef92:	f001 0101 	and.w	r1, r1, #1
 800ef96:	f1c1 0302 	rsb	r3, r1, #2
 800ef9a:	9300      	str	r3, [sp, #0]
 800ef9c:	4b59      	ldr	r3, [pc, #356]	; (800f104 <__ieee754_pow+0x224>)
 800ef9e:	429d      	cmp	r5, r3
 800efa0:	d130      	bne.n	800f004 <__ieee754_pow+0x124>
 800efa2:	2e00      	cmp	r6, #0
 800efa4:	f280 8474 	bge.w	800f890 <__ieee754_pow+0x9b0>
 800efa8:	463a      	mov	r2, r7
 800efaa:	4643      	mov	r3, r8
 800efac:	2000      	movs	r0, #0
 800efae:	4955      	ldr	r1, [pc, #340]	; (800f104 <__ieee754_pow+0x224>)
 800efb0:	f7f1 fbbc 	bl	800072c <__aeabi_ddiv>
 800efb4:	e02f      	b.n	800f016 <__ieee754_pow+0x136>
 800efb6:	2300      	movs	r3, #0
 800efb8:	9300      	str	r3, [sp, #0]
 800efba:	2a00      	cmp	r2, #0
 800efbc:	d13d      	bne.n	800f03a <__ieee754_pow+0x15a>
 800efbe:	4b4e      	ldr	r3, [pc, #312]	; (800f0f8 <__ieee754_pow+0x218>)
 800efc0:	429d      	cmp	r5, r3
 800efc2:	d1eb      	bne.n	800ef9c <__ieee754_pow+0xbc>
 800efc4:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800efc8:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800efcc:	ea53 030a 	orrs.w	r3, r3, sl
 800efd0:	f000 8454 	beq.w	800f87c <__ieee754_pow+0x99c>
 800efd4:	4b4c      	ldr	r3, [pc, #304]	; (800f108 <__ieee754_pow+0x228>)
 800efd6:	429c      	cmp	r4, r3
 800efd8:	dd0d      	ble.n	800eff6 <__ieee754_pow+0x116>
 800efda:	2e00      	cmp	r6, #0
 800efdc:	f280 8454 	bge.w	800f888 <__ieee754_pow+0x9a8>
 800efe0:	f04f 0b00 	mov.w	fp, #0
 800efe4:	f04f 0c00 	mov.w	ip, #0
 800efe8:	4658      	mov	r0, fp
 800efea:	4661      	mov	r1, ip
 800efec:	b013      	add	sp, #76	; 0x4c
 800efee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eff2:	2302      	movs	r3, #2
 800eff4:	e7e0      	b.n	800efb8 <__ieee754_pow+0xd8>
 800eff6:	2e00      	cmp	r6, #0
 800eff8:	daf2      	bge.n	800efe0 <__ieee754_pow+0x100>
 800effa:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800effe:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800f002:	e7f1      	b.n	800efe8 <__ieee754_pow+0x108>
 800f004:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800f008:	d108      	bne.n	800f01c <__ieee754_pow+0x13c>
 800f00a:	463a      	mov	r2, r7
 800f00c:	4643      	mov	r3, r8
 800f00e:	4638      	mov	r0, r7
 800f010:	4641      	mov	r1, r8
 800f012:	f7f1 fa61 	bl	80004d8 <__aeabi_dmul>
 800f016:	4683      	mov	fp, r0
 800f018:	468c      	mov	ip, r1
 800f01a:	e7e5      	b.n	800efe8 <__ieee754_pow+0x108>
 800f01c:	4b3b      	ldr	r3, [pc, #236]	; (800f10c <__ieee754_pow+0x22c>)
 800f01e:	429e      	cmp	r6, r3
 800f020:	d10b      	bne.n	800f03a <__ieee754_pow+0x15a>
 800f022:	f1b9 0f00 	cmp.w	r9, #0
 800f026:	db08      	blt.n	800f03a <__ieee754_pow+0x15a>
 800f028:	4638      	mov	r0, r7
 800f02a:	4641      	mov	r1, r8
 800f02c:	b013      	add	sp, #76	; 0x4c
 800f02e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f032:	f000 bc6b 	b.w	800f90c <__ieee754_sqrt>
 800f036:	2300      	movs	r3, #0
 800f038:	9300      	str	r3, [sp, #0]
 800f03a:	4638      	mov	r0, r7
 800f03c:	4641      	mov	r1, r8
 800f03e:	f001 fc37 	bl	80108b0 <fabs>
 800f042:	4683      	mov	fp, r0
 800f044:	468c      	mov	ip, r1
 800f046:	f1ba 0f00 	cmp.w	sl, #0
 800f04a:	d129      	bne.n	800f0a0 <__ieee754_pow+0x1c0>
 800f04c:	b124      	cbz	r4, 800f058 <__ieee754_pow+0x178>
 800f04e:	4b2d      	ldr	r3, [pc, #180]	; (800f104 <__ieee754_pow+0x224>)
 800f050:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800f054:	429a      	cmp	r2, r3
 800f056:	d123      	bne.n	800f0a0 <__ieee754_pow+0x1c0>
 800f058:	2e00      	cmp	r6, #0
 800f05a:	da07      	bge.n	800f06c <__ieee754_pow+0x18c>
 800f05c:	465a      	mov	r2, fp
 800f05e:	4663      	mov	r3, ip
 800f060:	2000      	movs	r0, #0
 800f062:	4928      	ldr	r1, [pc, #160]	; (800f104 <__ieee754_pow+0x224>)
 800f064:	f7f1 fb62 	bl	800072c <__aeabi_ddiv>
 800f068:	4683      	mov	fp, r0
 800f06a:	468c      	mov	ip, r1
 800f06c:	f1b9 0f00 	cmp.w	r9, #0
 800f070:	daba      	bge.n	800efe8 <__ieee754_pow+0x108>
 800f072:	9b00      	ldr	r3, [sp, #0]
 800f074:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f078:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f07c:	4323      	orrs	r3, r4
 800f07e:	d108      	bne.n	800f092 <__ieee754_pow+0x1b2>
 800f080:	465a      	mov	r2, fp
 800f082:	4663      	mov	r3, ip
 800f084:	4658      	mov	r0, fp
 800f086:	4661      	mov	r1, ip
 800f088:	f7f1 f86e 	bl	8000168 <__aeabi_dsub>
 800f08c:	4602      	mov	r2, r0
 800f08e:	460b      	mov	r3, r1
 800f090:	e78e      	b.n	800efb0 <__ieee754_pow+0xd0>
 800f092:	9b00      	ldr	r3, [sp, #0]
 800f094:	2b01      	cmp	r3, #1
 800f096:	d1a7      	bne.n	800efe8 <__ieee754_pow+0x108>
 800f098:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800f09c:	469c      	mov	ip, r3
 800f09e:	e7a3      	b.n	800efe8 <__ieee754_pow+0x108>
 800f0a0:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 800f0a4:	3b01      	subs	r3, #1
 800f0a6:	930c      	str	r3, [sp, #48]	; 0x30
 800f0a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f0aa:	9b00      	ldr	r3, [sp, #0]
 800f0ac:	4313      	orrs	r3, r2
 800f0ae:	d104      	bne.n	800f0ba <__ieee754_pow+0x1da>
 800f0b0:	463a      	mov	r2, r7
 800f0b2:	4643      	mov	r3, r8
 800f0b4:	4638      	mov	r0, r7
 800f0b6:	4641      	mov	r1, r8
 800f0b8:	e7e6      	b.n	800f088 <__ieee754_pow+0x1a8>
 800f0ba:	4b15      	ldr	r3, [pc, #84]	; (800f110 <__ieee754_pow+0x230>)
 800f0bc:	429d      	cmp	r5, r3
 800f0be:	f340 80f9 	ble.w	800f2b4 <__ieee754_pow+0x3d4>
 800f0c2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800f0c6:	429d      	cmp	r5, r3
 800f0c8:	4b0f      	ldr	r3, [pc, #60]	; (800f108 <__ieee754_pow+0x228>)
 800f0ca:	dd09      	ble.n	800f0e0 <__ieee754_pow+0x200>
 800f0cc:	429c      	cmp	r4, r3
 800f0ce:	dc0c      	bgt.n	800f0ea <__ieee754_pow+0x20a>
 800f0d0:	2e00      	cmp	r6, #0
 800f0d2:	da85      	bge.n	800efe0 <__ieee754_pow+0x100>
 800f0d4:	a306      	add	r3, pc, #24	; (adr r3, 800f0f0 <__ieee754_pow+0x210>)
 800f0d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0da:	4610      	mov	r0, r2
 800f0dc:	4619      	mov	r1, r3
 800f0de:	e798      	b.n	800f012 <__ieee754_pow+0x132>
 800f0e0:	429c      	cmp	r4, r3
 800f0e2:	dbf5      	blt.n	800f0d0 <__ieee754_pow+0x1f0>
 800f0e4:	4b07      	ldr	r3, [pc, #28]	; (800f104 <__ieee754_pow+0x224>)
 800f0e6:	429c      	cmp	r4, r3
 800f0e8:	dd14      	ble.n	800f114 <__ieee754_pow+0x234>
 800f0ea:	2e00      	cmp	r6, #0
 800f0ec:	dcf2      	bgt.n	800f0d4 <__ieee754_pow+0x1f4>
 800f0ee:	e777      	b.n	800efe0 <__ieee754_pow+0x100>
 800f0f0:	8800759c 	.word	0x8800759c
 800f0f4:	7e37e43c 	.word	0x7e37e43c
 800f0f8:	7ff00000 	.word	0x7ff00000
 800f0fc:	080123bf 	.word	0x080123bf
 800f100:	433fffff 	.word	0x433fffff
 800f104:	3ff00000 	.word	0x3ff00000
 800f108:	3fefffff 	.word	0x3fefffff
 800f10c:	3fe00000 	.word	0x3fe00000
 800f110:	41e00000 	.word	0x41e00000
 800f114:	4661      	mov	r1, ip
 800f116:	2200      	movs	r2, #0
 800f118:	4658      	mov	r0, fp
 800f11a:	4b61      	ldr	r3, [pc, #388]	; (800f2a0 <__ieee754_pow+0x3c0>)
 800f11c:	f7f1 f824 	bl	8000168 <__aeabi_dsub>
 800f120:	a355      	add	r3, pc, #340	; (adr r3, 800f278 <__ieee754_pow+0x398>)
 800f122:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f126:	4604      	mov	r4, r0
 800f128:	460d      	mov	r5, r1
 800f12a:	f7f1 f9d5 	bl	80004d8 <__aeabi_dmul>
 800f12e:	a354      	add	r3, pc, #336	; (adr r3, 800f280 <__ieee754_pow+0x3a0>)
 800f130:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f134:	4606      	mov	r6, r0
 800f136:	460f      	mov	r7, r1
 800f138:	4620      	mov	r0, r4
 800f13a:	4629      	mov	r1, r5
 800f13c:	f7f1 f9cc 	bl	80004d8 <__aeabi_dmul>
 800f140:	2200      	movs	r2, #0
 800f142:	4682      	mov	sl, r0
 800f144:	468b      	mov	fp, r1
 800f146:	4620      	mov	r0, r4
 800f148:	4629      	mov	r1, r5
 800f14a:	4b56      	ldr	r3, [pc, #344]	; (800f2a4 <__ieee754_pow+0x3c4>)
 800f14c:	f7f1 f9c4 	bl	80004d8 <__aeabi_dmul>
 800f150:	4602      	mov	r2, r0
 800f152:	460b      	mov	r3, r1
 800f154:	a14c      	add	r1, pc, #304	; (adr r1, 800f288 <__ieee754_pow+0x3a8>)
 800f156:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f15a:	f7f1 f805 	bl	8000168 <__aeabi_dsub>
 800f15e:	4622      	mov	r2, r4
 800f160:	462b      	mov	r3, r5
 800f162:	f7f1 f9b9 	bl	80004d8 <__aeabi_dmul>
 800f166:	4602      	mov	r2, r0
 800f168:	460b      	mov	r3, r1
 800f16a:	2000      	movs	r0, #0
 800f16c:	494e      	ldr	r1, [pc, #312]	; (800f2a8 <__ieee754_pow+0x3c8>)
 800f16e:	f7f0 fffb 	bl	8000168 <__aeabi_dsub>
 800f172:	4622      	mov	r2, r4
 800f174:	462b      	mov	r3, r5
 800f176:	4680      	mov	r8, r0
 800f178:	4689      	mov	r9, r1
 800f17a:	4620      	mov	r0, r4
 800f17c:	4629      	mov	r1, r5
 800f17e:	f7f1 f9ab 	bl	80004d8 <__aeabi_dmul>
 800f182:	4602      	mov	r2, r0
 800f184:	460b      	mov	r3, r1
 800f186:	4640      	mov	r0, r8
 800f188:	4649      	mov	r1, r9
 800f18a:	f7f1 f9a5 	bl	80004d8 <__aeabi_dmul>
 800f18e:	a340      	add	r3, pc, #256	; (adr r3, 800f290 <__ieee754_pow+0x3b0>)
 800f190:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f194:	f7f1 f9a0 	bl	80004d8 <__aeabi_dmul>
 800f198:	4602      	mov	r2, r0
 800f19a:	460b      	mov	r3, r1
 800f19c:	4650      	mov	r0, sl
 800f19e:	4659      	mov	r1, fp
 800f1a0:	f7f0 ffe2 	bl	8000168 <__aeabi_dsub>
 800f1a4:	f04f 0a00 	mov.w	sl, #0
 800f1a8:	4602      	mov	r2, r0
 800f1aa:	460b      	mov	r3, r1
 800f1ac:	4604      	mov	r4, r0
 800f1ae:	460d      	mov	r5, r1
 800f1b0:	4630      	mov	r0, r6
 800f1b2:	4639      	mov	r1, r7
 800f1b4:	f7f0 ffda 	bl	800016c <__adddf3>
 800f1b8:	4632      	mov	r2, r6
 800f1ba:	463b      	mov	r3, r7
 800f1bc:	4650      	mov	r0, sl
 800f1be:	468b      	mov	fp, r1
 800f1c0:	f7f0 ffd2 	bl	8000168 <__aeabi_dsub>
 800f1c4:	4602      	mov	r2, r0
 800f1c6:	460b      	mov	r3, r1
 800f1c8:	4620      	mov	r0, r4
 800f1ca:	4629      	mov	r1, r5
 800f1cc:	f7f0 ffcc 	bl	8000168 <__aeabi_dsub>
 800f1d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f1d4:	9b00      	ldr	r3, [sp, #0]
 800f1d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f1d8:	3b01      	subs	r3, #1
 800f1da:	4313      	orrs	r3, r2
 800f1dc:	f04f 0600 	mov.w	r6, #0
 800f1e0:	f04f 0200 	mov.w	r2, #0
 800f1e4:	bf0c      	ite	eq
 800f1e6:	4b31      	ldreq	r3, [pc, #196]	; (800f2ac <__ieee754_pow+0x3cc>)
 800f1e8:	4b2d      	ldrne	r3, [pc, #180]	; (800f2a0 <__ieee754_pow+0x3c0>)
 800f1ea:	4604      	mov	r4, r0
 800f1ec:	460d      	mov	r5, r1
 800f1ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f1f2:	e9cd 2300 	strd	r2, r3, [sp]
 800f1f6:	4632      	mov	r2, r6
 800f1f8:	463b      	mov	r3, r7
 800f1fa:	f7f0 ffb5 	bl	8000168 <__aeabi_dsub>
 800f1fe:	4652      	mov	r2, sl
 800f200:	465b      	mov	r3, fp
 800f202:	f7f1 f969 	bl	80004d8 <__aeabi_dmul>
 800f206:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f20a:	4680      	mov	r8, r0
 800f20c:	4689      	mov	r9, r1
 800f20e:	4620      	mov	r0, r4
 800f210:	4629      	mov	r1, r5
 800f212:	f7f1 f961 	bl	80004d8 <__aeabi_dmul>
 800f216:	4602      	mov	r2, r0
 800f218:	460b      	mov	r3, r1
 800f21a:	4640      	mov	r0, r8
 800f21c:	4649      	mov	r1, r9
 800f21e:	f7f0 ffa5 	bl	800016c <__adddf3>
 800f222:	4632      	mov	r2, r6
 800f224:	463b      	mov	r3, r7
 800f226:	4680      	mov	r8, r0
 800f228:	4689      	mov	r9, r1
 800f22a:	4650      	mov	r0, sl
 800f22c:	4659      	mov	r1, fp
 800f22e:	f7f1 f953 	bl	80004d8 <__aeabi_dmul>
 800f232:	4604      	mov	r4, r0
 800f234:	460d      	mov	r5, r1
 800f236:	460b      	mov	r3, r1
 800f238:	4602      	mov	r2, r0
 800f23a:	4649      	mov	r1, r9
 800f23c:	4640      	mov	r0, r8
 800f23e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800f242:	f7f0 ff93 	bl	800016c <__adddf3>
 800f246:	4b1a      	ldr	r3, [pc, #104]	; (800f2b0 <__ieee754_pow+0x3d0>)
 800f248:	4682      	mov	sl, r0
 800f24a:	4299      	cmp	r1, r3
 800f24c:	460f      	mov	r7, r1
 800f24e:	460e      	mov	r6, r1
 800f250:	f340 82ed 	ble.w	800f82e <__ieee754_pow+0x94e>
 800f254:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800f258:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800f25c:	4303      	orrs	r3, r0
 800f25e:	f000 81e7 	beq.w	800f630 <__ieee754_pow+0x750>
 800f262:	a30d      	add	r3, pc, #52	; (adr r3, 800f298 <__ieee754_pow+0x3b8>)
 800f264:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f268:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f26c:	f7f1 f934 	bl	80004d8 <__aeabi_dmul>
 800f270:	a309      	add	r3, pc, #36	; (adr r3, 800f298 <__ieee754_pow+0x3b8>)
 800f272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f276:	e6cc      	b.n	800f012 <__ieee754_pow+0x132>
 800f278:	60000000 	.word	0x60000000
 800f27c:	3ff71547 	.word	0x3ff71547
 800f280:	f85ddf44 	.word	0xf85ddf44
 800f284:	3e54ae0b 	.word	0x3e54ae0b
 800f288:	55555555 	.word	0x55555555
 800f28c:	3fd55555 	.word	0x3fd55555
 800f290:	652b82fe 	.word	0x652b82fe
 800f294:	3ff71547 	.word	0x3ff71547
 800f298:	8800759c 	.word	0x8800759c
 800f29c:	7e37e43c 	.word	0x7e37e43c
 800f2a0:	3ff00000 	.word	0x3ff00000
 800f2a4:	3fd00000 	.word	0x3fd00000
 800f2a8:	3fe00000 	.word	0x3fe00000
 800f2ac:	bff00000 	.word	0xbff00000
 800f2b0:	408fffff 	.word	0x408fffff
 800f2b4:	4bd4      	ldr	r3, [pc, #848]	; (800f608 <__ieee754_pow+0x728>)
 800f2b6:	2200      	movs	r2, #0
 800f2b8:	ea09 0303 	and.w	r3, r9, r3
 800f2bc:	b943      	cbnz	r3, 800f2d0 <__ieee754_pow+0x3f0>
 800f2be:	4658      	mov	r0, fp
 800f2c0:	4661      	mov	r1, ip
 800f2c2:	4bd2      	ldr	r3, [pc, #840]	; (800f60c <__ieee754_pow+0x72c>)
 800f2c4:	f7f1 f908 	bl	80004d8 <__aeabi_dmul>
 800f2c8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800f2cc:	4683      	mov	fp, r0
 800f2ce:	460c      	mov	r4, r1
 800f2d0:	1523      	asrs	r3, r4, #20
 800f2d2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f2d6:	4413      	add	r3, r2
 800f2d8:	930b      	str	r3, [sp, #44]	; 0x2c
 800f2da:	4bcd      	ldr	r3, [pc, #820]	; (800f610 <__ieee754_pow+0x730>)
 800f2dc:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f2e0:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800f2e4:	429c      	cmp	r4, r3
 800f2e6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f2ea:	dd08      	ble.n	800f2fe <__ieee754_pow+0x41e>
 800f2ec:	4bc9      	ldr	r3, [pc, #804]	; (800f614 <__ieee754_pow+0x734>)
 800f2ee:	429c      	cmp	r4, r3
 800f2f0:	f340 819c 	ble.w	800f62c <__ieee754_pow+0x74c>
 800f2f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f2f6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800f2fa:	3301      	adds	r3, #1
 800f2fc:	930b      	str	r3, [sp, #44]	; 0x2c
 800f2fe:	2600      	movs	r6, #0
 800f300:	00f3      	lsls	r3, r6, #3
 800f302:	930d      	str	r3, [sp, #52]	; 0x34
 800f304:	4bc4      	ldr	r3, [pc, #784]	; (800f618 <__ieee754_pow+0x738>)
 800f306:	4658      	mov	r0, fp
 800f308:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f30c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800f310:	4629      	mov	r1, r5
 800f312:	461a      	mov	r2, r3
 800f314:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800f318:	4623      	mov	r3, r4
 800f31a:	f7f0 ff25 	bl	8000168 <__aeabi_dsub>
 800f31e:	46da      	mov	sl, fp
 800f320:	462b      	mov	r3, r5
 800f322:	4652      	mov	r2, sl
 800f324:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800f328:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f32c:	f7f0 ff1e 	bl	800016c <__adddf3>
 800f330:	4602      	mov	r2, r0
 800f332:	460b      	mov	r3, r1
 800f334:	2000      	movs	r0, #0
 800f336:	49b9      	ldr	r1, [pc, #740]	; (800f61c <__ieee754_pow+0x73c>)
 800f338:	f7f1 f9f8 	bl	800072c <__aeabi_ddiv>
 800f33c:	4602      	mov	r2, r0
 800f33e:	460b      	mov	r3, r1
 800f340:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f344:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f348:	f7f1 f8c6 	bl	80004d8 <__aeabi_dmul>
 800f34c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f350:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800f354:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f358:	2300      	movs	r3, #0
 800f35a:	2200      	movs	r2, #0
 800f35c:	46ab      	mov	fp, r5
 800f35e:	106d      	asrs	r5, r5, #1
 800f360:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800f364:	9304      	str	r3, [sp, #16]
 800f366:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800f36a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800f36e:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800f372:	4640      	mov	r0, r8
 800f374:	4649      	mov	r1, r9
 800f376:	4614      	mov	r4, r2
 800f378:	461d      	mov	r5, r3
 800f37a:	f7f1 f8ad 	bl	80004d8 <__aeabi_dmul>
 800f37e:	4602      	mov	r2, r0
 800f380:	460b      	mov	r3, r1
 800f382:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f386:	f7f0 feef 	bl	8000168 <__aeabi_dsub>
 800f38a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f38e:	4606      	mov	r6, r0
 800f390:	460f      	mov	r7, r1
 800f392:	4620      	mov	r0, r4
 800f394:	4629      	mov	r1, r5
 800f396:	f7f0 fee7 	bl	8000168 <__aeabi_dsub>
 800f39a:	4602      	mov	r2, r0
 800f39c:	460b      	mov	r3, r1
 800f39e:	4650      	mov	r0, sl
 800f3a0:	4659      	mov	r1, fp
 800f3a2:	f7f0 fee1 	bl	8000168 <__aeabi_dsub>
 800f3a6:	4642      	mov	r2, r8
 800f3a8:	464b      	mov	r3, r9
 800f3aa:	f7f1 f895 	bl	80004d8 <__aeabi_dmul>
 800f3ae:	4602      	mov	r2, r0
 800f3b0:	460b      	mov	r3, r1
 800f3b2:	4630      	mov	r0, r6
 800f3b4:	4639      	mov	r1, r7
 800f3b6:	f7f0 fed7 	bl	8000168 <__aeabi_dsub>
 800f3ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f3be:	f7f1 f88b 	bl	80004d8 <__aeabi_dmul>
 800f3c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f3c6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f3ca:	4610      	mov	r0, r2
 800f3cc:	4619      	mov	r1, r3
 800f3ce:	f7f1 f883 	bl	80004d8 <__aeabi_dmul>
 800f3d2:	a37b      	add	r3, pc, #492	; (adr r3, 800f5c0 <__ieee754_pow+0x6e0>)
 800f3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3d8:	4604      	mov	r4, r0
 800f3da:	460d      	mov	r5, r1
 800f3dc:	f7f1 f87c 	bl	80004d8 <__aeabi_dmul>
 800f3e0:	a379      	add	r3, pc, #484	; (adr r3, 800f5c8 <__ieee754_pow+0x6e8>)
 800f3e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3e6:	f7f0 fec1 	bl	800016c <__adddf3>
 800f3ea:	4622      	mov	r2, r4
 800f3ec:	462b      	mov	r3, r5
 800f3ee:	f7f1 f873 	bl	80004d8 <__aeabi_dmul>
 800f3f2:	a377      	add	r3, pc, #476	; (adr r3, 800f5d0 <__ieee754_pow+0x6f0>)
 800f3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3f8:	f7f0 feb8 	bl	800016c <__adddf3>
 800f3fc:	4622      	mov	r2, r4
 800f3fe:	462b      	mov	r3, r5
 800f400:	f7f1 f86a 	bl	80004d8 <__aeabi_dmul>
 800f404:	a374      	add	r3, pc, #464	; (adr r3, 800f5d8 <__ieee754_pow+0x6f8>)
 800f406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f40a:	f7f0 feaf 	bl	800016c <__adddf3>
 800f40e:	4622      	mov	r2, r4
 800f410:	462b      	mov	r3, r5
 800f412:	f7f1 f861 	bl	80004d8 <__aeabi_dmul>
 800f416:	a372      	add	r3, pc, #456	; (adr r3, 800f5e0 <__ieee754_pow+0x700>)
 800f418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f41c:	f7f0 fea6 	bl	800016c <__adddf3>
 800f420:	4622      	mov	r2, r4
 800f422:	462b      	mov	r3, r5
 800f424:	f7f1 f858 	bl	80004d8 <__aeabi_dmul>
 800f428:	a36f      	add	r3, pc, #444	; (adr r3, 800f5e8 <__ieee754_pow+0x708>)
 800f42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f42e:	f7f0 fe9d 	bl	800016c <__adddf3>
 800f432:	4622      	mov	r2, r4
 800f434:	4606      	mov	r6, r0
 800f436:	460f      	mov	r7, r1
 800f438:	462b      	mov	r3, r5
 800f43a:	4620      	mov	r0, r4
 800f43c:	4629      	mov	r1, r5
 800f43e:	f7f1 f84b 	bl	80004d8 <__aeabi_dmul>
 800f442:	4602      	mov	r2, r0
 800f444:	460b      	mov	r3, r1
 800f446:	4630      	mov	r0, r6
 800f448:	4639      	mov	r1, r7
 800f44a:	f7f1 f845 	bl	80004d8 <__aeabi_dmul>
 800f44e:	4604      	mov	r4, r0
 800f450:	460d      	mov	r5, r1
 800f452:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f456:	4642      	mov	r2, r8
 800f458:	464b      	mov	r3, r9
 800f45a:	f7f0 fe87 	bl	800016c <__adddf3>
 800f45e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f462:	f7f1 f839 	bl	80004d8 <__aeabi_dmul>
 800f466:	4622      	mov	r2, r4
 800f468:	462b      	mov	r3, r5
 800f46a:	f7f0 fe7f 	bl	800016c <__adddf3>
 800f46e:	4642      	mov	r2, r8
 800f470:	4606      	mov	r6, r0
 800f472:	460f      	mov	r7, r1
 800f474:	464b      	mov	r3, r9
 800f476:	4640      	mov	r0, r8
 800f478:	4649      	mov	r1, r9
 800f47a:	f7f1 f82d 	bl	80004d8 <__aeabi_dmul>
 800f47e:	2200      	movs	r2, #0
 800f480:	4b67      	ldr	r3, [pc, #412]	; (800f620 <__ieee754_pow+0x740>)
 800f482:	4682      	mov	sl, r0
 800f484:	468b      	mov	fp, r1
 800f486:	f7f0 fe71 	bl	800016c <__adddf3>
 800f48a:	4632      	mov	r2, r6
 800f48c:	463b      	mov	r3, r7
 800f48e:	f7f0 fe6d 	bl	800016c <__adddf3>
 800f492:	9c04      	ldr	r4, [sp, #16]
 800f494:	460d      	mov	r5, r1
 800f496:	4622      	mov	r2, r4
 800f498:	460b      	mov	r3, r1
 800f49a:	4640      	mov	r0, r8
 800f49c:	4649      	mov	r1, r9
 800f49e:	f7f1 f81b 	bl	80004d8 <__aeabi_dmul>
 800f4a2:	2200      	movs	r2, #0
 800f4a4:	4680      	mov	r8, r0
 800f4a6:	4689      	mov	r9, r1
 800f4a8:	4620      	mov	r0, r4
 800f4aa:	4629      	mov	r1, r5
 800f4ac:	4b5c      	ldr	r3, [pc, #368]	; (800f620 <__ieee754_pow+0x740>)
 800f4ae:	f7f0 fe5b 	bl	8000168 <__aeabi_dsub>
 800f4b2:	4652      	mov	r2, sl
 800f4b4:	465b      	mov	r3, fp
 800f4b6:	f7f0 fe57 	bl	8000168 <__aeabi_dsub>
 800f4ba:	4602      	mov	r2, r0
 800f4bc:	460b      	mov	r3, r1
 800f4be:	4630      	mov	r0, r6
 800f4c0:	4639      	mov	r1, r7
 800f4c2:	f7f0 fe51 	bl	8000168 <__aeabi_dsub>
 800f4c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f4ca:	f7f1 f805 	bl	80004d8 <__aeabi_dmul>
 800f4ce:	4622      	mov	r2, r4
 800f4d0:	4606      	mov	r6, r0
 800f4d2:	460f      	mov	r7, r1
 800f4d4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f4d8:	462b      	mov	r3, r5
 800f4da:	f7f0 fffd 	bl	80004d8 <__aeabi_dmul>
 800f4de:	4602      	mov	r2, r0
 800f4e0:	460b      	mov	r3, r1
 800f4e2:	4630      	mov	r0, r6
 800f4e4:	4639      	mov	r1, r7
 800f4e6:	f7f0 fe41 	bl	800016c <__adddf3>
 800f4ea:	4606      	mov	r6, r0
 800f4ec:	460f      	mov	r7, r1
 800f4ee:	4602      	mov	r2, r0
 800f4f0:	460b      	mov	r3, r1
 800f4f2:	4640      	mov	r0, r8
 800f4f4:	4649      	mov	r1, r9
 800f4f6:	f7f0 fe39 	bl	800016c <__adddf3>
 800f4fa:	a33d      	add	r3, pc, #244	; (adr r3, 800f5f0 <__ieee754_pow+0x710>)
 800f4fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f500:	9c04      	ldr	r4, [sp, #16]
 800f502:	460d      	mov	r5, r1
 800f504:	4620      	mov	r0, r4
 800f506:	f7f0 ffe7 	bl	80004d8 <__aeabi_dmul>
 800f50a:	4642      	mov	r2, r8
 800f50c:	464b      	mov	r3, r9
 800f50e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f512:	4620      	mov	r0, r4
 800f514:	4629      	mov	r1, r5
 800f516:	f7f0 fe27 	bl	8000168 <__aeabi_dsub>
 800f51a:	4602      	mov	r2, r0
 800f51c:	460b      	mov	r3, r1
 800f51e:	4630      	mov	r0, r6
 800f520:	4639      	mov	r1, r7
 800f522:	f7f0 fe21 	bl	8000168 <__aeabi_dsub>
 800f526:	a334      	add	r3, pc, #208	; (adr r3, 800f5f8 <__ieee754_pow+0x718>)
 800f528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f52c:	f7f0 ffd4 	bl	80004d8 <__aeabi_dmul>
 800f530:	a333      	add	r3, pc, #204	; (adr r3, 800f600 <__ieee754_pow+0x720>)
 800f532:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f536:	4606      	mov	r6, r0
 800f538:	460f      	mov	r7, r1
 800f53a:	4620      	mov	r0, r4
 800f53c:	4629      	mov	r1, r5
 800f53e:	f7f0 ffcb 	bl	80004d8 <__aeabi_dmul>
 800f542:	4602      	mov	r2, r0
 800f544:	460b      	mov	r3, r1
 800f546:	4630      	mov	r0, r6
 800f548:	4639      	mov	r1, r7
 800f54a:	f7f0 fe0f 	bl	800016c <__adddf3>
 800f54e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f550:	4b34      	ldr	r3, [pc, #208]	; (800f624 <__ieee754_pow+0x744>)
 800f552:	4413      	add	r3, r2
 800f554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f558:	f7f0 fe08 	bl	800016c <__adddf3>
 800f55c:	4680      	mov	r8, r0
 800f55e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800f560:	4689      	mov	r9, r1
 800f562:	f7f0 ff4f 	bl	8000404 <__aeabi_i2d>
 800f566:	4604      	mov	r4, r0
 800f568:	460d      	mov	r5, r1
 800f56a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f56c:	4b2e      	ldr	r3, [pc, #184]	; (800f628 <__ieee754_pow+0x748>)
 800f56e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f572:	4413      	add	r3, r2
 800f574:	e9d3 6700 	ldrd	r6, r7, [r3]
 800f578:	4642      	mov	r2, r8
 800f57a:	464b      	mov	r3, r9
 800f57c:	f7f0 fdf6 	bl	800016c <__adddf3>
 800f580:	4632      	mov	r2, r6
 800f582:	463b      	mov	r3, r7
 800f584:	f7f0 fdf2 	bl	800016c <__adddf3>
 800f588:	4622      	mov	r2, r4
 800f58a:	462b      	mov	r3, r5
 800f58c:	f7f0 fdee 	bl	800016c <__adddf3>
 800f590:	f8dd a010 	ldr.w	sl, [sp, #16]
 800f594:	4622      	mov	r2, r4
 800f596:	462b      	mov	r3, r5
 800f598:	4650      	mov	r0, sl
 800f59a:	468b      	mov	fp, r1
 800f59c:	f7f0 fde4 	bl	8000168 <__aeabi_dsub>
 800f5a0:	4632      	mov	r2, r6
 800f5a2:	463b      	mov	r3, r7
 800f5a4:	f7f0 fde0 	bl	8000168 <__aeabi_dsub>
 800f5a8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f5ac:	f7f0 fddc 	bl	8000168 <__aeabi_dsub>
 800f5b0:	4602      	mov	r2, r0
 800f5b2:	460b      	mov	r3, r1
 800f5b4:	4640      	mov	r0, r8
 800f5b6:	4649      	mov	r1, r9
 800f5b8:	e608      	b.n	800f1cc <__ieee754_pow+0x2ec>
 800f5ba:	bf00      	nop
 800f5bc:	f3af 8000 	nop.w
 800f5c0:	4a454eef 	.word	0x4a454eef
 800f5c4:	3fca7e28 	.word	0x3fca7e28
 800f5c8:	93c9db65 	.word	0x93c9db65
 800f5cc:	3fcd864a 	.word	0x3fcd864a
 800f5d0:	a91d4101 	.word	0xa91d4101
 800f5d4:	3fd17460 	.word	0x3fd17460
 800f5d8:	518f264d 	.word	0x518f264d
 800f5dc:	3fd55555 	.word	0x3fd55555
 800f5e0:	db6fabff 	.word	0xdb6fabff
 800f5e4:	3fdb6db6 	.word	0x3fdb6db6
 800f5e8:	33333303 	.word	0x33333303
 800f5ec:	3fe33333 	.word	0x3fe33333
 800f5f0:	e0000000 	.word	0xe0000000
 800f5f4:	3feec709 	.word	0x3feec709
 800f5f8:	dc3a03fd 	.word	0xdc3a03fd
 800f5fc:	3feec709 	.word	0x3feec709
 800f600:	145b01f5 	.word	0x145b01f5
 800f604:	be3e2fe0 	.word	0xbe3e2fe0
 800f608:	7ff00000 	.word	0x7ff00000
 800f60c:	43400000 	.word	0x43400000
 800f610:	0003988e 	.word	0x0003988e
 800f614:	000bb679 	.word	0x000bb679
 800f618:	08011ee0 	.word	0x08011ee0
 800f61c:	3ff00000 	.word	0x3ff00000
 800f620:	40080000 	.word	0x40080000
 800f624:	08011f00 	.word	0x08011f00
 800f628:	08011ef0 	.word	0x08011ef0
 800f62c:	2601      	movs	r6, #1
 800f62e:	e667      	b.n	800f300 <__ieee754_pow+0x420>
 800f630:	a39d      	add	r3, pc, #628	; (adr r3, 800f8a8 <__ieee754_pow+0x9c8>)
 800f632:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f636:	4640      	mov	r0, r8
 800f638:	4649      	mov	r1, r9
 800f63a:	f7f0 fd97 	bl	800016c <__adddf3>
 800f63e:	4622      	mov	r2, r4
 800f640:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f644:	462b      	mov	r3, r5
 800f646:	4650      	mov	r0, sl
 800f648:	4639      	mov	r1, r7
 800f64a:	f7f0 fd8d 	bl	8000168 <__aeabi_dsub>
 800f64e:	4602      	mov	r2, r0
 800f650:	460b      	mov	r3, r1
 800f652:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f656:	f7f1 f9cf 	bl	80009f8 <__aeabi_dcmpgt>
 800f65a:	2800      	cmp	r0, #0
 800f65c:	f47f ae01 	bne.w	800f262 <__ieee754_pow+0x382>
 800f660:	4aa5      	ldr	r2, [pc, #660]	; (800f8f8 <__ieee754_pow+0xa18>)
 800f662:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800f666:	4293      	cmp	r3, r2
 800f668:	f340 8103 	ble.w	800f872 <__ieee754_pow+0x992>
 800f66c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800f670:	2000      	movs	r0, #0
 800f672:	151b      	asrs	r3, r3, #20
 800f674:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800f678:	fa4a f303 	asr.w	r3, sl, r3
 800f67c:	4433      	add	r3, r6
 800f67e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800f682:	4f9e      	ldr	r7, [pc, #632]	; (800f8fc <__ieee754_pow+0xa1c>)
 800f684:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800f688:	4117      	asrs	r7, r2
 800f68a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800f68e:	ea23 0107 	bic.w	r1, r3, r7
 800f692:	f1c2 0214 	rsb	r2, r2, #20
 800f696:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800f69a:	460b      	mov	r3, r1
 800f69c:	fa4a fa02 	asr.w	sl, sl, r2
 800f6a0:	2e00      	cmp	r6, #0
 800f6a2:	4602      	mov	r2, r0
 800f6a4:	4629      	mov	r1, r5
 800f6a6:	4620      	mov	r0, r4
 800f6a8:	bfb8      	it	lt
 800f6aa:	f1ca 0a00 	rsblt	sl, sl, #0
 800f6ae:	f7f0 fd5b 	bl	8000168 <__aeabi_dsub>
 800f6b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f6b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f6ba:	2400      	movs	r4, #0
 800f6bc:	4642      	mov	r2, r8
 800f6be:	464b      	mov	r3, r9
 800f6c0:	f7f0 fd54 	bl	800016c <__adddf3>
 800f6c4:	a37a      	add	r3, pc, #488	; (adr r3, 800f8b0 <__ieee754_pow+0x9d0>)
 800f6c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6ca:	4620      	mov	r0, r4
 800f6cc:	460d      	mov	r5, r1
 800f6ce:	f7f0 ff03 	bl	80004d8 <__aeabi_dmul>
 800f6d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f6d6:	4606      	mov	r6, r0
 800f6d8:	460f      	mov	r7, r1
 800f6da:	4620      	mov	r0, r4
 800f6dc:	4629      	mov	r1, r5
 800f6de:	f7f0 fd43 	bl	8000168 <__aeabi_dsub>
 800f6e2:	4602      	mov	r2, r0
 800f6e4:	460b      	mov	r3, r1
 800f6e6:	4640      	mov	r0, r8
 800f6e8:	4649      	mov	r1, r9
 800f6ea:	f7f0 fd3d 	bl	8000168 <__aeabi_dsub>
 800f6ee:	a372      	add	r3, pc, #456	; (adr r3, 800f8b8 <__ieee754_pow+0x9d8>)
 800f6f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6f4:	f7f0 fef0 	bl	80004d8 <__aeabi_dmul>
 800f6f8:	a371      	add	r3, pc, #452	; (adr r3, 800f8c0 <__ieee754_pow+0x9e0>)
 800f6fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6fe:	4680      	mov	r8, r0
 800f700:	4689      	mov	r9, r1
 800f702:	4620      	mov	r0, r4
 800f704:	4629      	mov	r1, r5
 800f706:	f7f0 fee7 	bl	80004d8 <__aeabi_dmul>
 800f70a:	4602      	mov	r2, r0
 800f70c:	460b      	mov	r3, r1
 800f70e:	4640      	mov	r0, r8
 800f710:	4649      	mov	r1, r9
 800f712:	f7f0 fd2b 	bl	800016c <__adddf3>
 800f716:	4604      	mov	r4, r0
 800f718:	460d      	mov	r5, r1
 800f71a:	4602      	mov	r2, r0
 800f71c:	460b      	mov	r3, r1
 800f71e:	4630      	mov	r0, r6
 800f720:	4639      	mov	r1, r7
 800f722:	f7f0 fd23 	bl	800016c <__adddf3>
 800f726:	4632      	mov	r2, r6
 800f728:	463b      	mov	r3, r7
 800f72a:	4680      	mov	r8, r0
 800f72c:	4689      	mov	r9, r1
 800f72e:	f7f0 fd1b 	bl	8000168 <__aeabi_dsub>
 800f732:	4602      	mov	r2, r0
 800f734:	460b      	mov	r3, r1
 800f736:	4620      	mov	r0, r4
 800f738:	4629      	mov	r1, r5
 800f73a:	f7f0 fd15 	bl	8000168 <__aeabi_dsub>
 800f73e:	4642      	mov	r2, r8
 800f740:	4606      	mov	r6, r0
 800f742:	460f      	mov	r7, r1
 800f744:	464b      	mov	r3, r9
 800f746:	4640      	mov	r0, r8
 800f748:	4649      	mov	r1, r9
 800f74a:	f7f0 fec5 	bl	80004d8 <__aeabi_dmul>
 800f74e:	a35e      	add	r3, pc, #376	; (adr r3, 800f8c8 <__ieee754_pow+0x9e8>)
 800f750:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f754:	4604      	mov	r4, r0
 800f756:	460d      	mov	r5, r1
 800f758:	f7f0 febe 	bl	80004d8 <__aeabi_dmul>
 800f75c:	a35c      	add	r3, pc, #368	; (adr r3, 800f8d0 <__ieee754_pow+0x9f0>)
 800f75e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f762:	f7f0 fd01 	bl	8000168 <__aeabi_dsub>
 800f766:	4622      	mov	r2, r4
 800f768:	462b      	mov	r3, r5
 800f76a:	f7f0 feb5 	bl	80004d8 <__aeabi_dmul>
 800f76e:	a35a      	add	r3, pc, #360	; (adr r3, 800f8d8 <__ieee754_pow+0x9f8>)
 800f770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f774:	f7f0 fcfa 	bl	800016c <__adddf3>
 800f778:	4622      	mov	r2, r4
 800f77a:	462b      	mov	r3, r5
 800f77c:	f7f0 feac 	bl	80004d8 <__aeabi_dmul>
 800f780:	a357      	add	r3, pc, #348	; (adr r3, 800f8e0 <__ieee754_pow+0xa00>)
 800f782:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f786:	f7f0 fcef 	bl	8000168 <__aeabi_dsub>
 800f78a:	4622      	mov	r2, r4
 800f78c:	462b      	mov	r3, r5
 800f78e:	f7f0 fea3 	bl	80004d8 <__aeabi_dmul>
 800f792:	a355      	add	r3, pc, #340	; (adr r3, 800f8e8 <__ieee754_pow+0xa08>)
 800f794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f798:	f7f0 fce8 	bl	800016c <__adddf3>
 800f79c:	4622      	mov	r2, r4
 800f79e:	462b      	mov	r3, r5
 800f7a0:	f7f0 fe9a 	bl	80004d8 <__aeabi_dmul>
 800f7a4:	4602      	mov	r2, r0
 800f7a6:	460b      	mov	r3, r1
 800f7a8:	4640      	mov	r0, r8
 800f7aa:	4649      	mov	r1, r9
 800f7ac:	f7f0 fcdc 	bl	8000168 <__aeabi_dsub>
 800f7b0:	4604      	mov	r4, r0
 800f7b2:	460d      	mov	r5, r1
 800f7b4:	4602      	mov	r2, r0
 800f7b6:	460b      	mov	r3, r1
 800f7b8:	4640      	mov	r0, r8
 800f7ba:	4649      	mov	r1, r9
 800f7bc:	f7f0 fe8c 	bl	80004d8 <__aeabi_dmul>
 800f7c0:	2200      	movs	r2, #0
 800f7c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f7c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f7ca:	4620      	mov	r0, r4
 800f7cc:	4629      	mov	r1, r5
 800f7ce:	f7f0 fccb 	bl	8000168 <__aeabi_dsub>
 800f7d2:	4602      	mov	r2, r0
 800f7d4:	460b      	mov	r3, r1
 800f7d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f7da:	f7f0 ffa7 	bl	800072c <__aeabi_ddiv>
 800f7de:	4632      	mov	r2, r6
 800f7e0:	4604      	mov	r4, r0
 800f7e2:	460d      	mov	r5, r1
 800f7e4:	463b      	mov	r3, r7
 800f7e6:	4640      	mov	r0, r8
 800f7e8:	4649      	mov	r1, r9
 800f7ea:	f7f0 fe75 	bl	80004d8 <__aeabi_dmul>
 800f7ee:	4632      	mov	r2, r6
 800f7f0:	463b      	mov	r3, r7
 800f7f2:	f7f0 fcbb 	bl	800016c <__adddf3>
 800f7f6:	4602      	mov	r2, r0
 800f7f8:	460b      	mov	r3, r1
 800f7fa:	4620      	mov	r0, r4
 800f7fc:	4629      	mov	r1, r5
 800f7fe:	f7f0 fcb3 	bl	8000168 <__aeabi_dsub>
 800f802:	4642      	mov	r2, r8
 800f804:	464b      	mov	r3, r9
 800f806:	f7f0 fcaf 	bl	8000168 <__aeabi_dsub>
 800f80a:	4602      	mov	r2, r0
 800f80c:	460b      	mov	r3, r1
 800f80e:	2000      	movs	r0, #0
 800f810:	493b      	ldr	r1, [pc, #236]	; (800f900 <__ieee754_pow+0xa20>)
 800f812:	f7f0 fca9 	bl	8000168 <__aeabi_dsub>
 800f816:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800f81a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800f81e:	da2b      	bge.n	800f878 <__ieee754_pow+0x998>
 800f820:	4652      	mov	r2, sl
 800f822:	f001 f8e1 	bl	80109e8 <scalbn>
 800f826:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f82a:	f7ff bbf2 	b.w	800f012 <__ieee754_pow+0x132>
 800f82e:	4b35      	ldr	r3, [pc, #212]	; (800f904 <__ieee754_pow+0xa24>)
 800f830:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800f834:	429f      	cmp	r7, r3
 800f836:	f77f af13 	ble.w	800f660 <__ieee754_pow+0x780>
 800f83a:	4b33      	ldr	r3, [pc, #204]	; (800f908 <__ieee754_pow+0xa28>)
 800f83c:	440b      	add	r3, r1
 800f83e:	4303      	orrs	r3, r0
 800f840:	d00b      	beq.n	800f85a <__ieee754_pow+0x97a>
 800f842:	a32b      	add	r3, pc, #172	; (adr r3, 800f8f0 <__ieee754_pow+0xa10>)
 800f844:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f848:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f84c:	f7f0 fe44 	bl	80004d8 <__aeabi_dmul>
 800f850:	a327      	add	r3, pc, #156	; (adr r3, 800f8f0 <__ieee754_pow+0xa10>)
 800f852:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f856:	f7ff bbdc 	b.w	800f012 <__ieee754_pow+0x132>
 800f85a:	4622      	mov	r2, r4
 800f85c:	462b      	mov	r3, r5
 800f85e:	f7f0 fc83 	bl	8000168 <__aeabi_dsub>
 800f862:	4642      	mov	r2, r8
 800f864:	464b      	mov	r3, r9
 800f866:	f7f1 f8bd 	bl	80009e4 <__aeabi_dcmpge>
 800f86a:	2800      	cmp	r0, #0
 800f86c:	f43f aef8 	beq.w	800f660 <__ieee754_pow+0x780>
 800f870:	e7e7      	b.n	800f842 <__ieee754_pow+0x962>
 800f872:	f04f 0a00 	mov.w	sl, #0
 800f876:	e71e      	b.n	800f6b6 <__ieee754_pow+0x7d6>
 800f878:	4621      	mov	r1, r4
 800f87a:	e7d4      	b.n	800f826 <__ieee754_pow+0x946>
 800f87c:	f04f 0b00 	mov.w	fp, #0
 800f880:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800f900 <__ieee754_pow+0xa20>
 800f884:	f7ff bbb0 	b.w	800efe8 <__ieee754_pow+0x108>
 800f888:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800f88c:	f7ff bbac 	b.w	800efe8 <__ieee754_pow+0x108>
 800f890:	4638      	mov	r0, r7
 800f892:	4641      	mov	r1, r8
 800f894:	f7ff bbbf 	b.w	800f016 <__ieee754_pow+0x136>
 800f898:	9200      	str	r2, [sp, #0]
 800f89a:	f7ff bb7f 	b.w	800ef9c <__ieee754_pow+0xbc>
 800f89e:	2300      	movs	r3, #0
 800f8a0:	f7ff bb69 	b.w	800ef76 <__ieee754_pow+0x96>
 800f8a4:	f3af 8000 	nop.w
 800f8a8:	652b82fe 	.word	0x652b82fe
 800f8ac:	3c971547 	.word	0x3c971547
 800f8b0:	00000000 	.word	0x00000000
 800f8b4:	3fe62e43 	.word	0x3fe62e43
 800f8b8:	fefa39ef 	.word	0xfefa39ef
 800f8bc:	3fe62e42 	.word	0x3fe62e42
 800f8c0:	0ca86c39 	.word	0x0ca86c39
 800f8c4:	be205c61 	.word	0xbe205c61
 800f8c8:	72bea4d0 	.word	0x72bea4d0
 800f8cc:	3e663769 	.word	0x3e663769
 800f8d0:	c5d26bf1 	.word	0xc5d26bf1
 800f8d4:	3ebbbd41 	.word	0x3ebbbd41
 800f8d8:	af25de2c 	.word	0xaf25de2c
 800f8dc:	3f11566a 	.word	0x3f11566a
 800f8e0:	16bebd93 	.word	0x16bebd93
 800f8e4:	3f66c16c 	.word	0x3f66c16c
 800f8e8:	5555553e 	.word	0x5555553e
 800f8ec:	3fc55555 	.word	0x3fc55555
 800f8f0:	c2f8f359 	.word	0xc2f8f359
 800f8f4:	01a56e1f 	.word	0x01a56e1f
 800f8f8:	3fe00000 	.word	0x3fe00000
 800f8fc:	000fffff 	.word	0x000fffff
 800f900:	3ff00000 	.word	0x3ff00000
 800f904:	4090cbff 	.word	0x4090cbff
 800f908:	3f6f3400 	.word	0x3f6f3400

0800f90c <__ieee754_sqrt>:
 800f90c:	f8df c150 	ldr.w	ip, [pc, #336]	; 800fa60 <__ieee754_sqrt+0x154>
 800f910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f914:	ea3c 0c01 	bics.w	ip, ip, r1
 800f918:	460b      	mov	r3, r1
 800f91a:	4606      	mov	r6, r0
 800f91c:	460d      	mov	r5, r1
 800f91e:	460a      	mov	r2, r1
 800f920:	4607      	mov	r7, r0
 800f922:	4604      	mov	r4, r0
 800f924:	d10e      	bne.n	800f944 <__ieee754_sqrt+0x38>
 800f926:	4602      	mov	r2, r0
 800f928:	f7f0 fdd6 	bl	80004d8 <__aeabi_dmul>
 800f92c:	4602      	mov	r2, r0
 800f92e:	460b      	mov	r3, r1
 800f930:	4630      	mov	r0, r6
 800f932:	4629      	mov	r1, r5
 800f934:	f7f0 fc1a 	bl	800016c <__adddf3>
 800f938:	4606      	mov	r6, r0
 800f93a:	460d      	mov	r5, r1
 800f93c:	4630      	mov	r0, r6
 800f93e:	4629      	mov	r1, r5
 800f940:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f944:	2900      	cmp	r1, #0
 800f946:	dc0d      	bgt.n	800f964 <__ieee754_sqrt+0x58>
 800f948:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800f94c:	ea5c 0707 	orrs.w	r7, ip, r7
 800f950:	d0f4      	beq.n	800f93c <__ieee754_sqrt+0x30>
 800f952:	b139      	cbz	r1, 800f964 <__ieee754_sqrt+0x58>
 800f954:	4602      	mov	r2, r0
 800f956:	f7f0 fc07 	bl	8000168 <__aeabi_dsub>
 800f95a:	4602      	mov	r2, r0
 800f95c:	460b      	mov	r3, r1
 800f95e:	f7f0 fee5 	bl	800072c <__aeabi_ddiv>
 800f962:	e7e9      	b.n	800f938 <__ieee754_sqrt+0x2c>
 800f964:	1512      	asrs	r2, r2, #20
 800f966:	d074      	beq.n	800fa52 <__ieee754_sqrt+0x146>
 800f968:	2000      	movs	r0, #0
 800f96a:	07d5      	lsls	r5, r2, #31
 800f96c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f970:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 800f974:	bf5e      	ittt	pl
 800f976:	0fe3      	lsrpl	r3, r4, #31
 800f978:	0064      	lslpl	r4, r4, #1
 800f97a:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 800f97e:	0fe3      	lsrs	r3, r4, #31
 800f980:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800f984:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800f988:	2516      	movs	r5, #22
 800f98a:	4601      	mov	r1, r0
 800f98c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800f990:	1076      	asrs	r6, r6, #1
 800f992:	0064      	lsls	r4, r4, #1
 800f994:	188f      	adds	r7, r1, r2
 800f996:	429f      	cmp	r7, r3
 800f998:	bfde      	ittt	le
 800f99a:	1bdb      	suble	r3, r3, r7
 800f99c:	18b9      	addle	r1, r7, r2
 800f99e:	1880      	addle	r0, r0, r2
 800f9a0:	005b      	lsls	r3, r3, #1
 800f9a2:	3d01      	subs	r5, #1
 800f9a4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800f9a8:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800f9ac:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800f9b0:	d1f0      	bne.n	800f994 <__ieee754_sqrt+0x88>
 800f9b2:	462a      	mov	r2, r5
 800f9b4:	f04f 0e20 	mov.w	lr, #32
 800f9b8:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800f9bc:	428b      	cmp	r3, r1
 800f9be:	eb07 0c05 	add.w	ip, r7, r5
 800f9c2:	dc02      	bgt.n	800f9ca <__ieee754_sqrt+0xbe>
 800f9c4:	d113      	bne.n	800f9ee <__ieee754_sqrt+0xe2>
 800f9c6:	45a4      	cmp	ip, r4
 800f9c8:	d811      	bhi.n	800f9ee <__ieee754_sqrt+0xe2>
 800f9ca:	f1bc 0f00 	cmp.w	ip, #0
 800f9ce:	eb0c 0507 	add.w	r5, ip, r7
 800f9d2:	da43      	bge.n	800fa5c <__ieee754_sqrt+0x150>
 800f9d4:	2d00      	cmp	r5, #0
 800f9d6:	db41      	blt.n	800fa5c <__ieee754_sqrt+0x150>
 800f9d8:	f101 0801 	add.w	r8, r1, #1
 800f9dc:	1a5b      	subs	r3, r3, r1
 800f9de:	4641      	mov	r1, r8
 800f9e0:	45a4      	cmp	ip, r4
 800f9e2:	bf88      	it	hi
 800f9e4:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800f9e8:	eba4 040c 	sub.w	r4, r4, ip
 800f9ec:	443a      	add	r2, r7
 800f9ee:	005b      	lsls	r3, r3, #1
 800f9f0:	f1be 0e01 	subs.w	lr, lr, #1
 800f9f4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800f9f8:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800f9fc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800fa00:	d1dc      	bne.n	800f9bc <__ieee754_sqrt+0xb0>
 800fa02:	4323      	orrs	r3, r4
 800fa04:	d006      	beq.n	800fa14 <__ieee754_sqrt+0x108>
 800fa06:	1c54      	adds	r4, r2, #1
 800fa08:	bf0b      	itete	eq
 800fa0a:	4672      	moveq	r2, lr
 800fa0c:	3201      	addne	r2, #1
 800fa0e:	3001      	addeq	r0, #1
 800fa10:	f022 0201 	bicne.w	r2, r2, #1
 800fa14:	1043      	asrs	r3, r0, #1
 800fa16:	07c1      	lsls	r1, r0, #31
 800fa18:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800fa1c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800fa20:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800fa24:	bf48      	it	mi
 800fa26:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800fa2a:	4610      	mov	r0, r2
 800fa2c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800fa30:	e782      	b.n	800f938 <__ieee754_sqrt+0x2c>
 800fa32:	0ae3      	lsrs	r3, r4, #11
 800fa34:	3915      	subs	r1, #21
 800fa36:	0564      	lsls	r4, r4, #21
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d0fa      	beq.n	800fa32 <__ieee754_sqrt+0x126>
 800fa3c:	02de      	lsls	r6, r3, #11
 800fa3e:	d50a      	bpl.n	800fa56 <__ieee754_sqrt+0x14a>
 800fa40:	f1c2 0020 	rsb	r0, r2, #32
 800fa44:	fa24 f000 	lsr.w	r0, r4, r0
 800fa48:	1e55      	subs	r5, r2, #1
 800fa4a:	4094      	lsls	r4, r2
 800fa4c:	4303      	orrs	r3, r0
 800fa4e:	1b4a      	subs	r2, r1, r5
 800fa50:	e78a      	b.n	800f968 <__ieee754_sqrt+0x5c>
 800fa52:	4611      	mov	r1, r2
 800fa54:	e7f0      	b.n	800fa38 <__ieee754_sqrt+0x12c>
 800fa56:	005b      	lsls	r3, r3, #1
 800fa58:	3201      	adds	r2, #1
 800fa5a:	e7ef      	b.n	800fa3c <__ieee754_sqrt+0x130>
 800fa5c:	4688      	mov	r8, r1
 800fa5e:	e7bd      	b.n	800f9dc <__ieee754_sqrt+0xd0>
 800fa60:	7ff00000 	.word	0x7ff00000

0800fa64 <__ieee754_asinf>:
 800fa64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fa68:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 800fa6c:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800fa70:	4604      	mov	r4, r0
 800fa72:	4605      	mov	r5, r0
 800fa74:	d10c      	bne.n	800fa90 <__ieee754_asinf+0x2c>
 800fa76:	498d      	ldr	r1, [pc, #564]	; (800fcac <__ieee754_asinf+0x248>)
 800fa78:	f7f1 f964 	bl	8000d44 <__aeabi_fmul>
 800fa7c:	498c      	ldr	r1, [pc, #560]	; (800fcb0 <__ieee754_asinf+0x24c>)
 800fa7e:	4605      	mov	r5, r0
 800fa80:	4620      	mov	r0, r4
 800fa82:	f7f1 f95f 	bl	8000d44 <__aeabi_fmul>
 800fa86:	4601      	mov	r1, r0
 800fa88:	4628      	mov	r0, r5
 800fa8a:	f7f1 f853 	bl	8000b34 <__addsf3>
 800fa8e:	e006      	b.n	800fa9e <__ieee754_asinf+0x3a>
 800fa90:	dd07      	ble.n	800faa2 <__ieee754_asinf+0x3e>
 800fa92:	4601      	mov	r1, r0
 800fa94:	f7f1 f84c 	bl	8000b30 <__aeabi_fsub>
 800fa98:	4601      	mov	r1, r0
 800fa9a:	f7f1 fa07 	bl	8000eac <__aeabi_fdiv>
 800fa9e:	4604      	mov	r4, r0
 800faa0:	e00e      	b.n	800fac0 <__ieee754_asinf+0x5c>
 800faa2:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 800faa6:	da58      	bge.n	800fb5a <__ieee754_asinf+0xf6>
 800faa8:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 800faac:	da0b      	bge.n	800fac6 <__ieee754_asinf+0x62>
 800faae:	4981      	ldr	r1, [pc, #516]	; (800fcb4 <__ieee754_asinf+0x250>)
 800fab0:	f7f1 f840 	bl	8000b34 <__addsf3>
 800fab4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800fab8:	f7f1 fb00 	bl	80010bc <__aeabi_fcmpgt>
 800fabc:	2800      	cmp	r0, #0
 800fabe:	d04c      	beq.n	800fb5a <__ieee754_asinf+0xf6>
 800fac0:	4620      	mov	r0, r4
 800fac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fac6:	4601      	mov	r1, r0
 800fac8:	f7f1 f93c 	bl	8000d44 <__aeabi_fmul>
 800facc:	4605      	mov	r5, r0
 800face:	497a      	ldr	r1, [pc, #488]	; (800fcb8 <__ieee754_asinf+0x254>)
 800fad0:	f7f1 f938 	bl	8000d44 <__aeabi_fmul>
 800fad4:	4979      	ldr	r1, [pc, #484]	; (800fcbc <__ieee754_asinf+0x258>)
 800fad6:	f7f1 f82d 	bl	8000b34 <__addsf3>
 800fada:	4629      	mov	r1, r5
 800fadc:	f7f1 f932 	bl	8000d44 <__aeabi_fmul>
 800fae0:	4977      	ldr	r1, [pc, #476]	; (800fcc0 <__ieee754_asinf+0x25c>)
 800fae2:	f7f1 f825 	bl	8000b30 <__aeabi_fsub>
 800fae6:	4629      	mov	r1, r5
 800fae8:	f7f1 f92c 	bl	8000d44 <__aeabi_fmul>
 800faec:	4975      	ldr	r1, [pc, #468]	; (800fcc4 <__ieee754_asinf+0x260>)
 800faee:	f7f1 f821 	bl	8000b34 <__addsf3>
 800faf2:	4629      	mov	r1, r5
 800faf4:	f7f1 f926 	bl	8000d44 <__aeabi_fmul>
 800faf8:	4973      	ldr	r1, [pc, #460]	; (800fcc8 <__ieee754_asinf+0x264>)
 800fafa:	f7f1 f819 	bl	8000b30 <__aeabi_fsub>
 800fafe:	4629      	mov	r1, r5
 800fb00:	f7f1 f920 	bl	8000d44 <__aeabi_fmul>
 800fb04:	4971      	ldr	r1, [pc, #452]	; (800fccc <__ieee754_asinf+0x268>)
 800fb06:	f7f1 f815 	bl	8000b34 <__addsf3>
 800fb0a:	4629      	mov	r1, r5
 800fb0c:	f7f1 f91a 	bl	8000d44 <__aeabi_fmul>
 800fb10:	496f      	ldr	r1, [pc, #444]	; (800fcd0 <__ieee754_asinf+0x26c>)
 800fb12:	4606      	mov	r6, r0
 800fb14:	4628      	mov	r0, r5
 800fb16:	f7f1 f915 	bl	8000d44 <__aeabi_fmul>
 800fb1a:	496e      	ldr	r1, [pc, #440]	; (800fcd4 <__ieee754_asinf+0x270>)
 800fb1c:	f7f1 f808 	bl	8000b30 <__aeabi_fsub>
 800fb20:	4629      	mov	r1, r5
 800fb22:	f7f1 f90f 	bl	8000d44 <__aeabi_fmul>
 800fb26:	496c      	ldr	r1, [pc, #432]	; (800fcd8 <__ieee754_asinf+0x274>)
 800fb28:	f7f1 f804 	bl	8000b34 <__addsf3>
 800fb2c:	4629      	mov	r1, r5
 800fb2e:	f7f1 f909 	bl	8000d44 <__aeabi_fmul>
 800fb32:	496a      	ldr	r1, [pc, #424]	; (800fcdc <__ieee754_asinf+0x278>)
 800fb34:	f7f0 fffc 	bl	8000b30 <__aeabi_fsub>
 800fb38:	4629      	mov	r1, r5
 800fb3a:	f7f1 f903 	bl	8000d44 <__aeabi_fmul>
 800fb3e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800fb42:	f7f0 fff7 	bl	8000b34 <__addsf3>
 800fb46:	4601      	mov	r1, r0
 800fb48:	4630      	mov	r0, r6
 800fb4a:	f7f1 f9af 	bl	8000eac <__aeabi_fdiv>
 800fb4e:	4621      	mov	r1, r4
 800fb50:	f7f1 f8f8 	bl	8000d44 <__aeabi_fmul>
 800fb54:	4601      	mov	r1, r0
 800fb56:	4620      	mov	r0, r4
 800fb58:	e797      	b.n	800fa8a <__ieee754_asinf+0x26>
 800fb5a:	4620      	mov	r0, r4
 800fb5c:	f7ff f862 	bl	800ec24 <fabsf>
 800fb60:	4601      	mov	r1, r0
 800fb62:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800fb66:	f7f0 ffe3 	bl	8000b30 <__aeabi_fsub>
 800fb6a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800fb6e:	f7f1 f8e9 	bl	8000d44 <__aeabi_fmul>
 800fb72:	4606      	mov	r6, r0
 800fb74:	4950      	ldr	r1, [pc, #320]	; (800fcb8 <__ieee754_asinf+0x254>)
 800fb76:	f7f1 f8e5 	bl	8000d44 <__aeabi_fmul>
 800fb7a:	4950      	ldr	r1, [pc, #320]	; (800fcbc <__ieee754_asinf+0x258>)
 800fb7c:	f7f0 ffda 	bl	8000b34 <__addsf3>
 800fb80:	4631      	mov	r1, r6
 800fb82:	f7f1 f8df 	bl	8000d44 <__aeabi_fmul>
 800fb86:	494e      	ldr	r1, [pc, #312]	; (800fcc0 <__ieee754_asinf+0x25c>)
 800fb88:	f7f0 ffd2 	bl	8000b30 <__aeabi_fsub>
 800fb8c:	4631      	mov	r1, r6
 800fb8e:	f7f1 f8d9 	bl	8000d44 <__aeabi_fmul>
 800fb92:	494c      	ldr	r1, [pc, #304]	; (800fcc4 <__ieee754_asinf+0x260>)
 800fb94:	f7f0 ffce 	bl	8000b34 <__addsf3>
 800fb98:	4631      	mov	r1, r6
 800fb9a:	f7f1 f8d3 	bl	8000d44 <__aeabi_fmul>
 800fb9e:	494a      	ldr	r1, [pc, #296]	; (800fcc8 <__ieee754_asinf+0x264>)
 800fba0:	f7f0 ffc6 	bl	8000b30 <__aeabi_fsub>
 800fba4:	4631      	mov	r1, r6
 800fba6:	f7f1 f8cd 	bl	8000d44 <__aeabi_fmul>
 800fbaa:	4948      	ldr	r1, [pc, #288]	; (800fccc <__ieee754_asinf+0x268>)
 800fbac:	f7f0 ffc2 	bl	8000b34 <__addsf3>
 800fbb0:	4631      	mov	r1, r6
 800fbb2:	f7f1 f8c7 	bl	8000d44 <__aeabi_fmul>
 800fbb6:	4946      	ldr	r1, [pc, #280]	; (800fcd0 <__ieee754_asinf+0x26c>)
 800fbb8:	4681      	mov	r9, r0
 800fbba:	4630      	mov	r0, r6
 800fbbc:	f7f1 f8c2 	bl	8000d44 <__aeabi_fmul>
 800fbc0:	4944      	ldr	r1, [pc, #272]	; (800fcd4 <__ieee754_asinf+0x270>)
 800fbc2:	f7f0 ffb5 	bl	8000b30 <__aeabi_fsub>
 800fbc6:	4631      	mov	r1, r6
 800fbc8:	f7f1 f8bc 	bl	8000d44 <__aeabi_fmul>
 800fbcc:	4942      	ldr	r1, [pc, #264]	; (800fcd8 <__ieee754_asinf+0x274>)
 800fbce:	f7f0 ffb1 	bl	8000b34 <__addsf3>
 800fbd2:	4631      	mov	r1, r6
 800fbd4:	f7f1 f8b6 	bl	8000d44 <__aeabi_fmul>
 800fbd8:	4940      	ldr	r1, [pc, #256]	; (800fcdc <__ieee754_asinf+0x278>)
 800fbda:	f7f0 ffa9 	bl	8000b30 <__aeabi_fsub>
 800fbde:	4631      	mov	r1, r6
 800fbe0:	f7f1 f8b0 	bl	8000d44 <__aeabi_fmul>
 800fbe4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800fbe8:	f7f0 ffa4 	bl	8000b34 <__addsf3>
 800fbec:	4682      	mov	sl, r0
 800fbee:	4630      	mov	r0, r6
 800fbf0:	f000 fa60 	bl	80100b4 <__ieee754_sqrtf>
 800fbf4:	4b3a      	ldr	r3, [pc, #232]	; (800fce0 <__ieee754_asinf+0x27c>)
 800fbf6:	4607      	mov	r7, r0
 800fbf8:	4598      	cmp	r8, r3
 800fbfa:	dd1a      	ble.n	800fc32 <__ieee754_asinf+0x1ce>
 800fbfc:	4651      	mov	r1, sl
 800fbfe:	4648      	mov	r0, r9
 800fc00:	f7f1 f954 	bl	8000eac <__aeabi_fdiv>
 800fc04:	4639      	mov	r1, r7
 800fc06:	f7f1 f89d 	bl	8000d44 <__aeabi_fmul>
 800fc0a:	4639      	mov	r1, r7
 800fc0c:	f7f0 ff92 	bl	8000b34 <__addsf3>
 800fc10:	4601      	mov	r1, r0
 800fc12:	f7f0 ff8f 	bl	8000b34 <__addsf3>
 800fc16:	4933      	ldr	r1, [pc, #204]	; (800fce4 <__ieee754_asinf+0x280>)
 800fc18:	f7f0 ff8c 	bl	8000b34 <__addsf3>
 800fc1c:	4601      	mov	r1, r0
 800fc1e:	4823      	ldr	r0, [pc, #140]	; (800fcac <__ieee754_asinf+0x248>)
 800fc20:	f7f0 ff86 	bl	8000b30 <__aeabi_fsub>
 800fc24:	2d00      	cmp	r5, #0
 800fc26:	4604      	mov	r4, r0
 800fc28:	f73f af4a 	bgt.w	800fac0 <__ieee754_asinf+0x5c>
 800fc2c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800fc30:	e735      	b.n	800fa9e <__ieee754_asinf+0x3a>
 800fc32:	4601      	mov	r1, r0
 800fc34:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 800fc38:	f7f0 ff7c 	bl	8000b34 <__addsf3>
 800fc3c:	4651      	mov	r1, sl
 800fc3e:	4604      	mov	r4, r0
 800fc40:	4648      	mov	r0, r9
 800fc42:	f7f1 f933 	bl	8000eac <__aeabi_fdiv>
 800fc46:	4601      	mov	r1, r0
 800fc48:	4620      	mov	r0, r4
 800fc4a:	f7f1 f87b 	bl	8000d44 <__aeabi_fmul>
 800fc4e:	f028 080f 	bic.w	r8, r8, #15
 800fc52:	4681      	mov	r9, r0
 800fc54:	4641      	mov	r1, r8
 800fc56:	4640      	mov	r0, r8
 800fc58:	f7f1 f874 	bl	8000d44 <__aeabi_fmul>
 800fc5c:	4601      	mov	r1, r0
 800fc5e:	4630      	mov	r0, r6
 800fc60:	f7f0 ff66 	bl	8000b30 <__aeabi_fsub>
 800fc64:	4641      	mov	r1, r8
 800fc66:	4604      	mov	r4, r0
 800fc68:	4638      	mov	r0, r7
 800fc6a:	f7f0 ff63 	bl	8000b34 <__addsf3>
 800fc6e:	4601      	mov	r1, r0
 800fc70:	4620      	mov	r0, r4
 800fc72:	f7f1 f91b 	bl	8000eac <__aeabi_fdiv>
 800fc76:	4601      	mov	r1, r0
 800fc78:	f7f0 ff5c 	bl	8000b34 <__addsf3>
 800fc7c:	4601      	mov	r1, r0
 800fc7e:	480c      	ldr	r0, [pc, #48]	; (800fcb0 <__ieee754_asinf+0x24c>)
 800fc80:	f7f0 ff56 	bl	8000b30 <__aeabi_fsub>
 800fc84:	4601      	mov	r1, r0
 800fc86:	4648      	mov	r0, r9
 800fc88:	f7f0 ff52 	bl	8000b30 <__aeabi_fsub>
 800fc8c:	4641      	mov	r1, r8
 800fc8e:	4604      	mov	r4, r0
 800fc90:	4640      	mov	r0, r8
 800fc92:	f7f0 ff4f 	bl	8000b34 <__addsf3>
 800fc96:	4601      	mov	r1, r0
 800fc98:	4813      	ldr	r0, [pc, #76]	; (800fce8 <__ieee754_asinf+0x284>)
 800fc9a:	f7f0 ff49 	bl	8000b30 <__aeabi_fsub>
 800fc9e:	4601      	mov	r1, r0
 800fca0:	4620      	mov	r0, r4
 800fca2:	f7f0 ff45 	bl	8000b30 <__aeabi_fsub>
 800fca6:	4601      	mov	r1, r0
 800fca8:	480f      	ldr	r0, [pc, #60]	; (800fce8 <__ieee754_asinf+0x284>)
 800fcaa:	e7b9      	b.n	800fc20 <__ieee754_asinf+0x1bc>
 800fcac:	3fc90fdb 	.word	0x3fc90fdb
 800fcb0:	b33bbd2e 	.word	0xb33bbd2e
 800fcb4:	7149f2ca 	.word	0x7149f2ca
 800fcb8:	3811ef08 	.word	0x3811ef08
 800fcbc:	3a4f7f04 	.word	0x3a4f7f04
 800fcc0:	3d241146 	.word	0x3d241146
 800fcc4:	3e4e0aa8 	.word	0x3e4e0aa8
 800fcc8:	3ea6b090 	.word	0x3ea6b090
 800fccc:	3e2aaaab 	.word	0x3e2aaaab
 800fcd0:	3d9dc62e 	.word	0x3d9dc62e
 800fcd4:	3f303361 	.word	0x3f303361
 800fcd8:	4001572d 	.word	0x4001572d
 800fcdc:	4019d139 	.word	0x4019d139
 800fce0:	3f799999 	.word	0x3f799999
 800fce4:	333bbd2e 	.word	0x333bbd2e
 800fce8:	3f490fdb 	.word	0x3f490fdb

0800fcec <__ieee754_atan2f>:
 800fcec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcee:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800fcf2:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800fcf6:	4603      	mov	r3, r0
 800fcf8:	dc05      	bgt.n	800fd06 <__ieee754_atan2f+0x1a>
 800fcfa:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800fcfe:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800fd02:	4607      	mov	r7, r0
 800fd04:	dd04      	ble.n	800fd10 <__ieee754_atan2f+0x24>
 800fd06:	4618      	mov	r0, r3
 800fd08:	f7f0 ff14 	bl	8000b34 <__addsf3>
 800fd0c:	4603      	mov	r3, r0
 800fd0e:	e011      	b.n	800fd34 <__ieee754_atan2f+0x48>
 800fd10:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 800fd14:	d103      	bne.n	800fd1e <__ieee754_atan2f+0x32>
 800fd16:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800fd1a:	f7fe be43 	b.w	800e9a4 <atanf>
 800fd1e:	178c      	asrs	r4, r1, #30
 800fd20:	f004 0402 	and.w	r4, r4, #2
 800fd24:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800fd28:	b932      	cbnz	r2, 800fd38 <__ieee754_atan2f+0x4c>
 800fd2a:	2c02      	cmp	r4, #2
 800fd2c:	d04c      	beq.n	800fdc8 <__ieee754_atan2f+0xdc>
 800fd2e:	2c03      	cmp	r4, #3
 800fd30:	d100      	bne.n	800fd34 <__ieee754_atan2f+0x48>
 800fd32:	4b29      	ldr	r3, [pc, #164]	; (800fdd8 <__ieee754_atan2f+0xec>)
 800fd34:	4618      	mov	r0, r3
 800fd36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd38:	b91e      	cbnz	r6, 800fd42 <__ieee754_atan2f+0x56>
 800fd3a:	2f00      	cmp	r7, #0
 800fd3c:	da4a      	bge.n	800fdd4 <__ieee754_atan2f+0xe8>
 800fd3e:	4b27      	ldr	r3, [pc, #156]	; (800fddc <__ieee754_atan2f+0xf0>)
 800fd40:	e7f8      	b.n	800fd34 <__ieee754_atan2f+0x48>
 800fd42:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800fd46:	d10e      	bne.n	800fd66 <__ieee754_atan2f+0x7a>
 800fd48:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800fd4c:	f104 34ff 	add.w	r4, r4, #4294967295
 800fd50:	d105      	bne.n	800fd5e <__ieee754_atan2f+0x72>
 800fd52:	2c02      	cmp	r4, #2
 800fd54:	d83a      	bhi.n	800fdcc <__ieee754_atan2f+0xe0>
 800fd56:	4b22      	ldr	r3, [pc, #136]	; (800fde0 <__ieee754_atan2f+0xf4>)
 800fd58:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800fd5c:	e7ea      	b.n	800fd34 <__ieee754_atan2f+0x48>
 800fd5e:	2c02      	cmp	r4, #2
 800fd60:	d836      	bhi.n	800fdd0 <__ieee754_atan2f+0xe4>
 800fd62:	4b20      	ldr	r3, [pc, #128]	; (800fde4 <__ieee754_atan2f+0xf8>)
 800fd64:	e7f8      	b.n	800fd58 <__ieee754_atan2f+0x6c>
 800fd66:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800fd6a:	d0e6      	beq.n	800fd3a <__ieee754_atan2f+0x4e>
 800fd6c:	1b92      	subs	r2, r2, r6
 800fd6e:	f1b2 5ff4 	cmp.w	r2, #511705088	; 0x1e800000
 800fd72:	ea4f 50e2 	mov.w	r0, r2, asr #23
 800fd76:	da17      	bge.n	800fda8 <__ieee754_atan2f+0xbc>
 800fd78:	2900      	cmp	r1, #0
 800fd7a:	da01      	bge.n	800fd80 <__ieee754_atan2f+0x94>
 800fd7c:	303c      	adds	r0, #60	; 0x3c
 800fd7e:	db15      	blt.n	800fdac <__ieee754_atan2f+0xc0>
 800fd80:	4618      	mov	r0, r3
 800fd82:	f7f1 f893 	bl	8000eac <__aeabi_fdiv>
 800fd86:	f7fe ff4d 	bl	800ec24 <fabsf>
 800fd8a:	f7fe fe0b 	bl	800e9a4 <atanf>
 800fd8e:	4603      	mov	r3, r0
 800fd90:	2c01      	cmp	r4, #1
 800fd92:	d00d      	beq.n	800fdb0 <__ieee754_atan2f+0xc4>
 800fd94:	2c02      	cmp	r4, #2
 800fd96:	d00e      	beq.n	800fdb6 <__ieee754_atan2f+0xca>
 800fd98:	2c00      	cmp	r4, #0
 800fd9a:	d0cb      	beq.n	800fd34 <__ieee754_atan2f+0x48>
 800fd9c:	4912      	ldr	r1, [pc, #72]	; (800fde8 <__ieee754_atan2f+0xfc>)
 800fd9e:	4618      	mov	r0, r3
 800fda0:	f7f0 fec8 	bl	8000b34 <__addsf3>
 800fda4:	4911      	ldr	r1, [pc, #68]	; (800fdec <__ieee754_atan2f+0x100>)
 800fda6:	e00c      	b.n	800fdc2 <__ieee754_atan2f+0xd6>
 800fda8:	4b11      	ldr	r3, [pc, #68]	; (800fdf0 <__ieee754_atan2f+0x104>)
 800fdaa:	e7f1      	b.n	800fd90 <__ieee754_atan2f+0xa4>
 800fdac:	2300      	movs	r3, #0
 800fdae:	e7ef      	b.n	800fd90 <__ieee754_atan2f+0xa4>
 800fdb0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800fdb4:	e7be      	b.n	800fd34 <__ieee754_atan2f+0x48>
 800fdb6:	490c      	ldr	r1, [pc, #48]	; (800fde8 <__ieee754_atan2f+0xfc>)
 800fdb8:	4618      	mov	r0, r3
 800fdba:	f7f0 febb 	bl	8000b34 <__addsf3>
 800fdbe:	4601      	mov	r1, r0
 800fdc0:	480a      	ldr	r0, [pc, #40]	; (800fdec <__ieee754_atan2f+0x100>)
 800fdc2:	f7f0 feb5 	bl	8000b30 <__aeabi_fsub>
 800fdc6:	e7a1      	b.n	800fd0c <__ieee754_atan2f+0x20>
 800fdc8:	4b08      	ldr	r3, [pc, #32]	; (800fdec <__ieee754_atan2f+0x100>)
 800fdca:	e7b3      	b.n	800fd34 <__ieee754_atan2f+0x48>
 800fdcc:	4b09      	ldr	r3, [pc, #36]	; (800fdf4 <__ieee754_atan2f+0x108>)
 800fdce:	e7b1      	b.n	800fd34 <__ieee754_atan2f+0x48>
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	e7af      	b.n	800fd34 <__ieee754_atan2f+0x48>
 800fdd4:	4b06      	ldr	r3, [pc, #24]	; (800fdf0 <__ieee754_atan2f+0x104>)
 800fdd6:	e7ad      	b.n	800fd34 <__ieee754_atan2f+0x48>
 800fdd8:	c0490fdb 	.word	0xc0490fdb
 800fddc:	bfc90fdb 	.word	0xbfc90fdb
 800fde0:	08011f10 	.word	0x08011f10
 800fde4:	08011f1c 	.word	0x08011f1c
 800fde8:	33bbbd2e 	.word	0x33bbbd2e
 800fdec:	40490fdb 	.word	0x40490fdb
 800fdf0:	3fc90fdb 	.word	0x3fc90fdb
 800fdf4:	3f490fdb 	.word	0x3f490fdb

0800fdf8 <__ieee754_rem_pio2f>:
 800fdf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdfc:	4aa0      	ldr	r2, [pc, #640]	; (8010080 <__ieee754_rem_pio2f+0x288>)
 800fdfe:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800fe02:	4296      	cmp	r6, r2
 800fe04:	460c      	mov	r4, r1
 800fe06:	4682      	mov	sl, r0
 800fe08:	b087      	sub	sp, #28
 800fe0a:	dc04      	bgt.n	800fe16 <__ieee754_rem_pio2f+0x1e>
 800fe0c:	2300      	movs	r3, #0
 800fe0e:	6008      	str	r0, [r1, #0]
 800fe10:	604b      	str	r3, [r1, #4]
 800fe12:	2500      	movs	r5, #0
 800fe14:	e01a      	b.n	800fe4c <__ieee754_rem_pio2f+0x54>
 800fe16:	4a9b      	ldr	r2, [pc, #620]	; (8010084 <__ieee754_rem_pio2f+0x28c>)
 800fe18:	4296      	cmp	r6, r2
 800fe1a:	dc4b      	bgt.n	800feb4 <__ieee754_rem_pio2f+0xbc>
 800fe1c:	2800      	cmp	r0, #0
 800fe1e:	499a      	ldr	r1, [pc, #616]	; (8010088 <__ieee754_rem_pio2f+0x290>)
 800fe20:	4f9a      	ldr	r7, [pc, #616]	; (801008c <__ieee754_rem_pio2f+0x294>)
 800fe22:	f026 060f 	bic.w	r6, r6, #15
 800fe26:	dd23      	ble.n	800fe70 <__ieee754_rem_pio2f+0x78>
 800fe28:	f7f0 fe82 	bl	8000b30 <__aeabi_fsub>
 800fe2c:	42be      	cmp	r6, r7
 800fe2e:	4605      	mov	r5, r0
 800fe30:	d010      	beq.n	800fe54 <__ieee754_rem_pio2f+0x5c>
 800fe32:	4997      	ldr	r1, [pc, #604]	; (8010090 <__ieee754_rem_pio2f+0x298>)
 800fe34:	f7f0 fe7c 	bl	8000b30 <__aeabi_fsub>
 800fe38:	4601      	mov	r1, r0
 800fe3a:	6020      	str	r0, [r4, #0]
 800fe3c:	4628      	mov	r0, r5
 800fe3e:	f7f0 fe77 	bl	8000b30 <__aeabi_fsub>
 800fe42:	4993      	ldr	r1, [pc, #588]	; (8010090 <__ieee754_rem_pio2f+0x298>)
 800fe44:	f7f0 fe74 	bl	8000b30 <__aeabi_fsub>
 800fe48:	2501      	movs	r5, #1
 800fe4a:	6060      	str	r0, [r4, #4]
 800fe4c:	4628      	mov	r0, r5
 800fe4e:	b007      	add	sp, #28
 800fe50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe54:	498f      	ldr	r1, [pc, #572]	; (8010094 <__ieee754_rem_pio2f+0x29c>)
 800fe56:	f7f0 fe6b 	bl	8000b30 <__aeabi_fsub>
 800fe5a:	498f      	ldr	r1, [pc, #572]	; (8010098 <__ieee754_rem_pio2f+0x2a0>)
 800fe5c:	4605      	mov	r5, r0
 800fe5e:	f7f0 fe67 	bl	8000b30 <__aeabi_fsub>
 800fe62:	4601      	mov	r1, r0
 800fe64:	6020      	str	r0, [r4, #0]
 800fe66:	4628      	mov	r0, r5
 800fe68:	f7f0 fe62 	bl	8000b30 <__aeabi_fsub>
 800fe6c:	498a      	ldr	r1, [pc, #552]	; (8010098 <__ieee754_rem_pio2f+0x2a0>)
 800fe6e:	e7e9      	b.n	800fe44 <__ieee754_rem_pio2f+0x4c>
 800fe70:	f7f0 fe60 	bl	8000b34 <__addsf3>
 800fe74:	42be      	cmp	r6, r7
 800fe76:	4605      	mov	r5, r0
 800fe78:	d00e      	beq.n	800fe98 <__ieee754_rem_pio2f+0xa0>
 800fe7a:	4985      	ldr	r1, [pc, #532]	; (8010090 <__ieee754_rem_pio2f+0x298>)
 800fe7c:	f7f0 fe5a 	bl	8000b34 <__addsf3>
 800fe80:	4601      	mov	r1, r0
 800fe82:	6020      	str	r0, [r4, #0]
 800fe84:	4628      	mov	r0, r5
 800fe86:	f7f0 fe53 	bl	8000b30 <__aeabi_fsub>
 800fe8a:	4981      	ldr	r1, [pc, #516]	; (8010090 <__ieee754_rem_pio2f+0x298>)
 800fe8c:	f7f0 fe52 	bl	8000b34 <__addsf3>
 800fe90:	f04f 35ff 	mov.w	r5, #4294967295
 800fe94:	6060      	str	r0, [r4, #4]
 800fe96:	e7d9      	b.n	800fe4c <__ieee754_rem_pio2f+0x54>
 800fe98:	497e      	ldr	r1, [pc, #504]	; (8010094 <__ieee754_rem_pio2f+0x29c>)
 800fe9a:	f7f0 fe4b 	bl	8000b34 <__addsf3>
 800fe9e:	497e      	ldr	r1, [pc, #504]	; (8010098 <__ieee754_rem_pio2f+0x2a0>)
 800fea0:	4605      	mov	r5, r0
 800fea2:	f7f0 fe47 	bl	8000b34 <__addsf3>
 800fea6:	4601      	mov	r1, r0
 800fea8:	6020      	str	r0, [r4, #0]
 800feaa:	4628      	mov	r0, r5
 800feac:	f7f0 fe40 	bl	8000b30 <__aeabi_fsub>
 800feb0:	4979      	ldr	r1, [pc, #484]	; (8010098 <__ieee754_rem_pio2f+0x2a0>)
 800feb2:	e7eb      	b.n	800fe8c <__ieee754_rem_pio2f+0x94>
 800feb4:	4a79      	ldr	r2, [pc, #484]	; (801009c <__ieee754_rem_pio2f+0x2a4>)
 800feb6:	4296      	cmp	r6, r2
 800feb8:	f300 8091 	bgt.w	800ffde <__ieee754_rem_pio2f+0x1e6>
 800febc:	f7fe feb2 	bl	800ec24 <fabsf>
 800fec0:	4977      	ldr	r1, [pc, #476]	; (80100a0 <__ieee754_rem_pio2f+0x2a8>)
 800fec2:	4607      	mov	r7, r0
 800fec4:	f7f0 ff3e 	bl	8000d44 <__aeabi_fmul>
 800fec8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800fecc:	f7f0 fe32 	bl	8000b34 <__addsf3>
 800fed0:	f7f1 f914 	bl	80010fc <__aeabi_f2iz>
 800fed4:	4605      	mov	r5, r0
 800fed6:	f7f0 fee1 	bl	8000c9c <__aeabi_i2f>
 800feda:	496b      	ldr	r1, [pc, #428]	; (8010088 <__ieee754_rem_pio2f+0x290>)
 800fedc:	4681      	mov	r9, r0
 800fede:	f7f0 ff31 	bl	8000d44 <__aeabi_fmul>
 800fee2:	4601      	mov	r1, r0
 800fee4:	4638      	mov	r0, r7
 800fee6:	f7f0 fe23 	bl	8000b30 <__aeabi_fsub>
 800feea:	4969      	ldr	r1, [pc, #420]	; (8010090 <__ieee754_rem_pio2f+0x298>)
 800feec:	4680      	mov	r8, r0
 800feee:	4648      	mov	r0, r9
 800fef0:	f7f0 ff28 	bl	8000d44 <__aeabi_fmul>
 800fef4:	2d1f      	cmp	r5, #31
 800fef6:	4607      	mov	r7, r0
 800fef8:	dc0c      	bgt.n	800ff14 <__ieee754_rem_pio2f+0x11c>
 800fefa:	4a6a      	ldr	r2, [pc, #424]	; (80100a4 <__ieee754_rem_pio2f+0x2ac>)
 800fefc:	1e69      	subs	r1, r5, #1
 800fefe:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800ff02:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 800ff06:	4293      	cmp	r3, r2
 800ff08:	d004      	beq.n	800ff14 <__ieee754_rem_pio2f+0x11c>
 800ff0a:	4639      	mov	r1, r7
 800ff0c:	4640      	mov	r0, r8
 800ff0e:	f7f0 fe0f 	bl	8000b30 <__aeabi_fsub>
 800ff12:	e00b      	b.n	800ff2c <__ieee754_rem_pio2f+0x134>
 800ff14:	4639      	mov	r1, r7
 800ff16:	4640      	mov	r0, r8
 800ff18:	f7f0 fe0a 	bl	8000b30 <__aeabi_fsub>
 800ff1c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800ff20:	ea4f 5be6 	mov.w	fp, r6, asr #23
 800ff24:	ebc3 56d6 	rsb	r6, r3, r6, lsr #23
 800ff28:	2e08      	cmp	r6, #8
 800ff2a:	dc01      	bgt.n	800ff30 <__ieee754_rem_pio2f+0x138>
 800ff2c:	6020      	str	r0, [r4, #0]
 800ff2e:	e026      	b.n	800ff7e <__ieee754_rem_pio2f+0x186>
 800ff30:	4958      	ldr	r1, [pc, #352]	; (8010094 <__ieee754_rem_pio2f+0x29c>)
 800ff32:	4648      	mov	r0, r9
 800ff34:	f7f0 ff06 	bl	8000d44 <__aeabi_fmul>
 800ff38:	4607      	mov	r7, r0
 800ff3a:	4601      	mov	r1, r0
 800ff3c:	4640      	mov	r0, r8
 800ff3e:	f7f0 fdf7 	bl	8000b30 <__aeabi_fsub>
 800ff42:	4601      	mov	r1, r0
 800ff44:	4606      	mov	r6, r0
 800ff46:	4640      	mov	r0, r8
 800ff48:	f7f0 fdf2 	bl	8000b30 <__aeabi_fsub>
 800ff4c:	4639      	mov	r1, r7
 800ff4e:	f7f0 fdef 	bl	8000b30 <__aeabi_fsub>
 800ff52:	4607      	mov	r7, r0
 800ff54:	4950      	ldr	r1, [pc, #320]	; (8010098 <__ieee754_rem_pio2f+0x2a0>)
 800ff56:	4648      	mov	r0, r9
 800ff58:	f7f0 fef4 	bl	8000d44 <__aeabi_fmul>
 800ff5c:	4639      	mov	r1, r7
 800ff5e:	f7f0 fde7 	bl	8000b30 <__aeabi_fsub>
 800ff62:	4601      	mov	r1, r0
 800ff64:	4607      	mov	r7, r0
 800ff66:	4630      	mov	r0, r6
 800ff68:	f7f0 fde2 	bl	8000b30 <__aeabi_fsub>
 800ff6c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800ff70:	ebab 0b03 	sub.w	fp, fp, r3
 800ff74:	f1bb 0f19 	cmp.w	fp, #25
 800ff78:	dc16      	bgt.n	800ffa8 <__ieee754_rem_pio2f+0x1b0>
 800ff7a:	46b0      	mov	r8, r6
 800ff7c:	6020      	str	r0, [r4, #0]
 800ff7e:	6826      	ldr	r6, [r4, #0]
 800ff80:	4640      	mov	r0, r8
 800ff82:	4631      	mov	r1, r6
 800ff84:	f7f0 fdd4 	bl	8000b30 <__aeabi_fsub>
 800ff88:	4639      	mov	r1, r7
 800ff8a:	f7f0 fdd1 	bl	8000b30 <__aeabi_fsub>
 800ff8e:	f1ba 0f00 	cmp.w	sl, #0
 800ff92:	6060      	str	r0, [r4, #4]
 800ff94:	f6bf af5a 	bge.w	800fe4c <__ieee754_rem_pio2f+0x54>
 800ff98:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800ff9c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800ffa0:	6026      	str	r6, [r4, #0]
 800ffa2:	6060      	str	r0, [r4, #4]
 800ffa4:	426d      	negs	r5, r5
 800ffa6:	e751      	b.n	800fe4c <__ieee754_rem_pio2f+0x54>
 800ffa8:	493f      	ldr	r1, [pc, #252]	; (80100a8 <__ieee754_rem_pio2f+0x2b0>)
 800ffaa:	4648      	mov	r0, r9
 800ffac:	f7f0 feca 	bl	8000d44 <__aeabi_fmul>
 800ffb0:	4607      	mov	r7, r0
 800ffb2:	4601      	mov	r1, r0
 800ffb4:	4630      	mov	r0, r6
 800ffb6:	f7f0 fdbb 	bl	8000b30 <__aeabi_fsub>
 800ffba:	4601      	mov	r1, r0
 800ffbc:	4680      	mov	r8, r0
 800ffbe:	4630      	mov	r0, r6
 800ffc0:	f7f0 fdb6 	bl	8000b30 <__aeabi_fsub>
 800ffc4:	4639      	mov	r1, r7
 800ffc6:	f7f0 fdb3 	bl	8000b30 <__aeabi_fsub>
 800ffca:	4606      	mov	r6, r0
 800ffcc:	4937      	ldr	r1, [pc, #220]	; (80100ac <__ieee754_rem_pio2f+0x2b4>)
 800ffce:	4648      	mov	r0, r9
 800ffd0:	f7f0 feb8 	bl	8000d44 <__aeabi_fmul>
 800ffd4:	4631      	mov	r1, r6
 800ffd6:	f7f0 fdab 	bl	8000b30 <__aeabi_fsub>
 800ffda:	4607      	mov	r7, r0
 800ffdc:	e795      	b.n	800ff0a <__ieee754_rem_pio2f+0x112>
 800ffde:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800ffe2:	db05      	blt.n	800fff0 <__ieee754_rem_pio2f+0x1f8>
 800ffe4:	4601      	mov	r1, r0
 800ffe6:	f7f0 fda3 	bl	8000b30 <__aeabi_fsub>
 800ffea:	6060      	str	r0, [r4, #4]
 800ffec:	6020      	str	r0, [r4, #0]
 800ffee:	e710      	b.n	800fe12 <__ieee754_rem_pio2f+0x1a>
 800fff0:	15f7      	asrs	r7, r6, #23
 800fff2:	3f86      	subs	r7, #134	; 0x86
 800fff4:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 800fff8:	4630      	mov	r0, r6
 800fffa:	f7f1 f87f 	bl	80010fc <__aeabi_f2iz>
 800fffe:	f7f0 fe4d 	bl	8000c9c <__aeabi_i2f>
 8010002:	4601      	mov	r1, r0
 8010004:	9003      	str	r0, [sp, #12]
 8010006:	4630      	mov	r0, r6
 8010008:	f7f0 fd92 	bl	8000b30 <__aeabi_fsub>
 801000c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8010010:	f7f0 fe98 	bl	8000d44 <__aeabi_fmul>
 8010014:	4606      	mov	r6, r0
 8010016:	f7f1 f871 	bl	80010fc <__aeabi_f2iz>
 801001a:	f7f0 fe3f 	bl	8000c9c <__aeabi_i2f>
 801001e:	4601      	mov	r1, r0
 8010020:	9004      	str	r0, [sp, #16]
 8010022:	4605      	mov	r5, r0
 8010024:	4630      	mov	r0, r6
 8010026:	f7f0 fd83 	bl	8000b30 <__aeabi_fsub>
 801002a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 801002e:	f7f0 fe89 	bl	8000d44 <__aeabi_fmul>
 8010032:	2100      	movs	r1, #0
 8010034:	9005      	str	r0, [sp, #20]
 8010036:	f7f1 f819 	bl	800106c <__aeabi_fcmpeq>
 801003a:	b1f0      	cbz	r0, 801007a <__ieee754_rem_pio2f+0x282>
 801003c:	2100      	movs	r1, #0
 801003e:	4628      	mov	r0, r5
 8010040:	f7f1 f814 	bl	800106c <__aeabi_fcmpeq>
 8010044:	2800      	cmp	r0, #0
 8010046:	bf14      	ite	ne
 8010048:	2301      	movne	r3, #1
 801004a:	2302      	moveq	r3, #2
 801004c:	4a18      	ldr	r2, [pc, #96]	; (80100b0 <__ieee754_rem_pio2f+0x2b8>)
 801004e:	4621      	mov	r1, r4
 8010050:	9201      	str	r2, [sp, #4]
 8010052:	2202      	movs	r2, #2
 8010054:	a803      	add	r0, sp, #12
 8010056:	9200      	str	r2, [sp, #0]
 8010058:	463a      	mov	r2, r7
 801005a:	f000 f8fd 	bl	8010258 <__kernel_rem_pio2f>
 801005e:	f1ba 0f00 	cmp.w	sl, #0
 8010062:	4605      	mov	r5, r0
 8010064:	f6bf aef2 	bge.w	800fe4c <__ieee754_rem_pio2f+0x54>
 8010068:	6823      	ldr	r3, [r4, #0]
 801006a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801006e:	6023      	str	r3, [r4, #0]
 8010070:	6863      	ldr	r3, [r4, #4]
 8010072:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8010076:	6063      	str	r3, [r4, #4]
 8010078:	e794      	b.n	800ffa4 <__ieee754_rem_pio2f+0x1ac>
 801007a:	2303      	movs	r3, #3
 801007c:	e7e6      	b.n	801004c <__ieee754_rem_pio2f+0x254>
 801007e:	bf00      	nop
 8010080:	3f490fd8 	.word	0x3f490fd8
 8010084:	4016cbe3 	.word	0x4016cbe3
 8010088:	3fc90f80 	.word	0x3fc90f80
 801008c:	3fc90fd0 	.word	0x3fc90fd0
 8010090:	37354443 	.word	0x37354443
 8010094:	37354400 	.word	0x37354400
 8010098:	2e85a308 	.word	0x2e85a308
 801009c:	43490f80 	.word	0x43490f80
 80100a0:	3f22f984 	.word	0x3f22f984
 80100a4:	08011f28 	.word	0x08011f28
 80100a8:	2e85a300 	.word	0x2e85a300
 80100ac:	248d3132 	.word	0x248d3132
 80100b0:	08011fa8 	.word	0x08011fa8

080100b4 <__ieee754_sqrtf>:
 80100b4:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80100b8:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80100bc:	b570      	push	{r4, r5, r6, lr}
 80100be:	4603      	mov	r3, r0
 80100c0:	4604      	mov	r4, r0
 80100c2:	d309      	bcc.n	80100d8 <__ieee754_sqrtf+0x24>
 80100c4:	4601      	mov	r1, r0
 80100c6:	f7f0 fe3d 	bl	8000d44 <__aeabi_fmul>
 80100ca:	4601      	mov	r1, r0
 80100cc:	4620      	mov	r0, r4
 80100ce:	f7f0 fd31 	bl	8000b34 <__addsf3>
 80100d2:	4604      	mov	r4, r0
 80100d4:	4620      	mov	r0, r4
 80100d6:	bd70      	pop	{r4, r5, r6, pc}
 80100d8:	2a00      	cmp	r2, #0
 80100da:	d0fb      	beq.n	80100d4 <__ieee754_sqrtf+0x20>
 80100dc:	2800      	cmp	r0, #0
 80100de:	da06      	bge.n	80100ee <__ieee754_sqrtf+0x3a>
 80100e0:	4601      	mov	r1, r0
 80100e2:	f7f0 fd25 	bl	8000b30 <__aeabi_fsub>
 80100e6:	4601      	mov	r1, r0
 80100e8:	f7f0 fee0 	bl	8000eac <__aeabi_fdiv>
 80100ec:	e7f1      	b.n	80100d2 <__ieee754_sqrtf+0x1e>
 80100ee:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 80100f2:	ea4f 51e0 	mov.w	r1, r0, asr #23
 80100f6:	d029      	beq.n	801014c <__ieee754_sqrtf+0x98>
 80100f8:	f3c3 0216 	ubfx	r2, r3, #0, #23
 80100fc:	07cb      	lsls	r3, r1, #31
 80100fe:	f04f 0300 	mov.w	r3, #0
 8010102:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 8010106:	f04f 0419 	mov.w	r4, #25
 801010a:	461e      	mov	r6, r3
 801010c:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8010110:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8010114:	bf58      	it	pl
 8010116:	0052      	lslpl	r2, r2, #1
 8010118:	1040      	asrs	r0, r0, #1
 801011a:	0052      	lsls	r2, r2, #1
 801011c:	1875      	adds	r5, r6, r1
 801011e:	4295      	cmp	r5, r2
 8010120:	bfde      	ittt	le
 8010122:	186e      	addle	r6, r5, r1
 8010124:	1b52      	suble	r2, r2, r5
 8010126:	185b      	addle	r3, r3, r1
 8010128:	3c01      	subs	r4, #1
 801012a:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801012e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8010132:	d1f3      	bne.n	801011c <__ieee754_sqrtf+0x68>
 8010134:	b112      	cbz	r2, 801013c <__ieee754_sqrtf+0x88>
 8010136:	3301      	adds	r3, #1
 8010138:	f023 0301 	bic.w	r3, r3, #1
 801013c:	105c      	asrs	r4, r3, #1
 801013e:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8010142:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 8010146:	e7c5      	b.n	80100d4 <__ieee754_sqrtf+0x20>
 8010148:	005b      	lsls	r3, r3, #1
 801014a:	3201      	adds	r2, #1
 801014c:	0218      	lsls	r0, r3, #8
 801014e:	d5fb      	bpl.n	8010148 <__ieee754_sqrtf+0x94>
 8010150:	3a01      	subs	r2, #1
 8010152:	1a89      	subs	r1, r1, r2
 8010154:	e7d0      	b.n	80100f8 <__ieee754_sqrtf+0x44>
	...

08010158 <__kernel_cosf>:
 8010158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801015c:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 8010160:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8010164:	4606      	mov	r6, r0
 8010166:	4688      	mov	r8, r1
 8010168:	da03      	bge.n	8010172 <__kernel_cosf+0x1a>
 801016a:	f7f0 ffc7 	bl	80010fc <__aeabi_f2iz>
 801016e:	2800      	cmp	r0, #0
 8010170:	d05c      	beq.n	801022c <__kernel_cosf+0xd4>
 8010172:	4631      	mov	r1, r6
 8010174:	4630      	mov	r0, r6
 8010176:	f7f0 fde5 	bl	8000d44 <__aeabi_fmul>
 801017a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 801017e:	4605      	mov	r5, r0
 8010180:	f7f0 fde0 	bl	8000d44 <__aeabi_fmul>
 8010184:	492b      	ldr	r1, [pc, #172]	; (8010234 <__kernel_cosf+0xdc>)
 8010186:	4607      	mov	r7, r0
 8010188:	4628      	mov	r0, r5
 801018a:	f7f0 fddb 	bl	8000d44 <__aeabi_fmul>
 801018e:	492a      	ldr	r1, [pc, #168]	; (8010238 <__kernel_cosf+0xe0>)
 8010190:	f7f0 fcd0 	bl	8000b34 <__addsf3>
 8010194:	4629      	mov	r1, r5
 8010196:	f7f0 fdd5 	bl	8000d44 <__aeabi_fmul>
 801019a:	4928      	ldr	r1, [pc, #160]	; (801023c <__kernel_cosf+0xe4>)
 801019c:	f7f0 fcc8 	bl	8000b30 <__aeabi_fsub>
 80101a0:	4629      	mov	r1, r5
 80101a2:	f7f0 fdcf 	bl	8000d44 <__aeabi_fmul>
 80101a6:	4926      	ldr	r1, [pc, #152]	; (8010240 <__kernel_cosf+0xe8>)
 80101a8:	f7f0 fcc4 	bl	8000b34 <__addsf3>
 80101ac:	4629      	mov	r1, r5
 80101ae:	f7f0 fdc9 	bl	8000d44 <__aeabi_fmul>
 80101b2:	4924      	ldr	r1, [pc, #144]	; (8010244 <__kernel_cosf+0xec>)
 80101b4:	f7f0 fcbc 	bl	8000b30 <__aeabi_fsub>
 80101b8:	4629      	mov	r1, r5
 80101ba:	f7f0 fdc3 	bl	8000d44 <__aeabi_fmul>
 80101be:	4922      	ldr	r1, [pc, #136]	; (8010248 <__kernel_cosf+0xf0>)
 80101c0:	f7f0 fcb8 	bl	8000b34 <__addsf3>
 80101c4:	4629      	mov	r1, r5
 80101c6:	f7f0 fdbd 	bl	8000d44 <__aeabi_fmul>
 80101ca:	4629      	mov	r1, r5
 80101cc:	f7f0 fdba 	bl	8000d44 <__aeabi_fmul>
 80101d0:	4641      	mov	r1, r8
 80101d2:	4605      	mov	r5, r0
 80101d4:	4630      	mov	r0, r6
 80101d6:	f7f0 fdb5 	bl	8000d44 <__aeabi_fmul>
 80101da:	4601      	mov	r1, r0
 80101dc:	4628      	mov	r0, r5
 80101de:	f7f0 fca7 	bl	8000b30 <__aeabi_fsub>
 80101e2:	4b1a      	ldr	r3, [pc, #104]	; (801024c <__kernel_cosf+0xf4>)
 80101e4:	4605      	mov	r5, r0
 80101e6:	429c      	cmp	r4, r3
 80101e8:	dc0a      	bgt.n	8010200 <__kernel_cosf+0xa8>
 80101ea:	4601      	mov	r1, r0
 80101ec:	4638      	mov	r0, r7
 80101ee:	f7f0 fc9f 	bl	8000b30 <__aeabi_fsub>
 80101f2:	4601      	mov	r1, r0
 80101f4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80101f8:	f7f0 fc9a 	bl	8000b30 <__aeabi_fsub>
 80101fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010200:	4b13      	ldr	r3, [pc, #76]	; (8010250 <__kernel_cosf+0xf8>)
 8010202:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8010206:	429c      	cmp	r4, r3
 8010208:	bfcc      	ite	gt
 801020a:	4c12      	ldrgt	r4, [pc, #72]	; (8010254 <__kernel_cosf+0xfc>)
 801020c:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 8010210:	4621      	mov	r1, r4
 8010212:	f7f0 fc8d 	bl	8000b30 <__aeabi_fsub>
 8010216:	4621      	mov	r1, r4
 8010218:	4606      	mov	r6, r0
 801021a:	4638      	mov	r0, r7
 801021c:	f7f0 fc88 	bl	8000b30 <__aeabi_fsub>
 8010220:	4629      	mov	r1, r5
 8010222:	f7f0 fc85 	bl	8000b30 <__aeabi_fsub>
 8010226:	4601      	mov	r1, r0
 8010228:	4630      	mov	r0, r6
 801022a:	e7e5      	b.n	80101f8 <__kernel_cosf+0xa0>
 801022c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8010230:	e7e4      	b.n	80101fc <__kernel_cosf+0xa4>
 8010232:	bf00      	nop
 8010234:	ad47d74e 	.word	0xad47d74e
 8010238:	310f74f6 	.word	0x310f74f6
 801023c:	3493f27c 	.word	0x3493f27c
 8010240:	37d00d01 	.word	0x37d00d01
 8010244:	3ab60b61 	.word	0x3ab60b61
 8010248:	3d2aaaab 	.word	0x3d2aaaab
 801024c:	3e999999 	.word	0x3e999999
 8010250:	3f480000 	.word	0x3f480000
 8010254:	3e900000 	.word	0x3e900000

08010258 <__kernel_rem_pio2f>:
 8010258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801025c:	b0db      	sub	sp, #364	; 0x16c
 801025e:	9202      	str	r2, [sp, #8]
 8010260:	9304      	str	r3, [sp, #16]
 8010262:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8010264:	4bc5      	ldr	r3, [pc, #788]	; (801057c <__kernel_rem_pio2f+0x324>)
 8010266:	9005      	str	r0, [sp, #20]
 8010268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801026c:	9100      	str	r1, [sp, #0]
 801026e:	9301      	str	r3, [sp, #4]
 8010270:	9b04      	ldr	r3, [sp, #16]
 8010272:	3b01      	subs	r3, #1
 8010274:	9303      	str	r3, [sp, #12]
 8010276:	9b02      	ldr	r3, [sp, #8]
 8010278:	1d1a      	adds	r2, r3, #4
 801027a:	f2c0 809b 	blt.w	80103b4 <__kernel_rem_pio2f+0x15c>
 801027e:	1edc      	subs	r4, r3, #3
 8010280:	bf48      	it	mi
 8010282:	1d1c      	addmi	r4, r3, #4
 8010284:	10e4      	asrs	r4, r4, #3
 8010286:	2500      	movs	r5, #0
 8010288:	f04f 0a00 	mov.w	sl, #0
 801028c:	1c67      	adds	r7, r4, #1
 801028e:	00fb      	lsls	r3, r7, #3
 8010290:	9306      	str	r3, [sp, #24]
 8010292:	9b02      	ldr	r3, [sp, #8]
 8010294:	9a03      	ldr	r2, [sp, #12]
 8010296:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 801029a:	9b01      	ldr	r3, [sp, #4]
 801029c:	1aa6      	subs	r6, r4, r2
 801029e:	eb03 0802 	add.w	r8, r3, r2
 80102a2:	9b65      	ldr	r3, [sp, #404]	; 0x194
 80102a4:	f10d 0b78 	add.w	fp, sp, #120	; 0x78
 80102a8:	eb03 0986 	add.w	r9, r3, r6, lsl #2
 80102ac:	4545      	cmp	r5, r8
 80102ae:	f340 8083 	ble.w	80103b8 <__kernel_rem_pio2f+0x160>
 80102b2:	f04f 0800 	mov.w	r8, #0
 80102b6:	f04f 0b00 	mov.w	fp, #0
 80102ba:	9b04      	ldr	r3, [sp, #16]
 80102bc:	aa1e      	add	r2, sp, #120	; 0x78
 80102be:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80102c2:	ab46      	add	r3, sp, #280	; 0x118
 80102c4:	9a01      	ldr	r2, [sp, #4]
 80102c6:	4590      	cmp	r8, r2
 80102c8:	f340 809c 	ble.w	8010404 <__kernel_rem_pio2f+0x1ac>
 80102cc:	4613      	mov	r3, r2
 80102ce:	aa0a      	add	r2, sp, #40	; 0x28
 80102d0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80102d4:	9308      	str	r3, [sp, #32]
 80102d6:	9b65      	ldr	r3, [sp, #404]	; 0x194
 80102d8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80102dc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80102e0:	9307      	str	r3, [sp, #28]
 80102e2:	ad0a      	add	r5, sp, #40	; 0x28
 80102e4:	462e      	mov	r6, r5
 80102e6:	46c3      	mov	fp, r8
 80102e8:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 80102ec:	ab5a      	add	r3, sp, #360	; 0x168
 80102ee:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 80102f2:	f853 4c50 	ldr.w	r4, [r3, #-80]
 80102f6:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 80102fa:	f1bb 0f00 	cmp.w	fp, #0
 80102fe:	f300 8086 	bgt.w	801040e <__kernel_rem_pio2f+0x1b6>
 8010302:	4639      	mov	r1, r7
 8010304:	4620      	mov	r0, r4
 8010306:	f000 fc3b 	bl	8010b80 <scalbnf>
 801030a:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 801030e:	4604      	mov	r4, r0
 8010310:	f7f0 fd18 	bl	8000d44 <__aeabi_fmul>
 8010314:	f000 fbee 	bl	8010af4 <floorf>
 8010318:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 801031c:	f7f0 fd12 	bl	8000d44 <__aeabi_fmul>
 8010320:	4601      	mov	r1, r0
 8010322:	4620      	mov	r0, r4
 8010324:	f7f0 fc04 	bl	8000b30 <__aeabi_fsub>
 8010328:	4604      	mov	r4, r0
 801032a:	f7f0 fee7 	bl	80010fc <__aeabi_f2iz>
 801032e:	4606      	mov	r6, r0
 8010330:	f7f0 fcb4 	bl	8000c9c <__aeabi_i2f>
 8010334:	4601      	mov	r1, r0
 8010336:	4620      	mov	r0, r4
 8010338:	f7f0 fbfa 	bl	8000b30 <__aeabi_fsub>
 801033c:	2f00      	cmp	r7, #0
 801033e:	4681      	mov	r9, r0
 8010340:	f340 8084 	ble.w	801044c <__kernel_rem_pio2f+0x1f4>
 8010344:	f108 32ff 	add.w	r2, r8, #4294967295
 8010348:	ab0a      	add	r3, sp, #40	; 0x28
 801034a:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 801034e:	f1c7 0108 	rsb	r1, r7, #8
 8010352:	fa44 f301 	asr.w	r3, r4, r1
 8010356:	441e      	add	r6, r3
 8010358:	408b      	lsls	r3, r1
 801035a:	1ae4      	subs	r4, r4, r3
 801035c:	f1c7 0007 	rsb	r0, r7, #7
 8010360:	ab0a      	add	r3, sp, #40	; 0x28
 8010362:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010366:	4104      	asrs	r4, r0
 8010368:	2c00      	cmp	r4, #0
 801036a:	dd7e      	ble.n	801046a <__kernel_rem_pio2f+0x212>
 801036c:	2200      	movs	r2, #0
 801036e:	4692      	mov	sl, r2
 8010370:	3601      	adds	r6, #1
 8010372:	4590      	cmp	r8, r2
 8010374:	f300 80b0 	bgt.w	80104d8 <__kernel_rem_pio2f+0x280>
 8010378:	2f00      	cmp	r7, #0
 801037a:	dd05      	ble.n	8010388 <__kernel_rem_pio2f+0x130>
 801037c:	2f01      	cmp	r7, #1
 801037e:	f000 80bd 	beq.w	80104fc <__kernel_rem_pio2f+0x2a4>
 8010382:	2f02      	cmp	r7, #2
 8010384:	f000 80c5 	beq.w	8010512 <__kernel_rem_pio2f+0x2ba>
 8010388:	2c02      	cmp	r4, #2
 801038a:	d16e      	bne.n	801046a <__kernel_rem_pio2f+0x212>
 801038c:	4649      	mov	r1, r9
 801038e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8010392:	f7f0 fbcd 	bl	8000b30 <__aeabi_fsub>
 8010396:	4681      	mov	r9, r0
 8010398:	f1ba 0f00 	cmp.w	sl, #0
 801039c:	d065      	beq.n	801046a <__kernel_rem_pio2f+0x212>
 801039e:	4639      	mov	r1, r7
 80103a0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80103a4:	f000 fbec 	bl	8010b80 <scalbnf>
 80103a8:	4601      	mov	r1, r0
 80103aa:	4648      	mov	r0, r9
 80103ac:	f7f0 fbc0 	bl	8000b30 <__aeabi_fsub>
 80103b0:	4681      	mov	r9, r0
 80103b2:	e05a      	b.n	801046a <__kernel_rem_pio2f+0x212>
 80103b4:	2400      	movs	r4, #0
 80103b6:	e766      	b.n	8010286 <__kernel_rem_pio2f+0x2e>
 80103b8:	42ee      	cmn	r6, r5
 80103ba:	d407      	bmi.n	80103cc <__kernel_rem_pio2f+0x174>
 80103bc:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80103c0:	f7f0 fc6c 	bl	8000c9c <__aeabi_i2f>
 80103c4:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 80103c8:	3501      	adds	r5, #1
 80103ca:	e76f      	b.n	80102ac <__kernel_rem_pio2f+0x54>
 80103cc:	4650      	mov	r0, sl
 80103ce:	e7f9      	b.n	80103c4 <__kernel_rem_pio2f+0x16c>
 80103d0:	9b05      	ldr	r3, [sp, #20]
 80103d2:	f8da 1000 	ldr.w	r1, [sl]
 80103d6:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
 80103da:	f7f0 fcb3 	bl	8000d44 <__aeabi_fmul>
 80103de:	4601      	mov	r1, r0
 80103e0:	4630      	mov	r0, r6
 80103e2:	f7f0 fba7 	bl	8000b34 <__addsf3>
 80103e6:	4606      	mov	r6, r0
 80103e8:	f109 0901 	add.w	r9, r9, #1
 80103ec:	ab46      	add	r3, sp, #280	; 0x118
 80103ee:	9a03      	ldr	r2, [sp, #12]
 80103f0:	f1aa 0a04 	sub.w	sl, sl, #4
 80103f4:	4591      	cmp	r9, r2
 80103f6:	ddeb      	ble.n	80103d0 <__kernel_rem_pio2f+0x178>
 80103f8:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 80103fc:	3504      	adds	r5, #4
 80103fe:	f108 0801 	add.w	r8, r8, #1
 8010402:	e75f      	b.n	80102c4 <__kernel_rem_pio2f+0x6c>
 8010404:	46aa      	mov	sl, r5
 8010406:	465e      	mov	r6, fp
 8010408:	f04f 0900 	mov.w	r9, #0
 801040c:	e7ef      	b.n	80103ee <__kernel_rem_pio2f+0x196>
 801040e:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8010412:	4620      	mov	r0, r4
 8010414:	f7f0 fc96 	bl	8000d44 <__aeabi_fmul>
 8010418:	f7f0 fe70 	bl	80010fc <__aeabi_f2iz>
 801041c:	f7f0 fc3e 	bl	8000c9c <__aeabi_i2f>
 8010420:	4649      	mov	r1, r9
 8010422:	9009      	str	r0, [sp, #36]	; 0x24
 8010424:	f7f0 fc8e 	bl	8000d44 <__aeabi_fmul>
 8010428:	4601      	mov	r1, r0
 801042a:	4620      	mov	r0, r4
 801042c:	f7f0 fb80 	bl	8000b30 <__aeabi_fsub>
 8010430:	f7f0 fe64 	bl	80010fc <__aeabi_f2iz>
 8010434:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010436:	f10b 3bff 	add.w	fp, fp, #4294967295
 801043a:	f846 0b04 	str.w	r0, [r6], #4
 801043e:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 8010442:	4618      	mov	r0, r3
 8010444:	f7f0 fb76 	bl	8000b34 <__addsf3>
 8010448:	4604      	mov	r4, r0
 801044a:	e756      	b.n	80102fa <__kernel_rem_pio2f+0xa2>
 801044c:	d106      	bne.n	801045c <__kernel_rem_pio2f+0x204>
 801044e:	f108 33ff 	add.w	r3, r8, #4294967295
 8010452:	aa0a      	add	r2, sp, #40	; 0x28
 8010454:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010458:	1224      	asrs	r4, r4, #8
 801045a:	e785      	b.n	8010368 <__kernel_rem_pio2f+0x110>
 801045c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8010460:	f7f0 fe22 	bl	80010a8 <__aeabi_fcmpge>
 8010464:	4604      	mov	r4, r0
 8010466:	2800      	cmp	r0, #0
 8010468:	d134      	bne.n	80104d4 <__kernel_rem_pio2f+0x27c>
 801046a:	2100      	movs	r1, #0
 801046c:	4648      	mov	r0, r9
 801046e:	f7f0 fdfd 	bl	800106c <__aeabi_fcmpeq>
 8010472:	2800      	cmp	r0, #0
 8010474:	f000 809a 	beq.w	80105ac <__kernel_rem_pio2f+0x354>
 8010478:	f108 35ff 	add.w	r5, r8, #4294967295
 801047c:	462b      	mov	r3, r5
 801047e:	2200      	movs	r2, #0
 8010480:	9901      	ldr	r1, [sp, #4]
 8010482:	428b      	cmp	r3, r1
 8010484:	da4d      	bge.n	8010522 <__kernel_rem_pio2f+0x2ca>
 8010486:	2a00      	cmp	r2, #0
 8010488:	d07c      	beq.n	8010584 <__kernel_rem_pio2f+0x32c>
 801048a:	ab0a      	add	r3, sp, #40	; 0x28
 801048c:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8010490:	3f08      	subs	r7, #8
 8010492:	2b00      	cmp	r3, #0
 8010494:	f000 8088 	beq.w	80105a8 <__kernel_rem_pio2f+0x350>
 8010498:	4639      	mov	r1, r7
 801049a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 801049e:	f000 fb6f 	bl	8010b80 <scalbnf>
 80104a2:	46aa      	mov	sl, r5
 80104a4:	4681      	mov	r9, r0
 80104a6:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 80104aa:	af46      	add	r7, sp, #280	; 0x118
 80104ac:	f1ba 0f00 	cmp.w	sl, #0
 80104b0:	f280 80b1 	bge.w	8010616 <__kernel_rem_pio2f+0x3be>
 80104b4:	46a9      	mov	r9, r5
 80104b6:	f04f 0a00 	mov.w	sl, #0
 80104ba:	2200      	movs	r2, #0
 80104bc:	f1b9 0f00 	cmp.w	r9, #0
 80104c0:	f2c0 80db 	blt.w	801067a <__kernel_rem_pio2f+0x422>
 80104c4:	a946      	add	r1, sp, #280	; 0x118
 80104c6:	4617      	mov	r7, r2
 80104c8:	f04f 0800 	mov.w	r8, #0
 80104cc:	4b2c      	ldr	r3, [pc, #176]	; (8010580 <__kernel_rem_pio2f+0x328>)
 80104ce:	eb01 0b89 	add.w	fp, r1, r9, lsl #2
 80104d2:	e0c3      	b.n	801065c <__kernel_rem_pio2f+0x404>
 80104d4:	2402      	movs	r4, #2
 80104d6:	e749      	b.n	801036c <__kernel_rem_pio2f+0x114>
 80104d8:	682b      	ldr	r3, [r5, #0]
 80104da:	f1ba 0f00 	cmp.w	sl, #0
 80104de:	d108      	bne.n	80104f2 <__kernel_rem_pio2f+0x29a>
 80104e0:	b11b      	cbz	r3, 80104ea <__kernel_rem_pio2f+0x292>
 80104e2:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80104e6:	602b      	str	r3, [r5, #0]
 80104e8:	2301      	movs	r3, #1
 80104ea:	469a      	mov	sl, r3
 80104ec:	3201      	adds	r2, #1
 80104ee:	3504      	adds	r5, #4
 80104f0:	e73f      	b.n	8010372 <__kernel_rem_pio2f+0x11a>
 80104f2:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 80104f6:	602b      	str	r3, [r5, #0]
 80104f8:	4653      	mov	r3, sl
 80104fa:	e7f6      	b.n	80104ea <__kernel_rem_pio2f+0x292>
 80104fc:	f108 32ff 	add.w	r2, r8, #4294967295
 8010500:	ab0a      	add	r3, sp, #40	; 0x28
 8010502:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010506:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801050a:	a90a      	add	r1, sp, #40	; 0x28
 801050c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8010510:	e73a      	b.n	8010388 <__kernel_rem_pio2f+0x130>
 8010512:	f108 32ff 	add.w	r2, r8, #4294967295
 8010516:	ab0a      	add	r3, sp, #40	; 0x28
 8010518:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801051c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010520:	e7f3      	b.n	801050a <__kernel_rem_pio2f+0x2b2>
 8010522:	a90a      	add	r1, sp, #40	; 0x28
 8010524:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8010528:	3b01      	subs	r3, #1
 801052a:	430a      	orrs	r2, r1
 801052c:	e7a8      	b.n	8010480 <__kernel_rem_pio2f+0x228>
 801052e:	3301      	adds	r3, #1
 8010530:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8010534:	2900      	cmp	r1, #0
 8010536:	d0fa      	beq.n	801052e <__kernel_rem_pio2f+0x2d6>
 8010538:	9a04      	ldr	r2, [sp, #16]
 801053a:	f108 0501 	add.w	r5, r8, #1
 801053e:	eb08 0402 	add.w	r4, r8, r2
 8010542:	aa1e      	add	r2, sp, #120	; 0x78
 8010544:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8010548:	4498      	add	r8, r3
 801054a:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 801054e:	45a8      	cmp	r8, r5
 8010550:	f6ff aec7 	blt.w	80102e2 <__kernel_rem_pio2f+0x8a>
 8010554:	9b07      	ldr	r3, [sp, #28]
 8010556:	46a3      	mov	fp, r4
 8010558:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801055c:	f7f0 fb9e 	bl	8000c9c <__aeabi_i2f>
 8010560:	f04f 0a00 	mov.w	sl, #0
 8010564:	2600      	movs	r6, #0
 8010566:	f84b 0b04 	str.w	r0, [fp], #4
 801056a:	9b03      	ldr	r3, [sp, #12]
 801056c:	459a      	cmp	sl, r3
 801056e:	dd0c      	ble.n	801058a <__kernel_rem_pio2f+0x332>
 8010570:	f849 6025 	str.w	r6, [r9, r5, lsl #2]
 8010574:	465c      	mov	r4, fp
 8010576:	3501      	adds	r5, #1
 8010578:	e7e9      	b.n	801054e <__kernel_rem_pio2f+0x2f6>
 801057a:	bf00      	nop
 801057c:	080122ec 	.word	0x080122ec
 8010580:	080122c0 	.word	0x080122c0
 8010584:	2301      	movs	r3, #1
 8010586:	9a08      	ldr	r2, [sp, #32]
 8010588:	e7d2      	b.n	8010530 <__kernel_rem_pio2f+0x2d8>
 801058a:	9b05      	ldr	r3, [sp, #20]
 801058c:	f854 0904 	ldr.w	r0, [r4], #-4
 8010590:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 8010594:	f7f0 fbd6 	bl	8000d44 <__aeabi_fmul>
 8010598:	4601      	mov	r1, r0
 801059a:	4630      	mov	r0, r6
 801059c:	f7f0 faca 	bl	8000b34 <__addsf3>
 80105a0:	f10a 0a01 	add.w	sl, sl, #1
 80105a4:	4606      	mov	r6, r0
 80105a6:	e7e0      	b.n	801056a <__kernel_rem_pio2f+0x312>
 80105a8:	3d01      	subs	r5, #1
 80105aa:	e76e      	b.n	801048a <__kernel_rem_pio2f+0x232>
 80105ac:	9b06      	ldr	r3, [sp, #24]
 80105ae:	9a02      	ldr	r2, [sp, #8]
 80105b0:	4648      	mov	r0, r9
 80105b2:	1a99      	subs	r1, r3, r2
 80105b4:	f000 fae4 	bl	8010b80 <scalbnf>
 80105b8:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80105bc:	4605      	mov	r5, r0
 80105be:	f7f0 fd73 	bl	80010a8 <__aeabi_fcmpge>
 80105c2:	b300      	cbz	r0, 8010606 <__kernel_rem_pio2f+0x3ae>
 80105c4:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 80105c8:	4628      	mov	r0, r5
 80105ca:	f7f0 fbbb 	bl	8000d44 <__aeabi_fmul>
 80105ce:	f7f0 fd95 	bl	80010fc <__aeabi_f2iz>
 80105d2:	f7f0 fb63 	bl	8000c9c <__aeabi_i2f>
 80105d6:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80105da:	4681      	mov	r9, r0
 80105dc:	f7f0 fbb2 	bl	8000d44 <__aeabi_fmul>
 80105e0:	4601      	mov	r1, r0
 80105e2:	4628      	mov	r0, r5
 80105e4:	f7f0 faa4 	bl	8000b30 <__aeabi_fsub>
 80105e8:	f7f0 fd88 	bl	80010fc <__aeabi_f2iz>
 80105ec:	ab0a      	add	r3, sp, #40	; 0x28
 80105ee:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80105f2:	4648      	mov	r0, r9
 80105f4:	f7f0 fd82 	bl	80010fc <__aeabi_f2iz>
 80105f8:	f108 0501 	add.w	r5, r8, #1
 80105fc:	ab0a      	add	r3, sp, #40	; 0x28
 80105fe:	3708      	adds	r7, #8
 8010600:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8010604:	e748      	b.n	8010498 <__kernel_rem_pio2f+0x240>
 8010606:	4628      	mov	r0, r5
 8010608:	f7f0 fd78 	bl	80010fc <__aeabi_f2iz>
 801060c:	ab0a      	add	r3, sp, #40	; 0x28
 801060e:	4645      	mov	r5, r8
 8010610:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8010614:	e740      	b.n	8010498 <__kernel_rem_pio2f+0x240>
 8010616:	ab0a      	add	r3, sp, #40	; 0x28
 8010618:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 801061c:	f7f0 fb3e 	bl	8000c9c <__aeabi_i2f>
 8010620:	4649      	mov	r1, r9
 8010622:	f7f0 fb8f 	bl	8000d44 <__aeabi_fmul>
 8010626:	4641      	mov	r1, r8
 8010628:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 801062c:	4648      	mov	r0, r9
 801062e:	f7f0 fb89 	bl	8000d44 <__aeabi_fmul>
 8010632:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010636:	4681      	mov	r9, r0
 8010638:	e738      	b.n	80104ac <__kernel_rem_pio2f+0x254>
 801063a:	f853 0b04 	ldr.w	r0, [r3], #4
 801063e:	f85b 1b04 	ldr.w	r1, [fp], #4
 8010642:	9203      	str	r2, [sp, #12]
 8010644:	9302      	str	r3, [sp, #8]
 8010646:	f7f0 fb7d 	bl	8000d44 <__aeabi_fmul>
 801064a:	4601      	mov	r1, r0
 801064c:	4638      	mov	r0, r7
 801064e:	f7f0 fa71 	bl	8000b34 <__addsf3>
 8010652:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8010656:	4607      	mov	r7, r0
 8010658:	f108 0801 	add.w	r8, r8, #1
 801065c:	9901      	ldr	r1, [sp, #4]
 801065e:	4588      	cmp	r8, r1
 8010660:	dc01      	bgt.n	8010666 <__kernel_rem_pio2f+0x40e>
 8010662:	45c2      	cmp	sl, r8
 8010664:	dae9      	bge.n	801063a <__kernel_rem_pio2f+0x3e2>
 8010666:	ab5a      	add	r3, sp, #360	; 0x168
 8010668:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 801066c:	f843 7ca0 	str.w	r7, [r3, #-160]
 8010670:	f109 39ff 	add.w	r9, r9, #4294967295
 8010674:	f10a 0a01 	add.w	sl, sl, #1
 8010678:	e720      	b.n	80104bc <__kernel_rem_pio2f+0x264>
 801067a:	9b64      	ldr	r3, [sp, #400]	; 0x190
 801067c:	2b02      	cmp	r3, #2
 801067e:	dc07      	bgt.n	8010690 <__kernel_rem_pio2f+0x438>
 8010680:	2b00      	cmp	r3, #0
 8010682:	dc4d      	bgt.n	8010720 <__kernel_rem_pio2f+0x4c8>
 8010684:	d02e      	beq.n	80106e4 <__kernel_rem_pio2f+0x48c>
 8010686:	f006 0007 	and.w	r0, r6, #7
 801068a:	b05b      	add	sp, #364	; 0x16c
 801068c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010690:	9b64      	ldr	r3, [sp, #400]	; 0x190
 8010692:	2b03      	cmp	r3, #3
 8010694:	d1f7      	bne.n	8010686 <__kernel_rem_pio2f+0x42e>
 8010696:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 801069a:	eb0b 0785 	add.w	r7, fp, r5, lsl #2
 801069e:	46b8      	mov	r8, r7
 80106a0:	46aa      	mov	sl, r5
 80106a2:	f1ba 0f00 	cmp.w	sl, #0
 80106a6:	dc48      	bgt.n	801073a <__kernel_rem_pio2f+0x4e2>
 80106a8:	46a9      	mov	r9, r5
 80106aa:	f1b9 0f01 	cmp.w	r9, #1
 80106ae:	dc5f      	bgt.n	8010770 <__kernel_rem_pio2f+0x518>
 80106b0:	2000      	movs	r0, #0
 80106b2:	2d01      	cmp	r5, #1
 80106b4:	dc75      	bgt.n	80107a2 <__kernel_rem_pio2f+0x54a>
 80106b6:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 80106b8:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 80106ba:	2c00      	cmp	r4, #0
 80106bc:	d177      	bne.n	80107ae <__kernel_rem_pio2f+0x556>
 80106be:	9900      	ldr	r1, [sp, #0]
 80106c0:	600a      	str	r2, [r1, #0]
 80106c2:	460a      	mov	r2, r1
 80106c4:	604b      	str	r3, [r1, #4]
 80106c6:	6090      	str	r0, [r2, #8]
 80106c8:	e7dd      	b.n	8010686 <__kernel_rem_pio2f+0x42e>
 80106ca:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
 80106ce:	f7f0 fa31 	bl	8000b34 <__addsf3>
 80106d2:	3d01      	subs	r5, #1
 80106d4:	2d00      	cmp	r5, #0
 80106d6:	daf8      	bge.n	80106ca <__kernel_rem_pio2f+0x472>
 80106d8:	b10c      	cbz	r4, 80106de <__kernel_rem_pio2f+0x486>
 80106da:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80106de:	9b00      	ldr	r3, [sp, #0]
 80106e0:	6018      	str	r0, [r3, #0]
 80106e2:	e7d0      	b.n	8010686 <__kernel_rem_pio2f+0x42e>
 80106e4:	2000      	movs	r0, #0
 80106e6:	af32      	add	r7, sp, #200	; 0xc8
 80106e8:	e7f4      	b.n	80106d4 <__kernel_rem_pio2f+0x47c>
 80106ea:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 80106ee:	f7f0 fa21 	bl	8000b34 <__addsf3>
 80106f2:	3f01      	subs	r7, #1
 80106f4:	2f00      	cmp	r7, #0
 80106f6:	daf8      	bge.n	80106ea <__kernel_rem_pio2f+0x492>
 80106f8:	b1bc      	cbz	r4, 801072a <__kernel_rem_pio2f+0x4d2>
 80106fa:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 80106fe:	9a00      	ldr	r2, [sp, #0]
 8010700:	4601      	mov	r1, r0
 8010702:	6013      	str	r3, [r2, #0]
 8010704:	9832      	ldr	r0, [sp, #200]	; 0xc8
 8010706:	f7f0 fa13 	bl	8000b30 <__aeabi_fsub>
 801070a:	2701      	movs	r7, #1
 801070c:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 8010710:	42bd      	cmp	r5, r7
 8010712:	da0c      	bge.n	801072e <__kernel_rem_pio2f+0x4d6>
 8010714:	b10c      	cbz	r4, 801071a <__kernel_rem_pio2f+0x4c2>
 8010716:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 801071a:	9b00      	ldr	r3, [sp, #0]
 801071c:	6058      	str	r0, [r3, #4]
 801071e:	e7b2      	b.n	8010686 <__kernel_rem_pio2f+0x42e>
 8010720:	462f      	mov	r7, r5
 8010722:	2000      	movs	r0, #0
 8010724:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 8010728:	e7e4      	b.n	80106f4 <__kernel_rem_pio2f+0x49c>
 801072a:	4603      	mov	r3, r0
 801072c:	e7e7      	b.n	80106fe <__kernel_rem_pio2f+0x4a6>
 801072e:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 8010732:	f7f0 f9ff 	bl	8000b34 <__addsf3>
 8010736:	3701      	adds	r7, #1
 8010738:	e7ea      	b.n	8010710 <__kernel_rem_pio2f+0x4b8>
 801073a:	f8d8 3000 	ldr.w	r3, [r8]
 801073e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8010742:	4619      	mov	r1, r3
 8010744:	4610      	mov	r0, r2
 8010746:	9302      	str	r3, [sp, #8]
 8010748:	9201      	str	r2, [sp, #4]
 801074a:	f7f0 f9f3 	bl	8000b34 <__addsf3>
 801074e:	9a01      	ldr	r2, [sp, #4]
 8010750:	4601      	mov	r1, r0
 8010752:	4681      	mov	r9, r0
 8010754:	4610      	mov	r0, r2
 8010756:	f7f0 f9eb 	bl	8000b30 <__aeabi_fsub>
 801075a:	9b02      	ldr	r3, [sp, #8]
 801075c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010760:	4619      	mov	r1, r3
 8010762:	f7f0 f9e7 	bl	8000b34 <__addsf3>
 8010766:	f848 0904 	str.w	r0, [r8], #-4
 801076a:	f8c8 9000 	str.w	r9, [r8]
 801076e:	e798      	b.n	80106a2 <__kernel_rem_pio2f+0x44a>
 8010770:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8010774:	f8d7 a000 	ldr.w	sl, [r7]
 8010778:	4618      	mov	r0, r3
 801077a:	4651      	mov	r1, sl
 801077c:	9301      	str	r3, [sp, #4]
 801077e:	f7f0 f9d9 	bl	8000b34 <__addsf3>
 8010782:	9b01      	ldr	r3, [sp, #4]
 8010784:	4601      	mov	r1, r0
 8010786:	4680      	mov	r8, r0
 8010788:	4618      	mov	r0, r3
 801078a:	f7f0 f9d1 	bl	8000b30 <__aeabi_fsub>
 801078e:	4651      	mov	r1, sl
 8010790:	f7f0 f9d0 	bl	8000b34 <__addsf3>
 8010794:	f847 0904 	str.w	r0, [r7], #-4
 8010798:	f109 39ff 	add.w	r9, r9, #4294967295
 801079c:	f8c7 8000 	str.w	r8, [r7]
 80107a0:	e783      	b.n	80106aa <__kernel_rem_pio2f+0x452>
 80107a2:	f85b 1025 	ldr.w	r1, [fp, r5, lsl #2]
 80107a6:	f7f0 f9c5 	bl	8000b34 <__addsf3>
 80107aa:	3d01      	subs	r5, #1
 80107ac:	e781      	b.n	80106b2 <__kernel_rem_pio2f+0x45a>
 80107ae:	9900      	ldr	r1, [sp, #0]
 80107b0:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 80107b4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80107b8:	600a      	str	r2, [r1, #0]
 80107ba:	604b      	str	r3, [r1, #4]
 80107bc:	460a      	mov	r2, r1
 80107be:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80107c2:	e780      	b.n	80106c6 <__kernel_rem_pio2f+0x46e>

080107c4 <__kernel_sinf>:
 80107c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80107c8:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80107cc:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80107d0:	4604      	mov	r4, r0
 80107d2:	460f      	mov	r7, r1
 80107d4:	4691      	mov	r9, r2
 80107d6:	da03      	bge.n	80107e0 <__kernel_sinf+0x1c>
 80107d8:	f7f0 fc90 	bl	80010fc <__aeabi_f2iz>
 80107dc:	2800      	cmp	r0, #0
 80107de:	d035      	beq.n	801084c <__kernel_sinf+0x88>
 80107e0:	4621      	mov	r1, r4
 80107e2:	4620      	mov	r0, r4
 80107e4:	f7f0 faae 	bl	8000d44 <__aeabi_fmul>
 80107e8:	4605      	mov	r5, r0
 80107ea:	4601      	mov	r1, r0
 80107ec:	4620      	mov	r0, r4
 80107ee:	f7f0 faa9 	bl	8000d44 <__aeabi_fmul>
 80107f2:	4929      	ldr	r1, [pc, #164]	; (8010898 <__kernel_sinf+0xd4>)
 80107f4:	4606      	mov	r6, r0
 80107f6:	4628      	mov	r0, r5
 80107f8:	f7f0 faa4 	bl	8000d44 <__aeabi_fmul>
 80107fc:	4927      	ldr	r1, [pc, #156]	; (801089c <__kernel_sinf+0xd8>)
 80107fe:	f7f0 f997 	bl	8000b30 <__aeabi_fsub>
 8010802:	4629      	mov	r1, r5
 8010804:	f7f0 fa9e 	bl	8000d44 <__aeabi_fmul>
 8010808:	4925      	ldr	r1, [pc, #148]	; (80108a0 <__kernel_sinf+0xdc>)
 801080a:	f7f0 f993 	bl	8000b34 <__addsf3>
 801080e:	4629      	mov	r1, r5
 8010810:	f7f0 fa98 	bl	8000d44 <__aeabi_fmul>
 8010814:	4923      	ldr	r1, [pc, #140]	; (80108a4 <__kernel_sinf+0xe0>)
 8010816:	f7f0 f98b 	bl	8000b30 <__aeabi_fsub>
 801081a:	4629      	mov	r1, r5
 801081c:	f7f0 fa92 	bl	8000d44 <__aeabi_fmul>
 8010820:	4921      	ldr	r1, [pc, #132]	; (80108a8 <__kernel_sinf+0xe4>)
 8010822:	f7f0 f987 	bl	8000b34 <__addsf3>
 8010826:	4680      	mov	r8, r0
 8010828:	f1b9 0f00 	cmp.w	r9, #0
 801082c:	d111      	bne.n	8010852 <__kernel_sinf+0x8e>
 801082e:	4601      	mov	r1, r0
 8010830:	4628      	mov	r0, r5
 8010832:	f7f0 fa87 	bl	8000d44 <__aeabi_fmul>
 8010836:	491d      	ldr	r1, [pc, #116]	; (80108ac <__kernel_sinf+0xe8>)
 8010838:	f7f0 f97a 	bl	8000b30 <__aeabi_fsub>
 801083c:	4631      	mov	r1, r6
 801083e:	f7f0 fa81 	bl	8000d44 <__aeabi_fmul>
 8010842:	4601      	mov	r1, r0
 8010844:	4620      	mov	r0, r4
 8010846:	f7f0 f975 	bl	8000b34 <__addsf3>
 801084a:	4604      	mov	r4, r0
 801084c:	4620      	mov	r0, r4
 801084e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010852:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8010856:	4638      	mov	r0, r7
 8010858:	f7f0 fa74 	bl	8000d44 <__aeabi_fmul>
 801085c:	4641      	mov	r1, r8
 801085e:	4681      	mov	r9, r0
 8010860:	4630      	mov	r0, r6
 8010862:	f7f0 fa6f 	bl	8000d44 <__aeabi_fmul>
 8010866:	4601      	mov	r1, r0
 8010868:	4648      	mov	r0, r9
 801086a:	f7f0 f961 	bl	8000b30 <__aeabi_fsub>
 801086e:	4629      	mov	r1, r5
 8010870:	f7f0 fa68 	bl	8000d44 <__aeabi_fmul>
 8010874:	4639      	mov	r1, r7
 8010876:	f7f0 f95b 	bl	8000b30 <__aeabi_fsub>
 801087a:	490c      	ldr	r1, [pc, #48]	; (80108ac <__kernel_sinf+0xe8>)
 801087c:	4605      	mov	r5, r0
 801087e:	4630      	mov	r0, r6
 8010880:	f7f0 fa60 	bl	8000d44 <__aeabi_fmul>
 8010884:	4601      	mov	r1, r0
 8010886:	4628      	mov	r0, r5
 8010888:	f7f0 f954 	bl	8000b34 <__addsf3>
 801088c:	4601      	mov	r1, r0
 801088e:	4620      	mov	r0, r4
 8010890:	f7f0 f94e 	bl	8000b30 <__aeabi_fsub>
 8010894:	e7d9      	b.n	801084a <__kernel_sinf+0x86>
 8010896:	bf00      	nop
 8010898:	2f2ec9d3 	.word	0x2f2ec9d3
 801089c:	32d72f34 	.word	0x32d72f34
 80108a0:	3638ef1b 	.word	0x3638ef1b
 80108a4:	39500d01 	.word	0x39500d01
 80108a8:	3c088889 	.word	0x3c088889
 80108ac:	3e2aaaab 	.word	0x3e2aaaab

080108b0 <fabs>:
 80108b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80108b4:	4770      	bx	lr

080108b6 <finite>:
 80108b6:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 80108ba:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80108be:	0fc0      	lsrs	r0, r0, #31
 80108c0:	4770      	bx	lr
	...

080108c4 <nan>:
 80108c4:	2000      	movs	r0, #0
 80108c6:	4901      	ldr	r1, [pc, #4]	; (80108cc <nan+0x8>)
 80108c8:	4770      	bx	lr
 80108ca:	bf00      	nop
 80108cc:	7ff80000 	.word	0x7ff80000

080108d0 <rint>:
 80108d0:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 80108d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80108d6:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 80108da:	2f13      	cmp	r7, #19
 80108dc:	4602      	mov	r2, r0
 80108de:	460b      	mov	r3, r1
 80108e0:	460c      	mov	r4, r1
 80108e2:	4605      	mov	r5, r0
 80108e4:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 80108e8:	dc59      	bgt.n	801099e <rint+0xce>
 80108ea:	2f00      	cmp	r7, #0
 80108ec:	da2a      	bge.n	8010944 <rint+0x74>
 80108ee:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80108f2:	4301      	orrs	r1, r0
 80108f4:	d022      	beq.n	801093c <rint+0x6c>
 80108f6:	f3c3 0113 	ubfx	r1, r3, #0, #20
 80108fa:	4301      	orrs	r1, r0
 80108fc:	424d      	negs	r5, r1
 80108fe:	430d      	orrs	r5, r1
 8010900:	4936      	ldr	r1, [pc, #216]	; (80109dc <rint+0x10c>)
 8010902:	0c5c      	lsrs	r4, r3, #17
 8010904:	0b2d      	lsrs	r5, r5, #12
 8010906:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 801090a:	0464      	lsls	r4, r4, #17
 801090c:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8010910:	ea45 0304 	orr.w	r3, r5, r4
 8010914:	e9d1 4500 	ldrd	r4, r5, [r1]
 8010918:	4620      	mov	r0, r4
 801091a:	4629      	mov	r1, r5
 801091c:	f7ef fc26 	bl	800016c <__adddf3>
 8010920:	e9cd 0100 	strd	r0, r1, [sp]
 8010924:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010928:	462b      	mov	r3, r5
 801092a:	4622      	mov	r2, r4
 801092c:	f7ef fc1c 	bl	8000168 <__aeabi_dsub>
 8010930:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010934:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 8010938:	4602      	mov	r2, r0
 801093a:	460b      	mov	r3, r1
 801093c:	4610      	mov	r0, r2
 801093e:	4619      	mov	r1, r3
 8010940:	b003      	add	sp, #12
 8010942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010944:	4926      	ldr	r1, [pc, #152]	; (80109e0 <rint+0x110>)
 8010946:	4139      	asrs	r1, r7
 8010948:	ea03 0001 	and.w	r0, r3, r1
 801094c:	4310      	orrs	r0, r2
 801094e:	d0f5      	beq.n	801093c <rint+0x6c>
 8010950:	084b      	lsrs	r3, r1, #1
 8010952:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 8010956:	ea52 0501 	orrs.w	r5, r2, r1
 801095a:	d00c      	beq.n	8010976 <rint+0xa6>
 801095c:	ea24 0303 	bic.w	r3, r4, r3
 8010960:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8010964:	2f13      	cmp	r7, #19
 8010966:	bf0c      	ite	eq
 8010968:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 801096c:	2500      	movne	r5, #0
 801096e:	fa44 f707 	asr.w	r7, r4, r7
 8010972:	ea43 0407 	orr.w	r4, r3, r7
 8010976:	4919      	ldr	r1, [pc, #100]	; (80109dc <rint+0x10c>)
 8010978:	4623      	mov	r3, r4
 801097a:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 801097e:	462a      	mov	r2, r5
 8010980:	e9d6 4500 	ldrd	r4, r5, [r6]
 8010984:	4620      	mov	r0, r4
 8010986:	4629      	mov	r1, r5
 8010988:	f7ef fbf0 	bl	800016c <__adddf3>
 801098c:	e9cd 0100 	strd	r0, r1, [sp]
 8010990:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010994:	4622      	mov	r2, r4
 8010996:	462b      	mov	r3, r5
 8010998:	f7ef fbe6 	bl	8000168 <__aeabi_dsub>
 801099c:	e7cc      	b.n	8010938 <rint+0x68>
 801099e:	2f33      	cmp	r7, #51	; 0x33
 80109a0:	dd05      	ble.n	80109ae <rint+0xde>
 80109a2:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 80109a6:	d1c9      	bne.n	801093c <rint+0x6c>
 80109a8:	f7ef fbe0 	bl	800016c <__adddf3>
 80109ac:	e7c4      	b.n	8010938 <rint+0x68>
 80109ae:	f04f 31ff 	mov.w	r1, #4294967295
 80109b2:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 80109b6:	fa21 f10c 	lsr.w	r1, r1, ip
 80109ba:	4208      	tst	r0, r1
 80109bc:	d0be      	beq.n	801093c <rint+0x6c>
 80109be:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 80109c2:	bf18      	it	ne
 80109c4:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 80109c8:	ea4f 0351 	mov.w	r3, r1, lsr #1
 80109cc:	bf1e      	ittt	ne
 80109ce:	ea20 0303 	bicne.w	r3, r0, r3
 80109d2:	fa45 fc0c 	asrne.w	ip, r5, ip
 80109d6:	ea43 050c 	orrne.w	r5, r3, ip
 80109da:	e7cc      	b.n	8010976 <rint+0xa6>
 80109dc:	080122f8 	.word	0x080122f8
 80109e0:	000fffff 	.word	0x000fffff
 80109e4:	00000000 	.word	0x00000000

080109e8 <scalbn>:
 80109e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109ea:	f3c1 560a 	ubfx	r6, r1, #20, #11
 80109ee:	4604      	mov	r4, r0
 80109f0:	460d      	mov	r5, r1
 80109f2:	4617      	mov	r7, r2
 80109f4:	460b      	mov	r3, r1
 80109f6:	b996      	cbnz	r6, 8010a1e <scalbn+0x36>
 80109f8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80109fc:	4303      	orrs	r3, r0
 80109fe:	d039      	beq.n	8010a74 <scalbn+0x8c>
 8010a00:	4b35      	ldr	r3, [pc, #212]	; (8010ad8 <scalbn+0xf0>)
 8010a02:	2200      	movs	r2, #0
 8010a04:	f7ef fd68 	bl	80004d8 <__aeabi_dmul>
 8010a08:	4b34      	ldr	r3, [pc, #208]	; (8010adc <scalbn+0xf4>)
 8010a0a:	4604      	mov	r4, r0
 8010a0c:	429f      	cmp	r7, r3
 8010a0e:	460d      	mov	r5, r1
 8010a10:	da0f      	bge.n	8010a32 <scalbn+0x4a>
 8010a12:	a32d      	add	r3, pc, #180	; (adr r3, 8010ac8 <scalbn+0xe0>)
 8010a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a18:	f7ef fd5e 	bl	80004d8 <__aeabi_dmul>
 8010a1c:	e006      	b.n	8010a2c <scalbn+0x44>
 8010a1e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8010a22:	4296      	cmp	r6, r2
 8010a24:	d10a      	bne.n	8010a3c <scalbn+0x54>
 8010a26:	4602      	mov	r2, r0
 8010a28:	f7ef fba0 	bl	800016c <__adddf3>
 8010a2c:	4604      	mov	r4, r0
 8010a2e:	460d      	mov	r5, r1
 8010a30:	e020      	b.n	8010a74 <scalbn+0x8c>
 8010a32:	460b      	mov	r3, r1
 8010a34:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8010a38:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8010a3c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8010a40:	19b9      	adds	r1, r7, r6
 8010a42:	4291      	cmp	r1, r2
 8010a44:	dd0e      	ble.n	8010a64 <scalbn+0x7c>
 8010a46:	a322      	add	r3, pc, #136	; (adr r3, 8010ad0 <scalbn+0xe8>)
 8010a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a4c:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8010a50:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8010a54:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8010a58:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8010a5c:	4820      	ldr	r0, [pc, #128]	; (8010ae0 <scalbn+0xf8>)
 8010a5e:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8010a62:	e7d9      	b.n	8010a18 <scalbn+0x30>
 8010a64:	2900      	cmp	r1, #0
 8010a66:	dd08      	ble.n	8010a7a <scalbn+0x92>
 8010a68:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010a6c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010a70:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8010a74:	4620      	mov	r0, r4
 8010a76:	4629      	mov	r1, r5
 8010a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010a7a:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8010a7e:	da16      	bge.n	8010aae <scalbn+0xc6>
 8010a80:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010a84:	429f      	cmp	r7, r3
 8010a86:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8010a8a:	dd08      	ble.n	8010a9e <scalbn+0xb6>
 8010a8c:	4c15      	ldr	r4, [pc, #84]	; (8010ae4 <scalbn+0xfc>)
 8010a8e:	4814      	ldr	r0, [pc, #80]	; (8010ae0 <scalbn+0xf8>)
 8010a90:	f363 74df 	bfi	r4, r3, #31, #1
 8010a94:	a30e      	add	r3, pc, #56	; (adr r3, 8010ad0 <scalbn+0xe8>)
 8010a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a9a:	4621      	mov	r1, r4
 8010a9c:	e7bc      	b.n	8010a18 <scalbn+0x30>
 8010a9e:	4c12      	ldr	r4, [pc, #72]	; (8010ae8 <scalbn+0x100>)
 8010aa0:	4812      	ldr	r0, [pc, #72]	; (8010aec <scalbn+0x104>)
 8010aa2:	f363 74df 	bfi	r4, r3, #31, #1
 8010aa6:	a308      	add	r3, pc, #32	; (adr r3, 8010ac8 <scalbn+0xe0>)
 8010aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010aac:	e7f5      	b.n	8010a9a <scalbn+0xb2>
 8010aae:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010ab2:	3136      	adds	r1, #54	; 0x36
 8010ab4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010ab8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8010abc:	4620      	mov	r0, r4
 8010abe:	4629      	mov	r1, r5
 8010ac0:	2200      	movs	r2, #0
 8010ac2:	4b0b      	ldr	r3, [pc, #44]	; (8010af0 <scalbn+0x108>)
 8010ac4:	e7a8      	b.n	8010a18 <scalbn+0x30>
 8010ac6:	bf00      	nop
 8010ac8:	c2f8f359 	.word	0xc2f8f359
 8010acc:	01a56e1f 	.word	0x01a56e1f
 8010ad0:	8800759c 	.word	0x8800759c
 8010ad4:	7e37e43c 	.word	0x7e37e43c
 8010ad8:	43500000 	.word	0x43500000
 8010adc:	ffff3cb0 	.word	0xffff3cb0
 8010ae0:	8800759c 	.word	0x8800759c
 8010ae4:	7e37e43c 	.word	0x7e37e43c
 8010ae8:	01a56e1f 	.word	0x01a56e1f
 8010aec:	c2f8f359 	.word	0xc2f8f359
 8010af0:	3c900000 	.word	0x3c900000

08010af4 <floorf>:
 8010af4:	b570      	push	{r4, r5, r6, lr}
 8010af6:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8010afa:	3d7f      	subs	r5, #127	; 0x7f
 8010afc:	2d16      	cmp	r5, #22
 8010afe:	4601      	mov	r1, r0
 8010b00:	4604      	mov	r4, r0
 8010b02:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8010b06:	dc26      	bgt.n	8010b56 <floorf+0x62>
 8010b08:	2d00      	cmp	r5, #0
 8010b0a:	da0e      	bge.n	8010b2a <floorf+0x36>
 8010b0c:	4917      	ldr	r1, [pc, #92]	; (8010b6c <floorf+0x78>)
 8010b0e:	f7f0 f811 	bl	8000b34 <__addsf3>
 8010b12:	2100      	movs	r1, #0
 8010b14:	f7f0 fad2 	bl	80010bc <__aeabi_fcmpgt>
 8010b18:	b128      	cbz	r0, 8010b26 <floorf+0x32>
 8010b1a:	2c00      	cmp	r4, #0
 8010b1c:	da23      	bge.n	8010b66 <floorf+0x72>
 8010b1e:	4b14      	ldr	r3, [pc, #80]	; (8010b70 <floorf+0x7c>)
 8010b20:	2e00      	cmp	r6, #0
 8010b22:	bf18      	it	ne
 8010b24:	461c      	movne	r4, r3
 8010b26:	4621      	mov	r1, r4
 8010b28:	e01b      	b.n	8010b62 <floorf+0x6e>
 8010b2a:	4e12      	ldr	r6, [pc, #72]	; (8010b74 <floorf+0x80>)
 8010b2c:	412e      	asrs	r6, r5
 8010b2e:	4230      	tst	r0, r6
 8010b30:	d017      	beq.n	8010b62 <floorf+0x6e>
 8010b32:	490e      	ldr	r1, [pc, #56]	; (8010b6c <floorf+0x78>)
 8010b34:	f7ef fffe 	bl	8000b34 <__addsf3>
 8010b38:	2100      	movs	r1, #0
 8010b3a:	f7f0 fabf 	bl	80010bc <__aeabi_fcmpgt>
 8010b3e:	2800      	cmp	r0, #0
 8010b40:	d0f1      	beq.n	8010b26 <floorf+0x32>
 8010b42:	2c00      	cmp	r4, #0
 8010b44:	bfbe      	ittt	lt
 8010b46:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 8010b4a:	fa43 f505 	asrlt.w	r5, r3, r5
 8010b4e:	1964      	addlt	r4, r4, r5
 8010b50:	ea24 0406 	bic.w	r4, r4, r6
 8010b54:	e7e7      	b.n	8010b26 <floorf+0x32>
 8010b56:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8010b5a:	d302      	bcc.n	8010b62 <floorf+0x6e>
 8010b5c:	f7ef ffea 	bl	8000b34 <__addsf3>
 8010b60:	4601      	mov	r1, r0
 8010b62:	4608      	mov	r0, r1
 8010b64:	bd70      	pop	{r4, r5, r6, pc}
 8010b66:	2400      	movs	r4, #0
 8010b68:	e7dd      	b.n	8010b26 <floorf+0x32>
 8010b6a:	bf00      	nop
 8010b6c:	7149f2ca 	.word	0x7149f2ca
 8010b70:	bf800000 	.word	0xbf800000
 8010b74:	007fffff 	.word	0x007fffff

08010b78 <nanf>:
 8010b78:	4800      	ldr	r0, [pc, #0]	; (8010b7c <nanf+0x4>)
 8010b7a:	4770      	bx	lr
 8010b7c:	7fc00000 	.word	0x7fc00000

08010b80 <scalbnf>:
 8010b80:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8010b84:	b538      	push	{r3, r4, r5, lr}
 8010b86:	4603      	mov	r3, r0
 8010b88:	460d      	mov	r5, r1
 8010b8a:	4604      	mov	r4, r0
 8010b8c:	d02a      	beq.n	8010be4 <scalbnf+0x64>
 8010b8e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8010b92:	d304      	bcc.n	8010b9e <scalbnf+0x1e>
 8010b94:	4601      	mov	r1, r0
 8010b96:	f7ef ffcd 	bl	8000b34 <__addsf3>
 8010b9a:	4603      	mov	r3, r0
 8010b9c:	e022      	b.n	8010be4 <scalbnf+0x64>
 8010b9e:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 8010ba2:	d117      	bne.n	8010bd4 <scalbnf+0x54>
 8010ba4:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8010ba8:	f7f0 f8cc 	bl	8000d44 <__aeabi_fmul>
 8010bac:	4a17      	ldr	r2, [pc, #92]	; (8010c0c <scalbnf+0x8c>)
 8010bae:	4603      	mov	r3, r0
 8010bb0:	4295      	cmp	r5, r2
 8010bb2:	db0b      	blt.n	8010bcc <scalbnf+0x4c>
 8010bb4:	4604      	mov	r4, r0
 8010bb6:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8010bba:	3a19      	subs	r2, #25
 8010bbc:	442a      	add	r2, r5
 8010bbe:	2afe      	cmp	r2, #254	; 0xfe
 8010bc0:	dd0a      	ble.n	8010bd8 <scalbnf+0x58>
 8010bc2:	4913      	ldr	r1, [pc, #76]	; (8010c10 <scalbnf+0x90>)
 8010bc4:	4618      	mov	r0, r3
 8010bc6:	f361 001e 	bfi	r0, r1, #0, #31
 8010bca:	e000      	b.n	8010bce <scalbnf+0x4e>
 8010bcc:	4911      	ldr	r1, [pc, #68]	; (8010c14 <scalbnf+0x94>)
 8010bce:	f7f0 f8b9 	bl	8000d44 <__aeabi_fmul>
 8010bd2:	e7e2      	b.n	8010b9a <scalbnf+0x1a>
 8010bd4:	0dd2      	lsrs	r2, r2, #23
 8010bd6:	e7f1      	b.n	8010bbc <scalbnf+0x3c>
 8010bd8:	2a00      	cmp	r2, #0
 8010bda:	dd05      	ble.n	8010be8 <scalbnf+0x68>
 8010bdc:	f024 40ff 	bic.w	r0, r4, #2139095040	; 0x7f800000
 8010be0:	ea40 53c2 	orr.w	r3, r0, r2, lsl #23
 8010be4:	4618      	mov	r0, r3
 8010be6:	bd38      	pop	{r3, r4, r5, pc}
 8010be8:	f112 0f16 	cmn.w	r2, #22
 8010bec:	da05      	bge.n	8010bfa <scalbnf+0x7a>
 8010bee:	f24c 3250 	movw	r2, #50000	; 0xc350
 8010bf2:	4295      	cmp	r5, r2
 8010bf4:	dce5      	bgt.n	8010bc2 <scalbnf+0x42>
 8010bf6:	4907      	ldr	r1, [pc, #28]	; (8010c14 <scalbnf+0x94>)
 8010bf8:	e7e4      	b.n	8010bc4 <scalbnf+0x44>
 8010bfa:	3219      	adds	r2, #25
 8010bfc:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 8010c00:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 8010c04:	ea44 50c2 	orr.w	r0, r4, r2, lsl #23
 8010c08:	e7e1      	b.n	8010bce <scalbnf+0x4e>
 8010c0a:	bf00      	nop
 8010c0c:	ffff3cb0 	.word	0xffff3cb0
 8010c10:	7149f2ca 	.word	0x7149f2ca
 8010c14:	0da24260 	.word	0x0da24260

08010c18 <atoi>:
 8010c18:	220a      	movs	r2, #10
 8010c1a:	2100      	movs	r1, #0
 8010c1c:	f000 b92a 	b.w	8010e74 <strtol>

08010c20 <__errno>:
 8010c20:	4b01      	ldr	r3, [pc, #4]	; (8010c28 <__errno+0x8>)
 8010c22:	6818      	ldr	r0, [r3, #0]
 8010c24:	4770      	bx	lr
 8010c26:	bf00      	nop
 8010c28:	20000024 	.word	0x20000024

08010c2c <__libc_init_array>:
 8010c2c:	b570      	push	{r4, r5, r6, lr}
 8010c2e:	2600      	movs	r6, #0
 8010c30:	4d0c      	ldr	r5, [pc, #48]	; (8010c64 <__libc_init_array+0x38>)
 8010c32:	4c0d      	ldr	r4, [pc, #52]	; (8010c68 <__libc_init_array+0x3c>)
 8010c34:	1b64      	subs	r4, r4, r5
 8010c36:	10a4      	asrs	r4, r4, #2
 8010c38:	42a6      	cmp	r6, r4
 8010c3a:	d109      	bne.n	8010c50 <__libc_init_array+0x24>
 8010c3c:	f001 f8f0 	bl	8011e20 <_init>
 8010c40:	2600      	movs	r6, #0
 8010c42:	4d0a      	ldr	r5, [pc, #40]	; (8010c6c <__libc_init_array+0x40>)
 8010c44:	4c0a      	ldr	r4, [pc, #40]	; (8010c70 <__libc_init_array+0x44>)
 8010c46:	1b64      	subs	r4, r4, r5
 8010c48:	10a4      	asrs	r4, r4, #2
 8010c4a:	42a6      	cmp	r6, r4
 8010c4c:	d105      	bne.n	8010c5a <__libc_init_array+0x2e>
 8010c4e:	bd70      	pop	{r4, r5, r6, pc}
 8010c50:	f855 3b04 	ldr.w	r3, [r5], #4
 8010c54:	4798      	blx	r3
 8010c56:	3601      	adds	r6, #1
 8010c58:	e7ee      	b.n	8010c38 <__libc_init_array+0xc>
 8010c5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8010c5e:	4798      	blx	r3
 8010c60:	3601      	adds	r6, #1
 8010c62:	e7f2      	b.n	8010c4a <__libc_init_array+0x1e>
 8010c64:	08012558 	.word	0x08012558
 8010c68:	08012558 	.word	0x08012558
 8010c6c:	08012558 	.word	0x08012558
 8010c70:	08012560 	.word	0x08012560

08010c74 <memcpy>:
 8010c74:	440a      	add	r2, r1
 8010c76:	4291      	cmp	r1, r2
 8010c78:	f100 33ff 	add.w	r3, r0, #4294967295
 8010c7c:	d100      	bne.n	8010c80 <memcpy+0xc>
 8010c7e:	4770      	bx	lr
 8010c80:	b510      	push	{r4, lr}
 8010c82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010c86:	4291      	cmp	r1, r2
 8010c88:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010c8c:	d1f9      	bne.n	8010c82 <memcpy+0xe>
 8010c8e:	bd10      	pop	{r4, pc}

08010c90 <memset>:
 8010c90:	4603      	mov	r3, r0
 8010c92:	4402      	add	r2, r0
 8010c94:	4293      	cmp	r3, r2
 8010c96:	d100      	bne.n	8010c9a <memset+0xa>
 8010c98:	4770      	bx	lr
 8010c9a:	f803 1b01 	strb.w	r1, [r3], #1
 8010c9e:	e7f9      	b.n	8010c94 <memset+0x4>

08010ca0 <strcpy>:
 8010ca0:	4603      	mov	r3, r0
 8010ca2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010ca6:	f803 2b01 	strb.w	r2, [r3], #1
 8010caa:	2a00      	cmp	r2, #0
 8010cac:	d1f9      	bne.n	8010ca2 <strcpy+0x2>
 8010cae:	4770      	bx	lr

08010cb0 <strtok>:
 8010cb0:	4b16      	ldr	r3, [pc, #88]	; (8010d0c <strtok+0x5c>)
 8010cb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010cb6:	681f      	ldr	r7, [r3, #0]
 8010cb8:	4605      	mov	r5, r0
 8010cba:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8010cbc:	460e      	mov	r6, r1
 8010cbe:	b9ec      	cbnz	r4, 8010cfc <strtok+0x4c>
 8010cc0:	2050      	movs	r0, #80	; 0x50
 8010cc2:	f000 fa09 	bl	80110d8 <malloc>
 8010cc6:	4602      	mov	r2, r0
 8010cc8:	65b8      	str	r0, [r7, #88]	; 0x58
 8010cca:	b920      	cbnz	r0, 8010cd6 <strtok+0x26>
 8010ccc:	2157      	movs	r1, #87	; 0x57
 8010cce:	4b10      	ldr	r3, [pc, #64]	; (8010d10 <strtok+0x60>)
 8010cd0:	4810      	ldr	r0, [pc, #64]	; (8010d14 <strtok+0x64>)
 8010cd2:	f000 f8d9 	bl	8010e88 <__assert_func>
 8010cd6:	e9c0 4400 	strd	r4, r4, [r0]
 8010cda:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8010cde:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8010ce2:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8010ce6:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8010cea:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8010cee:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8010cf2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8010cf6:	6184      	str	r4, [r0, #24]
 8010cf8:	7704      	strb	r4, [r0, #28]
 8010cfa:	6244      	str	r4, [r0, #36]	; 0x24
 8010cfc:	4631      	mov	r1, r6
 8010cfe:	4628      	mov	r0, r5
 8010d00:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010d02:	2301      	movs	r3, #1
 8010d04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010d08:	f000 b806 	b.w	8010d18 <__strtok_r>
 8010d0c:	20000024 	.word	0x20000024
 8010d10:	0801230c 	.word	0x0801230c
 8010d14:	08012323 	.word	0x08012323

08010d18 <__strtok_r>:
 8010d18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010d1a:	b908      	cbnz	r0, 8010d20 <__strtok_r+0x8>
 8010d1c:	6810      	ldr	r0, [r2, #0]
 8010d1e:	b188      	cbz	r0, 8010d44 <__strtok_r+0x2c>
 8010d20:	4604      	mov	r4, r0
 8010d22:	460f      	mov	r7, r1
 8010d24:	4620      	mov	r0, r4
 8010d26:	f814 5b01 	ldrb.w	r5, [r4], #1
 8010d2a:	f817 6b01 	ldrb.w	r6, [r7], #1
 8010d2e:	b91e      	cbnz	r6, 8010d38 <__strtok_r+0x20>
 8010d30:	b965      	cbnz	r5, 8010d4c <__strtok_r+0x34>
 8010d32:	4628      	mov	r0, r5
 8010d34:	6015      	str	r5, [r2, #0]
 8010d36:	e005      	b.n	8010d44 <__strtok_r+0x2c>
 8010d38:	42b5      	cmp	r5, r6
 8010d3a:	d1f6      	bne.n	8010d2a <__strtok_r+0x12>
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	d1f0      	bne.n	8010d22 <__strtok_r+0xa>
 8010d40:	6014      	str	r4, [r2, #0]
 8010d42:	7003      	strb	r3, [r0, #0]
 8010d44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010d46:	461c      	mov	r4, r3
 8010d48:	e00c      	b.n	8010d64 <__strtok_r+0x4c>
 8010d4a:	b915      	cbnz	r5, 8010d52 <__strtok_r+0x3a>
 8010d4c:	460e      	mov	r6, r1
 8010d4e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010d52:	f816 5b01 	ldrb.w	r5, [r6], #1
 8010d56:	42ab      	cmp	r3, r5
 8010d58:	d1f7      	bne.n	8010d4a <__strtok_r+0x32>
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	d0f3      	beq.n	8010d46 <__strtok_r+0x2e>
 8010d5e:	2300      	movs	r3, #0
 8010d60:	f804 3c01 	strb.w	r3, [r4, #-1]
 8010d64:	6014      	str	r4, [r2, #0]
 8010d66:	e7ed      	b.n	8010d44 <__strtok_r+0x2c>

08010d68 <_strtol_l.isra.0>:
 8010d68:	2b01      	cmp	r3, #1
 8010d6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d6e:	4686      	mov	lr, r0
 8010d70:	d001      	beq.n	8010d76 <_strtol_l.isra.0+0xe>
 8010d72:	2b24      	cmp	r3, #36	; 0x24
 8010d74:	d906      	bls.n	8010d84 <_strtol_l.isra.0+0x1c>
 8010d76:	f7ff ff53 	bl	8010c20 <__errno>
 8010d7a:	2316      	movs	r3, #22
 8010d7c:	6003      	str	r3, [r0, #0]
 8010d7e:	2000      	movs	r0, #0
 8010d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d84:	468c      	mov	ip, r1
 8010d86:	4e3a      	ldr	r6, [pc, #232]	; (8010e70 <_strtol_l.isra.0+0x108>)
 8010d88:	4660      	mov	r0, ip
 8010d8a:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8010d8e:	5da5      	ldrb	r5, [r4, r6]
 8010d90:	f015 0508 	ands.w	r5, r5, #8
 8010d94:	d1f8      	bne.n	8010d88 <_strtol_l.isra.0+0x20>
 8010d96:	2c2d      	cmp	r4, #45	; 0x2d
 8010d98:	d133      	bne.n	8010e02 <_strtol_l.isra.0+0x9a>
 8010d9a:	f04f 0801 	mov.w	r8, #1
 8010d9e:	f89c 4000 	ldrb.w	r4, [ip]
 8010da2:	f100 0c02 	add.w	ip, r0, #2
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d05d      	beq.n	8010e66 <_strtol_l.isra.0+0xfe>
 8010daa:	2b10      	cmp	r3, #16
 8010dac:	d10c      	bne.n	8010dc8 <_strtol_l.isra.0+0x60>
 8010dae:	2c30      	cmp	r4, #48	; 0x30
 8010db0:	d10a      	bne.n	8010dc8 <_strtol_l.isra.0+0x60>
 8010db2:	f89c 0000 	ldrb.w	r0, [ip]
 8010db6:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8010dba:	2858      	cmp	r0, #88	; 0x58
 8010dbc:	d14e      	bne.n	8010e5c <_strtol_l.isra.0+0xf4>
 8010dbe:	2310      	movs	r3, #16
 8010dc0:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8010dc4:	f10c 0c02 	add.w	ip, ip, #2
 8010dc8:	2500      	movs	r5, #0
 8010dca:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 8010dce:	3f01      	subs	r7, #1
 8010dd0:	fbb7 f9f3 	udiv	r9, r7, r3
 8010dd4:	4628      	mov	r0, r5
 8010dd6:	fb03 7a19 	mls	sl, r3, r9, r7
 8010dda:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8010dde:	2e09      	cmp	r6, #9
 8010de0:	d818      	bhi.n	8010e14 <_strtol_l.isra.0+0xac>
 8010de2:	4634      	mov	r4, r6
 8010de4:	42a3      	cmp	r3, r4
 8010de6:	dd24      	ble.n	8010e32 <_strtol_l.isra.0+0xca>
 8010de8:	2d00      	cmp	r5, #0
 8010dea:	db1f      	blt.n	8010e2c <_strtol_l.isra.0+0xc4>
 8010dec:	4581      	cmp	r9, r0
 8010dee:	d31d      	bcc.n	8010e2c <_strtol_l.isra.0+0xc4>
 8010df0:	d101      	bne.n	8010df6 <_strtol_l.isra.0+0x8e>
 8010df2:	45a2      	cmp	sl, r4
 8010df4:	db1a      	blt.n	8010e2c <_strtol_l.isra.0+0xc4>
 8010df6:	2501      	movs	r5, #1
 8010df8:	fb00 4003 	mla	r0, r0, r3, r4
 8010dfc:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8010e00:	e7eb      	b.n	8010dda <_strtol_l.isra.0+0x72>
 8010e02:	2c2b      	cmp	r4, #43	; 0x2b
 8010e04:	bf08      	it	eq
 8010e06:	f89c 4000 	ldrbeq.w	r4, [ip]
 8010e0a:	46a8      	mov	r8, r5
 8010e0c:	bf08      	it	eq
 8010e0e:	f100 0c02 	addeq.w	ip, r0, #2
 8010e12:	e7c8      	b.n	8010da6 <_strtol_l.isra.0+0x3e>
 8010e14:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8010e18:	2e19      	cmp	r6, #25
 8010e1a:	d801      	bhi.n	8010e20 <_strtol_l.isra.0+0xb8>
 8010e1c:	3c37      	subs	r4, #55	; 0x37
 8010e1e:	e7e1      	b.n	8010de4 <_strtol_l.isra.0+0x7c>
 8010e20:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8010e24:	2e19      	cmp	r6, #25
 8010e26:	d804      	bhi.n	8010e32 <_strtol_l.isra.0+0xca>
 8010e28:	3c57      	subs	r4, #87	; 0x57
 8010e2a:	e7db      	b.n	8010de4 <_strtol_l.isra.0+0x7c>
 8010e2c:	f04f 35ff 	mov.w	r5, #4294967295
 8010e30:	e7e4      	b.n	8010dfc <_strtol_l.isra.0+0x94>
 8010e32:	2d00      	cmp	r5, #0
 8010e34:	da08      	bge.n	8010e48 <_strtol_l.isra.0+0xe0>
 8010e36:	2322      	movs	r3, #34	; 0x22
 8010e38:	4638      	mov	r0, r7
 8010e3a:	f8ce 3000 	str.w	r3, [lr]
 8010e3e:	2a00      	cmp	r2, #0
 8010e40:	d09e      	beq.n	8010d80 <_strtol_l.isra.0+0x18>
 8010e42:	f10c 31ff 	add.w	r1, ip, #4294967295
 8010e46:	e007      	b.n	8010e58 <_strtol_l.isra.0+0xf0>
 8010e48:	f1b8 0f00 	cmp.w	r8, #0
 8010e4c:	d000      	beq.n	8010e50 <_strtol_l.isra.0+0xe8>
 8010e4e:	4240      	negs	r0, r0
 8010e50:	2a00      	cmp	r2, #0
 8010e52:	d095      	beq.n	8010d80 <_strtol_l.isra.0+0x18>
 8010e54:	2d00      	cmp	r5, #0
 8010e56:	d1f4      	bne.n	8010e42 <_strtol_l.isra.0+0xda>
 8010e58:	6011      	str	r1, [r2, #0]
 8010e5a:	e791      	b.n	8010d80 <_strtol_l.isra.0+0x18>
 8010e5c:	2430      	movs	r4, #48	; 0x30
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	d1b2      	bne.n	8010dc8 <_strtol_l.isra.0+0x60>
 8010e62:	2308      	movs	r3, #8
 8010e64:	e7b0      	b.n	8010dc8 <_strtol_l.isra.0+0x60>
 8010e66:	2c30      	cmp	r4, #48	; 0x30
 8010e68:	d0a3      	beq.n	8010db2 <_strtol_l.isra.0+0x4a>
 8010e6a:	230a      	movs	r3, #10
 8010e6c:	e7ac      	b.n	8010dc8 <_strtol_l.isra.0+0x60>
 8010e6e:	bf00      	nop
 8010e70:	080123c1 	.word	0x080123c1

08010e74 <strtol>:
 8010e74:	4613      	mov	r3, r2
 8010e76:	460a      	mov	r2, r1
 8010e78:	4601      	mov	r1, r0
 8010e7a:	4802      	ldr	r0, [pc, #8]	; (8010e84 <strtol+0x10>)
 8010e7c:	6800      	ldr	r0, [r0, #0]
 8010e7e:	f7ff bf73 	b.w	8010d68 <_strtol_l.isra.0>
 8010e82:	bf00      	nop
 8010e84:	20000024 	.word	0x20000024

08010e88 <__assert_func>:
 8010e88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010e8a:	4614      	mov	r4, r2
 8010e8c:	461a      	mov	r2, r3
 8010e8e:	4b09      	ldr	r3, [pc, #36]	; (8010eb4 <__assert_func+0x2c>)
 8010e90:	4605      	mov	r5, r0
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	68d8      	ldr	r0, [r3, #12]
 8010e96:	b14c      	cbz	r4, 8010eac <__assert_func+0x24>
 8010e98:	4b07      	ldr	r3, [pc, #28]	; (8010eb8 <__assert_func+0x30>)
 8010e9a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010e9e:	9100      	str	r1, [sp, #0]
 8010ea0:	462b      	mov	r3, r5
 8010ea2:	4906      	ldr	r1, [pc, #24]	; (8010ebc <__assert_func+0x34>)
 8010ea4:	f000 f8e4 	bl	8011070 <fiprintf>
 8010ea8:	f000 fdd8 	bl	8011a5c <abort>
 8010eac:	4b04      	ldr	r3, [pc, #16]	; (8010ec0 <__assert_func+0x38>)
 8010eae:	461c      	mov	r4, r3
 8010eb0:	e7f3      	b.n	8010e9a <__assert_func+0x12>
 8010eb2:	bf00      	nop
 8010eb4:	20000024 	.word	0x20000024
 8010eb8:	08012384 	.word	0x08012384
 8010ebc:	08012391 	.word	0x08012391
 8010ec0:	080123bf 	.word	0x080123bf

08010ec4 <std>:
 8010ec4:	2300      	movs	r3, #0
 8010ec6:	b510      	push	{r4, lr}
 8010ec8:	4604      	mov	r4, r0
 8010eca:	e9c0 3300 	strd	r3, r3, [r0]
 8010ece:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010ed2:	6083      	str	r3, [r0, #8]
 8010ed4:	8181      	strh	r1, [r0, #12]
 8010ed6:	6643      	str	r3, [r0, #100]	; 0x64
 8010ed8:	81c2      	strh	r2, [r0, #14]
 8010eda:	6183      	str	r3, [r0, #24]
 8010edc:	4619      	mov	r1, r3
 8010ede:	2208      	movs	r2, #8
 8010ee0:	305c      	adds	r0, #92	; 0x5c
 8010ee2:	f7ff fed5 	bl	8010c90 <memset>
 8010ee6:	4b05      	ldr	r3, [pc, #20]	; (8010efc <std+0x38>)
 8010ee8:	6224      	str	r4, [r4, #32]
 8010eea:	6263      	str	r3, [r4, #36]	; 0x24
 8010eec:	4b04      	ldr	r3, [pc, #16]	; (8010f00 <std+0x3c>)
 8010eee:	62a3      	str	r3, [r4, #40]	; 0x28
 8010ef0:	4b04      	ldr	r3, [pc, #16]	; (8010f04 <std+0x40>)
 8010ef2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010ef4:	4b04      	ldr	r3, [pc, #16]	; (8010f08 <std+0x44>)
 8010ef6:	6323      	str	r3, [r4, #48]	; 0x30
 8010ef8:	bd10      	pop	{r4, pc}
 8010efa:	bf00      	nop
 8010efc:	08011831 	.word	0x08011831
 8010f00:	08011853 	.word	0x08011853
 8010f04:	0801188b 	.word	0x0801188b
 8010f08:	080118af 	.word	0x080118af

08010f0c <_cleanup_r>:
 8010f0c:	4901      	ldr	r1, [pc, #4]	; (8010f14 <_cleanup_r+0x8>)
 8010f0e:	f000 b8c1 	b.w	8011094 <_fwalk_reent>
 8010f12:	bf00      	nop
 8010f14:	08011b99 	.word	0x08011b99

08010f18 <__sfmoreglue>:
 8010f18:	b570      	push	{r4, r5, r6, lr}
 8010f1a:	2568      	movs	r5, #104	; 0x68
 8010f1c:	1e4a      	subs	r2, r1, #1
 8010f1e:	4355      	muls	r5, r2
 8010f20:	460e      	mov	r6, r1
 8010f22:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010f26:	f000 f92b 	bl	8011180 <_malloc_r>
 8010f2a:	4604      	mov	r4, r0
 8010f2c:	b140      	cbz	r0, 8010f40 <__sfmoreglue+0x28>
 8010f2e:	2100      	movs	r1, #0
 8010f30:	e9c0 1600 	strd	r1, r6, [r0]
 8010f34:	300c      	adds	r0, #12
 8010f36:	60a0      	str	r0, [r4, #8]
 8010f38:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010f3c:	f7ff fea8 	bl	8010c90 <memset>
 8010f40:	4620      	mov	r0, r4
 8010f42:	bd70      	pop	{r4, r5, r6, pc}

08010f44 <__sfp_lock_acquire>:
 8010f44:	4801      	ldr	r0, [pc, #4]	; (8010f4c <__sfp_lock_acquire+0x8>)
 8010f46:	f000 b8c5 	b.w	80110d4 <__retarget_lock_acquire_recursive>
 8010f4a:	bf00      	nop
 8010f4c:	20001708 	.word	0x20001708

08010f50 <__sfp_lock_release>:
 8010f50:	4801      	ldr	r0, [pc, #4]	; (8010f58 <__sfp_lock_release+0x8>)
 8010f52:	f000 b8c0 	b.w	80110d6 <__retarget_lock_release_recursive>
 8010f56:	bf00      	nop
 8010f58:	20001708 	.word	0x20001708

08010f5c <__sinit_lock_acquire>:
 8010f5c:	4801      	ldr	r0, [pc, #4]	; (8010f64 <__sinit_lock_acquire+0x8>)
 8010f5e:	f000 b8b9 	b.w	80110d4 <__retarget_lock_acquire_recursive>
 8010f62:	bf00      	nop
 8010f64:	20001703 	.word	0x20001703

08010f68 <__sinit_lock_release>:
 8010f68:	4801      	ldr	r0, [pc, #4]	; (8010f70 <__sinit_lock_release+0x8>)
 8010f6a:	f000 b8b4 	b.w	80110d6 <__retarget_lock_release_recursive>
 8010f6e:	bf00      	nop
 8010f70:	20001703 	.word	0x20001703

08010f74 <__sinit>:
 8010f74:	b510      	push	{r4, lr}
 8010f76:	4604      	mov	r4, r0
 8010f78:	f7ff fff0 	bl	8010f5c <__sinit_lock_acquire>
 8010f7c:	69a3      	ldr	r3, [r4, #24]
 8010f7e:	b11b      	cbz	r3, 8010f88 <__sinit+0x14>
 8010f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010f84:	f7ff bff0 	b.w	8010f68 <__sinit_lock_release>
 8010f88:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010f8c:	6523      	str	r3, [r4, #80]	; 0x50
 8010f8e:	4b13      	ldr	r3, [pc, #76]	; (8010fdc <__sinit+0x68>)
 8010f90:	4a13      	ldr	r2, [pc, #76]	; (8010fe0 <__sinit+0x6c>)
 8010f92:	681b      	ldr	r3, [r3, #0]
 8010f94:	62a2      	str	r2, [r4, #40]	; 0x28
 8010f96:	42a3      	cmp	r3, r4
 8010f98:	bf08      	it	eq
 8010f9a:	2301      	moveq	r3, #1
 8010f9c:	4620      	mov	r0, r4
 8010f9e:	bf08      	it	eq
 8010fa0:	61a3      	streq	r3, [r4, #24]
 8010fa2:	f000 f81f 	bl	8010fe4 <__sfp>
 8010fa6:	6060      	str	r0, [r4, #4]
 8010fa8:	4620      	mov	r0, r4
 8010faa:	f000 f81b 	bl	8010fe4 <__sfp>
 8010fae:	60a0      	str	r0, [r4, #8]
 8010fb0:	4620      	mov	r0, r4
 8010fb2:	f000 f817 	bl	8010fe4 <__sfp>
 8010fb6:	2200      	movs	r2, #0
 8010fb8:	2104      	movs	r1, #4
 8010fba:	60e0      	str	r0, [r4, #12]
 8010fbc:	6860      	ldr	r0, [r4, #4]
 8010fbe:	f7ff ff81 	bl	8010ec4 <std>
 8010fc2:	2201      	movs	r2, #1
 8010fc4:	2109      	movs	r1, #9
 8010fc6:	68a0      	ldr	r0, [r4, #8]
 8010fc8:	f7ff ff7c 	bl	8010ec4 <std>
 8010fcc:	2202      	movs	r2, #2
 8010fce:	2112      	movs	r1, #18
 8010fd0:	68e0      	ldr	r0, [r4, #12]
 8010fd2:	f7ff ff77 	bl	8010ec4 <std>
 8010fd6:	2301      	movs	r3, #1
 8010fd8:	61a3      	str	r3, [r4, #24]
 8010fda:	e7d1      	b.n	8010f80 <__sinit+0xc>
 8010fdc:	08012308 	.word	0x08012308
 8010fe0:	08010f0d 	.word	0x08010f0d

08010fe4 <__sfp>:
 8010fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010fe6:	4607      	mov	r7, r0
 8010fe8:	f7ff ffac 	bl	8010f44 <__sfp_lock_acquire>
 8010fec:	4b1e      	ldr	r3, [pc, #120]	; (8011068 <__sfp+0x84>)
 8010fee:	681e      	ldr	r6, [r3, #0]
 8010ff0:	69b3      	ldr	r3, [r6, #24]
 8010ff2:	b913      	cbnz	r3, 8010ffa <__sfp+0x16>
 8010ff4:	4630      	mov	r0, r6
 8010ff6:	f7ff ffbd 	bl	8010f74 <__sinit>
 8010ffa:	3648      	adds	r6, #72	; 0x48
 8010ffc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011000:	3b01      	subs	r3, #1
 8011002:	d503      	bpl.n	801100c <__sfp+0x28>
 8011004:	6833      	ldr	r3, [r6, #0]
 8011006:	b30b      	cbz	r3, 801104c <__sfp+0x68>
 8011008:	6836      	ldr	r6, [r6, #0]
 801100a:	e7f7      	b.n	8010ffc <__sfp+0x18>
 801100c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011010:	b9d5      	cbnz	r5, 8011048 <__sfp+0x64>
 8011012:	4b16      	ldr	r3, [pc, #88]	; (801106c <__sfp+0x88>)
 8011014:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011018:	60e3      	str	r3, [r4, #12]
 801101a:	6665      	str	r5, [r4, #100]	; 0x64
 801101c:	f000 f859 	bl	80110d2 <__retarget_lock_init_recursive>
 8011020:	f7ff ff96 	bl	8010f50 <__sfp_lock_release>
 8011024:	2208      	movs	r2, #8
 8011026:	4629      	mov	r1, r5
 8011028:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801102c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011030:	6025      	str	r5, [r4, #0]
 8011032:	61a5      	str	r5, [r4, #24]
 8011034:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011038:	f7ff fe2a 	bl	8010c90 <memset>
 801103c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011040:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011044:	4620      	mov	r0, r4
 8011046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011048:	3468      	adds	r4, #104	; 0x68
 801104a:	e7d9      	b.n	8011000 <__sfp+0x1c>
 801104c:	2104      	movs	r1, #4
 801104e:	4638      	mov	r0, r7
 8011050:	f7ff ff62 	bl	8010f18 <__sfmoreglue>
 8011054:	4604      	mov	r4, r0
 8011056:	6030      	str	r0, [r6, #0]
 8011058:	2800      	cmp	r0, #0
 801105a:	d1d5      	bne.n	8011008 <__sfp+0x24>
 801105c:	f7ff ff78 	bl	8010f50 <__sfp_lock_release>
 8011060:	230c      	movs	r3, #12
 8011062:	603b      	str	r3, [r7, #0]
 8011064:	e7ee      	b.n	8011044 <__sfp+0x60>
 8011066:	bf00      	nop
 8011068:	08012308 	.word	0x08012308
 801106c:	ffff0001 	.word	0xffff0001

08011070 <fiprintf>:
 8011070:	b40e      	push	{r1, r2, r3}
 8011072:	b503      	push	{r0, r1, lr}
 8011074:	4601      	mov	r1, r0
 8011076:	ab03      	add	r3, sp, #12
 8011078:	4805      	ldr	r0, [pc, #20]	; (8011090 <fiprintf+0x20>)
 801107a:	f853 2b04 	ldr.w	r2, [r3], #4
 801107e:	6800      	ldr	r0, [r0, #0]
 8011080:	9301      	str	r3, [sp, #4]
 8011082:	f000 f8ff 	bl	8011284 <_vfiprintf_r>
 8011086:	b002      	add	sp, #8
 8011088:	f85d eb04 	ldr.w	lr, [sp], #4
 801108c:	b003      	add	sp, #12
 801108e:	4770      	bx	lr
 8011090:	20000024 	.word	0x20000024

08011094 <_fwalk_reent>:
 8011094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011098:	4606      	mov	r6, r0
 801109a:	4688      	mov	r8, r1
 801109c:	2700      	movs	r7, #0
 801109e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80110a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80110a6:	f1b9 0901 	subs.w	r9, r9, #1
 80110aa:	d505      	bpl.n	80110b8 <_fwalk_reent+0x24>
 80110ac:	6824      	ldr	r4, [r4, #0]
 80110ae:	2c00      	cmp	r4, #0
 80110b0:	d1f7      	bne.n	80110a2 <_fwalk_reent+0xe>
 80110b2:	4638      	mov	r0, r7
 80110b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80110b8:	89ab      	ldrh	r3, [r5, #12]
 80110ba:	2b01      	cmp	r3, #1
 80110bc:	d907      	bls.n	80110ce <_fwalk_reent+0x3a>
 80110be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80110c2:	3301      	adds	r3, #1
 80110c4:	d003      	beq.n	80110ce <_fwalk_reent+0x3a>
 80110c6:	4629      	mov	r1, r5
 80110c8:	4630      	mov	r0, r6
 80110ca:	47c0      	blx	r8
 80110cc:	4307      	orrs	r7, r0
 80110ce:	3568      	adds	r5, #104	; 0x68
 80110d0:	e7e9      	b.n	80110a6 <_fwalk_reent+0x12>

080110d2 <__retarget_lock_init_recursive>:
 80110d2:	4770      	bx	lr

080110d4 <__retarget_lock_acquire_recursive>:
 80110d4:	4770      	bx	lr

080110d6 <__retarget_lock_release_recursive>:
 80110d6:	4770      	bx	lr

080110d8 <malloc>:
 80110d8:	4b02      	ldr	r3, [pc, #8]	; (80110e4 <malloc+0xc>)
 80110da:	4601      	mov	r1, r0
 80110dc:	6818      	ldr	r0, [r3, #0]
 80110de:	f000 b84f 	b.w	8011180 <_malloc_r>
 80110e2:	bf00      	nop
 80110e4:	20000024 	.word	0x20000024

080110e8 <_free_r>:
 80110e8:	b538      	push	{r3, r4, r5, lr}
 80110ea:	4605      	mov	r5, r0
 80110ec:	2900      	cmp	r1, #0
 80110ee:	d043      	beq.n	8011178 <_free_r+0x90>
 80110f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80110f4:	1f0c      	subs	r4, r1, #4
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	bfb8      	it	lt
 80110fa:	18e4      	addlt	r4, r4, r3
 80110fc:	f000 fe0c 	bl	8011d18 <__malloc_lock>
 8011100:	4a1e      	ldr	r2, [pc, #120]	; (801117c <_free_r+0x94>)
 8011102:	6813      	ldr	r3, [r2, #0]
 8011104:	4610      	mov	r0, r2
 8011106:	b933      	cbnz	r3, 8011116 <_free_r+0x2e>
 8011108:	6063      	str	r3, [r4, #4]
 801110a:	6014      	str	r4, [r2, #0]
 801110c:	4628      	mov	r0, r5
 801110e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011112:	f000 be07 	b.w	8011d24 <__malloc_unlock>
 8011116:	42a3      	cmp	r3, r4
 8011118:	d90a      	bls.n	8011130 <_free_r+0x48>
 801111a:	6821      	ldr	r1, [r4, #0]
 801111c:	1862      	adds	r2, r4, r1
 801111e:	4293      	cmp	r3, r2
 8011120:	bf01      	itttt	eq
 8011122:	681a      	ldreq	r2, [r3, #0]
 8011124:	685b      	ldreq	r3, [r3, #4]
 8011126:	1852      	addeq	r2, r2, r1
 8011128:	6022      	streq	r2, [r4, #0]
 801112a:	6063      	str	r3, [r4, #4]
 801112c:	6004      	str	r4, [r0, #0]
 801112e:	e7ed      	b.n	801110c <_free_r+0x24>
 8011130:	461a      	mov	r2, r3
 8011132:	685b      	ldr	r3, [r3, #4]
 8011134:	b10b      	cbz	r3, 801113a <_free_r+0x52>
 8011136:	42a3      	cmp	r3, r4
 8011138:	d9fa      	bls.n	8011130 <_free_r+0x48>
 801113a:	6811      	ldr	r1, [r2, #0]
 801113c:	1850      	adds	r0, r2, r1
 801113e:	42a0      	cmp	r0, r4
 8011140:	d10b      	bne.n	801115a <_free_r+0x72>
 8011142:	6820      	ldr	r0, [r4, #0]
 8011144:	4401      	add	r1, r0
 8011146:	1850      	adds	r0, r2, r1
 8011148:	4283      	cmp	r3, r0
 801114a:	6011      	str	r1, [r2, #0]
 801114c:	d1de      	bne.n	801110c <_free_r+0x24>
 801114e:	6818      	ldr	r0, [r3, #0]
 8011150:	685b      	ldr	r3, [r3, #4]
 8011152:	4401      	add	r1, r0
 8011154:	6011      	str	r1, [r2, #0]
 8011156:	6053      	str	r3, [r2, #4]
 8011158:	e7d8      	b.n	801110c <_free_r+0x24>
 801115a:	d902      	bls.n	8011162 <_free_r+0x7a>
 801115c:	230c      	movs	r3, #12
 801115e:	602b      	str	r3, [r5, #0]
 8011160:	e7d4      	b.n	801110c <_free_r+0x24>
 8011162:	6820      	ldr	r0, [r4, #0]
 8011164:	1821      	adds	r1, r4, r0
 8011166:	428b      	cmp	r3, r1
 8011168:	bf01      	itttt	eq
 801116a:	6819      	ldreq	r1, [r3, #0]
 801116c:	685b      	ldreq	r3, [r3, #4]
 801116e:	1809      	addeq	r1, r1, r0
 8011170:	6021      	streq	r1, [r4, #0]
 8011172:	6063      	str	r3, [r4, #4]
 8011174:	6054      	str	r4, [r2, #4]
 8011176:	e7c9      	b.n	801110c <_free_r+0x24>
 8011178:	bd38      	pop	{r3, r4, r5, pc}
 801117a:	bf00      	nop
 801117c:	200016e8 	.word	0x200016e8

08011180 <_malloc_r>:
 8011180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011182:	1ccd      	adds	r5, r1, #3
 8011184:	f025 0503 	bic.w	r5, r5, #3
 8011188:	3508      	adds	r5, #8
 801118a:	2d0c      	cmp	r5, #12
 801118c:	bf38      	it	cc
 801118e:	250c      	movcc	r5, #12
 8011190:	2d00      	cmp	r5, #0
 8011192:	4606      	mov	r6, r0
 8011194:	db01      	blt.n	801119a <_malloc_r+0x1a>
 8011196:	42a9      	cmp	r1, r5
 8011198:	d903      	bls.n	80111a2 <_malloc_r+0x22>
 801119a:	230c      	movs	r3, #12
 801119c:	6033      	str	r3, [r6, #0]
 801119e:	2000      	movs	r0, #0
 80111a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80111a2:	f000 fdb9 	bl	8011d18 <__malloc_lock>
 80111a6:	4921      	ldr	r1, [pc, #132]	; (801122c <_malloc_r+0xac>)
 80111a8:	680a      	ldr	r2, [r1, #0]
 80111aa:	4614      	mov	r4, r2
 80111ac:	b99c      	cbnz	r4, 80111d6 <_malloc_r+0x56>
 80111ae:	4f20      	ldr	r7, [pc, #128]	; (8011230 <_malloc_r+0xb0>)
 80111b0:	683b      	ldr	r3, [r7, #0]
 80111b2:	b923      	cbnz	r3, 80111be <_malloc_r+0x3e>
 80111b4:	4621      	mov	r1, r4
 80111b6:	4630      	mov	r0, r6
 80111b8:	f000 fb2a 	bl	8011810 <_sbrk_r>
 80111bc:	6038      	str	r0, [r7, #0]
 80111be:	4629      	mov	r1, r5
 80111c0:	4630      	mov	r0, r6
 80111c2:	f000 fb25 	bl	8011810 <_sbrk_r>
 80111c6:	1c43      	adds	r3, r0, #1
 80111c8:	d123      	bne.n	8011212 <_malloc_r+0x92>
 80111ca:	230c      	movs	r3, #12
 80111cc:	4630      	mov	r0, r6
 80111ce:	6033      	str	r3, [r6, #0]
 80111d0:	f000 fda8 	bl	8011d24 <__malloc_unlock>
 80111d4:	e7e3      	b.n	801119e <_malloc_r+0x1e>
 80111d6:	6823      	ldr	r3, [r4, #0]
 80111d8:	1b5b      	subs	r3, r3, r5
 80111da:	d417      	bmi.n	801120c <_malloc_r+0x8c>
 80111dc:	2b0b      	cmp	r3, #11
 80111de:	d903      	bls.n	80111e8 <_malloc_r+0x68>
 80111e0:	6023      	str	r3, [r4, #0]
 80111e2:	441c      	add	r4, r3
 80111e4:	6025      	str	r5, [r4, #0]
 80111e6:	e004      	b.n	80111f2 <_malloc_r+0x72>
 80111e8:	6863      	ldr	r3, [r4, #4]
 80111ea:	42a2      	cmp	r2, r4
 80111ec:	bf0c      	ite	eq
 80111ee:	600b      	streq	r3, [r1, #0]
 80111f0:	6053      	strne	r3, [r2, #4]
 80111f2:	4630      	mov	r0, r6
 80111f4:	f000 fd96 	bl	8011d24 <__malloc_unlock>
 80111f8:	f104 000b 	add.w	r0, r4, #11
 80111fc:	1d23      	adds	r3, r4, #4
 80111fe:	f020 0007 	bic.w	r0, r0, #7
 8011202:	1ac2      	subs	r2, r0, r3
 8011204:	d0cc      	beq.n	80111a0 <_malloc_r+0x20>
 8011206:	1a1b      	subs	r3, r3, r0
 8011208:	50a3      	str	r3, [r4, r2]
 801120a:	e7c9      	b.n	80111a0 <_malloc_r+0x20>
 801120c:	4622      	mov	r2, r4
 801120e:	6864      	ldr	r4, [r4, #4]
 8011210:	e7cc      	b.n	80111ac <_malloc_r+0x2c>
 8011212:	1cc4      	adds	r4, r0, #3
 8011214:	f024 0403 	bic.w	r4, r4, #3
 8011218:	42a0      	cmp	r0, r4
 801121a:	d0e3      	beq.n	80111e4 <_malloc_r+0x64>
 801121c:	1a21      	subs	r1, r4, r0
 801121e:	4630      	mov	r0, r6
 8011220:	f000 faf6 	bl	8011810 <_sbrk_r>
 8011224:	3001      	adds	r0, #1
 8011226:	d1dd      	bne.n	80111e4 <_malloc_r+0x64>
 8011228:	e7cf      	b.n	80111ca <_malloc_r+0x4a>
 801122a:	bf00      	nop
 801122c:	200016e8 	.word	0x200016e8
 8011230:	200016ec 	.word	0x200016ec

08011234 <__sfputc_r>:
 8011234:	6893      	ldr	r3, [r2, #8]
 8011236:	b410      	push	{r4}
 8011238:	3b01      	subs	r3, #1
 801123a:	2b00      	cmp	r3, #0
 801123c:	6093      	str	r3, [r2, #8]
 801123e:	da07      	bge.n	8011250 <__sfputc_r+0x1c>
 8011240:	6994      	ldr	r4, [r2, #24]
 8011242:	42a3      	cmp	r3, r4
 8011244:	db01      	blt.n	801124a <__sfputc_r+0x16>
 8011246:	290a      	cmp	r1, #10
 8011248:	d102      	bne.n	8011250 <__sfputc_r+0x1c>
 801124a:	bc10      	pop	{r4}
 801124c:	f000 bb34 	b.w	80118b8 <__swbuf_r>
 8011250:	6813      	ldr	r3, [r2, #0]
 8011252:	1c58      	adds	r0, r3, #1
 8011254:	6010      	str	r0, [r2, #0]
 8011256:	7019      	strb	r1, [r3, #0]
 8011258:	4608      	mov	r0, r1
 801125a:	bc10      	pop	{r4}
 801125c:	4770      	bx	lr

0801125e <__sfputs_r>:
 801125e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011260:	4606      	mov	r6, r0
 8011262:	460f      	mov	r7, r1
 8011264:	4614      	mov	r4, r2
 8011266:	18d5      	adds	r5, r2, r3
 8011268:	42ac      	cmp	r4, r5
 801126a:	d101      	bne.n	8011270 <__sfputs_r+0x12>
 801126c:	2000      	movs	r0, #0
 801126e:	e007      	b.n	8011280 <__sfputs_r+0x22>
 8011270:	463a      	mov	r2, r7
 8011272:	4630      	mov	r0, r6
 8011274:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011278:	f7ff ffdc 	bl	8011234 <__sfputc_r>
 801127c:	1c43      	adds	r3, r0, #1
 801127e:	d1f3      	bne.n	8011268 <__sfputs_r+0xa>
 8011280:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011284 <_vfiprintf_r>:
 8011284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011288:	460d      	mov	r5, r1
 801128a:	4614      	mov	r4, r2
 801128c:	4698      	mov	r8, r3
 801128e:	4606      	mov	r6, r0
 8011290:	b09d      	sub	sp, #116	; 0x74
 8011292:	b118      	cbz	r0, 801129c <_vfiprintf_r+0x18>
 8011294:	6983      	ldr	r3, [r0, #24]
 8011296:	b90b      	cbnz	r3, 801129c <_vfiprintf_r+0x18>
 8011298:	f7ff fe6c 	bl	8010f74 <__sinit>
 801129c:	4b89      	ldr	r3, [pc, #548]	; (80114c4 <_vfiprintf_r+0x240>)
 801129e:	429d      	cmp	r5, r3
 80112a0:	d11b      	bne.n	80112da <_vfiprintf_r+0x56>
 80112a2:	6875      	ldr	r5, [r6, #4]
 80112a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80112a6:	07d9      	lsls	r1, r3, #31
 80112a8:	d405      	bmi.n	80112b6 <_vfiprintf_r+0x32>
 80112aa:	89ab      	ldrh	r3, [r5, #12]
 80112ac:	059a      	lsls	r2, r3, #22
 80112ae:	d402      	bmi.n	80112b6 <_vfiprintf_r+0x32>
 80112b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80112b2:	f7ff ff0f 	bl	80110d4 <__retarget_lock_acquire_recursive>
 80112b6:	89ab      	ldrh	r3, [r5, #12]
 80112b8:	071b      	lsls	r3, r3, #28
 80112ba:	d501      	bpl.n	80112c0 <_vfiprintf_r+0x3c>
 80112bc:	692b      	ldr	r3, [r5, #16]
 80112be:	b9eb      	cbnz	r3, 80112fc <_vfiprintf_r+0x78>
 80112c0:	4629      	mov	r1, r5
 80112c2:	4630      	mov	r0, r6
 80112c4:	f000 fb5c 	bl	8011980 <__swsetup_r>
 80112c8:	b1c0      	cbz	r0, 80112fc <_vfiprintf_r+0x78>
 80112ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80112cc:	07dc      	lsls	r4, r3, #31
 80112ce:	d50e      	bpl.n	80112ee <_vfiprintf_r+0x6a>
 80112d0:	f04f 30ff 	mov.w	r0, #4294967295
 80112d4:	b01d      	add	sp, #116	; 0x74
 80112d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112da:	4b7b      	ldr	r3, [pc, #492]	; (80114c8 <_vfiprintf_r+0x244>)
 80112dc:	429d      	cmp	r5, r3
 80112de:	d101      	bne.n	80112e4 <_vfiprintf_r+0x60>
 80112e0:	68b5      	ldr	r5, [r6, #8]
 80112e2:	e7df      	b.n	80112a4 <_vfiprintf_r+0x20>
 80112e4:	4b79      	ldr	r3, [pc, #484]	; (80114cc <_vfiprintf_r+0x248>)
 80112e6:	429d      	cmp	r5, r3
 80112e8:	bf08      	it	eq
 80112ea:	68f5      	ldreq	r5, [r6, #12]
 80112ec:	e7da      	b.n	80112a4 <_vfiprintf_r+0x20>
 80112ee:	89ab      	ldrh	r3, [r5, #12]
 80112f0:	0598      	lsls	r0, r3, #22
 80112f2:	d4ed      	bmi.n	80112d0 <_vfiprintf_r+0x4c>
 80112f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80112f6:	f7ff feee 	bl	80110d6 <__retarget_lock_release_recursive>
 80112fa:	e7e9      	b.n	80112d0 <_vfiprintf_r+0x4c>
 80112fc:	2300      	movs	r3, #0
 80112fe:	9309      	str	r3, [sp, #36]	; 0x24
 8011300:	2320      	movs	r3, #32
 8011302:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011306:	2330      	movs	r3, #48	; 0x30
 8011308:	f04f 0901 	mov.w	r9, #1
 801130c:	f8cd 800c 	str.w	r8, [sp, #12]
 8011310:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80114d0 <_vfiprintf_r+0x24c>
 8011314:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011318:	4623      	mov	r3, r4
 801131a:	469a      	mov	sl, r3
 801131c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011320:	b10a      	cbz	r2, 8011326 <_vfiprintf_r+0xa2>
 8011322:	2a25      	cmp	r2, #37	; 0x25
 8011324:	d1f9      	bne.n	801131a <_vfiprintf_r+0x96>
 8011326:	ebba 0b04 	subs.w	fp, sl, r4
 801132a:	d00b      	beq.n	8011344 <_vfiprintf_r+0xc0>
 801132c:	465b      	mov	r3, fp
 801132e:	4622      	mov	r2, r4
 8011330:	4629      	mov	r1, r5
 8011332:	4630      	mov	r0, r6
 8011334:	f7ff ff93 	bl	801125e <__sfputs_r>
 8011338:	3001      	adds	r0, #1
 801133a:	f000 80aa 	beq.w	8011492 <_vfiprintf_r+0x20e>
 801133e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011340:	445a      	add	r2, fp
 8011342:	9209      	str	r2, [sp, #36]	; 0x24
 8011344:	f89a 3000 	ldrb.w	r3, [sl]
 8011348:	2b00      	cmp	r3, #0
 801134a:	f000 80a2 	beq.w	8011492 <_vfiprintf_r+0x20e>
 801134e:	2300      	movs	r3, #0
 8011350:	f04f 32ff 	mov.w	r2, #4294967295
 8011354:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011358:	f10a 0a01 	add.w	sl, sl, #1
 801135c:	9304      	str	r3, [sp, #16]
 801135e:	9307      	str	r3, [sp, #28]
 8011360:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011364:	931a      	str	r3, [sp, #104]	; 0x68
 8011366:	4654      	mov	r4, sl
 8011368:	2205      	movs	r2, #5
 801136a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801136e:	4858      	ldr	r0, [pc, #352]	; (80114d0 <_vfiprintf_r+0x24c>)
 8011370:	f000 fcc4 	bl	8011cfc <memchr>
 8011374:	9a04      	ldr	r2, [sp, #16]
 8011376:	b9d8      	cbnz	r0, 80113b0 <_vfiprintf_r+0x12c>
 8011378:	06d1      	lsls	r1, r2, #27
 801137a:	bf44      	itt	mi
 801137c:	2320      	movmi	r3, #32
 801137e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011382:	0713      	lsls	r3, r2, #28
 8011384:	bf44      	itt	mi
 8011386:	232b      	movmi	r3, #43	; 0x2b
 8011388:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801138c:	f89a 3000 	ldrb.w	r3, [sl]
 8011390:	2b2a      	cmp	r3, #42	; 0x2a
 8011392:	d015      	beq.n	80113c0 <_vfiprintf_r+0x13c>
 8011394:	4654      	mov	r4, sl
 8011396:	2000      	movs	r0, #0
 8011398:	f04f 0c0a 	mov.w	ip, #10
 801139c:	9a07      	ldr	r2, [sp, #28]
 801139e:	4621      	mov	r1, r4
 80113a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80113a4:	3b30      	subs	r3, #48	; 0x30
 80113a6:	2b09      	cmp	r3, #9
 80113a8:	d94e      	bls.n	8011448 <_vfiprintf_r+0x1c4>
 80113aa:	b1b0      	cbz	r0, 80113da <_vfiprintf_r+0x156>
 80113ac:	9207      	str	r2, [sp, #28]
 80113ae:	e014      	b.n	80113da <_vfiprintf_r+0x156>
 80113b0:	eba0 0308 	sub.w	r3, r0, r8
 80113b4:	fa09 f303 	lsl.w	r3, r9, r3
 80113b8:	4313      	orrs	r3, r2
 80113ba:	46a2      	mov	sl, r4
 80113bc:	9304      	str	r3, [sp, #16]
 80113be:	e7d2      	b.n	8011366 <_vfiprintf_r+0xe2>
 80113c0:	9b03      	ldr	r3, [sp, #12]
 80113c2:	1d19      	adds	r1, r3, #4
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	9103      	str	r1, [sp, #12]
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	bfbb      	ittet	lt
 80113cc:	425b      	neglt	r3, r3
 80113ce:	f042 0202 	orrlt.w	r2, r2, #2
 80113d2:	9307      	strge	r3, [sp, #28]
 80113d4:	9307      	strlt	r3, [sp, #28]
 80113d6:	bfb8      	it	lt
 80113d8:	9204      	strlt	r2, [sp, #16]
 80113da:	7823      	ldrb	r3, [r4, #0]
 80113dc:	2b2e      	cmp	r3, #46	; 0x2e
 80113de:	d10c      	bne.n	80113fa <_vfiprintf_r+0x176>
 80113e0:	7863      	ldrb	r3, [r4, #1]
 80113e2:	2b2a      	cmp	r3, #42	; 0x2a
 80113e4:	d135      	bne.n	8011452 <_vfiprintf_r+0x1ce>
 80113e6:	9b03      	ldr	r3, [sp, #12]
 80113e8:	3402      	adds	r4, #2
 80113ea:	1d1a      	adds	r2, r3, #4
 80113ec:	681b      	ldr	r3, [r3, #0]
 80113ee:	9203      	str	r2, [sp, #12]
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	bfb8      	it	lt
 80113f4:	f04f 33ff 	movlt.w	r3, #4294967295
 80113f8:	9305      	str	r3, [sp, #20]
 80113fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80114e0 <_vfiprintf_r+0x25c>
 80113fe:	2203      	movs	r2, #3
 8011400:	4650      	mov	r0, sl
 8011402:	7821      	ldrb	r1, [r4, #0]
 8011404:	f000 fc7a 	bl	8011cfc <memchr>
 8011408:	b140      	cbz	r0, 801141c <_vfiprintf_r+0x198>
 801140a:	2340      	movs	r3, #64	; 0x40
 801140c:	eba0 000a 	sub.w	r0, r0, sl
 8011410:	fa03 f000 	lsl.w	r0, r3, r0
 8011414:	9b04      	ldr	r3, [sp, #16]
 8011416:	3401      	adds	r4, #1
 8011418:	4303      	orrs	r3, r0
 801141a:	9304      	str	r3, [sp, #16]
 801141c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011420:	2206      	movs	r2, #6
 8011422:	482c      	ldr	r0, [pc, #176]	; (80114d4 <_vfiprintf_r+0x250>)
 8011424:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011428:	f000 fc68 	bl	8011cfc <memchr>
 801142c:	2800      	cmp	r0, #0
 801142e:	d03f      	beq.n	80114b0 <_vfiprintf_r+0x22c>
 8011430:	4b29      	ldr	r3, [pc, #164]	; (80114d8 <_vfiprintf_r+0x254>)
 8011432:	bb1b      	cbnz	r3, 801147c <_vfiprintf_r+0x1f8>
 8011434:	9b03      	ldr	r3, [sp, #12]
 8011436:	3307      	adds	r3, #7
 8011438:	f023 0307 	bic.w	r3, r3, #7
 801143c:	3308      	adds	r3, #8
 801143e:	9303      	str	r3, [sp, #12]
 8011440:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011442:	443b      	add	r3, r7
 8011444:	9309      	str	r3, [sp, #36]	; 0x24
 8011446:	e767      	b.n	8011318 <_vfiprintf_r+0x94>
 8011448:	460c      	mov	r4, r1
 801144a:	2001      	movs	r0, #1
 801144c:	fb0c 3202 	mla	r2, ip, r2, r3
 8011450:	e7a5      	b.n	801139e <_vfiprintf_r+0x11a>
 8011452:	2300      	movs	r3, #0
 8011454:	f04f 0c0a 	mov.w	ip, #10
 8011458:	4619      	mov	r1, r3
 801145a:	3401      	adds	r4, #1
 801145c:	9305      	str	r3, [sp, #20]
 801145e:	4620      	mov	r0, r4
 8011460:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011464:	3a30      	subs	r2, #48	; 0x30
 8011466:	2a09      	cmp	r2, #9
 8011468:	d903      	bls.n	8011472 <_vfiprintf_r+0x1ee>
 801146a:	2b00      	cmp	r3, #0
 801146c:	d0c5      	beq.n	80113fa <_vfiprintf_r+0x176>
 801146e:	9105      	str	r1, [sp, #20]
 8011470:	e7c3      	b.n	80113fa <_vfiprintf_r+0x176>
 8011472:	4604      	mov	r4, r0
 8011474:	2301      	movs	r3, #1
 8011476:	fb0c 2101 	mla	r1, ip, r1, r2
 801147a:	e7f0      	b.n	801145e <_vfiprintf_r+0x1da>
 801147c:	ab03      	add	r3, sp, #12
 801147e:	9300      	str	r3, [sp, #0]
 8011480:	462a      	mov	r2, r5
 8011482:	4630      	mov	r0, r6
 8011484:	4b15      	ldr	r3, [pc, #84]	; (80114dc <_vfiprintf_r+0x258>)
 8011486:	a904      	add	r1, sp, #16
 8011488:	f3af 8000 	nop.w
 801148c:	4607      	mov	r7, r0
 801148e:	1c78      	adds	r0, r7, #1
 8011490:	d1d6      	bne.n	8011440 <_vfiprintf_r+0x1bc>
 8011492:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011494:	07d9      	lsls	r1, r3, #31
 8011496:	d405      	bmi.n	80114a4 <_vfiprintf_r+0x220>
 8011498:	89ab      	ldrh	r3, [r5, #12]
 801149a:	059a      	lsls	r2, r3, #22
 801149c:	d402      	bmi.n	80114a4 <_vfiprintf_r+0x220>
 801149e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80114a0:	f7ff fe19 	bl	80110d6 <__retarget_lock_release_recursive>
 80114a4:	89ab      	ldrh	r3, [r5, #12]
 80114a6:	065b      	lsls	r3, r3, #25
 80114a8:	f53f af12 	bmi.w	80112d0 <_vfiprintf_r+0x4c>
 80114ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80114ae:	e711      	b.n	80112d4 <_vfiprintf_r+0x50>
 80114b0:	ab03      	add	r3, sp, #12
 80114b2:	9300      	str	r3, [sp, #0]
 80114b4:	462a      	mov	r2, r5
 80114b6:	4630      	mov	r0, r6
 80114b8:	4b08      	ldr	r3, [pc, #32]	; (80114dc <_vfiprintf_r+0x258>)
 80114ba:	a904      	add	r1, sp, #16
 80114bc:	f000 f882 	bl	80115c4 <_printf_i>
 80114c0:	e7e4      	b.n	801148c <_vfiprintf_r+0x208>
 80114c2:	bf00      	nop
 80114c4:	080124e4 	.word	0x080124e4
 80114c8:	08012504 	.word	0x08012504
 80114cc:	080124c4 	.word	0x080124c4
 80114d0:	08012524 	.word	0x08012524
 80114d4:	0801252e 	.word	0x0801252e
 80114d8:	00000000 	.word	0x00000000
 80114dc:	0801125f 	.word	0x0801125f
 80114e0:	0801252a 	.word	0x0801252a

080114e4 <_printf_common>:
 80114e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80114e8:	4616      	mov	r6, r2
 80114ea:	4699      	mov	r9, r3
 80114ec:	688a      	ldr	r2, [r1, #8]
 80114ee:	690b      	ldr	r3, [r1, #16]
 80114f0:	4607      	mov	r7, r0
 80114f2:	4293      	cmp	r3, r2
 80114f4:	bfb8      	it	lt
 80114f6:	4613      	movlt	r3, r2
 80114f8:	6033      	str	r3, [r6, #0]
 80114fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80114fe:	460c      	mov	r4, r1
 8011500:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011504:	b10a      	cbz	r2, 801150a <_printf_common+0x26>
 8011506:	3301      	adds	r3, #1
 8011508:	6033      	str	r3, [r6, #0]
 801150a:	6823      	ldr	r3, [r4, #0]
 801150c:	0699      	lsls	r1, r3, #26
 801150e:	bf42      	ittt	mi
 8011510:	6833      	ldrmi	r3, [r6, #0]
 8011512:	3302      	addmi	r3, #2
 8011514:	6033      	strmi	r3, [r6, #0]
 8011516:	6825      	ldr	r5, [r4, #0]
 8011518:	f015 0506 	ands.w	r5, r5, #6
 801151c:	d106      	bne.n	801152c <_printf_common+0x48>
 801151e:	f104 0a19 	add.w	sl, r4, #25
 8011522:	68e3      	ldr	r3, [r4, #12]
 8011524:	6832      	ldr	r2, [r6, #0]
 8011526:	1a9b      	subs	r3, r3, r2
 8011528:	42ab      	cmp	r3, r5
 801152a:	dc28      	bgt.n	801157e <_printf_common+0x9a>
 801152c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011530:	1e13      	subs	r3, r2, #0
 8011532:	6822      	ldr	r2, [r4, #0]
 8011534:	bf18      	it	ne
 8011536:	2301      	movne	r3, #1
 8011538:	0692      	lsls	r2, r2, #26
 801153a:	d42d      	bmi.n	8011598 <_printf_common+0xb4>
 801153c:	4649      	mov	r1, r9
 801153e:	4638      	mov	r0, r7
 8011540:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011544:	47c0      	blx	r8
 8011546:	3001      	adds	r0, #1
 8011548:	d020      	beq.n	801158c <_printf_common+0xa8>
 801154a:	6823      	ldr	r3, [r4, #0]
 801154c:	68e5      	ldr	r5, [r4, #12]
 801154e:	f003 0306 	and.w	r3, r3, #6
 8011552:	2b04      	cmp	r3, #4
 8011554:	bf18      	it	ne
 8011556:	2500      	movne	r5, #0
 8011558:	6832      	ldr	r2, [r6, #0]
 801155a:	f04f 0600 	mov.w	r6, #0
 801155e:	68a3      	ldr	r3, [r4, #8]
 8011560:	bf08      	it	eq
 8011562:	1aad      	subeq	r5, r5, r2
 8011564:	6922      	ldr	r2, [r4, #16]
 8011566:	bf08      	it	eq
 8011568:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801156c:	4293      	cmp	r3, r2
 801156e:	bfc4      	itt	gt
 8011570:	1a9b      	subgt	r3, r3, r2
 8011572:	18ed      	addgt	r5, r5, r3
 8011574:	341a      	adds	r4, #26
 8011576:	42b5      	cmp	r5, r6
 8011578:	d11a      	bne.n	80115b0 <_printf_common+0xcc>
 801157a:	2000      	movs	r0, #0
 801157c:	e008      	b.n	8011590 <_printf_common+0xac>
 801157e:	2301      	movs	r3, #1
 8011580:	4652      	mov	r2, sl
 8011582:	4649      	mov	r1, r9
 8011584:	4638      	mov	r0, r7
 8011586:	47c0      	blx	r8
 8011588:	3001      	adds	r0, #1
 801158a:	d103      	bne.n	8011594 <_printf_common+0xb0>
 801158c:	f04f 30ff 	mov.w	r0, #4294967295
 8011590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011594:	3501      	adds	r5, #1
 8011596:	e7c4      	b.n	8011522 <_printf_common+0x3e>
 8011598:	2030      	movs	r0, #48	; 0x30
 801159a:	18e1      	adds	r1, r4, r3
 801159c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80115a0:	1c5a      	adds	r2, r3, #1
 80115a2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80115a6:	4422      	add	r2, r4
 80115a8:	3302      	adds	r3, #2
 80115aa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80115ae:	e7c5      	b.n	801153c <_printf_common+0x58>
 80115b0:	2301      	movs	r3, #1
 80115b2:	4622      	mov	r2, r4
 80115b4:	4649      	mov	r1, r9
 80115b6:	4638      	mov	r0, r7
 80115b8:	47c0      	blx	r8
 80115ba:	3001      	adds	r0, #1
 80115bc:	d0e6      	beq.n	801158c <_printf_common+0xa8>
 80115be:	3601      	adds	r6, #1
 80115c0:	e7d9      	b.n	8011576 <_printf_common+0x92>
	...

080115c4 <_printf_i>:
 80115c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80115c8:	460c      	mov	r4, r1
 80115ca:	7e27      	ldrb	r7, [r4, #24]
 80115cc:	4691      	mov	r9, r2
 80115ce:	2f78      	cmp	r7, #120	; 0x78
 80115d0:	4680      	mov	r8, r0
 80115d2:	469a      	mov	sl, r3
 80115d4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80115d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80115da:	d807      	bhi.n	80115ec <_printf_i+0x28>
 80115dc:	2f62      	cmp	r7, #98	; 0x62
 80115de:	d80a      	bhi.n	80115f6 <_printf_i+0x32>
 80115e0:	2f00      	cmp	r7, #0
 80115e2:	f000 80d9 	beq.w	8011798 <_printf_i+0x1d4>
 80115e6:	2f58      	cmp	r7, #88	; 0x58
 80115e8:	f000 80a4 	beq.w	8011734 <_printf_i+0x170>
 80115ec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80115f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80115f4:	e03a      	b.n	801166c <_printf_i+0xa8>
 80115f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80115fa:	2b15      	cmp	r3, #21
 80115fc:	d8f6      	bhi.n	80115ec <_printf_i+0x28>
 80115fe:	a001      	add	r0, pc, #4	; (adr r0, 8011604 <_printf_i+0x40>)
 8011600:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8011604:	0801165d 	.word	0x0801165d
 8011608:	08011671 	.word	0x08011671
 801160c:	080115ed 	.word	0x080115ed
 8011610:	080115ed 	.word	0x080115ed
 8011614:	080115ed 	.word	0x080115ed
 8011618:	080115ed 	.word	0x080115ed
 801161c:	08011671 	.word	0x08011671
 8011620:	080115ed 	.word	0x080115ed
 8011624:	080115ed 	.word	0x080115ed
 8011628:	080115ed 	.word	0x080115ed
 801162c:	080115ed 	.word	0x080115ed
 8011630:	0801177f 	.word	0x0801177f
 8011634:	080116a1 	.word	0x080116a1
 8011638:	08011761 	.word	0x08011761
 801163c:	080115ed 	.word	0x080115ed
 8011640:	080115ed 	.word	0x080115ed
 8011644:	080117a1 	.word	0x080117a1
 8011648:	080115ed 	.word	0x080115ed
 801164c:	080116a1 	.word	0x080116a1
 8011650:	080115ed 	.word	0x080115ed
 8011654:	080115ed 	.word	0x080115ed
 8011658:	08011769 	.word	0x08011769
 801165c:	680b      	ldr	r3, [r1, #0]
 801165e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8011662:	1d1a      	adds	r2, r3, #4
 8011664:	681b      	ldr	r3, [r3, #0]
 8011666:	600a      	str	r2, [r1, #0]
 8011668:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801166c:	2301      	movs	r3, #1
 801166e:	e0a4      	b.n	80117ba <_printf_i+0x1f6>
 8011670:	6825      	ldr	r5, [r4, #0]
 8011672:	6808      	ldr	r0, [r1, #0]
 8011674:	062e      	lsls	r6, r5, #24
 8011676:	f100 0304 	add.w	r3, r0, #4
 801167a:	d50a      	bpl.n	8011692 <_printf_i+0xce>
 801167c:	6805      	ldr	r5, [r0, #0]
 801167e:	600b      	str	r3, [r1, #0]
 8011680:	2d00      	cmp	r5, #0
 8011682:	da03      	bge.n	801168c <_printf_i+0xc8>
 8011684:	232d      	movs	r3, #45	; 0x2d
 8011686:	426d      	negs	r5, r5
 8011688:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801168c:	230a      	movs	r3, #10
 801168e:	485e      	ldr	r0, [pc, #376]	; (8011808 <_printf_i+0x244>)
 8011690:	e019      	b.n	80116c6 <_printf_i+0x102>
 8011692:	f015 0f40 	tst.w	r5, #64	; 0x40
 8011696:	6805      	ldr	r5, [r0, #0]
 8011698:	600b      	str	r3, [r1, #0]
 801169a:	bf18      	it	ne
 801169c:	b22d      	sxthne	r5, r5
 801169e:	e7ef      	b.n	8011680 <_printf_i+0xbc>
 80116a0:	680b      	ldr	r3, [r1, #0]
 80116a2:	6825      	ldr	r5, [r4, #0]
 80116a4:	1d18      	adds	r0, r3, #4
 80116a6:	6008      	str	r0, [r1, #0]
 80116a8:	0628      	lsls	r0, r5, #24
 80116aa:	d501      	bpl.n	80116b0 <_printf_i+0xec>
 80116ac:	681d      	ldr	r5, [r3, #0]
 80116ae:	e002      	b.n	80116b6 <_printf_i+0xf2>
 80116b0:	0669      	lsls	r1, r5, #25
 80116b2:	d5fb      	bpl.n	80116ac <_printf_i+0xe8>
 80116b4:	881d      	ldrh	r5, [r3, #0]
 80116b6:	2f6f      	cmp	r7, #111	; 0x6f
 80116b8:	bf0c      	ite	eq
 80116ba:	2308      	moveq	r3, #8
 80116bc:	230a      	movne	r3, #10
 80116be:	4852      	ldr	r0, [pc, #328]	; (8011808 <_printf_i+0x244>)
 80116c0:	2100      	movs	r1, #0
 80116c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80116c6:	6866      	ldr	r6, [r4, #4]
 80116c8:	2e00      	cmp	r6, #0
 80116ca:	bfa8      	it	ge
 80116cc:	6821      	ldrge	r1, [r4, #0]
 80116ce:	60a6      	str	r6, [r4, #8]
 80116d0:	bfa4      	itt	ge
 80116d2:	f021 0104 	bicge.w	r1, r1, #4
 80116d6:	6021      	strge	r1, [r4, #0]
 80116d8:	b90d      	cbnz	r5, 80116de <_printf_i+0x11a>
 80116da:	2e00      	cmp	r6, #0
 80116dc:	d04d      	beq.n	801177a <_printf_i+0x1b6>
 80116de:	4616      	mov	r6, r2
 80116e0:	fbb5 f1f3 	udiv	r1, r5, r3
 80116e4:	fb03 5711 	mls	r7, r3, r1, r5
 80116e8:	5dc7      	ldrb	r7, [r0, r7]
 80116ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80116ee:	462f      	mov	r7, r5
 80116f0:	42bb      	cmp	r3, r7
 80116f2:	460d      	mov	r5, r1
 80116f4:	d9f4      	bls.n	80116e0 <_printf_i+0x11c>
 80116f6:	2b08      	cmp	r3, #8
 80116f8:	d10b      	bne.n	8011712 <_printf_i+0x14e>
 80116fa:	6823      	ldr	r3, [r4, #0]
 80116fc:	07df      	lsls	r7, r3, #31
 80116fe:	d508      	bpl.n	8011712 <_printf_i+0x14e>
 8011700:	6923      	ldr	r3, [r4, #16]
 8011702:	6861      	ldr	r1, [r4, #4]
 8011704:	4299      	cmp	r1, r3
 8011706:	bfde      	ittt	le
 8011708:	2330      	movle	r3, #48	; 0x30
 801170a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801170e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011712:	1b92      	subs	r2, r2, r6
 8011714:	6122      	str	r2, [r4, #16]
 8011716:	464b      	mov	r3, r9
 8011718:	4621      	mov	r1, r4
 801171a:	4640      	mov	r0, r8
 801171c:	f8cd a000 	str.w	sl, [sp]
 8011720:	aa03      	add	r2, sp, #12
 8011722:	f7ff fedf 	bl	80114e4 <_printf_common>
 8011726:	3001      	adds	r0, #1
 8011728:	d14c      	bne.n	80117c4 <_printf_i+0x200>
 801172a:	f04f 30ff 	mov.w	r0, #4294967295
 801172e:	b004      	add	sp, #16
 8011730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011734:	4834      	ldr	r0, [pc, #208]	; (8011808 <_printf_i+0x244>)
 8011736:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801173a:	680e      	ldr	r6, [r1, #0]
 801173c:	6823      	ldr	r3, [r4, #0]
 801173e:	f856 5b04 	ldr.w	r5, [r6], #4
 8011742:	061f      	lsls	r7, r3, #24
 8011744:	600e      	str	r6, [r1, #0]
 8011746:	d514      	bpl.n	8011772 <_printf_i+0x1ae>
 8011748:	07d9      	lsls	r1, r3, #31
 801174a:	bf44      	itt	mi
 801174c:	f043 0320 	orrmi.w	r3, r3, #32
 8011750:	6023      	strmi	r3, [r4, #0]
 8011752:	b91d      	cbnz	r5, 801175c <_printf_i+0x198>
 8011754:	6823      	ldr	r3, [r4, #0]
 8011756:	f023 0320 	bic.w	r3, r3, #32
 801175a:	6023      	str	r3, [r4, #0]
 801175c:	2310      	movs	r3, #16
 801175e:	e7af      	b.n	80116c0 <_printf_i+0xfc>
 8011760:	6823      	ldr	r3, [r4, #0]
 8011762:	f043 0320 	orr.w	r3, r3, #32
 8011766:	6023      	str	r3, [r4, #0]
 8011768:	2378      	movs	r3, #120	; 0x78
 801176a:	4828      	ldr	r0, [pc, #160]	; (801180c <_printf_i+0x248>)
 801176c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011770:	e7e3      	b.n	801173a <_printf_i+0x176>
 8011772:	065e      	lsls	r6, r3, #25
 8011774:	bf48      	it	mi
 8011776:	b2ad      	uxthmi	r5, r5
 8011778:	e7e6      	b.n	8011748 <_printf_i+0x184>
 801177a:	4616      	mov	r6, r2
 801177c:	e7bb      	b.n	80116f6 <_printf_i+0x132>
 801177e:	680b      	ldr	r3, [r1, #0]
 8011780:	6826      	ldr	r6, [r4, #0]
 8011782:	1d1d      	adds	r5, r3, #4
 8011784:	6960      	ldr	r0, [r4, #20]
 8011786:	600d      	str	r5, [r1, #0]
 8011788:	0635      	lsls	r5, r6, #24
 801178a:	681b      	ldr	r3, [r3, #0]
 801178c:	d501      	bpl.n	8011792 <_printf_i+0x1ce>
 801178e:	6018      	str	r0, [r3, #0]
 8011790:	e002      	b.n	8011798 <_printf_i+0x1d4>
 8011792:	0671      	lsls	r1, r6, #25
 8011794:	d5fb      	bpl.n	801178e <_printf_i+0x1ca>
 8011796:	8018      	strh	r0, [r3, #0]
 8011798:	2300      	movs	r3, #0
 801179a:	4616      	mov	r6, r2
 801179c:	6123      	str	r3, [r4, #16]
 801179e:	e7ba      	b.n	8011716 <_printf_i+0x152>
 80117a0:	680b      	ldr	r3, [r1, #0]
 80117a2:	1d1a      	adds	r2, r3, #4
 80117a4:	600a      	str	r2, [r1, #0]
 80117a6:	681e      	ldr	r6, [r3, #0]
 80117a8:	2100      	movs	r1, #0
 80117aa:	4630      	mov	r0, r6
 80117ac:	6862      	ldr	r2, [r4, #4]
 80117ae:	f000 faa5 	bl	8011cfc <memchr>
 80117b2:	b108      	cbz	r0, 80117b8 <_printf_i+0x1f4>
 80117b4:	1b80      	subs	r0, r0, r6
 80117b6:	6060      	str	r0, [r4, #4]
 80117b8:	6863      	ldr	r3, [r4, #4]
 80117ba:	6123      	str	r3, [r4, #16]
 80117bc:	2300      	movs	r3, #0
 80117be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80117c2:	e7a8      	b.n	8011716 <_printf_i+0x152>
 80117c4:	4632      	mov	r2, r6
 80117c6:	4649      	mov	r1, r9
 80117c8:	4640      	mov	r0, r8
 80117ca:	6923      	ldr	r3, [r4, #16]
 80117cc:	47d0      	blx	sl
 80117ce:	3001      	adds	r0, #1
 80117d0:	d0ab      	beq.n	801172a <_printf_i+0x166>
 80117d2:	6823      	ldr	r3, [r4, #0]
 80117d4:	079b      	lsls	r3, r3, #30
 80117d6:	d413      	bmi.n	8011800 <_printf_i+0x23c>
 80117d8:	68e0      	ldr	r0, [r4, #12]
 80117da:	9b03      	ldr	r3, [sp, #12]
 80117dc:	4298      	cmp	r0, r3
 80117de:	bfb8      	it	lt
 80117e0:	4618      	movlt	r0, r3
 80117e2:	e7a4      	b.n	801172e <_printf_i+0x16a>
 80117e4:	2301      	movs	r3, #1
 80117e6:	4632      	mov	r2, r6
 80117e8:	4649      	mov	r1, r9
 80117ea:	4640      	mov	r0, r8
 80117ec:	47d0      	blx	sl
 80117ee:	3001      	adds	r0, #1
 80117f0:	d09b      	beq.n	801172a <_printf_i+0x166>
 80117f2:	3501      	adds	r5, #1
 80117f4:	68e3      	ldr	r3, [r4, #12]
 80117f6:	9903      	ldr	r1, [sp, #12]
 80117f8:	1a5b      	subs	r3, r3, r1
 80117fa:	42ab      	cmp	r3, r5
 80117fc:	dcf2      	bgt.n	80117e4 <_printf_i+0x220>
 80117fe:	e7eb      	b.n	80117d8 <_printf_i+0x214>
 8011800:	2500      	movs	r5, #0
 8011802:	f104 0619 	add.w	r6, r4, #25
 8011806:	e7f5      	b.n	80117f4 <_printf_i+0x230>
 8011808:	08012535 	.word	0x08012535
 801180c:	08012546 	.word	0x08012546

08011810 <_sbrk_r>:
 8011810:	b538      	push	{r3, r4, r5, lr}
 8011812:	2300      	movs	r3, #0
 8011814:	4d05      	ldr	r5, [pc, #20]	; (801182c <_sbrk_r+0x1c>)
 8011816:	4604      	mov	r4, r0
 8011818:	4608      	mov	r0, r1
 801181a:	602b      	str	r3, [r5, #0]
 801181c:	f7f3 ffac 	bl	8005778 <_sbrk>
 8011820:	1c43      	adds	r3, r0, #1
 8011822:	d102      	bne.n	801182a <_sbrk_r+0x1a>
 8011824:	682b      	ldr	r3, [r5, #0]
 8011826:	b103      	cbz	r3, 801182a <_sbrk_r+0x1a>
 8011828:	6023      	str	r3, [r4, #0]
 801182a:	bd38      	pop	{r3, r4, r5, pc}
 801182c:	2000170c 	.word	0x2000170c

08011830 <__sread>:
 8011830:	b510      	push	{r4, lr}
 8011832:	460c      	mov	r4, r1
 8011834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011838:	f000 fa7a 	bl	8011d30 <_read_r>
 801183c:	2800      	cmp	r0, #0
 801183e:	bfab      	itete	ge
 8011840:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011842:	89a3      	ldrhlt	r3, [r4, #12]
 8011844:	181b      	addge	r3, r3, r0
 8011846:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801184a:	bfac      	ite	ge
 801184c:	6563      	strge	r3, [r4, #84]	; 0x54
 801184e:	81a3      	strhlt	r3, [r4, #12]
 8011850:	bd10      	pop	{r4, pc}

08011852 <__swrite>:
 8011852:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011856:	461f      	mov	r7, r3
 8011858:	898b      	ldrh	r3, [r1, #12]
 801185a:	4605      	mov	r5, r0
 801185c:	05db      	lsls	r3, r3, #23
 801185e:	460c      	mov	r4, r1
 8011860:	4616      	mov	r6, r2
 8011862:	d505      	bpl.n	8011870 <__swrite+0x1e>
 8011864:	2302      	movs	r3, #2
 8011866:	2200      	movs	r2, #0
 8011868:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801186c:	f000 f9d0 	bl	8011c10 <_lseek_r>
 8011870:	89a3      	ldrh	r3, [r4, #12]
 8011872:	4632      	mov	r2, r6
 8011874:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011878:	81a3      	strh	r3, [r4, #12]
 801187a:	4628      	mov	r0, r5
 801187c:	463b      	mov	r3, r7
 801187e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011882:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011886:	f000 b869 	b.w	801195c <_write_r>

0801188a <__sseek>:
 801188a:	b510      	push	{r4, lr}
 801188c:	460c      	mov	r4, r1
 801188e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011892:	f000 f9bd 	bl	8011c10 <_lseek_r>
 8011896:	1c43      	adds	r3, r0, #1
 8011898:	89a3      	ldrh	r3, [r4, #12]
 801189a:	bf15      	itete	ne
 801189c:	6560      	strne	r0, [r4, #84]	; 0x54
 801189e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80118a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80118a6:	81a3      	strheq	r3, [r4, #12]
 80118a8:	bf18      	it	ne
 80118aa:	81a3      	strhne	r3, [r4, #12]
 80118ac:	bd10      	pop	{r4, pc}

080118ae <__sclose>:
 80118ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80118b2:	f000 b8db 	b.w	8011a6c <_close_r>
	...

080118b8 <__swbuf_r>:
 80118b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80118ba:	460e      	mov	r6, r1
 80118bc:	4614      	mov	r4, r2
 80118be:	4605      	mov	r5, r0
 80118c0:	b118      	cbz	r0, 80118ca <__swbuf_r+0x12>
 80118c2:	6983      	ldr	r3, [r0, #24]
 80118c4:	b90b      	cbnz	r3, 80118ca <__swbuf_r+0x12>
 80118c6:	f7ff fb55 	bl	8010f74 <__sinit>
 80118ca:	4b21      	ldr	r3, [pc, #132]	; (8011950 <__swbuf_r+0x98>)
 80118cc:	429c      	cmp	r4, r3
 80118ce:	d12b      	bne.n	8011928 <__swbuf_r+0x70>
 80118d0:	686c      	ldr	r4, [r5, #4]
 80118d2:	69a3      	ldr	r3, [r4, #24]
 80118d4:	60a3      	str	r3, [r4, #8]
 80118d6:	89a3      	ldrh	r3, [r4, #12]
 80118d8:	071a      	lsls	r2, r3, #28
 80118da:	d52f      	bpl.n	801193c <__swbuf_r+0x84>
 80118dc:	6923      	ldr	r3, [r4, #16]
 80118de:	b36b      	cbz	r3, 801193c <__swbuf_r+0x84>
 80118e0:	6923      	ldr	r3, [r4, #16]
 80118e2:	6820      	ldr	r0, [r4, #0]
 80118e4:	b2f6      	uxtb	r6, r6
 80118e6:	1ac0      	subs	r0, r0, r3
 80118e8:	6963      	ldr	r3, [r4, #20]
 80118ea:	4637      	mov	r7, r6
 80118ec:	4283      	cmp	r3, r0
 80118ee:	dc04      	bgt.n	80118fa <__swbuf_r+0x42>
 80118f0:	4621      	mov	r1, r4
 80118f2:	4628      	mov	r0, r5
 80118f4:	f000 f950 	bl	8011b98 <_fflush_r>
 80118f8:	bb30      	cbnz	r0, 8011948 <__swbuf_r+0x90>
 80118fa:	68a3      	ldr	r3, [r4, #8]
 80118fc:	3001      	adds	r0, #1
 80118fe:	3b01      	subs	r3, #1
 8011900:	60a3      	str	r3, [r4, #8]
 8011902:	6823      	ldr	r3, [r4, #0]
 8011904:	1c5a      	adds	r2, r3, #1
 8011906:	6022      	str	r2, [r4, #0]
 8011908:	701e      	strb	r6, [r3, #0]
 801190a:	6963      	ldr	r3, [r4, #20]
 801190c:	4283      	cmp	r3, r0
 801190e:	d004      	beq.n	801191a <__swbuf_r+0x62>
 8011910:	89a3      	ldrh	r3, [r4, #12]
 8011912:	07db      	lsls	r3, r3, #31
 8011914:	d506      	bpl.n	8011924 <__swbuf_r+0x6c>
 8011916:	2e0a      	cmp	r6, #10
 8011918:	d104      	bne.n	8011924 <__swbuf_r+0x6c>
 801191a:	4621      	mov	r1, r4
 801191c:	4628      	mov	r0, r5
 801191e:	f000 f93b 	bl	8011b98 <_fflush_r>
 8011922:	b988      	cbnz	r0, 8011948 <__swbuf_r+0x90>
 8011924:	4638      	mov	r0, r7
 8011926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011928:	4b0a      	ldr	r3, [pc, #40]	; (8011954 <__swbuf_r+0x9c>)
 801192a:	429c      	cmp	r4, r3
 801192c:	d101      	bne.n	8011932 <__swbuf_r+0x7a>
 801192e:	68ac      	ldr	r4, [r5, #8]
 8011930:	e7cf      	b.n	80118d2 <__swbuf_r+0x1a>
 8011932:	4b09      	ldr	r3, [pc, #36]	; (8011958 <__swbuf_r+0xa0>)
 8011934:	429c      	cmp	r4, r3
 8011936:	bf08      	it	eq
 8011938:	68ec      	ldreq	r4, [r5, #12]
 801193a:	e7ca      	b.n	80118d2 <__swbuf_r+0x1a>
 801193c:	4621      	mov	r1, r4
 801193e:	4628      	mov	r0, r5
 8011940:	f000 f81e 	bl	8011980 <__swsetup_r>
 8011944:	2800      	cmp	r0, #0
 8011946:	d0cb      	beq.n	80118e0 <__swbuf_r+0x28>
 8011948:	f04f 37ff 	mov.w	r7, #4294967295
 801194c:	e7ea      	b.n	8011924 <__swbuf_r+0x6c>
 801194e:	bf00      	nop
 8011950:	080124e4 	.word	0x080124e4
 8011954:	08012504 	.word	0x08012504
 8011958:	080124c4 	.word	0x080124c4

0801195c <_write_r>:
 801195c:	b538      	push	{r3, r4, r5, lr}
 801195e:	4604      	mov	r4, r0
 8011960:	4608      	mov	r0, r1
 8011962:	4611      	mov	r1, r2
 8011964:	2200      	movs	r2, #0
 8011966:	4d05      	ldr	r5, [pc, #20]	; (801197c <_write_r+0x20>)
 8011968:	602a      	str	r2, [r5, #0]
 801196a:	461a      	mov	r2, r3
 801196c:	f7f3 feb8 	bl	80056e0 <_write>
 8011970:	1c43      	adds	r3, r0, #1
 8011972:	d102      	bne.n	801197a <_write_r+0x1e>
 8011974:	682b      	ldr	r3, [r5, #0]
 8011976:	b103      	cbz	r3, 801197a <_write_r+0x1e>
 8011978:	6023      	str	r3, [r4, #0]
 801197a:	bd38      	pop	{r3, r4, r5, pc}
 801197c:	2000170c 	.word	0x2000170c

08011980 <__swsetup_r>:
 8011980:	4b32      	ldr	r3, [pc, #200]	; (8011a4c <__swsetup_r+0xcc>)
 8011982:	b570      	push	{r4, r5, r6, lr}
 8011984:	681d      	ldr	r5, [r3, #0]
 8011986:	4606      	mov	r6, r0
 8011988:	460c      	mov	r4, r1
 801198a:	b125      	cbz	r5, 8011996 <__swsetup_r+0x16>
 801198c:	69ab      	ldr	r3, [r5, #24]
 801198e:	b913      	cbnz	r3, 8011996 <__swsetup_r+0x16>
 8011990:	4628      	mov	r0, r5
 8011992:	f7ff faef 	bl	8010f74 <__sinit>
 8011996:	4b2e      	ldr	r3, [pc, #184]	; (8011a50 <__swsetup_r+0xd0>)
 8011998:	429c      	cmp	r4, r3
 801199a:	d10f      	bne.n	80119bc <__swsetup_r+0x3c>
 801199c:	686c      	ldr	r4, [r5, #4]
 801199e:	89a3      	ldrh	r3, [r4, #12]
 80119a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80119a4:	0719      	lsls	r1, r3, #28
 80119a6:	d42c      	bmi.n	8011a02 <__swsetup_r+0x82>
 80119a8:	06dd      	lsls	r5, r3, #27
 80119aa:	d411      	bmi.n	80119d0 <__swsetup_r+0x50>
 80119ac:	2309      	movs	r3, #9
 80119ae:	6033      	str	r3, [r6, #0]
 80119b0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80119b4:	f04f 30ff 	mov.w	r0, #4294967295
 80119b8:	81a3      	strh	r3, [r4, #12]
 80119ba:	e03e      	b.n	8011a3a <__swsetup_r+0xba>
 80119bc:	4b25      	ldr	r3, [pc, #148]	; (8011a54 <__swsetup_r+0xd4>)
 80119be:	429c      	cmp	r4, r3
 80119c0:	d101      	bne.n	80119c6 <__swsetup_r+0x46>
 80119c2:	68ac      	ldr	r4, [r5, #8]
 80119c4:	e7eb      	b.n	801199e <__swsetup_r+0x1e>
 80119c6:	4b24      	ldr	r3, [pc, #144]	; (8011a58 <__swsetup_r+0xd8>)
 80119c8:	429c      	cmp	r4, r3
 80119ca:	bf08      	it	eq
 80119cc:	68ec      	ldreq	r4, [r5, #12]
 80119ce:	e7e6      	b.n	801199e <__swsetup_r+0x1e>
 80119d0:	0758      	lsls	r0, r3, #29
 80119d2:	d512      	bpl.n	80119fa <__swsetup_r+0x7a>
 80119d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80119d6:	b141      	cbz	r1, 80119ea <__swsetup_r+0x6a>
 80119d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80119dc:	4299      	cmp	r1, r3
 80119de:	d002      	beq.n	80119e6 <__swsetup_r+0x66>
 80119e0:	4630      	mov	r0, r6
 80119e2:	f7ff fb81 	bl	80110e8 <_free_r>
 80119e6:	2300      	movs	r3, #0
 80119e8:	6363      	str	r3, [r4, #52]	; 0x34
 80119ea:	89a3      	ldrh	r3, [r4, #12]
 80119ec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80119f0:	81a3      	strh	r3, [r4, #12]
 80119f2:	2300      	movs	r3, #0
 80119f4:	6063      	str	r3, [r4, #4]
 80119f6:	6923      	ldr	r3, [r4, #16]
 80119f8:	6023      	str	r3, [r4, #0]
 80119fa:	89a3      	ldrh	r3, [r4, #12]
 80119fc:	f043 0308 	orr.w	r3, r3, #8
 8011a00:	81a3      	strh	r3, [r4, #12]
 8011a02:	6923      	ldr	r3, [r4, #16]
 8011a04:	b94b      	cbnz	r3, 8011a1a <__swsetup_r+0x9a>
 8011a06:	89a3      	ldrh	r3, [r4, #12]
 8011a08:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011a0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011a10:	d003      	beq.n	8011a1a <__swsetup_r+0x9a>
 8011a12:	4621      	mov	r1, r4
 8011a14:	4630      	mov	r0, r6
 8011a16:	f000 f931 	bl	8011c7c <__smakebuf_r>
 8011a1a:	89a0      	ldrh	r0, [r4, #12]
 8011a1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011a20:	f010 0301 	ands.w	r3, r0, #1
 8011a24:	d00a      	beq.n	8011a3c <__swsetup_r+0xbc>
 8011a26:	2300      	movs	r3, #0
 8011a28:	60a3      	str	r3, [r4, #8]
 8011a2a:	6963      	ldr	r3, [r4, #20]
 8011a2c:	425b      	negs	r3, r3
 8011a2e:	61a3      	str	r3, [r4, #24]
 8011a30:	6923      	ldr	r3, [r4, #16]
 8011a32:	b943      	cbnz	r3, 8011a46 <__swsetup_r+0xc6>
 8011a34:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011a38:	d1ba      	bne.n	80119b0 <__swsetup_r+0x30>
 8011a3a:	bd70      	pop	{r4, r5, r6, pc}
 8011a3c:	0781      	lsls	r1, r0, #30
 8011a3e:	bf58      	it	pl
 8011a40:	6963      	ldrpl	r3, [r4, #20]
 8011a42:	60a3      	str	r3, [r4, #8]
 8011a44:	e7f4      	b.n	8011a30 <__swsetup_r+0xb0>
 8011a46:	2000      	movs	r0, #0
 8011a48:	e7f7      	b.n	8011a3a <__swsetup_r+0xba>
 8011a4a:	bf00      	nop
 8011a4c:	20000024 	.word	0x20000024
 8011a50:	080124e4 	.word	0x080124e4
 8011a54:	08012504 	.word	0x08012504
 8011a58:	080124c4 	.word	0x080124c4

08011a5c <abort>:
 8011a5c:	2006      	movs	r0, #6
 8011a5e:	b508      	push	{r3, lr}
 8011a60:	f000 f9a0 	bl	8011da4 <raise>
 8011a64:	2001      	movs	r0, #1
 8011a66:	f7f3 fe14 	bl	8005692 <_exit>
	...

08011a6c <_close_r>:
 8011a6c:	b538      	push	{r3, r4, r5, lr}
 8011a6e:	2300      	movs	r3, #0
 8011a70:	4d05      	ldr	r5, [pc, #20]	; (8011a88 <_close_r+0x1c>)
 8011a72:	4604      	mov	r4, r0
 8011a74:	4608      	mov	r0, r1
 8011a76:	602b      	str	r3, [r5, #0]
 8011a78:	f7f3 fe4e 	bl	8005718 <_close>
 8011a7c:	1c43      	adds	r3, r0, #1
 8011a7e:	d102      	bne.n	8011a86 <_close_r+0x1a>
 8011a80:	682b      	ldr	r3, [r5, #0]
 8011a82:	b103      	cbz	r3, 8011a86 <_close_r+0x1a>
 8011a84:	6023      	str	r3, [r4, #0]
 8011a86:	bd38      	pop	{r3, r4, r5, pc}
 8011a88:	2000170c 	.word	0x2000170c

08011a8c <__sflush_r>:
 8011a8c:	898a      	ldrh	r2, [r1, #12]
 8011a8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a92:	4605      	mov	r5, r0
 8011a94:	0710      	lsls	r0, r2, #28
 8011a96:	460c      	mov	r4, r1
 8011a98:	d458      	bmi.n	8011b4c <__sflush_r+0xc0>
 8011a9a:	684b      	ldr	r3, [r1, #4]
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	dc05      	bgt.n	8011aac <__sflush_r+0x20>
 8011aa0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	dc02      	bgt.n	8011aac <__sflush_r+0x20>
 8011aa6:	2000      	movs	r0, #0
 8011aa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011aac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011aae:	2e00      	cmp	r6, #0
 8011ab0:	d0f9      	beq.n	8011aa6 <__sflush_r+0x1a>
 8011ab2:	2300      	movs	r3, #0
 8011ab4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011ab8:	682f      	ldr	r7, [r5, #0]
 8011aba:	602b      	str	r3, [r5, #0]
 8011abc:	d032      	beq.n	8011b24 <__sflush_r+0x98>
 8011abe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011ac0:	89a3      	ldrh	r3, [r4, #12]
 8011ac2:	075a      	lsls	r2, r3, #29
 8011ac4:	d505      	bpl.n	8011ad2 <__sflush_r+0x46>
 8011ac6:	6863      	ldr	r3, [r4, #4]
 8011ac8:	1ac0      	subs	r0, r0, r3
 8011aca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011acc:	b10b      	cbz	r3, 8011ad2 <__sflush_r+0x46>
 8011ace:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011ad0:	1ac0      	subs	r0, r0, r3
 8011ad2:	2300      	movs	r3, #0
 8011ad4:	4602      	mov	r2, r0
 8011ad6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011ad8:	4628      	mov	r0, r5
 8011ada:	6a21      	ldr	r1, [r4, #32]
 8011adc:	47b0      	blx	r6
 8011ade:	1c43      	adds	r3, r0, #1
 8011ae0:	89a3      	ldrh	r3, [r4, #12]
 8011ae2:	d106      	bne.n	8011af2 <__sflush_r+0x66>
 8011ae4:	6829      	ldr	r1, [r5, #0]
 8011ae6:	291d      	cmp	r1, #29
 8011ae8:	d82c      	bhi.n	8011b44 <__sflush_r+0xb8>
 8011aea:	4a2a      	ldr	r2, [pc, #168]	; (8011b94 <__sflush_r+0x108>)
 8011aec:	40ca      	lsrs	r2, r1
 8011aee:	07d6      	lsls	r6, r2, #31
 8011af0:	d528      	bpl.n	8011b44 <__sflush_r+0xb8>
 8011af2:	2200      	movs	r2, #0
 8011af4:	6062      	str	r2, [r4, #4]
 8011af6:	6922      	ldr	r2, [r4, #16]
 8011af8:	04d9      	lsls	r1, r3, #19
 8011afa:	6022      	str	r2, [r4, #0]
 8011afc:	d504      	bpl.n	8011b08 <__sflush_r+0x7c>
 8011afe:	1c42      	adds	r2, r0, #1
 8011b00:	d101      	bne.n	8011b06 <__sflush_r+0x7a>
 8011b02:	682b      	ldr	r3, [r5, #0]
 8011b04:	b903      	cbnz	r3, 8011b08 <__sflush_r+0x7c>
 8011b06:	6560      	str	r0, [r4, #84]	; 0x54
 8011b08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011b0a:	602f      	str	r7, [r5, #0]
 8011b0c:	2900      	cmp	r1, #0
 8011b0e:	d0ca      	beq.n	8011aa6 <__sflush_r+0x1a>
 8011b10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011b14:	4299      	cmp	r1, r3
 8011b16:	d002      	beq.n	8011b1e <__sflush_r+0x92>
 8011b18:	4628      	mov	r0, r5
 8011b1a:	f7ff fae5 	bl	80110e8 <_free_r>
 8011b1e:	2000      	movs	r0, #0
 8011b20:	6360      	str	r0, [r4, #52]	; 0x34
 8011b22:	e7c1      	b.n	8011aa8 <__sflush_r+0x1c>
 8011b24:	6a21      	ldr	r1, [r4, #32]
 8011b26:	2301      	movs	r3, #1
 8011b28:	4628      	mov	r0, r5
 8011b2a:	47b0      	blx	r6
 8011b2c:	1c41      	adds	r1, r0, #1
 8011b2e:	d1c7      	bne.n	8011ac0 <__sflush_r+0x34>
 8011b30:	682b      	ldr	r3, [r5, #0]
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	d0c4      	beq.n	8011ac0 <__sflush_r+0x34>
 8011b36:	2b1d      	cmp	r3, #29
 8011b38:	d001      	beq.n	8011b3e <__sflush_r+0xb2>
 8011b3a:	2b16      	cmp	r3, #22
 8011b3c:	d101      	bne.n	8011b42 <__sflush_r+0xb6>
 8011b3e:	602f      	str	r7, [r5, #0]
 8011b40:	e7b1      	b.n	8011aa6 <__sflush_r+0x1a>
 8011b42:	89a3      	ldrh	r3, [r4, #12]
 8011b44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011b48:	81a3      	strh	r3, [r4, #12]
 8011b4a:	e7ad      	b.n	8011aa8 <__sflush_r+0x1c>
 8011b4c:	690f      	ldr	r7, [r1, #16]
 8011b4e:	2f00      	cmp	r7, #0
 8011b50:	d0a9      	beq.n	8011aa6 <__sflush_r+0x1a>
 8011b52:	0793      	lsls	r3, r2, #30
 8011b54:	bf18      	it	ne
 8011b56:	2300      	movne	r3, #0
 8011b58:	680e      	ldr	r6, [r1, #0]
 8011b5a:	bf08      	it	eq
 8011b5c:	694b      	ldreq	r3, [r1, #20]
 8011b5e:	eba6 0807 	sub.w	r8, r6, r7
 8011b62:	600f      	str	r7, [r1, #0]
 8011b64:	608b      	str	r3, [r1, #8]
 8011b66:	f1b8 0f00 	cmp.w	r8, #0
 8011b6a:	dd9c      	ble.n	8011aa6 <__sflush_r+0x1a>
 8011b6c:	4643      	mov	r3, r8
 8011b6e:	463a      	mov	r2, r7
 8011b70:	4628      	mov	r0, r5
 8011b72:	6a21      	ldr	r1, [r4, #32]
 8011b74:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011b76:	47b0      	blx	r6
 8011b78:	2800      	cmp	r0, #0
 8011b7a:	dc06      	bgt.n	8011b8a <__sflush_r+0xfe>
 8011b7c:	89a3      	ldrh	r3, [r4, #12]
 8011b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8011b82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011b86:	81a3      	strh	r3, [r4, #12]
 8011b88:	e78e      	b.n	8011aa8 <__sflush_r+0x1c>
 8011b8a:	4407      	add	r7, r0
 8011b8c:	eba8 0800 	sub.w	r8, r8, r0
 8011b90:	e7e9      	b.n	8011b66 <__sflush_r+0xda>
 8011b92:	bf00      	nop
 8011b94:	20400001 	.word	0x20400001

08011b98 <_fflush_r>:
 8011b98:	b538      	push	{r3, r4, r5, lr}
 8011b9a:	690b      	ldr	r3, [r1, #16]
 8011b9c:	4605      	mov	r5, r0
 8011b9e:	460c      	mov	r4, r1
 8011ba0:	b913      	cbnz	r3, 8011ba8 <_fflush_r+0x10>
 8011ba2:	2500      	movs	r5, #0
 8011ba4:	4628      	mov	r0, r5
 8011ba6:	bd38      	pop	{r3, r4, r5, pc}
 8011ba8:	b118      	cbz	r0, 8011bb2 <_fflush_r+0x1a>
 8011baa:	6983      	ldr	r3, [r0, #24]
 8011bac:	b90b      	cbnz	r3, 8011bb2 <_fflush_r+0x1a>
 8011bae:	f7ff f9e1 	bl	8010f74 <__sinit>
 8011bb2:	4b14      	ldr	r3, [pc, #80]	; (8011c04 <_fflush_r+0x6c>)
 8011bb4:	429c      	cmp	r4, r3
 8011bb6:	d11b      	bne.n	8011bf0 <_fflush_r+0x58>
 8011bb8:	686c      	ldr	r4, [r5, #4]
 8011bba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d0ef      	beq.n	8011ba2 <_fflush_r+0xa>
 8011bc2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011bc4:	07d0      	lsls	r0, r2, #31
 8011bc6:	d404      	bmi.n	8011bd2 <_fflush_r+0x3a>
 8011bc8:	0599      	lsls	r1, r3, #22
 8011bca:	d402      	bmi.n	8011bd2 <_fflush_r+0x3a>
 8011bcc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011bce:	f7ff fa81 	bl	80110d4 <__retarget_lock_acquire_recursive>
 8011bd2:	4628      	mov	r0, r5
 8011bd4:	4621      	mov	r1, r4
 8011bd6:	f7ff ff59 	bl	8011a8c <__sflush_r>
 8011bda:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011bdc:	4605      	mov	r5, r0
 8011bde:	07da      	lsls	r2, r3, #31
 8011be0:	d4e0      	bmi.n	8011ba4 <_fflush_r+0xc>
 8011be2:	89a3      	ldrh	r3, [r4, #12]
 8011be4:	059b      	lsls	r3, r3, #22
 8011be6:	d4dd      	bmi.n	8011ba4 <_fflush_r+0xc>
 8011be8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011bea:	f7ff fa74 	bl	80110d6 <__retarget_lock_release_recursive>
 8011bee:	e7d9      	b.n	8011ba4 <_fflush_r+0xc>
 8011bf0:	4b05      	ldr	r3, [pc, #20]	; (8011c08 <_fflush_r+0x70>)
 8011bf2:	429c      	cmp	r4, r3
 8011bf4:	d101      	bne.n	8011bfa <_fflush_r+0x62>
 8011bf6:	68ac      	ldr	r4, [r5, #8]
 8011bf8:	e7df      	b.n	8011bba <_fflush_r+0x22>
 8011bfa:	4b04      	ldr	r3, [pc, #16]	; (8011c0c <_fflush_r+0x74>)
 8011bfc:	429c      	cmp	r4, r3
 8011bfe:	bf08      	it	eq
 8011c00:	68ec      	ldreq	r4, [r5, #12]
 8011c02:	e7da      	b.n	8011bba <_fflush_r+0x22>
 8011c04:	080124e4 	.word	0x080124e4
 8011c08:	08012504 	.word	0x08012504
 8011c0c:	080124c4 	.word	0x080124c4

08011c10 <_lseek_r>:
 8011c10:	b538      	push	{r3, r4, r5, lr}
 8011c12:	4604      	mov	r4, r0
 8011c14:	4608      	mov	r0, r1
 8011c16:	4611      	mov	r1, r2
 8011c18:	2200      	movs	r2, #0
 8011c1a:	4d05      	ldr	r5, [pc, #20]	; (8011c30 <_lseek_r+0x20>)
 8011c1c:	602a      	str	r2, [r5, #0]
 8011c1e:	461a      	mov	r2, r3
 8011c20:	f7f3 fd9e 	bl	8005760 <_lseek>
 8011c24:	1c43      	adds	r3, r0, #1
 8011c26:	d102      	bne.n	8011c2e <_lseek_r+0x1e>
 8011c28:	682b      	ldr	r3, [r5, #0]
 8011c2a:	b103      	cbz	r3, 8011c2e <_lseek_r+0x1e>
 8011c2c:	6023      	str	r3, [r4, #0]
 8011c2e:	bd38      	pop	{r3, r4, r5, pc}
 8011c30:	2000170c 	.word	0x2000170c

08011c34 <__swhatbuf_r>:
 8011c34:	b570      	push	{r4, r5, r6, lr}
 8011c36:	460e      	mov	r6, r1
 8011c38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011c3c:	4614      	mov	r4, r2
 8011c3e:	2900      	cmp	r1, #0
 8011c40:	461d      	mov	r5, r3
 8011c42:	b096      	sub	sp, #88	; 0x58
 8011c44:	da07      	bge.n	8011c56 <__swhatbuf_r+0x22>
 8011c46:	2300      	movs	r3, #0
 8011c48:	602b      	str	r3, [r5, #0]
 8011c4a:	89b3      	ldrh	r3, [r6, #12]
 8011c4c:	061a      	lsls	r2, r3, #24
 8011c4e:	d410      	bmi.n	8011c72 <__swhatbuf_r+0x3e>
 8011c50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011c54:	e00e      	b.n	8011c74 <__swhatbuf_r+0x40>
 8011c56:	466a      	mov	r2, sp
 8011c58:	f000 f8c0 	bl	8011ddc <_fstat_r>
 8011c5c:	2800      	cmp	r0, #0
 8011c5e:	dbf2      	blt.n	8011c46 <__swhatbuf_r+0x12>
 8011c60:	9a01      	ldr	r2, [sp, #4]
 8011c62:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011c66:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011c6a:	425a      	negs	r2, r3
 8011c6c:	415a      	adcs	r2, r3
 8011c6e:	602a      	str	r2, [r5, #0]
 8011c70:	e7ee      	b.n	8011c50 <__swhatbuf_r+0x1c>
 8011c72:	2340      	movs	r3, #64	; 0x40
 8011c74:	2000      	movs	r0, #0
 8011c76:	6023      	str	r3, [r4, #0]
 8011c78:	b016      	add	sp, #88	; 0x58
 8011c7a:	bd70      	pop	{r4, r5, r6, pc}

08011c7c <__smakebuf_r>:
 8011c7c:	898b      	ldrh	r3, [r1, #12]
 8011c7e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011c80:	079d      	lsls	r5, r3, #30
 8011c82:	4606      	mov	r6, r0
 8011c84:	460c      	mov	r4, r1
 8011c86:	d507      	bpl.n	8011c98 <__smakebuf_r+0x1c>
 8011c88:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011c8c:	6023      	str	r3, [r4, #0]
 8011c8e:	6123      	str	r3, [r4, #16]
 8011c90:	2301      	movs	r3, #1
 8011c92:	6163      	str	r3, [r4, #20]
 8011c94:	b002      	add	sp, #8
 8011c96:	bd70      	pop	{r4, r5, r6, pc}
 8011c98:	466a      	mov	r2, sp
 8011c9a:	ab01      	add	r3, sp, #4
 8011c9c:	f7ff ffca 	bl	8011c34 <__swhatbuf_r>
 8011ca0:	9900      	ldr	r1, [sp, #0]
 8011ca2:	4605      	mov	r5, r0
 8011ca4:	4630      	mov	r0, r6
 8011ca6:	f7ff fa6b 	bl	8011180 <_malloc_r>
 8011caa:	b948      	cbnz	r0, 8011cc0 <__smakebuf_r+0x44>
 8011cac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011cb0:	059a      	lsls	r2, r3, #22
 8011cb2:	d4ef      	bmi.n	8011c94 <__smakebuf_r+0x18>
 8011cb4:	f023 0303 	bic.w	r3, r3, #3
 8011cb8:	f043 0302 	orr.w	r3, r3, #2
 8011cbc:	81a3      	strh	r3, [r4, #12]
 8011cbe:	e7e3      	b.n	8011c88 <__smakebuf_r+0xc>
 8011cc0:	4b0d      	ldr	r3, [pc, #52]	; (8011cf8 <__smakebuf_r+0x7c>)
 8011cc2:	62b3      	str	r3, [r6, #40]	; 0x28
 8011cc4:	89a3      	ldrh	r3, [r4, #12]
 8011cc6:	6020      	str	r0, [r4, #0]
 8011cc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011ccc:	81a3      	strh	r3, [r4, #12]
 8011cce:	9b00      	ldr	r3, [sp, #0]
 8011cd0:	6120      	str	r0, [r4, #16]
 8011cd2:	6163      	str	r3, [r4, #20]
 8011cd4:	9b01      	ldr	r3, [sp, #4]
 8011cd6:	b15b      	cbz	r3, 8011cf0 <__smakebuf_r+0x74>
 8011cd8:	4630      	mov	r0, r6
 8011cda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011cde:	f000 f88f 	bl	8011e00 <_isatty_r>
 8011ce2:	b128      	cbz	r0, 8011cf0 <__smakebuf_r+0x74>
 8011ce4:	89a3      	ldrh	r3, [r4, #12]
 8011ce6:	f023 0303 	bic.w	r3, r3, #3
 8011cea:	f043 0301 	orr.w	r3, r3, #1
 8011cee:	81a3      	strh	r3, [r4, #12]
 8011cf0:	89a0      	ldrh	r0, [r4, #12]
 8011cf2:	4305      	orrs	r5, r0
 8011cf4:	81a5      	strh	r5, [r4, #12]
 8011cf6:	e7cd      	b.n	8011c94 <__smakebuf_r+0x18>
 8011cf8:	08010f0d 	.word	0x08010f0d

08011cfc <memchr>:
 8011cfc:	4603      	mov	r3, r0
 8011cfe:	b510      	push	{r4, lr}
 8011d00:	b2c9      	uxtb	r1, r1
 8011d02:	4402      	add	r2, r0
 8011d04:	4293      	cmp	r3, r2
 8011d06:	4618      	mov	r0, r3
 8011d08:	d101      	bne.n	8011d0e <memchr+0x12>
 8011d0a:	2000      	movs	r0, #0
 8011d0c:	e003      	b.n	8011d16 <memchr+0x1a>
 8011d0e:	7804      	ldrb	r4, [r0, #0]
 8011d10:	3301      	adds	r3, #1
 8011d12:	428c      	cmp	r4, r1
 8011d14:	d1f6      	bne.n	8011d04 <memchr+0x8>
 8011d16:	bd10      	pop	{r4, pc}

08011d18 <__malloc_lock>:
 8011d18:	4801      	ldr	r0, [pc, #4]	; (8011d20 <__malloc_lock+0x8>)
 8011d1a:	f7ff b9db 	b.w	80110d4 <__retarget_lock_acquire_recursive>
 8011d1e:	bf00      	nop
 8011d20:	20001704 	.word	0x20001704

08011d24 <__malloc_unlock>:
 8011d24:	4801      	ldr	r0, [pc, #4]	; (8011d2c <__malloc_unlock+0x8>)
 8011d26:	f7ff b9d6 	b.w	80110d6 <__retarget_lock_release_recursive>
 8011d2a:	bf00      	nop
 8011d2c:	20001704 	.word	0x20001704

08011d30 <_read_r>:
 8011d30:	b538      	push	{r3, r4, r5, lr}
 8011d32:	4604      	mov	r4, r0
 8011d34:	4608      	mov	r0, r1
 8011d36:	4611      	mov	r1, r2
 8011d38:	2200      	movs	r2, #0
 8011d3a:	4d05      	ldr	r5, [pc, #20]	; (8011d50 <_read_r+0x20>)
 8011d3c:	602a      	str	r2, [r5, #0]
 8011d3e:	461a      	mov	r2, r3
 8011d40:	f7f3 fcb1 	bl	80056a6 <_read>
 8011d44:	1c43      	adds	r3, r0, #1
 8011d46:	d102      	bne.n	8011d4e <_read_r+0x1e>
 8011d48:	682b      	ldr	r3, [r5, #0]
 8011d4a:	b103      	cbz	r3, 8011d4e <_read_r+0x1e>
 8011d4c:	6023      	str	r3, [r4, #0]
 8011d4e:	bd38      	pop	{r3, r4, r5, pc}
 8011d50:	2000170c 	.word	0x2000170c

08011d54 <_raise_r>:
 8011d54:	291f      	cmp	r1, #31
 8011d56:	b538      	push	{r3, r4, r5, lr}
 8011d58:	4604      	mov	r4, r0
 8011d5a:	460d      	mov	r5, r1
 8011d5c:	d904      	bls.n	8011d68 <_raise_r+0x14>
 8011d5e:	2316      	movs	r3, #22
 8011d60:	6003      	str	r3, [r0, #0]
 8011d62:	f04f 30ff 	mov.w	r0, #4294967295
 8011d66:	bd38      	pop	{r3, r4, r5, pc}
 8011d68:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011d6a:	b112      	cbz	r2, 8011d72 <_raise_r+0x1e>
 8011d6c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011d70:	b94b      	cbnz	r3, 8011d86 <_raise_r+0x32>
 8011d72:	4620      	mov	r0, r4
 8011d74:	f000 f830 	bl	8011dd8 <_getpid_r>
 8011d78:	462a      	mov	r2, r5
 8011d7a:	4601      	mov	r1, r0
 8011d7c:	4620      	mov	r0, r4
 8011d7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011d82:	f000 b817 	b.w	8011db4 <_kill_r>
 8011d86:	2b01      	cmp	r3, #1
 8011d88:	d00a      	beq.n	8011da0 <_raise_r+0x4c>
 8011d8a:	1c59      	adds	r1, r3, #1
 8011d8c:	d103      	bne.n	8011d96 <_raise_r+0x42>
 8011d8e:	2316      	movs	r3, #22
 8011d90:	6003      	str	r3, [r0, #0]
 8011d92:	2001      	movs	r0, #1
 8011d94:	e7e7      	b.n	8011d66 <_raise_r+0x12>
 8011d96:	2400      	movs	r4, #0
 8011d98:	4628      	mov	r0, r5
 8011d9a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011d9e:	4798      	blx	r3
 8011da0:	2000      	movs	r0, #0
 8011da2:	e7e0      	b.n	8011d66 <_raise_r+0x12>

08011da4 <raise>:
 8011da4:	4b02      	ldr	r3, [pc, #8]	; (8011db0 <raise+0xc>)
 8011da6:	4601      	mov	r1, r0
 8011da8:	6818      	ldr	r0, [r3, #0]
 8011daa:	f7ff bfd3 	b.w	8011d54 <_raise_r>
 8011dae:	bf00      	nop
 8011db0:	20000024 	.word	0x20000024

08011db4 <_kill_r>:
 8011db4:	b538      	push	{r3, r4, r5, lr}
 8011db6:	2300      	movs	r3, #0
 8011db8:	4d06      	ldr	r5, [pc, #24]	; (8011dd4 <_kill_r+0x20>)
 8011dba:	4604      	mov	r4, r0
 8011dbc:	4608      	mov	r0, r1
 8011dbe:	4611      	mov	r1, r2
 8011dc0:	602b      	str	r3, [r5, #0]
 8011dc2:	f7f3 fc56 	bl	8005672 <_kill>
 8011dc6:	1c43      	adds	r3, r0, #1
 8011dc8:	d102      	bne.n	8011dd0 <_kill_r+0x1c>
 8011dca:	682b      	ldr	r3, [r5, #0]
 8011dcc:	b103      	cbz	r3, 8011dd0 <_kill_r+0x1c>
 8011dce:	6023      	str	r3, [r4, #0]
 8011dd0:	bd38      	pop	{r3, r4, r5, pc}
 8011dd2:	bf00      	nop
 8011dd4:	2000170c 	.word	0x2000170c

08011dd8 <_getpid_r>:
 8011dd8:	f7f3 bc44 	b.w	8005664 <_getpid>

08011ddc <_fstat_r>:
 8011ddc:	b538      	push	{r3, r4, r5, lr}
 8011dde:	2300      	movs	r3, #0
 8011de0:	4d06      	ldr	r5, [pc, #24]	; (8011dfc <_fstat_r+0x20>)
 8011de2:	4604      	mov	r4, r0
 8011de4:	4608      	mov	r0, r1
 8011de6:	4611      	mov	r1, r2
 8011de8:	602b      	str	r3, [r5, #0]
 8011dea:	f7f3 fca0 	bl	800572e <_fstat>
 8011dee:	1c43      	adds	r3, r0, #1
 8011df0:	d102      	bne.n	8011df8 <_fstat_r+0x1c>
 8011df2:	682b      	ldr	r3, [r5, #0]
 8011df4:	b103      	cbz	r3, 8011df8 <_fstat_r+0x1c>
 8011df6:	6023      	str	r3, [r4, #0]
 8011df8:	bd38      	pop	{r3, r4, r5, pc}
 8011dfa:	bf00      	nop
 8011dfc:	2000170c 	.word	0x2000170c

08011e00 <_isatty_r>:
 8011e00:	b538      	push	{r3, r4, r5, lr}
 8011e02:	2300      	movs	r3, #0
 8011e04:	4d05      	ldr	r5, [pc, #20]	; (8011e1c <_isatty_r+0x1c>)
 8011e06:	4604      	mov	r4, r0
 8011e08:	4608      	mov	r0, r1
 8011e0a:	602b      	str	r3, [r5, #0]
 8011e0c:	f7f3 fc9e 	bl	800574c <_isatty>
 8011e10:	1c43      	adds	r3, r0, #1
 8011e12:	d102      	bne.n	8011e1a <_isatty_r+0x1a>
 8011e14:	682b      	ldr	r3, [r5, #0]
 8011e16:	b103      	cbz	r3, 8011e1a <_isatty_r+0x1a>
 8011e18:	6023      	str	r3, [r4, #0]
 8011e1a:	bd38      	pop	{r3, r4, r5, pc}
 8011e1c:	2000170c 	.word	0x2000170c

08011e20 <_init>:
 8011e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e22:	bf00      	nop
 8011e24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011e26:	bc08      	pop	{r3}
 8011e28:	469e      	mov	lr, r3
 8011e2a:	4770      	bx	lr

08011e2c <_fini>:
 8011e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e2e:	bf00      	nop
 8011e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011e32:	bc08      	pop	{r3}
 8011e34:	469e      	mov	lr, r3
 8011e36:	4770      	bx	lr
