lib_name: bliss
cell_name: delay_line_looped
pins: [ "VDD", "VSS", "in", "out", "VP", "VN", "outb<1:0>" ]
instances:
  XINVb:
    lib_name: bliss
    cell_name: delay_unit
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "outb<1>"
        num_bits: 1
      VN:
        direction: input
        net_name: "VN"
        num_bits: 1
      VP:
        direction: input
        net_name: "VP"
        num_bits: 1
      in:
        direction: input
        net_name: "out"
        num_bits: 1
  XINV:
    lib_name: bliss
    cell_name: delay_unit
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "out"
        num_bits: 1
      VN:
        direction: input
        net_name: "VN"
        num_bits: 1
      VP:
        direction: input
        net_name: "VP"
        num_bits: 1
      in:
        direction: input
        net_name: "outb<0>"
        num_bits: 1
  XNAND:
    lib_name: bliss
    cell_name: delay_unit_nand
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "outb<0>"
        num_bits: 1
      VN:
        direction: input
        net_name: "VN"
        num_bits: 1
      VP:
        direction: input
        net_name: "VP"
        num_bits: 1
      in<0>:
        direction: input
        net_name: "outb<1>"
        num_bits: 1
      in<1>:
        direction: input
        net_name: "in"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: opin
    instpins: {}
