{
	"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
	"SRAM_MACRO": "gf180mcu_fd_ip_sram__sram512x8m8wm1",
	"INCLUDE_CONFIGS": [
		"$LVS_ROOT/tech/$PDK/lvs_config.sram.json",
		"$LVS_ROOT/tech/$PDK/lvs_config.base.json",
		"$UPRJ_ROOT/lvs/user_project_wrapper/lvs_config.json"
	],
	"TOP_SOURCE": "caravel_core",
	"TOP_LAYOUT": "$TOP_SOURCE",
	"EXTRACT_FLATGLOB": [
		""
	],
	"EXTRACT_ABSTRACT": [
		""
	],
	"LVS_FLATTEN": [
		""
	],
	"LVS_NOFLATTEN": [
		""
	],
	"LVS_IGNORE": [
		""
	],
	"LVS_SPICE_FILES": [
		"$CARAVEL_ROOT/macros/simple_por/netlist/simple_por.spice"
	],
	"LVS_VERILOG_FILES": [
		"$MCW_ROOT/verilog/gl/gf180_ram_512x8_wrapper.v",
		"$CARAVEL_ROOT/verilog/gl/housekeeping.v",
		"$CARAVEL_ROOT/verilog/gl/mprj_io_buffer.v",
		"$CARAVEL_ROOT/verilog/gl/spare_logic_block.v",
		"$UPRJ_ROOT/verilog/gl/gpio_defaults_block_*.v",
		"$UPRJ_ROOT/verilog/gl/user_id_programming.v",
		"$UPRJ_ROOT/verilog/gl/caravel_core.v"
	],
	"LAYOUT_FILE": "$UPRJ_ROOT/gds/caravel_core.gds"
}
