{
	"author": [
		"Igor Keller",
		"King Ho Tam",
		"Vinod Kariat"
	],
	"booktitle": "Proceedings of the 45th Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2008",
	"dblpkey": "conf/dac/KellerTK08",
	"doi": "10.1145/1391469.1391590",
	"ee": "http://doi.acm.org/10.1145/1391469.1391590",
	"pages": "468-473",
	"publisher": "ACM",
	"stemmed": [
		"challeng",
		"in",
		"gate",
		"level",
		"model",
		"for",
		"delay",
		"and",
		"si",
		"at",
		"nm",
		"and",
		"below"
	],
	"tag": [
		"challenge",
		"modelling"
	],
	"title": "Challenges in gate level modeling for delay and SI at 65nm and below",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2008
}