// Seed: 2732201900
module module_0;
  wire id_1;
  ;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge -1) begin : LABEL_0
    $unsigned(4);
    ;
  end
  module_0 modCall_1 ();
endmodule
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    output uwire id_2,
    input  wire  id_3,
    output uwire module_2,
    output logic id_5
);
  assign id_4 = id_3 ? 1 : -1 ? id_0 : id_3;
  module_0 modCall_1 ();
  assign id_5 = id_1;
  wire id_7;
  ;
  always if (-1) id_5 <= id_3 != -1;
endmodule
