[{"caption":"Table 2: Processing Time of Dilated Convolutions \n\nDilation Rate \n\nProcessing Time (ms) \nConvolutions \nDepthwise Conv. \nCPU  *  GPU  *  *  CPU  *  GPU  *  *  \nD \u003d 1 \n39.53 \n6.53 \n21.57 \n11.81 \nD \u003d 2 \n862.56 19.12 \n861.99 11.83 \nD \u003d 3 \n868.83 19.17 \n865.09 11.79 \nD \u003d 4 \n854.23 19.21 \n862.95 11.78 \nD \u003d 5 \n852.42 19.23 \n871.42 11.78 \n\n *  The CPU is Intel Xeon E5-2640 v4 (2.40 GHz) and the memory size is \n\n256 GB. \n *  *  The GPU is TITAN Xp (12 GB), and the version of cuDNN is 7.6.5. \n\n","rows":["* The CPU is Intel Xeon E5 - 2640 v4","D \u003d 4","D \u003d 3","D \u003d 5","D \u003d 2","D \u003d 1"],"columns":["CPU *","Depthwise Conv .","Convolutions","GPU * *","Table 2 : Processing Time of Dilated Convolutions"],"mergedAllColumns":["Processing Time ( ms )"],"numberCells":[{"number":"6.53","isBolded":false,"associatedRows":["D \u003d 1"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Convolutions","GPU * *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"19.17","isBolded":false,"associatedRows":["D \u003d 3"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Convolutions","GPU * *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"861.99","isBolded":false,"associatedRows":["D \u003d 2"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Depthwise Conv .","CPU *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"854.23","isBolded":false,"associatedRows":["D \u003d 4"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Convolutions","CPU *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"21.57","isBolded":false,"associatedRows":["D \u003d 1"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Depthwise Conv .","CPU *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"852.42","isBolded":false,"associatedRows":["D \u003d 5"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Convolutions","CPU *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"11.83","isBolded":false,"associatedRows":["D \u003d 2"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Depthwise Conv .","GPU * *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"19.21","isBolded":false,"associatedRows":["D \u003d 4"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Convolutions","GPU * *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"868.83","isBolded":false,"associatedRows":["D \u003d 3"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Convolutions","CPU *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"862.95","isBolded":false,"associatedRows":["D \u003d 4"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Depthwise Conv .","CPU *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"865.09","isBolded":false,"associatedRows":["D \u003d 3"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Depthwise Conv .","CPU *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"11.79","isBolded":false,"associatedRows":["D \u003d 3"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Depthwise Conv .","GPU * *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"19.23","isBolded":false,"associatedRows":["D \u003d 5"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Convolutions","GPU * *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"(2.40GHz)andthememorysizeis","isBolded":false,"associatedRows":["* The CPU is Intel Xeon E5 - 2640 v4"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Depthwise Conv .","GPU * *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"862.56","isBolded":false,"associatedRows":["D \u003d 2"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Convolutions","CPU *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"19.12","isBolded":false,"associatedRows":["D \u003d 2"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Convolutions","GPU * *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"11.78","isBolded":false,"associatedRows":["D \u003d 5"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Depthwise Conv .","GPU * *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"39.53","isBolded":false,"associatedRows":["D \u003d 1"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Convolutions","CPU *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"11.81","isBolded":false,"associatedRows":["D \u003d 1"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Depthwise Conv .","GPU * *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"11.78","isBolded":false,"associatedRows":["D \u003d 4"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Depthwise Conv .","GPU * *"],"associatedMergedColumns":["Processing Time ( ms )"]},{"number":"871.42","isBolded":false,"associatedRows":["D \u003d 5"],"associatedColumns":["Table 2 : Processing Time of Dilated Convolutions","Depthwise Conv .","CPU *"],"associatedMergedColumns":["Processing Time ( ms )"]}]},{"caption":"Table 3: Comparison of Accuracy of Face Detection [2] between Dilated Convolutions and CASSOD Modules \n\nContext Module of RetinaFace [2] \nEasy (%) Medium (%) Hard (%) \nParameter Size of \nDilated Conv. Layers \nSSH  ? \n88.72 \n86.97 \n79.19 \n(11,520) \nFEM  ? ? \n88.87 \n86.74 \n80.26 \n23,040 \nFEM  ? ? -CASSOD-C \n89.05 \n87.46 \n81.09 \n15,360 \nFEM  ? ? -CASSOD-C with BN  *  \n89.21 \n87.55 \n81.28 \n15,552 \nFEM  ? ? -CASSOD-C with BN  *  and ReLU  *  *  \n89.12 \n87.62 \n81.16 \n15,552 \nFEM  ? ? -CASSOD-A with BN  *  and ReLU  *  *  \n88.88 \n87.40 \n80.74 \n10,912 \n\n ? SSH represents single stage headless face detector ","rows":["SSH ?","FEM ? ? - CASSOD - C","FEM ? ? - CASSOD - C with BN *","FEM ? ?","FEM ? ? - CASSOD - C with BN * and ReLU * *","FEM ? ? - CASSOD - A with BN * and ReLU * *"],"columns":["Medium ( % )","Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Easy ( % )","Hard ( % )"],"mergedAllColumns":["Dilated Conv . Layers","( 11 , 520 )","23 , 040","15 , 360","15 , 552"],"numberCells":[{"number":"79.19","isBolded":false,"associatedRows":["SSH ?","FEM ? ? - CASSOD - C with BN * and ReLU * *"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Hard ( % )"],"associatedMergedColumns":["Dilated Conv . Layers"]},{"number":"87.55","isBolded":false,"associatedRows":["FEM ? ?","FEM ? ? - CASSOD - C with BN *"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Medium ( % )"],"associatedMergedColumns":["15 , 360"]},{"number":"87.46","isBolded":false,"associatedRows":["FEM ? ?","FEM ? ? - CASSOD - C"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Medium ( % )"],"associatedMergedColumns":["23 , 040"]},{"number":"81.16","isBolded":false,"associatedRows":["FEM ? ?","FEM ? ? - CASSOD - C with BN * and ReLU * *"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Hard ( % )"],"associatedMergedColumns":["15 , 552"]},{"number":"89.12","isBolded":false,"associatedRows":["FEM ? ?","FEM ? ? - CASSOD - C with BN * and ReLU * *"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Easy ( % )"],"associatedMergedColumns":["15 , 552"]},{"number":"81.09","isBolded":false,"associatedRows":["FEM ? ?","FEM ? ? - CASSOD - C"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Hard ( % )"],"associatedMergedColumns":["23 , 040"]},{"number":"87.40","isBolded":false,"associatedRows":["FEM ? ?","FEM ? ? - CASSOD - A with BN * and ReLU * *"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Medium ( % )"],"associatedMergedColumns":["15 , 552"]},{"number":"81.28","isBolded":true,"associatedRows":["FEM ? ?","FEM ? ? - CASSOD - C with BN *"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Hard ( % )"],"associatedMergedColumns":["15 , 360"]},{"number":"88.87","isBolded":false,"associatedRows":["FEM ? ?","FEM ? ? - CASSOD - C with BN * and ReLU * *"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Easy ( % )"],"associatedMergedColumns":["( 11 , 520 )"]},{"number":"86.97","isBolded":false,"associatedRows":["SSH ?","FEM ? ? - CASSOD - C with BN * and ReLU * *"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Medium ( % )"],"associatedMergedColumns":["Dilated Conv . Layers"]},{"number":"89.05","isBolded":false,"associatedRows":["FEM ? ?","FEM ? ? - CASSOD - C"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Easy ( % )"],"associatedMergedColumns":["23 , 040"]},{"number":"88.88","isBolded":false,"associatedRows":["FEM ? ?","FEM ? ? - CASSOD - A with BN * and ReLU * *"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Easy ( % )"],"associatedMergedColumns":["15 , 552"]},{"number":"87.62","isBolded":true,"associatedRows":["FEM ? ?","FEM ? ? - CASSOD - C with BN * and ReLU * *"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Medium ( % )"],"associatedMergedColumns":["15 , 552"]},{"number":"89.21","isBolded":true,"associatedRows":["FEM ? ?","FEM ? ? - CASSOD - C with BN *"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Easy ( % )"],"associatedMergedColumns":["15 , 360"]},{"number":"80.26","isBolded":false,"associatedRows":["FEM ? ?","FEM ? ? - CASSOD - C with BN * and ReLU * *"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Hard ( % )"],"associatedMergedColumns":["( 11 , 520 )"]},{"number":"80.74","isBolded":false,"associatedRows":["FEM ? ?","FEM ? ? - CASSOD - A with BN * and ReLU * *"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Hard ( % )"],"associatedMergedColumns":["15 , 552"]},{"number":"86.74","isBolded":false,"associatedRows":["FEM ? ?","FEM ? ? - CASSOD - C with BN * and ReLU * *"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Medium ( % )"],"associatedMergedColumns":["( 11 , 520 )"]},{"number":"88.72","isBolded":false,"associatedRows":["SSH ?","FEM ? ? - CASSOD - C with BN * and ReLU * *"],"associatedColumns":["Table 3 : Comparison of Accuracy of Face Detection [ 2 ] between Dilated Convolutions and CASSOD Modules","Easy ( % )"],"associatedMergedColumns":["Dilated Conv . Layers"]}]},{"caption":"Table 4: Comparison of Accuracy of Image Segmentation [20] between Dilated Convolutions and CASSOD Modules \n\nDatasets \nNetworks \npixAcc (%) mIoU (%) Speed (fps  ? ) \n\nPascal Context [15] \n\nEncNet + JPU (Table 2, 3 in [20]) \n-\n51.20 \n37.56 \nEncNet + JPU (Re-implementation) \n77.88 \n49.44 \n35.30 \nEncNet + JPU-CASSOD-D (Proposed Work) \n79.52 \n52.51 \n34.73 \nEncNet + JPU-CASSOD-D with BN and ReLU \n79.67 \n52.72 \n34.57 \n(Proposed Work) \nEncNet + JPU-CASSOD-D with BN \n79.75 \n52.76 \n34.12 \n(Proposed Work) \n\nADE20K [21] \n\nEncNet + JPU (Table 2, 4 in [20]) \n80.39 \n42.75 \n37.56 \nEncNet + JPU (Re-implementation) \n80.04 \n42.09 \n35.30 \nEncNet + JPU-CASSOD-D (Proposed Work) \n80.35 \n42.72 \n34.73 \nEncNet + JPU-CASSOD-D with BN and ReLU \n80.48 \n42.86 \n34.57 \n(Proposed Work) \nEncNet + JPU-CASSOD-D with BN \n80.42 \n42.78 \n34.12 \n(Proposed Work) \n\n ? Fps represents frame per second, which is the unit of processing speed of the GPU, TITAN Xp (12 GB). \n\n","rows":["EncNet + JPU ( Re - implementation )","EncNet + JPU - CASSOD - D ( Proposed Work )","EncNet + JPU ( Table 2 , 3 in [ 20 ] )","-","EncNet + JPU ( Table 2 , 4 in [ 20 ] )"],"columns":["mIoU ( % )","Speed ( fps ? )","pixAcc ( % )","Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","EncNet + JPU - CASSOD - D with BN and ReLU"],"mergedAllColumns":["( Proposed Work )"],"numberCells":[{"number":"42.75","isBolded":false,"associatedRows":["EncNet + JPU ( Table 2 , 4 in [ 20 ] )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","mIoU ( % )"],"associatedMergedColumns":["( Proposed Work )"]},{"number":"77.88","isBolded":false,"associatedRows":["EncNet + JPU ( Re - implementation )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","pixAcc ( % )"],"associatedMergedColumns":[]},{"number":"42.86","isBolded":true,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","mIoU ( % )"],"associatedMergedColumns":["( Proposed Work )"]},{"number":"52.72","isBolded":false,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","mIoU ( % )"],"associatedMergedColumns":[]},{"number":"35.30","isBolded":true,"associatedRows":["EncNet + JPU ( Re - implementation )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","Speed ( fps ? )"],"associatedMergedColumns":[]},{"number":"51.20","isBolded":false,"associatedRows":["EncNet + JPU ( Table 2 , 3 in [ 20 ] )","-"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","mIoU ( % )"],"associatedMergedColumns":[]},{"number":"37.56","isBolded":false,"associatedRows":["EncNet + JPU ( Table 2 , 4 in [ 20 ] )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","Speed ( fps ? )"],"associatedMergedColumns":["( Proposed Work )"]},{"number":"42.09","isBolded":false,"associatedRows":["EncNet + JPU ( Re - implementation )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","mIoU ( % )"],"associatedMergedColumns":["( Proposed Work )"]},{"number":"42.72","isBolded":false,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","mIoU ( % )"],"associatedMergedColumns":["( Proposed Work )"]},{"number":"37.56","isBolded":false,"associatedRows":["EncNet + JPU ( Table 2 , 3 in [ 20 ] )","-"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","Speed ( fps ? )"],"associatedMergedColumns":[]},{"number":"52.51","isBolded":false,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","mIoU ( % )"],"associatedMergedColumns":[]},{"number":"42.78","isBolded":false,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","mIoU ( % )","EncNet + JPU - CASSOD - D with BN and ReLU"],"associatedMergedColumns":["( Proposed Work )"]},{"number":"80.42","isBolded":false,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","pixAcc ( % )","EncNet + JPU - CASSOD - D with BN and ReLU"],"associatedMergedColumns":["( Proposed Work )"]},{"number":"34.73","isBolded":false,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","Speed ( fps ? )"],"associatedMergedColumns":["( Proposed Work )"]},{"number":"34.12","isBolded":false,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","Speed ( fps ? )","EncNet + JPU - CASSOD - D with BN and ReLU"],"associatedMergedColumns":["( Proposed Work )"]},{"number":"49.44","isBolded":false,"associatedRows":["EncNet + JPU ( Re - implementation )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","mIoU ( % )"],"associatedMergedColumns":[]},{"number":"79.75","isBolded":true,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","pixAcc ( % )"],"associatedMergedColumns":["( Proposed Work )"]},{"number":"79.67","isBolded":false,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","pixAcc ( % )"],"associatedMergedColumns":[]},{"number":"35.30","isBolded":true,"associatedRows":["EncNet + JPU ( Re - implementation )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","Speed ( fps ? )"],"associatedMergedColumns":["( Proposed Work )"]},{"number":"34.12","isBolded":false,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","Speed ( fps ? )"],"associatedMergedColumns":["( Proposed Work )"]},{"number":"80.48","isBolded":true,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","pixAcc ( % )"],"associatedMergedColumns":["( Proposed Work )"]},{"number":"52.76","isBolded":true,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","mIoU ( % )"],"associatedMergedColumns":["( Proposed Work )"]},{"number":"80.39","isBolded":false,"associatedRows":["EncNet + JPU ( Table 2 , 4 in [ 20 ] )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","pixAcc ( % )"],"associatedMergedColumns":["( Proposed Work )"]},{"number":"80.04","isBolded":false,"associatedRows":["EncNet + JPU ( Re - implementation )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","pixAcc ( % )"],"associatedMergedColumns":["( Proposed Work )"]},{"number":"34.57","isBolded":false,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","Speed ( fps ? )"],"associatedMergedColumns":["( Proposed Work )"]},{"number":"34.57","isBolded":false,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","Speed ( fps ? )"],"associatedMergedColumns":[]},{"number":"34.73","isBolded":false,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","Speed ( fps ? )"],"associatedMergedColumns":[]},{"number":"79.52","isBolded":false,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","pixAcc ( % )"],"associatedMergedColumns":[]},{"number":"80.35","isBolded":false,"associatedRows":["EncNet + JPU - CASSOD - D ( Proposed Work )"],"associatedColumns":["Table 4 : Comparison of Accuracy of Image Segmentation [ 20 ] between Dilated Convolutions and CASSOD Modules","pixAcc ( % )"],"associatedMergedColumns":["( Proposed Work )"]}]},{"caption":"Table 5: Specifications of Proposed Hardware Architecture \n\nGate Count \nTotal: 2.4 M \n(NAND-Gates) \n(Pixel Array: 0.5 M) \nProcess \n28-nm CMOS technology \nClock Frequency \n400 MHz \nSupported Filter Size \nMaximum 7 ? 7 \nSupported Dilation Rate \n2 ? 2 filter: D \u003d 2, 4, 6 \n3 ? 3 filter: D \u003d 1, 2, 3 \nNo. of Hierarchical Stages \nH \u003d 3 \nMemory Size \n128 KB \nPerformance \n409.6 GOPS* \n\n *  GOPS represents giga operations per second. There are 2 operations in 1 \n\nMAC operation. \n\n","rows":["Supported Dilation Rate","Cycles","( NAND - Gates )","H \u003d","rate ( D ) . The computational time of","16","Previous work ( HW )","Figure 7 : Analysis of ( a ) the computational time of","No .","Gate","Count","Clock","Maximum","Gate Count","( Pixel Array :","Supported Filter Size","* GOPS represents giga operations per second . There are","No . of Hierarchical Stages","Total :","( ?10","50","Performance","40","10"],"columns":["Previous work ( HW )","Maximum Dilation Rate ( D )",")","This work ( HW )","( b )","( a )","This work ( HW+CASSOD )","Dilation Rate ( D )","400 MHz","of","( c )","128 KB","28 - nm CMOS technology"],"mergedAllColumns":["proposed CASSOD module and the dilation rate ( D ) , and ( c ) the gate count of the \" Pixel Array \" and the maximum dilation","Table 5 : Specifications of Proposed Hardware Architecture","This work ( HW )","30","20"],"numberCells":[{"number":"8","isBolded":false,"associatedRows":["Figure 7 : Analysis of ( a ) the computational time of","( NAND - Gates )","Supported Dilation Rate","16","Total :"],"associatedColumns":[")",")","This work ( HW )","This work ( HW+CASSOD )"],"associatedMergedColumns":["This work ( HW )"]},{"number":"6","isBolded":false,"associatedRows":[],"associatedColumns":[")"],"associatedMergedColumns":[]},{"number":"1","isBolded":false,"associatedRows":["Gate Count","No .","10"],"associatedColumns":[")",")","This work ( HW )","of"],"associatedMergedColumns":["This work ( HW )"]},{"number":"0.5M)","isBolded":true,"associatedRows":["rate ( D ) . The computational time of","( NAND - Gates )","Supported Dilation Rate","( Pixel Array :"],"associatedColumns":[")",")","This work ( HW )","This work ( HW+CASSOD )","Dilation Rate ( D )","( b )"],"associatedMergedColumns":["Table 5 : Specifications of Proposed Hardware Architecture"]},{"number":"3","isBolded":false,"associatedRows":["* GOPS represents giga operations per second . There are","Maximum","H \u003d"],"associatedColumns":[")",")","This work ( HW )","This work ( HW+CASSOD )","Dilation Rate ( D )","( b )","28 - nm CMOS technology","400 MHz"],"associatedMergedColumns":["Table 5 : Specifications of Proposed Hardware Architecture"]},{"number":"2","isBolded":false,"associatedRows":["Performance","No .","10"],"associatedColumns":[")",")","This work ( HW )","of"],"associatedMergedColumns":["This work ( HW )"]},{"number":"6","isBolded":false,"associatedRows":["Figure 7 : Analysis of ( a ) the computational time of","( NAND - Gates )","Supported Dilation Rate","( ?10","40","Previous work ( HW )","Total :","( ?10"],"associatedColumns":[")",")"],"associatedMergedColumns":[]},{"number":"1convolutionlayerismeasured.Thesizeofinputfeaturemapsis128?128pixels,and","isBolded":true,"associatedRows":["rate ( D ) . The computational time of","( NAND - Gates )","Supported Dilation Rate"],"associatedColumns":[")","Previous work ( HW )",")","This work ( HW )","of","This work ( HW+CASSOD )","Dilation Rate ( D )","Maximum Dilation Rate ( D )","( c )"],"associatedMergedColumns":["proposed CASSOD module and the dilation rate ( D ) , and ( c ) the gate count of the \" Pixel Array \" and the maximum dilation"]},{"number":"1","isBolded":false,"associatedRows":["Figure 7 : Analysis of ( a ) the computational time of","* GOPS represents giga operations per second . There are","( Pixel Array :","16","16","Gate"],"associatedColumns":[")","Previous work ( HW )","This work ( HW )","This work ( HW+CASSOD )"],"associatedMergedColumns":["This work ( HW )"]},{"number":"2","isBolded":false,"associatedRows":["Figure 7 : Analysis of ( a ) the computational time of","( NAND - Gates )","Supported Dilation Rate","16","Total :","No ."],"associatedColumns":[")",")","This work ( HW )","This work ( HW+CASSOD )"],"associatedMergedColumns":["This work ( HW )"]},{"number":"0.32","isBolded":false,"associatedRows":["rate ( D ) . The computational time of","Gate Count","Supported Dilation Rate","Cycles","Previous work ( HW )","16","Total :","Cycles"],"associatedColumns":[")",")","This work ( HW )"],"associatedMergedColumns":["30"]},{"number":"7?","isBolded":false,"associatedRows":["* GOPS represents giga operations per second . There are","Supported Filter Size","Maximum"],"associatedColumns":[")",")","This work ( HW )","This work ( HW+CASSOD )","Dilation Rate ( D )","( b )","28 - nm CMOS technology","400 MHz"],"associatedMergedColumns":["Table 5 : Specifications of Proposed Hardware Architecture"]},{"number":"1","isBolded":true,"associatedRows":["* GOPS represents giga operations per second . There are"],"associatedColumns":[")",")","This work ( HW )","This work ( HW+CASSOD )","Dilation Rate ( D )","( b )","28 - nm CMOS technology","400 MHz","128 KB"],"associatedMergedColumns":["Table 5 : Specifications of Proposed Hardware Architecture"]},{"number":"3","isBolded":false,"associatedRows":["Figure 7 : Analysis of ( a ) the computational time of","* GOPS represents giga operations per second . There are","( Pixel Array :","16","16","Gate"],"associatedColumns":[")","Previous work ( HW )","This work ( HW )","This work ( HW+CASSOD )"],"associatedMergedColumns":["This work ( HW )"]},{"number":"0.24","isBolded":false,"associatedRows":["rate ( D ) . The computational time of","Gate Count","Supported Dilation Rate","No .","Previous work ( HW )","16","Total :","No ."],"associatedColumns":[")",")","This work ( HW )","of"],"associatedMergedColumns":["This work ( HW )"]},{"number":"0.2","isBolded":false,"associatedRows":["Figure 7 : Analysis of ( a ) the computational time of","( NAND - Gates )","Supported Dilation Rate","Clock","10","Total :","Clock","Gate"],"associatedColumns":[")",")","This work ( HW )"],"associatedMergedColumns":["20"]},{"number":"2.4M","isBolded":true,"associatedRows":["rate ( D ) . The computational time of","Gate Count","Supported Dilation Rate","16","Total :"],"associatedColumns":[")",")","This work ( HW )","This work ( HW+CASSOD )","Dilation Rate ( D )","( b )"],"associatedMergedColumns":["Table 5 : Specifications of Proposed Hardware Architecture"]},{"number":"2filter:D\u003d2,4,","isBolded":false,"associatedRows":["rate ( D ) . The computational time of","Supported Filter Size","Supported Dilation Rate"],"associatedColumns":[")",")","This work ( HW )","of","Dilation Rate ( D )","( b )","28 - nm CMOS technology","400 MHz"],"associatedMergedColumns":["Table 5 : Specifications of Proposed Hardware Architecture"]},{"number":"0","isBolded":false,"associatedRows":["Figure 7 : Analysis of ( a ) the computational time of","( NAND - Gates )","Supported Dilation Rate","No .","( Pixel Array :","Gate"],"associatedColumns":[")",")","This work ( HW )","This work ( HW+CASSOD )"],"associatedMergedColumns":["This work ( HW )"]},{"number":"0.4","isBolded":false,"associatedRows":["Figure 7 : Analysis of ( a ) the computational time of","( NAND - Gates )","Supported Dilation Rate","Cycles","Total :","Cycles","Count"],"associatedColumns":[")",")","This work ( HW )"],"associatedMergedColumns":["30"]},{"number":"7","isBolded":false,"associatedRows":["* GOPS represents giga operations per second . There are","Supported Filter Size","Maximum"],"associatedColumns":[")",")","This work ( HW )","This work ( HW+CASSOD )","Dilation Rate ( D )","( b )","28 - nm CMOS technology","400 MHz"],"associatedMergedColumns":["Table 5 : Specifications of Proposed Hardware Architecture"]},{"number":"0.8","isBolded":false,"associatedRows":["Figure 7 : Analysis of ( a ) the computational time of","( NAND - Gates )","Supported Dilation Rate","50","Total :","( ?10","( ?10"],"associatedColumns":[],"associatedMergedColumns":[]},{"number":"4","isBolded":false,"associatedRows":["Performance","No .","10"],"associatedColumns":[")",")","This work ( HW )","of"],"associatedMergedColumns":["This work ( HW )"]},{"number":"2operationsin","isBolded":true,"associatedRows":["* GOPS represents giga operations per second . There are"],"associatedColumns":[")",")","This work ( HW )","This work ( HW+CASSOD )","Dilation Rate ( D )","( b )","28 - nm CMOS technology","400 MHz","128 KB"],"associatedMergedColumns":["Table 5 : Specifications of Proposed Hardware Architecture"]},{"number":"3?","isBolded":false,"associatedRows":["Supported Filter Size","No . of Hierarchical Stages","Previous work ( HW )"],"associatedColumns":[")",")","This work ( HW )","of","Dilation Rate ( D )","( a )","28 - nm CMOS technology","400 MHz"],"associatedMergedColumns":["Table 5 : Specifications of Proposed Hardware Architecture"]},{"number":"2?","isBolded":false,"associatedRows":["Supported Filter Size","Supported Dilation Rate","Previous work ( HW )"],"associatedColumns":[")",")","This work ( HW )","of","Dilation Rate ( D )","( a )","28 - nm CMOS technology","400 MHz"],"associatedMergedColumns":["Table 5 : Specifications of Proposed Hardware Architecture"]},{"number":"6","isBolded":false,"associatedRows":["Gate Count","Supported Dilation Rate","( ?10","50","Previous work ( HW )","16"],"associatedColumns":[")"],"associatedMergedColumns":[]},{"number":"6","isBolded":false,"associatedRows":["* GOPS represents giga operations per second . There are","Supported Dilation Rate","Maximum"],"associatedColumns":[")",")","This work ( HW )","This work ( HW+CASSOD )","Dilation Rate ( D )","( b )","28 - nm CMOS technology","400 MHz"],"associatedMergedColumns":["Table 5 : Specifications of Proposed Hardware Architecture"]},{"number":"409.6GOPS*","isBolded":true,"associatedRows":["rate ( D ) . The computational time of","Performance"],"associatedColumns":[")",")","This work ( HW )","of","Dilation Rate ( D )","( b )","28 - nm CMOS technology","400 MHz","128 KB"],"associatedMergedColumns":["Table 5 : Specifications of Proposed Hardware Architecture"]},{"number":"3?","isBolded":false,"associatedRows":["Figure 7 : Analysis of ( a ) the computational time of","( NAND - Gates )","Supported Dilation Rate","Total :"],"associatedColumns":[")",")","This work ( HW )","This work ( HW+CASSOD )","Dilation Rate ( D )","( b )"],"associatedMergedColumns":["This work ( HW )"]},{"number":"7","isBolded":false,"associatedRows":["Figure 7 : Analysis of ( a ) the computational time of","* GOPS represents giga operations per second . There are","( Pixel Array :","16","16","Gate"],"associatedColumns":[")","Previous work ( HW )","This work ( HW )","This work ( HW+CASSOD )"],"associatedMergedColumns":["This work ( HW )"]},{"number":"8","isBolded":false,"associatedRows":["Gate Count","Supported Dilation Rate","No .","10"],"associatedColumns":[")",")","This work ( HW )","of"],"associatedMergedColumns":["This work ( HW )"]},{"number":"0.28","isBolded":false,"associatedRows":["rate ( D ) . The computational time of","Gate Count","Supported Dilation Rate","Clock","Previous work ( HW )","16","Total :","Clock"],"associatedColumns":[")",")","This work ( HW )"],"associatedMergedColumns":["20"]},{"number":"0","isBolded":false,"associatedRows":["No ."],"associatedColumns":[")",")","This work ( HW )","of"],"associatedMergedColumns":["This work ( HW )"]},{"number":"4","isBolded":false,"associatedRows":["Figure 7 : Analysis of ( a ) the computational time of","( NAND - Gates )","Supported Dilation Rate","16","Total :"],"associatedColumns":[")",")","This work ( HW )","This work ( HW+CASSOD )"],"associatedMergedColumns":["This work ( HW )"]},{"number":"0.36","isBolded":false,"associatedRows":["rate ( D ) . The computational time of","Gate Count","Supported Dilation Rate","( ?10","Previous work ( HW )","16","Total :","( ?10"],"associatedColumns":[")",")"],"associatedMergedColumns":[]},{"number":"0.40","isBolded":false,"associatedRows":["Gate Count","Supported Dilation Rate","( ?10","50","Previous work ( HW )","16","Total :","( ?10"],"associatedColumns":[],"associatedMergedColumns":[]},{"number":"3","isBolded":false,"associatedRows":["* GOPS represents giga operations per second . There are","No . of Hierarchical Stages","Maximum","H \u003d"],"associatedColumns":[")",")","This work ( HW )","This work ( HW+CASSOD )","Dilation Rate ( D )","( b )","28 - nm CMOS technology","400 MHz"],"associatedMergedColumns":["Table 5 : Specifications of Proposed Hardware Architecture"]},{"number":"3filtersandthedilationrate(D),(b)thecomputationaltimeofthe","isBolded":false,"associatedRows":["Figure 7 : Analysis of ( a ) the computational time of","( NAND - Gates )","Supported Dilation Rate","Total :"],"associatedColumns":[")","Previous work ( HW )",")","This work ( HW )","This work ( HW+CASSOD )","Dilation Rate ( D )","Maximum Dilation Rate ( D )","( c )"],"associatedMergedColumns":["This work ( HW )"]},{"number":"3filter:D\u003d1,2,","isBolded":false,"associatedRows":["rate ( D ) . The computational time of","Supported Filter Size","No . of Hierarchical Stages"],"associatedColumns":[")",")","This work ( HW )","of","Dilation Rate ( D )","( b )","28 - nm CMOS technology","400 MHz"],"associatedMergedColumns":["Table 5 : Specifications of Proposed Hardware Architecture"]},{"number":"0.6","isBolded":false,"associatedRows":["Figure 7 : Analysis of ( a ) the computational time of","( NAND - Gates )","Supported Dilation Rate","( ?10","Total :","( ?10","( ?10"],"associatedColumns":[")",")"],"associatedMergedColumns":[]},{"number":"1","isBolded":false,"associatedRows":["Figure 7 : Analysis of ( a ) the computational time of","( NAND - Gates )","Supported Dilation Rate","16","Total :","No ."],"associatedColumns":[")",")","This work ( HW )","This work ( HW+CASSOD )"],"associatedMergedColumns":["This work ( HW )"]}]}]