// Generated by stratus_hls 23.02-s004  (100793.100415)
// Mon Jun  9 15:46:18 2025
// from dut.cc

`timescale 1ps / 1ps


module dut_Equal_1U_31_4( in1, out1 );

    input [6:0] in1;
    output out1;

    
    // rtl_process:dut_Equal_1U_28_4/dut_Equal_1U_28_4_thread_1
    assign out1 = in1 == 7'd024;

endmodule


