/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:52:45 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_aud_dsp_esr_si00.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 7:37p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_AUD_DSP_ESR_SI00_H__
#define BCHP_AUD_DSP_ESR_SI00_H__

/***************************************************************************
 *AUD_DSP_ESR_SI00 - Audio DSP Interrupts Status Register (Context0 Soft Interrupts to DSP) 0
 ***************************************************************************/
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS         0x00602600 /* DSP Core Interrupt Status Register */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET            0x00602604 /* DSP Core Interrupt Set Register */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR          0x00602608 /* DSP Core Interrupt Clear Register */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS        0x0060260c /* DSP Core Interrupt Mask Status Register */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET           0x00602610 /* DSP Core Interrupt Mask Set Register */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR         0x00602614 /* DSP Core Interrupt Mask Clear Register */

/***************************************************************************
 *INT_STATUS - DSP Core Interrupt Status Register
 ***************************************************************************/
/* AUD_DSP_ESR_SI00 :: INT_STATUS :: RSVD_31 [31:31] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_RSVD_31_MASK              0x80000000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_RSVD_31_SHIFT             31

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: RSVD_30 [30:30] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_RSVD_30_MASK              0x40000000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_RSVD_30_SHIFT             30

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: RSVD_29 [29:29] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_RSVD_29_MASK              0x20000000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_RSVD_29_SHIFT             29

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: RSVD_28 [28:28] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_RSVD_28_MASK              0x10000000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_RSVD_28_SHIFT             28

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: RSVD_27 [27:27] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_RSVD_27_MASK              0x08000000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_RSVD_27_SHIFT             27

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: RSVD_26 [26:26] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_RSVD_26_MASK              0x04000000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_RSVD_26_SHIFT             26

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: RSVD_25 [25:25] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_RSVD_25_MASK              0x02000000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_RSVD_25_SHIFT             25

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: RSVD_24 [24:24] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_RSVD_24_MASK              0x01000000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_RSVD_24_SHIFT             24

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: STOP_PREPROCESS [23:23] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_STOP_PREPROCESS_MASK      0x00800000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_STOP_PREPROCESS_SHIFT     23

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: START_PREPROCESS [22:22] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_START_PREPROCESS_MASK     0x00400000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_START_PREPROCESS_SHIFT    22

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: SYNC_MODE_OFF [21:21] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_SYNC_MODE_OFF_MASK        0x00200000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_SYNC_MODE_OFF_SHIFT       21

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: SYNC_MODE_ON [20:20] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_SYNC_MODE_ON_MASK         0x00100000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_SYNC_MODE_ON_SHIFT        20

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: ENC_CH_DIS [19:19] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_ENC_CH_DIS_MASK           0x00080000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_ENC_CH_DIS_SHIFT          19

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: ENC_CH_EN [18:18] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_ENC_CH_EN_MASK            0x00040000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_ENC_CH_EN_SHIFT           18

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: ENC_STOP [17:17] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_ENC_STOP_MASK             0x00020000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_ENC_STOP_SHIFT            17

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: ENC_START [16:16] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_ENC_START_MASK            0x00010000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_ENC_START_SHIFT           16

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: ADD_DAC [15:15] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_ADD_DAC_MASK              0x00008000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_ADD_DAC_SHIFT             15

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: ADD_SPDIF [14:14] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_ADD_SPDIF_MASK            0x00004000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_ADD_SPDIF_SHIFT           14

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: ADD_PLL [13:13] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_ADD_PLL_MASK              0x00002000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_ADD_PLL_SHIFT             13

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: AUD_STOP [12:12] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_AUD_STOP_MASK             0x00001000
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_AUD_STOP_SHIFT            12

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: TRICK_RESUME [11:11] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_TRICK_RESUME_MASK         0x00000800
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_TRICK_RESUME_SHIFT        11

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: TRICK_PAUSE [10:10] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_TRICK_PAUSE_MASK          0x00000400
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_TRICK_PAUSE_SHIFT         10

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: TRICK_SLOW [09:09] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_TRICK_SLOW_MASK           0x00000200
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_TRICK_SLOW_SHIFT          9

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: TRICK_FF [08:08] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_TRICK_FF_MASK             0x00000100
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_TRICK_FF_SHIFT            8

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: PTS_SET_EN [07:07] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_PTS_SET_EN_MASK           0x00000080
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_PTS_SET_EN_SHIFT          7

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: DISCARD_BUF [06:06] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_DISCARD_BUF_MASK          0x00000040
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_DISCARD_BUF_SHIFT         6

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: DIS_FRMSYNC [05:05] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_DIS_FRMSYNC_MASK          0x00000020
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_DIS_FRMSYNC_SHIFT         5

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: IGN_PTS_ERR [04:04] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_IGN_PTS_ERR_MASK          0x00000010
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_IGN_PTS_ERR_SHIFT         4

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: DIS_PTS_SYNC [03:03] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_DIS_PTS_SYNC_MASK         0x00000008
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_DIS_PTS_SYNC_SHIFT        3

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: TRICK_EN [02:02] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_TRICK_EN_MASK             0x00000004
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_TRICK_EN_SHIFT            2

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: PB_EN [01:01] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_PB_EN_MASK                0x00000002
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_PB_EN_SHIFT               1

/* AUD_DSP_ESR_SI00 :: INT_STATUS :: AUD_START [00:00] */
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_AUD_START_MASK            0x00000001
#define BCHP_AUD_DSP_ESR_SI00_INT_STATUS_AUD_START_SHIFT           0

/***************************************************************************
 *INT_SET - DSP Core Interrupt Set Register
 ***************************************************************************/
/* AUD_DSP_ESR_SI00 :: INT_SET :: RSVD_31 [31:31] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_RSVD_31_MASK                 0x80000000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_RSVD_31_SHIFT                31

/* AUD_DSP_ESR_SI00 :: INT_SET :: RSVD_30 [30:30] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_RSVD_30_MASK                 0x40000000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_RSVD_30_SHIFT                30

/* AUD_DSP_ESR_SI00 :: INT_SET :: RSVD_29 [29:29] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_RSVD_29_MASK                 0x20000000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_RSVD_29_SHIFT                29

/* AUD_DSP_ESR_SI00 :: INT_SET :: RSVD_28 [28:28] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_RSVD_28_MASK                 0x10000000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_RSVD_28_SHIFT                28

/* AUD_DSP_ESR_SI00 :: INT_SET :: RSVD_27 [27:27] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_RSVD_27_MASK                 0x08000000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_RSVD_27_SHIFT                27

/* AUD_DSP_ESR_SI00 :: INT_SET :: RSVD_26 [26:26] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_RSVD_26_MASK                 0x04000000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_RSVD_26_SHIFT                26

/* AUD_DSP_ESR_SI00 :: INT_SET :: RSVD_25 [25:25] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_RSVD_25_MASK                 0x02000000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_RSVD_25_SHIFT                25

/* AUD_DSP_ESR_SI00 :: INT_SET :: RSVD_24 [24:24] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_RSVD_24_MASK                 0x01000000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_RSVD_24_SHIFT                24

/* AUD_DSP_ESR_SI00 :: INT_SET :: STOP_PREPROCESS [23:23] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_STOP_PREPROCESS_MASK         0x00800000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_STOP_PREPROCESS_SHIFT        23

/* AUD_DSP_ESR_SI00 :: INT_SET :: START_PREPROCESS [22:22] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_START_PREPROCESS_MASK        0x00400000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_START_PREPROCESS_SHIFT       22

/* AUD_DSP_ESR_SI00 :: INT_SET :: SYNC_MODE_OFF [21:21] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_SYNC_MODE_OFF_MASK           0x00200000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_SYNC_MODE_OFF_SHIFT          21

/* AUD_DSP_ESR_SI00 :: INT_SET :: SYNC_MODE_ON [20:20] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_SYNC_MODE_ON_MASK            0x00100000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_SYNC_MODE_ON_SHIFT           20

/* AUD_DSP_ESR_SI00 :: INT_SET :: ENC_CH_DIS [19:19] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_ENC_CH_DIS_MASK              0x00080000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_ENC_CH_DIS_SHIFT             19

/* AUD_DSP_ESR_SI00 :: INT_SET :: ENC_CH_EN [18:18] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_ENC_CH_EN_MASK               0x00040000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_ENC_CH_EN_SHIFT              18

/* AUD_DSP_ESR_SI00 :: INT_SET :: ENC_STOP [17:17] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_ENC_STOP_MASK                0x00020000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_ENC_STOP_SHIFT               17

/* AUD_DSP_ESR_SI00 :: INT_SET :: ENC_START [16:16] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_ENC_START_MASK               0x00010000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_ENC_START_SHIFT              16

/* AUD_DSP_ESR_SI00 :: INT_SET :: ADD_DAC [15:15] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_ADD_DAC_MASK                 0x00008000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_ADD_DAC_SHIFT                15

/* AUD_DSP_ESR_SI00 :: INT_SET :: ADD_SPDIF [14:14] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_ADD_SPDIF_MASK               0x00004000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_ADD_SPDIF_SHIFT              14

/* AUD_DSP_ESR_SI00 :: INT_SET :: ADD_PLL [13:13] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_ADD_PLL_MASK                 0x00002000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_ADD_PLL_SHIFT                13

/* AUD_DSP_ESR_SI00 :: INT_SET :: AUD_STOP [12:12] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_AUD_STOP_MASK                0x00001000
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_AUD_STOP_SHIFT               12

/* AUD_DSP_ESR_SI00 :: INT_SET :: TRICK_RESUME [11:11] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_TRICK_RESUME_MASK            0x00000800
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_TRICK_RESUME_SHIFT           11

/* AUD_DSP_ESR_SI00 :: INT_SET :: TRICK_PAUSE [10:10] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_TRICK_PAUSE_MASK             0x00000400
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_TRICK_PAUSE_SHIFT            10

/* AUD_DSP_ESR_SI00 :: INT_SET :: TRICK_SLOW [09:09] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_TRICK_SLOW_MASK              0x00000200
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_TRICK_SLOW_SHIFT             9

/* AUD_DSP_ESR_SI00 :: INT_SET :: TRICK_FF [08:08] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_TRICK_FF_MASK                0x00000100
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_TRICK_FF_SHIFT               8

/* AUD_DSP_ESR_SI00 :: INT_SET :: PTS_SET_EN [07:07] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_PTS_SET_EN_MASK              0x00000080
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_PTS_SET_EN_SHIFT             7

/* AUD_DSP_ESR_SI00 :: INT_SET :: DISCARD_BUF [06:06] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_DISCARD_BUF_MASK             0x00000040
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_DISCARD_BUF_SHIFT            6

/* AUD_DSP_ESR_SI00 :: INT_SET :: DIS_FRMSYNC [05:05] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_DIS_FRMSYNC_MASK             0x00000020
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_DIS_FRMSYNC_SHIFT            5

/* AUD_DSP_ESR_SI00 :: INT_SET :: IGN_PTS_ERR [04:04] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_IGN_PTS_ERR_MASK             0x00000010
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_IGN_PTS_ERR_SHIFT            4

/* AUD_DSP_ESR_SI00 :: INT_SET :: DIS_PTS_SYNC [03:03] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_DIS_PTS_SYNC_MASK            0x00000008
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_DIS_PTS_SYNC_SHIFT           3

/* AUD_DSP_ESR_SI00 :: INT_SET :: TRICK_EN [02:02] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_TRICK_EN_MASK                0x00000004
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_TRICK_EN_SHIFT               2

/* AUD_DSP_ESR_SI00 :: INT_SET :: PB_EN [01:01] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_PB_EN_MASK                   0x00000002
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_PB_EN_SHIFT                  1

/* AUD_DSP_ESR_SI00 :: INT_SET :: AUD_START [00:00] */
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_AUD_START_MASK               0x00000001
#define BCHP_AUD_DSP_ESR_SI00_INT_SET_AUD_START_SHIFT              0

/***************************************************************************
 *INT_CLEAR - DSP Core Interrupt Clear Register
 ***************************************************************************/
/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: RSVD_31 [31:31] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_RSVD_31_MASK               0x80000000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_RSVD_31_SHIFT              31

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: RSVD_30 [30:30] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_RSVD_30_MASK               0x40000000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_RSVD_30_SHIFT              30

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: RSVD_29 [29:29] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_RSVD_29_MASK               0x20000000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_RSVD_29_SHIFT              29

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: RSVD_28 [28:28] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_RSVD_28_MASK               0x10000000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_RSVD_28_SHIFT              28

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: RSVD_27 [27:27] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_RSVD_27_MASK               0x08000000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_RSVD_27_SHIFT              27

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: RSVD_26 [26:26] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_RSVD_26_MASK               0x04000000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_RSVD_26_SHIFT              26

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: RSVD_25 [25:25] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_RSVD_25_MASK               0x02000000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_RSVD_25_SHIFT              25

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: RSVD_24 [24:24] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_RSVD_24_MASK               0x01000000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_RSVD_24_SHIFT              24

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: STOP_PREPROCESS [23:23] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_STOP_PREPROCESS_MASK       0x00800000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_STOP_PREPROCESS_SHIFT      23

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: START_PREPROCESS [22:22] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_START_PREPROCESS_MASK      0x00400000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_START_PREPROCESS_SHIFT     22

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: SYNC_MODE_OFF [21:21] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_SYNC_MODE_OFF_MASK         0x00200000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_SYNC_MODE_OFF_SHIFT        21

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: SYNC_MODE_ON [20:20] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_SYNC_MODE_ON_MASK          0x00100000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_SYNC_MODE_ON_SHIFT         20

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: ENC_CH_DIS [19:19] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_ENC_CH_DIS_MASK            0x00080000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_ENC_CH_DIS_SHIFT           19

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: ENC_CH_EN [18:18] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_ENC_CH_EN_MASK             0x00040000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_ENC_CH_EN_SHIFT            18

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: ENC_STOP [17:17] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_ENC_STOP_MASK              0x00020000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_ENC_STOP_SHIFT             17

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: ENC_START [16:16] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_ENC_START_MASK             0x00010000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_ENC_START_SHIFT            16

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: ADD_DAC [15:15] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_ADD_DAC_MASK               0x00008000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_ADD_DAC_SHIFT              15

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: ADD_SPDIF [14:14] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_ADD_SPDIF_MASK             0x00004000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_ADD_SPDIF_SHIFT            14

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: ADD_PLL [13:13] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_ADD_PLL_MASK               0x00002000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_ADD_PLL_SHIFT              13

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: AUD_STOP [12:12] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_AUD_STOP_MASK              0x00001000
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_AUD_STOP_SHIFT             12

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: TRICK_RESUME [11:11] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_TRICK_RESUME_MASK          0x00000800
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_TRICK_RESUME_SHIFT         11

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: TRICK_PAUSE [10:10] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_TRICK_PAUSE_MASK           0x00000400
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_TRICK_PAUSE_SHIFT          10

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: TRICK_SLOW [09:09] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_TRICK_SLOW_MASK            0x00000200
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_TRICK_SLOW_SHIFT           9

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: TRICK_FF [08:08] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_TRICK_FF_MASK              0x00000100
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_TRICK_FF_SHIFT             8

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: PTS_SET_EN [07:07] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_PTS_SET_EN_MASK            0x00000080
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_PTS_SET_EN_SHIFT           7

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: DISCARD_BUF [06:06] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_DISCARD_BUF_MASK           0x00000040
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_DISCARD_BUF_SHIFT          6

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: DIS_FRMSYNC [05:05] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_DIS_FRMSYNC_MASK           0x00000020
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_DIS_FRMSYNC_SHIFT          5

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: IGN_PTS_ERR [04:04] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_IGN_PTS_ERR_MASK           0x00000010
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_IGN_PTS_ERR_SHIFT          4

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: DIS_PTS_SYNC [03:03] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_DIS_PTS_SYNC_MASK          0x00000008
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_DIS_PTS_SYNC_SHIFT         3

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: TRICK_EN [02:02] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_TRICK_EN_MASK              0x00000004
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_TRICK_EN_SHIFT             2

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: PB_EN [01:01] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_PB_EN_MASK                 0x00000002
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_PB_EN_SHIFT                1

/* AUD_DSP_ESR_SI00 :: INT_CLEAR :: AUD_START [00:00] */
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_AUD_START_MASK             0x00000001
#define BCHP_AUD_DSP_ESR_SI00_INT_CLEAR_AUD_START_SHIFT            0

/***************************************************************************
 *MASK_STATUS - DSP Core Interrupt Mask Status Register
 ***************************************************************************/
/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: RSVD_31 [31:31] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_RSVD_31_MASK             0x80000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_RSVD_31_SHIFT            31

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: RSVD_30 [30:30] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_RSVD_30_MASK             0x40000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_RSVD_30_SHIFT            30

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: RSVD_29 [29:29] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_RSVD_29_MASK             0x20000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_RSVD_29_SHIFT            29

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: RSVD_28 [28:28] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_RSVD_28_MASK             0x10000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_RSVD_28_SHIFT            28

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: RSVD_27 [27:27] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_RSVD_27_MASK             0x08000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_RSVD_27_SHIFT            27

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: RSVD_26 [26:26] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_RSVD_26_MASK             0x04000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_RSVD_26_SHIFT            26

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: RSVD_25 [25:25] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_RSVD_25_MASK             0x02000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_RSVD_25_SHIFT            25

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: RSVD_24 [24:24] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_RSVD_24_MASK             0x01000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_RSVD_24_SHIFT            24

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: STOP_PREPROCESS [23:23] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_STOP_PREPROCESS_MASK     0x00800000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_STOP_PREPROCESS_SHIFT    23

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: START_PREPROCESS [22:22] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_START_PREPROCESS_MASK    0x00400000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_START_PREPROCESS_SHIFT   22

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: SYNC_MODE_OFF [21:21] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_SYNC_MODE_OFF_MASK       0x00200000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_SYNC_MODE_OFF_SHIFT      21

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: SYNC_MODE_ON [20:20] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_SYNC_MODE_ON_MASK        0x00100000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_SYNC_MODE_ON_SHIFT       20

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: ENC_CH_DIS [19:19] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_ENC_CH_DIS_MASK          0x00080000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_ENC_CH_DIS_SHIFT         19

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: ENC_CH_EN [18:18] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_ENC_CH_EN_MASK           0x00040000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_ENC_CH_EN_SHIFT          18

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: ENC_STOP [17:17] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_ENC_STOP_MASK            0x00020000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_ENC_STOP_SHIFT           17

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: ENC_START [16:16] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_ENC_START_MASK           0x00010000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_ENC_START_SHIFT          16

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: ADD_DAC [15:15] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_ADD_DAC_MASK             0x00008000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_ADD_DAC_SHIFT            15

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: ADD_SPDIF [14:14] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_ADD_SPDIF_MASK           0x00004000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_ADD_SPDIF_SHIFT          14

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: ADD_PLL [13:13] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_ADD_PLL_MASK             0x00002000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_ADD_PLL_SHIFT            13

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: AUD_STOP [12:12] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_AUD_STOP_MASK            0x00001000
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_AUD_STOP_SHIFT           12

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: TRICK_RESUME [11:11] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_TRICK_RESUME_MASK        0x00000800
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_TRICK_RESUME_SHIFT       11

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: TRICK_PAUSE [10:10] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_TRICK_PAUSE_MASK         0x00000400
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_TRICK_PAUSE_SHIFT        10

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: TRICK_SLOW [09:09] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_TRICK_SLOW_MASK          0x00000200
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_TRICK_SLOW_SHIFT         9

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: TRICK_FF [08:08] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_TRICK_FF_MASK            0x00000100
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_TRICK_FF_SHIFT           8

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: PTS_SET_EN [07:07] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_PTS_SET_EN_MASK          0x00000080
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_PTS_SET_EN_SHIFT         7

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: DISCARD_BUF [06:06] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_DISCARD_BUF_MASK         0x00000040
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_DISCARD_BUF_SHIFT        6

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: DIS_FRMSYNC [05:05] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_DIS_FRMSYNC_MASK         0x00000020
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_DIS_FRMSYNC_SHIFT        5

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: IGN_PTS_ERR [04:04] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_IGN_PTS_ERR_MASK         0x00000010
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_IGN_PTS_ERR_SHIFT        4

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: DIS_PTS_SYNC [03:03] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_DIS_PTS_SYNC_MASK        0x00000008
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_DIS_PTS_SYNC_SHIFT       3

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: TRICK_EN [02:02] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_TRICK_EN_MASK            0x00000004
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_TRICK_EN_SHIFT           2

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: PB_EN [01:01] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_PB_EN_MASK               0x00000002
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_PB_EN_SHIFT              1

/* AUD_DSP_ESR_SI00 :: MASK_STATUS :: AUD_START [00:00] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_AUD_START_MASK           0x00000001
#define BCHP_AUD_DSP_ESR_SI00_MASK_STATUS_AUD_START_SHIFT          0

/***************************************************************************
 *MASK_SET - DSP Core Interrupt Mask Set Register
 ***************************************************************************/
/* AUD_DSP_ESR_SI00 :: MASK_SET :: RSVD_31 [31:31] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_RSVD_31_MASK                0x80000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_RSVD_31_SHIFT               31

/* AUD_DSP_ESR_SI00 :: MASK_SET :: RSVD_30 [30:30] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_RSVD_30_MASK                0x40000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_RSVD_30_SHIFT               30

/* AUD_DSP_ESR_SI00 :: MASK_SET :: RSVD_29 [29:29] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_RSVD_29_MASK                0x20000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_RSVD_29_SHIFT               29

/* AUD_DSP_ESR_SI00 :: MASK_SET :: RSVD_28 [28:28] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_RSVD_28_MASK                0x10000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_RSVD_28_SHIFT               28

/* AUD_DSP_ESR_SI00 :: MASK_SET :: RSVD_27 [27:27] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_RSVD_27_MASK                0x08000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_RSVD_27_SHIFT               27

/* AUD_DSP_ESR_SI00 :: MASK_SET :: RSVD_26 [26:26] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_RSVD_26_MASK                0x04000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_RSVD_26_SHIFT               26

/* AUD_DSP_ESR_SI00 :: MASK_SET :: RSVD_25 [25:25] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_RSVD_25_MASK                0x02000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_RSVD_25_SHIFT               25

/* AUD_DSP_ESR_SI00 :: MASK_SET :: RSVD_24 [24:24] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_RSVD_24_MASK                0x01000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_RSVD_24_SHIFT               24

/* AUD_DSP_ESR_SI00 :: MASK_SET :: STOP_PREPROCESS [23:23] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_STOP_PREPROCESS_MASK        0x00800000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_STOP_PREPROCESS_SHIFT       23

/* AUD_DSP_ESR_SI00 :: MASK_SET :: START_PREPROCESS [22:22] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_START_PREPROCESS_MASK       0x00400000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_START_PREPROCESS_SHIFT      22

/* AUD_DSP_ESR_SI00 :: MASK_SET :: SYNC_MODE_OFF [21:21] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_SYNC_MODE_OFF_MASK          0x00200000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_SYNC_MODE_OFF_SHIFT         21

/* AUD_DSP_ESR_SI00 :: MASK_SET :: SYNC_MODE_ON [20:20] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_SYNC_MODE_ON_MASK           0x00100000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_SYNC_MODE_ON_SHIFT          20

/* AUD_DSP_ESR_SI00 :: MASK_SET :: ENC_CH_DIS [19:19] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_ENC_CH_DIS_MASK             0x00080000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_ENC_CH_DIS_SHIFT            19

/* AUD_DSP_ESR_SI00 :: MASK_SET :: ENC_CH_EN [18:18] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_ENC_CH_EN_MASK              0x00040000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_ENC_CH_EN_SHIFT             18

/* AUD_DSP_ESR_SI00 :: MASK_SET :: ENC_STOP [17:17] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_ENC_STOP_MASK               0x00020000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_ENC_STOP_SHIFT              17

/* AUD_DSP_ESR_SI00 :: MASK_SET :: ENC_START [16:16] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_ENC_START_MASK              0x00010000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_ENC_START_SHIFT             16

/* AUD_DSP_ESR_SI00 :: MASK_SET :: ADD_DAC [15:15] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_ADD_DAC_MASK                0x00008000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_ADD_DAC_SHIFT               15

/* AUD_DSP_ESR_SI00 :: MASK_SET :: ADD_SPDIF [14:14] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_ADD_SPDIF_MASK              0x00004000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_ADD_SPDIF_SHIFT             14

/* AUD_DSP_ESR_SI00 :: MASK_SET :: ADD_PLL [13:13] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_ADD_PLL_MASK                0x00002000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_ADD_PLL_SHIFT               13

/* AUD_DSP_ESR_SI00 :: MASK_SET :: AUD_STOP [12:12] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_AUD_STOP_MASK               0x00001000
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_AUD_STOP_SHIFT              12

/* AUD_DSP_ESR_SI00 :: MASK_SET :: TRICK_RESUME [11:11] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_TRICK_RESUME_MASK           0x00000800
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_TRICK_RESUME_SHIFT          11

/* AUD_DSP_ESR_SI00 :: MASK_SET :: TRICK_PAUSE [10:10] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_TRICK_PAUSE_MASK            0x00000400
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_TRICK_PAUSE_SHIFT           10

/* AUD_DSP_ESR_SI00 :: MASK_SET :: TRICK_SLOW [09:09] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_TRICK_SLOW_MASK             0x00000200
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_TRICK_SLOW_SHIFT            9

/* AUD_DSP_ESR_SI00 :: MASK_SET :: TRICK_FF [08:08] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_TRICK_FF_MASK               0x00000100
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_TRICK_FF_SHIFT              8

/* AUD_DSP_ESR_SI00 :: MASK_SET :: PTS_SET_EN [07:07] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_PTS_SET_EN_MASK             0x00000080
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_PTS_SET_EN_SHIFT            7

/* AUD_DSP_ESR_SI00 :: MASK_SET :: DISCARD_BUF [06:06] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_DISCARD_BUF_MASK            0x00000040
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_DISCARD_BUF_SHIFT           6

/* AUD_DSP_ESR_SI00 :: MASK_SET :: DIS_FRMSYNC [05:05] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_DIS_FRMSYNC_MASK            0x00000020
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_DIS_FRMSYNC_SHIFT           5

/* AUD_DSP_ESR_SI00 :: MASK_SET :: IGN_PTS_ERR [04:04] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_IGN_PTS_ERR_MASK            0x00000010
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_IGN_PTS_ERR_SHIFT           4

/* AUD_DSP_ESR_SI00 :: MASK_SET :: DIS_PTS_SYNC [03:03] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_DIS_PTS_SYNC_MASK           0x00000008
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_DIS_PTS_SYNC_SHIFT          3

/* AUD_DSP_ESR_SI00 :: MASK_SET :: TRICK_EN [02:02] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_TRICK_EN_MASK               0x00000004
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_TRICK_EN_SHIFT              2

/* AUD_DSP_ESR_SI00 :: MASK_SET :: PB_EN [01:01] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_PB_EN_MASK                  0x00000002
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_PB_EN_SHIFT                 1

/* AUD_DSP_ESR_SI00 :: MASK_SET :: AUD_START [00:00] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_AUD_START_MASK              0x00000001
#define BCHP_AUD_DSP_ESR_SI00_MASK_SET_AUD_START_SHIFT             0

/***************************************************************************
 *MASK_CLEAR - DSP Core Interrupt Mask Clear Register
 ***************************************************************************/
/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: RSVD_31 [31:31] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_RSVD_31_MASK              0x80000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_RSVD_31_SHIFT             31

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: RSVD_30 [30:30] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_RSVD_30_MASK              0x40000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_RSVD_30_SHIFT             30

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: RSVD_29 [29:29] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_RSVD_29_MASK              0x20000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_RSVD_29_SHIFT             29

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: RSVD_28 [28:28] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_RSVD_28_MASK              0x10000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_RSVD_28_SHIFT             28

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: RSVD_27 [27:27] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_RSVD_27_MASK              0x08000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_RSVD_27_SHIFT             27

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: RSVD_26 [26:26] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_RSVD_26_MASK              0x04000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_RSVD_26_SHIFT             26

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: RSVD_25 [25:25] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_RSVD_25_MASK              0x02000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_RSVD_25_SHIFT             25

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: RSVD_24 [24:24] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_RSVD_24_MASK              0x01000000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_RSVD_24_SHIFT             24

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: STOP_PREPROCESS [23:23] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_STOP_PREPROCESS_MASK      0x00800000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_STOP_PREPROCESS_SHIFT     23

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: START_PREPROCESS [22:22] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_START_PREPROCESS_MASK     0x00400000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_START_PREPROCESS_SHIFT    22

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: SYNC_MODE_OFF [21:21] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_SYNC_MODE_OFF_MASK        0x00200000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_SYNC_MODE_OFF_SHIFT       21

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: SYNC_MODE_ON [20:20] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_SYNC_MODE_ON_MASK         0x00100000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_SYNC_MODE_ON_SHIFT        20

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: ENC_CH_DIS [19:19] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_ENC_CH_DIS_MASK           0x00080000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_ENC_CH_DIS_SHIFT          19

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: ENC_CH_EN [18:18] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_ENC_CH_EN_MASK            0x00040000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_ENC_CH_EN_SHIFT           18

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: ENC_STOP [17:17] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_ENC_STOP_MASK             0x00020000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_ENC_STOP_SHIFT            17

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: ENC_START [16:16] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_ENC_START_MASK            0x00010000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_ENC_START_SHIFT           16

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: ADD_DAC [15:15] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_ADD_DAC_MASK              0x00008000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_ADD_DAC_SHIFT             15

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: ADD_SPDIF [14:14] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_ADD_SPDIF_MASK            0x00004000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_ADD_SPDIF_SHIFT           14

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: ADD_PLL [13:13] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_ADD_PLL_MASK              0x00002000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_ADD_PLL_SHIFT             13

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: AUD_STOP [12:12] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_AUD_STOP_MASK             0x00001000
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_AUD_STOP_SHIFT            12

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: TRICK_RESUME [11:11] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_TRICK_RESUME_MASK         0x00000800
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_TRICK_RESUME_SHIFT        11

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: TRICK_PAUSE [10:10] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_TRICK_PAUSE_MASK          0x00000400
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_TRICK_PAUSE_SHIFT         10

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: TRICK_SLOW [09:09] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_TRICK_SLOW_MASK           0x00000200
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_TRICK_SLOW_SHIFT          9

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: TRICK_FF [08:08] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_TRICK_FF_MASK             0x00000100
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_TRICK_FF_SHIFT            8

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: PTS_SET_EN [07:07] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_PTS_SET_EN_MASK           0x00000080
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_PTS_SET_EN_SHIFT          7

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: DISCARD_BUF [06:06] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_DISCARD_BUF_MASK          0x00000040
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_DISCARD_BUF_SHIFT         6

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: DIS_FRMSYNC [05:05] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_DIS_FRMSYNC_MASK          0x00000020
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_DIS_FRMSYNC_SHIFT         5

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: IGN_PTS_ERR [04:04] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_IGN_PTS_ERR_MASK          0x00000010
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_IGN_PTS_ERR_SHIFT         4

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: DIS_PTS_SYNC [03:03] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_DIS_PTS_SYNC_MASK         0x00000008
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_DIS_PTS_SYNC_SHIFT        3

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: TRICK_EN [02:02] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_TRICK_EN_MASK             0x00000004
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_TRICK_EN_SHIFT            2

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: PB_EN [01:01] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_PB_EN_MASK                0x00000002
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_PB_EN_SHIFT               1

/* AUD_DSP_ESR_SI00 :: MASK_CLEAR :: AUD_START [00:00] */
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_AUD_START_MASK            0x00000001
#define BCHP_AUD_DSP_ESR_SI00_MASK_CLEAR_AUD_START_SHIFT           0

#endif /* #ifndef BCHP_AUD_DSP_ESR_SI00_H__ */

/* End of File */
