{"sha": "0ef04aa86a4c7a7535ef1fac02c2457282bc9172", "node_id": "C_kwDOANBUbNoAKDBlZjA0YWE4NmE0YzdhNzUzNWVmMWZhYzAyYzI0NTcyODJiYzkxNzI", "commit": {"author": {"name": "Ju-Zhe Zhong", "email": "juzhe.zhong@rivai.ai", "date": "2022-10-24T14:24:14Z"}, "committer": {"name": "Kito Cheng", "email": "kito.cheng@sifive.com", "date": "2022-10-26T08:37:01Z"}, "message": "RISC-V: Adjust table indentation in commnet for riscv-modes.def\n\ngcc/ChangeLog:\n\n\t* config/riscv/riscv-modes.def: Adjust table indentation in commnet.", "tree": {"sha": "62cae4a1461bb3919af628fc84592e793bf3de2f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/62cae4a1461bb3919af628fc84592e793bf3de2f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/0ef04aa86a4c7a7535ef1fac02c2457282bc9172", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0ef04aa86a4c7a7535ef1fac02c2457282bc9172", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0ef04aa86a4c7a7535ef1fac02c2457282bc9172", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0ef04aa86a4c7a7535ef1fac02c2457282bc9172/comments", "author": {"login": "zhongjuzhe", "id": 66454988, "node_id": "MDQ6VXNlcjY2NDU0OTg4", "avatar_url": "https://avatars.githubusercontent.com/u/66454988?v=4", "gravatar_id": "", "url": "https://api.github.com/users/zhongjuzhe", "html_url": "https://github.com/zhongjuzhe", "followers_url": "https://api.github.com/users/zhongjuzhe/followers", "following_url": "https://api.github.com/users/zhongjuzhe/following{/other_user}", "gists_url": "https://api.github.com/users/zhongjuzhe/gists{/gist_id}", "starred_url": "https://api.github.com/users/zhongjuzhe/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/zhongjuzhe/subscriptions", "organizations_url": "https://api.github.com/users/zhongjuzhe/orgs", "repos_url": "https://api.github.com/users/zhongjuzhe/repos", "events_url": "https://api.github.com/users/zhongjuzhe/events{/privacy}", "received_events_url": "https://api.github.com/users/zhongjuzhe/received_events", "type": "User", "site_admin": false}, "committer": {"login": "kito-cheng", "id": 2723185, "node_id": "MDQ6VXNlcjI3MjMxODU=", "avatar_url": "https://avatars.githubusercontent.com/u/2723185?v=4", "gravatar_id": "", "url": "https://api.github.com/users/kito-cheng", "html_url": "https://github.com/kito-cheng", "followers_url": "https://api.github.com/users/kito-cheng/followers", "following_url": "https://api.github.com/users/kito-cheng/following{/other_user}", "gists_url": "https://api.github.com/users/kito-cheng/gists{/gist_id}", "starred_url": "https://api.github.com/users/kito-cheng/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/kito-cheng/subscriptions", "organizations_url": "https://api.github.com/users/kito-cheng/orgs", "repos_url": "https://api.github.com/users/kito-cheng/repos", "events_url": "https://api.github.com/users/kito-cheng/events{/privacy}", "received_events_url": "https://api.github.com/users/kito-cheng/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "ba2030b078fdb2b5c6d77a696e635c175f5055df", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ba2030b078fdb2b5c6d77a696e635c175f5055df", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ba2030b078fdb2b5c6d77a696e635c175f5055df"}], "stats": {"total": 46, "additions": 23, "deletions": 23}, "files": [{"sha": "ea88442e117a92788c0c0cc0dd00f23920f7d963", "filename": "gcc/config/riscv/riscv-modes.def", "status": "modified", "additions": 23, "deletions": 23, "changes": 46, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0ef04aa86a4c7a7535ef1fac02c2457282bc9172/gcc%2Fconfig%2Friscv%2Friscv-modes.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0ef04aa86a4c7a7535ef1fac02c2457282bc9172/gcc%2Fconfig%2Friscv%2Friscv-modes.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv-modes.def?ref=0ef04aa86a4c7a7535ef1fac02c2457282bc9172", "patch": "@@ -71,29 +71,29 @@ ADJUST_BYTESIZE (VNx64BI, riscv_vector_chunks * riscv_bytes_per_vector_chunk);\n \n /*\n    | Mode        | MIN_VLEN=32 | MIN_VLEN=32 | MIN_VLEN=64 | MIN_VLEN=64 |\n-   |             | LMUL        |  SEW/LMUL   | LMUL        | SEW/LMUL    |\n-   | VNx1QI      | MF4         |  32         | MF8         | 64          |\n-   | VNx2QI      | MF2         |  16         | MF4         | 32          |\n-   | VNx4QI      | M1          |  8          | MF2         | 16          |\n-   | VNx8QI      | M2          |  4          | M1          | 8           |\n-   | VNx16QI     | M4          |  2          | M2          | 4           |\n-   | VNx32QI     | M8          |  1          | M4          | 2           |\n-   | VNx64QI     | N/A         |  N/A        | M8          | 1           |\n-   | VNx1(HI|HF) | MF2         |  32         | MF4         | 64          |\n-   | VNx2(HI|HF) | M1          |  16         | MF2         | 32          |\n-   | VNx4(HI|HF) | M2          |  8          | M1          | 16          |\n-   | VNx8(HI|HF) | M4          |  4          | M2          | 8           |\n-   | VNx16(HI|HF)| M8          |  2          | M4          | 4           |\n-   | VNx32(HI|HF)| N/A         |  N/A        | M8          | 2           |\n-   | VNx1(SI|SF) | M1          |  32         | MF2         | 64          |\n-   | VNx2(SI|SF) | M2          |  16         | M1          | 32          |\n-   | VNx4(SI|SF) | M4          |  8          | M2          | 16          |\n-   | VNx8(SI|SF) | M8          |  4          | M4          | 8           |\n-   | VNx16(SI|SF)| N/A         |  N/A        | M8          | 4           |\n-   | VNx1(DI|DF) | N/A         |  N/A        | M1          | 64          |\n-   | VNx2(DI|DF) | N/A         |  N/A        | M2          | 32          |\n-   | VNx4(DI|DF) | N/A         |  N/A        | M4          | 16          |\n-   | VNx8(DI|DF) | N/A         |  N/A        | M8          | 8           |\n+   |             | LMUL        | SEW/LMUL    | LMUL        | SEW/LMUL    |\n+   | VNx1QI      | MF4         | 32          | MF8         | 64          |\n+   | VNx2QI      | MF2         | 16          | MF4         | 32          |\n+   | VNx4QI      | M1          | 8           | MF2         | 16          |\n+   | VNx8QI      | M2          | 4           | M1          | 8           |\n+   | VNx16QI     | M4          | 2           | M2          | 4           |\n+   | VNx32QI     | M8          | 1           | M4          | 2           |\n+   | VNx64QI     | N/A         | N/A         | M8          | 1           |\n+   | VNx1(HI|HF) | MF2         | 32          | MF4         | 64          |\n+   | VNx2(HI|HF) | M1          | 16          | MF2         | 32          |\n+   | VNx4(HI|HF) | M2          | 8           | M1          | 16          |\n+   | VNx8(HI|HF) | M4          | 4           | M2          | 8           |\n+   | VNx16(HI|HF)| M8          | 2           | M4          | 4           |\n+   | VNx32(HI|HF)| N/A         | N/A         | M8          | 2           |\n+   | VNx1(SI|SF) | M1          | 32          | MF2         | 64          |\n+   | VNx2(SI|SF) | M2          | 16          | M1          | 32          |\n+   | VNx4(SI|SF) | M4          | 8           | M2          | 16          |\n+   | VNx8(SI|SF) | M8          | 4           | M4          | 8           |\n+   | VNx16(SI|SF)| N/A         | N/A         | M8          | 4           |\n+   | VNx1(DI|DF) | N/A         | N/A         | M1          | 64          |\n+   | VNx2(DI|DF) | N/A         | N/A         | M2          | 32          |\n+   | VNx4(DI|DF) | N/A         | N/A         | M4          | 16          |\n+   | VNx8(DI|DF) | N/A         | N/A         | M8          | 8           |\n */\n \n /* Define RVV modes whose sizes are multiples of 64-bit chunks.  */"}]}