-- VHDL for IBM SMS ALD page 15.39.06.1
-- Title: A DATA REG B BIT AND DRIVE-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/9/2020 11:22:42 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_39_06_1_A_DATA_REG_B_BIT_AND_DRIVE_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_RESET_A_DATA_REG:	 in STD_LOGIC;
		PS_B_CH_B_BIT:	 in STD_LOGIC;
		PS_SW_B_CH_TO_A_REG:	 in STD_LOGIC;
		PS_GATE_A_DATA_REG_TO_A_CH:	 in STD_LOGIC;
		PS_E2_REG_B_BIT:	 in STD_LOGIC;
		PS_GATE_E2_DATA_REG_TO_A_CH:	 in STD_LOGIC;
		PS_GATE_OP_MOD_REG_TO_A_CH:	 in STD_LOGIC;
		PS_OP_MOD_REG_B_BIT:	 in STD_LOGIC;
		PS_F2_REG_B_BIT:	 in STD_LOGIC;
		PS_GATE_F2_DATA_REG_TO_A_CH:	 in STD_LOGIC;
		PS_A_DATA_REG_B_BIT:	 out STD_LOGIC;
		PS_A_CH_NOT_B_BIT:	 out STD_LOGIC;
		PB_A_CH_B_BIT:	 out STD_LOGIC;
		PS_A_CH_B_BIT:	 out STD_LOGIC;
		LAMP_11C8E12:	 out STD_LOGIC);
end ALD_15_39_06_1_A_DATA_REG_B_BIT_AND_DRIVE_ACC;

architecture behavioral of ALD_15_39_06_1_A_DATA_REG_B_BIT_AND_DRIVE_ACC is 

	signal OUT_2A_C: STD_LOGIC;
	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_5B_NoPin_Latch: STD_LOGIC;
	signal OUT_4B_F: STD_LOGIC;
	signal OUT_4B_F_Latch: STD_LOGIC;
	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_5D_C: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_3D_H: STD_LOGIC;
	signal OUT_5E_D: STD_LOGIC;
	signal OUT_1E_A: STD_LOGIC;
	signal OUT_5F_C: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_4G_C: STD_LOGIC;
	signal OUT_2G_H: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;

begin

	OUT_2A_C <= NOT OUT_3D_H;
	LAMP_11C8E12 <= OUT_2A_C;
	OUT_5B_NoPin_Latch <= NOT(MS_RESET_A_DATA_REG AND OUT_4B_F );
	OUT_4B_F_Latch <= NOT(OUT_5B_NoPin AND OUT_5C_NoPin );
	OUT_5C_NoPin <= NOT(PS_B_CH_B_BIT AND PS_SW_B_CH_TO_A_REG );
	OUT_5D_C <= NOT(OUT_4B_F AND PS_GATE_A_DATA_REG_TO_A_CH );
	OUT_4D_C <= NOT(OUT_5D_C AND OUT_5E_D AND OUT_5F_C );

	SMS_AEK_3D: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_4D,	-- Pin P
		OUT1 => OUT_3D_H,
		IN2 => OPEN );

	OUT_5E_D <= NOT(PS_E2_REG_B_BIT AND PS_GATE_E2_DATA_REG_TO_A_CH );
	OUT_1E_A <= NOT OUT_3D_H;
	OUT_5F_C <= NOT(PS_GATE_OP_MOD_REG_TO_A_CH AND PS_OP_MOD_REG_B_BIT );
	OUT_5G_C <= NOT(PS_F2_REG_B_BIT AND PS_GATE_F2_DATA_REG_TO_A_CH );
	OUT_4G_C <= NOT(OUT_5G_C );

	SMS_AEK_2G: entity SMS_AEK
	    port map (
		IN1 => OUT_3D_H,	-- Pin P
		OUT1 => OUT_2G_H,
		IN2 => OPEN );

	OUT_DOT_4D <= OUT_4D_C OR OUT_4G_C;

	PS_A_DATA_REG_B_BIT <= OUT_4B_F;
	PS_A_CH_NOT_B_BIT <= OUT_3D_H;
	PB_A_CH_B_BIT <= OUT_1E_A;
	PS_A_CH_B_BIT <= OUT_2G_H;

	Latch_5B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5B_NoPin_Latch,
		Q => OUT_5B_NoPin,
		QBar => OPEN );

	Latch_4B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4B_F_Latch,
		Q => OUT_4B_F,
		QBar => OPEN );


end;
