Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: Divided4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Divided4.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Divided4"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : Divided4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\university\3991\fpga\homeworks\dividedBy4\ipcore_dir\ClockGeneratore.v" into library work
Parsing module <ClockGeneratore>.
Analyzing Verilog file "E:\university\3991\fpga\homeworks\dividedBy4\ipcore_dir\FIFO.v" into library work
Parsing module <FIFO>.
Analyzing Verilog file "E:\university\3991\fpga\homeworks\dividedBy4\Divided4.v" into library work
Parsing module <Divided4>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Divided4>.
WARNING:HDLCompiler:413 - "E:\university\3991\fpga\homeworks\dividedBy4\Divided4.v" Line 50: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\university\3991\fpga\homeworks\dividedBy4\Divided4.v" Line 54: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <ClockGeneratore>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=5,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="2X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "E:\university\3991\fpga\homeworks\dividedBy4\ipcore_dir\ClockGeneratore.v" Line 117: Assignment to clk0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\university\3991\fpga\homeworks\dividedBy4\ipcore_dir\ClockGeneratore.v" Line 133: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "E:\university\3991\fpga\homeworks\dividedBy4\Divided4.v" Line 72: Assignment to Lock ignored, since the identifier is never used

Elaborating module <FIFO>.
WARNING:HDLCompiler:1499 - "E:\university\3991\fpga\homeworks\dividedBy4\ipcore_dir\FIFO.v" Line 39: Empty module <FIFO> remains a black box.
WARNING:HDLCompiler:1127 - "E:\university\3991\fpga\homeworks\dividedBy4\Divided4.v" Line 82: Assignment to full1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\university\3991\fpga\homeworks\dividedBy4\Divided4.v" Line 83: Assignment to emp ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Divided4>.
    Related source file is "E:\university\3991\fpga\homeworks\dividedBy4\Divided4.v".
INFO:Xst:3210 - "E:\university\3991\fpga\homeworks\dividedBy4\Divided4.v" line 64: Output port <LOCKED> of the instance <c1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\university\3991\fpga\homeworks\dividedBy4\Divided4.v" line 74: Output port <full> of the instance <fifoGeneratore> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\university\3991\fpga\homeworks\dividedBy4\Divided4.v" line 74: Output port <empty> of the instance <fifoGeneratore> is unconnected or connected to loadless signal.
    Found 11-bit register for signal <sum>.
    Found 4-bit register for signal <counter>.
    Found 8-bit register for signal <data_out>.
    Found 1-bit register for signal <RDEnable>.
    Found 11-bit adder for signal <sum[10]_GND_1_o_add_6_OUT> created at line 49.
    Found 4-bit adder for signal <counter[3]_GND_1_o_add_7_OUT> created at line 50.
    Found 3-bit comparator lessequal for signal <n0000> created at line 43
    Found 4-bit comparator greater for signal <n0005> created at line 47
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Divided4> synthesized.

Synthesizing Unit <ClockGeneratore>.
    Related source file is "E:\university\3991\fpga\homeworks\dividedBy4\ipcore_dir\ClockGeneratore.v".
    Summary:
	no macro.
Unit <ClockGeneratore> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 1
 11-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 3-bit comparator lessequal                            : 1
 4-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/FIFO.ngc>.
Loading core <FIFO> for timing and area information for instance <fifoGeneratore>.

Synthesizing (advanced) Unit <Divided4>.
The following registers are absorbed into accumulator <sum>: 1 register on signal <sum>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Divided4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit up counter                                      : 1
# Accumulators                                         : 1
 11-bit up accumulator                                 : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 2
 3-bit comparator lessequal                            : 1
 4-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <sum_10> of sequential type is unconnected in block <Divided4>.

Optimizing unit <Divided4> ...
WARNING:Xst:1293 - FF/Latch <counter_3> has a constant value of 0 in block <Divided4>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Divided4, actual ratio is 3.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifoGeneratore> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifoGeneratore> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifoGeneratore> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifoGeneratore> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifoGeneratore> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifoGeneratore> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifoGeneratore> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifoGeneratore> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Divided4.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 106
#      GND                         : 3
#      INV                         : 4
#      LUT1                        : 2
#      LUT2                        : 37
#      LUT3                        : 7
#      LUT4                        : 5
#      LUT5                        : 7
#      LUT6                        : 12
#      MUXCY                       : 14
#      VCC                         : 2
#      XORCY                       : 13
# FlipFlops/Latches                : 119
#      FD                          : 5
#      FDC                         : 52
#      FDCE                        : 24
#      FDE                         : 8
#      FDP                         : 14
#      FDPE                        : 3
#      FDRE                        : 13
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 20
#      IBUF                        : 10
#      IBUFG                       : 1
#      OBUF                        : 9
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             119  out of   4800     2%  
 Number of Slice LUTs:                   74  out of   2400     3%  
    Number used as Logic:                74  out of   2400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    149
   Number with an unused Flip Flop:      30  out of    149    20%  
   Number with an unused LUT:            75  out of    149    50%  
   Number of fully used LUT-FF pairs:    44  out of    149    29%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    102    19%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     12     8%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLKin                              | DCM_SP:CLK2X           | 69    |
CLKin                              | DCM_SP:CLKFX           | 52    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 13.800ns (Maximum Frequency: 72.461MHz)
   Minimum input arrival time before clock: 3.595ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKin'
  Clock period: 13.800ns (frequency: 72.461MHz)
  Total number of paths / destination ports: 692 / 280
-------------------------------------------------------------------------
Delay:               2.760ns (Levels of Logic = 2)
  Source:            fifoGeneratore/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:       fifoGeneratore/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Source Clock:      CLKin rising 5.0X
  Destination Clock: CLKin rising 5.0X

  Data Path: fifoGeneratore/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifoGeneratore/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.447   0.995  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)
     LUT5:I0->O            1   0.203   0.808  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_175_o_MUX_10_o12 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_175_o_MUX_10_o11)
     LUT6:I3->O            2   0.205   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_175_o_MUX_10_o16 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_175_o_MUX_10_o)
     FDP:D                     0.102          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    ----------------------------------------
    Total                      2.760ns (0.957ns logic, 1.803ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKin'
  Total number of paths / destination ports: 37 / 37
-------------------------------------------------------------------------
Offset:              3.595ns (Levels of Logic = 3)
  Source:            data_valid (PAD)
  Destination:       fifoGeneratore/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination Clock: CLKin rising 5.0X

  Data Path: data_valid to fifoGeneratore/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  data_valid_IBUF (data_valid_IBUF)
     begin scope: 'fifoGeneratore:wr_en'
     LUT2:I0->O           20   0.203   1.092  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     FDPE:CE                   0.322          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
    ----------------------------------------
    Total                      3.595ns (1.747ns logic, 1.847ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKin'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            data_out_7 (FF)
  Destination:       data_out<7> (PAD)
  Source Clock:      CLKin rising 2.0X

  Data Path: data_out_7 to data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  data_out_7 (data_out_7)
     OBUF:I->O                 2.571          data_out_7_OBUF (data_out<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLKin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKin          |    3.241|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.57 secs
 
--> 

Total memory usage is 4494084 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :   11 (   0 filtered)

