// Seed: 1292716691
module module_0 (
    output wor id_0,
    output tri id_1,
    input logic id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri id_5,
    output tri id_6,
    output supply1 id_7,
    input uwire id_8,
    input tri0 id_9,
    input wand id_10,
    output tri0 id_11,
    output wire id_12,
    id_14,
    id_15
);
  always begin : LABEL_0
    id_14 <= id_2;
  end
  wire id_16, id_17;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wor id_4,
    input logic id_5,
    output logic id_6,
    input supply0 id_7,
    input tri0 id_8,
    output wire id_9,
    input supply1 id_10,
    input tri1 id_11,
    input tri id_12,
    output wand id_13,
    output wor id_14,
    output tri1 id_15,
    output supply1 id_16,
    output uwire id_17,
    output supply1 id_18,
    input wor id_19,
    id_32,
    input tri id_20,
    input tri0 id_21,
    input wand id_22,
    input tri id_23,
    output wor id_24,
    output uwire id_25,
    input tri0 id_26,
    output tri id_27,
    id_33,
    input tri id_28,
    input tri0 id_29,
    input uwire id_30
);
  always id_6.id_5 <= id_32;
  module_0 modCall_1 (
      id_18,
      id_27,
      id_5,
      id_8,
      id_30,
      id_10,
      id_24,
      id_14,
      id_26,
      id_11,
      id_29,
      id_9,
      id_27
  );
  assign modCall_1.type_3 = 0;
endmodule
