
---------- Begin Simulation Statistics ----------
final_tick                                20571543125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    299                       # Simulator instruction rate (inst/s)
host_mem_usage                                8306888                       # Number of bytes of host memory used
host_op_rate                                      307                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23700.07                       # Real time elapsed on the host
host_tick_rate                                 708537                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7077689                       # Number of instructions simulated
sim_ops                                       7269371                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016792                       # Number of seconds simulated
sim_ticks                                 16792365625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.536938                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  213420                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               221076                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                416                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            221142                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2910                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3611                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              701                       # Number of indirect misses.
system.cpu.branchPred.lookups                  249589                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10188                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          566                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1474086                       # Number of instructions committed
system.cpu.committedOps                       1500440                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.213300                       # CPI: cycles per instruction
system.cpu.discardedOps                          8527                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             805026                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74397                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           400768                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1543181                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311207                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      325                       # number of quiesce instructions executed
system.cpu.numCycles                          4736680                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       325                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1012349     67.47%     67.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1212      0.08%     67.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::MemRead                  74904      4.99%     72.54% # Class of committed instruction
system.cpu.op_class_0::MemWrite                411975     27.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1500440                       # Class of committed instruction
system.cpu.quiesceCycles                     22131105                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3193499                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          245                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2319                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        367815                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              130681                       # Transaction distribution
system.membus.trans_dist::ReadResp             133068                       # Transaction distribution
system.membus.trans_dist::WriteReq              54401                       # Transaction distribution
system.membus.trans_dist::WriteResp             54401                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          219                       # Transaction distribution
system.membus.trans_dist::WriteClean               47                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2040                       # Transaction distribution
system.membus.trans_dist::ReadExReq                98                       # Transaction distribution
system.membus.trans_dist::ReadExResp               98                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2160                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           227                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       181533                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        181533                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         6267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       364026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       371173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       363066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       363066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 740506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       138240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       138240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        36544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7698                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        48306                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11617772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11617772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11804318                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            550714                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000468                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.021639                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  550456     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                     258      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              550714                       # Request fanout histogram
system.membus.reqLayer6.occupancy           894842165                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7222000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             6086640                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1395500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5745690                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          769593105                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           10984500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       138752                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       138752                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       299870                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       299870                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5706                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       737280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       765952                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       877244                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7698                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11796480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12255232                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13951998                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1456539500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1216084354                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    716894000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3902726                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2927044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3902726                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10732496                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3902726                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2927044                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6829770                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3902726                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6829770                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6829770                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17562266                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2927044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6829770                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9756815                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2927044                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1006410                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3933454                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2927044                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9756815                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1006410                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13690269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        51200                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        51200                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       354304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       363066                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11337728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11617772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       214878                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       214878    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       214878                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    479174000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    702852000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1914946394                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11708178                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27319081                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1953973653                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39027259                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39086810                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     78114069                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1953973653                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     50794987                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27319081                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2032087721                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3014656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19070976                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        94208                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3979264                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       274432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2404352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35124533                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    921043309                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    179525391                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1135693233                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    507354365                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    522965269                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1030319634                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35124533                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1428397674                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    702490659                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2166012866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       138240                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       139520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       138240                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       138240                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2160                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2180                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      8232312                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        76225                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        8308538                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      8232312                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      8232312                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      8232312                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        76225                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       8308538                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8323072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8360492                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3014656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3293824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       130048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              130638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          266                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        47104                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              51466                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    495646187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1006410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1162433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             497874581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1013794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11708178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    179525391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3902726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            196150088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1013794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11767729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    675171578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3902726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1006410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1162433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            694024669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    176955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006459422500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          202                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          202                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              239775                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              54678                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      130638                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      51466                       # Number of write requests accepted
system.mem_ctrls.readBursts                    130638                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    51466                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3210                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4210716470                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  652205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7634792720                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32280.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58530.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        76                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121623                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47840                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                130637                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                51466                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  114719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    155                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.836772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   853.426679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.172402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          335      2.69%      2.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          306      2.46%      5.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          204      1.64%      6.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          147      1.18%      7.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          343      2.75%     10.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          147      1.18%     11.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          189      1.52%     13.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          180      1.45%     14.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10604     85.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12455                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     645.782178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1419.422331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           151     74.75%     74.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.50%     75.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20      9.90%     85.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.50%     85.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      1.49%     87.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      1.98%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            6      2.97%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      2.97%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.50%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.99%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.50%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.97%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           202                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     254.801980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     69.374729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    406.730466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            124     61.39%     61.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            10      4.95%     66.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            15      7.43%     73.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.50%     74.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.99%     75.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.50%     75.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.99%     76.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.99%     77.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.50%     78.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.50%     78.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.98%     80.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           39     19.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           202                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8348224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3294080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8360492                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3293824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       497.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       196.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    497.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    196.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16792250625                       # Total gap between requests
system.mem_ctrls.avgGap                      92212.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8310464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18304                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3013632                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59550.871052451846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 494895370.050043225288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1006409.720786436228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1162433.002943860134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1090019.143744078698                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11708177.655880453065                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 179464410.631542563438                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3902725.885293484200                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       130048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          266                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        47104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1271875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7601164225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18624220                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13732400                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16769821690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3485664250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 257480820500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3890578500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     63593.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58448.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70280.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45024.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  63044442.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1134656.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5466219.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3799393.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13498434390                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    908460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2387234735                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 650                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           325                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     42560226.923077                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    221119882.527887                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          325    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       208125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545316750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             325                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6739469375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13832073750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       720861                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           720861                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       720861                       # number of overall hits
system.cpu.icache.overall_hits::total          720861                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2160                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2160                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2160                       # number of overall misses
system.cpu.icache.overall_misses::total          2160                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     93968125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     93968125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     93968125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     93968125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       723021                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       723021                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       723021                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       723021                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002987                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002987                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002987                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002987                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43503.761574                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43503.761574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43503.761574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43503.761574                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2160                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2160                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2160                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2160                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90632500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90632500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90632500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90632500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002987                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002987                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002987                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002987                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41959.490741                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41959.490741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41959.490741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41959.490741                       # average overall mshr miss latency
system.cpu.icache.replacements                   1947                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       720861                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          720861                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2160                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2160                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     93968125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     93968125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       723021                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       723021                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002987                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002987                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43503.761574                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43503.761574                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2160                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2160                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90632500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90632500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002987                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002987                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41959.490741                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41959.490741                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           392.831256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              705360                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1947                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            362.280431                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   392.831256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.767249                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.767249                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1448202                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1448202                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       119593                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           119593                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       119593                       # number of overall hits
system.cpu.dcache.overall_hits::total          119593                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          425                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            425                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          425                       # number of overall misses
system.cpu.dcache.overall_misses::total           425                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     33923125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33923125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     33923125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33923125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       120018                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       120018                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       120018                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       120018                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003541                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003541                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003541                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003541                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79819.117647                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79819.117647                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79819.117647                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79819.117647                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          219                       # number of writebacks
system.cpu.dcache.writebacks::total               219                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          100                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          325                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          325                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3549                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3549                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24616375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24616375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24616375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24616375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7569375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7569375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002708                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002708                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002708                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002708                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75742.692308                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75742.692308                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75742.692308                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75742.692308                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2132.819104                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2132.819104                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    312                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        74495                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           74495                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17289500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17289500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        74735                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        74735                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72039.583333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72039.583333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          227                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          348                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          348                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15926000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15926000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7569375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7569375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70158.590308                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70158.590308                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21751.077586                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21751.077586                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        45098                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45098                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          185                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          185                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     16633625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16633625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        45283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89911.486486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89911.486486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           87                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           98                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           98                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3201                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3201                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8690375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8690375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88677.295918                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88677.295918                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       181533                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       181533                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1892300500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1892300500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10424.002798                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10424.002798                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        39135                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        39135                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       142398                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       142398                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1831377915                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1831377915                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12860.980597                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12860.980597                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           482.947618                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5333                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               359                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.855153                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   482.947618                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.943257                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.943257                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1932661                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1932661                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20571543125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                20571723125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    299                       # Simulator instruction rate (inst/s)
host_mem_usage                                8306888                       # Number of bytes of host memory used
host_op_rate                                      307                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23700.17                       # Real time elapsed on the host
host_tick_rate                                 708541                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7077698                       # Number of instructions simulated
sim_ops                                       7269386                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016793                       # Number of seconds simulated
sim_ticks                                 16792545625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.536096                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  213422                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               221080                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                417                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3522                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            221142                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2910                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3611                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              701                       # Number of indirect misses.
system.cpu.branchPred.lookups                  249595                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10190                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          566                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1474095                       # Number of instructions committed
system.cpu.committedOps                       1500455                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.213475                       # CPI: cycles per instruction
system.cpu.discardedOps                          8534                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             805043                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             74397                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           400769                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1543422                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311190                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      325                       # number of quiesce instructions executed
system.cpu.numCycles                          4736968                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       325                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1012357     67.47%     67.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1212      0.08%     67.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::MemRead                  74910      4.99%     72.54% # Class of committed instruction
system.cpu.op_class_0::MemWrite                411975     27.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1500455                       # Class of committed instruction
system.cpu.quiesceCycles                     22131105                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3193546                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          245                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        367823                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              130681                       # Transaction distribution
system.membus.trans_dist::ReadResp             133072                       # Transaction distribution
system.membus.trans_dist::WriteReq              54401                       # Transaction distribution
system.membus.trans_dist::WriteResp             54401                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          221                       # Transaction distribution
system.membus.trans_dist::WriteClean               47                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2042                       # Transaction distribution
system.membus.trans_dist::ReadExReq                98                       # Transaction distribution
system.membus.trans_dist::ReadExResp               98                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2162                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           229                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       181533                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        181533                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         6273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       364032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       371179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       363066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       363066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 740518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       138368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       138368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        36800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7698                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        48562                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11617772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11617772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11804702                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            550718                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000468                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.021639                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  550460     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                     258      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              550718                       # Request fanout histogram
system.membus.reqLayer6.occupancy           894855915                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7222000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             6092515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1395500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5756940                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          769593105                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           10994500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       138752                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       138752                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       299870                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       299870                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5706                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       737280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       765952                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       877244                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7698                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11796480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12255232                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13951998                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1456539500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1216084354                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    716894000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3902684                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2927013                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3902684                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10732381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3902684                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2927013                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6829697                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3902684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6829697                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6829697                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17562078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2927013                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6829697                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9756710                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2927013                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1006399                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3933412                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2927013                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9756710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1006399                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13690122                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        51200                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        51200                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       354304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       363066                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11337728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11617772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       214878                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       214878    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       214878                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    479174000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    702852000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1914925868                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11708052                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27318788                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1953952708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39026841                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39086391                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     78113231                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1953952708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     50794443                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27318788                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2032065939                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3014656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19070976                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        94208                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3979264                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       274432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2404352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35124156                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    921033436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    179523466                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1135681059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    507348927                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    522959663                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1030308590                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35124156                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1428382363                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    702483129                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2165989649                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       138368                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       139648                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       138368                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       138368                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2162                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2182                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      8239847                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        76224                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        8316071                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      8239847                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      8239847                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      8239847                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        76224                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       8316071                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8323072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8360620                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3014656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3293952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       130048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              130640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          268                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        47104                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              51468                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    495640875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1006399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1170043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             497876867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1021406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11708052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    179523466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3902684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            196155608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1021406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11767602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    675164341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3902684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1006399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1170043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            694032475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    176955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006459422500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          202                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          202                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              239781                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              54678                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      130640                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      51468                       # Number of write requests accepted
system.mem_ctrls.readBursts                    130640                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    51468                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3210                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4210724720                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  652215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7634853470                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32280.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58530.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        76                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121625                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47840                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                130639                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                51468                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  114719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    155                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.836772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   853.426679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.172402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          335      2.69%      2.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          306      2.46%      5.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          204      1.64%      6.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          147      1.18%      7.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          343      2.75%     10.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          147      1.18%     11.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          189      1.52%     13.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          180      1.45%     14.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10604     85.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12455                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     645.782178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1419.422331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           151     74.75%     74.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.50%     75.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20      9.90%     85.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.50%     85.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      1.49%     87.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      1.98%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            6      2.97%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      2.97%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.50%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.99%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.50%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.97%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           202                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     254.801980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     69.374729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    406.730466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            124     61.39%     61.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            10      4.95%     66.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            15      7.43%     73.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.50%     74.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.99%     75.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.50%     75.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.99%     76.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.99%     77.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.50%     78.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.50%     78.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.98%     80.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           39     19.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           202                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8348352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3294080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8360620                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3293952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       497.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       196.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    497.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    196.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16792518750                       # Total gap between requests
system.mem_ctrls.avgGap                      92211.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8310464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18304                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3013632                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59550.232724170433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 494890065.245840311050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1006398.933038480347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1170042.972564500757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1090007.459783215541                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11708052.155433701351                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 179462486.945007205009                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3902684.051811233629                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       130048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          268                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        47104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1271875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7601164225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18624220                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13793150                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16769821690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3485664250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 257480820500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3890578500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     63593.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58448.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70280.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44928.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  62573961.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1134656.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5466219.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3799393.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13498434390                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    908460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2387414735                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 650                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           325                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     42560226.923077                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    221119882.527887                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          325    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       208125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545316750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             325                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6739649375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13832073750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       720870                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           720870                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       720870                       # number of overall hits
system.cpu.icache.overall_hits::total          720870                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2162                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2162                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2162                       # number of overall misses
system.cpu.icache.overall_misses::total          2162                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     94055000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94055000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     94055000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94055000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       723032                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       723032                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       723032                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       723032                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002990                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002990                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002990                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002990                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43503.700278                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43503.700278                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43503.700278                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43503.700278                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2162                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2162                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2162                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2162                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90716125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90716125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90716125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90716125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002990                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002990                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002990                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002990                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41959.354764                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41959.354764                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41959.354764                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41959.354764                       # average overall mshr miss latency
system.cpu.icache.replacements                   1949                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       720870                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          720870                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2162                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2162                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     94055000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94055000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       723032                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       723032                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002990                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002990                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43503.700278                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43503.700278                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2162                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2162                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90716125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90716125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002990                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002990                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41959.354764                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41959.354764                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           392.831279                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2465711                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2344                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1051.924488                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   392.831279                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.767249                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.767249                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1448226                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1448226                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       119597                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           119597                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       119597                       # number of overall hits
system.cpu.dcache.overall_hits::total          119597                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          427                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            427                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          427                       # number of overall misses
system.cpu.dcache.overall_misses::total           427                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     34052500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     34052500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     34052500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     34052500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       120024                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       120024                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       120024                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       120024                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003558                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003558                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003558                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003558                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79748.243560                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79748.243560                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79748.243560                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79748.243560                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          221                       # number of writebacks
system.cpu.dcache.writebacks::total               221                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          100                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          327                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          327                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          327                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          327                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3549                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3549                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24742750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24742750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24742750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24742750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7569375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7569375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002724                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002724                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002724                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002724                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75665.902141                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75665.902141                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75665.902141                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75665.902141                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2132.819104                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2132.819104                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    314                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        74499                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           74499                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17418875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17418875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        74741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        74741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003238                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003238                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71978.822314                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71978.822314                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          348                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          348                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16052375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16052375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7569375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7569375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70097.707424                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70097.707424                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21751.077586                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21751.077586                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        45098                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45098                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          185                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          185                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     16633625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16633625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        45283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89911.486486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89911.486486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           87                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           98                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           98                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3201                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3201                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8690375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8690375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88677.295918                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88677.295918                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       181533                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       181533                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1892300500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1892300500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10424.002798                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10424.002798                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        39135                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        39135                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       142398                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       142398                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1831377915                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1831377915                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12860.980597                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12860.980597                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           482.947565                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              123870                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               839                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            147.640048                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   482.947565                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.943257                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.943257                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1932687                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1932687                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20571723125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
