
///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 14:42:52
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:120)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5490)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5491)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5701)
[EFX-0200 WARNING] Removing redundant signal : din[12]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4593)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4872)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4873)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1029)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3456)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:277)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:278)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:280)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:285)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:95)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 14:43:16
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:09:04
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe6' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe6[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5705)
[EFX-0200 WARNING] Removing redundant signal : din[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:284)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:09:27
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:10:25
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe6' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe6[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5705)
[EFX-0200 WARNING] Removing redundant signal : din[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:284)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:10:47
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:12:03
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe6' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe6[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5705)
[EFX-0200 WARNING] Removing redundant signal : din[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:284)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:12:26
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:23:30
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe6' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe6[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5705)
[EFX-0200 WARNING] Removing redundant signal : din[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:284)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:98)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:23:53
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:26:35
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:132)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5502)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5503)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5713)
[EFX-0200 WARNING] Removing redundant signal : din[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4605)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4884)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4885)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1038)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1041)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1045)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1056)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:26:58
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:32:24
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:132)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5502)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5503)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5713)
[EFX-0200 WARNING] Removing redundant signal : din[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4605)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4884)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4885)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1038)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1041)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1045)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1056)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:32:49
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:39:01
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:132)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5502)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5503)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5713)
[EFX-0200 WARNING] Removing redundant signal : din[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4605)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4884)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4885)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1038)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1041)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1045)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1056)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:39:25
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:47:20
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe8' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:132)
[EFX-0011 VERI-WARNING] input port 'probe8[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5502)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5503)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5713)
[EFX-0200 WARNING] Removing redundant signal : din[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4605)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4884)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4885)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1038)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1040)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1041)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1045)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1056)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3468)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:104)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:47:45
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:52:10
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe7' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:128)
[EFX-0011 VERI-WARNING] input port 'probe7[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5498)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5499)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5709)
[EFX-0200 WARNING] Removing redundant signal : din[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4601)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4880)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4881)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1034)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1036)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1041)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1052)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3464)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3464)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3464)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3464)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3464)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3464)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3464)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:285)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:286)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:101)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 15:52:35
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:19:17
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:19:47
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:28:48
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:29:17
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:37:21
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:37:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:38:21
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:38:48
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 16:39:17
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 17:20:06
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 17:20:35
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 17:44:05
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 17:44:34
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 17:47:39
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 17:48:08
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 17:56:29
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 17:56:57
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 18:04:02
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 18:04:31
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 18:08:54
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 18:09:23
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 18:12:18
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 18:12:46
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 19:05:33
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 10, 2024 19:06:02
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Rx_Serial'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/uart.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 11, 2024 09:56:22
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:224)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5805)
[EFX-0200 WARNING] Removing redundant signal : din[88]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4977)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3560)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:173)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 11, 2024 09:56:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 11, 2024 09:58:47
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'probe38' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:252)
[EFX-0011 VERI-WARNING] input port 'probe38[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5622)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5623)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5833)
[EFX-0200 WARNING] Removing redundant signal : din[102]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:4725)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5004)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:5005)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1158)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1160)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1161)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1165)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:1176)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[37]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[36]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[35]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[34]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[33]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[32]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:3588)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe46[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe47[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_dbg/debug_top.v:194)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 11, 2024 09:59:15
///////////////////////////////////

[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
