  <Source name="../../../core/include/cv64a6_imafdc_sv39_openpiton_config_pkg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/include/riscv_pkg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/riscv-dbg/src/dm_pkg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/include/ariane_pkg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/include/acc_pkg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/tb/ariane_soc_pkg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/axi/src/axi_pkg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/tb/ariane_axi_pkg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/include/wt_cache_pkg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/tb/axi_intf.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/include/cvxif_pkg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/common_cells/src/cf_math_pkg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/include/instr_tracer_pkg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/cvxif_example/include/cvxif_instr_pkg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/acc_dispatcher.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../common/local/util/sram.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/common_cells/src/deprecated/rrarbiter.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/common_cells/src/fifo_v3.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/common_cells/src/shift_reg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/common_cells/src/lfsr_8bit.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/common_cells/src/lfsr.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/common_cells/src/lzc.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/common_cells/src/exp_backoff.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/common_cells/src/rstgen_bypass.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/common_cells/src/cdc_2phase.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/common_cells/src/unread.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/common_cells/src/popcount.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/axi_mem_if/src/axi2mem.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../common/local/util/tc_sram_wrapper.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/cache_subsystem/axi_adapter.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/alu.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/fpu_wrap.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/src/ariane.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/cva6.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/branch_unit.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/compressed_decoder.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/controller.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/csr_buffer.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/csr_regfile.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/decoder.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/ex_stage.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/frontend/btb.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/frontend/bht.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/frontend/ras.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/frontend/instr_scan.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/frontend/instr_queue.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/frontend/frontend.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/id_stage.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/instr_realign.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/issue_read_operands.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/issue_stage.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/load_unit.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/load_store_unit.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/lsu_bypass.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/mmu_sv39/mmu.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/mult.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/multiplier.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/serdiv.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/perf_counters.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/mmu_sv39/ptw.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/ariane_regfile_ff.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/re_name.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/scoreboard.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/store_buffer.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/amo_buffer.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/store_unit.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/mmu_sv39/tlb.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/commit_stage.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/cache_subsystem/wt_dcache_ctrl.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/cache_subsystem/wt_dcache_mem.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/cache_subsystem/wt_dcache_missunit.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/cache_subsystem/wt_dcache_wbuffer.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/cache_subsystem/wt_dcache.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/cache_subsystem/cva6_icache.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/cache_subsystem/cva6_icache_axi_wrapper.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/cache_subsystem/wt_l15_adapter.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/cache_subsystem/wt_cache_subsystem.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/clint/clint.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/clint/axi_lite_interface.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/riscv-dbg/debug_rom/debug_rom.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/riscv-dbg/src/dm_pkg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/riscv-dbg/src/dm_csrs.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/riscv-dbg/src/dm_mem.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/riscv-dbg/src/dm_top.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/riscv-dbg/src/dmi_cdc.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/riscv-dbg/src/dmi_jtag.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/riscv-dbg/src/dm_sba.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/riscv-dbg/src/dmi_jtag_tap.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/openpiton/riscv_peripherals.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/openpiton/ariane_verilog_wrap.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/rv_plic/rtl/rv_plic_target.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/rv_plic/rtl/rv_plic_gateway.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/rv_plic/rtl/plic_regmap.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/rv_plic/rtl/plic_top.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/fpga/src/axi2apb/src/axi2apb.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/fpga/src/axi_slice/src/axi_slice_wrap.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/fpga/src/axi_slice/src/axi_slice.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/register_interface/src/apb_to_reg.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../corev_apu/register_interface/src/reg_intf.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpnew_classifier.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_block.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/openhwgroup/cvfpu/src/fpnew_top.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/pmp/src/pmp.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/pmp/src/pmp_entry.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../common/local/util/instr_tracer.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../common/local/util/instr_tracer_if.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/cvxif_example/cvxif_example_coprocessor.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/cvxif_example/instr_decoder.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/common_cells/src/counter.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../vendor/pulp-platform/common_cells/src/delta_counter.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
  <Source name="../../../core/cvxif_fu.sv" type="Verilog" type_short="Verilog">
    <Options VerilogStandard="System Verilog"/>
  </Source>
