// Copyright (c) 2026 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT

#include "rocjitsu/vm/amdgpu/pci/bar_access_trace.h"
#include "rocjitsu/vm/amdgpu/pci/gpu_pci_device.h"
#include "rocjitsu/vm/amdgpu/pci/gpu_pci_device_spec.h"
#include "rocjitsu/vm/amdgpu/pci/mmio_registers.h"
#include "rocjitsu/vm/amdgpu/pci/register_symbols.h"
#include "rocjitsu/vmm/vfu/bus_plan.h"

#include <gtest/gtest.h>

#include <algorithm>
#include <array>
#include <bit>
#include <cstdint>

namespace {

constexpr uint64_t kVramBytes = 16ULL * 1024 * 1024;

/// @brief A configuration equivalent to what a config file would supply.
rocjitsu::GpuPciDeviceSpec configured_spec() {
  rocjitsu::config::KfdDeviceConfig device;
  device.vendor_id = 0x1002;
  device.device_id = 0x1250;
  device.pci_revision_id = 0x5a;
  device.local_mem_size = kVramBytes;
  return rocjitsu::gpu_pci_spec_from_config(device, {});
}

class GpuDevice : public ::testing::Test {
protected:
  rocjitsu::RegisterSymbols symbols_;
  rocjitsu::BarAccessTrace trace_{symbols_};
  rocjitsu::GpuPciDevice device_{"gpu", configured_spec(), &trace_};

  [[nodiscard]] uint32_t read_register(rocjitsu::MmioRegister reg) {
    std::array<std::byte, 4> raw{};
    EXPECT_EQ(device_.bar_access(rocjitsu::GpuPciDevice::kRegisterBar, raw,
                                 rocjitsu::byte_offset_of(reg), /*write=*/false),
              4);
    return std::bit_cast<uint32_t>(raw);
  }

  [[nodiscard]] uint32_t read_register_at(uint64_t byte_offset) {
    std::array<std::byte, 4> raw{};
    EXPECT_EQ(device_.bar_access(rocjitsu::GpuPciDevice::kRegisterBar, raw, byte_offset,
                                 /*write=*/false),
              4);
    return std::bit_cast<uint32_t>(raw);
  }

  void write_register_at(uint64_t byte_offset, uint32_t value) {
    auto raw = std::bit_cast<std::array<std::byte, 4>>(value);
    EXPECT_EQ(device_.bar_access(rocjitsu::GpuPciDevice::kRegisterBar, raw, byte_offset,
                                 /*write=*/true),
              4);
  }

  [[nodiscard]] const simdojo::BarSpec *bar(int index) {
    static std::vector<simdojo::BarSpec> bars;
    bars = device_.bars();
    const auto found = std::ranges::find(bars, index, &simdojo::BarSpec::index);
    return found == bars.end() ? nullptr : &*found;
  }
};

// A flush is issued and then waited for, and nothing else reports it finishing.
// An unanswered acknowledge is therefore not a quiet gap in the register model
// but a stall of the driver's full timeout, once per flush — it cost about
// nine seconds each and eighty-eight seconds of a boot.
//
// The addresses here are written out rather than derived the way the device
// derives them, because a test that recomputed them from the same segment list
// would agree with the device about an address the driver does not use. Each is
// `(segment + register + engine * stride) * 4`, with the register from the
// offset headers and engine 17, which is the one the GART flush picks:
//   GFXHUB  (0x1260 + 0x1669 + 17) * 4 == 0xa368
//   MMHUB   (0x1a000 + 0x0599 + 17) * 4 == 0x696a8
// The second of those is the register a guest boot was seen spinning on ten
// million times, and only that one: a GFXHUB flush returns before touching any
// register while the graphics block is unpowered, which holds for as long as
// this device does not bring that block up, so every stalled flush was MMHUB's.
TEST_F(GpuDevice, ReportsEveryVmInvalidationAlreadyComplete) {
  ASSERT_TRUE(device_.usable());

  EXPECT_EQ(read_register_at(0xa368), 0xffffffffu) << "GFXHUB engine 17 never acknowledges";
  EXPECT_EQ(read_register_at(0x696a8), 0xffffffffu) << "MMHUB engine 17 never acknowledges";

  // Engine 0 and the last engine, since the driver reaches engines by stride
  // and modelling only the one it happens to use today would break silently.
  EXPECT_EQ(read_register_at((0x1a000 + 0x0599) * 4), 0xffffffffu);
  EXPECT_EQ(read_register_at((0x1a000 + 0x0599 + 17) * 4), 0xffffffffu);

  // The request is written rather than read, so what is checked is that the
  // device models it at all: an unmodelled register drops the write and reads
  // back zero. Reading a request register back is not something the driver
  // does, but this asserts the model, not hardware fidelity.
  constexpr uint64_t kMmHubRequest17 = (0x1a000 + 0x0587 + 17) * 4;
  write_register_at(kMmHubRequest17, 0x1);
  EXPECT_EQ(read_register_at(kMmHubRequest17), 0x1u)
      << "MMHUB engine 17's request was dropped as unmodelled";
}

// Covers the older flush path, which brackets a flush with an acquire of the
// engine's semaphore and *releases it by writing zero*. A register that stored
// that write would grant the first acquire and stall every flush after it, so
// this one has to ignore writes -- which is the whole reason read-only
// registers exist here. The version this device publishes today does not take
// the semaphore, so this is covering the profile rather than the boot.
//   MMHUB semaphore, engine 17: (0x1a000 + 0x0575 + 17) * 4 == 0x69618
TEST_F(GpuDevice, KeepsGrantingTheInvalidationSemaphoreAfterItIsReleased) {
  ASSERT_TRUE(device_.usable());
  constexpr uint64_t kMmHubSemaphore17 = 0x69618;
  ASSERT_EQ(read_register_at(kMmHubSemaphore17) & 0x1u, 0x1u) << "the acquire is never granted";

  write_register_at(kMmHubSemaphore17, 0);

  EXPECT_EQ(read_register_at(kMmHubSemaphore17) & 0x1u, 0x1u)
      << "releasing the semaphore latched it low, so the next flush would stall";
}

// The HDP flush is a write to a hole the bus reserves rather than to any block's
// register. An unmodelled register drops writes and reads back zero, so reading
// back what was written is a positive check that the hole is answered -- and
// unlike inspecting the unmodelled report, it cannot pass because the report
// happens to be empty or its formatting changed.
TEST_F(GpuDevice, AcceptsTheHdpFlushTheDriverIssues) {
  ASSERT_TRUE(device_.usable());
  constexpr uint64_t kFlushHole = 0x44000;

  write_register_at(kFlushHole, 0xdeadbeef);

  EXPECT_EQ(read_register_at(kFlushHole), 0xdeadbeefu)
      << "the flush hole is not modelled, so the write was dropped";
}

// The driver asks the bus for one vector of any kind and treats not getting one
// as fatal rather than as doing without: `pci_alloc_irq_vectors` returning
// negative fails the interrupt block's initialization, which fails the probe.
// So a function advertising no interrupt capability at all is refused before it
// has raised, or failed to raise, anything.
TEST_F(GpuDevice, AdvertisesAnInterruptTheDriverCanAllocate) {
  const simdojo::InterruptSpec interrupts = device_.interrupts();

  EXPECT_NE(interrupts.kind, simdojo::InterruptKind::None)
      << "a device with no interrupt capability fails the driver's probe";
  // Which kind is deliberately not asserted, so this survives the change to
  // MSI-X. But asking for a kind the transport cannot advertise is worse than
  // asking for none: the device is refused before it is served at all, so the
  // guest sees no device rather than a device without interrupts.
  EXPECT_TRUE(rocjitsu::plan_interrupts(interrupts).supported)
      << "the transport cannot advertise the capability this device asks for";
}

// The message table is memory the guest writes to say where an interrupt should
// be delivered, so it needs a BAR of its own that traps. Putting it in a corner
// of the register aperture would let a table entry and a register land on the
// same address, and the two are read by entirely different machinery.
TEST_F(GpuDevice, CarriesTheMessageTableInATrappedBarOfItsOwn) {
  ASSERT_TRUE(device_.usable());
  const simdojo::InterruptSpec interrupts = device_.interrupts();
  ASSERT_EQ(interrupts.kind, simdojo::InterruptKind::MsiX);

  const simdojo::BarSpec *table = bar(interrupts.table_bar);
  ASSERT_NE(table, nullptr) << "the table is advertised in a BAR that does not exist";
  EXPECT_LT(table->backing_fd, 0) << "a mapped table would let the guest change it unobserved";
  EXPECT_TRUE(table->mmap_areas.empty());
  EXPECT_NE(interrupts.table_bar, rocjitsu::GpuPciDevice::kRegisterBar);

  // Both structures have to fit, and the pending bits must not start inside the
  // table: one vector's entry is 16 bytes and its pending bit is in the first 8.
  const uint64_t table_bytes = interrupts.vectors * 16;
  EXPECT_LE(interrupts.table_offset + table_bytes, interrupts.pending_offset);
  EXPECT_LE(interrupts.pending_offset + 8, table->size);
}

// The table is plain storage, but it has to be storage: a write the device
// dropped would leave the guest believing it had programmed a destination.
TEST_F(GpuDevice, RemembersWhatTheGuestWritesIntoTheMessageTable) {
  ASSERT_TRUE(device_.usable());
  const simdojo::InterruptSpec interrupts = device_.interrupts();
  const int table_bar = interrupts.table_bar;
  auto raw = std::bit_cast<std::array<std::byte, 4>>(uint32_t{0xfeedface});

  ASSERT_EQ(device_.bar_access(table_bar, raw, interrupts.table_offset, /*write=*/true), 4);

  std::array<std::byte, 4> read_back{};
  ASSERT_EQ(device_.bar_access(table_bar, read_back, interrupts.table_offset, /*write=*/false), 4);
  EXPECT_EQ(std::bit_cast<uint32_t>(read_back), 0xfeedfaceu);
}

// The driver's PCI table wildcards the device ID and matches on the class, so
// this is the field that decides whether amdgpu attaches at all.
TEST_F(GpuDevice, PresentsTheClassAmdgpuBindsOn) {
  const simdojo::PciId id = device_.pci_id();

  EXPECT_EQ(id.vendor, 0x1002);
  EXPECT_EQ(id.cls, 0x12) << "processing accelerator";
  EXPECT_EQ(id.subcls, 0x00);
}

TEST_F(GpuDevice, ExposesAMappableVideoMemoryAperture) {
  ASSERT_TRUE(device_.usable());
  const simdojo::BarSpec *vram = bar(rocjitsu::GpuPciDevice::kVramBar);

  ASSERT_NE(vram, nullptr);
  EXPECT_EQ(vram->size, kVramBytes);
  EXPECT_TRUE(vram->is_64bit);
  EXPECT_TRUE(vram->prefetch);
  EXPECT_GE(vram->backing_fd, 0) << "the guest must be able to map video memory";
  ASSERT_EQ(vram->mmap_areas.size(), 1u);
  EXPECT_EQ(vram->mmap_areas[0].length, kVramBytes);
}

// Registers must trap even though memory does not: a read has to be answered by
// the model rather than served from a page the guest mapped.
TEST_F(GpuDevice, TrapsEveryRegisterAccess) {
  const simdojo::BarSpec *registers = bar(rocjitsu::GpuPciDevice::kRegisterBar);

  ASSERT_NE(registers, nullptr);
  EXPECT_LT(registers->backing_fd, 0);
  EXPECT_TRUE(registers->mmap_areas.empty());
}

// The aperture has to reach the furthest register the driver reads before
// discovery, or that read silently goes through the indirect window instead.
TEST_F(GpuDevice, SizesTheRegisterApertureToCoverThePreDiscoveryRegisters) {
  const simdojo::BarSpec *registers = bar(rocjitsu::GpuPciDevice::kRegisterBar);

  ASSERT_NE(registers, nullptr);
  EXPECT_GT(registers->size, rocjitsu::byte_offset_of(rocjitsu::MmioRegister::Mp0SmnC2pmsg33));
}

TEST_F(GpuDevice, ReportsItsMemorySizeInMegabytes) {
  EXPECT_EQ(read_register(rocjitsu::MmioRegister::RccConfigMemsize), kVramBytes >> 20);
}

// Reporting no memory, or all-ones, makes the driver abandon discovery before
// it starts.
TEST_F(GpuDevice, NeverReportsAMemorySizeThatAbortsDiscovery) {
  const uint32_t size = read_register(rocjitsu::MmioRegister::RccConfigMemsize);

  EXPECT_NE(size, 0u);
  EXPECT_NE(size, 0xffffffffu);
}

// The driver polls this for up to two seconds waiting for firmware to finish
// starting. An emulated device has nothing to wait for.
TEST_F(GpuDevice, ReportsFirmwareInitialisationAlreadyFinished) {
  EXPECT_NE(read_register(rocjitsu::MmioRegister::Mp0SmnC2pmsg33) & rocjitsu::kFirmwareInitDoneBit,
            0u);
}

// Zero tells the driver the discovery table is not published through these
// registers, sending it to the top of video memory instead.
TEST_F(GpuDevice, PublishesNoDiscoveryTableThroughTheScratchRegisters) {
  EXPECT_EQ(read_register(rocjitsu::MmioRegister::DriverScratch0), 0u);
  EXPECT_EQ(read_register(rocjitsu::MmioRegister::DriverScratch1), 0u);
  EXPECT_EQ(read_register(rocjitsu::MmioRegister::DriverScratch2), 0u);
}

TEST_F(GpuDevice, RecordsARegisterItDoesNotModel) {
  constexpr uint64_t kUnmodelled = 0x28a04;
  std::array<std::byte, 4> raw{};

  ASSERT_EQ(device_.bar_access(rocjitsu::GpuPciDevice::kRegisterBar, raw, kUnmodelled,
                               /*write=*/false),
            4);

  EXPECT_EQ(std::bit_cast<uint32_t>(raw), 0u) << "an unmodelled register reads as absent hardware";
  EXPECT_NE(trace_.unmodeled_report().find("0x00028a04"), std::string::npos);
}

TEST_F(GpuDevice, RejectsARegisterAccessNoHardwareWouldAnswer) {
  std::array<std::byte, 2> narrow{};
  EXPECT_LT(device_.bar_access(rocjitsu::GpuPciDevice::kRegisterBar, narrow, 0, false), 0);

  std::array<std::byte, 4> unaligned{};
  EXPECT_LT(device_.bar_access(rocjitsu::GpuPciDevice::kRegisterBar, unaligned, 2, false), 0);
}

TEST_F(GpuDevice, KeepsDoorbellWritesForTheCommandProcessorToFind) {
  constexpr uint64_t kDoorbell = 0x1000;
  auto written = std::bit_cast<std::array<std::byte, 8>>(uint64_t{0x1234});

  ASSERT_EQ(device_.bar_access(rocjitsu::GpuPciDevice::kDoorbellBar, written, kDoorbell, true), 8);

  std::array<std::byte, 8> read{};
  ASSERT_EQ(device_.bar_access(rocjitsu::GpuPciDevice::kDoorbellBar, read, kDoorbell, false), 8);
  EXPECT_EQ(std::bit_cast<uint64_t>(read), 0x1234u);
}

// Which GPU is presented comes from the config, so a different part is a
// different config file rather than a different class.
TEST(GpuDeviceFromConfig, PresentsTheConfiguredIdentityAndApertures) {
  rocjitsu::config::KfdDeviceConfig device;
  device.vendor_id = 0x1002;
  device.device_id = 0x74a1;
  device.pci_revision_id = 0x02;
  device.local_mem_size = 192ULL * 1024 * 1024 * 1024;

  rocjitsu::config::PciDeviceConfig pci;
  pci.class_code = 0x030000;
  pci.subsystem_vendor_id = 0x1028;
  pci.subsystem_id = 0x0c34;
  pci.vram_aperture_bytes = 32ULL * 1024 * 1024;
  pci.doorbell_aperture_bytes = 4ULL * 1024 * 1024;
  pci.register_aperture_bytes = 1024ULL * 1024;

  rocjitsu::GpuPciDevice configured("configured", rocjitsu::gpu_pci_spec_from_config(device, pci),
                                    nullptr);
  ASSERT_TRUE(configured.usable());

  const simdojo::PciId id = configured.pci_id();
  EXPECT_EQ(id.device, 0x74a1);
  EXPECT_EQ(id.cls, 0x03) << "the configured class must reach the bus, not a built-in one";
  EXPECT_EQ(id.subsys_vendor, 0x1028);
  EXPECT_EQ(id.revision, 0x02);

  const std::vector<simdojo::BarSpec> bars = configured.bars();
  const auto aperture = [&bars](int index) {
    return std::ranges::find(bars, index, &simdojo::BarSpec::index)->size;
  };
  EXPECT_EQ(aperture(rocjitsu::GpuPciDevice::kVramBar), 32ULL * 1024 * 1024)
      << "a small window onto large memory is the normal case";
  EXPECT_EQ(aperture(rocjitsu::GpuPciDevice::kDoorbellBar), 4ULL * 1024 * 1024);
  EXPECT_EQ(aperture(rocjitsu::GpuPciDevice::kRegisterBar), 1024ULL * 1024);
}

// An unset subsystem follows the device rather than reading as an unrelated one.
TEST(GpuDeviceFromConfig, DefaultsTheSubsystemToTheDeviceItself) {
  rocjitsu::config::KfdDeviceConfig device;
  device.vendor_id = 0x1002;
  device.device_id = 0x1250;
  device.local_mem_size = kVramBytes;

  const rocjitsu::GpuPciDeviceSpec spec = rocjitsu::gpu_pci_spec_from_config(device, {});

  EXPECT_EQ(spec.id.subsys_vendor, 0x1002);
  EXPECT_EQ(spec.id.subsys, 0x1250);
}

// A register aperture too small to reach the pre-discovery registers would make
// the driver read them through a window this device does not model, so the
// device refuses rather than answering wrongly.
TEST(GpuDeviceFromConfig, RefusesARegisterApertureThatCannotReachThoseRegisters) {
  rocjitsu::config::KfdDeviceConfig device;
  device.local_mem_size = kVramBytes;
  rocjitsu::config::PciDeviceConfig pci;
  pci.register_aperture_bytes = 4096;

  const rocjitsu::GpuPciDevice tiny("tiny", rocjitsu::gpu_pci_spec_from_config(device, pci),
                                    nullptr);

  EXPECT_FALSE(tiny.usable());
}

// A part whose memory is larger than its window is the normal case, and the
// discovery table the driver looks for sits at the top of memory, outside it.
// Reaching that means the indirect window has to work, and has to use the same
// address encoding the driver does.
class GpuDeviceWindow : public ::testing::Test {
public:
  static constexpr uint64_t kMemoryBytes = 8ULL * 1024 * 1024 * 1024;

protected:
  explicit GpuDeviceWindow(uint64_t capacity = kMemoryBytes)
      : gpu_{"gpu", spec(capacity), nullptr} {}

  rocjitsu::GpuPciDevice gpu_;

  static rocjitsu::GpuPciDeviceSpec spec(uint64_t capacity) {
    rocjitsu::config::KfdDeviceConfig device;
    device.local_mem_size = capacity;
    rocjitsu::config::PciDeviceConfig pci;
    pci.vram_aperture_bytes = 1024 * 1024;
    return rocjitsu::gpu_pci_spec_from_config(device, pci);
  }

  void write_register(rocjitsu::MmioRegister reg, uint32_t value) {
    auto raw = std::bit_cast<std::array<std::byte, 4>>(value);
    ASSERT_EQ(gpu_.bar_access(rocjitsu::GpuPciDevice::kRegisterBar, raw,
                              rocjitsu::byte_offset_of(reg), /*write=*/true),
              4);
  }

  uint32_t read_register(rocjitsu::MmioRegister reg) {
    std::array<std::byte, 4> raw{};
    EXPECT_EQ(gpu_.bar_access(rocjitsu::GpuPciDevice::kRegisterBar, raw,
                              rocjitsu::byte_offset_of(reg), /*write=*/false),
              4);
    return std::bit_cast<uint32_t>(raw);
  }

  // The sequence amdgpu_device_mm_access uses: the low register carries address
  // bits 0 to 30 with the memory-select bit set on top, and the high register
  // starts at address bit 31.
  void select(uint64_t address) {
    write_register(rocjitsu::MmioRegister::MmIndex, static_cast<uint32_t>(address) | 0x80000000);
    write_register(rocjitsu::MmioRegister::MmIndexHi, static_cast<uint32_t>(address >> 31));
  }
};

// The scratch registers all read zero, which tells the driver the table is at
// the top of memory rather than somewhere the device names. Nothing else checks
// that anything is actually there: a device that answers every register
// correctly and leaves that address empty looks healthy right up until the
// driver reads a zero signature and refuses it.
TEST_F(GpuDeviceWindow, PublishesADiscoveryTableWhereTheRegistersPromiseOne) {
  ASSERT_TRUE(gpu_.usable());
  ASSERT_EQ(read_register(rocjitsu::MmioRegister::DriverScratch2), 0u)
      << "the device names its own discovery address, so it is not at the top of memory";

  select(kMemoryBytes - rocjitsu::GpuPciDevice::kDiscoveryOffsetFromTopOfVram);

  EXPECT_EQ(read_register(rocjitsu::MmioRegister::MmData), 0x28211407u);
}

// The driver never learns the byte count. It reads a count of megabytes out of
// RCC_CONFIG_MEMSIZE and computes the address itself, so a capacity that is not
// a whole number of megabytes has two candidate addresses and only the rounded
// one is ever read. Publishing at the true top instead misses by the remainder,
// and the driver then reports a bad signature rather than a bad address. Some
// of the shipped configs have exactly such a capacity.
class GpuDeviceUnroundedMemory : public GpuDeviceWindow {
protected:
  /// @brief A capacity whose last megabyte is incomplete, by half of one.
  static constexpr uint64_t kUnroundedBytes = kMemoryBytes + 512 * 1024;

  GpuDeviceUnroundedMemory() : GpuDeviceWindow(kUnroundedBytes) {}
};

TEST_F(GpuDeviceUnroundedMemory, PublishesWhereTheReportedCapacityPointsNotAtTheRealTop) {
  ASSERT_TRUE(gpu_.usable());

  const uint64_t reported_top =
      static_cast<uint64_t>(read_register(rocjitsu::MmioRegister::RccConfigMemsize)) << 20;
  ASSERT_LT(reported_top, kUnroundedBytes) << "this capacity does not round down, so it proves "
                                              "nothing about which address is used";

  select(reported_top - rocjitsu::GpuPciDevice::kDiscoveryOffsetFromTopOfVram);
  EXPECT_EQ(read_register(rocjitsu::MmioRegister::MmData), 0x28211407u)
      << "nothing is where the driver computes the address from the capacity it was given";

  select(kUnroundedBytes - rocjitsu::GpuPciDevice::kDiscoveryOffsetFromTopOfVram);
  EXPECT_NE(read_register(rocjitsu::MmioRegister::MmData), 0x28211407u)
      << "the table is at the true top of memory, which the driver never reads";
}

class GpuDeviceIndirectWindow : public GpuDeviceWindow,
                                public ::testing::WithParamInterface<uint64_t> {};

TEST_P(GpuDeviceIndirectWindow, ReachesMemoryTheApertureCannot) {
  const uint64_t address = GetParam();
  ASSERT_TRUE(gpu_.usable());
  constexpr uint32_t kMarker = 0x5a5a1234;

  select(address);
  write_register(rocjitsu::MmioRegister::MmData, kMarker);

  // Point the window somewhere else first, so a stale address cannot pass.
  select(0);
  EXPECT_EQ(read_register(rocjitsu::MmioRegister::MmData), 0u);

  select(address);
  EXPECT_EQ(read_register(rocjitsu::MmioRegister::MmData), kMarker);
}

// Below, at and above the bit where the address splits between the two index
// registers, plus high memory the aperture cannot reach. The last address stays
// clear of the discovery table at the very top, which this test would otherwise
// overwrite.
INSTANTIATE_TEST_SUITE_P(AcrossTheIndexRegisterBoundary, GpuDeviceIndirectWindow,
                         ::testing::Values(0x1000ULL, 0x7ffffffcULL, 0x80000000ULL, 0x80000004ULL,
                                           0x1'0000'0000ULL,
                                           GpuDeviceIndirectWindow::kMemoryBytes - 0x20000));

TEST(GpuDeviceFromConfig, RefusesAnApertureThatIsNotALegalBarSize) {
  rocjitsu::config::KfdDeviceConfig device;
  device.local_mem_size = kVramBytes;
  rocjitsu::config::PciDeviceConfig pci;
  pci.doorbell_aperture_bytes = 3 * 1024 * 1024;

  const rocjitsu::GpuPciDevice odd("odd", rocjitsu::gpu_pci_spec_from_config(device, pci), nullptr);

  EXPECT_FALSE(odd.usable()) << "a BAR must be a power of two";
}

// The smallest accepted register aperture has to reach every register the
// device claims to answer, the furthest of which is the discovery version.
TEST(GpuDeviceFromConfig, AcceptsTheMinimumApertureAndReachesEveryPreDiscoveryRegister) {
  EXPECT_GT(rocjitsu::GpuPciDevice::kMinRegisterApertureBytes,
            rocjitsu::byte_offset_of(rocjitsu::MmioRegister::IpDiscoveryVersion));
  EXPECT_EQ(rocjitsu::GpuPciDevice::kMinRegisterApertureBytes &
                (rocjitsu::GpuPciDevice::kMinRegisterApertureBytes - 1),
            0u)
      << "the advertised minimum must itself be a legal BAR size";
}

// Most parts report a capacity that is not a power of two and say nothing about
// the bus, so an omitted section has to yield a BAR that is legal anyway.
TEST(GpuDeviceFromConfig, DerivesALegalApertureForAConfigWithNoBusSection) {
  rocjitsu::config::KfdDeviceConfig device;
  device.local_mem_size = 192ULL * 1024 * 1024 * 1024;

  const rocjitsu::GpuPciDeviceSpec spec = rocjitsu::gpu_pci_spec_from_config(device, {});
  const rocjitsu::GpuPciDevice gpu("gpu", spec, nullptr);

  EXPECT_EQ(spec.vram_aperture_bytes, 256ULL * 1024 * 1024);
  EXPECT_TRUE(gpu.usable()) << "a capacity that is not a power of two must still be presentable";
}

// A config with no usable device description must not produce a device that
// claims to be presentable; the transport would reject it moments later.
TEST(GpuDeviceFromConfig, RefusesAConfigThatDescribesNoMemory) {
  const rocjitsu::GpuPciDeviceSpec spec = rocjitsu::gpu_pci_spec_from_config({}, {});

  EXPECT_EQ(spec.vram_aperture_bytes, 0u) << "no memory has no legal aperture";

  const rocjitsu::GpuPciDevice gpu("gpu", spec, nullptr);
  EXPECT_FALSE(gpu.usable());
}

// PCI sets a floor on a memory BAR, and a device that accepts less would be
// refused by the transport instead, after it had already reported itself fine.
class GpuDeviceApertureBoundary : public ::testing::TestWithParam<uint64_t> {};

TEST_P(GpuDeviceApertureBoundary, AgreesWithThePciMinimumForAMemoryBar) {
  const uint64_t aperture = GetParam();
  rocjitsu::config::KfdDeviceConfig device;
  device.local_mem_size = 64 * 1024 * 1024;
  rocjitsu::config::PciDeviceConfig pci;
  pci.vram_aperture_bytes = aperture;

  const rocjitsu::GpuPciDevice gpu("gpu", rocjitsu::gpu_pci_spec_from_config(device, pci), nullptr);

  EXPECT_EQ(gpu.usable(), aperture >= rocjitsu::GpuPciDevice::kMinMemoryBarBytes);
}

INSTANTIATE_TEST_SUITE_P(AroundThePciFloor, GpuDeviceApertureBoundary,
                         ::testing::Values(1ULL, 8ULL, 16ULL, 32ULL));

// The driver reads memory size as megabytes in a 32-bit register and rejects
// zero and all-ones, so not every byte capacity can be presented at all.
struct CapacityCase {
  uint64_t bytes;
  bool presentable;
  const char *why;
};

class GpuDeviceCapacityBoundary : public ::testing::TestWithParam<CapacityCase> {};

TEST_P(GpuDeviceCapacityBoundary, OnlyAcceptsACapacityTheDriverCanRead) {
  const CapacityCase &capacity = GetParam();
  rocjitsu::config::KfdDeviceConfig device;
  device.local_mem_size = capacity.bytes;

  const rocjitsu::GpuPciDevice gpu("gpu", rocjitsu::gpu_pci_spec_from_config(device, {}), nullptr);

  EXPECT_EQ(gpu.usable(), capacity.presentable) << capacity.why;
}

INSTANTIATE_TEST_SUITE_P(
    AroundTheMegabyteEncoding, GpuDeviceCapacityBoundary,
    ::testing::Values(
        CapacityCase{16, false, "sixteen bytes rounds to zero megabytes"},
        CapacityCase{(1ULL << 20) - 1, false, "just under a megabyte still rounds to zero"},
        CapacityCase{1ULL << 20, true, "exactly one megabyte is the smallest sayable size"},
        CapacityCase{static_cast<uint64_t>(0xffffffffULL) << 20, false,
                     "all-ones megabytes is how the driver spells no memory"},
        CapacityCase{static_cast<uint64_t>(0x100000000ULL) << 20, false,
                     "beyond the register, which would narrow to zero"}));

// A part smaller than the default window gets the largest legal window that
// fits inside it, rather than one larger than its own memory.
TEST(GpuDeviceFromConfig, CapsTheDerivedApertureAtTheMemoryItHas) {
  rocjitsu::config::KfdDeviceConfig device;
  device.local_mem_size = 100ULL * 1024 * 1024;

  const rocjitsu::GpuPciDeviceSpec spec = rocjitsu::gpu_pci_spec_from_config(device, {});

  EXPECT_EQ(spec.vram_aperture_bytes, 64ULL * 1024 * 1024);
  EXPECT_LE(spec.vram_aperture_bytes, device.local_mem_size);
}

// Reset returns everything a client could have changed to power-on state.
TEST_F(GpuDevice, RestoresPowerOnRegisterStateOnReset) {
  auto changed = std::bit_cast<std::array<std::byte, 4>>(uint32_t{0});
  ASSERT_EQ(device_.bar_access(rocjitsu::GpuPciDevice::kRegisterBar, changed,
                               rocjitsu::byte_offset_of(rocjitsu::MmioRegister::DriverScratch0),
                               /*write=*/true),
            4);
  auto marker = std::bit_cast<std::array<std::byte, 4>>(uint32_t{0xdeadbeef});
  ASSERT_EQ(device_.bar_access(rocjitsu::GpuPciDevice::kRegisterBar, marker,
                               rocjitsu::byte_offset_of(rocjitsu::MmioRegister::DriverScratch1),
                               /*write=*/true),
            4);

  device_.reset(simdojo::ResetKind::LostConnection);

  EXPECT_EQ(read_register(rocjitsu::MmioRegister::DriverScratch1), 0u);
  EXPECT_NE(read_register(rocjitsu::MmioRegister::Mp0SmnC2pmsg33) & rocjitsu::kFirmwareInitDoneBit,
            0u);
}

} // namespace
