BARROW, H.G.Proving the correctness of digital hardware designs. VLSI Design V, 7 (July 1984), 64-77.
Harry G. Barrow, VERIFY:  a program for proving correctness of digital hardware designs, Artificial Intelligence, v.24 n.1-3, p.437-491, Dec. 1984[doi>10.1016/0004-3702(84)90044-4]
M C Browne , E. M. Clarke , D L Dill , B Mishra, Automatic Verification of Sequential Circuits Using Temporal Logic, IEEE Transactions on Computers, v.35 n.12, p.1035-1044, December 1986[doi>10.1109/TC.1986.1676711]
BRYANT. R. E. A switch-level model and simulator for MOS digital systems. IEEE Trans. Comput. C-33, 2 (Feb. 1984), 160-177.
BRYANT, R, E. Symbolic verification of MOS circmts. In H. Fuchs, ed., Proceedings of the 1985 Chapel Hill Conference on VLSI, Computer Science Press, Rockville, Md., 1985, pp. 419-438.
Randal E. Bryant, Verifying a static RAM design by logic simulation, Proceedings of the fifth MIT conference on Advanced research in VLSI, p.335-349, January 1988, Cambridge, Massachusetts, USA
BRZOZOWSKI, J. A., AND YOELI, M.On a ternary model of gate networks. IEEE Trans. Comput. C-28, 3 (Mar. 1979), t78-183.
DILL, D, L. AND CLARKE, E. M, Automatic verification of asynchronous circuits using temporal logic. IEEE Proceedings 133, Pt. E, 5 (Sept. 1986), 276-282.
FLOYD. R. W. Asslgning meanings to programs. In J. T Schwartz, ed., Proceedings of the Symposium in Applied Mathematics, 19- Mathematical Aspects of Computer Science. AMS, 1967, pp. 19-32.
GERMAN, S. M. AND WANG, Y. Formal verification of parameterized hardware designs. In Proceedings of the International Conference on Computer Design. IEEE, New York, 1985, pp. 549- 552.
Lance A. Glasser , Daniel W. Dobberpuhl, The design and analysis of VLSI circuits, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
Juris Hartmanis, Algebraic structure theory of sequential machines (Prentice-Hall international series in applied mathematics), Prentice-Hall, Inc., Upper Saddle River, NJ, 1966
C. A. R. Hoare, An axiomatic basis for computer programming, Communications of the ACM, v.12 n.10, p.576-580, Oct. 1969[doi>10.1145/363235.363259]
JEPHSON. J. S. McQu~,RRrE, R. P., AND V()GELSBERG, R. E. A three-level design verification system. IBM Syst. J. 8, 3 (1969), 178-188.
KLEENE, S C. Representation of events in nerve nets and finite automata. In C. E. Shannon and J. McCarthy, Eds., Automata Studies, Princeton University Press, Princeton, NJ, t956, pp. 3-41.
KOHAVI, Z.Swttchmg and Finite Automata Theory. McGraw-Hill, New York, 1970.
LENGAUER, T., AND NAHER, S. An analysis of ternary slmulanon as a tool for race detection. Integration, the VLSI Journal 4, 4 (Dec. 1986), 309-330.
MILNE, G. J. CIRCAL: A calculus for circuit description, integration 1, 2&3 (Oct. 1983) 121-160.
George J. Milne, A model for hardware description and verification, Proceedings of the 21st Design Automation Conference, p.251-257, June 25-27, 1984, Albuquerque, New Mexico, USA
MOORE, E. F. Gedanken-experiments on sequential machines. In C. E. Shannon and J. McCarthy eds., Princeton University Press, Princeton, N.J., 1956, pp. 129-153.
PERLES M., RABIN. M. O., AND SHAMIR, E. The theory of definite automata. IEEE Trans. Electronic Comput. EC-12, 6 (June, 1963), 233-243.
J. Paul Roth, Computer Logic, Testing and Verification, W. H. Freeman & Co., New York, NY, 1980
SHOSTAK, R. E. Verification of VLSI designs. In R. Bryant, ed., Proceedings of the 3rd Caltech Conference on VLSI. Computer Science Press, Rockville, Md., 1983, pp. 185-206.
Todd Jeffry Wagner, Hardware verification., Stanford University, Stanford, CA, 1977
WEISE, D. Automatic formal verification of synchronous MOS VLSI designs Ph.D. dissertation., Dept. Elec. Eng. and Comp. Scl., Massachusetts Institute of Technology, Cambridge, Mass., 1986.
D. Weise, Functional verification of MOS circuits, Proceedings of the 24th ACM/IEEE Design Automation Conference, p.265-270, June 28-July 01, 1987, Miami Beach, Florida, USA[doi>10.1145/37888.37928]
Michael Yoeli , Shlomo Rinon, Application of Ternary Algebra to the Study of Static Hazards, Journal of the ACM (JACM), v.11 n.1, p.84-97, Jan. 1964[doi>10.1145/321203.321214]
