--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Oct 05 14:13:55 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets CK_c]
            376 items scored, 194 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.542ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             Clock_Divider.count_i0  (from CK_c +)
   Destination:    FD1S3AX    D              SCK_15  (to CK_c +)

   Delay:                   9.396ns  (41.7% logic, 58.3% route), 10 logic levels.

 Constraint Details:

      9.396ns data_path Clock_Divider.count_i0 to SCK_15 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.542ns

 Path Details: Clock_Divider.count_i0 to SCK_15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              Clock_Divider.count_i0 (from CK_c)
Route         2   e 1.002                                  Clock_Divider.count[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           add_7_1
Route         1   e 0.020                                  n133
FCI_TO_FCO  ---     0.143            CIN to COUT           add_7_3
Route         1   e 0.020                                  n134
FCI_TO_FCO  ---     0.143            CIN to COUT           add_7_5
Route         1   e 0.020                                  n135
FCI_TO_FCO  ---     0.143            CIN to COUT           add_7_7
Route         1   e 0.020                                  n136
FCI_TO_F    ---     0.544            CIN to S[2]           add_7_9
Route         2   e 1.242                                  Clock_Divider.count_12__N_14[7]
LUT4        ---     0.448              B to Z              i6_3_lut
Route         1   e 0.788                                  n17_adj_2
LUT4        ---     0.448              A to Z              i9_4_lut
Route         1   e 0.788                                  n20_adj_1
LUT4        ---     0.448              B to Z              i10_4_lut
Route         1   e 0.788                                  n140
LUT4        ---     0.448              C to Z              i1_4_lut_4_lut
Route         1   e 0.788                                  L_N_28
                  --------
                    9.396  (41.7% logic, 58.3% route), 10 logic levels.


Error:  The following path violates requirements by 4.542ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             Clock_Divider.count_i0  (from CK_c +)
   Destination:    FD1S3AX    D              SCK_15  (to CK_c +)

   Delay:                   9.396ns  (41.7% logic, 58.3% route), 10 logic levels.

 Constraint Details:

      9.396ns data_path Clock_Divider.count_i0 to SCK_15 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.542ns

 Path Details: Clock_Divider.count_i0 to SCK_15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              Clock_Divider.count_i0 (from CK_c)
Route         2   e 1.002                                  Clock_Divider.count[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           add_7_1
Route         1   e 0.020                                  n133
FCI_TO_FCO  ---     0.143            CIN to COUT           add_7_3
Route         1   e 0.020                                  n134
FCI_TO_FCO  ---     0.143            CIN to COUT           add_7_5
Route         1   e 0.020                                  n135
FCI_TO_FCO  ---     0.143            CIN to COUT           add_7_7
Route         1   e 0.020                                  n136
FCI_TO_F    ---     0.544            CIN to S[2]           add_7_9
Route         2   e 1.242                                  Clock_Divider.count_12__N_14[8]
LUT4        ---     0.448              A to Z              i6_3_lut
Route         1   e 0.788                                  n17_adj_2
LUT4        ---     0.448              A to Z              i9_4_lut
Route         1   e 0.788                                  n20_adj_1
LUT4        ---     0.448              B to Z              i10_4_lut
Route         1   e 0.788                                  n140
LUT4        ---     0.448              C to Z              i1_4_lut_4_lut
Route         1   e 0.788                                  L_N_28
                  --------
                    9.396  (41.7% logic, 58.3% route), 10 logic levels.


Error:  The following path violates requirements by 4.379ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             Clock_Divider.count_i0  (from CK_c +)
   Destination:    FD1S3AX    D              SCK_15  (to CK_c +)

   Delay:                   9.233ns  (40.9% logic, 59.1% route), 9 logic levels.

 Constraint Details:

      9.233ns data_path Clock_Divider.count_i0 to SCK_15 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.379ns

 Path Details: Clock_Divider.count_i0 to SCK_15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              Clock_Divider.count_i0 (from CK_c)
Route         2   e 1.002                                  Clock_Divider.count[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           add_7_1
Route         1   e 0.020                                  n133
FCI_TO_FCO  ---     0.143            CIN to COUT           add_7_3
Route         1   e 0.020                                  n134
FCI_TO_FCO  ---     0.143            CIN to COUT           add_7_5
Route         1   e 0.020                                  n135
FCI_TO_F    ---     0.544            CIN to S[2]           add_7_7
Route         2   e 1.242                                  Clock_Divider.count_12__N_14[5]
LUT4        ---     0.448              A to Z              i2_2_lut
Route         1   e 0.788                                  n13
LUT4        ---     0.448              B to Z              i9_4_lut
Route         1   e 0.788                                  n20_adj_1
LUT4        ---     0.448              B to Z              i10_4_lut
Route         1   e 0.788                                  n140
LUT4        ---     0.448              C to Z              i1_4_lut_4_lut
Route         1   e 0.788                                  L_N_28
                  --------
                    9.233  (40.9% logic, 59.1% route), 9 logic levels.

Warning: 9.542 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets CK_c]                    |     5.000 ns|     9.542 ns|    10 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
L_N_28                                  |       1|     105|     54.12%
                                        |        |        |
n177                                    |      14|      99|     51.03%
                                        |        |        |
n140                                    |       1|      93|     47.94%
                                        |        |        |
n24                                     |       1|      90|     46.39%
                                        |        |        |
n21                                     |       1|      56|     28.87%
                                        |        |        |
n20_adj_1                               |       1|      53|     27.32%
                                        |        |        |
n136                                    |       1|      42|     21.65%
                                        |        |        |
n135                                    |       1|      40|     20.62%
                                        |        |        |
n137                                    |       1|      36|     18.56%
                                        |        |        |
n134                                    |       1|      30|     15.46%
                                        |        |        |
n17                                     |       1|      28|     14.43%
                                        |        |        |
Clock_Divider.count[0]                  |       2|      27|     13.92%
                                        |        |        |
Clock_Divider.count[1]                  |       2|      25|     12.89%
                                        |        |        |
Clock_Divider.count[4]                  |       2|      24|     12.37%
                                        |        |        |
n16                                     |       1|      24|     12.37%
                                        |        |        |
n17_adj_2                               |       1|      23|     11.86%
                                        |        |        |
Clock_Divider.count[5]                  |       2|      22|     11.34%
                                        |        |        |
n138                                    |       1|      22|     11.34%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 194  Score: 406729

Constraints cover  376 paths, 46 nets, and 98 connections (97.0% coverage)


Peak memory: 79233024 bytes, TRCE: 1204224 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
