<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>fn1</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.442</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>Timing Violation</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>ldrgen/rand_c/rand1.c:5</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>96</DSP>
            <FF>217531</FF>
            <LUT>171130</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fn1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>fn1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>fn1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>fn1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>fn1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>fn1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>fn1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>p</name>
            <Object>p</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_4</name>
            <Object>p_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_7</name>
            <Object>p_7</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_9</name>
            <Object>p_9</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_13</name>
            <Object>p_13</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>float</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_15</name>
            <Object>p_15</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_21</name>
            <Object>p_21</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_23</name>
            <Object>p_23</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>fn1</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492</InstName>
                    <ModuleName>fn1_Pipeline_VITIS_LOOP_264_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>492</ID>
                    <BindInstances>add_ln264_fu_286_p2 add_ln264_1_fu_292_p2 add_ln264_2_fu_309_p2 mul_64s_8s_64_5_1_U1 mul_64s_18s_64_5_1_U2 mul_8s_16ns_16_2_1_U4 sub_ln276_fu_334_p2 add_ln276_fu_356_p2 add_ln276_1_fu_382_p2 add_ln276_2_fu_390_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512</InstName>
                    <ModuleName>fn1_Pipeline_VITIS_LOOP_287_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>512</ID>
                    <BindInstances>add_ln298_fu_145_p2 add_ln298_1_fu_157_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523</InstName>
                    <ModuleName>fn1_Pipeline_VITIS_LOOP_302_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>523</ID>
                    <BindInstances>mul_32s_9s_32_5_1_U47 add_ln302_fu_325_p2 add_ln320_fu_370_p2 add_ln321_1_fu_407_p2 add_ln321_fu_411_p2 add_ln486_fu_436_p2 sub_ln71_fu_450_p2 mul_16ns_16ns_32_2_1_U54</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547</InstName>
                    <ModuleName>fn1_Pipeline_VITIS_LOOP_334_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>547</ID>
                    <BindInstances>add_ln486_fu_234_p2 sub_ln71_fu_248_p2 sub_ln334_fu_297_p2 add_ln354_fu_348_p2 add_ln358_fu_361_p2 add_ln348_fu_408_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fn1_Pipeline_VITIS_LOOP_387_7_fu_562</InstName>
                    <ModuleName>fn1_Pipeline_VITIS_LOOP_387_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>562</ID>
                    <BindInstances>mul_64s_32ns_64_5_1_U118 sub_ln387_fu_295_p2 sub_ln388_fu_303_p2 sub_ln389_fu_369_p2 add_ln390_fu_312_p2 add_ln317_fu_409_p2 sub_ln18_fu_423_p2 result_1_fu_496_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580</InstName>
                    <ModuleName>fn1_Pipeline_VITIS_LOOP_445_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>580</ID>
                    <BindInstances>add_ln446_fu_196_p2 sub_ln445_fu_223_p2 sub_ln464_fu_283_p2 add_ln317_fu_314_p2 sub_ln71_fu_328_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln317_fu_832_p2 fmul_32ns_32ns_32_8_max_dsp_1_U246 result_4_fu_1028_p2 result_9_fu_1054_p2 mul_32s_16ns_32_5_1_U187 sub_ln131_fu_1016_p2 add_ln259_fu_1087_p2 sub_ln259_fu_1093_p2 mul_64s_18s_64_5_1_U192 faddfsub_32ns_32ns_32_10_full_dsp_1_U170 faddfsub_32ns_32ns_32_10_full_dsp_1_U170 dadddsub_64ns_64ns_64_16_full_dsp_1_U176 add_ln486_fu_1298_p2 sub_ln18_1_fu_1312_p2 result_13_fu_1504_p2 mul_16s_17ns_32_2_1_U202 sub_ln262_fu_1585_p2 sub584_fu_1597_p2 dadddsub_64ns_64ns_64_16_full_dsp_1_U176 dmul_64ns_64ns_64_14_full_dsp_1_U177 add_ln486_1_fu_1240_p2 sub_ln18_2_fu_1254_p2 result_16_fu_1510_p2 mul_16ns_18ns_33_2_1_U212 sub634_fu_1529_p2 sub635_fu_1534_p2 add_ln279_fu_1663_p2 add653_fu_1494_p2 add654_fu_1542_p2 add6561_fu_1547_p2 add658_fu_1675_p2 mul_32ns_34ns_65_5_1_U186 add713_fu_1686_p2 add711_fu_1696_p2 sub725_fu_1796_p2 mul_32ns_17ns_48_5_1_U184 add734_tr_fu_1184_p2 add736_fu_1714_p2 tmp4_fu_1786_p2 add743_fu_1807_p2 mul_64s_16ns_64_5_1_U191 add749_fu_1126_p2 add753_fu_1421_p2 add756_fu_1104_p2 sub758_fu_1398_p2 add761_fu_1198_p2 mul_39s_31s_39_5_1_U189 mul_64s_16ns_64_5_1_x_U193 tmp5_fu_1412_p2 add767_fu_1440_p2 add798_fu_1815_p2 add800_fu_1821_p2 result_11_fu_1791_p2 mul_8s_29ns_32_4_1_U182 add_ln330_fu_1743_p2 mul_32s_14ns_32_5_1_U188 add_ln330_1_fu_1748_p2 add_ln331_fu_1861_p2 sub_ln331_fu_1866_p2 add_ln332_fu_1766_p2 dmul_64ns_64ns_64_14_full_dsp_1_U177 add_ln486_2_fu_1874_p2 sub_ln71_fu_1888_p2 add_ln331_1_fu_1987_p2 add_ln333_fu_1948_p2 mul_64ns_8ns_71_5_1_U190 add913_fu_2085_p2 add918_fu_2105_p2 add921_fu_2090_p2 add1053_fu_2136_p2 add1081_fu_2142_p2 sub_ln399_fu_2038_p2 faddfsub_32ns_32ns_32_10_full_dsp_1_U170 add_ln317_2_fu_2176_p2 sub_ln71_2_fu_2190_p2 add_ln400_fu_2381_p2 mul_8s_31s_39_5_1_U183 dadddsub_64ns_64ns_64_16_full_dsp_1_U176 dadddsub_64ns_64ns_64_16_full_dsp_1_U176 ddiv_64ns_64ns_64_59_no_dsp_1_U178 add_ln486_3_fu_2416_p2 sub_ln18_4_fu_2430_p2 result_25_fu_2505_p2 add_ln401_fu_2095_p2 dmul_64ns_64ns_64_14_full_dsp_1_U177 add_ln486_4_fu_2285_p2 sub_ln71_3_fu_2299_p2 add_ln400_1_fu_2537_p2 add_ln416_fu_2671_p2 faddfsub_32ns_32ns_32_10_full_dsp_1_U170 fdiv_32ns_32ns_32_30_no_dsp_1_U171 faddfsub_32ns_32ns_32_10_full_dsp_1_U170 add_ln317_5_fu_2698_p2 sub_ln71_4_fu_2712_p2 mul_64s_16ns_64_5_1_x_U193 mul_32s_14ns_32_5_1_U188 add_ln422_fu_2817_p2 faddfsub_32ns_32ns_32_10_full_dsp_1_U170 fdiv_32ns_32ns_32_30_no_dsp_1_U171 faddfsub_32ns_32ns_32_10_full_dsp_1_U170 faddfsub_32ns_32ns_32_10_full_dsp_1_U170 add_ln317_1_fu_3050_p2 sub_ln18_3_fu_3064_p2 result_20_fu_3146_p2 add_ln427_fu_2047_p2 mul_16ns_16ns_32_2_1_U234 mul_32ns_34ns_56_5_1_U185 add_ln317_3_fu_3171_p2 sub_ln71_1_fu_3185_p2 faddfsub_32ns_32ns_32_10_full_dsp_1_U170 add_ln317_4_fu_2871_p2 sub_ln18_5_fu_2885_p2 result_22_fu_2968_p2 mul1325_fu_3291_p2 faddfsub_32ns_32ns_32_10_full_dsp_1_U170 add1388_fu_3257_p2 mul_64s_66ns_129_5_1_U194 sub_129ns_129ns_129_2_1_U240 sub_ln475_1_fu_3336_p2 add_ln475_fu_3351_p2 dadddsub_64ns_64ns_64_16_full_dsp_1_U176 add_ln486_5_fu_3377_p2 sub_ln71_5_fu_3391_p2 add_ln477_2_fu_3471_p2 add_ln477_fu_3482_p2 add_ln477_1_fu_3500_p2 result_30_fu_3517_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fn1_Pipeline_VITIS_LOOP_264_2</Name>
            <Loops>
                <VITIS_LOOP_264_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.459</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_264_2>
                        <Name>VITIS_LOOP_264_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>181</PipelineII>
                        <PipelineDepth>182</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_264_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>ldrgen/rand_c/rand1.c:59</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_264_2>
                            <Name>VITIS_LOOP_264_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>ldrgen/rand_c/rand1.c:48</SourceLocation>
                        </VITIS_LOOP_264_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>30341</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>28</UTIL_FF>
                    <LUT>23923</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>44</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_fu_286_p2" SOURCE="ldrgen/rand_c/rand1.c:264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_1_fu_292_p2" SOURCE="ldrgen/rand_c/rand1.c:264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln264_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_2_fu_309_p2" SOURCE="ldrgen/rand_c/rand1.c:264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln264_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="VITIS_LOOP_264_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_8s_64_5_1_U1" SOURCE="ldrgen/rand_c/rand1.c:264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="VITIS_LOOP_264_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_18s_64_5_1_U2" SOURCE="ldrgen/rand_c/rand1.c:264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln264_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_264_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_16ns_16_2_1_U4" SOURCE="ldrgen/rand_c/rand1.c:270" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln276_fu_334_p2" SOURCE="ldrgen/rand_c/rand1.c:276" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_fu_356_p2" SOURCE="ldrgen/rand_c/rand1.c:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_1_fu_382_p2" SOURCE="ldrgen/rand_c/rand1.c:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln276_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_2_fu_390_p2" SOURCE="ldrgen/rand_c/rand1.c:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln276_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fn1_Pipeline_VITIS_LOOP_287_3</Name>
            <Loops>
                <VITIS_LOOP_287_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.272</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_287_3>
                        <Name>VITIS_LOOP_287_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>76</PipelineII>
                        <PipelineDepth>76</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_287_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>ldrgen/rand_c/rand1.c:11</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_287_3>
                            <Name>VITIS_LOOP_287_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>ldrgen/rand_c/rand1.c:11</SourceLocation>
                        </VITIS_LOOP_287_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9649</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>7663</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_287_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_fu_145_p2" SOURCE="ldrgen/rand_c/rand1.c:298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_287_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_1_fu_157_p2" SOURCE="ldrgen/rand_c/rand1.c:298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln298_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fn1_Pipeline_VITIS_LOOP_302_4</Name>
            <Loops>
                <VITIS_LOOP_302_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>6.442</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_302_4>
                        <Name>VITIS_LOOP_302_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>75</PipelineII>
                        <PipelineDepth>176</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_302_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>ldrgen/rand_c/rand1.c:59</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_302_4>
                            <Name>VITIS_LOOP_302_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>ldrgen/rand_c/rand1.c:306</SourceLocation>
                        </VITIS_LOOP_302_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>29064</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>27</UTIL_FF>
                    <LUT>22110</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>41</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="4" LOOP="VITIS_LOOP_302_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_9s_32_5_1_U47" SOURCE="ldrgen/rand_c/rand1.c:306" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_fu_325_p2" SOURCE="ldrgen/rand_c/rand1.c:302" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_fu_370_p2" SOURCE="ldrgen/rand_c/rand1.c:320" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln321_1_fu_407_p2" SOURCE="ldrgen/rand_c/rand1.c:321" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln321_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln321_fu_411_p2" SOURCE="ldrgen/rand_c/rand1.c:321" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln486_fu_436_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_302_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln71_fu_450_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_302_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U54" SOURCE="ldrgen/rand_c/rand1.c:318" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln318"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fn1_Pipeline_VITIS_LOOP_334_5</Name>
            <Loops>
                <VITIS_LOOP_334_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>6.442</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_334_5>
                        <Name>VITIS_LOOP_334_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>166</PipelineII>
                        <PipelineDepth>167</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_334_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>ldrgen/rand_c/rand1.c:62</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_334_5>
                            <Name>VITIS_LOOP_334_5</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>ldrgen/rand_c/rand1.c:334</SourceLocation>
                        </VITIS_LOOP_334_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37101</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>34</UTIL_FF>
                    <LUT>28897</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>54</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_334_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln486_fu_234_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_334_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln71_fu_248_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_334_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln334_fu_297_p2" SOURCE="ldrgen/rand_c/rand1.c:334" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_334_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_fu_348_p2" SOURCE="ldrgen/rand_c/rand1.c:354" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_334_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln358_fu_361_p2" SOURCE="ldrgen/rand_c/rand1.c:358" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_334_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_fu_408_p2" SOURCE="ldrgen/rand_c/rand1.c:348" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln348"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fn1_Pipeline_VITIS_LOOP_387_7</Name>
            <Loops>
                <VITIS_LOOP_387_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>6.442</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_387_7>
                        <Name>VITIS_LOOP_387_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>80</PipelineII>
                        <PipelineDepth>192</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_387_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>ldrgen/rand_c/rand1.c:58</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_387_7>
                            <Name>VITIS_LOOP_387_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>ldrgen/rand_c/rand1.c:387</SourceLocation>
                        </VITIS_LOOP_387_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>22084</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>20</UTIL_FF>
                    <LUT>16817</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>31</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="7" ID="" IMPL="dsp" LATENCY="4" LOOP="VITIS_LOOP_387_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_32ns_64_5_1_U118" SOURCE="ldrgen/rand_c/rand1.c:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln387_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln387_fu_295_p2" SOURCE="ldrgen/rand_c/rand1.c:387" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln388_fu_303_p2" SOURCE="ldrgen/rand_c/rand1.c:388" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln389_fu_369_p2" SOURCE="ldrgen/rand_c/rand1.c:389" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln390_fu_312_p2" SOURCE="ldrgen/rand_c/rand1.c:390" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_409_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_fu_423_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_7" OPTYPE="sub" PRAGMA="" RTLNAME="result_1_fu_496_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fn1_Pipeline_VITIS_LOOP_445_8</Name>
            <Loops>
                <VITIS_LOOP_445_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>6.312</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_445_8>
                        <Name>VITIS_LOOP_445_8</Name>
                        <Slack>3.65</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>115</PipelineII>
                        <PipelineDepth>116</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_445_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>ldrgen/rand_c/rand1.c:33</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_445_8>
                            <Name>VITIS_LOOP_445_8</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>ldrgen/rand_c/rand1.c:447</SourceLocation>
                        </VITIS_LOOP_445_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9693</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>7932</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_445_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln446_fu_196_p2" SOURCE="ldrgen/rand_c/rand1.c:446" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_445_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln445_fu_223_p2" SOURCE="ldrgen/rand_c/rand1.c:445" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_445_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln464_fu_283_p2" SOURCE="ldrgen/rand_c/rand1.c:464" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_445_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_314_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_445_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln71_fu_328_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln71"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fn1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>6.442</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>ldrgen/rand_c/rand1.c:5</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>96</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>43</UTIL_DSP>
                    <FF>217531</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>204</UTIL_FF>
                    <LUT>171130</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>321</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_832_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U246" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_4_fu_1028_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_9_fu_1054_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16ns_32_5_1_U187" SOURCE="ldrgen/rand_c/rand1.c:131" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln131_fu_1016_p2" SOURCE="ldrgen/rand_c/rand1.c:131" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln259_fu_1087_p2" SOURCE="ldrgen/rand_c/rand1.c:259" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln259_fu_1093_p2" SOURCE="ldrgen/rand_c/rand1.c:259" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_18s_64_5_1_U192" SOURCE="ldrgen/rand_c/rand1.c:259" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:262" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:261" STORAGESUBTYPE="" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="15" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_16_full_dsp_1_U176" SOURCE="ldrgen/rand_c/rand1.c:261" STORAGESUBTYPE="" URAM="0" VARIABLE="dc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln486_fu_1298_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_1_fu_1312_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_13_fu_1504_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_17ns_32_2_1_U202" SOURCE="ldrgen/rand_c/rand1.c:263" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln262_fu_1585_p2" SOURCE="ldrgen/rand_c/rand1.c:262" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub584_fu_1597_p2" SOURCE="ldrgen/rand_c/rand1.c:110" STORAGESUBTYPE="" URAM="0" VARIABLE="sub584"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="15" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_16_full_dsp_1_U176" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sub1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="13" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_14_full_dsp_1_U177" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln486_1_fu_1240_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln486_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_2_fu_1254_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_16_fu_1510_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_2_1_U212" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub634_fu_1529_p2" SOURCE="ldrgen/rand_c/rand1.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="sub634"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub635_fu_1534_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub635"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln279_fu_1663_p2" SOURCE="ldrgen/rand_c/rand1.c:279" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add653_fu_1494_p2" SOURCE="ldrgen/rand_c/rand1.c:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add653"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="add654_fu_1542_p2" SOURCE="ldrgen/rand_c/rand1.c:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add654"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add6561_fu_1547_p2" SOURCE="ldrgen/rand_c/rand1.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add6561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="add658_fu_1675_p2" SOURCE="ldrgen/rand_c/rand1.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add658"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_5_1_U186" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add713_fu_1686_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add713"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add711_fu_1696_p2" SOURCE="ldrgen/rand_c/rand1.c:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add711"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub725_fu_1796_p2" SOURCE="ldrgen/rand_c/rand1.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="sub725"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_17ns_48_5_1_U184" SOURCE="ldrgen/rand_c/rand1.c:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul730"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add734_tr_fu_1184_p2" SOURCE="ldrgen/rand_c/rand1.c:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add734_tr"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="add736_fu_1714_p2" SOURCE="ldrgen/rand_c/rand1.c:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add736"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp4_fu_1786_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add743_fu_1807_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add743"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_16ns_64_5_1_U191" SOURCE="ldrgen/rand_c/rand1.c:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul748"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="add749_fu_1126_p2" SOURCE="ldrgen/rand_c/rand1.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add749"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add753_fu_1421_p2" SOURCE="ldrgen/rand_c/rand1.c:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add753"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add756_fu_1104_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add756"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub758_fu_1398_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub758"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add761_fu_1198_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add761"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_31s_39_5_1_U189" SOURCE="ldrgen/rand_c/rand1.c:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_16ns_64_5_1_x_U193" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul764"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp5_fu_1412_p2" SOURCE="ldrgen/rand_c/rand1.c:74" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add767_fu_1440_p2" SOURCE="ldrgen/rand_c/rand1.c:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add798_fu_1815_p2" SOURCE="ldrgen/rand_c/rand1.c:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add798"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add800_fu_1821_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add800"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_11_fu_1791_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="result_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_29ns_32_4_1_U182" SOURCE="ldrgen/rand_c/rand1.c:330" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln330_fu_1743_p2" SOURCE="ldrgen/rand_c/rand1.c:330" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_14ns_32_5_1_U188" SOURCE="ldrgen/rand_c/rand1.c:330" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln330_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln330_1_fu_1748_p2" SOURCE="ldrgen/rand_c/rand1.c:330" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln330_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_fu_1861_p2" SOURCE="ldrgen/rand_c/rand1.c:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln331_fu_1866_p2" SOURCE="ldrgen/rand_c/rand1.c:331" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln332_fu_1766_p2" SOURCE="ldrgen/rand_c/rand1.c:332" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="13" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_14_full_dsp_1_U177" SOURCE="ldrgen/rand_c/rand1.c:332" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln486_2_fu_1874_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln486_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln71_fu_1888_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln331_1_fu_1987_p2" SOURCE="ldrgen/rand_c/rand1.c:331" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln331_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln333_fu_1948_p2" SOURCE="ldrgen/rand_c/rand1.c:333" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_8ns_71_5_1_U190" SOURCE="ldrgen/rand_c/rand1.c:333" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="add913_fu_2085_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add913"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add918_fu_2105_p2" SOURCE="ldrgen/rand_c/rand1.c:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add918"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add921_fu_2090_p2" SOURCE="ldrgen/rand_c/rand1.c:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add921"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add1053_fu_2136_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add1053"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add1081_fu_2142_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add1081"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln399_fu_2038_p2" SOURCE="ldrgen/rand_c/rand1.c:399" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:399" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_2_fu_2176_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln71_2_fu_2190_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln71_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln400_fu_2381_p2" SOURCE="ldrgen/rand_c/rand1.c:400" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_31s_39_5_1_U183" SOURCE="ldrgen/rand_c/rand1.c:400" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="15" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_16_full_dsp_1_U176" SOURCE="ldrgen/rand_c/rand1.c:400" STORAGESUBTYPE="" URAM="0" VARIABLE="add6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="15" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_16_full_dsp_1_U176" SOURCE="ldrgen/rand_c/rand1.c:400" STORAGESUBTYPE="" URAM="0" VARIABLE="add7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="58" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_59_no_dsp_1_U178" SOURCE="ldrgen/rand_c/rand1.c:400" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln486_3_fu_2416_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln486_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_4_fu_2430_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_25_fu_2505_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_fu_2095_p2" SOURCE="ldrgen/rand_c/rand1.c:401" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="13" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_14_full_dsp_1_U177" SOURCE="ldrgen/rand_c/rand1.c:401" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln486_4_fu_2285_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln486_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln71_3_fu_2299_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln71_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln400_1_fu_2537_p2" SOURCE="ldrgen/rand_c/rand1.c:400" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln400_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln416_fu_2671_p2" SOURCE="ldrgen/rand_c/rand1.c:416" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:417" STORAGESUBTYPE="" URAM="0" VARIABLE="add8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="29" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_30_no_dsp_1_U171" SOURCE="ldrgen/rand_c/rand1.c:417" STORAGESUBTYPE="" URAM="0" VARIABLE="div3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:416" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_5_fu_2698_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln71_4_fu_2712_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln71_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_16ns_64_5_1_x_U193" SOURCE="ldrgen/rand_c/rand1.c:421" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_14ns_32_5_1_U188" SOURCE="ldrgen/rand_c/rand1.c:422" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln422_fu_2817_p2" SOURCE="ldrgen/rand_c/rand1.c:422" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:422" STORAGESUBTYPE="" URAM="0" VARIABLE="add3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="29" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_30_no_dsp_1_U171" SOURCE="ldrgen/rand_c/rand1.c:422" STORAGESUBTYPE="" URAM="0" VARIABLE="div1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:422" STORAGESUBTYPE="" URAM="0" VARIABLE="sub2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:421" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_1_fu_3050_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_3_fu_3064_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_20_fu_3146_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln427_fu_2047_p2" SOURCE="ldrgen/rand_c/rand1.c:427" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_2_1_U234" SOURCE="ldrgen/rand_c/rand1.c:426" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_56_5_1_U185" SOURCE="ldrgen/rand_c/rand1.c:427" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_3_fu_3171_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln71_1_fu_3185_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln71_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:112" STORAGESUBTYPE="" URAM="0" VARIABLE="sub3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_4_fu_2871_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_5_fu_2885_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_22_fu_2968_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mul1325_fu_3291_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:101" STORAGESUBTYPE="" URAM="0" VARIABLE="sub5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add1388_fu_3257_p2" SOURCE="ldrgen/rand_c/rand1.c:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add1388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_66ns_129_5_1_U194" SOURCE="ldrgen/rand_c/rand1.c:475" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_129ns_129ns_129_2_1_U240" SOURCE="ldrgen/rand_c/rand1.c:475" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln475_1_fu_3336_p2" SOURCE="ldrgen/rand_c/rand1.c:475" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln475_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln475_fu_3351_p2" SOURCE="ldrgen/rand_c/rand1.c:475" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="15" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_16_full_dsp_1_U176" SOURCE="ldrgen/rand_c/rand1.c:477" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln486_5_fu_3377_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln486_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln71_5_fu_3391_p2" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln71_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln477_2_fu_3471_p2" SOURCE="ldrgen/rand_c/rand1.c:477" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln477_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln477_fu_3482_p2" SOURCE="ldrgen/rand_c/rand1.c:477" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln477_1_fu_3500_p2" SOURCE="ldrgen/rand_c/rand1.c:477" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln477_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_30_fu_3517_p2" SOURCE="ldrgen/rand_c/rand1.c:475" STORAGESUBTYPE="" URAM="0" VARIABLE="result_30"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="p" index="0" direction="in" srcType="long int" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="p" name="p" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="p_4" index="1" direction="in" srcType="long int*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="p_4" name="p_4" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="p_7" index="2" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="p_7" name="p_7" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="p_9" index="3" direction="in" srcType="short" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="p_9" name="p_9" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="p_13" index="4" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="p_13" name="p_13" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="p_15" index="5" direction="in" srcType="long int" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="p_15" name="p_15" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="p_21" index="6" direction="in" srcType="long unsigned int" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="p_21" name="p_21" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="p_23" index="7" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="p_23" name="p_23" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">unsigned int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="p" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="p">DATA</portMap>
            </portMaps>
            <ports>
                <port>p</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="p"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_4" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="p_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_7" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="p_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="p_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_9" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="p_9">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_9</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="p_9"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_13" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="p_13">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_13</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="p_13"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_15" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_15">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_15</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="p_15"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_21" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_21">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_21</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="p_21"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_23" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="p_23">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_23</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="p_23"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="ap_return">, out, 32</column>
                    <column name="p">ap_none, in, 64</column>
                    <column name="p_13">ap_none, in, 32</column>
                    <column name="p_15">ap_none, in, 64</column>
                    <column name="p_21">ap_none, in, 64</column>
                    <column name="p_23">ap_none, in, 16</column>
                    <column name="p_4">ap_none, in, 64</column>
                    <column name="p_7">ap_none, in, 32</column>
                    <column name="p_9">ap_none, in, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="p">in, long int</column>
                    <column name="p_4">in, long int*</column>
                    <column name="p_7">in, unsigned int</column>
                    <column name="p_9">in, short</column>
                    <column name="p_13">in, float</column>
                    <column name="p_15">in, long int</column>
                    <column name="p_21">in, long unsigned int</column>
                    <column name="p_23">in, unsigned short</column>
                    <column name="return">out, unsigned int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="p">p, port</column>
                    <column name="p_4">p_4, port</column>
                    <column name="p_7">p_7, port</column>
                    <column name="p_9">p_9, port</column>
                    <column name="p_13">p_13, port</column>
                    <column name="p_15">p_15, port</column>
                    <column name="p_21">p_21, port</column>
                    <column name="p_23">p_23, port</column>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport/>
</profile>

