<!doctype html><html lang="zh-hans"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"><title>英特尔、AMD、Arm、台积电、三星和其他公司推出了通用芯片互连快速（UCIe）联盟，以标准化芯片间互连Intel, AMD, Arm, TSMC, Samsung, and others introduce the Universal Chiplet Interconnect Express (UCIe) consortium to standardize die-to-die interconnects</title><link rel="stylesheet" href="https://stackpath.bootstrapcdn.com/bootstrap/4.3.1/css/bootstrap.min.css" integrity="sha384-ggOyR0iXCbMQv3Xipma34MD+dH/1fQ784/j6cY/iJTQUOhcWr7x9JvoRxT2MZw1T" crossorigin="anonymous"><link rel="stylesheet" href="/img/css.css?random="><link data-rh="true" rel="icon" href="/img/favicon.ico"/><script data-ad-client="ca-pub-6067137220025946" async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script><script type="text/javascript" src="https://platform-api.sharethis.com/js/sharethis.js#property=5effb96910009800120b8d4d&product=inline-share-buttons" async="async"></script>
<script>var _hmt = _hmt || [];(function() {var hm = document.createElement("script");hm.src = "https://hm.baidu.com/hm.js?03c1a0f31299b4a2fbb83c34d6beaac9";var s = document.getElementsByTagName("script")[0]; s.parentNode.insertBefore(hm, s);})();</script></head><body><div id="my_header"><div class="container"><nav class="navbar navbar-expand-lg"><a class="navbar-brand" href="/"><img alt="diglog" src="/img/logo.v1.gif" class="rounded-sm"></a><button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarNavAltMarkup" aria-controls="navbarNavAltMarkup" aria-expanded="false" aria-label="Toggle navigation"><span class="navbar-toggler-icon"></span></button><div class="collapse navbar-collapse" id="navbarNavAltMarkup"><div class="navbar-nav"></div></div></nav></div></div><div class="container"><div id="my_content"><h1 class="page_narrow">Intel, AMD, Arm, TSMC, Samsung, and others introduce the Universal Chiplet Interconnect Express (UCIe) consortium to standardize die-to-die interconnects<br/>英特尔、AMD、Arm、台积电、三星和其他公司推出了通用芯片互连快速（UCIe）联盟，以标准化芯片间互连</h1><div class="row"><div class="col-lg-12 col-12"><div class="my_story_list_item shadow p-3 mb-5 bg-white rounded"><div class="story_page_pub_time page_narrow">2022-03-03 21:52:56</div><div class="page_narrow text-break page_content"><p>A broad range of industry stalwarts, like Intel, AMD, Arm, TSMC, and Samsung, among others, introduced the new Universal Chiplet Interconnect Express (UCIe) consortium today with the goal of standardizing die-to-die interconnects between chiplets with an open-source design, thus reducing costs and fostering a broader ecosystem of validated chiplets. In the end, the UCIe standard aims to be just as ubiquitous and universal as other connectivity standards, like USB, PCIe, and NVMe, while providing exceptional power and performance metrics for chiplet connections. Notably, all three of the leading foundries will adopt this tech, along with the x86 and Arm ecosystems (RISC-V and Nvidia are curiously absent).  The benefits of chiplets, like reduced costs and using different types of process nodes in a single package, are  well known and essential as chipmakers grapple with increasingly difficult scaling issues in the waning light of Moore&#39;s Law. The long-term vision for chiplets has always been for chipmakers to be able to develop their own types of specialized chiplets and then pair them with off-the-shelf chiplet designs from other companies, thus allowing them to build their own chips in Lego-like fashion to improve time to market while reducing costs.  However, the lack of a standardized connection between chiplets has led to a wide range of customized proprietary interconnects, so modern chiplets certainly aren&#39;t plug-and-play with other designs. Additionally, the industry has long suffered from a glaring lack of standardized validation and verification for chiplet designs and interconnects, making an off-the-shelf chiplet ecosystem impossible.  This new UCIe interconnect will enable a standardized connection between chiplets, like cores, memory, and I/O, that looks and operates similar to on-die connections while also enabling off-die connections to other componentry — the designs can even enable low enough latency and high enough bandwidth for rack-scale designs – and relies on existing protocols, like PCIe and CXL.</p><p>英特尔、AMD、Arm、台积电和三星等众多行业巨头今天推出了新的通用芯片互连快速（UCIe）联盟，其目标是用开源设计标准化芯片之间的芯片间互连，从而降低成本，培育更广泛的经验证芯片生态系统。最终，UCIe标准的目标是与其他连接标准（如USB、PCIe和NVMe）一样普及，同时为芯片连接提供卓越的电源和性能指标。值得注意的是，所有三家领先的铸造厂都将采用这项技术，以及x86和Arm生态系统（奇怪的是，RISC-V和Nvidia并不存在）。芯片的好处，如降低成本和在单个封装中使用不同类型的过程节点，是众所周知的，也是必不可少的，因为芯片制造商在摩尔（Moore#39；这是法律。芯片制造商的长期愿景一直是能够开发自己类型的专用芯片，然后将其与其他公司的现成芯片设计配对，从而允许他们以类似乐高的方式制造自己的芯片，以缩短上市时间，同时降低成本。然而，芯片之间缺乏标准化连接导致了大量定制的专有互连，因此现代芯片肯定不是&#39；t与其他设计即插即用。此外，该行业长期以来一直遭受芯片设计和互连明显缺乏标准化验证和验证的困扰，这使得现成的芯片生态系统变得不可能。这种新的UCIe互连将实现芯片之间的标准化连接，如核心、内存和I/O，它的外观和操作类似于片上连接，同时也支持与其他组件的片下连接——这些设计甚至可以为机架规模的设计提供足够低的延迟和足够高的带宽——并依赖于现有的协议，如PCIe和CXL。</p><p>   UCIe is a layered protocol with a physical layer and a die-to-die adapter. As you can see in the second slide, the physical layer can consist of all types of current packaging options from multiple companies. That includes standard 2D packaging and more advanced 2.5D packaging like  Intel&#39;s silicon-bridge EMIB,  TSMC&#39;s interposer-based CoWoS, and fanout interposer approaches, like FOCoS-B. The UCIe standard will also eventually expand to 3D packaging interconnects in the future.  A protocol layer runs on top of the physical layer, and the initial specification relies upon PCIe or the open Compute eXpress Link ( CXL - originally donated by Intel) protocol. The PCIe protocol provides wide interoperability and flexibility, while CXL can be used for more advanced low latency/high throughput connections, like memory (cxl.mem), I/O (cxl.io), and accelerators such as GPUs and ASICs (cxl.cache). While the specification begins with PCIe and CXL as the current protocols, it will expand to include other protocols in the future.  Intel had previously used two protocols for EMIB; the Advanced Interconnect Bus (AIB) and UIB. Intel  donated AIB as an open-source royalty-free standard in a previous attempt to foster a standardized chiplet ecosystem, but that didn&#39;t gain much industry traction. In contrast, CXL is now a widely-adopted standard, so using it with UCIe makes much more sense. However, UCIe and AIB are not inherently interoperable (special subset designs can enable the use of both), so while Intel will continue to support current AIB implementations fully, it will stop all further development and migrate to UCIe.  The UCIe specification also includes a retimer design that can extend the connection off the chip package, enabling optical and electrical connections to other componentry, such as pooled memory, compute, and accelerator resources. Given the excellent performance metrics (which we&#39;ll cover below), the UCIe consortium envisions the interconnection eventually enabling the types of rack-scale disaggregated systems the industry has struggled to build in meaningful quantities for decades. The die-to-rack connections could use native CXL for PCIe for communication (no translations required), perhaps finally providing the latency and bandwidth required for such designs. Additionally, other types of protocols can be used if required.</p><p>UCIe是一种具有物理层和芯片到芯片适配器的分层协议。正如您在第二张幻灯片中看到的，物理层可以由多家公司提供的所有类型的当前打包选项组成。这包括标准2D封装和更先进的2.5D封装，如英特尔&39；s硅桥EMIB，台积电和#39；s基于COOS的插入器和扇出插入器方法，如FOCoS-B。未来，UCIe标准也将最终扩展到3D封装互连。协议层运行在物理层之上，初始规范依赖于PCIe或open Compute eXpress Link（CXL——最初由英特尔捐赠）协议。PCIe协议提供了广泛的互操作性和灵活性，而CXL可用于更高级的低延迟/高吞吐量连接，如内存（CXL.mem）、I/O（CXL.io）和加速器，如GPU和ASIC（CXL.cache）。虽然该规范以PCIe和CXL作为当前协议开始，但它将在未来扩展到包括其他协议。英特尔此前曾为EMIB使用过两种协议；高级互连总线（AIB）和UIB。在之前的一次尝试中，英特尔捐赠了AIB作为开源免版税标准，以培育标准化的芯片生态系统，但没有做到&#39；没有多少行业吸引力。相比之下，CXL现在是一种广泛采用的标准，因此将其与UCIe结合使用更有意义。然而，UCIe和AIB并不具有内在的互操作性（特殊的子集设计可以实现两者的使用），因此，尽管英特尔将继续完全支持当前的AIB实施，但它将停止所有进一步的开发，并迁移到UCIe。UCIe规范还包括一个重定时器设计，可以扩展芯片外的连接，实现与其他组件的光和电连接，如池式内存、计算和加速器资源。鉴于卓越的性能指标（我们将在下文中介绍），UCIe联盟设想最终实现互连，使业界几十年来一直难以大量建造的机架规模分类系统的类型成为可能。芯片到机架的连接可以使用用于PCIe的本机CXL进行通信（无需翻译），也许最终可以提供此类设计所需的延迟和带宽。此外，如果需要，还可以使用其他类型的协议。</p><p>   The consortium has outlined very aggressive performance and area targets, and there are many moving parts to tailor the connection for a broad range of uses — not just the highest-end devices. The consortium carves the targets into two broad ranges, with standard 2D packaging techniques and more advanced 2.5D techniques (EMIB, CoWoS, etc.). Naturally, the advanced packaging options provide higher bandwidth and density.  Configurable factors include data rate (spans 4 to 32 GT/s), width (lane counts), bump pitch (density of the connections), and channel reach (length of the physical connection). Latency weighs in at sub-2-nanoseconds. Notably, channel reach extends from 2mm, enabling very close die alignments, to 25mm for longer-reach applications. However, like the other metrics outlined in the first slide, these are just the primary targets. For instance, a designer could simply drop the frequency to extend the connection further than 25mm.  For the highest-performance devices, it&#39;s often all about cramming in as much low-latency bandwidth as possible into the smallest area possible. However, most designs don&#39;t require that level of performance, so there are multiple levers that designers can pull to customize their designs. As such, the &#39;target for key metrics&#39; section in the first slide will vary based on the various design choices.  For instance, the BW Shoreline (GB/s per MM) and BW density (GBs per mm^2) projections are based on a 45-micron bump pitch. However, the spec supports bump pitches as low as 25 microns, which would then increase these values by a factor of three or more. That means we could see up to 3.8 TB/s of throughput per mm^2 for a UCIe connection. However, relaxing those values can increase power efficiency, highlighting the multiple optimization axes available to meet just about any use case. Additionally, the consortium built the spec with power efficiency in mind, accommodating advanced features like fast entry/exit (sub-nanosecond scale) from power-on and power-off states.  Overall, the UCIe spec aims to make the on-package interconnects look as similar to on-die interconnects as possible while providing a plethora of options that can enable just about any type of performance or packaging tech required. However, the UCIe spec does have a competitor in the Open Compute Project&#39;s  Bunch of Wires (BoW) spec. The BoW spec is designed to also democratize chiplet designs and boasts impressive performance specifications, but it isn&#39;t quite as flexible. For instance, BoW offers power efficiency of 0.7 to 0.5 pJ/bit (Picojoules per bit), while the various levers available with UCIe enable anywhere from 0.5 to 0.25 pJ/bit. (This can vary by process node used.)  The BoW spec supports a fixed 16 GT/s, while UCIe is configurable and stretches up to 32 GT/s. UCIe also leads in other metrics, like Shoreline Bandwidth density (1280 Gbps vs up to 3.8 Tb/s) and is also limited to MCP packaging, while UCIe can support the majority of 2D and 2.5D packaging options.</p><p>该联盟概述了非常积极的性能和区域目标，并且有许多活动部件可用于定制广泛用途的连接，而不仅仅是最高端的设备。该联盟将目标分为两大范围，采用标准2D封装技术和更先进的2.5D技术（EMIB、CoWoS等）。当然，先进的封装选项提供了更高的带宽和密度。可配置的因素包括数据速率（跨度4到32 GT/s）、宽度（车道数）、凹凸间距（连接密度）和通道延伸（物理连接长度）。延迟在2纳秒以下。值得注意的是，通道延伸范围从2毫米扩大到25毫米，实现非常紧密的模具对准，以实现更长延伸范围的应用。然而，与第一张幻灯片中概述的其他指标一样，这些只是主要目标。例如，设计师可以简单地降低频率，将连接延长到25毫米以上。对于性能最高的设备，它&#39；它通常都是把尽可能多的低延迟带宽塞进尽可能小的区域。然而，大多数设计没有&#39；我们不需要那么高的性能，所以设计师可以利用多个杠杆来定制他们的设计。因此&#39；关键指标的目标&#39；第一张幻灯片中的部分将根据不同的设计选择而有所不同。例如，BW海岸线（GB/s/MM）和BW密度（GBs/MM^2）投影基于45微米的凹凸间距。但是，该规范支持低至25微米的凹凸间距，这将使这些值增加三倍或更多。这意味着，对于UCIe连接，每平方毫米的吞吐量可达3.8 TB/s。然而，放松这些值可以提高能效，突出显示可满足几乎任何用例的多个优化轴。此外，该财团在制定规范时考虑到了电源效率，并考虑了诸如快速进入/退出（亚纳秒级）等高级功能。总的来说，UCIe规范旨在使封装上的互连看起来尽可能类似于芯片上的互连，同时提供大量选项，可以实现几乎任何类型的性能或所需的封装技术。然而，UCIe规范在开放计算项目中确实有一个竞争对手#39；BoW规格的设计也使芯片设计民主化，并拥有令人印象深刻的性能规格，但它不是&#39；它没有那么灵活。例如，BoW的功率效率为0.7到0.5 pJ/位（微微焦耳/位），而UCIe提供的各种杠杆可以在0.5到0.25 pJ/位之间的任何位置启用。（这可能因使用的流程节点而异。）BoW spec支持固定的16 GT/s，而UCIe是可配置的，可扩展到32 GT/s。UCIe还领先于其他指标，如海岸线带宽密度（1280 Gbps，最高可达3.8 Tb/s），还限于MCP封装，而UCIe可以支持大多数2D和2.5D封装选项。</p><p>    Standardizing the interconnect is one of the first steps to improving any device&#39;s broader validation, compliance, and interoperability. Unfortunately, the semiconductor industry has long suffered from a lack of widely-accepted validation, verification, and qualification processes for chiplets, thus hampering wider adoption. The UCIe consortium has a keen focus on these aspects, with a chapter of the initial UCIe 1.0 spec targeted at validation and in-built features, like a dedicated side-band channel, to help with these efforts.</p><p>标准化互连是改善任何设备的第一步#39；更广泛的验证、法规遵从性和互操作性。不幸的是，半导体行业长期以来一直缺乏广泛接受的芯片验证、验证和鉴定流程，因此阻碍了芯片的广泛采用。UCIe联盟非常关注这些方面，最初的UCIe 1.0规范中有一章专门针对验证和内置功能，如专用边带通道，以帮助这些工作。</p><p> Overall, the UCIe spec looks promising, but widespread support is critical. As we saw with the CXL spec that is now table stakes in the industry (will be supported by Intel Sapphire Rapids, AMD&#39;s EPYC Genoa, and Arm designs), the consortium comes to market with a list of blue-chip sponsors, and we expect this list to grow just as quickly as CXL.  Sponsors include AMD, Intel, Samsung, Arm, ASE, TSMC, Google, Meta, Microsoft, and Qualcomm. That&#39;s an impressive list that includes the top three foundries, which is important. Notably, Nvidia isn&#39;t currently participating and we see no signs of RISC-V, either.</p><p>总的来说，UCIe规范看起来很有希望，但广泛的支持至关重要。正如我们看到的，CXL规范目前已成为业界的热门产品（将由英特尔Sapphire Rapids、AMD&#39；的EPYC Genoa和Arm设计公司提供支持），该财团带着一份蓝筹赞助商名单上市，我们预计该名单的增长速度将与CXL一样快。赞助商包括AMD、英特尔、三星、Arm、ASE、台积电、谷歌、梅塔、微软和高通。那&#39；这是一个令人印象深刻的名单，其中包括前三大铸造厂，这很重要。值得注意的是，英伟达不是&#39；t目前正在参与，我们也没有看到RISC-V的迹象。</p><p>  The UCIe 1.0 specification is available now, and the  consortium also has a website with a whitepaper and other resources.</p><p>UCIe 1.0规范现已发布，该联盟还拥有一个网站，其中包含白皮书和其他资源。</p></div><div id="story_share_this"><div class="sharethis-inline-share-buttons"></div></div><div class="story_tags page_narrow"><button type="button" class="btn btn-light my_tag"><a href="/tag/芯片/">#芯片</a></button><button type="button" class="btn btn-light my_tag"><a href="/tag/英特尔/">#英特尔</a></button><button type="button" class="btn btn-light my_tag"><a href="/tag/amd/">#amd</a></button><button type="button" class="btn btn-light my_tag"><a href="/tag/die/">#die</a></button></div></div><div class="my_movie_list_item shadow p-3 mb-5 bg-white rounded"><button type="button" class="btn btn-link my_tag"><a href="/tag/web2.0/">#web2.0</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/google/">#google</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/设计/">#设计</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/创意/">#创意</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/摄影/">#摄影</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/图片/">#图片</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/游戏/">#游戏</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/软件/">#软件</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/广告/">#广告</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/视频/">#视频</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/手机/">#手机</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/iphone/">#iphone</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/网站/">#网站</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/免费/">#免费</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/windows/">#windows</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/下载/">#下载</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/微软/">#微软</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/苹果/">#苹果</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/firefox/">#firefox</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/blog/">#blog</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/音乐/">#音乐</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/博客/">#博客</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/apple/">#apple</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/wordpress/">#wordpress</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/恶搞/">#恶搞</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/qq/">#qq</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/谷歌/">#谷歌</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/艺术/">#艺术</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/web/">#web</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/工具/">#工具</a></button></div></div></div><div id="my_footer"><div class=""><a href="/tags/">tags</a> <a href="/users/">users</a></div>&copy;2012-2021 diglog.com </div></div></body></html>