#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x13af5caf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13af56870 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x13af71620_0 .net "active", 0 0, v0x13af6f9b0_0;  1 drivers
v0x13af716d0_0 .var "clk", 0 0;
v0x13af71760_0 .var "clk_enable", 0 0;
v0x13af717f0_0 .net "data_address", 31 0, L_0x13af75000;  1 drivers
v0x13af71880_0 .net "data_read", 0 0, L_0x13af73c40;  1 drivers
v0x13af71950_0 .var "data_readdata", 31 0;
v0x13af719e0_0 .net "data_write", 0 0, L_0x13af73bd0;  1 drivers
v0x13af71a90_0 .net "data_writedata", 31 0, L_0x13af749b0;  1 drivers
v0x13af71b40_0 .net "instr_address", 31 0, L_0x13af75ea0;  1 drivers
v0x13af71c70_0 .var "instr_readdata", 31 0;
v0x13af71d00_0 .net "register_v0", 31 0, L_0x13af74940;  1 drivers
v0x13af71dd0_0 .var "reset", 0 0;
S_0x13af44080 .scope module, "dut" "mips_cpu_harvard" 3 78, 4 1 0, S_0x13af56870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x13af73bd0 .functor BUFZ 1, L_0x13af73760, C4<0>, C4<0>, C4<0>;
L_0x13af73c40 .functor BUFZ 1, L_0x13af736c0, C4<0>, C4<0>, C4<0>;
L_0x13af74330 .functor BUFZ 1, L_0x13af73590, C4<0>, C4<0>, C4<0>;
L_0x13af749b0 .functor BUFZ 32, L_0x13af74850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13af74b40 .functor BUFZ 32, L_0x13af745a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13af75000 .functor BUFZ 32, v0x13af6b760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13af75800 .functor OR 1, L_0x13af754a0, L_0x13af75720, C4<0>, C4<0>;
L_0x13af759d0 .functor AND 1, L_0x13af75aa0, L_0x13af75d80, C4<1>, C4<1>;
L_0x13af75ea0 .functor BUFZ 32, v0x13af6d450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13af6eb90_0 .net *"_ivl_11", 4 0, L_0x13af73f30;  1 drivers
v0x13af6ec20_0 .net *"_ivl_13", 4 0, L_0x13af73fd0;  1 drivers
L_0x130068208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13af6ecb0_0 .net/2u *"_ivl_26", 15 0, L_0x130068208;  1 drivers
v0x13af6ed40_0 .net *"_ivl_29", 15 0, L_0x13af74bf0;  1 drivers
L_0x130068298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13af6edd0_0 .net/2u *"_ivl_36", 31 0, L_0x130068298;  1 drivers
v0x13af6ee80_0 .net *"_ivl_40", 31 0, L_0x13af75350;  1 drivers
L_0x1300682e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13af6ef30_0 .net *"_ivl_43", 25 0, L_0x1300682e0;  1 drivers
L_0x130068328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13af6efe0_0 .net/2u *"_ivl_44", 31 0, L_0x130068328;  1 drivers
v0x13af6f090_0 .net *"_ivl_46", 0 0, L_0x13af754a0;  1 drivers
v0x13af6f1a0_0 .net *"_ivl_48", 31 0, L_0x13af75580;  1 drivers
L_0x130068370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13af6f240_0 .net *"_ivl_51", 25 0, L_0x130068370;  1 drivers
L_0x1300683b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13af6f2f0_0 .net/2u *"_ivl_52", 31 0, L_0x1300683b8;  1 drivers
v0x13af6f3a0_0 .net *"_ivl_54", 0 0, L_0x13af75720;  1 drivers
v0x13af6f440_0 .net *"_ivl_58", 31 0, L_0x13af75930;  1 drivers
L_0x130068400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13af6f4f0_0 .net *"_ivl_61", 25 0, L_0x130068400;  1 drivers
L_0x130068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13af6f5a0_0 .net/2u *"_ivl_62", 31 0, L_0x130068448;  1 drivers
v0x13af6f650_0 .net *"_ivl_64", 0 0, L_0x13af75aa0;  1 drivers
v0x13af6f7e0_0 .net *"_ivl_67", 5 0, L_0x13af75b40;  1 drivers
L_0x130068490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x13af6f870_0 .net/2u *"_ivl_68", 5 0, L_0x130068490;  1 drivers
v0x13af6f910_0 .net *"_ivl_70", 0 0, L_0x13af75d80;  1 drivers
v0x13af6f9b0_0 .var "active", 0 0;
v0x13af6fa50_0 .net "alu_control_out", 3 0, v0x13af6bbb0_0;  1 drivers
v0x13af6fb30_0 .net "alu_fcode", 5 0, L_0x13af74a60;  1 drivers
v0x13af6fbc0_0 .net "alu_op", 1 0, L_0x13af73a30;  1 drivers
v0x13af6fc50_0 .net "alu_op1", 31 0, L_0x13af74b40;  1 drivers
v0x13af6fce0_0 .net "alu_op2", 31 0, L_0x13af74e80;  1 drivers
v0x13af6fd70_0 .net "alu_out", 31 0, v0x13af6b760_0;  1 drivers
v0x13af6fe20_0 .net "alu_src", 0 0, L_0x13af733b0;  1 drivers
v0x13af6fed0_0 .net "alu_z_flag", 0 0, L_0x13af750f0;  1 drivers
v0x13af6ff80_0 .net "branch", 0 0, L_0x13af73810;  1 drivers
v0x13af70030_0 .net "clk", 0 0, v0x13af716d0_0;  1 drivers
v0x13af70100_0 .net "clk_enable", 0 0, v0x13af71760_0;  1 drivers
v0x13af70190_0 .net "curr_addr", 31 0, v0x13af6d450_0;  1 drivers
v0x13af6f700_0 .net "curr_addr_p4", 31 0, L_0x13af75210;  1 drivers
v0x13af70420_0 .net "data_address", 31 0, L_0x13af75000;  alias, 1 drivers
v0x13af704b0_0 .net "data_read", 0 0, L_0x13af73c40;  alias, 1 drivers
v0x13af70540_0 .net "data_readdata", 31 0, v0x13af71950_0;  1 drivers
v0x13af705d0_0 .net "data_write", 0 0, L_0x13af73bd0;  alias, 1 drivers
v0x13af70660_0 .net "data_writedata", 31 0, L_0x13af749b0;  alias, 1 drivers
v0x13af706f0_0 .net "instr_address", 31 0, L_0x13af75ea0;  alias, 1 drivers
v0x13af707a0_0 .net "instr_opcode", 5 0, L_0x13af72ba0;  1 drivers
v0x13af70860_0 .net "instr_readdata", 31 0, v0x13af71c70_0;  1 drivers
v0x13af70900_0 .net "j_type", 0 0, L_0x13af75800;  1 drivers
v0x13af709a0_0 .net "jr_type", 0 0, L_0x13af759d0;  1 drivers
v0x13af70a40_0 .net "mem_read", 0 0, L_0x13af736c0;  1 drivers
v0x13af70af0_0 .net "mem_to_reg", 0 0, L_0x13af734e0;  1 drivers
v0x13af70ba0_0 .net "mem_write", 0 0, L_0x13af73760;  1 drivers
v0x13af70c50_0 .var "next_instr_addr", 31 0;
v0x13af70d00_0 .net "offset", 31 0, L_0x13af74de0;  1 drivers
v0x13af70d90_0 .net "reg_a_read_data", 31 0, L_0x13af745a0;  1 drivers
v0x13af70e40_0 .net "reg_a_read_index", 4 0, L_0x13af73cf0;  1 drivers
v0x13af70ef0_0 .net "reg_b_read_data", 31 0, L_0x13af74850;  1 drivers
v0x13af70fa0_0 .net "reg_b_read_index", 4 0, L_0x13af73dd0;  1 drivers
v0x13af71050_0 .net "reg_dst", 0 0, L_0x13af732c0;  1 drivers
v0x13af71100_0 .net "reg_write", 0 0, L_0x13af73590;  1 drivers
v0x13af711b0_0 .net "reg_write_data", 31 0, L_0x13af74190;  1 drivers
v0x13af71260_0 .net "reg_write_enable", 0 0, L_0x13af74330;  1 drivers
v0x13af71310_0 .net "reg_write_index", 4 0, L_0x13af74070;  1 drivers
v0x13af713c0_0 .net "register_v0", 31 0, L_0x13af74940;  alias, 1 drivers
v0x13af71470_0 .net "reset", 0 0, v0x13af71dd0_0;  1 drivers
E_0x13af60560/0 .event edge, v0x13af6c940_0, v0x13af6b850_0, v0x13af6f700_0, v0x13af70d00_0;
E_0x13af60560/1 .event edge, v0x13af70900_0, v0x13af70860_0, v0x13af709a0_0, v0x13af6df90_0;
E_0x13af60560 .event/or E_0x13af60560/0, E_0x13af60560/1;
L_0x13af72ba0 .part v0x13af71c70_0, 26, 6;
L_0x13af73cf0 .part v0x13af71c70_0, 21, 5;
L_0x13af73dd0 .part v0x13af71c70_0, 16, 5;
L_0x13af73f30 .part v0x13af71c70_0, 11, 5;
L_0x13af73fd0 .part v0x13af71c70_0, 16, 5;
L_0x13af74070 .functor MUXZ 5, L_0x13af73fd0, L_0x13af73f30, L_0x13af732c0, C4<>;
L_0x13af74190 .functor MUXZ 32, v0x13af6b760_0, v0x13af71950_0, L_0x13af734e0, C4<>;
L_0x13af74a60 .part v0x13af71c70_0, 0, 6;
L_0x13af74bf0 .part v0x13af71c70_0, 0, 16;
L_0x13af74de0 .concat [ 16 16 0 0], L_0x13af74bf0, L_0x130068208;
L_0x13af74e80 .functor MUXZ 32, L_0x13af74850, L_0x13af74de0, L_0x13af733b0, C4<>;
L_0x13af75210 .arith/sum 32, v0x13af6d450_0, L_0x130068298;
L_0x13af75350 .concat [ 6 26 0 0], L_0x13af72ba0, L_0x1300682e0;
L_0x13af754a0 .cmp/eq 32, L_0x13af75350, L_0x130068328;
L_0x13af75580 .concat [ 6 26 0 0], L_0x13af72ba0, L_0x130068370;
L_0x13af75720 .cmp/eq 32, L_0x13af75580, L_0x1300683b8;
L_0x13af75930 .concat [ 6 26 0 0], L_0x13af72ba0, L_0x130068400;
L_0x13af75aa0 .cmp/eq 32, L_0x13af75930, L_0x130068448;
L_0x13af75b40 .part v0x13af71c70_0, 0, 6;
L_0x13af75d80 .cmp/ne 6, L_0x13af75b40, L_0x130068490;
S_0x13af43d40 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x13af44080;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x130068250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13af10f50_0 .net/2u *"_ivl_0", 31 0, L_0x130068250;  1 drivers
v0x13af6b540_0 .net "control", 3 0, v0x13af6bbb0_0;  alias, 1 drivers
v0x13af6b5f0_0 .net "op1", 31 0, L_0x13af74b40;  alias, 1 drivers
v0x13af6b6b0_0 .net "op2", 31 0, L_0x13af74e80;  alias, 1 drivers
v0x13af6b760_0 .var "result", 31 0;
v0x13af6b850_0 .net "z_flag", 0 0, L_0x13af750f0;  alias, 1 drivers
E_0x13af4e700 .event edge, v0x13af6b6b0_0, v0x13af6b5f0_0, v0x13af6b540_0;
L_0x13af750f0 .cmp/eq 32, v0x13af6b760_0, L_0x130068250;
S_0x13af6b970 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x13af44080;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x13af6bbb0_0 .var "alu_control_out", 3 0;
v0x13af6bc70_0 .net "alu_fcode", 5 0, L_0x13af74a60;  alias, 1 drivers
v0x13af6bd10_0 .net "alu_opcode", 1 0, L_0x13af73a30;  alias, 1 drivers
E_0x13af6bb80 .event edge, v0x13af6bd10_0, v0x13af6bc70_0;
S_0x13af6be20 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x13af44080;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x13af732c0 .functor BUFZ 1, L_0x13af72df0, C4<0>, C4<0>, C4<0>;
L_0x13af733b0 .functor OR 1, L_0x13af72f10, L_0x13af73070, C4<0>, C4<0>;
L_0x13af734e0 .functor BUFZ 1, L_0x13af72f10, C4<0>, C4<0>, C4<0>;
L_0x13af73590 .functor OR 1, L_0x13af72df0, L_0x13af72f10, C4<0>, C4<0>;
L_0x13af736c0 .functor BUFZ 1, L_0x13af72f10, C4<0>, C4<0>, C4<0>;
L_0x13af73760 .functor BUFZ 1, L_0x13af73070, C4<0>, C4<0>, C4<0>;
L_0x13af73810 .functor BUFZ 1, L_0x13af731b0, C4<0>, C4<0>, C4<0>;
L_0x13af73940 .functor BUFZ 1, L_0x13af72df0, C4<0>, C4<0>, C4<0>;
L_0x13af73ad0 .functor BUFZ 1, L_0x13af731b0, C4<0>, C4<0>, C4<0>;
v0x13af6c120_0 .net *"_ivl_0", 31 0, L_0x13af72cc0;  1 drivers
L_0x1300680e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x13af6c1d0_0 .net/2u *"_ivl_12", 5 0, L_0x1300680e8;  1 drivers
L_0x130068130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x13af6c280_0 .net/2u *"_ivl_16", 5 0, L_0x130068130;  1 drivers
L_0x130068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13af6c340_0 .net *"_ivl_3", 25 0, L_0x130068010;  1 drivers
v0x13af6c3f0_0 .net *"_ivl_37", 0 0, L_0x13af73940;  1 drivers
L_0x130068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13af6c4e0_0 .net/2u *"_ivl_4", 31 0, L_0x130068058;  1 drivers
v0x13af6c590_0 .net *"_ivl_42", 0 0, L_0x13af73ad0;  1 drivers
L_0x1300680a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x13af6c640_0 .net/2u *"_ivl_8", 5 0, L_0x1300680a0;  1 drivers
v0x13af6c6f0_0 .net "alu_op", 1 0, L_0x13af73a30;  alias, 1 drivers
v0x13af6c820_0 .net "alu_src", 0 0, L_0x13af733b0;  alias, 1 drivers
v0x13af6c8b0_0 .net "beq", 0 0, L_0x13af731b0;  1 drivers
v0x13af6c940_0 .net "branch", 0 0, L_0x13af73810;  alias, 1 drivers
v0x13af6c9d0_0 .net "instr_opcode", 5 0, L_0x13af72ba0;  alias, 1 drivers
v0x13af6ca60_0 .var "jump", 0 0;
v0x13af6caf0_0 .net "lw", 0 0, L_0x13af72f10;  1 drivers
v0x13af6cb90_0 .net "mem_read", 0 0, L_0x13af736c0;  alias, 1 drivers
v0x13af6cc30_0 .net "mem_to_reg", 0 0, L_0x13af734e0;  alias, 1 drivers
v0x13af6cdd0_0 .net "mem_write", 0 0, L_0x13af73760;  alias, 1 drivers
v0x13af6ce70_0 .net "r_format", 0 0, L_0x13af72df0;  1 drivers
v0x13af6cf10_0 .net "reg_dst", 0 0, L_0x13af732c0;  alias, 1 drivers
v0x13af6cfb0_0 .net "reg_write", 0 0, L_0x13af73590;  alias, 1 drivers
v0x13af6d050_0 .net "sw", 0 0, L_0x13af73070;  1 drivers
L_0x13af72cc0 .concat [ 6 26 0 0], L_0x13af72ba0, L_0x130068010;
L_0x13af72df0 .cmp/eq 32, L_0x13af72cc0, L_0x130068058;
L_0x13af72f10 .cmp/eq 6, L_0x13af72ba0, L_0x1300680a0;
L_0x13af73070 .cmp/eq 6, L_0x13af72ba0, L_0x1300680e8;
L_0x13af731b0 .cmp/eq 6, L_0x13af72ba0, L_0x130068130;
L_0x13af73a30 .concat8 [ 1 1 0 0], L_0x13af73ad0, L_0x13af73940;
S_0x13af6d1e0 .scope module, "cpu_pc" "pc" 4 158, 8 1 0, S_0x13af44080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x13af6d3a0_0 .net "clk", 0 0, v0x13af716d0_0;  alias, 1 drivers
v0x13af6d450_0 .var "curr_addr", 31 0;
v0x13af6d500_0 .net "next_addr", 31 0, v0x13af70c50_0;  1 drivers
v0x13af6d5c0_0 .net "reset", 0 0, v0x13af71dd0_0;  alias, 1 drivers
E_0x13af6d350 .event posedge, v0x13af6d3a0_0;
S_0x13af6d6c0 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x13af44080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x13af745a0 .functor BUFZ 32, L_0x13af743e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13af74850 .functor BUFZ 32, L_0x13af74690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13af6e380_2 .array/port v0x13af6e380, 2;
L_0x13af74940 .functor BUFZ 32, v0x13af6e380_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13af6da30_0 .net *"_ivl_0", 31 0, L_0x13af743e0;  1 drivers
v0x13af6dad0_0 .net *"_ivl_10", 6 0, L_0x13af74730;  1 drivers
L_0x1300681c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13af6db70_0 .net *"_ivl_13", 1 0, L_0x1300681c0;  1 drivers
v0x13af6dc20_0 .net *"_ivl_2", 6 0, L_0x13af74480;  1 drivers
L_0x130068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13af6dcd0_0 .net *"_ivl_5", 1 0, L_0x130068178;  1 drivers
v0x13af6ddc0_0 .net *"_ivl_8", 31 0, L_0x13af74690;  1 drivers
v0x13af6de70_0 .net "r_clk", 0 0, v0x13af716d0_0;  alias, 1 drivers
v0x13af6df00_0 .net "r_clk_enable", 0 0, v0x13af71760_0;  alias, 1 drivers
v0x13af6df90_0 .net "read_data1", 31 0, L_0x13af745a0;  alias, 1 drivers
v0x13af6e0c0_0 .net "read_data2", 31 0, L_0x13af74850;  alias, 1 drivers
v0x13af6e170_0 .net "read_reg1", 4 0, L_0x13af73cf0;  alias, 1 drivers
v0x13af6e220_0 .net "read_reg2", 4 0, L_0x13af73dd0;  alias, 1 drivers
v0x13af6e2d0_0 .net "register_v0", 31 0, L_0x13af74940;  alias, 1 drivers
v0x13af6e380 .array "registers", 0 31, 31 0;
v0x13af6e720_0 .net "reset", 0 0, v0x13af71dd0_0;  alias, 1 drivers
v0x13af6e7d0_0 .net "write_control", 0 0, L_0x13af74330;  alias, 1 drivers
v0x13af6e860_0 .net "write_data", 31 0, L_0x13af74190;  alias, 1 drivers
v0x13af6e9f0_0 .net "write_reg", 4 0, L_0x13af74070;  alias, 1 drivers
L_0x13af743e0 .array/port v0x13af6e380, L_0x13af74480;
L_0x13af74480 .concat [ 5 2 0 0], L_0x13af73cf0, L_0x130068178;
L_0x13af74690 .array/port v0x13af6e380, L_0x13af74730;
L_0x13af74730 .concat [ 5 2 0 0], L_0x13af73dd0, L_0x1300681c0;
S_0x13af473c0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x13af76040 .functor BUFZ 32, L_0x13af75fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13af71e90_0 .net *"_ivl_0", 31 0, L_0x13af75fa0;  1 drivers
o0x130031db0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13af71f30_0 .net "clk", 0 0, o0x130031db0;  0 drivers
o0x130031de0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13af71fd0_0 .net "data_address", 31 0, o0x130031de0;  0 drivers
o0x130031e10 .functor BUFZ 1, C4<z>; HiZ drive
v0x13af72070_0 .net "data_read", 0 0, o0x130031e10;  0 drivers
v0x13af72110_0 .net "data_readdata", 31 0, L_0x13af76040;  1 drivers
o0x130031e70 .functor BUFZ 1, C4<z>; HiZ drive
v0x13af72200_0 .net "data_write", 0 0, o0x130031e70;  0 drivers
o0x130031ea0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13af722a0_0 .net "data_writedata", 31 0, o0x130031ea0;  0 drivers
v0x13af72350_0 .var/i "i", 31 0;
v0x13af72400 .array "ram", 0 65535, 31 0;
E_0x13af71e60 .event posedge, v0x13af71f30_0;
L_0x13af75fa0 .array/port v0x13af72400, o0x130031de0;
S_0x13af44720 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x13af45ab0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x13af76230 .functor BUFZ 32, L_0x13af760b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13af727e0_0 .net *"_ivl_0", 31 0, L_0x13af760b0;  1 drivers
v0x13af728a0_0 .net *"_ivl_3", 29 0, L_0x13af76150;  1 drivers
o0x1300320b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13af72940_0 .net "instr_address", 31 0, o0x1300320b0;  0 drivers
v0x13af729e0_0 .net "instr_readdata", 31 0, L_0x13af76230;  1 drivers
v0x13af72a90 .array "memory1", 0 65535, 31 0;
L_0x13af760b0 .array/port v0x13af72a90, L_0x13af76150;
L_0x13af76150 .part o0x1300320b0, 0, 30;
S_0x13af72590 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x13af44720;
 .timescale 0 0;
v0x13af72750_0 .var/i "i", 31 0;
    .scope S_0x13af6d6c0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af6e380, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x13af6d6c0;
T_1 ;
    %wait E_0x13af6d350;
    %load/vec4 v0x13af6e720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13af6df00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x13af6e7d0_0;
    %load/vec4 v0x13af6e9f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x13af6e860_0;
    %load/vec4 v0x13af6e9f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af6e380, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13af6b970;
T_2 ;
    %wait E_0x13af6bb80;
    %load/vec4 v0x13af6bd10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13af6bbb0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13af6bd10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13af6bbb0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x13af6bd10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x13af6bc70_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13af6bbb0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13af6bbb0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13af6bbb0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13af6bbb0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13af6bbb0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13af43d40;
T_3 ;
    %wait E_0x13af4e700;
    %load/vec4 v0x13af6b540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13af6b760_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x13af6b5f0_0;
    %load/vec4 v0x13af6b6b0_0;
    %and;
    %assign/vec4 v0x13af6b760_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x13af6b5f0_0;
    %load/vec4 v0x13af6b6b0_0;
    %or;
    %assign/vec4 v0x13af6b760_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x13af6b5f0_0;
    %load/vec4 v0x13af6b6b0_0;
    %add;
    %assign/vec4 v0x13af6b760_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x13af6b5f0_0;
    %load/vec4 v0x13af6b6b0_0;
    %sub;
    %assign/vec4 v0x13af6b760_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x13af6b5f0_0;
    %load/vec4 v0x13af6b6b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x13af6b760_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x13af6b5f0_0;
    %load/vec4 v0x13af6b6b0_0;
    %or;
    %inv;
    %assign/vec4 v0x13af6b760_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13af6d1e0;
T_4 ;
    %wait E_0x13af6d350;
    %load/vec4 v0x13af6d5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13af6d450_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13af6d500_0;
    %assign/vec4 v0x13af6d450_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13af44080;
T_5 ;
    %wait E_0x13af60560;
    %load/vec4 v0x13af6ff80_0;
    %load/vec4 v0x13af6fed0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x13af6f700_0;
    %load/vec4 v0x13af70d00_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x13af70c50_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13af70900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13af6f700_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x13af70860_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13af70c50_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x13af709a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x13af70d90_0;
    %store/vec4 v0x13af70c50_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x13af6f700_0;
    %store/vec4 v0x13af70c50_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13af44080;
T_6 ;
    %pushi/vec4 10, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13af6d350;
    %vpi_call/w 4 152 "$display", "next_instr_addr=%d", v0x13af70e40_0 {0 0 0};
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x13af56870;
T_7 ;
    %vpi_call/w 3 28 "$display", "running" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13af716d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13af716d0_0;
    %inv;
    %store/vec4 v0x13af716d0_0, 0, 1;
    %delay 4, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %end;
    .thread T_7;
    .scope S_0x13af56870;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13af71dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13af71760_0, 0, 1;
    %wait E_0x13af6d350;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13af71dd0_0, 0, 1;
    %wait E_0x13af6d350;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x13af71c70_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x13af71950_0, 0, 32;
    %wait E_0x13af6d350;
    %delay 1, 0;
    %pushi/vec4 2349400064, 0, 32;
    %store/vec4 v0x13af71c70_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x13af71950_0, 0, 32;
    %wait E_0x13af6d350;
    %delay 1, 0;
    %pushi/vec4 25761825, 0, 32;
    %store/vec4 v0x13af71c70_0, 0, 32;
    %wait E_0x13af6d350;
    %delay 1, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x13af71c70_0, 0, 32;
    %wait E_0x13af6d350;
    %delay 1, 0;
    %load/vec4 v0x13af71a90_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 73 "$fatal", 32'sb00000000000000000000000000000001, "expected output=7, got output=%d", v0x13af71a90_0 {0 0 0};
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x13af473c0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13af72350_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x13af72350_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13af72350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af72400, 0, 4;
    %load/vec4 v0x13af72350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13af72350_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x13af473c0;
T_10 ;
    %wait E_0x13af71e60;
    %load/vec4 v0x13af72200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13af722a0_0;
    %ix/getv 3, v0x13af71fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13af72400, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13af44720;
T_11 ;
    %fork t_1, S_0x13af72590;
    %jmp t_0;
    .scope S_0x13af72590;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13af72750_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x13af72750_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x13af72750_0;
    %store/vec4a v0x13af72a90, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13af72750_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x13af72750_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af72a90, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af72a90, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13af72a90, 4, 0;
    %end;
    .scope S_0x13af44720;
t_0 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
