// Master file for 8500-Node IEEE Test Feeder Case
// Balanced Load Case

Clear

New Circuit.IEEE8500  

! Make the source stiff with small impedance
~ pu=1.05  r1=0  x1=0.001  r0=0  x0=0.001  

Redirect  opendss/LineCodes2.dss
Redirect  opendss/Triplex_Linecodes.dss

Redirect  opendss/Lines.dss
Redirect  opendss/Transformers.dss
Redirect  opendss/LoadXfmrs.dss    ! Load Transformers
Redirect  opendss/Triplex_Lines.dss
Redirect  ../../result/Load/Loads_test1.dss     ! unBalanced Loads
Redirect  opendss/Capacitors.dss
Redirect  opendss/CapControls.dss
Redirect  opendss/Regulators.dss
Redirect  ../../result/Generator/Generators_1.dss

! Let DSS estimate the voltage bases
Set voltagebases=[115, 12.47,  0.48, 0.208]
Calcvoltagebases     ! This also establishes the bus list

! Load in bus coordintes now that bus list is established
Buscoords  opendss/Buscoords.dss
