// Seed: 2418525723
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout uwire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = -1;
  supply0 id_4 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd72
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout tri id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire _id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_9
  );
  output wire id_1;
  wire [id_4 : -1 'b0] id_11 = id_9;
  assign id_9 = id_5 * ~id_3 - 1;
  xor primCall (id_10, id_5, id_6, id_9, id_7, id_3);
  wire id_12, id_13, id_14, id_15;
endmodule
