
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.061312                       # Number of seconds simulated
sim_ticks                                 61311802500                       # Number of ticks simulated
final_tick                               1716697729000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78302                       # Simulator instruction rate (inst/s)
host_op_rate                                   148216                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48008431                       # Simulator tick rate (ticks/s)
host_mem_usage                                2282056                       # Number of bytes of host memory used
host_seconds                                  1277.11                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     189286738                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             56384                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           2922368                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2978752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        56384                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           56384                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1339712                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1339712                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                881                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              45662                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 46543                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20933                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20933                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               919627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             47664037                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                48583664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          919627                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             919627                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21850801                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21850801                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21850801                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              919627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            47664037                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               70434465                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          30158                       # number of replacements
system.l2.tagsinuse                      13524.900899                       # Cycle average of tags in use
system.l2.total_refs                           661129                       # Total number of references to valid blocks.
system.l2.sampled_refs                          46469                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.227313                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1407.392985                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             470.534674                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           11646.973240                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.085900                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.028719                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.710875                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.825494                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               200563                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               220646                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  421209                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           252663                       # number of Writeback hits
system.l2.Writeback_hits::total                252663                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             129383                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                129383                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                200563                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                350029                       # number of demand (read+write) hits
system.l2.demand_hits::total                   550592                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               200563                       # number of overall hits
system.l2.overall_hits::cpu.data               350029                       # number of overall hits
system.l2.overall_hits::total                  550592                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                881                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              43339                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 44220                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             2323                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2323                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 881                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               45662                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46543                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                881                       # number of overall misses
system.l2.overall_misses::cpu.data              45662                       # number of overall misses
system.l2.overall_misses::total                 46543                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     47088500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   2296700000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2343788500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    121644000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     121644000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      47088500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2418344000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2465432500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     47088500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2418344000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2465432500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           201444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           263985                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              465429                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       252663                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            252663                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         131706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            131706                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            201444                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            395691                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               597135                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           201444                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           395691                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              597135                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.004373                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.164172                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.095009                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.017638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.017638                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.004373                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.115398                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077944                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.004373                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.115398                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077944                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53448.921680                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52993.839267                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53002.905925                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52365.045200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52365.045200                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53448.921680                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52961.850116                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52971.069763                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53448.921680                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52961.850116                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52971.069763                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                20933                       # number of writebacks
system.l2.writebacks::total                     20933                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           881                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         43339                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            44220                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2323                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2323                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          45662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46543                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         45662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46543                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     36337000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   1766731500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1803068500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     93225000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     93225000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     36337000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1859956500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1896293500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     36337000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1859956500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1896293500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.004373                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.164172                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.095009                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.017638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.017638                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.004373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.115398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077944                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.004373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.115398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077944                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41245.175936                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40765.396064                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40774.954772                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40131.295738                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40131.295738                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41245.175936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40733.136963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40742.829212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41245.175936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40733.136963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40742.829212                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                32587339                       # Number of BP lookups
system.cpu.branchPred.condPredicted          32587339                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2788983                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             17778148                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                16713073                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.009078                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        122623605                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           26834974                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      141893783                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    32587339                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16713073                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      78422354                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                16518267                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                2199734                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                  21968914                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                556493                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          121182189                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.212363                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.844388                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 44036431     36.34%     36.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6647453      5.49%     41.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  7268708      6.00%     47.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6004224      4.95%     52.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 57225373     47.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            121182189                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.265751                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.157149                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 30326501                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2083668                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  74916507                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                130375                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               13725123                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              260634572                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               13725123                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 32568038                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1729474                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            242                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  72777846                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                381451                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              253354968                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                103507                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  61891                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                 95183                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           306540110                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             586989160                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        586987547                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1613                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             228483511                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 78056571                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    845974                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             30593517                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11639283                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            491380                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           418927                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  238996197                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 220099547                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4520737                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        48272956                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     64349420                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             74                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     121182189                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.816270                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.402600                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            36285681     29.94%     29.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11802454      9.74%     39.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            22703429     18.73%     58.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            38672265     31.91%     90.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11718360      9.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       121182189                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                11441831    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   270      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            891569      0.41%      0.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             180325755     81.93%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 513      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             28225590     12.82%     95.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10656120      4.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              220099547                       # Type of FU issued
system.cpu.iq.rate                           1.794920                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    11442101                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.051986                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          577342697                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         287272568                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    215495116                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                1421                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                996                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          507                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              230649242                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     837                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           674872                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      6211295                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         8553                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         4500                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2013291                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           198                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               13725123                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  746445                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 66674                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           238996275                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            372904                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              30593517                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11639283                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 78                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  57836                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           4500                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1697719                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1343623                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3041342                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             216888619                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              27531971                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3210925                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     37895525                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 25245329                       # Number of branches executed
system.cpu.iew.exec_stores                   10363554                       # Number of stores executed
system.cpu.iew.exec_rate                     1.768735                       # Inst execution rate
system.cpu.iew.wb_sent                      216232663                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     215495623                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 164681151                       # num instructions producing a value
system.cpu.iew.wb_consumers                 231479445                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.757375                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.711429                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        49713047                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               4                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2788983                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    107457066                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.761510                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.667927                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     39740826     36.98%     36.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17184911     15.99%     52.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8426186      7.84%     60.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13171117     12.26%     73.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     28934026     26.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    107457066                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              189286738                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       34008210                       # Number of memory references committed
system.cpu.commit.loads                      24382219                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   23279900                       # Number of branches committed
system.cpu.commit.fp_insts                        450                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 188957554                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              28934026                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    317522825                       # The number of ROB reads
system.cpu.rob.rob_writes                   491779013                       # The number of ROB writes
system.cpu.timesIdled                           96199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1441416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     189286738                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.226236                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.226236                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.815504                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.815504                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                396075339                       # number of integer regfile reads
system.cpu.int_regfile_writes               261187993                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       865                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      419                       # number of floating regfile writes
system.cpu.misc_regfile_reads                95612241                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 200946                       # number of replacements
system.cpu.icache.tagsinuse                484.265517                       # Cycle average of tags in use
system.cpu.icache.total_refs                 21760763                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 201444                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 108.023883                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     484.265517                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.945831                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.945831                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     21760763                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21760763                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      21760763                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21760763                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     21760763                       # number of overall hits
system.cpu.icache.overall_hits::total        21760763                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       208151                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        208151                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       208151                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         208151                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       208151                       # number of overall misses
system.cpu.icache.overall_misses::total        208151                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2704255000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2704255000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2704255000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2704255000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2704255000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2704255000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     21968914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21968914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     21968914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21968914                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     21968914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21968914                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.009475                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009475                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.009475                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009475                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.009475                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009475                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12991.794418                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12991.794418                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12991.794418                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12991.794418                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12991.794418                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12991.794418                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         6707                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6707                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         6707                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6707                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         6707                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6707                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       201444                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       201444                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       201444                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       201444                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       201444                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       201444                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2258573500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2258573500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2258573500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2258573500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2258573500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2258573500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.009170                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009170                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.009170                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009170                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.009170                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009170                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11211.917456                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11211.917456                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11211.917456                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11211.917456                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11211.917456                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11211.917456                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 395179                       # number of replacements
system.cpu.dcache.tagsinuse                510.819432                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 35969437                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 395691                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  90.902843                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           1656891512000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     510.819432                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.997694                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.997694                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     26475329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26475329                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      9494108                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9494108                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      35969437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35969437                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     35969437                       # number of overall hits
system.cpu.dcache.overall_hits::total        35969437                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       375809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        375809                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       131883                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       131883                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       507692                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         507692                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       507692                       # number of overall misses
system.cpu.dcache.overall_misses::total        507692                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7806262500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7806262500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1814860999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1814860999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   9621123499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9621123499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   9621123499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9621123499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26851138                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26851138                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      9625991                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9625991                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     36477129                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36477129                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     36477129                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36477129                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.013996                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013996                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.013701                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013701                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.013918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013918                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.013918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013918                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 20771.888113                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20771.888113                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13761.144340                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13761.144340                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 18950.709286                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18950.709286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 18950.709286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18950.709286                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6094                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               515                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.833010                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       252663                       # number of writebacks
system.cpu.dcache.writebacks::total            252663                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       111816                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       111816                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          185                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          185                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       112001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       112001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       112001                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       112001                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       263993                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       263993                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       131698                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       131698                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       395691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       395691                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       395691                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       395691                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4780284500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4780284500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1550018499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1550018499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6330302999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6330302999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6330302999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6330302999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013682                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013682                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010848                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010848                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010848                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010848                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18107.618384                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18107.618384                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11769.491556                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11769.491556                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15998.096997                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15998.096997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15998.096997                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15998.096997                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
