\hypertarget{la_8h}{}\section{/home/rady/caravel/swift/caravel-\/dynamic-\/sims/cocotb/tests/common\+\_\+functions/la.h File Reference}
\label{la_8h}\index{/home/rady/caravel/swift/caravel-\/dynamic-\/sims/cocotb/tests/common\+\_\+functions/la.\+h@{/home/rady/caravel/swift/caravel-\/dynamic-\/sims/cocotb/tests/common\+\_\+functions/la.\+h}}
This graph shows which files directly or indirectly include this file\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=218pt]{la_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number} \{ \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0a0d3af4f5b60987146f5974ad32c27eb6}{L\+A\+\_\+\+R\+E\+G\+\_\+0} =0, 
\hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0adf66775e2f551147e41dc6f7a09f83d6}{L\+A\+\_\+\+R\+E\+G\+\_\+1} =1, 
\hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0a4ada66bdcd0603b75788f7a62470a151}{L\+A\+\_\+\+R\+E\+G\+\_\+2} =2, 
\hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0ae27665e3a11966acf84e1613663b8bf2}{L\+A\+\_\+\+R\+E\+G\+\_\+3} =3
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{la_8h_aa59af651665d8938229016610ffeb925}{set\+\_\+la\+\_\+ien} (enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number} reg\+\_\+num, unsigned int is\+\_\+enable)
\item 
void \hyperlink{la_8h_aeed29349be1ae153fde34d62a59b9dfc}{set\+\_\+la\+\_\+oen} (enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number} reg\+\_\+num, unsigned int is\+\_\+enable)
\item 
void \hyperlink{la_8h_a8f614c8578907a47d6826cc8cdb6f1d5}{set\+\_\+la\+\_\+reg} (enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number} reg\+\_\+num, unsigned int data)
\item 
unsigned int \hyperlink{la_8h_a46f839584a4aa3a3c0a24a103f8e5a1e}{get\+\_\+la\+\_\+reg} (enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number} reg\+\_\+num)
\end{DoxyCompactItemize}


\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{la_8h_a4f5936f125c6714bbd6b3747270f48f0}\label{la_8h_a4f5936f125c6714bbd6b3747270f48f0}} 
\index{la.\+h@{la.\+h}!la\+\_\+reg\+\_\+number@{la\+\_\+reg\+\_\+number}}
\index{la\+\_\+reg\+\_\+number@{la\+\_\+reg\+\_\+number}!la.\+h@{la.\+h}}
\subsubsection{\texorpdfstring{la\+\_\+reg\+\_\+number}{la\_reg\_number}}
{\footnotesize\ttfamily enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number}}

Logic analyzers registers \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{L\+A\+\_\+\+R\+E\+G\+\_\+0@{L\+A\+\_\+\+R\+E\+G\+\_\+0}!la.\+h@{la.\+h}}\index{la.\+h@{la.\+h}!L\+A\+\_\+\+R\+E\+G\+\_\+0@{L\+A\+\_\+\+R\+E\+G\+\_\+0}}}\mbox{\Hypertarget{la_8h_a4f5936f125c6714bbd6b3747270f48f0a0d3af4f5b60987146f5974ad32c27eb6}\label{la_8h_a4f5936f125c6714bbd6b3747270f48f0a0d3af4f5b60987146f5974ad32c27eb6}} 
L\+A\+\_\+\+R\+E\+G\+\_\+0&First LA register probs \mbox{[}31\+:0\mbox{]} \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{L\+A\+\_\+\+R\+E\+G\+\_\+1@{L\+A\+\_\+\+R\+E\+G\+\_\+1}!la.\+h@{la.\+h}}\index{la.\+h@{la.\+h}!L\+A\+\_\+\+R\+E\+G\+\_\+1@{L\+A\+\_\+\+R\+E\+G\+\_\+1}}}\mbox{\Hypertarget{la_8h_a4f5936f125c6714bbd6b3747270f48f0adf66775e2f551147e41dc6f7a09f83d6}\label{la_8h_a4f5936f125c6714bbd6b3747270f48f0adf66775e2f551147e41dc6f7a09f83d6}} 
L\+A\+\_\+\+R\+E\+G\+\_\+1&Second LA register probs \mbox{[}63\+:32\mbox{]} \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{L\+A\+\_\+\+R\+E\+G\+\_\+2@{L\+A\+\_\+\+R\+E\+G\+\_\+2}!la.\+h@{la.\+h}}\index{la.\+h@{la.\+h}!L\+A\+\_\+\+R\+E\+G\+\_\+2@{L\+A\+\_\+\+R\+E\+G\+\_\+2}}}\mbox{\Hypertarget{la_8h_a4f5936f125c6714bbd6b3747270f48f0a4ada66bdcd0603b75788f7a62470a151}\label{la_8h_a4f5936f125c6714bbd6b3747270f48f0a4ada66bdcd0603b75788f7a62470a151}} 
L\+A\+\_\+\+R\+E\+G\+\_\+2&Third LA register probs \mbox{[}95\+:64\mbox{]} \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{L\+A\+\_\+\+R\+E\+G\+\_\+3@{L\+A\+\_\+\+R\+E\+G\+\_\+3}!la.\+h@{la.\+h}}\index{la.\+h@{la.\+h}!L\+A\+\_\+\+R\+E\+G\+\_\+3@{L\+A\+\_\+\+R\+E\+G\+\_\+3}}}\mbox{\Hypertarget{la_8h_a4f5936f125c6714bbd6b3747270f48f0ae27665e3a11966acf84e1613663b8bf2}\label{la_8h_a4f5936f125c6714bbd6b3747270f48f0ae27665e3a11966acf84e1613663b8bf2}} 
L\+A\+\_\+\+R\+E\+G\+\_\+3&First LA register probs \mbox{[}127\+:96\mbox{]} \\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{la_8h_a46f839584a4aa3a3c0a24a103f8e5a1e}\label{la_8h_a46f839584a4aa3a3c0a24a103f8e5a1e}} 
\index{la.\+h@{la.\+h}!get\+\_\+la\+\_\+reg@{get\+\_\+la\+\_\+reg}}
\index{get\+\_\+la\+\_\+reg@{get\+\_\+la\+\_\+reg}!la.\+h@{la.\+h}}
\subsubsection{\texorpdfstring{get\+\_\+la\+\_\+reg()}{get\_la\_reg()}}
{\footnotesize\ttfamily unsigned int get\+\_\+la\+\_\+reg (\begin{DoxyParamCaption}\item[{enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number}}]{reg\+\_\+num }\end{DoxyParamCaption})}

Read data through logic analyers from user projectt to software

\begin{DoxyNote}{Note}
For this to work correctly prob should be configured as output
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em reg\+\_\+num} & logic analyzer register to read from. Usually not all caravel versions has the same numbers of LA registers They might have 4 registers (128 probs between software and user project) or registers (64 probs between software and user project) \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{la_8h_aa59af651665d8938229016610ffeb925}\label{la_8h_aa59af651665d8938229016610ffeb925}} 
\index{la.\+h@{la.\+h}!set\+\_\+la\+\_\+ien@{set\+\_\+la\+\_\+ien}}
\index{set\+\_\+la\+\_\+ien@{set\+\_\+la\+\_\+ien}!la.\+h@{la.\+h}}
\subsubsection{\texorpdfstring{set\+\_\+la\+\_\+ien()}{set\_la\_ien()}}
{\footnotesize\ttfamily void set\+\_\+la\+\_\+ien (\begin{DoxyParamCaption}\item[{enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number}}]{reg\+\_\+num,  }\item[{unsigned int}]{is\+\_\+enable }\end{DoxyParamCaption})}

Setting logic analyzer input enable

Enable as input to the user project. Software sends to user prject


\begin{DoxyParams}{Parameters}
{\em reg\+\_\+num} & logic analyzer register to write to. Usually not all caravel versions has the same numbers of LA registers They might have 4 registers (128 probs between software and user project) or registers (64 probs between software and user project)\\
\hline
{\em is\+\_\+enable} & 32 bits each bit indicate if the corresponding prob enabled as input \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{la_8h_aeed29349be1ae153fde34d62a59b9dfc}\label{la_8h_aeed29349be1ae153fde34d62a59b9dfc}} 
\index{la.\+h@{la.\+h}!set\+\_\+la\+\_\+oen@{set\+\_\+la\+\_\+oen}}
\index{set\+\_\+la\+\_\+oen@{set\+\_\+la\+\_\+oen}!la.\+h@{la.\+h}}
\subsubsection{\texorpdfstring{set\+\_\+la\+\_\+oen()}{set\_la\_oen()}}
{\footnotesize\ttfamily void set\+\_\+la\+\_\+oen (\begin{DoxyParamCaption}\item[{enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number}}]{reg\+\_\+num,  }\item[{unsigned int}]{is\+\_\+enable }\end{DoxyParamCaption})}

Setting logic analyzer output enable

Enable as output from the user project. Software receieves from user prject


\begin{DoxyParams}{Parameters}
{\em reg\+\_\+num} & logic analyzer register to write to. Usually not all caravel versions has the same numbers of LA registers They might have 4 registers (128 probs between software and user project) or registers (64 probs between software and user project)\\
\hline
{\em is\+\_\+enable} & 32 bits each bit indicate if the corresponding prob enabled as output \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{la_8h_a8f614c8578907a47d6826cc8cdb6f1d5}\label{la_8h_a8f614c8578907a47d6826cc8cdb6f1d5}} 
\index{la.\+h@{la.\+h}!set\+\_\+la\+\_\+reg@{set\+\_\+la\+\_\+reg}}
\index{set\+\_\+la\+\_\+reg@{set\+\_\+la\+\_\+reg}!la.\+h@{la.\+h}}
\subsubsection{\texorpdfstring{set\+\_\+la\+\_\+reg()}{set\_la\_reg()}}
{\footnotesize\ttfamily void set\+\_\+la\+\_\+reg (\begin{DoxyParamCaption}\item[{enum \hyperlink{la_8h_a4f5936f125c6714bbd6b3747270f48f0}{la\+\_\+reg\+\_\+number}}]{reg\+\_\+num,  }\item[{unsigned int}]{data }\end{DoxyParamCaption})}

Write data through logic analyers from software to user project

\begin{DoxyNote}{Note}
For this to work correctly prob should be configured as output
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em reg\+\_\+num} & logic analyzer register to write to. Usually not all caravel versions has the same numbers of LA registers They might have 4 registers (128 probs between software and user project) or registers (64 probs between software and user project)\\
\hline
{\em data} & data to write through logic analyzers \\
\hline
\end{DoxyParams}
