# AMBA_-AXI-AMBA_AHB
Design a simple master, slave, arbiter, and decoder_ VHDL

Discription:
1. Size of the data is constant.
2. There is no lock signal.
3. Slave answer is always OK.
4. There is no HPROT. 
