<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='14523' type='14508'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='708'/>
<use f='llvm/llvm/lib/Target/X86/X86EvexToVex.cpp' l='210' c='_ZL24performCustomAdjustmentsRN4llvm12MachineInstrEjPKNS_12X86SubtargetE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='68210' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='68210' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='68646' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='68646' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='2880'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5160' c='_ZL17hasUndefRegUpdatejjb'/>
