read_verilog tests/bcd2seg-gates-cgp/code.v
techmap
cgploss -representation=gates -max_abs_error=0 -max_one_error=0 -generations=100
write_verilog test_out.v