Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/XILINX/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 31e8029cea6d4a53b44366ddc577b0ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ping_Pong_Counter_fpga_t_behav xil_defaultlib.Ping_Pong_Counter_fpga_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.onepulse
Compiling module xil_defaultlib.Parameterized_Ping_Pong_Counter
Compiling module xil_defaultlib.fpga
Compiling module xil_defaultlib.Ping_Pong_Counter_fpga_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ping_Pong_Counter_fpga_t_behav
