$var wire 1 <1> !GND $end
$var wire 1 <2> !Vdd $end
$scope module g $end
  $var wire 1 <1> !GND $end
  $var wire 1 <2> !Vdd $end
$upscope $end
$scope module l $end
  $var wire 1 <1> !GND $end
  $var wire 1 <2> !Vdd $end
  $var wire 1 <4> t $end
  $var wire 1 <4> d[1] $end
  $var wire 1 <3> f $end
  $var wire 1 <3> d[0] $end
  $var wire 1 <5> e $end
$upscope $end
$scope module ja $end
  $var wire 1 <1> !GND $end
  $var wire 1 <2> !Vdd $end
  $var wire 1 <7> t $end
  $var wire 1 <7> d[1] $end
  $var wire 1 <6> f $end
  $var wire 1 <6> d[0] $end
  $var wire 1 <8> e $end
$upscope $end
$scope module jb $end
  $var wire 1 <1> !GND $end
  $var wire 1 <2> !Vdd $end
  $var wire 1 <10> t $end
  $var wire 1 <10> d[1] $end
  $var wire 1 <9> f $end
  $var wire 1 <9> d[0] $end
  $var wire 1 <11> e $end
$upscope $end
$scope module wcon $end
  $var wire 1 <1> !GND $end
  $var wire 1 <2> !Vdd $end
  $var wire 1 <13> t $end
  $var wire 1 <13> d[1] $end
  $var wire 1 <12> f $end
  $var wire 1 <12> d[0] $end
  $var wire 1 <14> e $end
$upscope $end
$scope module wcons $end
  $var wire 1 <1> !GND $end
  $var wire 1 <2> !Vdd $end
  $var wire 1 <13> t $end
  $var wire 1 <13> d[1] $end
  $var wire 1 <12> f $end
  $var wire 1 <12> d[0] $end
  $var wire 1 <15> e $end
$upscope $end
$scope module wconm $end
  $var wire 1 <1> !GND $end
  $var wire 1 <2> !Vdd $end
  $var wire 1 <17> t $end
  $var wire 1 <17> d[1] $end
  $var wire 1 <16> f $end
  $var wire 1 <16> d[0] $end
  $var wire 1 <18> e $end
$upscope $end
$scope module xa $end
  $var wire 1 <1> !GND $end
  $var wire 1 <2> !Vdd $end
  $var wire 1 <20> t $end
  $var wire 1 <20> d[1] $end
  $var wire 1 <19> f $end
  $var wire 1 <19> d[0] $end
  $var wire 1 <21> e $end
$upscope $end
$scope module xb $end
  $var wire 1 <1> !GND $end
  $var wire 1 <2> !Vdd $end
  $var wire 1 <23> t $end
  $var wire 1 <23> d[1] $end
  $var wire 1 <22> f $end
  $var wire 1 <22> d[0] $end
  $var wire 1 <24> e $end
$upscope $end
$scope module xw $end
  $var wire 1 <1> !GND $end
  $var wire 1 <2> !Vdd $end
  $var wire 1 <26> t $end
  $var wire 1 <26> d[1] $end
  $var wire 1 <25> f $end
  $var wire 1 <25> d[0] $end
  $var wire 1 <27> e $end
$upscope $end
$scope module splt $end
  $var wire 1 <1> !GND $end
  $var wire 1 <2> !Vdd $end
  $scope module g $end
    $var wire 1 <1> !GND $end
    $var wire 1 <2> !Vdd $end
  $upscope $end
  $scope module l $end
    $var wire 1 <1> !GND $end
    $var wire 1 <2> !Vdd $end
    $var wire 1 <4> t $end
    $var wire 1 <4> d[1] $end
    $var wire 1 <3> f $end
    $var wire 1 <3> d[0] $end
    $var wire 1 <5> e $end
  $upscope $end
  $scope module c $end
    $var wire 1 <1> !GND $end
    $var wire 1 <2> !Vdd $end
    $var wire 1 <13> t $end
    $var wire 1 <13> d[1] $end
    $var wire 1 <12> f $end
    $var wire 1 <12> d[0] $end
    $var wire 1 <15> e $end
  $upscope $end
  $scope module a $end
    $var wire 1 <1> !GND $end
    $var wire 1 <2> !Vdd $end
    $var wire 1 <7> t $end
    $var wire 1 <7> d[1] $end
    $var wire 1 <6> f $end
    $var wire 1 <6> d[0] $end
    $var wire 1 <8> e $end
  $upscope $end
  $scope module b $end
    $var wire 1 <1> !GND $end
    $var wire 1 <2> !Vdd $end
    $var wire 1 <10> t $end
    $var wire 1 <10> d[1] $end
    $var wire 1 <9> f $end
    $var wire 1 <9> d[0] $end
    $var wire 1 <11> e $end
  $upscope $end
$upscope $end
$scope module mrg $end
  $var wire 1 <1> !GND $end
  $var wire 1 <2> !Vdd $end
  $scope module g $end
    $var wire 1 <1> !GND $end
    $var wire 1 <2> !Vdd $end
  $upscope $end
  $scope module a $end
    $var wire 1 <1> !GND $end
    $var wire 1 <2> !Vdd $end
    $var wire 1 <20> t $end
    $var wire 1 <20> d[1] $end
    $var wire 1 <19> f $end
    $var wire 1 <19> d[0] $end
    $var wire 1 <21> e $end
  $upscope $end
  $scope module b $end
    $var wire 1 <1> !GND $end
    $var wire 1 <2> !Vdd $end
    $var wire 1 <23> t $end
    $var wire 1 <23> d[1] $end
    $var wire 1 <22> f $end
    $var wire 1 <22> d[0] $end
    $var wire 1 <24> e $end
  $upscope $end
  $scope module c $end
    $var wire 1 <1> !GND $end
    $var wire 1 <2> !Vdd $end
    $var wire 1 <17> t $end
    $var wire 1 <17> d[1] $end
    $var wire 1 <16> f $end
    $var wire 1 <16> d[0] $end
    $var wire 1 <18> e $end
  $upscope $end
  $scope module x $end
    $var wire 1 <1> !GND $end
    $var wire 1 <2> !Vdd $end
    $var wire 1 <26> t $end
    $var wire 1 <26> d[1] $end
    $var wire 1 <25> f $end
    $var wire 1 <25> d[0] $end
    $var wire 1 <27> e $end
  $upscope $end
$upscope $end
$scope module cpywcon $end
  $var wire 1 <1> !GND $end
  $var wire 1 <2> !Vdd $end
  $scope module l $end
    $var wire 1 <1> !GND $end
    $var wire 1 <2> !Vdd $end
    $var wire 1 <13> t $end
    $var wire 1 <13> d[1] $end
    $var wire 1 <12> f $end
    $var wire 1 <12> d[0] $end
    $var wire 1 <14> e $end
  $upscope $end
  $scope module r $end
    $var wire 1 <1> !GND $end
    $var wire 1 <2> !Vdd $end
    $var wire 1 <13> t $end
    $var wire 1 <13> d[1] $end
    $var wire 1 <12> f $end
    $var wire 1 <12> d[0] $end
    $var wire 1 <15> e $end
  $upscope $end
$upscope $end
$scope module srcwcon $end
  $var wire 1 <1> !GND $end
  $var wire 1 <2> !Vdd $end
  $scope module g $end
    $var wire 1 <1> !GND $end
    $var wire 1 <2> !Vdd $end
  $upscope $end
  $scope module r $end
    $var wire 1 <1> !GND $end
    $var wire 1 <2> !Vdd $end
    $var wire 1 <13> t $end
    $var wire 1 <13> d[1] $end
    $var wire 1 <12> f $end
    $var wire 1 <12> d[0] $end
    $var wire 1 <14> e $end
  $upscope $end
$upscope $end
