/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.43
Hash     : 3be1735
Date     : Apr 30 2024
Type     : Engineering
Log Time   : Tue Apr 30 07:39:05 2024 GMT

INFO: Created design: i2c. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/.././rtl/i2c.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/.././raptor_sdc.sdc
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: i2c
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/analysis/i2c_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/analysis/i2c_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/analysis/i2c_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/.././rtl/i2c.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/.././rtl/i2c.v' to AST representation.
Generating RTLIL representation for module `\i2c'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top i2c' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \i2c

3.2. Analyzing design hierarchy..
Top module:  \i2c
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: b736dcc2a2, CPU: user 0.25s system 0.03s, MEM: 28.29 MB peak
Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)
Time spent: 81% 4x read_verilog (0 sec), 13% 1x analyze (0 sec), ...
INFO: ANL: Design i2c is analyzed
INFO: ANL: Top Modules: i2c

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: i2c
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/yosys -s i2c.ys -l i2c_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/yosys -s i2c.ys -l i2c_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)


-- Executing script file `i2c.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/.././rtl/i2c.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/.././rtl/i2c.v' to AST representation.
Generating RTLIL representation for module `\i2c'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \i2c

3.2. Analyzing design hierarchy..
Top module:  \i2c
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \i2c

4.17.2. Analyzing design hierarchy..
Top module:  \i2c
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.

4.24. Executing TRIBUF pass.

4.25. Executing DEMINOUT pass (demote inout ports to input or output).

4.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 1342 unused wires.
<suppressed ~1 debug messages>

4.28. Executing CHECK pass (checking for obvious problems).
Checking module i2c...
Found and reported 0 problems.

4.29. Printing statistics.

=== i2c ===

   Number of wires:               2890
   Number of wire bits:           2890
   Number of public wires:        1504
   Number of public wire bits:    1504
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2728
     $and                         1310
     $not                         1386
     $or                            32

4.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~1656 debug messages>
Removed a total of 552 cells.

4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.35. Executing OPT_SHARE pass.

4.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 552 unused wires.
<suppressed ~1 debug messages>

4.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.39. Executing FSM pass (extract and optimize FSM).

4.39.1. Executing FSM_DETECT pass (finding FSMs in design).

4.39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.40. Executing WREDUCE pass (reducing word size of cells).

4.41. Executing PEEPOPT pass (run peephole optimizers).

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.48. Executing OPT_SHARE pass.

4.49. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.55. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.56. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.57. Executing OPT_SHARE pass.

4.58. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.66. Executing OPT_SHARE pass.

4.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.68. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.71. Executing WREDUCE pass (reducing word size of cells).

4.72. Executing PEEPOPT pass (run peephole optimizers).

4.73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.74. Executing DEMUXMAP pass.

4.75. Executing SPLITNETS pass (splitting up multi-bit signals).

4.76. Printing statistics.

=== i2c ===

   Number of wires:               2338
   Number of wire bits:           2338
   Number of public wires:        1504
   Number of public wire bits:    1504
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2176
     $and                         1310
     $not                          834
     $or                            32

4.77. Executing RS_DSP_MULTADD pass.

4.78. Executing WREDUCE pass (reducing word size of cells).

4.79. Executing RS_DSP_MACC pass.

4.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.82. Printing statistics.

=== i2c ===

   Number of wires:               2338
   Number of wire bits:           2338
   Number of public wires:        1504
   Number of public wire bits:    1504
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2176
     $and                         1310
     $not                          834
     $or                            32

4.83. Executing TECHMAP pass (map to technology primitives).

4.83.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.84. Printing statistics.

=== i2c ===

   Number of wires:               2338
   Number of wire bits:           2338
   Number of public wires:        1504
   Number of public wire bits:    1504
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2176
     $and                         1310
     $not                          834
     $or                            32

4.85. Executing TECHMAP pass (map to technology primitives).

4.85.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing RS_DSP_SIMD pass.

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.91. Executing rs_pack_dsp_regs pass.

4.92. Executing RS_DSP_IO_REGS pass.

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.95. Printing statistics.

=== i2c ===

   Number of wires:               2338
   Number of wire bits:           2338
   Number of public wires:        1504
   Number of public wire bits:    1504
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2176
     $and                         1310
     $not                          834
     $or                            32

4.96. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module i2c:
  created 0 $alu and 0 $macc cells.

4.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.102. Executing OPT_SHARE pass.

4.103. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.106. Printing statistics.

=== i2c ===

   Number of wires:               2338
   Number of wire bits:           2338
   Number of public wires:        1504
   Number of public wire bits:    1504
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2176
     $and                         1310
     $not                          834
     $or                            32

4.107. Executing MEMORY pass.

4.107.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.107.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.107.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.107.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.107.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.107.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.107.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.107.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.107.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.107.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.108. Printing statistics.

=== i2c ===

   Number of wires:               2338
   Number of wire bits:           2338
   Number of public wires:        1504
   Number of public wire bits:    1504
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2176
     $and                         1310
     $not                          834
     $or                            32

4.109. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.111. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.112. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.113. Executing Rs_BRAM_Split pass.

4.114. Executing TECHMAP pass (map to technology primitives).

4.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.115. Executing TECHMAP pass (map to technology primitives).

4.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.116. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.122. Executing OPT_SHARE pass.

4.123. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.126. Executing PMUXTREE pass.

4.127. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

4.128. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.129. Executing TECHMAP pass (map to technology primitives).

4.129.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.129.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.129.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~2249 debug messages>

4.130. Printing statistics.

=== i2c ===

   Number of wires:               2338
   Number of wire bits:           2338
   Number of public wires:        1504
   Number of public wire bits:    1504
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2176
     $_AND_                       1310
     $_NOT_                        834
     $_OR_                          32

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.136. Executing OPT_SHARE pass.

4.137. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.141. Executing TECHMAP pass (map to technology primitives).

4.141.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.141.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.142. Printing statistics.

=== i2c ===

   Number of wires:               2338
   Number of wire bits:           2338
   Number of public wires:        1504
   Number of public wire bits:    1504
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2176
     $_AND_                       1310
     $_NOT_                        834
     $_OR_                          32

4.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.148. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.156. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.164. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.165. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.168. Printing statistics.

=== i2c ===

   Number of wires:               2338
   Number of wire bits:           2338
   Number of public wires:        1504
   Number of public wire bits:    1504
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2176
     $_AND_                       1310
     $_NOT_                        834
     $_OR_                          32

   Number of Generic REGs:          0

ABC-DFF iteration : 1

4.169. Executing ABC pass (technology mapping using ABC).

4.169.1. Summary of detected clock domains:
  2176 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.169.2. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 2176 gates and 2312 wires to a netlist network with 136 inputs and 127 outputs (dfl=1).

4.169.2.1. Executing ABC.
[Time = 0.12 sec.]

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.173. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.175. Executing OPT_SHARE pass.

4.176. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.177. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 2312 unused wires.
<suppressed ~1216 debug messages>

4.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.179. Executing ABC pass (technology mapping using ABC).

4.179.1. Summary of detected clock domains:
  1166 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.179.2. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 1166 gates and 1302 wires to a netlist network with 136 inputs and 127 outputs (dfl=1).

4.179.2.1. Executing ABC.
[Time = 0.12 sec.]

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.182. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.183. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.185. Executing OPT_SHARE pass.

4.186. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.187. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 1302 unused wires.
<suppressed ~1 debug messages>

4.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.189. Executing ABC pass (technology mapping using ABC).

4.189.1. Summary of detected clock domains:
  1166 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.189.2. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 1166 gates and 1302 wires to a netlist network with 136 inputs and 127 outputs (dfl=2).

4.189.2.1. Executing ABC.
[Time = 0.26 sec.]

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.192. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.193. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.195. Executing OPT_SHARE pass.

4.196. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.197. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 1302 unused wires.
<suppressed ~1 debug messages>

4.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.199. Executing ABC pass (technology mapping using ABC).

4.199.1. Summary of detected clock domains:
  983 cells in clk={ }, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.199.2. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 983 gates and 1119 wires to a netlist network with 136 inputs and 127 outputs (dfl=2).

4.199.2.1. Executing ABC.
[Time = 0.26 sec.]

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.201. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.203. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.205. Executing OPT_SHARE pass.

4.206. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.207. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 1119 unused wires.
<suppressed ~1 debug messages>

4.208. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.209. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.211. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.212. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.213. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.215. Executing OPT_SHARE pass.

4.216. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.217. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.220. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.221. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.222. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.224. Executing OPT_SHARE pass.

4.225. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.226. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.230. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.231. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.233. Executing OPT_SHARE pass.

4.234. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.236. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.237. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.238. Executing BMUXMAP pass.

4.239. Executing DEMUXMAP pass.

4.240. Executing SPLITNETS pass (splitting up multi-bit signals).

4.241. Executing ABC pass (technology mapping using ABC).

4.241.1. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Extracted 957 gates and 1093 wires to a netlist network with 136 inputs and 127 outputs (dfl=1).

4.241.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 136  #Luts =   315  Max Lvl =   3  Avg Lvl =   2.17  [   0.09 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 136  #Luts =   278  Max Lvl =   3  Avg Lvl =   2.14  [   0.51 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 136  #Luts =   252  Max Lvl =   3  Avg Lvl =   2.11  [   0.51 sec. at Pass 2]{map}[6]
DE:   #PIs = 136  #Luts =   241  Max Lvl =   3  Avg Lvl =   2.12  [   0.52 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 136  #Luts =   233  Max Lvl =   3  Avg Lvl =   2.14  [   0.51 sec. at Pass 4]{map}[16]
DE:   #PIs = 136  #Luts =   233  Max Lvl =   3  Avg Lvl =   2.14  [   0.51 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 136  #Luts =   232  Max Lvl =   3  Avg Lvl =   2.12  [   0.49 sec. at Pass 6]{map}[16]
DE:   #PIs = 136  #Luts =   228  Max Lvl =   3  Avg Lvl =   2.14  [   0.60 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 136  #Luts =   228  Max Lvl =   3  Avg Lvl =   2.14  [   0.47 sec. at Pass 8]{map}[16]
DE:   #PIs = 136  #Luts =   226  Max Lvl =   3  Avg Lvl =   2.13  [   0.49 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 136  #Luts =   226  Max Lvl =   3  Avg Lvl =   2.13  [   0.46 sec. at Pass 10]{map}[16]
DE:   #PIs = 136  #Luts =   224  Max Lvl =   3  Avg Lvl =   2.13  [   0.47 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 136  #Luts =   223  Max Lvl =   3  Avg Lvl =   2.13  [   0.43 sec. at Pass 12]{map}[16]
DE:   #PIs = 136  #Luts =   222  Max Lvl =   3  Avg Lvl =   2.13  [   0.55 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 136  #Luts =   222  Max Lvl =   3  Avg Lvl =   2.13  [   0.46 sec. at Pass 14]{map}[16]
DE:   #PIs = 136  #Luts =   222  Max Lvl =   3  Avg Lvl =   2.13  [   0.47 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 136  #Luts =   222  Max Lvl =   3  Avg Lvl =   2.13  [   0.48 sec. at Pass 16]{map}[16]
DE:   #PIs = 136  #Luts =   219  Max Lvl =   3  Avg Lvl =   2.13  [   0.40 sec. at Pass 17]{pushMap}[16]
DE:   #PIs = 136  #Luts =   219  Max Lvl =   3  Avg Lvl =   2.13  [   0.41 sec. at Pass 18]{pushMap}[16]
DE:   #PIs = 136  #Luts =   219  Max Lvl =   3  Avg Lvl =   2.13  [   0.40 sec. at Pass 18]{pushMap}[16]
DE:   #PIs = 136  #Luts =   219  Max Lvl =   3  Avg Lvl =   2.13  [   0.46 sec. at Pass 19]{postMap}[16]
DE:   #PIs = 136  #Luts =   219  Max Lvl =   3  Avg Lvl =   2.13  [   0.47 sec. at Pass 20]{map}[16]
DE:   #PIs = 136  #Luts =   219  Max Lvl =   3  Avg Lvl =   2.13  [   0.44 sec. at Pass 21]{pushMap}[16]
DE:   #PIs = 136  #Luts =   219  Max Lvl =   3  Avg Lvl =   2.13  [   0.40 sec. at Pass 22]{pushMap}[16]
DE:   #PIs = 136  #Luts =   218  Max Lvl =   3  Avg Lvl =   2.16  [   0.42 sec. at Pass 22]{pushMap}[16]
DE:   #PIs = 136  #Luts =   217  Max Lvl =   3  Avg Lvl =   2.12  [   0.44 sec. at Pass 23]{postMap}[16]
DE:   #PIs = 136  #Luts =   216  Max Lvl =   3  Avg Lvl =   2.17  [   0.43 sec. at Pass 24]{map}[16]
DE:   #PIs = 136  #Luts =   215  Max Lvl =   3  Avg Lvl =   2.17  [   0.49 sec. at Pass 25]{postMap}[16]
DE:   #PIs = 136  #Luts =   214  Max Lvl =   3  Avg Lvl =   2.17  [   0.46 sec. at Pass 26]{map}[16]
DE:   #PIs = 136  #Luts =   214  Max Lvl =   3  Avg Lvl =   2.17  [   0.46 sec. at Pass 27]{postMap}[16]
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.43 sec. at Pass 28]{map}[16]
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.49 sec. at Pass 29]{postMap}[16]
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.48 sec. at Pass 30]{map}[16]
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.55 sec. at Pass 31]{postMap}[16]
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.40 sec. at Pass 32]{pushMap}[16]
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.39 sec. at Pass 33]{pushMap}[16]
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.40 sec. at Pass 33]{pushMap}[16]
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.31 sec. at Pass 34]{finalMap}[16]
DE:   
DE:   total time =   17.24 sec.
[Time = 19.31 sec.]

4.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.243. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.244. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.245. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.246. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.247. Executing OPT_SHARE pass.

4.248. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.249. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 1093 unused wires.
<suppressed ~1 debug messages>

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.251. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.252. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.253. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.254. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.255. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.256. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.257. Executing OPT_SHARE pass.

4.258. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.259. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.262. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.263. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.264. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.265. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.266. Executing OPT_SHARE pass.

4.267. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.268. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.269. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.271. Printing statistics.

=== i2c ===

   Number of wires:                375
   Number of wire bits:            375
   Number of public wires:         289
   Number of public wire bits:     289
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                213
     $lut                          213

4.272. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.273. Executing RS_DFFSR_CONV pass.

4.274. Printing statistics.

=== i2c ===

   Number of wires:                375
   Number of wire bits:            375
   Number of public wires:         289
   Number of public wire bits:     289
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                213
     $lut                          213

4.275. Executing TECHMAP pass (map to technology primitives).

4.275.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.275.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.275.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~335 debug messages>

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~6420 debug messages>

4.277. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.279. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
<suppressed ~1266 debug messages>
Removed a total of 422 cells.

4.280. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.01 sec.]

4.281. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 470 unused wires.
<suppressed ~1 debug messages>

4.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.
<suppressed ~85 debug messages>

4.283. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.284. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.285. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.286. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.287. Executing OPT_SHARE pass.

4.288. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

4.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.291. Executing TECHMAP pass (map to technology primitives).

4.291.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.291.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.292. Executing ABC pass (technology mapping using ABC).

4.292.1. Extracting gate netlist of module `\i2c' to `<abc-temp-dir>/input.blif'..
Extracted 924 gates and 1062 wires to a netlist network with 136 inputs and 127 outputs (dfl=1).

4.292.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.09 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.37 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.42 sec. at Pass 2]{map}[6]
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.46 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.48 sec. at Pass 4]{map}[16]
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.53 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.38 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.39 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.38 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 136  #Luts =   213  Max Lvl =   3  Avg Lvl =   2.17  [   0.26 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =    3.78 sec.
[Time = 5.85 sec.]

4.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

4.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.295. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.296. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c.
Performed a total of 0 changes.

4.297. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c'.
Removed a total of 0 cells.

4.298. Executing OPT_SHARE pass.

4.299. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.300. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 887 unused wires.
<suppressed ~1 debug messages>

4.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c.

RUN-OPT ITERATIONS DONE : 1

4.302. Executing HIERARCHY pass (managing design hierarchy).

4.302.1. Analyzing design hierarchy..
Top module:  \i2c

4.302.2. Analyzing design hierarchy..
Top module:  \i2c
Removed 0 unused modules.

4.303. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.304. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.305. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.306. Executing CLKBUFMAP pass (inserting clock buffers).

4.307. Executing TECHMAP pass (map to technology primitives).

4.307.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.307.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.308. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..

4.309. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port i2c.pi000 using rs__I_BUF.
Mapping port i2c.pi001 using rs__I_BUF.
Mapping port i2c.pi002 using rs__I_BUF.
Mapping port i2c.pi003 using rs__I_BUF.
Mapping port i2c.pi004 using rs__I_BUF.
Mapping port i2c.pi005 using rs__I_BUF.
Mapping port i2c.pi006 using rs__I_BUF.
Mapping port i2c.pi007 using rs__I_BUF.
Mapping port i2c.pi008 using rs__I_BUF.
Mapping port i2c.pi009 using rs__I_BUF.
Mapping port i2c.pi010 using rs__I_BUF.
Mapping port i2c.pi011 using rs__I_BUF.
Mapping port i2c.pi012 using rs__I_BUF.
Mapping port i2c.pi013 using rs__I_BUF.
Mapping port i2c.pi014 using rs__I_BUF.
Mapping port i2c.pi015 using rs__I_BUF.
Mapping port i2c.pi016 using rs__I_BUF.
Mapping port i2c.pi017 using rs__I_BUF.
Mapping port i2c.pi018 using rs__I_BUF.
Mapping port i2c.pi019 using rs__I_BUF.
Mapping port i2c.pi020 using rs__I_BUF.
Mapping port i2c.pi021 using rs__I_BUF.
Mapping port i2c.pi022 using rs__I_BUF.
Mapping port i2c.pi023 using rs__I_BUF.
Mapping port i2c.pi024 using rs__I_BUF.
Mapping port i2c.pi025 using rs__I_BUF.
Mapping port i2c.pi026 using rs__I_BUF.
Mapping port i2c.pi027 using rs__I_BUF.
Mapping port i2c.pi028 using rs__I_BUF.
Mapping port i2c.pi029 using rs__I_BUF.
Mapping port i2c.pi030 using rs__I_BUF.
Mapping port i2c.pi031 using rs__I_BUF.
Mapping port i2c.pi032 using rs__I_BUF.
Mapping port i2c.pi033 using rs__I_BUF.
Mapping port i2c.pi034 using rs__I_BUF.
Mapping port i2c.pi035 using rs__I_BUF.
Mapping port i2c.pi036 using rs__I_BUF.
Mapping port i2c.pi037 using rs__I_BUF.
Mapping port i2c.pi038 using rs__I_BUF.
Mapping port i2c.pi039 using rs__I_BUF.
Mapping port i2c.pi040 using rs__I_BUF.
Mapping port i2c.pi041 using rs__I_BUF.
Mapping port i2c.pi042 using rs__I_BUF.
Mapping port i2c.pi043 using rs__I_BUF.
Mapping port i2c.pi044 using rs__I_BUF.
Mapping port i2c.pi045 using rs__I_BUF.
Mapping port i2c.pi046 using rs__I_BUF.
Mapping port i2c.pi047 using rs__I_BUF.
Mapping port i2c.pi048 using rs__I_BUF.
Mapping port i2c.pi049 using rs__I_BUF.
Mapping port i2c.pi050 using rs__I_BUF.
Mapping port i2c.pi051 using rs__I_BUF.
Mapping port i2c.pi052 using rs__I_BUF.
Mapping port i2c.pi053 using rs__I_BUF.
Mapping port i2c.pi054 using rs__I_BUF.
Mapping port i2c.pi055 using rs__I_BUF.
Mapping port i2c.pi056 using rs__I_BUF.
Mapping port i2c.pi057 using rs__I_BUF.
Mapping port i2c.pi058 using rs__I_BUF.
Mapping port i2c.pi059 using rs__I_BUF.
Mapping port i2c.pi060 using rs__I_BUF.
Mapping port i2c.pi061 using rs__I_BUF.
Mapping port i2c.pi062 using rs__I_BUF.
Mapping port i2c.pi063 using rs__I_BUF.
Mapping port i2c.pi064 using rs__I_BUF.
Mapping port i2c.pi065 using rs__I_BUF.
Mapping port i2c.pi066 using rs__I_BUF.
Mapping port i2c.pi067 using rs__I_BUF.
Mapping port i2c.pi068 using rs__I_BUF.
Mapping port i2c.pi069 using rs__I_BUF.
Mapping port i2c.pi070 using rs__I_BUF.
Mapping port i2c.pi071 using rs__I_BUF.
Mapping port i2c.pi072 using rs__I_BUF.
Mapping port i2c.pi073 using rs__I_BUF.
Mapping port i2c.pi074 using rs__I_BUF.
Mapping port i2c.pi075 using rs__I_BUF.
Mapping port i2c.pi076 using rs__I_BUF.
Mapping port i2c.pi077 using rs__I_BUF.
Mapping port i2c.pi078 using rs__I_BUF.
Mapping port i2c.pi079 using rs__I_BUF.
Mapping port i2c.pi080 using rs__I_BUF.
Mapping port i2c.pi081 using rs__I_BUF.
Mapping port i2c.pi082 using rs__I_BUF.
Mapping port i2c.pi083 using rs__I_BUF.
Mapping port i2c.pi084 using rs__I_BUF.
Mapping port i2c.pi085 using rs__I_BUF.
Mapping port i2c.pi086 using rs__I_BUF.
Mapping port i2c.pi087 using rs__I_BUF.
Mapping port i2c.pi088 using rs__I_BUF.
Mapping port i2c.pi089 using rs__I_BUF.
Mapping port i2c.pi090 using rs__I_BUF.
Mapping port i2c.pi091 using rs__I_BUF.
Mapping port i2c.pi092 using rs__I_BUF.
Mapping port i2c.pi093 using rs__I_BUF.
Mapping port i2c.pi094 using rs__I_BUF.
Mapping port i2c.pi095 using rs__I_BUF.
Mapping port i2c.pi096 using rs__I_BUF.
Mapping port i2c.pi097 using rs__I_BUF.
Mapping port i2c.pi098 using rs__I_BUF.
Mapping port i2c.pi099 using rs__I_BUF.
Mapping port i2c.pi100 using rs__I_BUF.
Mapping port i2c.pi101 using rs__I_BUF.
Mapping port i2c.pi102 using rs__I_BUF.
Mapping port i2c.pi103 using rs__I_BUF.
Mapping port i2c.pi104 using rs__I_BUF.
Mapping port i2c.pi105 using rs__I_BUF.
Mapping port i2c.pi106 using rs__I_BUF.
Mapping port i2c.pi107 using rs__I_BUF.
Mapping port i2c.pi108 using rs__I_BUF.
Mapping port i2c.pi109 using rs__I_BUF.
Mapping port i2c.pi110 using rs__I_BUF.
Mapping port i2c.pi111 using rs__I_BUF.
Mapping port i2c.pi112 using rs__I_BUF.
Mapping port i2c.pi113 using rs__I_BUF.
Mapping port i2c.pi114 using rs__I_BUF.
Mapping port i2c.pi115 using rs__I_BUF.
Mapping port i2c.pi116 using rs__I_BUF.
Mapping port i2c.pi117 using rs__I_BUF.
Mapping port i2c.pi118 using rs__I_BUF.
Mapping port i2c.pi119 using rs__I_BUF.
Mapping port i2c.pi120 using rs__I_BUF.
Mapping port i2c.pi121 using rs__I_BUF.
Mapping port i2c.pi122 using rs__I_BUF.
Mapping port i2c.pi123 using rs__I_BUF.
Mapping port i2c.pi124 using rs__I_BUF.
Mapping port i2c.pi125 using rs__I_BUF.
Mapping port i2c.pi126 using rs__I_BUF.
Mapping port i2c.pi127 using rs__I_BUF.
Mapping port i2c.pi128 using rs__I_BUF.
Mapping port i2c.pi129 using rs__I_BUF.
Mapping port i2c.pi130 using rs__I_BUF.
Mapping port i2c.pi131 using rs__I_BUF.
Mapping port i2c.pi132 using rs__I_BUF.
Mapping port i2c.pi133 using rs__I_BUF.
Mapping port i2c.pi134 using rs__I_BUF.
Mapping port i2c.pi135 using rs__I_BUF.
Mapping port i2c.pi136 using rs__I_BUF.
Mapping port i2c.pi137 using rs__I_BUF.
Mapping port i2c.pi138 using rs__I_BUF.
Mapping port i2c.pi139 using rs__I_BUF.
Mapping port i2c.pi140 using rs__I_BUF.
Mapping port i2c.pi141 using rs__I_BUF.
Mapping port i2c.pi142 using rs__I_BUF.
Mapping port i2c.pi143 using rs__I_BUF.
Mapping port i2c.pi144 using rs__I_BUF.
Mapping port i2c.pi145 using rs__I_BUF.
Mapping port i2c.pi146 using rs__I_BUF.
Mapping port i2c.po000 using rs__O_BUF.
Mapping port i2c.po001 using rs__O_BUF.
Mapping port i2c.po002 using rs__O_BUF.
Mapping port i2c.po003 using rs__O_BUF.
Mapping port i2c.po004 using rs__O_BUF.
Mapping port i2c.po005 using rs__O_BUF.
Mapping port i2c.po006 using rs__O_BUF.
Mapping port i2c.po007 using rs__O_BUF.
Mapping port i2c.po008 using rs__O_BUF.
Mapping port i2c.po009 using rs__O_BUF.
Mapping port i2c.po010 using rs__O_BUF.
Mapping port i2c.po011 using rs__O_BUF.
Mapping port i2c.po012 using rs__O_BUF.
Mapping port i2c.po013 using rs__O_BUF.
Mapping port i2c.po014 using rs__O_BUF.
Mapping port i2c.po015 using rs__O_BUF.
Mapping port i2c.po016 using rs__O_BUF.
Mapping port i2c.po017 using rs__O_BUF.
Mapping port i2c.po018 using rs__O_BUF.
Mapping port i2c.po019 using rs__O_BUF.
Mapping port i2c.po020 using rs__O_BUF.
Mapping port i2c.po021 using rs__O_BUF.
Mapping port i2c.po022 using rs__O_BUF.
Mapping port i2c.po023 using rs__O_BUF.
Mapping port i2c.po024 using rs__O_BUF.
Mapping port i2c.po025 using rs__O_BUF.
Mapping port i2c.po026 using rs__O_BUF.
Mapping port i2c.po027 using rs__O_BUF.
Mapping port i2c.po028 using rs__O_BUF.
Mapping port i2c.po029 using rs__O_BUF.
Mapping port i2c.po030 using rs__O_BUF.
Mapping port i2c.po031 using rs__O_BUF.
Mapping port i2c.po032 using rs__O_BUF.
Mapping port i2c.po033 using rs__O_BUF.
Mapping port i2c.po034 using rs__O_BUF.
Mapping port i2c.po035 using rs__O_BUF.
Mapping port i2c.po036 using rs__O_BUF.
Mapping port i2c.po037 using rs__O_BUF.
Mapping port i2c.po038 using rs__O_BUF.
Mapping port i2c.po039 using rs__O_BUF.
Mapping port i2c.po040 using rs__O_BUF.
Mapping port i2c.po041 using rs__O_BUF.
Mapping port i2c.po042 using rs__O_BUF.
Mapping port i2c.po043 using rs__O_BUF.
Mapping port i2c.po044 using rs__O_BUF.
Mapping port i2c.po045 using rs__O_BUF.
Mapping port i2c.po046 using rs__O_BUF.
Mapping port i2c.po047 using rs__O_BUF.
Mapping port i2c.po048 using rs__O_BUF.
Mapping port i2c.po049 using rs__O_BUF.
Mapping port i2c.po050 using rs__O_BUF.
Mapping port i2c.po051 using rs__O_BUF.
Mapping port i2c.po052 using rs__O_BUF.
Mapping port i2c.po053 using rs__O_BUF.
Mapping port i2c.po054 using rs__O_BUF.
Mapping port i2c.po055 using rs__O_BUF.
Mapping port i2c.po056 using rs__O_BUF.
Mapping port i2c.po057 using rs__O_BUF.
Mapping port i2c.po058 using rs__O_BUF.
Mapping port i2c.po059 using rs__O_BUF.
Mapping port i2c.po060 using rs__O_BUF.
Mapping port i2c.po061 using rs__O_BUF.
Mapping port i2c.po062 using rs__O_BUF.
Mapping port i2c.po063 using rs__O_BUF.
Mapping port i2c.po064 using rs__O_BUF.
Mapping port i2c.po065 using rs__O_BUF.
Mapping port i2c.po066 using rs__O_BUF.
Mapping port i2c.po067 using rs__O_BUF.
Mapping port i2c.po068 using rs__O_BUF.
Mapping port i2c.po069 using rs__O_BUF.
Mapping port i2c.po070 using rs__O_BUF.
Mapping port i2c.po071 using rs__O_BUF.
Mapping port i2c.po072 using rs__O_BUF.
Mapping port i2c.po073 using rs__O_BUF.
Mapping port i2c.po074 using rs__O_BUF.
Mapping port i2c.po075 using rs__O_BUF.
Mapping port i2c.po076 using rs__O_BUF.
Mapping port i2c.po077 using rs__O_BUF.
Mapping port i2c.po078 using rs__O_BUF.
Mapping port i2c.po079 using rs__O_BUF.
Mapping port i2c.po080 using rs__O_BUF.
Mapping port i2c.po081 using rs__O_BUF.
Mapping port i2c.po082 using rs__O_BUF.
Mapping port i2c.po083 using rs__O_BUF.
Mapping port i2c.po084 using rs__O_BUF.
Mapping port i2c.po085 using rs__O_BUF.
Mapping port i2c.po086 using rs__O_BUF.
Mapping port i2c.po087 using rs__O_BUF.
Mapping port i2c.po088 using rs__O_BUF.
Mapping port i2c.po089 using rs__O_BUF.
Mapping port i2c.po090 using rs__O_BUF.
Mapping port i2c.po091 using rs__O_BUF.
Mapping port i2c.po092 using rs__O_BUF.
Mapping port i2c.po093 using rs__O_BUF.
Mapping port i2c.po094 using rs__O_BUF.
Mapping port i2c.po095 using rs__O_BUF.
Mapping port i2c.po096 using rs__O_BUF.
Mapping port i2c.po097 using rs__O_BUF.
Mapping port i2c.po098 using rs__O_BUF.
Mapping port i2c.po099 using rs__O_BUF.
Mapping port i2c.po100 using rs__O_BUF.
Mapping port i2c.po101 using rs__O_BUF.
Mapping port i2c.po102 using rs__O_BUF.
Mapping port i2c.po103 using rs__O_BUF.
Mapping port i2c.po104 using rs__O_BUF.
Mapping port i2c.po105 using rs__O_BUF.
Mapping port i2c.po106 using rs__O_BUF.
Mapping port i2c.po107 using rs__O_BUF.
Mapping port i2c.po108 using rs__O_BUF.
Mapping port i2c.po109 using rs__O_BUF.
Mapping port i2c.po110 using rs__O_BUF.
Mapping port i2c.po111 using rs__O_BUF.
Mapping port i2c.po112 using rs__O_BUF.
Mapping port i2c.po113 using rs__O_BUF.
Mapping port i2c.po114 using rs__O_BUF.
Mapping port i2c.po115 using rs__O_BUF.
Mapping port i2c.po116 using rs__O_BUF.
Mapping port i2c.po117 using rs__O_BUF.
Mapping port i2c.po118 using rs__O_BUF.
Mapping port i2c.po119 using rs__O_BUF.
Mapping port i2c.po120 using rs__O_BUF.
Mapping port i2c.po121 using rs__O_BUF.
Mapping port i2c.po122 using rs__O_BUF.
Mapping port i2c.po123 using rs__O_BUF.
Mapping port i2c.po124 using rs__O_BUF.
Mapping port i2c.po125 using rs__O_BUF.
Mapping port i2c.po126 using rs__O_BUF.
Mapping port i2c.po127 using rs__O_BUF.
Mapping port i2c.po128 using rs__O_BUF.
Mapping port i2c.po129 using rs__O_BUF.
Mapping port i2c.po130 using rs__O_BUF.
Mapping port i2c.po131 using rs__O_BUF.
Mapping port i2c.po132 using rs__O_BUF.
Mapping port i2c.po133 using rs__O_BUF.
Mapping port i2c.po134 using rs__O_BUF.
Mapping port i2c.po135 using rs__O_BUF.
Mapping port i2c.po136 using rs__O_BUF.
Mapping port i2c.po137 using rs__O_BUF.
Mapping port i2c.po138 using rs__O_BUF.
Mapping port i2c.po139 using rs__O_BUF.
Mapping port i2c.po140 using rs__O_BUF.
Mapping port i2c.po141 using rs__O_BUF.

4.310. Executing TECHMAP pass (map to technology primitives).

4.310.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.310.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~295 debug messages>

4.311. Printing statistics.

=== i2c ===

   Number of wires:               1531
   Number of wire bits:           1531
   Number of public wires:         289
   Number of public wire bits:     289
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                502
     $lut                          213
     I_BUF                         147
     O_BUF                         142

4.312. Executing TECHMAP pass (map to technology primitives).

4.312.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.312.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~1945 debug messages>

4.313. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c..
Removed 0 unused cells and 1308 unused wires.
<suppressed ~1 debug messages>

4.314. Executing SPLITNETS pass (splitting up multi-bit signals).

4.315. Executing HIERARCHY pass (managing design hierarchy).

4.315.1. Analyzing design hierarchy..
Top module:  \i2c

4.315.2. Analyzing design hierarchy..
Top module:  \i2c
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

4.316. Printing statistics.

=== i2c ===

   Number of wires:                649
   Number of wire bits:            649
   Number of public wires:         289
   Number of public wire bits:     289
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                502
     I_BUF                         147
     LUT2                           10
     LUT3                           11
     LUT4                           63
     LUT5                           36
     LUT6                           93
     O_BUF                         142

   Number of LUTs:                 213
   Number of REGs:                   0
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\i2c'.

5.1. Executing BLIF backend.

5.2. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_i2c.
<suppressed ~1 debug messages>

5.3. Executing Verilog backend.
Dumping module `\i2c'.

5.3.1. Executing BLIF backend.
Run Script

5.3.2. Executing Verilog backend.
Dumping module `\i2c'.

5.3.2.1. Executing BLIF backend.

5.3.2.2. Executing Verilog backend.
Dumping module `\fabric_i2c'.

5.3.2.2.1. Executing BLIF backend.

End of script. Logfile hash: 7c63c2600a, CPU: user 6.51s system 0.16s, MEM: 62.54 MB peak
Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)
Time spent: 97% 6x abc (259 sec), 0% 49x opt_expr (2 sec), ...
INFO: SYN: Design i2c is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: i2c
INFO: PAC: ##################################################
INFO: PAC: Constraint: create_clock -period 2.5 -name rscga_virt_clk 
INFO: PAC: Constraint: set_input_delay 0 -clock rscga_virt_clk [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 0 -clock rscga_virt_clk [get_ports {*}] 
INFO: PAC: Constraint: set_clock_uncertainty 0.298 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/synthesis/fabric_i2c_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report i2c_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top i2c --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/routing/fabric_i2c_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/synthesis/fabric_i2c_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report i2c_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top i2c --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/routing/fabric_i2c_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_i2c_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.08 seconds (max_rss 17.4 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/routing/fabric_i2c_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.05 seconds (max_rss 18.2 MiB, delta_rss +0.8 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/synthesis/fabric_i2c_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 20.0 MiB, delta_rss +1.8 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  148 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 148
# Clean circuit took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 773
    .input :     136
    .output:     275
    0-LUT  :       1
    6-LUT  :     361
  Nets  : 498
    Avg Fanout:     2.9
    Max Fanout:   148.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 1964
  Timing Graph Edges: 2657
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$po141'
Warning 168: set_input_delay command matched but was not applied to primary output '$iopadmap$po140'
Warning 169: set_input_delay command matched but was not applied to primary output '$iopadmap$po139'
Warning 170: set_input_delay command matched but was not applied to primary output '$iopadmap$po138'
Warning 171: set_input_delay command matched but was not applied to primary output '$iopadmap$po137'
Warning 172: set_input_delay command matched but was not applied to primary output '$iopadmap$po136'
Warning 173: set_input_delay command matched but was not applied to primary output '$iopadmap$po135'
Warning 174: set_input_delay command matched but was not applied to primary output '$iopadmap$po134'
Warning 175: set_input_delay command matched but was not applied to primary output '$iopadmap$po133'
Warning 176: set_input_delay command matched but was not applied to primary output '$iopadmap$po132'
Warning 177: set_input_delay command matched but was not applied to primary output '$iopadmap$po131'
Warning 178: set_input_delay command matched but was not applied to primary output '$iopadmap$po130'
Warning 179: set_input_delay command matched but was not applied to primary output '$iopadmap$po129'
Warning 180: set_input_delay command matched but was not applied to primary output '$iopadmap$po128'
Warning 181: set_input_delay command matched but was not applied to primary output '$iopadmap$po127'
Warning 182: set_input_delay command matched but was not applied to primary output '$iopadmap$po126'
Warning 183: set_input_delay command matched but was not applied to primary output '$iopadmap$po125'
Warning 184: set_input_delay command matched but was not applied to primary output '$iopadmap$po124'
Warning 185: set_input_delay command matched but was not applied to primary output '$iopadmap$po123'
Warning 186: set_input_delay command matched but was not applied to primary output '$iopadmap$po122'
Warning 187: set_input_delay command matched but was not applied to primary output '$iopadmap$po121'
Warning 188: set_input_delay command matched but was not applied to primary output '$iopadmap$po120'
Warning 189: set_input_delay command matched but was not applied to primary output '$iopadmap$po119'
Warning 190: set_input_delay command matched but was not applied to primary output '$iopadmap$po118'
Warning 191: set_input_delay command matched but was not applied to primary output '$iopadmap$po117'
Warning 192: set_input_delay command matched but was not applied to primary output '$iopadmap$po116'
Warning 193: set_input_delay command matched but was not applied to primary output '$iopadmap$po115'
Warning 194: set_input_delay command matched but was not applied to primary output '$iopadmap$po114'
Warning 195: set_input_delay command matched but was not applied to primary output '$iopadmap$po113'
Warning 196: set_input_delay command matched but was not applied to primary output '$iopadmap$po112'
Warning 197: set_input_delay command matched but was not applied to primary output '$iopadmap$po111'
Warning 198: set_input_delay command matched but was not applied to primary output '$iopadmap$po110'
Warning 199: set_input_delay command matched but was not applied to primary output '$iopadmap$po109'
Warning 200: set_input_delay command matched but was not applied to primary output '$iopadmap$po108'
Warning 201: set_input_delay command matched but was not applied to primary output '$iopadmap$po107'
Warning 202: set_input_delay command matched but was not applied to primary output '$iopadmap$po106'
Warning 203: set_input_delay command matched but was not applied to primary output '$iopadmap$po105'
Warning 204: set_input_delay command matched but was not applied to primary output '$iopadmap$po104'
Warning 205: set_input_delay command matched but was not applied to primary output '$iopadmap$po103'
Warning 206: set_input_delay command matched but was not applied to primary output '$iopadmap$po102'
Warning 207: set_input_delay command matched but was not applied to primary output '$iopadmap$po101'
Warning 208: set_input_delay command matched but was not applied to primary output '$iopadmap$po100'
Warning 209: set_input_delay command matched but was not applied to primary output '$iopadmap$po099'
Warning 210: set_input_delay command matched but was not applied to primary output '$iopadmap$po098'
Warning 211: set_input_delay command matched but was not applied to primary output '$iopadmap$po097'
Warning 212: set_input_delay command matched but was not applied to primary output '$iopadmap$po096'
Warning 213: set_input_delay command matched but was not applied to primary output '$iopadmap$po095'
Warning 214: set_input_delay command matched but was not applied to primary output '$iopadmap$po094'
Warning 215: set_input_delay command matched but was not applied to primary output '$iopadmap$po093'
Warning 216: set_input_delay command matched but was not applied to primary output '$iopadmap$po092'
Warning 217: set_input_delay command matched but was not applied to primary output '$iopadmap$po091'
Warning 218: set_input_delay command matched but was not applied to primary output '$iopadmap$po090'
Warning 219: set_input_delay command matched but was not applied to primary output '$iopadmap$po089'
Warning 220: set_input_delay command matched but was not applied to primary output '$iopadmap$po088'
Warning 221: set_input_delay command matched but was not applied to primary output '$iopadmap$po087'
Warning 222: set_input_delay command matched but was not applied to primary output '$iopadmap$po086'
Warning 223: set_input_delay command matched but was not applied to primary output '$iopadmap$po084'
Warning 224: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19488'
Warning 225: set_input_delay command matched but was not applied to primary output '$iopadmap$po083'
Warning 226: set_input_delay command matched but was not applied to primary output '$iopadmap$po082'
Warning 227: set_input_delay command matched but was not applied to primary output '$iopadmap$po081'
Warning 228: set_input_delay command matched but was not applied to primary output '$iopadmap$po079'
Warning 229: set_input_delay command matched but was not applied to primary output '$iopadmap$po078'
Warning 230: set_input_delay command matched but was not applied to primary output '$iopadmap$po077'
Warning 231: set_input_delay command matched but was not applied to primary output '$iopadmap$po076'
Warning 232: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19533'
Warning 233: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19448'
Warning 234: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19510'
Warning 235: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19426'
Warning 236: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19414'
Warning 237: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19396'
Warning 238: set_input_delay command matched but was not applied to primary output '$iopadmap$po068'
Warning 239: set_input_delay command matched but was not applied to primary output '$iopadmap$po069'
Warning 240: set_input_delay command matched but was not applied to primary output '$iopadmap$po070'
Warning 241: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19476'
Warning 242: set_input_delay command matched but was not applied to primary output '$iopadmap$po071'
Warning 243: set_input_delay command matched but was not applied to primary output '$iopadmap$po073'
Warning 244: set_input_delay command matched but was not applied to primary output '$iopadmap$po074'
Warning 245: set_input_delay command matched but was not applied to primary output '$iopadmap$po085'
Warning 246: set_input_delay command matched but was not applied to primary output '$iopadmap$po080'
Warning 247: set_input_delay command matched but was not applied to primary output '$iopadmap$po075'
Warning 248: set_input_delay command matched but was not applied to primary output '$iopadmap$po072'
Warning 249: set_input_delay command matched but was not applied to primary output '$iopadmap$po067'
Warning 250: set_input_delay command matched but was not applied to primary output '$iopadmap$po059'
Warning 251: set_input_delay command matched but was not applied to primary output '$iopadmap$po056'
Warning 252: set_input_delay command matched but was not applied to primary output '$iopadmap$po047'
Warning 253: set_input_delay command matched but was not applied to primary output '$iopadmap$po045'
Warning 254: set_input_delay command matched but was not applied to primary output '$iopadmap$po040'
Warning 255: set_input_delay command matched but was not applied to primary output '$iopadmap$po035'
Warning 256: set_input_delay command matched but was not applied to primary output '$iopadmap$po033'
Warning 257: set_input_delay command matched but was not applied to primary output '$iopadmap$po027'
Warning 258: set_input_delay command matched but was not applied to primary output '$iopadmap$po018'
Warning 259: set_input_delay command matched but was not applied to primary output '$iopadmap$po036'
Warning 260: set_input_delay command matched but was not applied to primary output '$iopadmap$po037'
Warning 261: set_input_delay command matched but was not applied to primary output '$iopadmap$po038'
Warning 262: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19492'
Warning 263: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19470'
Warning 264: set_input_delay command matched but was not applied to primary output '$iopadmap$po039'
Warning 265: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19416'
Warning 266: set_input_delay command matched but was not applied to primary output '$iopadmap$po041'
Warning 267: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19472'
Warning 268: set_input_delay command matched but was not applied to primary output '$iopadmap$po042'
Warning 269: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19452'
Warning 270: set_input_delay command matched but was not applied to primary output '$iopadmap$po043'
Warning 271: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19436'
Warning 272: set_input_delay command matched but was not applied to primary output '$iopadmap$po044'
Warning 273: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19424'
Warning 274: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19392'
Warning 275: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19496'
Warning 276: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19508'
Warning 277: set_input_delay command matched but was not applied to primary output '$iopadmap$po046'
Warning 278: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19430'
Warning 279: set_input_delay command matched but was not applied to primary output '$iopadmap$po048'
Warning 280: set_input_delay command matched but was not applied to primary output '$iopadmap$po049'
Warning 281: set_input_delay command matched but was not applied to primary output '$iopadmap$po050'
Warning 282: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19462'
Warning 283: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19512'
Warning 284: set_input_delay command matched but was not applied to primary output '$iopadmap$po051'
Warning 285: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19418'
Warning 286: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19432'
Warning 287: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19420'
Warning 288: set_input_delay command matched but was not applied to primary output '$iopadmap$po052'
Warning 289: set_input_delay command matched but was not applied to primary output '$iopadmap$po053'
Warning 290: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19400'
Warning 291: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19398'
Warning 292: set_input_delay command matched but was not applied to primary output '$iopadmap$po054'
Warning 293: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19443'
Warning 294: set_input_delay command matched but was not applied to primary output '$iopadmap$po055'
Warning 295: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19428'
Warning 296: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19425'
Warning 297: set_input_delay command matched but was not applied to primary output '$iopadmap$po057'
Warning 298: set_input_delay command matched but was not applied to primary output '$iopadmap$po058'
Warning 299: set_input_delay command matched but was not applied to primary output '$iopadmap$po060'
Warning 300: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19421'
Warning 301: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19520'
Warning 302: set_input_delay command matched but was not applied to primary output '$iopadmap$po061'
Warning 303: set_input_delay command matched but was not applied to primary output '$iopadmap$po062'
Warning 304: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19474'
Warning 305: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19446'
Warning 306: set_input_delay command matched but was not applied to primary output '$iopadmap$po063'
Warning 307: set_input_delay command matched but was not applied to primary output '$iopadmap$po064'
Warning 308: set_input_delay command matched but was not applied to primary output '$iopadmap$po065'
Warning 309: set_input_delay command matched but was not applied to primary output '$iopadmap$po066'
Warning 310: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19484'
Warning 311: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19524'
Warning 312: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19504'
Warning 313: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19434'
Warning 314: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19526'
Warning 315: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19391'
Warning 316: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19460'
Warning 317: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19497'
Warning 318: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19494'
Warning 319: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19464'
Warning 320: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19453'
Warning 321: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19498'
Warning 322: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19466'
Warning 323: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19463'
Warning 324: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19534'
Warning 325: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19530'
Warning 326: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19532'
Warning 327: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19456'
Warning 328: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19410'
Warning 329: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19514'
Warning 330: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19529'
Warning 331: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19402'
Warning 332: set_input_delay command matched but was not applied to primary output '$iopadmap$po015'
Warning 333: set_input_delay command matched but was not applied to primary output '$iopadmap$po016'
Warning 334: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19412'
Warning 335: set_input_delay command matched but was not applied to primary output '$iopadmap$po017'
Warning 336: set_input_delay command matched but was not applied to primary output '$iopadmap$po019'
Warning 337: set_input_delay command matched but was not applied to primary output '$iopadmap$po020'
Warning 338: set_input_delay command matched but was not applied to primary output '$iopadmap$po021'
Warning 339: set_input_delay command matched but was not applied to primary output '$iopadmap$po022'
Warning 340: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19502'
Warning 341: set_input_delay command matched but was not applied to primary output '$iopadmap$po023'
Warning 342: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19444'
Warning 343: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19531'
Warning 344: set_input_delay command matched but was not applied to primary output '$iopadmap$po024'
Warning 345: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19528'
Warning 346: set_input_delay command matched but was not applied to primary output '$iopadmap$po025'
Warning 347: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19521'
Warning 348: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19527'
Warning 349: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19500'
Warning 350: set_input_delay command matched but was not applied to primary output '$iopadmap$po026'
Warning 351: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19525'
Warning 352: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19523'
Warning 353: set_input_delay command matched but was not applied to primary output '$iopadmap$po028'
Warning 354: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19490'
Warning 355: set_input_delay command matched but was not applied to primary output '$iopadmap$po029'
Warning 356: set_input_delay command matched but was not applied to primary output '$iopadmap$po030'
Warning 357: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19516'
Warning 358: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19519'
Warning 359: set_input_delay command matched but was not applied to primary output '$iopadmap$po031'
Warning 360: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19511'
Warning 361: set_input_delay command matched but was not applied to primary output '$iopadmap$po032'
Warning 362: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19390'
Warning 363: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19513'
Warning 364: set_input_delay command matched but was not applied to primary output '$iopadmap$po034'
Warning 365: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19509'
Warning 366: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19478'
Warning 367: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19507'
Warning 368: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19503'
Warning 369: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19422'
Warning 370: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19501'
Warning 371: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19499'
Warning 372: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19495'
Warning 373: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19493'
Warning 374: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19489'
Warning 375: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19487'
Warning 376: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19450'
Warning 377: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19485'
Warning 378: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19483'
Warning 379: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19481'
Warning 380: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19479'
Warning 381: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19477'
Warning 382: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19469'
Warning 383: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19473'
Warning 384: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19505'
Warning 385: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19471'
Warning 386: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19467'
Warning 387: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19465'
Warning 388: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19461'
Warning 389: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19459'
Warning 390: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19455'
Warning 391: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19451'
Warning 392: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19447'
Warning 393: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19445'
Warning 394: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19457'
Warning 395: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19441'
Warning 396: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19435'
Warning 397: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19439'
Warning 398: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19437'
Warning 399: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19433'
Warning 400: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19431'
Warning 401: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19517'
Warning 402: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19440'
Warning 403: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19482'
Warning 404: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19404'
Warning 405: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19394'
Warning 406: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19406'
Warning 407: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19429'
Warning 408: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19408'
Warning 409: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19427'
Warning 410: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19486'
Warning 411: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19442'
Warning 412: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19438'
Warning 413: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19491'
Warning 414: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19423'
Warning 415: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19407'
Warning 416: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19506'
Warning 417: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19419'
Warning 418: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19468'
Warning 419: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19449'
Warning 420: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19417'
Warning 421: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19415'
Warning 422: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19413'
Warning 423: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19411'
Warning 424: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19522'
Warning 425: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19518'
Warning 426: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19409'
Warning 427: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19475'
Warning 428: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19388'
Warning 429: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19458'
Warning 430: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19405'
Warning 431: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19403'
Warning 432: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19401'
Warning 433: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19454'
Warning 434: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19399'
Warning 435: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19397'
Warning 436: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19395'
Warning 437: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19480'
Warning 438: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19393'
Warning 439: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19389'
Warning 440: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19515'
Warning 441: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19387'
Warning 442: set_output_delay command matched but was not applied to primary input '$iopadmap$pi143'
Warning 443: set_output_delay command matched but was not applied to primary input '$iopadmap$pi133'
Warning 444: set_output_delay command matched but was not applied to primary input '$iopadmap$pi129'
Warning 445: set_output_delay command matched but was not applied to primary input '$iopadmap$pi122'
Warning 446: set_output_delay command matched but was not applied to primary input '$iopadmap$pi119'
Warning 447: set_output_delay command matched but was not applied to primary input '$iopadmap$pi093'
Warning 448: set_output_delay command matched but was not applied to primary input '$iopadmap$pi085'
Warning 449: set_output_delay command matched but was not applied to primary input '$iopadmap$pi080'
Warning 450: set_output_delay command matched but was not applied to primary input '$iopadmap$pi069'
Warning 451: set_output_delay command matched but was not applied to primary input '$iopadmap$pi064'
Warning 452: set_output_delay command matched but was not applied to primary input '$iopadmap$pi063'
Warning 453: set_output_delay command matched but was not applied to primary input '$iopadmap$pi062'
Warning 454: set_output_delay command matched but was not applied to primary input '$iopadmap$pi057'
Warning 455: set_output_delay command matched but was not applied to primary input '$iopadmap$pi048'
Warning 456: set_output_delay command matched but was not applied to primary input '$iopadmap$pi029'
Warning 457: set_output_delay command matched but was not applied to primary input '$iopadmap$pi025'
Warning 458: set_output_delay command matched but was not applied to primary input '$iopadmap$pi013'
Warning 459: set_output_delay command matched but was not applied to primary input '$iopadmap$pi006'
Warning 460: set_output_delay command matched but was not applied to primary input '$iopadmap$pi000'
Warning 461: set_output_delay command matched but was not applied to primary input '$iopadmap$pi033'
Warning 462: set_output_delay command matched but was not applied to primary input '$iopadmap$pi131'
Warning 463: set_output_delay command matched but was not applied to primary input '$iopadmap$pi046'
Warning 464: set_output_delay command matched but was not applied to primary input '$iopadmap$pi132'
Warning 465: set_output_delay command matched but was not applied to primary input '$iopadmap$pi047'
Warning 466: set_output_delay command matched but was not applied to primary input '$iopadmap$pi049'
Warning 467: set_output_delay command matched but was not applied to primary input '$iopadmap$pi050'
Warning 468: set_output_delay command matched but was not applied to primary input '$iopadmap$pi051'
Warning 469: set_output_delay command matched but was not applied to primary input '$iopadmap$pi052'
Warning 470: set_output_delay command matched but was not applied to primary input '$iopadmap$pi034'
Warning 471: set_output_delay command matched but was not applied to primary input '$iopadmap$pi053'
Warning 472: set_output_delay command matched but was not applied to primary input '$iopadmap$pi054'
Warning 473: set_output_delay command matched but was not applied to primary input '$iopadmap$pi134'
Warning 474: set_output_delay command matched but was not applied to primary input '$iopadmap$pi135'
Warning 475: set_output_delay command matched but was not applied to primary input '$iopadmap$pi055'
Warning 476: set_output_delay command matched but was not applied to primary input '$iopadmap$pi056'
Warning 477: set_output_delay command matched but was not applied to primary input '$iopadmap$pi058'
Warning 478: set_output_delay command matched but was not applied to primary input '$iopadmap$pi035'
Warning 479: set_output_delay command matched but was not applied to primary input '$iopadmap$pi059'
Warning 480: set_output_delay command matched but was not applied to primary input '$iopadmap$pi060'
Warning 481: set_output_delay command matched but was not applied to primary input '$iopadmap$pi136'
Warning 482: set_output_delay command matched but was not applied to primary input '$iopadmap$pi061'
Warning 483: set_output_delay command matched but was not applied to primary input '$iopadmap$pi065'
Warning 484: set_output_delay command matched but was not applied to primary input '$iopadmap$pi066'
Warning 485: set_output_delay command matched but was not applied to primary input '$iopadmap$pi067'
Warning 486: set_output_delay command matched but was not applied to primary input '$iopadmap$pi036'
Warning 487: set_output_delay command matched but was not applied to primary input '$iopadmap$pi068'
Warning 488: set_output_delay command matched but was not applied to primary input '$iopadmap$pi001'
Warning 489: set_output_delay command matched but was not applied to primary input '$iopadmap$pi137'
Warning 490: set_output_delay command matched but was not applied to primary input '$iopadmap$pi002'
Warning 491: set_output_delay command matched but was not applied to primary input '$iopadmap$pi037'
Warning 492: set_output_delay command matched but was not applied to primary input '$iopadmap$pi138'
Warning 493: set_output_delay command matched but was not applied to primary input '$iopadmap$pi070'
Warning 494: set_output_delay command matched but was not applied to primary input '$iopadmap$pi003'
Warning 495: set_output_delay command matched but was not applied to primary input '$iopadmap$pi071'
Warning 496: set_output_delay command matched but was not applied to primary input '$iopadmap$pi072'
Warning 497: set_output_delay command matched but was not applied to primary input '$iopadmap$pi038'
Warning 498: set_output_delay command matched but was not applied to primary input '$iopadmap$pi073'
Warning 499: set_output_delay command matched but was not applied to primary input '$iopadmap$pi139'
Warning 500: set_output_delay command matched but was not applied to primary input '$iopadmap$pi074'
Warning 501: set_output_delay command matched but was not applied to primary input '$iopadmap$pi075'
Warning 502: set_output_delay command matched but was not applied to primary input '$iopadmap$pi039'
Warning 503: set_output_delay command matched but was not applied to primary input '$iopadmap$pi076'
Warning 504: set_output_delay command matched but was not applied to primary input '$iopadmap$pi077'
Warning 505: set_output_delay command matched but was not applied to primary input '$iopadmap$pi140'
Warning 506: set_output_delay command matched but was not applied to primary input '$iopadmap$pi004'
Warning 507: set_output_delay command matched but was not applied to primary input '$iopadmap$pi141'
Warning 508: set_output_delay command matched but was not applied to primary input '$iopadmap$pi078'
Warning 509: set_output_delay command matched but was not applied to primary input '$iopadmap$pi005'
Warning 510: set_output_delay command matched but was not applied to primary input '$iopadmap$pi079'
Warning 511: set_output_delay command matched but was not applied to primary input '$iopadmap$pi081'
Warning 512: set_output_delay command matched but was not applied to primary input '$iopadmap$pi007'
Warning 513: set_output_delay command matched but was not applied to primary input '$iopadmap$pi082'
Warning 514: set_output_delay command matched but was not applied to primary input '$iopadmap$pi008'
Warning 515: set_output_delay command matched but was not applied to primary input '$iopadmap$pi142'
Warning 516: set_output_delay command matched but was not applied to primary input '$iopadmap$pi084'
Warning 517: set_output_delay command matched but was not applied to primary input '$iopadmap$pi086'
Warning 518: set_output_delay command matched but was not applied to primary input '$iopadmap$pi087'
Warning 519: set_output_delay command matched but was not applied to primary input '$iopadmap$pi009'
Warning 520: set_output_delay command matched but was not applied to primary input '$iopadmap$pi088'
Warning 521: set_output_delay command matched but was not applied to primary input '$iopadmap$pi010'
Warning 522: set_output_delay command matched but was not applied to primary input '$iopadmap$pi011'
Warning 523: set_output_delay command matched but was not applied to primary input '$iopadmap$pi012'
Warning 524: set_output_delay command matched but was not applied to primary input '$iopadmap$pi040'
Warning 525: set_output_delay command matched but was not applied to primary input '$iopadmap$pi089'
Warning 526: set_output_delay command matched but was not applied to primary input '$iopadmap$pi090'
Warning 527: set_output_delay command matched but was not applied to primary input '$iopadmap$pi091'
Warning 528: set_output_delay command matched but was not applied to primary input '$iopadmap$pi041'
Warning 529: set_output_delay command matched but was not applied to primary input '$iopadmap$pi014'
Warning 530: set_output_delay command matched but was not applied to primary input '$iopadmap$pi092'
Warning 531: set_output_delay command matched but was not applied to primary input '$iopadmap$pi144'
Warning 532: set_output_delay command matched but was not applied to primary input '$iopadmap$pi015'
Warning 533: set_output_delay command matched but was not applied to primary input '$iopadmap$pi016'
Warning 534: set_output_delay command matched but was not applied to primary input '$iopadmap$pi094'
Warning 535: set_output_delay command matched but was not applied to primary input '$iopadmap$pi095'
Warning 536: set_output_delay command matched but was not applied to primary input '$iopadmap$pi017'
Warning 537: set_output_delay command matched but was not applied to primary input '$iopadmap$pi096'
Warning 538: set_output_delay command matched but was not applied to primary input '$iopadmap$pi042'
Warning 539: set_output_delay command matched but was not applied to primary input '$iopadmap$pi145'
Warning 540: set_output_delay command matched but was not applied to primary input '$iopadmap$pi097'
Warning 541: set_output_delay command matched but was not applied to primary input '$iopadmap$pi098'
Warning 542: set_output_delay command matched but was not applied to primary input '$iopadmap$pi146'
Warning 543: set_output_delay command matched but was not applied to primary input '$iopadmap$pi099'
Warning 544: set_output_delay command matched but was not applied to primary input '$iopadmap$pi100'
Warning 545: set_output_delay command matched but was not applied to primary input '$iopadmap$pi018'
Warning 546: set_output_delay command matched but was not applied to primary input '$iopadmap$pi019'
Warning 547: set_output_delay command matched but was not applied to primary input '$iopadmap$pi043'
Warning 548: set_output_delay command matched but was not applied to primary input '$iopadmap$pi020'
Warning 549: set_output_delay command matched but was not applied to primary input '$iopadmap$pi021'
Warning 550: set_output_delay command matched but was not applied to primary input '$iopadmap$pi106'
Warning 551: set_output_delay command matched but was not applied to primary input '$iopadmap$pi022'
Warning 552: set_output_delay command matched but was not applied to primary input '$iopadmap$pi109'
Warning 553: set_output_delay command matched but was not applied to primary input '$iopadmap$pi023'
Warning 554: set_output_delay command matched but was not applied to primary input '$iopadmap$pi110'
Warning 555: set_output_delay command matched but was not applied to primary input '$iopadmap$pi111'
Warning 556: set_output_delay command matched but was not applied to primary input '$iopadmap$pi024'
Warning 557: set_output_delay command matched but was not applied to primary input '$iopadmap$pi112'
Warning 558: set_output_delay command matched but was not applied to primary input '$iopadmap$pi113'
Warning 559: set_output_delay command matched but was not applied to primary input '$iopadmap$pi114'
Warning 560: set_output_delay command matched but was not applied to primary input '$iopadmap$pi115'
Warning 561: set_output_delay command matched but was not applied to primary input '$iopadmap$pi116'
Warning 562: set_output_delay command matched but was not applied to primary input '$iopadmap$pi026'
Warning 563: set_output_delay command matched but was not applied to primary input '$iopadmap$pi117'
Warning 564: set_output_delay command matched but was not applied to primary input '$iopadmap$pi044'
Warning 565: set_output_delay command matched but was not applied to primary input '$iopadmap$pi118'
Warning 566: set_output_delay command matched but was not applied to primary input '$iopadmap$pi027'
Warning 567: set_output_delay command matched but was not applied to primary input '$iopadmap$pi120'
Warning 568: set_output_delay command matched but was not applied to primary input '$iopadmap$pi028'
Warning 569: set_output_delay command matched but was not applied to primary input '$iopadmap$pi045'
Warning 570: set_output_delay command matched but was not applied to primary input '$iopadmap$pi123'
Warning 571: set_output_delay command matched but was not applied to primary input '$iopadmap$pi124'
Warning 572: set_output_delay command matched but was not applied to primary input '$iopadmap$pi125'
Warning 573: set_output_delay command matched but was not applied to primary input '$iopadmap$pi126'
Warning 574: set_output_delay command matched but was not applied to primary input '$iopadmap$pi030'
Warning 575: set_output_delay command matched but was not applied to primary input '$iopadmap$pi031'
Warning 576: set_output_delay command matched but was not applied to primary input '$iopadmap$pi032'
Warning 577: set_output_delay command matched but was not applied to primary input '$iopadmap$pi127'

Applied 4 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'rscga_virt_clk' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 20.3 MiB, delta_rss +0.3 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/synthesis/fabric_i2c_post_synth.eblif'.

After removing unused inputs...
	total blocks: 773, total nets: 498, total inputs: 136, total outputs: 275
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Failed route at end, repack cluster trying detailed routing at each stage.
    30/773       3%                            2    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
    60/773       7%                            3    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
    90/773      11%                            5    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   120/773      15%                            6    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
   150/773      19%                            8    64 x 46    
   180/773      23%                           12    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
   210/773      27%                           14    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   240/773      31%                           15    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
   270/773      34%                           17    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
   300/773      38%                           19    64 x 46    
   330/773      42%                           23    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
   360/773      46%                           24    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   390/773      50%                           25    64 x 46    
   420/773      54%                           26    64 x 46    
   450/773      58%                           28    64 x 46    
   480/773      62%                           30    64 x 46    
   510/773      65%                           32    64 x 46    
   540/773      69%                           34    64 x 46    
   570/773      73%                           62    64 x 46    
   600/773      77%                           92    64 x 46    
   630/773      81%                          122    64 x 46    
   660/773      85%                          152    64 x 46    
   690/773      89%                          182    64 x 46    
   720/773      93%                          212    64 x 46    
   750/773      97%                          242    64 x 46    
   780/773     100%                          272    64 x 46    
   810/773     104%                          302    64 x 46    
   840/773     108%                          332    64 x 46    
   870/773     112%                          362    64 x 46    
   900/773     116%                          392    64 x 46    
   930/773     120%                          422    64 x 46    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 269
  LEs used for logic and registers    : 0
  LEs used for logic only             : 269
  LEs used for registers only         : 0

Incr Slack updates 1 in 3.495e-05 sec
Full Max Req/Worst Slack updates 1 in 8.997e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.9126e-05 sec
FPGA sized to 64 x 46 (castor62x44_heterogeneous)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 0.03 Type: io
	Block Utilization: 0.02 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        411                                 0.6691                       0.3309   
       clb         34                                17.4706                      9.44118   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 41 out of 498 nets, 457 nets not absorbed.

Netlist conversion complete.

# Packing took 1.53 seconds (max_rss 28.0 MiB, delta_rss +7.6 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.11 seconds).
# Load packing took 0.12 seconds (max_rss 66.1 MiB, delta_rss +38.1 MiB)
Warning 578: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 457
Netlist num_blocks: 445
Netlist EMPTY blocks: 0.
Netlist io blocks: 411.
Netlist clb blocks: 34.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 136
Netlist output pins: 275

Pb types usage...
  io             : 411
   io_output     : 275
    outpad       : 275
   io_input      : 136
    inpad        : 136
  clb            : 34
   clb_lr        : 34
    fle          : 269
     fast6       : 93
      lut6       : 93
       lut       : 93
     ble5        : 269
      lut5       : 269
       lut       : 269

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		411	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		34	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.10 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.10 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.02 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 66.9 MiB, delta_rss +0.0 MiB)
Warning 579: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 580: Sized nonsensical R=0 transistor to minimum width
Warning 581: Sized nonsensical R=0 transistor to minimum width
Warning 582: Sized nonsensical R=0 transistor to minimum width
Warning 583: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.21 seconds (max_rss 482.6 MiB, delta_rss +415.8 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.80 seconds (max_rss 482.6 MiB, delta_rss +415.8 MiB)


Flow timing analysis took 0.00311779 seconds (0.00299032 STA, 0.000127471 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 15.98 seconds (max_rss 482.6 MiB)
INFO: PAC: Design i2c is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: i2c
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/synthesis/i2c_post_synth.eblif --output i2c_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/synthesis/config.json

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/synthesis/i2c_post_synth.eblif
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/synthesis/config.json
	--output	i2c_pin_loc.place

********************************


********************************


  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
       user_pcf_ (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/synthesis/i2c_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : i2c_pin_loc.place
	 assign_method= in_define_order


	 usage_requirement_1 : false
	 usage_requirement_2 : true

port_info cmd option not specified => using blif
... reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/synthesis/i2c_post_synth.eblif

read_csv_file() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
pin_c CsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv )  num_udes_pins= 289
pin_c CSV:  #rows= 5270   #colums= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 5270  num_cols= 76  start_GBOX_GPIO_row_= 367


	  ***  pin_c  read_csv_file  SUCCEEDED  ***


	  has_edits : 1

design input pin TRANSLATED for auto-PCF: pi000 --> $iopadmap$pi000
design input pin TRANSLATED for auto-PCF: pi001 --> $iopadmap$pi001
design input pin TRANSLATED for auto-PCF: pi002 --> $iopadmap$pi002
design input pin TRANSLATED for auto-PCF: pi003 --> $iopadmap$pi003
design input pin TRANSLATED for auto-PCF: pi004 --> $iopadmap$pi004
design input pin TRANSLATED for auto-PCF: pi005 --> $iopadmap$pi005
design input pin TRANSLATED for auto-PCF: pi006 --> $iopadmap$pi006
design input pin TRANSLATED for auto-PCF: pi007 --> $iopadmap$pi007
design input pin TRANSLATED for auto-PCF: pi008 --> $iopadmap$pi008
design input pin TRANSLATED for auto-PCF: pi009 --> $iopadmap$pi009
design input pin TRANSLATED for auto-PCF: pi010 --> $iopadmap$pi010
design input pin TRANSLATED for auto-PCF: pi011 --> $iopadmap$pi011
design input pin TRANSLATED for auto-PCF: pi012 --> $iopadmap$pi012
design input pin TRANSLATED for auto-PCF: pi013 --> $iopadmap$pi013
design input pin TRANSLATED for auto-PCF: pi014 --> $iopadmap$pi014
design input pin TRANSLATED for auto-PCF: pi015 --> $iopadmap$pi015
design input pin TRANSLATED for auto-PCF: pi016 --> $iopadmap$pi016
design input pin TRANSLATED for auto-PCF: pi017 --> $iopadmap$pi017
design input pin TRANSLATED for auto-PCF: pi018 --> $iopadmap$pi018
design input pin TRANSLATED for auto-PCF: pi019 --> $iopadmap$pi019
design input pin TRANSLATED for auto-PCF: pi020 --> $iopadmap$pi020
design input pin TRANSLATED for auto-PCF: pi021 --> $iopadmap$pi021
design input pin TRANSLATED for auto-PCF: pi022 --> $iopadmap$pi022
design input pin TRANSLATED for auto-PCF: pi023 --> $iopadmap$pi023
design input pin TRANSLATED for auto-PCF: pi024 --> $iopadmap$pi024
design input pin TRANSLATED for auto-PCF: pi025 --> $iopadmap$pi025
design input pin TRANSLATED for auto-PCF: pi026 --> $iopadmap$pi026
design input pin TRANSLATED for auto-PCF: pi027 --> $iopadmap$pi027
design input pin TRANSLATED for auto-PCF: pi028 --> $iopadmap$pi028
design input pin TRANSLATED for auto-PCF: pi029 --> $iopadmap$pi029
design input pin TRANSLATED for auto-PCF: pi030 --> $iopadmap$pi030
design input pin TRANSLATED for auto-PCF: pi031 --> $iopadmap$pi031
design input pin TRANSLATED for auto-PCF: pi032 --> $iopadmap$pi032
design input pin TRANSLATED for auto-PCF: pi033 --> $iopadmap$pi033
design input pin TRANSLATED for auto-PCF: pi034 --> $iopadmap$pi034
design input pin TRANSLATED for auto-PCF: pi035 --> $iopadmap$pi035
design input pin TRANSLATED for auto-PCF: pi036 --> $iopadmap$pi036
design input pin TRANSLATED for auto-PCF: pi037 --> $iopadmap$pi037
design input pin TRANSLATED for auto-PCF: pi038 --> $iopadmap$pi038
design input pin TRANSLATED for auto-PCF: pi039 --> $iopadmap$pi039
design input pin TRANSLATED for auto-PCF: pi040 --> $iopadmap$pi040
design input pin TRANSLATED for auto-PCF: pi041 --> $iopadmap$pi041
design input pin TRANSLATED for auto-PCF: pi042 --> $iopadmap$pi042
design input pin TRANSLATED for auto-PCF: pi043 --> $iopadmap$pi043
design input pin TRANSLATED for auto-PCF: pi044 --> $iopadmap$pi044
design input pin TRANSLATED for auto-PCF: pi045 --> $iopadmap$pi045
design input pin TRANSLATED for auto-PCF: pi046 --> $iopadmap$pi046
design input pin TRANSLATED for auto-PCF: pi047 --> $iopadmap$pi047
design input pin TRANSLATED for auto-PCF: pi048 --> $iopadmap$pi048
design input pin TRANSLATED for auto-PCF: pi049 --> $iopadmap$pi049
design input pin TRANSLATED for auto-PCF: pi050 --> $iopadmap$pi050
design input pin TRANSLATED for auto-PCF: pi051 --> $iopadmap$pi051
design input pin TRANSLATED for auto-PCF: pi052 --> $iopadmap$pi052
design input pin TRANSLATED for auto-PCF: pi053 --> $iopadmap$pi053
design input pin TRANSLATED for auto-PCF: pi054 --> $iopadmap$pi054
design input pin TRANSLATED for auto-PCF: pi055 --> $iopadmap$pi055
design input pin TRANSLATED for auto-PCF: pi056 --> $iopadmap$pi056
design input pin TRANSLATED for auto-PCF: pi057 --> $iopadmap$pi057
design input pin TRANSLATED for auto-PCF: pi058 --> $iopadmap$pi058
design input pin TRANSLATED for auto-PCF: pi059 --> $iopadmap$pi059
design input pin TRANSLATED for auto-PCF: pi060 --> $iopadmap$pi060
design input pin TRANSLATED for auto-PCF: pi061 --> $iopadmap$pi061
design input pin TRANSLATED for auto-PCF: pi062 --> $iopadmap$pi062
design input pin TRANSLATED for auto-PCF: pi063 --> $iopadmap$pi063
design input pin TRANSLATED for auto-PCF: pi064 --> $iopadmap$pi064
design input pin TRANSLATED for auto-PCF: pi065 --> $iopadmap$pi065
design input pin TRANSLATED for auto-PCF: pi066 --> $iopadmap$pi066
design input pin TRANSLATED for auto-PCF: pi067 --> $iopadmap$pi067
design input pin TRANSLATED for auto-PCF: pi068 --> $iopadmap$pi068
design input pin TRANSLATED for auto-PCF: pi069 --> $iopadmap$pi069
design input pin TRANSLATED for auto-PCF: pi070 --> $iopadmap$pi070
design input pin TRANSLATED for auto-PCF: pi071 --> $iopadmap$pi071
design input pin TRANSLATED for auto-PCF: pi072 --> $iopadmap$pi072
design input pin TRANSLATED for auto-PCF: pi073 --> $iopadmap$pi073
design input pin TRANSLATED for auto-PCF: pi074 --> $iopadmap$pi074
design input pin TRANSLATED for auto-PCF: pi075 --> $iopadmap$pi075
design input pin TRANSLATED for auto-PCF: pi076 --> $iopadmap$pi076
design input pin TRANSLATED for auto-PCF: pi077 --> $iopadmap$pi077
design input pin TRANSLATED for auto-PCF: pi078 --> $iopadmap$pi078
design input pin TRANSLATED for auto-PCF: pi079 --> $iopadmap$pi079
design input pin TRANSLATED for auto-PCF: pi080 --> $iopadmap$pi080
design input pin TRANSLATED for auto-PCF: pi081 --> $iopadmap$pi081
design input pin TRANSLATED for auto-PCF: pi082 --> $iopadmap$pi082
design input pin TRANSLATED for auto-PCF: pi083 --> $iopadmap$pi083
design input pin TRANSLATED for auto-PCF: pi084 --> $iopadmap$pi084
design input pin TRANSLATED for auto-PCF: pi085 --> $iopadmap$pi085
design input pin TRANSLATED for auto-PCF: pi086 --> $iopadmap$pi086
design input pin TRANSLATED for auto-PCF: pi087 --> $iopadmap$pi087
design input pin TRANSLATED for auto-PCF: pi088 --> $iopadmap$pi088
design input pin TRANSLATED for auto-PCF: pi089 --> $iopadmap$pi089
design input pin TRANSLATED for auto-PCF: pi090 --> $iopadmap$pi090
design input pin TRANSLATED for auto-PCF: pi091 --> $iopadmap$pi091
design input pin TRANSLATED for auto-PCF: pi092 --> $iopadmap$pi092
design input pin TRANSLATED for auto-PCF: pi093 --> $iopadmap$pi093
design input pin TRANSLATED for auto-PCF: pi094 --> $iopadmap$pi094
design input pin TRANSLATED for auto-PCF: pi095 --> $iopadmap$pi095
design input pin TRANSLATED for auto-PCF: pi096 --> $iopadmap$pi096
design input pin TRANSLATED for auto-PCF: pi097 --> $iopadmap$pi097
design input pin TRANSLATED for auto-PCF: pi098 --> $iopadmap$pi098
design input pin TRANSLATED for auto-PCF: pi099 --> $iopadmap$pi099
design input pin TRANSLATED for auto-PCF: pi100 --> $iopadmap$pi100
design input pin TRANSLATED for auto-PCF: pi101 --> $iopadmap$pi101
design input pin TRANSLATED for auto-PCF: pi102 --> $iopadmap$pi102
design input pin TRANSLATED for auto-PCF: pi103 --> $iopadmap$pi103
design input pin TRANSLATED for auto-PCF: pi104 --> $iopadmap$pi104
design input pin TRANSLATED for auto-PCF: pi105 --> $iopadmap$pi105
design input pin TRANSLATED for auto-PCF: pi106 --> $iopadmap$pi106
design input pin TRANSLATED for auto-PCF: pi107 --> $iopadmap$pi107
design input pin TRANSLATED for auto-PCF: pi108 --> $iopadmap$pi108
design input pin TRANSLATED for auto-PCF: pi109 --> $iopadmap$pi109
design input pin TRANSLATED for auto-PCF: pi110 --> $iopadmap$pi110
design input pin TRANSLATED for auto-PCF: pi111 --> $iopadmap$pi111
design input pin TRANSLATED for auto-PCF: pi112 --> $iopadmap$pi112
design input pin TRANSLATED for auto-PCF: pi113 --> $iopadmap$pi113
design input pin TRANSLATED for auto-PCF: pi114 --> $iopadmap$pi114
design input pin TRANSLATED for auto-PCF: pi115 --> $iopadmap$pi115
design input pin TRANSLATED for auto-PCF: pi116 --> $iopadmap$pi116
design input pin TRANSLATED for auto-PCF: pi117 --> $iopadmap$pi117
design input pin TRANSLATED for auto-PCF: pi118 --> $iopadmap$pi118
design input pin TRANSLATED for auto-PCF: pi119 --> $iopadmap$pi119
design input pin TRANSLATED for auto-PCF: pi120 --> $iopadmap$pi120
design input pin TRANSLATED for auto-PCF: pi121 --> $iopadmap$pi121
design input pin TRANSLATED for auto-PCF: pi122 --> $iopadmap$pi122
design input pin TRANSLATED for auto-PCF: pi123 --> $iopadmap$pi123
design input pin TRANSLATED for auto-PCF: pi124 --> $iopadmap$pi124
design input pin TRANSLATED for auto-PCF: pi125 --> $iopadmap$pi125
design input pin TRANSLATED for auto-PCF: pi126 --> $iopadmap$pi126
design input pin TRANSLATED for auto-PCF: pi127 --> $iopadmap$pi127
design input pin TRANSLATED for auto-PCF: pi128 --> $iopadmap$pi128
design input pin TRANSLATED for auto-PCF: pi129 --> $iopadmap$pi129
design input pin TRANSLATED for auto-PCF: pi130 --> $iopadmap$pi130
design input pin TRANSLATED for auto-PCF: pi131 --> $iopadmap$pi131
design input pin TRANSLATED for auto-PCF: pi132 --> $iopadmap$pi132
design input pin TRANSLATED for auto-PCF: pi133 --> $iopadmap$pi133
design input pin TRANSLATED for auto-PCF: pi134 --> $iopadmap$pi134
design input pin TRANSLATED for auto-PCF: pi135 --> $iopadmap$pi135
design input pin TRANSLATED for auto-PCF: pi136 --> $iopadmap$pi136
design input pin TRANSLATED for auto-PCF: pi137 --> $iopadmap$pi137
design input pin TRANSLATED for auto-PCF: pi138 --> $iopadmap$pi138
design input pin TRANSLATED for auto-PCF: pi139 --> $iopadmap$pi139
design input pin TRANSLATED for auto-PCF: pi140 --> $iopadmap$pi140
design input pin TRANSLATED for auto-PCF: pi141 --> $iopadmap$pi141
design input pin TRANSLATED for auto-PCF: pi142 --> $iopadmap$pi142
design input pin TRANSLATED for auto-PCF: pi143 --> $iopadmap$pi143
design input pin TRANSLATED for auto-PCF: pi144 --> $iopadmap$pi144
design input pin TRANSLATED for auto-PCF: pi145 --> $iopadmap$pi145
design input pin TRANSLATED for auto-PCF: pi146 --> $iopadmap$pi146

design output pin TRANSLATED for auto-PCF: po000 --> $iopadmap$pi108
design output pin TRANSLATED for auto-PCF: po001 --> $iopadmap$pi083
design output pin TRANSLATED for auto-PCF: po002 --> $iopadmap$pi104
design output pin TRANSLATED for auto-PCF: po003 --> $iopadmap$pi103
design output pin TRANSLATED for auto-PCF: po004 --> $iopadmap$pi102
design output pin TRANSLATED for auto-PCF: po005 --> $iopadmap$pi105
design output pin TRANSLATED for auto-PCF: po006 --> $iopadmap$pi107
design output pin TRANSLATED for auto-PCF: po007 --> $iopadmap$pi101
design output pin TRANSLATED for auto-PCF: po008 --> $iopadmap$pi126
design output pin TRANSLATED for auto-PCF: po009 --> $iopadmap$pi121
design output pin TRANSLATED for auto-PCF: po010 --> $iopadmap$pi001
design output pin TRANSLATED for auto-PCF: po011 --> $iopadmap$pi000
design output pin TRANSLATED for auto-PCF: po012 --> 1'1
design output pin TRANSLATED for auto-PCF: po013 --> $iopadmap$pi130
design output pin TRANSLATED for auto-PCF: po014 --> $iopadmap$pi128
design output pin TRANSLATED for auto-PCF: po015 --> $iopadmap$po015
design output pin TRANSLATED for auto-PCF: po016 --> $iopadmap$po016
design output pin TRANSLATED for auto-PCF: po017 --> $iopadmap$po017
design output pin TRANSLATED for auto-PCF: po018 --> $iopadmap$po018
design output pin TRANSLATED for auto-PCF: po019 --> $iopadmap$po019
design output pin TRANSLATED for auto-PCF: po020 --> $iopadmap$po020
design output pin TRANSLATED for auto-PCF: po021 --> $iopadmap$po021
design output pin TRANSLATED for auto-PCF: po022 --> $iopadmap$po022
design output pin TRANSLATED for auto-PCF: po023 --> $iopadmap$po023
design output pin TRANSLATED for auto-PCF: po024 --> $iopadmap$po024
design output pin TRANSLATED for auto-PCF: po025 --> $iopadmap$po025
design output pin TRANSLATED for auto-PCF: po026 --> $iopadmap$po026
design output pin TRANSLATED for auto-PCF: po027 --> $iopadmap$po027
design output pin TRANSLATED for auto-PCF: po028 --> $iopadmap$po028
design output pin TRANSLATED for auto-PCF: po029 --> $iopadmap$po029
design output pin TRANSLATED for auto-PCF: po030 --> $iopadmap$po030
design output pin TRANSLATED for auto-PCF: po031 --> $iopadmap$po031
design output pin TRANSLATED for auto-PCF: po032 --> $iopadmap$po032
design output pin TRANSLATED for auto-PCF: po033 --> $iopadmap$po033
design output pin TRANSLATED for auto-PCF: po034 --> $iopadmap$po034
design output pin TRANSLATED for auto-PCF: po035 --> $iopadmap$po035
design output pin TRANSLATED for auto-PCF: po036 --> $iopadmap$po036
design output pin TRANSLATED for auto-PCF: po037 --> $iopadmap$po037
design output pin TRANSLATED for auto-PCF: po038 --> $iopadmap$po038
design output pin TRANSLATED for auto-PCF: po039 --> $iopadmap$po039
design output pin TRANSLATED for auto-PCF: po040 --> $iopadmap$po040
design output pin TRANSLATED for auto-PCF: po041 --> $iopadmap$po041
design output pin TRANSLATED for auto-PCF: po042 --> $iopadmap$po042
design output pin TRANSLATED for auto-PCF: po043 --> $iopadmap$po043
design output pin TRANSLATED for auto-PCF: po044 --> $iopadmap$po044
design output pin TRANSLATED for auto-PCF: po045 --> $iopadmap$po045
design output pin TRANSLATED for auto-PCF: po046 --> $iopadmap$po046
design output pin TRANSLATED for auto-PCF: po047 --> $iopadmap$po047
design output pin TRANSLATED for auto-PCF: po048 --> $iopadmap$po048
design output pin TRANSLATED for auto-PCF: po049 --> $iopadmap$po049
design output pin TRANSLATED for auto-PCF: po050 --> $iopadmap$po050
design output pin TRANSLATED for auto-PCF: po051 --> $iopadmap$po051
design output pin TRANSLATED for auto-PCF: po052 --> $iopadmap$po052
design output pin TRANSLATED for auto-PCF: po053 --> $iopadmap$po053
design output pin TRANSLATED for auto-PCF: po054 --> $iopadmap$po054
design output pin TRANSLATED for auto-PCF: po055 --> $iopadmap$po055
design output pin TRANSLATED for auto-PCF: po056 --> $iopadmap$po056
design output pin TRANSLATED for auto-PCF: po057 --> $iopadmap$po057
design output pin TRANSLATED for auto-PCF: po058 --> $iopadmap$po058
design output pin TRANSLATED for auto-PCF: po059 --> $iopadmap$po059
design output pin TRANSLATED for auto-PCF: po060 --> $iopadmap$po060
design output pin TRANSLATED for auto-PCF: po061 --> $iopadmap$po061
design output pin TRANSLATED for auto-PCF: po062 --> $iopadmap$po062
design output pin TRANSLATED for auto-PCF: po063 --> $iopadmap$po063
design output pin TRANSLATED for auto-PCF: po064 --> $iopadmap$po064
design output pin TRANSLATED for auto-PCF: po065 --> $iopadmap$po065
design output pin TRANSLATED for auto-PCF: po066 --> $iopadmap$po066
design output pin TRANSLATED for auto-PCF: po067 --> $iopadmap$po067
design output pin TRANSLATED for auto-PCF: po068 --> $iopadmap$po068
design output pin TRANSLATED for auto-PCF: po069 --> $iopadmap$po069
design output pin TRANSLATED for auto-PCF: po070 --> $iopadmap$po070
design output pin TRANSLATED for auto-PCF: po071 --> $iopadmap$po071
design output pin TRANSLATED for auto-PCF: po072 --> $iopadmap$po072
design output pin TRANSLATED for auto-PCF: po073 --> $iopadmap$po073
design output pin TRANSLATED for auto-PCF: po074 --> $iopadmap$po074
design output pin TRANSLATED for auto-PCF: po075 --> $iopadmap$po075
design output pin TRANSLATED for auto-PCF: po076 --> $iopadmap$po076
design output pin TRANSLATED for auto-PCF: po077 --> $iopadmap$po077
design output pin TRANSLATED for auto-PCF: po078 --> $iopadmap$po078
design output pin TRANSLATED for auto-PCF: po079 --> $iopadmap$po079
design output pin TRANSLATED for auto-PCF: po080 --> $iopadmap$po080
design output pin TRANSLATED for auto-PCF: po081 --> $iopadmap$po081
design output pin TRANSLATED for auto-PCF: po082 --> $iopadmap$po082
design output pin TRANSLATED for auto-PCF: po083 --> $iopadmap$po083
design output pin TRANSLATED for auto-PCF: po084 --> $iopadmap$po084
design output pin TRANSLATED for auto-PCF: po085 --> $iopadmap$po085
design output pin TRANSLATED for auto-PCF: po086 --> $iopadmap$po086
design output pin TRANSLATED for auto-PCF: po087 --> $iopadmap$po087
design output pin TRANSLATED for auto-PCF: po088 --> $iopadmap$po088
design output pin TRANSLATED for auto-PCF: po089 --> $iopadmap$po089
design output pin TRANSLATED for auto-PCF: po090 --> $iopadmap$po090
design output pin TRANSLATED for auto-PCF: po091 --> $iopadmap$po091
design output pin TRANSLATED for auto-PCF: po092 --> $iopadmap$po092
design output pin TRANSLATED for auto-PCF: po093 --> $iopadmap$po093
design output pin TRANSLATED for auto-PCF: po094 --> $iopadmap$po094
design output pin TRANSLATED for auto-PCF: po095 --> $iopadmap$po095
design output pin TRANSLATED for auto-PCF: po096 --> $iopadmap$po096
design output pin TRANSLATED for auto-PCF: po097 --> $iopadmap$po097
design output pin TRANSLATED for auto-PCF: po098 --> $iopadmap$po098
design output pin TRANSLATED for auto-PCF: po099 --> $iopadmap$po099
design output pin TRANSLATED for auto-PCF: po100 --> $iopadmap$po100
design output pin TRANSLATED for auto-PCF: po101 --> $iopadmap$po101
design output pin TRANSLATED for auto-PCF: po102 --> $iopadmap$po102
design output pin TRANSLATED for auto-PCF: po103 --> $iopadmap$po103
design output pin TRANSLATED for auto-PCF: po104 --> $iopadmap$po104
design output pin TRANSLATED for auto-PCF: po105 --> $iopadmap$po105
design output pin TRANSLATED for auto-PCF: po106 --> $iopadmap$po106
design output pin TRANSLATED for auto-PCF: po107 --> $iopadmap$po107
design output pin TRANSLATED for auto-PCF: po108 --> $iopadmap$po108
design output pin TRANSLATED for auto-PCF: po109 --> $iopadmap$po109
design output pin TRANSLATED for auto-PCF: po110 --> $iopadmap$po110
design output pin TRANSLATED for auto-PCF: po111 --> $iopadmap$po111
design output pin TRANSLATED for auto-PCF: po112 --> $iopadmap$po112
design output pin TRANSLATED for auto-PCF: po113 --> $iopadmap$po113
design output pin TRANSLATED for auto-PCF: po114 --> $iopadmap$po114
design output pin TRANSLATED for auto-PCF: po115 --> $iopadmap$po115
design output pin TRANSLATED for auto-PCF: po116 --> $iopadmap$po116
design output pin TRANSLATED for auto-PCF: po117 --> $iopadmap$po117
design output pin TRANSLATED for auto-PCF: po118 --> $iopadmap$po118
design output pin TRANSLATED for auto-PCF: po119 --> $iopadmap$po119
design output pin TRANSLATED for auto-PCF: po120 --> $iopadmap$po120
design output pin TRANSLATED for auto-PCF: po121 --> $iopadmap$po121
design output pin TRANSLATED for auto-PCF: po122 --> $iopadmap$po122
design output pin TRANSLATED for auto-PCF: po123 --> $iopadmap$po123
design output pin TRANSLATED for auto-PCF: po124 --> $iopadmap$po124
design output pin TRANSLATED for auto-PCF: po125 --> $iopadmap$po125
design output pin TRANSLATED for auto-PCF: po126 --> $iopadmap$po126
design output pin TRANSLATED for auto-PCF: po127 --> $iopadmap$po127
design output pin TRANSLATED for auto-PCF: po128 --> $iopadmap$po128
design output pin TRANSLATED for auto-PCF: po129 --> $iopadmap$po129
design output pin TRANSLATED for auto-PCF: po130 --> $iopadmap$po130
design output pin TRANSLATED for auto-PCF: po131 --> $iopadmap$po131
design output pin TRANSLATED for auto-PCF: po132 --> $iopadmap$po132
design output pin TRANSLATED for auto-PCF: po133 --> $iopadmap$po133
design output pin TRANSLATED for auto-PCF: po134 --> $iopadmap$po134
design output pin TRANSLATED for auto-PCF: po135 --> $iopadmap$po135
design output pin TRANSLATED for auto-PCF: po136 --> $iopadmap$po136
design output pin TRANSLATED for auto-PCF: po137 --> $iopadmap$po137
design output pin TRANSLATED for auto-PCF: po138 --> $iopadmap$po138
design output pin TRANSLATED for auto-PCF: po139 --> $iopadmap$po139
design output pin TRANSLATED for auto-PCF: po140 --> $iopadmap$po140
design output pin TRANSLATED for auto-PCF: po141 --> $iopadmap$po141

create_temp_pcf() : 34604.temp_pcf.pcf

--- writing pcf inputs (147)

--- writing pcf outputs (142)

pin_c: reading .pcf from 34604.temp_pcf.pcf

PcfReader::read_pcf( 34604.temp_pcf.pcf )
done  PcfReader::read_pcf().  commands_.size()= 289  has_error= false

	  ***  pin_c  read_pcf  SUCCEEDED  ***

pin_c: writing .place output file: i2c_pin_loc.place

written 289 pins to i2c_pin_loc.place
  min_pt_row= 13  max_pt_row= 5054

pin_c done:  read_and_write() succeeded.  map_clk_status= 0

======== pin_c stats:
 --> got 147 inputs and 142 outputs

 ---- inputs(147): ---- 
  I  $iopadmap$pi000   trans-->  $iopadmap$pi000   placed at (51 44 _23)  device: BOOT_PWM2_GPIO_12  pt_row: 59  Fullchip_N: fpga_pad_c[12]
  I  $iopadmap$pi001   trans-->  $iopadmap$pi001   placed at (51 44 _22)  device: BOOT_PWM3_GPIO_13  pt_row: 60  Fullchip_N: fpga_pad_c[13]
  I  $iopadmap$pi002   trans-->  $iopadmap$pi002   placed at (51 44 _21)  device: BOOT_UART_CTS_GPIO_14  pt_row: 61  Fullchip_N: fpga_pad_c[14]
  I  $iopadmap$pi003   trans-->  $iopadmap$pi003   placed at (51 44 _20)  device: BOOT_UART_RTS_GPIO_15  pt_row: 62  Fullchip_N: fpga_pad_c[15]
  I  $iopadmap$pi004   trans-->  $iopadmap$pi004   placed at (48 44 _23)  device: BOOT_CONFIG_DONE_GPIO_0  pt_row: 47  Fullchip_N: fpga_pad_c[0]
  I  $iopadmap$pi005   trans-->  $iopadmap$pi005   placed at (48 44 _22)  device: BOOT_CONFIG_ERROR_GPIO_1  pt_row: 48  Fullchip_N: fpga_pad_c[1]
  I  $iopadmap$pi006   trans-->  $iopadmap$pi006   placed at (48 44 _21)  device: BOOT_UART_TX_GPIO_2  pt_row: 49  Fullchip_N: fpga_pad_c[2]
  I  $iopadmap$pi007   trans-->  $iopadmap$pi007   placed at (48 44 _20)  device: BOOT_UART_RX_GPIO_3  pt_row: 50  Fullchip_N: fpga_pad_c[3]
  I  $iopadmap$pi008   trans-->  $iopadmap$pi008   placed at (48 44 _19)  device: BOOT_SPI_CS_GPIO_4  pt_row: 51  Fullchip_N: fpga_pad_c[4]
  I  $iopadmap$pi009   trans-->  $iopadmap$pi009   placed at (48 44 _18)  device: BOOT_SPI_MOSI_DQ0_GPIO_5  pt_row: 52  Fullchip_N: fpga_pad_c[5]
  I  $iopadmap$pi010   trans-->  $iopadmap$pi010   placed at (48 44 _17)  device: BOOT_SPI_MISO_DQ1_GPIO_6  pt_row: 53  Fullchip_N: fpga_pad_c[6]
  I  $iopadmap$pi011   trans-->  $iopadmap$pi011   placed at (48 44 _16)  device: BOOT_SPI_DQ2_GPIO_7  pt_row: 54  Fullchip_N: fpga_pad_c[7]
  I  $iopadmap$pi012   trans-->  $iopadmap$pi012   placed at (48 44 _15)  device: BOOT_SPI_DQ3_GPIO_8  pt_row: 55  Fullchip_N: fpga_pad_c[8]
  I  $iopadmap$pi013   trans-->  $iopadmap$pi013   placed at (48 44 _14)  device: BOOT_I2C_SDA_GPIO_9  pt_row: 56  Fullchip_N: fpga_pad_c[9]
  I  $iopadmap$pi014   trans-->  $iopadmap$pi014   placed at (48 44 _13)  device: BOOT_PWM0_GPIO_10  pt_row: 57  Fullchip_N: fpga_pad_c[10]
  I  $iopadmap$pi015   trans-->  $iopadmap$pi015   placed at (48 44 _12)  device: BOOT_PWM1_GPIO_11  pt_row: 58  Fullchip_N: fpga_pad_c[11]
  I  $iopadmap$pi016   trans-->  $iopadmap$pi016   placed at (1 2 _17)  device: HR_1_0_0P  pt_row: 375  Fullchip_N: g2f_rx_dpa_lock
  I  $iopadmap$pi017   trans-->  $iopadmap$pi017   placed at (1 3 _23)  device: HR_1_0_0P  pt_row: 389  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi018   trans-->  $iopadmap$pi018   placed at (1 3 _12)  device: HR_1_1_0N  pt_row: 400  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi019   trans-->  $iopadmap$pi019   placed at (1 4 _23)  device: HR_1_2_1P  pt_row: 425  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi020   trans-->  $iopadmap$pi020   placed at (1 4 _12)  device: HR_1_3_1N  pt_row: 436  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi021   trans-->  $iopadmap$pi021   placed at (1 5 _23)  device: HR_1_4_2P  pt_row: 461  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi022   trans-->  $iopadmap$pi022   placed at (1 5 _12)  device: HR_1_5_2N  pt_row: 472  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi023   trans-->  $iopadmap$pi023   placed at (1 6 _23)  device: HR_1_6_3P  pt_row: 497  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi024   trans-->  $iopadmap$pi024   placed at (1 6 _12)  device: HR_1_7_3N  pt_row: 508  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi025   trans-->  $iopadmap$pi025   placed at (1 7 _23)  device: HR_1_8_4P  pt_row: 533  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi026   trans-->  $iopadmap$pi026   placed at (1 7 _12)  device: HR_1_9_4N  pt_row: 544  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi027   trans-->  $iopadmap$pi027   placed at (1 8 _23)  device: HR_1_CC_10_5P  pt_row: 569  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi028   trans-->  $iopadmap$pi028   placed at (1 8 _12)  device: HR_1_CC_11_5N  pt_row: 580  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi029   trans-->  $iopadmap$pi029   placed at (1 9 _23)  device: HR_1_12_6P  pt_row: 605  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi030   trans-->  $iopadmap$pi030   placed at (1 9 _12)  device: HR_1_13_6N  pt_row: 616  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi031   trans-->  $iopadmap$pi031   placed at (1 10 _23)  device: HR_1_14_7P  pt_row: 641  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi032   trans-->  $iopadmap$pi032   placed at (1 10 _12)  device: HR_1_15_7N  pt_row: 652  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi033   trans-->  $iopadmap$pi033   placed at (1 11 _23)  device: HR_1_16_8P  pt_row: 677  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi034   trans-->  $iopadmap$pi034   placed at (1 11 _12)  device: HR_1_17_8N  pt_row: 688  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi035   trans-->  $iopadmap$pi035   placed at (1 12 _23)  device: HR_1_18_9P  pt_row: 713  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi036   trans-->  $iopadmap$pi036   placed at (1 12 _12)  device: HR_1_19_9N  pt_row: 724  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi037   trans-->  $iopadmap$pi037   placed at (1 13 _17)  device: HR_1_20_10P  pt_row: 755  Fullchip_N: g2f_rx_dpa_lock
  I  $iopadmap$pi038   trans-->  $iopadmap$pi038   placed at (1 14 _23)  device: HR_1_20_10P  pt_row: 769  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi039   trans-->  $iopadmap$pi039   placed at (1 14 _12)  device: HR_1_21_10N  pt_row: 780  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi040   trans-->  $iopadmap$pi040   placed at (1 15 _23)  device: HR_1_22_11P  pt_row: 805  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi041   trans-->  $iopadmap$pi041   placed at (1 15 _12)  device: HR_1_23_11N  pt_row: 816  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi042   trans-->  $iopadmap$pi042   placed at (1 16 _23)  device: HR_1_24_12P  pt_row: 841  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi043   trans-->  $iopadmap$pi043   placed at (1 16 _12)  device: HR_1_25_12N  pt_row: 852  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi044   trans-->  $iopadmap$pi044   placed at (1 17 _23)  device: HR_1_26_13P  pt_row: 877  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi045   trans-->  $iopadmap$pi045   placed at (1 17 _12)  device: HR_1_27_13N  pt_row: 888  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi046   trans-->  $iopadmap$pi046   placed at (1 18 _23)  device: HR_1_CC_28_14P  pt_row: 913  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi047   trans-->  $iopadmap$pi047   placed at (1 18 _12)  device: HR_1_CC_29_14N  pt_row: 924  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi048   trans-->  $iopadmap$pi048   placed at (1 19 _23)  device: HR_1_30_15P  pt_row: 949  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi049   trans-->  $iopadmap$pi049   placed at (1 19 _12)  device: HR_1_31_15N  pt_row: 960  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi050   trans-->  $iopadmap$pi050   placed at (1 20 _23)  device: HR_1_32_16P  pt_row: 985  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi051   trans-->  $iopadmap$pi051   placed at (1 20 _12)  device: HR_1_33_16N  pt_row: 996  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi052   trans-->  $iopadmap$pi052   placed at (1 21 _23)  device: HR_1_34_17P  pt_row: 1021  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi053   trans-->  $iopadmap$pi053   placed at (1 21 _12)  device: HR_1_35_17N  pt_row: 1032  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi054   trans-->  $iopadmap$pi054   placed at (1 22 _23)  device: HR_1_36_18P  pt_row: 1057  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi055   trans-->  $iopadmap$pi055   placed at (1 22 _12)  device: HR_1_37_18N  pt_row: 1068  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi056   trans-->  $iopadmap$pi056   placed at (1 23 _23)  device: HR_1_38_19P  pt_row: 1093  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi057   trans-->  $iopadmap$pi057   placed at (1 23 _12)  device: HR_1_39_19N  pt_row: 1104  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi058   trans-->  $iopadmap$pi058   placed at (1 24 _17)  device: HR_2_0_0P  pt_row: 1135  Fullchip_N: g2f_rx_dpa_lock
  I  $iopadmap$pi059   trans-->  $iopadmap$pi059   placed at (1 25 _23)  device: HR_2_0_0P  pt_row: 1149  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi060   trans-->  $iopadmap$pi060   placed at (1 25 _12)  device: HR_2_1_0N  pt_row: 1160  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi061   trans-->  $iopadmap$pi061   placed at (1 26 _23)  device: HR_2_2_1P  pt_row: 1185  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi062   trans-->  $iopadmap$pi062   placed at (1 26 _12)  device: HR_2_3_1N  pt_row: 1196  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi063   trans-->  $iopadmap$pi063   placed at (1 27 _23)  device: HR_2_4_2P  pt_row: 1221  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi064   trans-->  $iopadmap$pi064   placed at (1 27 _12)  device: HR_2_5_2N  pt_row: 1232  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi065   trans-->  $iopadmap$pi065   placed at (1 28 _23)  device: HR_2_6_3P  pt_row: 1257  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi066   trans-->  $iopadmap$pi066   placed at (1 28 _12)  device: HR_2_7_3N  pt_row: 1268  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi067   trans-->  $iopadmap$pi067   placed at (1 29 _23)  device: HR_2_8_4P  pt_row: 1293  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi068   trans-->  $iopadmap$pi068   placed at (1 29 _12)  device: HR_2_9_4N  pt_row: 1304  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi069   trans-->  $iopadmap$pi069   placed at (1 30 _23)  device: HR_2_CC_10_5P  pt_row: 1329  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi070   trans-->  $iopadmap$pi070   placed at (1 30 _12)  device: HR_2_CC_11_5N  pt_row: 1340  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi071   trans-->  $iopadmap$pi071   placed at (1 31 _23)  device: HR_2_12_6P  pt_row: 1365  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi072   trans-->  $iopadmap$pi072   placed at (1 31 _12)  device: HR_2_13_6N  pt_row: 1376  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi073   trans-->  $iopadmap$pi073   placed at (1 32 _23)  device: HR_2_14_7P  pt_row: 1401  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi074   trans-->  $iopadmap$pi074   placed at (1 32 _12)  device: HR_2_15_7N  pt_row: 1412  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi075   trans-->  $iopadmap$pi075   placed at (1 33 _23)  device: HR_2_16_8P  pt_row: 1437  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi076   trans-->  $iopadmap$pi076   placed at (1 33 _12)  device: HR_2_17_8N  pt_row: 1448  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi077   trans-->  $iopadmap$pi077   placed at (1 34 _23)  device: HR_2_18_9P  pt_row: 1473  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi078   trans-->  $iopadmap$pi078   placed at (1 34 _12)  device: HR_2_19_9N  pt_row: 1484  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi079   trans-->  $iopadmap$pi079   placed at (1 35 _17)  device: HR_2_20_10P  pt_row: 1515  Fullchip_N: g2f_rx_dpa_lock
  I  $iopadmap$pi080   trans-->  $iopadmap$pi080   placed at (1 36 _23)  device: HR_2_20_10P  pt_row: 1529  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi081   trans-->  $iopadmap$pi081   placed at (1 36 _12)  device: HR_2_21_10N  pt_row: 1540  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi082   trans-->  $iopadmap$pi082   placed at (1 37 _23)  device: HR_2_22_11P  pt_row: 1565  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi083   trans-->  $iopadmap$pi083   placed at (1 37 _12)  device: HR_2_23_11N  pt_row: 1576  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi084   trans-->  $iopadmap$pi084   placed at (1 38 _23)  device: HR_2_24_12P  pt_row: 1601  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi085   trans-->  $iopadmap$pi085   placed at (1 38 _12)  device: HR_2_25_12N  pt_row: 1612  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi086   trans-->  $iopadmap$pi086   placed at (1 39 _23)  device: HR_2_26_13P  pt_row: 1637  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi087   trans-->  $iopadmap$pi087   placed at (1 39 _12)  device: HR_2_27_13N  pt_row: 1648  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi088   trans-->  $iopadmap$pi088   placed at (1 40 _23)  device: HR_2_CC_28_14P  pt_row: 1673  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi089   trans-->  $iopadmap$pi089   placed at (1 40 _12)  device: HR_2_CC_29_14N  pt_row: 1684  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi090   trans-->  $iopadmap$pi090   placed at (1 41 _23)  device: HR_2_30_15P  pt_row: 1709  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi091   trans-->  $iopadmap$pi091   placed at (1 41 _12)  device: HR_2_31_15N  pt_row: 1720  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi092   trans-->  $iopadmap$pi092   placed at (1 42 _23)  device: HR_2_32_16P  pt_row: 1745  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi093   trans-->  $iopadmap$pi093   placed at (1 42 _12)  device: HR_2_33_16N  pt_row: 1756  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi094   trans-->  $iopadmap$pi094   placed at (1 43 _23)  device: HR_2_34_17P  pt_row: 1781  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi095   trans-->  $iopadmap$pi095   placed at (1 43 _12)  device: HR_2_35_17N  pt_row: 1792  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi096   trans-->  $iopadmap$pi096   placed at (2 44 _23)  device: HR_2_36_18P  pt_row: 1817  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi097   trans-->  $iopadmap$pi097   placed at (2 44 _12)  device: HR_2_37_18N  pt_row: 1828  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi098   trans-->  $iopadmap$pi098   placed at (3 44 _23)  device: HR_2_38_19P  pt_row: 1853  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi099   trans-->  $iopadmap$pi099   placed at (3 44 _12)  device: HR_2_39_19N  pt_row: 1864  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi100   trans-->  $iopadmap$pi100   placed at (62 2 _17)  device: HR_3_0_0P  pt_row: 1895  Fullchip_N: g2f_rx_dpa_lock
  I  $iopadmap$pi101   trans-->  $iopadmap$pi101   placed at (62 3 _23)  device: HR_3_0_0P  pt_row: 1909  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi102   trans-->  $iopadmap$pi102   placed at (62 3 _12)  device: HR_3_1_0N  pt_row: 1920  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi103   trans-->  $iopadmap$pi103   placed at (62 4 _23)  device: HR_3_2_1P  pt_row: 1945  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi104   trans-->  $iopadmap$pi104   placed at (62 4 _12)  device: HR_3_3_1N  pt_row: 1956  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi105   trans-->  $iopadmap$pi105   placed at (62 5 _23)  device: HR_3_4_2P  pt_row: 1981  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi106   trans-->  $iopadmap$pi106   placed at (62 5 _12)  device: HR_3_5_2N  pt_row: 1992  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi107   trans-->  $iopadmap$pi107   placed at (62 6 _23)  device: HR_3_6_3P  pt_row: 2017  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi108   trans-->  $iopadmap$pi108   placed at (62 6 _12)  device: HR_3_7_3N  pt_row: 2028  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi109   trans-->  $iopadmap$pi109   placed at (62 7 _23)  device: HR_3_8_4P  pt_row: 2053  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi110   trans-->  $iopadmap$pi110   placed at (62 7 _12)  device: HR_3_9_4N  pt_row: 2064  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi111   trans-->  $iopadmap$pi111   placed at (62 8 _23)  device: HR_3_CC_10_5P  pt_row: 2089  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi112   trans-->  $iopadmap$pi112   placed at (62 8 _12)  device: HR_3_CC_11_5N  pt_row: 2100  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi113   trans-->  $iopadmap$pi113   placed at (62 9 _23)  device: HR_3_12_6P  pt_row: 2125  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi114   trans-->  $iopadmap$pi114   placed at (62 9 _12)  device: HR_3_13_6N  pt_row: 2136  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi115   trans-->  $iopadmap$pi115   placed at (62 10 _23)  device: HR_3_14_7P  pt_row: 2161  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi116   trans-->  $iopadmap$pi116   placed at (62 10 _12)  device: HR_3_15_7N  pt_row: 2172  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi117   trans-->  $iopadmap$pi117   placed at (62 11 _23)  device: HR_3_16_8P  pt_row: 2197  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi118   trans-->  $iopadmap$pi118   placed at (62 11 _12)  device: HR_3_17_8N  pt_row: 2208  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi119   trans-->  $iopadmap$pi119   placed at (62 12 _23)  device: HR_3_18_9P  pt_row: 2233  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi120   trans-->  $iopadmap$pi120   placed at (62 12 _12)  device: HR_3_19_9N  pt_row: 2244  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi121   trans-->  $iopadmap$pi121   placed at (62 13 _17)  device: HR_3_20_10P  pt_row: 2275  Fullchip_N: g2f_rx_dpa_lock
  I  $iopadmap$pi122   trans-->  $iopadmap$pi122   placed at (62 14 _23)  device: HR_3_20_10P  pt_row: 2289  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi123   trans-->  $iopadmap$pi123   placed at (62 14 _12)  device: HR_3_21_10N  pt_row: 2300  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi124   trans-->  $iopadmap$pi124   placed at (62 15 _23)  device: HR_3_22_11P  pt_row: 2325  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi125   trans-->  $iopadmap$pi125   placed at (62 15 _12)  device: HR_3_23_11N  pt_row: 2336  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi126   trans-->  $iopadmap$pi126   placed at (62 16 _23)  device: HR_3_24_12P  pt_row: 2361  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi127   trans-->  $iopadmap$pi127   placed at (62 16 _12)  device: HR_3_25_12N  pt_row: 2372  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi128   trans-->  $iopadmap$pi128   placed at (62 17 _23)  device: HR_3_26_13P  pt_row: 2397  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi129   trans-->  $iopadmap$pi129   placed at (62 17 _12)  device: HR_3_27_13N  pt_row: 2408  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi130   trans-->  $iopadmap$pi130   placed at (62 18 _23)  device: HR_3_CC_28_14P  pt_row: 2433  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi131   trans-->  $iopadmap$pi131   placed at (62 18 _12)  device: HR_3_CC_29_14N  pt_row: 2444  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi132   trans-->  $iopadmap$pi132   placed at (62 19 _23)  device: HR_3_30_15P  pt_row: 2469  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi133   trans-->  $iopadmap$pi133   placed at (62 19 _12)  device: HR_3_31_15N  pt_row: 2480  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi134   trans-->  $iopadmap$pi134   placed at (62 20 _23)  device: HR_3_32_16P  pt_row: 2505  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi135   trans-->  $iopadmap$pi135   placed at (62 20 _12)  device: HR_3_33_16N  pt_row: 2516  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi136   trans-->  $iopadmap$pi136   placed at (62 21 _23)  device: HR_3_34_17P  pt_row: 2541  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi137   trans-->  $iopadmap$pi137   placed at (62 21 _12)  device: HR_3_35_17N  pt_row: 2552  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi138   trans-->  $iopadmap$pi138   placed at (62 22 _23)  device: HR_3_36_18P  pt_row: 2577  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi139   trans-->  $iopadmap$pi139   placed at (62 22 _12)  device: HR_3_37_18N  pt_row: 2588  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi140   trans-->  $iopadmap$pi140   placed at (62 23 _23)  device: HR_3_38_19P  pt_row: 2613  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi141   trans-->  $iopadmap$pi141   placed at (62 23 _12)  device: HR_3_39_19N  pt_row: 2624  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi142   trans-->  $iopadmap$pi142   placed at (62 24 _17)  device: HR_5_0_0P  pt_row: 2655  Fullchip_N: g2f_rx_dpa_lock
  I  $iopadmap$pi143   trans-->  $iopadmap$pi143   placed at (62 25 _23)  device: HR_5_0_0P  pt_row: 2669  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi144   trans-->  $iopadmap$pi144   placed at (62 25 _12)  device: HR_5_1_0N  pt_row: 2680  Fullchip_N: g2f_rx_dvalid_B
  I  $iopadmap$pi145   trans-->  $iopadmap$pi145   placed at (62 26 _23)  device: HR_5_2_1P  pt_row: 2705  Fullchip_N: g2f_rx_dvalid_A
  I  $iopadmap$pi146   trans-->  $iopadmap$pi146   placed at (62 26 _12)  device: HR_5_3_1N  pt_row: 2716  Fullchip_N: g2f_rx_dvalid_B

 ---- outputs(142): ---- 
  O  $iopadmap$pi108   trans-->  $iopadmap$pi108 
  O  $iopadmap$pi083   trans-->  $iopadmap$pi083 
  O  $iopadmap$pi104   trans-->  $iopadmap$pi104 
  O  $iopadmap$pi103   trans-->  $iopadmap$pi103 
  O  $iopadmap$pi102   trans-->  $iopadmap$pi102 
  O  $iopadmap$pi105   trans-->  $iopadmap$pi105 
  O  $iopadmap$pi107   trans-->  $iopadmap$pi107 
  O  $iopadmap$pi101   trans-->  $iopadmap$pi101 
  O  $iopadmap$pi126   trans-->  $iopadmap$pi126 
  O  $iopadmap$pi121   trans-->  $iopadmap$pi121 
  O  $iopadmap$pi001   trans-->  $iopadmap$pi001 
  O  $iopadmap$pi000   trans-->  $iopadmap$pi000 
  O  1'1   trans-->  1'1   placed at (49 44 _59)  device: BOOT_PWM2_GPIO_12  pt_row: 27  Fullchip_N: fpga_pad_i[12]  CustomerInternal_BU: SOC_GPIO20_O
  O  $iopadmap$pi130   trans-->  $iopadmap$pi130 
  O  $iopadmap$pi128   trans-->  $iopadmap$pi128 
  O  $iopadmap$po015   trans-->  $iopadmap$po015   placed at (49 44 _56)  device: BOOT_UART_RTS_GPIO_15  pt_row: 30  Fullchip_N: fpga_pad_i[15]  CustomerInternal_BU: SOC_GPIO23_O
  O  $iopadmap$po016   trans-->  $iopadmap$po016   placed at (51 44 _71)  device: BOOT_CONFIG_DONE_GPIO_0  pt_row: 31  Fullchip_N: fpga_pad_oen[0]  CustomerInternal_BU: SOC_GPIO0_O
  O  $iopadmap$po017   trans-->  $iopadmap$po017   placed at (51 44 _70)  device: BOOT_CONFIG_ERROR_GPIO_1  pt_row: 32  Fullchip_N: fpga_pad_oen[1]  CustomerInternal_BU: SOC_GPIO1_O
  O  $iopadmap$po018   trans-->  $iopadmap$po018   placed at (51 44 _69)  device: BOOT_UART_TX_GPIO_2  pt_row: 33  Fullchip_N: fpga_pad_oen[2]  CustomerInternal_BU: SOC_GPIO2_O
  O  $iopadmap$po019   trans-->  $iopadmap$po019   placed at (51 44 _68)  device: BOOT_UART_RX_GPIO_3  pt_row: 34  Fullchip_N: fpga_pad_oen[3]  CustomerInternal_BU: SOC_GPIO3_O
  O  $iopadmap$po020   trans-->  $iopadmap$po020   placed at (51 44 _67)  device: BOOT_SPI_CS_GPIO_4  pt_row: 35  Fullchip_N: fpga_pad_oen[4]  CustomerInternal_BU: SOC_GPIO4_O
  O  $iopadmap$po021   trans-->  $iopadmap$po021   placed at (51 44 _66)  device: BOOT_SPI_MOSI_DQ0_GPIO_5  pt_row: 36  Fullchip_N: fpga_pad_oen[5]  CustomerInternal_BU: SOC_GPIO5_O
  O  $iopadmap$po022   trans-->  $iopadmap$po022   placed at (51 44 _65)  device: BOOT_SPI_MISO_DQ1_GPIO_6  pt_row: 37  Fullchip_N: fpga_pad_oen[6]  CustomerInternal_BU: SOC_GPIO6_O
  O  $iopadmap$po023   trans-->  $iopadmap$po023   placed at (51 44 _64)  device: BOOT_SPI_DQ2_GPIO_7  pt_row: 38  Fullchip_N: fpga_pad_oen[7]  CustomerInternal_BU: SOC_GPIO7_O
  O  $iopadmap$po024   trans-->  $iopadmap$po024   placed at (51 44 _63)  device: BOOT_SPI_DQ3_GPIO_8  pt_row: 39  Fullchip_N: fpga_pad_oen[8]  CustomerInternal_BU: SOC_GPIO16_O
  O  $iopadmap$po025   trans-->  $iopadmap$po025   placed at (51 44 _62)  device: BOOT_I2C_SDA_GPIO_9  pt_row: 40  Fullchip_N: fpga_pad_oen[9]  CustomerInternal_BU: SOC_GPIO17_O
  O  $iopadmap$po026   trans-->  $iopadmap$po026   placed at (51 44 _61)  device: BOOT_PWM0_GPIO_10  pt_row: 41  Fullchip_N: fpga_pad_oen[10]  CustomerInternal_BU: SOC_GPIO18_O
  O  $iopadmap$po027   trans-->  $iopadmap$po027   placed at (51 44 _60)  device: BOOT_PWM1_GPIO_11  pt_row: 42  Fullchip_N: fpga_pad_oen[11]  CustomerInternal_BU: SOC_GPIO19_O
  O  $iopadmap$po028   trans-->  $iopadmap$po028   placed at (62 27 _66)  device: HR_5_4_2P  pt_row: 2758  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po029   trans-->  $iopadmap$po029   placed at (62 27 _52)  device: HR_5_5_2N  pt_row: 2772  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po030   trans-->  $iopadmap$po030   placed at (62 28 _66)  device: HR_5_6_3P  pt_row: 2794  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po031   trans-->  $iopadmap$po031   placed at (62 28 _52)  device: HR_5_7_3N  pt_row: 2808  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po032   trans-->  $iopadmap$po032   placed at (62 29 _66)  device: HR_5_8_4P  pt_row: 2830  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po033   trans-->  $iopadmap$po033   placed at (62 29 _52)  device: HR_5_9_4N  pt_row: 2844  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po034   trans-->  $iopadmap$po034   placed at (62 30 _66)  device: HR_5_CC_10_5P  pt_row: 2866  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po035   trans-->  $iopadmap$po035   placed at (62 30 _52)  device: HR_5_CC_11_5N  pt_row: 2880  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po036   trans-->  $iopadmap$po036   placed at (62 31 _66)  device: HR_5_12_6P  pt_row: 2902  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po037   trans-->  $iopadmap$po037   placed at (62 31 _52)  device: HR_5_13_6N  pt_row: 2916  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po038   trans-->  $iopadmap$po038   placed at (62 32 _66)  device: HR_5_14_7P  pt_row: 2938  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po039   trans-->  $iopadmap$po039   placed at (62 32 _52)  device: HR_5_15_7N  pt_row: 2952  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po040   trans-->  $iopadmap$po040   placed at (62 33 _66)  device: HR_5_16_8P  pt_row: 2974  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po041   trans-->  $iopadmap$po041   placed at (62 33 _52)  device: HR_5_17_8N  pt_row: 2988  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po042   trans-->  $iopadmap$po042   placed at (62 34 _66)  device: HR_5_18_9P  pt_row: 3010  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po043   trans-->  $iopadmap$po043   placed at (62 34 _52)  device: HR_5_19_9N  pt_row: 3024  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po044   trans-->  $iopadmap$po044   placed at (62 35 _71)  device: HR_5_20_10P  pt_row: 3040  Fullchip_N: f2g_addr[0]
  O  $iopadmap$po045   trans-->  $iopadmap$po045   placed at (62 36 _66)  device: HR_5_20_10P  pt_row: 3066  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po046   trans-->  $iopadmap$po046   placed at (62 36 _52)  device: HR_5_21_10N  pt_row: 3080  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po047   trans-->  $iopadmap$po047   placed at (62 37 _66)  device: HR_5_22_11P  pt_row: 3102  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po048   trans-->  $iopadmap$po048   placed at (62 37 _52)  device: HR_5_23_11N  pt_row: 3116  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po049   trans-->  $iopadmap$po049   placed at (62 38 _66)  device: HR_5_24_12P  pt_row: 3138  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po050   trans-->  $iopadmap$po050   placed at (62 38 _52)  device: HR_5_25_12N  pt_row: 3152  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po051   trans-->  $iopadmap$po051   placed at (62 39 _66)  device: HR_5_26_13P  pt_row: 3174  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po052   trans-->  $iopadmap$po052   placed at (62 39 _52)  device: HR_5_27_13N  pt_row: 3188  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po053   trans-->  $iopadmap$po053   placed at (62 40 _66)  device: HR_5_CC_28_14P  pt_row: 3210  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po054   trans-->  $iopadmap$po054   placed at (62 40 _52)  device: HR_5_CC_29_14N  pt_row: 3224  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po055   trans-->  $iopadmap$po055   placed at (62 41 _66)  device: HR_5_30_15P  pt_row: 3246  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po056   trans-->  $iopadmap$po056   placed at (62 41 _52)  device: HR_5_31_15N  pt_row: 3260  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po057   trans-->  $iopadmap$po057   placed at (62 42 _66)  device: HR_5_32_16P  pt_row: 3282  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po058   trans-->  $iopadmap$po058   placed at (62 42 _52)  device: HR_5_33_16N  pt_row: 3296  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po059   trans-->  $iopadmap$po059   placed at (62 43 _66)  device: HR_5_34_17P  pt_row: 3318  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po060   trans-->  $iopadmap$po060   placed at (62 43 _52)  device: HR_5_35_17N  pt_row: 3332  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po061   trans-->  $iopadmap$po061   placed at (61 44 _66)  device: HR_5_36_18P  pt_row: 3354  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po062   trans-->  $iopadmap$po062   placed at (61 44 _52)  device: HR_5_37_18N  pt_row: 3368  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po063   trans-->  $iopadmap$po063   placed at (60 44 _66)  device: HR_5_38_19P  pt_row: 3390  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po064   trans-->  $iopadmap$po064   placed at (60 44 _52)  device: HR_5_39_19N  pt_row: 3404  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po065   trans-->  $iopadmap$po065   placed at (2 1 _71)  device: HP_1_0_0P  pt_row: 3420  Fullchip_N: f2g_addr[0]
  O  $iopadmap$po066   trans-->  $iopadmap$po066   placed at (3 1 _66)  device: HP_1_0_0P  pt_row: 3448  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po067   trans-->  $iopadmap$po067   placed at (3 1 _47)  device: HP_1_1_0N  pt_row: 3467  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po068   trans-->  $iopadmap$po068   placed at (4 1 _66)  device: HP_1_2_1P  pt_row: 3491  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po069   trans-->  $iopadmap$po069   placed at (4 1 _47)  device: HP_1_3_1N  pt_row: 3510  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po070   trans-->  $iopadmap$po070   placed at (5 1 _66)  device: HP_1_4_2P  pt_row: 3534  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po071   trans-->  $iopadmap$po071   placed at (5 1 _47)  device: HP_1_5_2N  pt_row: 3553  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po072   trans-->  $iopadmap$po072   placed at (6 1 _66)  device: HP_1_6_3P  pt_row: 3577  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po073   trans-->  $iopadmap$po073   placed at (6 1 _47)  device: HP_1_7_3N  pt_row: 3596  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po074   trans-->  $iopadmap$po074   placed at (7 1 _66)  device: HP_1_8_4P  pt_row: 3620  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po075   trans-->  $iopadmap$po075   placed at (7 1 _47)  device: HP_1_9_4N  pt_row: 3639  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po076   trans-->  $iopadmap$po076   placed at (8 1 _66)  device: HP_1_CC_10_5P  pt_row: 3663  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po077   trans-->  $iopadmap$po077   placed at (8 1 _47)  device: HP_1_CC_11_5N  pt_row: 3682  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po078   trans-->  $iopadmap$po078   placed at (9 1 _66)  device: HP_1_12_6P  pt_row: 3706  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po079   trans-->  $iopadmap$po079   placed at (9 1 _47)  device: HP_1_13_6N  pt_row: 3725  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po080   trans-->  $iopadmap$po080   placed at (10 1 _66)  device: HP_1_14_7P  pt_row: 3749  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po081   trans-->  $iopadmap$po081   placed at (10 1 _47)  device: HP_1_15_7N  pt_row: 3768  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po082   trans-->  $iopadmap$po082   placed at (12 1 _66)  device: HP_1_16_8P  pt_row: 3792  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po083   trans-->  $iopadmap$po083   placed at (12 1 _47)  device: HP_1_17_8N  pt_row: 3811  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po084   trans-->  $iopadmap$po084   placed at (13 1 _66)  device: HP_1_18_9P  pt_row: 3835  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po085   trans-->  $iopadmap$po085   placed at (13 1 _47)  device: HP_1_19_9N  pt_row: 3854  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po086   trans-->  $iopadmap$po086   placed at (14 1 _71)  device: HP_1_20_10P  pt_row: 3870  Fullchip_N: f2g_addr[0]
  O  $iopadmap$po087   trans-->  $iopadmap$po087   placed at (15 1 _66)  device: HP_1_20_10P  pt_row: 3898  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po088   trans-->  $iopadmap$po088   placed at (15 1 _47)  device: HP_1_21_10N  pt_row: 3917  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po089   trans-->  $iopadmap$po089   placed at (17 1 _66)  device: HP_1_22_11P  pt_row: 3941  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po090   trans-->  $iopadmap$po090   placed at (17 1 _47)  device: HP_1_23_11N  pt_row: 3960  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po091   trans-->  $iopadmap$po091   placed at (18 1 _66)  device: HP_1_24_12P  pt_row: 3984  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po092   trans-->  $iopadmap$po092   placed at (18 1 _47)  device: HP_1_25_12N  pt_row: 4003  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po093   trans-->  $iopadmap$po093   placed at (19 1 _66)  device: HP_1_26_13P  pt_row: 4027  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po094   trans-->  $iopadmap$po094   placed at (19 1 _47)  device: HP_1_27_13N  pt_row: 4046  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po095   trans-->  $iopadmap$po095   placed at (20 1 _66)  device: HP_1_CC_28_14P  pt_row: 4070  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po096   trans-->  $iopadmap$po096   placed at (20 1 _47)  device: HP_1_CC_29_14N  pt_row: 4089  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po097   trans-->  $iopadmap$po097   placed at (21 1 _66)  device: HP_1_30_15P  pt_row: 4113  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po098   trans-->  $iopadmap$po098   placed at (21 1 _47)  device: HP_1_31_15N  pt_row: 4132  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po099   trans-->  $iopadmap$po099   placed at (22 1 _66)  device: HP_1_32_16P  pt_row: 4156  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po100   trans-->  $iopadmap$po100   placed at (22 1 _47)  device: HP_1_33_16N  pt_row: 4175  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po101   trans-->  $iopadmap$po101   placed at (24 1 _66)  device: HP_1_34_17P  pt_row: 4199  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po102   trans-->  $iopadmap$po102   placed at (24 1 _47)  device: HP_1_35_17N  pt_row: 4218  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po103   trans-->  $iopadmap$po103   placed at (25 1 _66)  device: HP_1_36_18P  pt_row: 4242  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po104   trans-->  $iopadmap$po104   placed at (25 1 _47)  device: HP_1_37_18N  pt_row: 4261  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po105   trans-->  $iopadmap$po105   placed at (26 1 _66)  device: HP_1_38_19P  pt_row: 4285  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po106   trans-->  $iopadmap$po106   placed at (26 1 _47)  device: HP_1_39_19N  pt_row: 4304  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po107   trans-->  $iopadmap$po107   placed at (32 1 _71)  device: HP_2_0_0P  pt_row: 4320  Fullchip_N: f2g_addr[0]
  O  $iopadmap$po108   trans-->  $iopadmap$po108   placed at (33 1 _66)  device: HP_2_0_0P  pt_row: 4348  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po109   trans-->  $iopadmap$po109   placed at (33 1 _47)  device: HP_2_1_0N  pt_row: 4367  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po110   trans-->  $iopadmap$po110   placed at (34 1 _66)  device: HP_2_2_1P  pt_row: 4391  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po111   trans-->  $iopadmap$po111   placed at (34 1 _47)  device: HP_2_3_1N  pt_row: 4410  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po112   trans-->  $iopadmap$po112   placed at (36 1 _66)  device: HP_2_4_2P  pt_row: 4434  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po113   trans-->  $iopadmap$po113   placed at (36 1 _47)  device: HP_2_5_2N  pt_row: 4453  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po114   trans-->  $iopadmap$po114   placed at (37 1 _66)  device: HP_2_6_3P  pt_row: 4477  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po115   trans-->  $iopadmap$po115   placed at (37 1 _47)  device: HP_2_7_3N  pt_row: 4496  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po116   trans-->  $iopadmap$po116   placed at (38 1 _66)  device: HP_2_8_4P  pt_row: 4520  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po117   trans-->  $iopadmap$po117   placed at (38 1 _47)  device: HP_2_9_4N  pt_row: 4539  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po118   trans-->  $iopadmap$po118   placed at (39 1 _66)  device: HP_2_CC_10_5P  pt_row: 4563  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po119   trans-->  $iopadmap$po119   placed at (39 1 _47)  device: HP_2_CC_11_5N  pt_row: 4582  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po120   trans-->  $iopadmap$po120   placed at (41 1 _66)  device: HP_2_12_6P  pt_row: 4606  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po121   trans-->  $iopadmap$po121   placed at (41 1 _47)  device: HP_2_13_6N  pt_row: 4625  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po122   trans-->  $iopadmap$po122   placed at (42 1 _66)  device: HP_2_14_7P  pt_row: 4649  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po123   trans-->  $iopadmap$po123   placed at (42 1 _47)  device: HP_2_15_7N  pt_row: 4668  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po124   trans-->  $iopadmap$po124   placed at (43 1 _66)  device: HP_2_16_8P  pt_row: 4692  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po125   trans-->  $iopadmap$po125   placed at (43 1 _47)  device: HP_2_17_8N  pt_row: 4711  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po126   trans-->  $iopadmap$po126   placed at (44 1 _66)  device: HP_2_18_9P  pt_row: 4735  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po127   trans-->  $iopadmap$po127   placed at (44 1 _47)  device: HP_2_19_9N  pt_row: 4754  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po128   trans-->  $iopadmap$po128   placed at (45 1 _71)  device: HP_2_20_10P  pt_row: 4770  Fullchip_N: f2g_addr[0]
  O  $iopadmap$po129   trans-->  $iopadmap$po129   placed at (46 1 _66)  device: HP_2_20_10P  pt_row: 4798  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po130   trans-->  $iopadmap$po130   placed at (46 1 _47)  device: HP_2_21_10N  pt_row: 4817  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po131   trans-->  $iopadmap$po131   placed at (48 1 _66)  device: HP_2_22_11P  pt_row: 4841  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po132   trans-->  $iopadmap$po132   placed at (48 1 _47)  device: HP_2_23_11N  pt_row: 4860  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po133   trans-->  $iopadmap$po133   placed at (49 1 _66)  device: HP_2_24_12P  pt_row: 4884  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po134   trans-->  $iopadmap$po134   placed at (49 1 _47)  device: HP_2_25_12N  pt_row: 4903  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po135   trans-->  $iopadmap$po135   placed at (50 1 _66)  device: HP_2_26_13P  pt_row: 4927  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po136   trans-->  $iopadmap$po136   placed at (50 1 _47)  device: HP_2_27_13N  pt_row: 4946  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po137   trans-->  $iopadmap$po137   placed at (51 1 _66)  device: HP_2_CC_28_14P  pt_row: 4970  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po138   trans-->  $iopadmap$po138   placed at (51 1 _47)  device: HP_2_CC_29_14N  pt_row: 4989  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po139   trans-->  $iopadmap$po139   placed at (53 1 _66)  device: HP_2_30_15P  pt_row: 5013  Fullchip_N: f2g_tx_dvalid_A
  O  $iopadmap$po140   trans-->  $iopadmap$po140   placed at (53 1 _47)  device: HP_2_31_15N  pt_row: 5032  Fullchip_N: f2g_trx_reset_n_B
  O  $iopadmap$po141   trans-->  $iopadmap$po141   placed at (54 1 _66)  device: HP_2_32_16P  pt_row: 5056  Fullchip_N: f2g_tx_dvalid_A

 <----- pin_c got 147 inputs and 142 outputs
 <-- pin_c placed 161 inputs and 128 outputs
  min_pt_row= 15  max_pt_row= 5056

ROW-RECORD stats ( numRows= 5270 )
              No_dir : 710
           Input_dir : 1992
          Output_dir : 1320
         HasBoth_dir : 840
      AllEnabled_dir : 408
        #AXI = 0
       #GPIO = 50
  #GBOX_GPIO = 4840
   #inp_colm A2F = 1815
   #out_colm F2A = 3355
======== end pin_c stats.

======== pin_c summary:
    Pin Table csv :  /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
        total design inputs: 147   placed design inputs: 161
       total design outputs: 142   placed design outputs: 128
     pin_c output :  i2c_pin_loc.place
     auto-PCF : TRUE
  pinc_trace verbosity= 3
======== end pin_c summary.

Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/synthesis/fabric_i2c_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report i2c_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top i2c --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/routing/fabric_i2c_post_synth.route --place --fix_clusters i2c_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/synthesis/fabric_i2c_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report i2c_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top i2c --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/routing/fabric_i2c_post_synth.route --place --fix_clusters i2c_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_i2c_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.5 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/placement/fabric_i2c_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/routing/fabric_i2c_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'i2c_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: i2c_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 18.2 MiB, delta_rss +0.7 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/synthesis/fabric_i2c_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 20.0 MiB, delta_rss +1.8 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  148 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 148
# Clean circuit took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 773
    .input :     136
    .output:     275
    0-LUT  :       1
    6-LUT  :     361
  Nets  : 498
    Avg Fanout:     2.9
    Max Fanout:   148.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 1964
  Timing Graph Edges: 2657
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$po141'
Warning 168: set_input_delay command matched but was not applied to primary output '$iopadmap$po140'
Warning 169: set_input_delay command matched but was not applied to primary output '$iopadmap$po139'
Warning 170: set_input_delay command matched but was not applied to primary output '$iopadmap$po138'
Warning 171: set_input_delay command matched but was not applied to primary output '$iopadmap$po137'
Warning 172: set_input_delay command matched but was not applied to primary output '$iopadmap$po136'
Warning 173: set_input_delay command matched but was not applied to primary output '$iopadmap$po135'
Warning 174: set_input_delay command matched but was not applied to primary output '$iopadmap$po134'
Warning 175: set_input_delay command matched but was not applied to primary output '$iopadmap$po133'
Warning 176: set_input_delay command matched but was not applied to primary output '$iopadmap$po132'
Warning 177: set_input_delay command matched but was not applied to primary output '$iopadmap$po131'
Warning 178: set_input_delay command matched but was not applied to primary output '$iopadmap$po130'
Warning 179: set_input_delay command matched but was not applied to primary output '$iopadmap$po129'
Warning 180: set_input_delay command matched but was not applied to primary output '$iopadmap$po128'
Warning 181: set_input_delay command matched but was not applied to primary output '$iopadmap$po127'
Warning 182: set_input_delay command matched but was not applied to primary output '$iopadmap$po126'
Warning 183: set_input_delay command matched but was not applied to primary output '$iopadmap$po125'
Warning 184: set_input_delay command matched but was not applied to primary output '$iopadmap$po124'
Warning 185: set_input_delay command matched but was not applied to primary output '$iopadmap$po123'
Warning 186: set_input_delay command matched but was not applied to primary output '$iopadmap$po122'
Warning 187: set_input_delay command matched but was not applied to primary output '$iopadmap$po121'
Warning 188: set_input_delay command matched but was not applied to primary output '$iopadmap$po120'
Warning 189: set_input_delay command matched but was not applied to primary output '$iopadmap$po119'
Warning 190: set_input_delay command matched but was not applied to primary output '$iopadmap$po118'
Warning 191: set_input_delay command matched but was not applied to primary output '$iopadmap$po117'
Warning 192: set_input_delay command matched but was not applied to primary output '$iopadmap$po116'
Warning 193: set_input_delay command matched but was not applied to primary output '$iopadmap$po115'
Warning 194: set_input_delay command matched but was not applied to primary output '$iopadmap$po114'
Warning 195: set_input_delay command matched but was not applied to primary output '$iopadmap$po113'
Warning 196: set_input_delay command matched but was not applied to primary output '$iopadmap$po112'
Warning 197: set_input_delay command matched but was not applied to primary output '$iopadmap$po111'
Warning 198: set_input_delay command matched but was not applied to primary output '$iopadmap$po110'
Warning 199: set_input_delay command matched but was not applied to primary output '$iopadmap$po109'
Warning 200: set_input_delay command matched but was not applied to primary output '$iopadmap$po108'
Warning 201: set_input_delay command matched but was not applied to primary output '$iopadmap$po107'
Warning 202: set_input_delay command matched but was not applied to primary output '$iopadmap$po106'
Warning 203: set_input_delay command matched but was not applied to primary output '$iopadmap$po105'
Warning 204: set_input_delay command matched but was not applied to primary output '$iopadmap$po104'
Warning 205: set_input_delay command matched but was not applied to primary output '$iopadmap$po103'
Warning 206: set_input_delay command matched but was not applied to primary output '$iopadmap$po102'
Warning 207: set_input_delay command matched but was not applied to primary output '$iopadmap$po101'
Warning 208: set_input_delay command matched but was not applied to primary output '$iopadmap$po100'
Warning 209: set_input_delay command matched but was not applied to primary output '$iopadmap$po099'
Warning 210: set_input_delay command matched but was not applied to primary output '$iopadmap$po098'
Warning 211: set_input_delay command matched but was not applied to primary output '$iopadmap$po097'
Warning 212: set_input_delay command matched but was not applied to primary output '$iopadmap$po096'
Warning 213: set_input_delay command matched but was not applied to primary output '$iopadmap$po095'
Warning 214: set_input_delay command matched but was not applied to primary output '$iopadmap$po094'
Warning 215: set_input_delay command matched but was not applied to primary output '$iopadmap$po093'
Warning 216: set_input_delay command matched but was not applied to primary output '$iopadmap$po092'
Warning 217: set_input_delay command matched but was not applied to primary output '$iopadmap$po091'
Warning 218: set_input_delay command matched but was not applied to primary output '$iopadmap$po090'
Warning 219: set_input_delay command matched but was not applied to primary output '$iopadmap$po089'
Warning 220: set_input_delay command matched but was not applied to primary output '$iopadmap$po088'
Warning 221: set_input_delay command matched but was not applied to primary output '$iopadmap$po087'
Warning 222: set_input_delay command matched but was not applied to primary output '$iopadmap$po086'
Warning 223: set_input_delay command matched but was not applied to primary output '$iopadmap$po084'
Warning 224: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19488'
Warning 225: set_input_delay command matched but was not applied to primary output '$iopadmap$po083'
Warning 226: set_input_delay command matched but was not applied to primary output '$iopadmap$po082'
Warning 227: set_input_delay command matched but was not applied to primary output '$iopadmap$po081'
Warning 228: set_input_delay command matched but was not applied to primary output '$iopadmap$po079'
Warning 229: set_input_delay command matched but was not applied to primary output '$iopadmap$po078'
Warning 230: set_input_delay command matched but was not applied to primary output '$iopadmap$po077'
Warning 231: set_input_delay command matched but was not applied to primary output '$iopadmap$po076'
Warning 232: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19533'
Warning 233: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19448'
Warning 234: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19510'
Warning 235: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19426'
Warning 236: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19414'
Warning 237: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19396'
Warning 238: set_input_delay command matched but was not applied to primary output '$iopadmap$po068'
Warning 239: set_input_delay command matched but was not applied to primary output '$iopadmap$po069'
Warning 240: set_input_delay command matched but was not applied to primary output '$iopadmap$po070'
Warning 241: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19476'
Warning 242: set_input_delay command matched but was not applied to primary output '$iopadmap$po071'
Warning 243: set_input_delay command matched but was not applied to primary output '$iopadmap$po073'
Warning 244: set_input_delay command matched but was not applied to primary output '$iopadmap$po074'
Warning 245: set_input_delay command matched but was not applied to primary output '$iopadmap$po085'
Warning 246: set_input_delay command matched but was not applied to primary output '$iopadmap$po080'
Warning 247: set_input_delay command matched but was not applied to primary output '$iopadmap$po075'
Warning 248: set_input_delay command matched but was not applied to primary output '$iopadmap$po072'
Warning 249: set_input_delay command matched but was not applied to primary output '$iopadmap$po067'
Warning 250: set_input_delay command matched but was not applied to primary output '$iopadmap$po059'
Warning 251: set_input_delay command matched but was not applied to primary output '$iopadmap$po056'
Warning 252: set_input_delay command matched but was not applied to primary output '$iopadmap$po047'
Warning 253: set_input_delay command matched but was not applied to primary output '$iopadmap$po045'
Warning 254: set_input_delay command matched but was not applied to primary output '$iopadmap$po040'
Warning 255: set_input_delay command matched but was not applied to primary output '$iopadmap$po035'
Warning 256: set_input_delay command matched but was not applied to primary output '$iopadmap$po033'
Warning 257: set_input_delay command matched but was not applied to primary output '$iopadmap$po027'
Warning 258: set_input_delay command matched but was not applied to primary output '$iopadmap$po018'
Warning 259: set_input_delay command matched but was not applied to primary output '$iopadmap$po036'
Warning 260: set_input_delay command matched but was not applied to primary output '$iopadmap$po037'
Warning 261: set_input_delay command matched but was not applied to primary output '$iopadmap$po038'
Warning 262: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19492'
Warning 263: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19470'
Warning 264: set_input_delay command matched but was not applied to primary output '$iopadmap$po039'
Warning 265: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19416'
Warning 266: set_input_delay command matched but was not applied to primary output '$iopadmap$po041'
Warning 267: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19472'
Warning 268: set_input_delay command matched but was not applied to primary output '$iopadmap$po042'
Warning 269: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19452'
Warning 270: set_input_delay command matched but was not applied to primary output '$iopadmap$po043'
Warning 271: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19436'
Warning 272: set_input_delay command matched but was not applied to primary output '$iopadmap$po044'
Warning 273: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19424'
Warning 274: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19392'
Warning 275: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19496'
Warning 276: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19508'
Warning 277: set_input_delay command matched but was not applied to primary output '$iopadmap$po046'
Warning 278: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19430'
Warning 279: set_input_delay command matched but was not applied to primary output '$iopadmap$po048'
Warning 280: set_input_delay command matched but was not applied to primary output '$iopadmap$po049'
Warning 281: set_input_delay command matched but was not applied to primary output '$iopadmap$po050'
Warning 282: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19462'
Warning 283: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19512'
Warning 284: set_input_delay command matched but was not applied to primary output '$iopadmap$po051'
Warning 285: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19418'
Warning 286: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19432'
Warning 287: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19420'
Warning 288: set_input_delay command matched but was not applied to primary output '$iopadmap$po052'
Warning 289: set_input_delay command matched but was not applied to primary output '$iopadmap$po053'
Warning 290: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19400'
Warning 291: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19398'
Warning 292: set_input_delay command matched but was not applied to primary output '$iopadmap$po054'
Warning 293: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19443'
Warning 294: set_input_delay command matched but was not applied to primary output '$iopadmap$po055'
Warning 295: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19428'
Warning 296: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19425'
Warning 297: set_input_delay command matched but was not applied to primary output '$iopadmap$po057'
Warning 298: set_input_delay command matched but was not applied to primary output '$iopadmap$po058'
Warning 299: set_input_delay command matched but was not applied to primary output '$iopadmap$po060'
Warning 300: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19421'
Warning 301: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19520'
Warning 302: set_input_delay command matched but was not applied to primary output '$iopadmap$po061'
Warning 303: set_input_delay command matched but was not applied to primary output '$iopadmap$po062'
Warning 304: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19474'
Warning 305: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19446'
Warning 306: set_input_delay command matched but was not applied to primary output '$iopadmap$po063'
Warning 307: set_input_delay command matched but was not applied to primary output '$iopadmap$po064'
Warning 308: set_input_delay command matched but was not applied to primary output '$iopadmap$po065'
Warning 309: set_input_delay command matched but was not applied to primary output '$iopadmap$po066'
Warning 310: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19484'
Warning 311: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19524'
Warning 312: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19504'
Warning 313: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19434'
Warning 314: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19526'
Warning 315: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19391'
Warning 316: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19460'
Warning 317: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19497'
Warning 318: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19494'
Warning 319: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19464'
Warning 320: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19453'
Warning 321: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19498'
Warning 322: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19466'
Warning 323: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19463'
Warning 324: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19534'
Warning 325: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19530'
Warning 326: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19532'
Warning 327: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19456'
Warning 328: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19410'
Warning 329: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19514'
Warning 330: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19529'
Warning 331: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19402'
Warning 332: set_input_delay command matched but was not applied to primary output '$iopadmap$po015'
Warning 333: set_input_delay command matched but was not applied to primary output '$iopadmap$po016'
Warning 334: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19412'
Warning 335: set_input_delay command matched but was not applied to primary output '$iopadmap$po017'
Warning 336: set_input_delay command matched but was not applied to primary output '$iopadmap$po019'
Warning 337: set_input_delay command matched but was not applied to primary output '$iopadmap$po020'
Warning 338: set_input_delay command matched but was not applied to primary output '$iopadmap$po021'
Warning 339: set_input_delay command matched but was not applied to primary output '$iopadmap$po022'
Warning 340: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19502'
Warning 341: set_input_delay command matched but was not applied to primary output '$iopadmap$po023'
Warning 342: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19444'
Warning 343: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19531'
Warning 344: set_input_delay command matched but was not applied to primary output '$iopadmap$po024'
Warning 345: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19528'
Warning 346: set_input_delay command matched but was not applied to primary output '$iopadmap$po025'
Warning 347: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19521'
Warning 348: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19527'
Warning 349: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19500'
Warning 350: set_input_delay command matched but was not applied to primary output '$iopadmap$po026'
Warning 351: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19525'
Warning 352: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19523'
Warning 353: set_input_delay command matched but was not applied to primary output '$iopadmap$po028'
Warning 354: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19490'
Warning 355: set_input_delay command matched but was not applied to primary output '$iopadmap$po029'
Warning 356: set_input_delay command matched but was not applied to primary output '$iopadmap$po030'
Warning 357: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19516'
Warning 358: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19519'
Warning 359: set_input_delay command matched but was not applied to primary output '$iopadmap$po031'
Warning 360: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19511'
Warning 361: set_input_delay command matched but was not applied to primary output '$iopadmap$po032'
Warning 362: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19390'
Warning 363: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19513'
Warning 364: set_input_delay command matched but was not applied to primary output '$iopadmap$po034'
Warning 365: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19509'
Warning 366: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19478'
Warning 367: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19507'
Warning 368: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19503'
Warning 369: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19422'
Warning 370: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19501'
Warning 371: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19499'
Warning 372: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19495'
Warning 373: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19493'
Warning 374: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19489'
Warning 375: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19487'
Warning 376: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19450'
Warning 377: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19485'
Warning 378: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19483'
Warning 379: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19481'
Warning 380: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19479'
Warning 381: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19477'
Warning 382: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19469'
Warning 383: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19473'
Warning 384: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19505'
Warning 385: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19471'
Warning 386: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19467'
Warning 387: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19465'
Warning 388: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19461'
Warning 389: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19459'
Warning 390: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19455'
Warning 391: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19451'
Warning 392: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19447'
Warning 393: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19445'
Warning 394: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19457'
Warning 395: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19441'
Warning 396: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19435'
Warning 397: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19439'
Warning 398: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19437'
Warning 399: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19433'
Warning 400: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19431'
Warning 401: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19517'
Warning 402: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19440'
Warning 403: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19482'
Warning 404: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19404'
Warning 405: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19394'
Warning 406: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19406'
Warning 407: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19429'
Warning 408: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19408'
Warning 409: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19427'
Warning 410: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19486'
Warning 411: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19442'
Warning 412: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19438'
Warning 413: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19491'
Warning 414: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19423'
Warning 415: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19407'
Warning 416: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19506'
Warning 417: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19419'
Warning 418: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19468'
Warning 419: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19449'
Warning 420: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19417'
Warning 421: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19415'
Warning 422: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19413'
Warning 423: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19411'
Warning 424: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19522'
Warning 425: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19518'
Warning 426: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19409'
Warning 427: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19475'
Warning 428: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19388'
Warning 429: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19458'
Warning 430: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19405'
Warning 431: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19403'
Warning 432: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19401'
Warning 433: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19454'
Warning 434: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19399'
Warning 435: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19397'
Warning 436: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19395'
Warning 437: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19480'
Warning 438: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19393'
Warning 439: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19389'
Warning 440: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19515'
Warning 441: set_input_delay command matched but was not applied to primary output '$auto$rs_design_edit.cc:572:execute$19387'
Warning 442: set_output_delay command matched but was not applied to primary input '$iopadmap$pi143'
Warning 443: set_output_delay command matched but was not applied to primary input '$iopadmap$pi133'
Warning 444: set_output_delay command matched but was not applied to primary input '$iopadmap$pi129'
Warning 445: set_output_delay command matched but was not applied to primary input '$iopadmap$pi122'
Warning 446: set_output_delay command matched but was not applied to primary input '$iopadmap$pi119'
Warning 447: set_output_delay command matched but was not applied to primary input '$iopadmap$pi093'
Warning 448: set_output_delay command matched but was not applied to primary input '$iopadmap$pi085'
Warning 449: set_output_delay command matched but was not applied to primary input '$iopadmap$pi080'
Warning 450: set_output_delay command matched but was not applied to primary input '$iopadmap$pi069'
Warning 451: set_output_delay command matched but was not applied to primary input '$iopadmap$pi064'
Warning 452: set_output_delay command matched but was not applied to primary input '$iopadmap$pi063'
Warning 453: set_output_delay command matched but was not applied to primary input '$iopadmap$pi062'
Warning 454: set_output_delay command matched but was not applied to primary input '$iopadmap$pi057'
Warning 455: set_output_delay command matched but was not applied to primary input '$iopadmap$pi048'
Warning 456: set_output_delay command matched but was not applied to primary input '$iopadmap$pi029'
Warning 457: set_output_delay command matched but was not applied to primary input '$iopadmap$pi025'
Warning 458: set_output_delay command matched but was not applied to primary input '$iopadmap$pi013'
Warning 459: set_output_delay command matched but was not applied to primary input '$iopadmap$pi006'
Warning 460: set_output_delay command matched but was not applied to primary input '$iopadmap$pi000'
Warning 461: set_output_delay command matched but was not applied to primary input '$iopadmap$pi033'
Warning 462: set_output_delay command matched but was not applied to primary input '$iopadmap$pi131'
Warning 463: set_output_delay command matched but was not applied to primary input '$iopadmap$pi046'
Warning 464: set_output_delay command matched but was not applied to primary input '$iopadmap$pi132'
Warning 465: set_output_delay command matched but was not applied to primary input '$iopadmap$pi047'
Warning 466: set_output_delay command matched but was not applied to primary input '$iopadmap$pi049'
Warning 467: set_output_delay command matched but was not applied to primary input '$iopadmap$pi050'
Warning 468: set_output_delay command matched but was not applied to primary input '$iopadmap$pi051'
Warning 469: set_output_delay command matched but was not applied to primary input '$iopadmap$pi052'
Warning 470: set_output_delay command matched but was not applied to primary input '$iopadmap$pi034'
Warning 471: set_output_delay command matched but was not applied to primary input '$iopadmap$pi053'
Warning 472: set_output_delay command matched but was not applied to primary input '$iopadmap$pi054'
Warning 473: set_output_delay command matched but was not applied to primary input '$iopadmap$pi134'
Warning 474: set_output_delay command matched but was not applied to primary input '$iopadmap$pi135'
Warning 475: set_output_delay command matched but was not applied to primary input '$iopadmap$pi055'
Warning 476: set_output_delay command matched but was not applied to primary input '$iopadmap$pi056'
Warning 477: set_output_delay command matched but was not applied to primary input '$iopadmap$pi058'
Warning 478: set_output_delay command matched but was not applied to primary input '$iopadmap$pi035'
Warning 479: set_output_delay command matched but was not applied to primary input '$iopadmap$pi059'
Warning 480: set_output_delay command matched but was not applied to primary input '$iopadmap$pi060'
Warning 481: set_output_delay command matched but was not applied to primary input '$iopadmap$pi136'
Warning 482: set_output_delay command matched but was not applied to primary input '$iopadmap$pi061'
Warning 483: set_output_delay command matched but was not applied to primary input '$iopadmap$pi065'
Warning 484: set_output_delay command matched but was not applied to primary input '$iopadmap$pi066'
Warning 485: set_output_delay command matched but was not applied to primary input '$iopadmap$pi067'
Warning 486: set_output_delay command matched but was not applied to primary input '$iopadmap$pi036'
Warning 487: set_output_delay command matched but was not applied to primary input '$iopadmap$pi068'
Warning 488: set_output_delay command matched but was not applied to primary input '$iopadmap$pi001'
Warning 489: set_output_delay command matched but was not applied to primary input '$iopadmap$pi137'
Warning 490: set_output_delay command matched but was not applied to primary input '$iopadmap$pi002'
Warning 491: set_output_delay command matched but was not applied to primary input '$iopadmap$pi037'
Warning 492: set_output_delay command matched but was not applied to primary input '$iopadmap$pi138'
Warning 493: set_output_delay command matched but was not applied to primary input '$iopadmap$pi070'
Warning 494: set_output_delay command matched but was not applied to primary input '$iopadmap$pi003'
Warning 495: set_output_delay command matched but was not applied to primary input '$iopadmap$pi071'
Warning 496: set_output_delay command matched but was not applied to primary input '$iopadmap$pi072'
Warning 497: set_output_delay command matched but was not applied to primary input '$iopadmap$pi038'
Warning 498: set_output_delay command matched but was not applied to primary input '$iopadmap$pi073'
Warning 499: set_output_delay command matched but was not applied to primary input '$iopadmap$pi139'
Warning 500: set_output_delay command matched but was not applied to primary input '$iopadmap$pi074'
Warning 501: set_output_delay command matched but was not applied to primary input '$iopadmap$pi075'
Warning 502: set_output_delay command matched but was not applied to primary input '$iopadmap$pi039'
Warning 503: set_output_delay command matched but was not applied to primary input '$iopadmap$pi076'
Warning 504: set_output_delay command matched but was not applied to primary input '$iopadmap$pi077'
Warning 505: set_output_delay command matched but was not applied to primary input '$iopadmap$pi140'
Warning 506: set_output_delay command matched but was not applied to primary input '$iopadmap$pi004'
Warning 507: set_output_delay command matched but was not applied to primary input '$iopadmap$pi141'
Warning 508: set_output_delay command matched but was not applied to primary input '$iopadmap$pi078'
Warning 509: set_output_delay command matched but was not applied to primary input '$iopadmap$pi005'
Warning 510: set_output_delay command matched but was not applied to primary input '$iopadmap$pi079'
Warning 511: set_output_delay command matched but was not applied to primary input '$iopadmap$pi081'
Warning 512: set_output_delay command matched but was not applied to primary input '$iopadmap$pi007'
Warning 513: set_output_delay command matched but was not applied to primary input '$iopadmap$pi082'
Warning 514: set_output_delay command matched but was not applied to primary input '$iopadmap$pi008'
Warning 515: set_output_delay command matched but was not applied to primary input '$iopadmap$pi142'
Warning 516: set_output_delay command matched but was not applied to primary input '$iopadmap$pi084'
Warning 517: set_output_delay command matched but was not applied to primary input '$iopadmap$pi086'
Warning 518: set_output_delay command matched but was not applied to primary input '$iopadmap$pi087'
Warning 519: set_output_delay command matched but was not applied to primary input '$iopadmap$pi009'
Warning 520: set_output_delay command matched but was not applied to primary input '$iopadmap$pi088'
Warning 521: set_output_delay command matched but was not applied to primary input '$iopadmap$pi010'
Warning 522: set_output_delay command matched but was not applied to primary input '$iopadmap$pi011'
Warning 523: set_output_delay command matched but was not applied to primary input '$iopadmap$pi012'
Warning 524: set_output_delay command matched but was not applied to primary input '$iopadmap$pi040'
Warning 525: set_output_delay command matched but was not applied to primary input '$iopadmap$pi089'
Warning 526: set_output_delay command matched but was not applied to primary input '$iopadmap$pi090'
Warning 527: set_output_delay command matched but was not applied to primary input '$iopadmap$pi091'
Warning 528: set_output_delay command matched but was not applied to primary input '$iopadmap$pi041'
Warning 529: set_output_delay command matched but was not applied to primary input '$iopadmap$pi014'
Warning 530: set_output_delay command matched but was not applied to primary input '$iopadmap$pi092'
Warning 531: set_output_delay command matched but was not applied to primary input '$iopadmap$pi144'
Warning 532: set_output_delay command matched but was not applied to primary input '$iopadmap$pi015'
Warning 533: set_output_delay command matched but was not applied to primary input '$iopadmap$pi016'
Warning 534: set_output_delay command matched but was not applied to primary input '$iopadmap$pi094'
Warning 535: set_output_delay command matched but was not applied to primary input '$iopadmap$pi095'
Warning 536: set_output_delay command matched but was not applied to primary input '$iopadmap$pi017'
Warning 537: set_output_delay command matched but was not applied to primary input '$iopadmap$pi096'
Warning 538: set_output_delay command matched but was not applied to primary input '$iopadmap$pi042'
Warning 539: set_output_delay command matched but was not applied to primary input '$iopadmap$pi145'
Warning 540: set_output_delay command matched but was not applied to primary input '$iopadmap$pi097'
Warning 541: set_output_delay command matched but was not applied to primary input '$iopadmap$pi098'
Warning 542: set_output_delay command matched but was not applied to primary input '$iopadmap$pi146'
Warning 543: set_output_delay command matched but was not applied to primary input '$iopadmap$pi099'
Warning 544: set_output_delay command matched but was not applied to primary input '$iopadmap$pi100'
Warning 545: set_output_delay command matched but was not applied to primary input '$iopadmap$pi018'
Warning 546: set_output_delay command matched but was not applied to primary input '$iopadmap$pi019'
Warning 547: set_output_delay command matched but was not applied to primary input '$iopadmap$pi043'
Warning 548: set_output_delay command matched but was not applied to primary input '$iopadmap$pi020'
Warning 549: set_output_delay command matched but was not applied to primary input '$iopadmap$pi021'
Warning 550: set_output_delay command matched but was not applied to primary input '$iopadmap$pi106'
Warning 551: set_output_delay command matched but was not applied to primary input '$iopadmap$pi022'
Warning 552: set_output_delay command matched but was not applied to primary input '$iopadmap$pi109'
Warning 553: set_output_delay command matched but was not applied to primary input '$iopadmap$pi023'
Warning 554: set_output_delay command matched but was not applied to primary input '$iopadmap$pi110'
Warning 555: set_output_delay command matched but was not applied to primary input '$iopadmap$pi111'
Warning 556: set_output_delay command matched but was not applied to primary input '$iopadmap$pi024'
Warning 557: set_output_delay command matched but was not applied to primary input '$iopadmap$pi112'
Warning 558: set_output_delay command matched but was not applied to primary input '$iopadmap$pi113'
Warning 559: set_output_delay command matched but was not applied to primary input '$iopadmap$pi114'
Warning 560: set_output_delay command matched but was not applied to primary input '$iopadmap$pi115'
Warning 561: set_output_delay command matched but was not applied to primary input '$iopadmap$pi116'
Warning 562: set_output_delay command matched but was not applied to primary input '$iopadmap$pi026'
Warning 563: set_output_delay command matched but was not applied to primary input '$iopadmap$pi117'
Warning 564: set_output_delay command matched but was not applied to primary input '$iopadmap$pi044'
Warning 565: set_output_delay command matched but was not applied to primary input '$iopadmap$pi118'
Warning 566: set_output_delay command matched but was not applied to primary input '$iopadmap$pi027'
Warning 567: set_output_delay command matched but was not applied to primary input '$iopadmap$pi120'
Warning 568: set_output_delay command matched but was not applied to primary input '$iopadmap$pi028'
Warning 569: set_output_delay command matched but was not applied to primary input '$iopadmap$pi045'
Warning 570: set_output_delay command matched but was not applied to primary input '$iopadmap$pi123'
Warning 571: set_output_delay command matched but was not applied to primary input '$iopadmap$pi124'
Warning 572: set_output_delay command matched but was not applied to primary input '$iopadmap$pi125'
Warning 573: set_output_delay command matched but was not applied to primary input '$iopadmap$pi126'
Warning 574: set_output_delay command matched but was not applied to primary input '$iopadmap$pi030'
Warning 575: set_output_delay command matched but was not applied to primary input '$iopadmap$pi031'
Warning 576: set_output_delay command matched but was not applied to primary input '$iopadmap$pi032'
Warning 577: set_output_delay command matched but was not applied to primary input '$iopadmap$pi127'

Applied 4 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'rscga_virt_clk' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 20.3 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2c/results_dir/i2c/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2c_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.09 seconds).
# Load packing took 0.12 seconds (max_rss 64.8 MiB, delta_rss +44.3 MiB)
Warning 578: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 457
Netlist num_blocks: 445
Netlist EMPTY blocks: 0.
Netlist io blocks: 411.
Netlist clb blocks: 34.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 136
Netlist output pins: 275

Pb types usage...
  io             : 411
   io_output     : 275
    outpad       : 275
   io_input      : 136
    inpad        : 136
  clb            : 34
   clb_lr        : 34
    fle          : 269
     fast6       : 93
      lut6       : 93
       lut       : 93
     ble5        : 269
      lut5       : 269
       lut       : 269

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		411	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		34	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.10 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.10 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.02 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 65.6 MiB, delta_rss +0.0 MiB)
Warning 579: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 580: Sized nonsensical R=0 transistor to minimum width
Warning 581: Sized nonsensical R=0 transistor to minimum width
Warning 582: Sized nonsensical R=0 transistor to minimum width
Warning 583: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.10 seconds (max_rss 481.6 MiB, delta_rss +416.0 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.73 seconds (max_rss 481.6 MiB, delta_rss +416.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 30.19 seconds (max_rss 481.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 584: Found no more sample locations for SOURCE in io_top
Warning 585: Found no more sample locations for OPIN in io_top
Warning 586: Found no more sample locations for SOURCE in io_right
Warning 587: Found no more sample locations for OPIN in io_right
Warning 588: Found no more sample locations for SOURCE in io_bottom
Warning 589: Found no more sample locations for OPIN in io_bottom
Warning 590: Found no more sample locations for SOURCE in io_left
Warning 591: Found no more sample locations for OPIN in io_left
Warning 592: Found no more sample locations for SOURCE in clb
Warning 593: Found no more sample locations for OPIN in clb
Warning 594: Found no more sample locations for SOURCE in dsp
Warning 595: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.09 seconds (max_rss 481.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 30.28 seconds (max_rss 481.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 596: Unable to route between blocks at (1,1) and (1,45) to characterize delay (setting to inf)
Warning 597: Unable to route between blocks at (1,1) and (2,45) to characterize delay (setting to inf)
Warning 598: Unable to route between blocks at (1,1) and (3,45) to characterize delay (setting to inf)
Warning 599: Unable to route between blocks at (1,1) and (4,45) to characterize delay (setting to inf)
Warning 600: Unable to route between blocks at (1,1) and (5,45) to characterize delay (setting to inf)
Warning 601: Unable to route between blocks at (1,1) and (6,45) to characterize delay (setting to inf)
Warning 602: Unable to route between blocks at (1,1) and (7,45) to characterize delay (setting to inf)
Warning 603: Unable to route between blocks at (1,1) and (8,45) to characterize delay (setting to inf)
Warning 604: Unable to route between blocks at (1,1) and (9,45) to characterize delay (setting to inf)
Warning 605: Unable to route between blocks at (1,1) and (10,45) to characterize delay (setting to inf)
Warning 606: Unable to route between blocks at (1,1) and (11,45) to characterize delay (setting to inf)
Warning 607: Unable to route between blocks at (1,1) and (12,45) to characterize delay (setting to inf)
Warning 608: Unable to route between blocks at (1,1) and (13,45) to characterize delay (setting to inf)
Warning 609: Unable to route between blocks at (1,1) and (14,45) to characterize delay (setting to inf)
Warning 610: Unable to route between blocks at (1,1) and (15,45) to characterize delay (setting to inf)
Warning 611: Unable to route between blocks at (1,1) and (16,45) to characterize delay (setting to inf)
Warning 612: Unable to route between blocks at (1,1) and (17,45) to characterize delay (setting to inf)
Warning 613: Unable to route between blocks at (1,1) and (18,45) to characterize delay (setting to inf)
Warning 614: Unable to route between blocks at (1,1) and (19,45) to characterize delay (setting to inf)
Warning 615: Unable to route between blocks at (1,1) and (20,45) to characterize delay (setting to inf)
Warning 616: Unable to route between blocks at (1,1) and (21,45) to characterize delay (setting to inf)
Warning 617: Unable to route between blocks at (1,1) and (22,45) to characterize delay (setting to inf)
Warning 618: Unable to route between blocks at (1,1) and (23,45) to characterize delay (setting to inf)
Warning 619: Unable to route between blocks at (1,1) and (24,45) to characterize delay (setting to inf)
Warning 620: Unable to route between blocks at (1,1) and (25,45) to characterize delay (setting to inf)
Warning 621: Unable to route between blocks at (1,1) and (26,45) to characterize delay (setting to inf)
Warning 622: Unable to route between blocks at (1,1) and (27,45) to characterize delay (setting to inf)
Warning 623: Unable to route between blocks at (1,1) and (28,45) to characterize delay (setting to inf)
Warning 624: Unable to route between blocks at (1,1) and (29,45) to characterize delay (setting to inf)
Warning 625: Unable to route between blocks at (1,1) and (30,45) to characterize delay (setting to inf)
Warning 626: Unable to route between blocks at (1,1) and (31,45) to characterize delay (setting to inf)
Warning 627: Unable to route between blocks at (1,1) and (32,45) to characterize delay (setting to inf)
Warning 628: Unable to route between blocks at (1,1) and (33,45) to characterize delay (setting to inf)
Warning 629: Unable to route between blocks at (1,1) and (34,45) to characterize delay (setting to inf)
Warning 630: Unable to route between blocks at (1,1) and (35,45) to characterize delay (setting to inf)
Warning 631: Unable to route between blocks at (1,1) and (36,45) to characterize delay (setting to inf)
Warning 632: Unable to route between blocks at (1,1) and (37,45) to characterize delay (setting to inf)
Warning 633: Unable to route between blocks at (1,1) and (38,45) to characterize delay (setting to inf)
Warning 634: Unable to route between blocks at (1,1) and (39,45) to characterize delay (setting to inf)
Warning 635: Unable to route between blocks at (1,1) and (40,45) to characterize delay (setting to inf)
Warning 636: Unable to route between blocks at (1,1) and (41,45) to characterize delay (setting to inf)
Warning 637: Unable to route between blocks at (1,1) and (42,45) to characterize delay (setting to inf)
Warning 638: Unable to route between blocks at (1,1) and (43,45) to characterize delay (setting to inf)
Warning 639: Unable to route between blocks at (1,1) and (44,45) to characterize delay (setting to inf)
Warning 640: Unable to route between blocks at (1,1) and (45,45) to characterize delay (setting to inf)
Warning 641: Unable to route between blocks at (1,1) and (46,45) to characterize delay (setting to inf)
Warning 642: Unable to route between blocks at (1,1) and (47,45) to characterize delay (setting to inf)
Warning 643: Unable to route between blocks at (1,1) and (48,45) to characterize delay (setting to inf)
Warning 644: Unable to route between blocks at (1,1) and (49,45) to characterize delay (setting to inf)
Warning 645: Unable to route between blocks at (1,1) and (50,45) to characterize delay (setting to inf)
Warning 646: Unable to route between blocks at (1,1) and (51,45) to characterize delay (setting to inf)
Warning 647: Unable to route between blocks at (1,1) and (52,45) to characterize delay (setting to inf)
Warning 648: Unable to route between blocks at (1,1) and (53,45) to characterize delay (setting to inf)
Warning 649: Unable to route between blocks at (1,1) and (54,45) to characterize delay (setting to inf)
Warning 650: Unable to route between blocks at (1,1) and (55,45) to characterize delay (setting to inf)
Warning 651: Unable to route between blocks at (1,1) and (56,45) to characterize delay (setting to inf)
Warning 652: Unable to route between blocks at (1,1) and (57,45) to characterize delay (setting to inf)
Warning 653: Unable to route between blocks at (1,1) and (58,45) to characterize delay (setting to inf)
Warning 654: Unable to route between blocks at (1,1) and (59,45) to characterize delay (setting to inf)
Warning 655: Unable to route between blocks at (1,1) and (60,45) to characterize delay (setting to inf)
Warning 656: Unable to route between blocks at (1,1) and (61,45) to characterize delay (setting to inf)
Warning 657: Unable to route between blocks at (1,1) and (62,45) to characterize delay (setting to inf)
Warning 658: Unable to route between blocks at (1,1) and (63,1) to characterize delay (setting to inf)
Warning 659: Unable to route between blocks at (1,1) and (63,2) to characterize delay (setting to inf)
Warning 660: Unable to route between blocks at (1,1) and (63,3) to characterize delay (setting to inf)
Warning 661: Unable to route between blocks at (1,1) and (63,4) to characterize delay (setting to inf)
Warning 662: Unable to route between blocks at (1,1) and (63,5) to characterize delay (setting to inf)
Warning 663: Unable to route between blocks at (1,1) and (63,6) to characterize delay (setting to inf)
Warning 664: Unable to route between blocks at (1,1) and (63,7) to characterize delay (setting to inf)
Warning 665: Unable to route between blocks at (1,1) and (63,8) to characterize delay (setting to inf)
Warning 666: Unable to route between blocks at (1,1) and (63,9) to characterize delay (setting to inf)
Warning 667: Unable to route between blocks at (1,1) and (63,10) to characterize delay (setting to inf)
Warning 668: Unable to route between blocks at (1,1) and (63,11) to characterize delay (setting to inf)
Warning 669: Unable to route between blocks at (1,1) and (63,12) to characterize delay (setting to inf)
Warning 670: Unable to route between blocks at (1,1) and (63,13) to characterize delay (setting to inf)
Warning 671: Unable to route between blocks at (1,1) and (63,14) to characterize delay (setting to inf)
Warning 672: Unable to route between blocks at (1,1) and (63,15) to characterize delay (setting to inf)
Warning 673: Unable to route between blocks at (1,1) and (63,16) to characterize delay (setting to inf)
Warning 674: Unable to route between blocks at (1,1) and (63,17) to characterize delay (setting to inf)
Warning 675: Unable to route between blocks at (1,1) and (63,18) to characterize delay (setting to inf)
Warning 676: Unable to route between blocks at (1,1) and (63,19) to characterize delay (setting to inf)
Warning 677: Unable to route between blocks at (1,1) and (63,20) to characterize delay (setting to inf)
Warning 678: Unable to route between blocks at (1,1) and (63,21) to characterize delay (setting to inf)
Warning 679: Unable to route between blocks at (1,1) and (63,22) to characterize delay (setting to inf)
Warning 680: Unable to route between blocks at (1,1) and (63,23) to characterize delay (setting to inf)
Warning 681: Unable to route between blocks at (1,1) and (63,24) to characterize delay (setting to inf)
Warning 682: Unable to route between blocks at (1,1) and (63,25) to characterize delay (setting to inf)
Warning 683: Unable to route between blocks at (1,1) and (63,26) to characterize delay (setting to inf)
Warning 684: Unable to route between blocks at (1,1) and (63,27) to characterize delay (setting to inf)
Warning 685: Unable to route between blocks at (1,1) and (63,28) to characterize delay (setting to inf)
Warning 686: Unable to route between blocks at (1,1) and (63,29) to characterize delay (setting to inf)
Warning 687: Unable to route between blocks at (1,1) and (63,30) to characterize delay (setting to inf)
Warning 688: Unable to route between blocks at (1,1) and (63,31) to characterize delay (setting to inf)
Warning 689: Unable to route between blocks at (1,1) and (63,32) to characterize delay (setting to inf)
Warning 690: Unable to route between blocks at (1,1) and (63,33) to characterize delay (setting to inf)
Warning 691: Unable to route between blocks at (1,1) and (63,34) to characterize delay (setting to inf)
Warning 692: Unable to route between blocks at (1,1) and (63,35) to characterize delay (setting to inf)
Warning 693: Unable to route between blocks at (1,1) and (63,36) to characterize delay (setting to inf)
Warning 694: Unable to route between blocks at (1,1) and (63,37) to characterize delay (setting to inf)
Warning 695: Unable to route between blocks at (1,1) and (63,38) to characterize delay (setting to inf)
Warning 696: Unable to route between blocks at (1,1) and (63,39) to characterize delay (setting to inf)
Warning 697: Unable to route between blocks at (1,1) and (63,40) to characterize delay (setting to inf)
Warning 698: Unable to route between blocks at (1,1) and (63,41) to characterize delay (setting to inf)
Warning 699: Unable to route between blocks at (1,1) and (63,42) to characterize delay (setting to inf)
Warning 700: Unable to route between blocks at (1,1) and (63,43) to characterize delay (setting to inf)
Warning 701: Unable to route between blocks at (1,1) and (63,44) to characterize delay (setting to inf)
Warning 702: Unable to route between blocks at (1,1) and (63,45) to characterize delay (setting to inf)
Warning 703: Unable to route between blocks at (4,4) and (4,45) to characterize delay (setting to inf)
Warning 704: Unable to route between blocks at (4,4) and (5,45) to characterize delay (setting to inf)
Warning 705: Unable to route between blocks at (4,4) and (6,45) to characterize delay (setting to inf)
Warning 706: Unable to route between blocks at (4,4) and (7,45) to characterize delay (setting to inf)
Warning 707: Unable to route between blocks at (4,4) and (8,45) to characterize delay (setting to inf)
Warning 708: Unable to route between blocks at (4,4) and (9,45) to characterize delay (setting to inf)
Warning 709: Unable to route between blocks at (4,4) and (10,45) to characterize delay (setting to inf)
Warning 710: Unable to route between blocks at (4,4) and (11,45) to characterize delay (setting to inf)
Warning 711: Unable to route between blocks at (4,4) and (12,45) to characterize delay (setting to inf)
Warning 712: Unable to route between blocks at (4,4) and (13,45) to characterize delay (setting to inf)
Warning 713: Unable to route between blocks at (4,4) and (14,45) to characterize delay (setting to inf)
Warning 714: Unable to route between blocks at (4,4) and (15,45) to characterize delay (setting to inf)
Warning 715: Unable to route between blocks at (4,4) and (16,45) to characterize delay (setting to inf)
Warning 716: Unable to route between blocks at (4,4) and (17,45) to characterize delay (setting to inf)
Warning 717: Unable to route between blocks at (4,4) and (18,45) to characterize delay (setting to inf)
Warning 718: Unable to route between blocks at (4,4) and (19,45) to characterize delay (setting to inf)
Warning 719: Unable to route between blocks at (4,4) and (20,45) to characterize delay (setting to inf)
Warning 720: Unable to route between blocks at (4,4) and (21,45) to characterize delay (setting to inf)
Warning 721: Unable to route between blocks at (4,4) and (22,45) to characterize delay (setting to inf)
Warning 722: Unable to route between blocks at (4,4) and (23,45) to characterize delay (setting to inf)
Warning 723: Unable to route between blocks at (4,4) and (24,45) to characterize delay (setting to inf)
Warning 724: Unable to route between blocks at (4,4) and (25,45) to characterize delay (setting to inf)
Warning 725: Unable to route between blocks at (4,4) and (26,45) to characterize delay (setting to inf)
Warning 726: Unable to route between blocks at (4,4) and (27,45) to characterize delay (setting to inf)
Warning 727: Unable to route between blocks at (4,4) and (28,45) to characterize delay (setting to inf)
Warning 728: Unable to route between blocks at (4,4) and (29,45) to characterize delay (setting to inf)
Warning 729: Unable to route between blocks at (4,4) and (30,45) to characterize delay (setting to inf)
Warning 730: Unable to route between blocks at (4,4) and (31,45) to characterize delay (setting to inf)
Warning 731: Unable to route between blocks at (4,4) and (32,45) to characterize delay (setting to inf)
Warning 732: Unable to route between blocks at (4,4) and (33,45) to characterize delay (setting to inf)
Warning 733: Unable to route between blocks at (4,4) and (34,45) to characterize delay (setting to inf)
Warning 734: Unable to route between blocks at (4,4) and (35,45) to characterize delay (setting to inf)
Warning 735: Unable to route between blocks at (4,4) and (36,45) to characterize delay (setting to inf)
Warning 736: Unable to route between blocks at (4,4) and (37,45) to characterize delay (setting to inf)
Warning 737: Unable to route between blocks at (4,4) and (38,45) to characterize delay (setting to inf)
Warning 738: Unable to route between blocks at (4,4) and (39,45) to characterize delay (setting to inf)
Warning 739: Unable to route between blocks at (4,4) and (40,45) to characterize delay (setting to inf)
Warning 740: Unable to route between blocks at (4,4) and (41,45) to characterize delay (setting to inf)
Warning 741: Unable to route between blocks at (4,4) and (42,45) to characterize delay (setting to inf)
Warning 742: Unable to route between blocks at (4,4) and (43,45) to characterize delay (setting to inf)
Warning 743: Unable to route between blocks at (4,4) and (44,45) to characterize delay (setting to inf)
Warning 744: Unable to route between blocks at (4,4) and (45,45) to characterize delay (setting to inf)
Warning 745: Unable to route between blocks at (4,4) and (46,45) to characterize delay (setting to inf)
Warning 746: Unable to route between blocks at (4,4) and (47,45) to characterize delay (setting to inf)
Warning 747: Unable to route between blocks at (4,4) and (48,45) to characterize delay (setting to inf)
Warning 748: Unable to route between blocks at (4,4) and (49,45) to characterize delay (setting to inf)
Warning 749: Unable to route between blocks at (4,4) and (50,45) to characterize delay (setting to inf)
Warning 750: Unable to route between blocks at (4,4) and (51,45) to characterize delay (setting to inf)
Warning 751: Unable to route between blocks at (4,4) and (52,45) to characterize delay (setting to inf)
Warning 752: Unable to route between blocks at (4,4) and (53,45) to characterize delay (setting to inf)
Warning 753: Unable to route between blocks at (4,4) and (54,45) to characterize delay (setting to inf)
Warning 754: Unable to route between blocks at (4,4) and (55,45) to characterize delay (setting to inf)
Warning 755: Unable to route between blocks at (4,4) and (56,45) to characterize delay (setting to inf)
Warning 756: Unable to route between blocks at (4,4) and (57,45) to characterize delay (setting to inf)
Warning 757: Unable to route between blocks at (4,4) and (58,45) to characterize delay (setting to inf)
Warning 758: Unable to route between blocks at (4,4) and (59,45) to characterize delay (setting to inf)
Warning 759: Unable to route between blocks at (4,4) and (60,45) to characterize delay (setting to inf)
Warning 760: Unable to route between blocks at (4,4) and (61,45) to characterize delay (setting to inf)
Warning 761: Unable to route between blocks at (4,4) and (62,45) to characterize delay (setting to inf)
Warning 762: Unable to route between blocks at (4,4) and (63,4) to characterize delay (setting to inf)
Warning 763: Unable to route between blocks at (4,4) and (63,5) to characterize delay (setting to inf)
Warning 764: Unable to route between blocks at (4,4) and (63,6) to characterize delay (setting to inf)
Warning 765: Unable to route between blocks at (4,4) and (63,7) to characterize delay (setting to inf)
Warning 766: Unable to route between blocks at (4,4) and (63,8) to characterize delay (setting to inf)
Warning 767: Unable to route between blocks at (4,4) and (63,9) to characterize delay (setting to inf)
Warning 768: Unable to route between blocks at (4,4) and (63,10) to characterize delay (setting to inf)
Warning 769: Unable to route between blocks at (4,4) and (63,11) to characterize delay (setting to inf)
Warning 770: Unable to route between blocks at (4,4) and (63,12) to characterize delay (setting to inf)
Warning 771: Unable to route between blocks at (4,4) and (63,13) to characterize delay (setting to inf)
Warning 772: Unable to route between blocks at (4,4) and (63,14) to characterize delay (setting to inf)
Warning 773: Unable to route between blocks at (4,4) and (63,15) to characterize delay (setting to inf)
Warning 774: Unable to route between blocks at (4,4) and (63,16) to characterize delay (setting to inf)
Warning 775: Unable to route between blocks at (4,4) and (63,17) to characterize delay (setting to inf)
Warning 776: Unable to route between blocks at (4,4) and (63,18) to characterize delay (setting to inf)
Warning 777: Unable to route between blocks at (4,4) and (63,19) to characterize delay (setting to inf)
Warning 778: Unable to route between blocks at (4,4) and (63,20) to characterize delay (setting to inf)
Warning 779: Unable to route between blocks at (4,4) and (63,21) to characterize delay (setting to inf)
Warning 780: Unable to route between blocks at (4,4) and (63,22) to characterize delay (setting to inf)
Warning 781: Unable to route between blocks at (4,4) and (63,23) to characterize delay (setting to inf)
Warning 782: Unable to route between blocks at (4,4) and (63,24) to characterize delay (setting to inf)
Warning 783: Unable to route between blocks at (4,4) and (63,25) to characterize delay (setting to inf)
Warning 784: Unable to route between blocks at (4,4) and (63,26) to characterize delay (setting to inf)
Warning 785: Unable to route between blocks at (4,4) and (63,27) to characterize delay (setting to inf)
Warning 786: Unable to route between blocks at (4,4) and (63,28) to characterize delay (setting to inf)
Warning 787: Unable to route between blocks at (4,4) and (63,29) to characterize delay (setting to inf)
Warning 788: Unable to route between blocks at (4,4) and (63,30) to characterize delay (setting to inf)
Warning 789: Unable to route between blocks at (4,4) and (63,31) to characterize delay (setting to inf)
Warning 790: Unable to route between blocks at (4,4) and (63,32) to characterize delay (setting to inf)
Warning 791: Unable to route between blocks at (4,4) and (63,33) to characterize delay (setting to inf)
Warning 792: Unable to route between blocks at (4,4) and (63,34) to characterize delay (setting to inf)
Warning 793: Unable to route between blocks at (4,4) and (63,35) to characterize delay (setting to inf)
Warning 794: Unable to route between blocks at (4,4) and (63,36) to characterize delay (setting to inf)
Warning 795: Unable to route between blocks at (4,4) and (63,37) to characterize delay (setting to inf)
Warning 796: Unable to route between blocks at (4,4) and (63,38) to characterize delay (setting to inf)
Warning 797: Unable to route between blocks at (4,4) and (63,39) to characterize delay (setting to inf)
Warning 798: Unable to route between blocks at (4,4) and (63,40) to characterize delay (setting to inf)
Warning 799: Unable to route between blocks at (4,4) and (63,41) to characterize delay (setting to inf)
Warning 800: Unable to route between blocks at (4,4) and (63,42) to characterize delay (setting to inf)
Warning 801: Unable to route between blocks at (4,4) and (63,43) to characterize delay (setting to inf)
Warning 802: Unable to route between blocks at (4,4) and (63,44) to characterize delay (setting to inf)
Warning 803: Unable to route between blocks at (4,4) and (63,45) to characterize delay (setting to inf)
Warning 804: Unable to route between blocks at (60,42) and (0,0) to characterize delay (setting to inf)
Warning 805: Unable to route between blocks at (60,42) and (0,1) to characterize delay (setting to inf)
Warning 806: Unable to route between blocks at (60,42) and (0,2) to characterize delay (setting to inf)
Warning 807: Unable to route between blocks at (60,42) and (0,3) to characterize delay (setting to inf)
Warning 808: Unable to route between blocks at (60,42) and (0,4) to characterize delay (setting to inf)
Warning 809: Unable to route between blocks at (60,42) and (0,5) to characterize delay (setting to inf)
Warning 810: Unable to route between blocks at (60,42) and (0,6) to characterize delay (setting to inf)
Warning 811: Unable to route between blocks at (60,42) and (0,7) to characterize delay (setting to inf)
Warning 812: Unable to route between blocks at (60,42) and (0,8) to characterize delay (setting to inf)
Warning 813: Unable to route between blocks at (60,42) and (0,9) to characterize delay (setting to inf)
Warning 814: Unable to route between blocks at (60,42) and (0,10) to characterize delay (setting to inf)
Warning 815: Unable to route between blocks at (60,42) and (0,11) to characterize delay (setting to inf)
Warning 816: Unable to route between blocks at (60,42) and (0,12) to characterize delay (setting to inf)
Warning 817: Unable to route between blocks at (60,42) and (0,13) to characterize delay (setting to inf)
Warning 818: Unable to route between blocks at (60,42) and (0,14) to characterize delay (setting to inf)
Warning 819: Unable to route between blocks at (60,42) and (0,15) to characterize delay (setting to inf)
Warning 820: Unable to route between blocks at (60,42) and (0,16) to characterize delay (setting to inf)
Warning 821: Unable to route between blocks at (60,42) and (0,17) to characterize delay (setting to inf)
Warning 822: Unable to route between blocks at (60,42) and (0,18) to characterize delay (setting to inf)
Warning 823: Unable to route between blocks at (60,42) and (0,19) to characterize delay (setting to inf)
Warning 824: Unable to route between blocks at (60,42) and (0,20) to characterize delay (setting to inf)
Warning 825: Unable to route between blocks at (60,42) and (0,21) to characterize delay (setting to inf)
Warning 826: Unable to route between blocks at (60,42) and (0,22) to characterize delay (setting to inf)
Warning 827: Unable to route between blocks at (60,42) and (0,23) to characterize delay (setting to inf)
Warning 828: Unable to route between blocks at (60,42) and (0,24) to characterize delay (setting to inf)
Warning 829: Unable to route between blocks at (60,42) and (0,25) to characterize delay (setting to inf)
Warning 830: Unable to route between blocks at (60,42) and (0,26) to characterize delay (setting to inf)
Warning 831: Unable to route between blocks at (60,42) and (0,27) to characterize delay (setting to inf)
Warning 832: Unable to route between blocks at (60,42) and (0,28) to characterize delay (setting to inf)
Warning 833: Unable to route between blocks at (60,42) and (0,29) to characterize delay (setting to inf)
Warning 834: Unable to route between blocks at (60,42) and (0,30) to characterize delay (setting to inf)
Warning 835: Unable to route between blocks at (60,42) and (0,31) to characterize delay (setting to inf)
Warning 836: Unable to route between blocks at (60,42) and (0,32) to characterize delay (setting to inf)
Warning 837: Unable to route between blocks at (60,42) and (0,33) to characterize delay (setting to inf)
Warning 838: Unable to route between blocks at (60,42) and (0,34) to characterize delay (setting to inf)
Warning 839: Unable to route between blocks at (60,42) and (0,35) to characterize delay (setting to inf)
Warning 840: Unable to route between blocks at (60,42) and (0,36) to characterize delay (setting to inf)
Warning 841: Unable to route between blocks at (60,42) and (0,37) to characterize delay (setting to inf)
Warning 842: Unable to route between blocks at (60,42) and (0,38) to characterize delay (setting to inf)
Warning 843: Unable to route between blocks at (60,42) and (0,39) to characterize delay (setting to inf)
Warning 844: Unable to route between blocks at (60,42) and (0,40) to characterize delay (setting to inf)
Warning 845: Unable to route between blocks at (60,42) and (0,41) to characterize delay (setting to inf)
Warning 846: Unable to route between blocks at (60,42) and (0,42) to characterize delay (setting to inf)
Warning 847: Unable to route between blocks at (60,42) and (1,0) to characterize delay (setting to inf)
Warning 848: Unable to route between blocks at (60,42) and (2,0) to characterize delay (setting to inf)
Warning 849: Unable to route between blocks at (60,42) and (3,0) to characterize delay (setting to inf)
Warning 850: Unable to route between blocks at (60,42) and (4,0) to characterize delay (setting to inf)
Warning 851: Unable to route between blocks at (60,42) and (5,0) to characterize delay (setting to inf)
Warning 852: Unable to route between blocks at (60,42) and (6,0) to characterize delay (setting to inf)
Warning 853: Unable to route between blocks at (60,42) and (7,0) to characterize delay (setting to inf)
Warning 854: Unable to route between blocks at (60,42) and (8,0) to characterize delay (setting to inf)
Warning 855: Unable to route between blocks at (60,42) and (9,0) to characterize delay (setting to inf)
Warning 856: Unable to route between blocks at (60,42) and (10,0) to characterize delay (setting to inf)
Warning 857: Unable to route between blocks at (60,42) and (11,0) to characterize delay (setting to inf)
Warning 858: Unable to route between blocks at (60,42) and (12,0) to characterize delay (setting to inf)
Warning 859: Unable to route between blocks at (60,42) and (13,0) to characterize delay (setting to inf)
Warning 860: Unable to route between blocks at (60,42) and (14,0) to characterize delay (setting to inf)
Warning 861: Unable to route between blocks at (60,42) and (15,0) to characterize delay (setting to inf)
Warning 862: Unable to route between blocks at (60,42) and (16,0) to characterize delay (setting to inf)
Warning 863: Unable to route between blocks at (60,42) and (17,0) to characterize delay (setting to inf)
Warning 864: Unable to route between blocks at (60,42) and (18,0) to characterize delay (setting to inf)
Warning 865: Unable to route between blocks at (60,42) and (19,0) to characterize delay (setting to inf)
Warning 866: Unable to route between blocks at (60,42) and (20,0) to characterize delay (setting to inf)
Warning 867: Unable to route between blocks at (60,42) and (21,0) to characterize delay (setting to inf)
Warning 868: Unable to route between blocks at (60,42) and (22,0) to characterize delay (setting to inf)
Warning 869: Unable to route between blocks at (60,42) and (23,0) to characterize delay (setting to inf)
Warning 870: Unable to route between blocks at (60,42) and (24,0) to characterize delay (setting to inf)
Warning 871: Unable to route between blocks at (60,42) and (25,0) to characterize delay (setting to inf)
Warning 872: Unable to route between blocks at (60,42) and (26,0) to characterize delay (setting to inf)
Warning 873: Unable to route between blocks at (60,42) and (27,0) to characterize delay (setting to inf)
Warning 874: Unable to route between blocks at (60,42) and (28,0) to characterize delay (setting to inf)
Warning 875: Unable to route between blocks at (60,42) and (29,0) to characterize delay (setting to inf)
Warning 876: Unable to route between blocks at (60,42) and (30,0) to characterize delay (setting to inf)
Warning 877: Unable to route between blocks at (60,42) and (31,0) to characterize delay (setting to inf)
Warning 878: Unable to route between blocks at (60,42) and (32,0) to characterize delay (setting to inf)
Warning 879: Unable to route between blocks at (60,42) and (33,0) to characterize delay (setting to inf)
Warning 880: Unable to route between blocks at (60,42) and (34,0) to characterize delay (setting to inf)
Warning 881: Unable to route between blocks at (60,42) and (35,0) to characterize delay (setting to inf)
Warning 882: Unable to route between blocks at (60,42) and (36,0) to characterize delay (setting to inf)
Warning 883: Unable to route between blocks at (60,42) and (37,0) to characterize delay (setting to inf)
Warning 884: Unable to route between blocks at (60,42) and (38,0) to characterize delay (setting to inf)
Warning 885: Unable to route between blocks at (60,42) and (39,0) to characterize delay (setting to inf)
Warning 886: Unable to route between blocks at (60,42) and (40,0) to characterize delay (setting to inf)
Warning 887: Unable to route between blocks at (60,42) and (41,0) to characterize delay (setting to inf)
Warning 888: Unable to route between blocks at (60,42) and (42,0) to characterize delay (setting to inf)
Warning 889: Unable to route between blocks at (60,42) and (43,0) to characterize delay (setting to inf)
Warning 890: Unable to route between blocks at (60,42) and (44,0) to characterize delay (setting to inf)
Warning 891: Unable to route between blocks at (60,42) and (45,0) to characterize delay (setting to inf)
Warning 892: Unable to route between blocks at (60,42) and (46,0) to characterize delay (setting to inf)
Warning 893: Unable to route between blocks at (60,42) and (47,0) to characterize delay (setting to inf)
Warning 894: Unable to route between blocks at (60,42) and (48,0) to characterize delay (setting to inf)
Warning 895: Unable to route between blocks at (60,42) and (49,0) to characterize delay (setting to inf)
Warning 896: Unable to route between blocks at (60,42) and (50,0) to characterize delay (setting to inf)
Warning 897: Unable to route between blocks at (60,42) and (51,0) to characterize delay (setting to inf)
Warning 898: Unable to route between blocks at (60,42) and (52,0) to characterize delay (setting to inf)
Warning 899: Unable to route between blocks at (60,42) and (53,0) to characterize delay (setting to inf)
Warning 900: Unable to route between blocks at (60,42) and (54,0) to characterize delay (setting to inf)
Warning 901: Unable to route between blocks at (60,42) and (55,0) to characterize delay (setting to inf)
Warning 902: Unable to route between blocks at (60,42) and (56,0) to characterize delay (setting to inf)
Warning 903: Unable to route between blocks at (60,42) and (57,0) to characterize delay (setting to inf)
Warning 904: Unable to route between blocks at (60,42) and (58,0) to characterize delay (setting to inf)
Warning 905: Unable to route between blocks at (60,42) and (59,0) to characterize delay (setting to inf)
Warning 906: Unable to route between blocks at (60,42) and (60,0) to characterize delay (setting to inf)
Warning 907: Unable to route between blocks at (60,4) and (0,4) to characterize delay (setting to inf)
Warning 908: Unable to route between blocks at (60,4) and (0,5) to characterize delay (setting to inf)
Warning 909: Unable to route between blocks at (60,4) and (0,6) to characterize delay (setting to inf)
Warning 910: Unable to route between blocks at (60,4) and (0,7) to characterize delay (setting to inf)
Warning 911: Unable to route between blocks at (60,4) and (0,8) to characterize delay (setting to inf)
Warning 912: Unable to route between blocks at (60,4) and (0,9) to characterize delay (setting to inf)
Warning 913: Unable to route between blocks at (60,4) and (0,10) to characterize delay (setting to inf)
Warning 914: Unable to route between blocks at (60,4) and (0,11) to characterize delay (setting to inf)
Warning 915: Unable to route between blocks at (60,4) and (0,12) to characterize delay (setting to inf)
Warning 916: Unable to route between blocks at (60,4) and (0,13) to characterize delay (setting to inf)
Warning 917: Unable to route between blocks at (60,4) and (0,14) to characterize delay (setting to inf)
Warning 918: Unable to route between blocks at (60,4) and (0,15) to characterize delay (setting to inf)
Warning 919: Unable to route between blocks at (60,4) and (0,16) to characterize delay (setting to inf)
Warning 920: Unable to route between blocks at (60,4) and (0,17) to characterize delay (setting to inf)
Warning 921: Unable to route between blocks at (60,4) and (0,18) to characterize delay (setting to inf)
Warning 922: Unable to route between blocks at (60,4) and (0,19) to characterize delay (setting to inf)
Warning 923: Unable to route between blocks at (60,4) and (0,20) to characterize delay (setting to inf)
Warning 924: Unable to route between blocks at (60,4) and (0,21) to characterize delay (setting to inf)
Warning 925: Unable to route between blocks at (60,4) and (0,22) to characterize delay (setting to inf)
Warning 926: Unable to route between blocks at (60,4) and (0,23) to characterize delay (setting to inf)
Warning 927: Unable to route between blocks at (60,4) and (0,24) to characterize delay (setting to inf)
Warning 928: Unable to route between blocks at (60,4) and (0,25) to characterize delay (setting to inf)
Warning 929: Unable to route between blocks at (60,4) and (0,26) to characterize delay (setting to inf)
Warning 930: Unable to route between blocks at (60,4) and (0,27) to characterize delay (setting to inf)
Warning 931: Unable to route between blocks at (60,4) and (0,28) to characterize delay (setting to inf)
Warning 932: Unable to route between blocks at (60,4) and (0,29) to characterize delay (setting to inf)
Warning 933: Unable to route between blocks at (60,4) and (0,30) to characterize delay (setting to inf)
Warning 934: Unable to route between blocks at (60,4) and (0,31) to characterize delay (setting to inf)
Warning 935: Unable to route between blocks at (60,4) and (0,32) to characterize delay (setting to inf)
Warning 936: Unable to route between blocks at (60,4) and (0,33) to characterize delay (setting to inf)
Warning 937: Unable to route between blocks at (60,4) and (0,34) to characterize delay (setting to inf)
Warning 938: Unable to route between blocks at (60,4) and (0,35) to characterize delay (setting to inf)
Warning 939: Unable to route between blocks at (60,4) and (0,36) to characterize delay (setting to inf)
Warning 940: Unable to route between blocks at (60,4) and (0,37) to characterize delay (setting to inf)
Warning 941: Unable to route between blocks at (60,4) and (0,38) to characterize delay (setting to inf)
Warning 942: Unable to route between blocks at (60,4) and (0,39) to characterize delay (setting to inf)
Warning 943: Unable to route between blocks at (60,4) and (0,40) to characterize delay (setting to inf)
Warning 944: Unable to route between blocks at (60,4) and (0,41) to characterize delay (setting to inf)
Warning 945: Unable to route between blocks at (60,4) and (0,42) to characterize delay (setting to inf)
Warning 946: Unable to route between blocks at (60,4) and (0,43) to characterize delay (setting to inf)
Warning 947: Unable to route between blocks at (60,4) and (0,44) to characterize delay (setting to inf)
Warning 948: Unable to route between blocks at (60,4) and (0,45) to characterize delay (setting to inf)
Warning 949: Unable to route between blocks at (60,4) and (1,45) to characterize delay (setting to inf)
Warning 950: Unable to route between blocks at (60,4) and (2,45) to characterize delay (setting to inf)
Warning 951: Unable to route between blocks at (60,4) and (3,45) to characterize delay (setting to inf)
Warning 952: Unable to route between blocks at (60,4) and (4,45) to characterize delay (setting to inf)
Warning 953: Unable to route between blocks at (60,4) and (5,45) to characterize delay (setting to inf)
Warning 954: Unable to route between blocks at (60,4) and (6,45) to characterize delay (setting to inf)
Warning 955: Unable to route between blocks at (60,4) and (7,45) to characterize delay (setting to inf)
Warning 956: Unable to route between blocks at (60,4) and (8,45) to characterize delay (setting to inf)
Warning 957: Unable to route between blocks at (60,4) and (9,45) to characterize delay (setting to inf)
Warning 958: Unable to route between blocks at (60,4) and (10,45) to characterize delay (setting to inf)
Warning 959: Unable to route between blocks at (60,4) and (11,45) to characterize delay (setting to inf)
Warning 960: Unable to route between blocks at (60,4) and (12,45) to characterize delay (setting to inf)
Warning 961: Unable to route between blocks at (60,4) and (13,45) to characterize delay (setting to inf)
Warning 962: Unable to route between blocks at (60,4) and (14,45) to characterize delay (setting to inf)
Warning 963: Unable to route between blocks at (60,4) and (15,45) to characterize delay (setting to inf)
Warning 964: Unable to route between blocks at (60,4) and (16,45) to characterize delay (setting to inf)
Warning 965: Unable to route between blocks at (60,4) and (17,45) to characterize delay (setting to inf)
Warning 966: Unable to route between blocks at (60,4) and (18,45) to characterize delay (setting to inf)
Warning 967: Unable to route between blocks at (60,4) and (19,45) to characterize delay (setting to inf)
Warning 968: Unable to route between blocks at (60,4) and (20,45) to characterize delay (setting to inf)
Warning 969: Unable to route between blocks at (60,4) and (21,45) to characterize delay (setting to inf)
Warning 970: Unable to route between blocks at (60,4) and (22,45) to characterize delay (setting to inf)
Warning 971: Unable to route between blocks at (60,4) and (23,45) to characterize delay (setting to inf)
Warning 972: Unable to route between blocks at (60,4) and (24,45) to characterize delay (setting to inf)
Warning 973: Unable to route between blocks at (60,4) and (25,45) to characterize delay (setting to inf)
Warning 974: Unable to route between blocks at (60,4) and (26,45) to characterize delay (setting to inf)
Warning 975: Unable to route between blocks at (60,4) and (27,45) to characterize delay (setting to inf)
Warning 976: Unable to route between blocks at (60,4) and (28,45) to characterize delay (setting to inf)
Warning 977: Unable to route between blocks at (60,4) and (29,45) to characterize delay (setting to inf)
Warning 978: Unable to route between blocks at (60,4) and (30,45) to characterize delay (setting to inf)
Warning 979: Unable to route between blocks at (60,4) and (31,45) to characterize delay (setting to inf)
Warning 980: Unable to route between blocks at (60,4) and (32,45) to characterize delay (setting to inf)
Warning 981: Unable to route between blocks at (60,4) and (33,45) to characterize delay (setting to inf)
Warning 982: Unable to route between blocks at (60,4) and (34,45) to characterize delay (setting to inf)
Warning 983: Unable to route between blocks at (60,4) and (35,45) to characterize delay (setting to inf)
Warning 984: Unable to route between blocks at (60,4) and (36,45) to characterize delay (setting to inf)
Warning 985: Unable to route between blocks at (60,4) and (37,45) to characterize delay (setting to inf)
Warning 986: Unable to route between blocks at (60,4) and (38,45) to characterize delay (setting to inf)
Warning 987: Unable to route between blocks at (60,4) and (39,45) to characterize delay (setting to inf)
Warning 988: Unable to route between blocks at (60,4) and (40,45) to characterize delay (setting to inf)
Warning 989: Unable to route between blocks at (60,4) and (41,45) to characterize delay (setting to inf)
Warning 990: Unable to route between blocks at (60,4) and (42,45) to characterize delay (setting to inf)
Warning 991: Unable to route between blocks at (60,4) and (43,45) to characterize delay (setting to inf)
Warning 992: Unable to route between blocks at (60,4) and (44,45) to characterize delay (setting to inf)
Warning 993: Unable to route between blocks at (60,4) and (45,45) to characterize delay (setting to inf)
Warning 994: Unable to route between blocks at (60,4) and (46,45) to characterize delay (setting to inf)
Warning 995: Unable to route between blocks at (60,4) and (47,45) to characterize delay (setting to inf)
Warning 996: Unable to route between blocks at (60,4) and (48,45) to characterize delay (setting to inf)
Warning 997: Unable to route between blocks at (60,4) and (49,45) to characterize delay (setting to inf)
Warning 998: Unable to route between blocks at (60,4) and (50,45) to characterize delay (setting to inf)
Warning 999: Unable to route between blocks at (60,4) and (51,45) to characterize delay (setting to inf)
Warning 1000: Unable to route between blocks at (60,4) and (52,45) to characterize delay (setting to inf)
Warning 1001: Unable to route between blocks at (60,4) and (53,45) to characterize delay (setting to inf)
Warning 1002: Unable to route between blocks at (60,4) and (54,45) to characterize delay (setting to inf)
Warning 1003: Unable to route between blocks at (60,4) and (55,45) to characterize delay (setting to inf)
Warning 1004: Unable to route between blocks at (60,4) and (56,45) to characterize delay (setting to inf)
Warning 1005: Unable to route between blocks at (60,4) and (57,45) to characterize delay (setting to inf)
Warning 1006: Unable to route between blocks at (60,4) and (58,45) to characterize delay (setting to inf)
Warning 1007: Unable to route between blocks at (60,4) and (59,45) to characterize delay (setting to inf)
Warning 1008: Unable to route between blocks at (60,4) and (60,45) to characterize delay (setting to inf)
Warning 1009: Unable to route between blocks at (4,42) and (4,0) to characterize delay (setting to inf)
Warning 1010: Unable to route between blocks at (4,42) and (5,0) to characterize delay (setting to inf)
Warning 1011: Unable to route between blocks at (4,42) and (6,0) to characterize delay (setting to inf)
Warning 1012: Unable to route between blocks at (4,42) and (7,0) to characterize delay (setting to inf)
Warning 1013: Unable to route between blocks at (4,42) and (8,0) to characterize delay (setting to inf)
Warning 1014: Unable to route between blocks at (4,42) and (9,0) to characterize delay (setting to inf)
Warning 1015: Unable to route between blocks at (4,42) and (10,0) to characterize delay (setting to inf)
Warning 1016: Unable to route between blocks at (4,42) and (11,0) to characterize delay (setting to inf)
Warning 1017: Unable to route between blocks at (4,42) and (12,0) to characterize delay (setting to inf)
Warning 1018: Unable to route between blocks at (4,42) and (13,0) to characterize delay (setting to inf)
Warning 1019: Unable to route between blocks at (4,42) and (14,0) to characterize delay (setting to inf)
Warning 1020: Unable to route between blocks at (4,42) and (15,0) to characterize delay (setting to inf)
Warning 1021: Unable to route between blocks at (4,42) and (16,0) to characterize delay (setting to inf)
Warning 1022: Unable to route between blocks at (4,42) and (17,0) to characterize delay (setting to inf)
Warning 1023: Unable to route between blocks at (4,42) and (18,0) to characterize delay (setting to inf)
Warning 1024: Unable to route between blocks at (4,42) and (19,0) to characterize delay (setting to inf)
Warning 1025: Unable to route between blocks at (4,42) and (20,0) to characterize delay (setting to inf)
Warning 1026: Unable to route between blocks at (4,42) and (21,0) to characterize delay (setting to inf)
Warning 1027: Unable to route between blocks at (4,42) and (22,0) to characterize delay (setting to inf)
Warning 1028: Unable to route between blocks at (4,42) and (23,0) to characterize delay (setting to inf)
Warning 1029: Unable to route between blocks at (4,42) and (24,0) to characterize delay (setting to inf)
Warning 1030: Unable to route between blocks at (4,42) and (25,0) to characterize delay (setting to inf)
Warning 1031: Unable to route between blocks at (4,42) and (26,0) to characterize delay (setting to inf)
Warning 1032: Unable to route between blocks at (4,42) and (27,0) to characterize delay (setting to inf)
Warning 1033: Unable to route between blocks at (4,42) and (28,0) to characterize delay (setting to inf)
Warning 1034: Unable to route between blocks at (4,42) and (29,0) to characterize delay (setting to inf)
Warning 1035: Unable to route between blocks at (4,42) and (30,0) to characterize delay (setting to inf)
Warning 1036: Unable to route between blocks at (4,42) and (31,0) to characterize delay (setting to inf)
Warning 1037: Unable to route between blocks at (4,42) and (32,0) to characterize delay (setting to inf)
Warning 1038: Unable to route between blocks at (4,42) and (33,0) to characterize delay (setting to inf)
Warning 1039: Unable to route between blocks at (4,42) and (34,0) to characterize delay (setting to inf)
Warning 1040: Unable to route between blocks at (4,42) and (35,0) to characterize delay (setting to inf)
Warning 1041: Unable to route between blocks at (4,42) and (36,0) to characterize delay (setting to inf)
Warning 1042: Unable to route between blocks at (4,42) and (37,0) to characterize delay (setting to inf)
Warning 1043: Unable to route between blocks at (4,42) and (38,0) to characterize delay (setting to inf)
Warning 1044: Unable to route between blocks at (4,42) and (39,0) to characterize delay (setting to inf)
Warning 1045: Unable to route between blocks at (4,42) and (40,0) to characterize delay (setting to inf)
Warning 1046: Unable to route between blocks at (4,42) and (41,0) to characterize delay (setting to inf)
Warning 1047: Unable to route between blocks at (4,42) and (42,0) to characterize delay (setting to inf)
Warning 1048: Unable to route between blocks at (4,42) and (43,0) to characterize delay (setting to inf)
Warning 1049: Unable to route between blocks at (4,42) and (44,0) to characterize delay (setting to inf)
Warning 1050: Unable to route between blocks at (4,42) and (45,0) to characterize delay (setting to inf)
Warning 1051: Unable to route between blocks at (4,42) and (46,0) to characterize delay (setting to inf)
Warning 1052: Unable to route between blocks at (4,42) and (47,0) to characterize delay (setting to inf)
Warning 1053: Unable to route between blocks at (4,42) and (48,0) to characterize delay (setting to inf)
Warning 1054: Unable to route between blocks at (4,42) and (49,0) to characterize delay (setting to inf)
Warning 1055: Unable to route between blocks at (4,42) and (50,0) to characterize delay (setting to inf)
Warning 1056: Unable to route between blocks at (4,42) and (51,0) to characterize delay (setting to inf)
Warning 1057: Unable to route between blocks at (4,42) and (52,0) to characterize delay (setting to inf)
Warning 1058: Unable to route between blocks at (4,42) and (53,0) to characterize delay (setting to inf)
Warning 1059: Unable to route between blocks at (4,42) and (54,0) to characterize delay (setting to inf)
Warning 1060: Unable to route between blocks at (4,42) and (55,0) to characterize delay (setting to inf)
Warning 1061: Unable to route between blocks at (4,42) and (56,0) to characterize delay (setting to inf)
Warning 1062: Unable to route between blocks at (4,42) and (57,0) to characterize delay (setting to inf)
Warning 1063: Unable to route between blocks at (4,42) and (58,0) to characterize delay (setting to inf)
Warning 1064: Unable to route between blocks at (4,42) and (59,0) to characterize delay (setting to inf)
Warning 1065: Unable to route between blocks at (4,42) and (60,0) to characterize delay (setting to inf)
Warning 1066: Unable to route between blocks at (4,42) and (61,0) to characterize delay (setting to inf)
Warning 1067: Unable to route between blocks at (4,42) and (62,0) to characterize delay (setting to inf)
Warning 1068: Unable to route between blocks at (4,42) and (63,0) to characterize delay (setting to inf)
Warning 1069: Unable to route between blocks at (4,42) and (63,1) to characterize delay (setting to inf)
Warning 1070: Unable to route between blocks at (4,42) and (63,2) to characterize delay (setting to inf)
Warning 1071: Unable to route between blocks at (4,42) and (63,3) to characterize delay (setting to inf)
Warning 1072: Unable to route between blocks at (4,42) and (63,4) to characterize delay (setting to inf)
Warning 1073: Unable to route between blocks at (4,42) and (63,5) to characterize delay (setting to inf)
Warning 1074: Unable to route between blocks at (4,42) and (63,6) to characterize delay (setting to inf)
Warning 1075: Unable to route between blocks at (4,42) and (63,7) to characterize delay (setting to inf)
Warning 1076: Unable to route between blocks at (4,42) and (63,8) to characterize delay (setting to inf)
Warning 1077: Unable to route between blocks at (4,42) and (63,9) to characterize delay (setting to inf)
Warning 1078: Unable to route between blocks at (4,42) and (63,10) to characterize delay (setting to inf)
Warning 1079: Unable to route between blocks at (4,42) and (63,11) to characterize delay (setting to inf)
Warning 1080: Unable to route between blocks at (4,42) and (63,12) to characterize delay (setting to inf)
Warning 1081: Unable to route between blocks at (4,42) and (63,13) to characterize delay (setting to inf)
Warning 1082: Unable to route between blocks at (4,42) and (63,14) to characterize delay (setting to inf)
Warning 1083: Unable to route between blocks at (4,42) and (63,15) to characterize delay (setting to inf)
Warning 1084: Unable to route between blocks at (4,42) and (63,16) to characterize delay (setting to inf)
Warning 1085: Unable to route between blocks at (4,42) and (63,17) to characterize delay (setting to inf)
Warning 1086: Unable to route between blocks at (4,42) and (63,18) to characterize delay (setting to inf)
Warning 1087: Unable to route between blocks at (4,42) and (63,19) to characterize delay (setting to inf)
Warning 1088: Unable to route between blocks at (4,42) and (63,20) to characterize delay (setting to inf)
Warning 1089: Unable to route between blocks at (4,42) and (63,21) to characterize delay (setting to inf)
Warning 1090: Unable to route between blocks at (4,42) and (63,22) to characterize delay (setting to inf)
Warning 1091: Unable to route between blocks at (4,42) and (63,23) to characterize delay (setting to inf)
Warning 1092: Unable to route between blocks at (4,42) and (63,24) to characterize delay (setting to inf)
Warning 1093: Unable to route between blocks at (4,42) and (63,25) to characterize delay (setting to inf)
Warning 1094: Unable to route between blocks at (4,42) and (63,26) to characterize delay (setting to inf)
Warning 1095: Unable to route between blocks at (4,42) and (63,27) to characterize delay (setting to inf)
Warning 1096: Unable to route between blocks at (4,42) and (63,28) to characterize delay (setting to inf)
Warning 1097: Unable to route between blocks at (4,42) and (63,29) to characterize delay (setting to inf)
Warning 1098: Unable to route between blocks at (4,42) and (63,30) to characterize delay (setting to inf)
Warning 1099: Unable to route between blocks at (4,42) and (63,31) to characterize delay (setting to inf)
Warning 1100: Unable to route between blocks at (4,42) and (63,32) to characterize delay (setting to inf)
Warning 1101: Unable to route between blocks at (4,42) and (63,33) to characterize delay (setting to inf)
Warning 1102: Unable to route between blocks at (4,42) and (63,34) to characterize delay (setting to inf)
Warning 1103: Unable to route between blocks at (4,42) and (63,35) to characterize delay (setting to inf)
Warning 1104: Unable toError 1: 
Type: Placement
File: /nfs_eda_sw/softwares/Raptor/orgnl/Raptor/Backend/OpenFPGA/vtr-verilog-to-routing/vpr/src/base/read_place.cpp
Line: 255
Message: The location of cluster $iopadmap$pi126 (#440) is specified 2 times in the constraints file with conflicting locations. 
Its location was last specified with block $iopadmap$pi126. 

 route between blocks at (4,42) and (63,36) to characterize delay (setting to inf)
Warning 1105: Unable to route between blocks at (4,42) and (63,37) to characterize delay (setting to inf)
Warning 1106: Unable to route between blocks at (4,42) and (63,38) to characterize delay (setting to inf)
Warning 1107: Unable to route between blocks at (4,42) and (63,39) to characterize delay (setting to inf)
Warning 1108: Unable to route between blocks at (4,42) and (63,40) to characterize delay (setting to inf)
Warning 1109: Unable to route between blocks at (4,42) and (63,41) to characterize delay (setting to inf)
Warning 1110: Unable to route between blocks at (4,42) and (63,42) to characterize delay (setting to inf)
## Computing delta delays took 36.80 seconds (max_rss 481.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 36.82 seconds (max_rss 481.6 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading i2c_pin_loc.place.

Warning 1111: Block $iopadmap$pi083 has an invalid name and it is going to be skipped.
Warning 1112: Block $iopadmap$pi101 has an invalid name and it is going to be skipped.
Warning 1113: Block $iopadmap$pi102 has an invalid name and it is going to be skipped.
Warning 1114: Block $iopadmap$pi103 has an invalid name and it is going to be skipped.
Warning 1115: Block $iopadmap$pi104 has an invalid name and it is going to be skipped.
Warning 1116: Block $iopadmap$pi105 has an invalid name and it is going to be skipped.
Warning 1117: Block $iopadmap$pi107 has an invalid name and it is going to be skipped.
Warning 1118: Block $iopadmap$pi108 has an invalid name and it is going to be skipped.
Warning 1119: Block $iopadmap$pi121 has an invalid name and it is going to be skipped.
Warning 1120: Block $iopadmap$pi128 has an invalid name and it is going to be skipped.
Warning 1121: Block $iopadmap$pi130 has an invalid name and it is going to be skipped.
Warning 1122: Block $iopadmap$pi108 has an invalid name and it is going to be skipped.
Warning 1123: Block $iopadmap$pi083 has an invalid name and it is going to be skipped.
Warning 1124: Block $iopadmap$pi104 has an invalid name and it is going to be skipped.
Warning 1125: Block $iopadmap$pi103 has an invalid name and it is going to be skipped.
Warning 1126: Block $iopadmap$pi102 has an invalid name and it is going to be skipped.
Warning 1127: Block $iopadmap$pi105 has an invalid name and it is going to be skipped.
Warning 1128: Block $iopadmap$pi107 has an invalid name and it is going to be skipped.
Warning 1129: Block $iopadmap$pi101 has an invalid name and it is going to be skipped.
## Initial Placement took 0.00 seconds (max_rss 481.6 MiB, delta_rss +0.0 MiB)
# Placement took 0.00 seconds (max_rss 481.6 MiB, delta_rss +0.0 MiB)
The entire flow of VPR took 81.42 seconds (max_rss 481.6 MiB)
ERROR: PLC: Design i2c placement failed
Design i2c placement failed
    while executing
"place"
    (file "../raptor_tcl.tcl" line 13)
