
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1914301                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486292                       # Number of bytes of host memory used
host_op_rate                                  2254315                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1434.93                       # Real time elapsed on the host
host_tick_rate                              708610296                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2746890727                       # Number of instructions simulated
sim_ops                                    3234788978                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016808                       # Number of seconds simulated
sim_ticks                                1016807501408                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2128159                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4252842                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 147789811                       # Number of branches fetched
system.switch_cpus.committedInsts           746890726                       # Number of instructions committed
system.switch_cpus.committedOps             877303421                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2438387293                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2438387293                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    277543719                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    274209554                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    107676079                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            34369045                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     758639321                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            758639321                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1189723987                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    663973095                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           154959142                       # Number of load instructions
system.switch_cpus.num_mem_refs             255562088                       # number of memory refs
system.switch_cpus.num_store_insts          100602946                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      43285183                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             43285183                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     54983209                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     32435130                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         548895438     62.57%     62.57% # Class of executed instruction
system.switch_cpus.op_class::IntMult         47262286      5.39%     67.95% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         5041550      0.57%     68.53% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         3334276      0.38%     68.91% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         1372438      0.16%     69.06% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        4546698      0.52%     69.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc      5471906      0.62%     70.21% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv          765822      0.09%     70.29% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc        4747840      0.54%     70.84% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.84% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.84% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.84% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           303098      0.03%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::MemRead        154959142     17.66%     88.53% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       100602946     11.47%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          877303440                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         3477                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3477                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2148478                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2143316                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4296956                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2146793                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2111537                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       253392                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1871290                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16623                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16623                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2111537                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3246984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3134018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6381002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6381002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    155750400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    149088256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    304838656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               304838656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2128160                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2128160    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2128160                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4208960304                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3996110733                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        20014147490                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2129322                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       526971                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4022907                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19156                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19156                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2129320                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6445428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6445434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    310023040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              310023552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2401402                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32434176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4549880                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.473363                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.500818                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2399610     52.74%     52.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2146793     47.18%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3477      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4549880                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2248163760                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4479572460                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4170                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    138685824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         138685952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     17064448                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       17064448                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1083483                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1083484                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       133316                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            133316                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    136393392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            136393518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      16782378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            16782378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      16782378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    136393392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           153175896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    264235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2126294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.002178435492                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        14926                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        14926                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3581821                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            249450                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1083484                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    133316                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2166968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  266632                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 40672                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                 2397                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           100062                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           336127                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           316200                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           296758                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           145854                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            53672                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            53865                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            52524                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            39924                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            63888                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           42824                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           39698                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           66733                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          380162                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           55414                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           82591                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            48172                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            19060                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            11315                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            12148                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             8927                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            25572                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            10194                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             5444                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             5222                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             5362                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            5338                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            5590                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            6678                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            6118                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           19840                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           69230                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.14                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 33178629262                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               10631480000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            73046679262                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15603.96                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34353.96                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1541060                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 178180                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                72.48                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               67.43                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2166968                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              266632                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1063878                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1062418                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 12491                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 12604                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 14878                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 14927                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 14928                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 14927                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 14927                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 14927                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 14927                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 14928                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 14929                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 14929                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 14927                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 14930                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 14930                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 14926                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 14926                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 14926                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   333                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       671266                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   227.916182                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   175.999487                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   208.662653                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        13773      2.05%      2.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       489947     72.99%     75.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        51063      7.61%     82.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        18814      2.80%     85.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        13689      2.04%     87.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        38061      5.67%     93.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        37105      5.53%     98.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         3397      0.51%     99.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         5417      0.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       671266                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        14926                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    142.449551                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean   114.017423                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   120.051448                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-63          1892     12.68%     12.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-127         8602     57.63%     70.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-191         2451     16.42%     86.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-255          118      0.79%     87.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-319           13      0.09%     87.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-383          225      1.51%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-447         1003      6.72%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::448-511          522      3.50%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-575           45      0.30%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::576-639            1      0.01%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::704-767            5      0.03%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::768-831           37      0.25%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::832-895            9      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::896-959            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1152-1215            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1216-1279            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        14926                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        14926                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.701327                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.684673                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.749160                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2319     15.54%     15.54% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             117      0.78%     16.32% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           12202     81.75%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             279      1.87%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               9      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        14926                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             136082944                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                2603008                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               16909440                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              138685952                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            17064448                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      133.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       16.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   136.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    16.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.18                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016806141344                       # Total gap between requests
system.mem_ctrls0.avgGap                    835639.50                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    136082816                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     16909440                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 133833410.760210320354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 16629932.387974178419                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2166966                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       266632                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  73046609262                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23605406775068                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     33709.16                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  88531784.54                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   71.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2057376720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1093521660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         5506610760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         644033160                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    207240045390                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    215936054880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      512743480170                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       504.267995                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 559440352787                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 423413748621                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2735462520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1453932810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         9675142680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         735143040                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    399653893170                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     53903172480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      548422584300                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       539.357335                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 136658353426                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 846195747982                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    133718400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         133718528                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     15369728                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       15369728                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1044675                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1044676                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       120076                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            120076                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    131508078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            131508204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      15115671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            15115671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      15115671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    131508078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           146623875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    237646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2054548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002076383916                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        13418                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        13418                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3461238                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            224374                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1044676                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    120076                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2089352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  240152                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 34802                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                 2506                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            85718                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           342610                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           306236                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           296527                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           144571                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            62752                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            59689                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            41574                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            35305                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            44556                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           40324                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           35526                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           55323                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          375708                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           53507                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           74624                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            44507                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            22372                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            11527                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            12009                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             5511                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            25506                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            10030                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             5968                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             5122                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             5498                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            5322                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            5692                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            6962                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            6306                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           12046                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           53239                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.15                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 31476685743                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               10272750000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            69999498243                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15320.48                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34070.48                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1499322                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 156534                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                72.98                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               65.87                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2089352                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              240152                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1027934                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1026616                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 11288                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 11366                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 13391                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 13421                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 13419                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 13419                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 13419                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 13421                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 13421                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 13421                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 13421                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 13419                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 13420                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 13421                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 13419                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 13418                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 13418                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 13418                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   291                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       636311                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   230.545579                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   176.922127                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   212.285030                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        13347      2.10%      2.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       464613     73.02%     75.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        43466      6.83%     81.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        19449      3.06%     85.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        11836      1.86%     86.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        38127      5.99%     92.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        36644      5.76%     98.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         3392      0.53%     99.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         5437      0.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       636311                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        13418                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    153.108660                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean   123.860691                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   126.287918                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-63           861      6.42%      6.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-127         8030     59.84%     66.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-191         2533     18.88%     85.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-255          146      1.09%     86.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-319           13      0.10%     86.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-383          186      1.39%     87.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-447          944      7.04%     94.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-511          574      4.28%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-575           54      0.40%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::576-639            4      0.03%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::704-767            4      0.03%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::768-831           34      0.25%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::832-895           32      0.24%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::896-959            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1152-1215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        13418                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        13418                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.708824                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.692363                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.744830                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2052     15.29%     15.29% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              79      0.59%     15.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           11020     82.13%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             258      1.92%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               9      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        13418                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             131491200                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                2227328                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               15207488                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              133718528                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            15369728                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      129.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       14.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   131.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    15.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.13                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.01                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016805913662                       # Total gap between requests
system.mem_ctrls1.avgGap                    872980.61                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    131491072                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     15207488                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 129317566.813699603081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 14956113.107881080359                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2089350                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       240152                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  69999428243                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23581898237175                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33502.97                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  98195718.70                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   72.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1853251260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           985026405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         5104193220                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         522976140                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    202215196140                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    220167056160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      511113536925                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       502.664994                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 570482300896                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 412371800512                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2690009280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1429773840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         9565293780                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         717384600                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    398412518100                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     54948669120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      548029486320                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       538.970735                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 139386085513                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 843468015895                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        20318                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20318                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        20318                       # number of overall hits
system.l2.overall_hits::total                   20318                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2128158                       # number of demand (read+write) misses
system.l2.demand_misses::total                2128160                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2128158                       # number of overall misses
system.l2.overall_misses::total               2128160                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       172221                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 179066697180                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     179066869401                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       172221                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 179066697180                       # number of overall miss cycles
system.l2.overall_miss_latency::total    179066869401                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2148476                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2148478                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2148476                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2148478                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.990543                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.990543                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.990543                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.990543                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86110.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84141.636655                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84141.638505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86110.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84141.636655                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84141.638505                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              253392                       # number of writebacks
system.l2.writebacks::total                    253392                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2128158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2128160                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2128158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2128160                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       155080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 160894694774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 160894849854                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       155080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 160894694774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 160894849854                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.990543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.990543                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.990543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.990543                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        77540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75602.795833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75602.797653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        77540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75602.795833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75602.797653                       # average overall mshr miss latency
system.l2.replacements                        2401402                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       273579                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           273579                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       273579                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       273579                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1870073                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1870073                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2533                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2533                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        16623                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16623                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1128415761                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1128415761                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        19156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.867770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.867770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 67882.798592                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67882.798592                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        16623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    986131876                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    986131876                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.867770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.867770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 59323.339710                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59323.339710                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       172221                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       172221                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86110.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86110.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       155080                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       155080                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        77540                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        77540                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2111535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2111535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 177938281419                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 177938281419                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2129320                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2129320                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.991648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.991648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84269.633901                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84269.633901                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2111535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2111535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 159908562898                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 159908562898                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.991648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.991648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75730.955394                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75730.955394                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                     2423535                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2401530                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.009163                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.827082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.002566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   112.170265                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.123649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.876330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  71097066                       # Number of tag accesses
system.l2.tags.data_accesses                 71097066                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192498592                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807501408                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289298                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    746890744                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2747180042                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289298                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    746890744                       # number of overall hits
system.cpu.icache.overall_hits::total      2747180042                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            925                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          923                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total           925                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       176391                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       176391                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       176391                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       176391                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    746890746                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2747180967                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    746890746                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2747180967                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 88195.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   190.692973                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 88195.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   190.692973                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          301                       # number of writebacks
system.cpu.icache.writebacks::total               301                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       174723                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       174723                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       174723                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       174723                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87361.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87361.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87361.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87361.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                    301                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289298                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    746890744                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2747180042                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           925                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       176391                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       176391                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    746890746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2747180967                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 88195.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   190.692973                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       174723                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       174723                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87361.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87361.500000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.927185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2747180967                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               925                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2969925.369730                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.650698                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.276487                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999440                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000443                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      107140058638                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     107140058638                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666242068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    248677462                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        914919530                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666242068                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    248677462                       # number of overall hits
system.cpu.dcache.overall_hits::total       914919530                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5589468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2146730                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7736198                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5589468                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2146730                       # number of overall misses
system.cpu.dcache.overall_misses::total       7736198                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 183589785675                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 183589785675                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 183589785675                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 183589785675                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    250824192                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    922655728                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831536                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    250824192                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    922655728                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.008559                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008385                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.008559                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008385                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 85520.668959                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23731.267694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 85520.668959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23731.267694                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1204387                       # number of writebacks
system.cpu.dcache.writebacks::total           1204387                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2146730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2146730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2146730                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2146730                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 181799412855                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 181799412855                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 181799412855                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 181799412855                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008559                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002327                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008559                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002327                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 84686.668959                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84686.668959                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 84686.668959                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84686.668959                       # average overall mshr miss latency
system.cpu.dcache.replacements                7742622                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402295572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    150821307                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       553116879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5229138                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2127574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7356712                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 182399248173                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 182399248173                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    152948881                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    560473591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013910                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 85731.094746                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24793.582809                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2127574                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2127574                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 180624851457                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 180624851457                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013910                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 84897.094746                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84897.094746                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263946496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     97856155                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      361802651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       360330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19156                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       379486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1190537502                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1190537502                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     97875311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    362182137                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 62149.587701                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  3137.236952                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1174561398                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1174561398                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000196                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 61315.587701                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61315.587701                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      2726257                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      8654065                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         1746                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         6680                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    141558990                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    141558990                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      2728003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      8660745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000640                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000771                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 81076.168385                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 21191.465569                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         1746                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1746                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data    140102826                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    140102826                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000640                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000202                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 80242.168385                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80242.168385                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      2728003                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      8660745                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      2728003                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      8660745                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           939977218                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7742878                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.398945                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   128.061154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   127.938145                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.500239                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.499758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       30087013854                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      30087013854                       # Number of data accesses

---------- End Simulation Statistics   ----------
