ðŸ˜Ž VeriLogos ðŸ˜Ž
A project to create Verilog RTL that is grammatically and functionally correct, and optimized for PPA using LLM

