
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.055395                       # Number of seconds simulated
sim_ticks                                 55394852500                       # Number of ticks simulated
final_tick                               2246611070500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 139052                       # Simulator instruction rate (inst/s)
host_op_rate                                   241940                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               77027370                       # Simulator tick rate (ticks/s)
host_mem_usage                                2202124                       # Number of bytes of host memory used
host_seconds                                   719.16                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     173993442                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              4352                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data              2944                       # Number of bytes read from this memory
system.physmem.bytes_read::total                 7296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4352                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                 68                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                 46                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   114                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst                78563                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                53146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  131709                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           78563                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              78563                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               78563                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data               53146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 131709                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        108.732529                       # Cycle average of tags in use
system.l2.total_refs                                1                       # Total number of references to valid blocks.
system.l2.sampled_refs                            109                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.009174                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::cpu.inst              67.756419                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              40.976109                       # Average occupied blocks per requestor
system.l2.occ_percent::cpu.inst              0.004136                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.002501                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.006637                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                    1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       1                       # number of ReadReq hits
system.l2.demand_hits::cpu.data                     1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                    1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 68                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                 41                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   109                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data                5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  68                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                  46                       # number of demand (read+write) misses
system.l2.demand_misses::total                    114                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 68                       # number of overall misses
system.l2.overall_misses::cpu.data                 46                       # number of overall misses
system.l2.overall_misses::total                   114                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      3626500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      2201500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total         5828000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data       267500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        267500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       3626500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data       2469000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          6095500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      3626500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data      2469000                       # number of overall miss cycles
system.l2.overall_miss_latency::total         6095500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               68                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data               42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                68                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                47                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  115                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               68                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data               47                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 115                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.990909                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.978723                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.991304                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.978723                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.991304                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53330.882353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53695.121951                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53467.889908                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data        53500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        53500                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53330.882353                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53673.913043                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53469.298246                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53330.882353                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53673.913043                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53469.298246                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst            68                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data            41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              109                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data             46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               114                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data            46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              114                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      2794500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      1702000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total      4496500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data       207000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       207000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      2794500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      1909000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      4703500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      2794500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      1909000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      4703500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.990909                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.978723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.991304                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.978723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.991304                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41095.588235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41512.195122                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41252.293578                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        41400                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        41400                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41095.588235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data        41500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41258.771930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41095.588235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data        41500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41258.771930                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                28992916                       # Number of BP lookups
system.cpu.branchPred.condPredicted          28992916                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2525329                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             20525589                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                20093638                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.895549                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        110789705                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           27543196                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      133543172                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    28992916                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           20093638                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      69083858                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                12524802                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                4161018                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  26192487                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                587651                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          110785845                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.123421                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.826145                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 42442835     38.31%     38.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5334383      4.82%     43.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5184030      4.68%     47.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 11755824     10.61%     58.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 46068773     41.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            110785845                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.261693                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.205375                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 30926199                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3167324                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  65856238                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                838300                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                9997773                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              229750695                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                9997773                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 34025796                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   19054                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  63581574                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3161638                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              222910951                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                104225                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2147988                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  1521                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           297525284                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             555592379                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        555592379                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             232636639                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 64888601                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5819608                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             20242669                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6081550                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            295627                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           228415                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  210161443                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 198606355                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2176622                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        35309951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     43500486                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     110785845                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.792705                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.283211                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            29007798     26.18%     26.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13204267     11.92%     38.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            25166270     22.72%     60.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            38560492     34.81%     95.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4847018      4.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       110785845                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                12071213    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            258812      0.13%      0.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             173420768     87.32%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             19403662      9.77%     97.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5523113      2.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              198606355                       # Type of FU issued
system.cpu.iq.rate                           1.792643                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    12071213                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.060780                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          522246387                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         245473111                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    194856075                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              210418756                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           619688                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2681001                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1731                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1125131                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                9997773                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     713                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    26                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           210161443                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             71003                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              20242669                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              6081550                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     25                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1731                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2105896                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       911300                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3017196                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             195783883                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              19071131                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2822469                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     24413436                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 22808919                       # Number of branches executed
system.cpu.iew.exec_stores                    5342305                       # Number of stores executed
system.cpu.iew.exec_rate                     1.767167                       # Inst execution rate
system.cpu.iew.wb_sent                      195402780                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     194856075                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 142661231                       # num instructions producing a value
system.cpu.iew.wb_consumers                 226427507                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.758792                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.630053                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        36167982                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts           2525329                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    100788072                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.726330                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.498849                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     29955163     29.72%     29.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     21451892     21.28%     51.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     15062354     14.94%     65.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     14857810     14.74%     80.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     19460853     19.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    100788072                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              173993442                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       22518084                       # Number of memory references committed
system.cpu.commit.loads                      17561666                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   21060097                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 173487667                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              19460853                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    291488643                       # The number of ROB reads
system.cpu.rob.rob_writes                   430353333                       # The number of ROB writes
system.cpu.timesIdled                              51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            3860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     173993442                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.107897                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.107897                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.902611                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.902611                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                412055950                       # number of integer regfile reads
system.cpu.int_regfile_writes               260287137                       # number of integer regfile writes
system.cpu.misc_regfile_reads                69737994                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 67.756404                       # Cycle average of tags in use
system.cpu.icache.total_refs                 26192399                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     68                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               385182.338235                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      67.756404                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.132337                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.132337                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     26192399                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26192399                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      26192399                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26192399                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     26192399                       # number of overall hits
system.cpu.icache.overall_hits::total        26192399                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           88                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            88                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           88                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             88                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           88                       # number of overall misses
system.cpu.icache.overall_misses::total            88                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      4520500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4520500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      4520500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4520500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      4520500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4520500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     26192487                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26192487                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     26192487                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26192487                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     26192487                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26192487                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51369.318182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51369.318182                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51369.318182                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51369.318182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51369.318182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51369.318182                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           68                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           68                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           68                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           68                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           68                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      3694500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3694500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      3694500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3694500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      3694500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3694500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54330.882353                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54330.882353                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54330.882353                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54330.882353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54330.882353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54330.882353                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.tagsinuse                 46.922640                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 23211722                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                     47                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               493866.425532                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data      46.922640                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.091646                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.091646                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     18255309                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        18255309                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4956413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4956413                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      23211722                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         23211722                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     23211722                       # number of overall hits
system.cpu.dcache.overall_hits::total        23211722                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           89                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            89                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data           94                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             94                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data           94                       # number of overall misses
system.cpu.dcache.overall_misses::total            94                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      4383000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4383000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data       282500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       282500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      4665500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4665500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      4665500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4665500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     18255398                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18255398                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4956418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4956418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     23211816                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23211816                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     23211816                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23211816                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000004                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000004                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49247.191011                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49247.191011                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data        56500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        56500                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49632.978723                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49632.978723                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49632.978723                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49632.978723                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           47                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           42                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           47                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           47                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      2254000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2254000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data       272500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       272500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      2526500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2526500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      2526500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2526500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53666.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53666.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        54500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        54500                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53755.319149                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53755.319149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53755.319149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53755.319149                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
