strict digraph "" {
	node [label="\N"];
	"1821:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1311b410>",
		fillcolor=turquoise,
		label="1821:BL
TX_DATA_DEL14[63:56] <= TERMINATE_FRAME;
OVERFLOW_DATA[7:0] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb0f10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1311b1d0>]",
		style=filled,
		typ=Block];
	"Leaf_1520:AL"	 [def_var="['TX_DATA_DEL7', 'TX_DATA_DEL6', 'TX_DATA_DEL5', 'TX_DATA_DEL4', 'TX_DATA_DEL3', 'TX_DATA_DEL2', 'TX_DATA_DEL1', 'TX_DATA_DEL14', '\
TX_DATA_DEL12', 'TXD', 'OVERFLOW_DATA', 'TX_DATA_DEL11', 'TX_DATA_DEL9', 'TX_DATA_DEL8', 'TX_DATA_DEL10', 'TX_DATA_DEL13', 'TX_DATA_\
DEL15']",
		label="Leaf_1520:AL"];
	"1821:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1706:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1311b910>",
		fillcolor=turquoise,
		label="1706:BL
OVERFLOW_DATA[7:0] <= TERMINATE_FRAME;
OVERFLOW_DATA[15:8] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1311b450>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1311b6d0>]",
		style=filled,
		typ=Block];
	"1706:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1766:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e1311b950>",
		fillcolor=lightcyan,
		label="1766:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1766:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1311b9d0>",
		fillcolor=turquoise,
		label="1766:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1766:CA" -> "1766:BL"	 [cond="[]",
		lineno=None];
	"1575:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12fb3710>",
		fillcolor=springgreen,
		label="1575:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1575:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb3c50>",
		fillcolor=turquoise,
		label="1575:BL
TX_DATA_DEL14[7:0] <= ERROR_FRAME;
TX_DATA_DEL14[15:8] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb3c90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb3ed0>]",
		style=filled,
		typ=Block];
	"1575:IF" -> "1575:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1575];
	"1579:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb3750>",
		fillcolor=turquoise,
		label="1579:BL
TX_DATA_DEL14[7:0] <= TERMINATE_FRAME;
TX_DATA_DEL14[15:8] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb3790>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb3a10>]",
		style=filled,
		typ=Block];
	"1575:IF" -> "1579:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1575];
	"1679:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb5110>",
		fillcolor=turquoise,
		label="1679:BL
TX_DATA_DEL14[23:0] <= TX_DATA_DEL13[23:0];
TX_DATA_DEL14[55:24] <= CRC_OUT[31:0];
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;
TX_\
DATA_DEL14[47:40] <= IDLE_FRAME;
TX_DATA_DEL14[55:48] <= IDLE_FRAME;
TX_DATA_DEL14[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb4210>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb4550>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb4850>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12fb4a10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb4c50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12fb4e90>]",
		style=filled,
		typ=Block];
	"1683:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12fb5150>",
		fillcolor=springgreen,
		label="1683:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1679:BL" -> "1683:IF"	 [cond="[]",
		lineno=None];
	"1720:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb6110>",
		fillcolor=turquoise,
		label="1720:BL
TX_DATA_DEL14[39:32] <= ERROR_FRAME;
TX_DATA_DEL14[47:40] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb5c10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb5e50>]",
		style=filled,
		typ=Block];
	"1720:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1597:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12fb6150>",
		fillcolor=springgreen,
		label="1597:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1601:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb6190>",
		fillcolor=turquoise,
		label="1601:BL
TX_DATA_DEL14[47:40] <= TERMINATE_FRAME;
TX_DATA_DEL14[55:48] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb61d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb6450>]",
		style=filled,
		typ=Block];
	"1597:IF" -> "1601:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1597];
	"1597:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb6690>",
		fillcolor=turquoise,
		label="1597:BL
TX_DATA_DEL14[47:40] <= ERROR_FRAME;
TX_DATA_DEL14[55:48] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb66d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb6910>]",
		style=filled,
		typ=Block];
	"1597:IF" -> "1597:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1597];
	"1798:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb7c50>",
		fillcolor=turquoise,
		label="1798:BL
TX_DATA_DEL14[55:0] <= TX_DATA_DEL13[55:0];
TX_DATA_DEL14[63:56] <= CRC_OUT[7:0];
OVERFLOW_DATA[23:0] <= CRC_OUT[31:8];
\
OVERFLOW_DATA[47:40] <= IDLE_FRAME;
OVERFLOW_DATA[55:48] <= IDLE_FRAME;
OVERFLOW_DATA[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb6c10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb6f50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb7290>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12fb7590>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb77d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12fb7a10>]",
		style=filled,
		typ=Block];
	"1802:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12fb7c90>",
		fillcolor=springgreen,
		label="1802:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1798:BL" -> "1802:IF"	 [cond="[]",
		lineno=None];
	"1817:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12fb8790>",
		fillcolor=springgreen,
		label="1817:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1817:IF" -> "1821:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1817];
	"1817:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb87d0>",
		fillcolor=turquoise,
		label="1817:BL
TX_DATA_DEL14[63:56] <= ERROR_FRAME;
OVERFLOW_DATA[7:0] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb8810>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb8a50>]",
		style=filled,
		typ=Block];
	"1817:IF" -> "1817:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1817];
	"1771:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb27d0>",
		fillcolor=turquoise,
		label="1771:BL
OVERFLOW_DATA[23:16] <= ERROR_FRAME;
OVERFLOW_DATA[31:24] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb2810>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb2a50>]",
		style=filled,
		typ=Block];
	"1771:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1667:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb9590>",
		fillcolor=turquoise,
		label="1667:BL
TX_DATA_DEL14[23:0] <= TX_DATA_DEL13[23:0];
TX_DATA_DEL14[55:24] <= CRC_OUT[31:0];
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb8d50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb90d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb93d0>]",
		style=filled,
		typ=Block];
	"1671:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12fb95d0>",
		fillcolor=springgreen,
		label="1671:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1667:BL" -> "1671:IF"	 [cond="[]",
		lineno=None];
	"1790:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1311be10>",
		fillcolor=turquoise,
		label="1790:BL
TX_DATA_DEL14[55:48] <= TERMINATE_FRAME;
TX_DATA_DEL14[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1311be50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb1110>]",
		style=filled,
		typ=Block];
	"1790:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1593:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fbc090>",
		fillcolor=turquoise,
		label="1593:BL
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb9e90>]",
		style=filled,
		typ=Block];
	"1594:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12fbc0d0>",
		fillcolor=springgreen,
		label="1594:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1593:BL" -> "1594:IF"	 [cond="[]",
		lineno=None];
	"1758:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f71190>",
		fillcolor=turquoise,
		label="1758:BL
TX_DATA_DEL14[47:40] <= TERMINATE_FRAME;
TX_DATA_DEL14[55:48] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f711d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f71450>]",
		style=filled,
		typ=Block];
	"1758:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1702:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fcdc90>",
		fillcolor=turquoise,
		label="1702:BL
OVERFLOW_DATA[7:0] <= ERROR_FRAME;
OVERFLOW_DATA[15:8] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fcd7d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fcda10>]",
		style=filled,
		typ=Block];
	"1702:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1720:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12f57210>",
		fillcolor=springgreen,
		label="1720:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1720:IF" -> "1720:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1720];
	"1724:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f57250>",
		fillcolor=turquoise,
		label="1724:BL
TX_DATA_DEL14[39:32] <= TERMINATE_FRAME;
TX_DATA_DEL14[47:40] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f57290>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f57510>]",
		style=filled,
		typ=Block];
	"1720:IF" -> "1724:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1720];
	"1637:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12f577d0>",
		fillcolor=springgreen,
		label="1637:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1637:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13303410>",
		fillcolor=turquoise,
		label="1637:BL
TX_DATA_DEL14[55:48] <= ERROR_FRAME;
TX_DATA_DEL14[63:56] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13303e50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f57f10>]",
		style=filled,
		typ=Block];
	"1637:IF" -> "1637:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1637];
	"1641:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f57810>",
		fillcolor=turquoise,
		label="1641:BL
TX_DATA_DEL14[55:48] <= TERMINATE_FRAME;
TX_DATA_DEL14[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f57850>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f57ad0>]",
		style=filled,
		typ=Block];
	"1637:IF" -> "1641:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1637];
	"1634:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12f60250>",
		fillcolor=springgreen,
		label="1634:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1646:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f60290>",
		fillcolor=turquoise,
		label="1646:BL
TX_DATA_DEL14[15:0] <= TX_DATA_DEL13[15:0];
TX_DATA_DEL14[39:32] <= IDLE_FRAME;
TX_DATA_DEL14[47:40] <= IDLE_FRAME;
TX_DATA_\
DEL14[55:48] <= IDLE_FRAME;
TX_DATA_DEL14[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f602d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f68110>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f68350>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f68590>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f687d0>]",
		style=filled,
		typ=Block];
	"1634:IF" -> "1646:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1634];
	"1634:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f68a10>",
		fillcolor=turquoise,
		label="1634:BL
TX_DATA_DEL14[15:0] <= TX_DATA_DEL13[15:0];
TX_DATA_DEL14[47:16] <= CRC_OUT[31:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f68a50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f68d90>]",
		style=filled,
		typ=Block];
	"1634:IF" -> "1634:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1634];
	"1754:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12f71150>",
		fillcolor=springgreen,
		label="1754:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1754:IF" -> "1758:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1754];
	"1754:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f71690>",
		fillcolor=turquoise,
		label="1754:BL
TX_DATA_DEL14[47:40] <= ERROR_FRAME;
TX_DATA_DEL14[55:48] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f716d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f71910>]",
		style=filled,
		typ=Block];
	"1754:IF" -> "1754:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1754];
	"1767:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1311ba10>",
		fillcolor=springgreen,
		label="1767:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1766:BL" -> "1767:IF"	 [cond="[]",
		lineno=None];
	"1559:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f7a3d0>",
		fillcolor=turquoise,
		label="1559:BL
TX_DATA_DEL14[31:0] <= CRC_OUT[31:0];
TX_DATA_DEL14[55:48] <= IDLE_FRAME;
TX_DATA_DEL14[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f71c10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f71f10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f7a190>]",
		style=filled,
		typ=Block];
	"1562:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12f7a410>",
		fillcolor=springgreen,
		label="1562:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1559:BL" -> "1562:IF"	 [cond="[]",
		lineno=None];
	"1556:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f7a9d0>",
		fillcolor=turquoise,
		label="1556:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1557:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2e12f7aa10>",
		fillcolor=linen,
		label="1557:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"1556:BL" -> "1557:CS"	 [cond="[]",
		lineno=None];
	"1683:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb5690>",
		fillcolor=turquoise,
		label="1683:BL
TX_DATA_DEL14[31:24] <= ERROR_FRAME;
TX_DATA_DEL14[39:32] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb56d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb5910>]",
		style=filled,
		typ=Block];
	"1683:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1831:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f36650>",
		fillcolor=turquoise,
		label="1831:BL
TX_DATA_DEL14 <= OVERFLOW_DATA;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f36490>]",
		style=filled,
		typ=Block];
	"1831:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1754:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1802:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb8210>",
		fillcolor=turquoise,
		label="1802:BL
OVERFLOW_DATA[31:24] <= ERROR_FRAME;
OVERFLOW_DATA[39:32] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb8250>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb8490>]",
		style=filled,
		typ=Block];
	"1802:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1741:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f25610>",
		fillcolor=turquoise,
		label="1741:BL
OVERFLOW_DATA[15:8] <= TERMINATE_FRAME;
OVERFLOW_DATA[23:16] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f25650>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f258d0>]",
		style=filled,
		typ=Block];
	"1741:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1558:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f7ab90>",
		fillcolor=turquoise,
		label="1558:BL
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f82ad0>]",
		style=filled,
		typ=Block];
	"1559:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12f7abd0>",
		fillcolor=springgreen,
		label="1559:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1558:BL" -> "1559:IF"	 [cond="[]",
		lineno=None];
	"1767:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb18d0>",
		fillcolor=turquoise,
		label="1767:BL
TX_DATA_DEL14[47:0] <= TX_DATA_DEL13[47:0];
TX_DATA_DEL14[63:48] <= CRC_OUT[15:0];
OVERFLOW_DATA[15:0] <= CRC_OUT[31:16];
\
OVERFLOW_DATA[39:32] <= IDLE_FRAME;
OVERFLOW_DATA[47:40] <= IDLE_FRAME;
OVERFLOW_DATA[55:48] <= IDLE_FRAME;
OVERFLOW_DATA[63:56] <= \
IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb1910>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb1c50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb1f50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12fb2d50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb2f90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12fb3210>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb3450>]",
		style=filled,
		typ=Block];
	"1771:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12fb2290>",
		fillcolor=springgreen,
		label="1771:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1767:BL" -> "1771:IF"	 [cond="[]",
		lineno=None];
	"1767:IF" -> "1767:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1767];
	"1784:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1311ba50>",
		fillcolor=turquoise,
		label="1784:BL
TX_DATA_DEL14[47:0] <= TX_DATA_DEL13[47:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1311ba90>]",
		style=filled,
		typ=Block];
	"1767:IF" -> "1784:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1767];
	"1786:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1311bdd0>",
		fillcolor=springgreen,
		label="1786:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1784:BL" -> "1786:IF"	 [cond="[]",
		lineno=None];
	"1666:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e12f8b050>",
		fillcolor=lightcyan,
		label="1666:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1666:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f8b0d0>",
		fillcolor=turquoise,
		label="1666:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1666:CA" -> "1666:BL"	 [cond="[]",
		lineno=None];
	"1637:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1732:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f1c3d0>",
		fillcolor=turquoise,
		label="1732:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1733:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12f1c410>",
		fillcolor=springgreen,
		label="1733:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1732:BL" -> "1733:IF"	 [cond="[]",
		lineno=None];
	"1649:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12f60610>",
		fillcolor=springgreen,
		label="1649:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1646:BL" -> "1649:IF"	 [cond="[]",
		lineno=None];
	"1557:CS" -> "1766:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1557];
	"1557:CS" -> "1666:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1557];
	"1558:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e12f7ab10>",
		fillcolor=lightcyan,
		label="1558:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1557:CS" -> "1558:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1557];
	"1593:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e12f82c90>",
		fillcolor=lightcyan,
		label="1593:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1557:CS" -> "1593:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1557];
	"1732:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e12f1c350>",
		fillcolor=lightcyan,
		label="1732:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1557:CS" -> "1732:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1557];
	"1797:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e12f2dcd0>",
		fillcolor=lightcyan,
		label="1797:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1557:CS" -> "1797:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1557];
	"1697:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e12f8b250>",
		fillcolor=lightcyan,
		label="1697:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1557:CS" -> "1697:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1557];
	"1633:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e12f82d50>",
		fillcolor=lightcyan,
		label="1633:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1557:CS" -> "1633:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1557];
	"1558:CA" -> "1558:BL"	 [cond="[]",
		lineno=None];
	"1601:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1653:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f60650>",
		fillcolor=turquoise,
		label="1653:BL
TX_DATA_DEL14[23:16] <= TERMINATE_FRAME;
TX_DATA_DEL14[31:24] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f60690>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f60910>]",
		style=filled,
		typ=Block];
	"1649:IF" -> "1653:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1649];
	"1649:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f60b50>",
		fillcolor=turquoise,
		label="1649:BL
TX_DATA_DEL14[23:16] <= ERROR_FRAME;
TX_DATA_DEL14[31:24] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f60b90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f60dd0>]",
		style=filled,
		typ=Block];
	"1649:IF" -> "1649:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1649];
	"1575:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1593:CA" -> "1593:BL"	 [cond="[]",
		lineno=None];
	"1732:CA" -> "1732:BL"	 [cond="[]",
		lineno=None];
	"1597:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1817:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1614:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12fbc490>",
		fillcolor=springgreen,
		label="1614:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1614:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fbc9d0>",
		fillcolor=turquoise,
		label="1614:BL
TX_DATA_DEL14[15:8] <= ERROR_FRAME;
TX_DATA_DEL14[23:16] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fbca10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fbcc50>]",
		style=filled,
		typ=Block];
	"1614:IF" -> "1614:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1614];
	"1618:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fbc4d0>",
		fillcolor=turquoise,
		label="1618:BL
TX_DATA_DEL14[15:8] <= TERMINATE_FRAME;
TX_DATA_DEL14[23:16] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fbc510>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fbc790>]",
		style=filled,
		typ=Block];
	"1614:IF" -> "1618:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1614];
	"1775:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb22d0>",
		fillcolor=turquoise,
		label="1775:BL
OVERFLOW_DATA[23:16] <= TERMINATE_FRAME;
OVERFLOW_DATA[31:24] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb2310>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb2590>]",
		style=filled,
		typ=Block];
	"1775:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1737:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12f255d0>",
		fillcolor=springgreen,
		label="1737:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1737:IF" -> "1741:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1737];
	"1737:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f25b10>",
		fillcolor=turquoise,
		label="1737:BL
OVERFLOW_DATA[15:8] <= ERROR_FRAME;
OVERFLOW_DATA[23:16] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f25b50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f25d90>]",
		style=filled,
		typ=Block];
	"1737:IF" -> "1737:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1737];
	"1556:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12f36ad0>",
		fillcolor=springgreen,
		label="1556:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1556:IF" -> "1556:BL"	 [cond="['load_final_CRC']",
		label=load_final_CRC,
		lineno=1556];
	"1831:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12f36b10>",
		fillcolor=springgreen,
		label="1831:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1556:IF" -> "1831:IF"	 [cond="['load_final_CRC']",
		label="!(load_final_CRC)",
		lineno=1556];
	"1579:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1522:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f47510>",
		fillcolor=turquoise,
		label="1522:BL
TX_DATA_DEL1 <= 0;
TX_DATA_DEL2 <= 0;
TX_DATA_DEL3 <= 0;
TX_DATA_DEL4 <= 0;
TX_DATA_DEL5 <= 0;
TX_DATA_DEL6 <= 0;
TX_DATA_\
DEL7 <= 0;
TX_DATA_DEL8 <= 0;
TX_DATA_DEL9 <= 0;
TX_DATA_DEL10 <= 0;
TX_DATA_DEL11 <= 0;
TX_DATA_DEL12 <= 0;
TX_DATA_DEL13 <= 0;
\
TX_DATA_DEL14 <= 0;
TX_DATA_DEL15 <= 0;
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f36c50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f36dd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f36f50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f3e110>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f3e290>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f3e410>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f3e590>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f3e710>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f3e890>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f3ea10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f3eb90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f3ed10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f3ee90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f47050>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f471d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f47350>]",
		style=filled,
		typ=Block];
	"1522:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1634:BL" -> "1637:IF"	 [cond="[]",
		lineno=None];
	"1653:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1751:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f1c450>",
		fillcolor=turquoise,
		label="1751:BL
TX_DATA_DEL14[39:0] <= TX_DATA_DEL13[39:0];
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;
TX_DATA_DEL14[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f1c490>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f1c810>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f1c9d0>]",
		style=filled,
		typ=Block];
	"1751:BL" -> "1754:IF"	 [cond="[]",
		lineno=None];
	"1797:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f2dd50>",
		fillcolor=turquoise,
		label="1797:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1797:CA" -> "1797:BL"	 [cond="[]",
		lineno=None];
	"1594:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fc5c90>",
		fillcolor=turquoise,
		label="1594:BL
TX_DATA_DEL14[7:0] <= TX_DATA_DEL13[7:0];
TX_DATA_DEL14[39:8] <= CRC_OUT[31:0];
TX_DATA_DEL14[63:56] <= IDLE_FRAME;
TX_DATA_\
DEL14 <= TX_DATA_DEL13;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fc5cd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fcd050>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fcd350>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12fcd590>]",
		style=filled,
		typ=Block];
	"1594:BL" -> "1597:IF"	 [cond="[]",
		lineno=None];
	"1671:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb9910>",
		fillcolor=turquoise,
		label="1671:BL
TX_DATA_DEL14[63:56] <= ERROR_FRAME;
OVERFLOW_DATA[7:0] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb9950>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb9b90>]",
		style=filled,
		typ=Block];
	"1671:IF" -> "1671:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1671];
	"1675:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb9610>",
		fillcolor=turquoise,
		label="1675:BL
TX_DATA_DEL14[63:56] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb9650>]",
		style=filled,
		typ=Block];
	"1671:IF" -> "1675:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1671];
	"1566:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f571d0>",
		fillcolor=turquoise,
		label="1566:BL
TX_DATA_DEL14[39:32] <= TERMINATE_FRAME;
TX_DATA_DEL14[47:40] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fcdcd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fcdf50>]",
		style=filled,
		typ=Block];
	"1566:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1614:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1683:IF" -> "1683:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1683];
	"1687:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb5190>",
		fillcolor=turquoise,
		label="1687:BL
TX_DATA_DEL14[31:24] <= TERMINATE_FRAME;
TX_DATA_DEL14[39:32] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb51d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb5450>]",
		style=filled,
		typ=Block];
	"1683:IF" -> "1687:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1683];
	"1802:IF" -> "1802:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1802];
	"1806:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb7cd0>",
		fillcolor=turquoise,
		label="1806:BL
OVERFLOW_DATA[31:24] <= TERMINATE_FRAME;
OVERFLOW_DATA[39:32] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb7d10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb7f90>]",
		style=filled,
		typ=Block];
	"1802:IF" -> "1806:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1802];
	"1540:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f50d90>",
		fillcolor=turquoise,
		label="1540:BL
TX_DATA_DEL1 <= TX_DATA_REG;
TX_DATA_DEL2 <= TX_DATA_DEL1;
TX_DATA_DEL3 <= TX_DATA_DEL2;
TX_DATA_DEL4 <= TX_DATA_DEL3;
TX_\
DATA_DEL5 <= TX_DATA_DEL4;
TX_DATA_DEL6 <= TX_DATA_DEL5;
TX_DATA_DEL7 <= TX_DATA_DEL6;
TX_DATA_DEL8 <= TX_DATA_DEL7;
TX_DATA_DEL9 <= \
TX_DATA_DEL8;
TX_DATA_DEL10 <= TX_DATA_DEL9;
TX_DATA_DEL11 <= TX_DATA_DEL10;
TX_DATA_DEL12 <= TX_DATA_DEL11;
TX_DATA_DEL13 <= TX_\
DATA_DEL12;
TX_DATA_DEL14 <= TX_DATA_DEL13;
TX_DATA_DEL15 <= TX_DATA_DEL14;
TXD <= TX_DATA_DEL15;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f47550>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f47690>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f47810>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f47990>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f47b10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f47c90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f47e10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f47f90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f50150>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f502d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f50450>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f505d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f50750>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f508d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f50a90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f50c10>]",
		style=filled,
		typ=Block];
	"1540:BL" -> "1556:IF"	 [cond="[]",
		lineno=None];
	"1771:IF" -> "1771:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1771];
	"1771:IF" -> "1775:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1771];
	"1671:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1698:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12f8b310>",
		fillcolor=springgreen,
		label="1698:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1698:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f8bd50>",
		fillcolor=turquoise,
		label="1698:BL
TX_DATA_DEL14[31:0] <= TX_DATA_DEL13[31:0];
TX_DATA_DEL14[63:32] <= CRC_OUT[31:0];
OVERFLOW_DATA[23:16] <= IDLE_FRAME;
OVERFLOW_\
DATA[31:24] <= IDLE_FRAME;
OVERFLOW_DATA[39:32] <= IDLE_FRAME;
OVERFLOW_DATA[47:40] <= IDLE_FRAME;
OVERFLOW_DATA[55:48] <= IDLE_\
FRAME;
OVERFLOW_DATA[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f8bd90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f93110>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f934d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f93710>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f93950>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f93b90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f93dd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f1c050>]",
		style=filled,
		typ=Block];
	"1698:IF" -> "1698:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1698];
	"1717:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f8b350>",
		fillcolor=turquoise,
		label="1717:BL
TX_DATA_DEL14[31:0] <= TX_DATA_DEL13[31:0];
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;
TX_DATA_DEL14[55:48] <= IDLE_FRAME;
TX_DATA_\
DEL14[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f8b390>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f8b710>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f8b8d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f8bb10>]",
		style=filled,
		typ=Block];
	"1698:IF" -> "1717:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1698];
	"1574:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f7ac10>",
		fillcolor=turquoise,
		label="1574:BL
TX_DATA_DEL14[23:16] <= IDLE_FRAME;
TX_DATA_DEL14[31:24] <= IDLE_FRAME;
TX_DATA_DEL14[39:32] <= IDLE_FRAME;
TX_DATA_DEL14[\
47:40] <= IDLE_FRAME;
TX_DATA_DEL14[55:48] <= IDLE_FRAME;
TX_DATA_DEL14[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f7ac50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f7aed0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f82150>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f82390>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f825d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f82810>]",
		style=filled,
		typ=Block];
	"1574:BL" -> "1575:IF"	 [cond="[]",
		lineno=None];
	"1667:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12f8b110>",
		fillcolor=springgreen,
		label="1667:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1666:BL" -> "1667:IF"	 [cond="[]",
		lineno=None];
	"1522:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12f50dd0>",
		fillcolor=springgreen,
		label="1522:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1522:IF" -> "1522:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1522];
	"1522:IF" -> "1540:BL"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1522];
	"1798:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12f2dd90>",
		fillcolor=springgreen,
		label="1798:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1797:BL" -> "1798:IF"	 [cond="[]",
		lineno=None];
	"1667:IF" -> "1679:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1667];
	"1667:IF" -> "1667:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1667];
	"1786:IF" -> "1790:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1786];
	"1786:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fb1350>",
		fillcolor=turquoise,
		label="1786:BL
TX_DATA_DEL14[55:48] <= ERROR_FRAME;
TX_DATA_DEL14[63:56] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fb1390>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fb15d0>]",
		style=filled,
		typ=Block];
	"1786:IF" -> "1786:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1786];
	"1641:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1806:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1702:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12f93410>",
		fillcolor=springgreen,
		label="1702:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1698:BL" -> "1702:IF"	 [cond="[]",
		lineno=None];
	"1633:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f82dd0>",
		fillcolor=turquoise,
		label="1633:BL
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f82e10>]",
		style=filled,
		typ=Block];
	"1633:BL" -> "1634:IF"	 [cond="[]",
		lineno=None];
	"1649:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1733:IF" -> "1751:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1733];
	"1733:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f1cc10>",
		fillcolor=turquoise,
		label="1733:BL
TX_DATA_DEL14[39:0] <= TX_DATA_DEL13[39:0];
TX_DATA_DEL14[63:40] <= CRC_OUT[23:0];
OVERFLOW_DATA[7:0] <= CRC_OUT[31:24];
\
OVERFLOW_DATA[31:24] <= IDLE_FRAME;
OVERFLOW_DATA[39:32] <= IDLE_FRAME;
OVERFLOW_DATA[47:40] <= IDLE_FRAME;
OVERFLOW_DATA[55:48] <= \
IDLE_FRAME;
OVERFLOW_DATA[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f1cc50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f1cf90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f252d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f2d0d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f2d310>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f2d550>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f2d790>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12f2d9d0>]",
		style=filled,
		typ=Block];
	"1733:IF" -> "1733:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1733];
	"1814:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f2ddd0>",
		fillcolor=turquoise,
		label="1814:BL
TX_DATA_DEL14[55:0] <= TX_DATA_DEL13[55:0];
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f2de10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f361d0>]",
		style=filled,
		typ=Block];
	"1814:BL" -> "1817:IF"	 [cond="[]",
		lineno=None];
	"1697:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f8b2d0>",
		fillcolor=turquoise,
		label="1697:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1697:BL" -> "1698:IF"	 [cond="[]",
		lineno=None];
	"1562:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f7a450>",
		fillcolor=turquoise,
		label="1562:BL
TX_DATA_DEL14[39:32] <= ERROR_FRAME;
TX_DATA_DEL14[47:40] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12f7a490>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12f7a6d0>]",
		style=filled,
		typ=Block];
	"1562:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1559:IF" -> "1559:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1559];
	"1559:IF" -> "1574:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1559];
	"1521:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12f50e50>",
		fillcolor=turquoise,
		label="1521:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1521:BL" -> "1522:IF"	 [cond="[]",
		lineno=None];
	"1675:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1831:IF" -> "1831:BL"	 [cond="['append_end_frame']",
		label=append_end_frame,
		lineno=1831];
	"1717:BL" -> "1720:IF"	 [cond="[]",
		lineno=None];
	"1520:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e12f50ed0>",
		clk_sens=True,
		fillcolor=gold,
		label="1520:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['insert_error', 'append_end_frame', 'TX_DATA_REG', 'TX_DATA_DEL7', 'TX_DATA_DEL6', 'TX_DATA_DEL5', 'TX_DATA_DEL4', 'TX_DATA_DEL3', '\
TX_DATA_DEL2', 'TX_DATA_DEL1', 'TX_DATA_DEL9', 'TX_DATA_DEL8', 'TX_DATA_DEL13', 'TX_DATA_DEL12', 'TX_DATA_DEL11', 'TX_DATA_DEL10', '\
TX_DATA_DEL15', 'TX_DATA_DEL14', 'CRC_OUT', 'TX_DATA_VALID_DEL13', 'OVERFLOW_DATA', 'load_final_CRC', 'reset_int', 'fcs_enabled_\
int']"];
	"1520:AL" -> "1521:BL"	 [cond="[]",
		lineno=None];
	"1733:BL" -> "1737:IF"	 [cond="[]",
		lineno=None];
	"1786:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1697:CA" -> "1697:BL"	 [cond="[]",
		lineno=None];
	"1618:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1633:CA" -> "1633:BL"	 [cond="[]",
		lineno=None];
	"1798:IF" -> "1798:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1798];
	"1798:IF" -> "1814:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1798];
	"1611:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fbc110>",
		fillcolor=turquoise,
		label="1611:BL
TX_DATA_DEL14[7:0] <= TX_DATA_DEL13[7:0];
TX_DATA_DEL14[31:24] <= IDLE_FRAME;
TX_DATA_DEL14[39:32] <= IDLE_FRAME;
TX_DATA_\
DEL14[47:40] <= IDLE_FRAME;
TX_DATA_DEL14[55:48] <= IDLE_FRAME;
TX_DATA_DEL14[63:56] <= IDLE_FRAME;
TX_DATA_DEL14 <= TX_DATA_DEL13;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fbc150>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fbcf50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fc51d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12fc5410>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fc5650>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e12fc5890>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fc5ad0>]",
		style=filled,
		typ=Block];
	"1611:BL" -> "1614:IF"	 [cond="[]",
		lineno=None];
	"1594:IF" -> "1594:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1594];
	"1594:IF" -> "1611:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1594];
	"1687:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1562:IF" -> "1566:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1562];
	"1562:IF" -> "1562:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1562];
	"1737:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1702:IF" -> "1706:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1702];
	"1702:IF" -> "1702:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1702];
	"1724:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
}
