{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 02:10:31 2013 " "Info: Processing started: Sun Jun 02 02:10:31 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Complete_Clock -c Complete_Clock " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Complete_Clock -c Complete_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 6 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "25 " "Warning: Found 25 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "top_clock:U1\|Equal1~3 " "Info: Detected gated clock \"top_clock:U1\|Equal1~3\" as buffer" {  } { { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 17 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|Equal1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Bell:U3\|ALARM_Clock~5 " "Info: Detected gated clock \"Bell:U3\|ALARM_Clock~5\" as buffer" {  } { { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Bell.v" 6 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bell:U3\|ALARM_Clock~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:U1\|counter60:UT2\|counter10:U0\|Q\[3\] " "Info: Detected ripple clock \"top_clock:U1\|counter60:UT2\|counter10:U0\|Q\[3\]\" as buffer" {  } { { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|counter60:UT2\|counter10:U0\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:U1\|counter60:UT2\|counter10:U0\|Q\[0\] " "Info: Detected ripple clock \"top_clock:U1\|counter60:UT2\|counter10:U0\|Q\[0\]\" as buffer" {  } { { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|counter60:UT2\|counter10:U0\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:U1\|counter60:UT2\|counter10:U0\|Q\[1\] " "Info: Detected ripple clock \"top_clock:U1\|counter60:UT2\|counter10:U0\|Q\[1\]\" as buffer" {  } { { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|counter60:UT2\|counter10:U0\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:U1\|counter60:UT2\|counter10:U0\|Q\[2\] " "Info: Detected ripple clock \"top_clock:U1\|counter60:UT2\|counter10:U0\|Q\[2\]\" as buffer" {  } { { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|counter60:UT2\|counter10:U0\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "top_clock:U1\|Equal1~2 " "Info: Detected gated clock \"top_clock:U1\|Equal1~2\" as buffer" {  } { { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 17 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|Equal1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "top_clock:U1\|counter60:UT1\|counter6:U1\|Equal0~0 " "Info: Detected gated clock \"top_clock:U1\|counter60:UT1\|counter6:U1\|Equal0~0\" as buffer" {  } { { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 13 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|counter60:UT1\|counter6:U1\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "top_clock:U1\|Equal0 " "Info: Detected gated clock \"top_clock:U1\|Equal0\" as buffer" {  } { { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 16 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|Equal0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[0\] " "Info: Detected ripple clock \"top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[0\]\" as buffer" {  } { { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[1\] " "Info: Detected ripple clock \"top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[1\]\" as buffer" {  } { { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[2\] " "Info: Detected ripple clock \"top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[2\]\" as buffer" {  } { { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[3\] " "Info: Detected ripple clock \"top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[3\]\" as buffer" {  } { { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[3\] " "Info: Detected ripple clock \"top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[3\]\" as buffer" {  } { { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[2\] " "Info: Detected ripple clock \"top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[2\]\" as buffer" {  } { { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[1\] " "Info: Detected ripple clock \"top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[1\]\" as buffer" {  } { { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[0\] " "Info: Detected ripple clock \"top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[0\]\" as buffer" {  } { { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cp:TIM\|out " "Info: Detected ripple clock \"cp:TIM\|out\" as buffer" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 92 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cp:TIM\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " "Info: Detected ripple clock \"Divided_Frequency:U0\|counter10:DU2\|Q\[3\]\" as buffer" {  } { { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divided_Frequency:U0\|counter10:DU2\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] " "Info: Detected ripple clock \"top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\]\" as buffer" {  } { { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "top_clock:U1\|Equal1~4 " "Info: Detected gated clock \"top_clock:U1\|Equal1~4\" as buffer" {  } { { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 17 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|Equal1~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[3\] " "Info: Detected ripple clock \"top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[3\]\" as buffer" {  } { { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[2\] " "Info: Detected ripple clock \"top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[2\]\" as buffer" {  } { { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[1\] " "Info: Detected ripple clock \"top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[1\]\" as buffer" {  } { { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 12 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "top_clock:U1\|Equal1 " "Info: Detected gated clock \"top_clock:U1\|Equal1\" as buffer" {  } { { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 17 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:U1\|Equal1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register top_clock:U1\|counter24:UT3\|CntH\[3\] register top_clock:U1\|counter24:UT3\|CntL\[0\] 45.26 MHz 22.093 ns Internal " "Info: Clock \"CP\" has Internal fmax of 45.26 MHz between source register \"top_clock:U1\|counter24:UT3\|CntH\[3\]\" and destination register \"top_clock:U1\|counter24:UT3\|CntL\[0\]\" (period= 22.093 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.300 ns + Longest register register " "Info: + Longest register to register delay is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_clock:U1\|counter24:UT3\|CntH\[3\] 1 REG LC_X12_Y2_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y2_N3; Fanout = 9; REG Node = 'top_clock:U1\|counter24:UT3\|CntH\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:U1|counter24:UT3|CntH[3] } "NODE_NAME" } } { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.511 ns) 1.874 ns Bell:U3\|ALARM_Clock~6 2 COMB LC_X12_Y2_N7 4 " "Info: 2: + IC(1.363 ns) + CELL(0.511 ns) = 1.874 ns; Loc. = LC_X12_Y2_N7; Fanout = 4; COMB Node = 'Bell:U3\|ALARM_Clock~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { top_clock:U1|counter24:UT3|CntH[3] Bell:U3|ALARM_Clock~6 } "NODE_NAME" } } { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Bell.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.622 ns) + CELL(0.804 ns) 5.300 ns top_clock:U1\|counter24:UT3\|CntL\[0\] 3 REG LC_X11_Y4_N5 14 " "Info: 3: + IC(2.622 ns) + CELL(0.804 ns) = 5.300 ns; Loc. = LC_X11_Y4_N5; Fanout = 14; REG Node = 'top_clock:U1\|counter24:UT3\|CntL\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.426 ns" { Bell:U3|ALARM_Clock~6 top_clock:U1|counter24:UT3|CntL[0] } "NODE_NAME" } } { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.315 ns ( 24.81 % ) " "Info: Total cell delay = 1.315 ns ( 24.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.985 ns ( 75.19 % ) " "Info: Total interconnect delay = 3.985 ns ( 75.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { top_clock:U1|counter24:UT3|CntH[3] Bell:U3|ALARM_Clock~6 top_clock:U1|counter24:UT3|CntL[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { top_clock:U1|counter24:UT3|CntH[3] {} Bell:U3|ALARM_Clock~6 {} top_clock:U1|counter24:UT3|CntL[0] {} } { 0.000ns 1.363ns 2.622ns } { 0.000ns 0.511ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-16.084 ns - Smallest " "Info: - Smallest clock skew is -16.084 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 19.607 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 19.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_20 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 17; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns cp:TIM\|out 2 REG LC_X9_Y4_N7 15 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X9_Y4_N7; Fanout = 15; REG Node = 'cp:TIM\|out'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP cp:TIM|out } "NODE_NAME" } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.650 ns) + CELL(1.294 ns) 9.001 ns Divided_Frequency:U0\|counter10:DU2\|Q\[3\] 3 REG LC_X6_Y7_N4 10 " "Info: 3: + IC(3.650 ns) + CELL(1.294 ns) = 9.001 ns; Loc. = LC_X6_Y7_N4; Fanout = 10; REG Node = 'Divided_Frequency:U0\|counter10:DU2\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.944 ns" { cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] } "NODE_NAME" } } { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.319 ns) + CELL(1.294 ns) 14.614 ns top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[3\] 4 REG LC_X7_Y6_N5 12 " "Info: 4: + IC(4.319 ns) + CELL(1.294 ns) = 14.614 ns; Loc. = LC_X7_Y6_N5; Fanout = 12; REG Node = 'top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.613 ns" { Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter10:U0|Q[3] } "NODE_NAME" } } { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.511 ns) 16.154 ns top_clock:U1\|Equal1 5 COMB LC_X7_Y6_N0 8 " "Info: 5: + IC(1.029 ns) + CELL(0.511 ns) = 16.154 ns; Loc. = LC_X7_Y6_N0; Fanout = 8; COMB Node = 'top_clock:U1\|Equal1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { top_clock:U1|counter60:UT1|counter10:U0|Q[3] top_clock:U1|Equal1 } "NODE_NAME" } } { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.535 ns) + CELL(0.918 ns) 19.607 ns top_clock:U1\|counter24:UT3\|CntL\[0\] 6 REG LC_X11_Y4_N5 14 " "Info: 6: + IC(2.535 ns) + CELL(0.918 ns) = 19.607 ns; Loc. = LC_X11_Y4_N5; Fanout = 14; REG Node = 'top_clock:U1\|counter24:UT3\|CntL\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.453 ns" { top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntL[0] } "NODE_NAME" } } { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.474 ns ( 33.02 % ) " "Info: Total cell delay = 6.474 ns ( 33.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.133 ns ( 66.98 % ) " "Info: Total interconnect delay = 13.133 ns ( 66.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "19.607 ns" { CP cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter10:U0|Q[3] top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntL[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "19.607 ns" { CP {} CP~combout {} cp:TIM|out {} Divided_Frequency:U0|counter10:DU2|Q[3] {} top_clock:U1|counter60:UT1|counter10:U0|Q[3] {} top_clock:U1|Equal1 {} top_clock:U1|counter24:UT3|CntL[0] {} } { 0.000ns 0.000ns 1.600ns 3.650ns 4.319ns 1.029ns 2.535ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 35.691 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 35.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_20 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 17; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns cp:TIM\|out 2 REG LC_X9_Y4_N7 15 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X9_Y4_N7; Fanout = 15; REG Node = 'cp:TIM\|out'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP cp:TIM|out } "NODE_NAME" } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.650 ns) + CELL(1.294 ns) 9.001 ns Divided_Frequency:U0\|counter10:DU2\|Q\[3\] 3 REG LC_X6_Y7_N4 10 " "Info: 3: + IC(3.650 ns) + CELL(1.294 ns) = 9.001 ns; Loc. = LC_X6_Y7_N4; Fanout = 10; REG Node = 'Divided_Frequency:U0\|counter10:DU2\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.944 ns" { cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] } "NODE_NAME" } } { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.319 ns) + CELL(1.294 ns) 14.614 ns top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[2\] 4 REG LC_X11_Y6_N6 11 " "Info: 4: + IC(4.319 ns) + CELL(1.294 ns) = 14.614 ns; Loc. = LC_X11_Y6_N6; Fanout = 11; REG Node = 'top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.613 ns" { Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter6:U1|Q[2] } "NODE_NAME" } } { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.914 ns) 16.527 ns top_clock:U1\|counter60:UT1\|counter6:U1\|Equal0~0 5 COMB LC_X11_Y6_N8 2 " "Info: 5: + IC(0.999 ns) + CELL(0.914 ns) = 16.527 ns; Loc. = LC_X11_Y6_N8; Fanout = 2; COMB Node = 'top_clock:U1\|counter60:UT1\|counter6:U1\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { top_clock:U1|counter60:UT1|counter6:U1|Q[2] top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 } "NODE_NAME" } } { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(0.740 ns) 19.034 ns top_clock:U1\|Equal0 6 COMB LC_X6_Y6_N7 8 " "Info: 6: + IC(1.767 ns) + CELL(0.740 ns) = 19.034 ns; Loc. = LC_X6_Y6_N7; Fanout = 8; COMB Node = 'top_clock:U1\|Equal0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 top_clock:U1|Equal0 } "NODE_NAME" } } { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.188 ns) + CELL(1.294 ns) 24.516 ns top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[2\] 7 REG LC_X9_Y5_N0 5 " "Info: 7: + IC(4.188 ns) + CELL(1.294 ns) = 24.516 ns; Loc. = LC_X9_Y5_N0; Fanout = 5; REG Node = 'top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.482 ns" { top_clock:U1|Equal0 top_clock:U1|counter60:UT2|counter6:U1|Q[2] } "NODE_NAME" } } { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.098 ns) + CELL(0.914 ns) 27.528 ns top_clock:U1\|Equal1~3 8 COMB LC_X9_Y5_N8 1 " "Info: 8: + IC(2.098 ns) + CELL(0.914 ns) = 27.528 ns; Loc. = LC_X9_Y5_N8; Fanout = 1; COMB Node = 'top_clock:U1\|Equal1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { top_clock:U1|counter60:UT2|counter6:U1|Q[2] top_clock:U1|Equal1~3 } "NODE_NAME" } } { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(0.914 ns) 30.742 ns top_clock:U1\|Equal1~4 9 COMB LC_X7_Y6_N3 2 " "Info: 9: + IC(2.300 ns) + CELL(0.914 ns) = 30.742 ns; Loc. = LC_X7_Y6_N3; Fanout = 2; COMB Node = 'top_clock:U1\|Equal1~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { top_clock:U1|Equal1~3 top_clock:U1|Equal1~4 } "NODE_NAME" } } { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.200 ns) 31.662 ns top_clock:U1\|Equal1 10 COMB LC_X7_Y6_N0 8 " "Info: 10: + IC(0.720 ns) + CELL(0.200 ns) = 31.662 ns; Loc. = LC_X7_Y6_N0; Fanout = 8; COMB Node = 'top_clock:U1\|Equal1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { top_clock:U1|Equal1~4 top_clock:U1|Equal1 } "NODE_NAME" } } { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.111 ns) + CELL(0.918 ns) 35.691 ns top_clock:U1\|counter24:UT3\|CntH\[3\] 11 REG LC_X12_Y2_N3 9 " "Info: 11: + IC(3.111 ns) + CELL(0.918 ns) = 35.691 ns; Loc. = LC_X12_Y2_N3; Fanout = 9; REG Node = 'top_clock:U1\|counter24:UT3\|CntH\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntH[3] } "NODE_NAME" } } { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.939 ns ( 30.65 % ) " "Info: Total cell delay = 10.939 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.752 ns ( 69.35 % ) " "Info: Total interconnect delay = 24.752 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "35.691 ns" { CP cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter6:U1|Q[2] top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 top_clock:U1|Equal0 top_clock:U1|counter60:UT2|counter6:U1|Q[2] top_clock:U1|Equal1~3 top_clock:U1|Equal1~4 top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "35.691 ns" { CP {} CP~combout {} cp:TIM|out {} Divided_Frequency:U0|counter10:DU2|Q[3] {} top_clock:U1|counter60:UT1|counter6:U1|Q[2] {} top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 {} top_clock:U1|Equal0 {} top_clock:U1|counter60:UT2|counter6:U1|Q[2] {} top_clock:U1|Equal1~3 {} top_clock:U1|Equal1~4 {} top_clock:U1|Equal1 {} top_clock:U1|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 1.600ns 3.650ns 4.319ns 0.999ns 1.767ns 4.188ns 2.098ns 2.300ns 0.720ns 3.111ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.740ns 1.294ns 0.914ns 0.914ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "19.607 ns" { CP cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter10:U0|Q[3] top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntL[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "19.607 ns" { CP {} CP~combout {} cp:TIM|out {} Divided_Frequency:U0|counter10:DU2|Q[3] {} top_clock:U1|counter60:UT1|counter10:U0|Q[3] {} top_clock:U1|Equal1 {} top_clock:U1|counter24:UT3|CntL[0] {} } { 0.000ns 0.000ns 1.600ns 3.650ns 4.319ns 1.029ns 2.535ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "35.691 ns" { CP cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter6:U1|Q[2] top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 top_clock:U1|Equal0 top_clock:U1|counter60:UT2|counter6:U1|Q[2] top_clock:U1|Equal1~3 top_clock:U1|Equal1~4 top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "35.691 ns" { CP {} CP~combout {} cp:TIM|out {} Divided_Frequency:U0|counter10:DU2|Q[3] {} top_clock:U1|counter60:UT1|counter6:U1|Q[2] {} top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 {} top_clock:U1|Equal0 {} top_clock:U1|counter60:UT2|counter6:U1|Q[2] {} top_clock:U1|Equal1~3 {} top_clock:U1|Equal1~4 {} top_clock:U1|Equal1 {} top_clock:U1|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 1.600ns 3.650ns 4.319ns 0.999ns 1.767ns 4.188ns 2.098ns 2.300ns 0.720ns 3.111ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.740ns 1.294ns 0.914ns 0.914ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { top_clock:U1|counter24:UT3|CntH[3] Bell:U3|ALARM_Clock~6 top_clock:U1|counter24:UT3|CntL[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { top_clock:U1|counter24:UT3|CntH[3] {} Bell:U3|ALARM_Clock~6 {} top_clock:U1|counter24:UT3|CntL[0] {} } { 0.000ns 1.363ns 2.622ns } { 0.000ns 0.511ns 0.804ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "19.607 ns" { CP cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter10:U0|Q[3] top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntL[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "19.607 ns" { CP {} CP~combout {} cp:TIM|out {} Divided_Frequency:U0|counter10:DU2|Q[3] {} top_clock:U1|counter60:UT1|counter10:U0|Q[3] {} top_clock:U1|Equal1 {} top_clock:U1|counter24:UT3|CntL[0] {} } { 0.000ns 0.000ns 1.600ns 3.650ns 4.319ns 1.029ns 2.535ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "35.691 ns" { CP cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter6:U1|Q[2] top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 top_clock:U1|Equal0 top_clock:U1|counter60:UT2|counter6:U1|Q[2] top_clock:U1|Equal1~3 top_clock:U1|Equal1~4 top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "35.691 ns" { CP {} CP~combout {} cp:TIM|out {} Divided_Frequency:U0|counter10:DU2|Q[3] {} top_clock:U1|counter60:UT1|counter6:U1|Q[2] {} top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 {} top_clock:U1|Equal0 {} top_clock:U1|counter60:UT2|counter6:U1|Q[2] {} top_clock:U1|Equal1~3 {} top_clock:U1|Equal1~4 {} top_clock:U1|Equal1 {} top_clock:U1|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 1.600ns 3.650ns 4.319ns 0.999ns 1.767ns 4.188ns 2.098ns 2.300ns 0.720ns 3.111ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.740ns 1.294ns 0.914ns 0.914ns 0.200ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 79 " "Warning: Circuit may not operate. Detected 79 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "top_clock:U1\|counter24:UT3\|CntH\[3\] top_clock:U1\|counter24:UT3\|CntH\[3\] CP 13.848 ns " "Info: Found hold time violation between source  pin or register \"top_clock:U1\|counter24:UT3\|CntH\[3\]\" and destination pin or register \"top_clock:U1\|counter24:UT3\|CntH\[3\]\" for clock \"CP\" (Hold time is 13.848 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "15.508 ns + Largest " "Info: + Largest clock skew is 15.508 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 35.691 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 35.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_20 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 17; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns cp:TIM\|out 2 REG LC_X9_Y4_N7 15 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X9_Y4_N7; Fanout = 15; REG Node = 'cp:TIM\|out'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP cp:TIM|out } "NODE_NAME" } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.650 ns) + CELL(1.294 ns) 9.001 ns Divided_Frequency:U0\|counter10:DU2\|Q\[3\] 3 REG LC_X6_Y7_N4 10 " "Info: 3: + IC(3.650 ns) + CELL(1.294 ns) = 9.001 ns; Loc. = LC_X6_Y7_N4; Fanout = 10; REG Node = 'Divided_Frequency:U0\|counter10:DU2\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.944 ns" { cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] } "NODE_NAME" } } { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.319 ns) + CELL(1.294 ns) 14.614 ns top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[2\] 4 REG LC_X11_Y6_N6 11 " "Info: 4: + IC(4.319 ns) + CELL(1.294 ns) = 14.614 ns; Loc. = LC_X11_Y6_N6; Fanout = 11; REG Node = 'top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.613 ns" { Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter6:U1|Q[2] } "NODE_NAME" } } { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.914 ns) 16.527 ns top_clock:U1\|counter60:UT1\|counter6:U1\|Equal0~0 5 COMB LC_X11_Y6_N8 2 " "Info: 5: + IC(0.999 ns) + CELL(0.914 ns) = 16.527 ns; Loc. = LC_X11_Y6_N8; Fanout = 2; COMB Node = 'top_clock:U1\|counter60:UT1\|counter6:U1\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { top_clock:U1|counter60:UT1|counter6:U1|Q[2] top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 } "NODE_NAME" } } { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(0.740 ns) 19.034 ns top_clock:U1\|Equal0 6 COMB LC_X6_Y6_N7 8 " "Info: 6: + IC(1.767 ns) + CELL(0.740 ns) = 19.034 ns; Loc. = LC_X6_Y6_N7; Fanout = 8; COMB Node = 'top_clock:U1\|Equal0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 top_clock:U1|Equal0 } "NODE_NAME" } } { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.188 ns) + CELL(1.294 ns) 24.516 ns top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[2\] 7 REG LC_X9_Y5_N0 5 " "Info: 7: + IC(4.188 ns) + CELL(1.294 ns) = 24.516 ns; Loc. = LC_X9_Y5_N0; Fanout = 5; REG Node = 'top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.482 ns" { top_clock:U1|Equal0 top_clock:U1|counter60:UT2|counter6:U1|Q[2] } "NODE_NAME" } } { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.098 ns) + CELL(0.914 ns) 27.528 ns top_clock:U1\|Equal1~3 8 COMB LC_X9_Y5_N8 1 " "Info: 8: + IC(2.098 ns) + CELL(0.914 ns) = 27.528 ns; Loc. = LC_X9_Y5_N8; Fanout = 1; COMB Node = 'top_clock:U1\|Equal1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { top_clock:U1|counter60:UT2|counter6:U1|Q[2] top_clock:U1|Equal1~3 } "NODE_NAME" } } { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(0.914 ns) 30.742 ns top_clock:U1\|Equal1~4 9 COMB LC_X7_Y6_N3 2 " "Info: 9: + IC(2.300 ns) + CELL(0.914 ns) = 30.742 ns; Loc. = LC_X7_Y6_N3; Fanout = 2; COMB Node = 'top_clock:U1\|Equal1~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { top_clock:U1|Equal1~3 top_clock:U1|Equal1~4 } "NODE_NAME" } } { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.200 ns) 31.662 ns top_clock:U1\|Equal1 10 COMB LC_X7_Y6_N0 8 " "Info: 10: + IC(0.720 ns) + CELL(0.200 ns) = 31.662 ns; Loc. = LC_X7_Y6_N0; Fanout = 8; COMB Node = 'top_clock:U1\|Equal1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { top_clock:U1|Equal1~4 top_clock:U1|Equal1 } "NODE_NAME" } } { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.111 ns) + CELL(0.918 ns) 35.691 ns top_clock:U1\|counter24:UT3\|CntH\[3\] 11 REG LC_X12_Y2_N3 9 " "Info: 11: + IC(3.111 ns) + CELL(0.918 ns) = 35.691 ns; Loc. = LC_X12_Y2_N3; Fanout = 9; REG Node = 'top_clock:U1\|counter24:UT3\|CntH\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntH[3] } "NODE_NAME" } } { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.939 ns ( 30.65 % ) " "Info: Total cell delay = 10.939 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.752 ns ( 69.35 % ) " "Info: Total interconnect delay = 24.752 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "35.691 ns" { CP cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter6:U1|Q[2] top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 top_clock:U1|Equal0 top_clock:U1|counter60:UT2|counter6:U1|Q[2] top_clock:U1|Equal1~3 top_clock:U1|Equal1~4 top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "35.691 ns" { CP {} CP~combout {} cp:TIM|out {} Divided_Frequency:U0|counter10:DU2|Q[3] {} top_clock:U1|counter60:UT1|counter6:U1|Q[2] {} top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 {} top_clock:U1|Equal0 {} top_clock:U1|counter60:UT2|counter6:U1|Q[2] {} top_clock:U1|Equal1~3 {} top_clock:U1|Equal1~4 {} top_clock:U1|Equal1 {} top_clock:U1|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 1.600ns 3.650ns 4.319ns 0.999ns 1.767ns 4.188ns 2.098ns 2.300ns 0.720ns 3.111ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.740ns 1.294ns 0.914ns 0.914ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 20.183 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 20.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_20 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 17; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns cp:TIM\|out 2 REG LC_X9_Y4_N7 15 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X9_Y4_N7; Fanout = 15; REG Node = 'cp:TIM\|out'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP cp:TIM|out } "NODE_NAME" } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.650 ns) + CELL(1.294 ns) 9.001 ns Divided_Frequency:U0\|counter10:DU2\|Q\[3\] 3 REG LC_X6_Y7_N4 10 " "Info: 3: + IC(3.650 ns) + CELL(1.294 ns) = 9.001 ns; Loc. = LC_X6_Y7_N4; Fanout = 10; REG Node = 'Divided_Frequency:U0\|counter10:DU2\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.944 ns" { cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] } "NODE_NAME" } } { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.319 ns) + CELL(1.294 ns) 14.614 ns top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[3\] 4 REG LC_X7_Y6_N5 12 " "Info: 4: + IC(4.319 ns) + CELL(1.294 ns) = 14.614 ns; Loc. = LC_X7_Y6_N5; Fanout = 12; REG Node = 'top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.613 ns" { Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter10:U0|Q[3] } "NODE_NAME" } } { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.511 ns) 16.154 ns top_clock:U1\|Equal1 5 COMB LC_X7_Y6_N0 8 " "Info: 5: + IC(1.029 ns) + CELL(0.511 ns) = 16.154 ns; Loc. = LC_X7_Y6_N0; Fanout = 8; COMB Node = 'top_clock:U1\|Equal1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { top_clock:U1|counter60:UT1|counter10:U0|Q[3] top_clock:U1|Equal1 } "NODE_NAME" } } { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.111 ns) + CELL(0.918 ns) 20.183 ns top_clock:U1\|counter24:UT3\|CntH\[3\] 6 REG LC_X12_Y2_N3 9 " "Info: 6: + IC(3.111 ns) + CELL(0.918 ns) = 20.183 ns; Loc. = LC_X12_Y2_N3; Fanout = 9; REG Node = 'top_clock:U1\|counter24:UT3\|CntH\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.029 ns" { top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntH[3] } "NODE_NAME" } } { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.474 ns ( 32.08 % ) " "Info: Total cell delay = 6.474 ns ( 32.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.709 ns ( 67.92 % ) " "Info: Total interconnect delay = 13.709 ns ( 67.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "20.183 ns" { CP cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter10:U0|Q[3] top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "20.183 ns" { CP {} CP~combout {} cp:TIM|out {} Divided_Frequency:U0|counter10:DU2|Q[3] {} top_clock:U1|counter60:UT1|counter10:U0|Q[3] {} top_clock:U1|Equal1 {} top_clock:U1|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 1.600ns 3.650ns 4.319ns 1.029ns 3.111ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "35.691 ns" { CP cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter6:U1|Q[2] top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 top_clock:U1|Equal0 top_clock:U1|counter60:UT2|counter6:U1|Q[2] top_clock:U1|Equal1~3 top_clock:U1|Equal1~4 top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "35.691 ns" { CP {} CP~combout {} cp:TIM|out {} Divided_Frequency:U0|counter10:DU2|Q[3] {} top_clock:U1|counter60:UT1|counter6:U1|Q[2] {} top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 {} top_clock:U1|Equal0 {} top_clock:U1|counter60:UT2|counter6:U1|Q[2] {} top_clock:U1|Equal1~3 {} top_clock:U1|Equal1~4 {} top_clock:U1|Equal1 {} top_clock:U1|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 1.600ns 3.650ns 4.319ns 0.999ns 1.767ns 4.188ns 2.098ns 2.300ns 0.720ns 3.111ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.740ns 1.294ns 0.914ns 0.914ns 0.200ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "20.183 ns" { CP cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter10:U0|Q[3] top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "20.183 ns" { CP {} CP~combout {} cp:TIM|out {} Divided_Frequency:U0|counter10:DU2|Q[3] {} top_clock:U1|counter60:UT1|counter10:U0|Q[3] {} top_clock:U1|Equal1 {} top_clock:U1|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 1.600ns 3.650ns 4.319ns 1.029ns 3.111ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.505 ns - Shortest register register " "Info: - Shortest register to register delay is 1.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_clock:U1\|counter24:UT3\|CntH\[3\] 1 REG LC_X12_Y2_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y2_N3; Fanout = 9; REG Node = 'top_clock:U1\|counter24:UT3\|CntH\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:U1|counter24:UT3|CntH[3] } "NODE_NAME" } } { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.591 ns) 1.505 ns top_clock:U1\|counter24:UT3\|CntH\[3\] 2 REG LC_X12_Y2_N3 9 " "Info: 2: + IC(0.914 ns) + CELL(0.591 ns) = 1.505 ns; Loc. = LC_X12_Y2_N3; Fanout = 9; REG Node = 'top_clock:U1\|counter24:UT3\|CntH\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { top_clock:U1|counter24:UT3|CntH[3] top_clock:U1|counter24:UT3|CntH[3] } "NODE_NAME" } } { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.27 % ) " "Info: Total cell delay = 0.591 ns ( 39.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.914 ns ( 60.73 % ) " "Info: Total interconnect delay = 0.914 ns ( 60.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { top_clock:U1|counter24:UT3|CntH[3] top_clock:U1|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.505 ns" { top_clock:U1|counter24:UT3|CntH[3] {} top_clock:U1|counter24:UT3|CntH[3] {} } { 0.000ns 0.914ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "35.691 ns" { CP cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter6:U1|Q[2] top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 top_clock:U1|Equal0 top_clock:U1|counter60:UT2|counter6:U1|Q[2] top_clock:U1|Equal1~3 top_clock:U1|Equal1~4 top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "35.691 ns" { CP {} CP~combout {} cp:TIM|out {} Divided_Frequency:U0|counter10:DU2|Q[3] {} top_clock:U1|counter60:UT1|counter6:U1|Q[2] {} top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 {} top_clock:U1|Equal0 {} top_clock:U1|counter60:UT2|counter6:U1|Q[2] {} top_clock:U1|Equal1~3 {} top_clock:U1|Equal1~4 {} top_clock:U1|Equal1 {} top_clock:U1|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 1.600ns 3.650ns 4.319ns 0.999ns 1.767ns 4.188ns 2.098ns 2.300ns 0.720ns 3.111ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.740ns 1.294ns 0.914ns 0.914ns 0.200ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "20.183 ns" { CP cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter10:U0|Q[3] top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "20.183 ns" { CP {} CP~combout {} cp:TIM|out {} Divided_Frequency:U0|counter10:DU2|Q[3] {} top_clock:U1|counter60:UT1|counter10:U0|Q[3] {} top_clock:U1|Equal1 {} top_clock:U1|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 1.600ns 3.650ns 4.319ns 1.029ns 3.111ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.511ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { top_clock:U1|counter24:UT3|CntH[3] top_clock:U1|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.505 ns" { top_clock:U1|counter24:UT3|CntH[3] {} top_clock:U1|counter24:UT3|CntH[3] {} } { 0.000ns 0.914ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP ALARM top_clock:U1\|counter24:UT3\|CntL\[2\] 49.772 ns register " "Info: tco from clock \"CP\" to destination pin \"ALARM\" through register \"top_clock:U1\|counter24:UT3\|CntL\[2\]\" is 49.772 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 35.660 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 35.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_20 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 17; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns cp:TIM\|out 2 REG LC_X9_Y4_N7 15 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X9_Y4_N7; Fanout = 15; REG Node = 'cp:TIM\|out'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP cp:TIM|out } "NODE_NAME" } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.650 ns) + CELL(1.294 ns) 9.001 ns Divided_Frequency:U0\|counter10:DU2\|Q\[3\] 3 REG LC_X6_Y7_N4 10 " "Info: 3: + IC(3.650 ns) + CELL(1.294 ns) = 9.001 ns; Loc. = LC_X6_Y7_N4; Fanout = 10; REG Node = 'Divided_Frequency:U0\|counter10:DU2\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.944 ns" { cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] } "NODE_NAME" } } { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.319 ns) + CELL(1.294 ns) 14.614 ns top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[2\] 4 REG LC_X11_Y6_N6 11 " "Info: 4: + IC(4.319 ns) + CELL(1.294 ns) = 14.614 ns; Loc. = LC_X11_Y6_N6; Fanout = 11; REG Node = 'top_clock:U1\|counter60:UT1\|counter6:U1\|Q\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.613 ns" { Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter6:U1|Q[2] } "NODE_NAME" } } { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.914 ns) 16.527 ns top_clock:U1\|counter60:UT1\|counter6:U1\|Equal0~0 5 COMB LC_X11_Y6_N8 2 " "Info: 5: + IC(0.999 ns) + CELL(0.914 ns) = 16.527 ns; Loc. = LC_X11_Y6_N8; Fanout = 2; COMB Node = 'top_clock:U1\|counter60:UT1\|counter6:U1\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { top_clock:U1|counter60:UT1|counter6:U1|Q[2] top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 } "NODE_NAME" } } { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(0.740 ns) 19.034 ns top_clock:U1\|Equal0 6 COMB LC_X6_Y6_N7 8 " "Info: 6: + IC(1.767 ns) + CELL(0.740 ns) = 19.034 ns; Loc. = LC_X6_Y6_N7; Fanout = 8; COMB Node = 'top_clock:U1\|Equal0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.507 ns" { top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 top_clock:U1|Equal0 } "NODE_NAME" } } { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.188 ns) + CELL(1.294 ns) 24.516 ns top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[2\] 7 REG LC_X9_Y5_N0 5 " "Info: 7: + IC(4.188 ns) + CELL(1.294 ns) = 24.516 ns; Loc. = LC_X9_Y5_N0; Fanout = 5; REG Node = 'top_clock:U1\|counter60:UT2\|counter6:U1\|Q\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.482 ns" { top_clock:U1|Equal0 top_clock:U1|counter60:UT2|counter6:U1|Q[2] } "NODE_NAME" } } { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.098 ns) + CELL(0.914 ns) 27.528 ns top_clock:U1\|Equal1~3 8 COMB LC_X9_Y5_N8 1 " "Info: 8: + IC(2.098 ns) + CELL(0.914 ns) = 27.528 ns; Loc. = LC_X9_Y5_N8; Fanout = 1; COMB Node = 'top_clock:U1\|Equal1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { top_clock:U1|counter60:UT2|counter6:U1|Q[2] top_clock:U1|Equal1~3 } "NODE_NAME" } } { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(0.914 ns) 30.742 ns top_clock:U1\|Equal1~4 9 COMB LC_X7_Y6_N3 2 " "Info: 9: + IC(2.300 ns) + CELL(0.914 ns) = 30.742 ns; Loc. = LC_X7_Y6_N3; Fanout = 2; COMB Node = 'top_clock:U1\|Equal1~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { top_clock:U1|Equal1~3 top_clock:U1|Equal1~4 } "NODE_NAME" } } { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.200 ns) 31.662 ns top_clock:U1\|Equal1 10 COMB LC_X7_Y6_N0 8 " "Info: 10: + IC(0.720 ns) + CELL(0.200 ns) = 31.662 ns; Loc. = LC_X7_Y6_N0; Fanout = 8; COMB Node = 'top_clock:U1\|Equal1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { top_clock:U1|Equal1~4 top_clock:U1|Equal1 } "NODE_NAME" } } { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.080 ns) + CELL(0.918 ns) 35.660 ns top_clock:U1\|counter24:UT3\|CntL\[2\] 11 REG LC_X12_Y1_N2 12 " "Info: 11: + IC(3.080 ns) + CELL(0.918 ns) = 35.660 ns; Loc. = LC_X12_Y1_N2; Fanout = 12; REG Node = 'top_clock:U1\|counter24:UT3\|CntL\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.998 ns" { top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntL[2] } "NODE_NAME" } } { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.939 ns ( 30.68 % ) " "Info: Total cell delay = 10.939 ns ( 30.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.721 ns ( 69.32 % ) " "Info: Total interconnect delay = 24.721 ns ( 69.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "35.660 ns" { CP cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter6:U1|Q[2] top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 top_clock:U1|Equal0 top_clock:U1|counter60:UT2|counter6:U1|Q[2] top_clock:U1|Equal1~3 top_clock:U1|Equal1~4 top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntL[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "35.660 ns" { CP {} CP~combout {} cp:TIM|out {} Divided_Frequency:U0|counter10:DU2|Q[3] {} top_clock:U1|counter60:UT1|counter6:U1|Q[2] {} top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 {} top_clock:U1|Equal0 {} top_clock:U1|counter60:UT2|counter6:U1|Q[2] {} top_clock:U1|Equal1~3 {} top_clock:U1|Equal1~4 {} top_clock:U1|Equal1 {} top_clock:U1|counter24:UT3|CntL[2] {} } { 0.000ns 0.000ns 1.600ns 3.650ns 4.319ns 0.999ns 1.767ns 4.188ns 2.098ns 2.300ns 0.720ns 3.080ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.740ns 1.294ns 0.914ns 0.914ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.736 ns + Longest register pin " "Info: + Longest register to pin delay is 13.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_clock:U1\|counter24:UT3\|CntL\[2\] 1 REG LC_X12_Y1_N2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y1_N2; Fanout = 12; REG Node = 'top_clock:U1\|counter24:UT3\|CntL\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:U1|counter24:UT3|CntL[2] } "NODE_NAME" } } { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(0.511 ns) 2.608 ns top_clock:U1\|counter24:UT3\|Equal1~0 2 COMB LC_X12_Y2_N8 3 " "Info: 2: + IC(2.097 ns) + CELL(0.511 ns) = 2.608 ns; Loc. = LC_X12_Y2_N8; Fanout = 3; COMB Node = 'top_clock:U1\|counter24:UT3\|Equal1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { top_clock:U1|counter24:UT3|CntL[2] top_clock:U1|counter24:UT3|Equal1~0 } "NODE_NAME" } } { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(0.200 ns) 4.700 ns Bell:U3\|ALARM_Clock~9 3 COMB LC_X11_Y4_N1 1 " "Info: 3: + IC(1.892 ns) + CELL(0.200 ns) = 4.700 ns; Loc. = LC_X11_Y4_N1; Fanout = 1; COMB Node = 'Bell:U3\|ALARM_Clock~9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { top_clock:U1|counter24:UT3|Equal1~0 Bell:U3|ALARM_Clock~9 } "NODE_NAME" } } { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Bell.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.442 ns) + CELL(0.200 ns) 7.342 ns Bell:U3\|ALARM_Clock~3 4 COMB LC_X7_Y6_N2 1 " "Info: 4: + IC(2.442 ns) + CELL(0.200 ns) = 7.342 ns; Loc. = LC_X7_Y6_N2; Fanout = 1; COMB Node = 'Bell:U3\|ALARM_Clock~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { Bell:U3|ALARM_Clock~9 Bell:U3|ALARM_Clock~3 } "NODE_NAME" } } { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Bell.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.200 ns) 8.319 ns ALARM~0 5 COMB LC_X7_Y6_N8 1 " "Info: 5: + IC(0.777 ns) + CELL(0.200 ns) = 8.319 ns; Loc. = LC_X7_Y6_N8; Fanout = 1; COMB Node = 'ALARM~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { Bell:U3|ALARM_Clock~3 ALARM~0 } "NODE_NAME" } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.095 ns) + CELL(2.322 ns) 13.736 ns ALARM 6 PIN PIN_31 0 " "Info: 6: + IC(3.095 ns) + CELL(2.322 ns) = 13.736 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'ALARM'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.417 ns" { ALARM~0 ALARM } "NODE_NAME" } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.433 ns ( 24.99 % ) " "Info: Total cell delay = 3.433 ns ( 24.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.303 ns ( 75.01 % ) " "Info: Total interconnect delay = 10.303 ns ( 75.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.736 ns" { top_clock:U1|counter24:UT3|CntL[2] top_clock:U1|counter24:UT3|Equal1~0 Bell:U3|ALARM_Clock~9 Bell:U3|ALARM_Clock~3 ALARM~0 ALARM } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.736 ns" { top_clock:U1|counter24:UT3|CntL[2] {} top_clock:U1|counter24:UT3|Equal1~0 {} Bell:U3|ALARM_Clock~9 {} Bell:U3|ALARM_Clock~3 {} ALARM~0 {} ALARM {} } { 0.000ns 2.097ns 1.892ns 2.442ns 0.777ns 3.095ns } { 0.000ns 0.511ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "35.660 ns" { CP cp:TIM|out Divided_Frequency:U0|counter10:DU2|Q[3] top_clock:U1|counter60:UT1|counter6:U1|Q[2] top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 top_clock:U1|Equal0 top_clock:U1|counter60:UT2|counter6:U1|Q[2] top_clock:U1|Equal1~3 top_clock:U1|Equal1~4 top_clock:U1|Equal1 top_clock:U1|counter24:UT3|CntL[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "35.660 ns" { CP {} CP~combout {} cp:TIM|out {} Divided_Frequency:U0|counter10:DU2|Q[3] {} top_clock:U1|counter60:UT1|counter6:U1|Q[2] {} top_clock:U1|counter60:UT1|counter6:U1|Equal0~0 {} top_clock:U1|Equal0 {} top_clock:U1|counter60:UT2|counter6:U1|Q[2] {} top_clock:U1|Equal1~3 {} top_clock:U1|Equal1~4 {} top_clock:U1|Equal1 {} top_clock:U1|counter24:UT3|CntL[2] {} } { 0.000ns 0.000ns 1.600ns 3.650ns 4.319ns 0.999ns 1.767ns 4.188ns 2.098ns 2.300ns 0.720ns 3.080ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.740ns 1.294ns 0.914ns 0.914ns 0.200ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.736 ns" { top_clock:U1|counter24:UT3|CntL[2] top_clock:U1|counter24:UT3|Equal1~0 Bell:U3|ALARM_Clock~9 Bell:U3|ALARM_Clock~3 ALARM~0 ALARM } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.736 ns" { top_clock:U1|counter24:UT3|CntL[2] {} top_clock:U1|counter24:UT3|Equal1~0 {} Bell:U3|ALARM_Clock~9 {} Bell:U3|ALARM_Clock~3 {} ALARM~0 {} ALARM {} } { 0.000ns 2.097ns 1.892ns 2.442ns 0.777ns 3.095ns } { 0.000ns 0.511ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Mode BCD2\[0\] 11.329 ns Longest " "Info: Longest tpd from source pin \"Mode\" to destination pin \"BCD2\[0\]\" is 11.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Mode 1 PIN PIN_48 28 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_48; Fanout = 28; PIN Node = 'Mode'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mode } "NODE_NAME" } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.918 ns) + CELL(0.200 ns) 5.250 ns display:A2\|WideOr6~3 2 COMB LC_X11_Y2_N8 1 " "Info: 2: + IC(3.918 ns) + CELL(0.200 ns) = 5.250 ns; Loc. = LC_X11_Y2_N8; Fanout = 1; COMB Node = 'display:A2\|WideOr6~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.118 ns" { Mode display:A2|WideOr6~3 } "NODE_NAME" } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.757 ns) + CELL(2.322 ns) 11.329 ns BCD2\[0\] 3 PIN PIN_141 0 " "Info: 3: + IC(3.757 ns) + CELL(2.322 ns) = 11.329 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'BCD2\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.079 ns" { display:A2|WideOr6~3 BCD2[0] } "NODE_NAME" } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.654 ns ( 32.25 % ) " "Info: Total cell delay = 3.654 ns ( 32.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.675 ns ( 67.75 % ) " "Info: Total interconnect delay = 7.675 ns ( 67.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.329 ns" { Mode display:A2|WideOr6~3 BCD2[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.329 ns" { Mode {} Mode~combout {} display:A2|WideOr6~3 {} BCD2[0] {} } { 0.000ns 0.000ns 3.918ns 3.757ns } { 0.000ns 1.132ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 02:10:32 2013 " "Info: Processing ended: Sun Jun 02 02:10:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
