// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "10/03/2018 21:11:00"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab6_toplevel (
	S,
	Clk,
	Reset,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	CE,
	UB,
	LB,
	OE,
	WE,
	ADDR,
	Data);
input 	[15:0] S;
input 	Clk;
input 	Reset;
input 	Run;
input 	\Continue ;
output 	[11:0] LED;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	CE;
output 	UB;
output 	LB;
output 	OE;
output 	WE;
output 	[19:0] ADDR;
inout 	[15:0] Data;

// Design Ports Information
// LED[0]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab6_toplevel_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \Data[8]~output_o ;
wire \Data[9]~output_o ;
wire \Data[10]~output_o ;
wire \Data[11]~output_o ;
wire \Data[12]~output_o ;
wire \Data[13]~output_o ;
wire \Data[14]~output_o ;
wire \Data[15]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \CE~output_o ;
wire \UB~output_o ;
wire \LB~output_o ;
wire \OE~output_o ;
wire \WE~output_o ;
wire \ADDR[0]~output_o ;
wire \ADDR[1]~output_o ;
wire \ADDR[2]~output_o ;
wire \ADDR[3]~output_o ;
wire \ADDR[4]~output_o ;
wire \ADDR[5]~output_o ;
wire \ADDR[6]~output_o ;
wire \ADDR[7]~output_o ;
wire \ADDR[8]~output_o ;
wire \ADDR[9]~output_o ;
wire \ADDR[10]~output_o ;
wire \ADDR[11]~output_o ;
wire \ADDR[12]~output_o ;
wire \ADDR[13]~output_o ;
wire \ADDR[14]~output_o ;
wire \ADDR[15]~output_o ;
wire \ADDR[16]~output_o ;
wire \ADDR[17]~output_o ;
wire \ADDR[18]~output_o ;
wire \ADDR[19]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Data[0]~input_o ;
wire \Reset~input_o ;
wire \Continue~input_o ;
wire \Run~input_o ;
wire \my_slc|state_controller|State~14_combout ;
wire \my_slc|state_controller|State.S_33_1~q ;
wire \my_slc|state_controller|State~15_combout ;
wire \my_slc|state_controller|State.S_33_2~q ;
wire \my_slc|state_controller|State~18_combout ;
wire \my_slc|state_controller|State.S_35~q ;
wire \my_slc|state_controller|State~21_combout ;
wire \my_slc|state_controller|State.PauseIR1~q ;
wire \my_slc|state_controller|State~19_combout ;
wire \my_slc|state_controller|State.PauseIR2~q ;
wire \my_slc|state_controller|State~20_combout ;
wire \my_slc|state_controller|State.Halted~q ;
wire \my_slc|state_controller|State~16_combout ;
wire \my_slc|state_controller|State~17_combout ;
wire \my_slc|state_controller|State.S_18~q ;
wire \Data[14]~input_o ;
wire \S[14]~input_o ;
wire \my_slc|d0|MDR_MuxedIn[14]~14_combout ;
wire \my_slc|d0|PCregister|Q[0]~45_combout ;
wire \my_slc|d0|PCregister|Q[1]~15_combout ;
wire \my_slc|d0|PCregister|Q[1]~16 ;
wire \my_slc|d0|PCregister|Q[2]~17_combout ;
wire \my_slc|d0|PCregister|Q[2]~18 ;
wire \my_slc|d0|PCregister|Q[3]~19_combout ;
wire \my_slc|d0|PCregister|Q[3]~20 ;
wire \my_slc|d0|PCregister|Q[4]~21_combout ;
wire \my_slc|d0|PCregister|Q[4]~22 ;
wire \my_slc|d0|PCregister|Q[5]~23_combout ;
wire \my_slc|d0|PCregister|Q[5]~24 ;
wire \my_slc|d0|PCregister|Q[6]~25_combout ;
wire \my_slc|d0|PCregister|Q[6]~26 ;
wire \my_slc|d0|PCregister|Q[7]~27_combout ;
wire \my_slc|d0|PCregister|Q[7]~28 ;
wire \my_slc|d0|PCregister|Q[8]~29_combout ;
wire \my_slc|d0|PCregister|Q[8]~30 ;
wire \my_slc|d0|PCregister|Q[9]~31_combout ;
wire \my_slc|d0|PCregister|Q[9]~32 ;
wire \my_slc|d0|PCregister|Q[10]~33_combout ;
wire \my_slc|d0|PCregister|Q[10]~34 ;
wire \my_slc|d0|PCregister|Q[11]~35_combout ;
wire \my_slc|d0|PCregister|Q[11]~36 ;
wire \my_slc|d0|PCregister|Q[12]~37_combout ;
wire \my_slc|d0|PCregister|Q[12]~38 ;
wire \my_slc|d0|PCregister|Q[13]~39_combout ;
wire \my_slc|d0|PCregister|Q[13]~40 ;
wire \my_slc|d0|PCregister|Q[14]~41_combout ;
wire \my_slc|d0|Mux1~0_combout ;
wire \my_slc|d0|MARregister|Q[14]~feeder_combout ;
wire \S[15]~input_o ;
wire \Data[15]~input_o ;
wire \my_slc|tr0|Data_read_buffer[15]~feeder_combout ;
wire \my_slc|d0|MDR_MuxedIn[15]~15_combout ;
wire \my_slc|d0|PCregister|Q[14]~42 ;
wire \my_slc|d0|PCregister|Q[15]~43_combout ;
wire \my_slc|d0|Mux0~0_combout ;
wire \my_slc|d0|MARregister|Q[15]~feeder_combout ;
wire \S[13]~input_o ;
wire \Data[13]~input_o ;
wire \my_slc|tr0|Data_read_buffer[13]~feeder_combout ;
wire \my_slc|d0|MDR_MuxedIn[13]~13_combout ;
wire \my_slc|d0|Mux2~0_combout ;
wire \Data[12]~input_o ;
wire \my_slc|tr0|Data_read_buffer[12]~feeder_combout ;
wire \S[12]~input_o ;
wire \my_slc|d0|MDR_MuxedIn[12]~12_combout ;
wire \my_slc|d0|Mux3~0_combout ;
wire \my_slc|d0|MARregister|Q[12]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~3_combout ;
wire \S[1]~input_o ;
wire \Data[1]~input_o ;
wire \my_slc|tr0|Data_read_buffer[1]~feeder_combout ;
wire \my_slc|d0|MDR_MuxedIn[1]~1_combout ;
wire \my_slc|d0|Mux14~0_combout ;
wire \Data[3]~input_o ;
wire \my_slc|tr0|Data_read_buffer[3]~feeder_combout ;
wire \S[3]~input_o ;
wire \my_slc|d0|MDR_MuxedIn[3]~3_combout ;
wire \my_slc|d0|Mux12~0_combout ;
wire \my_slc|d0|MARregister|Q[3]~feeder_combout ;
wire \my_slc|d0|Mux15~0_combout ;
wire \Data[2]~input_o ;
wire \my_slc|tr0|Data_read_buffer[2]~feeder_combout ;
wire \S[2]~input_o ;
wire \my_slc|d0|MDR_MuxedIn[2]~2_combout ;
wire \my_slc|d0|Mux13~0_combout ;
wire \my_slc|d0|MARregister|Q[2]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~0_combout ;
wire \Data[5]~input_o ;
wire \my_slc|tr0|Data_read_buffer[5]~feeder_combout ;
wire \S[5]~input_o ;
wire \my_slc|d0|MDR_MuxedIn[5]~5_combout ;
wire \my_slc|d0|Mux10~0_combout ;
wire \Data[7]~input_o ;
wire \my_slc|tr0|Data_read_buffer[7]~feeder_combout ;
wire \S[7]~input_o ;
wire \my_slc|d0|MDR_MuxedIn[7]~7_combout ;
wire \my_slc|d0|Mux8~0_combout ;
wire \my_slc|d0|MARregister|Q[7]~feeder_combout ;
wire \S[4]~input_o ;
wire \Data[4]~input_o ;
wire \my_slc|d0|MDR_MuxedIn[4]~4_combout ;
wire \my_slc|d0|Mux11~0_combout ;
wire \S[6]~input_o ;
wire \Data[6]~input_o ;
wire \my_slc|d0|MDR_MuxedIn[6]~6_combout ;
wire \my_slc|d0|Mux9~0_combout ;
wire \my_slc|d0|MARregister|Q[6]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~1_combout ;
wire \Data[9]~input_o ;
wire \my_slc|tr0|Data_read_buffer[9]~feeder_combout ;
wire \S[9]~input_o ;
wire \my_slc|d0|MDR_MuxedIn[9]~9_combout ;
wire \my_slc|d0|Mux6~0_combout ;
wire \my_slc|d0|MARregister|Q[9]~feeder_combout ;
wire \Data[10]~input_o ;
wire \my_slc|tr0|Data_read_buffer[10]~feeder_combout ;
wire \S[10]~input_o ;
wire \my_slc|d0|MDR_MuxedIn[10]~10_combout ;
wire \my_slc|d0|Mux5~0_combout ;
wire \my_slc|d0|MARregister|Q[10]~feeder_combout ;
wire \Data[8]~input_o ;
wire \my_slc|tr0|Data_read_buffer[8]~feeder_combout ;
wire \S[8]~input_o ;
wire \my_slc|d0|MDR_MuxedIn[8]~8_combout ;
wire \my_slc|d0|Mux7~0_combout ;
wire \S[11]~input_o ;
wire \Data[11]~input_o ;
wire \my_slc|tr0|Data_read_buffer[11]~feeder_combout ;
wire \my_slc|d0|MDR_MuxedIn[11]~11_combout ;
wire \my_slc|d0|Mux4~0_combout ;
wire \my_slc|d0|MARregister|Q[11]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~2_combout ;
wire \my_slc|memory_subsystem|Equal0~4_combout ;
wire \S[0]~input_o ;
wire \my_slc|d0|MDR_MuxedIn[0]~0_combout ;
wire \my_slc|tr0|Data_write_buffer[0]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[1]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[2]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[3]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[4]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[5]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[6]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[7]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[8]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[9]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[10]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[11]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[12]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[13]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[14]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[15]~feeder_combout ;
wire \my_slc|d0|IRregister|Q[0]~feeder_combout ;
wire \my_slc|hex_driver0|WideOr6~0_combout ;
wire \my_slc|hex_driver0|WideOr5~0_combout ;
wire \my_slc|hex_driver0|WideOr4~0_combout ;
wire \my_slc|hex_driver0|WideOr3~0_combout ;
wire \my_slc|hex_driver0|WideOr2~0_combout ;
wire \my_slc|hex_driver0|WideOr1~0_combout ;
wire \my_slc|hex_driver0|WideOr0~0_combout ;
wire \my_slc|hex_driver1|WideOr6~0_combout ;
wire \my_slc|hex_driver1|WideOr5~0_combout ;
wire \my_slc|hex_driver1|WideOr4~0_combout ;
wire \my_slc|hex_driver1|WideOr3~0_combout ;
wire \my_slc|hex_driver1|WideOr2~0_combout ;
wire \my_slc|hex_driver1|WideOr1~0_combout ;
wire \my_slc|hex_driver1|WideOr0~0_combout ;
wire \my_slc|hex_driver2|WideOr6~0_combout ;
wire \my_slc|hex_driver2|WideOr5~0_combout ;
wire \my_slc|hex_driver2|WideOr4~0_combout ;
wire \my_slc|hex_driver2|WideOr3~0_combout ;
wire \my_slc|hex_driver2|WideOr2~0_combout ;
wire \my_slc|hex_driver2|WideOr1~0_combout ;
wire \my_slc|hex_driver2|WideOr0~0_combout ;
wire \my_slc|d0|IRregister|Q[15]~feeder_combout ;
wire \my_slc|hex_driver3|WideOr6~0_combout ;
wire \my_slc|hex_driver3|WideOr5~0_combout ;
wire \my_slc|hex_driver3|WideOr4~0_combout ;
wire \my_slc|hex_driver3|WideOr3~0_combout ;
wire \my_slc|hex_driver3|WideOr2~0_combout ;
wire \my_slc|hex_driver3|WideOr1~0_combout ;
wire \my_slc|hex_driver3|WideOr0~0_combout ;
wire \my_slc|hex_driver4|WideOr6~0_combout ;
wire \my_slc|hex_driver4|WideOr5~0_combout ;
wire \my_slc|hex_driver4|WideOr4~0_combout ;
wire \my_slc|hex_driver4|WideOr3~0_combout ;
wire \my_slc|hex_driver4|WideOr2~0_combout ;
wire \my_slc|hex_driver4|WideOr1~0_combout ;
wire \my_slc|hex_driver4|WideOr0~0_combout ;
wire \my_slc|hex_driver5|WideOr6~0_combout ;
wire \my_slc|hex_driver5|WideOr5~0_combout ;
wire \my_slc|hex_driver5|WideOr4~0_combout ;
wire \my_slc|hex_driver5|WideOr3~0_combout ;
wire \my_slc|hex_driver5|WideOr2~0_combout ;
wire \my_slc|hex_driver5|WideOr1~0_combout ;
wire \my_slc|hex_driver5|WideOr0~0_combout ;
wire \my_slc|hex_driver6|WideOr6~0_combout ;
wire \my_slc|hex_driver6|WideOr5~0_combout ;
wire \my_slc|hex_driver6|WideOr4~0_combout ;
wire \my_slc|hex_driver6|WideOr3~0_combout ;
wire \my_slc|hex_driver6|WideOr2~0_combout ;
wire \my_slc|hex_driver6|WideOr1~0_combout ;
wire \my_slc|hex_driver6|WideOr0~0_combout ;
wire \my_slc|hex_driver7|WideOr6~0_combout ;
wire \my_slc|hex_driver7|WideOr5~0_combout ;
wire \my_slc|hex_driver7|WideOr4~0_combout ;
wire \my_slc|hex_driver7|WideOr3~0_combout ;
wire \my_slc|hex_driver7|WideOr2~0_combout ;
wire \my_slc|hex_driver7|WideOr1~0_combout ;
wire \my_slc|hex_driver7|WideOr0~0_combout ;
wire \my_slc|state_controller|Mem_OE~0_combout ;
wire [15:0] \my_slc|d0|PCregister|Q ;
wire [15:0] \my_slc|d0|IRregister|Q ;
wire [15:0] \my_slc|d0|MARregister|Q ;
wire [15:0] \my_slc|d0|MDRregister|Q ;
wire [15:0] \my_slc|tr0|Data_read_buffer ;
wire [15:0] \my_slc|tr0|Data_write_buffer ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \Data[0]~output (
	.i(\my_slc|tr0|Data_write_buffer [0]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \Data[1]~output (
	.i(\my_slc|tr0|Data_write_buffer [1]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \Data[2]~output (
	.i(\my_slc|tr0|Data_write_buffer [2]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \Data[3]~output (
	.i(\my_slc|tr0|Data_write_buffer [3]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \Data[4]~output (
	.i(\my_slc|tr0|Data_write_buffer [4]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \Data[5]~output (
	.i(\my_slc|tr0|Data_write_buffer [5]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \Data[6]~output (
	.i(\my_slc|tr0|Data_write_buffer [6]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \Data[7]~output (
	.i(\my_slc|tr0|Data_write_buffer [7]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \Data[8]~output (
	.i(\my_slc|tr0|Data_write_buffer [8]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \Data[9]~output (
	.i(\my_slc|tr0|Data_write_buffer [9]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \Data[10]~output (
	.i(\my_slc|tr0|Data_write_buffer [10]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \Data[11]~output (
	.i(\my_slc|tr0|Data_write_buffer [11]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \Data[12]~output (
	.i(\my_slc|tr0|Data_write_buffer [12]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \Data[13]~output (
	.i(\my_slc|tr0|Data_write_buffer [13]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \Data[14]~output (
	.i(\my_slc|tr0|Data_write_buffer [14]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \Data[15]~output (
	.i(\my_slc|tr0|Data_write_buffer [15]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \LED[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \LED[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \HEX0[0]~output (
	.i(\my_slc|hex_driver0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \HEX0[1]~output (
	.i(\my_slc|hex_driver0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \HEX0[2]~output (
	.i(\my_slc|hex_driver0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \HEX0[3]~output (
	.i(\my_slc|hex_driver0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \HEX0[4]~output (
	.i(\my_slc|hex_driver0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \HEX0[5]~output (
	.i(\my_slc|hex_driver0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\my_slc|hex_driver0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\my_slc|hex_driver1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \HEX1[1]~output (
	.i(\my_slc|hex_driver1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \HEX1[2]~output (
	.i(\my_slc|hex_driver1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \HEX1[3]~output (
	.i(\my_slc|hex_driver1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \HEX1[4]~output (
	.i(\my_slc|hex_driver1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \HEX1[5]~output (
	.i(\my_slc|hex_driver1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\my_slc|hex_driver1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \HEX2[0]~output (
	.i(\my_slc|hex_driver2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \HEX2[1]~output (
	.i(\my_slc|hex_driver2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \HEX2[2]~output (
	.i(\my_slc|hex_driver2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \HEX2[3]~output (
	.i(\my_slc|hex_driver2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \HEX2[4]~output (
	.i(\my_slc|hex_driver2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\my_slc|hex_driver2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\my_slc|hex_driver2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \HEX3[0]~output (
	.i(\my_slc|hex_driver3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \HEX3[1]~output (
	.i(\my_slc|hex_driver3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \HEX3[2]~output (
	.i(\my_slc|hex_driver3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \HEX3[3]~output (
	.i(\my_slc|hex_driver3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\my_slc|hex_driver3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\my_slc|hex_driver3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\my_slc|hex_driver3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \HEX4[0]~output (
	.i(\my_slc|hex_driver4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \HEX4[1]~output (
	.i(\my_slc|hex_driver4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \HEX4[2]~output (
	.i(\my_slc|hex_driver4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\my_slc|hex_driver4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \HEX4[4]~output (
	.i(\my_slc|hex_driver4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \HEX4[5]~output (
	.i(\my_slc|hex_driver4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\my_slc|hex_driver4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\my_slc|hex_driver5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\my_slc|hex_driver5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \HEX5[2]~output (
	.i(\my_slc|hex_driver5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX5[3]~output (
	.i(\my_slc|hex_driver5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\my_slc|hex_driver5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \HEX5[5]~output (
	.i(\my_slc|hex_driver5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \HEX5[6]~output (
	.i(!\my_slc|hex_driver5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \HEX6[0]~output (
	.i(\my_slc|hex_driver6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \HEX6[1]~output (
	.i(\my_slc|hex_driver6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\my_slc|hex_driver6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\my_slc|hex_driver6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\my_slc|hex_driver6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \HEX6[5]~output (
	.i(\my_slc|hex_driver6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\my_slc|hex_driver6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \HEX7[0]~output (
	.i(\my_slc|hex_driver7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\my_slc|hex_driver7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \HEX7[2]~output (
	.i(\my_slc|hex_driver7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \HEX7[3]~output (
	.i(\my_slc|hex_driver7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \HEX7[4]~output (
	.i(\my_slc|hex_driver7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \HEX7[5]~output (
	.i(\my_slc|hex_driver7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\my_slc|hex_driver7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE~output_o ),
	.obar());
// synopsys translate_off
defparam \CE~output .bus_hold = "false";
defparam \CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \UB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB~output_o ),
	.obar());
// synopsys translate_off
defparam \UB~output .bus_hold = "false";
defparam \UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \LB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB~output_o ),
	.obar());
// synopsys translate_off
defparam \LB~output .bus_hold = "false";
defparam \LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \OE~output (
	.i(!\my_slc|state_controller|Mem_OE~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \WE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \ADDR[0]~output (
	.i(\my_slc|d0|MARregister|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \ADDR[1]~output (
	.i(\my_slc|d0|MARregister|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \ADDR[2]~output (
	.i(\my_slc|d0|MARregister|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \ADDR[3]~output (
	.i(\my_slc|d0|MARregister|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \ADDR[4]~output (
	.i(\my_slc|d0|MARregister|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \ADDR[5]~output (
	.i(\my_slc|d0|MARregister|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \ADDR[6]~output (
	.i(\my_slc|d0|MARregister|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \ADDR[7]~output (
	.i(\my_slc|d0|MARregister|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \ADDR[8]~output (
	.i(\my_slc|d0|MARregister|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \ADDR[9]~output (
	.i(\my_slc|d0|MARregister|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \ADDR[10]~output (
	.i(\my_slc|d0|MARregister|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \ADDR[11]~output (
	.i(\my_slc|d0|MARregister|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \ADDR[12]~output (
	.i(\my_slc|d0|MARregister|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \ADDR[13]~output (
	.i(\my_slc|d0|MARregister|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \ADDR[14]~output (
	.i(\my_slc|d0|MARregister|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \ADDR[15]~output (
	.i(\my_slc|d0|MARregister|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N22
cycloneive_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y69_N1
dffeas \my_slc|tr0|Data_read_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N8
cycloneive_lcell_comb \my_slc|state_controller|State~14 (
// Equation(s):
// \my_slc|state_controller|State~14_combout  = (\my_slc|state_controller|State.S_18~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~14 .lut_mask = 16'hCC00;
defparam \my_slc|state_controller|State~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N9
dffeas \my_slc|state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N10
cycloneive_lcell_comb \my_slc|state_controller|State~15 (
// Equation(s):
// \my_slc|state_controller|State~15_combout  = (\my_slc|state_controller|State.S_33_1~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_33_1~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~15 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N11
dffeas \my_slc|state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N12
cycloneive_lcell_comb \my_slc|state_controller|State~18 (
// Equation(s):
// \my_slc|state_controller|State~18_combout  = (\my_slc|state_controller|State.S_33_2~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_33_2~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~18 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N13
dffeas \my_slc|state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_35 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N2
cycloneive_lcell_comb \my_slc|state_controller|State~21 (
// Equation(s):
// \my_slc|state_controller|State~21_combout  = (\Reset~input_o  & ((\my_slc|state_controller|State.S_35~q ) # ((\Continue~input_o  & \my_slc|state_controller|State.PauseIR1~q ))))

	.dataa(\Continue~input_o ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.PauseIR1~q ),
	.datad(\my_slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~21 .lut_mask = 16'hCC80;
defparam \my_slc|state_controller|State~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N3
dffeas \my_slc|state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N26
cycloneive_lcell_comb \my_slc|state_controller|State~19 (
// Equation(s):
// \my_slc|state_controller|State~19_combout  = (!\Continue~input_o  & (\Reset~input_o  & ((\my_slc|state_controller|State.PauseIR2~q ) # (\my_slc|state_controller|State.PauseIR1~q ))))

	.dataa(\Continue~input_o ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.PauseIR2~q ),
	.datad(\my_slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~19 .lut_mask = 16'h4440;
defparam \my_slc|state_controller|State~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N27
dffeas \my_slc|state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N28
cycloneive_lcell_comb \my_slc|state_controller|State~20 (
// Equation(s):
// \my_slc|state_controller|State~20_combout  = (\Reset~input_o  & ((\my_slc|state_controller|State.Halted~q ) # (!\Run~input_o )))

	.dataa(gnd),
	.datab(\Run~input_o ),
	.datac(\my_slc|state_controller|State.Halted~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~20 .lut_mask = 16'hF300;
defparam \my_slc|state_controller|State~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N29
dffeas \my_slc|state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.Halted .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N30
cycloneive_lcell_comb \my_slc|state_controller|State~16 (
// Equation(s):
// \my_slc|state_controller|State~16_combout  = (\Continue~input_o  & ((\my_slc|state_controller|State.PauseIR2~q ) # ((!\Run~input_o  & !\my_slc|state_controller|State.Halted~q )))) # (!\Continue~input_o  & (!\Run~input_o  & 
// ((!\my_slc|state_controller|State.Halted~q ))))

	.dataa(\Continue~input_o ),
	.datab(\Run~input_o ),
	.datac(\my_slc|state_controller|State.PauseIR2~q ),
	.datad(\my_slc|state_controller|State.Halted~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~16 .lut_mask = 16'hA0B3;
defparam \my_slc|state_controller|State~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N18
cycloneive_lcell_comb \my_slc|state_controller|State~17 (
// Equation(s):
// \my_slc|state_controller|State~17_combout  = (\Reset~input_o  & \my_slc|state_controller|State~16_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~17 .lut_mask = 16'hC0C0;
defparam \my_slc|state_controller|State~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N19
dffeas \my_slc|state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_18 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N1
cycloneive_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y69_N11
dffeas \my_slc|tr0|Data_read_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N22
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N20
cycloneive_lcell_comb \my_slc|d0|MDR_MuxedIn[14]~14 (
// Equation(s):
// \my_slc|d0|MDR_MuxedIn[14]~14_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[14]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [14]))

	.dataa(\my_slc|tr0|Data_read_buffer [14]),
	.datab(gnd),
	.datac(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datad(\S[14]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_MuxedIn[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_MuxedIn[14]~14 .lut_mask = 16'hFA0A;
defparam \my_slc|d0|MDR_MuxedIn[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N21
dffeas \my_slc|d0|MDRregister|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_MuxedIn[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_33_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[14] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N30
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[0]~45 (
// Equation(s):
// \my_slc|d0|PCregister|Q[0]~45_combout  = !\my_slc|d0|PCregister|Q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|PCregister|Q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|PCregister|Q[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[0]~45 .lut_mask = 16'h0F0F;
defparam \my_slc|d0|PCregister|Q[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N31
dffeas \my_slc|d0|PCregister|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[0]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[0] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N0
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[1]~15 (
// Equation(s):
// \my_slc|d0|PCregister|Q[1]~15_combout  = (\my_slc|d0|PCregister|Q [0] & (\my_slc|d0|PCregister|Q [1] $ (VCC))) # (!\my_slc|d0|PCregister|Q [0] & (\my_slc|d0|PCregister|Q [1] & VCC))
// \my_slc|d0|PCregister|Q[1]~16  = CARRY((\my_slc|d0|PCregister|Q [0] & \my_slc|d0|PCregister|Q [1]))

	.dataa(\my_slc|d0|PCregister|Q [0]),
	.datab(\my_slc|d0|PCregister|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|d0|PCregister|Q[1]~15_combout ),
	.cout(\my_slc|d0|PCregister|Q[1]~16 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[1]~15 .lut_mask = 16'h6688;
defparam \my_slc|d0|PCregister|Q[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N1
dffeas \my_slc|d0|PCregister|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[1] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N2
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[2]~17 (
// Equation(s):
// \my_slc|d0|PCregister|Q[2]~17_combout  = (\my_slc|d0|PCregister|Q [2] & (!\my_slc|d0|PCregister|Q[1]~16 )) # (!\my_slc|d0|PCregister|Q [2] & ((\my_slc|d0|PCregister|Q[1]~16 ) # (GND)))
// \my_slc|d0|PCregister|Q[2]~18  = CARRY((!\my_slc|d0|PCregister|Q[1]~16 ) # (!\my_slc|d0|PCregister|Q [2]))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[1]~16 ),
	.combout(\my_slc|d0|PCregister|Q[2]~17_combout ),
	.cout(\my_slc|d0|PCregister|Q[2]~18 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[2]~17 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|PCregister|Q[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y69_N3
dffeas \my_slc|d0|PCregister|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[2] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N4
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[3]~19 (
// Equation(s):
// \my_slc|d0|PCregister|Q[3]~19_combout  = (\my_slc|d0|PCregister|Q [3] & (\my_slc|d0|PCregister|Q[2]~18  $ (GND))) # (!\my_slc|d0|PCregister|Q [3] & (!\my_slc|d0|PCregister|Q[2]~18  & VCC))
// \my_slc|d0|PCregister|Q[3]~20  = CARRY((\my_slc|d0|PCregister|Q [3] & !\my_slc|d0|PCregister|Q[2]~18 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[2]~18 ),
	.combout(\my_slc|d0|PCregister|Q[3]~19_combout ),
	.cout(\my_slc|d0|PCregister|Q[3]~20 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[3]~19 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PCregister|Q[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y69_N5
dffeas \my_slc|d0|PCregister|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[3] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N6
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[4]~21 (
// Equation(s):
// \my_slc|d0|PCregister|Q[4]~21_combout  = (\my_slc|d0|PCregister|Q [4] & (!\my_slc|d0|PCregister|Q[3]~20 )) # (!\my_slc|d0|PCregister|Q [4] & ((\my_slc|d0|PCregister|Q[3]~20 ) # (GND)))
// \my_slc|d0|PCregister|Q[4]~22  = CARRY((!\my_slc|d0|PCregister|Q[3]~20 ) # (!\my_slc|d0|PCregister|Q [4]))

	.dataa(\my_slc|d0|PCregister|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[3]~20 ),
	.combout(\my_slc|d0|PCregister|Q[4]~21_combout ),
	.cout(\my_slc|d0|PCregister|Q[4]~22 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[4]~21 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PCregister|Q[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y69_N7
dffeas \my_slc|d0|PCregister|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[4] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N8
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[5]~23 (
// Equation(s):
// \my_slc|d0|PCregister|Q[5]~23_combout  = (\my_slc|d0|PCregister|Q [5] & (\my_slc|d0|PCregister|Q[4]~22  $ (GND))) # (!\my_slc|d0|PCregister|Q [5] & (!\my_slc|d0|PCregister|Q[4]~22  & VCC))
// \my_slc|d0|PCregister|Q[5]~24  = CARRY((\my_slc|d0|PCregister|Q [5] & !\my_slc|d0|PCregister|Q[4]~22 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[4]~22 ),
	.combout(\my_slc|d0|PCregister|Q[5]~23_combout ),
	.cout(\my_slc|d0|PCregister|Q[5]~24 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[5]~23 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PCregister|Q[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y69_N9
dffeas \my_slc|d0|PCregister|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[5] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N10
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[6]~25 (
// Equation(s):
// \my_slc|d0|PCregister|Q[6]~25_combout  = (\my_slc|d0|PCregister|Q [6] & (!\my_slc|d0|PCregister|Q[5]~24 )) # (!\my_slc|d0|PCregister|Q [6] & ((\my_slc|d0|PCregister|Q[5]~24 ) # (GND)))
// \my_slc|d0|PCregister|Q[6]~26  = CARRY((!\my_slc|d0|PCregister|Q[5]~24 ) # (!\my_slc|d0|PCregister|Q [6]))

	.dataa(\my_slc|d0|PCregister|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[5]~24 ),
	.combout(\my_slc|d0|PCregister|Q[6]~25_combout ),
	.cout(\my_slc|d0|PCregister|Q[6]~26 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[6]~25 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PCregister|Q[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y69_N11
dffeas \my_slc|d0|PCregister|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[6] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N12
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[7]~27 (
// Equation(s):
// \my_slc|d0|PCregister|Q[7]~27_combout  = (\my_slc|d0|PCregister|Q [7] & (\my_slc|d0|PCregister|Q[6]~26  $ (GND))) # (!\my_slc|d0|PCregister|Q [7] & (!\my_slc|d0|PCregister|Q[6]~26  & VCC))
// \my_slc|d0|PCregister|Q[7]~28  = CARRY((\my_slc|d0|PCregister|Q [7] & !\my_slc|d0|PCregister|Q[6]~26 ))

	.dataa(\my_slc|d0|PCregister|Q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[6]~26 ),
	.combout(\my_slc|d0|PCregister|Q[7]~27_combout ),
	.cout(\my_slc|d0|PCregister|Q[7]~28 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[7]~27 .lut_mask = 16'hA50A;
defparam \my_slc|d0|PCregister|Q[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y69_N13
dffeas \my_slc|d0|PCregister|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[7] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N14
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[8]~29 (
// Equation(s):
// \my_slc|d0|PCregister|Q[8]~29_combout  = (\my_slc|d0|PCregister|Q [8] & (!\my_slc|d0|PCregister|Q[7]~28 )) # (!\my_slc|d0|PCregister|Q [8] & ((\my_slc|d0|PCregister|Q[7]~28 ) # (GND)))
// \my_slc|d0|PCregister|Q[8]~30  = CARRY((!\my_slc|d0|PCregister|Q[7]~28 ) # (!\my_slc|d0|PCregister|Q [8]))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[7]~28 ),
	.combout(\my_slc|d0|PCregister|Q[8]~29_combout ),
	.cout(\my_slc|d0|PCregister|Q[8]~30 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[8]~29 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|PCregister|Q[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y69_N15
dffeas \my_slc|d0|PCregister|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[8] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N16
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[9]~31 (
// Equation(s):
// \my_slc|d0|PCregister|Q[9]~31_combout  = (\my_slc|d0|PCregister|Q [9] & (\my_slc|d0|PCregister|Q[8]~30  $ (GND))) # (!\my_slc|d0|PCregister|Q [9] & (!\my_slc|d0|PCregister|Q[8]~30  & VCC))
// \my_slc|d0|PCregister|Q[9]~32  = CARRY((\my_slc|d0|PCregister|Q [9] & !\my_slc|d0|PCregister|Q[8]~30 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[8]~30 ),
	.combout(\my_slc|d0|PCregister|Q[9]~31_combout ),
	.cout(\my_slc|d0|PCregister|Q[9]~32 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[9]~31 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PCregister|Q[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y69_N17
dffeas \my_slc|d0|PCregister|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[9] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N18
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[10]~33 (
// Equation(s):
// \my_slc|d0|PCregister|Q[10]~33_combout  = (\my_slc|d0|PCregister|Q [10] & (!\my_slc|d0|PCregister|Q[9]~32 )) # (!\my_slc|d0|PCregister|Q [10] & ((\my_slc|d0|PCregister|Q[9]~32 ) # (GND)))
// \my_slc|d0|PCregister|Q[10]~34  = CARRY((!\my_slc|d0|PCregister|Q[9]~32 ) # (!\my_slc|d0|PCregister|Q [10]))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[9]~32 ),
	.combout(\my_slc|d0|PCregister|Q[10]~33_combout ),
	.cout(\my_slc|d0|PCregister|Q[10]~34 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[10]~33 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|PCregister|Q[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y69_N19
dffeas \my_slc|d0|PCregister|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[10] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N20
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[11]~35 (
// Equation(s):
// \my_slc|d0|PCregister|Q[11]~35_combout  = (\my_slc|d0|PCregister|Q [11] & (\my_slc|d0|PCregister|Q[10]~34  $ (GND))) # (!\my_slc|d0|PCregister|Q [11] & (!\my_slc|d0|PCregister|Q[10]~34  & VCC))
// \my_slc|d0|PCregister|Q[11]~36  = CARRY((\my_slc|d0|PCregister|Q [11] & !\my_slc|d0|PCregister|Q[10]~34 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[10]~34 ),
	.combout(\my_slc|d0|PCregister|Q[11]~35_combout ),
	.cout(\my_slc|d0|PCregister|Q[11]~36 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[11]~35 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PCregister|Q[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y69_N21
dffeas \my_slc|d0|PCregister|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[11] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N22
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[12]~37 (
// Equation(s):
// \my_slc|d0|PCregister|Q[12]~37_combout  = (\my_slc|d0|PCregister|Q [12] & (!\my_slc|d0|PCregister|Q[11]~36 )) # (!\my_slc|d0|PCregister|Q [12] & ((\my_slc|d0|PCregister|Q[11]~36 ) # (GND)))
// \my_slc|d0|PCregister|Q[12]~38  = CARRY((!\my_slc|d0|PCregister|Q[11]~36 ) # (!\my_slc|d0|PCregister|Q [12]))

	.dataa(\my_slc|d0|PCregister|Q [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[11]~36 ),
	.combout(\my_slc|d0|PCregister|Q[12]~37_combout ),
	.cout(\my_slc|d0|PCregister|Q[12]~38 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[12]~37 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PCregister|Q[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y69_N23
dffeas \my_slc|d0|PCregister|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[12] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N24
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[13]~39 (
// Equation(s):
// \my_slc|d0|PCregister|Q[13]~39_combout  = (\my_slc|d0|PCregister|Q [13] & (\my_slc|d0|PCregister|Q[12]~38  $ (GND))) # (!\my_slc|d0|PCregister|Q [13] & (!\my_slc|d0|PCregister|Q[12]~38  & VCC))
// \my_slc|d0|PCregister|Q[13]~40  = CARRY((\my_slc|d0|PCregister|Q [13] & !\my_slc|d0|PCregister|Q[12]~38 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[12]~38 ),
	.combout(\my_slc|d0|PCregister|Q[13]~39_combout ),
	.cout(\my_slc|d0|PCregister|Q[13]~40 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[13]~39 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PCregister|Q[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y69_N25
dffeas \my_slc|d0|PCregister|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[13] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N26
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[14]~41 (
// Equation(s):
// \my_slc|d0|PCregister|Q[14]~41_combout  = (\my_slc|d0|PCregister|Q [14] & (!\my_slc|d0|PCregister|Q[13]~40 )) # (!\my_slc|d0|PCregister|Q [14] & ((\my_slc|d0|PCregister|Q[13]~40 ) # (GND)))
// \my_slc|d0|PCregister|Q[14]~42  = CARRY((!\my_slc|d0|PCregister|Q[13]~40 ) # (!\my_slc|d0|PCregister|Q [14]))

	.dataa(\my_slc|d0|PCregister|Q [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[13]~40 ),
	.combout(\my_slc|d0|PCregister|Q[14]~41_combout ),
	.cout(\my_slc|d0|PCregister|Q[14]~42 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[14]~41 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PCregister|Q[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y69_N27
dffeas \my_slc|d0|PCregister|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[14] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N2
cycloneive_lcell_comb \my_slc|d0|Mux1~0 (
// Equation(s):
// \my_slc|d0|Mux1~0_combout  = (\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|PCregister|Q [14]))) # (!\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|MDRregister|Q [14]))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|d0|MDRregister|Q [14]),
	.datac(gnd),
	.datad(\my_slc|d0|PCregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|d0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux1~0 .lut_mask = 16'hEE44;
defparam \my_slc|d0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N30
cycloneive_lcell_comb \my_slc|d0|MARregister|Q[14]~feeder (
// Equation(s):
// \my_slc|d0|MARregister|Q[14]~feeder_combout  = \my_slc|d0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MARregister|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N31
dffeas \my_slc|d0|MARregister|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[14] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N15
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N22
cycloneive_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N2
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[15]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[15]~feeder_combout  = \Data[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[15]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N3
dffeas \my_slc|tr0|Data_read_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N6
cycloneive_lcell_comb \my_slc|d0|MDR_MuxedIn[15]~15 (
// Equation(s):
// \my_slc|d0|MDR_MuxedIn[15]~15_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[15]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [15])))

	.dataa(\S[15]~input_o ),
	.datab(\my_slc|tr0|Data_read_buffer [15]),
	.datac(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_MuxedIn[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_MuxedIn[15]~15 .lut_mask = 16'hACAC;
defparam \my_slc|d0|MDR_MuxedIn[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N7
dffeas \my_slc|d0|MDRregister|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_MuxedIn[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_33_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[15] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N28
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[15]~43 (
// Equation(s):
// \my_slc|d0|PCregister|Q[15]~43_combout  = \my_slc|d0|PCregister|Q[14]~42  $ (!\my_slc|d0|PCregister|Q [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|PCregister|Q [15]),
	.cin(\my_slc|d0|PCregister|Q[14]~42 ),
	.combout(\my_slc|d0|PCregister|Q[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[15]~43 .lut_mask = 16'hF00F;
defparam \my_slc|d0|PCregister|Q[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y69_N29
dffeas \my_slc|d0|PCregister|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[15] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N26
cycloneive_lcell_comb \my_slc|d0|Mux0~0 (
// Equation(s):
// \my_slc|d0|Mux0~0_combout  = (\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|PCregister|Q [15]))) # (!\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|MDRregister|Q [15]))

	.dataa(\my_slc|d0|MDRregister|Q [15]),
	.datab(\my_slc|d0|PCregister|Q [15]),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux0~0 .lut_mask = 16'hCCAA;
defparam \my_slc|d0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N20
cycloneive_lcell_comb \my_slc|d0|MARregister|Q[15]~feeder (
// Equation(s):
// \my_slc|d0|MARregister|Q[15]~feeder_combout  = \my_slc|d0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MARregister|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N21
dffeas \my_slc|d0|MARregister|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[15] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N15
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N8
cycloneive_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N0
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[13]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[13]~feeder_combout  = \Data[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[13]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[13]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N1
dffeas \my_slc|tr0|Data_read_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N30
cycloneive_lcell_comb \my_slc|d0|MDR_MuxedIn[13]~13 (
// Equation(s):
// \my_slc|d0|MDR_MuxedIn[13]~13_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[13]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [13])))

	.dataa(\S[13]~input_o ),
	.datab(\my_slc|tr0|Data_read_buffer [13]),
	.datac(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_MuxedIn[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_MuxedIn[13]~13 .lut_mask = 16'hACAC;
defparam \my_slc|d0|MDR_MuxedIn[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N31
dffeas \my_slc|d0|MDRregister|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_MuxedIn[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_33_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[13] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N16
cycloneive_lcell_comb \my_slc|d0|Mux2~0 (
// Equation(s):
// \my_slc|d0|Mux2~0_combout  = (\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|PCregister|Q [13]))) # (!\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|MDRregister|Q [13]))

	.dataa(\my_slc|d0|MDRregister|Q [13]),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|PCregister|Q [13]),
	.cin(gnd),
	.combout(\my_slc|d0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux2~0 .lut_mask = 16'hFA0A;
defparam \my_slc|d0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N13
dffeas \my_slc|d0|MARregister|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[13] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N16
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[12]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[12]~feeder_combout  = \Data[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[12]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[12]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N17
dffeas \my_slc|tr0|Data_read_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N8
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N28
cycloneive_lcell_comb \my_slc|d0|MDR_MuxedIn[12]~12 (
// Equation(s):
// \my_slc|d0|MDR_MuxedIn[12]~12_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[12]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [12]))

	.dataa(gnd),
	.datab(\my_slc|tr0|Data_read_buffer [12]),
	.datac(\S[12]~input_o ),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_MuxedIn[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_MuxedIn[12]~12 .lut_mask = 16'hF0CC;
defparam \my_slc|d0|MDR_MuxedIn[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N29
dffeas \my_slc|d0|MDRregister|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_MuxedIn[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_33_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[12] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N6
cycloneive_lcell_comb \my_slc|d0|Mux3~0 (
// Equation(s):
// \my_slc|d0|Mux3~0_combout  = (\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|PCregister|Q [12])) # (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|MDRregister|Q [12])))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(gnd),
	.datac(\my_slc|d0|PCregister|Q [12]),
	.datad(\my_slc|d0|MDRregister|Q [12]),
	.cin(gnd),
	.combout(\my_slc|d0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux3~0 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N2
cycloneive_lcell_comb \my_slc|d0|MARregister|Q[12]~feeder (
// Equation(s):
// \my_slc|d0|MARregister|Q[12]~feeder_combout  = \my_slc|d0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MARregister|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N3
dffeas \my_slc|d0|MARregister|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[12] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N12
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~3 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~3_combout  = (\my_slc|d0|MARregister|Q [14] & (\my_slc|d0|MARregister|Q [15] & (\my_slc|d0|MARregister|Q [13] & \my_slc|d0|MARregister|Q [12])))

	.dataa(\my_slc|d0|MARregister|Q [14]),
	.datab(\my_slc|d0|MARregister|Q [15]),
	.datac(\my_slc|d0|MARregister|Q [13]),
	.datad(\my_slc|d0|MARregister|Q [12]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N15
cycloneive_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N10
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[1]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[1]~feeder_combout  = \Data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[1]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N11
dffeas \my_slc|tr0|Data_read_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N30
cycloneive_lcell_comb \my_slc|d0|MDR_MuxedIn[1]~1 (
// Equation(s):
// \my_slc|d0|MDR_MuxedIn[1]~1_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[1]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [1])))

	.dataa(\S[1]~input_o ),
	.datab(\my_slc|tr0|Data_read_buffer [1]),
	.datac(gnd),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_MuxedIn[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_MuxedIn[1]~1 .lut_mask = 16'hAACC;
defparam \my_slc|d0|MDR_MuxedIn[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N31
dffeas \my_slc|d0|MDRregister|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_MuxedIn[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_33_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[1] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N30
cycloneive_lcell_comb \my_slc|d0|Mux14~0 (
// Equation(s):
// \my_slc|d0|Mux14~0_combout  = (\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|PCregister|Q [1]))) # (!\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|MDRregister|Q [1]))

	.dataa(\my_slc|d0|MDRregister|Q [1]),
	.datab(gnd),
	.datac(\my_slc|d0|PCregister|Q [1]),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux14~0 .lut_mask = 16'hF0AA;
defparam \my_slc|d0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N7
dffeas \my_slc|d0|MARregister|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[1] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N20
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[3]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[3]~feeder_combout  = \Data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[3]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[3]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y69_N21
dffeas \my_slc|tr0|Data_read_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N1
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N30
cycloneive_lcell_comb \my_slc|d0|MDR_MuxedIn[3]~3 (
// Equation(s):
// \my_slc|d0|MDR_MuxedIn[3]~3_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[3]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [3]))

	.dataa(\my_slc|tr0|Data_read_buffer [3]),
	.datab(gnd),
	.datac(\S[3]~input_o ),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_MuxedIn[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_MuxedIn[3]~3 .lut_mask = 16'hF0AA;
defparam \my_slc|d0|MDR_MuxedIn[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N31
dffeas \my_slc|d0|MDRregister|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_MuxedIn[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_33_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[3] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N16
cycloneive_lcell_comb \my_slc|d0|Mux12~0 (
// Equation(s):
// \my_slc|d0|Mux12~0_combout  = (\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|PCregister|Q [3])) # (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|MDRregister|Q [3])))

	.dataa(\my_slc|d0|PCregister|Q [3]),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [3]),
	.cin(gnd),
	.combout(\my_slc|d0|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux12~0 .lut_mask = 16'hBB88;
defparam \my_slc|d0|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N14
cycloneive_lcell_comb \my_slc|d0|MARregister|Q[3]~feeder (
// Equation(s):
// \my_slc|d0|MARregister|Q[3]~feeder_combout  = \my_slc|d0|Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux12~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MARregister|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N15
dffeas \my_slc|d0|MARregister|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[3] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N6
cycloneive_lcell_comb \my_slc|d0|Mux15~0 (
// Equation(s):
// \my_slc|d0|Mux15~0_combout  = (\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|PCregister|Q [0])) # (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|MDRregister|Q [0])))

	.dataa(\my_slc|d0|PCregister|Q [0]),
	.datab(\my_slc|d0|MDRregister|Q [0]),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux15~0 .lut_mask = 16'hAACC;
defparam \my_slc|d0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N9
dffeas \my_slc|d0|MARregister|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[0] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N20
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[2]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[2]~feeder_combout  = \Data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[2]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[2]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N21
dffeas \my_slc|tr0|Data_read_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N24
cycloneive_lcell_comb \my_slc|d0|MDR_MuxedIn[2]~2 (
// Equation(s):
// \my_slc|d0|MDR_MuxedIn[2]~2_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[2]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [2]))

	.dataa(\my_slc|tr0|Data_read_buffer [2]),
	.datab(\S[2]~input_o ),
	.datac(gnd),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_MuxedIn[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_MuxedIn[2]~2 .lut_mask = 16'hCCAA;
defparam \my_slc|d0|MDR_MuxedIn[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N25
dffeas \my_slc|d0|MDRregister|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_MuxedIn[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_33_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[2] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N28
cycloneive_lcell_comb \my_slc|d0|Mux13~0 (
// Equation(s):
// \my_slc|d0|Mux13~0_combout  = (\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|PCregister|Q [2]))) # (!\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|MDRregister|Q [2]))

	.dataa(gnd),
	.datab(\my_slc|d0|MDRregister|Q [2]),
	.datac(\my_slc|d0|PCregister|Q [2]),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux13~0 .lut_mask = 16'hF0CC;
defparam \my_slc|d0|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N16
cycloneive_lcell_comb \my_slc|d0|MARregister|Q[2]~feeder (
// Equation(s):
// \my_slc|d0|MARregister|Q[2]~feeder_combout  = \my_slc|d0|Mux13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux13~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MARregister|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N17
dffeas \my_slc|d0|MARregister|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[2] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N8
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~0 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~0_combout  = (\my_slc|d0|MARregister|Q [1] & (\my_slc|d0|MARregister|Q [3] & (\my_slc|d0|MARregister|Q [0] & \my_slc|d0|MARregister|Q [2])))

	.dataa(\my_slc|d0|MARregister|Q [1]),
	.datab(\my_slc|d0|MARregister|Q [3]),
	.datac(\my_slc|d0|MARregister|Q [0]),
	.datad(\my_slc|d0|MARregister|Q [2]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N20
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[5]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[5]~feeder_combout  = \Data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[5]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[5]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N21
dffeas \my_slc|tr0|Data_read_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N8
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N20
cycloneive_lcell_comb \my_slc|d0|MDR_MuxedIn[5]~5 (
// Equation(s):
// \my_slc|d0|MDR_MuxedIn[5]~5_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[5]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [5]))

	.dataa(\my_slc|tr0|Data_read_buffer [5]),
	.datab(gnd),
	.datac(\S[5]~input_o ),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_MuxedIn[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_MuxedIn[5]~5 .lut_mask = 16'hF0AA;
defparam \my_slc|d0|MDR_MuxedIn[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N21
dffeas \my_slc|d0|MDRregister|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_MuxedIn[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_33_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[5] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N22
cycloneive_lcell_comb \my_slc|d0|Mux10~0 (
// Equation(s):
// \my_slc|d0|Mux10~0_combout  = (\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|PCregister|Q [5])) # (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|MDRregister|Q [5])))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\my_slc|d0|PCregister|Q [5]),
	.datad(\my_slc|d0|MDRregister|Q [5]),
	.cin(gnd),
	.combout(\my_slc|d0|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux10~0 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N27
dffeas \my_slc|d0|MARregister|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[5] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N14
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[7]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[7]~feeder_combout  = \Data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[7]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[7]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y69_N15
dffeas \my_slc|tr0|Data_read_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N15
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N18
cycloneive_lcell_comb \my_slc|d0|MDR_MuxedIn[7]~7 (
// Equation(s):
// \my_slc|d0|MDR_MuxedIn[7]~7_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[7]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [7]))

	.dataa(\my_slc|tr0|Data_read_buffer [7]),
	.datab(gnd),
	.datac(\S[7]~input_o ),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_MuxedIn[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_MuxedIn[7]~7 .lut_mask = 16'hF0AA;
defparam \my_slc|d0|MDR_MuxedIn[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N19
dffeas \my_slc|d0|MDRregister|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_MuxedIn[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_33_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[7] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N0
cycloneive_lcell_comb \my_slc|d0|Mux8~0 (
// Equation(s):
// \my_slc|d0|Mux8~0_combout  = (\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|PCregister|Q [7])) # (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|MDRregister|Q [7])))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\my_slc|d0|PCregister|Q [7]),
	.datad(\my_slc|d0|MDRregister|Q [7]),
	.cin(gnd),
	.combout(\my_slc|d0|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux8~0 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N2
cycloneive_lcell_comb \my_slc|d0|MARregister|Q[7]~feeder (
// Equation(s):
// \my_slc|d0|MARregister|Q[7]~feeder_combout  = \my_slc|d0|Mux8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux8~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MARregister|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N3
dffeas \my_slc|d0|MARregister|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[7] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y69_N25
dffeas \my_slc|tr0|Data_read_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N18
cycloneive_lcell_comb \my_slc|d0|MDR_MuxedIn[4]~4 (
// Equation(s):
// \my_slc|d0|MDR_MuxedIn[4]~4_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[4]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [4])))

	.dataa(\S[4]~input_o ),
	.datab(gnd),
	.datac(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datad(\my_slc|tr0|Data_read_buffer [4]),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_MuxedIn[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_MuxedIn[4]~4 .lut_mask = 16'hAFA0;
defparam \my_slc|d0|MDR_MuxedIn[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N19
dffeas \my_slc|d0|MDRregister|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_MuxedIn[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_33_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[4] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N0
cycloneive_lcell_comb \my_slc|d0|Mux11~0 (
// Equation(s):
// \my_slc|d0|Mux11~0_combout  = (\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|PCregister|Q [4]))) # (!\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|MDRregister|Q [4]))

	.dataa(gnd),
	.datab(\my_slc|d0|MDRregister|Q [4]),
	.datac(\my_slc|d0|PCregister|Q [4]),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux11~0 .lut_mask = 16'hF0CC;
defparam \my_slc|d0|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N5
dffeas \my_slc|d0|MARregister|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[4] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N15
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y69_N31
dffeas \my_slc|tr0|Data_read_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N8
cycloneive_lcell_comb \my_slc|d0|MDR_MuxedIn[6]~6 (
// Equation(s):
// \my_slc|d0|MDR_MuxedIn[6]~6_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[6]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [6])))

	.dataa(gnd),
	.datab(\S[6]~input_o ),
	.datac(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datad(\my_slc|tr0|Data_read_buffer [6]),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_MuxedIn[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_MuxedIn[6]~6 .lut_mask = 16'hCFC0;
defparam \my_slc|d0|MDR_MuxedIn[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N9
dffeas \my_slc|d0|MDRregister|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_MuxedIn[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_33_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[6] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N10
cycloneive_lcell_comb \my_slc|d0|Mux9~0 (
// Equation(s):
// \my_slc|d0|Mux9~0_combout  = (\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|PCregister|Q [6])) # (!\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|MDRregister|Q [6])))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [6]),
	.datac(\my_slc|d0|MDRregister|Q [6]),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux9~0 .lut_mask = 16'hCCF0;
defparam \my_slc|d0|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N0
cycloneive_lcell_comb \my_slc|d0|MARregister|Q[6]~feeder (
// Equation(s):
// \my_slc|d0|MARregister|Q[6]~feeder_combout  = \my_slc|d0|Mux9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux9~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MARregister|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N1
dffeas \my_slc|d0|MARregister|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[6] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N4
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~1 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~1_combout  = (\my_slc|d0|MARregister|Q [5] & (\my_slc|d0|MARregister|Q [7] & (\my_slc|d0|MARregister|Q [4] & \my_slc|d0|MARregister|Q [6])))

	.dataa(\my_slc|d0|MARregister|Q [5]),
	.datab(\my_slc|d0|MARregister|Q [7]),
	.datac(\my_slc|d0|MARregister|Q [4]),
	.datad(\my_slc|d0|MARregister|Q [6]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N8
cycloneive_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N22
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[9]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[9]~feeder_combout  = \Data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[9]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N23
dffeas \my_slc|tr0|Data_read_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N8
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N18
cycloneive_lcell_comb \my_slc|d0|MDR_MuxedIn[9]~9 (
// Equation(s):
// \my_slc|d0|MDR_MuxedIn[9]~9_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[9]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [9]))

	.dataa(\my_slc|tr0|Data_read_buffer [9]),
	.datab(\S[9]~input_o ),
	.datac(gnd),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_MuxedIn[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_MuxedIn[9]~9 .lut_mask = 16'hCCAA;
defparam \my_slc|d0|MDR_MuxedIn[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N19
dffeas \my_slc|d0|MDRregister|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_MuxedIn[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_33_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[9] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N20
cycloneive_lcell_comb \my_slc|d0|Mux6~0 (
// Equation(s):
// \my_slc|d0|Mux6~0_combout  = (\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|PCregister|Q [9]))) # (!\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|MDRregister|Q [9]))

	.dataa(gnd),
	.datab(\my_slc|d0|MDRregister|Q [9]),
	.datac(\my_slc|d0|PCregister|Q [9]),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux6~0 .lut_mask = 16'hF0CC;
defparam \my_slc|d0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N22
cycloneive_lcell_comb \my_slc|d0|MARregister|Q[9]~feeder (
// Equation(s):
// \my_slc|d0|MARregister|Q[9]~feeder_combout  = \my_slc|d0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[9]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|MARregister|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N23
dffeas \my_slc|d0|MARregister|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[9] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N24
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[10]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[10]~feeder_combout  = \Data[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[10]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y69_N25
dffeas \my_slc|tr0|Data_read_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N15
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N4
cycloneive_lcell_comb \my_slc|d0|MDR_MuxedIn[10]~10 (
// Equation(s):
// \my_slc|d0|MDR_MuxedIn[10]~10_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[10]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [10]))

	.dataa(gnd),
	.datab(\my_slc|tr0|Data_read_buffer [10]),
	.datac(\S[10]~input_o ),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_MuxedIn[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_MuxedIn[10]~10 .lut_mask = 16'hF0CC;
defparam \my_slc|d0|MDR_MuxedIn[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N5
dffeas \my_slc|d0|MDRregister|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_MuxedIn[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_33_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[10] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N14
cycloneive_lcell_comb \my_slc|d0|Mux5~0 (
// Equation(s):
// \my_slc|d0|Mux5~0_combout  = (\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|PCregister|Q [10]))) # (!\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|MDRregister|Q [10]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\my_slc|d0|MDRregister|Q [10]),
	.datad(\my_slc|d0|PCregister|Q [10]),
	.cin(gnd),
	.combout(\my_slc|d0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux5~0 .lut_mask = 16'hFC30;
defparam \my_slc|d0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N28
cycloneive_lcell_comb \my_slc|d0|MARregister|Q[10]~feeder (
// Equation(s):
// \my_slc|d0|MARregister|Q[10]~feeder_combout  = \my_slc|d0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MARregister|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N29
dffeas \my_slc|d0|MARregister|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[10] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N6
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[8]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[8]~feeder_combout  = \Data[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[8]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N7
dffeas \my_slc|tr0|Data_read_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X109_Y73_N8
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N22
cycloneive_lcell_comb \my_slc|d0|MDR_MuxedIn[8]~8 (
// Equation(s):
// \my_slc|d0|MDR_MuxedIn[8]~8_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[8]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [8]))

	.dataa(\my_slc|tr0|Data_read_buffer [8]),
	.datab(\S[8]~input_o ),
	.datac(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_MuxedIn[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_MuxedIn[8]~8 .lut_mask = 16'hCACA;
defparam \my_slc|d0|MDR_MuxedIn[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N23
dffeas \my_slc|d0|MDRregister|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_MuxedIn[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_33_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[8] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N4
cycloneive_lcell_comb \my_slc|d0|Mux7~0 (
// Equation(s):
// \my_slc|d0|Mux7~0_combout  = (\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|PCregister|Q [8]))) # (!\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|MDRregister|Q [8]))

	.dataa(\my_slc|d0|MDRregister|Q [8]),
	.datab(gnd),
	.datac(\my_slc|d0|PCregister|Q [8]),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux7~0 .lut_mask = 16'hF0AA;
defparam \my_slc|d0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N25
dffeas \my_slc|d0|MARregister|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[8] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N24
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[11]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[11]~feeder_combout  = \Data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[11]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[11]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N25
dffeas \my_slc|tr0|Data_read_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N12
cycloneive_lcell_comb \my_slc|d0|MDR_MuxedIn[11]~11 (
// Equation(s):
// \my_slc|d0|MDR_MuxedIn[11]~11_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[11]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [11])))

	.dataa(\S[11]~input_o ),
	.datab(\my_slc|tr0|Data_read_buffer [11]),
	.datac(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_MuxedIn[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_MuxedIn[11]~11 .lut_mask = 16'hACAC;
defparam \my_slc|d0|MDR_MuxedIn[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N13
dffeas \my_slc|d0|MDRregister|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_MuxedIn[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_33_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[11] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N14
cycloneive_lcell_comb \my_slc|d0|Mux4~0 (
// Equation(s):
// \my_slc|d0|Mux4~0_combout  = (\my_slc|state_controller|State.S_18~q  & ((\my_slc|d0|PCregister|Q [11]))) # (!\my_slc|state_controller|State.S_18~q  & (\my_slc|d0|MDRregister|Q [11]))

	.dataa(\my_slc|d0|MDRregister|Q [11]),
	.datab(gnd),
	.datac(\my_slc|d0|PCregister|Q [11]),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Mux4~0 .lut_mask = 16'hF0AA;
defparam \my_slc|d0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N18
cycloneive_lcell_comb \my_slc|d0|MARregister|Q[11]~feeder (
// Equation(s):
// \my_slc|d0|MARregister|Q[11]~feeder_combout  = \my_slc|d0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MARregister|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N19
dffeas \my_slc|d0|MARregister|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[11] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N24
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~2 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~2_combout  = (\my_slc|d0|MARregister|Q [9] & (\my_slc|d0|MARregister|Q [10] & (\my_slc|d0|MARregister|Q [8] & \my_slc|d0|MARregister|Q [11])))

	.dataa(\my_slc|d0|MARregister|Q [9]),
	.datab(\my_slc|d0|MARregister|Q [10]),
	.datac(\my_slc|d0|MARregister|Q [8]),
	.datad(\my_slc|d0|MARregister|Q [11]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N10
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~4 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~4_combout  = (\my_slc|memory_subsystem|Equal0~3_combout  & (\my_slc|memory_subsystem|Equal0~0_combout  & (\my_slc|memory_subsystem|Equal0~1_combout  & \my_slc|memory_subsystem|Equal0~2_combout )))

	.dataa(\my_slc|memory_subsystem|Equal0~3_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~0_combout ),
	.datac(\my_slc|memory_subsystem|Equal0~1_combout ),
	.datad(\my_slc|memory_subsystem|Equal0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N28
cycloneive_lcell_comb \my_slc|d0|MDR_MuxedIn[0]~0 (
// Equation(s):
// \my_slc|d0|MDR_MuxedIn[0]~0_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[0]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [0]))

	.dataa(\my_slc|tr0|Data_read_buffer [0]),
	.datab(gnd),
	.datac(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datad(\S[0]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_MuxedIn[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_MuxedIn[0]~0 .lut_mask = 16'hFA0A;
defparam \my_slc|d0|MDR_MuxedIn[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N29
dffeas \my_slc|d0|MDRregister|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_MuxedIn[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_33_2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[0] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N26
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[0]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[0]~feeder_combout  = \my_slc|d0|MDRregister|Q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [0]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[0]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y69_N27
dffeas \my_slc|tr0|Data_write_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N2
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[1]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[1]~feeder_combout  = \my_slc|d0|MDRregister|Q [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDRregister|Q [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[1]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|tr0|Data_write_buffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N3
dffeas \my_slc|tr0|Data_write_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N4
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[2]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[2]~feeder_combout  = \my_slc|d0|MDRregister|Q [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [2]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[2]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y69_N5
dffeas \my_slc|tr0|Data_write_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N0
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[3]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[3]~feeder_combout  = \my_slc|d0|MDRregister|Q [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDRregister|Q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[3]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|tr0|Data_write_buffer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N1
dffeas \my_slc|tr0|Data_write_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N6
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[4]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[4]~feeder_combout  = \my_slc|d0|MDRregister|Q [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDRregister|Q [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[4]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|tr0|Data_write_buffer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N7
dffeas \my_slc|tr0|Data_write_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N4
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[5]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[5]~feeder_combout  = \my_slc|d0|MDRregister|Q [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [5]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[5]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N5
dffeas \my_slc|tr0|Data_write_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N12
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[6]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[6]~feeder_combout  = \my_slc|d0|MDRregister|Q [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [6]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N13
dffeas \my_slc|tr0|Data_write_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N22
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[7]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[7]~feeder_combout  = \my_slc|d0|MDRregister|Q [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [7]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[7]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N23
dffeas \my_slc|tr0|Data_write_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N4
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[8]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[8]~feeder_combout  = \my_slc|d0|MDRregister|Q [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [8]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y69_N5
dffeas \my_slc|tr0|Data_write_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N0
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[9]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[9]~feeder_combout  = \my_slc|d0|MDRregister|Q [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N1
dffeas \my_slc|tr0|Data_write_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N16
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[10]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[10]~feeder_combout  = \my_slc|d0|MDRregister|Q [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDRregister|Q [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[10]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|tr0|Data_write_buffer[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N17
dffeas \my_slc|tr0|Data_write_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N2
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[11]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[11]~feeder_combout  = \my_slc|d0|MDRregister|Q [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [11]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[11]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y69_N3
dffeas \my_slc|tr0|Data_write_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N6
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[12]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[12]~feeder_combout  = \my_slc|d0|MDRregister|Q [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [12]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[12]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N7
dffeas \my_slc|tr0|Data_write_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N18
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[13]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[13]~feeder_combout  = \my_slc|d0|MDRregister|Q [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDRregister|Q [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[13]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|tr0|Data_write_buffer[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N19
dffeas \my_slc|tr0|Data_write_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y69_N2
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[14]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[14]~feeder_combout  = \my_slc|d0|MDRregister|Q [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y69_N3
dffeas \my_slc|tr0|Data_write_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N4
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[15]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[15]~feeder_combout  = \my_slc|d0|MDRregister|Q [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDRregister|Q [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N5
dffeas \my_slc|tr0|Data_write_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y69_N31
dffeas \my_slc|d0|IRregister|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[1] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y69_N29
dffeas \my_slc|d0|IRregister|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[2] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y69_N17
dffeas \my_slc|d0|IRregister|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[3] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N16
cycloneive_lcell_comb \my_slc|d0|IRregister|Q[0]~feeder (
// Equation(s):
// \my_slc|d0|IRregister|Q[0]~feeder_combout  = \my_slc|d0|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Mux15~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|IRregister|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N17
dffeas \my_slc|d0|IRregister|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[0] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N22
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr6~0_combout  = (\my_slc|d0|IRregister|Q [2] & (!\my_slc|d0|IRregister|Q [1] & (\my_slc|d0|IRregister|Q [3] $ (!\my_slc|d0|IRregister|Q [0])))) # (!\my_slc|d0|IRregister|Q [2] & (\my_slc|d0|IRregister|Q [0] & 
// (\my_slc|d0|IRregister|Q [1] $ (!\my_slc|d0|IRregister|Q [3]))))

	.dataa(\my_slc|d0|IRregister|Q [1]),
	.datab(\my_slc|d0|IRregister|Q [2]),
	.datac(\my_slc|d0|IRregister|Q [3]),
	.datad(\my_slc|d0|IRregister|Q [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr6~0 .lut_mask = 16'h6104;
defparam \my_slc|hex_driver0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N12
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr5~0_combout  = (\my_slc|d0|IRregister|Q [1] & ((\my_slc|d0|IRregister|Q [0] & ((\my_slc|d0|IRregister|Q [3]))) # (!\my_slc|d0|IRregister|Q [0] & (\my_slc|d0|IRregister|Q [2])))) # (!\my_slc|d0|IRregister|Q [1] & 
// (\my_slc|d0|IRregister|Q [2] & (\my_slc|d0|IRregister|Q [3] $ (\my_slc|d0|IRregister|Q [0]))))

	.dataa(\my_slc|d0|IRregister|Q [1]),
	.datab(\my_slc|d0|IRregister|Q [2]),
	.datac(\my_slc|d0|IRregister|Q [3]),
	.datad(\my_slc|d0|IRregister|Q [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \my_slc|hex_driver0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N10
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr4~0_combout  = (\my_slc|d0|IRregister|Q [2] & (\my_slc|d0|IRregister|Q [3] & ((\my_slc|d0|IRregister|Q [1]) # (!\my_slc|d0|IRregister|Q [0])))) # (!\my_slc|d0|IRregister|Q [2] & (\my_slc|d0|IRregister|Q [1] & 
// (!\my_slc|d0|IRregister|Q [3] & !\my_slc|d0|IRregister|Q [0])))

	.dataa(\my_slc|d0|IRregister|Q [1]),
	.datab(\my_slc|d0|IRregister|Q [2]),
	.datac(\my_slc|d0|IRregister|Q [3]),
	.datad(\my_slc|d0|IRregister|Q [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr4~0 .lut_mask = 16'h80C2;
defparam \my_slc|hex_driver0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N8
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr3~0_combout  = (\my_slc|d0|IRregister|Q [1] & ((\my_slc|d0|IRregister|Q [2] & ((\my_slc|d0|IRregister|Q [0]))) # (!\my_slc|d0|IRregister|Q [2] & (\my_slc|d0|IRregister|Q [3] & !\my_slc|d0|IRregister|Q [0])))) # 
// (!\my_slc|d0|IRregister|Q [1] & (!\my_slc|d0|IRregister|Q [3] & (\my_slc|d0|IRregister|Q [2] $ (\my_slc|d0|IRregister|Q [0]))))

	.dataa(\my_slc|d0|IRregister|Q [1]),
	.datab(\my_slc|d0|IRregister|Q [2]),
	.datac(\my_slc|d0|IRregister|Q [3]),
	.datad(\my_slc|d0|IRregister|Q [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr3~0 .lut_mask = 16'h8924;
defparam \my_slc|hex_driver0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N26
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr2~0_combout  = (\my_slc|d0|IRregister|Q [1] & (((!\my_slc|d0|IRregister|Q [3] & \my_slc|d0|IRregister|Q [0])))) # (!\my_slc|d0|IRregister|Q [1] & ((\my_slc|d0|IRregister|Q [2] & (!\my_slc|d0|IRregister|Q [3])) # 
// (!\my_slc|d0|IRregister|Q [2] & ((\my_slc|d0|IRregister|Q [0])))))

	.dataa(\my_slc|d0|IRregister|Q [1]),
	.datab(\my_slc|d0|IRregister|Q [2]),
	.datac(\my_slc|d0|IRregister|Q [3]),
	.datad(\my_slc|d0|IRregister|Q [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr2~0 .lut_mask = 16'h1F04;
defparam \my_slc|hex_driver0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N24
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr1~0_combout  = (\my_slc|d0|IRregister|Q [1] & (!\my_slc|d0|IRregister|Q [3] & ((\my_slc|d0|IRregister|Q [0]) # (!\my_slc|d0|IRregister|Q [2])))) # (!\my_slc|d0|IRregister|Q [1] & (\my_slc|d0|IRregister|Q [0] & 
// (\my_slc|d0|IRregister|Q [2] $ (!\my_slc|d0|IRregister|Q [3]))))

	.dataa(\my_slc|d0|IRregister|Q [1]),
	.datab(\my_slc|d0|IRregister|Q [2]),
	.datac(\my_slc|d0|IRregister|Q [3]),
	.datad(\my_slc|d0|IRregister|Q [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr1~0 .lut_mask = 16'h4B02;
defparam \my_slc|hex_driver0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N18
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr0~0_combout  = (\my_slc|d0|IRregister|Q [0] & ((\my_slc|d0|IRregister|Q [3]) # (\my_slc|d0|IRregister|Q [1] $ (\my_slc|d0|IRregister|Q [2])))) # (!\my_slc|d0|IRregister|Q [0] & ((\my_slc|d0|IRregister|Q [1]) # 
// (\my_slc|d0|IRregister|Q [2] $ (\my_slc|d0|IRregister|Q [3]))))

	.dataa(\my_slc|d0|IRregister|Q [1]),
	.datab(\my_slc|d0|IRregister|Q [2]),
	.datac(\my_slc|d0|IRregister|Q [3]),
	.datad(\my_slc|d0|IRregister|Q [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \my_slc|hex_driver0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N11
dffeas \my_slc|d0|IRregister|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[6] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y69_N23
dffeas \my_slc|d0|IRregister|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[5] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y69_N1
dffeas \my_slc|d0|IRregister|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[7] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y69_N1
dffeas \my_slc|d0|IRregister|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[4] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N24
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr6~0_combout  = (\my_slc|d0|IRregister|Q [6] & (!\my_slc|d0|IRregister|Q [5] & (\my_slc|d0|IRregister|Q [7] $ (!\my_slc|d0|IRregister|Q [4])))) # (!\my_slc|d0|IRregister|Q [6] & (\my_slc|d0|IRregister|Q [4] & 
// (\my_slc|d0|IRregister|Q [5] $ (!\my_slc|d0|IRregister|Q [7]))))

	.dataa(\my_slc|d0|IRregister|Q [6]),
	.datab(\my_slc|d0|IRregister|Q [5]),
	.datac(\my_slc|d0|IRregister|Q [7]),
	.datad(\my_slc|d0|IRregister|Q [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr6~0 .lut_mask = 16'h6102;
defparam \my_slc|hex_driver1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N28
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr5~0_combout  = (\my_slc|d0|IRregister|Q [7] & ((\my_slc|d0|IRregister|Q [4] & ((\my_slc|d0|IRregister|Q [5]))) # (!\my_slc|d0|IRregister|Q [4] & (\my_slc|d0|IRregister|Q [6])))) # (!\my_slc|d0|IRregister|Q [7] & 
// (\my_slc|d0|IRregister|Q [6] & (\my_slc|d0|IRregister|Q [4] $ (\my_slc|d0|IRregister|Q [5]))))

	.dataa(\my_slc|d0|IRregister|Q [6]),
	.datab(\my_slc|d0|IRregister|Q [7]),
	.datac(\my_slc|d0|IRregister|Q [4]),
	.datad(\my_slc|d0|IRregister|Q [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr5~0 .lut_mask = 16'hCA28;
defparam \my_slc|hex_driver1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N26
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr4~0_combout  = (\my_slc|d0|IRregister|Q [6] & (\my_slc|d0|IRregister|Q [7] & ((\my_slc|d0|IRregister|Q [5]) # (!\my_slc|d0|IRregister|Q [4])))) # (!\my_slc|d0|IRregister|Q [6] & (\my_slc|d0|IRregister|Q [5] & 
// (!\my_slc|d0|IRregister|Q [7] & !\my_slc|d0|IRregister|Q [4])))

	.dataa(\my_slc|d0|IRregister|Q [6]),
	.datab(\my_slc|d0|IRregister|Q [5]),
	.datac(\my_slc|d0|IRregister|Q [7]),
	.datad(\my_slc|d0|IRregister|Q [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr4~0 .lut_mask = 16'h80A4;
defparam \my_slc|hex_driver1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N14
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr3~0_combout  = (\my_slc|d0|IRregister|Q [5] & ((\my_slc|d0|IRregister|Q [6] & ((\my_slc|d0|IRregister|Q [4]))) # (!\my_slc|d0|IRregister|Q [6] & (\my_slc|d0|IRregister|Q [7] & !\my_slc|d0|IRregister|Q [4])))) # 
// (!\my_slc|d0|IRregister|Q [5] & (!\my_slc|d0|IRregister|Q [7] & (\my_slc|d0|IRregister|Q [6] $ (\my_slc|d0|IRregister|Q [4]))))

	.dataa(\my_slc|d0|IRregister|Q [6]),
	.datab(\my_slc|d0|IRregister|Q [7]),
	.datac(\my_slc|d0|IRregister|Q [4]),
	.datad(\my_slc|d0|IRregister|Q [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr3~0 .lut_mask = 16'hA412;
defparam \my_slc|hex_driver1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N8
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr2~0_combout  = (\my_slc|d0|IRregister|Q [5] & (((!\my_slc|d0|IRregister|Q [7] & \my_slc|d0|IRregister|Q [4])))) # (!\my_slc|d0|IRregister|Q [5] & ((\my_slc|d0|IRregister|Q [6] & (!\my_slc|d0|IRregister|Q [7])) # 
// (!\my_slc|d0|IRregister|Q [6] & ((\my_slc|d0|IRregister|Q [4])))))

	.dataa(\my_slc|d0|IRregister|Q [6]),
	.datab(\my_slc|d0|IRregister|Q [7]),
	.datac(\my_slc|d0|IRregister|Q [4]),
	.datad(\my_slc|d0|IRregister|Q [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr2~0 .lut_mask = 16'h3072;
defparam \my_slc|hex_driver1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N26
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr1~0_combout  = (\my_slc|d0|IRregister|Q [6] & (\my_slc|d0|IRregister|Q [4] & (\my_slc|d0|IRregister|Q [7] $ (\my_slc|d0|IRregister|Q [5])))) # (!\my_slc|d0|IRregister|Q [6] & (!\my_slc|d0|IRregister|Q [7] & 
// ((\my_slc|d0|IRregister|Q [4]) # (\my_slc|d0|IRregister|Q [5]))))

	.dataa(\my_slc|d0|IRregister|Q [6]),
	.datab(\my_slc|d0|IRregister|Q [7]),
	.datac(\my_slc|d0|IRregister|Q [4]),
	.datad(\my_slc|d0|IRregister|Q [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr1~0 .lut_mask = 16'h3190;
defparam \my_slc|hex_driver1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y69_N12
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr0~0_combout  = (\my_slc|d0|IRregister|Q [4] & ((\my_slc|d0|IRregister|Q [7]) # (\my_slc|d0|IRregister|Q [6] $ (\my_slc|d0|IRregister|Q [5])))) # (!\my_slc|d0|IRregister|Q [4] & ((\my_slc|d0|IRregister|Q [5]) # 
// (\my_slc|d0|IRregister|Q [6] $ (\my_slc|d0|IRregister|Q [7]))))

	.dataa(\my_slc|d0|IRregister|Q [6]),
	.datab(\my_slc|d0|IRregister|Q [7]),
	.datac(\my_slc|d0|IRregister|Q [4]),
	.datad(\my_slc|d0|IRregister|Q [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \my_slc|hex_driver1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N15
dffeas \my_slc|d0|IRregister|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[10] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y69_N21
dffeas \my_slc|d0|IRregister|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[9] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y69_N15
dffeas \my_slc|d0|IRregister|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[11] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y69_N5
dffeas \my_slc|d0|IRregister|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[8] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N24
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr6~0_combout  = (\my_slc|d0|IRregister|Q [10] & (!\my_slc|d0|IRregister|Q [9] & (\my_slc|d0|IRregister|Q [11] $ (!\my_slc|d0|IRregister|Q [8])))) # (!\my_slc|d0|IRregister|Q [10] & (\my_slc|d0|IRregister|Q [8] & 
// (\my_slc|d0|IRregister|Q [9] $ (!\my_slc|d0|IRregister|Q [11]))))

	.dataa(\my_slc|d0|IRregister|Q [10]),
	.datab(\my_slc|d0|IRregister|Q [9]),
	.datac(\my_slc|d0|IRregister|Q [11]),
	.datad(\my_slc|d0|IRregister|Q [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr6~0 .lut_mask = 16'h6102;
defparam \my_slc|hex_driver2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N14
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr5~0_combout  = (\my_slc|d0|IRregister|Q [11] & ((\my_slc|d0|IRregister|Q [8] & ((\my_slc|d0|IRregister|Q [9]))) # (!\my_slc|d0|IRregister|Q [8] & (\my_slc|d0|IRregister|Q [10])))) # (!\my_slc|d0|IRregister|Q [11] & 
// (\my_slc|d0|IRregister|Q [10] & (\my_slc|d0|IRregister|Q [8] $ (\my_slc|d0|IRregister|Q [9]))))

	.dataa(\my_slc|d0|IRregister|Q [8]),
	.datab(\my_slc|d0|IRregister|Q [10]),
	.datac(\my_slc|d0|IRregister|Q [11]),
	.datad(\my_slc|d0|IRregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr5~0 .lut_mask = 16'hE448;
defparam \my_slc|hex_driver2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N26
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr4~0_combout  = (\my_slc|d0|IRregister|Q [10] & (\my_slc|d0|IRregister|Q [11] & ((\my_slc|d0|IRregister|Q [9]) # (!\my_slc|d0|IRregister|Q [8])))) # (!\my_slc|d0|IRregister|Q [10] & (\my_slc|d0|IRregister|Q [9] & 
// (!\my_slc|d0|IRregister|Q [11] & !\my_slc|d0|IRregister|Q [8])))

	.dataa(\my_slc|d0|IRregister|Q [10]),
	.datab(\my_slc|d0|IRregister|Q [9]),
	.datac(\my_slc|d0|IRregister|Q [11]),
	.datad(\my_slc|d0|IRregister|Q [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr4~0 .lut_mask = 16'h80A4;
defparam \my_slc|hex_driver2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N16
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr3~0_combout  = (\my_slc|d0|IRregister|Q [9] & ((\my_slc|d0|IRregister|Q [10] & ((\my_slc|d0|IRregister|Q [8]))) # (!\my_slc|d0|IRregister|Q [10] & (\my_slc|d0|IRregister|Q [11] & !\my_slc|d0|IRregister|Q [8])))) # 
// (!\my_slc|d0|IRregister|Q [9] & (!\my_slc|d0|IRregister|Q [11] & (\my_slc|d0|IRregister|Q [10] $ (\my_slc|d0|IRregister|Q [8]))))

	.dataa(\my_slc|d0|IRregister|Q [10]),
	.datab(\my_slc|d0|IRregister|Q [9]),
	.datac(\my_slc|d0|IRregister|Q [11]),
	.datad(\my_slc|d0|IRregister|Q [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr3~0 .lut_mask = 16'h8942;
defparam \my_slc|hex_driver2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N6
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr2~0_combout  = (\my_slc|d0|IRregister|Q [9] & (((!\my_slc|d0|IRregister|Q [11] & \my_slc|d0|IRregister|Q [8])))) # (!\my_slc|d0|IRregister|Q [9] & ((\my_slc|d0|IRregister|Q [10] & (!\my_slc|d0|IRregister|Q [11])) # 
// (!\my_slc|d0|IRregister|Q [10] & ((\my_slc|d0|IRregister|Q [8])))))

	.dataa(\my_slc|d0|IRregister|Q [10]),
	.datab(\my_slc|d0|IRregister|Q [9]),
	.datac(\my_slc|d0|IRregister|Q [11]),
	.datad(\my_slc|d0|IRregister|Q [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr2~0 .lut_mask = 16'h1F02;
defparam \my_slc|hex_driver2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N4
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr1~0_combout  = (\my_slc|d0|IRregister|Q [8] & (\my_slc|d0|IRregister|Q [11] $ (((\my_slc|d0|IRregister|Q [9]) # (!\my_slc|d0|IRregister|Q [10]))))) # (!\my_slc|d0|IRregister|Q [8] & (!\my_slc|d0|IRregister|Q [10] & 
// (!\my_slc|d0|IRregister|Q [11] & \my_slc|d0|IRregister|Q [9])))

	.dataa(\my_slc|d0|IRregister|Q [8]),
	.datab(\my_slc|d0|IRregister|Q [10]),
	.datac(\my_slc|d0|IRregister|Q [11]),
	.datad(\my_slc|d0|IRregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr1~0 .lut_mask = 16'h0B82;
defparam \my_slc|hex_driver2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N8
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr0~0_combout  = (\my_slc|d0|IRregister|Q [8] & ((\my_slc|d0|IRregister|Q [11]) # (\my_slc|d0|IRregister|Q [10] $ (\my_slc|d0|IRregister|Q [9])))) # (!\my_slc|d0|IRregister|Q [8] & ((\my_slc|d0|IRregister|Q [9]) # 
// (\my_slc|d0|IRregister|Q [10] $ (\my_slc|d0|IRregister|Q [11]))))

	.dataa(\my_slc|d0|IRregister|Q [10]),
	.datab(\my_slc|d0|IRregister|Q [9]),
	.datac(\my_slc|d0|IRregister|Q [11]),
	.datad(\my_slc|d0|IRregister|Q [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \my_slc|hex_driver2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N7
dffeas \my_slc|d0|IRregister|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[12] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y69_N3
dffeas \my_slc|d0|IRregister|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[14] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y69_N0
cycloneive_lcell_comb \my_slc|d0|IRregister|Q[15]~feeder (
// Equation(s):
// \my_slc|d0|IRregister|Q[15]~feeder_combout  = \my_slc|d0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Mux0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|IRregister|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y69_N1
dffeas \my_slc|d0|IRregister|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[15] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y69_N17
dffeas \my_slc|d0|IRregister|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[13] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N4
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr6~0_combout  = (\my_slc|d0|IRregister|Q [14] & (!\my_slc|d0|IRregister|Q [13] & (\my_slc|d0|IRregister|Q [12] $ (!\my_slc|d0|IRregister|Q [15])))) # (!\my_slc|d0|IRregister|Q [14] & (\my_slc|d0|IRregister|Q [12] & 
// (\my_slc|d0|IRregister|Q [15] $ (!\my_slc|d0|IRregister|Q [13]))))

	.dataa(\my_slc|d0|IRregister|Q [12]),
	.datab(\my_slc|d0|IRregister|Q [14]),
	.datac(\my_slc|d0|IRregister|Q [15]),
	.datad(\my_slc|d0|IRregister|Q [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr6~0 .lut_mask = 16'h2086;
defparam \my_slc|hex_driver3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N26
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr5~0_combout  = (\my_slc|d0|IRregister|Q [15] & ((\my_slc|d0|IRregister|Q [12] & ((\my_slc|d0|IRregister|Q [13]))) # (!\my_slc|d0|IRregister|Q [12] & (\my_slc|d0|IRregister|Q [14])))) # (!\my_slc|d0|IRregister|Q [15] & 
// (\my_slc|d0|IRregister|Q [14] & (\my_slc|d0|IRregister|Q [12] $ (\my_slc|d0|IRregister|Q [13]))))

	.dataa(\my_slc|d0|IRregister|Q [12]),
	.datab(\my_slc|d0|IRregister|Q [14]),
	.datac(\my_slc|d0|IRregister|Q [15]),
	.datad(\my_slc|d0|IRregister|Q [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr5~0 .lut_mask = 16'hE448;
defparam \my_slc|hex_driver3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N8
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr4~0_combout  = (\my_slc|d0|IRregister|Q [14] & (\my_slc|d0|IRregister|Q [15] & ((\my_slc|d0|IRregister|Q [13]) # (!\my_slc|d0|IRregister|Q [12])))) # (!\my_slc|d0|IRregister|Q [14] & (!\my_slc|d0|IRregister|Q [12] & 
// (!\my_slc|d0|IRregister|Q [15] & \my_slc|d0|IRregister|Q [13])))

	.dataa(\my_slc|d0|IRregister|Q [12]),
	.datab(\my_slc|d0|IRregister|Q [14]),
	.datac(\my_slc|d0|IRregister|Q [15]),
	.datad(\my_slc|d0|IRregister|Q [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr4~0 .lut_mask = 16'hC140;
defparam \my_slc|hex_driver3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N14
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr3~0_combout  = (\my_slc|d0|IRregister|Q [13] & ((\my_slc|d0|IRregister|Q [12] & (\my_slc|d0|IRregister|Q [14])) # (!\my_slc|d0|IRregister|Q [12] & (!\my_slc|d0|IRregister|Q [14] & \my_slc|d0|IRregister|Q [15])))) # 
// (!\my_slc|d0|IRregister|Q [13] & (!\my_slc|d0|IRregister|Q [15] & (\my_slc|d0|IRregister|Q [12] $ (\my_slc|d0|IRregister|Q [14]))))

	.dataa(\my_slc|d0|IRregister|Q [12]),
	.datab(\my_slc|d0|IRregister|Q [14]),
	.datac(\my_slc|d0|IRregister|Q [15]),
	.datad(\my_slc|d0|IRregister|Q [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr3~0 .lut_mask = 16'h9806;
defparam \my_slc|hex_driver3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N20
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr2~0_combout  = (\my_slc|d0|IRregister|Q [13] & (\my_slc|d0|IRregister|Q [12] & ((!\my_slc|d0|IRregister|Q [15])))) # (!\my_slc|d0|IRregister|Q [13] & ((\my_slc|d0|IRregister|Q [14] & ((!\my_slc|d0|IRregister|Q [15]))) # 
// (!\my_slc|d0|IRregister|Q [14] & (\my_slc|d0|IRregister|Q [12]))))

	.dataa(\my_slc|d0|IRregister|Q [12]),
	.datab(\my_slc|d0|IRregister|Q [14]),
	.datac(\my_slc|d0|IRregister|Q [15]),
	.datad(\my_slc|d0|IRregister|Q [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr2~0 .lut_mask = 16'h0A2E;
defparam \my_slc|hex_driver3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N10
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr1~0_combout  = (\my_slc|d0|IRregister|Q [12] & (\my_slc|d0|IRregister|Q [15] $ (((\my_slc|d0|IRregister|Q [13]) # (!\my_slc|d0|IRregister|Q [14]))))) # (!\my_slc|d0|IRregister|Q [12] & (!\my_slc|d0|IRregister|Q [14] & 
// (!\my_slc|d0|IRregister|Q [15] & \my_slc|d0|IRregister|Q [13])))

	.dataa(\my_slc|d0|IRregister|Q [12]),
	.datab(\my_slc|d0|IRregister|Q [14]),
	.datac(\my_slc|d0|IRregister|Q [15]),
	.datad(\my_slc|d0|IRregister|Q [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr1~0 .lut_mask = 16'h0B82;
defparam \my_slc|hex_driver3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N12
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr0~0_combout  = (\my_slc|d0|IRregister|Q [12] & ((\my_slc|d0|IRregister|Q [15]) # (\my_slc|d0|IRregister|Q [14] $ (\my_slc|d0|IRregister|Q [13])))) # (!\my_slc|d0|IRregister|Q [12] & ((\my_slc|d0|IRregister|Q [13]) # 
// (\my_slc|d0|IRregister|Q [14] $ (\my_slc|d0|IRregister|Q [15]))))

	.dataa(\my_slc|d0|IRregister|Q [12]),
	.datab(\my_slc|d0|IRregister|Q [14]),
	.datac(\my_slc|d0|IRregister|Q [15]),
	.datad(\my_slc|d0|IRregister|Q [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr0~0 .lut_mask = 16'hF7BC;
defparam \my_slc|hex_driver3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y72_N0
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr6~0_combout  = (\my_slc|d0|PCregister|Q [2] & (!\my_slc|d0|PCregister|Q [1] & (\my_slc|d0|PCregister|Q [0] $ (!\my_slc|d0|PCregister|Q [3])))) # (!\my_slc|d0|PCregister|Q [2] & (\my_slc|d0|PCregister|Q [0] & 
// (\my_slc|d0|PCregister|Q [1] $ (!\my_slc|d0|PCregister|Q [3]))))

	.dataa(\my_slc|d0|PCregister|Q [2]),
	.datab(\my_slc|d0|PCregister|Q [1]),
	.datac(\my_slc|d0|PCregister|Q [0]),
	.datad(\my_slc|d0|PCregister|Q [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr6~0 .lut_mask = 16'h6012;
defparam \my_slc|hex_driver4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y72_N10
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr5~0_combout  = (\my_slc|d0|PCregister|Q [1] & ((\my_slc|d0|PCregister|Q [0] & ((\my_slc|d0|PCregister|Q [3]))) # (!\my_slc|d0|PCregister|Q [0] & (\my_slc|d0|PCregister|Q [2])))) # (!\my_slc|d0|PCregister|Q [1] & 
// (\my_slc|d0|PCregister|Q [2] & (\my_slc|d0|PCregister|Q [0] $ (\my_slc|d0|PCregister|Q [3]))))

	.dataa(\my_slc|d0|PCregister|Q [2]),
	.datab(\my_slc|d0|PCregister|Q [1]),
	.datac(\my_slc|d0|PCregister|Q [0]),
	.datad(\my_slc|d0|PCregister|Q [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr5~0 .lut_mask = 16'hCA28;
defparam \my_slc|hex_driver4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y72_N24
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr4~0_combout  = (\my_slc|d0|PCregister|Q [2] & (\my_slc|d0|PCregister|Q [3] & ((\my_slc|d0|PCregister|Q [1]) # (!\my_slc|d0|PCregister|Q [0])))) # (!\my_slc|d0|PCregister|Q [2] & (\my_slc|d0|PCregister|Q [1] & 
// (!\my_slc|d0|PCregister|Q [0] & !\my_slc|d0|PCregister|Q [3])))

	.dataa(\my_slc|d0|PCregister|Q [2]),
	.datab(\my_slc|d0|PCregister|Q [1]),
	.datac(\my_slc|d0|PCregister|Q [0]),
	.datad(\my_slc|d0|PCregister|Q [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr4~0 .lut_mask = 16'h8A04;
defparam \my_slc|hex_driver4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y72_N6
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr3~0_combout  = (\my_slc|d0|PCregister|Q [1] & ((\my_slc|d0|PCregister|Q [2] & (\my_slc|d0|PCregister|Q [0])) # (!\my_slc|d0|PCregister|Q [2] & (!\my_slc|d0|PCregister|Q [0] & \my_slc|d0|PCregister|Q [3])))) # 
// (!\my_slc|d0|PCregister|Q [1] & (!\my_slc|d0|PCregister|Q [3] & (\my_slc|d0|PCregister|Q [2] $ (\my_slc|d0|PCregister|Q [0]))))

	.dataa(\my_slc|d0|PCregister|Q [2]),
	.datab(\my_slc|d0|PCregister|Q [1]),
	.datac(\my_slc|d0|PCregister|Q [0]),
	.datad(\my_slc|d0|PCregister|Q [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr3~0 .lut_mask = 16'h8492;
defparam \my_slc|hex_driver4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y72_N28
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr2~0_combout  = (\my_slc|d0|PCregister|Q [1] & (((\my_slc|d0|PCregister|Q [0] & !\my_slc|d0|PCregister|Q [3])))) # (!\my_slc|d0|PCregister|Q [1] & ((\my_slc|d0|PCregister|Q [2] & ((!\my_slc|d0|PCregister|Q [3]))) # 
// (!\my_slc|d0|PCregister|Q [2] & (\my_slc|d0|PCregister|Q [0]))))

	.dataa(\my_slc|d0|PCregister|Q [2]),
	.datab(\my_slc|d0|PCregister|Q [1]),
	.datac(\my_slc|d0|PCregister|Q [0]),
	.datad(\my_slc|d0|PCregister|Q [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr2~0 .lut_mask = 16'h10F2;
defparam \my_slc|hex_driver4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y72_N22
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr1~0_combout  = (\my_slc|d0|PCregister|Q [2] & (\my_slc|d0|PCregister|Q [0] & (\my_slc|d0|PCregister|Q [1] $ (\my_slc|d0|PCregister|Q [3])))) # (!\my_slc|d0|PCregister|Q [2] & (!\my_slc|d0|PCregister|Q [3] & 
// ((\my_slc|d0|PCregister|Q [1]) # (\my_slc|d0|PCregister|Q [0]))))

	.dataa(\my_slc|d0|PCregister|Q [2]),
	.datab(\my_slc|d0|PCregister|Q [1]),
	.datac(\my_slc|d0|PCregister|Q [0]),
	.datad(\my_slc|d0|PCregister|Q [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr1~0 .lut_mask = 16'h20D4;
defparam \my_slc|hex_driver4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y72_N12
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr0~0_combout  = (\my_slc|d0|PCregister|Q [0] & ((\my_slc|d0|PCregister|Q [3]) # (\my_slc|d0|PCregister|Q [2] $ (\my_slc|d0|PCregister|Q [1])))) # (!\my_slc|d0|PCregister|Q [0] & ((\my_slc|d0|PCregister|Q [1]) # 
// (\my_slc|d0|PCregister|Q [2] $ (\my_slc|d0|PCregister|Q [3]))))

	.dataa(\my_slc|d0|PCregister|Q [2]),
	.datab(\my_slc|d0|PCregister|Q [1]),
	.datac(\my_slc|d0|PCregister|Q [0]),
	.datad(\my_slc|d0|PCregister|Q [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr0~0 .lut_mask = 16'hFD6E;
defparam \my_slc|hex_driver4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N0
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr6~0_combout  = (\my_slc|d0|PCregister|Q [6] & (!\my_slc|d0|PCregister|Q [5] & (\my_slc|d0|PCregister|Q [4] $ (!\my_slc|d0|PCregister|Q [7])))) # (!\my_slc|d0|PCregister|Q [6] & (\my_slc|d0|PCregister|Q [4] & 
// (\my_slc|d0|PCregister|Q [5] $ (!\my_slc|d0|PCregister|Q [7]))))

	.dataa(\my_slc|d0|PCregister|Q [6]),
	.datab(\my_slc|d0|PCregister|Q [5]),
	.datac(\my_slc|d0|PCregister|Q [4]),
	.datad(\my_slc|d0|PCregister|Q [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr6~0 .lut_mask = 16'h6012;
defparam \my_slc|hex_driver5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N30
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr5~0_combout  = (\my_slc|d0|PCregister|Q [5] & ((\my_slc|d0|PCregister|Q [4] & ((\my_slc|d0|PCregister|Q [7]))) # (!\my_slc|d0|PCregister|Q [4] & (\my_slc|d0|PCregister|Q [6])))) # (!\my_slc|d0|PCregister|Q [5] & 
// (\my_slc|d0|PCregister|Q [6] & (\my_slc|d0|PCregister|Q [4] $ (\my_slc|d0|PCregister|Q [7]))))

	.dataa(\my_slc|d0|PCregister|Q [6]),
	.datab(\my_slc|d0|PCregister|Q [5]),
	.datac(\my_slc|d0|PCregister|Q [4]),
	.datad(\my_slc|d0|PCregister|Q [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr5~0 .lut_mask = 16'hCA28;
defparam \my_slc|hex_driver5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N12
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr4~0_combout  = (\my_slc|d0|PCregister|Q [6] & (\my_slc|d0|PCregister|Q [7] & ((\my_slc|d0|PCregister|Q [5]) # (!\my_slc|d0|PCregister|Q [4])))) # (!\my_slc|d0|PCregister|Q [6] & (\my_slc|d0|PCregister|Q [5] & 
// (!\my_slc|d0|PCregister|Q [4] & !\my_slc|d0|PCregister|Q [7])))

	.dataa(\my_slc|d0|PCregister|Q [6]),
	.datab(\my_slc|d0|PCregister|Q [5]),
	.datac(\my_slc|d0|PCregister|Q [4]),
	.datad(\my_slc|d0|PCregister|Q [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr4~0 .lut_mask = 16'h8A04;
defparam \my_slc|hex_driver5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N2
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr3~0_combout  = (\my_slc|d0|PCregister|Q [5] & ((\my_slc|d0|PCregister|Q [6] & (\my_slc|d0|PCregister|Q [4])) # (!\my_slc|d0|PCregister|Q [6] & (!\my_slc|d0|PCregister|Q [4] & \my_slc|d0|PCregister|Q [7])))) # 
// (!\my_slc|d0|PCregister|Q [5] & (!\my_slc|d0|PCregister|Q [7] & (\my_slc|d0|PCregister|Q [6] $ (\my_slc|d0|PCregister|Q [4]))))

	.dataa(\my_slc|d0|PCregister|Q [6]),
	.datab(\my_slc|d0|PCregister|Q [5]),
	.datac(\my_slc|d0|PCregister|Q [4]),
	.datad(\my_slc|d0|PCregister|Q [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr3~0 .lut_mask = 16'h8492;
defparam \my_slc|hex_driver5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N20
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr2~0_combout  = (\my_slc|d0|PCregister|Q [5] & (((\my_slc|d0|PCregister|Q [4] & !\my_slc|d0|PCregister|Q [7])))) # (!\my_slc|d0|PCregister|Q [5] & ((\my_slc|d0|PCregister|Q [6] & ((!\my_slc|d0|PCregister|Q [7]))) # 
// (!\my_slc|d0|PCregister|Q [6] & (\my_slc|d0|PCregister|Q [4]))))

	.dataa(\my_slc|d0|PCregister|Q [6]),
	.datab(\my_slc|d0|PCregister|Q [5]),
	.datac(\my_slc|d0|PCregister|Q [4]),
	.datad(\my_slc|d0|PCregister|Q [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr2~0 .lut_mask = 16'h10F2;
defparam \my_slc|hex_driver5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N6
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr1~0_combout  = (\my_slc|d0|PCregister|Q [6] & (\my_slc|d0|PCregister|Q [4] & (\my_slc|d0|PCregister|Q [5] $ (\my_slc|d0|PCregister|Q [7])))) # (!\my_slc|d0|PCregister|Q [6] & (!\my_slc|d0|PCregister|Q [7] & 
// ((\my_slc|d0|PCregister|Q [5]) # (\my_slc|d0|PCregister|Q [4]))))

	.dataa(\my_slc|d0|PCregister|Q [6]),
	.datab(\my_slc|d0|PCregister|Q [5]),
	.datac(\my_slc|d0|PCregister|Q [4]),
	.datad(\my_slc|d0|PCregister|Q [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr1~0 .lut_mask = 16'h20D4;
defparam \my_slc|hex_driver5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N4
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr0~0_combout  = (\my_slc|d0|PCregister|Q [4] & ((\my_slc|d0|PCregister|Q [7]) # (\my_slc|d0|PCregister|Q [6] $ (\my_slc|d0|PCregister|Q [5])))) # (!\my_slc|d0|PCregister|Q [4] & ((\my_slc|d0|PCregister|Q [5]) # 
// (\my_slc|d0|PCregister|Q [6] $ (\my_slc|d0|PCregister|Q [7]))))

	.dataa(\my_slc|d0|PCregister|Q [6]),
	.datab(\my_slc|d0|PCregister|Q [5]),
	.datac(\my_slc|d0|PCregister|Q [4]),
	.datad(\my_slc|d0|PCregister|Q [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr0~0 .lut_mask = 16'hFD6E;
defparam \my_slc|hex_driver5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N16
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr6~0_combout  = (\my_slc|d0|PCregister|Q [11] & (\my_slc|d0|PCregister|Q [8] & (\my_slc|d0|PCregister|Q [10] $ (\my_slc|d0|PCregister|Q [9])))) # (!\my_slc|d0|PCregister|Q [11] & (!\my_slc|d0|PCregister|Q [9] & 
// (\my_slc|d0|PCregister|Q [10] $ (\my_slc|d0|PCregister|Q [8]))))

	.dataa(\my_slc|d0|PCregister|Q [11]),
	.datab(\my_slc|d0|PCregister|Q [10]),
	.datac(\my_slc|d0|PCregister|Q [8]),
	.datad(\my_slc|d0|PCregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr6~0 .lut_mask = 16'h2094;
defparam \my_slc|hex_driver6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N6
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr5~0_combout  = (\my_slc|d0|PCregister|Q [11] & ((\my_slc|d0|PCregister|Q [8] & ((\my_slc|d0|PCregister|Q [9]))) # (!\my_slc|d0|PCregister|Q [8] & (\my_slc|d0|PCregister|Q [10])))) # (!\my_slc|d0|PCregister|Q [11] & 
// (\my_slc|d0|PCregister|Q [10] & (\my_slc|d0|PCregister|Q [8] $ (\my_slc|d0|PCregister|Q [9]))))

	.dataa(\my_slc|d0|PCregister|Q [11]),
	.datab(\my_slc|d0|PCregister|Q [10]),
	.datac(\my_slc|d0|PCregister|Q [8]),
	.datad(\my_slc|d0|PCregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr5~0 .lut_mask = 16'hAC48;
defparam \my_slc|hex_driver6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N20
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr4~0_combout  = (\my_slc|d0|PCregister|Q [11] & (\my_slc|d0|PCregister|Q [10] & ((\my_slc|d0|PCregister|Q [9]) # (!\my_slc|d0|PCregister|Q [8])))) # (!\my_slc|d0|PCregister|Q [11] & (!\my_slc|d0|PCregister|Q [10] & 
// (!\my_slc|d0|PCregister|Q [8] & \my_slc|d0|PCregister|Q [9])))

	.dataa(\my_slc|d0|PCregister|Q [11]),
	.datab(\my_slc|d0|PCregister|Q [10]),
	.datac(\my_slc|d0|PCregister|Q [8]),
	.datad(\my_slc|d0|PCregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr4~0 .lut_mask = 16'h8908;
defparam \my_slc|hex_driver6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N2
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr3~0_combout  = (\my_slc|d0|PCregister|Q [9] & ((\my_slc|d0|PCregister|Q [10] & ((\my_slc|d0|PCregister|Q [8]))) # (!\my_slc|d0|PCregister|Q [10] & (\my_slc|d0|PCregister|Q [11] & !\my_slc|d0|PCregister|Q [8])))) # 
// (!\my_slc|d0|PCregister|Q [9] & (!\my_slc|d0|PCregister|Q [11] & (\my_slc|d0|PCregister|Q [10] $ (\my_slc|d0|PCregister|Q [8]))))

	.dataa(\my_slc|d0|PCregister|Q [11]),
	.datab(\my_slc|d0|PCregister|Q [10]),
	.datac(\my_slc|d0|PCregister|Q [8]),
	.datad(\my_slc|d0|PCregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr3~0 .lut_mask = 16'hC214;
defparam \my_slc|hex_driver6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N12
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr2~0_combout  = (\my_slc|d0|PCregister|Q [9] & (!\my_slc|d0|PCregister|Q [11] & ((\my_slc|d0|PCregister|Q [8])))) # (!\my_slc|d0|PCregister|Q [9] & ((\my_slc|d0|PCregister|Q [10] & (!\my_slc|d0|PCregister|Q [11])) # 
// (!\my_slc|d0|PCregister|Q [10] & ((\my_slc|d0|PCregister|Q [8])))))

	.dataa(\my_slc|d0|PCregister|Q [11]),
	.datab(\my_slc|d0|PCregister|Q [10]),
	.datac(\my_slc|d0|PCregister|Q [8]),
	.datad(\my_slc|d0|PCregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr2~0 .lut_mask = 16'h5074;
defparam \my_slc|hex_driver6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N30
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr1~0_combout  = (\my_slc|d0|PCregister|Q [10] & (\my_slc|d0|PCregister|Q [8] & (\my_slc|d0|PCregister|Q [11] $ (\my_slc|d0|PCregister|Q [9])))) # (!\my_slc|d0|PCregister|Q [10] & (!\my_slc|d0|PCregister|Q [11] & 
// ((\my_slc|d0|PCregister|Q [8]) # (\my_slc|d0|PCregister|Q [9]))))

	.dataa(\my_slc|d0|PCregister|Q [11]),
	.datab(\my_slc|d0|PCregister|Q [10]),
	.datac(\my_slc|d0|PCregister|Q [8]),
	.datad(\my_slc|d0|PCregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr1~0 .lut_mask = 16'h5190;
defparam \my_slc|hex_driver6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N4
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr0~0_combout  = (\my_slc|d0|PCregister|Q [8] & ((\my_slc|d0|PCregister|Q [11]) # (\my_slc|d0|PCregister|Q [10] $ (\my_slc|d0|PCregister|Q [9])))) # (!\my_slc|d0|PCregister|Q [8] & ((\my_slc|d0|PCregister|Q [9]) # 
// (\my_slc|d0|PCregister|Q [11] $ (\my_slc|d0|PCregister|Q [10]))))

	.dataa(\my_slc|d0|PCregister|Q [11]),
	.datab(\my_slc|d0|PCregister|Q [10]),
	.datac(\my_slc|d0|PCregister|Q [8]),
	.datad(\my_slc|d0|PCregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \my_slc|hex_driver6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N0
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr6~0_combout  = (\my_slc|d0|PCregister|Q [15] & (\my_slc|d0|PCregister|Q [12] & (\my_slc|d0|PCregister|Q [13] $ (\my_slc|d0|PCregister|Q [14])))) # (!\my_slc|d0|PCregister|Q [15] & (!\my_slc|d0|PCregister|Q [13] & 
// (\my_slc|d0|PCregister|Q [12] $ (\my_slc|d0|PCregister|Q [14]))))

	.dataa(\my_slc|d0|PCregister|Q [13]),
	.datab(\my_slc|d0|PCregister|Q [15]),
	.datac(\my_slc|d0|PCregister|Q [12]),
	.datad(\my_slc|d0|PCregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr6~0 .lut_mask = 16'h4190;
defparam \my_slc|hex_driver7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N30
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr5~0_combout  = (\my_slc|d0|PCregister|Q [13] & ((\my_slc|d0|PCregister|Q [12] & (\my_slc|d0|PCregister|Q [15])) # (!\my_slc|d0|PCregister|Q [12] & ((\my_slc|d0|PCregister|Q [14]))))) # (!\my_slc|d0|PCregister|Q [13] & 
// (\my_slc|d0|PCregister|Q [14] & (\my_slc|d0|PCregister|Q [15] $ (\my_slc|d0|PCregister|Q [12]))))

	.dataa(\my_slc|d0|PCregister|Q [13]),
	.datab(\my_slc|d0|PCregister|Q [15]),
	.datac(\my_slc|d0|PCregister|Q [12]),
	.datad(\my_slc|d0|PCregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr5~0 .lut_mask = 16'h9E80;
defparam \my_slc|hex_driver7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N20
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr4~0_combout  = (\my_slc|d0|PCregister|Q [15] & (\my_slc|d0|PCregister|Q [14] & ((\my_slc|d0|PCregister|Q [13]) # (!\my_slc|d0|PCregister|Q [12])))) # (!\my_slc|d0|PCregister|Q [15] & (\my_slc|d0|PCregister|Q [13] & 
// (!\my_slc|d0|PCregister|Q [12] & !\my_slc|d0|PCregister|Q [14])))

	.dataa(\my_slc|d0|PCregister|Q [13]),
	.datab(\my_slc|d0|PCregister|Q [15]),
	.datac(\my_slc|d0|PCregister|Q [12]),
	.datad(\my_slc|d0|PCregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr4~0 .lut_mask = 16'h8C02;
defparam \my_slc|hex_driver7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N26
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr3~0_combout  = (\my_slc|d0|PCregister|Q [13] & ((\my_slc|d0|PCregister|Q [12] & ((\my_slc|d0|PCregister|Q [14]))) # (!\my_slc|d0|PCregister|Q [12] & (\my_slc|d0|PCregister|Q [15] & !\my_slc|d0|PCregister|Q [14])))) # 
// (!\my_slc|d0|PCregister|Q [13] & (!\my_slc|d0|PCregister|Q [15] & (\my_slc|d0|PCregister|Q [12] $ (\my_slc|d0|PCregister|Q [14]))))

	.dataa(\my_slc|d0|PCregister|Q [13]),
	.datab(\my_slc|d0|PCregister|Q [15]),
	.datac(\my_slc|d0|PCregister|Q [12]),
	.datad(\my_slc|d0|PCregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr3~0 .lut_mask = 16'hA118;
defparam \my_slc|hex_driver7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N4
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr2~0_combout  = (\my_slc|d0|PCregister|Q [13] & (!\my_slc|d0|PCregister|Q [15] & (\my_slc|d0|PCregister|Q [12]))) # (!\my_slc|d0|PCregister|Q [13] & ((\my_slc|d0|PCregister|Q [14] & (!\my_slc|d0|PCregister|Q [15])) # 
// (!\my_slc|d0|PCregister|Q [14] & ((\my_slc|d0|PCregister|Q [12])))))

	.dataa(\my_slc|d0|PCregister|Q [13]),
	.datab(\my_slc|d0|PCregister|Q [15]),
	.datac(\my_slc|d0|PCregister|Q [12]),
	.datad(\my_slc|d0|PCregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr2~0 .lut_mask = 16'h3170;
defparam \my_slc|hex_driver7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N10
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr1~0_combout  = (\my_slc|d0|PCregister|Q [13] & (!\my_slc|d0|PCregister|Q [15] & ((\my_slc|d0|PCregister|Q [12]) # (!\my_slc|d0|PCregister|Q [14])))) # (!\my_slc|d0|PCregister|Q [13] & (\my_slc|d0|PCregister|Q [12] & 
// (\my_slc|d0|PCregister|Q [15] $ (!\my_slc|d0|PCregister|Q [14]))))

	.dataa(\my_slc|d0|PCregister|Q [13]),
	.datab(\my_slc|d0|PCregister|Q [15]),
	.datac(\my_slc|d0|PCregister|Q [12]),
	.datad(\my_slc|d0|PCregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr1~0 .lut_mask = 16'h6032;
defparam \my_slc|hex_driver7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y69_N12
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr0~0_combout  = (\my_slc|d0|PCregister|Q [12] & ((\my_slc|d0|PCregister|Q [15]) # (\my_slc|d0|PCregister|Q [13] $ (\my_slc|d0|PCregister|Q [14])))) # (!\my_slc|d0|PCregister|Q [12] & ((\my_slc|d0|PCregister|Q [13]) # 
// (\my_slc|d0|PCregister|Q [15] $ (\my_slc|d0|PCregister|Q [14]))))

	.dataa(\my_slc|d0|PCregister|Q [13]),
	.datab(\my_slc|d0|PCregister|Q [15]),
	.datac(\my_slc|d0|PCregister|Q [12]),
	.datad(\my_slc|d0|PCregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr0~0 .lut_mask = 16'hDBEE;
defparam \my_slc|hex_driver7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N24
cycloneive_lcell_comb \my_slc|state_controller|Mem_OE~0 (
// Equation(s):
// \my_slc|state_controller|Mem_OE~0_combout  = (\my_slc|state_controller|State.S_33_1~q ) # (\my_slc|state_controller|State.S_33_2~q )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_33_1~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_33_2~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Mem_OE~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Mem_OE~0 .lut_mask = 16'hFFCC;
defparam \my_slc|state_controller|Mem_OE~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign CE = \CE~output_o ;

assign UB = \UB~output_o ;

assign LB = \LB~output_o ;

assign OE = \OE~output_o ;

assign WE = \WE~output_o ;

assign ADDR[0] = \ADDR[0]~output_o ;

assign ADDR[1] = \ADDR[1]~output_o ;

assign ADDR[2] = \ADDR[2]~output_o ;

assign ADDR[3] = \ADDR[3]~output_o ;

assign ADDR[4] = \ADDR[4]~output_o ;

assign ADDR[5] = \ADDR[5]~output_o ;

assign ADDR[6] = \ADDR[6]~output_o ;

assign ADDR[7] = \ADDR[7]~output_o ;

assign ADDR[8] = \ADDR[8]~output_o ;

assign ADDR[9] = \ADDR[9]~output_o ;

assign ADDR[10] = \ADDR[10]~output_o ;

assign ADDR[11] = \ADDR[11]~output_o ;

assign ADDR[12] = \ADDR[12]~output_o ;

assign ADDR[13] = \ADDR[13]~output_o ;

assign ADDR[14] = \ADDR[14]~output_o ;

assign ADDR[15] = \ADDR[15]~output_o ;

assign ADDR[16] = \ADDR[16]~output_o ;

assign ADDR[17] = \ADDR[17]~output_o ;

assign ADDR[18] = \ADDR[18]~output_o ;

assign ADDR[19] = \ADDR[19]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign Data[8] = \Data[8]~output_o ;

assign Data[9] = \Data[9]~output_o ;

assign Data[10] = \Data[10]~output_o ;

assign Data[11] = \Data[11]~output_o ;

assign Data[12] = \Data[12]~output_o ;

assign Data[13] = \Data[13]~output_o ;

assign Data[14] = \Data[14]~output_o ;

assign Data[15] = \Data[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
