\hypertarget{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields}{}\section{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+:\+:\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields Struct Reference}
\label{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields}\index{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a8417d31ae0f3ac42e553ca9a6c866a12}{B0\+S\+E\+BE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_af004c47a6559461e570c703a8cd0d9f3}{B0\+I\+PE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a974bb05d390384264a6eeb417c9b13d9}{B0\+D\+PE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a51efecfd2b0cfab2ca68adbde6fe279c}{B0\+I\+CE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a73bde3972b3100ce42fc24a509714172}{B0\+D\+CE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a039c96970cf103064ec26bcf948f0c2a}{C\+RC}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a746a67b2401afdd1e1b384016ed3fc72}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 9
\item 
uint32\+\_\+t \hyperlink{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_af139473b0f0f869109406f8770b95dbf}{B0\+MW}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_aa49e1d1a0f37e271368be0a40de17d0e}{S\+\_\+\+B\+\_\+\+I\+NV}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a02ba06bc11cc58d7ce46e85f0183aa71}{C\+I\+N\+V\+\_\+\+W\+AY}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a1a252f92d95f217137b1cc64923f7811}{C\+L\+C\+K\+\_\+\+W\+AY}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a8ea991b190bc03f2c140bd5e340025d1}{B0\+R\+W\+SC}\+: 4
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}!B0\+D\+CE@{B0\+D\+CE}}
\index{B0\+D\+CE@{B0\+D\+CE}!\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{B0\+D\+CE}{B0DCE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields\+::\+B0\+D\+CE}\hypertarget{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a73bde3972b3100ce42fc24a509714172}{}\label{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a73bde3972b3100ce42fc24a509714172}
\mbox{[}4\mbox{]} Bank 0 Data Cache Enable \index{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}!B0\+D\+PE@{B0\+D\+PE}}
\index{B0\+D\+PE@{B0\+D\+PE}!\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{B0\+D\+PE}{B0DPE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields\+::\+B0\+D\+PE}\hypertarget{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a974bb05d390384264a6eeb417c9b13d9}{}\label{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a974bb05d390384264a6eeb417c9b13d9}
\mbox{[}2\mbox{]} Bank 0 Data Prefetch Enable \index{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}!B0\+I\+CE@{B0\+I\+CE}}
\index{B0\+I\+CE@{B0\+I\+CE}!\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{B0\+I\+CE}{B0ICE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields\+::\+B0\+I\+CE}\hypertarget{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a51efecfd2b0cfab2ca68adbde6fe279c}{}\label{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a51efecfd2b0cfab2ca68adbde6fe279c}
\mbox{[}3\mbox{]} Bank 0 Instruction Cache Enable \index{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}!B0\+I\+PE@{B0\+I\+PE}}
\index{B0\+I\+PE@{B0\+I\+PE}!\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{B0\+I\+PE}{B0IPE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields\+::\+B0\+I\+PE}\hypertarget{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_af004c47a6559461e570c703a8cd0d9f3}{}\label{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_af004c47a6559461e570c703a8cd0d9f3}
\mbox{[}1\mbox{]} Bank 0 Instruction Prefetch Enable \index{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}!B0\+MW@{B0\+MW}}
\index{B0\+MW@{B0\+MW}!\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{B0\+MW}{B0MW}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields\+::\+B0\+MW}\hypertarget{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_af139473b0f0f869109406f8770b95dbf}{}\label{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_af139473b0f0f869109406f8770b95dbf}
\mbox{[}18\+:17\mbox{]} Bank 0 Memory Width \index{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}!B0\+R\+W\+SC@{B0\+R\+W\+SC}}
\index{B0\+R\+W\+SC@{B0\+R\+W\+SC}!\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{B0\+R\+W\+SC}{B0RWSC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields\+::\+B0\+R\+W\+SC}\hypertarget{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a8ea991b190bc03f2c140bd5e340025d1}{}\label{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a8ea991b190bc03f2c140bd5e340025d1}
\mbox{[}31\+:28\mbox{]} Bank 0 Read Wait State Control \index{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}!B0\+S\+E\+BE@{B0\+S\+E\+BE}}
\index{B0\+S\+E\+BE@{B0\+S\+E\+BE}!\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{B0\+S\+E\+BE}{B0SEBE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields\+::\+B0\+S\+E\+BE}\hypertarget{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a8417d31ae0f3ac42e553ca9a6c866a12}{}\label{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a8417d31ae0f3ac42e553ca9a6c866a12}
\mbox{[}0\mbox{]} Bank 0 Single Entry Buffer Enable \index{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}!C\+I\+N\+V\+\_\+\+W\+AY@{C\+I\+N\+V\+\_\+\+W\+AY}}
\index{C\+I\+N\+V\+\_\+\+W\+AY@{C\+I\+N\+V\+\_\+\+W\+AY}!\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+I\+N\+V\+\_\+\+W\+AY}{CINV_WAY}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields\+::\+C\+I\+N\+V\+\_\+\+W\+AY}\hypertarget{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a02ba06bc11cc58d7ce46e85f0183aa71}{}\label{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a02ba06bc11cc58d7ce46e85f0183aa71}
\mbox{[}23\+:20\mbox{]} Cache Invalidate Way x \index{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}!C\+L\+C\+K\+\_\+\+W\+AY@{C\+L\+C\+K\+\_\+\+W\+AY}}
\index{C\+L\+C\+K\+\_\+\+W\+AY@{C\+L\+C\+K\+\_\+\+W\+AY}!\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+L\+C\+K\+\_\+\+W\+AY}{CLCK_WAY}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields\+::\+C\+L\+C\+K\+\_\+\+W\+AY}\hypertarget{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a1a252f92d95f217137b1cc64923f7811}{}\label{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a1a252f92d95f217137b1cc64923f7811}
\mbox{[}27\+:24\mbox{]} Cache Lock Way x \index{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}!C\+RC@{C\+RC}}
\index{C\+RC@{C\+RC}!\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+RC}{CRC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields\+::\+C\+RC}\hypertarget{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a039c96970cf103064ec26bcf948f0c2a}{}\label{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a039c96970cf103064ec26bcf948f0c2a}
\mbox{[}7\+:5\mbox{]} Cache Replacement Control \index{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a746a67b2401afdd1e1b384016ed3fc72}{}\label{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_a746a67b2401afdd1e1b384016ed3fc72}
\mbox{[}16\+:8\mbox{]} \index{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}!S\+\_\+\+B\+\_\+\+I\+NV@{S\+\_\+\+B\+\_\+\+I\+NV}}
\index{S\+\_\+\+B\+\_\+\+I\+NV@{S\+\_\+\+B\+\_\+\+I\+NV}!\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields@{\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+\_\+\+B\+\_\+\+I\+NV}{S_B_INV}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+::\+\_\+hw\+\_\+fmc\+\_\+pfb0cr\+\_\+bitfields\+::\+S\+\_\+\+B\+\_\+\+I\+NV}\hypertarget{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_aa49e1d1a0f37e271368be0a40de17d0e}{}\label{struct__hw__fmc__pfb0cr_1_1__hw__fmc__pfb0cr__bitfields_aa49e1d1a0f37e271368be0a40de17d0e}
\mbox{[}19\mbox{]} Invalidate Prefetch Speculation Buffer 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+fmc.\+h\end{DoxyCompactItemize}
