AArch64 RV+LB+addr+addr-[fr-ws]
"DpAddrdW Rfe DpAddrdR FrLeave WsBack Rfe"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf Ws
Orig=DpAddrdW Rfe DpAddrdR FrLeave WsBack Rfe
{
0:X1=x; 0:X4=y;
1:X1=y; 1:X4=x;
2:X1=x;
}
 P0                  | P1                  | P2          ;
 LDR W0,[X1]         | LDR W0,[X1]         | MOV W0,#1   ;
 EOR W2,W0,W0        | EOR W2,W0,W0        | STR W0,[X1] ;
 MOV W3,#1           | LDR W3,[X4,W2,SXTW] |             ;
 STR W3,[X4,W2,SXTW] | MOV W5,#2           |             ;
                     | STR W5,[X4]         |             ;
exists
(x=2 /\ 0:X0=2 /\ 1:X0=1 /\ 1:X3=0)
