
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bc_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401210 <.init>:
  401210:	stp	x29, x30, [sp, #-16]!
  401214:	mov	x29, sp
  401218:	bl	401600 <ferror@plt+0x60>
  40121c:	ldp	x29, x30, [sp], #16
  401220:	ret

Disassembly of section .plt:

0000000000401230 <memcpy@plt-0x20>:
  401230:	stp	x16, x30, [sp, #-16]!
  401234:	adrp	x16, 42b000 <ferror@plt+0x29a60>
  401238:	ldr	x17, [x16, #4088]
  40123c:	add	x16, x16, #0xff8
  401240:	br	x17
  401244:	nop
  401248:	nop
  40124c:	nop

0000000000401250 <memcpy@plt>:
  401250:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401254:	ldr	x17, [x16]
  401258:	add	x16, x16, #0x0
  40125c:	br	x17

0000000000401260 <memmove@plt>:
  401260:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401264:	ldr	x17, [x16, #8]
  401268:	add	x16, x16, #0x8
  40126c:	br	x17

0000000000401270 <strlen@plt>:
  401270:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401274:	ldr	x17, [x16, #16]
  401278:	add	x16, x16, #0x10
  40127c:	br	x17

0000000000401280 <fputs@plt>:
  401280:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401284:	ldr	x17, [x16, #24]
  401288:	add	x16, x16, #0x18
  40128c:	br	x17

0000000000401290 <exit@plt>:
  401290:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401294:	ldr	x17, [x16, #32]
  401298:	add	x16, x16, #0x20
  40129c:	br	x17

00000000004012a0 <ftell@plt>:
  4012a0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4012a4:	ldr	x17, [x16, #40]
  4012a8:	add	x16, x16, #0x28
  4012ac:	br	x17

00000000004012b0 <fputc@plt>:
  4012b0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4012b4:	ldr	x17, [x16, #48]
  4012b8:	add	x16, x16, #0x30
  4012bc:	br	x17

00000000004012c0 <snprintf@plt>:
  4012c0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4012c4:	ldr	x17, [x16, #56]
  4012c8:	add	x16, x16, #0x38
  4012cc:	br	x17

00000000004012d0 <tcgetattr@plt>:
  4012d0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4012d4:	ldr	x17, [x16, #64]
  4012d8:	add	x16, x16, #0x40
  4012dc:	br	x17

00000000004012e0 <fileno@plt>:
  4012e0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4012e4:	ldr	x17, [x16, #72]
  4012e8:	add	x16, x16, #0x48
  4012ec:	br	x17

00000000004012f0 <fclose@plt>:
  4012f0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4012f4:	ldr	x17, [x16, #80]
  4012f8:	add	x16, x16, #0x50
  4012fc:	br	x17

0000000000401300 <fopen@plt>:
  401300:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401304:	ldr	x17, [x16, #88]
  401308:	add	x16, x16, #0x58
  40130c:	br	x17

0000000000401310 <malloc@plt>:
  401310:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401314:	ldr	x17, [x16, #96]
  401318:	add	x16, x16, #0x60
  40131c:	br	x17

0000000000401320 <sigemptyset@plt>:
  401320:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401324:	ldr	x17, [x16, #104]
  401328:	add	x16, x16, #0x68
  40132c:	br	x17

0000000000401330 <strncmp@plt>:
  401330:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401334:	ldr	x17, [x16, #112]
  401338:	add	x16, x16, #0x70
  40133c:	br	x17

0000000000401340 <__libc_start_main@plt>:
  401340:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401344:	ldr	x17, [x16, #120]
  401348:	add	x16, x16, #0x78
  40134c:	br	x17

0000000000401350 <fgetc@plt>:
  401350:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401354:	ldr	x17, [x16, #128]
  401358:	add	x16, x16, #0x80
  40135c:	br	x17

0000000000401360 <memset@plt>:
  401360:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401364:	ldr	x17, [x16, #136]
  401368:	add	x16, x16, #0x88
  40136c:	br	x17

0000000000401370 <catclose@plt>:
  401370:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401374:	ldr	x17, [x16, #144]
  401378:	add	x16, x16, #0x90
  40137c:	br	x17

0000000000401380 <pselect@plt>:
  401380:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401384:	ldr	x17, [x16, #152]
  401388:	add	x16, x16, #0x98
  40138c:	br	x17

0000000000401390 <calloc@plt>:
  401390:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401394:	ldr	x17, [x16, #160]
  401398:	add	x16, x16, #0xa0
  40139c:	br	x17

00000000004013a0 <strcasecmp@plt>:
  4013a0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4013a4:	ldr	x17, [x16, #168]
  4013a8:	add	x16, x16, #0xa8
  4013ac:	br	x17

00000000004013b0 <realloc@plt>:
  4013b0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4013b4:	ldr	x17, [x16, #176]
  4013b8:	add	x16, x16, #0xb0
  4013bc:	br	x17

00000000004013c0 <strdup@plt>:
  4013c0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4013c4:	ldr	x17, [x16, #184]
  4013c8:	add	x16, x16, #0xb8
  4013cc:	br	x17

00000000004013d0 <sigaction@plt>:
  4013d0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4013d4:	ldr	x17, [x16, #192]
  4013d8:	add	x16, x16, #0xc0
  4013dc:	br	x17

00000000004013e0 <strrchr@plt>:
  4013e0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4013e4:	ldr	x17, [x16, #200]
  4013e8:	add	x16, x16, #0xc8
  4013ec:	br	x17

00000000004013f0 <__gmon_start__@plt>:
  4013f0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4013f4:	ldr	x17, [x16, #208]
  4013f8:	add	x16, x16, #0xd0
  4013fc:	br	x17

0000000000401400 <write@plt>:
  401400:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401404:	ldr	x17, [x16, #216]
  401408:	add	x16, x16, #0xd8
  40140c:	br	x17

0000000000401410 <fseek@plt>:
  401410:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401414:	ldr	x17, [x16, #224]
  401418:	add	x16, x16, #0xe0
  40141c:	br	x17

0000000000401420 <abort@plt>:
  401420:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401424:	ldr	x17, [x16, #232]
  401428:	add	x16, x16, #0xe8
  40142c:	br	x17

0000000000401430 <fread_unlocked@plt>:
  401430:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401434:	ldr	x17, [x16, #240]
  401438:	add	x16, x16, #0xf0
  40143c:	br	x17

0000000000401440 <getopt_long@plt>:
  401440:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401444:	ldr	x17, [x16, #248]
  401448:	add	x16, x16, #0xf8
  40144c:	br	x17

0000000000401450 <strcmp@plt>:
  401450:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401454:	ldr	x17, [x16, #256]
  401458:	add	x16, x16, #0x100
  40145c:	br	x17

0000000000401460 <__ctype_b_loc@plt>:
  401460:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401464:	ldr	x17, [x16, #264]
  401468:	add	x16, x16, #0x108
  40146c:	br	x17

0000000000401470 <strtol@plt>:
  401470:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401474:	ldr	x17, [x16, #272]
  401478:	add	x16, x16, #0x110
  40147c:	br	x17

0000000000401480 <free@plt>:
  401480:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401484:	ldr	x17, [x16, #280]
  401488:	add	x16, x16, #0x118
  40148c:	br	x17

0000000000401490 <catgets@plt>:
  401490:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401494:	ldr	x17, [x16, #288]
  401498:	add	x16, x16, #0x120
  40149c:	br	x17

00000000004014a0 <catopen@plt>:
  4014a0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4014a4:	ldr	x17, [x16, #296]
  4014a8:	add	x16, x16, #0x128
  4014ac:	br	x17

00000000004014b0 <strchr@plt>:
  4014b0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4014b4:	ldr	x17, [x16, #304]
  4014b8:	add	x16, x16, #0x130
  4014bc:	br	x17

00000000004014c0 <fwrite@plt>:
  4014c0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4014c4:	ldr	x17, [x16, #312]
  4014c8:	add	x16, x16, #0x138
  4014cc:	br	x17

00000000004014d0 <fflush@plt>:
  4014d0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4014d4:	ldr	x17, [x16, #320]
  4014d8:	add	x16, x16, #0x140
  4014dc:	br	x17

00000000004014e0 <read@plt>:
  4014e0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4014e4:	ldr	x17, [x16, #328]
  4014e8:	add	x16, x16, #0x148
  4014ec:	br	x17

00000000004014f0 <tcsetattr@plt>:
  4014f0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4014f4:	ldr	x17, [x16, #336]
  4014f8:	add	x16, x16, #0x150
  4014fc:	br	x17

0000000000401500 <isatty@plt>:
  401500:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401504:	ldr	x17, [x16, #344]
  401508:	add	x16, x16, #0x158
  40150c:	br	x17

0000000000401510 <__fxstat@plt>:
  401510:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401514:	ldr	x17, [x16, #352]
  401518:	add	x16, x16, #0x160
  40151c:	br	x17

0000000000401520 <__isoc99_sscanf@plt>:
  401520:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401524:	ldr	x17, [x16, #360]
  401528:	add	x16, x16, #0x168
  40152c:	br	x17

0000000000401530 <sigaddset@plt>:
  401530:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401534:	ldr	x17, [x16, #368]
  401538:	add	x16, x16, #0x170
  40153c:	br	x17

0000000000401540 <vfprintf@plt>:
  401540:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401544:	ldr	x17, [x16, #376]
  401548:	add	x16, x16, #0x178
  40154c:	br	x17

0000000000401550 <__errno_location@plt>:
  401550:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401554:	ldr	x17, [x16, #384]
  401558:	add	x16, x16, #0x180
  40155c:	br	x17

0000000000401560 <getenv@plt>:
  401560:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401564:	ldr	x17, [x16, #392]
  401568:	add	x16, x16, #0x188
  40156c:	br	x17

0000000000401570 <fprintf@plt>:
  401570:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401574:	ldr	x17, [x16, #400]
  401578:	add	x16, x16, #0x190
  40157c:	br	x17

0000000000401580 <ioctl@plt>:
  401580:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401584:	ldr	x17, [x16, #408]
  401588:	add	x16, x16, #0x198
  40158c:	br	x17

0000000000401590 <setlocale@plt>:
  401590:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  401594:	ldr	x17, [x16, #416]
  401598:	add	x16, x16, #0x1a0
  40159c:	br	x17

00000000004015a0 <ferror@plt>:
  4015a0:	adrp	x16, 42c000 <ferror@plt+0x2aa60>
  4015a4:	ldr	x17, [x16, #424]
  4015a8:	add	x16, x16, #0x1a8
  4015ac:	br	x17

Disassembly of section .text:

00000000004015b0 <.text>:
  4015b0:	mov	x29, #0x0                   	// #0
  4015b4:	mov	x30, #0x0                   	// #0
  4015b8:	mov	x5, x0
  4015bc:	ldr	x1, [sp]
  4015c0:	add	x2, sp, #0x8
  4015c4:	mov	x6, sp
  4015c8:	movz	x0, #0x0, lsl #48
  4015cc:	movk	x0, #0x0, lsl #32
  4015d0:	movk	x0, #0x40, lsl #16
  4015d4:	movk	x0, #0x4664
  4015d8:	movz	x3, #0x0, lsl #48
  4015dc:	movk	x3, #0x0, lsl #32
  4015e0:	movk	x3, #0x41, lsl #16
  4015e4:	movk	x3, #0x6148
  4015e8:	movz	x4, #0x0, lsl #48
  4015ec:	movk	x4, #0x0, lsl #32
  4015f0:	movk	x4, #0x41, lsl #16
  4015f4:	movk	x4, #0x61c8
  4015f8:	bl	401340 <__libc_start_main@plt>
  4015fc:	bl	401420 <abort@plt>
  401600:	adrp	x0, 42b000 <ferror@plt+0x29a60>
  401604:	ldr	x0, [x0, #4064]
  401608:	cbz	x0, 401610 <ferror@plt+0x70>
  40160c:	b	4013f0 <__gmon_start__@plt>
  401610:	ret
  401614:	nop
  401618:	adrp	x0, 42c000 <ferror@plt+0x2aa60>
  40161c:	add	x0, x0, #0x218
  401620:	adrp	x1, 42c000 <ferror@plt+0x2aa60>
  401624:	add	x1, x1, #0x218
  401628:	cmp	x1, x0
  40162c:	b.eq	401644 <ferror@plt+0xa4>  // b.none
  401630:	adrp	x1, 416000 <ferror@plt+0x14a60>
  401634:	ldr	x1, [x1, #488]
  401638:	cbz	x1, 401644 <ferror@plt+0xa4>
  40163c:	mov	x16, x1
  401640:	br	x16
  401644:	ret
  401648:	adrp	x0, 42c000 <ferror@plt+0x2aa60>
  40164c:	add	x0, x0, #0x218
  401650:	adrp	x1, 42c000 <ferror@plt+0x2aa60>
  401654:	add	x1, x1, #0x218
  401658:	sub	x1, x1, x0
  40165c:	lsr	x2, x1, #63
  401660:	add	x1, x2, x1, asr #3
  401664:	cmp	xzr, x1, asr #1
  401668:	asr	x1, x1, #1
  40166c:	b.eq	401684 <ferror@plt+0xe4>  // b.none
  401670:	adrp	x2, 416000 <ferror@plt+0x14a60>
  401674:	ldr	x2, [x2, #496]
  401678:	cbz	x2, 401684 <ferror@plt+0xe4>
  40167c:	mov	x16, x2
  401680:	br	x16
  401684:	ret
  401688:	stp	x29, x30, [sp, #-32]!
  40168c:	mov	x29, sp
  401690:	str	x19, [sp, #16]
  401694:	adrp	x19, 42c000 <ferror@plt+0x2aa60>
  401698:	ldrb	w0, [x19, #576]
  40169c:	cbnz	w0, 4016ac <ferror@plt+0x10c>
  4016a0:	bl	401618 <ferror@plt+0x78>
  4016a4:	mov	w0, #0x1                   	// #1
  4016a8:	strb	w0, [x19, #576]
  4016ac:	ldr	x19, [sp, #16]
  4016b0:	ldp	x29, x30, [sp], #32
  4016b4:	ret
  4016b8:	b	401648 <ferror@plt+0xa8>
  4016bc:	stp	x29, x30, [sp, #-32]!
  4016c0:	adrp	x8, 416000 <ferror@plt+0x14a60>
  4016c4:	ldr	q0, [x8, #512]
  4016c8:	str	x19, [sp, #16]
  4016cc:	mov	x19, x0
  4016d0:	stp	x1, x2, [x0, #24]
  4016d4:	stur	q0, [x0, #8]
  4016d8:	mov	w0, #0x20                  	// #32
  4016dc:	mov	x29, sp
  4016e0:	bl	402dec <ferror@plt+0x184c>
  4016e4:	bl	402e70 <ferror@plt+0x18d0>
  4016e8:	str	x0, [x19]
  4016ec:	ldr	x19, [sp, #16]
  4016f0:	ldp	x29, x30, [sp], #32
  4016f4:	ret
  4016f8:	stp	x29, x30, [sp, #-48]!
  4016fc:	ldr	x8, [x0, #16]
  401700:	str	x21, [sp, #16]
  401704:	stp	x20, x19, [sp, #32]
  401708:	mov	x29, sp
  40170c:	cmp	x8, x1
  401710:	b.cs	401740 <ferror@plt+0x1a0>  // b.hs, b.nlast
  401714:	mov	x20, x1
  401718:	ldr	x1, [x0, #24]
  40171c:	ldr	x21, [x0]
  401720:	mov	x19, x0
  401724:	mov	x0, x20
  401728:	bl	402dec <ferror@plt+0x184c>
  40172c:	mov	x1, x0
  401730:	mov	x0, x21
  401734:	bl	402e90 <ferror@plt+0x18f0>
  401738:	str	x0, [x19]
  40173c:	str	x20, [x19, #16]
  401740:	ldp	x20, x19, [sp, #32]
  401744:	ldr	x21, [sp, #16]
  401748:	ldp	x29, x30, [sp], #48
  40174c:	ret
  401750:	stp	x29, x30, [sp, #-64]!
  401754:	stp	x24, x23, [sp, #16]
  401758:	ldr	x23, [x0, #8]
  40175c:	stp	x22, x21, [sp, #32]
  401760:	ldr	x22, [x0, #32]
  401764:	stp	x20, x19, [sp, #48]
  401768:	mov	x19, x0
  40176c:	sub	x21, x23, x1
  401770:	mov	x29, sp
  401774:	cbz	x22, 4017b4 <ferror@plt+0x214>
  401778:	cmp	x23, x21
  40177c:	b.ls	4017b8 <ferror@plt+0x218>  // b.plast
  401780:	ldr	x8, [x19]
  401784:	ldr	x9, [x19, #24]
  401788:	sub	x10, x23, #0x1
  40178c:	madd	x20, x9, x10, x8
  401790:	neg	x24, x9
  401794:	sub	x23, x23, #0x1
  401798:	mov	x0, x20
  40179c:	str	x23, [x19, #8]
  4017a0:	blr	x22
  4017a4:	cmp	x23, x21
  4017a8:	add	x20, x20, x24
  4017ac:	b.hi	401794 <ferror@plt+0x1f4>  // b.pmore
  4017b0:	b	4017b8 <ferror@plt+0x218>
  4017b4:	str	x21, [x19, #8]
  4017b8:	ldp	x20, x19, [sp, #48]
  4017bc:	ldp	x22, x21, [sp, #32]
  4017c0:	ldp	x24, x23, [sp, #16]
  4017c4:	ldp	x29, x30, [sp], #64
  4017c8:	ret
  4017cc:	stp	x29, x30, [sp, #-80]!
  4017d0:	stp	x24, x23, [sp, #32]
  4017d4:	stp	x20, x19, [sp, #64]
  4017d8:	ldp	x20, x23, [x0, #8]
  4017dc:	stp	x26, x25, [sp, #16]
  4017e0:	stp	x22, x21, [sp, #48]
  4017e4:	mov	x19, x0
  4017e8:	add	x26, x20, x1
  4017ec:	mov	x22, x1
  4017f0:	cmp	x26, x23
  4017f4:	mov	x21, x2
  4017f8:	mov	x29, sp
  4017fc:	b.ls	40185c <ferror@plt+0x2bc>  // b.plast
  401800:	mov	x0, x20
  401804:	mov	x1, x22
  401808:	bl	402e40 <ferror@plt+0x18a0>
  40180c:	cmp	x23, x0
  401810:	b.cs	401830 <ferror@plt+0x290>  // b.hs, b.nlast
  401814:	mov	x24, x0
  401818:	mov	x0, x23
  40181c:	mov	x1, x23
  401820:	bl	402e40 <ferror@plt+0x18a0>
  401824:	mov	x23, x0
  401828:	cmp	x0, x24
  40182c:	b.cc	401818 <ferror@plt+0x278>  // b.lo, b.ul, b.last
  401830:	ldr	x24, [x19, #24]
  401834:	ldr	x25, [x19]
  401838:	mov	x0, x23
  40183c:	mov	x1, x24
  401840:	bl	402dec <ferror@plt+0x184c>
  401844:	mov	x1, x0
  401848:	mov	x0, x25
  40184c:	bl	402e90 <ferror@plt+0x18f0>
  401850:	str	x0, [x19]
  401854:	str	x23, [x19, #16]
  401858:	b	401864 <ferror@plt+0x2c4>
  40185c:	ldr	x0, [x19]
  401860:	ldr	x24, [x19, #24]
  401864:	madd	x0, x24, x20, x0
  401868:	mul	x2, x24, x22
  40186c:	mov	x1, x21
  401870:	bl	401250 <memcpy@plt>
  401874:	str	x26, [x19, #8]
  401878:	ldp	x20, x19, [sp, #64]
  40187c:	ldp	x22, x21, [sp, #48]
  401880:	ldp	x24, x23, [sp, #32]
  401884:	ldp	x26, x25, [sp, #16]
  401888:	ldp	x29, x30, [sp], #80
  40188c:	ret
  401890:	stp	x29, x30, [sp, #-80]!
  401894:	stp	x22, x21, [sp, #48]
  401898:	stp	x20, x19, [sp, #64]
  40189c:	ldp	x20, x22, [x0, #8]
  4018a0:	str	x25, [sp, #16]
  4018a4:	mov	x19, x0
  4018a8:	mov	x21, x1
  4018ac:	add	x25, x20, #0x1
  4018b0:	cmp	x25, x22
  4018b4:	stp	x24, x23, [sp, #32]
  4018b8:	mov	x29, sp
  4018bc:	b.ls	40191c <ferror@plt+0x37c>  // b.plast
  4018c0:	mov	w1, #0x1                   	// #1
  4018c4:	mov	x0, x20
  4018c8:	bl	402e40 <ferror@plt+0x18a0>
  4018cc:	cmp	x22, x0
  4018d0:	b.cs	4018f0 <ferror@plt+0x350>  // b.hs, b.nlast
  4018d4:	mov	x23, x0
  4018d8:	mov	x0, x22
  4018dc:	mov	x1, x22
  4018e0:	bl	402e40 <ferror@plt+0x18a0>
  4018e4:	mov	x22, x0
  4018e8:	cmp	x0, x23
  4018ec:	b.cc	4018d8 <ferror@plt+0x338>  // b.lo, b.ul, b.last
  4018f0:	ldr	x23, [x19, #24]
  4018f4:	ldr	x24, [x19]
  4018f8:	mov	x0, x22
  4018fc:	mov	x1, x23
  401900:	bl	402dec <ferror@plt+0x184c>
  401904:	mov	x1, x0
  401908:	mov	x0, x24
  40190c:	bl	402e90 <ferror@plt+0x18f0>
  401910:	str	x0, [x19]
  401914:	str	x22, [x19, #16]
  401918:	b	401924 <ferror@plt+0x384>
  40191c:	ldr	x0, [x19]
  401920:	ldr	x23, [x19, #24]
  401924:	madd	x0, x23, x20, x0
  401928:	mov	x1, x21
  40192c:	mov	x2, x23
  401930:	bl	401250 <memcpy@plt>
  401934:	str	x25, [x19, #8]
  401938:	ldp	x20, x19, [sp, #64]
  40193c:	ldp	x22, x21, [sp, #48]
  401940:	ldp	x24, x23, [sp, #32]
  401944:	ldr	x25, [sp, #16]
  401948:	ldp	x29, x30, [sp], #80
  40194c:	ret
  401950:	sub	sp, sp, #0x50
  401954:	stp	x22, x21, [sp, #48]
  401958:	stp	x20, x19, [sp, #64]
  40195c:	ldp	x20, x21, [x0, #8]
  401960:	stp	x24, x23, [sp, #32]
  401964:	stp	x29, x30, [sp, #16]
  401968:	add	x29, sp, #0x10
  40196c:	add	x24, x20, #0x1
  401970:	mov	x19, x0
  401974:	cmp	x24, x21
  401978:	sturb	w1, [x29, #-4]
  40197c:	b.ls	4019dc <ferror@plt+0x43c>  // b.plast
  401980:	mov	w1, #0x1                   	// #1
  401984:	mov	x0, x20
  401988:	bl	402e40 <ferror@plt+0x18a0>
  40198c:	cmp	x21, x0
  401990:	b.cs	4019b0 <ferror@plt+0x410>  // b.hs, b.nlast
  401994:	mov	x22, x0
  401998:	mov	x0, x21
  40199c:	mov	x1, x21
  4019a0:	bl	402e40 <ferror@plt+0x18a0>
  4019a4:	mov	x21, x0
  4019a8:	cmp	x0, x22
  4019ac:	b.cc	401998 <ferror@plt+0x3f8>  // b.lo, b.ul, b.last
  4019b0:	ldr	x22, [x19, #24]
  4019b4:	ldr	x23, [x19]
  4019b8:	mov	x0, x21
  4019bc:	mov	x1, x22
  4019c0:	bl	402dec <ferror@plt+0x184c>
  4019c4:	mov	x1, x0
  4019c8:	mov	x0, x23
  4019cc:	bl	402e90 <ferror@plt+0x18f0>
  4019d0:	str	x0, [x19]
  4019d4:	str	x21, [x19, #16]
  4019d8:	b	4019e4 <ferror@plt+0x444>
  4019dc:	ldr	x0, [x19]
  4019e0:	ldr	x22, [x19, #24]
  4019e4:	madd	x0, x22, x20, x0
  4019e8:	sub	x1, x29, #0x4
  4019ec:	mov	x2, x22
  4019f0:	bl	401250 <memcpy@plt>
  4019f4:	str	x24, [x19, #8]
  4019f8:	ldp	x20, x19, [sp, #64]
  4019fc:	ldp	x22, x21, [sp, #48]
  401a00:	ldp	x24, x23, [sp, #32]
  401a04:	ldp	x29, x30, [sp, #16]
  401a08:	add	sp, sp, #0x50
  401a0c:	ret
  401a10:	sub	sp, sp, #0x60
  401a14:	stp	x29, x30, [sp, #16]
  401a18:	stp	x20, x19, [sp, #80]
  401a1c:	add	x29, sp, #0x10
  401a20:	mov	x19, x0
  401a24:	mov	x20, xzr
  401a28:	stp	x26, x25, [sp, #32]
  401a2c:	stp	x24, x23, [sp, #48]
  401a30:	stp	x22, x21, [sp, #64]
  401a34:	sturb	wzr, [x29, #-4]
  401a38:	cbz	x1, 401a54 <ferror@plt+0x4b4>
  401a3c:	add	x8, sp, #0x4
  401a40:	strb	w1, [x8, x20]
  401a44:	lsr	x1, x1, #8
  401a48:	add	x20, x20, #0x1
  401a4c:	cbnz	x1, 401a40 <ferror@plt+0x4a0>
  401a50:	sturb	w20, [x29, #-4]
  401a54:	ldp	x25, x22, [x19, #8]
  401a58:	add	x21, x25, #0x1
  401a5c:	cmp	x21, x22
  401a60:	b.ls	401ac4 <ferror@plt+0x524>  // b.plast
  401a64:	mov	w1, #0x1                   	// #1
  401a68:	mov	x0, x25
  401a6c:	bl	402e40 <ferror@plt+0x18a0>
  401a70:	cmp	x22, x0
  401a74:	b.cs	401a94 <ferror@plt+0x4f4>  // b.hs, b.nlast
  401a78:	mov	x23, x0
  401a7c:	mov	x0, x22
  401a80:	mov	x1, x22
  401a84:	bl	402e40 <ferror@plt+0x18a0>
  401a88:	mov	x22, x0
  401a8c:	cmp	x0, x23
  401a90:	b.cc	401a7c <ferror@plt+0x4dc>  // b.lo, b.ul, b.last
  401a94:	ldr	x23, [x19, #24]
  401a98:	ldr	x24, [x19]
  401a9c:	mov	x0, x22
  401aa0:	mov	x1, x23
  401aa4:	bl	402dec <ferror@plt+0x184c>
  401aa8:	mov	x1, x0
  401aac:	mov	x0, x24
  401ab0:	bl	402e90 <ferror@plt+0x18f0>
  401ab4:	mov	x24, x0
  401ab8:	str	x0, [x19]
  401abc:	str	x22, [x19, #16]
  401ac0:	b	401acc <ferror@plt+0x52c>
  401ac4:	ldr	x24, [x19]
  401ac8:	ldr	x23, [x19, #24]
  401acc:	madd	x0, x23, x25, x24
  401ad0:	sub	x1, x29, #0x4
  401ad4:	mov	x2, x23
  401ad8:	bl	401250 <memcpy@plt>
  401adc:	add	x26, x21, x20
  401ae0:	cmp	x26, x22
  401ae4:	str	x21, [x19, #8]
  401ae8:	b.ls	401b40 <ferror@plt+0x5a0>  // b.plast
  401aec:	mov	x0, x21
  401af0:	mov	x1, x20
  401af4:	bl	402e40 <ferror@plt+0x18a0>
  401af8:	cmp	x22, x0
  401afc:	b.cs	401b1c <ferror@plt+0x57c>  // b.hs, b.nlast
  401b00:	mov	x25, x0
  401b04:	mov	x0, x22
  401b08:	mov	x1, x22
  401b0c:	bl	402e40 <ferror@plt+0x18a0>
  401b10:	mov	x22, x0
  401b14:	cmp	x0, x25
  401b18:	b.cc	401b04 <ferror@plt+0x564>  // b.lo, b.ul, b.last
  401b1c:	mov	x0, x22
  401b20:	mov	x1, x23
  401b24:	bl	402dec <ferror@plt+0x184c>
  401b28:	mov	x1, x0
  401b2c:	mov	x0, x24
  401b30:	bl	402e90 <ferror@plt+0x18f0>
  401b34:	mov	x24, x0
  401b38:	str	x0, [x19]
  401b3c:	str	x22, [x19, #16]
  401b40:	madd	x0, x23, x21, x24
  401b44:	mul	x2, x23, x20
  401b48:	add	x1, sp, #0x4
  401b4c:	bl	401250 <memcpy@plt>
  401b50:	str	x26, [x19, #8]
  401b54:	ldp	x20, x19, [sp, #80]
  401b58:	ldp	x22, x21, [sp, #64]
  401b5c:	ldp	x24, x23, [sp, #48]
  401b60:	ldp	x26, x25, [sp, #32]
  401b64:	ldp	x29, x30, [sp, #16]
  401b68:	add	sp, sp, #0x60
  401b6c:	ret
  401b70:	stp	x29, x30, [sp, #-80]!
  401b74:	stp	x24, x23, [sp, #32]
  401b78:	ldr	x23, [x0, #32]
  401b7c:	stp	x22, x21, [sp, #48]
  401b80:	stp	x20, x19, [sp, #64]
  401b84:	mov	x22, x2
  401b88:	mov	x19, x0
  401b8c:	mov	x20, x1
  401b90:	str	x25, [sp, #16]
  401b94:	mov	x29, sp
  401b98:	cbz	x23, 401bd8 <ferror@plt+0x638>
  401b9c:	ldr	x8, [x19, #8]
  401ba0:	cbz	x8, 401bdc <ferror@plt+0x63c>
  401ba4:	ldr	x9, [x19]
  401ba8:	ldr	x10, [x19, #24]
  401bac:	sub	x24, x8, #0x1
  401bb0:	madd	x21, x10, x24, x9
  401bb4:	neg	x25, x10
  401bb8:	mov	x0, x21
  401bbc:	str	x24, [x19, #8]
  401bc0:	blr	x23
  401bc4:	sub	x24, x24, #0x1
  401bc8:	cmn	x24, #0x1
  401bcc:	add	x21, x21, x25
  401bd0:	b.ne	401bb8 <ferror@plt+0x618>  // b.any
  401bd4:	b	401bdc <ferror@plt+0x63c>
  401bd8:	str	xzr, [x19, #8]
  401bdc:	mov	w1, #0x1                   	// #1
  401be0:	mov	x0, x20
  401be4:	bl	402e40 <ferror@plt+0x18a0>
  401be8:	ldr	x23, [x19, #16]
  401bec:	ldr	x21, [x19]
  401bf0:	cmp	x23, x0
  401bf4:	b.cs	401c20 <ferror@plt+0x680>  // b.hs, b.nlast
  401bf8:	ldr	x1, [x19, #24]
  401bfc:	mov	x24, x0
  401c00:	bl	402dec <ferror@plt+0x184c>
  401c04:	mov	x1, x0
  401c08:	mov	x0, x21
  401c0c:	bl	402e90 <ferror@plt+0x18f0>
  401c10:	mov	x21, x0
  401c14:	mov	x23, x24
  401c18:	str	x0, [x19]
  401c1c:	str	x24, [x19, #16]
  401c20:	mov	x0, x21
  401c24:	mov	x1, x22
  401c28:	mov	x2, x20
  401c2c:	bl	401250 <memcpy@plt>
  401c30:	add	x24, x20, #0x1
  401c34:	cmp	x24, x23
  401c38:	str	x20, [x19, #8]
  401c3c:	strb	wzr, [x29, #28]
  401c40:	b.ls	401ca0 <ferror@plt+0x700>  // b.plast
  401c44:	mov	w1, #0x1                   	// #1
  401c48:	mov	x0, x20
  401c4c:	bl	402e40 <ferror@plt+0x18a0>
  401c50:	cmp	x23, x0
  401c54:	b.cs	401c74 <ferror@plt+0x6d4>  // b.hs, b.nlast
  401c58:	mov	x22, x0
  401c5c:	mov	x0, x23
  401c60:	mov	x1, x23
  401c64:	bl	402e40 <ferror@plt+0x18a0>
  401c68:	mov	x23, x0
  401c6c:	cmp	x0, x22
  401c70:	b.cc	401c5c <ferror@plt+0x6bc>  // b.lo, b.ul, b.last
  401c74:	ldr	x22, [x19, #24]
  401c78:	mov	x0, x23
  401c7c:	mov	x1, x22
  401c80:	bl	402dec <ferror@plt+0x184c>
  401c84:	mov	x1, x0
  401c88:	mov	x0, x21
  401c8c:	bl	402e90 <ferror@plt+0x18f0>
  401c90:	mov	x21, x0
  401c94:	str	x0, [x19]
  401c98:	str	x23, [x19, #16]
  401c9c:	b	401ca4 <ferror@plt+0x704>
  401ca0:	ldr	x22, [x19, #24]
  401ca4:	madd	x0, x22, x20, x21
  401ca8:	add	x1, x29, #0x1c
  401cac:	mov	x2, x22
  401cb0:	bl	401250 <memcpy@plt>
  401cb4:	str	x24, [x19, #8]
  401cb8:	ldp	x20, x19, [sp, #64]
  401cbc:	ldp	x22, x21, [sp, #48]
  401cc0:	ldp	x24, x23, [sp, #32]
  401cc4:	ldr	x25, [sp, #16]
  401cc8:	ldp	x29, x30, [sp], #80
  401ccc:	ret
  401cd0:	stp	x29, x30, [sp, #-80]!
  401cd4:	ldr	x9, [x0, #8]
  401cd8:	stp	x20, x19, [sp, #64]
  401cdc:	mov	x19, x0
  401ce0:	mov	x20, x1
  401ce4:	stp	x26, x25, [sp, #16]
  401ce8:	stp	x24, x23, [sp, #32]
  401cec:	stp	x22, x21, [sp, #48]
  401cf0:	mov	x29, sp
  401cf4:	cbz	x9, 401d1c <ferror@plt+0x77c>
  401cf8:	ldr	x8, [x19, #32]
  401cfc:	sub	x21, x9, #0x1
  401d00:	cbz	x8, 401d24 <ferror@plt+0x784>
  401d04:	ldr	x9, [x19]
  401d08:	ldr	x10, [x19, #24]
  401d0c:	str	x21, [x19, #8]
  401d10:	madd	x0, x21, x10, x9
  401d14:	blr	x8
  401d18:	b	401d28 <ferror@plt+0x788>
  401d1c:	mov	x21, xzr
  401d20:	b	401d28 <ferror@plt+0x788>
  401d24:	str	x21, [x19, #8]
  401d28:	mov	x0, x20
  401d2c:	bl	401270 <strlen@plt>
  401d30:	ldr	x23, [x19, #16]
  401d34:	add	x22, x0, #0x1
  401d38:	add	x26, x21, x22
  401d3c:	cmp	x26, x23
  401d40:	b.ls	401da0 <ferror@plt+0x800>  // b.plast
  401d44:	mov	x0, x21
  401d48:	mov	x1, x22
  401d4c:	bl	402e40 <ferror@plt+0x18a0>
  401d50:	cmp	x23, x0
  401d54:	b.cs	401d74 <ferror@plt+0x7d4>  // b.hs, b.nlast
  401d58:	mov	x24, x0
  401d5c:	mov	x0, x23
  401d60:	mov	x1, x23
  401d64:	bl	402e40 <ferror@plt+0x18a0>
  401d68:	mov	x23, x0
  401d6c:	cmp	x0, x24
  401d70:	b.cc	401d5c <ferror@plt+0x7bc>  // b.lo, b.ul, b.last
  401d74:	ldr	x24, [x19, #24]
  401d78:	ldr	x25, [x19]
  401d7c:	mov	x0, x23
  401d80:	mov	x1, x24
  401d84:	bl	402dec <ferror@plt+0x184c>
  401d88:	mov	x1, x0
  401d8c:	mov	x0, x25
  401d90:	bl	402e90 <ferror@plt+0x18f0>
  401d94:	str	x0, [x19]
  401d98:	str	x23, [x19, #16]
  401d9c:	b	401da8 <ferror@plt+0x808>
  401da0:	ldr	x0, [x19]
  401da4:	ldr	x24, [x19, #24]
  401da8:	madd	x0, x24, x21, x0
  401dac:	mul	x2, x24, x22
  401db0:	mov	x1, x20
  401db4:	bl	401250 <memcpy@plt>
  401db8:	str	x26, [x19, #8]
  401dbc:	ldp	x20, x19, [sp, #64]
  401dc0:	ldp	x22, x21, [sp, #48]
  401dc4:	ldp	x24, x23, [sp, #32]
  401dc8:	ldp	x26, x25, [sp, #16]
  401dcc:	ldp	x29, x30, [sp], #80
  401dd0:	ret
  401dd4:	stp	x29, x30, [sp, #-64]!
  401dd8:	stp	x22, x21, [sp, #32]
  401ddc:	ldr	x21, [x0, #32]
  401de0:	stp	x20, x19, [sp, #48]
  401de4:	mov	x19, x0
  401de8:	str	x23, [sp, #16]
  401dec:	mov	x29, sp
  401df0:	cbz	x21, 401e30 <ferror@plt+0x890>
  401df4:	ldr	x8, [x19, #8]
  401df8:	cbz	x8, 401e34 <ferror@plt+0x894>
  401dfc:	ldr	x9, [x19]
  401e00:	ldr	x10, [x19, #24]
  401e04:	sub	x22, x8, #0x1
  401e08:	madd	x20, x10, x22, x9
  401e0c:	neg	x23, x10
  401e10:	mov	x0, x20
  401e14:	str	x22, [x19, #8]
  401e18:	blr	x21
  401e1c:	sub	x22, x22, #0x1
  401e20:	cmn	x22, #0x1
  401e24:	add	x20, x20, x23
  401e28:	b.ne	401e10 <ferror@plt+0x870>  // b.any
  401e2c:	b	401e34 <ferror@plt+0x894>
  401e30:	str	xzr, [x19, #8]
  401e34:	ldr	x20, [x19, #16]
  401e38:	strb	wzr, [x29, #28]
  401e3c:	cbz	x20, 401e4c <ferror@plt+0x8ac>
  401e40:	ldr	x0, [x19]
  401e44:	ldr	x21, [x19, #24]
  401e48:	b	401ea8 <ferror@plt+0x908>
  401e4c:	mov	w1, #0x1                   	// #1
  401e50:	mov	x0, xzr
  401e54:	bl	402e40 <ferror@plt+0x18a0>
  401e58:	cmp	x20, x0
  401e5c:	b.cs	401e80 <ferror@plt+0x8e0>  // b.hs, b.nlast
  401e60:	mov	x21, x0
  401e64:	mov	x20, xzr
  401e68:	mov	x0, x20
  401e6c:	mov	x1, x20
  401e70:	bl	402e40 <ferror@plt+0x18a0>
  401e74:	mov	x20, x0
  401e78:	cmp	x0, x21
  401e7c:	b.cc	401e68 <ferror@plt+0x8c8>  // b.lo, b.ul, b.last
  401e80:	ldr	x21, [x19, #24]
  401e84:	ldr	x22, [x19]
  401e88:	mov	x0, x20
  401e8c:	mov	x1, x21
  401e90:	bl	402dec <ferror@plt+0x184c>
  401e94:	mov	x1, x0
  401e98:	mov	x0, x22
  401e9c:	bl	402e90 <ferror@plt+0x18f0>
  401ea0:	str	x0, [x19]
  401ea4:	str	x20, [x19, #16]
  401ea8:	add	x1, x29, #0x1c
  401eac:	mov	x2, x21
  401eb0:	bl	401250 <memcpy@plt>
  401eb4:	mov	w8, #0x1                   	// #1
  401eb8:	str	x8, [x19, #8]
  401ebc:	ldp	x20, x19, [sp, #48]
  401ec0:	ldp	x22, x21, [sp, #32]
  401ec4:	ldr	x23, [sp, #16]
  401ec8:	ldp	x29, x30, [sp], #64
  401ecc:	ret
  401ed0:	stp	x29, x30, [sp, #-48]!
  401ed4:	stp	x22, x21, [sp, #16]
  401ed8:	stp	x20, x19, [sp, #32]
  401edc:	ldr	x9, [x0]
  401ee0:	ldp	x22, x8, [x0, #24]
  401ee4:	add	x10, x1, #0x1
  401ee8:	mov	x19, x0
  401eec:	mov	x29, sp
  401ef0:	madd	x21, x22, x1, x9
  401ef4:	madd	x20, x22, x10, x9
  401ef8:	cbz	x8, 401f04 <ferror@plt+0x964>
  401efc:	mov	x0, x21
  401f00:	blr	x8
  401f04:	ldr	x8, [x19, #8]
  401f08:	mov	x0, x21
  401f0c:	mov	x1, x20
  401f10:	sub	x8, x8, #0x1
  401f14:	str	x8, [x19, #8]
  401f18:	mul	x2, x8, x22
  401f1c:	ldp	x20, x19, [sp, #32]
  401f20:	ldp	x22, x21, [sp, #16]
  401f24:	ldp	x29, x30, [sp], #48
  401f28:	b	401260 <memmove@plt>
  401f2c:	ldr	x8, [x0]
  401f30:	ldr	x9, [x0, #24]
  401f34:	madd	x0, x9, x1, x8
  401f38:	ret
  401f3c:	stp	x29, x30, [sp, #-48]!
  401f40:	str	x21, [sp, #16]
  401f44:	stp	x20, x19, [sp, #32]
  401f48:	ldr	x9, [x0]
  401f4c:	ldp	x20, x8, [x0, #24]
  401f50:	mov	x19, x2
  401f54:	mov	x29, sp
  401f58:	madd	x21, x20, x1, x9
  401f5c:	cbz	x8, 401f68 <ferror@plt+0x9c8>
  401f60:	mov	x0, x21
  401f64:	blr	x8
  401f68:	mov	x0, x21
  401f6c:	mov	x1, x19
  401f70:	mov	x2, x20
  401f74:	ldp	x20, x19, [sp, #32]
  401f78:	ldr	x21, [sp, #16]
  401f7c:	ldp	x29, x30, [sp], #48
  401f80:	b	401250 <memcpy@plt>
  401f84:	ldp	x8, x9, [x0]
  401f88:	ldr	x10, [x0, #24]
  401f8c:	mvn	x11, x1
  401f90:	add	x9, x9, x11
  401f94:	madd	x0, x9, x10, x8
  401f98:	ret
  401f9c:	stp	x29, x30, [sp, #-64]!
  401fa0:	stp	x22, x21, [sp, #32]
  401fa4:	stp	x20, x19, [sp, #48]
  401fa8:	ldr	x21, [x0, #32]
  401fac:	mov	x19, x0
  401fb0:	str	x23, [sp, #16]
  401fb4:	mov	x29, sp
  401fb8:	cbz	x21, 401ff8 <ferror@plt+0xa58>
  401fbc:	ldr	x8, [x19, #8]
  401fc0:	cbz	x8, 401ffc <ferror@plt+0xa5c>
  401fc4:	ldr	x9, [x19]
  401fc8:	ldr	x10, [x19, #24]
  401fcc:	sub	x22, x8, #0x1
  401fd0:	madd	x20, x10, x22, x9
  401fd4:	neg	x23, x10
  401fd8:	mov	x0, x20
  401fdc:	str	x22, [x19, #8]
  401fe0:	blr	x21
  401fe4:	sub	x22, x22, #0x1
  401fe8:	cmn	x22, #0x1
  401fec:	add	x20, x20, x23
  401ff0:	b.ne	401fd8 <ferror@plt+0xa38>  // b.any
  401ff4:	b	401ffc <ferror@plt+0xa5c>
  401ff8:	str	xzr, [x19, #8]
  401ffc:	ldr	x0, [x19]
  402000:	ldp	x20, x19, [sp, #48]
  402004:	ldp	x22, x21, [sp, #32]
  402008:	ldr	x23, [sp, #16]
  40200c:	ldp	x29, x30, [sp], #64
  402010:	b	401480 <free@plt>
  402014:	stp	x29, x30, [sp, #-96]!
  402018:	stp	x22, x21, [sp, #64]
  40201c:	ldr	x21, [x0, #8]
  402020:	stp	x20, x19, [sp, #80]
  402024:	mov	x22, x2
  402028:	mov	x20, x0
  40202c:	mov	x19, x1
  402030:	str	x27, [sp, #16]
  402034:	stp	x26, x25, [sp, #32]
  402038:	stp	x24, x23, [sp, #48]
  40203c:	mov	x29, sp
  402040:	cbz	x21, 402084 <ferror@plt+0xae4>
  402044:	ldr	x23, [x20]
  402048:	ldr	x25, [x20, #24]
  40204c:	mov	x24, xzr
  402050:	mov	x26, x21
  402054:	add	x8, x26, x24
  402058:	lsr	x27, x8, #1
  40205c:	madd	x1, x27, x25, x23
  402060:	mov	x0, x19
  402064:	bl	4106f8 <ferror@plt+0xf158>
  402068:	cbz	w0, 40208c <ferror@plt+0xaec>
  40206c:	cmp	w0, #0x0
  402070:	csel	x26, x27, x26, lt  // lt = tstop
  402074:	csinc	x24, x24, x27, lt  // lt = tstop
  402078:	cmp	x24, x26
  40207c:	b.cc	402054 <ferror@plt+0xab4>  // b.lo, b.ul, b.last
  402080:	b	402090 <ferror@plt+0xaf0>
  402084:	str	xzr, [x22]
  402088:	b	40209c <ferror@plt+0xafc>
  40208c:	mov	x24, x27
  402090:	subs	x26, x21, x24
  402094:	str	x24, [x22]
  402098:	b.ne	402128 <ferror@plt+0xb88>  // b.any
  40209c:	ldr	x22, [x20, #16]
  4020a0:	add	x25, x21, #0x1
  4020a4:	cmp	x25, x22
  4020a8:	b.ls	402108 <ferror@plt+0xb68>  // b.plast
  4020ac:	mov	w1, #0x1                   	// #1
  4020b0:	mov	x0, x21
  4020b4:	bl	402e40 <ferror@plt+0x18a0>
  4020b8:	cmp	x22, x0
  4020bc:	b.cs	4020dc <ferror@plt+0xb3c>  // b.hs, b.nlast
  4020c0:	mov	x23, x0
  4020c4:	mov	x0, x22
  4020c8:	mov	x1, x22
  4020cc:	bl	402e40 <ferror@plt+0x18a0>
  4020d0:	mov	x22, x0
  4020d4:	cmp	x0, x23
  4020d8:	b.cc	4020c4 <ferror@plt+0xb24>  // b.lo, b.ul, b.last
  4020dc:	ldr	x23, [x20, #24]
  4020e0:	ldr	x24, [x20]
  4020e4:	mov	x0, x22
  4020e8:	mov	x1, x23
  4020ec:	bl	402dec <ferror@plt+0x184c>
  4020f0:	mov	x1, x0
  4020f4:	mov	x0, x24
  4020f8:	bl	402e90 <ferror@plt+0x18f0>
  4020fc:	str	x0, [x20]
  402100:	str	x22, [x20, #16]
  402104:	b	402110 <ferror@plt+0xb70>
  402108:	ldr	x0, [x20]
  40210c:	ldr	x23, [x20, #24]
  402110:	madd	x0, x23, x21, x0
  402114:	mov	x1, x19
  402118:	mov	x2, x23
  40211c:	bl	401250 <memcpy@plt>
  402120:	str	x25, [x20, #8]
  402124:	b	4021dc <ferror@plt+0xc3c>
  402128:	ldr	x22, [x20, #24]
  40212c:	ldr	x23, [x20]
  402130:	mov	x0, x19
  402134:	mul	x27, x22, x24
  402138:	add	x1, x23, x27
  40213c:	bl	4106f8 <ferror@plt+0xf158>
  402140:	cbz	w0, 4021e0 <ferror@plt+0xc40>
  402144:	ldr	x8, [x20, #16]
  402148:	cmp	x21, x8
  40214c:	b.ne	4021b0 <ferror@plt+0xc10>  // b.any
  402150:	mov	w1, #0x1                   	// #1
  402154:	mov	x0, x21
  402158:	bl	402e40 <ferror@plt+0x18a0>
  40215c:	cmp	x21, x0
  402160:	b.cs	402188 <ferror@plt+0xbe8>  // b.hs, b.nlast
  402164:	mov	x25, x0
  402168:	mov	x24, x21
  40216c:	mov	x0, x24
  402170:	mov	x1, x24
  402174:	bl	402e40 <ferror@plt+0x18a0>
  402178:	mov	x24, x0
  40217c:	cmp	x0, x25
  402180:	b.cc	40216c <ferror@plt+0xbcc>  // b.lo, b.ul, b.last
  402184:	b	40218c <ferror@plt+0xbec>
  402188:	mov	x24, x21
  40218c:	mov	x0, x24
  402190:	mov	x1, x22
  402194:	bl	402dec <ferror@plt+0x184c>
  402198:	mov	x1, x0
  40219c:	mov	x0, x23
  4021a0:	bl	402e90 <ferror@plt+0x18f0>
  4021a4:	mov	x23, x0
  4021a8:	str	x0, [x20]
  4021ac:	str	x24, [x20, #16]
  4021b0:	add	x23, x23, x27
  4021b4:	add	x8, x21, #0x1
  4021b8:	add	x0, x23, x22
  4021bc:	mul	x2, x22, x26
  4021c0:	mov	x1, x23
  4021c4:	str	x8, [x20, #8]
  4021c8:	bl	401260 <memmove@plt>
  4021cc:	mov	x0, x23
  4021d0:	mov	x1, x19
  4021d4:	mov	x2, x22
  4021d8:	bl	401260 <memmove@plt>
  4021dc:	mov	w0, #0x1                   	// #1
  4021e0:	ldp	x20, x19, [sp, #80]
  4021e4:	ldp	x22, x21, [sp, #64]
  4021e8:	ldp	x24, x23, [sp, #48]
  4021ec:	ldp	x26, x25, [sp, #32]
  4021f0:	ldr	x27, [sp, #16]
  4021f4:	ldp	x29, x30, [sp], #96
  4021f8:	ret
  4021fc:	stp	x29, x30, [sp, #-80]!
  402200:	stp	x22, x21, [sp, #48]
  402204:	ldr	x22, [x0, #8]
  402208:	stp	x20, x19, [sp, #64]
  40220c:	mov	x20, x0
  402210:	mov	x19, x1
  402214:	mov	x21, xzr
  402218:	stp	x26, x25, [sp, #16]
  40221c:	stp	x24, x23, [sp, #32]
  402220:	mov	x29, sp
  402224:	cbz	x22, 402260 <ferror@plt+0xcc0>
  402228:	ldr	x23, [x20]
  40222c:	ldr	x24, [x20, #24]
  402230:	mov	x25, x22
  402234:	add	x8, x25, x21
  402238:	lsr	x26, x8, #1
  40223c:	madd	x1, x26, x24, x23
  402240:	mov	x0, x19
  402244:	bl	4106f8 <ferror@plt+0xf158>
  402248:	cbz	w0, 402288 <ferror@plt+0xce8>
  40224c:	cmp	w0, #0x0
  402250:	csel	x25, x26, x25, lt  // lt = tstop
  402254:	csinc	x21, x21, x26, lt  // lt = tstop
  402258:	cmp	x21, x25
  40225c:	b.cc	402234 <ferror@plt+0xc94>  // b.lo, b.ul, b.last
  402260:	cmp	x21, x22
  402264:	b.cs	402294 <ferror@plt+0xcf4>  // b.hs, b.nlast
  402268:	ldr	x8, [x20]
  40226c:	ldr	x9, [x20, #24]
  402270:	mov	x0, x19
  402274:	madd	x1, x9, x21, x8
  402278:	bl	4106f8 <ferror@plt+0xf158>
  40227c:	cmp	w0, #0x0
  402280:	csinv	x0, x21, xzr, eq  // eq = none
  402284:	b	402298 <ferror@plt+0xcf8>
  402288:	mov	x21, x26
  40228c:	cmp	x21, x22
  402290:	b.cc	402268 <ferror@plt+0xcc8>  // b.lo, b.ul, b.last
  402294:	mov	x0, #0xffffffffffffffff    	// #-1
  402298:	ldp	x20, x19, [sp, #64]
  40229c:	ldp	x22, x21, [sp, #48]
  4022a0:	ldp	x24, x23, [sp, #32]
  4022a4:	ldp	x26, x25, [sp, #16]
  4022a8:	ldp	x29, x30, [sp], #80
  4022ac:	ret
  4022b0:	ldr	x9, [x0, #16]
  4022b4:	mov	x8, x0
  4022b8:	mov	w10, #0x1                   	// #1
  4022bc:	and	w2, w1, #0xff
  4022c0:	mov	w0, #0x15                  	// #21
  4022c4:	mov	x1, x9
  4022c8:	str	w10, [x8, #32]
  4022cc:	b	402bd4 <ferror@plt+0x1634>
  4022d0:	ldr	x8, [x0, #8]
  4022d4:	ldr	x9, [x0, #24]
  4022d8:	mov	w10, #0x23                  	// #35
  4022dc:	str	w10, [x0, #32]
  4022e0:	cmp	x8, x9
  4022e4:	b.cs	402308 <ferror@plt+0xd68>  // b.hs, b.nlast
  4022e8:	ldr	x10, [x0]
  4022ec:	ldrb	w11, [x10, x8]
  4022f0:	cmp	w11, #0xa
  4022f4:	b.eq	402308 <ferror@plt+0xd68>  // b.none
  4022f8:	add	x8, x8, #0x1
  4022fc:	cmp	x8, x9
  402300:	str	x8, [x0, #8]
  402304:	b.cc	4022ec <ferror@plt+0xd4c>  // b.lo, b.ul, b.last
  402308:	ret
  40230c:	ldp	x11, x10, [x0]
  402310:	mov	x8, x0
  402314:	mov	x9, xzr
  402318:	mov	w12, #0x23                  	// #35
  40231c:	add	x10, x10, #0x1
  402320:	str	x10, [x0, #8]
  402324:	str	w12, [x0, #32]
  402328:	ldrb	w12, [x11, x10]
  40232c:	cmp	w12, #0x2a
  402330:	b.ne	402350 <ferror@plt+0xdb0>  // b.any
  402334:	add	x12, x11, x10
  402338:	ldrb	w12, [x12, #1]
  40233c:	cbz	w12, 402364 <ferror@plt+0xdc4>
  402340:	cmp	w12, #0x2f
  402344:	add	x10, x10, #0x1
  402348:	b.ne	402328 <ferror@plt+0xd88>  // b.any
  40234c:	b	402374 <ferror@plt+0xdd4>
  402350:	cbz	w12, 402364 <ferror@plt+0xdc4>
  402354:	cmp	w12, #0xa
  402358:	cinc	x9, x9, eq  // eq = none
  40235c:	add	x10, x10, #0x1
  402360:	b	402328 <ferror@plt+0xd88>
  402364:	ldr	x1, [x8, #16]
  402368:	mov	w0, #0x17                  	// #23
  40236c:	str	x10, [x8, #8]
  402370:	b	402bd4 <ferror@plt+0x1634>
  402374:	mov	w11, #0x2                   	// #2
  402378:	ldr	x12, [x8, #16]
  40237c:	csinc	w11, w11, wzr, eq  // eq = none
  402380:	and	x11, x11, #0x1
  402384:	add	x10, x11, x10
  402388:	add	x10, x10, #0x1
  40238c:	add	x9, x12, x9
  402390:	mov	w0, wzr
  402394:	stp	x10, x9, [x8, #8]
  402398:	ret
  40239c:	stp	x29, x30, [sp, #-48]!
  4023a0:	stp	x22, x21, [sp, #16]
  4023a4:	stp	x20, x19, [sp, #32]
  4023a8:	ldp	x20, x22, [x0]
  4023ac:	mov	w8, #0x23                  	// #35
  4023b0:	str	w8, [x0, #32]
  4023b4:	mov	x29, sp
  4023b8:	ldrb	w21, [x20, x22]
  4023bc:	cmp	w21, #0xa
  4023c0:	b.eq	4023f4 <ferror@plt+0xe54>  // b.none
  4023c4:	mov	x19, x0
  4023c8:	bl	401460 <__ctype_b_loc@plt>
  4023cc:	ldr	x8, [x0]
  4023d0:	add	x9, x22, #0x1
  4023d4:	and	x10, x21, #0xff
  4023d8:	ldrh	w10, [x8, x10, lsl #1]
  4023dc:	tbz	w10, #13, 4023f4 <ferror@plt+0xe54>
  4023e0:	str	x9, [x19, #8]
  4023e4:	ldrb	w21, [x20, x9]
  4023e8:	add	x9, x9, #0x1
  4023ec:	cmp	w21, #0xa
  4023f0:	b.ne	4023d4 <ferror@plt+0xe34>  // b.any
  4023f4:	ldp	x20, x19, [sp, #32]
  4023f8:	ldp	x22, x21, [sp, #16]
  4023fc:	ldp	x29, x30, [sp], #48
  402400:	ret
  402404:	stp	x29, x30, [sp, #-48]!
  402408:	and	w8, w1, #0xff
  40240c:	stp	x20, x19, [sp, #32]
  402410:	cmp	w8, #0xa
  402414:	mov	x19, x0
  402418:	stp	x22, x21, [sp, #16]
  40241c:	mov	x29, sp
  402420:	b.eq	402430 <ferror@plt+0xe90>  // b.none
  402424:	cbnz	w8, 40243c <ferror@plt+0xe9c>
  402428:	str	wzr, [x19, #32]
  40242c:	b	402480 <ferror@plt+0xee0>
  402430:	mov	w8, #0x22                  	// #34
  402434:	str	w8, [x19, #32]
  402438:	b	402480 <ferror@plt+0xee0>
  40243c:	ldp	x20, x22, [x19]
  402440:	mov	w8, #0x23                  	// #35
  402444:	str	w8, [x19, #32]
  402448:	ldrb	w21, [x20, x22]
  40244c:	cmp	w21, #0xa
  402450:	b.eq	402480 <ferror@plt+0xee0>  // b.none
  402454:	bl	401460 <__ctype_b_loc@plt>
  402458:	ldr	x8, [x0]
  40245c:	add	x9, x22, #0x1
  402460:	and	x10, x21, #0xff
  402464:	ldrh	w10, [x8, x10, lsl #1]
  402468:	tbz	w10, #13, 402480 <ferror@plt+0xee0>
  40246c:	str	x9, [x19, #8]
  402470:	ldrb	w21, [x20, x9]
  402474:	add	x9, x9, #0x1
  402478:	cmp	w21, #0xa
  40247c:	b.ne	402460 <ferror@plt+0xec0>  // b.any
  402480:	ldp	x20, x19, [sp, #32]
  402484:	ldp	x22, x21, [sp, #16]
  402488:	ldp	x29, x30, [sp], #48
  40248c:	ret
  402490:	sub	sp, sp, #0x40
  402494:	stp	x29, x30, [sp, #16]
  402498:	add	x29, sp, #0x10
  40249c:	stp	x22, x21, [sp, #32]
  4024a0:	stp	x20, x19, [sp, #48]
  4024a4:	sturb	w1, [x29, #-4]
  4024a8:	ldr	x1, [x0, #48]
  4024ac:	mov	w8, #0x2e                  	// #46
  4024b0:	add	x20, x0, #0x28
  4024b4:	mov	x19, x0
  4024b8:	str	w8, [x0, #32]
  4024bc:	mov	x0, x20
  4024c0:	bl	401750 <ferror@plt+0x1b0>
  4024c4:	sub	x1, x29, #0x4
  4024c8:	mov	x0, x20
  4024cc:	bl	401890 <ferror@plt+0x2f0>
  4024d0:	ldurb	w1, [x29, #-4]
  4024d4:	mov	x0, x19
  4024d8:	mov	w2, wzr
  4024dc:	bl	402614 <ferror@plt+0x1074>
  4024e0:	ldp	x9, x8, [x19]
  4024e4:	add	x8, x8, x0
  4024e8:	str	x8, [x19, #8]
  4024ec:	ldrb	w8, [x9, x8]
  4024f0:	cmp	w8, #0x65
  4024f4:	strb	w8, [sp, #8]
  4024f8:	b.ne	4025f0 <ferror@plt+0x1050>  // b.any
  4024fc:	adrp	x22, 42c000 <ferror@plt+0x2aa60>
  402500:	ldr	x8, [x22, #584]
  402504:	ldrb	w8, [x8, #1138]
  402508:	tst	w8, #0x6
  40250c:	b.eq	402520 <ferror@plt+0xf80>  // b.none
  402510:	ldr	x1, [x19, #16]
  402514:	mov	w0, #0x2c                  	// #44
  402518:	bl	402bd4 <ferror@plt+0x1634>
  40251c:	cbnz	w0, 402600 <ferror@plt+0x1060>
  402520:	add	x1, sp, #0x8
  402524:	mov	x0, x20
  402528:	bl	401890 <ferror@plt+0x2f0>
  40252c:	ldp	x9, x8, [x19]
  402530:	add	x8, x8, #0x1
  402534:	str	x8, [x19, #8]
  402538:	ldrb	w21, [x9, x8]
  40253c:	ldr	x8, [x22, #584]
  402540:	mov	w9, #0x2d                  	// #45
  402544:	strb	w21, [sp, #8]
  402548:	ldr	x8, [x8, #1248]
  40254c:	ldrb	w8, [x8]
  402550:	cmp	w8, #0x64
  402554:	mov	w8, #0x5f                  	// #95
  402558:	csel	w8, w8, w9, eq  // eq = none
  40255c:	cmp	w8, w21
  402560:	b.ne	402584 <ferror@plt+0xfe4>  // b.any
  402564:	add	x1, sp, #0x8
  402568:	mov	x0, x20
  40256c:	bl	401890 <ferror@plt+0x2f0>
  402570:	ldp	x9, x8, [x19]
  402574:	add	x8, x8, #0x1
  402578:	str	x8, [x19, #8]
  40257c:	ldrb	w21, [x9, x8]
  402580:	strb	w21, [sp, #8]
  402584:	bl	401460 <__ctype_b_loc@plt>
  402588:	ldr	x8, [x0]
  40258c:	ldrh	w8, [x8, w21, uxtw #1]
  402590:	tbnz	w8, #11, 4025d4 <ferror@plt+0x1034>
  402594:	cmp	w21, #0x41
  402598:	b.cc	4025c0 <ferror@plt+0x1020>  // b.lo, b.ul, b.last
  40259c:	ldr	x8, [x22, #584]
  4025a0:	mov	w9, #0x5a                  	// #90
  4025a4:	ldr	x8, [x8, #1248]
  4025a8:	ldrb	w8, [x8]
  4025ac:	cmp	w8, #0x64
  4025b0:	mov	w8, #0x46                  	// #70
  4025b4:	csel	w8, w8, w9, eq  // eq = none
  4025b8:	cmp	w8, w21
  4025bc:	b.cs	4025d4 <ferror@plt+0x1034>  // b.hs, b.nlast
  4025c0:	ldr	x1, [x19, #16]
  4025c4:	mov	w0, #0x15                  	// #21
  4025c8:	mov	w2, w21
  4025cc:	bl	402bd4 <ferror@plt+0x1634>
  4025d0:	b	402600 <ferror@plt+0x1060>
  4025d4:	mov	w2, #0x1                   	// #1
  4025d8:	mov	x0, x19
  4025dc:	mov	w1, wzr
  4025e0:	bl	402614 <ferror@plt+0x1074>
  4025e4:	ldr	x8, [x19, #8]
  4025e8:	add	x8, x8, x0
  4025ec:	str	x8, [x19, #8]
  4025f0:	mov	x0, x20
  4025f4:	mov	w1, wzr
  4025f8:	bl	401950 <ferror@plt+0x3b0>
  4025fc:	mov	w0, wzr
  402600:	ldp	x20, x19, [sp, #48]
  402604:	ldp	x22, x21, [sp, #32]
  402608:	ldp	x29, x30, [sp, #16]
  40260c:	add	sp, sp, #0x40
  402610:	ret
  402614:	sub	sp, sp, #0x70
  402618:	stp	x29, x30, [sp, #16]
  40261c:	stp	x28, x27, [sp, #32]
  402620:	stp	x26, x25, [sp, #48]
  402624:	stp	x24, x23, [sp, #64]
  402628:	stp	x22, x21, [sp, #80]
  40262c:	stp	x20, x19, [sp, #96]
  402630:	ldp	x24, x25, [x0]
  402634:	add	x29, sp, #0x10
  402638:	add	x22, x24, x25
  40263c:	ldrb	w28, [x22]
  402640:	sturb	w28, [x29, #-4]
  402644:	cbz	w28, 4027bc <ferror@plt+0x121c>
  402648:	and	w8, w1, #0xff
  40264c:	cmp	w8, #0x2e
  402650:	mov	w19, w2
  402654:	mov	x21, x0
  402658:	cset	w23, eq  // eq = none
  40265c:	bl	401460 <__ctype_b_loc@plt>
  402660:	add	x8, x25, x24
  402664:	mov	x20, x0
  402668:	mov	x0, xzr
  40266c:	add	x21, x21, #0x28
  402670:	mov	w25, #0x5a                  	// #90
  402674:	add	x26, x8, #0x2
  402678:	mov	w27, #0x46                  	// #70
  40267c:	ldr	x8, [x20]
  402680:	and	x9, x28, #0xff
  402684:	ldrh	w10, [x8, x9, lsl #1]
  402688:	and	w9, w28, #0xff
  40268c:	tbnz	w10, #11, 4026c8 <ferror@plt+0x1128>
  402690:	cmp	w9, #0x41
  402694:	b.cc	402748 <ferror@plt+0x11a8>  // b.lo, b.ul, b.last
  402698:	adrp	x10, 42c000 <ferror@plt+0x2aa60>
  40269c:	ldr	x10, [x10, #584]
  4026a0:	ldr	x10, [x10, #1248]
  4026a4:	ldrb	w10, [x10]
  4026a8:	cmp	w10, #0x64
  4026ac:	csel	w10, w27, w25, eq  // eq = none
  4026b0:	cmp	w10, w9
  4026b4:	b.cs	4026c8 <ferror@plt+0x1128>  // b.hs, b.nlast
  4026b8:	and	w9, w28, #0xff
  4026bc:	cmp	w9, #0x5c
  4026c0:	b.eq	4026d0 <ferror@plt+0x1130>  // b.none
  4026c4:	b	4027c0 <ferror@plt+0x1220>
  4026c8:	cmp	w9, #0x5c
  4026cc:	b.ne	402780 <ferror@plt+0x11e0>  // b.any
  4026d0:	add	x9, x0, x22
  4026d4:	ldrb	w9, [x9, #1]
  4026d8:	cmp	w9, #0xa
  4026dc:	b.ne	4027c0 <ferror@plt+0x1220>  // b.any
  4026e0:	add	x10, x0, #0x2
  4026e4:	ldrb	w28, [x26, x0]
  4026e8:	mov	x9, x10
  4026ec:	add	x0, x0, #0x1
  4026f0:	cmp	x28, #0xa
  4026f4:	b.eq	402704 <ferror@plt+0x1164>  // b.none
  4026f8:	ldrh	w11, [x8, x28, lsl #1]
  4026fc:	add	x10, x9, #0x1
  402700:	tbnz	w11, #13, 4026e4 <ferror@plt+0x1144>
  402704:	sturb	w28, [x29, #-4]
  402708:	ldrh	w8, [x8, x28, lsl #1]
  40270c:	add	x24, x0, #0x1
  402710:	tbnz	w8, #11, 40277c <ferror@plt+0x11dc>
  402714:	cmp	w28, #0x41
  402718:	b.cc	402764 <ferror@plt+0x11c4>  // b.lo, b.ul, b.last
  40271c:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  402720:	ldr	x8, [x8, #584]
  402724:	mov	x0, x9
  402728:	ldr	x8, [x8, #1248]
  40272c:	ldrb	w8, [x8]
  402730:	cmp	w8, #0x64
  402734:	csel	w8, w27, w25, eq  // eq = none
  402738:	cmp	w8, w28
  40273c:	b.cc	4027c0 <ferror@plt+0x1220>  // b.lo, b.ul, b.last
  402740:	mov	w8, wzr
  402744:	b	402798 <ferror@plt+0x11f8>
  402748:	and	w8, w28, #0xff
  40274c:	cmp	w8, #0x2e
  402750:	cset	w8, ne  // ne = any
  402754:	orr	w8, w23, w8
  402758:	tbnz	w8, #0, 4027c0 <ferror@plt+0x1220>
  40275c:	tbz	w19, #0, 402780 <ferror@plt+0x11e0>
  402760:	b	4027c0 <ferror@plt+0x1220>
  402764:	cmp	w28, #0x2e
  402768:	cset	w8, ne  // ne = any
  40276c:	orr	w8, w23, w8
  402770:	tbnz	w8, #0, 4027e0 <ferror@plt+0x1240>
  402774:	tbnz	w19, #0, 4027e0 <ferror@plt+0x1240>
  402778:	mov	w28, #0x2e                  	// #46
  40277c:	mov	x0, x24
  402780:	and	w8, w28, #0xff
  402784:	cmp	w8, #0x2e
  402788:	cset	w8, eq  // eq = none
  40278c:	and	w9, w23, w8
  402790:	mov	x24, x0
  402794:	tbnz	w9, #0, 4027c0 <ferror@plt+0x1220>
  402798:	sub	x1, x29, #0x4
  40279c:	mov	x0, x21
  4027a0:	orr	w23, w23, w8
  4027a4:	bl	401890 <ferror@plt+0x2f0>
  4027a8:	add	x0, x24, #0x1
  4027ac:	ldrb	w28, [x22, x0]
  4027b0:	sturb	w28, [x29, #-4]
  4027b4:	cbnz	w28, 40267c <ferror@plt+0x10dc>
  4027b8:	b	4027c0 <ferror@plt+0x1220>
  4027bc:	mov	x0, xzr
  4027c0:	ldp	x20, x19, [sp, #96]
  4027c4:	ldp	x22, x21, [sp, #80]
  4027c8:	ldp	x24, x23, [sp, #64]
  4027cc:	ldp	x26, x25, [sp, #48]
  4027d0:	ldp	x28, x27, [sp, #32]
  4027d4:	ldp	x29, x30, [sp, #16]
  4027d8:	add	sp, sp, #0x70
  4027dc:	ret
  4027e0:	add	x0, x0, #0x1
  4027e4:	b	4027c0 <ferror@plt+0x1220>
  4027e8:	stp	x29, x30, [sp, #-64]!
  4027ec:	str	x23, [sp, #16]
  4027f0:	stp	x22, x21, [sp, #32]
  4027f4:	stp	x20, x19, [sp, #48]
  4027f8:	ldp	x8, x9, [x0]
  4027fc:	mov	x19, x0
  402800:	mov	x20, xzr
  402804:	mov	x29, sp
  402808:	add	x22, x8, x9
  40280c:	mov	x21, x22
  402810:	ldrb	w23, [x21, #-1]!
  402814:	mov	w8, #0x2d                  	// #45
  402818:	str	w8, [x0, #32]
  40281c:	b	402828 <ferror@plt+0x1288>
  402820:	ldrb	w23, [x22, x20]
  402824:	add	x20, x20, #0x1
  402828:	sub	w8, w23, #0x61
  40282c:	and	w8, w8, #0xff
  402830:	cmp	w8, #0x1a
  402834:	b.cc	402820 <ferror@plt+0x1280>  // b.lo, b.ul, b.last
  402838:	bl	401460 <__ctype_b_loc@plt>
  40283c:	ldr	x8, [x0]
  402840:	and	x9, x23, #0xff
  402844:	ldrh	w8, [x8, x9, lsl #1]
  402848:	and	w9, w23, #0xff
  40284c:	cmp	w9, #0x5f
  402850:	and	w8, w8, #0x800
  402854:	b.eq	402820 <ferror@plt+0x1280>  // b.none
  402858:	cbnz	w8, 402820 <ferror@plt+0x1280>
  40285c:	add	x0, x19, #0x28
  402860:	mov	x1, x20
  402864:	mov	x2, x21
  402868:	bl	401b70 <ferror@plt+0x5d0>
  40286c:	ldr	x8, [x19, #8]
  402870:	ldr	x23, [sp, #16]
  402874:	add	x8, x8, x20
  402878:	sub	x8, x8, #0x1
  40287c:	str	x8, [x19, #8]
  402880:	ldp	x20, x19, [sp, #48]
  402884:	ldp	x22, x21, [sp, #32]
  402888:	ldp	x29, x30, [sp], #64
  40288c:	ret
  402890:	add	x0, x0, #0x28
  402894:	mov	w1, #0x1                   	// #1
  402898:	mov	x2, xzr
  40289c:	b	4016bc <ferror@plt+0x11c>
  4028a0:	add	x0, x0, #0x28
  4028a4:	b	401f9c <ferror@plt+0x9fc>
  4028a8:	mov	w8, #0x1                   	// #1
  4028ac:	str	x8, [x0, #16]
  4028b0:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  4028b4:	ldr	x8, [x8, #584]
  4028b8:	str	x1, [x8, #1112]
  4028bc:	ret
  4028c0:	stp	x29, x30, [sp, #-32]!
  4028c4:	stp	x20, x19, [sp, #16]
  4028c8:	ldr	w9, [x0, #32]
  4028cc:	ldr	x8, [x0, #8]
  4028d0:	mov	x19, x0
  4028d4:	mov	x29, sp
  4028d8:	str	w9, [x0, #36]
  4028dc:	cbz	x8, 4028f8 <ferror@plt+0x1358>
  4028e0:	ldr	x10, [x19]
  4028e4:	add	x10, x8, x10
  4028e8:	ldurb	w10, [x10, #-1]
  4028ec:	cmp	w10, #0xa
  4028f0:	cset	w10, eq  // eq = none
  4028f4:	b	4028fc <ferror@plt+0x135c>
  4028f8:	mov	x10, xzr
  4028fc:	ldr	x11, [x19, #16]
  402900:	add	x1, x11, x10
  402904:	str	x1, [x19, #16]
  402908:	cbz	w9, 402954 <ferror@plt+0x13b4>
  40290c:	ldr	x9, [x19, #24]
  402910:	mov	w0, wzr
  402914:	str	wzr, [x19, #32]
  402918:	cmp	x8, x9
  40291c:	b.eq	402948 <ferror@plt+0x13a8>  // b.none
  402920:	adrp	x20, 42c000 <ferror@plt+0x2aa60>
  402924:	ldr	x8, [x20, #584]
  402928:	mov	x0, x19
  40292c:	ldr	x8, [x8, #1784]
  402930:	blr	x8
  402934:	cbnz	w0, 402948 <ferror@plt+0x13a8>
  402938:	ldr	w8, [x19, #32]
  40293c:	cmp	w8, #0x23
  402940:	b.eq	402924 <ferror@plt+0x1384>  // b.none
  402944:	mov	w0, wzr
  402948:	ldp	x20, x19, [sp, #16]
  40294c:	ldp	x29, x30, [sp], #32
  402950:	ret
  402954:	ldp	x20, x19, [sp, #16]
  402958:	mov	w0, #0x14                  	// #20
  40295c:	ldp	x29, x30, [sp], #32
  402960:	b	402bd4 <ferror@plt+0x1634>
  402964:	stp	x29, x30, [sp, #-32]!
  402968:	stp	x20, x19, [sp, #16]
  40296c:	mov	x19, x0
  402970:	stp	x1, xzr, [x0]
  402974:	mov	x0, x1
  402978:	mov	x29, sp
  40297c:	bl	401270 <strlen@plt>
  402980:	adrp	x8, 416000 <ferror@plt+0x14a60>
  402984:	ldr	d0, [x8, #528]
  402988:	str	x0, [x19, #24]
  40298c:	str	d0, [x19, #32]
  402990:	cbz	x0, 4029bc <ferror@plt+0x141c>
  402994:	adrp	x20, 42c000 <ferror@plt+0x2aa60>
  402998:	ldr	x8, [x20, #584]
  40299c:	mov	x0, x19
  4029a0:	ldr	x8, [x8, #1784]
  4029a4:	blr	x8
  4029a8:	cbnz	w0, 4029bc <ferror@plt+0x141c>
  4029ac:	ldr	w8, [x19, #32]
  4029b0:	cmp	w8, #0x23
  4029b4:	b.eq	402998 <ferror@plt+0x13f8>  // b.none
  4029b8:	mov	w0, wzr
  4029bc:	ldp	x20, x19, [sp, #16]
  4029c0:	ldp	x29, x30, [sp], #32
  4029c4:	ret
  4029c8:	stp	x29, x30, [sp, #-48]!
  4029cc:	stp	x22, x21, [sp, #16]
  4029d0:	stp	x20, x19, [sp, #32]
  4029d4:	adrp	x21, 42c000 <ferror@plt+0x2aa60>
  4029d8:	ldr	x8, [x21, #584]
  4029dc:	mov	x19, x0
  4029e0:	adrp	x0, 416000 <ferror@plt+0x14a60>
  4029e4:	adrp	x2, 416000 <ferror@plt+0x14a60>
  4029e8:	ldr	x1, [x8, #1248]
  4029ec:	add	x0, x0, #0x230
  4029f0:	add	x2, x2, #0x237
  4029f4:	mov	x29, sp
  4029f8:	bl	402a80 <ferror@plt+0x14e0>
  4029fc:	adrp	x22, 42c000 <ferror@plt+0x2aa60>
  402a00:	ldr	x20, [x22, #560]
  402a04:	adrp	x0, 416000 <ferror@plt+0x14a60>
  402a08:	add	x0, x0, #0x559
  402a0c:	mov	x1, x20
  402a10:	bl	401280 <fputs@plt>
  402a14:	tbnz	w0, #31, 402a78 <ferror@plt+0x14d8>
  402a18:	mov	x0, x20
  402a1c:	bl	4015a0 <ferror@plt>
  402a20:	cbnz	w0, 402a78 <ferror@plt+0x14d8>
  402a24:	cbz	x19, 402a68 <ferror@plt+0x14c8>
  402a28:	ldr	x1, [x22, #560]
  402a2c:	mov	w0, #0xa                   	// #10
  402a30:	bl	4012b0 <fputc@plt>
  402a34:	tbnz	w0, #31, 402a78 <ferror@plt+0x14d8>
  402a38:	ldr	x0, [x22, #560]
  402a3c:	bl	4015a0 <ferror@plt>
  402a40:	cbnz	w0, 402a78 <ferror@plt+0x14d8>
  402a44:	ldr	x8, [x21, #584]
  402a48:	mov	x0, x19
  402a4c:	ldr	x1, [x8, #1248]
  402a50:	str	xzr, [x8, #1104]
  402a54:	ldp	x20, x19, [sp, #32]
  402a58:	ldp	x22, x21, [sp, #16]
  402a5c:	mov	x2, x1
  402a60:	ldp	x29, x30, [sp], #48
  402a64:	b	402a80 <ferror@plt+0x14e0>
  402a68:	ldp	x20, x19, [sp, #32]
  402a6c:	ldp	x22, x21, [sp, #16]
  402a70:	ldp	x29, x30, [sp], #48
  402a74:	ret
  402a78:	mov	w0, #0x5                   	// #5
  402a7c:	bl	402e1c <ferror@plt+0x187c>
  402a80:	sub	sp, sp, #0x130
  402a84:	stp	x29, x30, [sp, #256]
  402a88:	add	x29, sp, #0x100
  402a8c:	mov	x9, #0xffffffffffffffc8    	// #-56
  402a90:	mov	x10, sp
  402a94:	sub	x11, x29, #0x78
  402a98:	movk	x9, #0xff80, lsl #32
  402a9c:	add	x12, x29, #0x30
  402aa0:	add	x10, x10, #0x80
  402aa4:	add	x11, x11, #0x38
  402aa8:	stp	x20, x19, [sp, #288]
  402aac:	adrp	x20, 42c000 <ferror@plt+0x2aa60>
  402ab0:	stp	x10, x9, [x29, #-16]
  402ab4:	stp	x12, x11, [x29, #-32]
  402ab8:	mov	x8, x0
  402abc:	stp	x1, x2, [x29, #-120]
  402ac0:	stp	x3, x4, [x29, #-104]
  402ac4:	stp	x5, x6, [x29, #-88]
  402ac8:	stur	x7, [x29, #-72]
  402acc:	stp	q0, q1, [sp]
  402ad0:	ldr	x0, [x20, #560]
  402ad4:	ldp	q0, q1, [x29, #-32]
  402ad8:	sub	x2, x29, #0x40
  402adc:	mov	x1, x8
  402ae0:	str	x28, [sp, #272]
  402ae4:	stp	q2, q3, [sp, #32]
  402ae8:	stp	q4, q5, [sp, #64]
  402aec:	stp	q6, q7, [sp, #96]
  402af0:	stp	q0, q1, [x29, #-64]
  402af4:	bl	401540 <vfprintf@plt>
  402af8:	tbnz	w0, #31, 402b30 <ferror@plt+0x1590>
  402afc:	mov	w19, w0
  402b00:	ldr	x0, [x20, #560]
  402b04:	bl	4015a0 <ferror@plt>
  402b08:	cbnz	w0, 402b30 <ferror@plt+0x1590>
  402b0c:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  402b10:	ldr	x8, [x8, #584]
  402b14:	mov	w0, w19
  402b18:	ldr	x28, [sp, #272]
  402b1c:	str	xzr, [x8, #1104]
  402b20:	ldp	x20, x19, [sp, #288]
  402b24:	ldp	x29, x30, [sp, #256]
  402b28:	add	sp, sp, #0x130
  402b2c:	ret
  402b30:	mov	w0, #0x5                   	// #5
  402b34:	bl	402e1c <ferror@plt+0x187c>
  402b38:	stp	x29, x30, [sp, #-32]!
  402b3c:	str	x19, [sp, #16]
  402b40:	mov	x29, sp
  402b44:	mov	x19, x1
  402b48:	bl	401280 <fputs@plt>
  402b4c:	tbnz	w0, #31, 402b68 <ferror@plt+0x15c8>
  402b50:	mov	x0, x19
  402b54:	bl	4015a0 <ferror@plt>
  402b58:	cbnz	w0, 402b68 <ferror@plt+0x15c8>
  402b5c:	ldr	x19, [sp, #16]
  402b60:	ldp	x29, x30, [sp], #32
  402b64:	ret
  402b68:	mov	w0, #0x5                   	// #5
  402b6c:	bl	402e1c <ferror@plt+0x187c>
  402b70:	stp	x29, x30, [sp, #-32]!
  402b74:	stp	x20, x19, [sp, #16]
  402b78:	adrp	x20, 42c000 <ferror@plt+0x2aa60>
  402b7c:	ldr	x1, [x20, #560]
  402b80:	mov	x29, sp
  402b84:	mov	w19, w0
  402b88:	bl	4012b0 <fputc@plt>
  402b8c:	tbnz	w0, #31, 402bcc <ferror@plt+0x162c>
  402b90:	ldr	x0, [x20, #560]
  402b94:	bl	4015a0 <ferror@plt>
  402b98:	cbnz	w0, 402bcc <ferror@plt+0x162c>
  402b9c:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  402ba0:	ldr	x8, [x8, #584]
  402ba4:	cmp	w19, #0xa
  402ba8:	b.ne	402bb4 <ferror@plt+0x1614>  // b.any
  402bac:	mov	x9, xzr
  402bb0:	b	402bbc <ferror@plt+0x161c>
  402bb4:	ldr	x9, [x8, #1104]
  402bb8:	add	x9, x9, #0x1
  402bbc:	str	x9, [x8, #1104]
  402bc0:	ldp	x20, x19, [sp, #16]
  402bc4:	ldp	x29, x30, [sp], #32
  402bc8:	ret
  402bcc:	mov	w0, #0x5                   	// #5
  402bd0:	bl	402e1c <ferror@plt+0x187c>
  402bd4:	sub	sp, sp, #0x140
  402bd8:	adrp	x8, 416000 <ferror@plt+0x14a60>
  402bdc:	stp	x24, x23, [sp, #272]
  402be0:	mov	w24, w0
  402be4:	add	x8, x8, #0x610
  402be8:	adrp	x23, 42c000 <ferror@plt+0x2aa60>
  402bec:	stp	x22, x21, [sp, #288]
  402bf0:	ldrb	w21, [x8, x24]
  402bf4:	ldr	x9, [x23, #584]
  402bf8:	stp	x29, x30, [sp, #240]
  402bfc:	stp	x20, x19, [sp, #304]
  402c00:	add	x29, sp, #0xf0
  402c04:	add	x8, x9, x21, lsl #3
  402c08:	mov	x19, x1
  402c0c:	cmp	w0, #0x23
  402c10:	add	x8, x8, #0x718
  402c14:	str	x28, [sp, #256]
  402c18:	stp	x2, x3, [x29, #-112]
  402c1c:	stp	x4, x5, [x29, #-96]
  402c20:	stp	x6, x7, [x29, #-80]
  402c24:	stp	q1, q2, [sp, #16]
  402c28:	stp	q3, q4, [sp, #48]
  402c2c:	str	q0, [sp]
  402c30:	stp	q5, q6, [sp, #80]
  402c34:	str	q7, [sp, #112]
  402c38:	b.cc	402c70 <ferror@plt+0x16d0>  // b.lo, b.ul, b.last
  402c3c:	ldrh	w10, [x9, #1138]
  402c40:	tbnz	w10, #2, 402c70 <ferror@plt+0x16d0>
  402c44:	tbnz	w10, #1, 402c68 <ferror@plt+0x16c8>
  402c48:	mov	w0, wzr
  402c4c:	ldp	x20, x19, [sp, #304]
  402c50:	ldp	x22, x21, [sp, #288]
  402c54:	ldp	x24, x23, [sp, #272]
  402c58:	ldr	x28, [sp, #256]
  402c5c:	ldp	x29, x30, [sp, #240]
  402c60:	add	sp, sp, #0x140
  402c64:	ret
  402c68:	add	x8, x9, #0x738
  402c6c:	mov	w21, #0xff                  	// #255
  402c70:	ldr	x20, [x8]
  402c74:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  402c78:	ldr	x0, [x8, #560]
  402c7c:	bl	4014d0 <fflush@plt>
  402c80:	adrp	x22, 42c000 <ferror@plt+0x2aa60>
  402c84:	sub	x9, x29, #0x70
  402c88:	ldr	x0, [x22, #536]
  402c8c:	add	x8, x29, #0x50
  402c90:	add	x9, x9, #0x30
  402c94:	mov	x10, sp
  402c98:	stp	x8, x9, [x29, #-32]
  402c9c:	mov	x8, #0xffffffffffffffd0    	// #-48
  402ca0:	adrp	x1, 416000 <ferror@plt+0x14a60>
  402ca4:	add	x10, x10, #0x80
  402ca8:	movk	x8, #0xff80, lsl #32
  402cac:	add	x1, x1, #0x23d
  402cb0:	mov	x2, x20
  402cb4:	stp	x10, x8, [x29, #-16]
  402cb8:	bl	401570 <fprintf@plt>
  402cbc:	ldr	x8, [x23, #584]
  402cc0:	ldr	x0, [x22, #536]
  402cc4:	ldp	q0, q1, [x29, #-32]
  402cc8:	sub	x2, x29, #0x40
  402ccc:	add	x8, x8, x24, lsl #3
  402cd0:	ldr	x1, [x8, #1856]
  402cd4:	stp	q0, q1, [x29, #-64]
  402cd8:	bl	401540 <vfprintf@plt>
  402cdc:	ldr	x8, [x23, #584]
  402ce0:	ldr	x2, [x8, #1112]
  402ce4:	cbz	x2, 402d8c <ferror@plt+0x17ec>
  402ce8:	cbnz	x19, 402d68 <ferror@plt+0x17c8>
  402cec:	add	x0, x8, #0x1f0
  402cf0:	mov	x1, xzr
  402cf4:	bl	401f84 <ferror@plt+0x9e4>
  402cf8:	ldr	x8, [x23, #584]
  402cfc:	ldr	x1, [x0]
  402d00:	mov	x19, x0
  402d04:	add	x0, x8, #0x218
  402d08:	bl	401f2c <ferror@plt+0x98c>
  402d0c:	ldr	x9, [x23, #584]
  402d10:	ldr	x8, [x22, #536]
  402d14:	ldr	x3, [x0, #208]
  402d18:	adrp	x1, 416000 <ferror@plt+0x14a60>
  402d1c:	ldr	x2, [x9, #1808]
  402d20:	add	x1, x1, #0x24a
  402d24:	mov	x0, x8
  402d28:	bl	401570 <fprintf@plt>
  402d2c:	ldr	x8, [x23, #584]
  402d30:	ldr	x8, [x8, #1248]
  402d34:	ldrb	w8, [x8]
  402d38:	cmp	w8, #0x64
  402d3c:	b.eq	402d8c <ferror@plt+0x17ec>  // b.none
  402d40:	ldr	x8, [x19]
  402d44:	cmp	x8, #0x2
  402d48:	b.cc	402d8c <ferror@plt+0x17ec>  // b.lo, b.ul, b.last
  402d4c:	ldr	x3, [x22, #536]
  402d50:	adrp	x0, 418000 <ferror@plt+0x16a60>
  402d54:	add	x0, x0, #0xb5a
  402d58:	mov	w1, #0x2                   	// #2
  402d5c:	mov	w2, #0x1                   	// #1
  402d60:	bl	4014c0 <fwrite@plt>
  402d64:	b	402d8c <ferror@plt+0x17ec>
  402d68:	ldr	x0, [x22, #536]
  402d6c:	adrp	x1, 416000 <ferror@plt+0x14a60>
  402d70:	add	x1, x1, #0x242
  402d74:	bl	401570 <fprintf@plt>
  402d78:	adrp	x8, 416000 <ferror@plt+0x14a60>
  402d7c:	ldr	x0, [x22, #536]
  402d80:	ldr	x1, [x8, #1544]
  402d84:	mov	x2, x19
  402d88:	bl	401570 <fprintf@plt>
  402d8c:	ldr	x3, [x22, #536]
  402d90:	adrp	x0, 416000 <ferror@plt+0x14a60>
  402d94:	add	x0, x0, #0x255
  402d98:	mov	w1, #0x2                   	// #2
  402d9c:	mov	w2, #0x1                   	// #1
  402da0:	bl	4014c0 <fwrite@plt>
  402da4:	ldr	x0, [x22, #536]
  402da8:	bl	4014d0 <fflush@plt>
  402dac:	add	w0, w21, #0x1
  402db0:	b	402c4c <ferror@plt+0x16ac>
  402db4:	stp	x29, x30, [sp, #-32]!
  402db8:	str	x19, [sp, #16]
  402dbc:	adrp	x19, 42c000 <ferror@plt+0x2aa60>
  402dc0:	ldr	x8, [x19, #584]
  402dc4:	mov	x29, sp
  402dc8:	ldr	x0, [x8, #2280]
  402dcc:	cmn	x0, #0x1
  402dd0:	b.eq	402ddc <ferror@plt+0x183c>  // b.none
  402dd4:	bl	401370 <catclose@plt>
  402dd8:	ldr	x8, [x19, #584]
  402ddc:	ldr	x19, [sp, #16]
  402de0:	add	x0, x8, #0x4f0
  402de4:	ldp	x29, x30, [sp], #32
  402de8:	b	41551c <ferror@plt+0x13f7c>
  402dec:	umulh	x8, x0, x1
  402df0:	mul	x0, x0, x1
  402df4:	cmp	xzr, x8
  402df8:	cset	w8, ne  // ne = any
  402dfc:	cmn	x0, #0x1
  402e00:	b.eq	402e0c <ferror@plt+0x186c>  // b.none
  402e04:	cbnz	w8, 402e0c <ferror@plt+0x186c>
  402e08:	ret
  402e0c:	stp	x29, x30, [sp, #-16]!
  402e10:	mov	w0, #0x4                   	// #4
  402e14:	mov	x29, sp
  402e18:	bl	402e1c <ferror@plt+0x187c>
  402e1c:	stp	x29, x30, [sp, #-32]!
  402e20:	mov	x1, xzr
  402e24:	str	x19, [sp, #16]
  402e28:	mov	x29, sp
  402e2c:	bl	402bd4 <ferror@plt+0x1634>
  402e30:	mov	w19, w0
  402e34:	bl	402db4 <ferror@plt+0x1814>
  402e38:	mov	w0, w19
  402e3c:	bl	401290 <exit@plt>
  402e40:	adds	x0, x1, x0
  402e44:	cset	w8, cs  // cs = hs, nlast
  402e48:	cmp	x0, x1
  402e4c:	b.cc	402e60 <ferror@plt+0x18c0>  // b.lo, b.ul, b.last
  402e50:	cmn	x0, #0x1
  402e54:	b.eq	402e60 <ferror@plt+0x18c0>  // b.none
  402e58:	cbnz	w8, 402e60 <ferror@plt+0x18c0>
  402e5c:	ret
  402e60:	stp	x29, x30, [sp, #-16]!
  402e64:	mov	w0, #0x4                   	// #4
  402e68:	mov	x29, sp
  402e6c:	bl	402e1c <ferror@plt+0x187c>
  402e70:	stp	x29, x30, [sp, #-16]!
  402e74:	mov	x29, sp
  402e78:	bl	401310 <malloc@plt>
  402e7c:	cbz	x0, 402e88 <ferror@plt+0x18e8>
  402e80:	ldp	x29, x30, [sp], #16
  402e84:	ret
  402e88:	mov	w0, #0x4                   	// #4
  402e8c:	bl	402e1c <ferror@plt+0x187c>
  402e90:	stp	x29, x30, [sp, #-16]!
  402e94:	mov	x29, sp
  402e98:	bl	4013b0 <realloc@plt>
  402e9c:	cbz	x0, 402ea8 <ferror@plt+0x1908>
  402ea0:	ldp	x29, x30, [sp], #16
  402ea4:	ret
  402ea8:	mov	w0, #0x4                   	// #4
  402eac:	bl	402e1c <ferror@plt+0x187c>
  402eb0:	stp	x29, x30, [sp, #-16]!
  402eb4:	mov	x29, sp
  402eb8:	bl	4013c0 <strdup@plt>
  402ebc:	cbz	x0, 402ec8 <ferror@plt+0x1928>
  402ec0:	ldp	x29, x30, [sp], #16
  402ec4:	ret
  402ec8:	mov	w0, #0x4                   	// #4
  402ecc:	bl	402e1c <ferror@plt+0x187c>
  402ed0:	stp	x29, x30, [sp, #-32]!
  402ed4:	str	x19, [sp, #16]
  402ed8:	mov	x29, sp
  402edc:	mov	x19, x0
  402ee0:	bl	4014d0 <fflush@plt>
  402ee4:	tbnz	w0, #31, 402f00 <ferror@plt+0x1960>
  402ee8:	mov	x0, x19
  402eec:	bl	4015a0 <ferror@plt>
  402ef0:	cbnz	w0, 402f00 <ferror@plt+0x1960>
  402ef4:	ldr	x19, [sp, #16]
  402ef8:	ldp	x29, x30, [sp], #32
  402efc:	ret
  402f00:	mov	w0, #0x5                   	// #5
  402f04:	bl	402e1c <ferror@plt+0x187c>
  402f08:	sub	sp, sp, #0x170
  402f0c:	add	x8, sp, #0x18
  402f10:	str	w0, [sp, #12]
  402f14:	add	x0, x8, #0x8
  402f18:	stp	x29, x30, [sp, #272]
  402f1c:	stp	x28, x27, [sp, #288]
  402f20:	stp	x26, x25, [sp, #304]
  402f24:	stp	x24, x23, [sp, #320]
  402f28:	stp	x22, x21, [sp, #336]
  402f2c:	stp	x20, x19, [sp, #352]
  402f30:	add	x29, sp, #0x110
  402f34:	str	x4, [sp]
  402f38:	mov	x22, x3
  402f3c:	mov	x23, x2
  402f40:	str	x1, [sp, #16]
  402f44:	bl	401320 <sigemptyset@plt>
  402f48:	adrp	x8, 403000 <ferror@plt+0x1a60>
  402f4c:	add	x8, x8, #0x9f8
  402f50:	add	x1, sp, #0x18
  402f54:	mov	w0, #0x2                   	// #2
  402f58:	mov	x2, xzr
  402f5c:	str	x8, [sp, #24]
  402f60:	str	wzr, [sp, #160]
  402f64:	bl	4013d0 <sigaction@plt>
  402f68:	add	x1, sp, #0x18
  402f6c:	mov	w0, #0xf                   	// #15
  402f70:	mov	x2, xzr
  402f74:	bl	4013d0 <sigaction@plt>
  402f78:	add	x1, sp, #0x18
  402f7c:	mov	w0, #0x3                   	// #3
  402f80:	mov	x2, xzr
  402f84:	bl	4013d0 <sigaction@plt>
  402f88:	adrp	x26, 42c000 <ferror@plt+0x2aa60>
  402f8c:	ldr	x9, [x26, #584]
  402f90:	ldr	x8, [x9, #2240]
  402f94:	str	xzr, [x9, #1112]
  402f98:	cbz	x8, 4030f4 <ferror@plt+0x1b54>
  402f9c:	adrp	x0, 41a000 <ferror@plt+0x18a60>
  402fa0:	add	x0, x0, #0xdc8
  402fa4:	mov	w1, #0x1                   	// #1
  402fa8:	bl	4014a0 <catopen@plt>
  402fac:	ldr	x9, [x26, #584]
  402fb0:	adrp	x24, 42c000 <ferror@plt+0x2aa60>
  402fb4:	adrp	x27, 416000 <ferror@plt+0x14a60>
  402fb8:	cmn	x0, #0x1
  402fbc:	adrp	x10, 416000 <ferror@plt+0x14a60>
  402fc0:	add	x24, x24, #0x1c0
  402fc4:	add	x27, x27, #0x640
  402fc8:	str	x0, [x9, #2280]
  402fcc:	b.eq	403168 <ferror@plt+0x1bc8>  // b.none
  402fd0:	ldr	x3, [x10, #1536]
  402fd4:	mov	w1, #0x1                   	// #1
  402fd8:	mov	w2, #0x1                   	// #1
  402fdc:	mov	w25, #0x1                   	// #1
  402fe0:	bl	401490 <catgets@plt>
  402fe4:	ldr	x8, [x26, #584]
  402fe8:	mov	w1, #0x2                   	// #2
  402fec:	mov	w2, #0x1                   	// #1
  402ff0:	str	x0, [x8, #1808]
  402ff4:	ldr	x0, [x8, #2280]
  402ff8:	ldr	x3, [x24]
  402ffc:	bl	401490 <catgets@plt>
  403000:	ldr	x8, [x26, #584]
  403004:	mov	w1, #0x2                   	// #2
  403008:	mov	w2, #0x2                   	// #2
  40300c:	str	x0, [x8, #1816]
  403010:	ldr	x0, [x8, #2280]
  403014:	ldr	x3, [x24, #8]
  403018:	bl	401490 <catgets@plt>
  40301c:	ldr	x8, [x26, #584]
  403020:	mov	w1, #0x2                   	// #2
  403024:	mov	w2, #0x3                   	// #3
  403028:	str	x0, [x8, #1824]
  40302c:	ldr	x0, [x8, #2280]
  403030:	ldr	x3, [x24, #16]
  403034:	bl	401490 <catgets@plt>
  403038:	ldr	x8, [x26, #584]
  40303c:	mov	w1, #0x2                   	// #2
  403040:	mov	w2, #0x4                   	// #4
  403044:	str	x0, [x8, #1832]
  403048:	ldr	x0, [x8, #2280]
  40304c:	ldr	x3, [x24, #24]
  403050:	bl	401490 <catgets@plt>
  403054:	ldr	x8, [x26, #584]
  403058:	mov	w1, #0x2                   	// #2
  40305c:	mov	w2, #0x5                   	// #5
  403060:	str	x0, [x8, #1840]
  403064:	ldr	x0, [x8, #2280]
  403068:	ldr	x3, [x24, #32]
  40306c:	bl	401490 <catgets@plt>
  403070:	adrp	x9, 416000 <ferror@plt+0x14a60>
  403074:	ldrb	w9, [x9, #1552]
  403078:	ldr	x8, [x26, #584]
  40307c:	adrp	x19, 416000 <ferror@plt+0x14a60>
  403080:	mov	x28, xzr
  403084:	add	w24, w9, #0x3
  403088:	add	x19, x19, #0x610
  40308c:	mov	w20, w9
  403090:	str	x0, [x8, #1848]
  403094:	lsl	x21, x28, #3
  403098:	and	w10, w20, #0xff
  40309c:	mov	w20, w9
  4030a0:	and	w9, w9, #0xff
  4030a4:	ldr	x0, [x8, #2280]
  4030a8:	ldr	x3, [x27, x21]
  4030ac:	add	w8, w9, #0x3
  4030b0:	cmp	w10, w9
  4030b4:	csel	w24, w24, w8, eq  // eq = none
  4030b8:	csinc	w25, w25, wzr, eq  // eq = none
  4030bc:	mov	w1, w24
  4030c0:	mov	w2, w25
  4030c4:	bl	401490 <catgets@plt>
  4030c8:	ldr	x8, [x26, #584]
  4030cc:	cmp	x28, #0x2f
  4030d0:	add	x8, x8, x21
  4030d4:	str	x0, [x8, #1856]
  4030d8:	b.eq	4031c0 <ferror@plt+0x1c20>  // b.none
  4030dc:	add	x8, x19, x28
  4030e0:	ldrb	w9, [x8, #1]
  4030e4:	ldr	x8, [x26, #584]
  4030e8:	add	x28, x28, #0x1
  4030ec:	add	w25, w25, #0x1
  4030f0:	b	403094 <ferror@plt+0x1af4>
  4030f4:	adrp	x10, 416000 <ferror@plt+0x14a60>
  4030f8:	ldr	x10, [x10, #1536]
  4030fc:	mov	x11, #0xffffffffffffffff    	// #-1
  403100:	adrp	x12, 42c000 <ferror@plt+0x2aa60>
  403104:	add	x12, x12, #0x1c0
  403108:	str	x11, [x9, #2280]
  40310c:	str	x10, [x9, #1808]
  403110:	ldr	q0, [x12]
  403114:	add	x11, x9, #0x718
  403118:	adrp	x10, 416000 <ferror@plt+0x14a60>
  40311c:	add	x10, x10, #0x640
  403120:	str	q0, [x11]
  403124:	ldr	q0, [x12, #16]
  403128:	str	q0, [x11, #16]
  40312c:	ldr	x11, [x10, #16]
  403130:	ldr	x12, [x12, #32]
  403134:	ldr	q0, [x10]
  403138:	str	x11, [x9, #1872]
  40313c:	str	x12, [x9, #1848]
  403140:	str	q0, [x9, #1856]
  403144:	ldr	x9, [x26, #584]
  403148:	add	x11, x10, x8
  40314c:	ldr	x11, [x11, #24]
  403150:	add	x9, x9, x8
  403154:	add	x8, x8, #0x8
  403158:	cmp	x8, #0x168
  40315c:	str	x11, [x9, #1880]
  403160:	b.ne	403144 <ferror@plt+0x1ba4>  // b.any
  403164:	b	4031c0 <ferror@plt+0x1c20>
  403168:	ldr	x10, [x10, #1536]
  40316c:	ldr	q1, [x27]
  403170:	ldr	x11, [x27, #16]
  403174:	mov	x8, xzr
  403178:	str	x10, [x9, #1808]
  40317c:	ldr	q0, [x24]
  403180:	add	x10, x9, #0x718
  403184:	str	q0, [x10]
  403188:	ldr	q0, [x24, #16]
  40318c:	str	q0, [x10, #16]
  403190:	ldr	x10, [x24, #32]
  403194:	str	q1, [x9, #1856]
  403198:	str	x11, [x9, #1872]
  40319c:	str	x10, [x9, #1848]
  4031a0:	ldr	x9, [x26, #584]
  4031a4:	add	x10, x27, x8
  4031a8:	ldr	x10, [x10, #24]
  4031ac:	add	x9, x9, x8
  4031b0:	add	x8, x8, #0x8
  4031b4:	cmp	x8, #0x168
  4031b8:	str	x10, [x9, #1880]
  4031bc:	b.ne	4031a0 <ferror@plt+0x1c00>  // b.any
  4031c0:	mov	x0, x23
  4031c4:	bl	401560 <getenv@plt>
  4031c8:	cbz	x0, 403234 <ferror@plt+0x1c94>
  4031cc:	mov	x23, x0
  4031d0:	bl	401270 <strlen@plt>
  4031d4:	cbz	x0, 403204 <ferror@plt+0x1c64>
  4031d8:	mov	x24, x0
  4031dc:	bl	401460 <__ctype_b_loc@plt>
  4031e0:	ldr	x8, [x0]
  4031e4:	mov	x9, xzr
  4031e8:	ldrb	w10, [x23, x9]
  4031ec:	add	x9, x9, #0x1
  4031f0:	cmp	x9, x24
  4031f4:	ldrh	w10, [x8, x10, lsl #1]
  4031f8:	b.cs	403200 <ferror@plt+0x1c60>  // b.hs, b.nlast
  4031fc:	tbnz	w10, #11, 4031e8 <ferror@plt+0x1c48>
  403200:	tbz	w10, #11, 403234 <ferror@plt+0x1c94>
  403204:	mov	w2, #0xa                   	// #10
  403208:	mov	x0, x23
  40320c:	mov	x1, xzr
  403210:	bl	401470 <strtol@plt>
  403214:	sxtw	x8, w0
  403218:	mov	w9, #0xfffc                	// #65532
  40321c:	sub	x10, x8, #0x1
  403220:	sub	x8, x8, #0x3
  403224:	cmp	x8, x9
  403228:	mov	w8, #0x45                  	// #69
  40322c:	csel	x8, x8, x10, hi  // hi = pmore
  403230:	b	403238 <ferror@plt+0x1c98>
  403234:	mov	w8, #0x45                  	// #69
  403238:	ldr	x9, [x26, #584]
  40323c:	mov	w1, #0x8                   	// #8
  403240:	mov	x2, xzr
  403244:	add	x0, x9, #0x490
  403248:	strh	w8, [x9, #1142]
  40324c:	bl	4016bc <ferror@plt+0x11c>
  403250:	ldr	x8, [x26, #584]
  403254:	mov	w1, #0x1                   	// #1
  403258:	mov	x2, xzr
  40325c:	add	x0, x8, #0x4b8
  403260:	bl	4016bc <ferror@plt+0x11c>
  403264:	ldr	x8, [x26, #584]
  403268:	add	x0, x8, #0x138
  40326c:	bl	40cc3c <ferror@plt+0xb69c>
  403270:	ldr	x0, [x26, #584]
  403274:	mov	x2, xzr
  403278:	add	x1, x0, #0x138
  40327c:	bl	4041a0 <ferror@plt+0x2c00>
  403280:	ldr	x8, [x26, #584]
  403284:	add	x0, x8, #0x4f0
  403288:	bl	415414 <ferror@plt+0x13e74>
  40328c:	ldr	x19, [x26, #584]
  403290:	ldr	x8, [x19, #1248]
  403294:	ldrb	w8, [x8]
  403298:	cmp	w8, #0x64
  40329c:	b.eq	4032c0 <ferror@plt+0x1d20>  // b.none
  4032a0:	adrp	x0, 416000 <ferror@plt+0x14a60>
  4032a4:	add	x0, x0, #0x258
  4032a8:	bl	401560 <getenv@plt>
  4032ac:	ldrh	w8, [x19, #1138]
  4032b0:	cmp	x0, #0x0
  4032b4:	cset	w9, ne  // ne = any
  4032b8:	orr	w8, w8, w9, lsl #2
  4032bc:	strh	w8, [x19, #1138]
  4032c0:	mov	x0, x22
  4032c4:	stur	x22, [x29, #-88]
  4032c8:	bl	401560 <getenv@plt>
  4032cc:	cbz	x0, 403314 <ferror@plt+0x1d74>
  4032d0:	bl	4013c0 <strdup@plt>
  4032d4:	cbz	x0, 4039e8 <ferror@plt+0x2448>
  4032d8:	mov	x23, x0
  4032dc:	stur	x0, [x29, #-96]
  4032e0:	sub	x0, x29, #0x30
  4032e4:	mov	w1, #0x8                   	// #8
  4032e8:	mov	x2, xzr
  4032ec:	bl	4016bc <ferror@plt+0x11c>
  4032f0:	sub	x0, x29, #0x30
  4032f4:	sub	x1, x29, #0x58
  4032f8:	bl	401890 <ferror@plt+0x2f0>
  4032fc:	ldrb	w19, [x23]
  403300:	cbz	w19, 403384 <ferror@plt+0x1de4>
  403304:	bl	401460 <__ctype_b_loc@plt>
  403308:	mov	x22, x0
  40330c:	mov	x8, x23
  403310:	b	40333c <ferror@plt+0x1d9c>
  403314:	mov	w22, wzr
  403318:	cbnz	w22, 4033e0 <ferror@plt+0x1e40>
  40331c:	b	4033cc <ferror@plt+0x1e2c>
  403320:	sturb	wzr, [x8, #-1]
  403324:	ldur	x8, [x29, #-96]
  403328:	add	x9, x8, #0x1
  40332c:	stur	x9, [x29, #-96]
  403330:	ldrb	w19, [x8, #1]
  403334:	mov	x8, x9
  403338:	cbz	w19, 403384 <ferror@plt+0x1de4>
  40333c:	ldr	x9, [x22]
  403340:	and	x10, x19, #0xff
  403344:	ldrh	w9, [x9, x10, lsl #1]
  403348:	tbnz	w9, #13, 403328 <ferror@plt+0x1d88>
  40334c:	sub	x0, x29, #0x30
  403350:	sub	x1, x29, #0x60
  403354:	bl	401890 <ferror@plt+0x2f0>
  403358:	ldur	x8, [x29, #-96]
  40335c:	ldrb	w9, [x8]
  403360:	cbz	w9, 403384 <ferror@plt+0x1de4>
  403364:	add	x8, x8, #0x1
  403368:	ldr	x10, [x22]
  40336c:	and	x9, x9, #0xff
  403370:	ldrh	w9, [x10, x9, lsl #1]
  403374:	tbnz	w9, #13, 403320 <ferror@plt+0x1d80>
  403378:	stur	x8, [x29, #-96]
  40337c:	ldrb	w9, [x8], #1
  403380:	cbnz	w9, 403368 <ferror@plt+0x1dc8>
  403384:	sub	x0, x29, #0x30
  403388:	sub	x1, x29, #0x60
  40338c:	stur	xzr, [x29, #-96]
  403390:	bl	401890 <ferror@plt+0x2f0>
  403394:	ldur	w8, [x29, #-40]
  403398:	sub	x0, x29, #0x30
  40339c:	mov	x1, xzr
  4033a0:	sub	w22, w8, #0x1
  4033a4:	bl	401f2c <ferror@plt+0x98c>
  4033a8:	mov	x1, x0
  4033ac:	mov	w0, w22
  4033b0:	bl	40c738 <ferror@plt+0xb198>
  4033b4:	mov	w22, w0
  4033b8:	sub	x0, x29, #0x30
  4033bc:	bl	401f9c <ferror@plt+0x9fc>
  4033c0:	mov	x0, x23
  4033c4:	bl	401480 <free@plt>
  4033c8:	cbnz	w22, 4033e0 <ferror@plt+0x1e40>
  4033cc:	ldr	w0, [sp, #12]
  4033d0:	ldr	x1, [sp, #16]
  4033d4:	bl	40c738 <ferror@plt+0xb198>
  4033d8:	mov	w22, w0
  4033dc:	cbz	w0, 40342c <ferror@plt+0x1e8c>
  4033e0:	ldr	x8, [x26, #584]
  4033e4:	ldr	x0, [x8, #2280]
  4033e8:	cmn	x0, #0x1
  4033ec:	b.eq	4033f8 <ferror@plt+0x1e58>  // b.none
  4033f0:	bl	401370 <catclose@plt>
  4033f4:	ldr	x8, [x26, #584]
  4033f8:	add	x0, x8, #0x4f0
  4033fc:	bl	41551c <ferror@plt+0x13f7c>
  403400:	sub	w8, w22, #0x1
  403404:	cmp	w8, #0x4
  403408:	csel	w0, w22, wzr, cc  // cc = lo, ul, last
  40340c:	ldp	x20, x19, [sp, #352]
  403410:	ldp	x22, x21, [sp, #336]
  403414:	ldp	x24, x23, [sp, #320]
  403418:	ldp	x26, x25, [sp, #304]
  40341c:	ldp	x28, x27, [sp, #288]
  403420:	ldp	x29, x30, [sp, #272]
  403424:	add	sp, sp, #0x170
  403428:	ret
  40342c:	bl	401500 <isatty@plt>
  403430:	mov	w20, w0
  403434:	mov	w0, #0x1                   	// #1
  403438:	bl	401500 <isatty@plt>
  40343c:	mov	w21, w0
  403440:	mov	w0, #0x2                   	// #2
  403444:	bl	401500 <isatty@plt>
  403448:	mov	w8, w0
  40344c:	ldr	x0, [x26, #584]
  403450:	cmp	w20, #0x0
  403454:	cset	w10, ne  // ne = any
  403458:	cmp	w21, #0x0
  40345c:	cset	w11, ne  // ne = any
  403460:	tst	w10, w11
  403464:	ldrh	w11, [x0, #1138]
  403468:	mov	w9, #0x20                  	// #32
  40346c:	csel	w9, w9, wzr, ne  // ne = any
  403470:	cmp	w8, #0x0
  403474:	cset	w8, ne  // ne = any
  403478:	and	w12, w10, w8
  40347c:	orr	w8, w11, w10, lsl #8
  403480:	tst	w11, #0x6
  403484:	orr	w8, w8, w9
  403488:	strh	w8, [x0, #1138]
  40348c:	strb	w12, [x0, #1141]
  403490:	b.eq	40349c <ferror@plt+0x1efc>  // b.none
  403494:	and	w8, w8, #0xffffffbf
  403498:	strh	w8, [x0, #1138]
  40349c:	adrp	x9, 416000 <ferror@plt+0x14a60>
  4034a0:	ldr	q0, [x9, #544]
  4034a4:	add	x9, x0, #0x478
  4034a8:	mov	x10, #0xfffffffffffffffe    	// #-2
  4034ac:	str	x10, [x9, #16]
  4034b0:	str	q0, [x9]
  4034b4:	ldr	x1, [x0, #1248]
  4034b8:	ldrb	w10, [x1]
  4034bc:	cmp	w10, #0x64
  4034c0:	b.eq	403548 <ferror@plt+0x1fa8>  // b.none
  4034c4:	tst	w8, #0x6
  4034c8:	b.ne	4034e0 <ferror@plt+0x1f40>  // b.any
  4034cc:	mov	w10, #0x24                  	// #36
  4034d0:	str	x10, [x9]
  4034d4:	ldrb	w9, [x1]
  4034d8:	cmp	w9, #0x64
  4034dc:	b.eq	403548 <ferror@plt+0x1fa8>  // b.none
  4034e0:	mov	w9, #0x28                  	// #40
  4034e4:	and	w8, w8, w9
  4034e8:	cmp	w8, #0x20
  4034ec:	b.ne	403540 <ferror@plt+0x1fa0>  // b.any
  4034f0:	adrp	x0, 416000 <ferror@plt+0x14a60>
  4034f4:	adrp	x2, 416000 <ferror@plt+0x14a60>
  4034f8:	add	x0, x0, #0x230
  4034fc:	add	x2, x2, #0x237
  403500:	bl	402a80 <ferror@plt+0x14e0>
  403504:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  403508:	ldr	x20, [x8, #560]
  40350c:	adrp	x0, 416000 <ferror@plt+0x14a60>
  403510:	add	x0, x0, #0x559
  403514:	mov	x1, x20
  403518:	bl	401280 <fputs@plt>
  40351c:	tbnz	w0, #31, 4039f0 <ferror@plt+0x2450>
  403520:	mov	x0, x20
  403524:	bl	4015a0 <ferror@plt>
  403528:	cbnz	w0, 4039f0 <ferror@plt+0x2450>
  40352c:	ldr	x0, [x26, #584]
  403530:	ldr	x8, [x0, #1248]
  403534:	ldrb	w8, [x8]
  403538:	cmp	w8, #0x64
  40353c:	b.eq	403548 <ferror@plt+0x1fa8>  // b.none
  403540:	ldrb	w8, [x0, #1138]
  403544:	tbnz	w8, #4, 40367c <ferror@plt+0x20dc>
  403548:	ldr	x8, [x0, #1216]
  40354c:	cbz	x8, 403580 <ferror@plt+0x1fe0>
  403550:	adrp	x1, 418000 <ferror@plt+0x16a60>
  403554:	add	x1, x1, #0x8d0
  403558:	bl	4028a8 <ferror@plt+0x1308>
  40355c:	ldr	x8, [x26, #584]
  403560:	mov	w1, wzr
  403564:	ldr	x0, [x8, #1208]
  403568:	bl	403a88 <ferror@plt+0x24e8>
  40356c:	mov	w22, w0
  403570:	cbnz	w0, 4033e0 <ferror@plt+0x1e40>
  403574:	ldr	x0, [sp]
  403578:	bl	401560 <getenv@plt>
  40357c:	cbnz	x0, 403674 <ferror@plt+0x20d4>
  403580:	mov	w21, wzr
  403584:	mov	x19, xzr
  403588:	b	4035a4 <ferror@plt+0x2004>
  40358c:	mov	w22, wzr
  403590:	ldur	x0, [x29, #-48]
  403594:	bl	401480 <free@plt>
  403598:	mov	w21, #0x1                   	// #1
  40359c:	add	x19, x19, #0x1
  4035a0:	cbnz	w22, 4033e0 <ferror@plt+0x1e40>
  4035a4:	ldr	x0, [x26, #584]
  4035a8:	ldr	x8, [x0, #1176]
  4035ac:	cmp	x19, x8
  4035b0:	b.cs	40365c <ferror@plt+0x20bc>  // b.hs, b.nlast
  4035b4:	add	x0, x0, #0x490
  4035b8:	mov	x1, x19
  4035bc:	bl	401f2c <ferror@plt+0x98c>
  4035c0:	ldr	x20, [x0]
  4035c4:	ldrb	w8, [x20]
  4035c8:	cbz	w8, 40364c <ferror@plt+0x20ac>
  4035cc:	ldr	x0, [x26, #584]
  4035d0:	mov	x1, x20
  4035d4:	bl	4028a8 <ferror@plt+0x1308>
  4035d8:	sub	x1, x29, #0x30
  4035dc:	mov	x0, x20
  4035e0:	bl	4044ec <ferror@plt+0x2f4c>
  4035e4:	mov	w22, w0
  4035e8:	cbnz	w0, 403598 <ferror@plt+0x1ff8>
  4035ec:	ldur	x0, [x29, #-48]
  4035f0:	mov	w1, wzr
  4035f4:	bl	403a88 <ferror@plt+0x24e8>
  4035f8:	mov	w22, w0
  4035fc:	cbnz	w0, 403590 <ferror@plt+0x1ff0>
  403600:	ldr	x8, [x26, #584]
  403604:	ldr	x9, [x8, #1248]
  403608:	ldrb	w9, [x9]
  40360c:	cmp	w9, #0x64
  403610:	b.eq	40358c <ferror@plt+0x1fec>  // b.none
  403614:	ldr	x9, [x8, #88]
  403618:	cmp	x9, #0x1
  40361c:	b.ne	403638 <ferror@plt+0x2098>  // b.any
  403620:	add	x0, x8, #0x50
  403624:	mov	x1, xzr
  403628:	bl	401f84 <ferror@plt+0x9e4>
  40362c:	ldrh	w8, [x0]
  403630:	cbz	w8, 40358c <ferror@plt+0x1fec>
  403634:	ldr	x8, [x26, #584]
  403638:	ldr	x1, [x8, #16]
  40363c:	mov	w0, #0x20                  	// #32
  403640:	bl	402bd4 <ferror@plt+0x1634>
  403644:	mov	w22, w0
  403648:	b	403590 <ferror@plt+0x1ff0>
  40364c:	mov	w22, wzr
  403650:	add	x19, x19, #0x1
  403654:	cbz	w22, 4035a4 <ferror@plt+0x2004>
  403658:	b	4033e0 <ferror@plt+0x1e40>
  40365c:	ldr	x8, [x0, #1248]
  403660:	ldrb	w8, [x8]
  403664:	cmp	w8, #0x64
  403668:	b.ne	4036c0 <ferror@plt+0x2120>  // b.any
  40366c:	eor	w8, w21, #0x1
  403670:	tbnz	w8, #0, 4036c0 <ferror@plt+0x2120>
  403674:	mov	w22, wzr
  403678:	b	4033e0 <ferror@plt+0x1e40>
  40367c:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  403680:	ldr	x1, [x8, #520]
  403684:	bl	4028a8 <ferror@plt+0x1308>
  403688:	ldr	x0, [x26, #584]
  40368c:	adrp	x1, 41a000 <ferror@plt+0x18a60>
  403690:	add	x1, x1, #0x77f
  403694:	bl	404058 <ferror@plt+0x2ab8>
  403698:	mov	w22, w0
  40369c:	cbnz	w0, 4033e0 <ferror@plt+0x1e40>
  4036a0:	ldr	x0, [x26, #584]
  4036a4:	ldr	w8, [x0, #32]
  4036a8:	cbz	w8, 403920 <ferror@plt+0x2380>
  4036ac:	ldr	x8, [x0, #1792]
  4036b0:	blr	x8
  4036b4:	mov	w22, w0
  4036b8:	cbz	w0, 4036a0 <ferror@plt+0x2100>
  4036bc:	b	4033e0 <ferror@plt+0x1e40>
  4036c0:	adrp	x1, 418000 <ferror@plt+0x16a60>
  4036c4:	add	x1, x1, #0x8d8
  4036c8:	bl	4028a8 <ferror@plt+0x1308>
  4036cc:	sub	x0, x29, #0x58
  4036d0:	mov	w1, #0x1                   	// #1
  4036d4:	mov	x2, xzr
  4036d8:	bl	4016bc <ferror@plt+0x11c>
  4036dc:	sub	x0, x29, #0x30
  4036e0:	mov	w1, #0x1                   	// #1
  4036e4:	mov	x2, xzr
  4036e8:	bl	4016bc <ferror@plt+0x11c>
  4036ec:	sub	x0, x29, #0x58
  4036f0:	mov	w1, wzr
  4036f4:	bl	401950 <ferror@plt+0x3b0>
  4036f8:	adrp	x1, 416000 <ferror@plt+0x14a60>
  4036fc:	add	x1, x1, #0x268
  403700:	sub	x0, x29, #0x30
  403704:	bl	404424 <ferror@plt+0x2e84>
  403708:	sub	w8, w0, #0x1
  40370c:	mov	w22, w0
  403710:	cmp	w8, #0x4
  403714:	b.cs	403758 <ferror@plt+0x21b8>  // b.hs, b.nlast
  403718:	mov	w23, wzr
  40371c:	mov	x21, xzr
  403720:	cmp	w22, #0x5
  403724:	b.eq	403744 <ferror@plt+0x21a4>  // b.none
  403728:	cbnz	w22, 4039a4 <ferror@plt+0x2404>
  40372c:	ldr	x8, [x26, #584]
  403730:	ldr	w9, [x8, #1128]
  403734:	ldr	w8, [x8, #1132]
  403738:	cmp	w9, w8
  40373c:	b.ne	40398c <ferror@plt+0x23ec>  // b.any
  403740:	mov	w22, wzr
  403744:	tbz	w23, #0, 403970 <ferror@plt+0x23d0>
  403748:	ldr	x8, [x26, #584]
  40374c:	mov	w0, #0x17                  	// #23
  403750:	ldr	x1, [x8, #16]
  403754:	b	403980 <ferror@plt+0x23e0>
  403758:	adrp	x19, 416000 <ferror@plt+0x14a60>
  40375c:	mov	x21, xzr
  403760:	mov	w23, wzr
  403764:	add	x19, x19, #0x268
  403768:	b	403794 <ferror@plt+0x21f4>
  40376c:	ldr	x8, [x26, #584]
  403770:	ldrb	w8, [x8, #1776]
  403774:	cbz	w8, 4038f4 <ferror@plt+0x2354>
  403778:	sub	x0, x29, #0x30
  40377c:	mov	x1, x19
  403780:	bl	404424 <ferror@plt+0x2e84>
  403784:	sub	w8, w0, #0x1
  403788:	mov	w22, w0
  40378c:	cmp	w8, #0x3
  403790:	b.ls	403720 <ferror@plt+0x2180>  // b.plast
  403794:	ldur	x24, [x29, #-40]
  403798:	cmp	x24, #0x2
  40379c:	b.cc	403720 <ferror@plt+0x2180>  // b.lo, b.ul, b.last
  4037a0:	ldr	x8, [x26, #584]
  4037a4:	cmp	w22, #0x8
  4037a8:	ldr	w9, [x8, #1128]
  4037ac:	b.eq	403720 <ferror@plt+0x2180>  // b.none
  4037b0:	ldr	w10, [x8, #1132]
  4037b4:	cmp	w9, w10
  4037b8:	b.ne	403720 <ferror@plt+0x2180>  // b.any
  4037bc:	ldr	x8, [x8, #1248]
  4037c0:	ldur	x20, [x29, #-48]
  4037c4:	mov	x9, xzr
  4037c8:	sub	x25, x24, #0x1
  4037cc:	ldrb	w8, [x8]
  4037d0:	b	403808 <ferror@plt+0x2268>
  4037d4:	cmp	w10, #0x2a
  4037d8:	cset	w10, eq  // eq = none
  4037dc:	cmp	w12, #0x2f
  4037e0:	and	w10, w23, w10
  4037e4:	cset	w12, eq  // eq = none
  4037e8:	and	w13, w10, w12
  4037ec:	tst	w10, w12
  4037f0:	mov	x21, xzr
  4037f4:	eor	w23, w23, w13
  4037f8:	csel	x9, x11, x9, ne  // ne = any
  4037fc:	add	x9, x9, #0x1
  403800:	cmp	x9, x25
  403804:	b.cs	4038b0 <ferror@plt+0x2310>  // b.hs, b.nlast
  403808:	ldrb	w10, [x20, x9]
  40380c:	tbnz	w23, #0, 403858 <ferror@plt+0x22b8>
  403810:	sub	x11, x9, #0x1
  403814:	cmp	x11, x25
  403818:	b.hi	403828 <ferror@plt+0x2288>  // b.pmore
  40381c:	ldrb	w11, [x20, x11]
  403820:	cmp	w11, #0x5c
  403824:	b.eq	403858 <ferror@plt+0x22b8>  // b.none
  403828:	cmp	w8, #0x64
  40382c:	b.ne	40384c <ferror@plt+0x22ac>  // b.any
  403830:	cmp	w10, #0x5b
  403834:	b.eq	40389c <ferror@plt+0x22fc>  // b.none
  403838:	cmp	w10, #0x5d
  40383c:	b.ne	4038a8 <ferror@plt+0x2308>  // b.any
  403840:	mov	w23, wzr
  403844:	sub	x21, x21, #0x1
  403848:	b	4037fc <ferror@plt+0x225c>
  40384c:	cmp	w10, #0x22
  403850:	cset	w11, eq  // eq = none
  403854:	eor	x21, x21, x11
  403858:	add	x11, x9, #0x1
  40385c:	cmp	x25, x11
  403860:	b.ls	4037fc <ferror@plt+0x225c>  // b.plast
  403864:	cmp	w8, #0x64
  403868:	b.eq	4037fc <ferror@plt+0x225c>  // b.none
  40386c:	cbnz	x21, 4037fc <ferror@plt+0x225c>
  403870:	ldrb	w12, [x20, x11]
  403874:	cmp	w10, #0x2f
  403878:	cset	w13, ne  // ne = any
  40387c:	cmp	w12, #0x2a
  403880:	b.ne	4037d4 <ferror@plt+0x2234>  // b.any
  403884:	orr	w13, w23, w13
  403888:	tbnz	w13, #0, 4037d4 <ferror@plt+0x2234>
  40388c:	mov	x21, xzr
  403890:	mov	w23, #0x1                   	// #1
  403894:	mov	x9, x11
  403898:	b	4037fc <ferror@plt+0x225c>
  40389c:	mov	w23, wzr
  4038a0:	add	x21, x21, #0x1
  4038a4:	b	4037fc <ferror@plt+0x225c>
  4038a8:	mov	w23, wzr
  4038ac:	b	4037fc <ferror@plt+0x225c>
  4038b0:	sub	x0, x29, #0x58
  4038b4:	mov	x1, x20
  4038b8:	bl	401cd0 <ferror@plt+0x730>
  4038bc:	cmp	x21, #0x0
  4038c0:	cset	w8, ne  // ne = any
  4038c4:	orr	w8, w23, w8
  4038c8:	tbnz	w8, #0, 403778 <ferror@plt+0x21d8>
  4038cc:	cmp	x25, #0x2
  4038d0:	b.cc	40376c <ferror@plt+0x21cc>  // b.lo, b.ul, b.last
  4038d4:	add	x8, x24, x20
  4038d8:	ldurb	w9, [x8, #-3]
  4038dc:	cmp	w9, #0x5c
  4038e0:	b.ne	40376c <ferror@plt+0x21cc>  // b.any
  4038e4:	ldurb	w8, [x8, #-2]
  4038e8:	cmp	w8, #0xa
  4038ec:	b.ne	40376c <ferror@plt+0x21cc>  // b.any
  4038f0:	b	403778 <ferror@plt+0x21d8>
  4038f4:	ldur	x0, [x29, #-88]
  4038f8:	mov	w1, #0x1                   	// #1
  4038fc:	bl	403a88 <ferror@plt+0x24e8>
  403900:	cbnz	w0, 403984 <ferror@plt+0x23e4>
  403904:	sub	x0, x29, #0x58
  403908:	bl	401dd4 <ferror@plt+0x834>
  40390c:	cmp	w22, #0x5
  403910:	b.ne	403778 <ferror@plt+0x21d8>  // b.any
  403914:	mov	x21, xzr
  403918:	mov	w23, wzr
  40391c:	b	40372c <ferror@plt+0x218c>
  403920:	ldrb	w8, [x0, #1138]
  403924:	tst	w8, #0x6
  403928:	b.ne	403548 <ferror@plt+0x1fa8>  // b.any
  40392c:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  403930:	ldr	x1, [x8, #528]
  403934:	bl	4028a8 <ferror@plt+0x1308>
  403938:	ldr	x0, [x26, #584]
  40393c:	adrp	x1, 41a000 <ferror@plt+0x18a60>
  403940:	add	x1, x1, #0xdcb
  403944:	bl	404058 <ferror@plt+0x2ab8>
  403948:	mov	w22, w0
  40394c:	cbnz	w0, 4033e0 <ferror@plt+0x1e40>
  403950:	ldr	x0, [x26, #584]
  403954:	ldr	w8, [x0, #32]
  403958:	cbz	w8, 403548 <ferror@plt+0x1fa8>
  40395c:	ldr	x8, [x0, #1792]
  403960:	blr	x8
  403964:	mov	w22, w0
  403968:	cbz	w0, 403950 <ferror@plt+0x23b0>
  40396c:	b	4033e0 <ferror@plt+0x1e40>
  403970:	ldr	x8, [x26, #584]
  403974:	cbz	x21, 403994 <ferror@plt+0x23f4>
  403978:	ldr	x1, [x8, #16]
  40397c:	mov	w0, #0x16                  	// #22
  403980:	bl	402bd4 <ferror@plt+0x1634>
  403984:	mov	w22, w0
  403988:	b	4039a4 <ferror@plt+0x2404>
  40398c:	mov	w22, #0x8                   	// #8
  403990:	b	4039a4 <ferror@plt+0x2404>
  403994:	ldr	x9, [x8, #1248]
  403998:	ldrb	w9, [x9]
  40399c:	cmp	w9, #0x64
  4039a0:	b.ne	4039b8 <ferror@plt+0x2418>  // b.any
  4039a4:	sub	x0, x29, #0x30
  4039a8:	bl	401f9c <ferror@plt+0x9fc>
  4039ac:	sub	x0, x29, #0x58
  4039b0:	bl	401f9c <ferror@plt+0x9fc>
  4039b4:	b	4033e0 <ferror@plt+0x1e40>
  4039b8:	ldr	x9, [x8, #88]
  4039bc:	cmp	x9, #0x1
  4039c0:	b.ne	4039dc <ferror@plt+0x243c>  // b.any
  4039c4:	add	x0, x8, #0x50
  4039c8:	mov	x1, xzr
  4039cc:	bl	401f84 <ferror@plt+0x9e4>
  4039d0:	ldrh	w8, [x0]
  4039d4:	cbz	w8, 4039a4 <ferror@plt+0x2404>
  4039d8:	ldr	x8, [x26, #584]
  4039dc:	ldr	x1, [x8, #16]
  4039e0:	mov	w0, #0x20                  	// #32
  4039e4:	b	403980 <ferror@plt+0x23e0>
  4039e8:	mov	w0, #0x4                   	// #4
  4039ec:	bl	402e1c <ferror@plt+0x187c>
  4039f0:	mov	w0, #0x5                   	// #5
  4039f4:	bl	402e1c <ferror@plt+0x187c>
  4039f8:	stp	x29, x30, [sp, #-48]!
  4039fc:	stp	x22, x21, [sp, #16]
  403a00:	stp	x20, x19, [sp, #32]
  403a04:	mov	x29, sp
  403a08:	mov	w20, w0
  403a0c:	bl	401550 <__errno_location@plt>
  403a10:	adrp	x22, 42c000 <ferror@plt+0x2aa60>
  403a14:	ldr	w21, [x0]
  403a18:	ldr	x8, [x22, #584]
  403a1c:	mov	x19, x0
  403a20:	cmp	w20, #0x2
  403a24:	b.ne	403a6c <ferror@plt+0x24cc>  // b.any
  403a28:	ldrb	w20, [x8, #1136]
  403a2c:	ldr	x1, [x8, #1120]
  403a30:	mov	w0, #0x2                   	// #2
  403a34:	mov	x2, x20
  403a38:	bl	401400 <write@plt>
  403a3c:	ldr	x8, [x22, #584]
  403a40:	cmp	x0, x20
  403a44:	b.ne	403a54 <ferror@plt+0x24b4>  // b.any
  403a48:	ldr	w9, [x8, #1128]
  403a4c:	add	w9, w9, #0x1
  403a50:	str	w9, [x8, #1128]
  403a54:	ldr	w9, [x8, #1128]
  403a58:	mov	w10, #0x7fffffff            	// #2147483647
  403a5c:	cmp	w9, w10
  403a60:	b.ne	403a74 <ferror@plt+0x24d4>  // b.any
  403a64:	mov	w9, #0x1                   	// #1
  403a68:	b	403a70 <ferror@plt+0x24d0>
  403a6c:	mov	w9, #0x7fffffff            	// #2147483647
  403a70:	str	w9, [x8, #1128]
  403a74:	str	w21, [x19]
  403a78:	ldp	x20, x19, [sp, #32]
  403a7c:	ldp	x22, x21, [sp, #16]
  403a80:	ldp	x29, x30, [sp], #48
  403a84:	ret
  403a88:	stp	x29, x30, [sp, #-96]!
  403a8c:	stp	x28, x27, [sp, #16]
  403a90:	adrp	x27, 42c000 <ferror@plt+0x2aa60>
  403a94:	ldr	x8, [x27, #584]
  403a98:	stp	x20, x19, [sp, #80]
  403a9c:	mov	w19, w1
  403aa0:	mov	x1, x0
  403aa4:	mov	x0, x8
  403aa8:	stp	x26, x25, [sp, #32]
  403aac:	stp	x24, x23, [sp, #48]
  403ab0:	stp	x22, x21, [sp, #64]
  403ab4:	mov	x29, sp
  403ab8:	bl	404058 <ferror@plt+0x2ab8>
  403abc:	mov	w20, w0
  403ac0:	cbnz	w0, 403b94 <ferror@plt+0x25f4>
  403ac4:	b	403ad4 <ferror@plt+0x2534>
  403ac8:	ldr	x8, [x0, #1792]
  403acc:	blr	x8
  403ad0:	cbnz	w0, 403b30 <ferror@plt+0x2590>
  403ad4:	ldr	x0, [x27, #584]
  403ad8:	ldr	w8, [x0, #32]
  403adc:	cbnz	w8, 403ac8 <ferror@plt+0x2528>
  403ae0:	ldr	x8, [x0, #1248]
  403ae4:	ldrb	w8, [x8]
  403ae8:	cmp	w8, #0x64
  403aec:	b.ne	403b38 <ferror@plt+0x2598>  // b.any
  403af0:	add	x0, x0, #0x138
  403af4:	bl	40d060 <ferror@plt+0xbac0>
  403af8:	ldr	x8, [x27, #584]
  403afc:	mov	w20, w0
  403b00:	ldrb	w8, [x8, #1138]
  403b04:	tbz	w8, #5, 403b94 <ferror@plt+0x25f4>
  403b08:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  403b0c:	ldr	x21, [x8, #560]
  403b10:	mov	x0, x21
  403b14:	bl	4014d0 <fflush@plt>
  403b18:	tbnz	w0, #31, 403b28 <ferror@plt+0x2588>
  403b1c:	mov	x0, x21
  403b20:	bl	4015a0 <ferror@plt>
  403b24:	cbz	w0, 403b94 <ferror@plt+0x25f4>
  403b28:	mov	w0, #0x5                   	// #5
  403b2c:	bl	402e1c <ferror@plt+0x187c>
  403b30:	mov	w20, w0
  403b34:	b	403b94 <ferror@plt+0x25f4>
  403b38:	add	x0, x0, #0x50
  403b3c:	mov	x1, xzr
  403b40:	bl	401f84 <ferror@plt+0x9e4>
  403b44:	tbnz	w19, #0, 403b6c <ferror@plt+0x25cc>
  403b48:	mov	x8, x0
  403b4c:	ldr	x0, [x27, #584]
  403b50:	ldr	x9, [x0, #88]
  403b54:	cmp	x9, #0x1
  403b58:	b.ne	403b6c <ferror@plt+0x25cc>  // b.any
  403b5c:	ldrh	w8, [x8]
  403b60:	cmp	w8, #0x100
  403b64:	b.ne	403b6c <ferror@plt+0x25cc>  // b.any
  403b68:	bl	411ac0 <ferror@plt+0x10520>
  403b6c:	ldr	x8, [x27, #584]
  403b70:	ldr	x9, [x8, #88]
  403b74:	cmp	x9, #0x1
  403b78:	b.ne	403b90 <ferror@plt+0x25f0>  // b.any
  403b7c:	add	x0, x8, #0x50
  403b80:	mov	x1, xzr
  403b84:	bl	401f84 <ferror@plt+0x9e4>
  403b88:	ldrh	w8, [x0]
  403b8c:	cbz	w8, 403ddc <ferror@plt+0x283c>
  403b90:	mov	w20, wzr
  403b94:	ldr	x28, [x27, #584]
  403b98:	mov	x1, xzr
  403b9c:	add	x21, x28, #0x218
  403ba0:	mov	x0, x21
  403ba4:	bl	401f2c <ferror@plt+0x98c>
  403ba8:	mov	x22, x0
  403bac:	add	x0, x28, #0x1f0
  403bb0:	mov	x1, xzr
  403bb4:	bl	401f2c <ferror@plt+0x98c>
  403bb8:	ldr	x8, [x27, #584]
  403bbc:	mov	x23, x0
  403bc0:	ldr	x9, [x8, #1248]
  403bc4:	ldrb	w9, [x9]
  403bc8:	cmp	w9, #0x64
  403bcc:	b.ne	403cc4 <ferror@plt+0x2724>  // b.any
  403bd0:	mov	w26, wzr
  403bd4:	ldr	x9, [x8, #624]
  403bd8:	cbz	x9, 403c3c <ferror@plt+0x269c>
  403bdc:	mov	x24, xzr
  403be0:	b	403bf8 <ferror@plt+0x2658>
  403be4:	ldr	x8, [x27, #584]
  403be8:	add	x24, x24, #0x1
  403bec:	ldr	x9, [x8, #624]
  403bf0:	cmp	x24, x9
  403bf4:	b.cs	403c2c <ferror@plt+0x268c>  // b.hs, b.nlast
  403bf8:	add	x0, x8, #0x268
  403bfc:	mov	x1, x24
  403c00:	bl	401f2c <ferror@plt+0x98c>
  403c04:	mov	x1, xzr
  403c08:	mov	x25, x0
  403c0c:	bl	401f84 <ferror@plt+0x9e4>
  403c10:	ldr	x8, [x25, #8]
  403c14:	cmp	x8, #0x1
  403c18:	b.ne	403c2c <ferror@plt+0x268c>  // b.any
  403c1c:	ldr	x8, [x0]
  403c20:	cbnz	x8, 403be4 <ferror@plt+0x2644>
  403c24:	ldr	x8, [x0, #32]
  403c28:	cbnz	x8, 403be4 <ferror@plt+0x2644>
  403c2c:	ldr	x8, [x27, #584]
  403c30:	ldr	x9, [x8, #624]
  403c34:	cmp	x24, x9
  403c38:	b.ne	403cfc <ferror@plt+0x275c>  // b.any
  403c3c:	ldr	x9, [x8, #704]
  403c40:	cbz	x9, 403d14 <ferror@plt+0x2774>
  403c44:	mov	x24, xzr
  403c48:	b	403c68 <ferror@plt+0x26c8>
  403c4c:	cmp	x25, x8
  403c50:	b.ne	403d04 <ferror@plt+0x2764>  // b.any
  403c54:	ldr	x8, [x27, #584]
  403c58:	add	x24, x24, #0x1
  403c5c:	ldr	x9, [x8, #704]
  403c60:	cmp	x24, x9
  403c64:	b.cs	403d0c <ferror@plt+0x276c>  // b.hs, b.nlast
  403c68:	add	x0, x8, #0x2b8
  403c6c:	mov	x1, x24
  403c70:	bl	401f2c <ferror@plt+0x98c>
  403c74:	mov	x1, xzr
  403c78:	bl	401f84 <ferror@plt+0x9e4>
  403c7c:	ldr	x8, [x0, #8]
  403c80:	cbz	x8, 403c54 <ferror@plt+0x26b4>
  403c84:	mov	x26, x0
  403c88:	mov	x25, xzr
  403c8c:	b	403ca0 <ferror@plt+0x2700>
  403c90:	ldr	x8, [x26, #8]
  403c94:	add	x25, x25, #0x1
  403c98:	cmp	x25, x8
  403c9c:	b.cs	403c4c <ferror@plt+0x26ac>  // b.hs, b.nlast
  403ca0:	mov	x0, x26
  403ca4:	mov	x1, x25
  403ca8:	bl	401f2c <ferror@plt+0x98c>
  403cac:	ldr	x8, [x0]
  403cb0:	cbnz	x8, 403c90 <ferror@plt+0x26f0>
  403cb4:	ldr	x8, [x0, #32]
  403cb8:	cbnz	x8, 403c90 <ferror@plt+0x26f0>
  403cbc:	ldr	x8, [x26, #8]
  403cc0:	b	403c4c <ferror@plt+0x26ac>
  403cc4:	ldr	x9, [x8, #88]
  403cc8:	cmp	x9, #0x1
  403ccc:	b.ne	403da0 <ferror@plt+0x2800>  // b.any
  403cd0:	add	x0, x8, #0x50
  403cd4:	mov	x1, xzr
  403cd8:	bl	401f84 <ferror@plt+0x9e4>
  403cdc:	ldr	x8, [x27, #584]
  403ce0:	ldrh	w10, [x0]
  403ce4:	ldr	x9, [x8, #1248]
  403ce8:	cmp	w10, #0x0
  403cec:	cset	w26, eq  // eq = none
  403cf0:	ldrb	w9, [x9]
  403cf4:	cmp	w9, #0x64
  403cf8:	b.eq	403bd4 <ferror@plt+0x2634>  // b.none
  403cfc:	cbnz	w26, 403d14 <ferror@plt+0x2774>
  403d00:	b	403da0 <ferror@plt+0x2800>
  403d04:	ldr	x8, [x27, #584]
  403d08:	ldr	x9, [x8, #704]
  403d0c:	cmp	x24, x9
  403d10:	b.ne	403da0 <ferror@plt+0x2800>  // b.any
  403d14:	ldr	x9, [x28, #504]
  403d18:	cmp	x9, #0x1
  403d1c:	b.ne	403da0 <ferror@plt+0x2800>  // b.any
  403d20:	ldr	x9, [x28, #464]
  403d24:	cbnz	x9, 403da0 <ferror@plt+0x2800>
  403d28:	ldr	x9, [x23, #8]
  403d2c:	ldr	x10, [x22, #8]
  403d30:	cmp	x9, x10
  403d34:	b.ne	403da0 <ferror@plt+0x2800>  // b.any
  403d38:	ldr	x8, [x8, #1248]
  403d3c:	ldrb	w8, [x8]
  403d40:	cmp	w8, #0x64
  403d44:	b.eq	403d54 <ferror@plt+0x27b4>  // b.none
  403d48:	ldr	x1, [x22, #48]
  403d4c:	add	x0, x22, #0x28
  403d50:	bl	401750 <ferror@plt+0x1b0>
  403d54:	ldr	x1, [x22, #136]
  403d58:	add	x0, x22, #0x80
  403d5c:	bl	401750 <ferror@plt+0x1b0>
  403d60:	ldr	x1, [x22, #176]
  403d64:	add	x0, x22, #0xa8
  403d68:	bl	401750 <ferror@plt+0x1b0>
  403d6c:	ldr	x1, [x22, #8]
  403d70:	mov	x0, x22
  403d74:	bl	401750 <ferror@plt+0x1b0>
  403d78:	str	xzr, [x23, #8]
  403d7c:	ldr	x8, [x27, #584]
  403d80:	ldr	x8, [x8, #1248]
  403d84:	ldrb	w8, [x8]
  403d88:	cmp	w8, #0x64
  403d8c:	b.ne	403da0 <ferror@plt+0x2800>  // b.any
  403d90:	ldr	x8, [x28, #544]
  403d94:	mov	x0, x21
  403d98:	sub	x1, x8, #0x2
  403d9c:	bl	401750 <ferror@plt+0x1b0>
  403da0:	cmp	w20, #0x7
  403da4:	b.eq	403dbc <ferror@plt+0x281c>  // b.none
  403da8:	ldr	x8, [x27, #584]
  403dac:	ldrb	w8, [x8, #1138]
  403db0:	tbz	w8, #5, 403dbc <ferror@plt+0x281c>
  403db4:	tbz	w19, #0, 403dbc <ferror@plt+0x281c>
  403db8:	mov	w20, wzr
  403dbc:	mov	w0, w20
  403dc0:	ldp	x20, x19, [sp, #80]
  403dc4:	ldp	x22, x21, [sp, #64]
  403dc8:	ldp	x24, x23, [sp, #48]
  403dcc:	ldp	x26, x25, [sp, #32]
  403dd0:	ldp	x28, x27, [sp, #16]
  403dd4:	ldp	x29, x30, [sp], #96
  403dd8:	ret
  403ddc:	ldr	x0, [x27, #584]
  403de0:	b	403af0 <ferror@plt+0x2550>
  403de4:	stp	x29, x30, [sp, #-32]!
  403de8:	ldr	x8, [x0, #280]
  403dec:	str	x19, [sp, #16]
  403df0:	mov	x19, x0
  403df4:	str	x1, [x0, #296]
  403df8:	add	x0, x8, #0xe0
  403dfc:	mov	x29, sp
  403e00:	bl	401f2c <ferror@plt+0x98c>
  403e04:	str	x0, [x19, #288]
  403e08:	ldr	x19, [sp, #16]
  403e0c:	ldp	x29, x30, [sp], #32
  403e10:	ret
  403e14:	stp	x29, x30, [sp, #-32]!
  403e18:	str	x19, [sp, #16]
  403e1c:	mov	x19, x0
  403e20:	ldr	x0, [x0, #280]
  403e24:	and	w2, w2, #0x1
  403e28:	mov	x29, sp
  403e2c:	bl	40cae8 <ferror@plt+0xb548>
  403e30:	ldr	x8, [x19, #288]
  403e34:	ldr	x19, [sp, #16]
  403e38:	mov	x1, x0
  403e3c:	mov	x0, x8
  403e40:	ldp	x29, x30, [sp], #32
  403e44:	b	401a10 <ferror@plt+0x470>
  403e48:	sub	sp, sp, #0x80
  403e4c:	stp	x29, x30, [sp, #64]
  403e50:	stp	x22, x21, [sp, #96]
  403e54:	stp	x20, x19, [sp, #112]
  403e58:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  403e5c:	ldr	x8, [x8, #584]
  403e60:	mov	w19, w2
  403e64:	mov	x22, x1
  403e68:	mov	x20, x0
  403e6c:	ldr	x8, [x8, #1248]
  403e70:	str	x23, [sp, #80]
  403e74:	add	x29, sp, #0x40
  403e78:	ldrb	w8, [x8]
  403e7c:	cmp	w8, #0x64
  403e80:	b.ne	403e98 <ferror@plt+0x28f8>  // b.any
  403e84:	ldr	x8, [x20, #280]
  403e88:	mov	x1, xzr
  403e8c:	add	x0, x8, #0xe0
  403e90:	bl	401f2c <ferror@plt+0x98c>
  403e94:	b	403e9c <ferror@plt+0x28fc>
  403e98:	ldr	x0, [x20, #288]
  403e9c:	and	w8, w19, #0xff
  403ea0:	mov	w9, #0x80                  	// #128
  403ea4:	cmp	w8, #0x2e
  403ea8:	mov	w8, #0xa8                  	// #168
  403eac:	csel	x8, x8, x9, eq  // eq = none
  403eb0:	add	x23, x0, x8
  403eb4:	ldr	x21, [x23, #8]
  403eb8:	b.ne	403f08 <ferror@plt+0x2968>  // b.any
  403ebc:	adrp	x8, 418000 <ferror@plt+0x16a60>
  403ec0:	ldrb	w8, [x8, #1985]
  403ec4:	ldrb	w9, [x22]
  403ec8:	cmp	w8, w9
  403ecc:	b.ne	403f18 <ferror@plt+0x2978>  // b.any
  403ed0:	adrp	x8, 418000 <ferror@plt+0x16a60>
  403ed4:	add	x8, x8, #0x7c1
  403ed8:	ldrb	w8, [x8, #1]
  403edc:	ldrb	w9, [x22, #1]
  403ee0:	cmp	w8, w9
  403ee4:	b.ne	403f18 <ferror@plt+0x2978>  // b.any
  403ee8:	ldr	x0, [x20, #288]
  403eec:	ldp	x20, x19, [sp, #112]
  403ef0:	ldp	x22, x21, [sp, #96]
  403ef4:	ldr	x23, [sp, #80]
  403ef8:	ldp	x29, x30, [sp, #64]
  403efc:	mov	w1, #0x32                  	// #50
  403f00:	add	sp, sp, #0x80
  403f04:	b	401950 <ferror@plt+0x3b0>
  403f08:	mov	x0, x22
  403f0c:	bl	402eb0 <ferror@plt+0x1910>
  403f10:	str	x0, [sp]
  403f14:	b	403f34 <ferror@plt+0x2994>
  403f18:	mov	x0, x22
  403f1c:	bl	402eb0 <ferror@plt+0x1910>
  403f20:	mov	x8, #0xffffffffffffffff    	// #-1
  403f24:	movi	v0.2d, #0x0
  403f28:	stp	x0, x8, [sp]
  403f2c:	stp	q0, q0, [sp, #16]
  403f30:	str	q0, [sp, #48]
  403f34:	mov	x1, sp
  403f38:	mov	x0, x23
  403f3c:	bl	401890 <ferror@plt+0x2f0>
  403f40:	ldr	x8, [x20, #280]
  403f44:	ldr	x1, [x20, #296]
  403f48:	add	x0, x8, #0xe0
  403f4c:	bl	401f2c <ferror@plt+0x98c>
  403f50:	mov	w1, w19
  403f54:	str	x0, [x20, #288]
  403f58:	bl	401950 <ferror@plt+0x3b0>
  403f5c:	ldr	x0, [x20, #288]
  403f60:	mov	x1, x21
  403f64:	bl	401a10 <ferror@plt+0x470>
  403f68:	ldp	x20, x19, [sp, #112]
  403f6c:	ldp	x22, x21, [sp, #96]
  403f70:	ldr	x23, [sp, #80]
  403f74:	ldp	x29, x30, [sp, #64]
  403f78:	add	sp, sp, #0x80
  403f7c:	ret
  403f80:	stp	x29, x30, [sp, #-48]!
  403f84:	stp	x22, x21, [sp, #16]
  403f88:	stp	x20, x19, [sp, #32]
  403f8c:	mov	x20, x0
  403f90:	ldr	x21, [x20, #40]!
  403f94:	mov	x19, x0
  403f98:	mov	w1, #0x65                  	// #101
  403f9c:	mov	x29, sp
  403fa0:	mov	x0, x21
  403fa4:	bl	4014b0 <strchr@plt>
  403fa8:	cbz	x0, 40403c <ferror@plt+0x2a9c>
  403fac:	strb	wzr, [x0]
  403fb0:	ldr	x1, [x19, #40]
  403fb4:	sub	x22, x0, x21
  403fb8:	mov	w2, #0x2e                  	// #46
  403fbc:	mov	x0, x19
  403fc0:	add	x21, x22, #0x1
  403fc4:	bl	403e48 <ferror@plt+0x28a8>
  403fc8:	mov	x0, x20
  403fcc:	mov	x1, x21
  403fd0:	bl	401f2c <ferror@plt+0x98c>
  403fd4:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  403fd8:	ldr	x8, [x8, #584]
  403fdc:	ldrb	w9, [x0]
  403fe0:	mov	w10, #0x2d                  	// #45
  403fe4:	mov	w11, #0x5f                  	// #95
  403fe8:	ldr	x8, [x8, #1248]
  403fec:	mov	x0, x20
  403ff0:	ldrb	w8, [x8]
  403ff4:	cmp	w8, #0x64
  403ff8:	csel	w8, w11, w10, eq  // eq = none
  403ffc:	add	x10, x22, #0x2
  404000:	cmp	w8, w9
  404004:	csinc	x1, x10, x22, eq  // eq = none
  404008:	mov	w8, #0xe                   	// #14
  40400c:	cinc	w21, w8, eq  // eq = none
  404010:	bl	401f2c <ferror@plt+0x98c>
  404014:	mov	x1, x0
  404018:	mov	w2, #0x2e                  	// #46
  40401c:	mov	x0, x19
  404020:	bl	403e48 <ferror@plt+0x28a8>
  404024:	ldr	x0, [x19, #288]
  404028:	mov	w1, w21
  40402c:	ldp	x20, x19, [sp, #32]
  404030:	ldp	x22, x21, [sp, #16]
  404034:	ldp	x29, x30, [sp], #48
  404038:	b	401950 <ferror@plt+0x3b0>
  40403c:	mov	x0, x19
  404040:	mov	x1, x21
  404044:	ldp	x20, x19, [sp, #32]
  404048:	ldp	x22, x21, [sp, #16]
  40404c:	mov	w2, #0x2e                  	// #46
  404050:	ldp	x29, x30, [sp], #48
  404054:	b	403e48 <ferror@plt+0x28a8>
  404058:	stp	x29, x30, [sp, #-32]!
  40405c:	stp	x20, x19, [sp, #16]
  404060:	ldr	x8, [x0, #280]
  404064:	mov	x19, x1
  404068:	ldr	x1, [x0, #296]
  40406c:	mov	x20, x0
  404070:	add	x0, x8, #0xe0
  404074:	mov	x29, sp
  404078:	bl	401f2c <ferror@plt+0x98c>
  40407c:	str	x0, [x20, #288]
  404080:	mov	x0, x20
  404084:	mov	x1, x19
  404088:	ldp	x20, x19, [sp, #16]
  40408c:	ldp	x29, x30, [sp], #32
  404090:	b	402964 <ferror@plt+0x13c4>
  404094:	stp	x29, x30, [sp, #-32]!
  404098:	stp	x20, x19, [sp, #16]
  40409c:	ldr	x8, [x0, #296]
  4040a0:	mov	x20, x0
  4040a4:	mov	w19, w1
  4040a8:	mov	x29, sp
  4040ac:	cbz	x8, 4040d0 <ferror@plt+0x2b30>
  4040b0:	ldr	x0, [x20, #288]
  4040b4:	bl	4108b8 <ferror@plt+0xf318>
  4040b8:	ldr	x8, [x20, #280]
  4040bc:	mov	x1, xzr
  4040c0:	str	xzr, [x20, #296]
  4040c4:	add	x0, x8, #0xe0
  4040c8:	bl	401f2c <ferror@plt+0x98c>
  4040cc:	str	x0, [x20, #288]
  4040d0:	ldr	x8, [x20, #24]
  4040d4:	str	wzr, [x20, #32]
  4040d8:	strb	wzr, [x20, #304]
  4040dc:	str	x8, [x20, #8]
  4040e0:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  4040e4:	ldr	x8, [x8, #584]
  4040e8:	ldr	x8, [x8, #1248]
  4040ec:	ldrb	w8, [x8]
  4040f0:	cmp	w8, #0x64
  4040f4:	b.eq	40412c <ferror@plt+0x2b8c>  // b.none
  4040f8:	ldr	x8, [x20, #88]
  4040fc:	add	x0, x20, #0x50
  404100:	sub	x1, x8, #0x1
  404104:	bl	401750 <ferror@plt+0x1b0>
  404108:	ldr	x1, [x20, #128]
  40410c:	add	x0, x20, #0x78
  404110:	bl	401750 <ferror@plt+0x1b0>
  404114:	ldr	x1, [x20, #168]
  404118:	add	x0, x20, #0xa0
  40411c:	bl	401750 <ferror@plt+0x1b0>
  404120:	ldr	x1, [x20, #208]
  404124:	add	x0, x20, #0xc8
  404128:	bl	401750 <ferror@plt+0x1b0>
  40412c:	ldr	x0, [x20, #280]
  404130:	mov	w1, w19
  404134:	ldp	x20, x19, [sp, #16]
  404138:	ldp	x29, x30, [sp], #32
  40413c:	b	40cf64 <ferror@plt+0xb9c4>
  404140:	stp	x29, x30, [sp, #-32]!
  404144:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  404148:	ldr	x8, [x8, #584]
  40414c:	str	x19, [sp, #16]
  404150:	mov	x19, x0
  404154:	mov	x29, sp
  404158:	ldr	x8, [x8, #1248]
  40415c:	ldrb	w8, [x8]
  404160:	cmp	w8, #0x64
  404164:	b.eq	404190 <ferror@plt+0x2bf0>  // b.none
  404168:	add	x0, x19, #0x50
  40416c:	bl	401f9c <ferror@plt+0x9fc>
  404170:	add	x0, x19, #0x78
  404174:	bl	401f9c <ferror@plt+0x9fc>
  404178:	add	x0, x19, #0xa0
  40417c:	bl	401f9c <ferror@plt+0x9fc>
  404180:	add	x0, x19, #0xc8
  404184:	bl	401f9c <ferror@plt+0x9fc>
  404188:	add	x0, x19, #0xf0
  40418c:	bl	401f9c <ferror@plt+0x9fc>
  404190:	mov	x0, x19
  404194:	ldr	x19, [sp, #16]
  404198:	ldp	x29, x30, [sp], #32
  40419c:	b	4028a0 <ferror@plt+0x1300>
  4041a0:	sub	sp, sp, #0x40
  4041a4:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  4041a8:	ldr	x8, [x8, #584]
  4041ac:	stp	x29, x30, [sp, #16]
  4041b0:	add	x29, sp, #0x10
  4041b4:	stp	x22, x21, [sp, #32]
  4041b8:	stp	x20, x19, [sp, #48]
  4041bc:	sturh	wzr, [x29, #-4]
  4041c0:	ldr	x8, [x8, #1248]
  4041c4:	mov	x19, x2
  4041c8:	mov	x20, x1
  4041cc:	mov	x21, x0
  4041d0:	ldrb	w8, [x8]
  4041d4:	cmp	w8, #0x64
  4041d8:	b.eq	40423c <ferror@plt+0x2c9c>  // b.none
  4041dc:	add	x22, x21, #0x50
  4041e0:	mov	w1, #0x2                   	// #2
  4041e4:	mov	x0, x22
  4041e8:	mov	x2, xzr
  4041ec:	bl	4016bc <ferror@plt+0x11c>
  4041f0:	sub	x1, x29, #0x4
  4041f4:	mov	x0, x22
  4041f8:	bl	401890 <ferror@plt+0x2f0>
  4041fc:	add	x0, x21, #0x78
  404200:	mov	w1, #0x18                  	// #24
  404204:	mov	x2, xzr
  404208:	bl	4016bc <ferror@plt+0x11c>
  40420c:	add	x0, x21, #0xa0
  404210:	mov	w1, #0x8                   	// #8
  404214:	mov	x2, xzr
  404218:	bl	4016bc <ferror@plt+0x11c>
  40421c:	add	x0, x21, #0xc8
  404220:	mov	w1, #0x4                   	// #4
  404224:	mov	x2, xzr
  404228:	bl	4016bc <ferror@plt+0x11c>
  40422c:	add	x0, x21, #0xf0
  404230:	mov	w1, #0x1                   	// #1
  404234:	mov	x2, xzr
  404238:	bl	4016bc <ferror@plt+0x11c>
  40423c:	mov	x0, x21
  404240:	bl	402890 <ferror@plt+0x12f0>
  404244:	add	x0, x20, #0xe0
  404248:	mov	x1, x19
  40424c:	str	x20, [x21, #280]
  404250:	strb	wzr, [x21, #304]
  404254:	str	x19, [x21, #296]
  404258:	bl	401f2c <ferror@plt+0x98c>
  40425c:	str	x0, [x21, #288]
  404260:	ldp	x20, x19, [sp, #48]
  404264:	ldp	x22, x21, [sp, #32]
  404268:	ldp	x29, x30, [sp, #16]
  40426c:	add	sp, sp, #0x40
  404270:	ret
  404274:	sub	sp, sp, #0x60
  404278:	stp	x29, x30, [sp, #16]
  40427c:	add	x29, sp, #0x10
  404280:	stp	x26, x25, [sp, #32]
  404284:	stp	x24, x23, [sp, #48]
  404288:	stp	x22, x21, [sp, #64]
  40428c:	stp	x20, x19, [sp, #80]
  404290:	sturb	wzr, [x29, #-4]
  404294:	ldr	x8, [x0, #8]
  404298:	mov	x20, x1
  40429c:	mov	x19, x0
  4042a0:	mov	x1, x8
  4042a4:	bl	401750 <ferror@plt+0x1b0>
  4042a8:	adrp	x22, 42c000 <ferror@plt+0x2aa60>
  4042ac:	ldr	x8, [x22, #584]
  4042b0:	ldrh	w9, [x8, #1138]
  4042b4:	tbnz	w9, #7, 4042e4 <ferror@plt+0x2d44>
  4042b8:	tst	x9, #0x6
  4042bc:	b.ne	4042e4 <ferror@plt+0x2d44>  // b.any
  4042c0:	ldrb	w9, [x8, #1141]
  4042c4:	cbz	w9, 4042e4 <ferror@plt+0x2d44>
  4042c8:	adrp	x21, 42c000 <ferror@plt+0x2aa60>
  4042cc:	ldr	x1, [x21, #536]
  4042d0:	mov	x0, x20
  4042d4:	bl	402b38 <ferror@plt+0x1598>
  4042d8:	ldr	x0, [x21, #536]
  4042dc:	bl	402ed0 <ferror@plt+0x1930>
  4042e0:	ldr	x8, [x22, #584]
  4042e4:	ldr	w9, [x8, #1128]
  4042e8:	ldr	w8, [x8, #1132]
  4042ec:	cmp	w9, w8
  4042f0:	b.ne	4043c0 <ferror@plt+0x2e20>  // b.any
  4042f4:	adrp	x21, 418000 <ferror@plt+0x16a60>
  4042f8:	adrp	x23, 42c000 <ferror@plt+0x2aa60>
  4042fc:	mov	w24, #0x7fffffff            	// #2147483647
  404300:	mov	w25, #0x120                 	// #288
  404304:	adrp	x26, 42c000 <ferror@plt+0x2aa60>
  404308:	add	x21, x21, #0x8e0
  40430c:	ldr	x0, [x23, #568]
  404310:	bl	401350 <fgetc@plt>
  404314:	cmn	w0, #0x1
  404318:	b.eq	404330 <ferror@plt+0x2d90>  // b.none
  40431c:	sturb	w0, [x29, #-4]
  404320:	sub	x1, x29, #0x4
  404324:	mov	x0, x19
  404328:	bl	401890 <ferror@plt+0x2f0>
  40432c:	b	4043a0 <ferror@plt+0x2e00>
  404330:	bl	401550 <__errno_location@plt>
  404334:	ldr	w8, [x0]
  404338:	cmp	w8, #0x4
  40433c:	b.ne	404400 <ferror@plt+0x2e60>  // b.any
  404340:	ldr	x8, [x22, #584]
  404344:	ldr	w9, [x8, #1128]
  404348:	cmp	w9, w24
  40434c:	b.eq	404414 <ferror@plt+0x2e74>  // b.none
  404350:	ldr	w9, [x8, #1128]
  404354:	ldrh	w10, [x8, #1138]
  404358:	str	w9, [x8, #1132]
  40435c:	tst	w10, w25
  404360:	b.eq	40441c <ferror@plt+0x2e7c>  // b.none
  404364:	ldr	x1, [x26, #536]
  404368:	mov	x0, x21
  40436c:	bl	402b38 <ferror@plt+0x1598>
  404370:	ldr	x8, [x22, #584]
  404374:	ldrh	w9, [x8, #1138]
  404378:	tbnz	w9, #7, 404398 <ferror@plt+0x2df8>
  40437c:	tst	x9, #0x6
  404380:	b.ne	404398 <ferror@plt+0x2df8>  // b.any
  404384:	ldrb	w8, [x8, #1141]
  404388:	cbz	w8, 404398 <ferror@plt+0x2df8>
  40438c:	ldr	x1, [x26, #536]
  404390:	mov	x0, x20
  404394:	bl	402b38 <ferror@plt+0x1598>
  404398:	ldr	x0, [x26, #536]
  40439c:	bl	402ed0 <ferror@plt+0x1930>
  4043a0:	ldr	x8, [x22, #584]
  4043a4:	ldr	w9, [x8, #1128]
  4043a8:	ldr	w8, [x8, #1132]
  4043ac:	cmp	w9, w8
  4043b0:	b.ne	4043c0 <ferror@plt+0x2e20>  // b.any
  4043b4:	ldurb	w8, [x29, #-4]
  4043b8:	cmp	w8, #0xa
  4043bc:	b.ne	40430c <ferror@plt+0x2d6c>  // b.any
  4043c0:	mov	x0, x19
  4043c4:	mov	w1, wzr
  4043c8:	bl	401950 <ferror@plt+0x3b0>
  4043cc:	ldr	x8, [x22, #584]
  4043d0:	ldr	w9, [x8, #1128]
  4043d4:	ldr	w8, [x8, #1132]
  4043d8:	cmp	w9, w8
  4043dc:	cset	w8, ne  // ne = any
  4043e0:	lsl	w0, w8, #3
  4043e4:	ldp	x20, x19, [sp, #80]
  4043e8:	ldp	x22, x21, [sp, #64]
  4043ec:	ldp	x24, x23, [sp, #48]
  4043f0:	ldp	x26, x25, [sp, #32]
  4043f4:	ldp	x29, x30, [sp, #16]
  4043f8:	add	sp, sp, #0x60
  4043fc:	ret
  404400:	mov	x0, x19
  404404:	mov	w1, wzr
  404408:	bl	401950 <ferror@plt+0x3b0>
  40440c:	mov	w0, #0x5                   	// #5
  404410:	b	4043e4 <ferror@plt+0x2e44>
  404414:	mov	w0, #0x7                   	// #7
  404418:	b	4043e4 <ferror@plt+0x2e44>
  40441c:	mov	w0, #0x8                   	// #8
  404420:	b	4043e4 <ferror@plt+0x2e44>
  404424:	stp	x29, x30, [sp, #-48]!
  404428:	stp	x22, x21, [sp, #16]
  40442c:	stp	x20, x19, [sp, #32]
  404430:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  404434:	ldr	x8, [x8, #560]
  404438:	mov	x20, x0
  40443c:	mov	x29, sp
  404440:	mov	x19, x1
  404444:	mov	x0, x8
  404448:	bl	402ed0 <ferror@plt+0x1930>
  40444c:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  404450:	ldr	x8, [x8, #584]
  404454:	mov	x1, x20
  404458:	mov	x2, x19
  40445c:	add	x0, x8, #0x4f0
  404460:	bl	414338 <ferror@plt+0x12d98>
  404464:	mov	w19, w0
  404468:	cmp	w0, #0x5
  40446c:	b.eq	404474 <ferror@plt+0x2ed4>  // b.none
  404470:	cbnz	w19, 4044d8 <ferror@plt+0x2f38>
  404474:	ldr	x8, [x20, #8]
  404478:	subs	x21, x8, #0x1
  40447c:	b.eq	4044d8 <ferror@plt+0x2f38>  // b.none
  404480:	ldr	x20, [x20]
  404484:	b	40449c <ferror@plt+0x2efc>
  404488:	cmp	w22, #0x7e
  40448c:	b.hi	4044b8 <ferror@plt+0x2f18>  // b.pmore
  404490:	subs	x21, x21, #0x1
  404494:	add	x20, x20, #0x1
  404498:	b.eq	4044d8 <ferror@plt+0x2f38>  // b.none
  40449c:	ldrb	w22, [x20]
  4044a0:	cmp	x22, #0x1f
  4044a4:	b.hi	404488 <ferror@plt+0x2ee8>  // b.pmore
  4044a8:	bl	401460 <__ctype_b_loc@plt>
  4044ac:	ldr	x8, [x0]
  4044b0:	ldrh	w8, [x8, x22, lsl #1]
  4044b4:	tbnz	w8, #13, 404490 <ferror@plt+0x2ef0>
  4044b8:	ldp	x20, x19, [sp, #32]
  4044bc:	ldp	x22, x21, [sp, #16]
  4044c0:	adrp	x2, 418000 <ferror@plt+0x16a60>
  4044c4:	add	x2, x2, #0x8d8
  4044c8:	mov	w0, #0x7                   	// #7
  4044cc:	mov	x1, xzr
  4044d0:	ldp	x29, x30, [sp], #48
  4044d4:	b	402bd4 <ferror@plt+0x1634>
  4044d8:	mov	w0, w19
  4044dc:	ldp	x20, x19, [sp, #32]
  4044e0:	ldp	x22, x21, [sp, #16]
  4044e4:	ldp	x29, x30, [sp], #48
  4044e8:	ret
  4044ec:	sub	sp, sp, #0xc0
  4044f0:	stp	x22, x21, [sp, #160]
  4044f4:	mov	x21, x1
  4044f8:	adrp	x1, 418000 <ferror@plt+0x16a60>
  4044fc:	add	x1, x1, #0x96f
  404500:	stp	x29, x30, [sp, #128]
  404504:	stp	x24, x23, [sp, #144]
  404508:	stp	x20, x19, [sp, #176]
  40450c:	add	x29, sp, #0x80
  404510:	mov	x19, x0
  404514:	bl	401300 <fopen@plt>
  404518:	cbz	x0, 404554 <ferror@plt+0x2fb4>
  40451c:	mov	x20, x0
  404520:	bl	4012e0 <fileno@plt>
  404524:	mov	w1, w0
  404528:	mov	x2, sp
  40452c:	mov	w0, wzr
  404530:	bl	401510 <__fxstat@plt>
  404534:	cmn	w0, #0x1
  404538:	b.eq	4045d8 <ferror@plt+0x3038>  // b.none
  40453c:	ldr	w8, [sp, #16]
  404540:	and	w8, w8, #0xf000
  404544:	cmp	w8, #0x4, lsl #12
  404548:	b.ne	40455c <ferror@plt+0x2fbc>  // b.any
  40454c:	mov	w21, #0x8                   	// #8
  404550:	b	4045dc <ferror@plt+0x303c>
  404554:	mov	w0, #0x6                   	// #6
  404558:	b	4045e8 <ferror@plt+0x3048>
  40455c:	mov	w2, #0x2                   	// #2
  404560:	mov	x0, x20
  404564:	mov	x1, xzr
  404568:	bl	401410 <fseek@plt>
  40456c:	cmn	w0, #0x1
  404570:	b.eq	4045d8 <ferror@plt+0x3038>  // b.none
  404574:	mov	x0, x20
  404578:	bl	4012a0 <ftell@plt>
  40457c:	tbnz	x0, #63, 4045d8 <ferror@plt+0x3038>
  404580:	mov	x22, x0
  404584:	mov	x0, x20
  404588:	mov	x1, xzr
  40458c:	mov	w2, wzr
  404590:	bl	401410 <fseek@plt>
  404594:	cmn	w0, #0x1
  404598:	b.eq	4045d8 <ferror@plt+0x3038>  // b.none
  40459c:	add	x0, x22, #0x1
  4045a0:	bl	402e70 <ferror@plt+0x18d0>
  4045a4:	mov	w1, #0x1                   	// #1
  4045a8:	mov	x2, x22
  4045ac:	mov	x3, x20
  4045b0:	str	x0, [x21]
  4045b4:	bl	401430 <fread_unlocked@plt>
  4045b8:	ldr	x23, [x21]
  4045bc:	cmp	x0, x22
  4045c0:	b.ne	404644 <ferror@plt+0x30a4>  // b.any
  4045c4:	strb	wzr, [x23, x22]
  4045c8:	cbz	x22, 404654 <ferror@plt+0x30b4>
  4045cc:	ldr	x23, [x21]
  4045d0:	mov	x21, xzr
  4045d4:	b	404620 <ferror@plt+0x3080>
  4045d8:	mov	w21, #0x5                   	// #5
  4045dc:	mov	x0, x20
  4045e0:	bl	4012f0 <fclose@plt>
  4045e4:	mov	w0, w21
  4045e8:	mov	x1, xzr
  4045ec:	mov	x2, x19
  4045f0:	bl	402bd4 <ferror@plt+0x1634>
  4045f4:	ldp	x20, x19, [sp, #176]
  4045f8:	ldp	x22, x21, [sp, #160]
  4045fc:	ldp	x24, x23, [sp, #144]
  404600:	ldp	x29, x30, [sp, #128]
  404604:	add	sp, sp, #0xc0
  404608:	ret
  40460c:	cmp	w24, #0x7e
  404610:	b.hi	40463c <ferror@plt+0x309c>  // b.pmore
  404614:	add	x21, x21, #0x1
  404618:	cmp	x22, x21
  40461c:	b.eq	404654 <ferror@plt+0x30b4>  // b.none
  404620:	ldrb	w24, [x23, x21]
  404624:	cmp	x24, #0x1f
  404628:	b.hi	40460c <ferror@plt+0x306c>  // b.pmore
  40462c:	bl	401460 <__ctype_b_loc@plt>
  404630:	ldr	x8, [x0]
  404634:	ldrh	w8, [x8, x24, lsl #1]
  404638:	tbnz	w8, #13, 404614 <ferror@plt+0x3074>
  40463c:	mov	w21, #0x7                   	// #7
  404640:	b	404648 <ferror@plt+0x30a8>
  404644:	mov	w21, #0x5                   	// #5
  404648:	mov	x0, x23
  40464c:	bl	401480 <free@plt>
  404650:	b	4045dc <ferror@plt+0x303c>
  404654:	mov	x0, x20
  404658:	bl	4012f0 <fclose@plt>
  40465c:	mov	w0, wzr
  404660:	b	4045f4 <ferror@plt+0x3054>
  404664:	stp	x29, x30, [sp, #-48]!
  404668:	stp	x20, x19, [sp, #32]
  40466c:	mov	x19, x1
  404670:	mov	w20, w0
  404674:	mov	w0, #0x1                   	// #1
  404678:	mov	w1, #0x8f0                 	// #2288
  40467c:	stp	x22, x21, [sp, #16]
  404680:	mov	x29, sp
  404684:	bl	401390 <calloc@plt>
  404688:	adrp	x21, 42c000 <ferror@plt+0x2aa60>
  40468c:	str	x0, [x21, #584]
  404690:	cbz	x0, 4046ec <ferror@plt+0x314c>
  404694:	adrp	x1, 416000 <ferror@plt+0x14a60>
  404698:	add	x1, x1, #0x257
  40469c:	mov	w0, #0x6                   	// #6
  4046a0:	bl	401590 <setlocale@plt>
  4046a4:	ldr	x22, [x21, #584]
  4046a8:	mov	w1, #0x2f                  	// #47
  4046ac:	str	x0, [x22, #2240]
  4046b0:	ldr	x21, [x19]
  4046b4:	mov	x0, x21
  4046b8:	bl	4013e0 <strrchr@plt>
  4046bc:	cmp	x0, #0x0
  4046c0:	csinc	x8, x21, x0, eq  // eq = none
  4046c4:	str	x8, [x22, #1248]
  4046c8:	ldrb	w8, [x8]
  4046cc:	mov	w0, w20
  4046d0:	mov	x1, x19
  4046d4:	cmp	w8, #0x64
  4046d8:	b.ne	404704 <ferror@plt+0x3164>  // b.any
  4046dc:	ldp	x20, x19, [sp, #32]
  4046e0:	ldp	x22, x21, [sp, #16]
  4046e4:	ldp	x29, x30, [sp], #48
  4046e8:	b	410bc4 <ferror@plt+0xf624>
  4046ec:	ldp	x20, x19, [sp, #32]
  4046f0:	ldp	x22, x21, [sp, #16]
  4046f4:	mov	w0, #0x4                   	// #4
  4046f8:	mov	x1, xzr
  4046fc:	ldp	x29, x30, [sp], #48
  404700:	b	402bd4 <ferror@plt+0x1634>
  404704:	ldp	x20, x19, [sp, #32]
  404708:	ldp	x22, x21, [sp, #16]
  40470c:	ldp	x29, x30, [sp], #48
  404710:	b	411484 <ferror@plt+0xfee4>
  404714:	ldr	x8, [x0, #24]
  404718:	ldrb	w9, [x0, #40]
  40471c:	cmp	x8, #0x0
  404720:	sbfx	w8, w9, #0, #1
  404724:	cset	w10, ne  // ne = any
  404728:	sxtw	x8, w8
  40472c:	eor	x8, x8, x10
  404730:	add	x0, x8, x9
  404734:	ret
  404738:	ldr	x8, [x0]
  40473c:	mov	w9, #0x1                   	// #1
  404740:	strb	wzr, [x0, #40]
  404744:	stp	xzr, xzr, [x0, #8]
  404748:	str	x9, [x0, #24]
  40474c:	str	w9, [x8]
  404750:	ret
  404754:	cmp	x0, x1
  404758:	b.eq	404784 <ferror@plt+0x31e4>  // b.none
  40475c:	ldr	x11, [x0, #24]
  404760:	ldr	x14, [x1, #24]
  404764:	cbz	x11, 40478c <ferror@plt+0x31ec>
  404768:	ldrb	w8, [x0, #40]
  40476c:	cbz	x14, 4047ac <ferror@plt+0x320c>
  404770:	ldrb	w9, [x1, #40]
  404774:	cbz	w8, 4047bc <ferror@plt+0x321c>
  404778:	cbz	w9, 4047c8 <ferror@plt+0x3228>
  40477c:	mov	w8, #0x1                   	// #1
  404780:	b	4047d4 <ferror@plt+0x3234>
  404784:	mov	x0, xzr
  404788:	ret
  40478c:	ldrb	w8, [x1, #40]
  404790:	cmp	x14, #0x0
  404794:	cset	w9, ne  // ne = any
  404798:	eor	x10, x8, #0x1
  40479c:	sub	x8, x8, #0x1
  4047a0:	eor	x8, x8, x9
  4047a4:	add	x0, x8, x10
  4047a8:	ret
  4047ac:	sbfx	w9, w8, #0, #1
  4047b0:	eor	w9, w9, #0x1
  4047b4:	add	x0, x8, w9, sxtw
  4047b8:	ret
  4047bc:	cbz	w9, 4047d0 <ferror@plt+0x3230>
  4047c0:	mov	w0, #0x1                   	// #1
  4047c4:	ret
  4047c8:	mov	x0, #0xffffffffffffffff    	// #-1
  4047cc:	ret
  4047d0:	mov	w8, wzr
  4047d4:	ldr	x9, [x0, #8]
  4047d8:	ldr	x10, [x1, #8]
  4047dc:	sub	x11, x11, x9
  4047e0:	sub	x15, x14, x10
  4047e4:	subs	x11, x11, x15
  4047e8:	b.eq	4047f8 <ferror@plt+0x3258>  // b.none
  4047ec:	cmp	w8, #0x0
  4047f0:	cneg	x0, x11, ne  // ne = any
  4047f4:	ret
  4047f8:	subs	x11, x9, x10
  4047fc:	b.ls	40480c <ferror@plt+0x326c>  // b.plast
  404800:	mov	x12, x0
  404804:	mov	x18, x10
  404808:	b	40481c <ferror@plt+0x327c>
  40480c:	sub	x11, x10, x9
  404810:	mov	x12, x1
  404814:	mov	x18, x9
  404818:	mov	x1, x0
  40481c:	adrp	x13, 42c000 <ferror@plt+0x2aa60>
  404820:	ldr	x13, [x13, #584]
  404824:	ldr	x12, [x12]
  404828:	ldr	x17, [x1]
  40482c:	add	x16, x18, x15
  404830:	add	x15, x11, x14
  404834:	ldr	w14, [x13, #1132]
  404838:	add	x15, x15, x18
  40483c:	sub	x15, x15, x10
  404840:	add	x15, x12, x15, lsl #2
  404844:	sub	x17, x17, #0x4
  404848:	sub	x0, x15, #0x4
  40484c:	mov	x1, x16
  404850:	ldr	w2, [x13, #1128]
  404854:	mov	x15, x1
  404858:	sub	x1, x1, #0x1
  40485c:	cmp	x1, x16
  404860:	mov	w18, wzr
  404864:	b.cs	404880 <ferror@plt+0x32e0>  // b.hs, b.nlast
  404868:	cmp	w2, w14
  40486c:	b.ne	404880 <ferror@plt+0x32e0>  // b.any
  404870:	ldr	w18, [x0], #-4
  404874:	ldr	w2, [x17, x15, lsl #2]
  404878:	subs	w18, w18, w2
  40487c:	b.eq	404850 <ferror@plt+0x32b0>  // b.none
  404880:	ldr	w17, [x13, #1128]
  404884:	mov	x16, #0x8000000000000000    	// #-9223372036854775808
  404888:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  40488c:	cmp	w17, w14
  404890:	b.ne	404924 <ferror@plt+0x3384>  // b.any
  404894:	lsr	w17, w18, #31
  404898:	sbfx	x18, x18, #31, #1
  40489c:	eor	x15, x15, x18
  4048a0:	add	x0, x15, x17
  4048a4:	cmp	x0, x16
  4048a8:	b.eq	404924 <ferror@plt+0x3384>  // b.none
  4048ac:	cbnz	x0, 4048f4 <ferror@plt+0x3354>
  4048b0:	sub	x15, x11, #0x1
  4048b4:	ldr	w16, [x13, #1128]
  4048b8:	cmp	w16, w14
  4048bc:	b.ne	404914 <ferror@plt+0x3374>  // b.any
  4048c0:	cmp	x15, x11
  4048c4:	b.cs	404914 <ferror@plt+0x3374>  // b.hs, b.nlast
  4048c8:	ldr	w16, [x12, x15, lsl #2]
  4048cc:	sub	x15, x15, #0x1
  4048d0:	cbz	w16, 4048b4 <ferror@plt+0x3314>
  4048d4:	cmp	x9, x10
  4048d8:	cset	w9, hi  // hi = pmore
  4048dc:	eor	w8, w9, w8
  4048e0:	eor	w8, w8, #0x1
  4048e4:	sbfx	x9, x8, #0, #1
  4048e8:	eor	x9, x9, #0x1
  4048ec:	add	x0, x9, x8
  4048f0:	ret
  4048f4:	cmp	x9, x10
  4048f8:	cset	w9, hi  // hi = pmore
  4048fc:	eor	w8, w9, w8
  404900:	eor	w8, w8, #0x1
  404904:	sbfx	x9, x8, #0, #1
  404908:	eor	x9, x0, x9
  40490c:	add	x0, x9, x8
  404910:	ret
  404914:	ldr	w8, [x13, #1128]
  404918:	cmp	w8, w14
  40491c:	cset	w8, ne  // ne = any
  404920:	lsl	x0, x8, #63
  404924:	ret
  404928:	stp	x29, x30, [sp, #-64]!
  40492c:	str	x23, [sp, #16]
  404930:	stp	x22, x21, [sp, #32]
  404934:	stp	x20, x19, [sp, #48]
  404938:	mov	x29, sp
  40493c:	cbz	x1, 404a10 <ferror@plt+0x3470>
  404940:	ldp	x21, x8, [x0, #8]
  404944:	mov	x19, x0
  404948:	sub	x20, x8, x1
  40494c:	cbz	x21, 404978 <ferror@plt+0x33d8>
  404950:	mov	w1, #0x8                   	// #8
  404954:	mov	x0, x20
  404958:	bl	402e40 <ferror@plt+0x18a0>
  40495c:	mov	x8, #0xe38f                	// #58255
  404960:	movk	x8, #0x8e38, lsl #16
  404964:	movk	x8, #0x38e3, lsl #32
  404968:	movk	x8, #0xe38e, lsl #48
  40496c:	umulh	x8, x0, x8
  404970:	sub	x8, x21, x8, lsr #3
  404974:	b	40497c <ferror@plt+0x33dc>
  404978:	mov	x8, xzr
  40497c:	ldr	x9, [x19, #24]
  404980:	sub	x22, x21, x8
  404984:	stp	x22, x20, [x19, #8]
  404988:	cbz	x9, 404a10 <ferror@plt+0x3470>
  40498c:	mov	x10, #0xe38f                	// #58255
  404990:	movk	x10, #0x8e38, lsl #16
  404994:	movk	x10, #0x38e3, lsl #32
  404998:	movk	x10, #0xe38e, lsl #48
  40499c:	sub	x23, x9, x8
  4049a0:	ldr	x21, [x19]
  4049a4:	umulh	x9, x20, x10
  4049a8:	lsr	x9, x9, #3
  4049ac:	add	x9, x9, x9, lsl #3
  4049b0:	mov	w11, #0x9                   	// #9
  4049b4:	subs	x9, x20, x9
  4049b8:	add	x1, x21, x8, lsl #2
  4049bc:	sub	x8, x11, x9
  4049c0:	lsl	x2, x23, #2
  4049c4:	mov	x0, x21
  4049c8:	str	x23, [x19, #24]
  4049cc:	csel	x20, xzr, x8, eq  // eq = none
  4049d0:	bl	401260 <memmove@plt>
  4049d4:	cbz	x23, 404a08 <ferror@plt+0x3468>
  4049d8:	adrp	x8, 418000 <ferror@plt+0x16a60>
  4049dc:	add	x8, x8, #0x7d8
  4049e0:	ldr	x8, [x8, x20, lsl #3]
  4049e4:	ldr	w9, [x21]
  4049e8:	sdiv	w9, w9, w8
  4049ec:	mul	w8, w9, w8
  4049f0:	str	w8, [x21], #-4
  4049f4:	ldr	w8, [x21, x23, lsl #2]
  4049f8:	cbnz	w8, 404a24 <ferror@plt+0x3484>
  4049fc:	sub	x23, x23, #0x1
  404a00:	str	x23, [x19, #24]
  404a04:	cbnz	x23, 4049f4 <ferror@plt+0x3454>
  404a08:	strb	wzr, [x19, #40]
  404a0c:	str	xzr, [x19, #8]
  404a10:	ldp	x20, x19, [sp, #48]
  404a14:	ldp	x22, x21, [sp, #32]
  404a18:	ldr	x23, [sp, #16]
  404a1c:	ldp	x29, x30, [sp], #64
  404a20:	ret
  404a24:	cmp	x23, x22
  404a28:	b.cs	404a10 <ferror@plt+0x3470>  // b.hs, b.nlast
  404a2c:	str	x22, [x19, #24]
  404a30:	b	404a10 <ferror@plt+0x3470>
  404a34:	adrp	x3, 405000 <ferror@plt+0x3a60>
  404a38:	add	x3, x3, #0x4a4
  404a3c:	mov	w2, #0x1                   	// #1
  404a40:	b	404a44 <ferror@plt+0x34a4>
  404a44:	stp	x29, x30, [sp, #-96]!
  404a48:	stp	x28, x27, [sp, #16]
  404a4c:	stp	x26, x25, [sp, #32]
  404a50:	stp	x24, x23, [sp, #48]
  404a54:	stp	x22, x21, [sp, #64]
  404a58:	stp	x20, x19, [sp, #80]
  404a5c:	mov	x29, sp
  404a60:	sub	sp, sp, #0x210
  404a64:	ldr	x8, [x0, #24]
  404a68:	mov	x27, x3
  404a6c:	mov	x22, x2
  404a70:	str	xzr, [sp, #184]
  404a74:	cbz	x8, 404b6c <ferror@plt+0x35cc>
  404a78:	mov	x23, x1
  404a7c:	mov	x24, x0
  404a80:	sub	x0, x29, #0x30
  404a84:	mov	w1, #0x8                   	// #8
  404a88:	mov	x2, xzr
  404a8c:	bl	4016bc <ferror@plt+0x11c>
  404a90:	ldr	x8, [x24, #8]
  404a94:	mov	w19, #0x2                   	// #2
  404a98:	cmp	x8, #0x2
  404a9c:	csel	x20, x8, x19, hi  // hi = pmore
  404aa0:	lsl	x0, x20, #2
  404aa4:	bl	402e70 <ferror@plt+0x18d0>
  404aa8:	ldr	x8, [x24, #24]
  404aac:	stp	x0, xzr, [x29, #-144]
  404ab0:	stp	xzr, x20, [x29, #-120]
  404ab4:	sturb	wzr, [x29, #-104]
  404ab8:	cmp	x8, #0x2
  404abc:	csel	x19, x8, x19, hi  // hi = pmore
  404ac0:	lsl	x0, x19, #2
  404ac4:	stur	xzr, [x29, #-128]
  404ac8:	bl	402e70 <ferror@plt+0x18d0>
  404acc:	sub	x8, x29, #0x60
  404ad0:	cmp	x8, x24
  404ad4:	stp	xzr, x19, [x29, #-72]
  404ad8:	sturb	wzr, [x29, #-56]
  404adc:	stp	x0, xzr, [x29, #-96]
  404ae0:	stur	xzr, [x29, #-80]
  404ae4:	b.eq	404bf4 <ferror@plt+0x3654>  // b.none
  404ae8:	ldr	x8, [x24, #24]
  404aec:	mov	w9, #0x2                   	// #2
  404af0:	cmp	x8, #0x2
  404af4:	csel	x20, x8, x9, hi  // hi = pmore
  404af8:	cmp	x20, x19
  404afc:	b.ls	404b14 <ferror@plt+0x3574>  // b.plast
  404b00:	lsl	x1, x20, #2
  404b04:	bl	402e90 <ferror@plt+0x18f0>
  404b08:	ldr	x8, [x24, #24]
  404b0c:	stur	x0, [x29, #-96]
  404b10:	stur	x20, [x29, #-64]
  404b14:	ldrb	w9, [x24, #40]
  404b18:	ldur	q0, [x24, #8]
  404b1c:	ldr	x1, [x24]
  404b20:	lsl	x2, x8, #2
  404b24:	stur	x8, [x29, #-72]
  404b28:	sturb	w9, [x29, #-56]
  404b2c:	stur	q0, [x29, #-88]
  404b30:	bl	401250 <memcpy@plt>
  404b34:	ldur	x8, [x29, #-80]
  404b38:	cbz	x8, 404bf4 <ferror@plt+0x3654>
  404b3c:	ldur	x19, [x29, #-88]
  404b40:	cbz	x19, 404b84 <ferror@plt+0x35e4>
  404b44:	mov	w1, #0x8                   	// #8
  404b48:	mov	x0, xzr
  404b4c:	bl	402e40 <ferror@plt+0x18a0>
  404b50:	mov	x8, #0xe38f                	// #58255
  404b54:	movk	x8, #0x8e38, lsl #16
  404b58:	movk	x8, #0x38e3, lsl #32
  404b5c:	movk	x8, #0xe38e, lsl #48
  404b60:	umulh	x8, x0, x8
  404b64:	sub	x8, x19, x8, lsr #3
  404b68:	b	404b88 <ferror@plt+0x35e8>
  404b6c:	mov	x0, xzr
  404b70:	mov	x1, x22
  404b74:	mov	w2, wzr
  404b78:	blr	x27
  404b7c:	mov	w26, wzr
  404b80:	b	405480 <ferror@plt+0x3ee0>
  404b84:	mov	x8, xzr
  404b88:	ldur	x9, [x29, #-72]
  404b8c:	sub	x19, x19, x8
  404b90:	stp	x19, xzr, [x29, #-88]
  404b94:	cbz	x9, 404bf4 <ferror@plt+0x3654>
  404b98:	mov	x21, x23
  404b9c:	ldur	x23, [x29, #-96]
  404ba0:	sub	x20, x9, x8
  404ba4:	lsl	x2, x20, #2
  404ba8:	stur	x20, [x29, #-72]
  404bac:	add	x1, x23, x8, lsl #2
  404bb0:	mov	x0, x23
  404bb4:	bl	401260 <memmove@plt>
  404bb8:	cbz	x20, 404be8 <ferror@plt+0x3648>
  404bbc:	adrp	x8, 418000 <ferror@plt+0x16a60>
  404bc0:	ldr	x8, [x8, #2008]
  404bc4:	ldr	w9, [x23]
  404bc8:	sdiv	w9, w9, w8
  404bcc:	mul	w8, w9, w8
  404bd0:	str	w8, [x23], #-4
  404bd4:	ldr	w8, [x23, x20, lsl #2]
  404bd8:	cbnz	w8, 404e9c <ferror@plt+0x38fc>
  404bdc:	sub	x20, x20, #0x1
  404be0:	stur	x20, [x29, #-72]
  404be4:	cbnz	x20, 404bd4 <ferror@plt+0x3634>
  404be8:	sturb	wzr, [x29, #-56]
  404bec:	stur	xzr, [x29, #-88]
  404bf0:	mov	x23, x21
  404bf4:	ldr	x8, [x24, #8]
  404bf8:	ldr	x9, [x24, #24]
  404bfc:	ldur	x10, [x29, #-88]
  404c00:	ldur	x11, [x29, #-72]
  404c04:	sub	x12, x9, x8
  404c08:	cmp	x9, #0x0
  404c0c:	sub	x9, x11, x10
  404c10:	csel	x12, xzr, x12, eq  // eq = none
  404c14:	cmp	x11, #0x0
  404c18:	csel	x9, xzr, x9, eq  // eq = none
  404c1c:	cmp	x8, x10
  404c20:	csel	x0, x8, x10, hi  // hi = pmore
  404c24:	cmp	x12, x9
  404c28:	csel	x1, x12, x9, hi  // hi = pmore
  404c2c:	bl	402e40 <ferror@plt+0x18a0>
  404c30:	mov	w1, #0x1                   	// #1
  404c34:	bl	402e40 <ferror@plt+0x18a0>
  404c38:	adrp	x4, 406000 <ferror@plt+0x4a60>
  404c3c:	mov	x5, x0
  404c40:	add	x4, x4, #0xd58
  404c44:	sub	x1, x29, #0x60
  404c48:	sub	x2, x29, #0x90
  404c4c:	mov	w3, #0x1                   	// #1
  404c50:	mov	x0, x24
  404c54:	str	x24, [sp, #40]
  404c58:	bl	406c30 <ferror@plt+0x5690>
  404c5c:	mov	w26, w0
  404c60:	cbnz	w0, 405468 <ferror@plt+0x3ec8>
  404c64:	adrp	x26, 42c000 <ferror@plt+0x2aa60>
  404c68:	ldr	x8, [x26, #584]
  404c6c:	ldr	x9, [x8, #2248]
  404c70:	cmp	x9, x23
  404c74:	b.ne	404c88 <ferror@plt+0x36e8>  // b.any
  404c78:	ldr	x28, [x8, #2264]
  404c7c:	ldr	x14, [x8, #2272]
  404c80:	cbnz	x14, 404ce8 <ferror@plt+0x3748>
  404c84:	b	404fac <ferror@plt+0x3a0c>
  404c88:	adrp	x9, 416000 <ferror@plt+0x14a60>
  404c8c:	ldr	q0, [x9, #624]
  404c90:	mov	w9, #0xca00                	// #51712
  404c94:	movk	w9, #0x3b9a, lsl #16
  404c98:	orr	x10, x9, #0x1
  404c9c:	cmp	x23, x10
  404ca0:	mov	x28, xzr
  404ca4:	str	q0, [x8, #2256]
  404ca8:	b.cs	404cd4 <ferror@plt+0x3734>  // b.hs, b.nlast
  404cac:	mov	x11, x23
  404cb0:	mov	x10, x11
  404cb4:	mul	x11, x11, x23
  404cb8:	add	x12, x9, #0x1
  404cbc:	cmp	x11, x12
  404cc0:	add	x28, x28, #0x1
  404cc4:	b.cc	404cb0 <ferror@plt+0x3710>  // b.lo, b.ul, b.last
  404cc8:	str	x10, [x8, #2256]
  404ccc:	str	x28, [x8, #2264]
  404cd0:	b	404cd8 <ferror@plt+0x3738>
  404cd4:	mov	w10, #0x1                   	// #1
  404cd8:	sub	x14, x9, x10
  404cdc:	str	x14, [x8, #2272]
  404ce0:	str	x23, [x8, #2248]
  404ce4:	cbz	x14, 404fac <ferror@plt+0x3a0c>
  404ce8:	ldr	x19, [x8, #2256]
  404cec:	ldr	w12, [x8, #1128]
  404cf0:	ldr	w9, [x8, #1132]
  404cf4:	str	x22, [sp, #16]
  404cf8:	cmp	w12, w9
  404cfc:	b.ne	404eb4 <ferror@plt+0x3914>  // b.any
  404d00:	ldur	x11, [x29, #-72]
  404d04:	mov	w15, #0xca00                	// #51712
  404d08:	stp	x27, x23, [sp]
  404d0c:	mov	x13, xzr
  404d10:	mov	x23, xzr
  404d14:	add	x10, x8, #0x468
  404d18:	movk	w15, #0x3b9a, lsl #16
  404d1c:	mov	x16, #0xffffffffffffffff    	// #-1
  404d20:	mov	w9, w12
  404d24:	subs	x24, x11, x23
  404d28:	b.ls	404eb0 <ferror@plt+0x3910>  // b.plast
  404d2c:	cmp	x24, #0x2
  404d30:	b.cs	404d3c <ferror@plt+0x379c>  // b.hs, b.nlast
  404d34:	mov	w26, wzr
  404d38:	b	404e70 <ferror@plt+0x38d0>
  404d3c:	ldur	x25, [x29, #-96]
  404d40:	ldr	w12, [x10]
  404d44:	cmp	x24, #0x1
  404d48:	b.eq	404e54 <ferror@plt+0x38b4>  // b.none
  404d4c:	cmp	w12, w9
  404d50:	b.ne	404e54 <ferror@plt+0x38b4>  // b.any
  404d54:	add	x9, x11, x16
  404d58:	add	x10, x25, x23, lsl #2
  404d5c:	add	x26, x11, x13
  404d60:	lsl	x22, x9, #2
  404d64:	stp	x16, x13, [sp, #24]
  404d68:	add	x9, x10, x22
  404d6c:	ldpsw	x12, x11, [x9, #-4]
  404d70:	madd	x12, x14, x11, x12
  404d74:	udiv	x13, x12, x19
  404d78:	add	x21, x13, x11
  404d7c:	sub	x11, x15, #0x1
  404d80:	msub	w12, w13, w19, w12
  404d84:	cmp	x21, x11
  404d88:	stur	w12, [x9, #-4]
  404d8c:	b.ls	404e1c <ferror@plt+0x387c>  // b.plast
  404d90:	cmp	x26, x24
  404d94:	b.ne	404e04 <ferror@plt+0x3864>  // b.any
  404d98:	mov	w1, #0x1                   	// #1
  404d9c:	mov	x0, x24
  404da0:	mov	x27, x14
  404da4:	bl	402e40 <ferror@plt+0x18a0>
  404da8:	mov	x1, x23
  404dac:	mov	x24, x0
  404db0:	bl	402e40 <ferror@plt+0x18a0>
  404db4:	ldur	x8, [x29, #-64]
  404db8:	cmp	x0, #0x2
  404dbc:	mov	w9, #0x2                   	// #2
  404dc0:	csel	x20, x0, x9, hi  // hi = pmore
  404dc4:	cmp	x20, x8
  404dc8:	b.ls	404de4 <ferror@plt+0x3844>  // b.plast
  404dcc:	lsl	x1, x20, #2
  404dd0:	mov	x0, x25
  404dd4:	bl	402e90 <ferror@plt+0x18f0>
  404dd8:	mov	x25, x0
  404ddc:	stur	x0, [x29, #-96]
  404de0:	stur	x20, [x29, #-64]
  404de4:	add	x10, x25, x23, lsl #2
  404de8:	add	x8, x10, x24, lsl #2
  404dec:	stur	wzr, [x8, #-4]
  404df0:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  404df4:	ldr	x8, [x8, #584]
  404df8:	mov	w15, #0xca00                	// #51712
  404dfc:	mov	x14, x27
  404e00:	movk	w15, #0x3b9a, lsl #16
  404e04:	lsl	x9, x26, #2
  404e08:	ldr	w11, [x10, x9]
  404e0c:	udiv	x12, x21, x15
  404e10:	msub	x21, x12, x15, x21
  404e14:	add	w11, w11, w12
  404e18:	str	w11, [x10, x9]
  404e1c:	str	w21, [x10, x22]
  404e20:	ldr	w11, [x8, #1128]
  404e24:	ldr	w9, [x8, #1132]
  404e28:	cmp	x26, #0x2
  404e2c:	b.eq	404e40 <ferror@plt+0x38a0>  // b.none
  404e30:	sub	x26, x26, #0x1
  404e34:	cmp	w11, w9
  404e38:	sub	x22, x22, #0x4
  404e3c:	b.eq	404d68 <ferror@plt+0x37c8>  // b.none
  404e40:	add	x10, x8, #0x468
  404e44:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  404e48:	ldr	x8, [x8, #584]
  404e4c:	ldp	x22, x16, [sp, #16]
  404e50:	ldr	x13, [sp, #32]
  404e54:	add	x11, x24, x23
  404e58:	stur	x11, [x29, #-72]
  404e5c:	ldr	w10, [x10]
  404e60:	cmp	w10, w9
  404e64:	ldr	w9, [x8, #1132]
  404e68:	cset	w10, ne  // ne = any
  404e6c:	lsl	w26, w10, #3
  404e70:	ldr	w12, [x8, #1128]
  404e74:	cbnz	w26, 404e90 <ferror@plt+0x38f0>
  404e78:	add	x23, x23, #0x1
  404e7c:	add	x10, x8, #0x468
  404e80:	sub	x13, x13, #0x1
  404e84:	cmp	w12, w9
  404e88:	sub	x16, x16, #0x1
  404e8c:	b.eq	404d24 <ferror@plt+0x3784>  // b.none
  404e90:	ldp	x27, x23, [sp]
  404e94:	cbnz	w26, 405468 <ferror@plt+0x3ec8>
  404e98:	b	404eb4 <ferror@plt+0x3914>
  404e9c:	cmp	x20, x19
  404ea0:	mov	x23, x21
  404ea4:	b.cs	404bf4 <ferror@plt+0x3654>  // b.hs, b.nlast
  404ea8:	stur	x19, [x29, #-72]
  404eac:	b	404bf4 <ferror@plt+0x3654>
  404eb0:	ldp	x27, x23, [sp]
  404eb4:	ldr	w10, [x8, #1128]
  404eb8:	mov	x20, x23
  404ebc:	cmp	w10, w9
  404ec0:	add	x10, x8, #0x468
  404ec4:	b.ne	404f84 <ferror@plt+0x39e4>  // b.any
  404ec8:	ldur	x23, [x29, #-72]
  404ecc:	adrp	x26, 42c000 <ferror@plt+0x2aa60>
  404ed0:	cbz	x23, 404f98 <ferror@plt+0x39f8>
  404ed4:	mov	x21, xzr
  404ed8:	ldur	x24, [x29, #-96]
  404edc:	add	x22, x21, #0x1
  404ee0:	ldr	w9, [x24, x21, lsl #2]
  404ee4:	cmp	w9, w19
  404ee8:	b.lt	404f64 <ferror@plt+0x39c4>  // b.tstop
  404eec:	cmp	x22, x23
  404ef0:	b.ne	404f4c <ferror@plt+0x39ac>  // b.any
  404ef4:	mov	w1, #0x1                   	// #1
  404ef8:	mov	x0, x23
  404efc:	bl	402e40 <ferror@plt+0x18a0>
  404f00:	ldur	x8, [x29, #-64]
  404f04:	cmp	x0, #0x2
  404f08:	mov	w9, #0x2                   	// #2
  404f0c:	csel	x26, x0, x9, hi  // hi = pmore
  404f10:	mov	x25, x0
  404f14:	cmp	x26, x8
  404f18:	stur	x0, [x29, #-72]
  404f1c:	b.ls	404f38 <ferror@plt+0x3998>  // b.plast
  404f20:	lsl	x1, x26, #2
  404f24:	mov	x0, x24
  404f28:	bl	402e90 <ferror@plt+0x18f0>
  404f2c:	mov	x24, x0
  404f30:	stur	x0, [x29, #-96]
  404f34:	stur	x26, [x29, #-64]
  404f38:	adrp	x26, 42c000 <ferror@plt+0x2aa60>
  404f3c:	str	wzr, [x24, x23, lsl #2]
  404f40:	ldr	w9, [x24, x21, lsl #2]
  404f44:	ldr	x8, [x26, #584]
  404f48:	mov	x23, x25
  404f4c:	add	x10, x24, x21, lsl #2
  404f50:	ldr	w11, [x10, #4]
  404f54:	sdiv	w12, w9, w19
  404f58:	msub	w9, w12, w19, w9
  404f5c:	add	w11, w11, w12
  404f60:	stp	w9, w11, [x10]
  404f64:	ldr	w9, [x8, #1128]
  404f68:	ldr	w10, [x8, #1132]
  404f6c:	cmp	w9, w10
  404f70:	b.ne	404f8c <ferror@plt+0x39ec>  // b.any
  404f74:	cmp	x22, x23
  404f78:	mov	x21, x22
  404f7c:	b.cc	404ed8 <ferror@plt+0x3938>  // b.lo, b.ul, b.last
  404f80:	b	404f90 <ferror@plt+0x39f0>
  404f84:	adrp	x26, 42c000 <ferror@plt+0x2aa60>
  404f88:	b	404f98 <ferror@plt+0x39f8>
  404f8c:	mov	w9, w10
  404f90:	ldr	x22, [sp, #16]
  404f94:	add	x10, x8, #0x468
  404f98:	ldr	w8, [x10]
  404f9c:	cmp	w8, w9
  404fa0:	b.ne	405414 <ferror@plt+0x3e74>  // b.any
  404fa4:	ldr	x8, [x26, #584]
  404fa8:	mov	x23, x20
  404fac:	ldr	w11, [x8, #1128]
  404fb0:	ldr	w10, [x8, #1132]
  404fb4:	cmp	w11, w10
  404fb8:	b.ne	405074 <ferror@plt+0x3ad4>  // b.any
  404fbc:	ldur	x9, [x29, #-72]
  404fc0:	cbz	x9, 405074 <ferror@plt+0x3ad4>
  404fc4:	mov	x19, xzr
  404fc8:	ldur	x10, [x29, #-96]
  404fcc:	ldrsw	x20, [x10, x19, lsl #2]
  404fd0:	ldr	w10, [x8, #1128]
  404fd4:	cbz	x28, 405058 <ferror@plt+0x3ab8>
  404fd8:	cmp	w10, w11
  404fdc:	b.ne	405058 <ferror@plt+0x3ab8>  // b.any
  404fe0:	cbnz	w20, 404ff0 <ferror@plt+0x3a50>
  404fe4:	sub	x10, x9, #0x1
  404fe8:	cmp	x19, x10
  404fec:	b.cs	405058 <ferror@plt+0x3ab8>  // b.hs, b.nlast
  404ff0:	mov	w21, #0x1                   	// #1
  404ff4:	cmp	x28, x21
  404ff8:	b.ne	405008 <ferror@plt+0x3a68>  // b.any
  404ffc:	str	x20, [sp, #184]
  405000:	mov	x20, xzr
  405004:	b	405018 <ferror@plt+0x3a78>
  405008:	udiv	x8, x20, x23
  40500c:	msub	x9, x8, x23, x20
  405010:	str	x9, [sp, #184]
  405014:	mov	x20, x8
  405018:	sub	x0, x29, #0x30
  40501c:	add	x1, sp, #0xb8
  405020:	bl	401890 <ferror@plt+0x2f0>
  405024:	ldr	x8, [x26, #584]
  405028:	cmp	x21, x28
  40502c:	ldr	w10, [x8, #1128]
  405030:	ldur	x9, [x29, #-72]
  405034:	b.cs	405058 <ferror@plt+0x3ab8>  // b.hs, b.nlast
  405038:	ldr	w11, [x8, #1132]
  40503c:	cmp	w10, w11
  405040:	b.ne	405058 <ferror@plt+0x3ab8>  // b.any
  405044:	add	x21, x21, #0x1
  405048:	cbnz	x20, 404ff4 <ferror@plt+0x3a54>
  40504c:	sub	x10, x9, #0x1
  405050:	cmp	x19, x10
  405054:	b.cc	404ff4 <ferror@plt+0x3a54>  // b.lo, b.ul, b.last
  405058:	ldr	w11, [x8, #1128]
  40505c:	ldr	w10, [x8, #1132]
  405060:	cmp	w11, w10
  405064:	b.ne	405074 <ferror@plt+0x3ad4>  // b.any
  405068:	add	x19, x19, #0x1
  40506c:	cmp	x19, x9
  405070:	b.cc	404fc8 <ferror@plt+0x3a28>  // b.lo, b.ul, b.last
  405074:	ldr	x21, [sp, #40]
  405078:	ldr	w9, [x8, #1128]
  40507c:	cmp	w9, w10
  405080:	b.ne	405454 <ferror@plt+0x3eb4>  // b.any
  405084:	ldr	w9, [x8, #1128]
  405088:	cmp	w9, w10
  40508c:	b.ne	4050e4 <ferror@plt+0x3b44>  // b.any
  405090:	ldur	x9, [x29, #-40]
  405094:	cbz	x9, 4050e4 <ferror@plt+0x3b44>
  405098:	mov	x19, x23
  40509c:	mov	x23, xzr
  4050a0:	sub	x0, x29, #0x30
  4050a4:	mov	x1, x23
  4050a8:	bl	401f84 <ferror@plt+0x9e4>
  4050ac:	ldr	x0, [x0]
  4050b0:	mov	x1, x22
  4050b4:	mov	w2, wzr
  4050b8:	blr	x27
  4050bc:	ldr	x8, [x26, #584]
  4050c0:	ldr	w9, [x8, #1128]
  4050c4:	ldr	w10, [x8, #1132]
  4050c8:	cmp	w9, w10
  4050cc:	b.ne	4050e0 <ferror@plt+0x3b40>  // b.any
  4050d0:	ldur	x9, [x29, #-40]
  4050d4:	add	x23, x23, #0x1
  4050d8:	cmp	x23, x9
  4050dc:	b.cc	4050a0 <ferror@plt+0x3b00>  // b.lo, b.ul, b.last
  4050e0:	mov	x23, x19
  4050e4:	ldr	w9, [x8, #1128]
  4050e8:	cmp	w9, w10
  4050ec:	b.ne	405454 <ferror@plt+0x3eb4>  // b.any
  4050f0:	ldr	x8, [x21, #16]
  4050f4:	cbz	x8, 405424 <ferror@plt+0x3e84>
  4050f8:	ldr	x8, [x21, #8]
  4050fc:	mov	w9, #0x2                   	// #2
  405100:	mov	w19, #0xca00                	// #51712
  405104:	str	x23, [sp, #8]
  405108:	cmp	x8, #0x2
  40510c:	csel	x20, x8, x9, hi  // hi = pmore
  405110:	lsl	x0, x20, #2
  405114:	movk	w19, #0x3b9a, lsl #16
  405118:	bl	402e70 <ferror@plt+0x18d0>
  40511c:	stp	xzr, x20, [x29, #-168]
  405120:	stp	x0, xzr, [x29, #-192]
  405124:	add	x8, sp, #0x30
  405128:	mov	w20, #0x22                  	// #34
  40512c:	sub	x9, x29, #0xf0
  405130:	mov	w0, #0x88                  	// #136
  405134:	sturb	wzr, [x29, #-152]
  405138:	stur	xzr, [x29, #-176]
  40513c:	sturb	wzr, [x29, #-200]
  405140:	stp	xzr, x20, [x29, #-216]
  405144:	add	x28, x9, #0x8
  405148:	stp	x8, xzr, [x29, #-240]
  40514c:	stur	xzr, [x29, #-224]
  405150:	bl	402e70 <ferror@plt+0x18d0>
  405154:	mov	x23, x0
  405158:	str	x0, [sp, #240]
  40515c:	mov	w0, #0x88                  	// #136
  405160:	str	x20, [sp, #272]
  405164:	bl	402e70 <ferror@plt+0x18d0>
  405168:	mov	w24, #0x1                   	// #1
  40516c:	stp	xzr, x20, [sp, #216]
  405170:	strb	wzr, [sp, #232]
  405174:	stp	x0, xzr, [sp, #192]
  405178:	str	xzr, [sp, #208]
  40517c:	strb	wzr, [sp, #280]
  405180:	stp	xzr, xzr, [sp, #248]
  405184:	str	x24, [sp, #264]
  405188:	str	w24, [x23]
  40518c:	ldr	x0, [x21, #16]
  405190:	mov	w1, #0x8                   	// #8
  405194:	stur	x0, [x29, #-176]
  405198:	bl	402e40 <ferror@plt+0x18a0>
  40519c:	mov	x9, #0xe38f                	// #58255
  4051a0:	movk	x9, #0x8e38, lsl #16
  4051a4:	movk	x9, #0x38e3, lsl #32
  4051a8:	movk	x9, #0xe38e, lsl #48
  4051ac:	umulh	x9, x0, x9
  4051b0:	mov	x20, #0xcccccccccccccccc    	// #-3689348814741910324
  4051b4:	add	x23, sp, #0xf0
  4051b8:	add	x8, sp, #0xc0
  4051bc:	lsr	x9, x9, #3
  4051c0:	movk	x20, #0xcccd
  4051c4:	stur	x9, [x29, #-184]
  4051c8:	adrp	x9, 42c000 <ferror@plt+0x2aa60>
  4051cc:	ldr	x9, [x9, #584]
  4051d0:	ldr	w10, [x9, #1128]
  4051d4:	ldr	w9, [x9, #1132]
  4051d8:	cmp	w10, w9
  4051dc:	b.ne	40542c <ferror@plt+0x3e8c>  // b.any
  4051e0:	ldr	x9, [x23, #24]
  4051e4:	mov	x25, x8
  4051e8:	cbz	x9, 405228 <ferror@plt+0x3c88>
  4051ec:	ldr	x8, [x23, #8]
  4051f0:	sub	x8, x9, x8
  4051f4:	adds	x8, x8, x8, lsl #3
  4051f8:	b.eq	40523c <ferror@plt+0x3c9c>  // b.none
  4051fc:	ldr	x10, [x23]
  405200:	add	x9, x10, x9, lsl #2
  405204:	ldursw	x9, [x9, #-4]
  405208:	cbz	w9, 405230 <ferror@plt+0x3c90>
  40520c:	mov	x10, xzr
  405210:	umulh	x11, x9, x20
  405214:	cmp	x9, #0x9
  405218:	lsr	x9, x11, #3
  40521c:	add	x10, x10, #0x1
  405220:	b.hi	405210 <ferror@plt+0x3c70>  // b.pmore
  405224:	b	405234 <ferror@plt+0x3c94>
  405228:	mov	x8, xzr
  40522c:	b	40523c <ferror@plt+0x3c9c>
  405230:	mov	x10, xzr
  405234:	add	x8, x8, x10
  405238:	sub	x8, x8, #0x9
  40523c:	ldr	x9, [sp, #40]
  405240:	ldr	x9, [x9, #16]
  405244:	add	x9, x9, #0x1
  405248:	cmp	x8, x9
  40524c:	b.cs	40542c <ferror@plt+0x3e8c>  // b.hs, b.nlast
  405250:	ldur	x8, [x29, #-120]
  405254:	ldur	x9, [x29, #-160]
  405258:	add	x10, x8, #0x1
  40525c:	cmp	x10, #0x2
  405260:	mov	w10, #0x2                   	// #2
  405264:	csinc	x21, x10, x8, ls  // ls = plast
  405268:	cmp	x21, x9
  40526c:	b.ls	405284 <ferror@plt+0x3ce4>  // b.plast
  405270:	ldur	x0, [x29, #-192]
  405274:	lsl	x1, x21, #2
  405278:	bl	402e90 <ferror@plt+0x18f0>
  40527c:	stur	x0, [x29, #-192]
  405280:	stur	x21, [x29, #-160]
  405284:	ldr	x1, [sp, #8]
  405288:	sub	x0, x29, #0x90
  40528c:	sub	x2, x29, #0xc0
  405290:	bl	40bf0c <ferror@plt+0xa96c>
  405294:	cbnz	w0, 40541c <ferror@plt+0x3e7c>
  405298:	ldur	x9, [x29, #-168]
  40529c:	ldur	x8, [x29, #-184]
  4052a0:	cmp	x9, x8
  4052a4:	b.cs	4052b0 <ferror@plt+0x3d10>  // b.hs, b.nlast
  4052a8:	mov	x9, x8
  4052ac:	stur	x8, [x29, #-168]
  4052b0:	ldurb	w10, [x29, #-152]
  4052b4:	cbz	w10, 4052c0 <ferror@plt+0x3d20>
  4052b8:	mov	w0, wzr
  4052bc:	b	4052f8 <ferror@plt+0x3d58>
  4052c0:	ldur	x10, [x29, #-192]
  4052c4:	mov	x21, xzr
  4052c8:	sub	x10, x10, #0x4
  4052cc:	cmp	x9, x8
  4052d0:	b.ls	40540c <ferror@plt+0x3e6c>  // b.plast
  4052d4:	umulh	x11, x21, x19
  4052d8:	cmp	xzr, x11
  4052dc:	b.ne	4052f4 <ferror@plt+0x3d54>  // b.any
  4052e0:	ldrsw	x11, [x10, x9, lsl #2]
  4052e4:	mul	x12, x21, x19
  4052e8:	sub	x9, x9, #0x1
  4052ec:	adds	x21, x12, x11
  4052f0:	b.cc	4052cc <ferror@plt+0x3d2c>  // b.lo, b.ul, b.last
  4052f4:	mov	w0, #0x2                   	// #2
  4052f8:	mov	x1, xzr
  4052fc:	bl	402bd4 <ferror@plt+0x1634>
  405300:	cbnz	w0, 40541c <ferror@plt+0x3e7c>
  405304:	ldr	x21, [sp, #184]
  405308:	sturb	wzr, [x29, #-200]
  40530c:	stp	xzr, xzr, [x28]
  405310:	str	xzr, [x28, #16]
  405314:	cbz	x21, 405340 <ferror@plt+0x3da0>
  405318:	ldur	x8, [x29, #-208]
  40531c:	cmp	x8, #0x21
  405320:	b.cs	40534c <ferror@plt+0x3dac>  // b.hs, b.nlast
  405324:	ldur	x0, [x29, #-240]
  405328:	mov	w1, #0x84                  	// #132
  40532c:	bl	402e90 <ferror@plt+0x18f0>
  405330:	mov	w8, #0x21                  	// #33
  405334:	stur	x0, [x29, #-240]
  405338:	stur	x8, [x29, #-208]
  40533c:	b	405350 <ferror@plt+0x3db0>
  405340:	mov	x8, xzr
  405344:	mov	x9, xzr
  405348:	b	405378 <ferror@plt+0x3dd8>
  40534c:	ldur	x0, [x29, #-240]
  405350:	mov	x8, xzr
  405354:	udiv	x9, x21, x19
  405358:	msub	w10, w9, w19, w21
  40535c:	cmp	x21, x19
  405360:	str	w10, [x0, x8, lsl #2]
  405364:	add	x8, x8, #0x1
  405368:	mov	x21, x9
  40536c:	b.cs	405354 <ferror@plt+0x3db4>  // b.hs, b.nlast
  405370:	ldur	x9, [x29, #-232]
  405374:	stur	x8, [x29, #-216]
  405378:	ldur	x10, [x29, #-184]
  40537c:	ldur	x11, [x29, #-168]
  405380:	sub	x12, x8, x9
  405384:	sub	x13, x11, x10
  405388:	cmp	x11, #0x0
  40538c:	csel	x11, xzr, x13, eq  // eq = none
  405390:	cmp	x8, #0x0
  405394:	csel	x8, xzr, x12, eq  // eq = none
  405398:	cmp	x10, x9
  40539c:	csel	x0, x10, x9, hi  // hi = pmore
  4053a0:	cmp	x11, x8
  4053a4:	csel	x1, x11, x8, hi  // hi = pmore
  4053a8:	bl	402e40 <ferror@plt+0x18a0>
  4053ac:	mov	w1, #0x1                   	// #1
  4053b0:	bl	402e40 <ferror@plt+0x18a0>
  4053b4:	adrp	x4, 406000 <ferror@plt+0x4a60>
  4053b8:	mov	x5, x0
  4053bc:	sub	x0, x29, #0xc0
  4053c0:	sub	x1, x29, #0xf0
  4053c4:	sub	x2, x29, #0x90
  4053c8:	mov	w3, #0x1                   	// #1
  4053cc:	add	x4, x4, #0xd58
  4053d0:	bl	406c30 <ferror@plt+0x5690>
  4053d4:	cbnz	w0, 40541c <ferror@plt+0x3e7c>
  4053d8:	ldr	x0, [sp, #184]
  4053dc:	and	w2, w24, #0x1
  4053e0:	mov	x1, x22
  4053e4:	blr	x27
  4053e8:	ldr	x1, [sp, #8]
  4053ec:	mov	x0, x23
  4053f0:	mov	x2, x25
  4053f4:	bl	40bf0c <ferror@plt+0xa96c>
  4053f8:	mov	w24, wzr
  4053fc:	mov	x8, x23
  405400:	mov	x23, x25
  405404:	cbz	w0, 4051c8 <ferror@plt+0x3c28>
  405408:	b	40541c <ferror@plt+0x3e7c>
  40540c:	str	x21, [sp, #184]
  405410:	b	405308 <ferror@plt+0x3d68>
  405414:	mov	w26, #0x8                   	// #8
  405418:	b	405468 <ferror@plt+0x3ec8>
  40541c:	mov	w26, w0
  405420:	b	405430 <ferror@plt+0x3e90>
  405424:	mov	w26, wzr
  405428:	b	405468 <ferror@plt+0x3ec8>
  40542c:	mov	w26, wzr
  405430:	ldr	x0, [sp, #192]
  405434:	bl	401480 <free@plt>
  405438:	ldr	x0, [sp, #240]
  40543c:	bl	401480 <free@plt>
  405440:	ldur	x0, [x29, #-192]
  405444:	bl	401480 <free@plt>
  405448:	cbnz	w26, 405468 <ferror@plt+0x3ec8>
  40544c:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  405450:	ldr	x8, [x8, #584]
  405454:	ldr	w9, [x8, #1128]
  405458:	ldr	w8, [x8, #1132]
  40545c:	cmp	w9, w8
  405460:	cset	w8, ne  // ne = any
  405464:	lsl	w26, w8, #3
  405468:	ldur	x0, [x29, #-144]
  40546c:	bl	401480 <free@plt>
  405470:	ldur	x0, [x29, #-96]
  405474:	bl	401480 <free@plt>
  405478:	sub	x0, x29, #0x30
  40547c:	bl	401f9c <ferror@plt+0x9fc>
  405480:	mov	w0, w26
  405484:	add	sp, sp, #0x210
  405488:	ldp	x20, x19, [sp, #80]
  40548c:	ldp	x22, x21, [sp, #64]
  405490:	ldp	x24, x23, [sp, #48]
  405494:	ldp	x26, x25, [sp, #32]
  405498:	ldp	x28, x27, [sp, #16]
  40549c:	ldp	x29, x30, [sp], #96
  4054a0:	ret
  4054a4:	and	w0, w0, #0xff
  4054a8:	b	402b70 <ferror@plt+0x15d0>
  4054ac:	stp	xzr, x2, [x0, #24]
  4054b0:	strb	wzr, [x0, #40]
  4054b4:	stp	x1, xzr, [x0]
  4054b8:	str	xzr, [x0, #16]
  4054bc:	ret
  4054c0:	stp	x29, x30, [sp, #-32]!
  4054c4:	cmp	x1, #0x2
  4054c8:	mov	w8, #0x2                   	// #2
  4054cc:	stp	x20, x19, [sp, #16]
  4054d0:	csel	x20, x1, x8, hi  // hi = pmore
  4054d4:	mov	x19, x0
  4054d8:	lsl	x0, x20, #2
  4054dc:	mov	x29, sp
  4054e0:	bl	402e70 <ferror@plt+0x18d0>
  4054e4:	stp	xzr, x20, [x19, #24]
  4054e8:	strb	wzr, [x19, #40]
  4054ec:	stp	x0, xzr, [x19]
  4054f0:	str	xzr, [x19, #16]
  4054f4:	ldp	x20, x19, [sp, #16]
  4054f8:	ldp	x29, x30, [sp], #32
  4054fc:	ret
  405500:	ldr	x0, [x0]
  405504:	b	401480 <free@plt>
  405508:	cmp	x0, x1
  40550c:	b.eq	405588 <ferror@plt+0x3fe8>  // b.none
  405510:	stp	x29, x30, [sp, #-48]!
  405514:	stp	x20, x19, [sp, #32]
  405518:	ldr	x8, [x1, #24]
  40551c:	ldr	x10, [x0, #32]
  405520:	mov	x20, x0
  405524:	ldr	x0, [x0]
  405528:	mov	w9, #0x2                   	// #2
  40552c:	cmp	x8, #0x2
  405530:	str	x21, [sp, #16]
  405534:	csel	x21, x8, x9, hi  // hi = pmore
  405538:	mov	x19, x1
  40553c:	cmp	x21, x10
  405540:	mov	x29, sp
  405544:	b.ls	40555c <ferror@plt+0x3fbc>  // b.plast
  405548:	lsl	x1, x21, #2
  40554c:	bl	402e90 <ferror@plt+0x18f0>
  405550:	str	x0, [x20]
  405554:	str	x21, [x20, #32]
  405558:	ldr	x8, [x19, #24]
  40555c:	str	x8, [x20, #24]
  405560:	ldrb	w9, [x19, #40]
  405564:	ldr	x21, [sp, #16]
  405568:	lsl	x2, x8, #2
  40556c:	strb	w9, [x20, #40]
  405570:	ldur	q0, [x19, #8]
  405574:	stur	q0, [x20, #8]
  405578:	ldr	x1, [x19]
  40557c:	ldp	x20, x19, [sp, #32]
  405580:	ldp	x29, x30, [sp], #48
  405584:	b	401250 <memcpy@plt>
  405588:	ret
  40558c:	stp	x29, x30, [sp, #-48]!
  405590:	stp	x22, x21, [sp, #16]
  405594:	stp	x20, x19, [sp, #32]
  405598:	ldr	x8, [x1, #24]
  40559c:	mov	w9, #0x2                   	// #2
  4055a0:	mov	x20, x0
  4055a4:	mov	x29, sp
  4055a8:	cmp	x8, #0x2
  4055ac:	csel	x21, x8, x9, hi  // hi = pmore
  4055b0:	lsl	x0, x21, #2
  4055b4:	mov	x19, x1
  4055b8:	bl	402e70 <ferror@plt+0x18d0>
  4055bc:	cmp	x20, x19
  4055c0:	stp	xzr, x21, [x20, #24]
  4055c4:	strb	wzr, [x20, #40]
  4055c8:	stp	x0, xzr, [x20]
  4055cc:	str	xzr, [x20, #16]
  4055d0:	b.eq	40562c <ferror@plt+0x408c>  // b.none
  4055d4:	ldr	x8, [x19, #24]
  4055d8:	mov	w9, #0x2                   	// #2
  4055dc:	cmp	x8, #0x2
  4055e0:	csel	x22, x8, x9, hi  // hi = pmore
  4055e4:	cmp	x22, x21
  4055e8:	b.ls	405600 <ferror@plt+0x4060>  // b.plast
  4055ec:	lsl	x1, x22, #2
  4055f0:	bl	402e90 <ferror@plt+0x18f0>
  4055f4:	str	x0, [x20]
  4055f8:	str	x22, [x20, #32]
  4055fc:	ldr	x8, [x19, #24]
  405600:	str	x8, [x20, #24]
  405604:	ldrb	w9, [x19, #40]
  405608:	lsl	x2, x8, #2
  40560c:	strb	w9, [x20, #40]
  405610:	ldur	q0, [x19, #8]
  405614:	stur	q0, [x20, #8]
  405618:	ldr	x1, [x19]
  40561c:	ldp	x20, x19, [sp, #32]
  405620:	ldp	x22, x21, [sp, #16]
  405624:	ldp	x29, x30, [sp], #48
  405628:	b	401250 <memcpy@plt>
  40562c:	ldp	x20, x19, [sp, #32]
  405630:	ldp	x22, x21, [sp, #16]
  405634:	ldp	x29, x30, [sp], #48
  405638:	ret
  40563c:	stp	x29, x30, [sp, #-48]!
  405640:	stp	x20, x19, [sp, #32]
  405644:	mov	x19, x0
  405648:	mov	w0, #0x10                  	// #16
  40564c:	str	x21, [sp, #16]
  405650:	mov	x29, sp
  405654:	mov	x20, x1
  405658:	bl	402e70 <ferror@plt+0x18d0>
  40565c:	mov	w8, #0x4                   	// #4
  405660:	strb	wzr, [x19, #40]
  405664:	stp	x0, xzr, [x19]
  405668:	stp	xzr, x8, [x19, #24]
  40566c:	str	xzr, [x19, #16]
  405670:	cbz	x20, 4056b4 <ferror@plt+0x4114>
  405674:	mov	w21, #0xca00                	// #51712
  405678:	mov	w1, #0x84                  	// #132
  40567c:	movk	w21, #0x3b9a, lsl #16
  405680:	bl	402e90 <ferror@plt+0x18f0>
  405684:	mov	x8, xzr
  405688:	mov	w9, #0x21                  	// #33
  40568c:	str	x0, [x19]
  405690:	str	x9, [x19, #32]
  405694:	udiv	x9, x20, x21
  405698:	msub	w10, w9, w21, w20
  40569c:	cmp	x20, x21
  4056a0:	str	w10, [x0, x8, lsl #2]
  4056a4:	add	x8, x8, #0x1
  4056a8:	mov	x20, x9
  4056ac:	b.cs	405694 <ferror@plt+0x40f4>  // b.hs, b.nlast
  4056b0:	str	x8, [x19, #24]
  4056b4:	ldp	x20, x19, [sp, #32]
  4056b8:	ldr	x21, [sp, #16]
  4056bc:	ldp	x29, x30, [sp], #48
  4056c0:	ret
  4056c4:	stp	x29, x30, [sp, #-32]!
  4056c8:	stp	x20, x19, [sp, #16]
  4056cc:	mov	x29, sp
  4056d0:	strb	wzr, [x0, #40]
  4056d4:	stp	xzr, xzr, [x0, #16]
  4056d8:	str	xzr, [x0, #8]
  4056dc:	cbz	x1, 405740 <ferror@plt+0x41a0>
  4056e0:	ldr	x8, [x0, #32]
  4056e4:	mov	x20, x1
  4056e8:	mov	x19, x0
  4056ec:	cmp	x8, #0x21
  4056f0:	b.cs	405710 <ferror@plt+0x4170>  // b.hs, b.nlast
  4056f4:	ldr	x0, [x19]
  4056f8:	mov	w1, #0x84                  	// #132
  4056fc:	bl	402e90 <ferror@plt+0x18f0>
  405700:	mov	w8, #0x21                  	// #33
  405704:	str	x0, [x19]
  405708:	str	x8, [x19, #32]
  40570c:	b	405714 <ferror@plt+0x4174>
  405710:	ldr	x0, [x19]
  405714:	mov	w9, #0xca00                	// #51712
  405718:	mov	x8, xzr
  40571c:	movk	w9, #0x3b9a, lsl #16
  405720:	udiv	x10, x20, x9
  405724:	msub	w11, w10, w9, w20
  405728:	cmp	x20, x9
  40572c:	str	w11, [x0, x8, lsl #2]
  405730:	add	x8, x8, #0x1
  405734:	mov	x20, x10
  405738:	b.cs	405720 <ferror@plt+0x4180>  // b.hs, b.nlast
  40573c:	str	x8, [x19, #24]
  405740:	ldp	x20, x19, [sp, #16]
  405744:	ldp	x29, x30, [sp], #32
  405748:	ret
  40574c:	ldr	x0, [x0, #16]
  405750:	ret
  405754:	ldr	x9, [x0, #24]
  405758:	cbz	x9, 4057fc <ferror@plt+0x425c>
  40575c:	ldr	x8, [x0, #8]
  405760:	subs	x8, x9, x8
  405764:	b.ne	405804 <ferror@plt+0x4264>  // b.any
  405768:	ldr	x10, [x0]
  40576c:	add	x8, x9, x9, lsl #3
  405770:	sub	x12, x9, #0x1
  405774:	sub	x13, x8, #0x9
  405778:	mov	x11, x12
  40577c:	cmp	x12, x9
  405780:	mov	x8, x13
  405784:	b.cs	405798 <ferror@plt+0x41f8>  // b.hs, b.nlast
  405788:	ldr	w14, [x10, x11, lsl #2]
  40578c:	sub	x12, x11, #0x1
  405790:	sub	x13, x8, #0x9
  405794:	cbz	w14, 405778 <ferror@plt+0x41d8>
  405798:	ldr	x9, [x0, #16]
  40579c:	mov	x12, #0xe38f                	// #58255
  4057a0:	movk	x12, #0x8e38, lsl #16
  4057a4:	movk	x12, #0x38e3, lsl #32
  4057a8:	movk	x12, #0xe38e, lsl #48
  4057ac:	ldrsw	x11, [x10, x11, lsl #2]
  4057b0:	umulh	x10, x9, x12
  4057b4:	lsr	x10, x10, #3
  4057b8:	add	x10, x10, x10, lsl #3
  4057bc:	sub	x9, x9, x10
  4057c0:	mov	x10, xzr
  4057c4:	cbz	w11, 4057e4 <ferror@plt+0x4244>
  4057c8:	mov	x12, #0xcccccccccccccccc    	// #-3689348814741910324
  4057cc:	movk	x12, #0xcccd
  4057d0:	umulh	x13, x11, x12
  4057d4:	cmp	x11, #0x9
  4057d8:	lsr	x11, x13, #3
  4057dc:	add	x10, x10, #0x1
  4057e0:	b.hi	4057d0 <ferror@plt+0x4230>  // b.pmore
  4057e4:	sub	x11, x9, #0x9
  4057e8:	cmp	x9, #0x0
  4057ec:	csel	x9, xzr, x11, eq  // eq = none
  4057f0:	add	x9, x9, x10
  4057f4:	add	x0, x9, x8
  4057f8:	ret
  4057fc:	mov	x0, xzr
  405800:	ret
  405804:	adds	x8, x8, x8, lsl #3
  405808:	b.eq	40584c <ferror@plt+0x42ac>  // b.none
  40580c:	ldr	x10, [x0]
  405810:	add	x9, x10, x9, lsl #2
  405814:	ldursw	x10, [x9, #-4]
  405818:	cbz	w10, 405840 <ferror@plt+0x42a0>
  40581c:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  405820:	mov	x9, xzr
  405824:	movk	x11, #0xcccd
  405828:	umulh	x12, x10, x11
  40582c:	cmp	x10, #0x9
  405830:	lsr	x10, x12, #3
  405834:	add	x9, x9, #0x1
  405838:	b.hi	405828 <ferror@plt+0x4288>  // b.pmore
  40583c:	b	405844 <ferror@plt+0x42a4>
  405840:	mov	x9, xzr
  405844:	add	x8, x8, x9
  405848:	sub	x8, x8, #0x9
  40584c:	ldr	x9, [x0, #16]
  405850:	add	x0, x9, x8
  405854:	ret
  405858:	sub	sp, sp, #0x1b0
  40585c:	stp	x22, x21, [sp, #400]
  405860:	stp	x20, x19, [sp, #416]
  405864:	mov	x21, x1
  405868:	mov	x19, x0
  40586c:	stp	x29, x30, [sp, #336]
  405870:	stp	x28, x27, [sp, #352]
  405874:	stp	x26, x25, [sp, #368]
  405878:	stp	x24, x23, [sp, #384]
  40587c:	add	x29, sp, #0x150
  405880:	tbz	w3, #0, 4058f0 <ferror@plt+0x4350>
  405884:	ldrb	w20, [x21]
  405888:	bl	401460 <__ctype_b_loc@plt>
  40588c:	ldr	x8, [x0]
  405890:	sub	w9, w20, #0x37
  405894:	and	w10, w9, #0xff
  405898:	cmp	w10, #0x64
  40589c:	ldrh	w8, [x8, x20, lsl #1]
  4058a0:	mov	w10, #0x64                  	// #100
  4058a4:	sub	w11, w20, #0x30
  4058a8:	csel	w9, w9, w10, cc  // cc = lo, ul, last
  4058ac:	tst	w8, #0x100
  4058b0:	csel	w20, w11, w9, eq  // eq = none
  4058b4:	tst	w20, #0xff
  4058b8:	strb	wzr, [x19, #40]
  4058bc:	stp	xzr, xzr, [x19, #16]
  4058c0:	str	xzr, [x19, #8]
  4058c4:	b.eq	405ae4 <ferror@plt+0x4544>  // b.none
  4058c8:	ldr	x8, [x19, #32]
  4058cc:	cmp	x8, #0x21
  4058d0:	b.cs	405aec <ferror@plt+0x454c>  // b.hs, b.nlast
  4058d4:	ldr	x0, [x19]
  4058d8:	mov	w1, #0x84                  	// #132
  4058dc:	bl	402e90 <ferror@plt+0x18f0>
  4058e0:	mov	w8, #0x21                  	// #33
  4058e4:	str	x0, [x19]
  4058e8:	str	x8, [x19, #32]
  4058ec:	b	405af0 <ferror@plt+0x4550>
  4058f0:	mov	x20, x2
  4058f4:	cmp	x2, #0xa
  4058f8:	b.ne	405914 <ferror@plt+0x4374>  // b.any
  4058fc:	mov	x25, xzr
  405900:	ldrb	w24, [x21, x25]
  405904:	cmp	w24, #0x30
  405908:	b.ne	405ae0 <ferror@plt+0x4540>  // b.any
  40590c:	add	x25, x25, #0x1
  405910:	b	405900 <ferror@plt+0x4360>
  405914:	mov	x0, x21
  405918:	bl	401270 <strlen@plt>
  40591c:	cbz	x0, 405ae4 <ferror@plt+0x4544>
  405920:	mov	x22, x0
  405924:	mov	x9, xzr
  405928:	ldrb	w8, [x21, x9]
  40592c:	add	x9, x9, #0x1
  405930:	cmp	w8, #0x30
  405934:	cset	w10, eq  // eq = none
  405938:	cmp	w8, #0x2e
  40593c:	cset	w11, eq  // eq = none
  405940:	cmp	x9, x22
  405944:	b.cs	405950 <ferror@plt+0x43b0>  // b.hs, b.nlast
  405948:	orr	w10, w11, w10
  40594c:	tbnz	w10, #0, 405928 <ferror@plt+0x4388>
  405950:	cmp	w8, #0x2e
  405954:	mov	w26, wzr
  405958:	b.eq	405b04 <ferror@plt+0x4564>  // b.none
  40595c:	cmp	w8, #0x30
  405960:	b.eq	405b04 <ferror@plt+0x4564>  // b.none
  405964:	mov	w0, #0x84                  	// #132
  405968:	bl	402e70 <ferror@plt+0x18d0>
  40596c:	mov	w23, #0x21                  	// #33
  405970:	sub	x8, x29, #0x70
  405974:	stp	x0, xzr, [x29, #-112]
  405978:	mov	w0, #0x84                  	// #132
  40597c:	sturb	wzr, [x29, #-72]
  405980:	stp	xzr, x23, [x29, #-88]
  405984:	add	x27, x8, #0x8
  405988:	stur	xzr, [x29, #-96]
  40598c:	bl	402e70 <ferror@plt+0x18d0>
  405990:	stp	xzr, x23, [x29, #-136]
  405994:	sub	x8, x29, #0xa0
  405998:	adrp	x23, 406000 <ferror@plt+0x4a60>
  40599c:	mov	x28, xzr
  4059a0:	sub	w9, w20, #0x1
  4059a4:	mov	w25, #0x1                   	// #1
  4059a8:	add	x8, x8, #0x8
  4059ac:	add	x23, x23, #0xd58
  4059b0:	sturb	wzr, [x29, #-120]
  4059b4:	stp	x0, xzr, [x29, #-160]
  4059b8:	stur	xzr, [x29, #-144]
  4059bc:	str	w9, [sp, #28]
  4059c0:	str	x8, [sp, #16]
  4059c4:	ldrb	w24, [x21, x28]
  4059c8:	cbz	w24, 405d40 <ferror@plt+0x47a0>
  4059cc:	cmp	w24, #0x2e
  4059d0:	b.eq	405d40 <ferror@plt+0x47a0>  // b.none
  4059d4:	bl	401460 <__ctype_b_loc@plt>
  4059d8:	ldr	x8, [x0]
  4059dc:	ldrh	w8, [x8, x24, lsl #1]
  4059e0:	tbnz	w8, #8, 4059ec <ferror@plt+0x444c>
  4059e4:	sub	w24, w24, #0x30
  4059e8:	b	4059fc <ferror@plt+0x445c>
  4059ec:	ldr	w9, [sp, #28]
  4059f0:	sub	w8, w24, #0x37
  4059f4:	cmp	x20, w8, uxtb
  4059f8:	csel	w24, w8, w9, hi  // hi = pmore
  4059fc:	sub	x2, x29, #0xa0
  405a00:	mov	x0, x19
  405a04:	mov	x1, x20
  405a08:	bl	40bf0c <ferror@plt+0xa96c>
  405a0c:	cbnz	w0, 405d38 <ferror@plt+0x4798>
  405a10:	tst	w24, #0xff
  405a14:	sturb	wzr, [x29, #-72]
  405a18:	stp	xzr, xzr, [x27]
  405a1c:	str	xzr, [x27, #16]
  405a20:	b.eq	405a50 <ferror@plt+0x44b0>  // b.none
  405a24:	ldur	x8, [x29, #-80]
  405a28:	cmp	x8, #0x21
  405a2c:	b.cs	405a5c <ferror@plt+0x44bc>  // b.hs, b.nlast
  405a30:	ldur	x0, [x29, #-112]
  405a34:	mov	w1, #0x84                  	// #132
  405a38:	bl	402e90 <ferror@plt+0x18f0>
  405a3c:	ldur	x8, [x29, #-104]
  405a40:	mov	w9, #0x21                  	// #33
  405a44:	stur	x0, [x29, #-112]
  405a48:	stur	x9, [x29, #-80]
  405a4c:	b	405a64 <ferror@plt+0x44c4>
  405a50:	mov	x9, xzr
  405a54:	mov	x8, xzr
  405a58:	b	405a74 <ferror@plt+0x44d4>
  405a5c:	ldur	x0, [x29, #-112]
  405a60:	mov	x8, xzr
  405a64:	and	w9, w24, #0xff
  405a68:	str	w9, [x0]
  405a6c:	mov	w9, #0x1                   	// #1
  405a70:	stur	x25, [x29, #-88]
  405a74:	ldur	x10, [x29, #-152]
  405a78:	ldur	x11, [x29, #-136]
  405a7c:	sub	x12, x9, x8
  405a80:	sub	x13, x11, x10
  405a84:	cmp	x11, #0x0
  405a88:	csel	x11, xzr, x13, eq  // eq = none
  405a8c:	cmp	x9, #0x0
  405a90:	csel	x9, xzr, x12, eq  // eq = none
  405a94:	cmp	x10, x8
  405a98:	csel	x0, x10, x8, hi  // hi = pmore
  405a9c:	cmp	x11, x9
  405aa0:	csel	x1, x11, x9, hi  // hi = pmore
  405aa4:	bl	402e40 <ferror@plt+0x18a0>
  405aa8:	mov	w1, #0x1                   	// #1
  405aac:	bl	402e40 <ferror@plt+0x18a0>
  405ab0:	mov	x5, x0
  405ab4:	sub	x0, x29, #0xa0
  405ab8:	sub	x1, x29, #0x70
  405abc:	mov	x2, x19
  405ac0:	mov	x3, xzr
  405ac4:	mov	x4, x23
  405ac8:	bl	406c30 <ferror@plt+0x5690>
  405acc:	cbnz	w0, 405d38 <ferror@plt+0x4798>
  405ad0:	add	x28, x28, #0x1
  405ad4:	cmp	x22, x28
  405ad8:	b.ne	4059c4 <ferror@plt+0x4424>  // b.any
  405adc:	b	405d48 <ferror@plt+0x47a8>
  405ae0:	cbnz	w24, 405b28 <ferror@plt+0x4588>
  405ae4:	mov	w26, wzr
  405ae8:	b	405b04 <ferror@plt+0x4564>
  405aec:	ldr	x0, [x19]
  405af0:	and	w8, w20, #0xff
  405af4:	mov	w9, #0x1                   	// #1
  405af8:	mov	w26, wzr
  405afc:	str	w8, [x0]
  405b00:	str	x9, [x19, #24]
  405b04:	mov	w0, w26
  405b08:	ldp	x20, x19, [sp, #416]
  405b0c:	ldp	x22, x21, [sp, #400]
  405b10:	ldp	x24, x23, [sp, #384]
  405b14:	ldp	x26, x25, [sp, #368]
  405b18:	ldp	x28, x27, [sp, #352]
  405b1c:	ldp	x29, x30, [sp, #336]
  405b20:	add	sp, sp, #0x1b0
  405b24:	ret
  405b28:	add	x22, x21, x25
  405b2c:	mov	x0, x22
  405b30:	bl	401270 <strlen@plt>
  405b34:	mov	x20, x0
  405b38:	mov	w1, #0x2e                  	// #46
  405b3c:	mov	x0, x22
  405b40:	bl	4014b0 <strchr@plt>
  405b44:	mov	x23, x0
  405b48:	cbz	x20, 405b78 <ferror@plt+0x45d8>
  405b4c:	mov	w8, #0x1                   	// #1
  405b50:	and	w9, w24, #0xff
  405b54:	cmp	w9, #0x30
  405b58:	b.eq	405b64 <ferror@plt+0x45c4>  // b.none
  405b5c:	cmp	w9, #0x2e
  405b60:	b.ne	405b88 <ferror@plt+0x45e8>  // b.any
  405b64:	cmp	x20, x8
  405b68:	b.eq	405b94 <ferror@plt+0x45f4>  // b.none
  405b6c:	ldrb	w24, [x22, x8]
  405b70:	add	x8, x8, #0x1
  405b74:	b	405b50 <ferror@plt+0x45b0>
  405b78:	mov	w8, #0x1                   	// #1
  405b7c:	mov	x27, xzr
  405b80:	str	w8, [sp, #28]
  405b84:	b	405ba0 <ferror@plt+0x4600>
  405b88:	sub	x27, x8, #0x1
  405b8c:	str	wzr, [sp, #28]
  405b90:	b	405ba0 <ferror@plt+0x4600>
  405b94:	mov	w8, #0x1                   	// #1
  405b98:	str	w8, [sp, #28]
  405b9c:	mov	x27, x20
  405ba0:	add	x8, x22, x20
  405ba4:	mvn	x9, x23
  405ba8:	cmp	x23, #0x0
  405bac:	add	x8, x9, x8
  405bb0:	csel	x24, x8, xzr, ne  // ne = any
  405bb4:	mov	w1, #0x8                   	// #8
  405bb8:	mov	x0, x24
  405bbc:	cset	w28, ne  // ne = any
  405bc0:	str	x24, [x19, #16]
  405bc4:	bl	402e40 <ferror@plt+0x18a0>
  405bc8:	mov	x26, #0xe38f                	// #58255
  405bcc:	movk	x26, #0x8e38, lsl #16
  405bd0:	movk	x26, #0x38e3, lsl #32
  405bd4:	movk	x26, #0xe38e, lsl #48
  405bd8:	cmp	x22, x23
  405bdc:	sub	x8, x20, x28
  405be0:	umulh	x9, x0, x26
  405be4:	csneg	x10, xzr, x27, eq  // eq = none
  405be8:	lsr	x9, x9, #3
  405bec:	add	x0, x8, x10
  405bf0:	mov	w1, #0x8                   	// #8
  405bf4:	str	x9, [x19, #8]
  405bf8:	bl	402e40 <ferror@plt+0x18a0>
  405bfc:	umulh	x8, x24, x26
  405c00:	lsr	x8, x8, #3
  405c04:	add	x8, x8, x8, lsl #3
  405c08:	mov	w9, #0x9                   	// #9
  405c0c:	subs	x8, x24, x8
  405c10:	sub	x8, x9, x8
  405c14:	csel	x23, xzr, x8, eq  // eq = none
  405c18:	add	x8, x0, x23
  405c1c:	ldr	x9, [x19, #32]
  405c20:	umulh	x8, x8, x26
  405c24:	lsr	x24, x8, #3
  405c28:	ldr	x22, [x19]
  405c2c:	mov	w10, #0x2                   	// #2
  405c30:	cmp	x24, #0x2
  405c34:	csel	x27, x24, x10, hi  // hi = pmore
  405c38:	cmp	x27, x9
  405c3c:	str	x24, [x19, #24]
  405c40:	b.ls	405c5c <ferror@plt+0x46bc>  // b.plast
  405c44:	lsl	x1, x27, #2
  405c48:	mov	x0, x22
  405c4c:	bl	402e90 <ferror@plt+0x18f0>
  405c50:	mov	x22, x0
  405c54:	str	x0, [x19]
  405c58:	str	x27, [x19, #32]
  405c5c:	ldr	w26, [sp, #28]
  405c60:	lsl	x2, x24, #2
  405c64:	mov	x0, x22
  405c68:	mov	w1, wzr
  405c6c:	bl	401360 <memset@plt>
  405c70:	cbz	w26, 405c84 <ferror@plt+0x46e4>
  405c74:	mov	w26, wzr
  405c78:	str	xzr, [x19, #8]
  405c7c:	str	xzr, [x19, #24]
  405c80:	b	405b04 <ferror@plt+0x4564>
  405c84:	cbz	x20, 405ae4 <ferror@plt+0x4544>
  405c88:	adrp	x8, 418000 <ferror@plt+0x16a60>
  405c8c:	add	x8, x8, #0x7d8
  405c90:	ldr	x24, [x8, x23, lsl #3]
  405c94:	mov	x27, #0x8e39                	// #36409
  405c98:	mov	x28, #0x1c72                	// #7282
  405c9c:	movk	x27, #0x38e3, lsl #16
  405ca0:	movk	x28, #0x71c7, lsl #16
  405ca4:	movk	x27, #0xe38e, lsl #32
  405ca8:	movk	x28, #0xc71c, lsl #32
  405cac:	sub	x19, x20, #0x1
  405cb0:	add	x21, x21, x25
  405cb4:	movk	x27, #0x8e38, lsl #48
  405cb8:	movk	x28, #0x1c71, lsl #48
  405cbc:	b	405ccc <ferror@plt+0x472c>
  405cc0:	sub	x19, x19, #0x1
  405cc4:	cmp	x19, x20
  405cc8:	b.cs	405ae4 <ferror@plt+0x4544>  // b.hs, b.nlast
  405ccc:	ldrb	w25, [x21, x19]
  405cd0:	cmp	x25, #0x2e
  405cd4:	b.eq	405cc0 <ferror@plt+0x4720>  // b.none
  405cd8:	mov	x8, #0xe38f                	// #58255
  405cdc:	movk	x8, #0x8e38, lsl #16
  405ce0:	movk	x8, #0x38e3, lsl #32
  405ce4:	movk	x8, #0xe38e, lsl #48
  405ce8:	umulh	x8, x23, x8
  405cec:	lsr	x8, x8, #1
  405cf0:	and	x26, x8, #0x7ffffffffffffffc
  405cf4:	bl	401460 <__ctype_b_loc@plt>
  405cf8:	ldr	x8, [x0]
  405cfc:	ldr	w10, [x22, x26]
  405d00:	add	x23, x23, #0x1
  405d04:	sub	w9, w25, #0x30
  405d08:	ldrh	w8, [x8, x25, lsl #1]
  405d0c:	add	x11, x24, x24, lsl #2
  405d10:	mul	x12, x23, x27
  405d14:	lsl	x11, x11, #1
  405d18:	tst	w8, #0x100
  405d1c:	mov	w8, #0x9                   	// #9
  405d20:	csel	w8, w9, w8, eq  // eq = none
  405d24:	cmp	x12, x28
  405d28:	madd	w8, w8, w24, w10
  405d2c:	csinc	x24, x11, xzr, cs  // cs = hs, nlast
  405d30:	str	w8, [x22, x26]
  405d34:	b	405cc0 <ferror@plt+0x4720>
  405d38:	mov	w26, w0
  405d3c:	b	406228 <ferror@plt+0x4c88>
  405d40:	cmp	x22, x28
  405d44:	b.ne	405d54 <ferror@plt+0x47b4>  // b.any
  405d48:	ldrb	w8, [x21, x22]
  405d4c:	mov	x28, x22
  405d50:	cbz	w8, 405f9c <ferror@plt+0x49fc>
  405d54:	mov	w0, #0x84                  	// #132
  405d58:	bl	402e70 <ferror@plt+0x18d0>
  405d5c:	mov	w8, #0x21                  	// #33
  405d60:	stp	x0, xzr, [sp, #128]
  405d64:	mov	w0, #0x8                   	// #8
  405d68:	strb	wzr, [sp, #168]
  405d6c:	stp	xzr, x8, [sp, #152]
  405d70:	str	xzr, [sp, #144]
  405d74:	bl	402e70 <ferror@plt+0x18d0>
  405d78:	mov	w23, #0x2                   	// #2
  405d7c:	stp	x0, xzr, [sp, #80]
  405d80:	mov	w0, #0x8                   	// #8
  405d84:	strb	wzr, [sp, #120]
  405d88:	stp	xzr, x23, [sp, #104]
  405d8c:	str	xzr, [sp, #96]
  405d90:	bl	402e70 <ferror@plt+0x18d0>
  405d94:	ldr	x8, [sp, #16]
  405d98:	sturb	wzr, [x29, #-120]
  405d9c:	mov	w9, #0x1                   	// #1
  405da0:	stp	xzr, x23, [sp, #56]
  405da4:	stp	xzr, xzr, [x8]
  405da8:	ldur	x8, [x29, #-160]
  405dac:	strb	wzr, [sp, #72]
  405db0:	stp	x0, xzr, [sp, #32]
  405db4:	str	xzr, [sp, #48]
  405db8:	adrp	x10, 42c000 <ferror@plt+0x2aa60>
  405dbc:	stur	x9, [x29, #-136]
  405dc0:	str	w9, [x8]
  405dc4:	ldr	x9, [x10, #584]
  405dc8:	add	x11, x28, #0x1
  405dcc:	mov	x1, xzr
  405dd0:	cmp	x11, x22
  405dd4:	ldr	w10, [x9, #1128]
  405dd8:	ldr	w8, [x9, #1132]
  405ddc:	add	x9, x9, #0x468
  405de0:	sub	x23, x29, #0xa0
  405de4:	b.cs	405f94 <ferror@plt+0x49f4>  // b.hs, b.nlast
  405de8:	cmp	w10, w8
  405dec:	b.ne	405f94 <ferror@plt+0x49f4>  // b.any
  405df0:	ldrb	w25, [x21, x11]
  405df4:	cbz	w25, 405fac <ferror@plt+0x4a0c>
  405df8:	bl	401460 <__ctype_b_loc@plt>
  405dfc:	add	x8, x21, x28
  405e00:	stp	x8, x0, [sp, #8]
  405e04:	add	x21, sp, #0x80
  405e08:	sub	x9, x29, #0xa0
  405e0c:	mov	w8, #0x2                   	// #2
  405e10:	ldr	x10, [sp, #16]
  405e14:	and	x11, x25, #0xff
  405e18:	mov	x23, x21
  405e1c:	mov	x21, x9
  405e20:	ldr	x10, [x10]
  405e24:	mov	x24, x8
  405e28:	ldrh	w10, [x10, x11, lsl #1]
  405e2c:	tbnz	w10, #8, 405e38 <ferror@plt+0x4898>
  405e30:	sub	w25, w25, #0x30
  405e34:	b	405e48 <ferror@plt+0x48a8>
  405e38:	ldr	w9, [sp, #28]
  405e3c:	sub	w8, w25, #0x37
  405e40:	cmp	x20, w8, uxtb
  405e44:	csel	w25, w8, w9, hi  // hi = pmore
  405e48:	add	x0, sp, #0x50
  405e4c:	add	x2, sp, #0x20
  405e50:	mov	x1, x20
  405e54:	bl	40bf0c <ferror@plt+0xa96c>
  405e58:	cbnz	w0, 405fa4 <ferror@plt+0x4a04>
  405e5c:	tst	w25, #0xff
  405e60:	sturb	wzr, [x29, #-72]
  405e64:	stp	xzr, xzr, [x27]
  405e68:	str	xzr, [x27, #16]
  405e6c:	b.eq	405e9c <ferror@plt+0x48fc>  // b.none
  405e70:	ldur	x8, [x29, #-80]
  405e74:	cmp	x8, #0x21
  405e78:	b.cs	405ea8 <ferror@plt+0x4908>  // b.hs, b.nlast
  405e7c:	ldur	x0, [x29, #-112]
  405e80:	mov	w1, #0x84                  	// #132
  405e84:	bl	402e90 <ferror@plt+0x18f0>
  405e88:	ldur	x8, [x29, #-104]
  405e8c:	mov	w9, #0x21                  	// #33
  405e90:	stur	x0, [x29, #-112]
  405e94:	stur	x9, [x29, #-80]
  405e98:	b	405eb0 <ferror@plt+0x4910>
  405e9c:	mov	x9, xzr
  405ea0:	mov	x8, xzr
  405ea4:	b	405ec4 <ferror@plt+0x4924>
  405ea8:	ldur	x0, [x29, #-112]
  405eac:	mov	x8, xzr
  405eb0:	and	w9, w25, #0xff
  405eb4:	str	w9, [x0]
  405eb8:	mov	w9, #0x1                   	// #1
  405ebc:	stur	x9, [x29, #-88]
  405ec0:	mov	w9, #0x1                   	// #1
  405ec4:	ldr	x10, [sp, #40]
  405ec8:	ldr	x11, [sp, #56]
  405ecc:	sub	x12, x9, x8
  405ed0:	sub	x13, x11, x10
  405ed4:	cmp	x11, #0x0
  405ed8:	csel	x11, xzr, x13, eq  // eq = none
  405edc:	cmp	x9, #0x0
  405ee0:	csel	x9, xzr, x12, eq  // eq = none
  405ee4:	cmp	x10, x8
  405ee8:	csel	x0, x10, x8, hi  // hi = pmore
  405eec:	cmp	x11, x9
  405ef0:	csel	x1, x11, x9, hi  // hi = pmore
  405ef4:	bl	402e40 <ferror@plt+0x18a0>
  405ef8:	mov	w1, #0x1                   	// #1
  405efc:	bl	402e40 <ferror@plt+0x18a0>
  405f00:	adrp	x4, 406000 <ferror@plt+0x4a60>
  405f04:	mov	x5, x0
  405f08:	add	x0, sp, #0x20
  405f0c:	sub	x1, x29, #0x70
  405f10:	add	x2, sp, #0x50
  405f14:	mov	x3, xzr
  405f18:	add	x4, x4, #0xd58
  405f1c:	bl	406c30 <ferror@plt+0x5690>
  405f20:	cbnz	w0, 405fa4 <ferror@plt+0x4a04>
  405f24:	mov	x0, x21
  405f28:	mov	x1, x20
  405f2c:	mov	x2, x23
  405f30:	bl	40bf0c <ferror@plt+0xa96c>
  405f34:	cbnz	w0, 405fa4 <ferror@plt+0x4a04>
  405f38:	ldr	x8, [x23, #24]
  405f3c:	ldr	x1, [x23, #8]
  405f40:	cmp	x8, x1
  405f44:	b.cs	405f4c <ferror@plt+0x49ac>  // b.hs, b.nlast
  405f48:	str	x1, [x23, #24]
  405f4c:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  405f50:	ldr	x10, [x8, #584]
  405f54:	add	x9, x28, x24
  405f58:	cmp	x9, x22
  405f5c:	ldr	w11, [x10, #1128]
  405f60:	ldr	w8, [x10, #1132]
  405f64:	b.cs	405f88 <ferror@plt+0x49e8>  // b.hs, b.nlast
  405f68:	cmp	w11, w8
  405f6c:	b.ne	405f88 <ferror@plt+0x49e8>  // b.any
  405f70:	ldr	x8, [sp, #8]
  405f74:	mov	x9, x23
  405f78:	ldrb	w25, [x8, x24]
  405f7c:	add	x8, x24, #0x1
  405f80:	cbnz	w25, 405e10 <ferror@plt+0x4870>
  405f84:	mov	w8, w11
  405f88:	add	x9, x10, #0x468
  405f8c:	sub	x22, x24, #0x1
  405f90:	b	405fbc <ferror@plt+0x4a1c>
  405f94:	mov	x22, x1
  405f98:	b	405fbc <ferror@plt+0x4a1c>
  405f9c:	mov	w26, wzr
  405fa0:	b	406228 <ferror@plt+0x4c88>
  405fa4:	mov	w26, w0
  405fa8:	b	406210 <ferror@plt+0x4c70>
  405fac:	mov	x1, xzr
  405fb0:	mov	x22, xzr
  405fb4:	sub	x23, x29, #0xa0
  405fb8:	mov	w8, w10
  405fbc:	ldr	w9, [x9]
  405fc0:	cmp	w9, w8
  405fc4:	b.ne	406038 <ferror@plt+0x4a98>  // b.any
  405fc8:	ldr	x0, [sp, #88]
  405fcc:	lsl	x20, x22, #1
  405fd0:	bl	402e40 <ferror@plt+0x18a0>
  405fd4:	mov	x21, x0
  405fd8:	mov	w1, #0x8                   	// #8
  405fdc:	mov	x0, x20
  405fe0:	bl	402e40 <ferror@plt+0x18a0>
  405fe4:	mov	x8, #0xe38f                	// #58255
  405fe8:	movk	x8, #0x8e38, lsl #16
  405fec:	movk	x8, #0x38e3, lsl #32
  405ff0:	movk	x8, #0xe38e, lsl #48
  405ff4:	umulh	x8, x0, x8
  405ff8:	lsr	x8, x8, #3
  405ffc:	cmp	x8, x21
  406000:	csel	x0, x8, x21, hi  // hi = pmore
  406004:	mov	w1, #0x1                   	// #1
  406008:	bl	402e40 <ferror@plt+0x18a0>
  40600c:	ldr	x9, [sp, #104]
  406010:	ldr	x10, [sp, #88]
  406014:	ldr	x8, [x23, #24]
  406018:	mov	x21, x0
  40601c:	cmp	x9, #0x0
  406020:	sub	x10, x9, x10
  406024:	csel	x0, xzr, x10, eq  // eq = none
  406028:	cbz	x8, 406040 <ferror@plt+0x4aa0>
  40602c:	ldr	x9, [x23, #8]
  406030:	sub	x1, x8, x9
  406034:	b	406044 <ferror@plt+0x4aa4>
  406038:	mov	w26, #0x8                   	// #8
  40603c:	b	406210 <ferror@plt+0x4c70>
  406040:	mov	x1, xzr
  406044:	bl	402e40 <ferror@plt+0x18a0>
  406048:	mov	x1, x21
  40604c:	bl	402e40 <ferror@plt+0x18a0>
  406050:	adrp	x4, 408000 <ferror@plt+0x6a60>
  406054:	mov	x5, x0
  406058:	add	x4, x4, #0x820
  40605c:	add	x0, sp, #0x50
  406060:	add	x2, sp, #0x20
  406064:	mov	x1, x23
  406068:	mov	x3, x20
  40606c:	bl	406c30 <ferror@plt+0x5690>
  406070:	mov	w26, w0
  406074:	cbnz	w0, 406210 <ferror@plt+0x4c70>
  406078:	cbz	x22, 406158 <ferror@plt+0x4bb8>
  40607c:	ldp	x21, x8, [sp, #40]
  406080:	sub	x20, x8, x22
  406084:	cbz	x21, 4060b0 <ferror@plt+0x4b10>
  406088:	mov	w1, #0x8                   	// #8
  40608c:	mov	x0, x20
  406090:	bl	402e40 <ferror@plt+0x18a0>
  406094:	mov	x8, #0xe38f                	// #58255
  406098:	movk	x8, #0x8e38, lsl #16
  40609c:	movk	x8, #0x38e3, lsl #32
  4060a0:	movk	x8, #0xe38e, lsl #48
  4060a4:	umulh	x8, x0, x8
  4060a8:	sub	x8, x21, x8, lsr #3
  4060ac:	b	4060b4 <ferror@plt+0x4b14>
  4060b0:	mov	x8, xzr
  4060b4:	ldr	x9, [sp, #56]
  4060b8:	sub	x23, x21, x8
  4060bc:	stp	x23, x20, [sp, #40]
  4060c0:	cbz	x9, 406158 <ferror@plt+0x4bb8>
  4060c4:	mov	x10, #0xe38f                	// #58255
  4060c8:	movk	x10, #0x8e38, lsl #16
  4060cc:	movk	x10, #0x38e3, lsl #32
  4060d0:	movk	x10, #0xe38e, lsl #48
  4060d4:	sub	x24, x9, x8
  4060d8:	ldr	x21, [sp, #32]
  4060dc:	umulh	x9, x20, x10
  4060e0:	lsr	x9, x9, #3
  4060e4:	add	x9, x9, x9, lsl #3
  4060e8:	mov	w11, #0x9                   	// #9
  4060ec:	subs	x9, x20, x9
  4060f0:	add	x1, x21, x8, lsl #2
  4060f4:	sub	x8, x11, x9
  4060f8:	lsl	x2, x24, #2
  4060fc:	mov	x0, x21
  406100:	str	x24, [sp, #56]
  406104:	csel	x20, xzr, x8, eq  // eq = none
  406108:	bl	401260 <memmove@plt>
  40610c:	cbz	x24, 406140 <ferror@plt+0x4ba0>
  406110:	adrp	x8, 418000 <ferror@plt+0x16a60>
  406114:	add	x8, x8, #0x7d8
  406118:	ldr	x8, [x8, x20, lsl #3]
  40611c:	ldr	w9, [x21]
  406120:	sdiv	w9, w9, w8
  406124:	mul	w8, w9, w8
  406128:	str	w8, [x21], #-4
  40612c:	ldr	w8, [x21, x24, lsl #2]
  406130:	cbnz	w8, 40614c <ferror@plt+0x4bac>
  406134:	sub	x24, x24, #0x1
  406138:	str	x24, [sp, #56]
  40613c:	cbnz	x24, 40612c <ferror@plt+0x4b8c>
  406140:	strb	wzr, [sp, #72]
  406144:	str	xzr, [sp, #40]
  406148:	b	406158 <ferror@plt+0x4bb8>
  40614c:	cmp	x24, x23
  406150:	b.cs	406158 <ferror@plt+0x4bb8>  // b.hs, b.nlast
  406154:	str	x23, [sp, #56]
  406158:	mov	x21, x19
  40615c:	ldr	x8, [x21, #8]!
  406160:	ldr	x9, [x19, #24]
  406164:	ldr	x10, [sp, #40]
  406168:	ldr	x11, [sp, #56]
  40616c:	sub	x12, x9, x8
  406170:	cmp	x9, #0x0
  406174:	sub	x9, x11, x10
  406178:	csel	x12, xzr, x12, eq  // eq = none
  40617c:	cmp	x11, #0x0
  406180:	csel	x9, xzr, x9, eq  // eq = none
  406184:	cmp	x8, x10
  406188:	csel	x0, x8, x10, hi  // hi = pmore
  40618c:	cmp	x12, x9
  406190:	csel	x1, x12, x9, hi  // hi = pmore
  406194:	bl	402e40 <ferror@plt+0x18a0>
  406198:	mov	w1, #0x1                   	// #1
  40619c:	bl	402e40 <ferror@plt+0x18a0>
  4061a0:	add	x8, sp, #0x20
  4061a4:	ldp	q0, q1, [x19]
  4061a8:	ldr	q2, [x19, #32]
  4061ac:	sub	x9, x29, #0x40
  4061b0:	cmp	x8, x19
  4061b4:	mov	w10, #0x2                   	// #2
  4061b8:	csel	x20, x9, x8, eq  // eq = none
  4061bc:	cmp	x0, #0x2
  4061c0:	csel	x23, x0, x10, hi  // hi = pmore
  4061c4:	lsl	x0, x23, #2
  4061c8:	stp	q1, q2, [x29, #-48]
  4061cc:	stur	q0, [x29, #-64]
  4061d0:	bl	402e70 <ferror@plt+0x18d0>
  4061d4:	str	x0, [x19]
  4061d8:	sub	x0, x29, #0x40
  4061dc:	mov	x1, x20
  4061e0:	mov	x2, x19
  4061e4:	mov	x3, xzr
  4061e8:	stp	xzr, x23, [x19, #24]
  4061ec:	strb	wzr, [x19, #40]
  4061f0:	str	xzr, [x21]
  4061f4:	str	xzr, [x19, #16]
  4061f8:	bl	406d58 <ferror@plt+0x57b8>
  4061fc:	ldur	x8, [x29, #-64]
  406200:	mov	w26, w0
  406204:	mov	x0, x8
  406208:	bl	401480 <free@plt>
  40620c:	cbz	w26, 40623c <ferror@plt+0x4c9c>
  406210:	ldr	x0, [sp, #32]
  406214:	bl	401480 <free@plt>
  406218:	ldr	x0, [sp, #80]
  40621c:	bl	401480 <free@plt>
  406220:	ldr	x0, [sp, #128]
  406224:	bl	401480 <free@plt>
  406228:	ldur	x0, [x29, #-160]
  40622c:	bl	401480 <free@plt>
  406230:	ldur	x0, [x29, #-112]
  406234:	bl	401480 <free@plt>
  406238:	b	405b04 <ferror@plt+0x4564>
  40623c:	ldr	x8, [x19, #24]
  406240:	cbz	x8, 406260 <ferror@plt+0x4cc0>
  406244:	ldr	x8, [x19, #16]
  406248:	subs	x1, x22, x8
  40624c:	b.ls	406274 <ferror@plt+0x4cd4>  // b.plast
  406250:	mov	x0, x19
  406254:	bl	40b000 <ferror@plt+0x9a60>
  406258:	mov	w26, wzr
  40625c:	b	406210 <ferror@plt+0x4c70>
  406260:	mov	w26, wzr
  406264:	strb	wzr, [x19, #40]
  406268:	stp	xzr, xzr, [x21]
  40626c:	str	xzr, [x21, #16]
  406270:	b	406210 <ferror@plt+0x4c70>
  406274:	mov	w26, wzr
  406278:	b	406210 <ferror@plt+0x4c70>
  40627c:	sub	sp, sp, #0x150
  406280:	stp	x22, x21, [sp, #304]
  406284:	adrp	x22, 42c000 <ferror@plt+0x2aa60>
  406288:	ldr	x8, [x22, #584]
  40628c:	stp	x29, x30, [sp, #240]
  406290:	stp	x26, x25, [sp, #272]
  406294:	stp	x24, x23, [sp, #288]
  406298:	stp	x20, x19, [sp, #320]
  40629c:	ldrh	w9, [x8, #1142]
  4062a0:	ldr	x8, [x8, #1104]
  4062a4:	mov	w19, w2
  4062a8:	mov	x20, x1
  4062ac:	sub	x9, x9, #0x1
  4062b0:	cmp	x8, x9
  4062b4:	mov	x21, x0
  4062b8:	str	x28, [sp, #256]
  4062bc:	add	x29, sp, #0xf0
  4062c0:	b.cc	4062d4 <ferror@plt+0x4d34>  // b.lo, b.ul, b.last
  4062c4:	mov	w0, #0x5c                  	// #92
  4062c8:	bl	402b70 <ferror@plt+0x15d0>
  4062cc:	mov	w0, #0xa                   	// #10
  4062d0:	bl	402b70 <ferror@plt+0x15d0>
  4062d4:	ldr	x24, [x21, #24]
  4062d8:	cbz	x24, 4062f8 <ferror@plt+0x4d58>
  4062dc:	cmp	x20, #0xa
  4062e0:	b.ne	406344 <ferror@plt+0x4da4>  // b.any
  4062e4:	mov	x0, x21
  4062e8:	bl	406824 <ferror@plt+0x5284>
  4062ec:	mov	w20, wzr
  4062f0:	cbz	w20, 406760 <ferror@plt+0x51c0>
  4062f4:	b	40676c <ferror@plt+0x51cc>
  4062f8:	adrp	x8, 418000 <ferror@plt+0x16a60>
  4062fc:	ldrb	w20, [x8, #1987]
  406300:	cmp	w20, #0xa
  406304:	b.eq	406330 <ferror@plt+0x4d90>  // b.none
  406308:	ldr	x8, [x22, #584]
  40630c:	ldrh	w9, [x8, #1142]
  406310:	ldr	x8, [x8, #1104]
  406314:	sub	x9, x9, #0x1
  406318:	cmp	x8, x9
  40631c:	b.cc	406330 <ferror@plt+0x4d90>  // b.lo, b.ul, b.last
  406320:	mov	w0, #0x5c                  	// #92
  406324:	bl	402b70 <ferror@plt+0x15d0>
  406328:	mov	w0, #0xa                   	// #10
  40632c:	bl	402b70 <ferror@plt+0x15d0>
  406330:	mov	w0, w20
  406334:	bl	402b70 <ferror@plt+0x15d0>
  406338:	mov	w20, wzr
  40633c:	cbz	w20, 406760 <ferror@plt+0x51c0>
  406340:	b	40676c <ferror@plt+0x51cc>
  406344:	subs	x25, x20, #0x1
  406348:	b.hi	406470 <ferror@plt+0x4ed0>  // b.pmore
  40634c:	ldr	x25, [x21, #8]
  406350:	cmp	x24, #0x2
  406354:	mov	w8, #0x2                   	// #2
  406358:	csel	x26, x24, x8, hi  // hi = pmore
  40635c:	lsl	x0, x26, #2
  406360:	sub	x23, x29, #0x60
  406364:	bl	402e70 <ferror@plt+0x18d0>
  406368:	sub	x8, x29, #0x30
  40636c:	cmp	x8, x21
  406370:	stp	x0, xzr, [x23, #48]
  406374:	stp	xzr, x26, [x23, #72]
  406378:	sturb	wzr, [x29, #-8]
  40637c:	str	xzr, [x23, #64]
  406380:	b.eq	406508 <ferror@plt+0x4f68>  // b.none
  406384:	ldrb	w8, [x21, #40]
  406388:	ldr	x9, [x21, #16]
  40638c:	ldr	x1, [x21]
  406390:	lsl	x2, x24, #2
  406394:	stp	x9, x24, [x23, #64]
  406398:	sturb	w8, [x29, #-8]
  40639c:	str	x25, [x23, #56]
  4063a0:	bl	401250 <memcpy@plt>
  4063a4:	ldr	x9, [x21, #24]
  4063a8:	cmp	x24, x25
  4063ac:	b.hi	406514 <ferror@plt+0x4f74>  // b.pmore
  4063b0:	ldr	x8, [x21]
  4063b4:	mov	x12, x9
  4063b8:	sub	x10, x8, #0x4
  4063bc:	ldr	w11, [x10, x12, lsl #2]
  4063c0:	sub	x8, x12, #0x1
  4063c4:	cmp	x8, x9
  4063c8:	b.cs	4063d4 <ferror@plt+0x4e34>  // b.hs, b.nlast
  4063cc:	mov	x12, x8
  4063d0:	cbz	w11, 4063bc <ferror@plt+0x4e1c>
  4063d4:	adrp	x9, 418000 <ferror@plt+0x16a60>
  4063d8:	ldr	x10, [x9, #2072]
  4063dc:	sxtw	x9, w11
  4063e0:	cmp	x10, x9
  4063e4:	b.ls	406564 <ferror@plt+0x4fc4>  // b.plast
  4063e8:	adrp	x10, 418000 <ferror@plt+0x16a60>
  4063ec:	ldr	x10, [x10, #2064]
  4063f0:	cmp	x10, x9
  4063f4:	b.ls	40656c <ferror@plt+0x4fcc>  // b.plast
  4063f8:	adrp	x10, 418000 <ferror@plt+0x16a60>
  4063fc:	ldr	x10, [x10, #2056]
  406400:	cmp	x10, x9
  406404:	b.ls	4065bc <ferror@plt+0x501c>  // b.plast
  406408:	adrp	x10, 418000 <ferror@plt+0x16a60>
  40640c:	ldr	x10, [x10, #2048]
  406410:	cmp	x10, x9
  406414:	b.ls	4065c4 <ferror@plt+0x5024>  // b.plast
  406418:	adrp	x10, 418000 <ferror@plt+0x16a60>
  40641c:	ldr	x10, [x10, #2040]
  406420:	cmp	x10, x9
  406424:	b.ls	4065cc <ferror@plt+0x502c>  // b.plast
  406428:	adrp	x10, 418000 <ferror@plt+0x16a60>
  40642c:	ldr	x10, [x10, #2032]
  406430:	cmp	x10, x9
  406434:	b.ls	4065d4 <ferror@plt+0x5034>  // b.plast
  406438:	adrp	x10, 418000 <ferror@plt+0x16a60>
  40643c:	ldr	x10, [x10, #2024]
  406440:	cmp	x10, x9
  406444:	b.ls	4065dc <ferror@plt+0x503c>  // b.plast
  406448:	adrp	x10, 418000 <ferror@plt+0x16a60>
  40644c:	ldr	x10, [x10, #2016]
  406450:	cmp	x10, x9
  406454:	b.ls	4065e4 <ferror@plt+0x5044>  // b.plast
  406458:	adrp	x10, 418000 <ferror@plt+0x16a60>
  40645c:	ldr	x10, [x10, #2008]
  406460:	cmp	x10, x9
  406464:	mov	w9, #0x9                   	// #9
  406468:	cinc	x9, x9, hi  // hi = pmore
  40646c:	b	4065e8 <ferror@plt+0x5048>
  406470:	ldrb	w23, [x21, #40]
  406474:	cbz	w23, 4064a8 <ferror@plt+0x4f08>
  406478:	ldr	x8, [x22, #584]
  40647c:	ldrh	w9, [x8, #1142]
  406480:	ldr	x8, [x8, #1104]
  406484:	sub	x9, x9, #0x1
  406488:	cmp	x8, x9
  40648c:	b.cc	4064a0 <ferror@plt+0x4f00>  // b.lo, b.ul, b.last
  406490:	mov	w0, #0x5c                  	// #92
  406494:	bl	402b70 <ferror@plt+0x15d0>
  406498:	mov	w0, #0xa                   	// #10
  40649c:	bl	402b70 <ferror@plt+0x15d0>
  4064a0:	mov	w0, #0x2d                  	// #45
  4064a4:	bl	402b70 <ferror@plt+0x15d0>
  4064a8:	cmp	x20, #0x11
  4064ac:	strb	wzr, [x21, #40]
  4064b0:	b.cs	4064c4 <ferror@plt+0x4f24>  // b.hs, b.nlast
  4064b4:	adrp	x3, 406000 <ferror@plt+0x4a60>
  4064b8:	add	x3, x3, #0x790
  4064bc:	mov	w2, #0x1                   	// #1
  4064c0:	b	4064ec <ferror@plt+0x4f4c>
  4064c4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4064c8:	adrp	x3, 40c000 <ferror@plt+0xaa60>
  4064cc:	mov	x2, xzr
  4064d0:	movk	x8, #0xcccd
  4064d4:	add	x3, x3, #0x320
  4064d8:	umulh	x9, x25, x8
  4064dc:	cmp	x25, #0x9
  4064e0:	lsr	x25, x9, #3
  4064e4:	add	x2, x2, #0x1
  4064e8:	b.hi	4064d8 <ferror@plt+0x4f38>  // b.pmore
  4064ec:	mov	x0, x21
  4064f0:	mov	x1, x20
  4064f4:	bl	404a44 <ferror@plt+0x34a4>
  4064f8:	mov	w20, w0
  4064fc:	strb	w23, [x21, #40]
  406500:	cbz	w20, 406760 <ferror@plt+0x51c0>
  406504:	b	40676c <ferror@plt+0x51cc>
  406508:	mov	x9, x24
  40650c:	cmp	x24, x25
  406510:	b.ls	4063b0 <ferror@plt+0x4e10>  // b.plast
  406514:	cbz	x9, 40655c <ferror@plt+0x4fbc>
  406518:	ldr	x8, [x21, #8]
  40651c:	sub	x8, x9, x8
  406520:	adds	x8, x8, x8, lsl #3
  406524:	b.eq	40655c <ferror@plt+0x4fbc>  // b.none
  406528:	ldr	x10, [x21]
  40652c:	add	x9, x10, x9, lsl #2
  406530:	ldursw	x10, [x9, #-4]
  406534:	cbz	w10, 406574 <ferror@plt+0x4fd4>
  406538:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  40653c:	mov	x9, xzr
  406540:	movk	x11, #0xcccd
  406544:	umulh	x12, x10, x11
  406548:	cmp	x10, #0x9
  40654c:	lsr	x10, x12, #3
  406550:	add	x9, x9, #0x1
  406554:	b.hi	406544 <ferror@plt+0x4fa4>  // b.pmore
  406558:	b	406578 <ferror@plt+0x4fd8>
  40655c:	mov	x8, #0xffffffffffffffff    	// #-1
  406560:	b	406580 <ferror@plt+0x4fe0>
  406564:	mov	w9, #0x1                   	// #1
  406568:	b	4065e8 <ferror@plt+0x5048>
  40656c:	mov	w9, #0x2                   	// #2
  406570:	b	4065e8 <ferror@plt+0x5048>
  406574:	mov	x9, xzr
  406578:	add	x8, x8, x9
  40657c:	sub	x8, x8, #0xa
  406580:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  406584:	movk	x9, #0xaaab
  406588:	umulh	x9, x8, x9
  40658c:	lsr	x9, x9, #1
  406590:	add	x9, x9, x9, lsl #1
  406594:	sub	x9, x8, x9
  406598:	cmp	x9, #0x0
  40659c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4065a0:	csel	x9, x9, xzr, ne  // ne = any
  4065a4:	sub	x20, x8, x9
  4065a8:	sub	x0, x29, #0x30
  4065ac:	mov	x1, x20
  4065b0:	bl	40c07c <ferror@plt+0xaadc>
  4065b4:	cbnz	w0, 40673c <ferror@plt+0x519c>
  4065b8:	b	406638 <ferror@plt+0x5098>
  4065bc:	mov	w9, #0x3                   	// #3
  4065c0:	b	4065e8 <ferror@plt+0x5048>
  4065c4:	mov	w9, #0x4                   	// #4
  4065c8:	b	4065e8 <ferror@plt+0x5048>
  4065cc:	mov	w9, #0x5                   	// #5
  4065d0:	b	4065e8 <ferror@plt+0x5048>
  4065d4:	mov	w9, #0x6                   	// #6
  4065d8:	b	4065e8 <ferror@plt+0x5048>
  4065dc:	mov	w9, #0x7                   	// #7
  4065e0:	b	4065e8 <ferror@plt+0x5048>
  4065e4:	mov	w9, #0x8                   	// #8
  4065e8:	ldr	x10, [x21, #8]
  4065ec:	mov	x11, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4065f0:	movk	x11, #0xaaab
  4065f4:	sub	x0, x29, #0x30
  4065f8:	sub	x8, x10, x8
  4065fc:	add	x8, x8, x8, lsl #3
  406600:	add	x8, x8, x9
  406604:	sub	x8, x8, #0x9
  406608:	umulh	x9, x8, x11
  40660c:	lsr	x9, x9, #1
  406610:	add	x9, x9, x9, lsl #1
  406614:	sub	x9, x8, x9
  406618:	cmp	x9, #0x0
  40661c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  406620:	eor	x9, x9, #0x3
  406624:	csel	x9, x9, xzr, ne  // ne = any
  406628:	add	x20, x9, x8
  40662c:	mov	x1, x20
  406630:	bl	40b0f0 <ferror@plt+0x9b50>
  406634:	cbnz	w0, 40673c <ferror@plt+0x519c>
  406638:	sub	x0, x29, #0x30
  40663c:	bl	406824 <ferror@plt+0x5284>
  406640:	ldr	x8, [x22, #584]
  406644:	ldrh	w9, [x8, #1142]
  406648:	ldr	x8, [x8, #1104]
  40664c:	sub	x9, x9, #0x1
  406650:	cmp	x8, x9
  406654:	b.cc	406668 <ferror@plt+0x50c8>  // b.lo, b.ul, b.last
  406658:	mov	w0, #0x5c                  	// #92
  40665c:	bl	402b70 <ferror@plt+0x15d0>
  406660:	mov	w0, #0xa                   	// #10
  406664:	bl	402b70 <ferror@plt+0x15d0>
  406668:	mov	w0, #0x65                  	// #101
  40666c:	bl	402b70 <ferror@plt+0x15d0>
  406670:	cbz	x20, 4066fc <ferror@plt+0x515c>
  406674:	cmp	x24, x25
  406678:	b.hi	4066ac <ferror@plt+0x510c>  // b.pmore
  40667c:	ldr	x8, [x22, #584]
  406680:	ldrh	w9, [x8, #1142]
  406684:	ldr	x8, [x8, #1104]
  406688:	sub	x9, x9, #0x1
  40668c:	cmp	x8, x9
  406690:	b.cc	4066a4 <ferror@plt+0x5104>  // b.lo, b.ul, b.last
  406694:	mov	w0, #0x5c                  	// #92
  406698:	bl	402b70 <ferror@plt+0x15d0>
  40669c:	mov	w0, #0xa                   	// #10
  4066a0:	bl	402b70 <ferror@plt+0x15d0>
  4066a4:	mov	w0, #0x2d                  	// #45
  4066a8:	bl	402b70 <ferror@plt+0x15d0>
  4066ac:	mov	w9, #0xca00                	// #51712
  4066b0:	mov	x8, xzr
  4066b4:	movk	w9, #0x3b9a, lsl #16
  4066b8:	add	x10, sp, #0xc
  4066bc:	mov	w11, #0x21                  	// #33
  4066c0:	stp	x10, xzr, [x23]
  4066c4:	stp	xzr, x11, [x23, #24]
  4066c8:	sturb	wzr, [x29, #-56]
  4066cc:	str	xzr, [x23, #16]
  4066d0:	udiv	x11, x20, x9
  4066d4:	msub	w12, w11, w9, w20
  4066d8:	cmp	x20, x9
  4066dc:	str	w12, [x10, x8, lsl #2]
  4066e0:	add	x8, x8, #0x1
  4066e4:	mov	x20, x11
  4066e8:	b.cs	4066d0 <ferror@plt+0x5130>  // b.hs, b.nlast
  4066ec:	sub	x0, x29, #0x60
  4066f0:	str	x8, [x23, #24]
  4066f4:	bl	406824 <ferror@plt+0x5284>
  4066f8:	b	40673c <ferror@plt+0x519c>
  4066fc:	adrp	x8, 418000 <ferror@plt+0x16a60>
  406700:	ldrb	w20, [x8, #1987]
  406704:	cmp	w20, #0xa
  406708:	b.eq	406734 <ferror@plt+0x5194>  // b.none
  40670c:	ldr	x8, [x22, #584]
  406710:	ldrh	w9, [x8, #1142]
  406714:	ldr	x8, [x8, #1104]
  406718:	sub	x9, x9, #0x1
  40671c:	cmp	x8, x9
  406720:	b.cc	406734 <ferror@plt+0x5194>  // b.lo, b.ul, b.last
  406724:	mov	w0, #0x5c                  	// #92
  406728:	bl	402b70 <ferror@plt+0x15d0>
  40672c:	mov	w0, #0xa                   	// #10
  406730:	bl	402b70 <ferror@plt+0x15d0>
  406734:	mov	w0, w20
  406738:	bl	402b70 <ferror@plt+0x15d0>
  40673c:	ldr	x0, [x23, #48]
  406740:	bl	401480 <free@plt>
  406744:	ldr	x8, [x22, #584]
  406748:	ldr	w9, [x8, #1128]
  40674c:	ldr	w8, [x8, #1132]
  406750:	cmp	w9, w8
  406754:	cset	w8, ne  // ne = any
  406758:	lsl	w20, w8, #3
  40675c:	cbnz	w20, 40676c <ferror@plt+0x51cc>
  406760:	tbz	w19, #0, 40676c <ferror@plt+0x51cc>
  406764:	mov	w0, #0xa                   	// #10
  406768:	bl	402b70 <ferror@plt+0x15d0>
  40676c:	mov	w0, w20
  406770:	ldp	x20, x19, [sp, #320]
  406774:	ldp	x22, x21, [sp, #304]
  406778:	ldp	x24, x23, [sp, #288]
  40677c:	ldp	x26, x25, [sp, #272]
  406780:	ldr	x28, [sp, #256]
  406784:	ldp	x29, x30, [sp, #240]
  406788:	add	sp, sp, #0x150
  40678c:	ret
  406790:	stp	x29, x30, [sp, #-32]!
  406794:	stp	x20, x19, [sp, #16]
  406798:	mov	x19, x0
  40679c:	adrp	x20, 42c000 <ferror@plt+0x2aa60>
  4067a0:	mov	x29, sp
  4067a4:	tbz	w2, #0, 4067d8 <ferror@plt+0x5238>
  4067a8:	ldr	x8, [x20, #584]
  4067ac:	ldrh	w9, [x8, #1142]
  4067b0:	ldr	x8, [x8, #1104]
  4067b4:	sub	x9, x9, #0x1
  4067b8:	cmp	x8, x9
  4067bc:	b.cc	4067d0 <ferror@plt+0x5230>  // b.lo, b.ul, b.last
  4067c0:	mov	w0, #0x5c                  	// #92
  4067c4:	bl	402b70 <ferror@plt+0x15d0>
  4067c8:	mov	w0, #0xa                   	// #10
  4067cc:	bl	402b70 <ferror@plt+0x15d0>
  4067d0:	mov	w0, #0x2e                  	// #46
  4067d4:	bl	402b70 <ferror@plt+0x15d0>
  4067d8:	adrp	x8, 418000 <ferror@plt+0x16a60>
  4067dc:	add	x8, x8, #0x7c3
  4067e0:	ldrb	w19, [x8, x19]
  4067e4:	cmp	w19, #0xa
  4067e8:	b.eq	406814 <ferror@plt+0x5274>  // b.none
  4067ec:	ldr	x8, [x20, #584]
  4067f0:	ldrh	w9, [x8, #1142]
  4067f4:	ldr	x8, [x8, #1104]
  4067f8:	sub	x9, x9, #0x1
  4067fc:	cmp	x8, x9
  406800:	b.cc	406814 <ferror@plt+0x5274>  // b.lo, b.ul, b.last
  406804:	mov	w0, #0x5c                  	// #92
  406808:	bl	402b70 <ferror@plt+0x15d0>
  40680c:	mov	w0, #0xa                   	// #10
  406810:	bl	402b70 <ferror@plt+0x15d0>
  406814:	mov	w0, w19
  406818:	ldp	x20, x19, [sp, #16]
  40681c:	ldp	x29, x30, [sp], #32
  406820:	b	402b70 <ferror@plt+0x15d0>
  406824:	sub	sp, sp, #0xd0
  406828:	stp	x20, x19, [sp, #192]
  40682c:	ldrb	w8, [x0, #40]
  406830:	ldr	x20, [x0, #8]
  406834:	mov	x19, x0
  406838:	stp	x29, x30, [sp, #112]
  40683c:	stp	x28, x27, [sp, #128]
  406840:	stp	x26, x25, [sp, #144]
  406844:	stp	x24, x23, [sp, #160]
  406848:	stp	x22, x21, [sp, #176]
  40684c:	add	x29, sp, #0x70
  406850:	cbz	w8, 406888 <ferror@plt+0x52e8>
  406854:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  406858:	ldr	x8, [x8, #584]
  40685c:	ldrh	w9, [x8, #1142]
  406860:	ldr	x8, [x8, #1104]
  406864:	sub	x9, x9, #0x1
  406868:	cmp	x8, x9
  40686c:	b.cc	406880 <ferror@plt+0x52e0>  // b.lo, b.ul, b.last
  406870:	mov	w0, #0x5c                  	// #92
  406874:	bl	402b70 <ferror@plt+0x15d0>
  406878:	mov	w0, #0xa                   	// #10
  40687c:	bl	402b70 <ferror@plt+0x15d0>
  406880:	mov	w0, #0x2d                  	// #45
  406884:	bl	402b70 <ferror@plt+0x15d0>
  406888:	ldr	x8, [x19, #24]
  40688c:	str	x8, [sp, #24]
  406890:	cbz	x8, 4069d8 <ferror@plt+0x5438>
  406894:	ldr	x10, [x19, #16]
  406898:	mov	x11, #0xe38f                	// #58255
  40689c:	movk	x11, #0x8e38, lsl #16
  4068a0:	movk	x11, #0x38e3, lsl #32
  4068a4:	movk	x11, #0xe38e, lsl #48
  4068a8:	umulh	x11, x10, x11
  4068ac:	ldr	x21, [sp, #24]
  4068b0:	ldr	x8, [x19]
  4068b4:	lsr	x11, x11, #3
  4068b8:	add	x11, x11, x11, lsl #3
  4068bc:	mov	w12, #0x9                   	// #9
  4068c0:	sub	x25, x10, x11
  4068c4:	add	x19, sp, #0x20
  4068c8:	mov	w23, #0x6667                	// #26215
  4068cc:	sub	x10, x12, x25
  4068d0:	sub	x9, x21, #0x1
  4068d4:	str	x8, [sp, #16]
  4068d8:	mov	w8, #0x1                   	// #1
  4068dc:	movk	w23, #0x6666, lsl #16
  4068e0:	add	x24, x19, #0x40
  4068e4:	str	x10, [sp, #8]
  4068e8:	mov	w27, #0xa                   	// #10
  4068ec:	b	406900 <ferror@plt+0x5360>
  4068f0:	ldr	x10, [sp, #24]
  4068f4:	sub	x9, x21, #0x1
  4068f8:	cmp	x9, x10
  4068fc:	b.cs	4069d8 <ferror@plt+0x5438>  // b.hs, b.nlast
  406900:	mov	x28, x21
  406904:	mov	x21, x9
  406908:	ldr	x9, [sp, #16]
  40690c:	cmp	x28, x20
  406910:	cset	w10, ne  // ne = any
  406914:	and	w8, w8, w10
  406918:	ldr	x10, [sp, #8]
  40691c:	ldr	w9, [x9, x21, lsl #2]
  406920:	cmp	x25, #0x0
  406924:	ccmp	x21, #0x0, #0x0, ne  // ne = any
  406928:	movi	v0.2d, #0x0
  40692c:	csel	x22, x10, xzr, eq  // eq = none
  406930:	str	xzr, [sp, #96]
  406934:	stp	q0, q0, [sp, #64]
  406938:	stp	q0, q0, [sp, #32]
  40693c:	cbz	w9, 40697c <ferror@plt+0x53dc>
  406940:	mov	x10, xzr
  406944:	smull	x11, w9, w23
  406948:	lsr	x13, x11, #63
  40694c:	asr	x11, x11, #34
  406950:	add	w11, w11, w13
  406954:	add	w12, w9, #0x9
  406958:	msub	w9, w11, w27, w9
  40695c:	sxtw	x9, w9
  406960:	cmp	w12, #0x13
  406964:	str	x9, [x19, x10, lsl #3]
  406968:	b.cc	40697c <ferror@plt+0x53dc>  // b.lo, b.ul, b.last
  40696c:	cmp	x10, #0x8
  406970:	add	x10, x10, #0x1
  406974:	mov	w9, w11
  406978:	b.cc	406944 <ferror@plt+0x53a4>  // b.lo, b.ul, b.last
  40697c:	cmp	x22, #0x8
  406980:	b.hi	4068f0 <ferror@plt+0x5350>  // b.pmore
  406984:	mov	x26, xzr
  406988:	ldr	x0, [x24, x26, lsl #3]
  40698c:	tbz	w8, #0, 40699c <ferror@plt+0x53fc>
  406990:	cbnz	x0, 40699c <ferror@plt+0x53fc>
  406994:	mov	w8, #0x1                   	// #1
  406998:	b	4069bc <ferror@plt+0x541c>
  40699c:	cmp	x28, x20
  4069a0:	cset	w8, eq  // eq = none
  4069a4:	cmp	x26, #0x0
  4069a8:	cset	w9, eq  // eq = none
  4069ac:	and	w2, w8, w9
  4069b0:	mov	w1, #0x1                   	// #1
  4069b4:	bl	406790 <ferror@plt+0x51f0>
  4069b8:	mov	w8, wzr
  4069bc:	add	x9, x26, #0x7
  4069c0:	cmp	x9, #0x8
  4069c4:	b.hi	4068f0 <ferror@plt+0x5350>  // b.pmore
  4069c8:	cmp	x9, x22
  4069cc:	sub	x26, x26, #0x1
  4069d0:	b.cs	406988 <ferror@plt+0x53e8>  // b.hs, b.nlast
  4069d4:	b	4068f0 <ferror@plt+0x5350>
  4069d8:	ldp	x20, x19, [sp, #192]
  4069dc:	ldp	x22, x21, [sp, #176]
  4069e0:	ldp	x24, x23, [sp, #160]
  4069e4:	ldp	x26, x25, [sp, #144]
  4069e8:	ldp	x28, x27, [sp, #128]
  4069ec:	ldp	x29, x30, [sp, #112]
  4069f0:	add	sp, sp, #0xd0
  4069f4:	ret
  4069f8:	ldrb	w8, [x0, #40]
  4069fc:	cbz	w8, 406a0c <ferror@plt+0x546c>
  406a00:	mov	w0, wzr
  406a04:	mov	x1, xzr
  406a08:	b	402bd4 <ferror@plt+0x1634>
  406a0c:	ldr	x10, [x0, #24]
  406a10:	ldr	x9, [x0, #8]
  406a14:	mov	w11, #0xca00                	// #51712
  406a18:	mov	x8, xzr
  406a1c:	movk	w11, #0x3b9a, lsl #16
  406a20:	cmp	x10, x9
  406a24:	b.ls	406a58 <ferror@plt+0x54b8>  // b.plast
  406a28:	umulh	x12, x8, x11
  406a2c:	cbnz	x12, 406a4c <ferror@plt+0x54ac>
  406a30:	ldr	x12, [x0]
  406a34:	mul	x8, x8, x11
  406a38:	add	x12, x12, x10, lsl #2
  406a3c:	ldursw	x12, [x12, #-4]
  406a40:	sub	x10, x10, #0x1
  406a44:	adds	x8, x8, x12
  406a48:	b.cc	406a20 <ferror@plt+0x5480>  // b.lo, b.ul, b.last
  406a4c:	mov	w0, #0x2                   	// #2
  406a50:	mov	x1, xzr
  406a54:	b	402bd4 <ferror@plt+0x1634>
  406a58:	mov	w0, wzr
  406a5c:	str	x8, [x1]
  406a60:	ret
  406a64:	stp	x29, x30, [sp, #-16]!
  406a68:	ldr	x8, [x0, #8]
  406a6c:	ldr	x9, [x0, #24]
  406a70:	ldr	x10, [x1, #8]
  406a74:	ldr	x11, [x1, #24]
  406a78:	mov	x29, sp
  406a7c:	sub	x12, x9, x8
  406a80:	cmp	x9, #0x0
  406a84:	sub	x9, x11, x10
  406a88:	csel	x12, xzr, x12, eq  // eq = none
  406a8c:	cmp	x11, #0x0
  406a90:	csel	x9, xzr, x9, eq  // eq = none
  406a94:	cmp	x8, x10
  406a98:	csel	x0, x8, x10, hi  // hi = pmore
  406a9c:	cmp	x12, x9
  406aa0:	csel	x1, x12, x9, hi  // hi = pmore
  406aa4:	bl	402e40 <ferror@plt+0x18a0>
  406aa8:	mov	w1, #0x1                   	// #1
  406aac:	ldp	x29, x30, [sp], #16
  406ab0:	b	402e40 <ferror@plt+0x18a0>
  406ab4:	stp	x29, x30, [sp, #-48]!
  406ab8:	stp	x22, x21, [sp, #16]
  406abc:	stp	x20, x19, [sp, #32]
  406ac0:	mov	x19, x1
  406ac4:	mov	x21, x0
  406ac8:	ldr	x0, [x0, #8]
  406acc:	ldr	x1, [x1, #8]
  406ad0:	mov	x29, sp
  406ad4:	mov	x20, x2
  406ad8:	bl	402e40 <ferror@plt+0x18a0>
  406adc:	mov	x22, x0
  406ae0:	mov	w1, #0x8                   	// #8
  406ae4:	mov	x0, x20
  406ae8:	bl	402e40 <ferror@plt+0x18a0>
  406aec:	mov	x8, #0xe38f                	// #58255
  406af0:	movk	x8, #0x8e38, lsl #16
  406af4:	movk	x8, #0x38e3, lsl #32
  406af8:	movk	x8, #0xe38e, lsl #48
  406afc:	umulh	x8, x0, x8
  406b00:	lsr	x8, x8, #3
  406b04:	cmp	x8, x22
  406b08:	csel	x0, x8, x22, hi  // hi = pmore
  406b0c:	mov	w1, #0x1                   	// #1
  406b10:	bl	402e40 <ferror@plt+0x18a0>
  406b14:	ldr	x8, [x21, #24]
  406b18:	mov	x20, x0
  406b1c:	cbz	x8, 406b3c <ferror@plt+0x559c>
  406b20:	ldr	x9, [x21, #8]
  406b24:	sub	x0, x8, x9
  406b28:	ldr	x8, [x19, #24]
  406b2c:	cbz	x8, 406b48 <ferror@plt+0x55a8>
  406b30:	ldr	x9, [x19, #8]
  406b34:	sub	x1, x8, x9
  406b38:	b	406b4c <ferror@plt+0x55ac>
  406b3c:	mov	x0, xzr
  406b40:	ldr	x8, [x19, #24]
  406b44:	cbnz	x8, 406b30 <ferror@plt+0x5590>
  406b48:	mov	x1, xzr
  406b4c:	bl	402e40 <ferror@plt+0x18a0>
  406b50:	mov	x1, x20
  406b54:	ldp	x20, x19, [sp, #32]
  406b58:	ldp	x22, x21, [sp, #16]
  406b5c:	ldp	x29, x30, [sp], #48
  406b60:	b	402e40 <ferror@plt+0x18a0>
  406b64:	stp	x29, x30, [sp, #-16]!
  406b68:	ldr	x0, [x0, #24]
  406b6c:	ldr	x1, [x1, #24]
  406b70:	mov	x29, sp
  406b74:	bl	402e40 <ferror@plt+0x18a0>
  406b78:	mov	w1, #0x1                   	// #1
  406b7c:	ldp	x29, x30, [sp], #16
  406b80:	b	402e40 <ferror@plt+0x18a0>
  406b84:	ldr	x8, [x0, #24]
  406b88:	ldr	x9, [x1, #24]
  406b8c:	ldr	x10, [x0, #8]
  406b90:	ldr	x11, [x1, #8]
  406b94:	add	x8, x9, x8
  406b98:	sub	x8, x8, x10
  406b9c:	sub	x0, x8, x11
  406ba0:	ret
  406ba4:	stp	x29, x30, [sp, #-48]!
  406ba8:	stp	x20, x19, [sp, #32]
  406bac:	ldr	x8, [x0, #8]
  406bb0:	ldr	x9, [x0, #24]
  406bb4:	ldr	x10, [x1, #8]
  406bb8:	ldr	x11, [x1, #24]
  406bbc:	str	x21, [sp, #16]
  406bc0:	sub	x12, x9, x8
  406bc4:	cmp	x9, #0x0
  406bc8:	sub	x9, x11, x10
  406bcc:	csel	x12, xzr, x12, eq  // eq = none
  406bd0:	cmp	x11, #0x0
  406bd4:	csel	x9, xzr, x9, eq  // eq = none
  406bd8:	cmp	x8, x10
  406bdc:	mov	x21, x0
  406be0:	csel	x0, x8, x10, hi  // hi = pmore
  406be4:	cmp	x12, x9
  406be8:	mov	x20, x1
  406bec:	csel	x1, x12, x9, hi  // hi = pmore
  406bf0:	mov	x29, sp
  406bf4:	mov	x19, x2
  406bf8:	bl	402e40 <ferror@plt+0x18a0>
  406bfc:	mov	w1, #0x1                   	// #1
  406c00:	bl	402e40 <ferror@plt+0x18a0>
  406c04:	mov	x5, x0
  406c08:	mov	x0, x21
  406c0c:	mov	x1, x20
  406c10:	mov	x2, x19
  406c14:	ldp	x20, x19, [sp, #32]
  406c18:	ldr	x21, [sp, #16]
  406c1c:	adrp	x4, 406000 <ferror@plt+0x4a60>
  406c20:	add	x4, x4, #0xd58
  406c24:	mov	x3, xzr
  406c28:	ldp	x29, x30, [sp], #48
  406c2c:	b	406c30 <ferror@plt+0x5690>
  406c30:	sub	sp, sp, #0x70
  406c34:	stp	x22, x21, [sp, #80]
  406c38:	stp	x20, x19, [sp, #96]
  406c3c:	mov	x19, x4
  406c40:	mov	x20, x3
  406c44:	mov	x21, x2
  406c48:	cmp	x2, x0
  406c4c:	stp	x29, x30, [sp, #48]
  406c50:	stp	x24, x23, [sp, #64]
  406c54:	add	x29, sp, #0x30
  406c58:	b.eq	406c90 <ferror@plt+0x56f0>  // b.none
  406c5c:	cmp	x21, x1
  406c60:	mov	x8, sp
  406c64:	mov	x22, x0
  406c68:	csel	x23, x1, x8, ne  // ne = any
  406c6c:	b.ne	406cf8 <ferror@plt+0x5758>  // b.any
  406c70:	cmp	x21, x22
  406c74:	b.eq	406cf8 <ferror@plt+0x5758>  // b.none
  406c78:	ldp	q1, q0, [x21, #16]
  406c7c:	ldr	q2, [x21]
  406c80:	mov	x23, sp
  406c84:	stp	q1, q0, [sp, #16]
  406c88:	str	q2, [sp]
  406c8c:	b	406cac <ferror@plt+0x570c>
  406c90:	ldp	q2, q0, [x21, #16]
  406c94:	ldr	q1, [x21]
  406c98:	cmp	x21, x1
  406c9c:	mov	x22, sp
  406ca0:	stp	q2, q0, [sp, #16]
  406ca4:	str	q1, [sp]
  406ca8:	csel	x23, x22, x1, eq  // eq = none
  406cac:	cmp	x5, #0x2
  406cb0:	mov	w8, #0x2                   	// #2
  406cb4:	csel	x24, x5, x8, hi  // hi = pmore
  406cb8:	lsl	x0, x24, #2
  406cbc:	bl	402e70 <ferror@plt+0x18d0>
  406cc0:	stp	x0, xzr, [x21]
  406cc4:	mov	x0, x22
  406cc8:	mov	x1, x23
  406ccc:	mov	x2, x21
  406cd0:	mov	x3, x20
  406cd4:	stp	xzr, x24, [x21, #24]
  406cd8:	strb	wzr, [x21, #40]
  406cdc:	str	xzr, [x21, #16]
  406ce0:	blr	x19
  406ce4:	ldr	x8, [sp]
  406ce8:	mov	w19, w0
  406cec:	mov	x0, x8
  406cf0:	bl	401480 <free@plt>
  406cf4:	b	406d3c <ferror@plt+0x579c>
  406cf8:	ldr	x8, [x21, #32]
  406cfc:	cmp	x5, #0x2
  406d00:	mov	w9, #0x2                   	// #2
  406d04:	csel	x24, x5, x9, hi  // hi = pmore
  406d08:	cmp	x24, x8
  406d0c:	b.ls	406d24 <ferror@plt+0x5784>  // b.plast
  406d10:	ldr	x0, [x21]
  406d14:	lsl	x1, x24, #2
  406d18:	bl	402e90 <ferror@plt+0x18f0>
  406d1c:	str	x0, [x21]
  406d20:	str	x24, [x21, #32]
  406d24:	mov	x0, x22
  406d28:	mov	x1, x23
  406d2c:	mov	x2, x21
  406d30:	mov	x3, x20
  406d34:	blr	x19
  406d38:	mov	w19, w0
  406d3c:	mov	w0, w19
  406d40:	ldp	x20, x19, [sp, #96]
  406d44:	ldp	x22, x21, [sp, #80]
  406d48:	ldp	x24, x23, [sp, #64]
  406d4c:	ldp	x29, x30, [sp, #48]
  406d50:	add	sp, sp, #0x70
  406d54:	ret
  406d58:	sub	sp, sp, #0x90
  406d5c:	stp	x29, x30, [sp, #48]
  406d60:	stp	x28, x27, [sp, #64]
  406d64:	stp	x26, x25, [sp, #80]
  406d68:	stp	x24, x23, [sp, #96]
  406d6c:	stp	x22, x21, [sp, #112]
  406d70:	stp	x20, x19, [sp, #128]
  406d74:	ldr	x26, [x1, #24]
  406d78:	mov	x19, x2
  406d7c:	mov	x21, x0
  406d80:	add	x29, sp, #0x30
  406d84:	cbz	x26, 406e68 <ferror@plt+0x58c8>
  406d88:	ldr	x10, [x21, #24]
  406d8c:	mov	x22, x3
  406d90:	mov	x20, x1
  406d94:	cbz	x10, 406ecc <ferror@plt+0x592c>
  406d98:	ldrb	w11, [x20, #40]
  406d9c:	ldr	x8, [x21, #8]
  406da0:	ldr	x9, [x20, #8]
  406da4:	ldrb	w2, [x21, #40]
  406da8:	cmp	x11, x22
  406dac:	sub	x11, x10, x8
  406db0:	sub	x12, x26, x9
  406db4:	cset	w3, ne  // ne = any
  406db8:	cmp	x11, x12
  406dbc:	csel	x13, x11, x12, hi  // hi = pmore
  406dc0:	cmp	x8, x9
  406dc4:	csel	x14, x8, x9, cc  // cc = lo, ul, last
  406dc8:	csel	x15, x8, x9, hi  // hi = pmore
  406dcc:	cmp	w2, w3
  406dd0:	sub	x1, x15, x14
  406dd4:	add	x27, x15, x13
  406dd8:	adrp	x0, 42c000 <ferror@plt+0x2aa60>
  406ddc:	stur	x15, [x29, #-8]
  406de0:	b.eq	406f3c <ferror@plt+0x599c>  // b.none
  406de4:	cmp	x11, x12
  406de8:	b.ne	406f5c <ferror@plt+0x59bc>  // b.any
  406dec:	ldr	x11, [x21]
  406df0:	cmp	x8, x9
  406df4:	b.ls	406f64 <ferror@plt+0x59c4>  // b.plast
  406df8:	ldr	x12, [x0, #584]
  406dfc:	ldr	x15, [x20]
  406e00:	add	x16, x11, x1, lsl #2
  406e04:	sub	x17, x26, #0x1
  406e08:	ldr	w13, [x12, #1132]
  406e0c:	ldr	w18, [x12, #1128]
  406e10:	mov	x11, x17
  406e14:	cmp	x17, x26
  406e18:	mov	w14, wzr
  406e1c:	b.cs	406e40 <ferror@plt+0x58a0>  // b.hs, b.nlast
  406e20:	cmp	w18, w13
  406e24:	b.ne	406e40 <ferror@plt+0x58a0>  // b.any
  406e28:	lsl	x14, x11, #2
  406e2c:	ldr	w17, [x16, x14]
  406e30:	ldr	w14, [x15, x14]
  406e34:	sub	w14, w17, w14
  406e38:	sub	x17, x11, #0x1
  406e3c:	cbz	w14, 406e0c <ferror@plt+0x586c>
  406e40:	ldr	w12, [x12, #1128]
  406e44:	cmp	w12, w13
  406e48:	b.ne	406fd4 <ferror@plt+0x5a34>  // b.any
  406e4c:	add	x11, x11, #0x1
  406e50:	sbfx	x13, x14, #31, #1
  406e54:	lsr	w12, w14, #31
  406e58:	eor	x11, x11, x13
  406e5c:	cmn	x11, x12
  406e60:	b.pl	406f40 <ferror@plt+0x59a0>  // b.nfrst
  406e64:	b	406fd4 <ferror@plt+0x5a34>
  406e68:	cmp	x19, x21
  406e6c:	b.eq	406f54 <ferror@plt+0x59b4>  // b.none
  406e70:	ldr	x8, [x21, #24]
  406e74:	ldr	x10, [x19, #32]
  406e78:	ldr	x0, [x19]
  406e7c:	mov	w9, #0x2                   	// #2
  406e80:	cmp	x8, #0x2
  406e84:	csel	x20, x8, x9, hi  // hi = pmore
  406e88:	cmp	x20, x10
  406e8c:	b.ls	406ea4 <ferror@plt+0x5904>  // b.plast
  406e90:	lsl	x1, x20, #2
  406e94:	bl	402e90 <ferror@plt+0x18f0>
  406e98:	str	x0, [x19]
  406e9c:	str	x20, [x19, #32]
  406ea0:	ldr	x8, [x21, #24]
  406ea4:	str	x8, [x19, #24]
  406ea8:	ldrb	w9, [x21, #40]
  406eac:	lsl	x2, x8, #2
  406eb0:	strb	w9, [x19, #40]
  406eb4:	ldur	q0, [x21, #8]
  406eb8:	stur	q0, [x19, #8]
  406ebc:	ldr	x1, [x21]
  406ec0:	bl	401250 <memcpy@plt>
  406ec4:	mov	w0, wzr
  406ec8:	b	40747c <ferror@plt+0x5edc>
  406ecc:	cmp	x19, x20
  406ed0:	b.eq	406f24 <ferror@plt+0x5984>  // b.none
  406ed4:	ldr	x8, [x19, #32]
  406ed8:	ldr	x0, [x19]
  406edc:	cmp	x26, #0x2
  406ee0:	mov	w9, #0x2                   	// #2
  406ee4:	csel	x21, x26, x9, hi  // hi = pmore
  406ee8:	cmp	x21, x8
  406eec:	b.ls	406f04 <ferror@plt+0x5964>  // b.plast
  406ef0:	lsl	x1, x21, #2
  406ef4:	bl	402e90 <ferror@plt+0x18f0>
  406ef8:	str	x0, [x19]
  406efc:	str	x21, [x19, #32]
  406f00:	ldr	x26, [x20, #24]
  406f04:	str	x26, [x19, #24]
  406f08:	ldrb	w8, [x20, #40]
  406f0c:	lsl	x2, x26, #2
  406f10:	strb	w8, [x19, #40]
  406f14:	ldur	q0, [x20, #8]
  406f18:	stur	q0, [x19, #8]
  406f1c:	ldr	x1, [x20]
  406f20:	bl	401250 <memcpy@plt>
  406f24:	ldrb	w8, [x20, #40]
  406f28:	mov	w0, wzr
  406f2c:	cmp	x8, x22
  406f30:	cset	w8, ne  // ne = any
  406f34:	strb	w8, [x19, #40]
  406f38:	b	40747c <ferror@plt+0x5edc>
  406f3c:	add	x27, x27, #0x1
  406f40:	mov	w18, wzr
  406f44:	mov	x28, x10
  406f48:	mov	x10, x20
  406f4c:	mov	x11, x21
  406f50:	b	406fe8 <ferror@plt+0x5a48>
  406f54:	mov	w0, wzr
  406f58:	b	40747c <ferror@plt+0x5edc>
  406f5c:	b.cs	406f40 <ferror@plt+0x59a0>  // b.hs, b.nlast
  406f60:	b	406fd4 <ferror@plt+0x5a34>
  406f64:	ldr	x12, [x0, #584]
  406f68:	ldr	x14, [x20]
  406f6c:	sub	x17, x10, #0x1
  406f70:	ldr	w13, [x12, #1132]
  406f74:	add	x16, x14, x1, lsl #2
  406f78:	ldr	w18, [x12, #1128]
  406f7c:	mov	x14, x17
  406f80:	cmp	x17, x10
  406f84:	mov	w15, wzr
  406f88:	b.cs	406fac <ferror@plt+0x5a0c>  // b.hs, b.nlast
  406f8c:	cmp	w18, w13
  406f90:	b.ne	406fac <ferror@plt+0x5a0c>  // b.any
  406f94:	lsl	x15, x14, #2
  406f98:	ldr	w17, [x11, x15]
  406f9c:	ldr	w15, [x16, x15]
  406fa0:	sub	w15, w17, w15
  406fa4:	sub	x17, x14, #0x1
  406fa8:	cbz	w15, 406f78 <ferror@plt+0x59d8>
  406fac:	ldr	w11, [x12, #1128]
  406fb0:	cmp	w11, w13
  406fb4:	b.ne	406fd4 <ferror@plt+0x5a34>  // b.any
  406fb8:	add	x11, x14, #0x1
  406fbc:	sbfx	x13, x15, #31, #1
  406fc0:	lsr	w12, w15, #31
  406fc4:	eor	x11, x11, x13
  406fc8:	add	x11, x11, x12
  406fcc:	cmp	x11, #0x1
  406fd0:	b.ge	406f40 <ferror@plt+0x59a0>  // b.tcont
  406fd4:	mov	w18, #0x1                   	// #1
  406fd8:	mov	x28, x26
  406fdc:	mov	x26, x10
  406fe0:	mov	x10, x21
  406fe4:	mov	x11, x20
  406fe8:	ldr	x24, [x11]
  406fec:	ldr	x23, [x10]
  406ff0:	ldr	x22, [x19]
  406ff4:	cbz	x1, 407064 <ferror@plt+0x5ac4>
  406ff8:	cmp	x8, x9
  406ffc:	cset	w8, hi  // hi = pmore
  407000:	eor	w8, w8, w18
  407004:	cmp	w8, #0x1
  407008:	b.ne	40706c <ferror@plt+0x5acc>  // b.any
  40700c:	lsl	x25, x1, #2
  407010:	mov	x0, x22
  407014:	stur	x1, [x29, #-16]
  407018:	mov	x1, x24
  40701c:	str	x19, [sp, #8]
  407020:	mov	w19, w2
  407024:	mov	x2, x25
  407028:	stp	x20, x21, [sp, #16]
  40702c:	mov	w21, w18
  407030:	mov	w20, w3
  407034:	bl	401250 <memcpy@plt>
  407038:	ldur	x1, [x29, #-16]
  40703c:	mov	w3, w20
  407040:	mov	w2, w19
  407044:	ldp	x19, x20, [sp, #8]
  407048:	mov	w18, w21
  40704c:	ldr	x21, [sp, #24]
  407050:	adrp	x0, 42c000 <ferror@plt+0x2aa60>
  407054:	mov	w8, wzr
  407058:	add	x24, x24, x25
  40705c:	sub	x28, x28, x1
  407060:	b	40712c <ferror@plt+0x5b8c>
  407064:	mov	w8, wzr
  407068:	b	407130 <ferror@plt+0x5b90>
  40706c:	cmp	w2, w3
  407070:	b.eq	4070d8 <ferror@plt+0x5b38>  // b.none
  407074:	ldr	x9, [x0, #584]
  407078:	ldr	w8, [x9, #1128]
  40707c:	ldr	w12, [x9, #1132]
  407080:	cmp	w8, w12
  407084:	b.ne	407114 <ferror@plt+0x5b74>  // b.any
  407088:	mov	w11, #0xca00                	// #51712
  40708c:	mov	x10, xzr
  407090:	mov	w8, wzr
  407094:	movk	w11, #0x3b9a, lsl #16
  407098:	lsl	x12, x10, #2
  40709c:	ldr	w13, [x23, x12]
  4070a0:	add	x10, x10, #0x1
  4070a4:	add	w13, w13, w8, uxtb
  4070a8:	cmp	w13, #0x0
  4070ac:	csel	w14, w11, wzr, gt
  4070b0:	sub	w13, w14, w13
  4070b4:	str	w13, [x22, x12]
  4070b8:	ldr	w13, [x9, #1128]
  4070bc:	ldr	w12, [x9, #1132]
  4070c0:	cset	w8, gt
  4070c4:	cmp	x10, x1
  4070c8:	b.cs	407118 <ferror@plt+0x5b78>  // b.hs, b.nlast
  4070cc:	cmp	w13, w12
  4070d0:	b.eq	407098 <ferror@plt+0x5af8>  // b.none
  4070d4:	b	407118 <ferror@plt+0x5b78>
  4070d8:	str	w2, [sp, #24]
  4070dc:	lsl	x2, x1, #2
  4070e0:	mov	x0, x22
  4070e4:	stur	x1, [x29, #-16]
  4070e8:	mov	x1, x23
  4070ec:	str	w18, [sp, #16]
  4070f0:	mov	w25, w3
  4070f4:	bl	401250 <memcpy@plt>
  4070f8:	ldr	w2, [sp, #24]
  4070fc:	ldr	w18, [sp, #16]
  407100:	ldur	x1, [x29, #-16]
  407104:	mov	w3, w25
  407108:	adrp	x0, 42c000 <ferror@plt+0x2aa60>
  40710c:	mov	w8, wzr
  407110:	b	407124 <ferror@plt+0x5b84>
  407114:	mov	w8, wzr
  407118:	ldr	w9, [x9, #1128]
  40711c:	cmp	w9, w12
  407120:	b.ne	4074b4 <ferror@plt+0x5f14>  // b.any
  407124:	add	x23, x23, x1, lsl #2
  407128:	sub	x26, x26, x1
  40712c:	add	x22, x22, x1, lsl #2
  407130:	ldr	x9, [x0, #584]
  407134:	cmp	x28, x26
  407138:	csel	x14, x28, x26, cc  // cc = lo, ul, last
  40713c:	mov	w10, #0xca00                	// #51712
  407140:	ldr	w12, [x9, #1128]
  407144:	ldr	w11, [x9, #1132]
  407148:	movk	w10, #0x3b9a, lsl #16
  40714c:	cmp	w12, w11
  407150:	cset	w12, eq  // eq = none
  407154:	cmp	x14, #0x0
  407158:	cset	w13, ne  // ne = any
  40715c:	cmp	w2, w3
  407160:	and	w12, w13, w12
  407164:	b.eq	4071b8 <ferror@plt+0x5c18>  // b.none
  407168:	cbz	w12, 407214 <ferror@plt+0x5c74>
  40716c:	mov	x12, xzr
  407170:	lsl	x11, x12, #2
  407174:	ldr	w13, [x23, x11]
  407178:	ldr	w15, [x24, x11]
  40717c:	add	x12, x12, #0x1
  407180:	add	w13, w13, w8, uxtb
  407184:	add	w16, w15, w10
  407188:	cmp	w13, w15
  40718c:	csel	w15, w16, w15, gt
  407190:	sub	w13, w15, w13
  407194:	str	w13, [x22, x11]
  407198:	ldr	w13, [x9, #1128]
  40719c:	ldr	w11, [x9, #1132]
  4071a0:	cset	w8, gt
  4071a4:	cmp	x12, x14
  4071a8:	b.cs	407218 <ferror@plt+0x5c78>  // b.hs, b.nlast
  4071ac:	cmp	w13, w11
  4071b0:	b.eq	407170 <ferror@plt+0x5bd0>  // b.none
  4071b4:	b	407218 <ferror@plt+0x5c78>
  4071b8:	mov	w13, #0x3600                	// #13824
  4071bc:	movk	w13, #0xc465, lsl #16
  4071c0:	cbz	w12, 4072fc <ferror@plt+0x5d5c>
  4071c4:	mov	x12, xzr
  4071c8:	sub	w15, w10, #0x1
  4071cc:	lsl	x11, x12, #2
  4071d0:	ldr	w16, [x24, x11]
  4071d4:	ldr	w17, [x23, x11]
  4071d8:	add	x12, x12, #0x1
  4071dc:	add	w8, w16, w8, uxtb
  4071e0:	add	w16, w8, w17
  4071e4:	cmp	w16, w15
  4071e8:	add	w17, w16, w13
  4071ec:	csel	w16, w17, w16, gt
  4071f0:	str	w16, [x22, x11]
  4071f4:	ldr	w16, [x9, #1128]
  4071f8:	ldr	w11, [x9, #1132]
  4071fc:	cset	w8, gt
  407200:	cmp	x12, x14
  407204:	b.cs	407300 <ferror@plt+0x5d60>  // b.hs, b.nlast
  407208:	cmp	w16, w11
  40720c:	b.eq	4071cc <ferror@plt+0x5c2c>  // b.none
  407210:	b	407300 <ferror@plt+0x5d60>
  407214:	mov	x12, xzr
  407218:	ldr	w13, [x9, #1128]
  40721c:	cmp	x12, x28
  407220:	b.cs	407264 <ferror@plt+0x5cc4>  // b.hs, b.nlast
  407224:	cmp	w13, w11
  407228:	b.ne	407264 <ferror@plt+0x5cc4>  // b.any
  40722c:	lsl	x11, x12, #2
  407230:	ldr	w13, [x24, x11]
  407234:	and	w14, w8, #0xff
  407238:	add	x12, x12, #0x1
  40723c:	cmp	w13, w14
  407240:	add	w15, w13, w10
  407244:	csel	w13, w15, w13, lt  // lt = tstop
  407248:	sub	w13, w13, w14
  40724c:	str	w13, [x22, x11]
  407250:	ldr	w13, [x9, #1128]
  407254:	ldr	w11, [x9, #1132]
  407258:	cset	w8, lt  // lt = tstop
  40725c:	cmp	x12, x28
  407260:	b.cc	407224 <ferror@plt+0x5c84>  // b.lo, b.ul, b.last
  407264:	ldr	w13, [x9, #1128]
  407268:	cmp	x12, x26
  40726c:	b.cs	4072ac <ferror@plt+0x5d0c>  // b.hs, b.nlast
  407270:	cmp	w13, w11
  407274:	b.ne	4072ac <ferror@plt+0x5d0c>  // b.any
  407278:	lsl	x11, x12, #2
  40727c:	ldr	w13, [x23, x11]
  407280:	add	x12, x12, #0x1
  407284:	add	w13, w13, w8, uxtb
  407288:	cmp	w13, #0x0
  40728c:	csel	w14, w10, wzr, gt
  407290:	sub	w13, w14, w13
  407294:	str	w13, [x22, x11]
  407298:	ldr	w13, [x9, #1128]
  40729c:	ldr	w11, [x9, #1132]
  4072a0:	cset	w8, gt
  4072a4:	cmp	x12, x26
  4072a8:	b.cc	407270 <ferror@plt+0x5cd0>  // b.lo, b.ul, b.last
  4072ac:	ldr	w14, [x9, #1128]
  4072b0:	sub	x13, x27, x1
  4072b4:	cmp	x12, x13
  4072b8:	b.cs	407408 <ferror@plt+0x5e68>  // b.hs, b.nlast
  4072bc:	cmp	w14, w11
  4072c0:	b.ne	407408 <ferror@plt+0x5e68>  // b.any
  4072c4:	tst	w8, #0xff
  4072c8:	csel	w14, w10, wzr, ne  // ne = any
  4072cc:	sub	w8, w14, w8, uxtb
  4072d0:	str	w8, [x22, x12, lsl #2]
  4072d4:	ldr	w8, [x9, #1128]
  4072d8:	add	x12, x12, #0x1
  4072dc:	cset	w11, ne  // ne = any
  4072e0:	cmp	x12, x13
  4072e4:	b.cs	407408 <ferror@plt+0x5e68>  // b.hs, b.nlast
  4072e8:	ldr	w14, [x9, #1132]
  4072ec:	cmp	w8, w14
  4072f0:	mov	w8, w11
  4072f4:	b.eq	4072c4 <ferror@plt+0x5d24>  // b.none
  4072f8:	b	407408 <ferror@plt+0x5e68>
  4072fc:	mov	x12, xzr
  407300:	ldr	w14, [x9, #1128]
  407304:	cmp	x12, x28
  407308:	b.cs	407354 <ferror@plt+0x5db4>  // b.hs, b.nlast
  40730c:	cmp	w14, w11
  407310:	b.ne	407354 <ferror@plt+0x5db4>  // b.any
  407314:	sub	w14, w10, #0x1
  407318:	lsl	x11, x12, #2
  40731c:	ldr	w15, [x24, x11]
  407320:	add	x12, x12, #0x1
  407324:	add	w15, w15, w8, uxtb
  407328:	cmp	w15, w14
  40732c:	add	w16, w15, w13
  407330:	csel	w15, w16, w15, gt
  407334:	str	w15, [x22, x11]
  407338:	ldr	w15, [x9, #1128]
  40733c:	ldr	w11, [x9, #1132]
  407340:	cset	w8, gt
  407344:	cmp	x12, x28
  407348:	b.cs	407354 <ferror@plt+0x5db4>  // b.hs, b.nlast
  40734c:	cmp	w15, w11
  407350:	b.eq	407318 <ferror@plt+0x5d78>  // b.none
  407354:	ldr	w14, [x9, #1128]
  407358:	cmp	x12, x26
  40735c:	b.cs	4073a8 <ferror@plt+0x5e08>  // b.hs, b.nlast
  407360:	cmp	w14, w11
  407364:	b.ne	4073a8 <ferror@plt+0x5e08>  // b.any
  407368:	sub	w10, w10, #0x1
  40736c:	lsl	x11, x12, #2
  407370:	ldr	w14, [x23, x11]
  407374:	add	x12, x12, #0x1
  407378:	add	w14, w14, w8, uxtb
  40737c:	cmp	w14, w10
  407380:	add	w15, w14, w13
  407384:	csel	w14, w15, w14, gt
  407388:	str	w14, [x22, x11]
  40738c:	ldr	w14, [x9, #1128]
  407390:	ldr	w11, [x9, #1132]
  407394:	cset	w8, gt
  407398:	cmp	x12, x26
  40739c:	b.cs	4073a8 <ferror@plt+0x5e08>  // b.hs, b.nlast
  4073a0:	cmp	w14, w11
  4073a4:	b.eq	40736c <ferror@plt+0x5dcc>  // b.none
  4073a8:	ldr	w13, [x9, #1128]
  4073ac:	sub	x10, x27, x1
  4073b0:	cmp	x12, x10
  4073b4:	b.cs	407408 <ferror@plt+0x5e68>  // b.hs, b.nlast
  4073b8:	cmp	w13, w11
  4073bc:	b.ne	407408 <ferror@plt+0x5e68>  // b.any
  4073c0:	str	w8, [x22, x12, lsl #2]
  4073c4:	ldr	w8, [x9, #1128]
  4073c8:	add	x11, x12, #0x1
  4073cc:	cmp	x11, x10
  4073d0:	b.cs	407408 <ferror@plt+0x5e68>  // b.hs, b.nlast
  4073d4:	ldr	w11, [x9, #1132]
  4073d8:	cmp	w8, w11
  4073dc:	b.ne	407408 <ferror@plt+0x5e68>  // b.any
  4073e0:	add	x8, x22, #0x4
  4073e4:	str	wzr, [x8, x12, lsl #2]
  4073e8:	ldr	w11, [x9, #1128]
  4073ec:	add	x13, x12, #0x2
  4073f0:	cmp	x13, x10
  4073f4:	b.cs	407408 <ferror@plt+0x5e68>  // b.hs, b.nlast
  4073f8:	ldr	w13, [x9, #1132]
  4073fc:	add	x12, x12, #0x1
  407400:	cmp	w11, w13
  407404:	b.eq	4073e4 <ferror@plt+0x5e44>  // b.none
  407408:	ldr	x8, [x0, #584]
  40740c:	ldr	w10, [x8, #1128]
  407410:	ldr	w9, [x8, #1132]
  407414:	cmp	w10, w9
  407418:	b.ne	40746c <ferror@plt+0x5ecc>  // b.any
  40741c:	ldrb	w10, [x21, #40]
  407420:	ldur	x11, [x29, #-8]
  407424:	eor	w10, w10, w18
  407428:	str	x11, [x19, #8]
  40742c:	strb	w10, [x19, #40]
  407430:	ldr	x10, [x21, #16]
  407434:	ldr	x11, [x20, #16]
  407438:	cmp	x10, x11
  40743c:	csel	x10, x10, x11, hi  // hi = pmore
  407440:	stp	x10, x27, [x19, #16]
  407444:	cbz	x27, 407464 <ferror@plt+0x5ec4>
  407448:	ldr	x10, [x19]
  40744c:	sub	x10, x10, #0x4
  407450:	ldr	w11, [x10, x27, lsl #2]
  407454:	cbnz	w11, 40749c <ferror@plt+0x5efc>
  407458:	sub	x27, x27, #0x1
  40745c:	str	x27, [x19, #24]
  407460:	cbnz	x27, 407450 <ferror@plt+0x5eb0>
  407464:	strb	wzr, [x19, #40]
  407468:	str	xzr, [x19, #8]
  40746c:	ldr	w8, [x8, #1128]
  407470:	cmp	w8, w9
  407474:	cset	w8, ne  // ne = any
  407478:	lsl	w0, w8, #3
  40747c:	ldp	x20, x19, [sp, #128]
  407480:	ldp	x22, x21, [sp, #112]
  407484:	ldp	x24, x23, [sp, #96]
  407488:	ldp	x26, x25, [sp, #80]
  40748c:	ldp	x28, x27, [sp, #64]
  407490:	ldp	x29, x30, [sp, #48]
  407494:	add	sp, sp, #0x90
  407498:	ret
  40749c:	ldur	x10, [x29, #-8]
  4074a0:	cmp	x27, x10
  4074a4:	b.cs	40746c <ferror@plt+0x5ecc>  // b.hs, b.nlast
  4074a8:	ldur	x10, [x29, #-8]
  4074ac:	str	x10, [x19, #24]
  4074b0:	b	40746c <ferror@plt+0x5ecc>
  4074b4:	mov	w0, #0x8                   	// #8
  4074b8:	b	40747c <ferror@plt+0x5edc>
  4074bc:	stp	x29, x30, [sp, #-48]!
  4074c0:	stp	x20, x19, [sp, #32]
  4074c4:	ldr	x8, [x0, #8]
  4074c8:	ldr	x9, [x0, #24]
  4074cc:	ldr	x10, [x1, #8]
  4074d0:	ldr	x11, [x1, #24]
  4074d4:	str	x21, [sp, #16]
  4074d8:	sub	x12, x9, x8
  4074dc:	cmp	x9, #0x0
  4074e0:	sub	x9, x11, x10
  4074e4:	csel	x12, xzr, x12, eq  // eq = none
  4074e8:	cmp	x11, #0x0
  4074ec:	csel	x9, xzr, x9, eq  // eq = none
  4074f0:	cmp	x8, x10
  4074f4:	mov	x21, x0
  4074f8:	csel	x0, x8, x10, hi  // hi = pmore
  4074fc:	cmp	x12, x9
  407500:	mov	x20, x1
  407504:	csel	x1, x12, x9, hi  // hi = pmore
  407508:	mov	x29, sp
  40750c:	mov	x19, x2
  407510:	bl	402e40 <ferror@plt+0x18a0>
  407514:	mov	w1, #0x1                   	// #1
  407518:	bl	402e40 <ferror@plt+0x18a0>
  40751c:	mov	x5, x0
  407520:	mov	x0, x21
  407524:	mov	x1, x20
  407528:	mov	x2, x19
  40752c:	ldp	x20, x19, [sp, #32]
  407530:	ldr	x21, [sp, #16]
  407534:	adrp	x4, 406000 <ferror@plt+0x4a60>
  407538:	add	x4, x4, #0xd58
  40753c:	mov	w3, #0x1                   	// #1
  407540:	ldp	x29, x30, [sp], #48
  407544:	b	406c30 <ferror@plt+0x5690>
  407548:	stp	x29, x30, [sp, #-48]!
  40754c:	stp	x20, x19, [sp, #32]
  407550:	mov	x20, x2
  407554:	mov	x2, x3
  407558:	stp	x22, x21, [sp, #16]
  40755c:	mov	x29, sp
  407560:	mov	x19, x3
  407564:	mov	x21, x1
  407568:	mov	x22, x0
  40756c:	bl	406ab4 <ferror@plt+0x5514>
  407570:	mov	x5, x0
  407574:	mov	x0, x22
  407578:	mov	x1, x21
  40757c:	mov	x2, x20
  407580:	mov	x3, x19
  407584:	ldp	x20, x19, [sp, #32]
  407588:	ldp	x22, x21, [sp, #16]
  40758c:	adrp	x4, 407000 <ferror@plt+0x5a60>
  407590:	add	x4, x4, #0x59c
  407594:	ldp	x29, x30, [sp], #48
  407598:	b	406c30 <ferror@plt+0x5690>
  40759c:	stp	x29, x30, [sp, #-96]!
  4075a0:	stp	x28, x27, [sp, #16]
  4075a4:	stp	x26, x25, [sp, #32]
  4075a8:	stp	x24, x23, [sp, #48]
  4075ac:	stp	x22, x21, [sp, #64]
  4075b0:	stp	x20, x19, [sp, #80]
  4075b4:	mov	x29, sp
  4075b8:	sub	sp, sp, #0x270
  4075bc:	mov	x19, x2
  4075c0:	str	xzr, [x19, #8]!
  4075c4:	strb	wzr, [x19, #32]
  4075c8:	stp	xzr, xzr, [x19, #8]
  4075cc:	ldp	x9, x8, [x0, #16]
  4075d0:	ldr	x10, [x1, #16]
  4075d4:	mov	x25, x2
  4075d8:	mov	x21, x1
  4075dc:	cmp	x9, x3
  4075e0:	csel	x11, x3, x9, cc  // cc = lo, ul, last
  4075e4:	cmp	x11, x10
  4075e8:	add	x9, x10, x9
  4075ec:	csel	x10, x11, x10, hi  // hi = pmore
  4075f0:	cmp	x9, x10
  4075f4:	mov	x22, x0
  4075f8:	csel	x26, x9, x10, cc  // cc = lo, ul, last
  4075fc:	cmp	x8, #0x1
  407600:	b.eq	407610 <ferror@plt+0x6070>  // b.none
  407604:	ldr	x9, [x21, #24]
  407608:	cmp	x9, #0x1
  40760c:	b.ne	407628 <ferror@plt+0x6088>  // b.any
  407610:	ldr	x9, [x22, #8]
  407614:	cbnz	x9, 40762c <ferror@plt+0x608c>
  407618:	ldr	x9, [x21, #8]
  40761c:	cbz	x9, 407944 <ferror@plt+0x63a4>
  407620:	mov	x9, xzr
  407624:	b	40762c <ferror@plt+0x608c>
  407628:	ldr	x9, [x22, #8]
  40762c:	add	x8, x9, x8
  407630:	cmp	x8, #0x2
  407634:	mov	w24, #0x2                   	// #2
  407638:	csel	x23, x8, x24, hi  // hi = pmore
  40763c:	lsl	x0, x23, #2
  407640:	bl	402e70 <ferror@plt+0x18d0>
  407644:	stp	xzr, x23, [sp, #160]
  407648:	strb	wzr, [sp, #176]
  40764c:	stp	x0, xzr, [sp, #136]
  407650:	str	xzr, [sp, #152]
  407654:	ldr	x8, [x21, #24]
  407658:	ldr	x9, [x21, #8]
  40765c:	mov	x20, x0
  407660:	add	x8, x9, x8
  407664:	cmp	x8, #0x2
  407668:	csel	x24, x8, x24, hi  // hi = pmore
  40766c:	lsl	x0, x24, #2
  407670:	bl	402e70 <ferror@plt+0x18d0>
  407674:	add	x8, sp, #0x88
  407678:	cmp	x8, x22
  40767c:	stp	xzr, x24, [sp, #112]
  407680:	strb	wzr, [sp, #128]
  407684:	stp	x0, xzr, [sp, #88]
  407688:	str	xzr, [sp, #104]
  40768c:	b.eq	4076e8 <ferror@plt+0x6148>  // b.none
  407690:	ldr	x8, [x22, #24]
  407694:	mov	w9, #0x2                   	// #2
  407698:	cmp	x8, #0x2
  40769c:	csel	x24, x8, x9, hi  // hi = pmore
  4076a0:	cmp	x24, x23
  4076a4:	b.ls	4076c4 <ferror@plt+0x6124>  // b.plast
  4076a8:	lsl	x1, x24, #2
  4076ac:	mov	x0, x20
  4076b0:	bl	402e90 <ferror@plt+0x18f0>
  4076b4:	str	x0, [sp, #136]
  4076b8:	str	x24, [sp, #168]
  4076bc:	ldr	x8, [x22, #24]
  4076c0:	mov	x20, x0
  4076c4:	str	x8, [sp, #160]
  4076c8:	ldrb	w9, [x22, #40]
  4076cc:	lsl	x2, x8, #2
  4076d0:	mov	x0, x20
  4076d4:	strb	w9, [sp, #176]
  4076d8:	ldur	q0, [x22, #8]
  4076dc:	stur	q0, [sp, #144]
  4076e0:	ldr	x1, [x22]
  4076e4:	bl	401250 <memcpy@plt>
  4076e8:	add	x8, sp, #0x58
  4076ec:	cmp	x8, x21
  4076f0:	b.eq	407748 <ferror@plt+0x61a8>  // b.none
  4076f4:	ldr	x8, [x21, #24]
  4076f8:	ldr	x10, [sp, #120]
  4076fc:	ldr	x0, [sp, #88]
  407700:	mov	w9, #0x2                   	// #2
  407704:	cmp	x8, #0x2
  407708:	csel	x20, x8, x9, hi  // hi = pmore
  40770c:	cmp	x20, x10
  407710:	b.ls	407728 <ferror@plt+0x6188>  // b.plast
  407714:	lsl	x1, x20, #2
  407718:	bl	402e90 <ferror@plt+0x18f0>
  40771c:	str	x0, [sp, #88]
  407720:	str	x20, [sp, #120]
  407724:	ldr	x8, [x21, #24]
  407728:	str	x8, [sp, #112]
  40772c:	ldrb	w9, [x21, #40]
  407730:	lsl	x2, x8, #2
  407734:	strb	w9, [sp, #128]
  407738:	ldur	q0, [x21, #8]
  40773c:	stur	q0, [sp, #96]
  407740:	ldr	x1, [x21]
  407744:	bl	401250 <memcpy@plt>
  407748:	ldr	x8, [sp, #144]
  40774c:	add	x0, sp, #0x88
  407750:	strb	wzr, [sp, #128]
  407754:	strb	wzr, [sp, #176]
  407758:	add	x24, x8, x8, lsl #3
  40775c:	mov	x1, x24
  407760:	bl	40b0f0 <ferror@plt+0x9b50>
  407764:	cbz	w0, 407778 <ferror@plt+0x61d8>
  407768:	mov	w20, w0
  40776c:	mov	x23, xzr
  407770:	mov	x24, xzr
  407774:	b	408108 <ferror@plt+0x6b68>
  407778:	ldr	x9, [sp, #160]
  40777c:	ldr	x8, [sp, #136]
  407780:	cbz	x9, 40779c <ferror@plt+0x61fc>
  407784:	sub	x10, x8, #0x4
  407788:	ldr	w11, [x10, x9, lsl #2]
  40778c:	cbnz	w11, 407910 <ferror@plt+0x6370>
  407790:	sub	x9, x9, #0x1
  407794:	str	x9, [sp, #160]
  407798:	cbnz	x9, 407788 <ferror@plt+0x61e8>
  40779c:	mov	x9, xzr
  4077a0:	mov	x23, xzr
  4077a4:	strb	wzr, [sp, #176]
  4077a8:	str	xzr, [sp, #144]
  4077ac:	ldr	x10, [sp, #96]
  4077b0:	sub	x9, x9, x23
  4077b4:	add	x8, x8, x23, lsl #2
  4077b8:	add	x0, sp, #0x58
  4077bc:	add	x27, x10, x10, lsl #3
  4077c0:	mov	x1, x27
  4077c4:	str	x9, [sp, #160]
  4077c8:	str	x8, [sp, #136]
  4077cc:	bl	40b0f0 <ferror@plt+0x9b50>
  4077d0:	cbz	w0, 4077e0 <ferror@plt+0x6240>
  4077d4:	mov	w20, w0
  4077d8:	mov	x24, xzr
  4077dc:	b	408108 <ferror@plt+0x6b68>
  4077e0:	ldr	x8, [sp, #112]
  4077e4:	ldr	x9, [sp, #88]
  4077e8:	stp	x24, x27, [sp, #72]
  4077ec:	mov	x24, xzr
  4077f0:	cbz	x8, 40780c <ferror@plt+0x626c>
  4077f4:	ldr	w10, [x9, x24, lsl #2]
  4077f8:	cbnz	w10, 40780c <ferror@plt+0x626c>
  4077fc:	add	x24, x24, #0x1
  407800:	cmp	x8, x24
  407804:	b.ne	4077f4 <ferror@plt+0x6254>  // b.any
  407808:	mov	x24, x8
  40780c:	subs	x27, x8, x24
  407810:	add	x28, x9, x24, lsl #2
  407814:	str	x27, [sp, #112]
  407818:	str	x28, [sp, #88]
  40781c:	str	x26, [sp, #64]
  407820:	b.eq	407844 <ferror@plt+0x62a4>  // b.none
  407824:	add	x8, x9, x8, lsl #2
  407828:	sub	x8, x8, #0x4
  40782c:	ldr	w9, [x8]
  407830:	cbnz	w9, 407990 <ferror@plt+0x63f0>
  407834:	sub	x27, x27, #0x1
  407838:	sub	x8, x8, #0x4
  40783c:	str	x27, [sp, #112]
  407840:	cbnz	x27, 40782c <ferror@plt+0x628c>
  407844:	mov	x8, xzr
  407848:	mov	x27, xzr
  40784c:	strb	wzr, [sp, #128]
  407850:	str	xzr, [sp, #96]
  407854:	ldr	x26, [sp, #160]
  407858:	ldr	x9, [sp, #144]
  40785c:	mov	w10, wzr
  407860:	cmp	x26, #0x1
  407864:	b.ne	40787c <ferror@plt+0x62dc>  // b.any
  407868:	cbnz	x9, 40787c <ferror@plt+0x62dc>
  40786c:	ldr	x10, [sp, #136]
  407870:	ldr	w10, [x10]
  407874:	cmp	w10, #0x1
  407878:	cset	w10, eq  // eq = none
  40787c:	adrp	x11, 42c000 <ferror@plt+0x2aa60>
  407880:	ldr	x11, [x11, #584]
  407884:	ldr	w12, [x11, #1128]
  407888:	ldr	w11, [x11, #1132]
  40788c:	cmp	w12, w11
  407890:	b.ne	407988 <ferror@plt+0x63e8>  // b.any
  407894:	mov	w20, wzr
  407898:	cbz	x26, 408084 <ferror@plt+0x6ae4>
  40789c:	cbz	x27, 408084 <ferror@plt+0x6ae4>
  4078a0:	tbz	w10, #0, 4079a8 <ferror@plt+0x6408>
  4078a4:	add	x9, sp, #0x58
  4078a8:	cmp	x9, x25
  4078ac:	b.eq	407904 <ferror@plt+0x6364>  // b.none
  4078b0:	ldr	x9, [x25, #32]
  4078b4:	ldr	x0, [x25]
  4078b8:	cmp	x27, #0x2
  4078bc:	mov	w10, #0x2                   	// #2
  4078c0:	csel	x20, x27, x10, hi  // hi = pmore
  4078c4:	cmp	x20, x9
  4078c8:	b.ls	4078e4 <ferror@plt+0x6344>  // b.plast
  4078cc:	lsl	x1, x20, #2
  4078d0:	bl	402e90 <ferror@plt+0x18f0>
  4078d4:	ldr	x27, [sp, #112]
  4078d8:	ldp	x28, x8, [sp, #88]
  4078dc:	str	x0, [x25]
  4078e0:	str	x20, [x25, #32]
  4078e4:	ldrb	w9, [sp, #128]
  4078e8:	ldr	x10, [sp, #104]
  4078ec:	lsl	x2, x27, #2
  4078f0:	mov	x1, x28
  4078f4:	strb	w9, [x25, #40]
  4078f8:	stp	x10, x27, [x25, #16]
  4078fc:	str	x8, [x25, #8]
  407900:	bl	401250 <memcpy@plt>
  407904:	ldrb	w8, [sp, #176]
  407908:	cbnz	w8, 407a28 <ferror@plt+0x6488>
  40790c:	b	407a20 <ferror@plt+0x6480>
  407910:	ldr	x10, [sp, #144]
  407914:	cmp	x9, x10
  407918:	b.cs	407924 <ferror@plt+0x6384>  // b.hs, b.nlast
  40791c:	mov	x9, x10
  407920:	str	x10, [sp, #160]
  407924:	mov	x23, xzr
  407928:	ldr	w10, [x8, x23, lsl #2]
  40792c:	cbnz	w10, 4077ac <ferror@plt+0x620c>
  407930:	add	x23, x23, #0x1
  407934:	cmp	x9, x23
  407938:	b.ne	407928 <ferror@plt+0x6388>  // b.any
  40793c:	mov	x23, x9
  407940:	b	4077ac <ferror@plt+0x620c>
  407944:	cmp	x8, #0x1
  407948:	csel	x8, x22, x21, eq  // eq = none
  40794c:	ldr	x8, [x8]
  407950:	csel	x0, x21, x22, eq  // eq = none
  407954:	mov	x2, x25
  407958:	ldrsw	x1, [x8]
  40795c:	bl	40bf0c <ferror@plt+0xa96c>
  407960:	mov	w20, w0
  407964:	cbnz	w0, 408140 <ferror@plt+0x6ba0>
  407968:	ldr	x8, [x25, #24]
  40796c:	cbz	x8, 407a3c <ferror@plt+0x649c>
  407970:	ldrb	w8, [x22, #40]
  407974:	ldrb	w9, [x21, #40]
  407978:	mov	w20, wzr
  40797c:	eor	w8, w9, w8
  407980:	strb	w8, [x25, #40]
  407984:	b	408140 <ferror@plt+0x6ba0>
  407988:	mov	w20, #0x8                   	// #8
  40798c:	b	408084 <ferror@plt+0x6ae4>
  407990:	ldr	x8, [sp, #96]
  407994:	cmp	x27, x8
  407998:	b.cs	407854 <ferror@plt+0x62b4>  // b.hs, b.nlast
  40799c:	mov	x27, x8
  4079a0:	str	x8, [sp, #112]
  4079a4:	b	407854 <ferror@plt+0x62b4>
  4079a8:	subs	x10, x27, #0x1
  4079ac:	b.ne	407a44 <ferror@plt+0x64a4>  // b.any
  4079b0:	cbnz	x8, 407a44 <ferror@plt+0x64a4>
  4079b4:	ldr	w8, [x28]
  4079b8:	cmp	w8, #0x1
  4079bc:	b.ne	407c28 <ferror@plt+0x6688>  // b.any
  4079c0:	add	x8, sp, #0x88
  4079c4:	cmp	x8, x25
  4079c8:	b.eq	407a20 <ferror@plt+0x6480>  // b.none
  4079cc:	ldr	x8, [x25, #32]
  4079d0:	ldr	x0, [x25]
  4079d4:	cmp	x26, #0x2
  4079d8:	mov	w10, #0x2                   	// #2
  4079dc:	csel	x20, x26, x10, hi  // hi = pmore
  4079e0:	cmp	x20, x8
  4079e4:	b.ls	407a00 <ferror@plt+0x6460>  // b.plast
  4079e8:	lsl	x1, x20, #2
  4079ec:	bl	402e90 <ferror@plt+0x18f0>
  4079f0:	ldr	x26, [sp, #160]
  4079f4:	ldr	x9, [sp, #144]
  4079f8:	str	x0, [x25]
  4079fc:	str	x20, [x25, #32]
  407a00:	ldrb	w8, [sp, #176]
  407a04:	ldr	x10, [sp, #152]
  407a08:	ldr	x1, [sp, #136]
  407a0c:	lsl	x2, x26, #2
  407a10:	str	x9, [x25, #8]
  407a14:	strb	w8, [x25, #40]
  407a18:	stp	x10, x26, [x25, #16]
  407a1c:	bl	401250 <memcpy@plt>
  407a20:	ldrb	w8, [sp, #128]
  407a24:	cbz	w8, 407dbc <ferror@plt+0x681c>
  407a28:	ldrb	w8, [x25, #40]
  407a2c:	mov	w20, wzr
  407a30:	eor	w8, w8, #0x1
  407a34:	strb	w8, [x25, #40]
  407a38:	b	408084 <ferror@plt+0x6ae4>
  407a3c:	mov	w20, wzr
  407a40:	b	408140 <ferror@plt+0x6ba0>
  407a44:	cmp	x26, #0x40
  407a48:	b.cc	407c28 <ferror@plt+0x6688>  // b.lo, b.ul, b.last
  407a4c:	cmp	x27, #0x3f
  407a50:	b.ls	407c28 <ferror@plt+0x6688>  // b.plast
  407a54:	cmp	x26, x27
  407a58:	csel	x8, x26, x27, hi  // hi = pmore
  407a5c:	cmp	x8, #0x2
  407a60:	mov	w9, #0x2                   	// #2
  407a64:	csel	x20, x8, x9, hi  // hi = pmore
  407a68:	add	x8, x20, #0x1
  407a6c:	str	x8, [sp, #8]
  407a70:	lsr	x8, x8, #1
  407a74:	mov	w0, #0x6                   	// #6
  407a78:	mov	x1, x20
  407a7c:	mov	w26, #0x2                   	// #2
  407a80:	str	x8, [sp, #56]
  407a84:	bl	402dec <ferror@plt+0x184c>
  407a88:	lsl	x0, x0, #2
  407a8c:	bl	402e70 <ferror@plt+0x18d0>
  407a90:	lsl	x8, x20, #2
  407a94:	add	x9, x0, x8
  407a98:	stur	x9, [x29, #-104]
  407a9c:	add	x9, x9, x8
  407aa0:	stur	x9, [x29, #-152]
  407aa4:	add	x9, x9, x8
  407aa8:	stur	x9, [x29, #-200]
  407aac:	add	x9, x9, x8
  407ab0:	stp	x0, xzr, [x29, #-56]
  407ab4:	str	x0, [sp, #48]
  407ab8:	add	x8, x9, x8
  407abc:	mov	w1, #0x1                   	// #1
  407ac0:	mov	x0, x20
  407ac4:	stp	xzr, x20, [x29, #-32]
  407ac8:	sturb	wzr, [x29, #-16]
  407acc:	stur	xzr, [x29, #-40]
  407ad0:	stp	xzr, x20, [x29, #-80]
  407ad4:	sturb	wzr, [x29, #-64]
  407ad8:	stp	xzr, xzr, [x29, #-96]
  407adc:	stp	xzr, x20, [x29, #-128]
  407ae0:	sturb	wzr, [x29, #-112]
  407ae4:	stp	xzr, xzr, [x29, #-144]
  407ae8:	stp	xzr, x20, [x29, #-176]
  407aec:	sturb	wzr, [x29, #-160]
  407af0:	stp	xzr, xzr, [x29, #-192]
  407af4:	stp	xzr, x20, [sp, #352]
  407af8:	strb	wzr, [sp, #368]
  407afc:	stp	xzr, xzr, [sp, #336]
  407b00:	stp	xzr, x20, [x29, #-224]
  407b04:	sturb	wzr, [x29, #-208]
  407b08:	str	x9, [sp, #328]
  407b0c:	stp	x8, xzr, [x29, #-248]
  407b10:	stur	xzr, [x29, #-232]
  407b14:	bl	402e40 <ferror@plt+0x18a0>
  407b18:	cmp	x0, #0x2
  407b1c:	csel	x27, x0, x26, hi  // hi = pmore
  407b20:	lsl	x26, x27, #2
  407b24:	mov	x20, x0
  407b28:	mov	x0, x26
  407b2c:	mov	w28, #0x2                   	// #2
  407b30:	bl	402e70 <ferror@plt+0x18d0>
  407b34:	stp	x0, xzr, [sp, #280]
  407b38:	mov	x0, x26
  407b3c:	stp	xzr, x27, [sp, #304]
  407b40:	strb	wzr, [sp, #320]
  407b44:	str	xzr, [sp, #296]
  407b48:	bl	402e70 <ferror@plt+0x18d0>
  407b4c:	stp	x0, xzr, [sp, #232]
  407b50:	mov	x0, x26
  407b54:	stp	xzr, x27, [sp, #256]
  407b58:	strb	wzr, [sp, #272]
  407b5c:	str	xzr, [sp, #248]
  407b60:	bl	402e70 <ferror@plt+0x18d0>
  407b64:	stp	x0, xzr, [sp, #184]
  407b68:	mov	x0, x20
  407b6c:	mov	x1, x20
  407b70:	stp	xzr, x27, [sp, #208]
  407b74:	strb	wzr, [sp, #224]
  407b78:	str	xzr, [sp, #200]
  407b7c:	bl	402e40 <ferror@plt+0x18a0>
  407b80:	add	x8, x0, #0x1
  407b84:	cmp	x8, #0x2
  407b88:	str	x8, [sp, #32]
  407b8c:	csinc	x8, x28, x0, ls  // ls = plast
  407b90:	ldr	x28, [sp, #56]
  407b94:	lsl	x0, x8, #2
  407b98:	stp	x0, x8, [sp, #16]
  407b9c:	bl	402e70 <ferror@plt+0x18d0>
  407ba0:	ldr	x26, [sp, #160]
  407ba4:	lsl	x20, x28, #2
  407ba8:	str	x0, [sp, #40]
  407bac:	subs	x27, x26, x28
  407bb0:	b.ls	407dc4 <ferror@plt+0x6824>  // b.plast
  407bb4:	sub	x9, x29, #0x68
  407bb8:	stur	x27, [x29, #-80]
  407bbc:	stp	xzr, xzr, [x9, #8]!
  407bc0:	stur	x28, [x29, #-32]
  407bc4:	ldr	x10, [sp, #136]
  407bc8:	ldur	x28, [x29, #-104]
  407bcc:	sub	x8, x29, #0x38
  407bd0:	lsl	x2, x27, #2
  407bd4:	add	x1, x10, x20
  407bd8:	mov	x0, x28
  407bdc:	stp	xzr, xzr, [x8, #8]!
  407be0:	bl	401250 <memcpy@plt>
  407be4:	ldur	x0, [x29, #-56]
  407be8:	ldr	x1, [sp, #136]
  407bec:	mov	x2, x20
  407bf0:	bl	401250 <memcpy@plt>
  407bf4:	cbz	x27, 407c1c <ferror@plt+0x667c>
  407bf8:	ldr	x8, [sp, #56]
  407bfc:	mvn	x8, x8
  407c00:	add	x8, x8, x26
  407c04:	ldr	w9, [x28, x8, lsl #2]
  407c08:	cbnz	w9, 407e18 <ferror@plt+0x6878>
  407c0c:	stur	x8, [x29, #-80]
  407c10:	sub	x8, x8, #0x1
  407c14:	cmn	x8, #0x1
  407c18:	b.ne	407c04 <ferror@plt+0x6664>  // b.any
  407c1c:	sturb	wzr, [x29, #-64]
  407c20:	stur	xzr, [x29, #-96]
  407c24:	b	407e18 <ferror@plt+0x6878>
  407c28:	ldr	x20, [sp, #136]
  407c2c:	mov	x0, x26
  407c30:	mov	x1, x27
  407c34:	str	x10, [sp, #48]
  407c38:	bl	402e40 <ferror@plt+0x18a0>
  407c3c:	mov	w1, #0x1                   	// #1
  407c40:	str	x0, [sp, #56]
  407c44:	bl	402e40 <ferror@plt+0x18a0>
  407c48:	ldr	x8, [x25, #32]
  407c4c:	cmp	x0, #0x2
  407c50:	mov	w9, #0x2                   	// #2
  407c54:	csel	x9, x0, x9, hi  // hi = pmore
  407c58:	cmp	x9, x8
  407c5c:	b.ls	407c80 <ferror@plt+0x66e0>  // b.plast
  407c60:	ldr	x0, [x25]
  407c64:	lsl	x1, x9, #2
  407c68:	stp	x1, x9, [sp, #32]
  407c6c:	bl	402e90 <ferror@plt+0x18f0>
  407c70:	ldp	x2, x8, [sp, #32]
  407c74:	str	x0, [x25]
  407c78:	str	x8, [x25, #32]
  407c7c:	b	407c88 <ferror@plt+0x66e8>
  407c80:	ldr	x0, [x25]
  407c84:	lsl	x2, x8, #2
  407c88:	mov	w1, wzr
  407c8c:	str	x0, [sp, #40]
  407c90:	bl	401360 <memset@plt>
  407c94:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  407c98:	ldr	x8, [x8, #584]
  407c9c:	ldr	w13, [x8, #1128]
  407ca0:	ldr	w14, [x8, #1132]
  407ca4:	ldr	x0, [sp, #56]
  407ca8:	cbz	x0, 407da4 <ferror@plt+0x6804>
  407cac:	cmp	w13, w14
  407cb0:	b.ne	407da4 <ferror@plt+0x6804>  // b.any
  407cb4:	ldp	x2, x1, [sp, #40]
  407cb8:	mov	x12, #0xa7640000            	// #2808348672
  407cbc:	mov	w11, #0xca00                	// #51712
  407cc0:	movk	x12, #0xb6b3, lsl #32
  407cc4:	mov	x9, xzr
  407cc8:	mov	x10, xzr
  407ccc:	movk	w11, #0x3b9a, lsl #16
  407cd0:	movk	x12, #0xde0, lsl #48
  407cd4:	ldr	w16, [x8, #1128]
  407cd8:	cmp	x9, x1
  407cdc:	csel	x15, x9, x1, cc  // cc = lo, ul, last
  407ce0:	cmp	x15, x27
  407ce4:	mov	x14, xzr
  407ce8:	b.cs	407d50 <ferror@plt+0x67b0>  // b.hs, b.nlast
  407cec:	cmp	w16, w13
  407cf0:	b.ne	407d50 <ferror@plt+0x67b0>  // b.any
  407cf4:	sub	x16, x9, x27
  407cf8:	add	x16, x16, #0x1
  407cfc:	bic	x16, x16, x16, asr #63
  407d00:	cmp	x16, x26
  407d04:	b.cs	407d50 <ferror@plt+0x67b0>  // b.hs, b.nlast
  407d08:	mov	x14, xzr
  407d0c:	ldrsw	x17, [x20, x16, lsl #2]
  407d10:	ldrsw	x18, [x28, x15, lsl #2]
  407d14:	madd	x10, x18, x17, x10
  407d18:	cmp	x10, x12
  407d1c:	b.cc	407d2c <ferror@plt+0x678c>  // b.lo, b.ul, b.last
  407d20:	udiv	x17, x10, x11
  407d24:	add	x14, x17, x14
  407d28:	msub	x10, x17, x11, x10
  407d2c:	ldr	w17, [x8, #1128]
  407d30:	sub	x15, x15, #0x1
  407d34:	cmp	x15, x27
  407d38:	b.cs	407d50 <ferror@plt+0x67b0>  // b.hs, b.nlast
  407d3c:	add	x16, x16, #0x1
  407d40:	cmp	x16, x26
  407d44:	b.cs	407d50 <ferror@plt+0x67b0>  // b.hs, b.nlast
  407d48:	cmp	w17, w13
  407d4c:	b.eq	407d0c <ferror@plt+0x676c>  // b.none
  407d50:	sub	x13, x11, #0x1
  407d54:	cmp	x10, x13
  407d58:	b.ls	407d6c <ferror@plt+0x67cc>  // b.plast
  407d5c:	udiv	x13, x10, x11
  407d60:	add	x14, x14, x13
  407d64:	msub	x13, x13, x11, x10
  407d68:	b	407d70 <ferror@plt+0x67d0>
  407d6c:	mov	x13, x10
  407d70:	str	w13, [x2, x9, lsl #2]
  407d74:	mov	x10, x14
  407d78:	ldr	w13, [x8, #1128]
  407d7c:	ldr	w14, [x8, #1132]
  407d80:	add	x9, x9, #0x1
  407d84:	cmp	x9, x0
  407d88:	b.cs	407d94 <ferror@plt+0x67f4>  // b.hs, b.nlast
  407d8c:	cmp	w13, w14
  407d90:	b.eq	407cd4 <ferror@plt+0x6734>  // b.none
  407d94:	cbz	x10, 407da4 <ferror@plt+0x6804>
  407d98:	str	w10, [x2, x0, lsl #2]
  407d9c:	ldr	w14, [x8, #1132]
  407da0:	add	x0, x0, #0x1
  407da4:	str	x0, [x25, #24]
  407da8:	ldr	w8, [x8, #1128]
  407dac:	cmp	w8, w14
  407db0:	cset	w8, ne  // ne = any
  407db4:	lsl	w20, w8, #3
  407db8:	b	408084 <ferror@plt+0x6ae4>
  407dbc:	mov	w20, wzr
  407dc0:	b	408084 <ferror@plt+0x6ae4>
  407dc4:	ldur	x8, [x29, #-24]
  407dc8:	ldur	x0, [x29, #-56]
  407dcc:	cmp	x26, #0x2
  407dd0:	mov	w9, #0x2                   	// #2
  407dd4:	csel	x27, x26, x9, hi  // hi = pmore
  407dd8:	cmp	x27, x8
  407ddc:	b.ls	407df4 <ferror@plt+0x6854>  // b.plast
  407de0:	lsl	x1, x27, #2
  407de4:	bl	402e90 <ferror@plt+0x18f0>
  407de8:	ldr	x26, [sp, #160]
  407dec:	stur	x0, [x29, #-56]
  407df0:	stur	x27, [x29, #-24]
  407df4:	ldrb	w8, [sp, #176]
  407df8:	ldur	q0, [sp, #144]
  407dfc:	ldr	x1, [sp, #136]
  407e00:	lsl	x2, x26, #2
  407e04:	sturb	w8, [x29, #-16]
  407e08:	sub	x8, x29, #0x98
  407e0c:	stur	x26, [x29, #-32]
  407e10:	stur	q0, [x8, #104]
  407e14:	bl	401250 <memcpy@plt>
  407e18:	ldur	x8, [x29, #-32]
  407e1c:	ldr	x11, [sp, #56]
  407e20:	cbz	x8, 407e40 <ferror@plt+0x68a0>
  407e24:	ldur	x9, [x29, #-56]
  407e28:	sub	x9, x9, #0x4
  407e2c:	ldr	w10, [x9, x8, lsl #2]
  407e30:	cbnz	w10, 4081bc <ferror@plt+0x6c1c>
  407e34:	sub	x8, x8, #0x1
  407e38:	stur	x8, [x29, #-32]
  407e3c:	cbnz	x8, 407e2c <ferror@plt+0x688c>
  407e40:	sturb	wzr, [x29, #-16]
  407e44:	stur	xzr, [x29, #-48]
  407e48:	ldr	x26, [sp, #112]
  407e4c:	subs	x27, x26, x11
  407e50:	b.ls	407ecc <ferror@plt+0x692c>  // b.plast
  407e54:	sub	x9, x29, #0xc8
  407e58:	stur	x27, [x29, #-176]
  407e5c:	stp	xzr, xzr, [x9, #8]!
  407e60:	ldr	x10, [sp, #88]
  407e64:	ldur	x28, [x29, #-200]
  407e68:	sub	x8, x29, #0x98
  407e6c:	lsl	x2, x27, #2
  407e70:	add	x1, x10, x20
  407e74:	mov	x0, x28
  407e78:	stur	x11, [x29, #-128]
  407e7c:	stp	xzr, xzr, [x8, #8]!
  407e80:	bl	401250 <memcpy@plt>
  407e84:	ldur	x0, [x29, #-152]
  407e88:	ldr	x1, [sp, #88]
  407e8c:	mov	x2, x20
  407e90:	bl	401250 <memcpy@plt>
  407e94:	ldr	x20, [sp, #24]
  407e98:	cbz	x27, 407ec0 <ferror@plt+0x6920>
  407e9c:	ldr	x8, [sp, #56]
  407ea0:	mvn	x8, x8
  407ea4:	add	x8, x8, x26
  407ea8:	ldr	w9, [x28, x8, lsl #2]
  407eac:	cbnz	w9, 407f24 <ferror@plt+0x6984>
  407eb0:	stur	x8, [x29, #-176]
  407eb4:	sub	x8, x8, #0x1
  407eb8:	cmn	x8, #0x1
  407ebc:	b.ne	407ea8 <ferror@plt+0x6908>  // b.any
  407ec0:	sturb	wzr, [x29, #-160]
  407ec4:	stur	xzr, [x29, #-192]
  407ec8:	b	407f24 <ferror@plt+0x6984>
  407ecc:	ldur	x8, [x29, #-120]
  407ed0:	ldur	x0, [x29, #-152]
  407ed4:	cmp	x26, #0x2
  407ed8:	mov	w9, #0x2                   	// #2
  407edc:	csel	x20, x26, x9, hi  // hi = pmore
  407ee0:	cmp	x20, x8
  407ee4:	b.ls	407efc <ferror@plt+0x695c>  // b.plast
  407ee8:	lsl	x1, x20, #2
  407eec:	bl	402e90 <ferror@plt+0x18f0>
  407ef0:	ldr	x26, [sp, #112]
  407ef4:	stur	x0, [x29, #-152]
  407ef8:	stur	x20, [x29, #-120]
  407efc:	ldrb	w8, [sp, #128]
  407f00:	ldur	q0, [sp, #96]
  407f04:	ldr	x1, [sp, #88]
  407f08:	ldr	x20, [sp, #24]
  407f0c:	sturb	w8, [x29, #-112]
  407f10:	sub	x8, x29, #0x98
  407f14:	lsl	x2, x26, #2
  407f18:	stur	x26, [x29, #-128]
  407f1c:	stur	q0, [x8, #8]
  407f20:	bl	401250 <memcpy@plt>
  407f24:	ldur	x8, [x29, #-128]
  407f28:	cbz	x8, 407f48 <ferror@plt+0x69a8>
  407f2c:	ldur	x9, [x29, #-152]
  407f30:	sub	x9, x9, #0x4
  407f34:	ldr	w10, [x9, x8, lsl #2]
  407f38:	cbnz	w10, 4081d0 <ferror@plt+0x6c30>
  407f3c:	sub	x8, x8, #0x1
  407f40:	stur	x8, [x29, #-128]
  407f44:	cbnz	x8, 407f34 <ferror@plt+0x6994>
  407f48:	sturb	wzr, [x29, #-112]
  407f4c:	stur	xzr, [x29, #-144]
  407f50:	ldr	x8, [x25, #32]
  407f54:	ldr	x0, [x25]
  407f58:	cmp	x20, x8
  407f5c:	b.ls	407f70 <ferror@plt+0x69d0>  // b.plast
  407f60:	ldr	x1, [sp, #16]
  407f64:	bl	402e90 <ferror@plt+0x18f0>
  407f68:	str	x0, [x25]
  407f6c:	str	x20, [x25, #32]
  407f70:	ldr	x8, [sp, #32]
  407f74:	mov	w1, wzr
  407f78:	lsl	x2, x8, #2
  407f7c:	str	x8, [x25, #24]
  407f80:	bl	401360 <memset@plt>
  407f84:	ldur	x8, [x29, #-96]
  407f88:	ldur	x9, [x29, #-80]
  407f8c:	ldur	x10, [x29, #-48]
  407f90:	ldur	x11, [x29, #-32]
  407f94:	sub	x12, x9, x8
  407f98:	cmp	x9, #0x0
  407f9c:	sub	x9, x11, x10
  407fa0:	csel	x12, xzr, x12, eq  // eq = none
  407fa4:	cmp	x11, #0x0
  407fa8:	csel	x9, xzr, x9, eq  // eq = none
  407fac:	cmp	x8, x10
  407fb0:	csel	x0, x8, x10, hi  // hi = pmore
  407fb4:	cmp	x12, x9
  407fb8:	csel	x1, x12, x9, hi  // hi = pmore
  407fbc:	bl	402e40 <ferror@plt+0x18a0>
  407fc0:	mov	w1, #0x1                   	// #1
  407fc4:	bl	402e40 <ferror@plt+0x18a0>
  407fc8:	adrp	x4, 406000 <ferror@plt+0x4a60>
  407fcc:	mov	x5, x0
  407fd0:	add	x4, x4, #0xd58
  407fd4:	sub	x0, x29, #0x68
  407fd8:	sub	x1, x29, #0x38
  407fdc:	add	x2, sp, #0x148
  407fe0:	mov	w3, #0x1                   	// #1
  407fe4:	bl	406c30 <ferror@plt+0x5690>
  407fe8:	mov	w20, w0
  407fec:	cbnz	w0, 40805c <ferror@plt+0x6abc>
  407ff0:	ldur	x8, [x29, #-144]
  407ff4:	ldur	x9, [x29, #-128]
  407ff8:	ldur	x10, [x29, #-192]
  407ffc:	ldur	x11, [x29, #-176]
  408000:	sub	x12, x9, x8
  408004:	cmp	x9, #0x0
  408008:	sub	x9, x11, x10
  40800c:	csel	x12, xzr, x12, eq  // eq = none
  408010:	cmp	x11, #0x0
  408014:	csel	x9, xzr, x9, eq  // eq = none
  408018:	cmp	x8, x10
  40801c:	csel	x0, x8, x10, hi  // hi = pmore
  408020:	cmp	x12, x9
  408024:	csel	x1, x12, x9, hi  // hi = pmore
  408028:	bl	402e40 <ferror@plt+0x18a0>
  40802c:	mov	w1, #0x1                   	// #1
  408030:	bl	402e40 <ferror@plt+0x18a0>
  408034:	adrp	x4, 406000 <ferror@plt+0x4a60>
  408038:	mov	x5, x0
  40803c:	add	x4, x4, #0xd58
  408040:	sub	x0, x29, #0x98
  408044:	sub	x1, x29, #0xc8
  408048:	sub	x2, x29, #0xf8
  40804c:	mov	w3, #0x1                   	// #1
  408050:	bl	406c30 <ferror@plt+0x5690>
  408054:	mov	w20, w0
  408058:	cbz	w0, 4082e4 <ferror@plt+0x6d44>
  40805c:	ldr	x0, [sp, #48]
  408060:	bl	401480 <free@plt>
  408064:	ldr	x0, [sp, #40]
  408068:	bl	401480 <free@plt>
  40806c:	ldr	x0, [sp, #184]
  408070:	bl	401480 <free@plt>
  408074:	ldr	x0, [sp, #232]
  408078:	bl	401480 <free@plt>
  40807c:	ldr	x0, [sp, #280]
  408080:	bl	401480 <free@plt>
  408084:	cbnz	w20, 408108 <ferror@plt+0x6b68>
  408088:	mov	x0, x23
  40808c:	mov	x1, x24
  408090:	bl	402e40 <ferror@plt+0x18a0>
  408094:	ldr	x8, [x25, #24]
  408098:	mov	x1, x0
  40809c:	mov	x0, x8
  4080a0:	bl	402e40 <ferror@plt+0x18a0>
  4080a4:	ldr	x8, [x25, #32]
  4080a8:	cmp	x0, #0x2
  4080ac:	mov	w9, #0x2                   	// #2
  4080b0:	csel	x26, x0, x9, hi  // hi = pmore
  4080b4:	mov	x20, x0
  4080b8:	cmp	x26, x8
  4080bc:	b.ls	4080d4 <ferror@plt+0x6b34>  // b.plast
  4080c0:	ldr	x0, [x25]
  4080c4:	lsl	x1, x26, #2
  4080c8:	bl	402e90 <ferror@plt+0x18f0>
  4080cc:	str	x0, [x25]
  4080d0:	str	x26, [x25, #32]
  4080d4:	ldr	x8, [x25, #24]
  4080d8:	mov	x0, x25
  4080dc:	sub	x8, x20, x8
  4080e0:	add	x1, x8, x8, lsl #3
  4080e4:	bl	40b0f0 <ferror@plt+0x9b50>
  4080e8:	ldr	x9, [sp, #80]
  4080ec:	cbnz	w0, 408104 <ferror@plt+0x6b64>
  4080f0:	ldr	x8, [sp, #72]
  4080f4:	mov	x0, x25
  4080f8:	add	x1, x9, x8
  4080fc:	bl	40c07c <ferror@plt+0xaadc>
  408100:	cbz	w0, 408164 <ferror@plt+0x6bc4>
  408104:	mov	w20, w0
  408108:	ldr	x8, [sp, #112]
  40810c:	ldr	x9, [sp, #88]
  408110:	add	x8, x8, x24
  408114:	sub	x0, x9, x24, lsl #2
  408118:	str	x8, [sp, #112]
  40811c:	str	x0, [sp, #88]
  408120:	bl	401480 <free@plt>
  408124:	ldr	x8, [sp, #160]
  408128:	ldr	x9, [sp, #136]
  40812c:	add	x8, x8, x23
  408130:	sub	x0, x9, x23, lsl #2
  408134:	str	x8, [sp, #160]
  408138:	str	x0, [sp, #136]
  40813c:	bl	401480 <free@plt>
  408140:	mov	w0, w20
  408144:	add	sp, sp, #0x270
  408148:	ldp	x20, x19, [sp, #80]
  40814c:	ldp	x22, x21, [sp, #64]
  408150:	ldp	x24, x23, [sp, #48]
  408154:	ldp	x26, x25, [sp, #32]
  408158:	ldp	x28, x27, [sp, #16]
  40815c:	ldp	x29, x30, [sp], #96
  408160:	ret
  408164:	ldr	x8, [x25, #16]
  408168:	ldr	x26, [sp, #64]
  40816c:	ldrb	w22, [x22, #40]
  408170:	ldrb	w21, [x21, #40]
  408174:	subs	x1, x26, x8
  408178:	b.ls	408188 <ferror@plt+0x6be8>  // b.plast
  40817c:	mov	x0, x25
  408180:	bl	40b000 <ferror@plt+0x9a60>
  408184:	b	408280 <ferror@plt+0x6ce0>
  408188:	b.eq	408280 <ferror@plt+0x6ce0>  // b.none
  40818c:	ldr	x20, [x19]
  408190:	cbz	x20, 4081e4 <ferror@plt+0x6c44>
  408194:	mov	w1, #0x8                   	// #8
  408198:	mov	x0, x26
  40819c:	bl	402e40 <ferror@plt+0x18a0>
  4081a0:	mov	x8, #0xe38f                	// #58255
  4081a4:	movk	x8, #0x8e38, lsl #16
  4081a8:	movk	x8, #0x38e3, lsl #32
  4081ac:	movk	x8, #0xe38e, lsl #48
  4081b0:	umulh	x8, x0, x8
  4081b4:	sub	x8, x20, x8, lsr #3
  4081b8:	b	4081e8 <ferror@plt+0x6c48>
  4081bc:	ldur	x9, [x29, #-48]
  4081c0:	cmp	x8, x9
  4081c4:	b.cs	407e48 <ferror@plt+0x68a8>  // b.hs, b.nlast
  4081c8:	stur	x9, [x29, #-32]
  4081cc:	b	407e48 <ferror@plt+0x68a8>
  4081d0:	ldur	x9, [x29, #-144]
  4081d4:	cmp	x8, x9
  4081d8:	b.cs	407f50 <ferror@plt+0x69b0>  // b.hs, b.nlast
  4081dc:	stur	x9, [x29, #-128]
  4081e0:	b	407f50 <ferror@plt+0x69b0>
  4081e4:	mov	x8, xzr
  4081e8:	ldr	x9, [x25, #24]
  4081ec:	mov	x12, x26
  4081f0:	sub	x26, x20, x8
  4081f4:	stp	x26, x12, [x25, #8]
  4081f8:	cbz	x9, 4082a4 <ferror@plt+0x6d04>
  4081fc:	mov	x10, #0xe38f                	// #58255
  408200:	movk	x10, #0x8e38, lsl #16
  408204:	movk	x10, #0x38e3, lsl #32
  408208:	movk	x10, #0xe38e, lsl #48
  40820c:	sub	x27, x9, x8
  408210:	ldr	x20, [x25]
  408214:	umulh	x9, x12, x10
  408218:	lsr	x9, x9, #3
  40821c:	add	x9, x9, x9, lsl #3
  408220:	mov	w11, #0x9                   	// #9
  408224:	subs	x9, x12, x9
  408228:	add	x1, x20, x8, lsl #2
  40822c:	sub	x8, x11, x9
  408230:	lsl	x2, x27, #2
  408234:	mov	x0, x20
  408238:	str	x27, [x25, #24]
  40823c:	csel	x28, xzr, x8, eq  // eq = none
  408240:	bl	401260 <memmove@plt>
  408244:	cbz	x27, 408278 <ferror@plt+0x6cd8>
  408248:	adrp	x8, 418000 <ferror@plt+0x16a60>
  40824c:	add	x8, x8, #0x7d8
  408250:	ldr	x8, [x8, x28, lsl #3]
  408254:	ldr	w9, [x20]
  408258:	sdiv	w9, w9, w8
  40825c:	mul	w8, w9, w8
  408260:	str	w8, [x20], #-4
  408264:	ldr	w8, [x20, x27, lsl #2]
  408268:	cbnz	w8, 408408 <ferror@plt+0x6e68>
  40826c:	sub	x27, x27, #0x1
  408270:	str	x27, [x25, #24]
  408274:	cbnz	x27, 408264 <ferror@plt+0x6cc4>
  408278:	strb	wzr, [x25, #40]
  40827c:	str	xzr, [x25, #8]
  408280:	ldr	x26, [x25, #24]
  408284:	cbz	x26, 4082a4 <ferror@plt+0x6d04>
  408288:	ldr	x8, [x25]
  40828c:	sub	x8, x8, #0x4
  408290:	ldr	w9, [x8, x26, lsl #2]
  408294:	cbnz	w9, 4082b4 <ferror@plt+0x6d14>
  408298:	sub	x26, x26, #0x1
  40829c:	str	x26, [x25, #24]
  4082a0:	cbnz	x26, 408290 <ferror@plt+0x6cf0>
  4082a4:	mov	w20, wzr
  4082a8:	strb	wzr, [x25, #40]
  4082ac:	str	xzr, [x25, #8]
  4082b0:	b	408108 <ferror@plt+0x6b68>
  4082b4:	ldr	x8, [x19]
  4082b8:	cmp	x26, x8
  4082bc:	b.cs	4082c4 <ferror@plt+0x6d24>  // b.hs, b.nlast
  4082c0:	str	x8, [x25, #24]
  4082c4:	cmp	w21, #0x0
  4082c8:	cset	w8, ne  // ne = any
  4082cc:	cmp	w22, #0x0
  4082d0:	cset	w9, ne  // ne = any
  4082d4:	mov	w20, wzr
  4082d8:	eor	w8, w9, w8
  4082dc:	strb	w8, [x25, #40]
  4082e0:	b	408108 <ferror@plt+0x6b68>
  4082e4:	ldur	x8, [x29, #-80]
  4082e8:	cbz	x8, 408508 <ferror@plt+0x6f68>
  4082ec:	ldur	x8, [x29, #-176]
  4082f0:	cbz	x8, 408508 <ferror@plt+0x6f68>
  4082f4:	sub	x0, x29, #0x68
  4082f8:	sub	x1, x29, #0xc8
  4082fc:	add	x2, sp, #0xb8
  408300:	mov	x3, xzr
  408304:	bl	40759c <ferror@plt+0x5ffc>
  408308:	mov	w20, w0
  40830c:	cbnz	w0, 40805c <ferror@plt+0x6abc>
  408310:	ldr	x10, [sp, #208]
  408314:	ldr	x9, [sp, #184]
  408318:	cbz	x10, 408334 <ferror@plt+0x6d94>
  40831c:	sub	x8, x9, #0x4
  408320:	ldr	w11, [x8, x10, lsl #2]
  408324:	cbnz	w11, 4084e0 <ferror@plt+0x6f40>
  408328:	sub	x10, x10, #0x1
  40832c:	str	x10, [sp, #208]
  408330:	cbnz	x10, 408320 <ferror@plt+0x6d80>
  408334:	mov	x10, xzr
  408338:	strb	wzr, [sp, #224]
  40833c:	str	xzr, [sp, #192]
  408340:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  408344:	ldr	x8, [x8, #584]
  408348:	ldr	x11, [x25]
  40834c:	ldr	w16, [x8, #1128]
  408350:	ldr	w12, [x8, #1132]
  408354:	cbz	x10, 408418 <ferror@plt+0x6e78>
  408358:	cmp	w16, w12
  40835c:	b.ne	408418 <ferror@plt+0x6e78>  // b.any
  408360:	ldr	x13, [sp, #8]
  408364:	mov	w15, #0xc9ff                	// #51711
  408368:	mov	x17, xzr
  40836c:	mov	w18, wzr
  408370:	and	x14, x13, #0x3ffffffffffffffe
  408374:	mov	w13, #0x3600                	// #13824
  408378:	movk	w13, #0xc465, lsl #16
  40837c:	add	x14, x11, x14, lsl #2
  408380:	movk	w15, #0x3b9a, lsl #16
  408384:	ldr	w0, [x14]
  408388:	ldr	w1, [x9, x17, lsl #2]
  40838c:	add	x17, x17, #0x1
  408390:	add	w18, w0, w18
  408394:	add	w0, w18, w1
  408398:	cmp	w0, w15
  40839c:	add	w1, w0, w13
  4083a0:	csel	w1, w1, w0, gt
  4083a4:	str	w1, [x14], #4
  4083a8:	ldr	w1, [x8, #1128]
  4083ac:	cset	w18, gt
  4083b0:	cmp	x17, x10
  4083b4:	b.cs	4083c0 <ferror@plt+0x6e20>  // b.hs, b.nlast
  4083b8:	cmp	w1, w16
  4083bc:	b.eq	408384 <ferror@plt+0x6de4>  // b.none
  4083c0:	ldr	w16, [x8, #1128]
  4083c4:	cmp	w0, w15
  4083c8:	b.le	40841c <ferror@plt+0x6e7c>
  4083cc:	cmp	w16, w12
  4083d0:	b.ne	40841c <ferror@plt+0x6e7c>  // b.any
  4083d4:	mov	w16, #0x1                   	// #1
  4083d8:	ldr	w17, [x14]
  4083dc:	add	w16, w17, w16
  4083e0:	cmp	w16, w15
  4083e4:	add	w17, w16, w13
  4083e8:	csel	w16, w17, w16, gt
  4083ec:	str	w16, [x14], #4
  4083f0:	ldr	w17, [x8, #1128]
  4083f4:	cset	w16, gt
  4083f8:	b.le	40841c <ferror@plt+0x6e7c>
  4083fc:	cmp	w17, w12
  408400:	b.eq	4083d8 <ferror@plt+0x6e38>  // b.none
  408404:	b	40841c <ferror@plt+0x6e7c>
  408408:	cmp	x27, x26
  40840c:	b.cs	408280 <ferror@plt+0x6ce0>  // b.hs, b.nlast
  408410:	str	x26, [x25, #24]
  408414:	b	408288 <ferror@plt+0x6ce8>
  408418:	ldr	wzr, [x8, #1128]
  40841c:	ldr	w13, [x8, #1128]
  408420:	cmp	w13, w12
  408424:	b.ne	408770 <ferror@plt+0x71d0>  // b.any
  408428:	ldr	w15, [x8, #1128]
  40842c:	ldr	w12, [x8, #1132]
  408430:	cbz	x10, 4084f8 <ferror@plt+0x6f58>
  408434:	cmp	w15, w12
  408438:	b.ne	4084f8 <ferror@plt+0x6f58>  // b.any
  40843c:	ldr	x13, [sp, #56]
  408440:	mov	w14, #0xc9ff                	// #51711
  408444:	mov	x16, xzr
  408448:	mov	w17, wzr
  40844c:	add	x11, x11, x13, lsl #2
  408450:	mov	w13, #0x3600                	// #13824
  408454:	movk	w13, #0xc465, lsl #16
  408458:	movk	w14, #0x3b9a, lsl #16
  40845c:	ldr	w18, [x11]
  408460:	ldr	w0, [x9, x16, lsl #2]
  408464:	add	x16, x16, #0x1
  408468:	add	w17, w18, w17
  40846c:	add	w18, w17, w0
  408470:	cmp	w18, w14
  408474:	add	w0, w18, w13
  408478:	csel	w0, w0, w18, gt
  40847c:	str	w0, [x11], #4
  408480:	ldr	w0, [x8, #1128]
  408484:	cset	w17, gt
  408488:	cmp	x16, x10
  40848c:	b.cs	408498 <ferror@plt+0x6ef8>  // b.hs, b.nlast
  408490:	cmp	w0, w15
  408494:	b.eq	40845c <ferror@plt+0x6ebc>  // b.none
  408498:	ldr	w9, [x8, #1128]
  40849c:	cmp	w18, w14
  4084a0:	b.le	4084fc <ferror@plt+0x6f5c>
  4084a4:	cmp	w9, w12
  4084a8:	b.ne	4084fc <ferror@plt+0x6f5c>  // b.any
  4084ac:	mov	w9, #0x1                   	// #1
  4084b0:	ldr	w10, [x11]
  4084b4:	add	w9, w10, w9
  4084b8:	cmp	w9, w14
  4084bc:	add	w10, w9, w13
  4084c0:	csel	w9, w10, w9, gt
  4084c4:	str	w9, [x11], #4
  4084c8:	ldr	w10, [x8, #1128]
  4084cc:	cset	w9, gt
  4084d0:	b.le	4084fc <ferror@plt+0x6f5c>
  4084d4:	cmp	w10, w12
  4084d8:	b.eq	4084b0 <ferror@plt+0x6f10>  // b.none
  4084dc:	b	4084fc <ferror@plt+0x6f5c>
  4084e0:	ldr	x8, [sp, #192]
  4084e4:	cmp	x10, x8
  4084e8:	b.cs	408340 <ferror@plt+0x6da0>  // b.hs, b.nlast
  4084ec:	mov	x10, x8
  4084f0:	str	x8, [sp, #208]
  4084f4:	b	408340 <ferror@plt+0x6da0>
  4084f8:	ldr	wzr, [x8, #1128]
  4084fc:	ldr	w8, [x8, #1128]
  408500:	cmp	w8, w12
  408504:	b.ne	408770 <ferror@plt+0x71d0>  // b.any
  408508:	ldur	x8, [x29, #-32]
  40850c:	cbz	x8, 408710 <ferror@plt+0x7170>
  408510:	ldur	x8, [x29, #-128]
  408514:	cbz	x8, 408710 <ferror@plt+0x7170>
  408518:	sub	x0, x29, #0x38
  40851c:	sub	x1, x29, #0x98
  408520:	add	x2, sp, #0x118
  408524:	mov	x3, xzr
  408528:	bl	40759c <ferror@plt+0x5ffc>
  40852c:	mov	w20, w0
  408530:	cbnz	w0, 40805c <ferror@plt+0x6abc>
  408534:	ldr	x10, [sp, #304]
  408538:	ldr	x9, [sp, #280]
  40853c:	cbz	x10, 408558 <ferror@plt+0x6fb8>
  408540:	sub	x8, x9, #0x4
  408544:	ldr	w11, [x8, x10, lsl #2]
  408548:	cbnz	w11, 4086e8 <ferror@plt+0x7148>
  40854c:	sub	x10, x10, #0x1
  408550:	str	x10, [sp, #304]
  408554:	cbnz	x10, 408544 <ferror@plt+0x6fa4>
  408558:	mov	x10, xzr
  40855c:	strb	wzr, [sp, #320]
  408560:	str	xzr, [sp, #288]
  408564:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  408568:	ldr	x8, [x8, #584]
  40856c:	ldr	x11, [x25]
  408570:	ldr	w16, [x8, #1128]
  408574:	ldr	w12, [x8, #1132]
  408578:	cbz	x10, 408628 <ferror@plt+0x7088>
  40857c:	cmp	w16, w12
  408580:	b.ne	408628 <ferror@plt+0x7088>  // b.any
  408584:	ldr	x13, [sp, #56]
  408588:	mov	w14, #0x3600                	// #13824
  40858c:	mov	w15, #0xc9ff                	// #51711
  408590:	mov	x17, xzr
  408594:	mov	w18, wzr
  408598:	add	x13, x11, x13, lsl #2
  40859c:	movk	w14, #0xc465, lsl #16
  4085a0:	movk	w15, #0x3b9a, lsl #16
  4085a4:	ldr	w0, [x13]
  4085a8:	ldr	w1, [x9, x17, lsl #2]
  4085ac:	add	x17, x17, #0x1
  4085b0:	add	w18, w0, w18
  4085b4:	add	w0, w18, w1
  4085b8:	cmp	w0, w15
  4085bc:	add	w1, w0, w14
  4085c0:	csel	w1, w1, w0, gt
  4085c4:	str	w1, [x13], #4
  4085c8:	ldr	w1, [x8, #1128]
  4085cc:	cset	w18, gt
  4085d0:	cmp	x17, x10
  4085d4:	b.cs	4085e0 <ferror@plt+0x7040>  // b.hs, b.nlast
  4085d8:	cmp	w1, w16
  4085dc:	b.eq	4085a4 <ferror@plt+0x7004>  // b.none
  4085e0:	ldr	w16, [x8, #1128]
  4085e4:	cmp	w0, w15
  4085e8:	b.le	40862c <ferror@plt+0x708c>
  4085ec:	cmp	w16, w12
  4085f0:	b.ne	40862c <ferror@plt+0x708c>  // b.any
  4085f4:	mov	w16, #0x1                   	// #1
  4085f8:	ldr	w17, [x13]
  4085fc:	add	w16, w17, w16
  408600:	cmp	w16, w15
  408604:	add	w17, w16, w14
  408608:	csel	w16, w17, w16, gt
  40860c:	str	w16, [x13], #4
  408610:	ldr	w17, [x8, #1128]
  408614:	cset	w16, gt
  408618:	b.le	40862c <ferror@plt+0x708c>
  40861c:	cmp	w17, w12
  408620:	b.eq	4085f8 <ferror@plt+0x7058>  // b.none
  408624:	b	40862c <ferror@plt+0x708c>
  408628:	ldr	wzr, [x8, #1128]
  40862c:	ldr	w13, [x8, #1128]
  408630:	cmp	w13, w12
  408634:	b.ne	408770 <ferror@plt+0x71d0>  // b.any
  408638:	ldr	w15, [x8, #1128]
  40863c:	ldr	w12, [x8, #1132]
  408640:	cbz	x10, 408700 <ferror@plt+0x7160>
  408644:	cmp	w15, w12
  408648:	b.ne	408700 <ferror@plt+0x7160>  // b.any
  40864c:	mov	w13, #0x3600                	// #13824
  408650:	mov	w14, #0xc9ff                	// #51711
  408654:	mov	x16, xzr
  408658:	mov	w17, wzr
  40865c:	movk	w13, #0xc465, lsl #16
  408660:	movk	w14, #0x3b9a, lsl #16
  408664:	ldr	w18, [x11]
  408668:	ldr	w0, [x9, x16, lsl #2]
  40866c:	add	x16, x16, #0x1
  408670:	add	w17, w18, w17
  408674:	add	w18, w17, w0
  408678:	cmp	w18, w14
  40867c:	add	w0, w18, w13
  408680:	csel	w0, w0, w18, gt
  408684:	str	w0, [x11], #4
  408688:	ldr	w0, [x8, #1128]
  40868c:	cset	w17, gt
  408690:	cmp	x16, x10
  408694:	b.cs	4086a0 <ferror@plt+0x7100>  // b.hs, b.nlast
  408698:	cmp	w0, w15
  40869c:	b.eq	408664 <ferror@plt+0x70c4>  // b.none
  4086a0:	ldr	w9, [x8, #1128]
  4086a4:	cmp	w18, w14
  4086a8:	b.le	408704 <ferror@plt+0x7164>
  4086ac:	cmp	w9, w12
  4086b0:	b.ne	408704 <ferror@plt+0x7164>  // b.any
  4086b4:	mov	w9, #0x1                   	// #1
  4086b8:	ldr	w10, [x11]
  4086bc:	add	w9, w10, w9
  4086c0:	cmp	w9, w14
  4086c4:	add	w10, w9, w13
  4086c8:	csel	w9, w10, w9, gt
  4086cc:	str	w9, [x11], #4
  4086d0:	ldr	w10, [x8, #1128]
  4086d4:	cset	w9, gt
  4086d8:	b.le	408704 <ferror@plt+0x7164>
  4086dc:	cmp	w10, w12
  4086e0:	b.eq	4086b8 <ferror@plt+0x7118>  // b.none
  4086e4:	b	408704 <ferror@plt+0x7164>
  4086e8:	ldr	x8, [sp, #288]
  4086ec:	cmp	x10, x8
  4086f0:	b.cs	408564 <ferror@plt+0x6fc4>  // b.hs, b.nlast
  4086f4:	mov	x10, x8
  4086f8:	str	x8, [sp, #304]
  4086fc:	b	408564 <ferror@plt+0x6fc4>
  408700:	ldr	wzr, [x8, #1128]
  408704:	ldr	w8, [x8, #1128]
  408708:	cmp	w8, w12
  40870c:	b.ne	408770 <ferror@plt+0x71d0>  // b.any
  408710:	ldr	x8, [sp, #352]
  408714:	cbz	x8, 408778 <ferror@plt+0x71d8>
  408718:	ldur	x8, [x29, #-224]
  40871c:	cbz	x8, 408778 <ferror@plt+0x71d8>
  408720:	add	x0, sp, #0x148
  408724:	sub	x1, x29, #0xf8
  408728:	add	x2, sp, #0xe8
  40872c:	mov	x3, xzr
  408730:	bl	40759c <ferror@plt+0x5ffc>
  408734:	mov	w20, w0
  408738:	cbnz	w0, 40805c <ferror@plt+0x6abc>
  40873c:	ldr	x2, [sp, #256]
  408740:	ldr	x1, [sp, #232]
  408744:	cbz	x2, 408760 <ferror@plt+0x71c0>
  408748:	sub	x8, x1, #0x4
  40874c:	ldr	w9, [x8, x2, lsl #2]
  408750:	cbnz	w9, 408780 <ferror@plt+0x71e0>
  408754:	sub	x2, x2, #0x1
  408758:	str	x2, [sp, #256]
  40875c:	cbnz	x2, 40874c <ferror@plt+0x71ac>
  408760:	mov	x2, xzr
  408764:	strb	wzr, [sp, #272]
  408768:	str	xzr, [sp, #240]
  40876c:	b	408794 <ferror@plt+0x71f4>
  408770:	mov	w20, #0x8                   	// #8
  408774:	b	40805c <ferror@plt+0x6abc>
  408778:	mov	w20, wzr
  40877c:	b	40805c <ferror@plt+0x6abc>
  408780:	ldr	x8, [sp, #240]
  408784:	cmp	x2, x8
  408788:	b.cs	408794 <ferror@plt+0x71f4>  // b.hs, b.nlast
  40878c:	mov	x2, x8
  408790:	str	x8, [sp, #256]
  408794:	ldrb	w8, [sp, #368]
  408798:	ldurb	w9, [x29, #-208]
  40879c:	ldr	x11, [x25]
  4087a0:	adrp	x10, 40c000 <ferror@plt+0xaa60>
  4087a4:	adrp	x12, 40c000 <ferror@plt+0xaa60>
  4087a8:	cmp	w8, w9
  4087ac:	ldr	x9, [sp, #56]
  4087b0:	add	x10, x10, #0x584
  4087b4:	add	x12, x12, #0x4b4
  4087b8:	csel	x8, x12, x10, eq  // eq = none
  4087bc:	add	x0, x11, x9, lsl #2
  4087c0:	blr	x8
  4087c4:	mov	w20, w0
  4087c8:	b	40805c <ferror@plt+0x6abc>
  4087cc:	stp	x29, x30, [sp, #-48]!
  4087d0:	stp	x20, x19, [sp, #32]
  4087d4:	mov	x20, x2
  4087d8:	mov	x2, x3
  4087dc:	stp	x22, x21, [sp, #16]
  4087e0:	mov	x29, sp
  4087e4:	mov	x19, x3
  4087e8:	mov	x21, x1
  4087ec:	mov	x22, x0
  4087f0:	bl	406ab4 <ferror@plt+0x5514>
  4087f4:	mov	x5, x0
  4087f8:	mov	x0, x22
  4087fc:	mov	x1, x21
  408800:	mov	x2, x20
  408804:	mov	x3, x19
  408808:	ldp	x20, x19, [sp, #32]
  40880c:	ldp	x22, x21, [sp, #16]
  408810:	adrp	x4, 408000 <ferror@plt+0x6a60>
  408814:	add	x4, x4, #0x820
  408818:	ldp	x29, x30, [sp], #48
  40881c:	b	406c30 <ferror@plt+0x5690>
  408820:	sub	sp, sp, #0x160
  408824:	stp	x29, x30, [sp, #256]
  408828:	stp	x28, x27, [sp, #272]
  40882c:	stp	x26, x25, [sp, #288]
  408830:	stp	x24, x23, [sp, #304]
  408834:	stp	x22, x21, [sp, #320]
  408838:	stp	x20, x19, [sp, #336]
  40883c:	ldr	x9, [x1, #24]
  408840:	add	x29, sp, #0x100
  408844:	cbz	x9, 4088fc <ferror@plt+0x735c>
  408848:	ldr	x8, [x0, #24]
  40884c:	mov	x26, x3
  408850:	mov	x25, x2
  408854:	mov	x21, x0
  408858:	cbz	x8, 408b0c <ferror@plt+0x756c>
  40885c:	mov	x28, x1
  408860:	cmp	x9, #0x1
  408864:	b.ne	40890c <ferror@plt+0x736c>  // b.any
  408868:	ldr	x10, [x28, #8]
  40886c:	cbnz	x10, 40890c <ferror@plt+0x736c>
  408870:	ldr	x10, [x28]
  408874:	ldr	w10, [x10]
  408878:	cmp	w10, #0x1
  40887c:	b.ne	40890c <ferror@plt+0x736c>  // b.any
  408880:	cmp	x25, x21
  408884:	b.eq	4088d8 <ferror@plt+0x7338>  // b.none
  408888:	ldr	x9, [x25, #32]
  40888c:	ldr	x0, [x25]
  408890:	cmp	x8, #0x2
  408894:	mov	w10, #0x2                   	// #2
  408898:	csel	x19, x8, x10, hi  // hi = pmore
  40889c:	cmp	x19, x9
  4088a0:	b.ls	4088b8 <ferror@plt+0x7318>  // b.plast
  4088a4:	lsl	x1, x19, #2
  4088a8:	bl	402e90 <ferror@plt+0x18f0>
  4088ac:	str	x0, [x25]
  4088b0:	str	x19, [x25, #32]
  4088b4:	ldr	x8, [x21, #24]
  4088b8:	str	x8, [x25, #24]
  4088bc:	ldrb	w9, [x21, #40]
  4088c0:	lsl	x2, x8, #2
  4088c4:	strb	w9, [x25, #40]
  4088c8:	ldur	q0, [x21, #8]
  4088cc:	stur	q0, [x25, #8]
  4088d0:	ldr	x1, [x21]
  4088d4:	bl	401250 <memcpy@plt>
  4088d8:	ldr	x8, [x25, #16]
  4088dc:	ldrb	w19, [x21, #40]
  4088e0:	ldrb	w21, [x28, #40]
  4088e4:	cmp	x8, x26
  4088e8:	b.cs	409530 <ferror@plt+0x7f90>  // b.hs, b.nlast
  4088ec:	sub	x1, x26, x8
  4088f0:	mov	x0, x25
  4088f4:	bl	40b000 <ferror@plt+0x9a60>
  4088f8:	b	4098b8 <ferror@plt+0x8318>
  4088fc:	mov	w0, #0x3                   	// #3
  408900:	mov	x1, xzr
  408904:	bl	402bd4 <ferror@plt+0x1634>
  408908:	b	4097cc <ferror@plt+0x822c>
  40890c:	ldr	x10, [x21, #8]
  408910:	cbnz	x10, 40891c <ferror@plt+0x737c>
  408914:	ldr	x10, [x28, #8]
  408918:	cbz	x10, 408b20 <ferror@plt+0x7580>
  40891c:	mov	x0, x21
  408920:	mov	x1, x28
  408924:	mov	x2, x26
  408928:	bl	406ab4 <ferror@plt+0x5514>
  40892c:	cmp	x0, #0x2
  408930:	mov	w8, #0x2                   	// #2
  408934:	csel	x19, x0, x8, hi  // hi = pmore
  408938:	lsl	x0, x19, #2
  40893c:	bl	402e70 <ferror@plt+0x18d0>
  408940:	sub	x8, x29, #0x68
  408944:	cmp	x8, x21
  408948:	stp	xzr, x19, [x29, #-80]
  40894c:	sturb	wzr, [x29, #-64]
  408950:	stp	x0, xzr, [x29, #-104]
  408954:	stur	xzr, [x29, #-88]
  408958:	b.eq	4089a8 <ferror@plt+0x7408>  // b.none
  40895c:	ldr	x8, [x21, #24]
  408960:	mov	w9, #0x2                   	// #2
  408964:	cmp	x8, #0x2
  408968:	csel	x20, x8, x9, hi  // hi = pmore
  40896c:	cmp	x20, x19
  408970:	b.ls	408988 <ferror@plt+0x73e8>  // b.plast
  408974:	lsl	x1, x20, #2
  408978:	bl	402e90 <ferror@plt+0x18f0>
  40897c:	stur	x0, [x29, #-104]
  408980:	stur	x20, [x29, #-72]
  408984:	ldr	x8, [x21, #24]
  408988:	stur	x8, [x29, #-80]
  40898c:	ldrb	w9, [x21, #40]
  408990:	lsl	x2, x8, #2
  408994:	sturb	w9, [x29, #-64]
  408998:	ldur	q0, [x21, #8]
  40899c:	stur	q0, [x29, #-96]
  4089a0:	ldr	x1, [x21]
  4089a4:	bl	401250 <memcpy@plt>
  4089a8:	ldr	x8, [x28, #24]
  4089ac:	mov	w9, #0x2                   	// #2
  4089b0:	str	x21, [sp, #56]
  4089b4:	cmp	x8, #0x2
  4089b8:	csel	x19, x8, x9, hi  // hi = pmore
  4089bc:	lsl	x0, x19, #2
  4089c0:	bl	402e70 <ferror@plt+0x18d0>
  4089c4:	add	x20, sp, #0x68
  4089c8:	cmp	x20, x28
  4089cc:	stp	xzr, x19, [sp, #128]
  4089d0:	strb	wzr, [sp, #144]
  4089d4:	stp	x0, xzr, [sp, #104]
  4089d8:	str	xzr, [sp, #120]
  4089dc:	b.eq	408a2c <ferror@plt+0x748c>  // b.none
  4089e0:	ldr	x8, [x28, #24]
  4089e4:	mov	w9, #0x2                   	// #2
  4089e8:	cmp	x8, #0x2
  4089ec:	csel	x21, x8, x9, hi  // hi = pmore
  4089f0:	cmp	x21, x19
  4089f4:	b.ls	408a0c <ferror@plt+0x746c>  // b.plast
  4089f8:	lsl	x1, x21, #2
  4089fc:	bl	402e90 <ferror@plt+0x18f0>
  408a00:	str	x0, [sp, #104]
  408a04:	str	x21, [sp, #136]
  408a08:	ldr	x8, [x28, #24]
  408a0c:	str	x8, [sp, #128]
  408a10:	ldrb	w9, [x28, #40]
  408a14:	lsl	x2, x8, #2
  408a18:	strb	w9, [sp, #144]
  408a1c:	ldur	q0, [x28, #8]
  408a20:	stur	q0, [sp, #112]
  408a24:	ldr	x1, [x28]
  408a28:	bl	401250 <memcpy@plt>
  408a2c:	ldr	x24, [x28, #24]
  408a30:	ldur	x23, [x29, #-80]
  408a34:	str	x26, [sp, #88]
  408a38:	cmp	x24, x23
  408a3c:	b.ls	408bf0 <ferror@plt+0x7650>  // b.plast
  408a40:	mov	w1, #0x2                   	// #2
  408a44:	mov	x0, x24
  408a48:	mov	w19, #0x2                   	// #2
  408a4c:	bl	402e40 <ferror@plt+0x18a0>
  408a50:	ldur	x21, [x29, #-72]
  408a54:	cmp	x0, #0x2
  408a58:	csel	x19, x0, x19, hi  // hi = pmore
  408a5c:	cmp	x19, x21
  408a60:	b.ls	408a7c <ferror@plt+0x74dc>  // b.plast
  408a64:	ldur	x0, [x29, #-104]
  408a68:	lsl	x1, x19, #2
  408a6c:	bl	402e90 <ferror@plt+0x18f0>
  408a70:	mov	x21, x19
  408a74:	stur	x0, [x29, #-104]
  408a78:	stur	x19, [x29, #-72]
  408a7c:	ldur	x23, [x29, #-80]
  408a80:	sub	x8, x24, x23
  408a84:	adds	x8, x8, x8, lsl #3
  408a88:	b.eq	408bf0 <ferror@plt+0x7650>  // b.none
  408a8c:	ldur	x9, [x29, #-88]
  408a90:	add	x24, x9, x8
  408a94:	cbz	x23, 408ba4 <ferror@plt+0x7604>
  408a98:	mov	w1, #0x8                   	// #8
  408a9c:	mov	x0, x24
  408aa0:	mov	x27, x25
  408aa4:	bl	402e40 <ferror@plt+0x18a0>
  408aa8:	mov	x9, #0xe38f                	// #58255
  408aac:	movk	x9, #0x8e38, lsl #16
  408ab0:	ldur	x8, [x29, #-96]
  408ab4:	movk	x9, #0x38e3, lsl #32
  408ab8:	movk	x9, #0xe38e, lsl #48
  408abc:	umulh	x9, x0, x9
  408ac0:	lsr	x19, x9, #3
  408ac4:	subs	x25, x19, x8
  408ac8:	b.eq	408be0 <ferror@plt+0x7640>  // b.none
  408acc:	mov	x0, x23
  408ad0:	mov	x1, x25
  408ad4:	bl	402e40 <ferror@plt+0x18a0>
  408ad8:	cmp	x0, #0x2
  408adc:	mov	w8, #0x2                   	// #2
  408ae0:	csel	x22, x0, x8, hi  // hi = pmore
  408ae4:	cmp	x22, x21
  408ae8:	b.ls	408bac <ferror@plt+0x760c>  // b.plast
  408aec:	ldur	x0, [x29, #-104]
  408af0:	lsl	x1, x22, #2
  408af4:	mov	x21, x27
  408af8:	bl	402e90 <ferror@plt+0x18f0>
  408afc:	mov	x26, x0
  408b00:	stur	x0, [x29, #-104]
  408b04:	stur	x22, [x29, #-72]
  408b08:	b	408bb4 <ferror@plt+0x7614>
  408b0c:	mov	w0, wzr
  408b10:	stp	xzr, x26, [x25, #8]
  408b14:	str	xzr, [x25, #24]
  408b18:	strb	wzr, [x25, #40]
  408b1c:	b	4097cc <ferror@plt+0x822c>
  408b20:	cbnz	x26, 40891c <ferror@plt+0x737c>
  408b24:	cmp	x9, #0x1
  408b28:	b.ne	40891c <ferror@plt+0x737c>  // b.any
  408b2c:	adrp	x9, 42c000 <ferror@plt+0x2aa60>
  408b30:	ldr	x10, [x28]
  408b34:	ldr	x9, [x9, #584]
  408b38:	ldrsw	x11, [x10]
  408b3c:	ldr	w12, [x9, #1128]
  408b40:	ldr	w10, [x9, #1132]
  408b44:	cmp	w12, w10
  408b48:	b.ne	409564 <ferror@plt+0x7fc4>  // b.any
  408b4c:	ldr	x12, [x21]
  408b50:	ldr	x22, [x25]
  408b54:	mov	w13, #0xca00                	// #51712
  408b58:	mov	x15, xzr
  408b5c:	movk	w13, #0x3b9a, lsl #16
  408b60:	sub	x14, x8, #0x1
  408b64:	lsl	x10, x14, #2
  408b68:	ldrsw	x16, [x12, x10]
  408b6c:	sub	x14, x14, #0x1
  408b70:	cmp	x14, x8
  408b74:	madd	x15, x15, x13, x16
  408b78:	udiv	x16, x15, x11
  408b7c:	str	w16, [x22, x10]
  408b80:	ldr	w17, [x9, #1128]
  408b84:	ldr	w10, [x9, #1132]
  408b88:	b.cs	408b98 <ferror@plt+0x75f8>  // b.hs, b.nlast
  408b8c:	cmp	w17, w10
  408b90:	msub	x15, x16, x11, x15
  408b94:	b.eq	408b64 <ferror@plt+0x75c4>  // b.none
  408b98:	mov	x11, x25
  408b9c:	str	x8, [x11, #24]!
  408ba0:	b	409570 <ferror@plt+0x7fd0>
  408ba4:	stur	x24, [x29, #-88]
  408ba8:	b	408bf0 <ferror@plt+0x7650>
  408bac:	ldur	x26, [x29, #-104]
  408bb0:	mov	x21, x27
  408bb4:	lsl	x27, x25, #2
  408bb8:	add	x0, x26, x27
  408bbc:	lsl	x2, x23, #2
  408bc0:	mov	x1, x26
  408bc4:	bl	401260 <memmove@plt>
  408bc8:	mov	x0, x26
  408bcc:	mov	w1, wzr
  408bd0:	mov	x2, x27
  408bd4:	bl	401360 <memset@plt>
  408bd8:	ldr	x26, [sp, #88]
  408bdc:	mov	x27, x21
  408be0:	add	x23, x25, x23
  408be4:	mov	x25, x27
  408be8:	stp	x19, x24, [x29, #-96]
  408bec:	stur	x23, [x29, #-80]
  408bf0:	ldur	x21, [x29, #-96]
  408bf4:	add	x8, x21, x21, lsl #3
  408bf8:	stur	x8, [x29, #-88]
  408bfc:	ldr	x0, [x28, #16]
  408c00:	cbz	x0, 408cc4 <ferror@plt+0x7724>
  408c04:	add	x24, x0, x8
  408c08:	cbz	x23, 408c7c <ferror@plt+0x76dc>
  408c0c:	mov	w1, #0x8                   	// #8
  408c10:	mov	x0, x24
  408c14:	mov	x22, x25
  408c18:	bl	402e40 <ferror@plt+0x18a0>
  408c1c:	mov	x8, #0xe38f                	// #58255
  408c20:	movk	x8, #0x8e38, lsl #16
  408c24:	movk	x8, #0x38e3, lsl #32
  408c28:	movk	x8, #0xe38e, lsl #48
  408c2c:	umulh	x8, x0, x8
  408c30:	lsr	x19, x8, #3
  408c34:	subs	x25, x19, x21
  408c38:	b.eq	408cb0 <ferror@plt+0x7710>  // b.none
  408c3c:	mov	x0, x23
  408c40:	mov	x1, x25
  408c44:	bl	402e40 <ferror@plt+0x18a0>
  408c48:	ldur	x8, [x29, #-72]
  408c4c:	cmp	x0, #0x2
  408c50:	mov	w9, #0x2                   	// #2
  408c54:	csel	x21, x0, x9, hi  // hi = pmore
  408c58:	cmp	x21, x8
  408c5c:	b.ls	408c84 <ferror@plt+0x76e4>  // b.plast
  408c60:	ldur	x0, [x29, #-104]
  408c64:	lsl	x1, x21, #2
  408c68:	bl	402e90 <ferror@plt+0x18f0>
  408c6c:	mov	x26, x0
  408c70:	stur	x0, [x29, #-104]
  408c74:	stur	x21, [x29, #-72]
  408c78:	b	408c88 <ferror@plt+0x76e8>
  408c7c:	stur	x24, [x29, #-88]
  408c80:	b	408cc4 <ferror@plt+0x7724>
  408c84:	ldur	x26, [x29, #-104]
  408c88:	lsl	x27, x25, #2
  408c8c:	add	x0, x26, x27
  408c90:	lsl	x2, x23, #2
  408c94:	mov	x1, x26
  408c98:	bl	401260 <memmove@plt>
  408c9c:	mov	x0, x26
  408ca0:	mov	w1, wzr
  408ca4:	mov	x2, x27
  408ca8:	bl	401360 <memset@plt>
  408cac:	ldr	x26, [sp, #88]
  408cb0:	add	x8, x25, x23
  408cb4:	stp	x19, x24, [x29, #-96]
  408cb8:	stur	x8, [x29, #-80]
  408cbc:	ldr	x0, [x28, #16]
  408cc0:	mov	x25, x22
  408cc4:	mov	w1, #0x8                   	// #8
  408cc8:	bl	402e40 <ferror@plt+0x18a0>
  408ccc:	mov	x9, #0xe38f                	// #58255
  408cd0:	ldur	x8, [x29, #-96]
  408cd4:	movk	x9, #0x8e38, lsl #16
  408cd8:	movk	x9, #0x38e3, lsl #32
  408cdc:	movk	x9, #0xe38e, lsl #48
  408ce0:	ldur	x23, [x29, #-80]
  408ce4:	umulh	x9, x0, x9
  408ce8:	sub	x21, x8, x9, lsr #3
  408cec:	add	x8, x21, x21, lsl #3
  408cf0:	cmp	x8, x26
  408cf4:	stp	x21, x8, [x29, #-96]
  408cf8:	b.cs	408dbc <ferror@plt+0x781c>  // b.hs, b.nlast
  408cfc:	add	x24, x8, x26
  408d00:	cbz	x23, 408d74 <ferror@plt+0x77d4>
  408d04:	mov	w1, #0x8                   	// #8
  408d08:	mov	x0, x24
  408d0c:	mov	x22, x25
  408d10:	bl	402e40 <ferror@plt+0x18a0>
  408d14:	mov	x8, #0xe38f                	// #58255
  408d18:	movk	x8, #0x8e38, lsl #16
  408d1c:	movk	x8, #0x38e3, lsl #32
  408d20:	movk	x8, #0xe38e, lsl #48
  408d24:	umulh	x8, x0, x8
  408d28:	lsr	x19, x8, #3
  408d2c:	subs	x25, x19, x21
  408d30:	b.eq	408da4 <ferror@plt+0x7804>  // b.none
  408d34:	mov	x0, x23
  408d38:	mov	x1, x25
  408d3c:	bl	402e40 <ferror@plt+0x18a0>
  408d40:	ldur	x8, [x29, #-72]
  408d44:	cmp	x0, #0x2
  408d48:	mov	w9, #0x2                   	// #2
  408d4c:	csel	x21, x0, x9, hi  // hi = pmore
  408d50:	cmp	x21, x8
  408d54:	b.ls	408d7c <ferror@plt+0x77dc>  // b.plast
  408d58:	ldur	x0, [x29, #-104]
  408d5c:	lsl	x1, x21, #2
  408d60:	bl	402e90 <ferror@plt+0x18f0>
  408d64:	mov	x26, x0
  408d68:	stur	x0, [x29, #-104]
  408d6c:	stur	x21, [x29, #-72]
  408d70:	b	408d80 <ferror@plt+0x77e0>
  408d74:	stur	x24, [x29, #-88]
  408d78:	b	408db8 <ferror@plt+0x7818>
  408d7c:	ldur	x26, [x29, #-104]
  408d80:	lsl	x27, x25, #2
  408d84:	add	x0, x26, x27
  408d88:	lsl	x2, x23, #2
  408d8c:	mov	x1, x26
  408d90:	bl	401260 <memmove@plt>
  408d94:	mov	x0, x26
  408d98:	mov	w1, wzr
  408d9c:	mov	x2, x27
  408da0:	bl	401360 <memset@plt>
  408da4:	add	x23, x25, x23
  408da8:	add	x8, x19, x19, lsl #3
  408dac:	mov	x25, x22
  408db0:	stp	x19, x24, [x29, #-96]
  408db4:	stur	x23, [x29, #-80]
  408db8:	stur	x8, [x29, #-88]
  408dbc:	ldur	x8, [x29, #-72]
  408dc0:	cmp	x8, x23
  408dc4:	b.ne	408e00 <ferror@plt+0x7860>  // b.any
  408dc8:	mov	w1, #0x1                   	// #1
  408dcc:	mov	x0, x23
  408dd0:	bl	402e40 <ferror@plt+0x18a0>
  408dd4:	ldur	x8, [x29, #-72]
  408dd8:	cmp	x0, #0x2
  408ddc:	mov	w9, #0x2                   	// #2
  408de0:	csel	x19, x0, x9, hi  // hi = pmore
  408de4:	cmp	x19, x8
  408de8:	b.ls	408e00 <ferror@plt+0x7860>  // b.plast
  408dec:	ldur	x0, [x29, #-104]
  408df0:	lsl	x1, x19, #2
  408df4:	bl	402e90 <ferror@plt+0x18f0>
  408df8:	stur	x0, [x29, #-104]
  408dfc:	stur	x19, [x29, #-72]
  408e00:	ldur	x10, [x29, #-80]
  408e04:	ldur	x8, [x29, #-104]
  408e08:	add	x9, x10, #0x1
  408e0c:	stur	x9, [x29, #-80]
  408e10:	str	wzr, [x8, x10, lsl #2]
  408e14:	ldur	x19, [x29, #-96]
  408e18:	cmp	x19, x9
  408e1c:	b.ne	408e40 <ferror@plt+0x78a0>  // b.any
  408e20:	mov	x11, x10
  408e24:	cmp	x10, x9
  408e28:	b.cs	408e38 <ferror@plt+0x7898>  // b.hs, b.nlast
  408e2c:	ldr	w12, [x8, x11, lsl #2]
  408e30:	sub	x10, x11, #0x1
  408e34:	cbz	w12, 408e20 <ferror@plt+0x7880>
  408e38:	add	x8, x11, #0x1
  408e3c:	stur	x8, [x29, #-80]
  408e40:	ldr	x9, [sp, #112]
  408e44:	ldr	x26, [sp, #128]
  408e48:	add	x8, x20, #0x8
  408e4c:	cmp	x9, x26
  408e50:	b.ne	408e7c <ferror@plt+0x78dc>  // b.any
  408e54:	ldr	x10, [sp, #104]
  408e58:	mov	x11, x9
  408e5c:	sub	x10, x10, #0x4
  408e60:	mov	x26, x11
  408e64:	sub	x11, x11, #0x1
  408e68:	cmp	x11, x9
  408e6c:	b.cs	408e78 <ferror@plt+0x78d8>  // b.hs, b.nlast
  408e70:	ldr	w12, [x10, x26, lsl #2]
  408e74:	cbz	w12, 408e60 <ferror@plt+0x78c0>
  408e78:	str	x26, [sp, #128]
  408e7c:	ldur	x20, [x29, #-80]
  408e80:	ldr	x21, [x25, #32]
  408e84:	ldr	x0, [x25]
  408e88:	stp	xzr, xzr, [x8]
  408e8c:	mov	w8, #0x2                   	// #2
  408e90:	cmp	x20, #0x2
  408e94:	csel	x22, x20, x8, hi  // hi = pmore
  408e98:	cmp	x22, x21
  408e9c:	sub	x8, x20, x26
  408ea0:	stp	x28, x8, [sp, #64]
  408ea4:	b.ls	408ec4 <ferror@plt+0x7924>  // b.plast
  408ea8:	lsl	x24, x22, #2
  408eac:	mov	x1, x24
  408eb0:	bl	402e90 <ferror@plt+0x18f0>
  408eb4:	mov	x21, x22
  408eb8:	str	x0, [x25]
  408ebc:	str	x22, [x25, #32]
  408ec0:	b	408ec8 <ferror@plt+0x7928>
  408ec4:	lsl	x24, x21, #2
  408ec8:	mov	w1, wzr
  408ecc:	mov	x2, x24
  408ed0:	mov	x23, x0
  408ed4:	bl	401360 <memset@plt>
  408ed8:	ldur	x8, [x29, #-88]
  408edc:	ldr	x27, [sp, #104]
  408ee0:	str	x19, [x25, #8]
  408ee4:	cmp	x26, #0x2
  408ee8:	stp	x8, x20, [x25, #16]
  408eec:	sub	x8, x26, #0x1
  408ef0:	ldrsw	x22, [x27, x8, lsl #2]
  408ef4:	str	x25, [sp, #80]
  408ef8:	b.cc	40901c <ferror@plt+0x7a7c>  // b.lo, b.ul, b.last
  408efc:	cbz	x8, 408f34 <ferror@plt+0x7994>
  408f00:	mov	x9, x26
  408f04:	add	x10, x27, x9, lsl #2
  408f08:	ldur	w10, [x10, #-8]
  408f0c:	sub	x11, x9, #0x3
  408f10:	cmp	x11, x8
  408f14:	b.cs	408f20 <ferror@plt+0x7980>  // b.hs, b.nlast
  408f18:	sub	x9, x9, #0x1
  408f1c:	cbz	w10, 408f04 <ferror@plt+0x7964>
  408f20:	cbz	w10, 40901c <ferror@plt+0x7a7c>
  408f24:	cmp	w22, #0x10, lsl #12
  408f28:	b.ls	408f40 <ferror@plt+0x79a0>  // b.plast
  408f2c:	mov	w25, #0x1                   	// #1
  408f30:	b	409020 <ferror@plt+0x7a80>
  408f34:	mov	w25, wzr
  408f38:	mov	w26, #0x1                   	// #1
  408f3c:	b	409020 <ferror@plt+0x7a80>
  408f40:	mov	x8, xzr
  408f44:	cbz	w22, 408f64 <ferror@plt+0x79c4>
  408f48:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  408f4c:	movk	x9, #0xcccd
  408f50:	umulh	x10, x22, x9
  408f54:	cmp	x22, #0x9
  408f58:	lsr	x22, x10, #3
  408f5c:	add	x8, x8, #0x1
  408f60:	b.hi	408f50 <ferror@plt+0x79b0>  // b.pmore
  408f64:	mov	w9, #0x9                   	// #9
  408f68:	sub	x26, x9, x8
  408f6c:	sub	x0, x29, #0x68
  408f70:	mov	x1, x26
  408f74:	bl	40b0f0 <ferror@plt+0x9b50>
  408f78:	cbnz	w0, 4097b4 <ferror@plt+0x8214>
  408f7c:	add	x0, sp, #0x68
  408f80:	mov	x1, x26
  408f84:	bl	40b0f0 <ferror@plt+0x9b50>
  408f88:	cbnz	w0, 4097b4 <ferror@plt+0x8214>
  408f8c:	ldr	x26, [sp, #128]
  408f90:	ldp	x20, x8, [x29, #-80]
  408f94:	mov	w10, #0x2                   	// #2
  408f98:	cmp	x20, x26
  408f9c:	csel	x9, x20, x26, hi  // hi = pmore
  408fa0:	add	x22, x9, #0x1
  408fa4:	cmp	x22, #0x2
  408fa8:	csinc	x25, x10, x9, ls  // ls = plast
  408fac:	cmp	x25, x8
  408fb0:	b.ls	408fc8 <ferror@plt+0x7a28>  // b.plast
  408fb4:	ldur	x0, [x29, #-104]
  408fb8:	lsl	x1, x25, #2
  408fbc:	bl	402e90 <ferror@plt+0x18f0>
  408fc0:	stur	x0, [x29, #-104]
  408fc4:	stur	x25, [x29, #-72]
  408fc8:	cmp	x22, x20
  408fcc:	b.ls	408fd8 <ferror@plt+0x7a38>  // b.plast
  408fd0:	mov	x20, x22
  408fd4:	stur	x22, [x29, #-80]
  408fd8:	ldr	x27, [sp, #104]
  408fdc:	subs	x8, x26, #0x1
  408fe0:	sub	x9, x20, x26
  408fe4:	str	x9, [sp, #72]
  408fe8:	ldrsw	x22, [x27, x8, lsl #2]
  408fec:	b.eq	40901c <ferror@plt+0x7a7c>  // b.none
  408ff0:	mov	x9, x26
  408ff4:	add	x10, x27, x9, lsl #2
  408ff8:	ldur	w10, [x10, #-8]
  408ffc:	sub	x11, x9, #0x3
  409000:	cmp	w10, #0x0
  409004:	cset	w25, ne  // ne = any
  409008:	cmp	x11, x8
  40900c:	b.cs	409020 <ferror@plt+0x7a80>  // b.hs, b.nlast
  409010:	sub	x9, x9, #0x1
  409014:	cbz	w10, 408ff4 <ferror@plt+0x7a54>
  409018:	b	409020 <ferror@plt+0x7a80>
  40901c:	mov	w25, wzr
  409020:	cmp	x20, #0x2
  409024:	mov	w8, #0x2                   	// #2
  409028:	mov	x0, x23
  40902c:	csel	x23, x20, x8, hi  // hi = pmore
  409030:	cmp	x23, x21
  409034:	b.ls	409050 <ferror@plt+0x7ab0>  // b.plast
  409038:	lsl	x24, x23, #2
  40903c:	mov	x1, x24
  409040:	bl	402e90 <ferror@plt+0x18f0>
  409044:	ldr	x8, [sp, #80]
  409048:	str	x0, [x8]
  40904c:	str	x23, [x8, #32]
  409050:	mov	w1, wzr
  409054:	mov	x2, x24
  409058:	str	x0, [sp, #48]
  40905c:	bl	401360 <memset@plt>
  409060:	ldr	x0, [sp, #88]
  409064:	mov	w1, #0x8                   	// #8
  409068:	bl	402e40 <ferror@plt+0x18a0>
  40906c:	add	x8, x26, #0x1
  409070:	cmp	x8, #0x2
  409074:	mov	w8, #0x2                   	// #2
  409078:	csinc	x21, x8, x26, ls  // ls = plast
  40907c:	mov	x24, x0
  409080:	lsl	x0, x21, #2
  409084:	bl	402e70 <ferror@plt+0x18d0>
  409088:	adrp	x1, 42c000 <ferror@plt+0x2aa60>
  40908c:	ldr	x8, [x1, #584]
  409090:	stp	xzr, x21, [x29, #-32]
  409094:	sturb	wzr, [x29, #-16]
  409098:	stp	xzr, xzr, [x29, #-48]
  40909c:	stur	x0, [x29, #-56]
  4090a0:	ldr	w10, [x8, #1128]
  4090a4:	ldr	w11, [x8, #1132]
  4090a8:	cbz	x20, 409478 <ferror@plt+0x7ed8>
  4090ac:	mov	x9, #0xe38f                	// #58255
  4090b0:	movk	x9, #0x8e38, lsl #16
  4090b4:	ldr	x13, [sp, #72]
  4090b8:	movk	x9, #0x38e3, lsl #32
  4090bc:	movk	x9, #0xe38e, lsl #48
  4090c0:	umulh	x9, x24, x9
  4090c4:	sub	x9, x19, x9, lsr #3
  4090c8:	sub	x17, x13, #0x1
  4090cc:	cmp	x17, x9
  4090d0:	str	x9, [sp, #24]
  4090d4:	b.cc	409478 <ferror@plt+0x7ed8>  // b.lo, b.ul, b.last
  4090d8:	cbz	x13, 409478 <ferror@plt+0x7ed8>
  4090dc:	cmp	w10, w11
  4090e0:	b.ne	409478 <ferror@plt+0x7ed8>  // b.any
  4090e4:	ldur	x14, [x29, #-104]
  4090e8:	add	x9, x26, x13
  4090ec:	mov	w20, #0xca00                	// #51712
  4090f0:	lsl	x12, x26, #2
  4090f4:	add	x9, x14, x9, lsl #2
  4090f8:	add	x18, x22, x25
  4090fc:	add	x11, x8, #0x468
  409100:	movk	w20, #0x3b9a, lsl #16
  409104:	sub	x22, x26, #0x1
  409108:	sub	x12, x12, #0x8
  40910c:	add	x19, x14, x17, lsl #2
  409110:	add	x4, x14, x13, lsl #2
  409114:	sub	x3, x9, #0x8
  409118:	stp	x12, x14, [sp, #8]
  40911c:	str	x18, [sp, #96]
  409120:	add	x28, x14, x17, lsl #2
  409124:	ldr	w9, [x28, x26, lsl #2]
  409128:	stp	x3, x17, [sp, #32]
  40912c:	cbnz	w9, 409198 <ferror@plt+0x7bf8>
  409130:	mov	x14, x3
  409134:	mov	x15, x22
  409138:	ldr	w16, [x11]
  40913c:	mov	x12, x15
  409140:	cmp	x15, x26
  409144:	mov	w13, wzr
  409148:	b.cs	409168 <ferror@plt+0x7bc8>  // b.hs, b.nlast
  40914c:	cmp	w16, w10
  409150:	b.ne	409168 <ferror@plt+0x7bc8>  // b.any
  409154:	ldr	w13, [x14], #-4
  409158:	ldr	w15, [x27, x12, lsl #2]
  40915c:	sub	w13, w13, w15
  409160:	sub	x15, x12, #0x1
  409164:	cbz	w13, 409138 <ferror@plt+0x7b98>
  409168:	ldr	w11, [x11]
  40916c:	cmp	w11, w10
  409170:	b.ne	409468 <ferror@plt+0x7ec8>  // b.any
  409174:	add	x10, x12, #0x1
  409178:	sbfx	x12, x13, #31, #1
  40917c:	lsr	w11, w13, #31
  409180:	eor	x10, x10, x12
  409184:	add	x10, x10, x11
  409188:	mov	x11, #0x8000000000000000    	// #-9223372036854775808
  40918c:	cmp	x10, x11
  409190:	b.eq	409468 <ferror@plt+0x7ec8>  // b.none
  409194:	tbnz	x10, #63, 409418 <ferror@plt+0x7e78>
  409198:	mov	x23, xzr
  40919c:	ldrsw	x8, [x28, x22, lsl #2]
  4091a0:	sxtw	x9, w9
  4091a4:	madd	x8, x9, x20, x8
  4091a8:	udiv	x24, x8, x18
  4091ac:	cmp	x24, #0x1
  4091b0:	b.hi	40926c <ferror@plt+0x7ccc>  // b.pmore
  4091b4:	ldr	x8, [x1, #584]
  4091b8:	ldr	w10, [x8, #1128]
  4091bc:	ldr	w9, [x8, #1132]
  4091c0:	cbz	x26, 409354 <ferror@plt+0x7db4>
  4091c4:	cmp	w10, w9
  4091c8:	b.ne	409354 <ferror@plt+0x7db4>  // b.any
  4091cc:	mov	x12, xzr
  4091d0:	mov	w13, wzr
  4091d4:	mov	x14, x4
  4091d8:	lsl	x11, x12, #2
  4091dc:	ldr	w16, [x27, x11]
  4091e0:	ldr	w15, [x19, x11]
  4091e4:	add	x12, x12, #0x1
  4091e8:	add	w16, w16, w13
  4091ec:	add	w17, w15, w20
  4091f0:	cmp	w16, w15
  4091f4:	csel	w17, w17, w15, gt
  4091f8:	sub	w17, w17, w16
  4091fc:	str	w17, [x19, x11]
  409200:	ldr	w17, [x8, #1128]
  409204:	cset	w13, gt
  409208:	cmp	x12, x26
  40920c:	mov	x11, x14
  409210:	b.cs	409220 <ferror@plt+0x7c80>  // b.hs, b.nlast
  409214:	cmp	w17, w10
  409218:	add	x14, x11, #0x4
  40921c:	b.eq	4091d8 <ferror@plt+0x7c38>  // b.none
  409220:	ldr	w12, [x8, #1128]
  409224:	cmp	w16, w15
  409228:	b.le	409358 <ferror@plt+0x7db8>
  40922c:	cmp	w12, w10
  409230:	b.ne	409358 <ferror@plt+0x7db8>  // b.any
  409234:	mov	w12, #0x1                   	// #1
  409238:	ldr	w14, [x11]
  40923c:	add	w13, w14, w20
  409240:	cmp	w14, w12
  409244:	csel	w13, w13, w14, lt  // lt = tstop
  409248:	sub	w13, w13, w12
  40924c:	str	w13, [x11], #4
  409250:	ldr	w13, [x8, #1128]
  409254:	cmp	w14, w12
  409258:	cset	w12, lt  // lt = tstop
  40925c:	b.ge	409358 <ferror@plt+0x7db8>  // b.tcont
  409260:	cmp	w13, w10
  409264:	b.eq	409238 <ferror@plt+0x7c98>  // b.none
  409268:	b	409358 <ferror@plt+0x7db8>
  40926c:	add	x0, sp, #0x68
  409270:	sub	x2, x29, #0x38
  409274:	mov	x1, x24
  409278:	mov	x21, x27
  40927c:	mov	x27, x4
  409280:	bl	40bf0c <ferror@plt+0xa96c>
  409284:	cbnz	w0, 40949c <ferror@plt+0x7efc>
  409288:	adrp	x1, 42c000 <ferror@plt+0x2aa60>
  40928c:	ldr	x8, [x1, #584]
  409290:	ldur	x0, [x29, #-56]
  409294:	ldur	x12, [x29, #-32]
  409298:	ldr	w10, [x8, #1128]
  40929c:	ldr	w9, [x8, #1132]
  4092a0:	cbz	x12, 40936c <ferror@plt+0x7dcc>
  4092a4:	cmp	w10, w9
  4092a8:	b.ne	40936c <ferror@plt+0x7dcc>  // b.any
  4092ac:	mov	x13, xzr
  4092b0:	mov	w14, wzr
  4092b4:	mov	x4, x27
  4092b8:	mov	x15, x27
  4092bc:	lsl	x11, x13, #2
  4092c0:	ldr	w17, [x0, x11]
  4092c4:	ldr	w16, [x19, x11]
  4092c8:	add	x13, x13, #0x1
  4092cc:	add	w17, w17, w14
  4092d0:	add	w18, w16, w20
  4092d4:	cmp	w17, w16
  4092d8:	csel	w18, w18, w16, gt
  4092dc:	sub	w18, w18, w17
  4092e0:	str	w18, [x19, x11]
  4092e4:	ldr	w18, [x8, #1128]
  4092e8:	cset	w14, gt
  4092ec:	cmp	x13, x12
  4092f0:	mov	x11, x15
  4092f4:	b.cs	409304 <ferror@plt+0x7d64>  // b.hs, b.nlast
  4092f8:	cmp	w18, w10
  4092fc:	add	x15, x11, #0x4
  409300:	b.eq	4092bc <ferror@plt+0x7d1c>  // b.none
  409304:	ldr	w12, [x8, #1128]
  409308:	cmp	w17, w16
  40930c:	mov	x27, x21
  409310:	b.le	409378 <ferror@plt+0x7dd8>
  409314:	cmp	w12, w10
  409318:	b.ne	409378 <ferror@plt+0x7dd8>  // b.any
  40931c:	mov	w12, #0x1                   	// #1
  409320:	ldr	w14, [x11]
  409324:	add	w13, w14, w20
  409328:	cmp	w14, w12
  40932c:	csel	w13, w13, w14, lt  // lt = tstop
  409330:	sub	w13, w13, w12
  409334:	str	w13, [x11], #4
  409338:	ldr	w13, [x8, #1128]
  40933c:	cmp	w14, w12
  409340:	cset	w12, lt  // lt = tstop
  409344:	b.ge	409378 <ferror@plt+0x7dd8>  // b.tcont
  409348:	cmp	w13, w10
  40934c:	b.eq	409320 <ferror@plt+0x7d80>  // b.none
  409350:	b	409378 <ferror@plt+0x7dd8>
  409354:	ldr	wzr, [x8, #1128]
  409358:	ldr	w8, [x8, #1128]
  40935c:	cmp	w8, w9
  409360:	b.ne	409494 <ferror@plt+0x7ef4>  // b.any
  409364:	mov	w24, #0x1                   	// #1
  409368:	b	409388 <ferror@plt+0x7de8>
  40936c:	ldr	wzr, [x8, #1128]
  409370:	mov	x4, x27
  409374:	mov	x27, x21
  409378:	ldr	w8, [x8, #1128]
  40937c:	ldr	x18, [sp, #96]
  409380:	cmp	w8, w9
  409384:	b.ne	409494 <ferror@plt+0x7ef4>  // b.any
  409388:	add	x23, x24, x23
  40938c:	tbz	w25, #0, 409410 <ferror@plt+0x7e70>
  409390:	ldr	w9, [x28, x26, lsl #2]
  409394:	cbnz	w9, 40919c <ferror@plt+0x7bfc>
  409398:	ldr	x8, [x1, #584]
  40939c:	ldr	x13, [sp, #8]
  4093a0:	mov	x14, x22
  4093a4:	ldr	w11, [x8, #1132]
  4093a8:	ldr	w15, [x8, #1128]
  4093ac:	mov	x10, x14
  4093b0:	cmp	x14, x26
  4093b4:	mov	w12, wzr
  4093b8:	b.cs	4093dc <ferror@plt+0x7e3c>  // b.hs, b.nlast
  4093bc:	cmp	w15, w11
  4093c0:	b.ne	4093dc <ferror@plt+0x7e3c>  // b.any
  4093c4:	ldr	w12, [x4, x13]
  4093c8:	ldr	w14, [x27, x10, lsl #2]
  4093cc:	sub	x13, x13, #0x4
  4093d0:	sub	w12, w12, w14
  4093d4:	sub	x14, x10, #0x1
  4093d8:	cbz	w12, 4093a8 <ferror@plt+0x7e08>
  4093dc:	ldr	w13, [x8, #1128]
  4093e0:	cmp	w13, w11
  4093e4:	b.ne	40946c <ferror@plt+0x7ecc>  // b.any
  4093e8:	add	x10, x10, #0x1
  4093ec:	lsr	w13, w12, #31
  4093f0:	sbfx	x12, x12, #31, #1
  4093f4:	eor	x10, x10, x12
  4093f8:	add	x10, x10, x13
  4093fc:	mov	x12, #0x8000000000000000    	// #-9223372036854775808
  409400:	cmp	x10, x12
  409404:	b.eq	40946c <ferror@plt+0x7ecc>  // b.none
  409408:	tbz	x10, #63, 40919c <ferror@plt+0x7bfc>
  40940c:	b	40941c <ferror@plt+0x7e7c>
  409410:	ldr	x8, [x1, #584]
  409414:	b	40941c <ferror@plt+0x7e7c>
  409418:	mov	x23, xzr
  40941c:	ldp	x17, x9, [sp, #40]
  409420:	str	w23, [x9, x17, lsl #2]
  409424:	ldr	w10, [x8, #1128]
  409428:	ldr	x9, [sp, #24]
  40942c:	sub	x17, x17, #0x1
  409430:	cmp	x17, x9
  409434:	b.cc	409468 <ferror@plt+0x7ec8>  // b.lo, b.ul, b.last
  409438:	ldr	x9, [sp, #72]
  40943c:	cmp	x17, x9
  409440:	b.cs	409468 <ferror@plt+0x7ec8>  // b.hs, b.nlast
  409444:	ldr	w9, [x8, #1132]
  409448:	ldr	x3, [sp, #32]
  40944c:	ldr	x14, [sp, #16]
  409450:	add	x11, x8, #0x468
  409454:	sub	x19, x19, #0x4
  409458:	sub	x3, x3, #0x4
  40945c:	cmp	w10, w9
  409460:	sub	x4, x4, #0x4
  409464:	b.eq	409120 <ferror@plt+0x7b80>  // b.none
  409468:	ldr	w11, [x8, #1132]
  40946c:	ldp	x25, x24, [sp, #80]
  409470:	ldp	x19, x20, [sp, #56]
  409474:	b	409480 <ferror@plt+0x7ee0>
  409478:	ldp	x19, x20, [sp, #56]
  40947c:	ldp	x25, x24, [sp, #80]
  409480:	ldr	w8, [x8, #1128]
  409484:	cmp	w8, w11
  409488:	cset	w8, ne  // ne = any
  40948c:	lsl	w21, w8, #3
  409490:	b	4094ac <ferror@plt+0x7f0c>
  409494:	mov	w21, #0x8                   	// #8
  409498:	b	4094a4 <ferror@plt+0x7f04>
  40949c:	mov	w21, w0
  4094a0:	ldur	x0, [x29, #-56]
  4094a4:	ldp	x25, x24, [sp, #80]
  4094a8:	ldp	x19, x20, [sp, #56]
  4094ac:	bl	401480 <free@plt>
  4094b0:	mov	w0, w21
  4094b4:	cbnz	w21, 4097b4 <ferror@plt+0x8214>
  4094b8:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  4094bc:	ldr	x8, [x8, #584]
  4094c0:	ldr	w9, [x8, #1128]
  4094c4:	ldr	w8, [x8, #1132]
  4094c8:	cmp	w9, w8
  4094cc:	b.ne	4094f4 <ferror@plt+0x7f54>  // b.any
  4094d0:	ldr	x8, [x25, #16]
  4094d4:	ldrb	w19, [x19, #40]
  4094d8:	ldrb	w21, [x20, #40]
  4094dc:	cmp	x8, x24
  4094e0:	b.cs	4094fc <ferror@plt+0x7f5c>  // b.hs, b.nlast
  4094e4:	sub	x1, x24, x8
  4094e8:	mov	x0, x25
  4094ec:	bl	40b000 <ferror@plt+0x9a60>
  4094f0:	b	409754 <ferror@plt+0x81b4>
  4094f4:	mov	w0, #0x8                   	// #8
  4094f8:	b	4097b4 <ferror@plt+0x8214>
  4094fc:	b.eq	409754 <ferror@plt+0x81b4>  // b.none
  409500:	ldr	x20, [x25, #8]
  409504:	cbz	x20, 4096bc <ferror@plt+0x811c>
  409508:	mov	w1, #0x8                   	// #8
  40950c:	mov	x0, x24
  409510:	bl	402e40 <ferror@plt+0x18a0>
  409514:	mov	x8, #0xe38f                	// #58255
  409518:	movk	x8, #0x8e38, lsl #16
  40951c:	movk	x8, #0x38e3, lsl #32
  409520:	movk	x8, #0xe38e, lsl #48
  409524:	umulh	x8, x0, x8
  409528:	sub	x8, x20, x8, lsr #3
  40952c:	b	4096c0 <ferror@plt+0x8120>
  409530:	b.eq	4098b8 <ferror@plt+0x8318>  // b.none
  409534:	ldr	x20, [x25, #8]
  409538:	cbz	x20, 4097ec <ferror@plt+0x824c>
  40953c:	mov	w1, #0x8                   	// #8
  409540:	mov	x0, x26
  409544:	bl	402e40 <ferror@plt+0x18a0>
  409548:	mov	x8, #0xe38f                	// #58255
  40954c:	movk	x8, #0x8e38, lsl #16
  409550:	movk	x8, #0x38e3, lsl #32
  409554:	movk	x8, #0xe38e, lsl #48
  409558:	umulh	x8, x0, x8
  40955c:	sub	x8, x20, x8, lsr #3
  409560:	b	4097f0 <ferror@plt+0x8250>
  409564:	mov	x11, x25
  409568:	str	x8, [x11, #24]!
  40956c:	ldr	x22, [x25]
  409570:	sub	x8, x8, #0x1
  409574:	ldr	w12, [x22, x8, lsl #2]
  409578:	cbnz	w12, 4095a4 <ferror@plt+0x8004>
  40957c:	str	x8, [x11]
  409580:	sub	x8, x8, #0x1
  409584:	cmn	x8, #0x1
  409588:	b.ne	409574 <ferror@plt+0x7fd4>  // b.any
  40958c:	mov	x12, x21
  409590:	mov	x21, xzr
  409594:	mov	x23, xzr
  409598:	strb	wzr, [x25, #40]
  40959c:	str	xzr, [x25, #8]
  4095a0:	b	4095c0 <ferror@plt+0x8020>
  4095a4:	ldr	x23, [x25, #8]
  4095a8:	mov	x12, x21
  4095ac:	add	x21, x8, #0x1
  4095b0:	cmp	x21, x23
  4095b4:	b.cs	4095c0 <ferror@plt+0x8020>  // b.hs, b.nlast
  4095b8:	mov	x21, x23
  4095bc:	str	x23, [x11]
  4095c0:	ldr	w8, [x9, #1128]
  4095c4:	ldrb	w19, [x12, #40]
  4095c8:	ldr	x9, [x25, #16]
  4095cc:	ldrb	w20, [x28, #40]
  4095d0:	cmp	w8, w10
  4095d4:	cset	w8, ne  // ne = any
  4095d8:	lsl	w0, w8, #3
  4095dc:	cbz	x9, 40967c <ferror@plt+0x80dc>
  4095e0:	cbz	x23, 409614 <ferror@plt+0x8074>
  4095e4:	mov	w1, #0x8                   	// #8
  4095e8:	mov	w24, w0
  4095ec:	mov	x0, xzr
  4095f0:	bl	402e40 <ferror@plt+0x18a0>
  4095f4:	mov	x8, #0xe38f                	// #58255
  4095f8:	movk	x8, #0x8e38, lsl #16
  4095fc:	movk	x8, #0x38e3, lsl #32
  409600:	movk	x8, #0xe38e, lsl #48
  409604:	umulh	x8, x0, x8
  409608:	mov	w0, w24
  40960c:	sub	x8, x23, x8, lsr #3
  409610:	b	409618 <ferror@plt+0x8078>
  409614:	mov	x8, xzr
  409618:	sub	x23, x23, x8
  40961c:	stp	x23, xzr, [x25, #8]
  409620:	cbz	x21, 40967c <ferror@plt+0x80dc>
  409624:	sub	x21, x21, x8
  409628:	mov	w24, w0
  40962c:	add	x1, x22, x8, lsl #2
  409630:	lsl	x2, x21, #2
  409634:	mov	x0, x22
  409638:	str	x21, [x25, #24]
  40963c:	bl	401260 <memmove@plt>
  409640:	cbz	x21, 409670 <ferror@plt+0x80d0>
  409644:	adrp	x8, 418000 <ferror@plt+0x16a60>
  409648:	ldr	x8, [x8, #2008]
  40964c:	ldr	w9, [x22]
  409650:	sdiv	w9, w9, w8
  409654:	mul	w8, w9, w8
  409658:	str	w8, [x22], #-4
  40965c:	ldr	w8, [x22, x21, lsl #2]
  409660:	cbnz	w8, 409888 <ferror@plt+0x82e8>
  409664:	sub	x21, x21, #0x1
  409668:	str	x21, [x25, #24]
  40966c:	cbnz	x21, 40965c <ferror@plt+0x80bc>
  409670:	strb	wzr, [x25, #40]
  409674:	str	xzr, [x25, #8]
  409678:	mov	w0, w24
  40967c:	ldr	x8, [x25, #24]
  409680:	cbz	x8, 4098e0 <ferror@plt+0x8340>
  409684:	ldr	x9, [x25]
  409688:	sub	x9, x9, #0x4
  40968c:	ldr	w10, [x9, x8, lsl #2]
  409690:	cbnz	w10, 4096a4 <ferror@plt+0x8104>
  409694:	sub	x8, x8, #0x1
  409698:	str	x8, [x25, #24]
  40969c:	cbnz	x8, 40968c <ferror@plt+0x80ec>
  4096a0:	b	4098e0 <ferror@plt+0x8340>
  4096a4:	ldr	x9, [x25, #8]
  4096a8:	cmp	x8, x9
  4096ac:	b.cs	4096b4 <ferror@plt+0x8114>  // b.hs, b.nlast
  4096b0:	str	x9, [x25, #24]
  4096b4:	cmp	w20, #0x0
  4096b8:	b	409904 <ferror@plt+0x8364>
  4096bc:	mov	x8, xzr
  4096c0:	ldr	x9, [x25, #24]
  4096c4:	sub	x22, x20, x8
  4096c8:	stp	x22, x24, [x25, #8]
  4096cc:	cbz	x9, 409778 <ferror@plt+0x81d8>
  4096d0:	mov	x10, #0xe38f                	// #58255
  4096d4:	movk	x10, #0x8e38, lsl #16
  4096d8:	movk	x10, #0x38e3, lsl #32
  4096dc:	movk	x10, #0xe38e, lsl #48
  4096e0:	sub	x23, x9, x8
  4096e4:	ldr	x20, [x25]
  4096e8:	umulh	x9, x24, x10
  4096ec:	lsr	x9, x9, #3
  4096f0:	add	x9, x9, x9, lsl #3
  4096f4:	mov	w11, #0x9                   	// #9
  4096f8:	subs	x9, x24, x9
  4096fc:	add	x1, x20, x8, lsl #2
  409700:	sub	x8, x11, x9
  409704:	lsl	x2, x23, #2
  409708:	mov	x0, x20
  40970c:	str	x23, [x25, #24]
  409710:	csel	x24, xzr, x8, eq  // eq = none
  409714:	bl	401260 <memmove@plt>
  409718:	cbz	x23, 40974c <ferror@plt+0x81ac>
  40971c:	adrp	x8, 418000 <ferror@plt+0x16a60>
  409720:	add	x8, x8, #0x7d8
  409724:	ldr	x8, [x8, x24, lsl #3]
  409728:	ldr	w9, [x20]
  40972c:	sdiv	w9, w9, w8
  409730:	mul	w8, w9, w8
  409734:	str	w8, [x20], #-4
  409738:	ldr	w8, [x20, x23, lsl #2]
  40973c:	cbnz	w8, 40989c <ferror@plt+0x82fc>
  409740:	sub	x23, x23, #0x1
  409744:	str	x23, [x25, #24]
  409748:	cbnz	x23, 409738 <ferror@plt+0x8198>
  40974c:	strb	wzr, [x25, #40]
  409750:	str	xzr, [x25, #8]
  409754:	ldr	x22, [x25, #24]
  409758:	cbz	x22, 409778 <ferror@plt+0x81d8>
  40975c:	ldr	x8, [x25]
  409760:	sub	x8, x8, #0x4
  409764:	ldr	w9, [x8, x22, lsl #2]
  409768:	cbnz	w9, 409788 <ferror@plt+0x81e8>
  40976c:	sub	x22, x22, #0x1
  409770:	str	x22, [x25, #24]
  409774:	cbnz	x22, 409764 <ferror@plt+0x81c4>
  409778:	mov	w0, wzr
  40977c:	strb	wzr, [x25, #40]
  409780:	str	xzr, [x25, #8]
  409784:	b	4097b4 <ferror@plt+0x8214>
  409788:	ldr	x8, [x25, #8]
  40978c:	cmp	x22, x8
  409790:	b.cs	409798 <ferror@plt+0x81f8>  // b.hs, b.nlast
  409794:	str	x8, [x25, #24]
  409798:	cmp	w21, #0x0
  40979c:	cset	w8, ne  // ne = any
  4097a0:	cmp	w19, #0x0
  4097a4:	cset	w9, ne  // ne = any
  4097a8:	mov	w0, wzr
  4097ac:	eor	w8, w9, w8
  4097b0:	strb	w8, [x25, #40]
  4097b4:	mov	w19, w0
  4097b8:	ldr	x0, [sp, #104]
  4097bc:	bl	401480 <free@plt>
  4097c0:	ldur	x0, [x29, #-104]
  4097c4:	bl	401480 <free@plt>
  4097c8:	mov	w0, w19
  4097cc:	ldp	x20, x19, [sp, #336]
  4097d0:	ldp	x22, x21, [sp, #320]
  4097d4:	ldp	x24, x23, [sp, #304]
  4097d8:	ldp	x26, x25, [sp, #288]
  4097dc:	ldp	x28, x27, [sp, #272]
  4097e0:	ldp	x29, x30, [sp, #256]
  4097e4:	add	sp, sp, #0x160
  4097e8:	ret
  4097ec:	mov	x8, xzr
  4097f0:	ldr	x9, [x25, #24]
  4097f4:	sub	x22, x20, x8
  4097f8:	stp	x22, x26, [x25, #8]
  4097fc:	cbz	x9, 4098b8 <ferror@plt+0x8318>
  409800:	mov	x10, #0xe38f                	// #58255
  409804:	movk	x10, #0x8e38, lsl #16
  409808:	movk	x10, #0x38e3, lsl #32
  40980c:	movk	x10, #0xe38e, lsl #48
  409810:	sub	x23, x9, x8
  409814:	ldr	x20, [x25]
  409818:	umulh	x9, x26, x10
  40981c:	lsr	x9, x9, #3
  409820:	add	x9, x9, x9, lsl #3
  409824:	mov	w11, #0x9                   	// #9
  409828:	subs	x9, x26, x9
  40982c:	add	x1, x20, x8, lsl #2
  409830:	sub	x8, x11, x9
  409834:	lsl	x2, x23, #2
  409838:	mov	x0, x20
  40983c:	str	x23, [x25, #24]
  409840:	csel	x24, xzr, x8, eq  // eq = none
  409844:	bl	401260 <memmove@plt>
  409848:	cbz	x23, 40987c <ferror@plt+0x82dc>
  40984c:	adrp	x8, 418000 <ferror@plt+0x16a60>
  409850:	add	x8, x8, #0x7d8
  409854:	ldr	x8, [x8, x24, lsl #3]
  409858:	ldr	w9, [x20]
  40985c:	sdiv	w9, w9, w8
  409860:	mul	w8, w9, w8
  409864:	str	w8, [x20], #-4
  409868:	ldr	w8, [x20, x23, lsl #2]
  40986c:	cbnz	w8, 4098ac <ferror@plt+0x830c>
  409870:	sub	x23, x23, #0x1
  409874:	str	x23, [x25, #24]
  409878:	cbnz	x23, 409868 <ferror@plt+0x82c8>
  40987c:	strb	wzr, [x25, #40]
  409880:	str	xzr, [x25, #8]
  409884:	b	4098b8 <ferror@plt+0x8318>
  409888:	cmp	x21, x23
  40988c:	mov	w0, w24
  409890:	b.cs	40967c <ferror@plt+0x80dc>  // b.hs, b.nlast
  409894:	str	x23, [x25, #24]
  409898:	b	40967c <ferror@plt+0x80dc>
  40989c:	cmp	x23, x22
  4098a0:	b.cs	409754 <ferror@plt+0x81b4>  // b.hs, b.nlast
  4098a4:	str	x22, [x25, #24]
  4098a8:	b	40975c <ferror@plt+0x81bc>
  4098ac:	cmp	x23, x22
  4098b0:	b.cs	4098b8 <ferror@plt+0x8318>  // b.hs, b.nlast
  4098b4:	str	x22, [x25, #24]
  4098b8:	ldr	x8, [x25, #24]
  4098bc:	cbz	x8, 4098dc <ferror@plt+0x833c>
  4098c0:	ldr	x9, [x25]
  4098c4:	sub	x9, x9, #0x4
  4098c8:	ldr	w10, [x9, x8, lsl #2]
  4098cc:	cbnz	w10, 4098ec <ferror@plt+0x834c>
  4098d0:	sub	x8, x8, #0x1
  4098d4:	str	x8, [x25, #24]
  4098d8:	cbnz	x8, 4098c8 <ferror@plt+0x8328>
  4098dc:	mov	w0, wzr
  4098e0:	strb	wzr, [x25, #40]
  4098e4:	str	xzr, [x25, #8]
  4098e8:	b	4097cc <ferror@plt+0x822c>
  4098ec:	ldr	x9, [x25, #8]
  4098f0:	cmp	x8, x9
  4098f4:	b.cs	4098fc <ferror@plt+0x835c>  // b.hs, b.nlast
  4098f8:	str	x9, [x25, #24]
  4098fc:	mov	w0, wzr
  409900:	cmp	w21, #0x0
  409904:	cset	w8, ne  // ne = any
  409908:	cmp	w19, #0x0
  40990c:	cset	w9, ne  // ne = any
  409910:	eor	w8, w9, w8
  409914:	strb	w8, [x25, #40]
  409918:	b	4097cc <ferror@plt+0x822c>
  40991c:	stp	x29, x30, [sp, #-48]!
  409920:	stp	x20, x19, [sp, #32]
  409924:	mov	x20, x2
  409928:	mov	x2, x3
  40992c:	stp	x22, x21, [sp, #16]
  409930:	mov	x29, sp
  409934:	mov	x19, x3
  409938:	mov	x21, x1
  40993c:	mov	x22, x0
  409940:	bl	406ab4 <ferror@plt+0x5514>
  409944:	mov	x5, x0
  409948:	mov	x0, x22
  40994c:	mov	x1, x21
  409950:	mov	x2, x20
  409954:	mov	x3, x19
  409958:	ldp	x20, x19, [sp, #32]
  40995c:	ldp	x22, x21, [sp, #16]
  409960:	adrp	x4, 409000 <ferror@plt+0x7a60>
  409964:	add	x4, x4, #0x970
  409968:	ldp	x29, x30, [sp], #48
  40996c:	b	406c30 <ferror@plt+0x5690>
  409970:	sub	sp, sp, #0x70
  409974:	stp	x29, x30, [sp, #48]
  409978:	stp	x24, x23, [sp, #64]
  40997c:	stp	x22, x21, [sp, #80]
  409980:	stp	x20, x19, [sp, #96]
  409984:	mov	x21, x1
  409988:	ldr	x1, [x1, #16]
  40998c:	mov	x22, x0
  409990:	mov	x0, x3
  409994:	add	x29, sp, #0x30
  409998:	mov	x19, x3
  40999c:	mov	x20, x2
  4099a0:	bl	402e40 <ferror@plt+0x18a0>
  4099a4:	ldr	x8, [x22, #16]
  4099a8:	mov	x1, x21
  4099ac:	cmp	x0, x8
  4099b0:	csel	x23, x0, x8, hi  // hi = pmore
  4099b4:	mov	x0, x22
  4099b8:	mov	x2, x23
  4099bc:	bl	406ab4 <ferror@plt+0x5514>
  4099c0:	cmp	x0, #0x2
  4099c4:	mov	w8, #0x2                   	// #2
  4099c8:	csel	x24, x0, x8, hi  // hi = pmore
  4099cc:	lsl	x0, x24, #2
  4099d0:	bl	402e70 <ferror@plt+0x18d0>
  4099d4:	stp	x0, xzr, [sp]
  4099d8:	mov	x2, sp
  4099dc:	mov	x0, x22
  4099e0:	mov	x1, x21
  4099e4:	mov	x3, x20
  4099e8:	mov	x4, x19
  4099ec:	mov	x5, x23
  4099f0:	stp	xzr, x24, [sp, #24]
  4099f4:	strb	wzr, [sp, #40]
  4099f8:	str	xzr, [sp, #16]
  4099fc:	bl	40b62c <ferror@plt+0xa08c>
  409a00:	ldr	x8, [sp]
  409a04:	mov	w19, w0
  409a08:	mov	x0, x8
  409a0c:	bl	401480 <free@plt>
  409a10:	mov	w0, w19
  409a14:	ldp	x20, x19, [sp, #96]
  409a18:	ldp	x22, x21, [sp, #80]
  409a1c:	ldp	x24, x23, [sp, #64]
  409a20:	ldp	x29, x30, [sp, #48]
  409a24:	add	sp, sp, #0x70
  409a28:	ret
  409a2c:	stp	x29, x30, [sp, #-48]!
  409a30:	stp	x22, x21, [sp, #16]
  409a34:	stp	x20, x19, [sp, #32]
  409a38:	mov	x20, x1
  409a3c:	mov	x21, x0
  409a40:	ldr	x0, [x0, #24]
  409a44:	ldr	x1, [x1, #24]
  409a48:	mov	x29, sp
  409a4c:	mov	x19, x3
  409a50:	mov	x22, x2
  409a54:	bl	402e40 <ferror@plt+0x18a0>
  409a58:	mov	w1, #0x1                   	// #1
  409a5c:	bl	402e40 <ferror@plt+0x18a0>
  409a60:	mov	x5, x0
  409a64:	mov	x0, x21
  409a68:	mov	x1, x20
  409a6c:	mov	x2, x22
  409a70:	mov	x3, x19
  409a74:	ldp	x20, x19, [sp, #32]
  409a78:	ldp	x22, x21, [sp, #16]
  409a7c:	adrp	x4, 409000 <ferror@plt+0x7a60>
  409a80:	add	x4, x4, #0xa8c
  409a84:	ldp	x29, x30, [sp], #48
  409a88:	b	406c30 <ferror@plt+0x5690>
  409a8c:	sub	sp, sp, #0xd0
  409a90:	stp	x29, x30, [sp, #112]
  409a94:	stp	x28, x27, [sp, #128]
  409a98:	stp	x26, x25, [sp, #144]
  409a9c:	stp	x24, x23, [sp, #160]
  409aa0:	stp	x22, x21, [sp, #176]
  409aa4:	stp	x20, x19, [sp, #192]
  409aa8:	ldr	x8, [x1, #8]
  409aac:	add	x29, sp, #0x70
  409ab0:	cbz	x8, 409ae8 <ferror@plt+0x8548>
  409ab4:	mov	w0, #0x1                   	// #1
  409ab8:	mov	x1, xzr
  409abc:	bl	402bd4 <ferror@plt+0x1634>
  409ac0:	mov	w24, w0
  409ac4:	mov	w0, w24
  409ac8:	ldp	x20, x19, [sp, #192]
  409acc:	ldp	x22, x21, [sp, #176]
  409ad0:	ldp	x24, x23, [sp, #160]
  409ad4:	ldp	x26, x25, [sp, #144]
  409ad8:	ldp	x28, x27, [sp, #128]
  409adc:	ldp	x29, x30, [sp, #112]
  409ae0:	add	sp, sp, #0xd0
  409ae4:	ret
  409ae8:	ldr	x9, [x1, #24]
  409aec:	mov	x19, x2
  409af0:	mov	x22, x1
  409af4:	cbz	x9, 409b3c <ferror@plt+0x859c>
  409af8:	ldr	x8, [x0, #24]
  409afc:	mov	x20, x3
  409b00:	mov	x21, x0
  409b04:	cbz	x8, 409bc0 <ferror@plt+0x8620>
  409b08:	subs	x9, x9, #0x1
  409b0c:	b.ne	409b5c <ferror@plt+0x85bc>  // b.any
  409b10:	ldr	x10, [x22]
  409b14:	ldr	w10, [x10]
  409b18:	cmp	w10, #0x1
  409b1c:	b.ne	409b5c <ferror@plt+0x85bc>  // b.any
  409b20:	ldrb	w9, [x22, #40]
  409b24:	cbz	w9, 40a02c <ferror@plt+0x8a8c>
  409b28:	mov	x0, x21
  409b2c:	mov	x1, x19
  409b30:	mov	x2, x20
  409b34:	bl	40c650 <ferror@plt+0xb0b0>
  409b38:	b	409ac0 <ferror@plt+0x8520>
  409b3c:	ldr	x8, [x19]
  409b40:	mov	w9, #0x1                   	// #1
  409b44:	mov	w24, wzr
  409b48:	strb	wzr, [x19, #40]
  409b4c:	stp	xzr, xzr, [x19, #8]
  409b50:	str	x9, [x19, #24]
  409b54:	str	w9, [x8]
  409b58:	b	409ac4 <ferror@plt+0x8524>
  409b5c:	ldrb	w28, [x22, #40]
  409b60:	mov	w10, #0xca00                	// #51712
  409b64:	mov	x23, xzr
  409b68:	movk	w10, #0x3b9a, lsl #16
  409b6c:	strb	wzr, [x22, #40]
  409b70:	cmn	x9, #0x1
  409b74:	b.eq	409bd0 <ferror@plt+0x8630>  // b.none
  409b78:	umulh	x11, x23, x10
  409b7c:	cmp	xzr, x11
  409b80:	b.ne	409b9c <ferror@plt+0x85fc>  // b.any
  409b84:	ldr	x11, [x22]
  409b88:	mul	x12, x23, x10
  409b8c:	ldrsw	x11, [x11, x9, lsl #2]
  409b90:	sub	x9, x9, #0x1
  409b94:	adds	x23, x12, x11
  409b98:	b.cc	409b70 <ferror@plt+0x85d0>  // b.lo, b.ul, b.last
  409b9c:	mov	w0, #0x2                   	// #2
  409ba0:	mov	x1, xzr
  409ba4:	bl	402bd4 <ferror@plt+0x1634>
  409ba8:	mov	w24, w0
  409bac:	strb	w28, [x22, #40]
  409bb0:	cbnz	w0, 409ac4 <ferror@plt+0x8524>
  409bb4:	ldr	x8, [x21, #24]
  409bb8:	mov	x23, xzr
  409bbc:	b	409bd4 <ferror@plt+0x8634>
  409bc0:	ldrb	w8, [x22, #40]
  409bc4:	cbz	w8, 409d88 <ferror@plt+0x87e8>
  409bc8:	mov	w0, #0x3                   	// #3
  409bcc:	b	409ab8 <ferror@plt+0x8518>
  409bd0:	strb	w28, [x22, #40]
  409bd4:	cmp	x8, #0x2
  409bd8:	mov	w9, #0x2                   	// #2
  409bdc:	csel	x24, x8, x9, hi  // hi = pmore
  409be0:	lsl	x0, x24, #2
  409be4:	bl	402e70 <ferror@plt+0x18d0>
  409be8:	add	x22, sp, #0x10
  409bec:	cmp	x22, x21
  409bf0:	stp	xzr, x24, [sp, #40]
  409bf4:	strb	wzr, [sp, #56]
  409bf8:	stp	x0, xzr, [sp, #16]
  409bfc:	str	xzr, [sp, #32]
  409c00:	b.eq	409c50 <ferror@plt+0x86b0>  // b.none
  409c04:	ldr	x8, [x21, #24]
  409c08:	mov	w9, #0x2                   	// #2
  409c0c:	cmp	x8, #0x2
  409c10:	csel	x25, x8, x9, hi  // hi = pmore
  409c14:	cmp	x25, x24
  409c18:	b.ls	409c30 <ferror@plt+0x8690>  // b.plast
  409c1c:	lsl	x1, x25, #2
  409c20:	bl	402e90 <ferror@plt+0x18f0>
  409c24:	str	x0, [sp, #16]
  409c28:	str	x25, [sp, #48]
  409c2c:	ldr	x8, [x21, #24]
  409c30:	str	x8, [sp, #40]
  409c34:	ldrb	w9, [x21, #40]
  409c38:	lsl	x2, x8, #2
  409c3c:	strb	w9, [sp, #56]
  409c40:	ldur	q0, [x21, #8]
  409c44:	stur	q0, [sp, #24]
  409c48:	ldr	x1, [x21]
  409c4c:	bl	401250 <memcpy@plt>
  409c50:	ldr	x21, [x21, #16]
  409c54:	cbnz	w28, 409c6c <ferror@plt+0x86cc>
  409c58:	cmp	x21, x20
  409c5c:	csel	x8, x20, x21, cc  // cc = lo, ul, last
  409c60:	mul	x9, x21, x23
  409c64:	cmp	x9, x8
  409c68:	csel	x20, x9, x8, cc  // cc = lo, ul, last
  409c6c:	adrp	x26, 42c000 <ferror@plt+0x2aa60>
  409c70:	ldr	x8, [x26, #584]
  409c74:	add	x27, x22, #0x8
  409c78:	ldr	w10, [x8, #1128]
  409c7c:	ldr	w9, [x8, #1132]
  409c80:	tbnz	w23, #0, 409d9c <ferror@plt+0x87fc>
  409c84:	cmp	w10, w9
  409c88:	b.ne	409d9c <ferror@plt+0x87fc>  // b.any
  409c8c:	mov	x25, #0xe38f                	// #58255
  409c90:	movk	x25, #0x8e38, lsl #16
  409c94:	movk	x25, #0x38e3, lsl #32
  409c98:	str	w28, [sp, #12]
  409c9c:	movk	x25, #0xe38e, lsl #48
  409ca0:	mov	w28, #0x2                   	// #2
  409ca4:	ldr	x0, [sp, #24]
  409ca8:	lsl	x21, x21, #1
  409cac:	mov	x1, x0
  409cb0:	bl	402e40 <ferror@plt+0x18a0>
  409cb4:	mov	x22, x0
  409cb8:	mov	w1, #0x8                   	// #8
  409cbc:	mov	x0, x21
  409cc0:	bl	402e40 <ferror@plt+0x18a0>
  409cc4:	umulh	x8, x0, x25
  409cc8:	lsr	x8, x8, #3
  409ccc:	cmp	x8, x22
  409cd0:	csel	x0, x8, x22, hi  // hi = pmore
  409cd4:	mov	w1, #0x1                   	// #1
  409cd8:	bl	402e40 <ferror@plt+0x18a0>
  409cdc:	ldr	x8, [sp, #40]
  409ce0:	ldr	x9, [sp, #24]
  409ce4:	mov	x22, x0
  409ce8:	cmp	x8, #0x0
  409cec:	sub	x9, x8, x9
  409cf0:	csel	x0, xzr, x9, eq  // eq = none
  409cf4:	mov	x1, x0
  409cf8:	bl	402e40 <ferror@plt+0x18a0>
  409cfc:	mov	x1, x22
  409d00:	bl	402e40 <ferror@plt+0x18a0>
  409d04:	ldp	q0, q1, [sp, #16]
  409d08:	ldr	q2, [sp, #48]
  409d0c:	cmp	x0, #0x2
  409d10:	csel	x22, x0, x28, hi  // hi = pmore
  409d14:	lsl	x0, x22, #2
  409d18:	stp	q0, q1, [x29, #-48]
  409d1c:	stur	q2, [x29, #-16]
  409d20:	bl	402e70 <ferror@plt+0x18d0>
  409d24:	str	x0, [sp, #16]
  409d28:	sub	x0, x29, #0x30
  409d2c:	sub	x1, x29, #0x30
  409d30:	add	x2, sp, #0x10
  409d34:	mov	x3, x21
  409d38:	str	x22, [sp, #48]
  409d3c:	strb	wzr, [sp, #56]
  409d40:	stp	xzr, xzr, [x27, #8]
  409d44:	str	xzr, [x27]
  409d48:	bl	40759c <ferror@plt+0x5ffc>
  409d4c:	ldur	x8, [x29, #-48]
  409d50:	mov	w24, w0
  409d54:	mov	x0, x8
  409d58:	bl	401480 <free@plt>
  409d5c:	cbnz	w24, 40a1e4 <ferror@plt+0x8c44>
  409d60:	ldr	x8, [x26, #584]
  409d64:	lsr	x22, x23, #1
  409d68:	ldr	w10, [x8, #1128]
  409d6c:	ldr	w9, [x8, #1132]
  409d70:	tbnz	w23, #1, 409d80 <ferror@plt+0x87e0>
  409d74:	cmp	w10, w9
  409d78:	mov	x23, x22
  409d7c:	b.eq	409ca4 <ferror@plt+0x8704>  // b.none
  409d80:	ldr	w28, [sp, #12]
  409d84:	b	409da0 <ferror@plt+0x8800>
  409d88:	mov	w24, wzr
  409d8c:	stp	xzr, x20, [x19, #8]
  409d90:	str	xzr, [x19, #24]
  409d94:	strb	wzr, [x19, #40]
  409d98:	b	409ac4 <ferror@plt+0x8524>
  409d9c:	mov	x22, x23
  409da0:	ldr	w10, [x8, #1128]
  409da4:	cmp	w10, w9
  409da8:	b.ne	40a1cc <ferror@plt+0x8c2c>  // b.any
  409dac:	add	x9, sp, #0x10
  409db0:	cmp	x9, x19
  409db4:	b.eq	409e10 <ferror@plt+0x8870>  // b.none
  409db8:	ldr	x8, [sp, #40]
  409dbc:	ldr	x10, [x19, #32]
  409dc0:	ldr	x0, [x19]
  409dc4:	mov	w9, #0x2                   	// #2
  409dc8:	cmp	x8, #0x2
  409dcc:	csel	x23, x8, x9, hi  // hi = pmore
  409dd0:	cmp	x23, x10
  409dd4:	b.ls	409dec <ferror@plt+0x884c>  // b.plast
  409dd8:	lsl	x1, x23, #2
  409ddc:	bl	402e90 <ferror@plt+0x18f0>
  409de0:	ldr	x8, [sp, #40]
  409de4:	str	x0, [x19]
  409de8:	str	x23, [x19, #32]
  409dec:	ldrb	w9, [sp, #56]
  409df0:	ldur	q0, [sp, #24]
  409df4:	ldr	x1, [sp, #16]
  409df8:	lsl	x2, x8, #2
  409dfc:	str	x8, [x19, #24]
  409e00:	strb	w9, [x19, #40]
  409e04:	stur	q0, [x19, #8]
  409e08:	bl	401250 <memcpy@plt>
  409e0c:	ldr	x8, [x26, #584]
  409e10:	ldr	w11, [x8, #1128]
  409e14:	ldr	w9, [x8, #1132]
  409e18:	add	x10, x8, #0x468
  409e1c:	cmp	w11, w9
  409e20:	b.ne	40a0a0 <ferror@plt+0x8b00>  // b.any
  409e24:	add	x9, sp, #0x10
  409e28:	sub	x12, x29, #0x30
  409e2c:	cmp	x9, x19
  409e30:	lsr	x8, x22, #1
  409e34:	csel	x9, x12, x9, eq  // eq = none
  409e38:	str	x9, [sp]
  409e3c:	cbz	x8, 40a08c <ferror@plt+0x8aec>
  409e40:	str	w28, [sp, #12]
  409e44:	add	x28, x19, #0x8
  409e48:	mov	x23, x21
  409e4c:	ldr	x0, [sp, #24]
  409e50:	mov	x25, x8
  409e54:	lsl	x21, x21, #1
  409e58:	mov	x1, x0
  409e5c:	bl	402e40 <ferror@plt+0x18a0>
  409e60:	mov	x24, x0
  409e64:	mov	w1, #0x8                   	// #8
  409e68:	mov	x0, x21
  409e6c:	bl	402e40 <ferror@plt+0x18a0>
  409e70:	mov	x8, #0xe38f                	// #58255
  409e74:	movk	x8, #0x8e38, lsl #16
  409e78:	movk	x8, #0x38e3, lsl #32
  409e7c:	movk	x8, #0xe38e, lsl #48
  409e80:	umulh	x8, x0, x8
  409e84:	lsr	x8, x8, #3
  409e88:	cmp	x8, x24
  409e8c:	csel	x0, x8, x24, hi  // hi = pmore
  409e90:	mov	w1, #0x1                   	// #1
  409e94:	bl	402e40 <ferror@plt+0x18a0>
  409e98:	ldr	x8, [sp, #40]
  409e9c:	ldr	x9, [sp, #24]
  409ea0:	mov	x24, x0
  409ea4:	cmp	x8, #0x0
  409ea8:	sub	x9, x8, x9
  409eac:	csel	x0, xzr, x9, eq  // eq = none
  409eb0:	mov	x1, x0
  409eb4:	bl	402e40 <ferror@plt+0x18a0>
  409eb8:	mov	x1, x24
  409ebc:	bl	402e40 <ferror@plt+0x18a0>
  409ec0:	ldp	q0, q1, [sp, #16]
  409ec4:	ldr	q2, [sp, #48]
  409ec8:	cmp	x0, #0x2
  409ecc:	mov	w8, #0x2                   	// #2
  409ed0:	csel	x24, x0, x8, hi  // hi = pmore
  409ed4:	lsl	x0, x24, #2
  409ed8:	stp	q0, q1, [x29, #-48]
  409edc:	stur	q2, [x29, #-16]
  409ee0:	bl	402e70 <ferror@plt+0x18d0>
  409ee4:	str	x0, [sp, #16]
  409ee8:	sub	x0, x29, #0x30
  409eec:	sub	x1, x29, #0x30
  409ef0:	add	x2, sp, #0x10
  409ef4:	mov	x3, x21
  409ef8:	str	x24, [sp, #48]
  409efc:	strb	wzr, [sp, #56]
  409f00:	stp	xzr, xzr, [x27, #8]
  409f04:	str	xzr, [x27]
  409f08:	bl	40759c <ferror@plt+0x5ffc>
  409f0c:	ldur	x8, [x29, #-48]
  409f10:	mov	w24, w0
  409f14:	mov	x0, x8
  409f18:	bl	401480 <free@plt>
  409f1c:	cbnz	w24, 40a1e4 <ferror@plt+0x8c44>
  409f20:	tbz	w22, #1, 40a008 <ferror@plt+0x8a68>
  409f24:	ldr	x0, [x19, #8]
  409f28:	ldr	x1, [sp, #24]
  409f2c:	add	x23, x23, x21
  409f30:	bl	402e40 <ferror@plt+0x18a0>
  409f34:	mov	x24, x0
  409f38:	mov	w1, #0x8                   	// #8
  409f3c:	mov	x0, x23
  409f40:	bl	402e40 <ferror@plt+0x18a0>
  409f44:	mov	x8, #0xe38f                	// #58255
  409f48:	movk	x8, #0x8e38, lsl #16
  409f4c:	movk	x8, #0x38e3, lsl #32
  409f50:	movk	x8, #0xe38e, lsl #48
  409f54:	umulh	x8, x0, x8
  409f58:	lsr	x8, x8, #3
  409f5c:	cmp	x8, x24
  409f60:	csel	x0, x8, x24, hi  // hi = pmore
  409f64:	mov	w1, #0x1                   	// #1
  409f68:	bl	402e40 <ferror@plt+0x18a0>
  409f6c:	ldr	x8, [x19, #24]
  409f70:	mov	x24, x0
  409f74:	cbz	x8, 409f84 <ferror@plt+0x89e4>
  409f78:	ldr	x9, [x28]
  409f7c:	sub	x0, x8, x9
  409f80:	b	409f88 <ferror@plt+0x89e8>
  409f84:	mov	x0, xzr
  409f88:	ldr	x8, [sp, #40]
  409f8c:	ldr	x9, [sp, #24]
  409f90:	cmp	x8, #0x0
  409f94:	sub	x9, x8, x9
  409f98:	csel	x1, xzr, x9, eq  // eq = none
  409f9c:	bl	402e40 <ferror@plt+0x18a0>
  409fa0:	mov	x1, x24
  409fa4:	bl	402e40 <ferror@plt+0x18a0>
  409fa8:	ldp	q2, q0, [x19, #16]
  409fac:	ldr	q1, [x19]
  409fb0:	cmp	x0, #0x2
  409fb4:	mov	w8, #0x2                   	// #2
  409fb8:	csel	x22, x0, x8, hi  // hi = pmore
  409fbc:	lsl	x0, x22, #2
  409fc0:	stp	q2, q0, [x29, #-32]
  409fc4:	stur	q1, [x29, #-48]
  409fc8:	bl	402e70 <ferror@plt+0x18d0>
  409fcc:	ldr	x1, [sp]
  409fd0:	str	x0, [x19]
  409fd4:	sub	x0, x29, #0x30
  409fd8:	mov	x2, x19
  409fdc:	mov	x3, x23
  409fe0:	str	x22, [x19, #32]
  409fe4:	strb	wzr, [x19, #40]
  409fe8:	stp	xzr, xzr, [x28, #8]
  409fec:	str	xzr, [x28]
  409ff0:	bl	40759c <ferror@plt+0x5ffc>
  409ff4:	ldur	x8, [x29, #-48]
  409ff8:	mov	w24, w0
  409ffc:	mov	x0, x8
  40a000:	bl	401480 <free@plt>
  40a004:	cbnz	w24, 40a1e4 <ferror@plt+0x8c44>
  40a008:	ldr	x10, [x26, #584]
  40a00c:	ldr	w9, [x10, #1128]
  40a010:	ldr	w8, [x10, #1132]
  40a014:	cmp	w9, w8
  40a018:	b.ne	40a094 <ferror@plt+0x8af4>  // b.any
  40a01c:	lsr	x8, x25, #1
  40a020:	mov	x22, x25
  40a024:	cbnz	x8, 409e4c <ferror@plt+0x88ac>
  40a028:	b	40a098 <ferror@plt+0x8af8>
  40a02c:	cmp	x19, x21
  40a030:	b.eq	40a084 <ferror@plt+0x8ae4>  // b.none
  40a034:	ldr	x9, [x19, #32]
  40a038:	ldr	x0, [x19]
  40a03c:	cmp	x8, #0x2
  40a040:	mov	w10, #0x2                   	// #2
  40a044:	csel	x20, x8, x10, hi  // hi = pmore
  40a048:	cmp	x20, x9
  40a04c:	b.ls	40a064 <ferror@plt+0x8ac4>  // b.plast
  40a050:	lsl	x1, x20, #2
  40a054:	bl	402e90 <ferror@plt+0x18f0>
  40a058:	str	x0, [x19]
  40a05c:	str	x20, [x19, #32]
  40a060:	ldr	x8, [x21, #24]
  40a064:	str	x8, [x19, #24]
  40a068:	ldrb	w9, [x21, #40]
  40a06c:	lsl	x2, x8, #2
  40a070:	strb	w9, [x19, #40]
  40a074:	ldur	q0, [x21, #8]
  40a078:	stur	q0, [x19, #8]
  40a07c:	ldr	x1, [x21]
  40a080:	bl	401250 <memcpy@plt>
  40a084:	mov	w24, wzr
  40a088:	b	409ac4 <ferror@plt+0x8524>
  40a08c:	mov	w9, w11
  40a090:	b	40a0a0 <ferror@plt+0x8b00>
  40a094:	mov	w9, w8
  40a098:	ldr	w28, [sp, #12]
  40a09c:	add	x10, x10, #0x468
  40a0a0:	ldr	w8, [x10]
  40a0a4:	cmp	w8, w9
  40a0a8:	b.ne	40a1cc <ferror@plt+0x8c2c>  // b.any
  40a0ac:	cbz	w28, 40a0c8 <ferror@plt+0x8b28>
  40a0b0:	mov	x0, x19
  40a0b4:	mov	x1, x19
  40a0b8:	mov	x2, x20
  40a0bc:	bl	40c650 <ferror@plt+0xb0b0>
  40a0c0:	mov	w24, w0
  40a0c4:	cbnz	w0, 40a1e4 <ferror@plt+0x8c44>
  40a0c8:	ldr	x8, [x19, #16]
  40a0cc:	cmp	x8, x20
  40a0d0:	b.ls	40a19c <ferror@plt+0x8bfc>  // b.plast
  40a0d4:	ldr	x21, [x19, #8]
  40a0d8:	cbz	x21, 40a104 <ferror@plt+0x8b64>
  40a0dc:	mov	w1, #0x8                   	// #8
  40a0e0:	mov	x0, x20
  40a0e4:	bl	402e40 <ferror@plt+0x18a0>
  40a0e8:	mov	x8, #0xe38f                	// #58255
  40a0ec:	movk	x8, #0x8e38, lsl #16
  40a0f0:	movk	x8, #0x38e3, lsl #32
  40a0f4:	movk	x8, #0xe38e, lsl #48
  40a0f8:	umulh	x8, x0, x8
  40a0fc:	sub	x8, x21, x8, lsr #3
  40a100:	b	40a108 <ferror@plt+0x8b68>
  40a104:	mov	x8, xzr
  40a108:	ldr	x9, [x19, #24]
  40a10c:	sub	x22, x21, x8
  40a110:	stp	x22, x20, [x19, #8]
  40a114:	cbz	x9, 40a19c <ferror@plt+0x8bfc>
  40a118:	mov	x10, #0xe38f                	// #58255
  40a11c:	movk	x10, #0x8e38, lsl #16
  40a120:	movk	x10, #0x38e3, lsl #32
  40a124:	movk	x10, #0xe38e, lsl #48
  40a128:	sub	x23, x9, x8
  40a12c:	ldr	x21, [x19]
  40a130:	umulh	x9, x20, x10
  40a134:	lsr	x9, x9, #3
  40a138:	add	x9, x9, x9, lsl #3
  40a13c:	mov	w11, #0x9                   	// #9
  40a140:	subs	x9, x20, x9
  40a144:	add	x1, x21, x8, lsl #2
  40a148:	sub	x8, x11, x9
  40a14c:	lsl	x2, x23, #2
  40a150:	mov	x0, x21
  40a154:	str	x23, [x19, #24]
  40a158:	csel	x24, xzr, x8, eq  // eq = none
  40a15c:	bl	401260 <memmove@plt>
  40a160:	cbz	x23, 40a194 <ferror@plt+0x8bf4>
  40a164:	adrp	x8, 418000 <ferror@plt+0x16a60>
  40a168:	add	x8, x8, #0x7d8
  40a16c:	ldr	x8, [x8, x24, lsl #3]
  40a170:	ldr	w9, [x21]
  40a174:	sdiv	w9, w9, w8
  40a178:	mul	w8, w9, w8
  40a17c:	str	w8, [x21], #-4
  40a180:	ldr	w8, [x21, x23, lsl #2]
  40a184:	cbnz	w8, 40a1f0 <ferror@plt+0x8c50>
  40a188:	sub	x23, x23, #0x1
  40a18c:	str	x23, [x19, #24]
  40a190:	cbnz	x23, 40a180 <ferror@plt+0x8be0>
  40a194:	strb	wzr, [x19, #40]
  40a198:	str	xzr, [x19, #8]
  40a19c:	ldr	x8, [x19, #24]
  40a1a0:	mov	x9, xzr
  40a1a4:	cmp	x8, x9
  40a1a8:	b.eq	40a1c0 <ferror@plt+0x8c20>  // b.none
  40a1ac:	ldr	x10, [x19]
  40a1b0:	ldr	w10, [x10, x9, lsl #2]
  40a1b4:	add	x9, x9, #0x1
  40a1b8:	cbz	w10, 40a1a4 <ferror@plt+0x8c04>
  40a1bc:	b	40a1cc <ferror@plt+0x8c2c>
  40a1c0:	stp	xzr, x20, [x19, #8]
  40a1c4:	str	xzr, [x19, #24]
  40a1c8:	strb	wzr, [x19, #40]
  40a1cc:	ldr	x8, [x26, #584]
  40a1d0:	ldr	w9, [x8, #1128]
  40a1d4:	ldr	w8, [x8, #1132]
  40a1d8:	cmp	w9, w8
  40a1dc:	cset	w8, ne  // ne = any
  40a1e0:	lsl	w24, w8, #3
  40a1e4:	ldr	x0, [sp, #16]
  40a1e8:	bl	401480 <free@plt>
  40a1ec:	b	409ac4 <ferror@plt+0x8524>
  40a1f0:	cmp	x23, x22
  40a1f4:	b.cs	40a19c <ferror@plt+0x8bfc>  // b.hs, b.nlast
  40a1f8:	str	x22, [x19, #24]
  40a1fc:	b	40a19c <ferror@plt+0x8bfc>
  40a200:	ldr	x8, [x0, #24]
  40a204:	ldr	x9, [x1, #24]
  40a208:	ldr	x10, [x0, #8]
  40a20c:	ldr	x11, [x1, #8]
  40a210:	adrp	x4, 40a000 <ferror@plt+0x8a60>
  40a214:	add	x8, x9, x8
  40a218:	sub	x8, x8, x10
  40a21c:	sub	x5, x8, x11
  40a220:	add	x4, x4, #0x228
  40a224:	b	406c30 <ferror@plt+0x5690>
  40a228:	stp	x29, x30, [sp, #-64]!
  40a22c:	stp	x22, x21, [sp, #32]
  40a230:	stp	x20, x19, [sp, #48]
  40a234:	ldr	x8, [x1, #8]
  40a238:	mov	x19, x2
  40a23c:	str	x23, [sp, #16]
  40a240:	mov	x29, sp
  40a244:	cbz	x8, 40a250 <ferror@plt+0x8cb0>
  40a248:	mov	w0, #0x1                   	// #1
  40a24c:	b	40a30c <ferror@plt+0x8d6c>
  40a250:	mov	x20, x1
  40a254:	mov	x21, x0
  40a258:	cmp	x19, x0
  40a25c:	b.eq	40a2b4 <ferror@plt+0x8d14>  // b.none
  40a260:	ldr	x8, [x21, #24]
  40a264:	ldr	x10, [x19, #32]
  40a268:	ldr	x0, [x19]
  40a26c:	mov	w9, #0x2                   	// #2
  40a270:	cmp	x8, #0x2
  40a274:	csel	x22, x8, x9, hi  // hi = pmore
  40a278:	cmp	x22, x10
  40a27c:	b.ls	40a294 <ferror@plt+0x8cf4>  // b.plast
  40a280:	lsl	x1, x22, #2
  40a284:	bl	402e90 <ferror@plt+0x18f0>
  40a288:	str	x0, [x19]
  40a28c:	str	x22, [x19, #32]
  40a290:	ldr	x8, [x21, #24]
  40a294:	str	x8, [x19, #24]
  40a298:	ldrb	w9, [x21, #40]
  40a29c:	lsl	x2, x8, #2
  40a2a0:	strb	w9, [x19, #40]
  40a2a4:	ldur	q0, [x21, #8]
  40a2a8:	stur	q0, [x19, #8]
  40a2ac:	ldr	x1, [x21]
  40a2b0:	bl	401250 <memcpy@plt>
  40a2b4:	ldrb	w8, [x20, #40]
  40a2b8:	cbz	w8, 40a2c4 <ferror@plt+0x8d24>
  40a2bc:	mov	w0, wzr
  40a2c0:	b	40a30c <ferror@plt+0x8d6c>
  40a2c4:	ldr	x9, [x20, #24]
  40a2c8:	ldr	x8, [x20, #8]
  40a2cc:	mov	w10, #0xca00                	// #51712
  40a2d0:	mov	x21, xzr
  40a2d4:	movk	w10, #0x3b9a, lsl #16
  40a2d8:	cmp	x9, x8
  40a2dc:	b.ls	40a31c <ferror@plt+0x8d7c>  // b.plast
  40a2e0:	umulh	x11, x21, x10
  40a2e4:	cmp	xzr, x11
  40a2e8:	b.ne	40a308 <ferror@plt+0x8d68>  // b.any
  40a2ec:	ldr	x11, [x20]
  40a2f0:	mul	x12, x21, x10
  40a2f4:	add	x11, x11, x9, lsl #2
  40a2f8:	ldursw	x11, [x11, #-4]
  40a2fc:	sub	x9, x9, #0x1
  40a300:	adds	x21, x12, x11
  40a304:	b.cc	40a2d8 <ferror@plt+0x8d38>  // b.lo, b.ul, b.last
  40a308:	mov	w0, #0x2                   	// #2
  40a30c:	mov	x1, xzr
  40a310:	bl	402bd4 <ferror@plt+0x1634>
  40a314:	cbnz	w0, 40a420 <ferror@plt+0x8e80>
  40a318:	mov	x21, xzr
  40a31c:	ldr	x8, [x19, #16]
  40a320:	subs	x1, x21, x8
  40a324:	b.cs	40a358 <ferror@plt+0x8db8>  // b.hs, b.nlast
  40a328:	ldr	x20, [x19, #8]
  40a32c:	cbz	x20, 40a368 <ferror@plt+0x8dc8>
  40a330:	mov	w1, #0x8                   	// #8
  40a334:	mov	x0, x21
  40a338:	bl	402e40 <ferror@plt+0x18a0>
  40a33c:	mov	x8, #0xe38f                	// #58255
  40a340:	movk	x8, #0x8e38, lsl #16
  40a344:	movk	x8, #0x38e3, lsl #32
  40a348:	movk	x8, #0xe38e, lsl #48
  40a34c:	umulh	x8, x0, x8
  40a350:	sub	x8, x20, x8, lsr #3
  40a354:	b	40a36c <ferror@plt+0x8dcc>
  40a358:	b.ls	40a41c <ferror@plt+0x8e7c>  // b.plast
  40a35c:	mov	x0, x19
  40a360:	bl	40b000 <ferror@plt+0x9a60>
  40a364:	b	40a41c <ferror@plt+0x8e7c>
  40a368:	mov	x8, xzr
  40a36c:	ldr	x9, [x19, #24]
  40a370:	sub	x22, x20, x8
  40a374:	stp	x22, x21, [x19, #8]
  40a378:	cbz	x9, 40a41c <ferror@plt+0x8e7c>
  40a37c:	mov	x10, #0xe38f                	// #58255
  40a380:	movk	x10, #0x8e38, lsl #16
  40a384:	movk	x10, #0x38e3, lsl #32
  40a388:	movk	x10, #0xe38e, lsl #48
  40a38c:	sub	x23, x9, x8
  40a390:	ldr	x20, [x19]
  40a394:	umulh	x9, x21, x10
  40a398:	lsr	x9, x9, #3
  40a39c:	add	x9, x9, x9, lsl #3
  40a3a0:	mov	w11, #0x9                   	// #9
  40a3a4:	subs	x9, x21, x9
  40a3a8:	add	x1, x20, x8, lsl #2
  40a3ac:	sub	x8, x11, x9
  40a3b0:	lsl	x2, x23, #2
  40a3b4:	mov	x0, x20
  40a3b8:	str	x23, [x19, #24]
  40a3bc:	csel	x21, xzr, x8, eq  // eq = none
  40a3c0:	bl	401260 <memmove@plt>
  40a3c4:	cbz	x23, 40a3f8 <ferror@plt+0x8e58>
  40a3c8:	adrp	x8, 418000 <ferror@plt+0x16a60>
  40a3cc:	add	x8, x8, #0x7d8
  40a3d0:	ldr	x8, [x8, x21, lsl #3]
  40a3d4:	ldr	w9, [x20]
  40a3d8:	sdiv	w9, w9, w8
  40a3dc:	mul	w8, w9, w8
  40a3e0:	str	w8, [x20], #-4
  40a3e4:	ldr	w8, [x20, x23, lsl #2]
  40a3e8:	cbnz	w8, 40a408 <ferror@plt+0x8e68>
  40a3ec:	sub	x23, x23, #0x1
  40a3f0:	str	x23, [x19, #24]
  40a3f4:	cbnz	x23, 40a3e4 <ferror@plt+0x8e44>
  40a3f8:	mov	w0, wzr
  40a3fc:	strb	wzr, [x19, #40]
  40a400:	str	xzr, [x19, #8]
  40a404:	b	40a420 <ferror@plt+0x8e80>
  40a408:	cmp	x23, x22
  40a40c:	b.cs	40a41c <ferror@plt+0x8e7c>  // b.hs, b.nlast
  40a410:	mov	w0, wzr
  40a414:	str	x22, [x19, #24]
  40a418:	b	40a420 <ferror@plt+0x8e80>
  40a41c:	mov	w0, wzr
  40a420:	ldp	x20, x19, [sp, #48]
  40a424:	ldp	x22, x21, [sp, #32]
  40a428:	ldr	x23, [sp, #16]
  40a42c:	ldp	x29, x30, [sp], #64
  40a430:	ret
  40a434:	sub	sp, sp, #0x70
  40a438:	stp	x29, x30, [sp, #48]
  40a43c:	stp	x22, x21, [sp, #80]
  40a440:	stp	x20, x19, [sp, #96]
  40a444:	ldr	x8, [x0, #24]
  40a448:	ldr	x9, [x1, #24]
  40a44c:	ldr	x10, [x0, #8]
  40a450:	ldr	x11, [x1, #8]
  40a454:	mov	x19, x2
  40a458:	add	x8, x9, x8
  40a45c:	sub	x8, x8, x10
  40a460:	mov	x20, x0
  40a464:	cmp	x2, x0
  40a468:	sub	x8, x8, x11
  40a46c:	str	x23, [sp, #64]
  40a470:	add	x29, sp, #0x30
  40a474:	b.eq	40a4c8 <ferror@plt+0x8f28>  // b.none
  40a478:	cmp	x19, x1
  40a47c:	mov	x9, sp
  40a480:	csel	x21, x1, x9, ne  // ne = any
  40a484:	b.eq	40a4e8 <ferror@plt+0x8f48>  // b.none
  40a488:	ldr	x9, [x19, #32]
  40a48c:	cmp	x8, #0x2
  40a490:	mov	w10, #0x2                   	// #2
  40a494:	csel	x22, x8, x10, hi  // hi = pmore
  40a498:	cmp	x22, x9
  40a49c:	b.ls	40a4b8 <ferror@plt+0x8f18>  // b.plast
  40a4a0:	ldr	x0, [x19]
  40a4a4:	lsl	x1, x22, #2
  40a4a8:	bl	402e90 <ferror@plt+0x18f0>
  40a4ac:	mov	x9, x22
  40a4b0:	str	x0, [x19]
  40a4b4:	str	x22, [x19, #32]
  40a4b8:	ldr	x8, [x21, #8]
  40a4bc:	cbz	x8, 40a594 <ferror@plt+0x8ff4>
  40a4c0:	mov	w0, #0x1                   	// #1
  40a4c4:	b	40a6ac <ferror@plt+0x910c>
  40a4c8:	ldp	q2, q0, [x20, #16]
  40a4cc:	ldr	q1, [x20]
  40a4d0:	cmp	x20, x1
  40a4d4:	mov	x20, sp
  40a4d8:	stp	q2, q0, [sp, #16]
  40a4dc:	str	q1, [sp]
  40a4e0:	csel	x21, x20, x1, eq  // eq = none
  40a4e4:	b	40a4fc <ferror@plt+0x8f5c>
  40a4e8:	ldp	q1, q0, [x1, #16]
  40a4ec:	ldr	q2, [x1]
  40a4f0:	mov	x21, sp
  40a4f4:	stp	q1, q0, [sp, #16]
  40a4f8:	str	q2, [sp]
  40a4fc:	cmp	x8, #0x2
  40a500:	mov	w9, #0x2                   	// #2
  40a504:	csel	x22, x8, x9, hi  // hi = pmore
  40a508:	lsl	x0, x22, #2
  40a50c:	bl	402e70 <ferror@plt+0x18d0>
  40a510:	stp	xzr, x22, [x19, #24]
  40a514:	strb	wzr, [x19, #40]
  40a518:	stp	xzr, xzr, [x19, #8]
  40a51c:	str	x0, [x19]
  40a520:	ldr	x8, [x21, #8]
  40a524:	cbz	x8, 40a530 <ferror@plt+0x8f90>
  40a528:	mov	w0, #0x1                   	// #1
  40a52c:	b	40a638 <ferror@plt+0x9098>
  40a530:	cmp	x20, x19
  40a534:	b.eq	40a584 <ferror@plt+0x8fe4>  // b.none
  40a538:	ldr	x8, [x20, #24]
  40a53c:	mov	w9, #0x2                   	// #2
  40a540:	cmp	x8, #0x2
  40a544:	csel	x23, x8, x9, hi  // hi = pmore
  40a548:	cmp	x23, x22
  40a54c:	b.ls	40a564 <ferror@plt+0x8fc4>  // b.plast
  40a550:	lsl	x1, x23, #2
  40a554:	bl	402e90 <ferror@plt+0x18f0>
  40a558:	str	x0, [x19]
  40a55c:	str	x23, [x19, #32]
  40a560:	ldr	x8, [x20, #24]
  40a564:	str	x8, [x19, #24]
  40a568:	ldrb	w9, [x20, #40]
  40a56c:	lsl	x2, x8, #2
  40a570:	strb	w9, [x19, #40]
  40a574:	ldur	q0, [x20, #8]
  40a578:	stur	q0, [x19, #8]
  40a57c:	ldr	x1, [x20]
  40a580:	bl	401250 <memcpy@plt>
  40a584:	ldrb	w8, [x21, #40]
  40a588:	cbz	w8, 40a5f4 <ferror@plt+0x9054>
  40a58c:	mov	w0, wzr
  40a590:	b	40a638 <ferror@plt+0x9098>
  40a594:	ldr	x8, [x20, #24]
  40a598:	ldr	x0, [x19]
  40a59c:	mov	w10, #0x2                   	// #2
  40a5a0:	cmp	x8, #0x2
  40a5a4:	csel	x22, x8, x10, hi  // hi = pmore
  40a5a8:	cmp	x22, x9
  40a5ac:	b.ls	40a5c4 <ferror@plt+0x9024>  // b.plast
  40a5b0:	lsl	x1, x22, #2
  40a5b4:	bl	402e90 <ferror@plt+0x18f0>
  40a5b8:	str	x0, [x19]
  40a5bc:	str	x22, [x19, #32]
  40a5c0:	ldr	x8, [x20, #24]
  40a5c4:	str	x8, [x19, #24]
  40a5c8:	ldrb	w9, [x20, #40]
  40a5cc:	lsl	x2, x8, #2
  40a5d0:	strb	w9, [x19, #40]
  40a5d4:	ldur	q0, [x20, #8]
  40a5d8:	stur	q0, [x19, #8]
  40a5dc:	ldr	x1, [x20]
  40a5e0:	bl	401250 <memcpy@plt>
  40a5e4:	ldrb	w8, [x21, #40]
  40a5e8:	cbz	w8, 40a664 <ferror@plt+0x90c4>
  40a5ec:	mov	w0, wzr
  40a5f0:	b	40a6ac <ferror@plt+0x910c>
  40a5f4:	ldr	x10, [x21, #24]
  40a5f8:	ldr	x8, [x21, #8]
  40a5fc:	mov	w9, #0xca00                	// #51712
  40a600:	mov	x1, xzr
  40a604:	movk	w9, #0x3b9a, lsl #16
  40a608:	cmp	x10, x8
  40a60c:	b.ls	40a64c <ferror@plt+0x90ac>  // b.plast
  40a610:	umulh	x11, x1, x9
  40a614:	cbnz	x11, 40a634 <ferror@plt+0x9094>
  40a618:	ldr	x11, [x21]
  40a61c:	mul	x12, x1, x9
  40a620:	add	x11, x11, x10, lsl #2
  40a624:	ldursw	x11, [x11, #-4]
  40a628:	sub	x10, x10, #0x1
  40a62c:	adds	x1, x12, x11
  40a630:	b.cc	40a608 <ferror@plt+0x9068>  // b.lo, b.ul, b.last
  40a634:	mov	w0, #0x2                   	// #2
  40a638:	mov	x1, xzr
  40a63c:	bl	402bd4 <ferror@plt+0x1634>
  40a640:	mov	w20, w0
  40a644:	cbnz	w0, 40a658 <ferror@plt+0x90b8>
  40a648:	mov	x1, xzr
  40a64c:	mov	x0, x19
  40a650:	bl	40b0f0 <ferror@plt+0x9b50>
  40a654:	mov	w20, w0
  40a658:	ldr	x0, [sp]
  40a65c:	bl	401480 <free@plt>
  40a660:	b	40a6cc <ferror@plt+0x912c>
  40a664:	ldr	x10, [x21, #24]
  40a668:	ldr	x8, [x21, #8]
  40a66c:	mov	w9, #0xca00                	// #51712
  40a670:	mov	x1, xzr
  40a674:	movk	w9, #0x3b9a, lsl #16
  40a678:	cmp	x10, x8
  40a67c:	b.ls	40a6c0 <ferror@plt+0x9120>  // b.plast
  40a680:	umulh	x11, x1, x9
  40a684:	cmp	xzr, x11
  40a688:	b.ne	40a6a8 <ferror@plt+0x9108>  // b.any
  40a68c:	ldr	x11, [x21]
  40a690:	mul	x12, x1, x9
  40a694:	add	x11, x11, x10, lsl #2
  40a698:	ldursw	x11, [x11, #-4]
  40a69c:	sub	x10, x10, #0x1
  40a6a0:	adds	x1, x12, x11
  40a6a4:	b.cc	40a678 <ferror@plt+0x90d8>  // b.lo, b.ul, b.last
  40a6a8:	mov	w0, #0x2                   	// #2
  40a6ac:	mov	x1, xzr
  40a6b0:	bl	402bd4 <ferror@plt+0x1634>
  40a6b4:	mov	w20, w0
  40a6b8:	cbnz	w0, 40a6cc <ferror@plt+0x912c>
  40a6bc:	mov	x1, xzr
  40a6c0:	mov	x0, x19
  40a6c4:	bl	40b0f0 <ferror@plt+0x9b50>
  40a6c8:	mov	w20, w0
  40a6cc:	mov	w0, w20
  40a6d0:	ldp	x20, x19, [sp, #96]
  40a6d4:	ldp	x22, x21, [sp, #80]
  40a6d8:	ldr	x23, [sp, #64]
  40a6dc:	ldp	x29, x30, [sp, #48]
  40a6e0:	add	sp, sp, #0x70
  40a6e4:	ret
  40a6e8:	sub	sp, sp, #0x70
  40a6ec:	stp	x29, x30, [sp, #48]
  40a6f0:	stp	x22, x21, [sp, #80]
  40a6f4:	stp	x20, x19, [sp, #96]
  40a6f8:	ldr	x8, [x0, #24]
  40a6fc:	ldr	x9, [x1, #24]
  40a700:	ldr	x10, [x0, #8]
  40a704:	ldr	x11, [x1, #8]
  40a708:	mov	x19, x2
  40a70c:	add	x8, x9, x8
  40a710:	sub	x8, x8, x10
  40a714:	mov	x20, x0
  40a718:	cmp	x2, x0
  40a71c:	sub	x8, x8, x11
  40a720:	str	x23, [sp, #64]
  40a724:	add	x29, sp, #0x30
  40a728:	b.eq	40a77c <ferror@plt+0x91dc>  // b.none
  40a72c:	cmp	x19, x1
  40a730:	mov	x9, sp
  40a734:	csel	x21, x1, x9, ne  // ne = any
  40a738:	b.eq	40a79c <ferror@plt+0x91fc>  // b.none
  40a73c:	ldr	x9, [x19, #32]
  40a740:	cmp	x8, #0x2
  40a744:	mov	w10, #0x2                   	// #2
  40a748:	csel	x22, x8, x10, hi  // hi = pmore
  40a74c:	cmp	x22, x9
  40a750:	b.ls	40a76c <ferror@plt+0x91cc>  // b.plast
  40a754:	ldr	x0, [x19]
  40a758:	lsl	x1, x22, #2
  40a75c:	bl	402e90 <ferror@plt+0x18f0>
  40a760:	mov	x9, x22
  40a764:	str	x0, [x19]
  40a768:	str	x22, [x19, #32]
  40a76c:	ldr	x8, [x21, #8]
  40a770:	cbz	x8, 40a848 <ferror@plt+0x92a8>
  40a774:	mov	w0, #0x1                   	// #1
  40a778:	b	40a970 <ferror@plt+0x93d0>
  40a77c:	ldp	q2, q0, [x20, #16]
  40a780:	ldr	q1, [x20]
  40a784:	cmp	x20, x1
  40a788:	mov	x20, sp
  40a78c:	stp	q2, q0, [sp, #16]
  40a790:	str	q1, [sp]
  40a794:	csel	x21, x20, x1, eq  // eq = none
  40a798:	b	40a7b0 <ferror@plt+0x9210>
  40a79c:	ldp	q1, q0, [x1, #16]
  40a7a0:	ldr	q2, [x1]
  40a7a4:	mov	x21, sp
  40a7a8:	stp	q1, q0, [sp, #16]
  40a7ac:	str	q2, [sp]
  40a7b0:	cmp	x8, #0x2
  40a7b4:	mov	w9, #0x2                   	// #2
  40a7b8:	csel	x22, x8, x9, hi  // hi = pmore
  40a7bc:	lsl	x0, x22, #2
  40a7c0:	bl	402e70 <ferror@plt+0x18d0>
  40a7c4:	stp	xzr, x22, [x19, #24]
  40a7c8:	strb	wzr, [x19, #40]
  40a7cc:	stp	xzr, xzr, [x19, #8]
  40a7d0:	str	x0, [x19]
  40a7d4:	ldr	x8, [x21, #8]
  40a7d8:	cbz	x8, 40a7e4 <ferror@plt+0x9244>
  40a7dc:	mov	w0, #0x1                   	// #1
  40a7e0:	b	40a8ec <ferror@plt+0x934c>
  40a7e4:	cmp	x20, x19
  40a7e8:	b.eq	40a838 <ferror@plt+0x9298>  // b.none
  40a7ec:	ldr	x8, [x20, #24]
  40a7f0:	mov	w9, #0x2                   	// #2
  40a7f4:	cmp	x8, #0x2
  40a7f8:	csel	x23, x8, x9, hi  // hi = pmore
  40a7fc:	cmp	x23, x22
  40a800:	b.ls	40a818 <ferror@plt+0x9278>  // b.plast
  40a804:	lsl	x1, x23, #2
  40a808:	bl	402e90 <ferror@plt+0x18f0>
  40a80c:	str	x0, [x19]
  40a810:	str	x23, [x19, #32]
  40a814:	ldr	x8, [x20, #24]
  40a818:	str	x8, [x19, #24]
  40a81c:	ldrb	w9, [x20, #40]
  40a820:	lsl	x2, x8, #2
  40a824:	strb	w9, [x19, #40]
  40a828:	ldur	q0, [x20, #8]
  40a82c:	stur	q0, [x19, #8]
  40a830:	ldr	x1, [x20]
  40a834:	bl	401250 <memcpy@plt>
  40a838:	ldrb	w8, [x21, #40]
  40a83c:	cbz	w8, 40a8a8 <ferror@plt+0x9308>
  40a840:	mov	w0, wzr
  40a844:	b	40a8ec <ferror@plt+0x934c>
  40a848:	ldr	x8, [x20, #24]
  40a84c:	ldr	x0, [x19]
  40a850:	mov	w10, #0x2                   	// #2
  40a854:	cmp	x8, #0x2
  40a858:	csel	x22, x8, x10, hi  // hi = pmore
  40a85c:	cmp	x22, x9
  40a860:	b.ls	40a878 <ferror@plt+0x92d8>  // b.plast
  40a864:	lsl	x1, x22, #2
  40a868:	bl	402e90 <ferror@plt+0x18f0>
  40a86c:	str	x0, [x19]
  40a870:	str	x22, [x19, #32]
  40a874:	ldr	x8, [x20, #24]
  40a878:	str	x8, [x19, #24]
  40a87c:	ldrb	w9, [x20, #40]
  40a880:	lsl	x2, x8, #2
  40a884:	strb	w9, [x19, #40]
  40a888:	ldur	q0, [x20, #8]
  40a88c:	stur	q0, [x19, #8]
  40a890:	ldr	x1, [x20]
  40a894:	bl	401250 <memcpy@plt>
  40a898:	ldrb	w8, [x21, #40]
  40a89c:	cbz	w8, 40a928 <ferror@plt+0x9388>
  40a8a0:	mov	w0, wzr
  40a8a4:	b	40a970 <ferror@plt+0x93d0>
  40a8a8:	ldr	x10, [x21, #24]
  40a8ac:	ldr	x8, [x21, #8]
  40a8b0:	mov	w9, #0xca00                	// #51712
  40a8b4:	mov	x1, xzr
  40a8b8:	movk	w9, #0x3b9a, lsl #16
  40a8bc:	cmp	x10, x8
  40a8c0:	b.ls	40a900 <ferror@plt+0x9360>  // b.plast
  40a8c4:	umulh	x11, x1, x9
  40a8c8:	cbnz	x11, 40a8e8 <ferror@plt+0x9348>
  40a8cc:	ldr	x11, [x21]
  40a8d0:	mul	x12, x1, x9
  40a8d4:	add	x11, x11, x10, lsl #2
  40a8d8:	ldursw	x11, [x11, #-4]
  40a8dc:	sub	x10, x10, #0x1
  40a8e0:	adds	x1, x12, x11
  40a8e4:	b.cc	40a8bc <ferror@plt+0x931c>  // b.lo, b.ul, b.last
  40a8e8:	mov	w0, #0x2                   	// #2
  40a8ec:	mov	x1, xzr
  40a8f0:	bl	402bd4 <ferror@plt+0x1634>
  40a8f4:	mov	w20, w0
  40a8f8:	cbnz	w0, 40a91c <ferror@plt+0x937c>
  40a8fc:	mov	x1, xzr
  40a900:	ldr	x8, [x19, #24]
  40a904:	cbz	x8, 40a918 <ferror@plt+0x9378>
  40a908:	mov	x0, x19
  40a90c:	bl	40c07c <ferror@plt+0xaadc>
  40a910:	mov	w20, w0
  40a914:	b	40a91c <ferror@plt+0x937c>
  40a918:	mov	w20, wzr
  40a91c:	ldr	x0, [sp]
  40a920:	bl	401480 <free@plt>
  40a924:	b	40a9a0 <ferror@plt+0x9400>
  40a928:	ldr	x10, [x21, #24]
  40a92c:	ldr	x8, [x21, #8]
  40a930:	mov	w9, #0xca00                	// #51712
  40a934:	mov	x1, xzr
  40a938:	movk	w9, #0x3b9a, lsl #16
  40a93c:	cmp	x10, x8
  40a940:	b.ls	40a984 <ferror@plt+0x93e4>  // b.plast
  40a944:	umulh	x11, x1, x9
  40a948:	cmp	xzr, x11
  40a94c:	b.ne	40a96c <ferror@plt+0x93cc>  // b.any
  40a950:	ldr	x11, [x21]
  40a954:	mul	x12, x1, x9
  40a958:	add	x11, x11, x10, lsl #2
  40a95c:	ldursw	x11, [x11, #-4]
  40a960:	sub	x10, x10, #0x1
  40a964:	adds	x1, x12, x11
  40a968:	b.cc	40a93c <ferror@plt+0x939c>  // b.lo, b.ul, b.last
  40a96c:	mov	w0, #0x2                   	// #2
  40a970:	mov	x1, xzr
  40a974:	bl	402bd4 <ferror@plt+0x1634>
  40a978:	mov	w20, w0
  40a97c:	cbnz	w0, 40a9a0 <ferror@plt+0x9400>
  40a980:	mov	x1, xzr
  40a984:	ldr	x8, [x19, #24]
  40a988:	cbz	x8, 40a99c <ferror@plt+0x93fc>
  40a98c:	mov	x0, x19
  40a990:	bl	40c07c <ferror@plt+0xaadc>
  40a994:	mov	w20, w0
  40a998:	b	40a9a0 <ferror@plt+0x9400>
  40a99c:	mov	w20, wzr
  40a9a0:	mov	w0, w20
  40a9a4:	ldp	x20, x19, [sp, #96]
  40a9a8:	ldp	x22, x21, [sp, #80]
  40a9ac:	ldr	x23, [sp, #64]
  40a9b0:	ldp	x29, x30, [sp, #48]
  40a9b4:	add	sp, sp, #0x70
  40a9b8:	ret
  40a9bc:	sub	sp, sp, #0x170
  40a9c0:	ldrb	w8, [x0, #40]
  40a9c4:	stp	x29, x30, [sp, #272]
  40a9c8:	stp	x28, x27, [sp, #288]
  40a9cc:	stp	x26, x25, [sp, #304]
  40a9d0:	stp	x24, x23, [sp, #320]
  40a9d4:	stp	x22, x21, [sp, #336]
  40a9d8:	stp	x20, x19, [sp, #352]
  40a9dc:	add	x29, sp, #0x110
  40a9e0:	cbz	w8, 40a9f8 <ferror@plt+0x9458>
  40a9e4:	mov	w0, wzr
  40a9e8:	mov	x1, xzr
  40a9ec:	bl	402bd4 <ferror@plt+0x1634>
  40a9f0:	mov	w28, w0
  40a9f4:	b	40af1c <ferror@plt+0x997c>
  40a9f8:	ldp	x8, x22, [x0, #16]
  40a9fc:	mov	x21, x0
  40aa00:	mov	x19, x1
  40aa04:	cmp	x8, x2
  40aa08:	csel	x27, x8, x2, hi  // hi = pmore
  40aa0c:	cbz	x22, 40aa54 <ferror@plt+0x94b4>
  40aa10:	ldr	x8, [x21, #8]
  40aa14:	sub	x8, x22, x8
  40aa18:	adds	x8, x8, x8, lsl #3
  40aa1c:	b.eq	40aa54 <ferror@plt+0x94b4>  // b.none
  40aa20:	ldr	x9, [x21]
  40aa24:	add	x9, x9, x22, lsl #2
  40aa28:	ldursw	x10, [x9, #-4]
  40aa2c:	cbz	w10, 40aa5c <ferror@plt+0x94bc>
  40aa30:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  40aa34:	mov	x9, xzr
  40aa38:	movk	x11, #0xcccd
  40aa3c:	umulh	x12, x10, x11
  40aa40:	cmp	x10, #0x9
  40aa44:	lsr	x10, x12, #3
  40aa48:	add	x9, x9, #0x1
  40aa4c:	b.hi	40aa3c <ferror@plt+0x949c>  // b.pmore
  40aa50:	b	40aa60 <ferror@plt+0x94c0>
  40aa54:	mov	x0, xzr
  40aa58:	b	40aa68 <ferror@plt+0x94c8>
  40aa5c:	mov	x9, xzr
  40aa60:	add	x8, x8, x9
  40aa64:	sub	x0, x8, #0x9
  40aa68:	mov	w1, #0x1                   	// #1
  40aa6c:	bl	402e40 <ferror@plt+0x18a0>
  40aa70:	mov	x23, x0
  40aa74:	mov	w1, #0x8                   	// #8
  40aa78:	mov	x0, x27
  40aa7c:	bl	402e40 <ferror@plt+0x18a0>
  40aa80:	mov	x8, #0xe38f                	// #58255
  40aa84:	movk	x8, #0x8e38, lsl #16
  40aa88:	ldr	x20, [x21, #8]
  40aa8c:	movk	x8, #0x38e3, lsl #32
  40aa90:	movk	x8, #0xe38e, lsl #48
  40aa94:	umulh	x8, x0, x8
  40aa98:	lsr	x8, x8, #3
  40aa9c:	cmp	x8, x20
  40aaa0:	csel	x0, x8, x20, hi  // hi = pmore
  40aaa4:	lsr	x1, x23, #1
  40aaa8:	bl	402e40 <ferror@plt+0x18a0>
  40aaac:	mov	w1, #0x1                   	// #1
  40aab0:	bl	402e40 <ferror@plt+0x18a0>
  40aab4:	cmp	x0, #0x2
  40aab8:	mov	w8, #0x2                   	// #2
  40aabc:	csel	x23, x0, x8, hi  // hi = pmore
  40aac0:	lsl	x0, x23, #2
  40aac4:	bl	402e70 <ferror@plt+0x18d0>
  40aac8:	mov	x9, x19
  40aacc:	str	x0, [x19]
  40aad0:	stp	xzr, x23, [x19, #24]
  40aad4:	cmp	x22, #0x1
  40aad8:	str	xzr, [x9, #8]!
  40aadc:	strb	wzr, [x19, #40]
  40aae0:	str	xzr, [x19, #16]
  40aae4:	b.eq	40ab00 <ferror@plt+0x9560>  // b.none
  40aae8:	cbnz	x22, 40ab3c <ferror@plt+0x959c>
  40aaec:	mov	w28, wzr
  40aaf0:	stp	xzr, x27, [x19, #8]
  40aaf4:	str	xzr, [x19, #24]
  40aaf8:	strb	wzr, [x19, #40]
  40aafc:	b	40af1c <ferror@plt+0x997c>
  40ab00:	cbnz	x20, 40ab3c <ferror@plt+0x959c>
  40ab04:	ldr	x8, [x21]
  40ab08:	ldr	w8, [x8]
  40ab0c:	cmp	w8, #0x1
  40ab10:	b.ne	40ab3c <ferror@plt+0x959c>  // b.any
  40ab14:	mov	w8, #0x1                   	// #1
  40ab18:	strb	wzr, [x19, #40]
  40ab1c:	stp	xzr, xzr, [x9]
  40ab20:	str	x8, [x19, #24]
  40ab24:	str	w8, [x0]
  40ab28:	mov	x0, x19
  40ab2c:	mov	x1, x27
  40ab30:	bl	40b000 <ferror@plt+0x9a60>
  40ab34:	mov	w28, wzr
  40ab38:	b	40af1c <ferror@plt+0x997c>
  40ab3c:	mov	w1, #0x8                   	// #8
  40ab40:	mov	x0, x27
  40ab44:	str	x9, [sp, #8]
  40ab48:	sub	x28, x29, #0x68
  40ab4c:	bl	402e40 <ferror@plt+0x18a0>
  40ab50:	mov	x8, #0xe38f                	// #58255
  40ab54:	movk	x8, #0x8e38, lsl #16
  40ab58:	movk	x8, #0x38e3, lsl #32
  40ab5c:	movk	x8, #0xe38e, lsl #48
  40ab60:	umulh	x8, x0, x8
  40ab64:	lsr	x8, x8, #3
  40ab68:	cmp	x8, x20
  40ab6c:	csel	x1, x8, x20, hi  // hi = pmore
  40ab70:	mov	x0, x22
  40ab74:	bl	402e40 <ferror@plt+0x18a0>
  40ab78:	cmp	x0, #0x2
  40ab7c:	mov	w8, #0x2                   	// #2
  40ab80:	csel	x25, x0, x8, hi  // hi = pmore
  40ab84:	lsl	x24, x25, #2
  40ab88:	mov	x0, x24
  40ab8c:	bl	402e70 <ferror@plt+0x18d0>
  40ab90:	mov	x23, x0
  40ab94:	str	x0, [x28, #48]
  40ab98:	mov	x0, x24
  40ab9c:	str	x25, [x28, #80]
  40aba0:	stp	xzr, xzr, [x28, #56]
  40aba4:	bl	402e70 <ferror@plt+0x18d0>
  40aba8:	add	x8, sp, #0x14
  40abac:	str	x8, [sp, #120]
  40abb0:	mov	w8, #0x6500                	// #25856
  40abb4:	mov	w26, #0x1                   	// #1
  40abb8:	stp	x0, xzr, [x28]
  40abbc:	movk	w8, #0x1dcd, lsl #16
  40abc0:	dup	v0.2d, x26
  40abc4:	mov	x0, x24
  40abc8:	stp	xzr, x25, [x28, #24]
  40abcc:	sturb	wzr, [x29, #-64]
  40abd0:	str	xzr, [x28, #16]
  40abd4:	strb	wzr, [sp, #160]
  40abd8:	str	w8, [sp, #20]
  40abdc:	stp	q0, q0, [sp, #128]
  40abe0:	bl	402e70 <ferror@plt+0x18d0>
  40abe4:	stp	x0, xzr, [sp, #72]
  40abe8:	mov	x0, x24
  40abec:	stp	xzr, x25, [sp, #96]
  40abf0:	strb	wzr, [sp, #112]
  40abf4:	str	xzr, [sp, #88]
  40abf8:	bl	402e70 <ferror@plt+0x18d0>
  40abfc:	sub	x8, x22, x20
  40ac00:	adds	x8, x8, x8, lsl #3
  40ac04:	stp	xzr, x25, [sp, #48]
  40ac08:	strb	wzr, [sp, #64]
  40ac0c:	stp	x0, xzr, [sp, #24]
  40ac10:	str	xzr, [sp, #40]
  40ac14:	sturb	wzr, [x29, #-16]
  40ac18:	stp	xzr, xzr, [x28, #56]
  40ac1c:	str	x26, [x28, #72]
  40ac20:	str	w26, [x23]
  40ac24:	b.eq	40ac9c <ferror@plt+0x96fc>  // b.none
  40ac28:	ldr	x9, [x21]
  40ac2c:	add	x9, x9, x22, lsl #2
  40ac30:	ldursw	x10, [x9, #-4]
  40ac34:	cbz	w10, 40ac5c <ferror@plt+0x96bc>
  40ac38:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  40ac3c:	mov	x9, xzr
  40ac40:	movk	x11, #0xcccd
  40ac44:	umulh	x12, x10, x11
  40ac48:	cmp	x10, #0x9
  40ac4c:	lsr	x10, x12, #3
  40ac50:	add	x9, x9, #0x1
  40ac54:	b.hi	40ac44 <ferror@plt+0x96a4>  // b.pmore
  40ac58:	b	40ac60 <ferror@plt+0x96c0>
  40ac5c:	mov	x9, xzr
  40ac60:	add	x8, x8, x9
  40ac64:	subs	x8, x8, #0x9
  40ac68:	b.eq	40ac9c <ferror@plt+0x96fc>  // b.none
  40ac6c:	orr	x11, x8, #0xfffffffffffffffe
  40ac70:	tst	x8, #0x1
  40ac74:	mov	w9, #0x2                   	// #2
  40ac78:	mov	w10, #0x6                   	// #6
  40ac7c:	add	x8, x11, x8
  40ac80:	csel	w9, w10, w9, eq  // eq = none
  40ac84:	lsr	x1, x8, #1
  40ac88:	sub	x0, x29, #0x38
  40ac8c:	str	w9, [x23]
  40ac90:	bl	40b0f0 <ferror@plt+0x9b50>
  40ac94:	mov	w28, w0
  40ac98:	cbnz	w0, 40aef0 <ferror@plt+0x9950>
  40ac9c:	adrp	x24, 408000 <ferror@plt+0x6a60>
  40aca0:	adrp	x25, 406000 <ferror@plt+0x4a60>
  40aca4:	adrp	x26, 407000 <ferror@plt+0x5a60>
  40aca8:	sub	x9, x29, #0x38
  40acac:	add	x23, x27, #0xb
  40acb0:	sub	x22, x29, #0x38
  40acb4:	sub	x8, x29, #0x68
  40acb8:	adrp	x20, 42c000 <ferror@plt+0x2aa60>
  40acbc:	add	x24, x24, #0x820
  40acc0:	add	x25, x25, #0xd58
  40acc4:	add	x26, x26, #0x59c
  40acc8:	str	x27, [sp]
  40accc:	stp	xzr, xzr, [x9, #8]!
  40acd0:	ldr	x9, [x20, #584]
  40acd4:	ldr	w11, [x9, #1128]
  40acd8:	ldr	w10, [x9, #1132]
  40acdc:	cmp	w11, w10
  40ace0:	b.ne	40ae40 <ferror@plt+0x98a0>  // b.any
  40ace4:	mov	x0, x8
  40ace8:	mov	x1, x22
  40acec:	mov	x27, x8
  40acf0:	bl	404754 <ferror@plt+0x31b4>
  40acf4:	cbz	x0, 40ae38 <ferror@plt+0x9898>
  40acf8:	mov	x0, x21
  40acfc:	mov	x1, x22
  40ad00:	mov	x2, x23
  40ad04:	bl	406ab4 <ferror@plt+0x5514>
  40ad08:	mov	x5, x0
  40ad0c:	add	x2, sp, #0x48
  40ad10:	mov	x0, x21
  40ad14:	mov	x1, x22
  40ad18:	mov	x3, x23
  40ad1c:	mov	x4, x24
  40ad20:	bl	406c30 <ferror@plt+0x5690>
  40ad24:	cbnz	w0, 40ae30 <ferror@plt+0x9890>
  40ad28:	ldr	x8, [x22, #8]
  40ad2c:	ldr	x9, [x22, #24]
  40ad30:	ldr	x10, [sp, #80]
  40ad34:	ldr	x11, [sp, #96]
  40ad38:	sub	x12, x9, x8
  40ad3c:	cmp	x9, #0x0
  40ad40:	sub	x9, x11, x10
  40ad44:	csel	x12, xzr, x12, eq  // eq = none
  40ad48:	cmp	x11, #0x0
  40ad4c:	csel	x9, xzr, x9, eq  // eq = none
  40ad50:	cmp	x8, x10
  40ad54:	csel	x0, x8, x10, hi  // hi = pmore
  40ad58:	cmp	x12, x9
  40ad5c:	csel	x1, x12, x9, hi  // hi = pmore
  40ad60:	bl	402e40 <ferror@plt+0x18a0>
  40ad64:	mov	w1, #0x1                   	// #1
  40ad68:	bl	402e40 <ferror@plt+0x18a0>
  40ad6c:	mov	x5, x0
  40ad70:	add	x1, sp, #0x48
  40ad74:	add	x2, sp, #0x18
  40ad78:	mov	x0, x22
  40ad7c:	mov	x3, xzr
  40ad80:	mov	x4, x25
  40ad84:	bl	406c30 <ferror@plt+0x5690>
  40ad88:	cbnz	w0, 40ae30 <ferror@plt+0x9890>
  40ad8c:	ldr	x0, [sp, #32]
  40ad90:	ldr	x1, [sp, #128]
  40ad94:	bl	402e40 <ferror@plt+0x18a0>
  40ad98:	mov	x28, x0
  40ad9c:	mov	w1, #0x8                   	// #8
  40ada0:	mov	x0, x23
  40ada4:	bl	402e40 <ferror@plt+0x18a0>
  40ada8:	mov	x8, #0xe38f                	// #58255
  40adac:	movk	x8, #0x8e38, lsl #16
  40adb0:	movk	x8, #0x38e3, lsl #32
  40adb4:	movk	x8, #0xe38e, lsl #48
  40adb8:	umulh	x8, x0, x8
  40adbc:	lsr	x8, x8, #3
  40adc0:	cmp	x8, x28
  40adc4:	csel	x0, x8, x28, hi  // hi = pmore
  40adc8:	mov	w1, #0x1                   	// #1
  40adcc:	bl	402e40 <ferror@plt+0x18a0>
  40add0:	ldr	x8, [sp, #48]
  40add4:	ldr	x9, [sp, #32]
  40add8:	ldr	x10, [sp, #144]
  40addc:	ldr	x11, [sp, #128]
  40ade0:	cmp	x8, #0x0
  40ade4:	sub	x9, x8, x9
  40ade8:	mov	x28, x0
  40adec:	sub	x8, x10, x11
  40adf0:	csel	x0, xzr, x9, eq  // eq = none
  40adf4:	cmp	x10, #0x0
  40adf8:	csel	x1, xzr, x8, eq  // eq = none
  40adfc:	bl	402e40 <ferror@plt+0x18a0>
  40ae00:	mov	x1, x28
  40ae04:	bl	402e40 <ferror@plt+0x18a0>
  40ae08:	mov	x5, x0
  40ae0c:	add	x0, sp, #0x18
  40ae10:	add	x1, sp, #0x78
  40ae14:	mov	x2, x27
  40ae18:	mov	x3, x23
  40ae1c:	mov	x4, x26
  40ae20:	bl	406c30 <ferror@plt+0x5690>
  40ae24:	mov	x8, x22
  40ae28:	mov	x22, x27
  40ae2c:	cbz	w0, 40acd0 <ferror@plt+0x9730>
  40ae30:	mov	w28, w0
  40ae34:	b	40aef0 <ferror@plt+0x9950>
  40ae38:	ldr	x9, [x20, #584]
  40ae3c:	ldr	w10, [x9, #1132]
  40ae40:	ldr	x23, [sp]
  40ae44:	ldr	w8, [x9, #1128]
  40ae48:	cmp	w8, w10
  40ae4c:	b.ne	40aeec <ferror@plt+0x994c>  // b.any
  40ae50:	cmp	x22, x19
  40ae54:	b.eq	40aeac <ferror@plt+0x990c>  // b.none
  40ae58:	ldr	x8, [x22, #24]
  40ae5c:	ldr	x10, [x19, #32]
  40ae60:	ldr	x0, [x19]
  40ae64:	mov	w9, #0x2                   	// #2
  40ae68:	cmp	x8, #0x2
  40ae6c:	csel	x20, x8, x9, hi  // hi = pmore
  40ae70:	cmp	x20, x10
  40ae74:	b.ls	40ae8c <ferror@plt+0x98ec>  // b.plast
  40ae78:	lsl	x1, x20, #2
  40ae7c:	bl	402e90 <ferror@plt+0x18f0>
  40ae80:	ldr	x8, [x22, #24]
  40ae84:	str	x0, [x19]
  40ae88:	str	x20, [x19, #32]
  40ae8c:	ldrb	w9, [x22, #40]
  40ae90:	ldur	q0, [x22, #8]
  40ae94:	ldr	x1, [x22]
  40ae98:	lsl	x2, x8, #2
  40ae9c:	str	x8, [x19, #24]
  40aea0:	strb	w9, [x19, #40]
  40aea4:	stur	q0, [x19, #8]
  40aea8:	bl	401250 <memcpy@plt>
  40aeac:	ldr	x8, [x19, #16]
  40aeb0:	cmp	x8, x23
  40aeb4:	b.ls	40afe0 <ferror@plt+0x9a40>  // b.plast
  40aeb8:	ldr	x8, [sp, #8]
  40aebc:	ldr	x20, [x8]
  40aec0:	cbz	x20, 40af40 <ferror@plt+0x99a0>
  40aec4:	mov	w1, #0x8                   	// #8
  40aec8:	mov	x0, x23
  40aecc:	bl	402e40 <ferror@plt+0x18a0>
  40aed0:	mov	x8, #0xe38f                	// #58255
  40aed4:	movk	x8, #0x8e38, lsl #16
  40aed8:	movk	x8, #0x38e3, lsl #32
  40aedc:	movk	x8, #0xe38e, lsl #48
  40aee0:	umulh	x8, x0, x8
  40aee4:	sub	x8, x20, x8, lsr #3
  40aee8:	b	40af44 <ferror@plt+0x99a4>
  40aeec:	mov	w28, #0x8                   	// #8
  40aef0:	ldr	x0, [x19]
  40aef4:	bl	401480 <free@plt>
  40aef8:	sub	x21, x29, #0x68
  40aefc:	ldr	x0, [sp, #24]
  40af00:	bl	401480 <free@plt>
  40af04:	ldr	x0, [sp, #72]
  40af08:	bl	401480 <free@plt>
  40af0c:	ldr	x0, [x21]
  40af10:	bl	401480 <free@plt>
  40af14:	ldr	x0, [x21, #48]
  40af18:	bl	401480 <free@plt>
  40af1c:	mov	w0, w28
  40af20:	ldp	x20, x19, [sp, #352]
  40af24:	ldp	x22, x21, [sp, #336]
  40af28:	ldp	x24, x23, [sp, #320]
  40af2c:	ldp	x26, x25, [sp, #304]
  40af30:	ldp	x28, x27, [sp, #288]
  40af34:	ldp	x29, x30, [sp, #272]
  40af38:	add	sp, sp, #0x170
  40af3c:	ret
  40af40:	mov	x8, xzr
  40af44:	ldr	x9, [x19, #24]
  40af48:	sub	x20, x20, x8
  40af4c:	stp	x20, x23, [x19, #8]
  40af50:	cbz	x9, 40afe0 <ferror@plt+0x9a40>
  40af54:	mov	x10, #0xe38f                	// #58255
  40af58:	movk	x10, #0x8e38, lsl #16
  40af5c:	movk	x10, #0x38e3, lsl #32
  40af60:	movk	x10, #0xe38e, lsl #48
  40af64:	sub	x22, x9, x8
  40af68:	ldr	x21, [x19]
  40af6c:	umulh	x9, x23, x10
  40af70:	lsr	x9, x9, #3
  40af74:	add	x9, x9, x9, lsl #3
  40af78:	mov	w11, #0x9                   	// #9
  40af7c:	subs	x9, x23, x9
  40af80:	add	x1, x21, x8, lsl #2
  40af84:	sub	x8, x11, x9
  40af88:	lsl	x2, x22, #2
  40af8c:	mov	x0, x21
  40af90:	str	x22, [x19, #24]
  40af94:	csel	x23, xzr, x8, eq  // eq = none
  40af98:	bl	401260 <memmove@plt>
  40af9c:	cbz	x22, 40afd0 <ferror@plt+0x9a30>
  40afa0:	adrp	x8, 418000 <ferror@plt+0x16a60>
  40afa4:	add	x8, x8, #0x7d8
  40afa8:	ldr	x8, [x8, x23, lsl #3]
  40afac:	ldr	w9, [x21]
  40afb0:	sdiv	w9, w9, w8
  40afb4:	mul	w8, w9, w8
  40afb8:	str	w8, [x21], #-4
  40afbc:	ldr	w8, [x21, x22, lsl #2]
  40afc0:	cbnz	w8, 40afe8 <ferror@plt+0x9a48>
  40afc4:	sub	x22, x22, #0x1
  40afc8:	str	x22, [x19, #24]
  40afcc:	cbnz	x22, 40afbc <ferror@plt+0x9a1c>
  40afd0:	mov	w28, wzr
  40afd4:	strb	wzr, [x19, #40]
  40afd8:	str	xzr, [x19, #8]
  40afdc:	b	40aef8 <ferror@plt+0x9958>
  40afe0:	mov	w28, wzr
  40afe4:	b	40aef8 <ferror@plt+0x9958>
  40afe8:	cmp	x22, x20
  40afec:	sub	x21, x29, #0x68
  40aff0:	mov	w28, wzr
  40aff4:	b.cs	40aefc <ferror@plt+0x995c>  // b.hs, b.nlast
  40aff8:	str	x20, [x19, #24]
  40affc:	b	40aefc <ferror@plt+0x995c>
  40b000:	stp	x29, x30, [sp, #-80]!
  40b004:	str	x25, [sp, #16]
  40b008:	stp	x24, x23, [sp, #32]
  40b00c:	stp	x22, x21, [sp, #48]
  40b010:	stp	x20, x19, [sp, #64]
  40b014:	mov	x29, sp
  40b018:	cbz	x1, 40b0d8 <ferror@plt+0x9b38>
  40b01c:	ldp	x8, x20, [x0, #16]
  40b020:	mov	x19, x0
  40b024:	add	x21, x8, x1
  40b028:	cbz	x20, 40b09c <ferror@plt+0x9afc>
  40b02c:	mov	w1, #0x8                   	// #8
  40b030:	mov	x0, x21
  40b034:	bl	402e40 <ferror@plt+0x18a0>
  40b038:	mov	x9, #0xe38f                	// #58255
  40b03c:	movk	x9, #0x8e38, lsl #16
  40b040:	ldr	x8, [x19, #8]
  40b044:	movk	x9, #0x38e3, lsl #32
  40b048:	movk	x9, #0xe38e, lsl #48
  40b04c:	umulh	x9, x0, x9
  40b050:	lsr	x25, x9, #3
  40b054:	subs	x22, x25, x8
  40b058:	b.eq	40b0cc <ferror@plt+0x9b2c>  // b.none
  40b05c:	mov	x0, x20
  40b060:	mov	x1, x22
  40b064:	bl	402e40 <ferror@plt+0x18a0>
  40b068:	ldr	x8, [x19, #32]
  40b06c:	cmp	x0, #0x2
  40b070:	mov	w9, #0x2                   	// #2
  40b074:	csel	x24, x0, x9, hi  // hi = pmore
  40b078:	cmp	x24, x8
  40b07c:	b.ls	40b0a4 <ferror@plt+0x9b04>  // b.plast
  40b080:	ldr	x0, [x19]
  40b084:	lsl	x1, x24, #2
  40b088:	bl	402e90 <ferror@plt+0x18f0>
  40b08c:	mov	x23, x0
  40b090:	str	x0, [x19]
  40b094:	str	x24, [x19, #32]
  40b098:	b	40b0a8 <ferror@plt+0x9b08>
  40b09c:	str	x21, [x19, #16]
  40b0a0:	b	40b0d8 <ferror@plt+0x9b38>
  40b0a4:	ldr	x23, [x19]
  40b0a8:	lsl	x24, x22, #2
  40b0ac:	add	x0, x23, x24
  40b0b0:	lsl	x2, x20, #2
  40b0b4:	mov	x1, x23
  40b0b8:	bl	401260 <memmove@plt>
  40b0bc:	mov	x0, x23
  40b0c0:	mov	w1, wzr
  40b0c4:	mov	x2, x24
  40b0c8:	bl	401360 <memset@plt>
  40b0cc:	add	x8, x22, x20
  40b0d0:	stp	x25, x21, [x19, #8]
  40b0d4:	str	x8, [x19, #24]
  40b0d8:	ldp	x20, x19, [sp, #64]
  40b0dc:	ldp	x22, x21, [sp, #48]
  40b0e0:	ldp	x24, x23, [sp, #32]
  40b0e4:	ldr	x25, [sp, #16]
  40b0e8:	ldp	x29, x30, [sp], #80
  40b0ec:	ret
  40b0f0:	stp	x29, x30, [sp, #-80]!
  40b0f4:	stp	x26, x25, [sp, #16]
  40b0f8:	stp	x24, x23, [sp, #32]
  40b0fc:	stp	x22, x21, [sp, #48]
  40b100:	stp	x20, x19, [sp, #64]
  40b104:	mov	x29, sp
  40b108:	cbz	x1, 40b1a8 <ferror@plt+0x9c08>
  40b10c:	ldr	x26, [x0, #16]
  40b110:	mov	x21, x1
  40b114:	mov	x19, x0
  40b118:	cmp	x26, x1
  40b11c:	b.cs	40b1b0 <ferror@plt+0x9c10>  // b.hs, b.nlast
  40b120:	sub	x0, x21, x26
  40b124:	mov	w1, #0x8                   	// #8
  40b128:	bl	402e40 <ferror@plt+0x18a0>
  40b12c:	mov	x8, #0xe38f                	// #58255
  40b130:	ldr	x20, [x19, #24]
  40b134:	movk	x8, #0x8e38, lsl #16
  40b138:	movk	x8, #0x38e3, lsl #32
  40b13c:	movk	x8, #0xe38e, lsl #48
  40b140:	umulh	x8, x0, x8
  40b144:	lsr	x0, x8, #3
  40b148:	mov	x1, x20
  40b14c:	bl	402e40 <ferror@plt+0x18a0>
  40b150:	cmn	x0, #0x1
  40b154:	b.eq	40b1cc <ferror@plt+0x9c2c>  // b.none
  40b158:	cbz	x20, 40b1b8 <ferror@plt+0x9c18>
  40b15c:	mov	x22, #0xe38f                	// #58255
  40b160:	movk	x22, #0x8e38, lsl #16
  40b164:	movk	x22, #0x38e3, lsl #32
  40b168:	movk	x22, #0xe38e, lsl #48
  40b16c:	umulh	x8, x21, x22
  40b170:	lsr	x8, x8, #3
  40b174:	add	x8, x8, x8, lsl #3
  40b178:	mov	w1, #0x8                   	// #8
  40b17c:	mov	x0, x21
  40b180:	sub	x25, x21, x8
  40b184:	bl	402e40 <ferror@plt+0x18a0>
  40b188:	umulh	x8, x0, x22
  40b18c:	lsr	x22, x8, #3
  40b190:	cbz	x26, 40b1a0 <ferror@plt+0x9c00>
  40b194:	ldr	x8, [x19, #8]
  40b198:	subs	x22, x22, x8
  40b19c:	b.ls	40b1ec <ferror@plt+0x9c4c>  // b.plast
  40b1a0:	cbnz	x22, 40b230 <ferror@plt+0x9c90>
  40b1a4:	b	40b2a0 <ferror@plt+0x9d00>
  40b1a8:	mov	w0, wzr
  40b1ac:	b	40b3d0 <ferror@plt+0x9e30>
  40b1b0:	ldr	x20, [x19, #24]
  40b1b4:	cbnz	x20, 40b15c <ferror@plt+0x9bbc>
  40b1b8:	subs	x8, x26, x21
  40b1bc:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  40b1c0:	mov	w0, wzr
  40b1c4:	str	x8, [x19, #16]
  40b1c8:	b	40b3d0 <ferror@plt+0x9e30>
  40b1cc:	ldp	x20, x19, [sp, #64]
  40b1d0:	ldp	x22, x21, [sp, #48]
  40b1d4:	ldp	x24, x23, [sp, #32]
  40b1d8:	ldp	x26, x25, [sp, #16]
  40b1dc:	mov	w0, #0x2                   	// #2
  40b1e0:	mov	x1, xzr
  40b1e4:	ldp	x29, x30, [sp], #80
  40b1e8:	b	402bd4 <ferror@plt+0x1634>
  40b1ec:	mov	x8, #0xe38f                	// #58255
  40b1f0:	movk	x8, #0x8e38, lsl #16
  40b1f4:	movk	x8, #0x38e3, lsl #32
  40b1f8:	movk	x8, #0xe38e, lsl #48
  40b1fc:	umulh	x8, x26, x8
  40b200:	lsr	x8, x8, #3
  40b204:	add	x8, x8, x8, lsl #3
  40b208:	mov	w9, #0x9                   	// #9
  40b20c:	subs	x8, x26, x8
  40b210:	sub	x10, x9, x25
  40b214:	csel	x8, x9, x8, eq  // eq = none
  40b218:	cmp	x25, #0x0
  40b21c:	csel	x9, x10, xzr, ne  // ne = any
  40b220:	add	x8, x8, x9
  40b224:	cmp	x8, #0x9
  40b228:	b.ls	40b2a0 <ferror@plt+0x9d00>  // b.plast
  40b22c:	mov	w22, #0x1                   	// #1
  40b230:	mov	x0, x20
  40b234:	mov	x1, x22
  40b238:	bl	402e40 <ferror@plt+0x18a0>
  40b23c:	ldr	x8, [x19, #32]
  40b240:	cmp	x0, #0x2
  40b244:	mov	w9, #0x2                   	// #2
  40b248:	csel	x24, x0, x9, hi  // hi = pmore
  40b24c:	cmp	x24, x8
  40b250:	b.ls	40b270 <ferror@plt+0x9cd0>  // b.plast
  40b254:	ldr	x0, [x19]
  40b258:	lsl	x1, x24, #2
  40b25c:	bl	402e90 <ferror@plt+0x18f0>
  40b260:	mov	x23, x0
  40b264:	str	x0, [x19]
  40b268:	str	x24, [x19, #32]
  40b26c:	b	40b274 <ferror@plt+0x9cd4>
  40b270:	ldr	x23, [x19]
  40b274:	lsl	x24, x22, #2
  40b278:	add	x0, x23, x24
  40b27c:	lsl	x2, x20, #2
  40b280:	mov	x1, x23
  40b284:	bl	401260 <memmove@plt>
  40b288:	mov	x0, x23
  40b28c:	mov	w1, wzr
  40b290:	mov	x2, x24
  40b294:	bl	401360 <memset@plt>
  40b298:	add	x20, x22, x20
  40b29c:	str	x20, [x19, #24]
  40b2a0:	subs	x0, x26, x21
  40b2a4:	b.cs	40b2c4 <ferror@plt+0x9d24>  // b.hs, b.nlast
  40b2a8:	mov	x8, xzr
  40b2ac:	stp	xzr, xzr, [x19, #8]
  40b2b0:	adrp	x9, 42c000 <ferror@plt+0x2aa60>
  40b2b4:	cbnz	x25, 40b2f4 <ferror@plt+0x9d54>
  40b2b8:	mov	w10, wzr
  40b2bc:	cbnz	x20, 40b380 <ferror@plt+0x9de0>
  40b2c0:	b	40b39c <ferror@plt+0x9dfc>
  40b2c4:	mov	w1, #0x8                   	// #8
  40b2c8:	str	x0, [x19, #16]
  40b2cc:	bl	402e40 <ferror@plt+0x18a0>
  40b2d0:	mov	x8, #0xe38f                	// #58255
  40b2d4:	movk	x8, #0x8e38, lsl #16
  40b2d8:	movk	x8, #0x38e3, lsl #32
  40b2dc:	movk	x8, #0xe38e, lsl #48
  40b2e0:	umulh	x8, x0, x8
  40b2e4:	lsr	x8, x8, #3
  40b2e8:	str	x8, [x19, #8]
  40b2ec:	adrp	x9, 42c000 <ferror@plt+0x2aa60>
  40b2f0:	cbz	x25, 40b2b8 <ferror@plt+0x9d18>
  40b2f4:	ldr	x10, [x9, #584]
  40b2f8:	ldr	x13, [x19]
  40b2fc:	ldr	w11, [x10, #1128]
  40b300:	ldr	w15, [x10, #1132]
  40b304:	cbz	x20, 40b36c <ferror@plt+0x9dcc>
  40b308:	cmp	w11, w15
  40b30c:	b.ne	40b36c <ferror@plt+0x9dcc>  // b.any
  40b310:	mov	w11, #0x9                   	// #9
  40b314:	adrp	x12, 418000 <ferror@plt+0x16a60>
  40b318:	add	x12, x12, #0x7d8
  40b31c:	sub	x11, x11, x25
  40b320:	ldr	x11, [x12, x11, lsl #3]
  40b324:	ldr	x12, [x12, x25, lsl #3]
  40b328:	mov	x14, xzr
  40b32c:	sub	x13, x13, #0x4
  40b330:	mov	x16, x20
  40b334:	lsl	x15, x16, #2
  40b338:	ldrsw	x17, [x13, x15]
  40b33c:	udiv	x18, x17, x11
  40b340:	madd	w14, w14, w12, w18
  40b344:	str	w14, [x13, x15]
  40b348:	ldr	w0, [x10, #1128]
  40b34c:	ldr	w15, [x10, #1132]
  40b350:	sub	x14, x16, #0x2
  40b354:	cmp	x14, x20
  40b358:	b.cs	40b36c <ferror@plt+0x9dcc>  // b.hs, b.nlast
  40b35c:	msub	x14, x18, x11, x17
  40b360:	cmp	w0, w15
  40b364:	sub	x16, x16, #0x1
  40b368:	b.eq	40b334 <ferror@plt+0x9d94>  // b.none
  40b36c:	ldr	w10, [x10, #1128]
  40b370:	cmp	w10, w15
  40b374:	cset	w10, ne  // ne = any
  40b378:	lsl	w10, w10, #3
  40b37c:	cbz	x20, 40b39c <ferror@plt+0x9dfc>
  40b380:	ldr	x11, [x19]
  40b384:	sub	x11, x11, #0x4
  40b388:	ldr	w12, [x11, x20, lsl #2]
  40b38c:	cbnz	w12, 40b3a8 <ferror@plt+0x9e08>
  40b390:	sub	x20, x20, #0x1
  40b394:	str	x20, [x19, #24]
  40b398:	cbnz	x20, 40b388 <ferror@plt+0x9de8>
  40b39c:	strb	wzr, [x19, #40]
  40b3a0:	str	xzr, [x19, #8]
  40b3a4:	b	40b3b4 <ferror@plt+0x9e14>
  40b3a8:	cmp	x20, x8
  40b3ac:	b.cs	40b3b4 <ferror@plt+0x9e14>  // b.hs, b.nlast
  40b3b0:	str	x8, [x19, #24]
  40b3b4:	ldr	x8, [x9, #584]
  40b3b8:	ldr	w9, [x8, #1128]
  40b3bc:	ldr	w8, [x8, #1132]
  40b3c0:	cmp	w9, w8
  40b3c4:	ccmp	w10, #0x0, #0x0, ne  // ne = any
  40b3c8:	mov	w8, #0x8                   	// #8
  40b3cc:	csel	w0, w10, w8, ne  // ne = any
  40b3d0:	ldp	x20, x19, [sp, #64]
  40b3d4:	ldp	x22, x21, [sp, #48]
  40b3d8:	ldp	x24, x23, [sp, #32]
  40b3dc:	ldp	x26, x25, [sp, #16]
  40b3e0:	ldp	x29, x30, [sp], #80
  40b3e4:	ret
  40b3e8:	sub	sp, sp, #0x80
  40b3ec:	stp	x29, x30, [sp, #48]
  40b3f0:	stp	x26, x25, [sp, #64]
  40b3f4:	stp	x24, x23, [sp, #80]
  40b3f8:	stp	x22, x21, [sp, #96]
  40b3fc:	stp	x20, x19, [sp, #112]
  40b400:	ldr	x8, [x1, #16]
  40b404:	ldr	x9, [x0, #16]
  40b408:	mov	x20, x2
  40b40c:	add	x29, sp, #0x30
  40b410:	add	x8, x8, x4
  40b414:	cmp	x8, x9
  40b418:	csel	x23, x8, x9, hi  // hi = pmore
  40b41c:	mov	x2, x23
  40b420:	mov	x21, x4
  40b424:	mov	x19, x3
  40b428:	mov	x22, x1
  40b42c:	mov	x24, x0
  40b430:	bl	406ab4 <ferror@plt+0x5514>
  40b434:	cmp	x20, x24
  40b438:	b.eq	40b470 <ferror@plt+0x9ed0>  // b.none
  40b43c:	ldr	x8, [x20, #32]
  40b440:	cmp	x0, #0x2
  40b444:	mov	w9, #0x2                   	// #2
  40b448:	csel	x26, x0, x9, hi  // hi = pmore
  40b44c:	cmp	x26, x8
  40b450:	b.ls	40b4b8 <ferror@plt+0x9f18>  // b.plast
  40b454:	ldr	x0, [x20]
  40b458:	lsl	x1, x26, #2
  40b45c:	bl	402e90 <ferror@plt+0x18f0>
  40b460:	mov	w25, wzr
  40b464:	str	x0, [x20]
  40b468:	str	x26, [x20, #32]
  40b46c:	b	40b4bc <ferror@plt+0x9f1c>
  40b470:	ldp	q0, q1, [x24]
  40b474:	ldr	q2, [x24, #32]
  40b478:	cmp	x0, #0x2
  40b47c:	mov	w8, #0x2                   	// #2
  40b480:	csel	x25, x0, x8, hi  // hi = pmore
  40b484:	lsl	x0, x25, #2
  40b488:	stp	q1, q2, [sp, #16]
  40b48c:	str	q0, [sp]
  40b490:	bl	402e70 <ferror@plt+0x18d0>
  40b494:	stp	xzr, x25, [x24, #24]
  40b498:	strb	wzr, [x24, #40]
  40b49c:	stp	x0, xzr, [x24]
  40b4a0:	str	xzr, [x24, #16]
  40b4a4:	mov	x0, sp
  40b4a8:	mov	w25, #0x1                   	// #1
  40b4ac:	ldr	x8, [x24, #24]
  40b4b0:	cbnz	x8, 40b4c8 <ferror@plt+0x9f28>
  40b4b4:	b	40b4d8 <ferror@plt+0x9f38>
  40b4b8:	mov	w25, wzr
  40b4bc:	mov	x0, x24
  40b4c0:	ldr	x8, [x24, #24]
  40b4c4:	cbz	x8, 40b4d8 <ferror@plt+0x9f38>
  40b4c8:	ldr	x8, [x24, #8]
  40b4cc:	cbnz	x8, 40b4d8 <ferror@plt+0x9f38>
  40b4d0:	ldr	x8, [x22, #8]
  40b4d4:	cbz	x8, 40b520 <ferror@plt+0x9f80>
  40b4d8:	mov	x1, x22
  40b4dc:	mov	x2, x20
  40b4e0:	mov	x3, x19
  40b4e4:	mov	x4, x21
  40b4e8:	mov	x5, x23
  40b4ec:	bl	40b62c <ferror@plt+0xa08c>
  40b4f0:	mov	w20, w0
  40b4f4:	cbz	w25, 40b500 <ferror@plt+0x9f60>
  40b4f8:	ldr	x0, [sp]
  40b4fc:	bl	401480 <free@plt>
  40b500:	mov	w0, w20
  40b504:	ldp	x20, x19, [sp, #112]
  40b508:	ldp	x22, x21, [sp, #96]
  40b50c:	ldp	x24, x23, [sp, #80]
  40b510:	ldp	x26, x25, [sp, #64]
  40b514:	ldp	x29, x30, [sp, #48]
  40b518:	add	sp, sp, #0x80
  40b51c:	ret
  40b520:	cbnz	x21, 40b4d8 <ferror@plt+0x9f38>
  40b524:	ldr	x8, [x22, #24]
  40b528:	cmp	x8, #0x1
  40b52c:	b.ne	40b4d8 <ferror@plt+0x9f38>  // b.any
  40b530:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40b534:	ldr	x9, [x22]
  40b538:	ldr	x8, [x8, #584]
  40b53c:	ldr	x11, [x0, #24]
  40b540:	ldrsw	x13, [x9]
  40b544:	ldr	w10, [x8, #1128]
  40b548:	ldr	w9, [x8, #1132]
  40b54c:	cbz	x11, 40b5b0 <ferror@plt+0xa010>
  40b550:	cmp	w10, w9
  40b554:	b.ne	40b5b0 <ferror@plt+0xa010>  // b.any
  40b558:	ldr	x14, [x0]
  40b55c:	ldr	x12, [x20]
  40b560:	mov	w16, #0xca00                	// #51712
  40b564:	mov	x10, xzr
  40b568:	sub	x15, x11, #0x1
  40b56c:	movk	w16, #0x3b9a, lsl #16
  40b570:	lsl	x9, x15, #2
  40b574:	ldrsw	x17, [x14, x9]
  40b578:	sub	x15, x15, #0x1
  40b57c:	cmp	x15, x11
  40b580:	madd	x10, x10, x16, x17
  40b584:	udiv	x18, x10, x13
  40b588:	str	w18, [x12, x9]
  40b58c:	ldr	w17, [x8, #1128]
  40b590:	ldr	w9, [x8, #1132]
  40b594:	msub	x10, x18, x13, x10
  40b598:	b.cs	40b5a4 <ferror@plt+0xa004>  // b.hs, b.nlast
  40b59c:	cmp	w17, w9
  40b5a0:	b.eq	40b570 <ferror@plt+0x9fd0>  // b.none
  40b5a4:	mov	x13, x20
  40b5a8:	str	x11, [x13, #24]!
  40b5ac:	b	40b5c4 <ferror@plt+0xa024>
  40b5b0:	mov	x13, x20
  40b5b4:	str	x11, [x13, #24]!
  40b5b8:	cbz	x11, 40b5f4 <ferror@plt+0xa054>
  40b5bc:	ldr	x12, [x20]
  40b5c0:	mov	x10, xzr
  40b5c4:	sub	x12, x12, #0x4
  40b5c8:	ldr	w14, [x12, x11, lsl #2]
  40b5cc:	cbnz	w14, 40b5e0 <ferror@plt+0xa040>
  40b5d0:	sub	x11, x11, #0x1
  40b5d4:	str	x11, [x13]
  40b5d8:	cbnz	x11, 40b5c8 <ferror@plt+0xa028>
  40b5dc:	b	40b5f8 <ferror@plt+0xa058>
  40b5e0:	ldr	x12, [x20, #8]
  40b5e4:	cmp	x11, x12
  40b5e8:	b.cs	40b600 <ferror@plt+0xa060>  // b.hs, b.nlast
  40b5ec:	str	x12, [x13]
  40b5f0:	b	40b600 <ferror@plt+0xa060>
  40b5f4:	mov	x10, xzr
  40b5f8:	strb	wzr, [x20, #40]
  40b5fc:	str	xzr, [x20, #8]
  40b600:	ldr	w8, [x8, #1128]
  40b604:	ldr	x11, [x19]
  40b608:	cmp	w8, w9
  40b60c:	cset	w8, ne  // ne = any
  40b610:	cmp	x10, #0x0
  40b614:	lsl	w20, w8, #3
  40b618:	cset	w8, ne  // ne = any
  40b61c:	str	w10, [x11]
  40b620:	str	x8, [x19, #24]
  40b624:	cbnz	w25, 40b4f8 <ferror@plt+0x9f58>
  40b628:	b	40b500 <ferror@plt+0x9f60>
  40b62c:	sub	sp, sp, #0x80
  40b630:	stp	x29, x30, [sp, #48]
  40b634:	stp	x26, x25, [sp, #64]
  40b638:	stp	x24, x23, [sp, #80]
  40b63c:	stp	x22, x21, [sp, #96]
  40b640:	stp	x20, x19, [sp, #112]
  40b644:	ldr	x8, [x1, #24]
  40b648:	add	x29, sp, #0x30
  40b64c:	cbz	x8, 40b788 <ferror@plt+0xa1e8>
  40b650:	ldr	x8, [x0, #24]
  40b654:	mov	x20, x5
  40b658:	mov	x19, x3
  40b65c:	mov	x23, x2
  40b660:	mov	x22, x0
  40b664:	cbz	x8, 40b79c <ferror@plt+0xa1fc>
  40b668:	ldr	x8, [x19, #32]
  40b66c:	mov	w9, #0x2                   	// #2
  40b670:	mov	x25, x4
  40b674:	mov	x21, x1
  40b678:	cmp	x8, #0x2
  40b67c:	csel	x24, x8, x9, hi  // hi = pmore
  40b680:	lsl	x0, x24, #2
  40b684:	bl	402e70 <ferror@plt+0x18d0>
  40b688:	stp	x0, xzr, [sp]
  40b68c:	mov	x0, x22
  40b690:	mov	x1, x21
  40b694:	mov	x2, x23
  40b698:	mov	x3, x25
  40b69c:	stp	xzr, x24, [sp, #24]
  40b6a0:	strb	wzr, [sp, #40]
  40b6a4:	str	xzr, [sp, #16]
  40b6a8:	bl	408820 <ferror@plt+0x7280>
  40b6ac:	mov	w24, w0
  40b6b0:	cbnz	w0, 40b914 <ferror@plt+0xa374>
  40b6b4:	cmp	x25, #0x0
  40b6b8:	csinc	x3, xzr, x20, eq  // eq = none
  40b6bc:	mov	x2, sp
  40b6c0:	mov	x0, x23
  40b6c4:	mov	x1, x21
  40b6c8:	bl	40759c <ferror@plt+0x5ffc>
  40b6cc:	mov	w24, w0
  40b6d0:	cbnz	w0, 40b914 <ferror@plt+0xa374>
  40b6d4:	ldr	x8, [x22, #8]
  40b6d8:	ldr	x9, [x22, #24]
  40b6dc:	ldr	x10, [sp, #8]
  40b6e0:	ldr	x11, [sp, #24]
  40b6e4:	sub	x12, x9, x8
  40b6e8:	cmp	x9, #0x0
  40b6ec:	sub	x9, x11, x10
  40b6f0:	csel	x12, xzr, x12, eq  // eq = none
  40b6f4:	cmp	x11, #0x0
  40b6f8:	csel	x9, xzr, x9, eq  // eq = none
  40b6fc:	cmp	x8, x10
  40b700:	csel	x0, x8, x10, hi  // hi = pmore
  40b704:	cmp	x12, x9
  40b708:	csel	x1, x12, x9, hi  // hi = pmore
  40b70c:	bl	402e40 <ferror@plt+0x18a0>
  40b710:	mov	w1, #0x1                   	// #1
  40b714:	bl	402e40 <ferror@plt+0x18a0>
  40b718:	adrp	x4, 406000 <ferror@plt+0x4a60>
  40b71c:	mov	x5, x0
  40b720:	add	x4, x4, #0xd58
  40b724:	mov	x1, sp
  40b728:	mov	w3, #0x1                   	// #1
  40b72c:	mov	x0, x22
  40b730:	mov	x2, x19
  40b734:	bl	406c30 <ferror@plt+0x5690>
  40b738:	mov	w24, w0
  40b73c:	cbnz	w0, 40b914 <ferror@plt+0xa374>
  40b740:	ldr	x8, [x19, #16]
  40b744:	cmp	x8, x20
  40b748:	b.cs	40b764 <ferror@plt+0xa1c4>  // b.hs, b.nlast
  40b74c:	ldr	x9, [x19, #24]
  40b750:	cbz	x9, 40b764 <ferror@plt+0xa1c4>
  40b754:	sub	x1, x20, x8
  40b758:	mov	x0, x19
  40b75c:	bl	40b000 <ferror@plt+0x9a60>
  40b760:	ldr	x8, [x19, #16]
  40b764:	ldrb	w23, [x19, #40]
  40b768:	ldrb	w22, [x22, #40]
  40b76c:	ldrb	w24, [x21, #40]
  40b770:	cmp	x8, x20
  40b774:	b.cs	40b7bc <ferror@plt+0xa21c>  // b.hs, b.nlast
  40b778:	sub	x1, x20, x8
  40b77c:	mov	x0, x19
  40b780:	bl	40b000 <ferror@plt+0x9a60>
  40b784:	b	40b898 <ferror@plt+0xa2f8>
  40b788:	mov	w0, #0x3                   	// #3
  40b78c:	mov	x1, xzr
  40b790:	bl	402bd4 <ferror@plt+0x1634>
  40b794:	mov	w24, w0
  40b798:	b	40b91c <ferror@plt+0xa37c>
  40b79c:	mov	w24, wzr
  40b7a0:	stp	xzr, x20, [x23, #8]
  40b7a4:	str	xzr, [x23, #24]
  40b7a8:	strb	wzr, [x23, #40]
  40b7ac:	stp	xzr, x20, [x19, #8]
  40b7b0:	str	xzr, [x19, #24]
  40b7b4:	strb	wzr, [x19, #40]
  40b7b8:	b	40b91c <ferror@plt+0xa37c>
  40b7bc:	b.eq	40b898 <ferror@plt+0xa2f8>  // b.none
  40b7c0:	ldr	x21, [x19, #8]
  40b7c4:	cbz	x21, 40b7f0 <ferror@plt+0xa250>
  40b7c8:	mov	w1, #0x8                   	// #8
  40b7cc:	mov	x0, x20
  40b7d0:	bl	402e40 <ferror@plt+0x18a0>
  40b7d4:	mov	x8, #0xe38f                	// #58255
  40b7d8:	movk	x8, #0x8e38, lsl #16
  40b7dc:	movk	x8, #0x38e3, lsl #32
  40b7e0:	movk	x8, #0xe38e, lsl #48
  40b7e4:	umulh	x8, x0, x8
  40b7e8:	sub	x8, x21, x8, lsr #3
  40b7ec:	b	40b7f4 <ferror@plt+0xa254>
  40b7f0:	mov	x8, xzr
  40b7f4:	ldr	x9, [x19, #24]
  40b7f8:	sub	x25, x21, x8
  40b7fc:	stp	x25, x20, [x19, #8]
  40b800:	cbz	x9, 40b898 <ferror@plt+0xa2f8>
  40b804:	mov	x10, #0xe38f                	// #58255
  40b808:	movk	x10, #0x8e38, lsl #16
  40b80c:	movk	x10, #0x38e3, lsl #32
  40b810:	movk	x10, #0xe38e, lsl #48
  40b814:	sub	x26, x9, x8
  40b818:	ldr	x21, [x19]
  40b81c:	umulh	x9, x20, x10
  40b820:	lsr	x9, x9, #3
  40b824:	add	x9, x9, x9, lsl #3
  40b828:	mov	w11, #0x9                   	// #9
  40b82c:	subs	x9, x20, x9
  40b830:	add	x1, x21, x8, lsl #2
  40b834:	sub	x8, x11, x9
  40b838:	lsl	x2, x26, #2
  40b83c:	mov	x0, x21
  40b840:	str	x26, [x19, #24]
  40b844:	csel	x20, xzr, x8, eq  // eq = none
  40b848:	bl	401260 <memmove@plt>
  40b84c:	cbz	x26, 40b880 <ferror@plt+0xa2e0>
  40b850:	adrp	x8, 418000 <ferror@plt+0x16a60>
  40b854:	add	x8, x8, #0x7d8
  40b858:	ldr	x8, [x8, x20, lsl #3]
  40b85c:	ldr	w9, [x21]
  40b860:	sdiv	w9, w9, w8
  40b864:	mul	w8, w9, w8
  40b868:	str	w8, [x21], #-4
  40b86c:	ldr	w8, [x21, x26, lsl #2]
  40b870:	cbnz	w8, 40b88c <ferror@plt+0xa2ec>
  40b874:	sub	x26, x26, #0x1
  40b878:	str	x26, [x19, #24]
  40b87c:	cbnz	x26, 40b86c <ferror@plt+0xa2cc>
  40b880:	strb	wzr, [x19, #40]
  40b884:	str	xzr, [x19, #8]
  40b888:	b	40b898 <ferror@plt+0xa2f8>
  40b88c:	cmp	x26, x25
  40b890:	b.cs	40b898 <ferror@plt+0xa2f8>  // b.hs, b.nlast
  40b894:	str	x25, [x19, #24]
  40b898:	ldr	x8, [x19, #24]
  40b89c:	cbz	x8, 40b8bc <ferror@plt+0xa31c>
  40b8a0:	ldr	x9, [x19]
  40b8a4:	sub	x9, x9, #0x4
  40b8a8:	ldr	w10, [x9, x8, lsl #2]
  40b8ac:	cbnz	w10, 40b8cc <ferror@plt+0xa32c>
  40b8b0:	sub	x8, x8, #0x1
  40b8b4:	str	x8, [x19, #24]
  40b8b8:	cbnz	x8, 40b8a8 <ferror@plt+0xa308>
  40b8bc:	mov	x8, xzr
  40b8c0:	strb	wzr, [x19, #40]
  40b8c4:	str	xzr, [x19, #8]
  40b8c8:	b	40b8f8 <ferror@plt+0xa358>
  40b8cc:	ldr	x9, [x19, #8]
  40b8d0:	cmp	x8, x9
  40b8d4:	b.cs	40b8e0 <ferror@plt+0xa340>  // b.hs, b.nlast
  40b8d8:	mov	x8, x9
  40b8dc:	str	x9, [x19, #24]
  40b8e0:	cmp	w24, #0x0
  40b8e4:	cset	w9, ne  // ne = any
  40b8e8:	cmp	w22, #0x0
  40b8ec:	cset	w10, ne  // ne = any
  40b8f0:	eor	w9, w10, w9
  40b8f4:	strb	w9, [x19, #40]
  40b8f8:	cmp	x8, #0x0
  40b8fc:	cset	w8, ne  // ne = any
  40b900:	cmp	w23, #0x0
  40b904:	cset	w9, ne  // ne = any
  40b908:	mov	w24, wzr
  40b90c:	and	w8, w9, w8
  40b910:	strb	w8, [x19, #40]
  40b914:	ldr	x0, [sp]
  40b918:	bl	401480 <free@plt>
  40b91c:	mov	w0, w24
  40b920:	ldp	x20, x19, [sp, #112]
  40b924:	ldp	x22, x21, [sp, #96]
  40b928:	ldp	x24, x23, [sp, #80]
  40b92c:	ldp	x26, x25, [sp, #64]
  40b930:	ldp	x29, x30, [sp, #48]
  40b934:	add	sp, sp, #0x80
  40b938:	ret
  40b93c:	sub	sp, sp, #0x160
  40b940:	stp	x29, x30, [sp, #256]
  40b944:	stp	x28, x27, [sp, #272]
  40b948:	stp	x26, x25, [sp, #288]
  40b94c:	stp	x24, x23, [sp, #304]
  40b950:	stp	x22, x21, [sp, #320]
  40b954:	stp	x20, x19, [sp, #336]
  40b958:	ldr	x8, [x2, #24]
  40b95c:	add	x29, sp, #0x100
  40b960:	cbz	x8, 40b978 <ferror@plt+0xa3d8>
  40b964:	ldrb	w9, [x1, #40]
  40b968:	mov	x21, x1
  40b96c:	cbz	w9, 40b980 <ferror@plt+0xa3e0>
  40b970:	mov	w0, wzr
  40b974:	b	40b9a4 <ferror@plt+0xa404>
  40b978:	mov	w0, #0x3                   	// #3
  40b97c:	b	40b9a4 <ferror@plt+0xa404>
  40b980:	ldr	x9, [x0, #8]
  40b984:	mov	x22, x0
  40b988:	cbnz	x9, 40b9a0 <ferror@plt+0xa400>
  40b98c:	ldr	x9, [x21, #8]
  40b990:	cbnz	x9, 40b9a0 <ferror@plt+0xa400>
  40b994:	ldr	x9, [x2, #8]
  40b998:	mov	x20, x2
  40b99c:	cbz	x9, 40b9d4 <ferror@plt+0xa434>
  40b9a0:	mov	w0, #0x1                   	// #1
  40b9a4:	mov	x1, xzr
  40b9a8:	bl	402bd4 <ferror@plt+0x1634>
  40b9ac:	mov	w22, w0
  40b9b0:	mov	w0, w22
  40b9b4:	ldp	x20, x19, [sp, #336]
  40b9b8:	ldp	x22, x21, [sp, #320]
  40b9bc:	ldp	x24, x23, [sp, #304]
  40b9c0:	ldp	x26, x25, [sp, #288]
  40b9c4:	ldp	x28, x27, [sp, #272]
  40b9c8:	ldp	x29, x30, [sp, #256]
  40b9cc:	add	sp, sp, #0x160
  40b9d0:	ret
  40b9d4:	ldr	x9, [x3, #32]
  40b9d8:	cmp	x8, #0x2
  40b9dc:	mov	w25, #0x2                   	// #2
  40b9e0:	csel	x23, x8, x25, hi  // hi = pmore
  40b9e4:	mov	x19, x3
  40b9e8:	cmp	x23, x9
  40b9ec:	b.ls	40ba08 <ferror@plt+0xa468>  // b.plast
  40b9f0:	ldr	x0, [x19]
  40b9f4:	lsl	x1, x23, #2
  40b9f8:	bl	402e90 <ferror@plt+0x18f0>
  40b9fc:	str	x0, [x19]
  40ba00:	str	x23, [x19, #32]
  40ba04:	ldr	x8, [x20, #24]
  40ba08:	cmp	x8, #0x2
  40ba0c:	csel	x23, x8, x25, hi  // hi = pmore
  40ba10:	lsl	x0, x23, #2
  40ba14:	bl	402e70 <ferror@plt+0x18d0>
  40ba18:	mov	x8, sp
  40ba1c:	stp	xzr, x23, [x29, #-80]
  40ba20:	sturb	wzr, [x29, #-64]
  40ba24:	stp	x0, xzr, [x29, #-104]
  40ba28:	stur	xzr, [x29, #-88]
  40ba2c:	str	x25, [sp, #88]
  40ba30:	stp	xzr, xzr, [sp, #64]
  40ba34:	str	x8, [sp, #56]
  40ba38:	ldr	x8, [x21, #24]
  40ba3c:	add	x9, x8, #0x1
  40ba40:	cmp	x9, #0x2
  40ba44:	csinc	x23, x25, x8, ls  // ls = plast
  40ba48:	lsl	x0, x23, #2
  40ba4c:	bl	402e70 <ferror@plt+0x18d0>
  40ba50:	mov	x24, x19
  40ba54:	str	xzr, [x24, #8]!
  40ba58:	ldr	x9, [x19]
  40ba5c:	mov	w8, #0x1                   	// #1
  40ba60:	stp	xzr, x23, [sp, #32]
  40ba64:	strb	wzr, [sp, #48]
  40ba68:	stp	x0, xzr, [sp, #8]
  40ba6c:	str	xzr, [sp, #24]
  40ba70:	strb	wzr, [sp, #96]
  40ba74:	stp	xzr, xzr, [sp, #64]
  40ba78:	str	w25, [sp]
  40ba7c:	str	x8, [sp, #80]
  40ba80:	strb	wzr, [x19, #40]
  40ba84:	stp	xzr, x8, [x19, #16]
  40ba88:	str	w8, [x9]
  40ba8c:	ldr	x1, [x20, #16]
  40ba90:	mov	x0, xzr
  40ba94:	bl	402e40 <ferror@plt+0x18a0>
  40ba98:	ldr	x8, [x22, #16]
  40ba9c:	mov	x1, x20
  40baa0:	cmp	x0, x8
  40baa4:	csel	x23, x0, x8, hi  // hi = pmore
  40baa8:	mov	x0, x22
  40baac:	mov	x2, x23
  40bab0:	bl	406ab4 <ferror@plt+0x5514>
  40bab4:	cmp	x0, #0x2
  40bab8:	csel	x25, x0, x25, hi  // hi = pmore
  40babc:	lsl	x0, x25, #2
  40bac0:	bl	402e70 <ferror@plt+0x18d0>
  40bac4:	stp	x0, xzr, [x29, #-56]
  40bac8:	sub	x2, x29, #0x38
  40bacc:	sub	x3, x29, #0x68
  40bad0:	mov	x0, x22
  40bad4:	mov	x1, x20
  40bad8:	mov	x4, xzr
  40badc:	mov	x5, x23
  40bae0:	stp	xzr, x25, [x29, #-32]
  40bae4:	sturb	wzr, [x29, #-16]
  40bae8:	stur	xzr, [x29, #-40]
  40baec:	bl	40b62c <ferror@plt+0xa08c>
  40baf0:	ldur	x8, [x29, #-56]
  40baf4:	mov	w22, w0
  40baf8:	mov	x0, x8
  40bafc:	bl	401480 <free@plt>
  40bb00:	cbnz	w22, 40bef8 <ferror@plt+0xa958>
  40bb04:	ldr	x8, [x21, #24]
  40bb08:	mov	w9, #0x2                   	// #2
  40bb0c:	cmp	x8, #0x2
  40bb10:	csel	x22, x8, x9, hi  // hi = pmore
  40bb14:	lsl	x0, x22, #2
  40bb18:	bl	402e70 <ferror@plt+0x18d0>
  40bb1c:	add	x8, sp, #0x68
  40bb20:	cmp	x8, x21
  40bb24:	stp	xzr, x22, [sp, #128]
  40bb28:	strb	wzr, [sp, #144]
  40bb2c:	stp	x0, xzr, [sp, #104]
  40bb30:	str	xzr, [sp, #120]
  40bb34:	b.eq	40bb84 <ferror@plt+0xa5e4>  // b.none
  40bb38:	ldr	x8, [x21, #24]
  40bb3c:	mov	w9, #0x2                   	// #2
  40bb40:	cmp	x8, #0x2
  40bb44:	csel	x23, x8, x9, hi  // hi = pmore
  40bb48:	cmp	x23, x22
  40bb4c:	b.ls	40bb64 <ferror@plt+0xa5c4>  // b.plast
  40bb50:	lsl	x1, x23, #2
  40bb54:	bl	402e90 <ferror@plt+0x18f0>
  40bb58:	str	x0, [sp, #104]
  40bb5c:	str	x23, [sp, #136]
  40bb60:	ldr	x8, [x21, #24]
  40bb64:	str	x8, [sp, #128]
  40bb68:	ldrb	w9, [x21, #40]
  40bb6c:	lsl	x2, x8, #2
  40bb70:	strb	w9, [sp, #144]
  40bb74:	ldur	q0, [x21, #8]
  40bb78:	stur	q0, [sp, #112]
  40bb7c:	ldr	x1, [x21]
  40bb80:	bl	401250 <memcpy@plt>
  40bb84:	mov	x26, #0xe38f                	// #58255
  40bb88:	movk	x26, #0x8e38, lsl #16
  40bb8c:	sub	x8, x29, #0x38
  40bb90:	movk	x26, #0x38e3, lsl #32
  40bb94:	adrp	x21, 407000 <ferror@plt+0x5a60>
  40bb98:	adrp	x25, 42c000 <ferror@plt+0x2aa60>
  40bb9c:	movk	x26, #0xe38e, lsl #48
  40bba0:	add	x21, x21, #0x59c
  40bba4:	add	x27, x8, #0x8
  40bba8:	mov	w28, #0x2                   	// #2
  40bbac:	b	40bc18 <ferror@plt+0xa678>
  40bbb0:	ldr	x9, [x20, #8]
  40bbb4:	sub	x1, x8, x9
  40bbb8:	bl	402e40 <ferror@plt+0x18a0>
  40bbbc:	mov	x1, x23
  40bbc0:	bl	402e40 <ferror@plt+0x18a0>
  40bbc4:	cmp	x0, #0x2
  40bbc8:	csel	x23, x0, x28, hi  // hi = pmore
  40bbcc:	lsl	x0, x23, #2
  40bbd0:	bl	402e70 <ferror@plt+0x18d0>
  40bbd4:	stur	x0, [x29, #-56]
  40bbd8:	add	x0, sp, #0x8
  40bbdc:	sub	x2, x29, #0x38
  40bbe0:	sub	x3, x29, #0x68
  40bbe4:	mov	x1, x20
  40bbe8:	mov	x4, xzr
  40bbec:	mov	x5, x22
  40bbf0:	stur	x23, [x29, #-24]
  40bbf4:	sturb	wzr, [x29, #-16]
  40bbf8:	stp	xzr, xzr, [x27, #8]
  40bbfc:	str	xzr, [x27]
  40bc00:	bl	40b62c <ferror@plt+0xa08c>
  40bc04:	ldur	x8, [x29, #-56]
  40bc08:	mov	w22, w0
  40bc0c:	mov	x0, x8
  40bc10:	bl	401480 <free@plt>
  40bc14:	cbnz	w22, 40bef0 <ferror@plt+0xa950>
  40bc18:	ldr	x8, [x25, #584]
  40bc1c:	ldr	w10, [x8, #1128]
  40bc20:	ldr	w9, [x8, #1132]
  40bc24:	ldr	x11, [sp, #128]
  40bc28:	cmp	w10, w9
  40bc2c:	ccmp	x11, #0x0, #0x4, eq  // eq = none
  40bc30:	b.eq	40bee0 <ferror@plt+0xa940>  // b.none
  40bc34:	add	x0, sp, #0x68
  40bc38:	add	x1, sp, #0x38
  40bc3c:	add	x2, sp, #0x68
  40bc40:	add	x3, sp, #0x8
  40bc44:	mov	x4, xzr
  40bc48:	bl	40b3e8 <ferror@plt+0x9e48>
  40bc4c:	cbnz	w0, 40bed8 <ferror@plt+0xa938>
  40bc50:	ldr	x8, [sp, #32]
  40bc54:	cmp	x8, #0x1
  40bc58:	b.ne	40bde8 <ferror@plt+0xa848>  // b.any
  40bc5c:	ldr	x8, [sp, #16]
  40bc60:	cbnz	x8, 40bde8 <ferror@plt+0xa848>
  40bc64:	ldr	x8, [sp, #8]
  40bc68:	ldr	w8, [x8]
  40bc6c:	cmp	w8, #0x1
  40bc70:	b.ne	40bde8 <ferror@plt+0xa848>  // b.any
  40bc74:	ldrb	w8, [sp, #48]
  40bc78:	cbnz	w8, 40bde8 <ferror@plt+0xa848>
  40bc7c:	ldr	x0, [x19, #8]
  40bc80:	ldur	x1, [x29, #-96]
  40bc84:	bl	402e40 <ferror@plt+0x18a0>
  40bc88:	mov	x22, x0
  40bc8c:	mov	w1, #0x8                   	// #8
  40bc90:	mov	x0, xzr
  40bc94:	bl	402e40 <ferror@plt+0x18a0>
  40bc98:	umulh	x8, x0, x26
  40bc9c:	lsr	x8, x8, #3
  40bca0:	cmp	x8, x22
  40bca4:	csel	x0, x8, x22, hi  // hi = pmore
  40bca8:	mov	w1, #0x1                   	// #1
  40bcac:	bl	402e40 <ferror@plt+0x18a0>
  40bcb0:	ldr	x8, [x19, #24]
  40bcb4:	mov	x22, x0
  40bcb8:	cbz	x8, 40bcc8 <ferror@plt+0xa728>
  40bcbc:	ldr	x9, [x24]
  40bcc0:	sub	x0, x8, x9
  40bcc4:	b	40bccc <ferror@plt+0xa72c>
  40bcc8:	mov	x0, xzr
  40bccc:	ldur	x8, [x29, #-80]
  40bcd0:	ldur	x9, [x29, #-96]
  40bcd4:	cmp	x8, #0x0
  40bcd8:	sub	x9, x8, x9
  40bcdc:	csel	x1, xzr, x9, eq  // eq = none
  40bce0:	bl	402e40 <ferror@plt+0x18a0>
  40bce4:	mov	x1, x22
  40bce8:	bl	402e40 <ferror@plt+0x18a0>
  40bcec:	mov	x5, x0
  40bcf0:	sub	x1, x29, #0x68
  40bcf4:	add	x2, sp, #0x8
  40bcf8:	mov	x0, x19
  40bcfc:	mov	x3, xzr
  40bd00:	mov	x4, x21
  40bd04:	bl	406c30 <ferror@plt+0x5690>
  40bd08:	cbnz	w0, 40bed8 <ferror@plt+0xa938>
  40bd0c:	ldr	x1, [x20, #16]
  40bd10:	mov	x0, xzr
  40bd14:	bl	402e40 <ferror@plt+0x18a0>
  40bd18:	ldp	x8, x9, [sp, #16]
  40bd1c:	ldr	x1, [x20, #8]
  40bd20:	cmp	x0, x9
  40bd24:	csel	x22, x0, x9, hi  // hi = pmore
  40bd28:	mov	x0, x8
  40bd2c:	bl	402e40 <ferror@plt+0x18a0>
  40bd30:	mov	x23, x0
  40bd34:	mov	w1, #0x8                   	// #8
  40bd38:	mov	x0, x22
  40bd3c:	bl	402e40 <ferror@plt+0x18a0>
  40bd40:	umulh	x8, x0, x26
  40bd44:	lsr	x8, x8, #3
  40bd48:	cmp	x8, x23
  40bd4c:	csel	x0, x8, x23, hi  // hi = pmore
  40bd50:	mov	w1, #0x1                   	// #1
  40bd54:	bl	402e40 <ferror@plt+0x18a0>
  40bd58:	ldr	x9, [sp, #32]
  40bd5c:	ldr	x10, [sp, #16]
  40bd60:	ldr	x8, [x20, #24]
  40bd64:	mov	x23, x0
  40bd68:	cmp	x9, #0x0
  40bd6c:	sub	x10, x9, x10
  40bd70:	csel	x0, xzr, x10, eq  // eq = none
  40bd74:	cbz	x8, 40bd84 <ferror@plt+0xa7e4>
  40bd78:	ldr	x9, [x20, #8]
  40bd7c:	sub	x1, x8, x9
  40bd80:	b	40bd88 <ferror@plt+0xa7e8>
  40bd84:	mov	x1, xzr
  40bd88:	bl	402e40 <ferror@plt+0x18a0>
  40bd8c:	mov	x1, x23
  40bd90:	bl	402e40 <ferror@plt+0x18a0>
  40bd94:	cmp	x0, #0x2
  40bd98:	csel	x23, x0, x28, hi  // hi = pmore
  40bd9c:	lsl	x0, x23, #2
  40bda0:	bl	402e70 <ferror@plt+0x18d0>
  40bda4:	stur	x0, [x29, #-56]
  40bda8:	add	x0, sp, #0x8
  40bdac:	sub	x2, x29, #0x38
  40bdb0:	mov	x1, x20
  40bdb4:	mov	x3, x19
  40bdb8:	mov	x4, xzr
  40bdbc:	mov	x5, x22
  40bdc0:	stur	x23, [x29, #-24]
  40bdc4:	sturb	wzr, [x29, #-16]
  40bdc8:	stp	xzr, xzr, [x27, #8]
  40bdcc:	str	xzr, [x27]
  40bdd0:	bl	40b62c <ferror@plt+0xa08c>
  40bdd4:	ldur	x8, [x29, #-56]
  40bdd8:	mov	w22, w0
  40bddc:	mov	x0, x8
  40bde0:	bl	401480 <free@plt>
  40bde4:	cbnz	w22, 40bef0 <ferror@plt+0xa950>
  40bde8:	ldur	x0, [x29, #-96]
  40bdec:	mov	x1, x0
  40bdf0:	bl	402e40 <ferror@plt+0x18a0>
  40bdf4:	mov	x22, x0
  40bdf8:	mov	w1, #0x8                   	// #8
  40bdfc:	mov	x0, xzr
  40be00:	bl	402e40 <ferror@plt+0x18a0>
  40be04:	umulh	x8, x0, x26
  40be08:	lsr	x8, x8, #3
  40be0c:	cmp	x8, x22
  40be10:	csel	x0, x8, x22, hi  // hi = pmore
  40be14:	mov	w1, #0x1                   	// #1
  40be18:	bl	402e40 <ferror@plt+0x18a0>
  40be1c:	ldur	x8, [x29, #-80]
  40be20:	ldur	x9, [x29, #-96]
  40be24:	mov	x22, x0
  40be28:	cmp	x8, #0x0
  40be2c:	sub	x9, x8, x9
  40be30:	csel	x0, xzr, x9, eq  // eq = none
  40be34:	mov	x1, x0
  40be38:	bl	402e40 <ferror@plt+0x18a0>
  40be3c:	mov	x1, x22
  40be40:	bl	402e40 <ferror@plt+0x18a0>
  40be44:	mov	x5, x0
  40be48:	sub	x0, x29, #0x68
  40be4c:	sub	x1, x29, #0x68
  40be50:	add	x2, sp, #0x8
  40be54:	mov	x3, xzr
  40be58:	mov	x4, x21
  40be5c:	bl	406c30 <ferror@plt+0x5690>
  40be60:	cbnz	w0, 40bed8 <ferror@plt+0xa938>
  40be64:	ldr	x1, [x20, #16]
  40be68:	mov	x0, xzr
  40be6c:	bl	402e40 <ferror@plt+0x18a0>
  40be70:	ldp	x8, x9, [sp, #16]
  40be74:	ldr	x1, [x20, #8]
  40be78:	cmp	x0, x9
  40be7c:	csel	x22, x0, x9, hi  // hi = pmore
  40be80:	mov	x0, x8
  40be84:	bl	402e40 <ferror@plt+0x18a0>
  40be88:	mov	x23, x0
  40be8c:	mov	w1, #0x8                   	// #8
  40be90:	mov	x0, x22
  40be94:	bl	402e40 <ferror@plt+0x18a0>
  40be98:	umulh	x8, x0, x26
  40be9c:	lsr	x8, x8, #3
  40bea0:	cmp	x8, x23
  40bea4:	csel	x0, x8, x23, hi  // hi = pmore
  40bea8:	mov	w1, #0x1                   	// #1
  40beac:	bl	402e40 <ferror@plt+0x18a0>
  40beb0:	ldr	x9, [sp, #32]
  40beb4:	ldr	x10, [sp, #16]
  40beb8:	ldr	x8, [x20, #24]
  40bebc:	mov	x23, x0
  40bec0:	cmp	x9, #0x0
  40bec4:	sub	x10, x9, x10
  40bec8:	csel	x0, xzr, x10, eq  // eq = none
  40becc:	cbnz	x8, 40bbb0 <ferror@plt+0xa610>
  40bed0:	mov	x1, xzr
  40bed4:	b	40bbb8 <ferror@plt+0xa618>
  40bed8:	mov	w22, w0
  40bedc:	b	40bef0 <ferror@plt+0xa950>
  40bee0:	ldr	w8, [x8, #1128]
  40bee4:	cmp	w8, w9
  40bee8:	cset	w8, ne  // ne = any
  40beec:	lsl	w22, w8, #3
  40bef0:	ldr	x0, [sp, #104]
  40bef4:	bl	401480 <free@plt>
  40bef8:	ldr	x0, [sp, #8]
  40befc:	bl	401480 <free@plt>
  40bf00:	ldur	x0, [x29, #-104]
  40bf04:	bl	401480 <free@plt>
  40bf08:	b	40b9b0 <ferror@plt+0xa410>
  40bf0c:	stp	x29, x30, [sp, #-64]!
  40bf10:	str	x23, [sp, #16]
  40bf14:	ldr	x23, [x0, #24]
  40bf18:	ldr	x8, [x2, #32]
  40bf1c:	stp	x22, x21, [sp, #32]
  40bf20:	stp	x20, x19, [sp, #48]
  40bf24:	add	x9, x23, #0x1
  40bf28:	mov	x19, x2
  40bf2c:	mov	x22, x0
  40bf30:	cmp	x9, x8
  40bf34:	mov	x21, x1
  40bf38:	mov	x29, sp
  40bf3c:	b.ls	40bf6c <ferror@plt+0xa9cc>  // b.plast
  40bf40:	cmp	x9, #0x2
  40bf44:	mov	w10, #0x2                   	// #2
  40bf48:	csel	x20, x9, x10, hi  // hi = pmore
  40bf4c:	cmp	x20, x8
  40bf50:	b.ls	40bf6c <ferror@plt+0xa9cc>  // b.plast
  40bf54:	ldr	x0, [x19]
  40bf58:	lsl	x1, x20, #2
  40bf5c:	bl	402e90 <ferror@plt+0x18f0>
  40bf60:	mov	x8, x20
  40bf64:	str	x0, [x19]
  40bf68:	str	x20, [x19, #32]
  40bf6c:	ldr	x20, [x19]
  40bf70:	lsl	x2, x8, #2
  40bf74:	mov	w1, wzr
  40bf78:	mov	x0, x20
  40bf7c:	bl	401360 <memset@plt>
  40bf80:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40bf84:	ldr	x8, [x8, #584]
  40bf88:	mov	x9, xzr
  40bf8c:	ldr	w10, [x8, #1128]
  40bf90:	ldr	w11, [x8, #1132]
  40bf94:	cbz	x23, 40bff0 <ferror@plt+0xaa50>
  40bf98:	cmp	w10, w11
  40bf9c:	mov	x10, x9
  40bfa0:	b.ne	40bff4 <ferror@plt+0xaa54>  // b.any
  40bfa4:	ldr	x12, [x22]
  40bfa8:	mov	w13, #0xca00                	// #51712
  40bfac:	mov	x10, xzr
  40bfb0:	mov	x9, xzr
  40bfb4:	movk	w13, #0x3b9a, lsl #16
  40bfb8:	lsl	x11, x10, #2
  40bfbc:	ldrsw	x14, [x12, x11]
  40bfc0:	add	x10, x10, #0x1
  40bfc4:	cmp	x10, x23
  40bfc8:	madd	x14, x14, x21, x9
  40bfcc:	udiv	x9, x14, x13
  40bfd0:	msub	w14, w9, w13, w14
  40bfd4:	str	w14, [x20, x11]
  40bfd8:	ldr	w14, [x8, #1128]
  40bfdc:	ldr	w11, [x8, #1132]
  40bfe0:	b.cs	40bff4 <ferror@plt+0xaa54>  // b.hs, b.nlast
  40bfe4:	cmp	w14, w11
  40bfe8:	b.eq	40bfb8 <ferror@plt+0xaa18>  // b.none
  40bfec:	b	40bff4 <ferror@plt+0xaa54>
  40bff0:	mov	x10, x9
  40bff4:	ldr	w12, [x8, #1128]
  40bff8:	cmp	w12, w11
  40bffc:	b.ne	40c018 <ferror@plt+0xaa78>  // b.any
  40c000:	cmp	x9, #0x0
  40c004:	str	w9, [x20, x10, lsl #2]
  40c008:	cinc	x9, x23, ne  // ne = any
  40c00c:	str	x9, [x19, #24]
  40c010:	cbnz	x9, 40c020 <ferror@plt+0xaa80>
  40c014:	b	40c038 <ferror@plt+0xaa98>
  40c018:	ldr	x9, [x19, #24]
  40c01c:	cbz	x9, 40c038 <ferror@plt+0xaa98>
  40c020:	sub	x10, x20, #0x4
  40c024:	ldr	w11, [x10, x9, lsl #2]
  40c028:	cbnz	w11, 40c044 <ferror@plt+0xaaa4>
  40c02c:	sub	x9, x9, #0x1
  40c030:	str	x9, [x19, #24]
  40c034:	cbnz	x9, 40c024 <ferror@plt+0xaa84>
  40c038:	strb	wzr, [x19, #40]
  40c03c:	str	xzr, [x19, #8]
  40c040:	b	40c054 <ferror@plt+0xaab4>
  40c044:	ldr	x10, [x19, #8]
  40c048:	cmp	x9, x10
  40c04c:	b.cs	40c054 <ferror@plt+0xaab4>  // b.hs, b.nlast
  40c050:	str	x10, [x19, #24]
  40c054:	ldr	w9, [x8, #1128]
  40c058:	ldr	w8, [x8, #1132]
  40c05c:	ldp	x20, x19, [sp, #48]
  40c060:	ldp	x22, x21, [sp, #32]
  40c064:	ldr	x23, [sp, #16]
  40c068:	cmp	w9, w8
  40c06c:	cset	w8, ne  // ne = any
  40c070:	lsl	w0, w8, #3
  40c074:	ldp	x29, x30, [sp], #64
  40c078:	ret
  40c07c:	stp	x29, x30, [sp, #-96]!
  40c080:	str	x27, [sp, #16]
  40c084:	stp	x26, x25, [sp, #32]
  40c088:	stp	x24, x23, [sp, #48]
  40c08c:	stp	x22, x21, [sp, #64]
  40c090:	stp	x20, x19, [sp, #80]
  40c094:	mov	x29, sp
  40c098:	cbz	x1, 40c1d4 <ferror@plt+0xac34>
  40c09c:	ldr	x8, [x0, #24]
  40c0a0:	mov	x20, x1
  40c0a4:	mov	x19, x0
  40c0a8:	cbz	x8, 40c170 <ferror@plt+0xabd0>
  40c0ac:	mov	x21, #0xe38f                	// #58255
  40c0b0:	movk	x21, #0x8e38, lsl #16
  40c0b4:	movk	x21, #0x38e3, lsl #32
  40c0b8:	movk	x21, #0xe38e, lsl #48
  40c0bc:	ldr	x24, [x19, #16]
  40c0c0:	umulh	x9, x20, x21
  40c0c4:	lsr	x9, x9, #3
  40c0c8:	mov	x26, x19
  40c0cc:	add	x9, x9, x9, lsl #3
  40c0d0:	ldr	x10, [x26, #8]!
  40c0d4:	sub	x25, x20, x9
  40c0d8:	umulh	x9, x24, x21
  40c0dc:	lsr	x9, x9, #3
  40c0e0:	add	x9, x9, x9, lsl #3
  40c0e4:	mov	w22, #0x9                   	// #9
  40c0e8:	subs	x9, x24, x9
  40c0ec:	mov	w1, #0x8                   	// #8
  40c0f0:	mov	x0, x20
  40c0f4:	csel	x23, x22, x9, eq  // eq = none
  40c0f8:	sub	x27, x8, x10
  40c0fc:	bl	402e40 <ferror@plt+0x18a0>
  40c100:	add	x9, x23, x25
  40c104:	umulh	x8, x0, x21
  40c108:	cmp	x9, #0x9
  40c10c:	lsr	x8, x8, #3
  40c110:	cset	w9, hi  // hi = pmore
  40c114:	sub	x8, x8, x9
  40c118:	csel	x1, x22, xzr, hi  // hi = pmore
  40c11c:	subs	x8, x8, x27
  40c120:	mov	x0, x19
  40c124:	csel	x22, xzr, x8, cc  // cc = lo, ul, last
  40c128:	bl	40b000 <ferror@plt+0x9a60>
  40c12c:	ldr	x23, [x19, #24]
  40c130:	mov	x0, x22
  40c134:	mov	x1, x23
  40c138:	bl	402e40 <ferror@plt+0x18a0>
  40c13c:	ldr	x8, [x19, #32]
  40c140:	cmp	x0, #0x2
  40c144:	mov	w9, #0x2                   	// #2
  40c148:	csel	x27, x0, x9, hi  // hi = pmore
  40c14c:	cmp	x27, x8
  40c150:	b.ls	40c1dc <ferror@plt+0xac3c>  // b.plast
  40c154:	ldr	x0, [x19]
  40c158:	lsl	x1, x27, #2
  40c15c:	bl	402e90 <ferror@plt+0x18f0>
  40c160:	mov	x21, x0
  40c164:	str	x0, [x19]
  40c168:	str	x27, [x19, #32]
  40c16c:	b	40c1e0 <ferror@plt+0xac40>
  40c170:	ldr	x8, [x19, #16]
  40c174:	mov	w1, #0x8                   	// #8
  40c178:	add	x0, x8, x20
  40c17c:	str	x0, [x19, #16]
  40c180:	bl	402e40 <ferror@plt+0x18a0>
  40c184:	mov	x8, #0xe38f                	// #58255
  40c188:	movk	x8, #0x8e38, lsl #16
  40c18c:	movk	x8, #0x38e3, lsl #32
  40c190:	movk	x8, #0xe38e, lsl #48
  40c194:	ldr	x9, [x19, #32]
  40c198:	umulh	x8, x0, x8
  40c19c:	lsr	x8, x8, #3
  40c1a0:	cmp	x8, #0x2
  40c1a4:	mov	w10, #0x2                   	// #2
  40c1a8:	csel	x20, x8, x10, hi  // hi = pmore
  40c1ac:	cmp	x20, x9
  40c1b0:	b.ls	40c1d4 <ferror@plt+0xac34>  // b.plast
  40c1b4:	ldr	x0, [x19]
  40c1b8:	lsl	x1, x20, #2
  40c1bc:	bl	402e90 <ferror@plt+0x18f0>
  40c1c0:	mov	x8, x0
  40c1c4:	mov	w0, wzr
  40c1c8:	str	x8, [x19]
  40c1cc:	str	x20, [x19, #32]
  40c1d0:	b	40c2f4 <ferror@plt+0xad54>
  40c1d4:	mov	w0, wzr
  40c1d8:	b	40c2f4 <ferror@plt+0xad54>
  40c1dc:	ldr	x21, [x19]
  40c1e0:	add	x0, x21, x23, lsl #2
  40c1e4:	lsl	x2, x22, #2
  40c1e8:	mov	w1, wzr
  40c1ec:	bl	401360 <memset@plt>
  40c1f0:	add	x23, x22, x23
  40c1f4:	adrp	x22, 42c000 <ferror@plt+0x2aa60>
  40c1f8:	str	x23, [x19, #24]
  40c1fc:	stp	xzr, xzr, [x26]
  40c200:	cbz	x25, 40c288 <ferror@plt+0xace8>
  40c204:	ldr	x8, [x22, #584]
  40c208:	ldr	w9, [x8, #1128]
  40c20c:	ldr	w13, [x8, #1132]
  40c210:	cbz	x23, 40c278 <ferror@plt+0xacd8>
  40c214:	cmp	w9, w13
  40c218:	b.ne	40c278 <ferror@plt+0xacd8>  // b.any
  40c21c:	adrp	x10, 418000 <ferror@plt+0x16a60>
  40c220:	mov	w11, #0x9                   	// #9
  40c224:	add	x10, x10, #0x7d8
  40c228:	sub	x11, x11, x25
  40c22c:	ldr	x9, [x10, x25, lsl #3]
  40c230:	ldr	x10, [x10, x11, lsl #3]
  40c234:	mov	x12, xzr
  40c238:	sub	x11, x21, #0x4
  40c23c:	mov	x14, x23
  40c240:	lsl	x13, x14, #2
  40c244:	ldrsw	x15, [x11, x13]
  40c248:	udiv	x16, x15, x9
  40c24c:	madd	w12, w12, w10, w16
  40c250:	str	w12, [x11, x13]
  40c254:	ldr	w17, [x8, #1128]
  40c258:	ldr	w13, [x8, #1132]
  40c25c:	sub	x12, x14, #0x2
  40c260:	cmp	x12, x23
  40c264:	b.cs	40c278 <ferror@plt+0xacd8>  // b.hs, b.nlast
  40c268:	msub	x12, x16, x9, x15
  40c26c:	cmp	w17, w13
  40c270:	sub	x14, x14, #0x1
  40c274:	b.eq	40c240 <ferror@plt+0xaca0>  // b.none
  40c278:	ldr	w8, [x8, #1128]
  40c27c:	cmp	w8, w13
  40c280:	cset	w8, ne  // ne = any
  40c284:	lsl	w25, w8, #3
  40c288:	add	x0, x24, x20
  40c28c:	mov	w1, #0x8                   	// #8
  40c290:	str	x0, [x19, #16]
  40c294:	bl	402e40 <ferror@plt+0x18a0>
  40c298:	mov	x8, #0xe38f                	// #58255
  40c29c:	movk	x8, #0x8e38, lsl #16
  40c2a0:	movk	x8, #0x38e3, lsl #32
  40c2a4:	movk	x8, #0xe38e, lsl #48
  40c2a8:	umulh	x8, x0, x8
  40c2ac:	lsr	x8, x8, #3
  40c2b0:	str	x8, [x19, #8]
  40c2b4:	cbz	x23, 40c2d0 <ferror@plt+0xad30>
  40c2b8:	sub	x9, x21, #0x4
  40c2bc:	ldr	w10, [x9, x23, lsl #2]
  40c2c0:	cbnz	w10, 40c310 <ferror@plt+0xad70>
  40c2c4:	sub	x23, x23, #0x1
  40c2c8:	str	x23, [x19, #24]
  40c2cc:	cbnz	x23, 40c2bc <ferror@plt+0xad1c>
  40c2d0:	strb	wzr, [x19, #40]
  40c2d4:	str	xzr, [x19, #8]
  40c2d8:	ldr	x8, [x22, #584]
  40c2dc:	ldr	w9, [x8, #1128]
  40c2e0:	ldr	w8, [x8, #1132]
  40c2e4:	cmp	w9, w8
  40c2e8:	ccmp	w25, #0x0, #0x0, ne  // ne = any
  40c2ec:	mov	w8, #0x8                   	// #8
  40c2f0:	csel	w0, w25, w8, ne  // ne = any
  40c2f4:	ldp	x20, x19, [sp, #80]
  40c2f8:	ldp	x22, x21, [sp, #64]
  40c2fc:	ldp	x24, x23, [sp, #48]
  40c300:	ldp	x26, x25, [sp, #32]
  40c304:	ldr	x27, [sp, #16]
  40c308:	ldp	x29, x30, [sp], #96
  40c30c:	ret
  40c310:	cmp	x23, x8
  40c314:	b.cs	40c2d8 <ferror@plt+0xad38>  // b.hs, b.nlast
  40c318:	str	x8, [x19, #24]
  40c31c:	b	40c2d8 <ferror@plt+0xad38>
  40c320:	stp	x29, x30, [sp, #-64]!
  40c324:	stp	x22, x21, [sp, #32]
  40c328:	adrp	x22, 42c000 <ferror@plt+0x2aa60>
  40c32c:	ldr	x8, [x22, #584]
  40c330:	stp	x24, x23, [sp, #16]
  40c334:	stp	x20, x19, [sp, #48]
  40c338:	tst	w2, #0x1
  40c33c:	ldrh	w10, [x8, #1142]
  40c340:	ldr	x8, [x8, #1104]
  40c344:	mov	w9, #0x20                  	// #32
  40c348:	mov	w11, #0x2e                  	// #46
  40c34c:	csel	w21, w11, w9, ne  // ne = any
  40c350:	sub	x9, x10, #0x1
  40c354:	mov	x19, x1
  40c358:	cmp	x8, x9
  40c35c:	mov	x20, x0
  40c360:	mov	x29, sp
  40c364:	b.cc	40c378 <ferror@plt+0xadd8>  // b.lo, b.ul, b.last
  40c368:	mov	w0, #0x5c                  	// #92
  40c36c:	bl	402b70 <ferror@plt+0x15d0>
  40c370:	mov	w0, #0xa                   	// #10
  40c374:	bl	402b70 <ferror@plt+0x15d0>
  40c378:	mov	w0, w21
  40c37c:	bl	402b70 <ferror@plt+0x15d0>
  40c380:	subs	x9, x19, #0x1
  40c384:	b.eq	40c39c <ferror@plt+0xadfc>  // b.none
  40c388:	cmp	x9, #0x3
  40c38c:	b.hi	40c3a4 <ferror@plt+0xae04>  // b.pmore
  40c390:	mov	x8, xzr
  40c394:	mov	w23, #0x1                   	// #1
  40c398:	b	40c424 <ferror@plt+0xae84>
  40c39c:	mov	w23, #0x1                   	// #1
  40c3a0:	b	40c440 <ferror@plt+0xaea0>
  40c3a4:	mov	w10, #0x1                   	// #1
  40c3a8:	and	x8, x9, #0xfffffffffffffffc
  40c3ac:	dup	v1.2d, x10
  40c3b0:	mov	x10, x8
  40c3b4:	mov	v0.16b, v1.16b
  40c3b8:	fmov	x12, d1
  40c3bc:	mov	x11, v1.d[1]
  40c3c0:	add	x12, x12, x12, lsl #2
  40c3c4:	fmov	x13, d0
  40c3c8:	lsl	x12, x12, #1
  40c3cc:	add	x11, x11, x11, lsl #2
  40c3d0:	add	x13, x13, x13, lsl #2
  40c3d4:	mov	x14, v0.d[1]
  40c3d8:	fmov	d1, x12
  40c3dc:	lsl	x11, x11, #1
  40c3e0:	lsl	x13, x13, #1
  40c3e4:	mov	v1.d[1], x11
  40c3e8:	add	x11, x14, x14, lsl #2
  40c3ec:	fmov	d0, x13
  40c3f0:	lsl	x11, x11, #1
  40c3f4:	subs	x10, x10, #0x4
  40c3f8:	mov	v0.d[1], x11
  40c3fc:	b.ne	40c3b8 <ferror@plt+0xae18>  // b.any
  40c400:	mov	x10, v1.d[1]
  40c404:	mov	x11, v0.d[1]
  40c408:	fmov	x12, d1
  40c40c:	fmov	x13, d0
  40c410:	mul	x12, x13, x12
  40c414:	mul	x10, x11, x10
  40c418:	cmp	x9, x8
  40c41c:	mul	x23, x12, x10
  40c420:	b.eq	40c43c <ferror@plt+0xae9c>  // b.none
  40c424:	mvn	x8, x8
  40c428:	add	x8, x8, x19
  40c42c:	add	x9, x23, x23, lsl #2
  40c430:	subs	x8, x8, #0x1
  40c434:	lsl	x23, x9, #1
  40c438:	b.ne	40c42c <ferror@plt+0xae8c>  // b.any
  40c43c:	cbz	x19, 40c4a0 <ferror@plt+0xaf00>
  40c440:	mov	x24, #0xcccccccccccccccc    	// #-3689348814741910324
  40c444:	movk	x24, #0xcccd
  40c448:	b	40c464 <ferror@plt+0xaec4>
  40c44c:	mov	w0, w21
  40c450:	bl	402b70 <ferror@plt+0x15d0>
  40c454:	umulh	x8, x23, x24
  40c458:	subs	x19, x19, #0x1
  40c45c:	lsr	x23, x8, #3
  40c460:	b.eq	40c4a0 <ferror@plt+0xaf00>  // b.none
  40c464:	ldr	x8, [x22, #584]
  40c468:	udiv	x9, x20, x23
  40c46c:	msub	x20, x9, x23, x20
  40c470:	and	w9, w9, #0xff
  40c474:	ldrh	w10, [x8, #1142]
  40c478:	ldr	x8, [x8, #1104]
  40c47c:	add	w21, w9, #0x30
  40c480:	sub	x10, x10, #0x1
  40c484:	cmp	x8, x10
  40c488:	b.cc	40c44c <ferror@plt+0xaeac>  // b.lo, b.ul, b.last
  40c48c:	mov	w0, #0x5c                  	// #92
  40c490:	bl	402b70 <ferror@plt+0x15d0>
  40c494:	mov	w0, #0xa                   	// #10
  40c498:	bl	402b70 <ferror@plt+0x15d0>
  40c49c:	b	40c44c <ferror@plt+0xaeac>
  40c4a0:	ldp	x20, x19, [sp, #48]
  40c4a4:	ldp	x22, x21, [sp, #32]
  40c4a8:	ldp	x24, x23, [sp, #16]
  40c4ac:	ldp	x29, x30, [sp], #64
  40c4b0:	ret
  40c4b4:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40c4b8:	ldr	x8, [x8, #584]
  40c4bc:	ldr	w12, [x8, #1128]
  40c4c0:	ldr	w9, [x8, #1132]
  40c4c4:	cbz	x2, 40c56c <ferror@plt+0xafcc>
  40c4c8:	cmp	w12, w9
  40c4cc:	b.ne	40c56c <ferror@plt+0xafcc>  // b.any
  40c4d0:	mov	w10, #0x3600                	// #13824
  40c4d4:	mov	w11, #0xc9ff                	// #51711
  40c4d8:	mov	x13, xzr
  40c4dc:	mov	w14, wzr
  40c4e0:	movk	w10, #0xc465, lsl #16
  40c4e4:	movk	w11, #0x3b9a, lsl #16
  40c4e8:	ldr	w15, [x0]
  40c4ec:	ldr	w16, [x1, x13, lsl #2]
  40c4f0:	add	x13, x13, #0x1
  40c4f4:	add	w14, w15, w14
  40c4f8:	add	w15, w14, w16
  40c4fc:	cmp	w15, w11
  40c500:	add	w16, w15, w10
  40c504:	csel	w16, w16, w15, gt
  40c508:	str	w16, [x0], #4
  40c50c:	ldr	w16, [x8, #1128]
  40c510:	cset	w14, gt
  40c514:	cmp	x13, x2
  40c518:	b.cs	40c524 <ferror@plt+0xaf84>  // b.hs, b.nlast
  40c51c:	cmp	w16, w12
  40c520:	b.eq	40c4e8 <ferror@plt+0xaf48>  // b.none
  40c524:	ldr	w12, [x8, #1128]
  40c528:	cmp	w15, w11
  40c52c:	b.le	40c570 <ferror@plt+0xafd0>
  40c530:	cmp	w12, w9
  40c534:	b.ne	40c570 <ferror@plt+0xafd0>  // b.any
  40c538:	mov	w12, #0x1                   	// #1
  40c53c:	ldr	w13, [x0]
  40c540:	add	w12, w13, w12
  40c544:	cmp	w12, w11
  40c548:	add	w13, w12, w10
  40c54c:	csel	w12, w13, w12, gt
  40c550:	str	w12, [x0], #4
  40c554:	ldr	w13, [x8, #1128]
  40c558:	cset	w12, gt
  40c55c:	b.le	40c570 <ferror@plt+0xafd0>
  40c560:	cmp	w13, w9
  40c564:	b.eq	40c53c <ferror@plt+0xaf9c>  // b.none
  40c568:	b	40c570 <ferror@plt+0xafd0>
  40c56c:	ldr	wzr, [x8, #1128]
  40c570:	ldr	w8, [x8, #1128]
  40c574:	cmp	w8, w9
  40c578:	cset	w8, ne  // ne = any
  40c57c:	lsl	w0, w8, #3
  40c580:	ret
  40c584:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40c588:	ldr	x8, [x8, #584]
  40c58c:	ldr	w11, [x8, #1128]
  40c590:	ldr	w9, [x8, #1132]
  40c594:	cbz	x2, 40c638 <ferror@plt+0xb098>
  40c598:	cmp	w11, w9
  40c59c:	b.ne	40c638 <ferror@plt+0xb098>  // b.any
  40c5a0:	mov	w10, #0xca00                	// #51712
  40c5a4:	mov	x12, xzr
  40c5a8:	mov	w13, wzr
  40c5ac:	movk	w10, #0x3b9a, lsl #16
  40c5b0:	ldr	w15, [x1, x12, lsl #2]
  40c5b4:	ldr	w14, [x0]
  40c5b8:	add	x12, x12, #0x1
  40c5bc:	add	w15, w15, w13
  40c5c0:	add	w16, w14, w10
  40c5c4:	cmp	w15, w14
  40c5c8:	csel	w16, w16, w14, gt
  40c5cc:	sub	w16, w16, w15
  40c5d0:	str	w16, [x0], #4
  40c5d4:	ldr	w16, [x8, #1128]
  40c5d8:	cset	w13, gt
  40c5dc:	cmp	x12, x2
  40c5e0:	b.cs	40c5ec <ferror@plt+0xb04c>  // b.hs, b.nlast
  40c5e4:	cmp	w16, w11
  40c5e8:	b.eq	40c5b0 <ferror@plt+0xb010>  // b.none
  40c5ec:	ldr	w11, [x8, #1128]
  40c5f0:	cmp	w15, w14
  40c5f4:	b.le	40c63c <ferror@plt+0xb09c>
  40c5f8:	cmp	w11, w9
  40c5fc:	b.ne	40c63c <ferror@plt+0xb09c>  // b.any
  40c600:	mov	w11, #0x1                   	// #1
  40c604:	ldr	w13, [x0]
  40c608:	add	w12, w13, w10
  40c60c:	cmp	w13, w11
  40c610:	csel	w12, w12, w13, lt  // lt = tstop
  40c614:	sub	w12, w12, w11
  40c618:	str	w12, [x0], #4
  40c61c:	ldr	w12, [x8, #1128]
  40c620:	cmp	w13, w11
  40c624:	cset	w11, lt  // lt = tstop
  40c628:	b.ge	40c63c <ferror@plt+0xb09c>  // b.tcont
  40c62c:	cmp	w12, w9
  40c630:	b.eq	40c604 <ferror@plt+0xb064>  // b.none
  40c634:	b	40c63c <ferror@plt+0xb09c>
  40c638:	ldr	wzr, [x8, #1128]
  40c63c:	ldr	w8, [x8, #1128]
  40c640:	cmp	w8, w9
  40c644:	cset	w8, ne  // ne = any
  40c648:	lsl	w0, w8, #3
  40c64c:	ret
  40c650:	sub	sp, sp, #0x70
  40c654:	add	x8, sp, #0x8
  40c658:	mov	w9, #0x2                   	// #2
  40c65c:	mov	w10, #0x1                   	// #1
  40c660:	stp	x29, x30, [sp, #64]
  40c664:	stp	x22, x21, [sp, #80]
  40c668:	stp	x20, x19, [sp, #96]
  40c66c:	strb	wzr, [sp, #56]
  40c670:	stp	x10, x9, [sp, #40]
  40c674:	stp	x8, xzr, [sp, #16]
  40c678:	str	xzr, [sp, #32]
  40c67c:	str	w10, [sp, #8]
  40c680:	ldr	x8, [x0, #8]
  40c684:	mov	x20, x0
  40c688:	mov	x21, x1
  40c68c:	mov	x0, xzr
  40c690:	mov	x1, x8
  40c694:	add	x29, sp, #0x40
  40c698:	mov	x19, x2
  40c69c:	bl	402e40 <ferror@plt+0x18a0>
  40c6a0:	mov	x22, x0
  40c6a4:	mov	w1, #0x8                   	// #8
  40c6a8:	mov	x0, x19
  40c6ac:	bl	402e40 <ferror@plt+0x18a0>
  40c6b0:	mov	x8, #0xe38f                	// #58255
  40c6b4:	movk	x8, #0x8e38, lsl #16
  40c6b8:	movk	x8, #0x38e3, lsl #32
  40c6bc:	movk	x8, #0xe38e, lsl #48
  40c6c0:	umulh	x8, x0, x8
  40c6c4:	lsr	x8, x8, #3
  40c6c8:	cmp	x8, x22
  40c6cc:	csel	x0, x8, x22, hi  // hi = pmore
  40c6d0:	mov	w1, #0x1                   	// #1
  40c6d4:	bl	402e40 <ferror@plt+0x18a0>
  40c6d8:	ldr	x8, [x20, #24]
  40c6dc:	mov	x22, x0
  40c6e0:	cbz	x8, 40c6f0 <ferror@plt+0xb150>
  40c6e4:	ldr	x9, [x20, #8]
  40c6e8:	sub	x1, x8, x9
  40c6ec:	b	40c6f4 <ferror@plt+0xb154>
  40c6f0:	mov	x1, xzr
  40c6f4:	mov	w0, #0x1                   	// #1
  40c6f8:	bl	402e40 <ferror@plt+0x18a0>
  40c6fc:	mov	x1, x22
  40c700:	bl	402e40 <ferror@plt+0x18a0>
  40c704:	adrp	x4, 408000 <ferror@plt+0x6a60>
  40c708:	mov	x5, x0
  40c70c:	add	x4, x4, #0x820
  40c710:	add	x0, sp, #0x10
  40c714:	mov	x1, x20
  40c718:	mov	x2, x21
  40c71c:	mov	x3, x19
  40c720:	bl	406c30 <ferror@plt+0x5690>
  40c724:	ldp	x20, x19, [sp, #96]
  40c728:	ldp	x22, x21, [sp, #80]
  40c72c:	ldp	x29, x30, [sp, #64]
  40c730:	add	sp, sp, #0x70
  40c734:	ret
  40c738:	sub	sp, sp, #0x70
  40c73c:	stp	x26, x25, [sp, #48]
  40c740:	stp	x24, x23, [sp, #64]
  40c744:	stp	x22, x21, [sp, #80]
  40c748:	adrp	x22, 416000 <ferror@plt+0x14a60>
  40c74c:	adrp	x21, 416000 <ferror@plt+0x14a60>
  40c750:	adrp	x26, 416000 <ferror@plt+0x14a60>
  40c754:	adrp	x23, 416000 <ferror@plt+0x14a60>
  40c758:	stp	x28, x27, [sp, #32]
  40c75c:	stp	x20, x19, [sp, #96]
  40c760:	mov	x19, x1
  40c764:	mov	w20, w0
  40c768:	mov	w27, wzr
  40c76c:	mov	w28, wzr
  40c770:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40c774:	add	x22, x22, #0x4a0
  40c778:	add	x21, x21, #0x300
  40c77c:	add	x26, x26, #0x280
  40c780:	adrp	x25, 42c000 <ferror@plt+0x2aa60>
  40c784:	add	x23, x23, #0x256
  40c788:	stp	x29, x30, [sp, #16]
  40c78c:	add	x29, sp, #0x10
  40c790:	str	wzr, [sp, #4]
  40c794:	str	wzr, [x8, #552]
  40c798:	b	40c7a4 <ferror@plt+0xb204>
  40c79c:	mov	w27, #0x1                   	// #1
  40c7a0:	mov	w28, #0x1                   	// #1
  40c7a4:	add	x4, sp, #0x4
  40c7a8:	mov	w0, w20
  40c7ac:	mov	x1, x19
  40c7b0:	mov	x2, x22
  40c7b4:	mov	x3, x21
  40c7b8:	bl	401440 <getopt_long@plt>
  40c7bc:	add	w8, w0, #0x1
  40c7c0:	cmp	w8, #0x79
  40c7c4:	b.hi	40ca14 <ferror@plt+0xb474>  // b.pmore
  40c7c8:	adr	x9, 40c79c <ferror@plt+0xb1fc>
  40c7cc:	ldrb	w10, [x26, x8]
  40c7d0:	add	x9, x9, x10, lsl #2
  40c7d4:	br	x9
  40c7d8:	ldr	x8, [x25, #584]
  40c7dc:	ldrh	w9, [x8, #1138]
  40c7e0:	orr	w9, w9, #0x80
  40c7e4:	strh	w9, [x8, #1138]
  40c7e8:	b	40c7a4 <ferror@plt+0xb204>
  40c7ec:	ldr	x8, [x25, #584]
  40c7f0:	ldr	x9, [x8, #1248]
  40c7f4:	ldrh	w10, [x8, #1138]
  40c7f8:	ldrb	w9, [x9]
  40c7fc:	orr	w10, w10, #0x8
  40c800:	strh	w10, [x8, #1138]
  40c804:	cmp	w9, #0x64
  40c808:	b.ne	40c7a4 <ferror@plt+0xb204>  // b.any
  40c80c:	b	40ca3c <ferror@plt+0xb49c>
  40c810:	ldr	x8, [x25, #584]
  40c814:	ldr	x9, [x8, #1248]
  40c818:	ldrh	w10, [x8, #1138]
  40c81c:	ldrb	w9, [x9]
  40c820:	orr	w10, w10, #0x40
  40c824:	strh	w10, [x8, #1138]
  40c828:	cmp	w9, #0x64
  40c82c:	b.ne	40c7a4 <ferror@plt+0xb204>  // b.any
  40c830:	b	40ca34 <ferror@plt+0xb494>
  40c834:	ldr	x8, [x25, #584]
  40c838:	ldr	x9, [x8, #1248]
  40c83c:	ldrh	w10, [x8, #1138]
  40c840:	ldrb	w9, [x9]
  40c844:	orr	w10, w10, #0x10
  40c848:	strh	w10, [x8, #1138]
  40c84c:	cmp	w9, #0x64
  40c850:	b.ne	40c7a4 <ferror@plt+0xb204>  // b.any
  40c854:	b	40ca1c <ferror@plt+0xb47c>
  40c858:	ldr	x8, [x25, #584]
  40c85c:	ldr	x0, [x8, #1256]
  40c860:	bl	4029c8 <ferror@plt+0x1428>
  40c864:	mov	w27, #0x1                   	// #1
  40c868:	b	40c7a4 <ferror@plt+0xb204>
  40c86c:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40c870:	ldr	x24, [x25, #584]
  40c874:	ldr	x0, [x8, #544]
  40c878:	add	x1, sp, #0x8
  40c87c:	str	x0, [x24, #1112]
  40c880:	bl	4044ec <ferror@plt+0x2f4c>
  40c884:	cbnz	w0, 40cac0 <ferror@plt+0xb520>
  40c888:	ldr	x1, [sp, #8]
  40c88c:	add	x24, x24, #0x4b8
  40c890:	mov	x0, x24
  40c894:	bl	401cd0 <ferror@plt+0x730>
  40c898:	mov	x0, x24
  40c89c:	mov	x1, x23
  40c8a0:	bl	401cd0 <ferror@plt+0x730>
  40c8a4:	ldr	x0, [sp, #8]
  40c8a8:	bl	401480 <free@plt>
  40c8ac:	b	40c7a4 <ferror@plt+0xb204>
  40c8b0:	ldr	x8, [x25, #584]
  40c8b4:	ldr	x9, [x8, #1248]
  40c8b8:	ldrh	w10, [x8, #1138]
  40c8bc:	ldrb	w9, [x9]
  40c8c0:	orr	w10, w10, #0x1
  40c8c4:	strh	w10, [x8, #1138]
  40c8c8:	cmp	w9, #0x64
  40c8cc:	b.eq	40c7a4 <ferror@plt+0xb204>  // b.none
  40c8d0:	b	40ca44 <ferror@plt+0xb4a4>
  40c8d4:	ldr	x8, [x25, #584]
  40c8d8:	ldrh	w9, [x8, #1138]
  40c8dc:	orr	w9, w9, #0x20
  40c8e0:	strh	w9, [x8, #1138]
  40c8e4:	b	40c7a4 <ferror@plt+0xb204>
  40c8e8:	ldr	x8, [x25, #584]
  40c8ec:	ldr	x9, [x8, #1248]
  40c8f0:	ldrh	w10, [x8, #1138]
  40c8f4:	ldrb	w9, [x9]
  40c8f8:	orr	w10, w10, #0x4
  40c8fc:	strh	w10, [x8, #1138]
  40c900:	cmp	w9, #0x64
  40c904:	b.ne	40c7a4 <ferror@plt+0xb204>  // b.any
  40c908:	b	40ca24 <ferror@plt+0xb484>
  40c90c:	ldr	x8, [x25, #584]
  40c910:	ldr	x9, [x8, #1248]
  40c914:	ldrh	w10, [x8, #1138]
  40c918:	ldrb	w9, [x9]
  40c91c:	orr	w10, w10, #0x2
  40c920:	strh	w10, [x8, #1138]
  40c924:	cmp	w9, #0x64
  40c928:	b.ne	40c7a4 <ferror@plt+0xb204>  // b.any
  40c92c:	b	40ca2c <ferror@plt+0xb48c>
  40c930:	ldr	x8, [x25, #584]
  40c934:	adrp	x9, 42c000 <ferror@plt+0x2aa60>
  40c938:	ldr	x1, [x9, #544]
  40c93c:	add	x24, x8, #0x4b8
  40c940:	mov	x0, x24
  40c944:	bl	401cd0 <ferror@plt+0x730>
  40c948:	mov	x0, x24
  40c94c:	mov	x1, x23
  40c950:	bl	401cd0 <ferror@plt+0x730>
  40c954:	b	40c7a4 <ferror@plt+0xb204>
  40c958:	tbz	w28, #0, 40c964 <ferror@plt+0xb3c4>
  40c95c:	mov	x0, xzr
  40c960:	bl	4029c8 <ferror@plt+0x1428>
  40c964:	tbnz	w27, #0, 40cae0 <ferror@plt+0xb540>
  40c968:	ldr	x21, [x25, #584]
  40c96c:	adrp	x23, 42c000 <ferror@plt+0x2aa60>
  40c970:	ldr	x8, [x21, #1216]
  40c974:	cmp	x8, #0x1
  40c978:	b.hi	40c98c <ferror@plt+0xb3ec>  // b.pmore
  40c97c:	ldr	x8, [x21, #1248]
  40c980:	ldrb	w8, [x8]
  40c984:	cmp	w8, #0x64
  40c988:	b.ne	40c998 <ferror@plt+0xb3f8>  // b.any
  40c98c:	ldrh	w8, [x21, #1138]
  40c990:	orr	w8, w8, #0x8
  40c994:	strh	w8, [x21, #1138]
  40c998:	ldrsw	x22, [x23, #552]
  40c99c:	ldr	x0, [x19, x22, lsl #3]
  40c9a0:	cbz	x0, 40c9bc <ferror@plt+0xb41c>
  40c9a4:	adrp	x1, 416000 <ferror@plt+0x14a60>
  40c9a8:	add	x1, x1, #0x4b0
  40c9ac:	bl	401450 <strcmp@plt>
  40c9b0:	cbnz	w0, 40c9bc <ferror@plt+0xb41c>
  40c9b4:	add	w22, w22, #0x1
  40c9b8:	str	w22, [x23, #552]
  40c9bc:	cmp	w22, w20
  40c9c0:	str	w22, [sp, #4]
  40c9c4:	b.ge	40ca0c <ferror@plt+0xb46c>  // b.tcont
  40c9c8:	add	x0, x21, #0x490
  40c9cc:	add	x1, x19, w22, sxtw #3
  40c9d0:	bl	401890 <ferror@plt+0x2f0>
  40c9d4:	ldr	w8, [sp, #4]
  40c9d8:	add	w8, w8, #0x1
  40c9dc:	cmp	w8, w20
  40c9e0:	str	w8, [sp, #4]
  40c9e4:	b.ge	40ca0c <ferror@plt+0xb46c>  // b.tcont
  40c9e8:	ldr	x9, [x25, #584]
  40c9ec:	add	x1, x19, w8, sxtw #3
  40c9f0:	add	x0, x9, #0x490
  40c9f4:	bl	401890 <ferror@plt+0x2f0>
  40c9f8:	ldr	w8, [sp, #4]
  40c9fc:	add	w8, w8, #0x1
  40ca00:	cmp	w8, w20
  40ca04:	str	w8, [sp, #4]
  40ca08:	b.lt	40c9e8 <ferror@plt+0xb448>  // b.tstop
  40ca0c:	mov	w0, wzr
  40ca10:	b	40cac0 <ferror@plt+0xb520>
  40ca14:	mov	w0, #0x4                   	// #4
  40ca18:	b	40cac0 <ferror@plt+0xb520>
  40ca1c:	mov	w2, #0x6c                  	// #108
  40ca20:	b	40ca48 <ferror@plt+0xb4a8>
  40ca24:	mov	w2, #0x73                  	// #115
  40ca28:	b	40ca48 <ferror@plt+0xb4a8>
  40ca2c:	mov	w2, #0x77                  	// #119
  40ca30:	b	40ca48 <ferror@plt+0xb4a8>
  40ca34:	mov	w2, #0x67                  	// #103
  40ca38:	b	40ca48 <ferror@plt+0xb4a8>
  40ca3c:	mov	w2, #0x71                  	// #113
  40ca40:	b	40ca48 <ferror@plt+0xb4a8>
  40ca44:	mov	w2, #0x78                  	// #120
  40ca48:	mov	w8, #0x5                   	// #5
  40ca4c:	cmp	w2, #0x67
  40ca50:	str	w8, [sp, #4]
  40ca54:	b.eq	40caac <ferror@plt+0xb50c>  // b.none
  40ca58:	mov	w8, #0x6                   	// #6
  40ca5c:	cmp	w2, #0x6c
  40ca60:	str	w8, [sp, #4]
  40ca64:	b.eq	40caac <ferror@plt+0xb50c>  // b.none
  40ca68:	mov	w8, #0x7                   	// #7
  40ca6c:	cmp	w2, #0x71
  40ca70:	str	w8, [sp, #4]
  40ca74:	b.eq	40caac <ferror@plt+0xb50c>  // b.none
  40ca78:	mov	w8, #0x8                   	// #8
  40ca7c:	cmp	w2, #0x73
  40ca80:	str	w8, [sp, #4]
  40ca84:	b.eq	40caac <ferror@plt+0xb50c>  // b.none
  40ca88:	mov	w8, #0x9                   	// #9
  40ca8c:	cmp	w2, #0x77
  40ca90:	str	w8, [sp, #4]
  40ca94:	b.eq	40caac <ferror@plt+0xb50c>  // b.none
  40ca98:	cmp	w2, #0x78
  40ca9c:	mov	w8, #0xb                   	// #11
  40caa0:	cinc	w9, w8, ne  // ne = any
  40caa4:	cinc	x8, x8, ne  // ne = any
  40caa8:	str	w9, [sp, #4]
  40caac:	lsl	x8, x8, #5
  40cab0:	ldr	x3, [x21, x8]
  40cab4:	mov	w0, #0x9                   	// #9
  40cab8:	mov	x1, xzr
  40cabc:	bl	402bd4 <ferror@plt+0x1634>
  40cac0:	ldp	x20, x19, [sp, #96]
  40cac4:	ldp	x22, x21, [sp, #80]
  40cac8:	ldp	x24, x23, [sp, #64]
  40cacc:	ldp	x26, x25, [sp, #48]
  40cad0:	ldp	x28, x27, [sp, #32]
  40cad4:	ldp	x29, x30, [sp, #16]
  40cad8:	add	sp, sp, #0x70
  40cadc:	ret
  40cae0:	mov	w0, wzr
  40cae4:	bl	401290 <exit@plt>
  40cae8:	sub	sp, sp, #0x70
  40caec:	add	x8, x0, #0x130
  40caf0:	add	x9, x0, #0x180
  40caf4:	tst	w2, #0x1
  40caf8:	stp	x29, x30, [sp, #64]
  40cafc:	stp	x20, x19, [sp, #96]
  40cb00:	csel	x20, x8, x9, ne  // ne = any
  40cb04:	ldr	x8, [x20, #8]
  40cb08:	add	x9, x0, #0x158
  40cb0c:	add	x10, x0, #0x1a8
  40cb10:	add	x29, sp, #0x40
  40cb14:	csel	x19, x9, x10, ne  // ne = any
  40cb18:	str	x21, [sp, #80]
  40cb1c:	mov	w21, w2
  40cb20:	stp	x1, x8, [x29, #-16]
  40cb24:	sub	x1, x29, #0x10
  40cb28:	add	x2, x29, #0x18
  40cb2c:	mov	x0, x19
  40cb30:	bl	402014 <ferror@plt+0xa74>
  40cb34:	tbz	w0, #0, 40cb74 <ferror@plt+0xb5d4>
  40cb38:	and	w1, w21, #0x1
  40cb3c:	mov	x0, sp
  40cb40:	bl	41098c <ferror@plt+0xf3ec>
  40cb44:	mov	x1, sp
  40cb48:	mov	x0, x20
  40cb4c:	bl	401890 <ferror@plt+0x2f0>
  40cb50:	ldr	x1, [x29, #24]
  40cb54:	mov	x0, x19
  40cb58:	bl	401f2c <ferror@plt+0x98c>
  40cb5c:	ldur	x8, [x29, #-16]
  40cb60:	mov	x19, x0
  40cb64:	mov	x0, x8
  40cb68:	bl	402eb0 <ferror@plt+0x1910>
  40cb6c:	str	x0, [x19]
  40cb70:	b	40cb84 <ferror@plt+0xb5e4>
  40cb74:	ldr	x1, [x29, #24]
  40cb78:	mov	x0, x19
  40cb7c:	bl	401f2c <ferror@plt+0x98c>
  40cb80:	mov	x19, x0
  40cb84:	ldr	x0, [x19, #8]
  40cb88:	ldp	x20, x19, [sp, #96]
  40cb8c:	ldr	x21, [sp, #80]
  40cb90:	ldp	x29, x30, [sp, #64]
  40cb94:	add	sp, sp, #0x70
  40cb98:	ret
  40cb9c:	stp	x29, x30, [sp, #-32]!
  40cba0:	str	x19, [sp, #16]
  40cba4:	mov	x19, x0
  40cba8:	add	x0, x0, #0x8
  40cbac:	mov	x29, sp
  40cbb0:	bl	405508 <ferror@plt+0x3f68>
  40cbb4:	ldr	x8, [x19, #32]
  40cbb8:	cbz	x8, 40cbc8 <ferror@plt+0xb628>
  40cbbc:	ldrb	w8, [x19, #48]
  40cbc0:	eor	w8, w8, #0x1
  40cbc4:	strb	w8, [x19, #48]
  40cbc8:	ldr	x19, [sp, #16]
  40cbcc:	ldp	x29, x30, [sp], #32
  40cbd0:	ret
  40cbd4:	stp	x29, x30, [sp, #-32]!
  40cbd8:	str	x19, [sp, #16]
  40cbdc:	mov	x19, x0
  40cbe0:	mov	x0, x1
  40cbe4:	mov	x29, sp
  40cbe8:	bl	404714 <ferror@plt+0x3174>
  40cbec:	cbz	x0, 40cbfc <ferror@plt+0xb65c>
  40cbf0:	ldr	x19, [sp, #16]
  40cbf4:	ldp	x29, x30, [sp], #32
  40cbf8:	ret
  40cbfc:	add	x0, x19, #0x8
  40cc00:	ldr	x19, [sp, #16]
  40cc04:	ldp	x29, x30, [sp], #32
  40cc08:	b	404738 <ferror@plt+0x3198>
  40cc0c:	stp	x29, x30, [sp, #-32]!
  40cc10:	stp	x20, x19, [sp, #16]
  40cc14:	add	x20, x0, #0x8
  40cc18:	mov	x0, x20
  40cc1c:	mov	x29, sp
  40cc20:	mov	x19, x1
  40cc24:	bl	405508 <ferror@plt+0x3f68>
  40cc28:	ldr	x1, [x19, #16]
  40cc2c:	mov	x0, x20
  40cc30:	ldp	x20, x19, [sp, #16]
  40cc34:	ldp	x29, x30, [sp], #32
  40cc38:	b	404928 <ferror@plt+0x3388>
  40cc3c:	sub	sp, sp, #0x50
  40cc40:	mov	w8, #0xa                   	// #10
  40cc44:	mov	w2, #0x318                 	// #792
  40cc48:	mov	w1, wzr
  40cc4c:	stp	x29, x30, [sp, #32]
  40cc50:	str	x21, [sp, #48]
  40cc54:	stp	x20, x19, [sp, #64]
  40cc58:	add	x29, sp, #0x20
  40cc5c:	mov	x19, x0
  40cc60:	str	x8, [sp]
  40cc64:	bl	401360 <memset@plt>
  40cc68:	add	x20, x19, #0x18
  40cc6c:	mov	w1, #0x8                   	// #8
  40cc70:	mov	x0, x20
  40cc74:	mov	x2, xzr
  40cc78:	stp	xzr, xzr, [sp, #16]
  40cc7c:	str	xzr, [sp, #8]
  40cc80:	str	xzr, [x29, #24]
  40cc84:	bl	4016bc <ferror@plt+0x11c>
  40cc88:	mov	x1, sp
  40cc8c:	mov	x0, x20
  40cc90:	bl	401890 <ferror@plt+0x2f0>
  40cc94:	ldr	x8, [sp]
  40cc98:	add	x20, x19, #0x40
  40cc9c:	mov	w9, #0x1                   	// #1
  40cca0:	mov	w1, #0x8                   	// #8
  40cca4:	mov	x0, x20
  40cca8:	mov	x2, xzr
  40ccac:	str	x8, [x19]
  40ccb0:	str	x9, [x29, #24]
  40ccb4:	bl	4016bc <ferror@plt+0x11c>
  40ccb8:	mov	x1, sp
  40ccbc:	mov	x0, x20
  40ccc0:	bl	401890 <ferror@plt+0x2f0>
  40ccc4:	ldr	x8, [sp]
  40ccc8:	add	x20, x19, #0x68
  40cccc:	mov	w9, #0x2                   	// #2
  40ccd0:	mov	w1, #0x8                   	// #8
  40ccd4:	mov	x0, x20
  40ccd8:	mov	x2, xzr
  40ccdc:	str	x8, [x19, #8]
  40cce0:	str	x9, [x29, #24]
  40cce4:	bl	4016bc <ferror@plt+0x11c>
  40cce8:	mov	x1, sp
  40ccec:	mov	x0, x20
  40ccf0:	str	xzr, [sp]
  40ccf4:	bl	401890 <ferror@plt+0x2f0>
  40ccf8:	ldr	x8, [sp]
  40ccfc:	adrp	x21, 42c000 <ferror@plt+0x2aa60>
  40cd00:	mov	w9, #0x3                   	// #3
  40cd04:	str	x8, [x19, #16]
  40cd08:	ldr	x8, [x21, #584]
  40cd0c:	str	x9, [x29, #24]
  40cd10:	ldr	x8, [x8, #1248]
  40cd14:	ldrb	w8, [x8]
  40cd18:	cmp	w8, #0x64
  40cd1c:	b.ne	40cd6c <ferror@plt+0xb7cc>  // b.any
  40cd20:	add	x20, x19, #0x1d0
  40cd24:	mov	w1, #0x8                   	// #8
  40cd28:	mov	x0, x20
  40cd2c:	mov	x2, xzr
  40cd30:	bl	4016bc <ferror@plt+0x11c>
  40cd34:	add	x1, x29, #0x18
  40cd38:	mov	x0, x20
  40cd3c:	str	xzr, [x29, #24]
  40cd40:	bl	401890 <ferror@plt+0x2f0>
  40cd44:	add	x20, x19, #0x200
  40cd48:	mov	w8, #0x100                 	// #256
  40cd4c:	add	x1, x19, #0x290
  40cd50:	mov	w2, #0x21                  	// #33
  40cd54:	mov	x0, x20
  40cd58:	str	x8, [x19, #504]
  40cd5c:	bl	4054ac <ferror@plt+0x3f0c>
  40cd60:	ldr	x1, [x19, #504]
  40cd64:	mov	x0, x20
  40cd68:	bl	4056c4 <ferror@plt+0x4124>
  40cd6c:	add	x20, x19, #0x230
  40cd70:	add	x1, x19, #0x314
  40cd74:	mov	w2, #0x1                   	// #1
  40cd78:	mov	x0, x20
  40cd7c:	bl	4054ac <ferror@plt+0x3f0c>
  40cd80:	mov	x0, x20
  40cd84:	bl	404738 <ferror@plt+0x3198>
  40cd88:	ldr	x8, [x21, #584]
  40cd8c:	ldr	x8, [x8, #1248]
  40cd90:	ldrb	w8, [x8]
  40cd94:	cmp	w8, #0x64
  40cd98:	b.eq	40cda8 <ferror@plt+0xb808>  // b.none
  40cd9c:	add	x0, x19, #0x260
  40cda0:	mov	w1, #0x2                   	// #2
  40cda4:	bl	4054c0 <ferror@plt+0x3f20>
  40cda8:	adrp	x2, 410000 <ferror@plt+0xea60>
  40cdac:	add	x0, x19, #0xe0
  40cdb0:	add	x2, x2, #0x92c
  40cdb4:	mov	w1, #0xe0                  	// #224
  40cdb8:	bl	4016bc <ferror@plt+0x11c>
  40cdbc:	add	x0, x19, #0x108
  40cdc0:	mov	w1, #0x10                  	// #16
  40cdc4:	mov	x2, xzr
  40cdc8:	bl	4016bc <ferror@plt+0x11c>
  40cdcc:	adrp	x0, 418000 <ferror@plt+0x16a60>
  40cdd0:	add	x0, x0, #0x590
  40cdd4:	bl	402eb0 <ferror@plt+0x1910>
  40cdd8:	mov	x1, x0
  40cddc:	mov	x0, x19
  40cde0:	bl	40ce8c <ferror@plt+0xb8ec>
  40cde4:	adrp	x0, 418000 <ferror@plt+0x16a60>
  40cde8:	add	x0, x0, #0x597
  40cdec:	bl	402eb0 <ferror@plt+0x1910>
  40cdf0:	mov	x1, x0
  40cdf4:	mov	x0, x19
  40cdf8:	bl	40ce8c <ferror@plt+0xb8ec>
  40cdfc:	adrp	x20, 401000 <memcpy@plt-0x250>
  40ce00:	add	x20, x20, #0xf9c
  40ce04:	add	x0, x19, #0x130
  40ce08:	mov	w1, #0x28                  	// #40
  40ce0c:	mov	x2, x20
  40ce10:	bl	4016bc <ferror@plt+0x11c>
  40ce14:	add	x0, x19, #0x158
  40ce18:	mov	w1, #0x10                  	// #16
  40ce1c:	mov	x2, xzr
  40ce20:	bl	4016bc <ferror@plt+0x11c>
  40ce24:	add	x0, x19, #0x180
  40ce28:	mov	w1, #0x28                  	// #40
  40ce2c:	mov	x2, x20
  40ce30:	bl	4016bc <ferror@plt+0x11c>
  40ce34:	add	x0, x19, #0x1a8
  40ce38:	mov	w1, #0x10                  	// #16
  40ce3c:	mov	x2, xzr
  40ce40:	bl	4016bc <ferror@plt+0x11c>
  40ce44:	adrp	x2, 410000 <ferror@plt+0xea60>
  40ce48:	add	x0, x19, #0x90
  40ce4c:	add	x2, x2, #0xb98
  40ce50:	mov	w1, #0x38                  	// #56
  40ce54:	bl	4016bc <ferror@plt+0x11c>
  40ce58:	add	x19, x19, #0xb8
  40ce5c:	mov	w1, #0x18                  	// #24
  40ce60:	mov	x0, x19
  40ce64:	mov	x2, xzr
  40ce68:	bl	4016bc <ferror@plt+0x11c>
  40ce6c:	add	x1, sp, #0x8
  40ce70:	mov	x0, x19
  40ce74:	bl	401890 <ferror@plt+0x2f0>
  40ce78:	ldp	x20, x19, [sp, #64]
  40ce7c:	ldr	x21, [sp, #48]
  40ce80:	ldp	x29, x30, [sp, #32]
  40ce84:	add	sp, sp, #0x50
  40ce88:	ret
  40ce8c:	sub	sp, sp, #0x130
  40ce90:	stp	x29, x30, [sp, #240]
  40ce94:	stp	x22, x21, [sp, #272]
  40ce98:	stp	x20, x19, [sp, #288]
  40ce9c:	ldr	x8, [x0, #232]
  40cea0:	add	x29, sp, #0xf0
  40cea4:	add	x21, x0, #0x108
  40cea8:	mov	x19, x1
  40ceac:	mov	x20, x0
  40ceb0:	stp	x1, x8, [x29, #-16]
  40ceb4:	sub	x1, x29, #0x10
  40ceb8:	add	x2, x29, #0x18
  40cebc:	mov	x0, x21
  40cec0:	str	x28, [sp, #256]
  40cec4:	bl	402014 <ferror@plt+0xa74>
  40cec8:	ldr	x1, [x29, #24]
  40cecc:	mov	w22, w0
  40ced0:	mov	x0, x21
  40ced4:	bl	401f2c <ferror@plt+0x98c>
  40ced8:	ldr	x1, [x0, #8]
  40cedc:	str	x1, [x29, #24]
  40cee0:	tbz	w22, #0, 40cf00 <ferror@plt+0xb960>
  40cee4:	mov	x0, sp
  40cee8:	mov	x1, x19
  40ceec:	bl	410820 <ferror@plt+0xf280>
  40cef0:	add	x0, x20, #0xe0
  40cef4:	mov	x1, sp
  40cef8:	bl	401890 <ferror@plt+0x2f0>
  40cefc:	b	40cf14 <ferror@plt+0xb974>
  40cf00:	add	x0, x20, #0xe0
  40cf04:	bl	401f2c <ferror@plt+0x98c>
  40cf08:	bl	4108b8 <ferror@plt+0xf318>
  40cf0c:	mov	x0, x19
  40cf10:	bl	401480 <free@plt>
  40cf14:	ldr	x0, [x29, #24]
  40cf18:	ldp	x20, x19, [sp, #288]
  40cf1c:	ldp	x22, x21, [sp, #272]
  40cf20:	ldr	x28, [sp, #256]
  40cf24:	ldp	x29, x30, [sp, #240]
  40cf28:	add	sp, sp, #0x130
  40cf2c:	ret
  40cf30:	stp	x29, x30, [sp, #-32]!
  40cf34:	stp	x20, x19, [sp, #16]
  40cf38:	mov	x19, x1
  40cf3c:	mov	x20, x0
  40cf40:	mov	x0, x1
  40cf44:	mov	x1, x2
  40cf48:	mov	x29, sp
  40cf4c:	bl	410820 <ferror@plt+0xf280>
  40cf50:	add	x0, x20, #0xe0
  40cf54:	mov	x1, x19
  40cf58:	ldp	x20, x19, [sp, #16]
  40cf5c:	ldp	x29, x30, [sp], #32
  40cf60:	b	401890 <ferror@plt+0x2f0>
  40cf64:	stp	x29, x30, [sp, #-48]!
  40cf68:	stp	x20, x19, [sp, #32]
  40cf6c:	ldr	x8, [x0, #192]
  40cf70:	str	x21, [sp, #16]
  40cf74:	add	x21, x0, #0xb8
  40cf78:	mov	w19, w1
  40cf7c:	mov	x20, x0
  40cf80:	sub	x1, x8, #0x1
  40cf84:	mov	x0, x21
  40cf88:	mov	x29, sp
  40cf8c:	bl	401750 <ferror@plt+0x1b0>
  40cf90:	ldr	x1, [x20, #152]
  40cf94:	add	x0, x20, #0x90
  40cf98:	bl	401750 <ferror@plt+0x1b0>
  40cf9c:	add	x0, x20, #0xe0
  40cfa0:	mov	x1, xzr
  40cfa4:	bl	401f2c <ferror@plt+0x98c>
  40cfa8:	mov	x20, x0
  40cfac:	mov	x0, x21
  40cfb0:	mov	x1, xzr
  40cfb4:	bl	401f84 <ferror@plt+0x9e4>
  40cfb8:	ldr	x8, [x20, #8]
  40cfbc:	mov	w10, #0x7fffffff            	// #2147483647
  40cfc0:	str	x8, [x0, #8]
  40cfc4:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40cfc8:	ldr	x8, [x8, #584]
  40cfcc:	ldr	w9, [x8, #1128]
  40cfd0:	cmp	w9, w10
  40cfd4:	b.ne	40cfe0 <ferror@plt+0xba40>  // b.any
  40cfd8:	mov	w19, #0x7                   	// #7
  40cfdc:	b	40d04c <ferror@plt+0xbaac>
  40cfe0:	ldr	w9, [x8, #1128]
  40cfe4:	cbz	w19, 40cff8 <ferror@plt+0xba58>
  40cfe8:	tst	w19, #0xfffffff7
  40cfec:	str	w9, [x8, #1132]
  40cff0:	b.ne	40d04c <ferror@plt+0xbaac>  // b.any
  40cff4:	b	40d01c <ferror@plt+0xba7c>
  40cff8:	cbz	w9, 40d014 <ferror@plt+0xba74>
  40cffc:	ldr	w9, [x8, #1128]
  40d000:	mov	w10, #0x7fffffff            	// #2147483647
  40d004:	cmp	w9, w10
  40d008:	b.eq	40d014 <ferror@plt+0xba74>  // b.none
  40d00c:	ldrb	w9, [x8, #1138]
  40d010:	tbnz	w9, #5, 40cfd8 <ferror@plt+0xba38>
  40d014:	ldr	w9, [x8, #1128]
  40d018:	str	w9, [x8, #1132]
  40d01c:	ldrh	w8, [x8, #1138]
  40d020:	mov	w9, #0x120                 	// #288
  40d024:	tst	w8, w9
  40d028:	b.eq	40cfd8 <ferror@plt+0xba38>  // b.none
  40d02c:	adrp	x19, 42c000 <ferror@plt+0x2aa60>
  40d030:	ldr	x1, [x19, #536]
  40d034:	adrp	x0, 418000 <ferror@plt+0x16a60>
  40d038:	add	x0, x0, #0x8e0
  40d03c:	bl	402b38 <ferror@plt+0x1598>
  40d040:	ldr	x0, [x19, #536]
  40d044:	bl	402ed0 <ferror@plt+0x1930>
  40d048:	mov	w19, wzr
  40d04c:	mov	w0, w19
  40d050:	ldp	x20, x19, [sp, #32]
  40d054:	ldr	x21, [sp, #16]
  40d058:	ldp	x29, x30, [sp], #48
  40d05c:	ret
  40d060:	stp	x29, x30, [sp, #-96]!
  40d064:	stp	x28, x27, [sp, #16]
  40d068:	stp	x26, x25, [sp, #32]
  40d06c:	stp	x24, x23, [sp, #48]
  40d070:	stp	x22, x21, [sp, #64]
  40d074:	stp	x20, x19, [sp, #80]
  40d078:	mov	x29, sp
  40d07c:	sub	sp, sp, #0x2a0
  40d080:	add	x20, x0, #0xb8
  40d084:	mov	x19, x0
  40d088:	mov	x0, x20
  40d08c:	mov	x1, xzr
  40d090:	bl	401f84 <ferror@plt+0x9e4>
  40d094:	ldr	x1, [x0]
  40d098:	mov	x25, x0
  40d09c:	add	x0, x19, #0xe0
  40d0a0:	str	x0, [sp, #112]
  40d0a4:	bl	401f2c <ferror@plt+0x98c>
  40d0a8:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40d0ac:	ldr	x9, [x8, #584]
  40d0b0:	ldr	x22, [x0]
  40d0b4:	ldr	w11, [x9, #1128]
  40d0b8:	ldr	w8, [x9, #1132]
  40d0bc:	add	x10, x9, #0x468
  40d0c0:	cmp	w11, w8
  40d0c4:	b.ne	40f5b8 <ferror@plt+0xe018>  // b.any
  40d0c8:	mov	x27, x25
  40d0cc:	ldr	x8, [x27, #8]!
  40d0d0:	ldr	x24, [x0, #8]
  40d0d4:	mov	x28, x0
  40d0d8:	cmp	x8, x24
  40d0dc:	b.cs	40f5c0 <ferror@plt+0xe020>  // b.hs, b.nlast
  40d0e0:	add	x10, x19, #0x90
  40d0e4:	add	x12, x19, #0x10
  40d0e8:	str	x10, [sp, #128]
  40d0ec:	add	x10, x19, #0x98
  40d0f0:	str	x12, [sp, #80]
  40d0f4:	add	x12, x19, #0x18
  40d0f8:	str	x10, [sp, #120]
  40d0fc:	add	x10, x19, #0x1d0
  40d100:	add	x11, x19, #0x130
  40d104:	str	x12, [sp, #48]
  40d108:	add	x12, x19, #0x40
  40d10c:	str	x10, [sp, #72]
  40d110:	add	x10, sp, #0xd0
  40d114:	str	x11, [sp, #88]
  40d118:	add	x11, x19, #0x200
  40d11c:	str	x12, [sp, #40]
  40d120:	add	x12, x19, #0x8
  40d124:	str	x11, [sp, #16]
  40d128:	sub	x11, x29, #0x40
  40d12c:	str	x12, [sp, #24]
  40d130:	add	x12, x19, #0x68
  40d134:	add	x10, x10, #0x8
  40d138:	str	x12, [sp, #32]
  40d13c:	add	x12, x19, #0x180
  40d140:	str	x10, [sp, #104]
  40d144:	add	x10, x11, #0x8
  40d148:	adrp	x21, 419000 <ferror@plt+0x17a60>
  40d14c:	str	wzr, [sp, #100]
  40d150:	stp	x10, x12, [sp, #56]
  40d154:	add	x21, x21, #0x18
  40d158:	add	x10, x8, #0x1
  40d15c:	str	x10, [x27]
  40d160:	ldrb	w26, [x22, x8]
  40d164:	cmp	w26, #0x5b
  40d168:	b.hi	40db54 <ferror@plt+0xc5b4>  // b.pmore
  40d16c:	adr	x11, 40d17c <ferror@plt+0xbbdc>
  40d170:	ldrh	w12, [x21, x26, lsl #1]
  40d174:	add	x11, x11, x12, lsl #2
  40d178:	br	x11
  40d17c:	mov	x0, x19
  40d180:	mov	w1, w26
  40d184:	bl	40f904 <ferror@plt+0xe364>
  40d188:	mov	w23, w0
  40d18c:	b	40f578 <ferror@plt+0xdfd8>
  40d190:	sub	x1, x29, #0x40
  40d194:	sub	x2, x29, #0x48
  40d198:	sub	x3, x29, #0x80
  40d19c:	sub	x4, x29, #0x90
  40d1a0:	mov	x0, x19
  40d1a4:	bl	4104f0 <ferror@plt+0xef50>
  40d1a8:	mov	w23, w0
  40d1ac:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40d1b0:	sub	x8, x26, #0x7
  40d1b4:	ldr	x26, [sp, #80]
  40d1b8:	adrp	x9, 418000 <ferror@plt+0x16a60>
  40d1bc:	mov	x27, x20
  40d1c0:	add	x9, x9, #0x870
  40d1c4:	ldur	x23, [x29, #-72]
  40d1c8:	ldur	x24, [x29, #-144]
  40d1cc:	lsl	x20, x8, #3
  40d1d0:	ldr	x8, [x9, x20]
  40d1d4:	ldr	x2, [x26]
  40d1d8:	mov	x0, x23
  40d1dc:	mov	x1, x24
  40d1e0:	blr	x8
  40d1e4:	ldr	x21, [sp, #104]
  40d1e8:	mov	x1, x0
  40d1ec:	mov	x0, x21
  40d1f0:	bl	4054c0 <ferror@plt+0x3f20>
  40d1f4:	adrp	x8, 418000 <ferror@plt+0x16a60>
  40d1f8:	add	x8, x8, #0x828
  40d1fc:	ldr	x8, [x8, x20]
  40d200:	ldr	x3, [x26]
  40d204:	mov	x0, x23
  40d208:	mov	x1, x24
  40d20c:	mov	x2, x21
  40d210:	blr	x8
  40d214:	mov	w23, w0
  40d218:	cbz	w0, 40d6a8 <ferror@plt+0xc108>
  40d21c:	mov	x0, x21
  40d220:	bl	405500 <ferror@plt+0x3f60>
  40d224:	b	40d6d8 <ferror@plt+0xc138>
  40d228:	sub	x1, x29, #0x40
  40d22c:	sub	x2, x29, #0x48
  40d230:	sub	x3, x29, #0x80
  40d234:	sub	x4, x29, #0x90
  40d238:	mov	x0, x19
  40d23c:	bl	4104f0 <ferror@plt+0xef50>
  40d240:	mov	w23, w0
  40d244:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40d248:	cmp	w26, #0x17
  40d24c:	b.ne	40d63c <ferror@plt+0xc09c>  // b.any
  40d250:	ldur	x0, [x29, #-72]
  40d254:	bl	404714 <ferror@plt+0x3174>
  40d258:	cbnz	x0, 40d700 <ferror@plt+0xc160>
  40d25c:	ldr	x0, [sp, #104]
  40d260:	mov	w1, #0x2                   	// #2
  40d264:	bl	4054c0 <ferror@plt+0x3f20>
  40d268:	b	40d728 <ferror@plt+0xc188>
  40d26c:	ldr	x8, [x9, #1248]
  40d270:	ldrb	w8, [x8]
  40d274:	cmp	w8, #0x64
  40d278:	b.ne	40d288 <ferror@plt+0xbce8>  // b.any
  40d27c:	ldr	x8, [sp, #120]
  40d280:	ldr	x8, [x8]
  40d284:	cbz	x8, 40d744 <ferror@plt+0xc1a4>
  40d288:	ldr	x0, [sp, #128]
  40d28c:	mov	x1, xzr
  40d290:	bl	401f84 <ferror@plt+0x9e4>
  40d294:	ldr	w8, [x0]
  40d298:	mov	x24, x0
  40d29c:	cmp	w8, #0x8
  40d2a0:	b.ne	40d480 <ferror@plt+0xbee0>  // b.any
  40d2a4:	mov	w0, #0x13                  	// #19
  40d2a8:	mov	x1, xzr
  40d2ac:	bl	402bd4 <ferror@plt+0x1634>
  40d2b0:	mov	w23, w0
  40d2b4:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40d2b8:	b	40d498 <ferror@plt+0xbef8>
  40d2bc:	ldr	x8, [x9, #1248]
  40d2c0:	ldrb	w8, [x8]
  40d2c4:	cmp	w8, #0x64
  40d2c8:	b.ne	40d2d8 <ferror@plt+0xbd38>  // b.any
  40d2cc:	ldr	x8, [sp, #120]
  40d2d0:	ldr	x8, [x8]
  40d2d4:	cbz	x8, 40ddcc <ferror@plt+0xc82c>
  40d2d8:	ldr	x0, [sp, #128]
  40d2dc:	mov	x1, xzr
  40d2e0:	bl	401f84 <ferror@plt+0x9e4>
  40d2e4:	ldr	w8, [x0]
  40d2e8:	mov	x27, x0
  40d2ec:	cmp	w8, #0x8
  40d2f0:	b.ne	40d5dc <ferror@plt+0xc03c>  // b.any
  40d2f4:	mov	w0, #0x13                  	// #19
  40d2f8:	mov	x1, xzr
  40d2fc:	bl	402bd4 <ferror@plt+0x1634>
  40d300:	mov	w23, w0
  40d304:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40d308:	b	40d5f4 <ferror@plt+0xc054>
  40d30c:	ldr	x8, [x9, #1248]
  40d310:	ldrb	w8, [x8]
  40d314:	cmp	w8, #0x64
  40d318:	b.ne	40d328 <ferror@plt+0xbd88>  // b.any
  40d31c:	ldr	x8, [sp, #120]
  40d320:	ldr	x8, [x8]
  40d324:	cbz	x8, 40e074 <ferror@plt+0xcad4>
  40d328:	ldr	x0, [sp, #128]
  40d32c:	mov	x1, xzr
  40d330:	bl	401f84 <ferror@plt+0x9e4>
  40d334:	ldr	w8, [x0]
  40d338:	mov	x24, x0
  40d33c:	cmp	w8, #0x8
  40d340:	b.ne	40d664 <ferror@plt+0xc0c4>  // b.any
  40d344:	mov	w0, #0x13                  	// #19
  40d348:	mov	x1, xzr
  40d34c:	bl	402bd4 <ferror@plt+0x1634>
  40d350:	mov	w23, w0
  40d354:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40d358:	b	40d67c <ferror@plt+0xc0dc>
  40d35c:	add	x8, x19, x26, lsl #3
  40d360:	sub	x8, x8, #0x1a0
  40d364:	ldr	x1, [x8]
  40d368:	ldr	x0, [sp, #104]
  40d36c:	mov	x23, x20
  40d370:	sub	w20, w26, #0x2b
  40d374:	bl	40563c <ferror@plt+0x409c>
  40d378:	str	w20, [sp, #208]
  40d37c:	mov	x20, x23
  40d380:	b	40e790 <ferror@plt+0xd1f0>
  40d384:	add	x8, x9, x26, lsl #3
  40d388:	ldr	x1, [x8, #664]
  40d38c:	ldr	x0, [sp, #104]
  40d390:	bl	40563c <ferror@plt+0x409c>
  40d394:	mov	w8, #0x5                   	// #5
  40d398:	str	w8, [sp, #208]
  40d39c:	b	40e790 <ferror@plt+0xd1f0>
  40d3a0:	mov	x0, x19
  40d3a4:	mov	w1, w26
  40d3a8:	mov	x2, xzr
  40d3ac:	bl	40f628 <ferror@plt+0xe088>
  40d3b0:	mov	w23, w0
  40d3b4:	b	40f578 <ferror@plt+0xdfd8>
  40d3b8:	mov	x0, x20
  40d3bc:	mov	x1, xzr
  40d3c0:	bl	401f84 <ferror@plt+0x9e4>
  40d3c4:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40d3c8:	ldr	x8, [x8, #584]
  40d3cc:	mov	x25, x0
  40d3d0:	ldr	x8, [x8, #1248]
  40d3d4:	ldrb	w8, [x8]
  40d3d8:	cmp	w8, #0x64
  40d3dc:	b.ne	40d410 <ferror@plt+0xbe70>  // b.any
  40d3e0:	ldr	x9, [sp, #120]
  40d3e4:	ldr	x8, [x25, #16]
  40d3e8:	cmp	w26, #0x46
  40d3ec:	ldr	x9, [x9]
  40d3f0:	cinc	x8, x8, eq  // eq = none
  40d3f4:	cmp	x9, x8
  40d3f8:	b.cs	40d410 <ferror@plt+0xbe70>  // b.hs, b.nlast
  40d3fc:	mov	w0, #0x10                  	// #16
  40d400:	mov	x1, xzr
  40d404:	bl	402bd4 <ferror@plt+0x1634>
  40d408:	mov	w23, w0
  40d40c:	cbnz	w0, 40f554 <ferror@plt+0xdfb4>
  40d410:	ldr	x1, [x25]
  40d414:	ldr	x0, [sp, #112]
  40d418:	bl	401f2c <ferror@plt+0x98c>
  40d41c:	mov	x28, x0
  40d420:	mov	w8, #0x5                   	// #5
  40d424:	cmp	w26, #0x46
  40d428:	str	w8, [sp, #208]
  40d42c:	b.ne	40d6e8 <ferror@plt+0xc148>  // b.any
  40d430:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40d434:	ldr	x8, [x8, #584]
  40d438:	ldr	x22, [sp, #88]
  40d43c:	ldr	x8, [x8, #1248]
  40d440:	ldrb	w8, [x8]
  40d444:	cmp	w8, #0x64
  40d448:	b.ne	40d458 <ferror@plt+0xbeb8>  // b.any
  40d44c:	ldr	x8, [sp, #120]
  40d450:	ldr	x8, [x8]
  40d454:	cbz	x8, 40ec28 <ferror@plt+0xd688>
  40d458:	ldr	x0, [sp, #128]
  40d45c:	mov	x1, xzr
  40d460:	bl	401f84 <ferror@plt+0x9e4>
  40d464:	ldr	w8, [x0]
  40d468:	cmp	w8, #0x8
  40d46c:	b.ne	40e08c <ferror@plt+0xcaec>  // b.any
  40d470:	mov	w0, #0x13                  	// #19
  40d474:	mov	x1, xzr
  40d478:	bl	402bd4 <ferror@plt+0x1634>
  40d47c:	b	40e09c <ferror@plt+0xcafc>
  40d480:	sub	x2, x29, #0x80
  40d484:	mov	x0, x19
  40d488:	mov	x1, x24
  40d48c:	bl	4101b4 <ferror@plt+0xec14>
  40d490:	mov	w23, w0
  40d494:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40d498:	ldr	w8, [x24]
  40d49c:	ldur	x24, [x29, #-128]
  40d4a0:	and	w8, w8, #0xfffffffe
  40d4a4:	cmp	w8, #0x2
  40d4a8:	b.ne	40dcdc <ferror@plt+0xc73c>  // b.any
  40d4ac:	mov	w0, #0xf                   	// #15
  40d4b0:	mov	x1, xzr
  40d4b4:	bl	402bd4 <ferror@plt+0x1634>
  40d4b8:	mov	w23, w0
  40d4bc:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40d4c0:	b	40dcec <ferror@plt+0xc74c>
  40d4c4:	add	x11, x8, #0x2
  40d4c8:	str	x11, [x27]
  40d4cc:	ldrb	w10, [x22, x10]
  40d4d0:	cbz	x10, 40dde4 <ferror@plt+0xc844>
  40d4d4:	cmp	w10, #0x1
  40d4d8:	b.ne	40de64 <ferror@plt+0xc8c4>  // b.any
  40d4dc:	mov	x12, xzr
  40d4e0:	mov	x13, xzr
  40d4e4:	b	40deb8 <ferror@plt+0xc918>
  40d4e8:	sub	w8, w26, #0x2c
  40d4ec:	str	w8, [sp, #144]
  40d4f0:	add	x1, sp, #0x90
  40d4f4:	b	40e794 <ferror@plt+0xd1f4>
  40d4f8:	ldr	x8, [x9, #1248]
  40d4fc:	cmp	w26, #0x4f
  40d500:	cset	w9, eq  // eq = none
  40d504:	str	w9, [sp, #100]
  40d508:	ldrb	w8, [x8]
  40d50c:	cmp	w8, #0x64
  40d510:	b.ne	40d520 <ferror@plt+0xbf80>  // b.any
  40d514:	ldr	x8, [sp, #120]
  40d518:	ldr	x8, [x8]
  40d51c:	cbz	x8, 40e588 <ferror@plt+0xcfe8>
  40d520:	ldr	x0, [sp, #128]
  40d524:	mov	x1, xzr
  40d528:	bl	401f84 <ferror@plt+0x9e4>
  40d52c:	ldr	w8, [x0]
  40d530:	mov	x25, x0
  40d534:	cmp	w8, #0x8
  40d538:	b.ne	40dd84 <ferror@plt+0xc7e4>  // b.any
  40d53c:	mov	w0, #0x13                  	// #19
  40d540:	mov	x1, xzr
  40d544:	bl	402bd4 <ferror@plt+0x1634>
  40d548:	mov	w23, w0
  40d54c:	cbnz	w0, 40f554 <ferror@plt+0xdfb4>
  40d550:	b	40dd9c <ferror@plt+0xc7fc>
  40d554:	add	x11, x8, #0x2
  40d558:	str	x11, [x27]
  40d55c:	ldrb	w9, [x22, x10]
  40d560:	cbz	x9, 40ddec <ferror@plt+0xc84c>
  40d564:	cmp	w9, #0x1
  40d568:	b.ne	40df4c <ferror@plt+0xc9ac>  // b.any
  40d56c:	mov	x10, xzr
  40d570:	mov	x1, xzr
  40d574:	b	40dfa0 <ferror@plt+0xca00>
  40d578:	cmp	w26, #0x5a
  40d57c:	b.ne	40dc94 <ferror@plt+0xc6f4>  // b.any
  40d580:	mov	w8, #0x2                   	// #2
  40d584:	stur	x8, [x29, #-64]
  40d588:	ldr	x22, [sp, #72]
  40d58c:	mov	x23, xzr
  40d590:	ldr	x8, [x19, #472]
  40d594:	cmp	x23, x8
  40d598:	b.cs	40d5c8 <ferror@plt+0xc028>  // b.hs, b.nlast
  40d59c:	mov	x0, x22
  40d5a0:	mov	x1, x23
  40d5a4:	bl	401f84 <ferror@plt+0x9e4>
  40d5a8:	ldr	x8, [x0]
  40d5ac:	ldur	x9, [x29, #-64]
  40d5b0:	add	x23, x23, #0x1
  40d5b4:	add	x8, x8, #0x1
  40d5b8:	subs	x8, x9, x8
  40d5bc:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  40d5c0:	stur	x8, [x29, #-64]
  40d5c4:	b.hi	40d590 <ferror@plt+0xbff0>  // b.pmore
  40d5c8:	ldr	x8, [x19, #192]
  40d5cc:	cmp	x23, x8
  40d5d0:	b.ne	40e1a4 <ferror@plt+0xcc04>  // b.any
  40d5d4:	mov	w23, #0x7                   	// #7
  40d5d8:	b	40f554 <ferror@plt+0xdfb4>
  40d5dc:	sub	x2, x29, #0x40
  40d5e0:	mov	x0, x19
  40d5e4:	mov	x1, x27
  40d5e8:	bl	4101b4 <ferror@plt+0xec14>
  40d5ec:	mov	w23, w0
  40d5f0:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40d5f4:	sub	w8, w26, #0x37
  40d5f8:	and	w8, w8, #0xff
  40d5fc:	cmp	w8, #0x2
  40d600:	b.cs	40de18 <ferror@plt+0xc878>  // b.hs, b.nlast
  40d604:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40d608:	ldr	x8, [x8, #584]
  40d60c:	cmp	w26, #0x37
  40d610:	ldr	x8, [x8, #1248]
  40d614:	ldrb	w8, [x8]
  40d618:	b.ne	40e578 <ferror@plt+0xcfd8>  // b.any
  40d61c:	ldr	w9, [x27]
  40d620:	cmp	w8, #0x64
  40d624:	b.eq	40ed4c <ferror@plt+0xd7ac>  // b.none
  40d628:	cmp	w9, #0x2
  40d62c:	b.ne	40ed4c <ferror@plt+0xd7ac>  // b.any
  40d630:	ldur	x8, [x29, #-64]
  40d634:	ldr	x1, [x8, #8]
  40d638:	b	40f424 <ferror@plt+0xde84>
  40d63c:	ldur	x0, [x29, #-72]
  40d640:	cmp	w26, #0x16
  40d644:	b.ne	40ddf4 <ferror@plt+0xc854>  // b.any
  40d648:	bl	404714 <ferror@plt+0x3174>
  40d64c:	cbz	x0, 40d700 <ferror@plt+0xc160>
  40d650:	ldr	x24, [sp, #104]
  40d654:	mov	w1, #0x2                   	// #2
  40d658:	mov	x0, x24
  40d65c:	bl	4054c0 <ferror@plt+0x3f20>
  40d660:	b	40d720 <ferror@plt+0xc180>
  40d664:	sub	x2, x29, #0x40
  40d668:	mov	x0, x19
  40d66c:	mov	x1, x24
  40d670:	bl	4101b4 <ferror@plt+0xec14>
  40d674:	mov	w23, w0
  40d678:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40d67c:	ldr	w8, [x24]
  40d680:	ldur	x24, [x29, #-64]
  40d684:	and	w8, w8, #0xfffffffe
  40d688:	cmp	w8, #0x2
  40d68c:	b.ne	40e1c4 <ferror@plt+0xcc24>  // b.any
  40d690:	mov	w0, #0xf                   	// #15
  40d694:	mov	x1, xzr
  40d698:	bl	402bd4 <ferror@plt+0x1634>
  40d69c:	mov	w23, w0
  40d6a0:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40d6a4:	b	40e1d4 <ferror@plt+0xcc34>
  40d6a8:	ldr	x20, [sp, #128]
  40d6ac:	mov	w8, #0x5                   	// #5
  40d6b0:	mov	w1, #0x1                   	// #1
  40d6b4:	str	w8, [sp, #208]
  40d6b8:	mov	x0, x20
  40d6bc:	bl	401750 <ferror@plt+0x1b0>
  40d6c0:	mov	w1, #0x1                   	// #1
  40d6c4:	mov	x0, x20
  40d6c8:	bl	401750 <ferror@plt+0x1b0>
  40d6cc:	add	x1, sp, #0xd0
  40d6d0:	mov	x0, x20
  40d6d4:	bl	401890 <ferror@plt+0x2f0>
  40d6d8:	adrp	x21, 419000 <ferror@plt+0x17a60>
  40d6dc:	add	x21, x21, #0x18
  40d6e0:	mov	x20, x27
  40d6e4:	b	40f578 <ferror@plt+0xdfd8>
  40d6e8:	ldr	x22, [sp, #88]
  40d6ec:	cmp	w26, #0x48
  40d6f0:	b.ne	40de54 <ferror@plt+0xc8b4>  // b.any
  40d6f4:	mov	w8, #0x8                   	// #8
  40d6f8:	str	w8, [sp, #208]
  40d6fc:	b	40e0b0 <ferror@plt+0xcb10>
  40d700:	ldur	x0, [x29, #-144]
  40d704:	bl	404714 <ferror@plt+0x3174>
  40d708:	mov	x23, x0
  40d70c:	ldr	x24, [sp, #104]
  40d710:	mov	w1, #0x2                   	// #2
  40d714:	mov	x0, x24
  40d718:	bl	4054c0 <ferror@plt+0x3f20>
  40d71c:	cbz	x23, 40d728 <ferror@plt+0xc188>
  40d720:	mov	x0, x24
  40d724:	bl	404738 <ferror@plt+0x3198>
  40d728:	ldr	x23, [sp, #128]
  40d72c:	mov	w8, #0x5                   	// #5
  40d730:	mov	w1, #0x1                   	// #1
  40d734:	str	w8, [sp, #208]
  40d738:	mov	x0, x23
  40d73c:	bl	401750 <ferror@plt+0x1b0>
  40d740:	b	40f438 <ferror@plt+0xde98>
  40d744:	mov	w0, #0x10                  	// #16
  40d748:	mov	x1, xzr
  40d74c:	bl	402bd4 <ferror@plt+0x1634>
  40d750:	mov	w23, w0
  40d754:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40d758:	b	40d288 <ferror@plt+0xbce8>
  40d75c:	mov	w9, #0x4                   	// #4
  40d760:	add	x11, x8, #0x2
  40d764:	str	w9, [sp, #144]
  40d768:	str	x11, [x27]
  40d76c:	ldrb	w10, [x22, x10]
  40d770:	cbz	x10, 40de10 <ferror@plt+0xc870>
  40d774:	subs	w9, w10, #0x1
  40d778:	b.ne	40e684 <ferror@plt+0xd0e4>  // b.any
  40d77c:	mov	x12, xzr
  40d780:	mov	x13, xzr
  40d784:	b	40e6d8 <ferror@plt+0xd138>
  40d788:	add	x11, x8, #0x2
  40d78c:	str	x11, [x27]
  40d790:	ldrb	w9, [x22, x10]
  40d794:	cbz	x9, 40e5a0 <ferror@plt+0xd000>
  40d798:	cmp	w9, #0x1
  40d79c:	b.ne	40e700 <ferror@plt+0xd160>  // b.any
  40d7a0:	mov	x10, xzr
  40d7a4:	mov	x12, xzr
  40d7a8:	b	40e754 <ferror@plt+0xd1b4>
  40d7ac:	ldr	x0, [sp, #112]
  40d7b0:	mov	w1, #0x1                   	// #1
  40d7b4:	bl	401f2c <ferror@plt+0x98c>
  40d7b8:	ldr	x8, [x19, #192]
  40d7bc:	mov	x23, x0
  40d7c0:	cbz	x8, 40d7f0 <ferror@plt+0xc250>
  40d7c4:	mov	x24, xzr
  40d7c8:	mov	x0, x20
  40d7cc:	mov	x1, x24
  40d7d0:	bl	401f2c <ferror@plt+0x98c>
  40d7d4:	ldr	x8, [x0]
  40d7d8:	cmp	x8, #0x1
  40d7dc:	b.eq	40e670 <ferror@plt+0xd0d0>  // b.none
  40d7e0:	ldr	x8, [x19, #192]
  40d7e4:	add	x24, x24, #0x1
  40d7e8:	cmp	x24, x8
  40d7ec:	b.cc	40d7c8 <ferror@plt+0xc228>  // b.lo, b.ul, b.last
  40d7f0:	adrp	x24, 42c000 <ferror@plt+0x2aa60>
  40d7f4:	ldr	x8, [x24, #584]
  40d7f8:	adrp	x1, 418000 <ferror@plt+0x16a60>
  40d7fc:	add	x1, x1, #0x8d8
  40d800:	add	x0, sp, #0xd0
  40d804:	ldr	x22, [x8, #1112]
  40d808:	bl	4028a8 <ferror@plt+0x1308>
  40d80c:	ldr	x1, [x23, #8]
  40d810:	mov	x0, x23
  40d814:	bl	401750 <ferror@plt+0x1b0>
  40d818:	sub	x0, x29, #0x40
  40d81c:	mov	w1, #0x1                   	// #1
  40d820:	mov	x2, xzr
  40d824:	bl	4016bc <ferror@plt+0x11c>
  40d828:	ldr	x8, [x24, #584]
  40d82c:	adrp	x9, 419000 <ferror@plt+0x17a60>
  40d830:	adrp	x10, 419000 <ferror@plt+0x17a60>
  40d834:	add	x9, x9, #0xe8
  40d838:	ldr	x8, [x8, #1248]
  40d83c:	add	x10, x10, #0xef
  40d840:	sub	x0, x29, #0x40
  40d844:	ldrb	w8, [x8]
  40d848:	cmp	w8, #0x64
  40d84c:	csel	x1, x10, x9, eq  // eq = none
  40d850:	bl	404424 <ferror@plt+0x2e84>
  40d854:	cbz	w0, 40ec5c <ferror@plt+0xd6bc>
  40d858:	mov	w23, w0
  40d85c:	cmp	w0, #0x5
  40d860:	b.ne	40f540 <ferror@plt+0xdfa0>  // b.any
  40d864:	mov	w0, #0xd                   	// #13
  40d868:	mov	x1, xzr
  40d86c:	bl	402bd4 <ferror@plt+0x1634>
  40d870:	mov	w23, w0
  40d874:	b	40f540 <ferror@plt+0xdfa0>
  40d878:	mov	w9, #0x3                   	// #3
  40d87c:	add	x11, x8, #0x2
  40d880:	str	w9, [sp, #144]
  40d884:	str	x11, [x27]
  40d888:	ldrb	w10, [x22, x10]
  40d88c:	cbz	x10, 40de10 <ferror@plt+0xc870>
  40d890:	subs	w9, w10, #0x1
  40d894:	b.ne	40e79c <ferror@plt+0xd1fc>  // b.any
  40d898:	mov	x12, xzr
  40d89c:	mov	x13, xzr
  40d8a0:	b	40e7f0 <ferror@plt+0xd250>
  40d8a4:	ldr	x8, [x9, #1248]
  40d8a8:	ldrb	w8, [x8]
  40d8ac:	cmp	w8, #0x64
  40d8b0:	b.ne	40d8d0 <ferror@plt+0xc330>  // b.any
  40d8b4:	ldr	x8, [sp, #120]
  40d8b8:	ldr	x8, [x8]
  40d8bc:	cbnz	x8, 40d8d0 <ferror@plt+0xc330>
  40d8c0:	mov	w0, #0x10                  	// #16
  40d8c4:	mov	x1, xzr
  40d8c8:	bl	402bd4 <ferror@plt+0x1634>
  40d8cc:	cbnz	w0, 40f600 <ferror@plt+0xe060>
  40d8d0:	ldr	x0, [sp, #128]
  40d8d4:	mov	x1, xzr
  40d8d8:	bl	401f84 <ferror@plt+0x9e4>
  40d8dc:	ldr	w8, [x0]
  40d8e0:	mov	x24, x0
  40d8e4:	cmp	w8, #0x8
  40d8e8:	b.ne	40e200 <ferror@plt+0xcc60>  // b.any
  40d8ec:	mov	w0, #0x13                  	// #19
  40d8f0:	mov	x1, xzr
  40d8f4:	bl	402bd4 <ferror@plt+0x1634>
  40d8f8:	b	40e210 <ferror@plt+0xcc70>
  40d8fc:	add	x9, x8, #0x2
  40d900:	str	x9, [x27]
  40d904:	ldrb	w10, [x22, x10]
  40d908:	cbz	x10, 40e5a8 <ferror@plt+0xd008>
  40d90c:	cmp	w10, #0x1
  40d910:	b.ne	40e82c <ferror@plt+0xd28c>  // b.any
  40d914:	mov	x11, xzr
  40d918:	mov	x25, xzr
  40d91c:	b	40e880 <ferror@plt+0xd2e0>
  40d920:	mov	w23, #0x7                   	// #7
  40d924:	b	40f578 <ferror@plt+0xdfd8>
  40d928:	ldr	x8, [x9, #1248]
  40d92c:	ldrb	w8, [x8]
  40d930:	cmp	w8, #0x64
  40d934:	b.ne	40d954 <ferror@plt+0xc3b4>  // b.any
  40d938:	ldr	x8, [sp, #120]
  40d93c:	ldr	x8, [x8]
  40d940:	cbnz	x8, 40d954 <ferror@plt+0xc3b4>
  40d944:	mov	w0, #0x10                  	// #16
  40d948:	mov	x1, xzr
  40d94c:	bl	402bd4 <ferror@plt+0x1634>
  40d950:	cbnz	w0, 40f600 <ferror@plt+0xe060>
  40d954:	mov	w1, #0x1                   	// #1
  40d958:	b	40db64 <ferror@plt+0xc5c4>
  40d95c:	mov	w1, #0x1                   	// #1
  40d960:	mov	x0, x20
  40d964:	bl	401750 <ferror@plt+0x1b0>
  40d968:	ldr	x0, [sp, #72]
  40d96c:	mov	w1, #0x1                   	// #1
  40d970:	bl	401750 <ferror@plt+0x1b0>
  40d974:	mov	x0, x20
  40d978:	mov	x1, xzr
  40d97c:	bl	401f84 <ferror@plt+0x9e4>
  40d980:	mov	x25, x0
  40d984:	ldr	x1, [x0]
  40d988:	ldr	x0, [sp, #112]
  40d98c:	bl	401f2c <ferror@plt+0x98c>
  40d990:	ldr	x22, [x0]
  40d994:	mov	x28, x0
  40d998:	mov	w23, wzr
  40d99c:	b	40f578 <ferror@plt+0xdfd8>
  40d9a0:	ldr	x8, [x9, #1248]
  40d9a4:	ldrb	w8, [x8]
  40d9a8:	cmp	w8, #0x64
  40d9ac:	b.ne	40d9d4 <ferror@plt+0xc434>  // b.any
  40d9b0:	ldr	x8, [sp, #120]
  40d9b4:	ldr	x8, [x8]
  40d9b8:	cmp	x8, #0x2
  40d9bc:	b.hi	40d9d4 <ferror@plt+0xc434>  // b.pmore
  40d9c0:	mov	w0, #0x10                  	// #16
  40d9c4:	mov	x1, xzr
  40d9c8:	bl	402bd4 <ferror@plt+0x1634>
  40d9cc:	mov	w23, w0
  40d9d0:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40d9d4:	ldr	x0, [sp, #128]
  40d9d8:	mov	w1, #0x2                   	// #2
  40d9dc:	bl	401f84 <ferror@plt+0x9e4>
  40d9e0:	ldr	w8, [x0]
  40d9e4:	mov	x26, x0
  40d9e8:	cmp	w8, #0x8
  40d9ec:	b.ne	40e534 <ferror@plt+0xcf94>  // b.any
  40d9f0:	mov	w0, #0x13                  	// #19
  40d9f4:	mov	x1, xzr
  40d9f8:	bl	402bd4 <ferror@plt+0x1634>
  40d9fc:	b	40e544 <ferror@plt+0xcfa4>
  40da00:	sub	x1, x29, #0x80
  40da04:	sub	x2, x29, #0x90
  40da08:	sub	x3, x29, #0x48
  40da0c:	sub	x4, x29, #0x98
  40da10:	mov	x0, x19
  40da14:	bl	4104f0 <ferror@plt+0xef50>
  40da18:	mov	w23, w0
  40da1c:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40da20:	ldr	x27, [sp, #80]
  40da24:	str	x20, [sp, #8]
  40da28:	ldp	x20, x23, [x29, #-152]
  40da2c:	ldr	x2, [x27]
  40da30:	mov	x0, x23
  40da34:	mov	x1, x20
  40da38:	bl	406ab4 <ferror@plt+0x5514>
  40da3c:	ldr	x21, [sp, #104]
  40da40:	mov	x26, x0
  40da44:	mov	x1, x26
  40da48:	mov	x0, x21
  40da4c:	bl	4054c0 <ferror@plt+0x3f20>
  40da50:	ldr	x24, [sp, #56]
  40da54:	mov	x1, x26
  40da58:	mov	x0, x24
  40da5c:	bl	4054c0 <ferror@plt+0x3f20>
  40da60:	ldr	x4, [x27]
  40da64:	mov	x0, x23
  40da68:	mov	x1, x20
  40da6c:	mov	x2, x24
  40da70:	mov	x3, x21
  40da74:	bl	40b3e8 <ferror@plt+0x9e48>
  40da78:	cbz	w0, 40efd8 <ferror@plt+0xda38>
  40da7c:	mov	w23, w0
  40da80:	mov	x0, x24
  40da84:	bl	405500 <ferror@plt+0x3f60>
  40da88:	mov	x0, x21
  40da8c:	bl	405500 <ferror@plt+0x3f60>
  40da90:	b	40f01c <ferror@plt+0xda7c>
  40da94:	ldr	x8, [x9, #1248]
  40da98:	ldrb	w8, [x8]
  40da9c:	cmp	w8, #0x64
  40daa0:	b.ne	40dab0 <ferror@plt+0xc510>  // b.any
  40daa4:	ldr	x8, [sp, #120]
  40daa8:	ldr	x8, [x8]
  40daac:	cbz	x8, 40ed98 <ferror@plt+0xd7f8>
  40dab0:	ldr	x0, [sp, #128]
  40dab4:	mov	x1, xzr
  40dab8:	bl	401f84 <ferror@plt+0x9e4>
  40dabc:	ldr	w8, [x0]
  40dac0:	mov	x25, x0
  40dac4:	cmp	w8, #0x8
  40dac8:	b.ne	40e360 <ferror@plt+0xcdc0>  // b.any
  40dacc:	mov	w0, #0x13                  	// #19
  40dad0:	mov	x1, xzr
  40dad4:	bl	402bd4 <ferror@plt+0x1634>
  40dad8:	b	40e370 <ferror@plt+0xcdd0>
  40dadc:	ldr	x8, [x9, #1248]
  40dae0:	ldrb	w8, [x8]
  40dae4:	cmp	w8, #0x64
  40dae8:	b.ne	40daf8 <ferror@plt+0xc558>  // b.any
  40daec:	ldr	x8, [sp, #120]
  40daf0:	ldr	x8, [x8]
  40daf4:	cbz	x8, 40edb0 <ferror@plt+0xd810>
  40daf8:	ldr	x0, [sp, #128]
  40dafc:	mov	x1, xzr
  40db00:	bl	401f84 <ferror@plt+0x9e4>
  40db04:	ldr	w8, [x0]
  40db08:	mov	x26, x0
  40db0c:	cmp	w8, #0x8
  40db10:	b.ne	40e448 <ferror@plt+0xcea8>  // b.any
  40db14:	mov	w0, #0x13                  	// #19
  40db18:	mov	x1, xzr
  40db1c:	bl	402bd4 <ferror@plt+0x1634>
  40db20:	b	40e458 <ferror@plt+0xceb8>
  40db24:	mov	x24, xzr
  40db28:	ldr	x8, [sp, #120]
  40db2c:	ldr	x8, [x8]
  40db30:	cmp	x24, x8
  40db34:	b.cs	40db54 <ferror@plt+0xc5b4>  // b.hs, b.nlast
  40db38:	mov	w1, #0x3f                  	// #63
  40db3c:	mov	x0, x19
  40db40:	mov	x2, x24
  40db44:	bl	40f628 <ferror@plt+0xe088>
  40db48:	add	x24, x24, #0x1
  40db4c:	cbz	w0, 40db28 <ferror@plt+0xc588>
  40db50:	b	40edd8 <ferror@plt+0xd838>
  40db54:	mov	w23, wzr
  40db58:	b	40f578 <ferror@plt+0xdfd8>
  40db5c:	ldr	x8, [sp, #120]
  40db60:	ldr	x1, [x8]
  40db64:	ldr	x0, [sp, #128]
  40db68:	bl	401750 <ferror@plt+0x1b0>
  40db6c:	mov	w23, wzr
  40db70:	b	40f578 <ferror@plt+0xdfd8>
  40db74:	mov	w8, #0x5                   	// #5
  40db78:	str	w8, [sp, #208]
  40db7c:	ldr	x8, [sp, #120]
  40db80:	ldr	x0, [sp, #104]
  40db84:	ldr	x1, [x8]
  40db88:	bl	40563c <ferror@plt+0x409c>
  40db8c:	b	40e790 <ferror@plt+0xd1f0>
  40db90:	ldr	x8, [x9, #1248]
  40db94:	ldrb	w8, [x8]
  40db98:	cmp	w8, #0x64
  40db9c:	b.ne	40dbac <ferror@plt+0xc60c>  // b.any
  40dba0:	ldr	x8, [sp, #120]
  40dba4:	ldr	x8, [x8]
  40dba8:	cbz	x8, 40edc8 <ferror@plt+0xd828>
  40dbac:	ldr	x23, [sp, #128]
  40dbb0:	mov	x1, xzr
  40dbb4:	mov	x0, x23
  40dbb8:	bl	401f84 <ferror@plt+0x9e4>
  40dbbc:	mov	x1, x0
  40dbc0:	add	x0, sp, #0x90
  40dbc4:	bl	410b28 <ferror@plt+0xf588>
  40dbc8:	add	x1, sp, #0x90
  40dbcc:	b	40f448 <ferror@plt+0xdea8>
  40dbd0:	ldr	x8, [x9, #1248]
  40dbd4:	ldrb	w8, [x8]
  40dbd8:	cmp	w8, #0x64
  40dbdc:	b.ne	40dc00 <ferror@plt+0xc660>  // b.any
  40dbe0:	ldr	x8, [sp, #120]
  40dbe4:	ldr	x8, [x8]
  40dbe8:	cmp	x8, #0x1
  40dbec:	b.hi	40dc00 <ferror@plt+0xc660>  // b.pmore
  40dbf0:	mov	w0, #0x10                  	// #16
  40dbf4:	mov	x1, xzr
  40dbf8:	bl	402bd4 <ferror@plt+0x1634>
  40dbfc:	cbnz	w0, 40edd8 <ferror@plt+0xd838>
  40dc00:	ldr	x23, [sp, #128]
  40dc04:	mov	x1, xzr
  40dc08:	mov	x0, x23
  40dc0c:	bl	401f84 <ferror@plt+0x9e4>
  40dc10:	mov	x24, x0
  40dc14:	mov	w1, #0x1                   	// #1
  40dc18:	mov	x0, x23
  40dc1c:	bl	401f84 <ferror@plt+0x9e4>
  40dc20:	ldr	x8, [x24, #48]
  40dc24:	ldp	q2, q0, [x24, #16]
  40dc28:	ldr	q1, [x24]
  40dc2c:	mov	w23, wzr
  40dc30:	str	x8, [sp, #192]
  40dc34:	stp	q2, q0, [sp, #160]
  40dc38:	str	q1, [sp, #144]
  40dc3c:	ldr	x8, [x0, #48]
  40dc40:	ldp	q1, q0, [x0, #16]
  40dc44:	ldr	q2, [x0]
  40dc48:	str	x8, [x24, #48]
  40dc4c:	stp	q1, q0, [x24, #16]
  40dc50:	str	q2, [x24]
  40dc54:	ldr	x8, [sp, #192]
  40dc58:	ldp	q2, q0, [sp, #160]
  40dc5c:	ldr	q1, [sp, #144]
  40dc60:	str	x8, [x0, #48]
  40dc64:	stp	q2, q0, [x0, #16]
  40dc68:	str	q1, [x0]
  40dc6c:	b	40f578 <ferror@plt+0xdfd8>
  40dc70:	add	x11, x8, #0x2
  40dc74:	str	x11, [x27]
  40dc78:	ldrb	w10, [x22, x10]
  40dc7c:	cbz	x10, 40e5b0 <ferror@plt+0xd010>
  40dc80:	subs	w9, w10, #0x1
  40dc84:	b.ne	40e8e4 <ferror@plt+0xd344>  // b.any
  40dc88:	mov	x12, xzr
  40dc8c:	mov	x1, xzr
  40dc90:	b	40e938 <ferror@plt+0xd398>
  40dc94:	ldr	x8, [x9, #1248]
  40dc98:	ldrb	w8, [x8]
  40dc9c:	cmp	w8, #0x64
  40dca0:	b.ne	40dcb0 <ferror@plt+0xc710>  // b.any
  40dca4:	ldr	x8, [sp, #120]
  40dca8:	ldr	x8, [x8]
  40dcac:	cbz	x8, 40ede0 <ferror@plt+0xd840>
  40dcb0:	ldr	x0, [sp, #128]
  40dcb4:	mov	x1, xzr
  40dcb8:	bl	401f84 <ferror@plt+0x9e4>
  40dcbc:	ldr	w8, [x0]
  40dcc0:	mov	x24, x0
  40dcc4:	cmp	w8, #0x8
  40dcc8:	b.ne	40e4ac <ferror@plt+0xcf0c>  // b.any
  40dccc:	mov	w0, #0x13                  	// #19
  40dcd0:	mov	x1, xzr
  40dcd4:	bl	402bd4 <ferror@plt+0x1634>
  40dcd8:	b	40e4bc <ferror@plt+0xcf1c>
  40dcdc:	ldr	x8, [x24]
  40dce0:	cbnz	x8, 40dcec <ferror@plt+0xc74c>
  40dce4:	ldr	x8, [x24, #32]
  40dce8:	cbz	x8, 40d4ac <ferror@plt+0xbf0c>
  40dcec:	orr	w21, w26, #0x1
  40dcf0:	cmp	w21, #0x23
  40dcf4:	cset	w8, ne  // ne = any
  40dcf8:	cmp	w26, #0x2
  40dcfc:	cset	w9, cc  // cc = lo, ul, last
  40dd00:	mov	x27, x20
  40dd04:	and	w20, w9, w8
  40dd08:	cmp	w20, #0x1
  40dd0c:	b.ne	40dd24 <ferror@plt+0xc784>  // b.any
  40dd10:	ldr	x0, [sp, #56]
  40dd14:	mov	w8, #0x5                   	// #5
  40dd18:	mov	x1, x24
  40dd1c:	stur	w8, [x29, #-64]
  40dd20:	bl	40558c <ferror@plt+0x3fec>
  40dd24:	ldr	x0, [sp, #128]
  40dd28:	mov	w8, #0x6                   	// #6
  40dd2c:	mov	w9, #0x1c                  	// #28
  40dd30:	cmp	w26, #0x23
  40dd34:	mov	w10, #0x28                  	// #40
  40dd38:	str	w8, [sp, #208]
  40dd3c:	bfxil	w9, w26, #0, #1
  40dd40:	cinc	w8, w10, eq  // eq = none
  40dd44:	cmp	w21, #0x23
  40dd48:	add	x1, sp, #0xd0
  40dd4c:	csel	w23, w9, w8, ne  // ne = any
  40dd50:	bl	401890 <ferror@plt+0x2f0>
  40dd54:	mov	x0, x19
  40dd58:	mov	w1, w23
  40dd5c:	bl	40f904 <ferror@plt+0xe364>
  40dd60:	mov	w23, w0
  40dd64:	cbz	w20, 40de44 <ferror@plt+0xc8a4>
  40dd68:	ldr	x0, [sp, #56]
  40dd6c:	adrp	x21, 419000 <ferror@plt+0x17a60>
  40dd70:	mov	x20, x27
  40dd74:	add	x21, x21, #0x18
  40dd78:	cbz	w23, 40ec04 <ferror@plt+0xd664>
  40dd7c:	bl	405500 <ferror@plt+0x3f60>
  40dd80:	b	40f578 <ferror@plt+0xdfd8>
  40dd84:	sub	x2, x29, #0x80
  40dd88:	mov	x0, x19
  40dd8c:	mov	x1, x25
  40dd90:	bl	4101b4 <ferror@plt+0xec14>
  40dd94:	mov	w23, w0
  40dd98:	cbnz	w0, 40f554 <ferror@plt+0xdfb4>
  40dd9c:	cmp	w26, #0x4f
  40dda0:	b.ne	40e5f8 <ferror@plt+0xd058>  // b.any
  40dda4:	ldr	x10, [x27]
  40dda8:	add	x8, x10, #0x1
  40ddac:	str	x8, [x27]
  40ddb0:	ldrb	w11, [x22, x10]
  40ddb4:	cbz	x11, 40f02c <ferror@plt+0xda8c>
  40ddb8:	cmp	w11, #0x1
  40ddbc:	b.ne	40f034 <ferror@plt+0xda94>  // b.any
  40ddc0:	mov	x12, xzr
  40ddc4:	mov	x9, xzr
  40ddc8:	b	40f088 <ferror@plt+0xdae8>
  40ddcc:	mov	w0, #0x10                  	// #16
  40ddd0:	mov	x1, xzr
  40ddd4:	bl	402bd4 <ferror@plt+0x1634>
  40ddd8:	mov	w23, w0
  40dddc:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40dde0:	b	40d2d8 <ferror@plt+0xbd38>
  40dde4:	mov	x13, xzr
  40dde8:	b	40deec <ferror@plt+0xc94c>
  40ddec:	mov	x1, xzr
  40ddf0:	b	40dfd4 <ferror@plt+0xca34>
  40ddf4:	ldur	x1, [x29, #-144]
  40ddf8:	bl	404754 <ferror@plt+0x31b4>
  40ddfc:	mov	x8, #0x8000000000000000    	// #-9223372036854775808
  40de00:	cmp	x0, x8
  40de04:	b.ne	40e5b8 <ferror@plt+0xd018>  // b.any
  40de08:	mov	w23, #0x8                   	// #8
  40de0c:	b	40f578 <ferror@plt+0xdfd8>
  40de10:	mov	x13, xzr
  40de14:	b	40e820 <ferror@plt+0xd280>
  40de18:	ldr	w8, [x27]
  40de1c:	ldur	x24, [x29, #-64]
  40de20:	and	w8, w8, #0xfffffffe
  40de24:	cmp	w8, #0x2
  40de28:	b.ne	40e630 <ferror@plt+0xd090>  // b.any
  40de2c:	mov	w0, #0xf                   	// #15
  40de30:	mov	x1, xzr
  40de34:	bl	402bd4 <ferror@plt+0x1634>
  40de38:	mov	w23, w0
  40de3c:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40de40:	b	40e640 <ferror@plt+0xd0a0>
  40de44:	adrp	x21, 419000 <ferror@plt+0x17a60>
  40de48:	mov	x20, x27
  40de4c:	add	x21, x21, #0x18
  40de50:	b	40f578 <ferror@plt+0xdfd8>
  40de54:	ldr	x0, [sp, #104]
  40de58:	mov	w1, #0x2                   	// #2
  40de5c:	bl	4054c0 <ferror@plt+0x3f20>
  40de60:	b	40e0b0 <ferror@plt+0xcb10>
  40de64:	and	x12, x10, #0xfe
  40de68:	add	x15, x22, x8
  40de6c:	mov	x13, xzr
  40de70:	mov	x14, xzr
  40de74:	add	x11, x11, x12
  40de78:	add	x15, x15, #0x3
  40de7c:	mov	w16, #0x8                   	// #8
  40de80:	mov	x17, x12
  40de84:	ldurb	w18, [x15, #-1]
  40de88:	ldrb	w0, [x15], #2
  40de8c:	sub	x1, x16, #0x8
  40de90:	subs	x17, x17, #0x2
  40de94:	lsl	x18, x18, x1
  40de98:	lsl	x0, x0, x16
  40de9c:	add	x16, x16, #0x10
  40dea0:	orr	x13, x18, x13
  40dea4:	orr	x14, x0, x14
  40dea8:	b.ne	40de84 <ferror@plt+0xc8e4>  // b.any
  40deac:	cmp	x12, x10
  40deb0:	orr	x13, x14, x13
  40deb4:	b.eq	40dedc <ferror@plt+0xc93c>  // b.none
  40deb8:	sub	x14, x10, x12
  40debc:	lsl	x12, x12, #3
  40dec0:	add	x11, x22, x11
  40dec4:	ldrb	w15, [x11], #1
  40dec8:	subs	x14, x14, #0x1
  40decc:	lsl	x15, x15, x12
  40ded0:	orr	x13, x15, x13
  40ded4:	add	x12, x12, #0x8
  40ded8:	b.ne	40dec4 <ferror@plt+0xc924>  // b.any
  40dedc:	sub	w10, w10, #0x1
  40dee0:	add	x8, x8, w10, uxtb
  40dee4:	add	x8, x8, #0x3
  40dee8:	str	x8, [x27]
  40deec:	cmp	w26, #0x31
  40def0:	str	x13, [sp, #216]
  40def4:	b.ne	40df04 <ferror@plt+0xc964>  // b.any
  40def8:	mov	w8, #0x2                   	// #2
  40defc:	str	w8, [sp, #208]
  40df00:	b	40e790 <ferror@plt+0xd1f0>
  40df04:	ldr	x8, [x9, #1248]
  40df08:	ldrb	w8, [x8]
  40df0c:	cmp	w8, #0x64
  40df10:	b.ne	40df20 <ferror@plt+0xc980>  // b.any
  40df14:	ldr	x8, [sp, #120]
  40df18:	ldr	x8, [x8]
  40df1c:	cbz	x8, 40edf8 <ferror@plt+0xd858>
  40df20:	ldr	x0, [sp, #128]
  40df24:	mov	x1, xzr
  40df28:	bl	401f84 <ferror@plt+0x9e4>
  40df2c:	ldr	w8, [x0]
  40df30:	mov	x24, x0
  40df34:	cmp	w8, #0x8
  40df38:	b.ne	40e4f0 <ferror@plt+0xcf50>  // b.any
  40df3c:	mov	w0, #0x13                  	// #19
  40df40:	mov	x1, xzr
  40df44:	bl	402bd4 <ferror@plt+0x1634>
  40df48:	b	40e500 <ferror@plt+0xcf60>
  40df4c:	and	x10, x9, #0xfe
  40df50:	add	x14, x22, x8
  40df54:	mov	x12, xzr
  40df58:	mov	x13, xzr
  40df5c:	add	x11, x11, x10
  40df60:	add	x14, x14, #0x3
  40df64:	mov	w15, #0x8                   	// #8
  40df68:	mov	x16, x10
  40df6c:	ldurb	w17, [x14, #-1]
  40df70:	ldrb	w18, [x14], #2
  40df74:	sub	x0, x15, #0x8
  40df78:	subs	x16, x16, #0x2
  40df7c:	lsl	x17, x17, x0
  40df80:	lsl	x18, x18, x15
  40df84:	add	x15, x15, #0x10
  40df88:	orr	x12, x17, x12
  40df8c:	orr	x13, x18, x13
  40df90:	b.ne	40df6c <ferror@plt+0xc9cc>  // b.any
  40df94:	cmp	x10, x9
  40df98:	orr	x1, x13, x12
  40df9c:	b.eq	40dfc4 <ferror@plt+0xca24>  // b.none
  40dfa0:	sub	x12, x9, x10
  40dfa4:	lsl	x10, x10, #3
  40dfa8:	add	x11, x22, x11
  40dfac:	ldrb	w13, [x11], #1
  40dfb0:	subs	x12, x12, #0x1
  40dfb4:	lsl	x13, x13, x10
  40dfb8:	orr	x1, x13, x1
  40dfbc:	add	x10, x10, #0x8
  40dfc0:	b.ne	40dfac <ferror@plt+0xca0c>  // b.any
  40dfc4:	sub	w9, w9, #0x1
  40dfc8:	add	x8, x8, w9, uxtb
  40dfcc:	add	x8, x8, #0x3
  40dfd0:	str	x8, [x27]
  40dfd4:	ldr	x0, [sp, #88]
  40dfd8:	str	wzr, [sp, #208]
  40dfdc:	str	x1, [sp, #216]
  40dfe0:	bl	401f2c <ferror@plt+0x98c>
  40dfe4:	mov	x1, xzr
  40dfe8:	mov	x27, x0
  40dfec:	bl	401f84 <ferror@plt+0x9e4>
  40dff0:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40dff4:	ldr	x8, [x8, #584]
  40dff8:	mov	x24, x0
  40dffc:	ldr	x8, [x8, #1248]
  40e000:	ldrb	w8, [x8]
  40e004:	cmp	w8, #0x64
  40e008:	b.ne	40e038 <ferror@plt+0xca98>  // b.any
  40e00c:	ldr	x8, [x27, #8]
  40e010:	cmp	w26, #0x57
  40e014:	mov	w9, #0x1                   	// #1
  40e018:	cinc	x9, x9, ne  // ne = any
  40e01c:	cmp	x8, x9
  40e020:	b.cs	40e038 <ferror@plt+0xca98>  // b.hs, b.nlast
  40e024:	mov	w0, #0x10                  	// #16
  40e028:	mov	x1, xzr
  40e02c:	bl	402bd4 <ferror@plt+0x1634>
  40e030:	mov	w23, w0
  40e034:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40e038:	ldr	x8, [x24]
  40e03c:	cbnz	x8, 40e048 <ferror@plt+0xcaa8>
  40e040:	ldr	x8, [x24, #32]
  40e044:	cbz	x8, 40ec40 <ferror@plt+0xd6a0>
  40e048:	ldr	x0, [sp, #104]
  40e04c:	mov	w8, #0x5                   	// #5
  40e050:	mov	x1, x24
  40e054:	str	w8, [sp, #208]
  40e058:	bl	40558c <ferror@plt+0x3fec>
  40e05c:	cmp	w26, #0x57
  40e060:	b.eq	40e790 <ferror@plt+0xd1f0>  // b.none
  40e064:	mov	w1, #0x1                   	// #1
  40e068:	mov	x0, x27
  40e06c:	bl	401750 <ferror@plt+0x1b0>
  40e070:	b	40e790 <ferror@plt+0xd1f0>
  40e074:	mov	w0, #0x10                  	// #16
  40e078:	mov	x1, xzr
  40e07c:	bl	402bd4 <ferror@plt+0x1634>
  40e080:	mov	w23, w0
  40e084:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40e088:	b	40d328 <ferror@plt+0xbd88>
  40e08c:	mov	x1, x0
  40e090:	sub	x2, x29, #0x40
  40e094:	mov	x0, x19
  40e098:	bl	4101b4 <ferror@plt+0xec14>
  40e09c:	mov	w23, w0
  40e0a0:	cbnz	w0, 40f554 <ferror@plt+0xdfb4>
  40e0a4:	ldur	x1, [x29, #-64]
  40e0a8:	ldr	x0, [sp, #104]
  40e0ac:	bl	40558c <ferror@plt+0x3fec>
  40e0b0:	ldr	x8, [x28, #88]
  40e0b4:	ldr	x26, [sp, #64]
  40e0b8:	cbz	x8, 40e0fc <ferror@plt+0xcb5c>
  40e0bc:	mov	x23, xzr
  40e0c0:	add	x24, x28, #0x50
  40e0c4:	mov	x0, x24
  40e0c8:	mov	x1, x23
  40e0cc:	bl	401f2c <ferror@plt+0x98c>
  40e0d0:	ldr	w8, [x0, #8]
  40e0d4:	ldr	x1, [x0]
  40e0d8:	cmp	w8, #0x0
  40e0dc:	csel	x0, x22, x26, eq  // eq = none
  40e0e0:	bl	401f2c <ferror@plt+0x98c>
  40e0e4:	mov	w1, #0x1                   	// #1
  40e0e8:	bl	401750 <ferror@plt+0x1b0>
  40e0ec:	ldr	x8, [x28, #88]
  40e0f0:	add	x23, x23, #0x1
  40e0f4:	cmp	x23, x8
  40e0f8:	b.cc	40e0c4 <ferror@plt+0xcb24>  // b.lo, b.ul, b.last
  40e0fc:	ldp	x8, x0, [sp, #120]
  40e100:	ldr	x9, [x25, #16]
  40e104:	ldr	x8, [x8]
  40e108:	sub	x1, x8, x9
  40e10c:	bl	401750 <ferror@plt+0x1b0>
  40e110:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40e114:	ldr	x8, [x8, #584]
  40e118:	ldrb	w8, [x8, #1138]
  40e11c:	tbz	w8, #6, 40e18c <ferror@plt+0xcbec>
  40e120:	ldr	x22, [sp, #48]
  40e124:	mov	w1, #0x1                   	// #1
  40e128:	mov	x0, x22
  40e12c:	bl	401750 <ferror@plt+0x1b0>
  40e130:	mov	x0, x22
  40e134:	mov	x1, xzr
  40e138:	bl	401f84 <ferror@plt+0x9e4>
  40e13c:	ldr	x22, [sp, #40]
  40e140:	ldr	x8, [x0]
  40e144:	mov	w1, #0x1                   	// #1
  40e148:	mov	x0, x22
  40e14c:	str	x8, [x19]
  40e150:	bl	401750 <ferror@plt+0x1b0>
  40e154:	mov	x0, x22
  40e158:	mov	x1, xzr
  40e15c:	bl	401f84 <ferror@plt+0x9e4>
  40e160:	ldr	x22, [sp, #32]
  40e164:	ldr	x8, [x0]
  40e168:	mov	w1, #0x1                   	// #1
  40e16c:	mov	x0, x22
  40e170:	str	x8, [x19, #8]
  40e174:	bl	401750 <ferror@plt+0x1b0>
  40e178:	mov	x0, x22
  40e17c:	mov	x1, xzr
  40e180:	bl	401f84 <ferror@plt+0x9e4>
  40e184:	ldr	x8, [x0]
  40e188:	str	x8, [x19, #16]
  40e18c:	ldr	x0, [sp, #128]
  40e190:	add	x1, sp, #0xd0
  40e194:	bl	401890 <ferror@plt+0x2f0>
  40e198:	mov	w1, #0x1                   	// #1
  40e19c:	mov	x0, x20
  40e1a0:	b	40e1b8 <ferror@plt+0xcc18>
  40e1a4:	mov	x0, x20
  40e1a8:	mov	x1, x23
  40e1ac:	bl	401750 <ferror@plt+0x1b0>
  40e1b0:	mov	x0, x22
  40e1b4:	mov	x1, x23
  40e1b8:	bl	401750 <ferror@plt+0x1b0>
  40e1bc:	mov	w23, wzr
  40e1c0:	b	40f554 <ferror@plt+0xdfb4>
  40e1c4:	ldr	x8, [x24]
  40e1c8:	cbnz	x8, 40e1d4 <ferror@plt+0xcc34>
  40e1cc:	ldr	x8, [x24, #32]
  40e1d0:	cbz	x8, 40d690 <ferror@plt+0xc0f0>
  40e1d4:	ldr	x1, [x24, #24]
  40e1d8:	ldr	x0, [sp, #104]
  40e1dc:	bl	4054c0 <ferror@plt+0x3f20>
  40e1e0:	adrp	x8, 418000 <ferror@plt+0x16a60>
  40e1e4:	add	x8, x8, #0x8b8
  40e1e8:	add	x8, x8, x26, lsl #3
  40e1ec:	ldur	x8, [x8, #-32]
  40e1f0:	add	x0, sp, #0xd0
  40e1f4:	mov	x1, x24
  40e1f8:	blr	x8
  40e1fc:	b	40f42c <ferror@plt+0xde8c>
  40e200:	add	x2, sp, #0x88
  40e204:	mov	x0, x19
  40e208:	mov	x1, x24
  40e20c:	bl	4101b4 <ferror@plt+0xec14>
  40e210:	mov	w23, w0
  40e214:	cbnz	w0, 40f604 <ferror@plt+0xe064>
  40e218:	ldr	w8, [x24]
  40e21c:	ldr	x24, [sp, #136]
  40e220:	and	w8, w8, #0xfffffffe
  40e224:	cmp	w8, #0x2
  40e228:	b.ne	40e240 <ferror@plt+0xcca0>  // b.any
  40e22c:	mov	w0, #0xf                   	// #15
  40e230:	mov	x1, xzr
  40e234:	bl	402bd4 <ferror@plt+0x1634>
  40e238:	cbz	w0, 40e250 <ferror@plt+0xccb0>
  40e23c:	b	40f600 <ferror@plt+0xe060>
  40e240:	ldr	x8, [x24]
  40e244:	cbnz	x8, 40e250 <ferror@plt+0xccb0>
  40e248:	ldr	x8, [x24, #32]
  40e24c:	cbz	x8, 40e22c <ferror@plt+0xcc8c>
  40e250:	mov	x0, x24
  40e254:	bl	404714 <ferror@plt+0x3174>
  40e258:	cmp	x0, #0x0
  40e25c:	ldr	x0, [sp, #128]
  40e260:	cset	w8, eq  // eq = none
  40e264:	mov	w1, #0x1                   	// #1
  40e268:	str	w8, [sp, #100]
  40e26c:	bl	401750 <ferror@plt+0x1b0>
  40e270:	ldr	x10, [x27]
  40e274:	add	x9, x10, #0x1
  40e278:	str	x9, [x27]
  40e27c:	ldrb	w11, [x22, x10]
  40e280:	cbz	x11, 40e298 <ferror@plt+0xccf8>
  40e284:	subs	w8, w11, #0x1
  40e288:	b.ne	40e2a0 <ferror@plt+0xcd00>  // b.any
  40e28c:	mov	x12, xzr
  40e290:	mov	x1, xzr
  40e294:	b	40e2f4 <ferror@plt+0xcd54>
  40e298:	mov	x1, xzr
  40e29c:	b	40e324 <ferror@plt+0xcd84>
  40e2a0:	and	x12, x11, #0xfe
  40e2a4:	add	x15, x22, x10
  40e2a8:	mov	x13, xzr
  40e2ac:	mov	x14, xzr
  40e2b0:	add	x9, x9, x12
  40e2b4:	add	x15, x15, #0x2
  40e2b8:	mov	w16, #0x8                   	// #8
  40e2bc:	mov	x17, x12
  40e2c0:	ldurb	w18, [x15, #-1]
  40e2c4:	ldrb	w0, [x15], #2
  40e2c8:	sub	x1, x16, #0x8
  40e2cc:	subs	x17, x17, #0x2
  40e2d0:	lsl	x18, x18, x1
  40e2d4:	lsl	x0, x0, x16
  40e2d8:	add	x16, x16, #0x10
  40e2dc:	orr	x13, x18, x13
  40e2e0:	orr	x14, x0, x14
  40e2e4:	b.ne	40e2c0 <ferror@plt+0xcd20>  // b.any
  40e2e8:	cmp	x12, x11
  40e2ec:	orr	x1, x14, x13
  40e2f0:	b.eq	40e318 <ferror@plt+0xcd78>  // b.none
  40e2f4:	sub	x11, x11, x12
  40e2f8:	lsl	x12, x12, #3
  40e2fc:	add	x9, x22, x9
  40e300:	ldrb	w13, [x9], #1
  40e304:	subs	x11, x11, #0x1
  40e308:	lsl	x13, x13, x12
  40e30c:	orr	x1, x13, x1
  40e310:	add	x12, x12, #0x8
  40e314:	b.ne	40e300 <ferror@plt+0xcd60>  // b.any
  40e318:	add	x8, x10, w8, uxtb
  40e31c:	add	x8, x8, #0x2
  40e320:	str	x8, [x27]
  40e324:	ldr	w9, [sp, #100]
  40e328:	cmp	w26, #0x43
  40e32c:	cset	w8, ne  // ne = any
  40e330:	eor	w9, w9, #0x1
  40e334:	and	w8, w8, w9
  40e338:	tbnz	w8, #0, 40e354 <ferror@plt+0xcdb4>
  40e33c:	add	x0, x28, #0x28
  40e340:	bl	401f2c <ferror@plt+0x98c>
  40e344:	ldr	x8, [x0]
  40e348:	mov	w23, wzr
  40e34c:	str	x8, [x27]
  40e350:	b	40f578 <ferror@plt+0xdfd8>
  40e354:	str	wzr, [sp, #100]
  40e358:	mov	w23, wzr
  40e35c:	b	40f578 <ferror@plt+0xdfd8>
  40e360:	sub	x2, x29, #0x48
  40e364:	mov	x0, x19
  40e368:	mov	x1, x25
  40e36c:	bl	4101b4 <ferror@plt+0xec14>
  40e370:	mov	w23, w0
  40e374:	cbnz	w0, 40f554 <ferror@plt+0xdfb4>
  40e378:	ldr	x0, [sp, #112]
  40e37c:	mov	x1, xzr
  40e380:	bl	401f2c <ferror@plt+0x98c>
  40e384:	ldr	w8, [x25]
  40e388:	ldr	x22, [x0, #136]
  40e38c:	ldur	x1, [x29, #-72]
  40e390:	and	w9, w8, #0xfffffffe
  40e394:	cmp	w9, #0x2
  40e398:	b.ne	40ee10 <ferror@plt+0xd870>  // b.any
  40e39c:	add	x9, x25, #0x8
  40e3a0:	add	x10, x1, #0x10
  40e3a4:	cmp	w8, #0x3
  40e3a8:	csel	x8, x9, x10, eq  // eq = none
  40e3ac:	ldr	x1, [x8]
  40e3b0:	add	x0, x0, #0x80
  40e3b4:	mov	x24, x20
  40e3b8:	bl	401f2c <ferror@plt+0x98c>
  40e3bc:	ldr	x8, [x0]
  40e3c0:	stur	x8, [x29, #-144]
  40e3c4:	ldrb	w20, [x8]
  40e3c8:	adrp	x1, 418000 <ferror@plt+0x16a60>
  40e3cc:	add	x1, x1, #0x590
  40e3d0:	add	x0, sp, #0xd0
  40e3d4:	sturb	w20, [x29, #-132]
  40e3d8:	sturb	wzr, [x29, #-131]
  40e3dc:	bl	410820 <ferror@plt+0xf280>
  40e3e0:	ldr	x20, [sp, #112]
  40e3e4:	add	x1, sp, #0xd0
  40e3e8:	mov	x0, x20
  40e3ec:	bl	401890 <ferror@plt+0x2f0>
  40e3f0:	sub	x0, x29, #0x84
  40e3f4:	bl	402eb0 <ferror@plt+0x1910>
  40e3f8:	stur	x0, [x29, #-144]
  40e3fc:	mov	x0, x20
  40e400:	mov	x1, xzr
  40e404:	bl	401f2c <ferror@plt+0x98c>
  40e408:	add	x0, x0, #0x80
  40e40c:	sub	x1, x29, #0x90
  40e410:	bl	401890 <ferror@plt+0x2f0>
  40e414:	stur	x22, [x29, #-56]
  40e418:	ldr	x22, [sp, #128]
  40e41c:	mov	w8, #0x3                   	// #3
  40e420:	mov	w1, #0x1                   	// #1
  40e424:	stur	w8, [x29, #-64]
  40e428:	mov	x0, x22
  40e42c:	bl	401750 <ferror@plt+0x1b0>
  40e430:	sub	x1, x29, #0x40
  40e434:	mov	x0, x22
  40e438:	bl	401890 <ferror@plt+0x2f0>
  40e43c:	mov	w23, wzr
  40e440:	mov	x20, x24
  40e444:	b	40f554 <ferror@plt+0xdfb4>
  40e448:	add	x2, sp, #0xd0
  40e44c:	mov	x0, x19
  40e450:	mov	x1, x26
  40e454:	bl	4101b4 <ferror@plt+0xec14>
  40e458:	mov	w23, w0
  40e45c:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40e460:	ldr	w8, [x26]
  40e464:	ldr	x0, [sp, #208]
  40e468:	and	w9, w8, #0xfffffffe
  40e46c:	cmp	w9, #0x2
  40e470:	b.ne	40ee74 <ferror@plt+0xd8d4>  // b.any
  40e474:	adrp	x9, 42c000 <ferror@plt+0x2aa60>
  40e478:	ldr	x9, [x9, #584]
  40e47c:	add	x10, x26, #0x8
  40e480:	add	x11, x0, #0x10
  40e484:	cmp	w8, #0x3
  40e488:	ldr	x9, [x9, #1248]
  40e48c:	ldrb	w8, [x9]
  40e490:	csel	x9, x10, x11, eq  // eq = none
  40e494:	ldr	x23, [x9]
  40e498:	cmp	w8, #0x64
  40e49c:	b.ne	40f2d4 <ferror@plt+0xdd34>  // b.any
  40e4a0:	mov	x24, x20
  40e4a4:	mov	x1, xzr
  40e4a8:	b	40f2e8 <ferror@plt+0xdd48>
  40e4ac:	add	x2, sp, #0xd0
  40e4b0:	mov	x0, x19
  40e4b4:	mov	x1, x24
  40e4b8:	bl	4101b4 <ferror@plt+0xec14>
  40e4bc:	mov	w23, w0
  40e4c0:	cbnz	w0, 40f554 <ferror@plt+0xdfb4>
  40e4c4:	ldr	w8, [x24]
  40e4c8:	ldr	x24, [sp, #208]
  40e4cc:	and	w8, w8, #0xfffffffe
  40e4d0:	cmp	w8, #0x2
  40e4d4:	b.ne	40ee94 <ferror@plt+0xd8f4>  // b.any
  40e4d8:	mov	w0, #0xf                   	// #15
  40e4dc:	mov	x1, xzr
  40e4e0:	bl	402bd4 <ferror@plt+0x1634>
  40e4e4:	mov	w23, w0
  40e4e8:	cbnz	w0, 40f554 <ferror@plt+0xdfb4>
  40e4ec:	b	40eea4 <ferror@plt+0xd904>
  40e4f0:	sub	x2, x29, #0x40
  40e4f4:	mov	x0, x19
  40e4f8:	mov	x1, x24
  40e4fc:	bl	4101b4 <ferror@plt+0xec14>
  40e500:	mov	w23, w0
  40e504:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40e508:	ldr	w8, [x24]
  40e50c:	ldur	x24, [x29, #-64]
  40e510:	and	w8, w8, #0xfffffffe
  40e514:	cmp	w8, #0x2
  40e518:	b.ne	40eed8 <ferror@plt+0xd938>  // b.any
  40e51c:	mov	w0, #0xf                   	// #15
  40e520:	mov	x1, xzr
  40e524:	bl	402bd4 <ferror@plt+0x1634>
  40e528:	mov	w23, w0
  40e52c:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40e530:	b	40eee8 <ferror@plt+0xd948>
  40e534:	sub	x2, x29, #0x48
  40e538:	mov	x0, x19
  40e53c:	mov	x1, x26
  40e540:	bl	4101b4 <ferror@plt+0xec14>
  40e544:	mov	w23, w0
  40e548:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40e54c:	ldr	w8, [x26]
  40e550:	ldur	x27, [x29, #-72]
  40e554:	and	w8, w8, #0xfffffffe
  40e558:	cmp	w8, #0x2
  40e55c:	b.ne	40ef10 <ferror@plt+0xd970>  // b.any
  40e560:	mov	w0, #0xf                   	// #15
  40e564:	mov	x1, xzr
  40e568:	bl	402bd4 <ferror@plt+0x1634>
  40e56c:	mov	w23, w0
  40e570:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40e574:	b	40ef20 <ferror@plt+0xd980>
  40e578:	cmp	w8, #0x64
  40e57c:	b.eq	40ed80 <ferror@plt+0xd7e0>  // b.none
  40e580:	ldur	x0, [x29, #-64]
  40e584:	b	40f208 <ferror@plt+0xdc68>
  40e588:	mov	w0, #0x10                  	// #16
  40e58c:	mov	x1, xzr
  40e590:	bl	402bd4 <ferror@plt+0x1634>
  40e594:	mov	w23, w0
  40e598:	cbnz	w0, 40f554 <ferror@plt+0xdfb4>
  40e59c:	b	40d520 <ferror@plt+0xbf80>
  40e5a0:	mov	x12, xzr
  40e5a4:	b	40e788 <ferror@plt+0xd1e8>
  40e5a8:	mov	x25, xzr
  40e5ac:	b	40e8b4 <ferror@plt+0xd314>
  40e5b0:	mov	x1, xzr
  40e5b4:	b	40e968 <ferror@plt+0xd3c8>
  40e5b8:	sub	w8, w26, #0x10
  40e5bc:	cmp	w8, #0x5
  40e5c0:	b.hi	40d25c <ferror@plt+0xbcbc>  // b.pmore
  40e5c4:	adrp	x9, 419000 <ferror@plt+0x17a60>
  40e5c8:	add	x9, x9, #0xd0
  40e5cc:	adr	x10, 40d70c <ferror@plt+0xc16c>
  40e5d0:	ldrh	w11, [x9, x8, lsl #1]
  40e5d4:	add	x10, x10, x11, lsl #2
  40e5d8:	mov	x23, x0
  40e5dc:	br	x10
  40e5e0:	ldr	x24, [sp, #104]
  40e5e4:	mov	w1, #0x2                   	// #2
  40e5e8:	mov	x0, x24
  40e5ec:	bl	4054c0 <ferror@plt+0x3f20>
  40e5f0:	cbnz	x23, 40d728 <ferror@plt+0xc188>
  40e5f4:	b	40d720 <ferror@plt+0xc180>
  40e5f8:	ldr	w8, [x25]
  40e5fc:	cmp	w8, #0x3
  40e600:	b.ne	40e1bc <ferror@plt+0xcc1c>  // b.any
  40e604:	add	x8, x25, #0x8
  40e608:	adrp	x9, 42c000 <ferror@plt+0x2aa60>
  40e60c:	ldr	x9, [x9, #584]
  40e610:	ldr	x23, [x8]
  40e614:	ldr	x9, [x9, #1248]
  40e618:	add	x25, x23, #0x2
  40e61c:	ldrb	w9, [x9]
  40e620:	cmp	w9, #0x64
  40e624:	b.ne	40f210 <ferror@plt+0xdc70>  // b.any
  40e628:	mov	x1, xzr
  40e62c:	b	40f220 <ferror@plt+0xdc80>
  40e630:	ldr	x8, [x24]
  40e634:	cbnz	x8, 40e640 <ferror@plt+0xd0a0>
  40e638:	ldr	x8, [x24, #32]
  40e63c:	cbz	x8, 40de2c <ferror@plt+0xc88c>
  40e640:	cmp	w26, #0x3a
  40e644:	b.eq	40efc4 <ferror@plt+0xda24>  // b.none
  40e648:	cmp	w26, #0x39
  40e64c:	b.ne	40d604 <ferror@plt+0xc064>  // b.any
  40e650:	ldr	x8, [sp, #80]
  40e654:	ldr	x1, [sp, #104]
  40e658:	mov	x0, x24
  40e65c:	ldr	x2, [x8]
  40e660:	bl	40a9bc <ferror@plt+0x941c>
  40e664:	mov	w23, w0
  40e668:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40e66c:	b	40f42c <ferror@plt+0xde8c>
  40e670:	mov	w0, #0xe                   	// #14
  40e674:	mov	x1, xzr
  40e678:	bl	402bd4 <ferror@plt+0x1634>
  40e67c:	mov	w23, w0
  40e680:	b	40f554 <ferror@plt+0xdfb4>
  40e684:	and	x12, x10, #0xfe
  40e688:	add	x15, x22, x8
  40e68c:	mov	x13, xzr
  40e690:	mov	x14, xzr
  40e694:	add	x11, x11, x12
  40e698:	add	x15, x15, #0x3
  40e69c:	mov	w16, #0x8                   	// #8
  40e6a0:	mov	x17, x12
  40e6a4:	ldurb	w18, [x15, #-1]
  40e6a8:	ldrb	w0, [x15], #2
  40e6ac:	sub	x1, x16, #0x8
  40e6b0:	subs	x17, x17, #0x2
  40e6b4:	lsl	x18, x18, x1
  40e6b8:	lsl	x0, x0, x16
  40e6bc:	add	x16, x16, #0x10
  40e6c0:	orr	x13, x18, x13
  40e6c4:	orr	x14, x0, x14
  40e6c8:	b.ne	40e6a4 <ferror@plt+0xd104>  // b.any
  40e6cc:	cmp	x12, x10
  40e6d0:	orr	x13, x14, x13
  40e6d4:	b.eq	40e814 <ferror@plt+0xd274>  // b.none
  40e6d8:	sub	x10, x10, x12
  40e6dc:	lsl	x12, x12, #3
  40e6e0:	add	x11, x22, x11
  40e6e4:	ldrb	w14, [x11], #1
  40e6e8:	subs	x10, x10, #0x1
  40e6ec:	lsl	x14, x14, x12
  40e6f0:	orr	x13, x14, x13
  40e6f4:	add	x12, x12, #0x8
  40e6f8:	b.ne	40e6e4 <ferror@plt+0xd144>  // b.any
  40e6fc:	b	40e814 <ferror@plt+0xd274>
  40e700:	and	x10, x9, #0xfe
  40e704:	add	x14, x22, x8
  40e708:	mov	x12, xzr
  40e70c:	mov	x13, xzr
  40e710:	add	x11, x11, x10
  40e714:	add	x14, x14, #0x3
  40e718:	mov	w15, #0x8                   	// #8
  40e71c:	mov	x16, x10
  40e720:	ldurb	w17, [x14, #-1]
  40e724:	ldrb	w18, [x14], #2
  40e728:	sub	x0, x15, #0x8
  40e72c:	subs	x16, x16, #0x2
  40e730:	lsl	x17, x17, x0
  40e734:	lsl	x18, x18, x15
  40e738:	add	x15, x15, #0x10
  40e73c:	orr	x12, x17, x12
  40e740:	orr	x13, x18, x13
  40e744:	b.ne	40e720 <ferror@plt+0xd180>  // b.any
  40e748:	cmp	x10, x9
  40e74c:	orr	x12, x13, x12
  40e750:	b.eq	40e778 <ferror@plt+0xd1d8>  // b.none
  40e754:	sub	x13, x9, x10
  40e758:	lsl	x10, x10, #3
  40e75c:	add	x11, x22, x11
  40e760:	ldrb	w14, [x11], #1
  40e764:	subs	x13, x13, #0x1
  40e768:	lsl	x14, x14, x10
  40e76c:	orr	x12, x14, x12
  40e770:	add	x10, x10, #0x8
  40e774:	b.ne	40e760 <ferror@plt+0xd1c0>  // b.any
  40e778:	sub	w9, w9, #0x1
  40e77c:	add	x8, x8, w9, uxtb
  40e780:	add	x8, x8, #0x3
  40e784:	str	x8, [x27]
  40e788:	str	wzr, [sp, #208]
  40e78c:	str	x12, [sp, #216]
  40e790:	add	x1, sp, #0xd0
  40e794:	ldr	x0, [sp, #128]
  40e798:	b	40f44c <ferror@plt+0xdeac>
  40e79c:	and	x12, x10, #0xfe
  40e7a0:	add	x15, x22, x8
  40e7a4:	mov	x13, xzr
  40e7a8:	mov	x14, xzr
  40e7ac:	add	x11, x11, x12
  40e7b0:	add	x15, x15, #0x3
  40e7b4:	mov	w16, #0x8                   	// #8
  40e7b8:	mov	x17, x12
  40e7bc:	ldurb	w18, [x15, #-1]
  40e7c0:	ldrb	w0, [x15], #2
  40e7c4:	sub	x1, x16, #0x8
  40e7c8:	subs	x17, x17, #0x2
  40e7cc:	lsl	x18, x18, x1
  40e7d0:	lsl	x0, x0, x16
  40e7d4:	add	x16, x16, #0x10
  40e7d8:	orr	x13, x18, x13
  40e7dc:	orr	x14, x0, x14
  40e7e0:	b.ne	40e7bc <ferror@plt+0xd21c>  // b.any
  40e7e4:	cmp	x12, x10
  40e7e8:	orr	x13, x14, x13
  40e7ec:	b.eq	40e814 <ferror@plt+0xd274>  // b.none
  40e7f0:	sub	x10, x10, x12
  40e7f4:	lsl	x12, x12, #3
  40e7f8:	add	x11, x22, x11
  40e7fc:	ldrb	w14, [x11], #1
  40e800:	subs	x10, x10, #0x1
  40e804:	lsl	x14, x14, x12
  40e808:	orr	x13, x14, x13
  40e80c:	add	x12, x12, #0x8
  40e810:	b.ne	40e7fc <ferror@plt+0xd25c>  // b.any
  40e814:	add	x8, x8, w9, uxtb
  40e818:	add	x8, x8, #0x3
  40e81c:	str	x8, [x27]
  40e820:	str	x13, [sp, #152]
  40e824:	add	x1, sp, #0x90
  40e828:	b	40e794 <ferror@plt+0xd1f4>
  40e82c:	and	x11, x10, #0xfe
  40e830:	add	x14, x22, x8
  40e834:	mov	x12, xzr
  40e838:	mov	x13, xzr
  40e83c:	add	x9, x9, x11
  40e840:	add	x14, x14, #0x3
  40e844:	mov	w15, #0x8                   	// #8
  40e848:	mov	x16, x11
  40e84c:	ldurb	w17, [x14, #-1]
  40e850:	ldrb	w18, [x14], #2
  40e854:	sub	x0, x15, #0x8
  40e858:	subs	x16, x16, #0x2
  40e85c:	lsl	x17, x17, x0
  40e860:	lsl	x18, x18, x15
  40e864:	add	x15, x15, #0x10
  40e868:	orr	x12, x17, x12
  40e86c:	orr	x13, x18, x13
  40e870:	b.ne	40e84c <ferror@plt+0xd2ac>  // b.any
  40e874:	cmp	x11, x10
  40e878:	orr	x25, x13, x12
  40e87c:	b.eq	40e8a4 <ferror@plt+0xd304>  // b.none
  40e880:	sub	x12, x10, x11
  40e884:	lsl	x11, x11, #3
  40e888:	add	x9, x22, x9
  40e88c:	ldrb	w13, [x9], #1
  40e890:	subs	x12, x12, #0x1
  40e894:	lsl	x13, x13, x11
  40e898:	orr	x25, x13, x25
  40e89c:	add	x11, x11, #0x8
  40e8a0:	b.ne	40e88c <ferror@plt+0xd2ec>  // b.any
  40e8a4:	sub	w9, w10, #0x1
  40e8a8:	add	x8, x8, w9, uxtb
  40e8ac:	add	x9, x8, #0x3
  40e8b0:	str	x9, [x27]
  40e8b4:	add	x10, x9, #0x1
  40e8b8:	stur	xzr, [x29, #-56]
  40e8bc:	str	x10, [x27]
  40e8c0:	ldrb	w8, [x22, x9]
  40e8c4:	cbz	x8, 40e8dc <ferror@plt+0xd33c>
  40e8c8:	cmp	w8, #0x1
  40e8cc:	b.ne	40e980 <ferror@plt+0xd3e0>  // b.any
  40e8d0:	mov	x11, xzr
  40e8d4:	mov	x1, xzr
  40e8d8:	b	40e9d4 <ferror@plt+0xd434>
  40e8dc:	mov	x1, xzr
  40e8e0:	b	40ea08 <ferror@plt+0xd468>
  40e8e4:	and	x12, x10, #0xfe
  40e8e8:	add	x15, x22, x8
  40e8ec:	mov	x13, xzr
  40e8f0:	mov	x14, xzr
  40e8f4:	add	x11, x11, x12
  40e8f8:	add	x15, x15, #0x3
  40e8fc:	mov	w16, #0x8                   	// #8
  40e900:	mov	x17, x12
  40e904:	ldurb	w18, [x15, #-1]
  40e908:	ldrb	w0, [x15], #2
  40e90c:	sub	x1, x16, #0x8
  40e910:	subs	x17, x17, #0x2
  40e914:	lsl	x18, x18, x1
  40e918:	lsl	x0, x0, x16
  40e91c:	add	x16, x16, #0x10
  40e920:	orr	x13, x18, x13
  40e924:	orr	x14, x0, x14
  40e928:	b.ne	40e904 <ferror@plt+0xd364>  // b.any
  40e92c:	cmp	x12, x10
  40e930:	orr	x1, x14, x13
  40e934:	b.eq	40e95c <ferror@plt+0xd3bc>  // b.none
  40e938:	sub	x10, x10, x12
  40e93c:	lsl	x12, x12, #3
  40e940:	add	x11, x22, x11
  40e944:	ldrb	w13, [x11], #1
  40e948:	subs	x10, x10, #0x1
  40e94c:	lsl	x13, x13, x12
  40e950:	orr	x1, x13, x1
  40e954:	add	x12, x12, #0x8
  40e958:	b.ne	40e944 <ferror@plt+0xd3a4>  // b.any
  40e95c:	add	x8, x8, w9, uxtb
  40e960:	add	x8, x8, #0x3
  40e964:	str	x8, [x27]
  40e968:	mov	w3, #0x1                   	// #1
  40e96c:	mov	x0, x19
  40e970:	mov	w2, wzr
  40e974:	bl	40fd74 <ferror@plt+0xe7d4>
  40e978:	mov	w23, w0
  40e97c:	b	40f578 <ferror@plt+0xdfd8>
  40e980:	and	x11, x8, #0xfe
  40e984:	add	x14, x22, x9
  40e988:	mov	x12, xzr
  40e98c:	mov	x13, xzr
  40e990:	add	x10, x10, x11
  40e994:	add	x14, x14, #0x2
  40e998:	mov	w15, #0x8                   	// #8
  40e99c:	mov	x16, x11
  40e9a0:	ldurb	w17, [x14, #-1]
  40e9a4:	ldrb	w18, [x14], #2
  40e9a8:	sub	x0, x15, #0x8
  40e9ac:	subs	x16, x16, #0x2
  40e9b0:	lsl	x17, x17, x0
  40e9b4:	lsl	x18, x18, x15
  40e9b8:	add	x15, x15, #0x10
  40e9bc:	orr	x12, x17, x12
  40e9c0:	orr	x13, x18, x13
  40e9c4:	b.ne	40e9a0 <ferror@plt+0xd400>  // b.any
  40e9c8:	cmp	x11, x8
  40e9cc:	orr	x1, x13, x12
  40e9d0:	b.eq	40e9f8 <ferror@plt+0xd458>  // b.none
  40e9d4:	sub	x12, x8, x11
  40e9d8:	lsl	x11, x11, #3
  40e9dc:	add	x10, x22, x10
  40e9e0:	ldrb	w13, [x10], #1
  40e9e4:	subs	x12, x12, #0x1
  40e9e8:	lsl	x13, x13, x11
  40e9ec:	orr	x1, x13, x1
  40e9f0:	add	x11, x11, #0x8
  40e9f4:	b.ne	40e9e0 <ferror@plt+0xd440>  // b.any
  40e9f8:	sub	w8, w8, #0x1
  40e9fc:	add	x8, x9, w8, uxtb
  40ea00:	add	x8, x8, #0x2
  40ea04:	str	x8, [x27]
  40ea08:	ldr	x0, [sp, #112]
  40ea0c:	stur	x1, [x29, #-64]
  40ea10:	bl	401f2c <ferror@plt+0x98c>
  40ea14:	ldr	x8, [x0, #8]
  40ea18:	mov	x26, x0
  40ea1c:	cbz	x8, 40ebd4 <ferror@plt+0xd634>
  40ea20:	ldr	x2, [x26, #120]
  40ea24:	cmp	x25, x2
  40ea28:	b.ne	40ebec <ferror@plt+0xd64c>  // b.any
  40ea2c:	ldr	x8, [sp, #120]
  40ea30:	adrp	x9, 42c000 <ferror@plt+0x2aa60>
  40ea34:	ldr	x9, [x9, #584]
  40ea38:	ldr	x8, [x8]
  40ea3c:	sub	x8, x8, x25
  40ea40:	stur	x8, [x29, #-48]
  40ea44:	ldrb	w8, [x9, #1138]
  40ea48:	tbz	w8, #6, 40ea70 <ferror@plt+0xd4d0>
  40ea4c:	ldr	x0, [sp, #48]
  40ea50:	mov	x1, x19
  40ea54:	bl	401890 <ferror@plt+0x2f0>
  40ea58:	ldr	x0, [sp, #40]
  40ea5c:	ldr	x1, [sp, #24]
  40ea60:	bl	401890 <ferror@plt+0x2f0>
  40ea64:	ldr	x0, [sp, #32]
  40ea68:	ldr	x1, [sp, #80]
  40ea6c:	bl	401890 <ferror@plt+0x2f0>
  40ea70:	cbz	x25, 40eb54 <ferror@plt+0xd5b4>
  40ea74:	mov	x22, xzr
  40ea78:	add	x28, x26, #0x50
  40ea7c:	sub	x8, x25, #0x1
  40ea80:	str	x8, [sp, #8]
  40ea84:	ldr	x0, [sp, #128]
  40ea88:	mov	x1, xzr
  40ea8c:	bl	401f84 <ferror@plt+0x9e4>
  40ea90:	ldr	w8, [x0]
  40ea94:	cmp	w8, #0x8
  40ea98:	b.eq	40f3dc <ferror@plt+0xde3c>  // b.none
  40ea9c:	ldr	x8, [sp, #8]
  40eaa0:	mov	x23, x0
  40eaa4:	mov	x0, x28
  40eaa8:	sub	x1, x8, x22
  40eaac:	bl	401f2c <ferror@plt+0x98c>
  40eab0:	ldr	w8, [x23]
  40eab4:	mov	x27, x0
  40eab8:	orr	w8, w8, #0x2
  40eabc:	cmp	w8, #0x2
  40eac0:	b.ne	40eb28 <ferror@plt+0xd588>  // b.any
  40eac4:	cbz	x22, 40eb28 <ferror@plt+0xd588>
  40eac8:	ldr	x24, [sp, #8]
  40eacc:	mov	w21, #0x1                   	// #1
  40ead0:	mov	x0, x28
  40ead4:	mov	x1, x24
  40ead8:	bl	401f2c <ferror@plt+0x98c>
  40eadc:	ldr	x8, [x23, #8]
  40eae0:	ldr	x9, [x0]
  40eae4:	cmp	x8, x9
  40eae8:	b.ne	40eb0c <ferror@plt+0xd56c>  // b.any
  40eaec:	ldr	x8, [x0, #8]
  40eaf0:	ldr	w9, [x23]
  40eaf4:	cmp	x8, #0x0
  40eaf8:	cset	w8, eq  // eq = none
  40eafc:	cmp	w9, #0x0
  40eb00:	cset	w9, eq  // eq = none
  40eb04:	eor	w3, w8, w9
  40eb08:	b	40eb10 <ferror@plt+0xd570>
  40eb0c:	mov	w3, #0x1                   	// #1
  40eb10:	cmp	x21, x22
  40eb14:	b.cs	40eb2c <ferror@plt+0xd58c>  // b.hs, b.nlast
  40eb18:	add	x21, x21, #0x1
  40eb1c:	sub	x24, x24, #0x1
  40eb20:	tbnz	w3, #0, 40ead0 <ferror@plt+0xd530>
  40eb24:	b	40eb2c <ferror@plt+0xd58c>
  40eb28:	mov	w3, #0x1                   	// #1
  40eb2c:	ldr	x1, [x27]
  40eb30:	ldr	w2, [x27, #8]
  40eb34:	mov	x0, x19
  40eb38:	bl	40fd74 <ferror@plt+0xe7d4>
  40eb3c:	cbnz	w0, 40f3e4 <ferror@plt+0xde44>
  40eb40:	add	x22, x22, #0x1
  40eb44:	adrp	x21, 419000 <ferror@plt+0x17a60>
  40eb48:	cmp	x22, x25
  40eb4c:	add	x21, x21, #0x18
  40eb50:	b.ne	40ea84 <ferror@plt+0xd4e4>  // b.any
  40eb54:	ldr	x8, [x26, #88]
  40eb58:	ldr	x22, [sp, #88]
  40eb5c:	ldr	x27, [sp, #64]
  40eb60:	cmp	x25, x8
  40eb64:	b.cs	40f2c4 <ferror@plt+0xdd24>  // b.hs, b.nlast
  40eb68:	add	x23, x26, #0x50
  40eb6c:	b	40eb94 <ferror@plt+0xd5f4>
  40eb70:	mov	w1, #0x1                   	// #1
  40eb74:	bl	41098c <ferror@plt+0xf3ec>
  40eb78:	add	x1, sp, #0xd0
  40eb7c:	mov	x0, x24
  40eb80:	bl	401890 <ferror@plt+0x2f0>
  40eb84:	ldr	x8, [x26, #88]
  40eb88:	add	x25, x25, #0x1
  40eb8c:	cmp	x25, x8
  40eb90:	b.cs	40f2c4 <ferror@plt+0xdd24>  // b.hs, b.nlast
  40eb94:	mov	x0, x23
  40eb98:	mov	x1, x25
  40eb9c:	bl	401f2c <ferror@plt+0x98c>
  40eba0:	ldr	w8, [x0, #8]
  40eba4:	ldr	x1, [x0]
  40eba8:	mov	x24, x0
  40ebac:	cmp	w8, #0x0
  40ebb0:	csel	x0, x22, x27, eq  // eq = none
  40ebb4:	bl	401f2c <ferror@plt+0x98c>
  40ebb8:	ldr	x8, [x24, #8]
  40ebbc:	mov	x24, x0
  40ebc0:	add	x0, sp, #0xd0
  40ebc4:	cbnz	x8, 40eb70 <ferror@plt+0xd5d0>
  40ebc8:	mov	w1, #0x2                   	// #2
  40ebcc:	bl	4054c0 <ferror@plt+0x3f20>
  40ebd0:	b	40eb78 <ferror@plt+0xd5d8>
  40ebd4:	ldr	x2, [x26, #208]
  40ebd8:	mov	w0, #0x12                  	// #18
  40ebdc:	mov	x1, xzr
  40ebe0:	bl	402bd4 <ferror@plt+0x1634>
  40ebe4:	mov	w23, w0
  40ebe8:	b	40f554 <ferror@plt+0xdfb4>
  40ebec:	mov	w0, #0x11                  	// #17
  40ebf0:	mov	x1, xzr
  40ebf4:	mov	x3, x25
  40ebf8:	bl	402bd4 <ferror@plt+0x1634>
  40ebfc:	mov	w23, w0
  40ec00:	b	40f554 <ferror@plt+0xdfb4>
  40ec04:	mov	x23, x20
  40ec08:	ldr	x20, [sp, #128]
  40ec0c:	mov	w1, #0x1                   	// #1
  40ec10:	mov	x0, x20
  40ec14:	bl	401750 <ferror@plt+0x1b0>
  40ec18:	sub	x1, x29, #0x40
  40ec1c:	mov	x0, x20
  40ec20:	mov	x20, x23
  40ec24:	b	40f44c <ferror@plt+0xdeac>
  40ec28:	mov	w0, #0x10                  	// #16
  40ec2c:	mov	x1, xzr
  40ec30:	bl	402bd4 <ferror@plt+0x1634>
  40ec34:	mov	w23, w0
  40ec38:	cbnz	w0, 40f554 <ferror@plt+0xdfb4>
  40ec3c:	b	40d458 <ferror@plt+0xbeb8>
  40ec40:	mov	w8, #0x3                   	// #3
  40ec44:	str	w8, [sp, #208]
  40ec48:	ldr	x8, [x24, #16]
  40ec4c:	str	x8, [sp, #216]
  40ec50:	cmp	w26, #0x57
  40ec54:	b.ne	40e064 <ferror@plt+0xcac4>  // b.any
  40ec58:	b	40e790 <ferror@plt+0xd1f0>
  40ec5c:	add	x0, sp, #0xd0
  40ec60:	mov	w2, #0x1                   	// #1
  40ec64:	mov	x1, x19
  40ec68:	bl	4041a0 <ferror@plt+0x2c00>
  40ec6c:	ldur	x1, [x29, #-64]
  40ec70:	add	x0, sp, #0xd0
  40ec74:	bl	404058 <ferror@plt+0x2ab8>
  40ec78:	mov	w23, w0
  40ec7c:	cbnz	w0, 40f538 <ferror@plt+0xdf98>
  40ec80:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40ec84:	ldr	x8, [x8, #584]
  40ec88:	add	x0, sp, #0xd0
  40ec8c:	mov	w1, #0x28                  	// #40
  40ec90:	ldr	x8, [x8, #1800]
  40ec94:	blr	x8
  40ec98:	mov	w23, w0
  40ec9c:	cbnz	w0, 40f538 <ferror@plt+0xdf98>
  40eca0:	ldr	w8, [sp, #240]
  40eca4:	cbz	w8, 40ecb0 <ferror@plt+0xd710>
  40eca8:	cmp	w8, #0x22
  40ecac:	b.ne	40f528 <ferror@plt+0xdf88>  // b.any
  40ecb0:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40ecb4:	ldr	x8, [x8, #584]
  40ecb8:	ldrb	w8, [x8, #1138]
  40ecbc:	tbz	w8, #6, 40ece4 <ferror@plt+0xd744>
  40ecc0:	ldr	x0, [sp, #48]
  40ecc4:	mov	x1, x19
  40ecc8:	bl	401890 <ferror@plt+0x2f0>
  40eccc:	ldr	x0, [sp, #40]
  40ecd0:	ldr	x1, [sp, #24]
  40ecd4:	bl	401890 <ferror@plt+0x2f0>
  40ecd8:	ldr	x0, [sp, #32]
  40ecdc:	ldr	x1, [sp, #80]
  40ece0:	bl	401890 <ferror@plt+0x2f0>
  40ece4:	adrp	x8, 416000 <ferror@plt+0x14a60>
  40ece8:	ldr	q0, [x8, #624]
  40ecec:	ldp	x0, x8, [sp, #112]
  40ecf0:	mov	w1, #0x1                   	// #1
  40ecf4:	stur	q0, [x29, #-128]
  40ecf8:	ldr	x8, [x8]
  40ecfc:	stur	x8, [x29, #-112]
  40ed00:	bl	401f2c <ferror@plt+0x98c>
  40ed04:	adrp	x23, 42c000 <ferror@plt+0x2aa60>
  40ed08:	ldr	x8, [x23, #584]
  40ed0c:	ldrb	w1, [x8, #1140]
  40ed10:	bl	401950 <ferror@plt+0x3b0>
  40ed14:	sub	x1, x29, #0x80
  40ed18:	mov	x0, x20
  40ed1c:	bl	401890 <ferror@plt+0x2f0>
  40ed20:	ldr	x8, [x23, #584]
  40ed24:	ldr	x8, [x8, #1248]
  40ed28:	ldrb	w8, [x8]
  40ed2c:	cmp	w8, #0x64
  40ed30:	b.ne	40ed44 <ferror@plt+0xd7a4>  // b.any
  40ed34:	ldr	x0, [sp, #72]
  40ed38:	sub	x1, x29, #0x48
  40ed3c:	stur	xzr, [x29, #-72]
  40ed40:	bl	401890 <ferror@plt+0x2f0>
  40ed44:	mov	w23, wzr
  40ed48:	b	40f538 <ferror@plt+0xdf98>
  40ed4c:	ldur	x0, [x29, #-64]
  40ed50:	and	w10, w9, #0xfffffffe
  40ed54:	cmp	w10, #0x2
  40ed58:	b.ne	40f1dc <ferror@plt+0xdc3c>  // b.any
  40ed5c:	add	x10, x27, #0x8
  40ed60:	add	x11, x0, #0x10
  40ed64:	cmp	w9, #0x3
  40ed68:	csel	x9, x10, x11, eq  // eq = none
  40ed6c:	ldr	x23, [x9]
  40ed70:	cmp	w8, #0x64
  40ed74:	b.ne	40f3f4 <ferror@plt+0xde54>  // b.any
  40ed78:	mov	x1, xzr
  40ed7c:	b	40f404 <ferror@plt+0xde64>
  40ed80:	ldr	w8, [x27]
  40ed84:	and	w8, w8, #0xfffffffe
  40ed88:	cmp	w8, #0x2
  40ed8c:	b.ne	40f1f4 <ferror@plt+0xdc54>  // b.any
  40ed90:	mov	x1, xzr
  40ed94:	b	40f424 <ferror@plt+0xde84>
  40ed98:	mov	w0, #0x10                  	// #16
  40ed9c:	mov	x1, xzr
  40eda0:	bl	402bd4 <ferror@plt+0x1634>
  40eda4:	mov	w23, w0
  40eda8:	cbnz	w0, 40f554 <ferror@plt+0xdfb4>
  40edac:	b	40dab0 <ferror@plt+0xc510>
  40edb0:	mov	w0, #0x10                  	// #16
  40edb4:	mov	x1, xzr
  40edb8:	bl	402bd4 <ferror@plt+0x1634>
  40edbc:	mov	w23, w0
  40edc0:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40edc4:	b	40daf8 <ferror@plt+0xc558>
  40edc8:	mov	w0, #0x10                  	// #16
  40edcc:	mov	x1, xzr
  40edd0:	bl	402bd4 <ferror@plt+0x1634>
  40edd4:	cbz	w0, 40dbac <ferror@plt+0xc60c>
  40edd8:	mov	w23, w0
  40eddc:	b	40f578 <ferror@plt+0xdfd8>
  40ede0:	mov	w0, #0x10                  	// #16
  40ede4:	mov	x1, xzr
  40ede8:	bl	402bd4 <ferror@plt+0x1634>
  40edec:	mov	w23, w0
  40edf0:	cbnz	w0, 40f554 <ferror@plt+0xdfb4>
  40edf4:	b	40dcb0 <ferror@plt+0xc710>
  40edf8:	mov	w0, #0x10                  	// #16
  40edfc:	mov	x1, xzr
  40ee00:	bl	402bd4 <ferror@plt+0x1634>
  40ee04:	mov	w23, w0
  40ee08:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40ee0c:	b	40df20 <ferror@plt+0xc980>
  40ee10:	ldr	x9, [x1]
  40ee14:	cbnz	x9, 40ee20 <ferror@plt+0xd880>
  40ee18:	ldr	x9, [x1, #32]
  40ee1c:	cbz	x9, 40e39c <ferror@plt+0xcdfc>
  40ee20:	sub	x0, x29, #0x80
  40ee24:	bl	40558c <ferror@plt+0x3fec>
  40ee28:	ldur	x1, [x29, #-112]
  40ee2c:	sub	x0, x29, #0x80
  40ee30:	bl	404928 <ferror@plt+0x3388>
  40ee34:	ldr	x1, [sp, #16]
  40ee38:	sub	x0, x29, #0x80
  40ee3c:	sub	x2, x29, #0x80
  40ee40:	mov	x3, xzr
  40ee44:	sturb	wzr, [x29, #-88]
  40ee48:	bl	40991c <ferror@plt+0x837c>
  40ee4c:	mov	w23, w0
  40ee50:	cbnz	w0, 40ee68 <ferror@plt+0xd8c8>
  40ee54:	sub	x0, x29, #0x80
  40ee58:	sub	x1, x29, #0x98
  40ee5c:	bl	4069f8 <ferror@plt+0x5458>
  40ee60:	mov	w23, w0
  40ee64:	cbz	w0, 40f514 <ferror@plt+0xdf74>
  40ee68:	sub	x0, x29, #0x80
  40ee6c:	bl	405500 <ferror@plt+0x3f60>
  40ee70:	b	40f554 <ferror@plt+0xdfb4>
  40ee74:	ldr	x9, [x0]
  40ee78:	cbnz	x9, 40ee84 <ferror@plt+0xd8e4>
  40ee7c:	ldr	x9, [x0, #32]
  40ee80:	cbz	x9, 40e474 <ferror@plt+0xced4>
  40ee84:	ldr	x1, [x19, #504]
  40ee88:	bl	404a34 <ferror@plt+0x3494>
  40ee8c:	mov	w23, w0
  40ee90:	b	40f578 <ferror@plt+0xdfd8>
  40ee94:	ldr	x8, [x24]
  40ee98:	cbnz	x8, 40eea4 <ferror@plt+0xd904>
  40ee9c:	ldr	x8, [x24, #32]
  40eea0:	cbz	x8, 40e4d8 <ferror@plt+0xcf38>
  40eea4:	sub	x1, x29, #0x40
  40eea8:	mov	x0, x24
  40eeac:	bl	4069f8 <ferror@plt+0x5458>
  40eeb0:	mov	w23, w0
  40eeb4:	cbnz	w0, 40f554 <ferror@plt+0xdfb4>
  40eeb8:	ldr	x0, [sp, #128]
  40eebc:	mov	w1, #0x1                   	// #1
  40eec0:	bl	401750 <ferror@plt+0x1b0>
  40eec4:	ldur	x8, [x29, #-64]
  40eec8:	cbnz	x8, 40d588 <ferror@plt+0xbfe8>
  40eecc:	ldr	x22, [sp, #72]
  40eed0:	mov	x23, xzr
  40eed4:	b	40d5c8 <ferror@plt+0xc028>
  40eed8:	ldr	x8, [x24]
  40eedc:	cbnz	x8, 40eee8 <ferror@plt+0xd948>
  40eee0:	ldr	x8, [x24, #32]
  40eee4:	cbz	x8, 40e51c <ferror@plt+0xcf7c>
  40eee8:	sub	x1, x29, #0x80
  40eeec:	mov	x0, x24
  40eef0:	bl	4069f8 <ferror@plt+0x5458>
  40eef4:	mov	w23, w0
  40eef8:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40eefc:	ldur	x8, [x29, #-128]
  40ef00:	mov	w9, #0x1                   	// #1
  40ef04:	str	w9, [sp, #208]
  40ef08:	str	x8, [sp, #224]
  40ef0c:	b	40f434 <ferror@plt+0xde94>
  40ef10:	ldr	x8, [x27]
  40ef14:	cbnz	x8, 40ef20 <ferror@plt+0xd980>
  40ef18:	ldr	x8, [x27, #32]
  40ef1c:	cbz	x8, 40e560 <ferror@plt+0xcfc0>
  40ef20:	sub	x1, x29, #0x40
  40ef24:	sub	x2, x29, #0x90
  40ef28:	sub	x3, x29, #0x80
  40ef2c:	sub	x4, x29, #0x98
  40ef30:	mov	x0, x19
  40ef34:	bl	4104f0 <ferror@plt+0xef50>
  40ef38:	mov	w23, w0
  40ef3c:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40ef40:	ldr	w8, [x26]
  40ef44:	cmp	w8, #0x1
  40ef48:	b.ne	40ef88 <ferror@plt+0xd9e8>  // b.any
  40ef4c:	ldur	x8, [x29, #-64]
  40ef50:	ldr	w8, [x8]
  40ef54:	cmp	w8, #0x1
  40ef58:	b.eq	40ef6c <ferror@plt+0xd9cc>  // b.none
  40ef5c:	ldur	x8, [x29, #-128]
  40ef60:	ldr	w8, [x8]
  40ef64:	cmp	w8, #0x1
  40ef68:	b.ne	40ef88 <ferror@plt+0xd9e8>  // b.any
  40ef6c:	sub	x2, x29, #0x48
  40ef70:	mov	x0, x19
  40ef74:	mov	x1, x26
  40ef78:	bl	4101b4 <ferror@plt+0xec14>
  40ef7c:	mov	w23, w0
  40ef80:	cbnz	w0, 40f578 <ferror@plt+0xdfd8>
  40ef84:	ldur	x27, [x29, #-72]
  40ef88:	ldur	x23, [x29, #-152]
  40ef8c:	ldr	x21, [sp, #104]
  40ef90:	ldr	x1, [x23, #24]
  40ef94:	mov	x0, x21
  40ef98:	bl	4054c0 <ferror@plt+0x3f20>
  40ef9c:	ldur	x1, [x29, #-144]
  40efa0:	mov	x0, x27
  40efa4:	mov	x2, x23
  40efa8:	mov	x3, x21
  40efac:	bl	40b93c <ferror@plt+0xa39c>
  40efb0:	cbz	w0, 40f4c8 <ferror@plt+0xdf28>
  40efb4:	mov	w23, w0
  40efb8:	mov	x0, x21
  40efbc:	bl	405500 <ferror@plt+0x3f60>
  40efc0:	b	40f020 <ferror@plt+0xda80>
  40efc4:	ldr	x0, [sp, #104]
  40efc8:	mov	x1, x24
  40efcc:	bl	40558c <ferror@plt+0x3fec>
  40efd0:	strb	wzr, [sp, #256]
  40efd4:	b	40f42c <ferror@plt+0xde8c>
  40efd8:	ldr	x23, [sp, #128]
  40efdc:	mov	w20, #0x5                   	// #5
  40efe0:	mov	w1, #0x1                   	// #1
  40efe4:	stur	w20, [x29, #-64]
  40efe8:	mov	x0, x23
  40efec:	bl	401750 <ferror@plt+0x1b0>
  40eff0:	mov	w1, #0x1                   	// #1
  40eff4:	mov	x0, x23
  40eff8:	bl	401750 <ferror@plt+0x1b0>
  40effc:	sub	x1, x29, #0x40
  40f000:	mov	x0, x23
  40f004:	bl	401890 <ferror@plt+0x2f0>
  40f008:	add	x1, sp, #0xd0
  40f00c:	mov	x0, x23
  40f010:	str	w20, [sp, #208]
  40f014:	bl	401890 <ferror@plt+0x2f0>
  40f018:	mov	w23, wzr
  40f01c:	ldr	x20, [sp, #8]
  40f020:	adrp	x21, 419000 <ferror@plt+0x17a60>
  40f024:	add	x21, x21, #0x18
  40f028:	b	40f578 <ferror@plt+0xdfd8>
  40f02c:	mov	x9, xzr
  40f030:	b	40f0bc <ferror@plt+0xdb1c>
  40f034:	and	x12, x11, #0xfe
  40f038:	add	x14, x22, x10
  40f03c:	mov	x9, xzr
  40f040:	mov	x13, xzr
  40f044:	add	x8, x8, x12
  40f048:	add	x14, x14, #0x2
  40f04c:	mov	w15, #0x8                   	// #8
  40f050:	mov	x16, x12
  40f054:	ldurb	w17, [x14, #-1]
  40f058:	ldrb	w18, [x14], #2
  40f05c:	sub	x0, x15, #0x8
  40f060:	subs	x16, x16, #0x2
  40f064:	lsl	x17, x17, x0
  40f068:	lsl	x18, x18, x15
  40f06c:	add	x15, x15, #0x10
  40f070:	orr	x9, x17, x9
  40f074:	orr	x13, x18, x13
  40f078:	b.ne	40f054 <ferror@plt+0xdab4>  // b.any
  40f07c:	cmp	x12, x11
  40f080:	orr	x9, x13, x9
  40f084:	b.eq	40f0ac <ferror@plt+0xdb0c>  // b.none
  40f088:	sub	x13, x11, x12
  40f08c:	lsl	x12, x12, #3
  40f090:	add	x8, x22, x8
  40f094:	ldrb	w14, [x8], #1
  40f098:	subs	x13, x13, #0x1
  40f09c:	lsl	x14, x14, x12
  40f0a0:	orr	x9, x14, x9
  40f0a4:	add	x12, x12, #0x8
  40f0a8:	b.ne	40f094 <ferror@plt+0xdaf4>  // b.any
  40f0ac:	sub	w8, w11, #0x1
  40f0b0:	add	x8, x10, w8, uxtb
  40f0b4:	add	x8, x8, #0x2
  40f0b8:	str	x8, [x27]
  40f0bc:	add	x11, x8, #0x1
  40f0c0:	str	x11, [x27]
  40f0c4:	ldrb	w10, [x22, x8]
  40f0c8:	cbz	x10, 40f0e0 <ferror@plt+0xdb40>
  40f0cc:	cmp	w10, #0x1
  40f0d0:	b.ne	40f0f4 <ferror@plt+0xdb54>  // b.any
  40f0d4:	mov	x13, xzr
  40f0d8:	mov	x12, xzr
  40f0dc:	b	40f148 <ferror@plt+0xdba8>
  40f0e0:	ldr	x8, [x25, #32]
  40f0e4:	mov	x12, xzr
  40f0e8:	cmp	x8, #0x0
  40f0ec:	cset	w8, ne  // ne = any
  40f0f0:	b	40f19c <ferror@plt+0xdbfc>
  40f0f4:	and	x13, x10, #0xfe
  40f0f8:	add	x15, x22, x8
  40f0fc:	mov	x12, xzr
  40f100:	mov	x14, xzr
  40f104:	add	x11, x11, x13
  40f108:	add	x15, x15, #0x2
  40f10c:	mov	w16, #0x8                   	// #8
  40f110:	mov	x17, x13
  40f114:	ldurb	w18, [x15, #-1]
  40f118:	ldrb	w0, [x15], #2
  40f11c:	sub	x1, x16, #0x8
  40f120:	subs	x17, x17, #0x2
  40f124:	lsl	x18, x18, x1
  40f128:	lsl	x0, x0, x16
  40f12c:	add	x16, x16, #0x10
  40f130:	orr	x12, x18, x12
  40f134:	orr	x14, x0, x14
  40f138:	b.ne	40f114 <ferror@plt+0xdb74>  // b.any
  40f13c:	cmp	x13, x10
  40f140:	orr	x12, x14, x12
  40f144:	b.eq	40f16c <ferror@plt+0xdbcc>  // b.none
  40f148:	sub	x14, x10, x13
  40f14c:	lsl	x13, x13, #3
  40f150:	add	x11, x22, x11
  40f154:	ldrb	w15, [x11], #1
  40f158:	subs	x14, x14, #0x1
  40f15c:	lsl	x15, x15, x13
  40f160:	orr	x12, x15, x12
  40f164:	add	x13, x13, #0x8
  40f168:	b.ne	40f154 <ferror@plt+0xdbb4>  // b.any
  40f16c:	sub	w10, w10, #0x1
  40f170:	add	x8, x8, w10, uxtb
  40f174:	add	x8, x8, #0x2
  40f178:	str	x8, [x27]
  40f17c:	ldr	x10, [x25, #32]
  40f180:	cmp	x10, #0x0
  40f184:	cset	w8, ne  // ne = any
  40f188:	cmn	x12, #0x1
  40f18c:	b.ne	40f19c <ferror@plt+0xdbfc>  // b.any
  40f190:	cbnz	x10, 40f19c <ferror@plt+0xdbfc>
  40f194:	mov	w23, wzr
  40f198:	b	40f3c0 <ferror@plt+0xde20>
  40f19c:	ldr	x0, [sp, #88]
  40f1a0:	cmp	w8, #0x0
  40f1a4:	csel	x1, x9, x12, ne  // ne = any
  40f1a8:	bl	401f2c <ferror@plt+0x98c>
  40f1ac:	mov	x1, xzr
  40f1b0:	bl	401f84 <ferror@plt+0x9e4>
  40f1b4:	stur	x0, [x29, #-128]
  40f1b8:	ldr	x8, [x0]
  40f1bc:	cbnz	x8, 40f1c8 <ferror@plt+0xdc28>
  40f1c0:	ldr	x8, [x0, #32]
  40f1c4:	cbz	x8, 40f4c0 <ferror@plt+0xdf20>
  40f1c8:	mov	w0, #0xf                   	// #15
  40f1cc:	mov	x1, xzr
  40f1d0:	bl	402bd4 <ferror@plt+0x1634>
  40f1d4:	mov	w23, w0
  40f1d8:	b	40f3c0 <ferror@plt+0xde20>
  40f1dc:	ldr	x10, [x0]
  40f1e0:	cbnz	x10, 40f1ec <ferror@plt+0xdc4c>
  40f1e4:	ldr	x10, [x0, #32]
  40f1e8:	cbz	x10, 40ed5c <ferror@plt+0xd7bc>
  40f1ec:	bl	405754 <ferror@plt+0x41b4>
  40f1f0:	b	40f420 <ferror@plt+0xde80>
  40f1f4:	ldur	x0, [x29, #-64]
  40f1f8:	ldr	x8, [x0]
  40f1fc:	cbnz	x8, 40f208 <ferror@plt+0xdc68>
  40f200:	ldr	x8, [x0, #32]
  40f204:	cbz	x8, 40ed90 <ferror@plt+0xd7f0>
  40f208:	bl	40574c <ferror@plt+0x41ac>
  40f20c:	b	40f420 <ferror@plt+0xde80>
  40f210:	mov	x0, x20
  40f214:	mov	x1, xzr
  40f218:	bl	401f84 <ferror@plt+0x9e4>
  40f21c:	ldr	x1, [x0]
  40f220:	ldr	x26, [sp, #112]
  40f224:	mov	x0, x26
  40f228:	bl	401f2c <ferror@plt+0x98c>
  40f22c:	add	x0, x0, #0x80
  40f230:	mov	x1, x23
  40f234:	bl	401f2c <ferror@plt+0x98c>
  40f238:	ldr	x23, [x0]
  40f23c:	mov	x0, x26
  40f240:	mov	x1, x25
  40f244:	bl	401f2c <ferror@plt+0x98c>
  40f248:	ldr	x8, [x0, #8]
  40f24c:	cbz	x8, 40f34c <ferror@plt+0xddac>
  40f250:	stp	x25, xzr, [x29, #-64]
  40f254:	ldr	x8, [x19, #152]
  40f258:	ldr	x0, [sp, #128]
  40f25c:	mov	w1, #0x1                   	// #1
  40f260:	stur	x8, [x29, #-48]
  40f264:	bl	401750 <ferror@plt+0x1b0>
  40f268:	ldr	x8, [x19, #192]
  40f26c:	cmp	x8, #0x2
  40f270:	b.cc	40f2b8 <ferror@plt+0xdd18>  // b.lo, b.ul, b.last
  40f274:	ldr	x8, [x27]
  40f278:	sub	x9, x24, #0x1
  40f27c:	cmp	x8, x9
  40f280:	b.ne	40f2b8 <ferror@plt+0xdd18>  // b.any
  40f284:	ldrb	w8, [x22, x8]
  40f288:	cmp	w8, #0x4b
  40f28c:	b.ne	40f2b8 <ferror@plt+0xdd18>  // b.any
  40f290:	ldr	x0, [sp, #72]
  40f294:	mov	x1, xzr
  40f298:	bl	401f84 <ferror@plt+0x9e4>
  40f29c:	ldr	x8, [x0]
  40f2a0:	mov	w1, #0x1                   	// #1
  40f2a4:	add	x8, x8, #0x1
  40f2a8:	str	x8, [x0]
  40f2ac:	mov	x0, x20
  40f2b0:	bl	401750 <ferror@plt+0x1b0>
  40f2b4:	b	40f2c4 <ferror@plt+0xdd24>
  40f2b8:	ldr	x0, [sp, #72]
  40f2bc:	ldr	x1, [sp, #56]
  40f2c0:	bl	401890 <ferror@plt+0x2f0>
  40f2c4:	sub	x1, x29, #0x40
  40f2c8:	mov	x0, x20
  40f2cc:	bl	401890 <ferror@plt+0x2f0>
  40f2d0:	b	40e1bc <ferror@plt+0xcc1c>
  40f2d4:	mov	x0, x20
  40f2d8:	mov	x1, xzr
  40f2dc:	mov	x24, x20
  40f2e0:	bl	401f84 <ferror@plt+0x9e4>
  40f2e4:	ldr	x1, [x0]
  40f2e8:	ldr	x0, [sp, #112]
  40f2ec:	bl	401f2c <ferror@plt+0x98c>
  40f2f0:	add	x0, x0, #0x80
  40f2f4:	mov	x1, x23
  40f2f8:	bl	401f2c <ferror@plt+0x98c>
  40f2fc:	ldr	x23, [x0]
  40f300:	adrp	x0, 416000 <ferror@plt+0x14a60>
  40f304:	add	x0, x0, #0x247
  40f308:	mov	x1, x23
  40f30c:	bl	402a80 <ferror@plt+0x14e0>
  40f310:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40f314:	ldr	x20, [x8, #584]
  40f318:	mov	w1, #0xa                   	// #10
  40f31c:	ldr	x8, [x20, #1104]
  40f320:	add	x8, x8, x0
  40f324:	mov	x0, x23
  40f328:	str	x8, [x20, #1104]
  40f32c:	bl	4013e0 <strrchr@plt>
  40f330:	cbz	x0, 40f3d0 <ferror@plt+0xde30>
  40f334:	add	x0, x0, #0x1
  40f338:	bl	401270 <strlen@plt>
  40f33c:	mov	w23, wzr
  40f340:	str	x0, [x20, #1104]
  40f344:	mov	x20, x24
  40f348:	b	40f578 <ferror@plt+0xdfd8>
  40f34c:	add	x0, sp, #0xd0
  40f350:	mov	x1, x19
  40f354:	mov	x2, x25
  40f358:	bl	4041a0 <ferror@plt+0x2c00>
  40f35c:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40f360:	ldr	x8, [x8, #584]
  40f364:	add	x0, sp, #0xd0
  40f368:	ldr	x1, [x8, #1112]
  40f36c:	bl	4028a8 <ferror@plt+0x1308>
  40f370:	add	x0, sp, #0xd0
  40f374:	mov	x1, x23
  40f378:	bl	404058 <ferror@plt+0x2ab8>
  40f37c:	mov	w23, w0
  40f380:	cbnz	w0, 40f3a4 <ferror@plt+0xde04>
  40f384:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40f388:	ldr	x8, [x8, #584]
  40f38c:	add	x0, sp, #0xd0
  40f390:	mov	w1, #0x4                   	// #4
  40f394:	ldr	x8, [x8, #1800]
  40f398:	blr	x8
  40f39c:	mov	w23, w0
  40f3a0:	cbz	w0, 40f5ac <ferror@plt+0xe00c>
  40f3a4:	add	x0, sp, #0xd0
  40f3a8:	bl	404140 <ferror@plt+0x2ba0>
  40f3ac:	ldr	x0, [sp, #112]
  40f3b0:	mov	x1, x25
  40f3b4:	bl	401f2c <ferror@plt+0x98c>
  40f3b8:	ldr	x1, [x0, #8]
  40f3bc:	bl	401750 <ferror@plt+0x1b0>
  40f3c0:	ldr	x0, [sp, #128]
  40f3c4:	mov	w1, #0x1                   	// #1
  40f3c8:	bl	401750 <ferror@plt+0x1b0>
  40f3cc:	b	40f554 <ferror@plt+0xdfb4>
  40f3d0:	mov	w23, wzr
  40f3d4:	mov	x20, x24
  40f3d8:	b	40f578 <ferror@plt+0xdfd8>
  40f3dc:	mov	w0, #0x13                  	// #19
  40f3e0:	b	40e674 <ferror@plt+0xd0d4>
  40f3e4:	adrp	x21, 419000 <ferror@plt+0x17a60>
  40f3e8:	mov	w23, w0
  40f3ec:	add	x21, x21, #0x18
  40f3f0:	b	40f554 <ferror@plt+0xdfb4>
  40f3f4:	mov	x0, x20
  40f3f8:	mov	x1, xzr
  40f3fc:	bl	401f84 <ferror@plt+0x9e4>
  40f400:	ldr	x1, [x0]
  40f404:	ldr	x0, [sp, #112]
  40f408:	bl	401f2c <ferror@plt+0x98c>
  40f40c:	add	x0, x0, #0x80
  40f410:	mov	x1, x23
  40f414:	bl	401f2c <ferror@plt+0x98c>
  40f418:	ldr	x0, [x0]
  40f41c:	bl	401270 <strlen@plt>
  40f420:	mov	x1, x0
  40f424:	ldr	x0, [sp, #104]
  40f428:	bl	40563c <ferror@plt+0x409c>
  40f42c:	mov	w8, #0x5                   	// #5
  40f430:	str	w8, [sp, #208]
  40f434:	ldr	x23, [sp, #128]
  40f438:	mov	w1, #0x1                   	// #1
  40f43c:	mov	x0, x23
  40f440:	bl	401750 <ferror@plt+0x1b0>
  40f444:	add	x1, sp, #0xd0
  40f448:	mov	x0, x23
  40f44c:	bl	401890 <ferror@plt+0x2f0>
  40f450:	mov	w23, wzr
  40f454:	b	40f578 <ferror@plt+0xdfd8>
  40f458:	ldr	x24, [sp, #104]
  40f45c:	mov	w1, #0x2                   	// #2
  40f460:	mov	x0, x24
  40f464:	bl	4054c0 <ferror@plt+0x3f20>
  40f468:	cmp	x23, #0x1
  40f46c:	b.ge	40d728 <ferror@plt+0xc188>  // b.tcont
  40f470:	b	40d720 <ferror@plt+0xc180>
  40f474:	ldr	x24, [sp, #104]
  40f478:	mov	w1, #0x2                   	// #2
  40f47c:	mov	x0, x24
  40f480:	bl	4054c0 <ferror@plt+0x3f20>
  40f484:	tbz	x23, #63, 40d720 <ferror@plt+0xc180>
  40f488:	b	40d728 <ferror@plt+0xc188>
  40f48c:	ldr	x24, [sp, #104]
  40f490:	mov	w1, #0x2                   	// #2
  40f494:	mov	x0, x24
  40f498:	bl	4054c0 <ferror@plt+0x3f20>
  40f49c:	tbz	x23, #63, 40d728 <ferror@plt+0xc188>
  40f4a0:	b	40d720 <ferror@plt+0xc180>
  40f4a4:	ldr	x24, [sp, #104]
  40f4a8:	mov	w1, #0x2                   	// #2
  40f4ac:	mov	x0, x24
  40f4b0:	bl	4054c0 <ferror@plt+0x3f20>
  40f4b4:	cmp	x23, #0x0
  40f4b8:	b.gt	40d720 <ferror@plt+0xc180>
  40f4bc:	b	40d728 <ferror@plt+0xc188>
  40f4c0:	add	x8, x0, #0x10
  40f4c4:	b	40e608 <ferror@plt+0xd068>
  40f4c8:	ldr	x23, [sp, #128]
  40f4cc:	mov	w1, #0x1                   	// #1
  40f4d0:	mov	x0, x23
  40f4d4:	bl	401750 <ferror@plt+0x1b0>
  40f4d8:	mov	w8, #0x5                   	// #5
  40f4dc:	mov	w1, #0x1                   	// #1
  40f4e0:	mov	x0, x23
  40f4e4:	str	w8, [sp, #208]
  40f4e8:	bl	401750 <ferror@plt+0x1b0>
  40f4ec:	mov	w1, #0x1                   	// #1
  40f4f0:	mov	x0, x23
  40f4f4:	bl	401750 <ferror@plt+0x1b0>
  40f4f8:	add	x1, sp, #0xd0
  40f4fc:	mov	x0, x23
  40f500:	bl	401890 <ferror@plt+0x2f0>
  40f504:	adrp	x21, 419000 <ferror@plt+0x17a60>
  40f508:	mov	w23, wzr
  40f50c:	add	x21, x21, #0x18
  40f510:	b	40f578 <ferror@plt+0xdfd8>
  40f514:	mov	x24, x20
  40f518:	ldurb	w20, [x29, #-152]
  40f51c:	sub	x0, x29, #0x80
  40f520:	bl	405500 <ferror@plt+0x3f60>
  40f524:	b	40e3c8 <ferror@plt+0xce28>
  40f528:	mov	w0, #0xd                   	// #13
  40f52c:	mov	x1, xzr
  40f530:	bl	402bd4 <ferror@plt+0x1634>
  40f534:	mov	w23, w0
  40f538:	add	x0, sp, #0xd0
  40f53c:	bl	404140 <ferror@plt+0x2ba0>
  40f540:	sub	x0, x29, #0x40
  40f544:	bl	401f9c <ferror@plt+0x9fc>
  40f548:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40f54c:	ldr	x8, [x8, #584]
  40f550:	str	x22, [x8, #1112]
  40f554:	mov	x0, x20
  40f558:	mov	x1, xzr
  40f55c:	bl	401f84 <ferror@plt+0x9e4>
  40f560:	mov	x25, x0
  40f564:	ldr	x1, [x0]
  40f568:	ldr	x0, [sp, #112]
  40f56c:	bl	401f2c <ferror@plt+0x98c>
  40f570:	ldr	x22, [x0]
  40f574:	mov	x28, x0
  40f578:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40f57c:	ldr	x9, [x8, #584]
  40f580:	ldr	w11, [x9, #1128]
  40f584:	ldr	w8, [x9, #1132]
  40f588:	cbnz	w23, 40f5c8 <ferror@plt+0xe028>
  40f58c:	cmp	w11, w8
  40f590:	b.ne	40f5c8 <ferror@plt+0xe028>  // b.any
  40f594:	mov	x27, x25
  40f598:	ldr	x8, [x27, #8]!
  40f59c:	ldr	x24, [x28, #8]
  40f5a0:	cmp	x8, x24
  40f5a4:	b.cc	40d158 <ferror@plt+0xbbb8>  // b.lo, b.ul, b.last
  40f5a8:	b	40f5dc <ferror@plt+0xe03c>
  40f5ac:	add	x0, sp, #0xd0
  40f5b0:	bl	404140 <ferror@plt+0x2ba0>
  40f5b4:	b	40f250 <ferror@plt+0xdcb0>
  40f5b8:	mov	w23, wzr
  40f5bc:	b	40f5e8 <ferror@plt+0xe048>
  40f5c0:	mov	w23, wzr
  40f5c4:	b	40f5e4 <ferror@plt+0xe044>
  40f5c8:	add	x10, x9, #0x468
  40f5cc:	cbz	w23, 40f5e8 <ferror@plt+0xe048>
  40f5d0:	cmp	w23, #0x7
  40f5d4:	b.eq	40f5e8 <ferror@plt+0xe048>  // b.none
  40f5d8:	b	40f5f4 <ferror@plt+0xe054>
  40f5dc:	mov	w23, wzr
  40f5e0:	add	x10, x9, #0x468
  40f5e4:	mov	w8, w11
  40f5e8:	ldr	w9, [x10]
  40f5ec:	cmp	w9, w8
  40f5f0:	b.eq	40f604 <ferror@plt+0xe064>  // b.none
  40f5f4:	mov	x0, x19
  40f5f8:	mov	w1, w23
  40f5fc:	bl	40cf64 <ferror@plt+0xb9c4>
  40f600:	mov	w23, w0
  40f604:	mov	w0, w23
  40f608:	add	sp, sp, #0x2a0
  40f60c:	ldp	x20, x19, [sp, #80]
  40f610:	ldp	x22, x21, [sp, #64]
  40f614:	ldp	x24, x23, [sp, #48]
  40f618:	ldp	x26, x25, [sp, #32]
  40f61c:	ldp	x28, x27, [sp, #16]
  40f620:	ldp	x29, x30, [sp], #96
  40f624:	ret
  40f628:	sub	sp, sp, #0x70
  40f62c:	stp	x26, x25, [sp, #48]
  40f630:	adrp	x25, 42c000 <ferror@plt+0x2aa60>
  40f634:	ldr	x8, [x25, #584]
  40f638:	stp	x29, x30, [sp, #16]
  40f63c:	stp	x28, x27, [sp, #32]
  40f640:	stp	x24, x23, [sp, #64]
  40f644:	stp	x22, x21, [sp, #80]
  40f648:	stp	x20, x19, [sp, #96]
  40f64c:	ldr	x8, [x8, #1248]
  40f650:	mov	x22, x2
  40f654:	mov	w19, w1
  40f658:	mov	x21, x0
  40f65c:	ldrb	w8, [x8]
  40f660:	add	x29, sp, #0x10
  40f664:	cmp	w8, #0x64
  40f668:	b.ne	40f68c <ferror@plt+0xe0ec>  // b.any
  40f66c:	ldr	x8, [x21, #152]
  40f670:	add	x9, x22, #0x1
  40f674:	cmp	x8, x9
  40f678:	b.cs	40f68c <ferror@plt+0xe0ec>  // b.hs, b.nlast
  40f67c:	mov	w0, #0x10                  	// #16
  40f680:	mov	x1, xzr
  40f684:	bl	402bd4 <ferror@plt+0x1634>
  40f688:	cbnz	w0, 40f8e4 <ferror@plt+0xe344>
  40f68c:	add	x20, x21, #0x90
  40f690:	mov	x0, x20
  40f694:	mov	x1, x22
  40f698:	bl	401f84 <ferror@plt+0x9e4>
  40f69c:	ldr	w8, [x0]
  40f6a0:	cmp	w8, #0x8
  40f6a4:	b.ne	40f6c4 <ferror@plt+0xe124>  // b.any
  40f6a8:	and	w8, w19, #0xff
  40f6ac:	cmp	w8, #0x3f
  40f6b0:	b.eq	40f8d4 <ferror@plt+0xe334>  // b.none
  40f6b4:	mov	w0, #0x13                  	// #19
  40f6b8:	mov	x1, xzr
  40f6bc:	bl	402bd4 <ferror@plt+0x1634>
  40f6c0:	b	40f8e4 <ferror@plt+0xe344>
  40f6c4:	mov	x23, x0
  40f6c8:	add	x2, sp, #0x8
  40f6cc:	mov	x0, x21
  40f6d0:	mov	x1, x23
  40f6d4:	bl	4101b4 <ferror@plt+0xec14>
  40f6d8:	cbnz	w0, 40f8e4 <ferror@plt+0xe344>
  40f6dc:	ldr	w8, [x23]
  40f6e0:	ldr	x22, [sp, #8]
  40f6e4:	and	w9, w8, #0xfffffffe
  40f6e8:	cmp	w9, #0x2
  40f6ec:	b.ne	40f720 <ferror@plt+0xe180>  // b.any
  40f6f0:	ldr	x9, [x25, #584]
  40f6f4:	add	x10, x23, #0x8
  40f6f8:	add	x11, x22, #0x10
  40f6fc:	cmp	w8, #0x3
  40f700:	ldr	x9, [x9, #1248]
  40f704:	ldrb	w8, [x9]
  40f708:	csel	x9, x10, x11, eq  // eq = none
  40f70c:	ldr	x22, [x9]
  40f710:	cmp	w8, #0x64
  40f714:	b.ne	40f770 <ferror@plt+0xe1d0>  // b.any
  40f718:	mov	x1, xzr
  40f71c:	b	40f780 <ferror@plt+0xe1e0>
  40f720:	ldr	x9, [x22]
  40f724:	cbnz	x9, 40f730 <ferror@plt+0xe190>
  40f728:	ldr	x9, [x22, #32]
  40f72c:	cbz	x9, 40f6f0 <ferror@plt+0xe150>
  40f730:	ldr	x1, [x21, #8]
  40f734:	and	w8, w19, #0xff
  40f738:	cmp	w8, #0x3f
  40f73c:	cset	w2, eq  // eq = none
  40f740:	mov	x0, x22
  40f744:	bl	40627c <ferror@plt+0x4cdc>
  40f748:	cbnz	w0, 40f8e4 <ferror@plt+0xe344>
  40f74c:	ldr	x8, [x25, #584]
  40f750:	ldr	x8, [x8, #1248]
  40f754:	ldrb	w8, [x8]
  40f758:	cmp	w8, #0x64
  40f75c:	b.eq	40f8b4 <ferror@plt+0xe314>  // b.none
  40f760:	add	x0, x21, #0x260
  40f764:	mov	x1, x22
  40f768:	bl	405508 <ferror@plt+0x3f68>
  40f76c:	b	40f8b4 <ferror@plt+0xe314>
  40f770:	add	x0, x21, #0xb8
  40f774:	mov	x1, xzr
  40f778:	bl	401f84 <ferror@plt+0x9e4>
  40f77c:	ldr	x1, [x0]
  40f780:	add	x0, x21, #0xe0
  40f784:	bl	401f2c <ferror@plt+0x98c>
  40f788:	add	x0, x0, #0x80
  40f78c:	mov	x1, x22
  40f790:	bl	401f2c <ferror@plt+0x98c>
  40f794:	ldr	x21, [x0]
  40f798:	and	w8, w19, #0xff
  40f79c:	cmp	w8, #0x42
  40f7a0:	b.ne	40f7e4 <ferror@plt+0xe244>  // b.any
  40f7a4:	adrp	x0, 416000 <ferror@plt+0x14a60>
  40f7a8:	add	x0, x0, #0x247
  40f7ac:	mov	x1, x21
  40f7b0:	bl	402a80 <ferror@plt+0x14e0>
  40f7b4:	ldr	x22, [x25, #584]
  40f7b8:	mov	w1, #0xa                   	// #10
  40f7bc:	ldr	x8, [x22, #1104]
  40f7c0:	add	x8, x8, x0
  40f7c4:	mov	x0, x21
  40f7c8:	str	x8, [x22, #1104]
  40f7cc:	bl	4013e0 <strrchr@plt>
  40f7d0:	cbz	x0, 40f8b4 <ferror@plt+0xe314>
  40f7d4:	add	x0, x0, #0x1
  40f7d8:	bl	401270 <strlen@plt>
  40f7dc:	str	x0, [x22, #1104]
  40f7e0:	b	40f8b4 <ferror@plt+0xe314>
  40f7e4:	mov	x0, x21
  40f7e8:	bl	401270 <strlen@plt>
  40f7ec:	cbz	x0, 40f884 <ferror@plt+0xe2e4>
  40f7f0:	adrp	x23, 418000 <ferror@plt+0x16a60>
  40f7f4:	adrp	x28, 418000 <ferror@plt+0x16a60>
  40f7f8:	mov	x22, x0
  40f7fc:	mov	x27, xzr
  40f800:	sub	x26, x0, #0x1
  40f804:	add	x23, x23, #0x900
  40f808:	add	x28, x28, #0x90a
  40f80c:	b	40f82c <ferror@plt+0xe28c>
  40f810:	mov	w24, #0x5c                  	// #92
  40f814:	mov	x27, x26
  40f818:	mov	w0, w24
  40f81c:	bl	402b70 <ferror@plt+0x15d0>
  40f820:	add	x27, x27, #0x1
  40f824:	cmp	x27, x22
  40f828:	b.cs	40f8a0 <ferror@plt+0xe300>  // b.hs, b.nlast
  40f82c:	ldrb	w24, [x21, x27]
  40f830:	cmp	w24, #0x5c
  40f834:	b.ne	40f818 <ferror@plt+0xe278>  // b.any
  40f838:	cmp	x27, x26
  40f83c:	b.eq	40f810 <ferror@plt+0xe270>  // b.none
  40f840:	add	x27, x27, #0x1
  40f844:	ldrb	w24, [x21, x27]
  40f848:	mov	x0, x23
  40f84c:	mov	w1, w24
  40f850:	bl	4014b0 <strchr@plt>
  40f854:	cbz	x0, 40f878 <ferror@plt+0xe2d8>
  40f858:	cmp	w24, #0x6e
  40f85c:	b.ne	40f86c <ferror@plt+0xe2cc>  // b.any
  40f860:	ldr	x8, [x25, #584]
  40f864:	mov	x9, #0xffffffffffffffff    	// #-1
  40f868:	str	x9, [x8, #1104]
  40f86c:	sub	x8, x0, x23
  40f870:	ldrb	w24, [x28, x8]
  40f874:	b	40f818 <ferror@plt+0xe278>
  40f878:	mov	w0, #0x5c                  	// #92
  40f87c:	bl	402b70 <ferror@plt+0x15d0>
  40f880:	b	40f818 <ferror@plt+0xe278>
  40f884:	ldr	x8, [x25, #584]
  40f888:	ldr	x8, [x8, #1248]
  40f88c:	ldrb	w8, [x8]
  40f890:	cmp	w8, #0x64
  40f894:	b.ne	40f8a0 <ferror@plt+0xe300>  // b.any
  40f898:	mov	w0, wzr
  40f89c:	bl	402b70 <ferror@plt+0x15d0>
  40f8a0:	and	w8, w19, #0xff
  40f8a4:	cmp	w8, #0x3f
  40f8a8:	b.ne	40f8b4 <ferror@plt+0xe314>  // b.any
  40f8ac:	mov	w0, #0xa                   	// #10
  40f8b0:	bl	402b70 <ferror@plt+0x15d0>
  40f8b4:	and	w8, w19, #0xff
  40f8b8:	cmp	w8, #0x3f
  40f8bc:	b.ne	40f8d4 <ferror@plt+0xe334>  // b.any
  40f8c0:	ldr	x8, [x25, #584]
  40f8c4:	ldr	x8, [x8, #1248]
  40f8c8:	ldrb	w8, [x8]
  40f8cc:	cmp	w8, #0x64
  40f8d0:	b.eq	40f8e0 <ferror@plt+0xe340>  // b.none
  40f8d4:	mov	w1, #0x1                   	// #1
  40f8d8:	mov	x0, x20
  40f8dc:	bl	401750 <ferror@plt+0x1b0>
  40f8e0:	mov	w0, wzr
  40f8e4:	ldp	x20, x19, [sp, #96]
  40f8e8:	ldp	x22, x21, [sp, #80]
  40f8ec:	ldp	x24, x23, [sp, #64]
  40f8f0:	ldp	x26, x25, [sp, #48]
  40f8f4:	ldp	x28, x27, [sp, #32]
  40f8f8:	ldp	x29, x30, [sp, #16]
  40f8fc:	add	sp, sp, #0x70
  40f900:	ret
  40f904:	sub	sp, sp, #0xa0
  40f908:	stp	x24, x23, [sp, #112]
  40f90c:	adrp	x24, 42c000 <ferror@plt+0x2aa60>
  40f910:	ldr	x8, [x24, #584]
  40f914:	stp	x29, x30, [sp, #80]
  40f918:	stp	x22, x21, [sp, #128]
  40f91c:	stp	x20, x19, [sp, #144]
  40f920:	ldr	x8, [x8, #1248]
  40f924:	mov	w21, w1
  40f928:	mov	x20, x0
  40f92c:	str	x25, [sp, #96]
  40f930:	ldrb	w8, [x8]
  40f934:	add	x29, sp, #0x50
  40f938:	cmp	w8, #0x64
  40f93c:	b.ne	40f95c <ferror@plt+0xe3bc>  // b.any
  40f940:	ldr	x8, [x20, #152]
  40f944:	cmp	x8, #0x1
  40f948:	b.hi	40f95c <ferror@plt+0xe3bc>  // b.pmore
  40f94c:	mov	w0, #0x10                  	// #16
  40f950:	mov	x1, xzr
  40f954:	bl	402bd4 <ferror@plt+0x1634>
  40f958:	cbnz	w0, 40fd48 <ferror@plt+0xe7a8>
  40f95c:	add	x19, x20, #0x90
  40f960:	mov	w1, #0x1                   	// #1
  40f964:	mov	x0, x19
  40f968:	bl	401f84 <ferror@plt+0x9e4>
  40f96c:	ldr	w8, [x0]
  40f970:	mov	x22, x0
  40f974:	cmp	w8, #0x8
  40f978:	b.ne	40f990 <ferror@plt+0xe3f0>  // b.any
  40f97c:	mov	w0, #0x13                  	// #19
  40f980:	mov	x1, xzr
  40f984:	bl	402bd4 <ferror@plt+0x1634>
  40f988:	cbnz	w0, 40fd48 <ferror@plt+0xe7a8>
  40f98c:	b	40f9a4 <ferror@plt+0xe404>
  40f990:	add	x2, x29, #0x18
  40f994:	mov	x0, x20
  40f998:	mov	x1, x22
  40f99c:	bl	4101b4 <ferror@plt+0xec14>
  40f9a0:	cbnz	w0, 40fd48 <ferror@plt+0xe7a8>
  40f9a4:	ldr	x8, [x24, #584]
  40f9a8:	ldr	x8, [x8, #1248]
  40f9ac:	ldrb	w8, [x8]
  40f9b0:	cmp	w8, #0x64
  40f9b4:	b.ne	40f9c0 <ferror@plt+0xe420>  // b.any
  40f9b8:	ldr	x8, [x20, #152]
  40f9bc:	cbz	x8, 40fa34 <ferror@plt+0xe494>
  40f9c0:	mov	x0, x19
  40f9c4:	mov	x1, xzr
  40f9c8:	bl	401f84 <ferror@plt+0x9e4>
  40f9cc:	ldr	w8, [x0]
  40f9d0:	mov	x23, x0
  40f9d4:	cmp	w8, #0x8
  40f9d8:	b.ne	40f9f0 <ferror@plt+0xe450>  // b.any
  40f9dc:	mov	w0, #0x13                  	// #19
  40f9e0:	mov	x1, xzr
  40f9e4:	bl	402bd4 <ferror@plt+0x1634>
  40f9e8:	cbnz	w0, 40fd48 <ferror@plt+0xe7a8>
  40f9ec:	b	40fa04 <ferror@plt+0xe464>
  40f9f0:	add	x2, sp, #0x8
  40f9f4:	mov	x0, x20
  40f9f8:	mov	x1, x23
  40f9fc:	bl	4101b4 <ferror@plt+0xec14>
  40fa00:	cbnz	w0, 40fd48 <ferror@plt+0xe7a8>
  40fa04:	ldr	w9, [x22]
  40fa08:	cmp	w9, #0x1
  40fa0c:	b.hi	40fa48 <ferror@plt+0xe4a8>  // b.pmore
  40fa10:	ldr	w8, [x23]
  40fa14:	cmp	w9, w8
  40fa18:	b.ne	40fa48 <ferror@plt+0xe4a8>  // b.any
  40fa1c:	add	x2, x29, #0x18
  40fa20:	mov	x0, x20
  40fa24:	mov	x1, x22
  40fa28:	bl	4101b4 <ferror@plt+0xec14>
  40fa2c:	cbnz	w0, 40fd48 <ferror@plt+0xe7a8>
  40fa30:	b	40fa60 <ferror@plt+0xe4c0>
  40fa34:	mov	w0, #0x10                  	// #16
  40fa38:	mov	x1, xzr
  40fa3c:	bl	402bd4 <ferror@plt+0x1634>
  40fa40:	cbnz	w0, 40fd48 <ferror@plt+0xe7a8>
  40fa44:	b	40f9c0 <ferror@plt+0xe420>
  40fa48:	cmp	w9, #0x3
  40fa4c:	b.ne	40fa64 <ferror@plt+0xe4c4>  // b.any
  40fa50:	mov	w0, #0xf                   	// #15
  40fa54:	mov	x1, xzr
  40fa58:	bl	402bd4 <ferror@plt+0x1634>
  40fa5c:	cbnz	w0, 40fd48 <ferror@plt+0xe7a8>
  40fa60:	ldr	w9, [x22]
  40fa64:	cmp	w9, #0x6
  40fa68:	b.hi	40fad0 <ferror@plt+0xe530>  // b.pmore
  40fa6c:	mov	w8, #0x1                   	// #1
  40fa70:	lsl	w8, w8, w9
  40fa74:	mov	w10, #0x74                  	// #116
  40fa78:	tst	w8, w10
  40fa7c:	b.eq	40fad0 <ferror@plt+0xe530>  // b.none
  40fa80:	mov	w0, #0xf                   	// #15
  40fa84:	mov	x1, xzr
  40fa88:	bl	402bd4 <ferror@plt+0x1634>
  40fa8c:	cbnz	w0, 40fd48 <ferror@plt+0xe7a8>
  40fa90:	ldr	w8, [x23]
  40fa94:	cmp	w8, #0x3
  40fa98:	b.ne	40fbc8 <ferror@plt+0xe628>  // b.any
  40fa9c:	ldr	w8, [x22]
  40faa0:	cmp	w8, #0x1
  40faa4:	b.ne	40fafc <ferror@plt+0xe55c>  // b.any
  40faa8:	ldr	x19, [x29, #24]
  40faac:	ldr	x20, [x23, #8]
  40fab0:	mov	x0, x19
  40fab4:	bl	405500 <ferror@plt+0x3f60>
  40fab8:	movi	v0.2d, #0x0
  40fabc:	mov	w0, wzr
  40fac0:	stp	q0, q0, [x19, #16]
  40fac4:	str	q0, [x19]
  40fac8:	str	x20, [x19, #16]
  40facc:	b	40fd48 <ferror@plt+0xe7a8>
  40fad0:	ldr	x8, [x24, #584]
  40fad4:	ldr	x8, [x8, #1248]
  40fad8:	ldrb	w10, [x8]
  40fadc:	ldr	w8, [x23]
  40fae0:	cmp	w10, #0x64
  40fae4:	b.ne	40fb84 <ferror@plt+0xe5e4>  // b.any
  40fae8:	cmp	w8, #0x3
  40faec:	b.ne	40fb8c <ferror@plt+0xe5ec>  // b.any
  40faf0:	cmp	w9, #0x2
  40faf4:	b.cs	40fa80 <ferror@plt+0xe4e0>  // b.hs, b.nlast
  40faf8:	b	40fa9c <ferror@plt+0xe4fc>
  40fafc:	ldr	x1, [x22, #8]
  40fb00:	add	x0, x20, #0x130
  40fb04:	bl	401f2c <ferror@plt+0x98c>
  40fb08:	movi	v0.2d, #0x0
  40fb0c:	stp	q0, q0, [sp, #32]
  40fb10:	str	q0, [sp, #16]
  40fb14:	ldr	x8, [x23, #8]
  40fb18:	ldr	x9, [x24, #584]
  40fb1c:	mov	x21, x0
  40fb20:	str	x8, [sp, #32]
  40fb24:	ldr	x8, [x9, #1248]
  40fb28:	ldrb	w8, [x8]
  40fb2c:	cmp	w8, #0x64
  40fb30:	b.ne	40fb50 <ferror@plt+0xe5b0>  // b.any
  40fb34:	ldr	x8, [x20, #152]
  40fb38:	cmp	x8, #0x1
  40fb3c:	b.hi	40fb50 <ferror@plt+0xe5b0>  // b.pmore
  40fb40:	mov	w0, #0x10                  	// #16
  40fb44:	mov	x1, xzr
  40fb48:	bl	402bd4 <ferror@plt+0x1634>
  40fb4c:	cbnz	w0, 40fd48 <ferror@plt+0xe7a8>
  40fb50:	mov	w1, #0x1                   	// #1
  40fb54:	mov	x0, x21
  40fb58:	bl	401750 <ferror@plt+0x1b0>
  40fb5c:	mov	w1, #0x1                   	// #1
  40fb60:	mov	x0, x19
  40fb64:	bl	401750 <ferror@plt+0x1b0>
  40fb68:	mov	w1, #0x1                   	// #1
  40fb6c:	mov	x0, x19
  40fb70:	bl	401750 <ferror@plt+0x1b0>
  40fb74:	add	x1, sp, #0x10
  40fb78:	mov	x0, x21
  40fb7c:	bl	401890 <ferror@plt+0x2f0>
  40fb80:	b	40fd44 <ferror@plt+0xe7a4>
  40fb84:	ldr	x10, [sp, #8]
  40fb88:	b	40fb98 <ferror@plt+0xe5f8>
  40fb8c:	ldr	x10, [sp, #8]
  40fb90:	ldr	x11, [x10]
  40fb94:	cbz	x11, 40fbb8 <ferror@plt+0xe618>
  40fb98:	and	w9, w8, #0xfffffffe
  40fb9c:	cmp	w9, #0x2
  40fba0:	b.eq	40fa80 <ferror@plt+0xe4e0>  // b.none
  40fba4:	ldr	x9, [x10]
  40fba8:	cbnz	x9, 40fa94 <ferror@plt+0xe4f4>
  40fbac:	ldr	x9, [x10, #32]
  40fbb0:	cbnz	x9, 40fa94 <ferror@plt+0xe4f4>
  40fbb4:	b	40fa80 <ferror@plt+0xe4e0>
  40fbb8:	cmp	w9, #0x1
  40fbbc:	b.hi	40fb98 <ferror@plt+0xe5f8>  // b.pmore
  40fbc0:	ldr	x9, [x10, #32]
  40fbc4:	cbnz	x9, 40fb98 <ferror@plt+0xe5f8>
  40fbc8:	and	w8, w21, #0xff
  40fbcc:	cmp	w8, #0x2d
  40fbd0:	b.eq	40fbdc <ferror@plt+0xe63c>  // b.none
  40fbd4:	cmp	w8, #0x21
  40fbd8:	b.ne	40fc28 <ferror@plt+0xe688>  // b.any
  40fbdc:	ldr	x23, [x29, #24]
  40fbe0:	ldr	x1, [sp, #8]
  40fbe4:	mov	x0, x23
  40fbe8:	bl	405508 <ferror@plt+0x3f68>
  40fbec:	ldr	w25, [x22]
  40fbf0:	sub	w8, w25, #0x9
  40fbf4:	cmp	w8, #0x2
  40fbf8:	b.hi	40fce0 <ferror@plt+0xe740>  // b.pmore
  40fbfc:	add	x1, sp, #0x10
  40fc00:	mov	x0, x23
  40fc04:	bl	4069f8 <ferror@plt+0x5458>
  40fc08:	cbnz	w0, 40fd48 <ferror@plt+0xe7a8>
  40fc0c:	ldr	w8, [x22]
  40fc10:	ldr	x9, [x24, #584]
  40fc14:	cmp	w25, #0xb
  40fc18:	b.ne	40fc68 <ferror@plt+0xe6c8>  // b.any
  40fc1c:	mov	x2, xzr
  40fc20:	mov	w22, #0x2                   	// #2
  40fc24:	b	40fca0 <ferror@plt+0xe700>
  40fc28:	and	w8, w21, #0xff
  40fc2c:	sub	w9, w21, #0xc
  40fc30:	adrp	x10, 418000 <ferror@plt+0x16a60>
  40fc34:	cmp	w8, #0x22
  40fc38:	add	x10, x10, #0x828
  40fc3c:	csel	w8, w21, w9, cc  // cc = lo, ul, last
  40fc40:	ldr	x23, [x29, #24]
  40fc44:	add	x8, x10, w8, uxtb #3
  40fc48:	ldr	x3, [x20, #16]
  40fc4c:	ldur	x8, [x8, #-192]
  40fc50:	ldr	x1, [sp, #8]
  40fc54:	mov	x0, x23
  40fc58:	mov	x2, x23
  40fc5c:	blr	x8
  40fc60:	cbnz	w0, 40fd48 <ferror@plt+0xe7a8>
  40fc64:	b	40fbec <ferror@plt+0xe64c>
  40fc68:	cmp	w25, #0xa
  40fc6c:	b.ne	40fc8c <ferror@plt+0xe6ec>  // b.any
  40fc70:	ldr	x10, [x9, #1248]
  40fc74:	ldrb	w10, [x10]
  40fc78:	cmp	w10, #0x64
  40fc7c:	b.eq	40fc94 <ferror@plt+0xe6f4>  // b.none
  40fc80:	ldrb	w10, [x9, #1138]
  40fc84:	tst	w10, #0x6
  40fc88:	b.eq	40fc94 <ferror@plt+0xe6f4>  // b.none
  40fc8c:	mov	w2, #0x2                   	// #2
  40fc90:	b	40fc98 <ferror@plt+0xe6f8>
  40fc94:	mov	x2, xzr
  40fc98:	cmp	w25, #0xa
  40fc9c:	cset	w22, eq  // eq = none
  40fca0:	add	x9, x9, x22, lsl #3
  40fca4:	ldr	x3, [x9, #1144]
  40fca8:	ldr	x9, [sp, #16]
  40fcac:	cmp	x9, x3
  40fcb0:	b.hi	40fd64 <ferror@plt+0xe7c4>  // b.pmore
  40fcb4:	cmp	x9, x2
  40fcb8:	b.cc	40fd64 <ferror@plt+0xe7c4>  // b.lo, b.ul, b.last
  40fcbc:	mov	w8, #0x28                  	// #40
  40fcc0:	madd	x8, x22, x8, x20
  40fcc4:	add	x0, x8, #0x18
  40fcc8:	mov	x1, xzr
  40fccc:	bl	401f84 <ferror@plt+0x9e4>
  40fcd0:	ldr	x8, [sp, #16]
  40fcd4:	str	x8, [x0]
  40fcd8:	ldr	x8, [sp, #16]
  40fcdc:	str	x8, [x20, x22, lsl #3]
  40fce0:	and	w8, w21, #0xff
  40fce4:	cmp	w8, #0x21
  40fce8:	b.hi	40fd2c <ferror@plt+0xe78c>  // b.pmore
  40fcec:	add	x8, sp, #0x10
  40fcf0:	add	x0, x8, #0x8
  40fcf4:	mov	x1, x23
  40fcf8:	bl	40558c <ferror@plt+0x3fec>
  40fcfc:	mov	w8, #0x5                   	// #5
  40fd00:	mov	w1, #0x1                   	// #1
  40fd04:	mov	x0, x19
  40fd08:	str	w8, [sp, #16]
  40fd0c:	bl	401750 <ferror@plt+0x1b0>
  40fd10:	mov	w1, #0x1                   	// #1
  40fd14:	mov	x0, x19
  40fd18:	bl	401750 <ferror@plt+0x1b0>
  40fd1c:	add	x1, sp, #0x10
  40fd20:	mov	x0, x19
  40fd24:	bl	401890 <ferror@plt+0x2f0>
  40fd28:	b	40fd44 <ferror@plt+0xe7a4>
  40fd2c:	mov	w1, #0x1                   	// #1
  40fd30:	mov	x0, x19
  40fd34:	bl	401750 <ferror@plt+0x1b0>
  40fd38:	mov	w1, #0x1                   	// #1
  40fd3c:	mov	x0, x19
  40fd40:	bl	401750 <ferror@plt+0x1b0>
  40fd44:	mov	w0, wzr
  40fd48:	ldp	x20, x19, [sp, #144]
  40fd4c:	ldp	x22, x21, [sp, #128]
  40fd50:	ldp	x24, x23, [sp, #112]
  40fd54:	ldr	x25, [sp, #96]
  40fd58:	ldp	x29, x30, [sp, #80]
  40fd5c:	add	sp, sp, #0xa0
  40fd60:	ret
  40fd64:	add	w0, w8, #0x1
  40fd68:	mov	x1, xzr
  40fd6c:	bl	402bd4 <ferror@plt+0x1634>
  40fd70:	b	40fd48 <ferror@plt+0xe7a8>
  40fd74:	sub	sp, sp, #0xb0
  40fd78:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  40fd7c:	ldr	x8, [x8, #584]
  40fd80:	stp	x29, x30, [sp, #80]
  40fd84:	stp	x28, x27, [sp, #96]
  40fd88:	stp	x26, x25, [sp, #112]
  40fd8c:	stp	x24, x23, [sp, #128]
  40fd90:	stp	x22, x21, [sp, #144]
  40fd94:	stp	x20, x19, [sp, #160]
  40fd98:	str	xzr, [sp, #8]
  40fd9c:	ldr	x8, [x8, #1248]
  40fda0:	mov	w23, w3
  40fda4:	mov	w25, w2
  40fda8:	mov	x24, x1
  40fdac:	ldrb	w8, [x8]
  40fdb0:	mov	x20, x0
  40fdb4:	add	x19, x0, #0x90
  40fdb8:	add	x29, sp, #0x50
  40fdbc:	cmp	w8, #0x64
  40fdc0:	b.ne	40fdfc <ferror@plt+0xe85c>  // b.any
  40fdc4:	ldr	x8, [x20, #152]
  40fdc8:	cbz	x8, 40fe54 <ferror@plt+0xe8b4>
  40fdcc:	mov	x0, x19
  40fdd0:	mov	x1, xzr
  40fdd4:	bl	401f84 <ferror@plt+0x9e4>
  40fdd8:	ldr	w8, [x0]
  40fddc:	mov	x26, x0
  40fde0:	cmp	w8, #0x8
  40fde4:	b.ne	40fe3c <ferror@plt+0xe89c>  // b.any
  40fde8:	mov	w0, #0x13                  	// #19
  40fdec:	mov	x1, xzr
  40fdf0:	bl	402bd4 <ferror@plt+0x1634>
  40fdf4:	cbnz	w0, 410194 <ferror@plt+0xebf4>
  40fdf8:	b	40fe84 <ferror@plt+0xe8e4>
  40fdfc:	cmp	w25, #0x0
  40fe00:	mov	x0, x19
  40fe04:	mov	x1, xzr
  40fe08:	cset	w21, eq  // eq = none
  40fe0c:	bl	401f84 <ferror@plt+0x9e4>
  40fe10:	ldr	w8, [x0]
  40fe14:	mov	x26, x0
  40fe18:	cmp	w8, #0x2
  40fe1c:	cset	w8, ne  // ne = any
  40fe20:	cmp	w21, w8
  40fe24:	b.eq	40fe38 <ferror@plt+0xe898>  // b.none
  40fe28:	mov	w0, #0xf                   	// #15
  40fe2c:	mov	x1, xzr
  40fe30:	bl	402bd4 <ferror@plt+0x1634>
  40fe34:	cbnz	w0, 410194 <ferror@plt+0xebf4>
  40fe38:	tbz	w23, #0, 40fe68 <ferror@plt+0xe8c8>
  40fe3c:	add	x2, sp, #0x8
  40fe40:	mov	x0, x20
  40fe44:	mov	x1, x26
  40fe48:	bl	4101b4 <ferror@plt+0xec14>
  40fe4c:	cbnz	w0, 410194 <ferror@plt+0xebf4>
  40fe50:	b	40fe84 <ferror@plt+0xe8e4>
  40fe54:	mov	w0, #0x10                  	// #16
  40fe58:	mov	x1, xzr
  40fe5c:	bl	402bd4 <ferror@plt+0x1634>
  40fe60:	cbnz	w0, 410194 <ferror@plt+0xebf4>
  40fe64:	b	40fdcc <ferror@plt+0xe82c>
  40fe68:	cbnz	w25, 40fe84 <ferror@plt+0xe8e4>
  40fe6c:	ldr	x1, [x26, #8]
  40fe70:	add	x0, x20, #0x130
  40fe74:	bl	401f2c <ferror@plt+0x98c>
  40fe78:	mov	w1, #0x1                   	// #1
  40fe7c:	bl	401f84 <ferror@plt+0x9e4>
  40fe80:	str	x0, [sp, #8]
  40fe84:	add	x8, x20, #0x130
  40fe88:	add	x22, x20, #0x180
  40fe8c:	cmp	w25, #0x0
  40fe90:	csel	x0, x8, x22, eq  // eq = none
  40fe94:	mov	x1, x24
  40fe98:	bl	401f2c <ferror@plt+0x98c>
  40fe9c:	ldr	w8, [x26]
  40fea0:	mov	x20, x0
  40fea4:	cmp	w8, #0x3
  40fea8:	b.ne	40fec0 <ferror@plt+0xe920>  // b.any
  40feac:	cbz	w25, 40ff5c <ferror@plt+0xe9bc>
  40feb0:	mov	w0, #0xf                   	// #15
  40feb4:	mov	x1, xzr
  40feb8:	bl	402bd4 <ferror@plt+0x1634>
  40febc:	b	410194 <ferror@plt+0xebf4>
  40fec0:	cbz	w25, 40ff8c <ferror@plt+0xe9ec>
  40fec4:	ldr	x1, [x26, #8]
  40fec8:	ldr	x27, [sp, #8]
  40fecc:	add	x8, sp, #0x10
  40fed0:	add	x8, x8, #0x8
  40fed4:	mov	x0, x22
  40fed8:	str	x8, [sp]
  40fedc:	bl	401f2c <ferror@plt+0x98c>
  40fee0:	mov	x28, x0
  40fee4:	tbnz	w23, #0, 40fef8 <ferror@plt+0xe958>
  40fee8:	mov	w1, #0x1                   	// #1
  40feec:	mov	x0, x28
  40fef0:	bl	401f84 <ferror@plt+0x9e4>
  40fef4:	mov	x27, x0
  40fef8:	ldr	x8, [x27, #24]
  40fefc:	cmp	x8, #0x30
  40ff00:	cset	w10, eq  // eq = none
  40ff04:	cmp	w25, #0x2
  40ff08:	cset	w9, eq  // eq = none
  40ff0c:	cmp	x8, #0x1
  40ff10:	and	w21, w9, w10
  40ff14:	cset	w10, eq  // eq = none
  40ff18:	tbnz	w21, #0, 40ffa0 <ferror@plt+0xea00>
  40ff1c:	and	w9, w9, w10
  40ff20:	cbnz	w9, 40ffa0 <ferror@plt+0xea00>
  40ff24:	cmp	w25, #0x2
  40ff28:	b.eq	41000c <ferror@plt+0xea6c>  // b.none
  40ff2c:	cmp	x8, #0x1
  40ff30:	b.ne	41000c <ferror@plt+0xea6c>  // b.any
  40ff34:	ldr	x8, [x27]
  40ff38:	ldrb	w9, [x8]
  40ff3c:	cbz	x9, 410014 <ferror@plt+0xea74>
  40ff40:	cmp	w9, #0x1
  40ff44:	b.ne	410024 <ferror@plt+0xea84>  // b.any
  40ff48:	ldr	x21, [sp]
  40ff4c:	mov	x10, xzr
  40ff50:	mov	x1, xzr
  40ff54:	mov	w11, #0x1                   	// #1
  40ff58:	b	410078 <ferror@plt+0xead8>
  40ff5c:	movi	v0.2d, #0x0
  40ff60:	stp	q0, q0, [sp, #32]
  40ff64:	str	q0, [sp, #16]
  40ff68:	ldr	x8, [x26, #8]
  40ff6c:	mov	w1, #0x1                   	// #1
  40ff70:	mov	x0, x19
  40ff74:	str	x8, [sp, #32]
  40ff78:	bl	401750 <ferror@plt+0x1b0>
  40ff7c:	add	x1, sp, #0x10
  40ff80:	mov	x0, x20
  40ff84:	bl	401890 <ferror@plt+0x2f0>
  40ff88:	b	410190 <ferror@plt+0xebf0>
  40ff8c:	ldr	x1, [sp, #8]
  40ff90:	add	x8, sp, #0x10
  40ff94:	add	x0, x8, #0x8
  40ff98:	bl	40558c <ferror@plt+0x3fec>
  40ff9c:	b	410174 <ferror@plt+0xebd4>
  40ffa0:	ldr	x25, [sp]
  40ffa4:	mov	w1, #0x1                   	// #1
  40ffa8:	mov	x2, xzr
  40ffac:	mov	x0, x25
  40ffb0:	bl	4016bc <ferror@plt+0x11c>
  40ffb4:	cbz	w21, 40fff4 <ferror@plt+0xea54>
  40ffb8:	mov	x0, x22
  40ffbc:	mov	x1, x24
  40ffc0:	bl	401f2c <ferror@plt+0x98c>
  40ffc4:	ldr	x1, [x26, #8]
  40ffc8:	mov	x20, x0
  40ffcc:	mov	x0, x25
  40ffd0:	bl	401a10 <ferror@plt+0x470>
  40ffd4:	ldr	x8, [x28, #8]
  40ffd8:	tst	w23, #0x1
  40ffdc:	mov	x9, #0xfffffffffffffffe    	// #-2
  40ffe0:	cinc	x9, x9, ne  // ne = any
  40ffe4:	add	x1, x9, x8
  40ffe8:	mov	x0, x25
  40ffec:	bl	401a10 <ferror@plt+0x470>
  40fff0:	b	410000 <ferror@plt+0xea60>
  40fff4:	ldp	x2, x1, [x27]
  40fff8:	mov	x0, x25
  40fffc:	bl	4017cc <ferror@plt+0x22c>
  410000:	mov	x0, x20
  410004:	mov	x1, x25
  410008:	b	410180 <ferror@plt+0xebe0>
  41000c:	ldr	x21, [sp]
  410010:	b	41015c <ferror@plt+0xebbc>
  410014:	ldr	x21, [sp]
  410018:	mov	x1, xzr
  41001c:	mov	w11, #0x1                   	// #1
  410020:	b	4100a8 <ferror@plt+0xeb08>
  410024:	and	x10, x9, #0xfe
  410028:	mov	x12, xzr
  41002c:	mov	x13, xzr
  410030:	orr	x11, x9, #0x1
  410034:	add	x14, x8, #0x2
  410038:	mov	w15, #0x8                   	// #8
  41003c:	mov	x16, x10
  410040:	ldurb	w17, [x14, #-1]
  410044:	ldrb	w18, [x14], #2
  410048:	sub	x0, x15, #0x8
  41004c:	subs	x16, x16, #0x2
  410050:	lsl	x17, x17, x0
  410054:	lsl	x18, x18, x15
  410058:	add	x15, x15, #0x10
  41005c:	orr	x12, x17, x12
  410060:	orr	x13, x18, x13
  410064:	b.ne	410040 <ferror@plt+0xeaa0>  // b.any
  410068:	ldr	x21, [sp]
  41006c:	cmp	x10, x9
  410070:	orr	x1, x13, x12
  410074:	b.eq	41009c <ferror@plt+0xeafc>  // b.none
  410078:	sub	x12, x9, x10
  41007c:	lsl	x10, x10, #3
  410080:	add	x11, x8, x11
  410084:	ldrb	w13, [x11], #1
  410088:	subs	x12, x12, #0x1
  41008c:	lsl	x13, x13, x10
  410090:	orr	x1, x13, x1
  410094:	add	x10, x10, #0x8
  410098:	b.ne	410084 <ferror@plt+0xeae4>  // b.any
  41009c:	sub	w9, w9, #0x1
  4100a0:	and	x9, x9, #0xff
  4100a4:	add	x11, x9, #0x2
  4100a8:	ldrb	w9, [x8, x11]
  4100ac:	cbz	x9, 4100c4 <ferror@plt+0xeb24>
  4100b0:	cmp	w9, #0x1
  4100b4:	b.ne	4100cc <ferror@plt+0xeb2c>  // b.any
  4100b8:	mov	x10, xzr
  4100bc:	mov	x23, xzr
  4100c0:	b	410120 <ferror@plt+0xeb80>
  4100c4:	mov	x23, xzr
  4100c8:	b	410148 <ferror@plt+0xeba8>
  4100cc:	and	x10, x9, #0xfe
  4100d0:	add	x14, x11, x8
  4100d4:	mov	x12, xzr
  4100d8:	mov	x13, xzr
  4100dc:	add	x11, x11, x10
  4100e0:	add	x14, x14, #0x2
  4100e4:	mov	w15, #0x8                   	// #8
  4100e8:	mov	x16, x10
  4100ec:	ldurb	w17, [x14, #-1]
  4100f0:	ldrb	w18, [x14], #2
  4100f4:	sub	x0, x15, #0x8
  4100f8:	subs	x16, x16, #0x2
  4100fc:	lsl	x17, x17, x0
  410100:	lsl	x18, x18, x15
  410104:	add	x15, x15, #0x10
  410108:	orr	x12, x17, x12
  41010c:	orr	x13, x18, x13
  410110:	b.ne	4100ec <ferror@plt+0xeb4c>  // b.any
  410114:	cmp	x10, x9
  410118:	orr	x23, x13, x12
  41011c:	b.eq	410148 <ferror@plt+0xeba8>  // b.none
  410120:	add	x8, x11, x8
  410124:	sub	x9, x9, x10
  410128:	lsl	x10, x10, #3
  41012c:	add	x8, x8, #0x1
  410130:	ldrb	w11, [x8], #1
  410134:	subs	x9, x9, #0x1
  410138:	lsl	x11, x11, x10
  41013c:	orr	x23, x11, x23
  410140:	add	x10, x10, #0x8
  410144:	b.ne	410130 <ferror@plt+0xeb90>  // b.any
  410148:	mov	x0, x22
  41014c:	bl	401f2c <ferror@plt+0x98c>
  410150:	mov	x1, x23
  410154:	bl	401f2c <ferror@plt+0x98c>
  410158:	mov	x27, x0
  41015c:	mov	w1, #0x1                   	// #1
  410160:	mov	x0, x21
  410164:	bl	41098c <ferror@plt+0xf3ec>
  410168:	mov	x0, x21
  41016c:	mov	x1, x27
  410170:	bl	410a9c <ferror@plt+0xf4fc>
  410174:	add	x8, sp, #0x10
  410178:	add	x1, x8, #0x8
  41017c:	mov	x0, x20
  410180:	bl	401890 <ferror@plt+0x2f0>
  410184:	mov	w1, #0x1                   	// #1
  410188:	mov	x0, x19
  41018c:	bl	401750 <ferror@plt+0x1b0>
  410190:	mov	w0, wzr
  410194:	ldp	x20, x19, [sp, #160]
  410198:	ldp	x22, x21, [sp, #144]
  41019c:	ldp	x24, x23, [sp, #128]
  4101a0:	ldp	x26, x25, [sp, #112]
  4101a4:	ldp	x28, x27, [sp, #96]
  4101a8:	ldp	x29, x30, [sp, #80]
  4101ac:	add	sp, sp, #0xb0
  4101b0:	ret
  4101b4:	stp	x29, x30, [sp, #-64]!
  4101b8:	stp	x24, x23, [sp, #16]
  4101bc:	stp	x22, x21, [sp, #32]
  4101c0:	stp	x20, x19, [sp, #48]
  4101c4:	ldr	w8, [x1]
  4101c8:	mov	x19, x2
  4101cc:	mov	x29, sp
  4101d0:	cmp	w8, #0xb
  4101d4:	b.hi	41028c <ferror@plt+0xecec>  // b.pmore
  4101d8:	adrp	x9, 419000 <ferror@plt+0x17a60>
  4101dc:	add	x9, x9, #0xdc
  4101e0:	adr	x10, 4101f8 <ferror@plt+0xec58>
  4101e4:	ldrb	w11, [x9, x8]
  4101e8:	add	x10, x10, x11, lsl #2
  4101ec:	mov	x20, x1
  4101f0:	mov	x23, x0
  4101f4:	br	x10
  4101f8:	add	x21, x20, #0x8
  4101fc:	mov	w0, wzr
  410200:	str	x21, [x19]
  410204:	ldp	x20, x19, [sp, #48]
  410208:	ldp	x22, x21, [sp, #32]
  41020c:	ldp	x24, x23, [sp, #16]
  410210:	ldp	x29, x30, [sp], #64
  410214:	ret
  410218:	ldr	x1, [x20, #8]
  41021c:	add	x9, x23, #0x130
  410220:	add	x21, x23, #0x180
  410224:	cmp	w8, #0x0
  410228:	csel	x0, x9, x21, eq  // eq = none
  41022c:	bl	401f2c <ferror@plt+0x98c>
  410230:	ldr	w8, [x20]
  410234:	cmp	w8, #0x1
  410238:	b.ne	41027c <ferror@plt+0xecdc>  // b.any
  41023c:	ldr	x20, [x20, #16]
  410240:	mov	x1, xzr
  410244:	bl	401f84 <ferror@plt+0x9e4>
  410248:	ldr	x8, [x0, #24]
  41024c:	mov	x22, x0
  410250:	cmp	x8, #0x1
  410254:	b.ne	4104b8 <ferror@plt+0xef18>  // b.any
  410258:	ldr	x8, [x22]
  41025c:	ldrb	w9, [x8]
  410260:	cbz	x9, 410378 <ferror@plt+0xedd8>
  410264:	cmp	w9, #0x1
  410268:	b.ne	410384 <ferror@plt+0xede4>  // b.any
  41026c:	mov	x10, xzr
  410270:	mov	x1, xzr
  410274:	mov	w11, #0x1                   	// #1
  410278:	b	4103d4 <ferror@plt+0xee34>
  41027c:	mov	x1, xzr
  410280:	bl	401f84 <ferror@plt+0x9e4>
  410284:	mov	x21, x0
  410288:	b	4101fc <ferror@plt+0xec5c>
  41028c:	b	4101fc <ferror@plt+0xec5c>
  410290:	mov	x21, x20
  410294:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  410298:	ldr	x22, [x21, #8]!
  41029c:	ldr	x8, [x8, #584]
  4102a0:	ldr	x8, [x8, #1248]
  4102a4:	ldrb	w8, [x8]
  4102a8:	cmp	w8, #0x64
  4102ac:	b.ne	4102c8 <ferror@plt+0xed28>  // b.any
  4102b0:	mov	x1, xzr
  4102b4:	b	4102d8 <ferror@plt+0xed38>
  4102b8:	add	x21, x23, #0x230
  4102bc:	b	4101fc <ferror@plt+0xec5c>
  4102c0:	add	x21, x23, #0x260
  4102c4:	b	4101fc <ferror@plt+0xec5c>
  4102c8:	add	x0, x23, #0xb8
  4102cc:	mov	x1, xzr
  4102d0:	bl	401f84 <ferror@plt+0x9e4>
  4102d4:	ldr	x1, [x0]
  4102d8:	add	x0, x23, #0xe0
  4102dc:	bl	401f2c <ferror@plt+0x98c>
  4102e0:	add	x0, x0, #0xa8
  4102e4:	mov	x1, x22
  4102e8:	bl	401f2c <ferror@plt+0x98c>
  4102ec:	ldr	x23, [x23]
  4102f0:	ldr	x8, [x0, #8]
  4102f4:	mov	x22, x0
  4102f8:	cmp	x8, x23
  4102fc:	b.eq	410360 <ferror@plt+0xedc0>  // b.none
  410300:	mov	x24, x22
  410304:	ldr	x8, [x24, #16]!
  410308:	cbnz	x8, 41033c <ferror@plt+0xed9c>
  41030c:	ldr	x0, [x22]
  410310:	bl	401270 <strlen@plt>
  410314:	mov	w1, #0x8                   	// #8
  410318:	bl	402e40 <ferror@plt+0x18a0>
  41031c:	mov	x8, #0xe38f                	// #58255
  410320:	movk	x8, #0x8e38, lsl #16
  410324:	movk	x8, #0x38e3, lsl #32
  410328:	movk	x8, #0xe38e, lsl #48
  41032c:	umulh	x8, x0, x8
  410330:	lsr	x1, x8, #3
  410334:	mov	x0, x24
  410338:	bl	4054c0 <ferror@plt+0x3f20>
  41033c:	ldr	x1, [x22]
  410340:	mov	x0, x24
  410344:	mov	x2, x23
  410348:	ldrb	w8, [x1, #1]
  41034c:	cmp	w8, #0x0
  410350:	cset	w3, eq  // eq = none
  410354:	bl	405858 <ferror@plt+0x42b8>
  410358:	cbnz	w0, 410204 <ferror@plt+0xec64>
  41035c:	str	x23, [x22, #8]
  410360:	add	x1, x22, #0x10
  410364:	mov	x0, x21
  410368:	bl	40558c <ferror@plt+0x3fec>
  41036c:	mov	w8, #0x5                   	// #5
  410370:	str	w8, [x20]
  410374:	b	4101fc <ferror@plt+0xec5c>
  410378:	mov	x1, xzr
  41037c:	mov	w11, #0x1                   	// #1
  410380:	b	410404 <ferror@plt+0xee64>
  410384:	and	x10, x9, #0xfe
  410388:	mov	x12, xzr
  41038c:	mov	x13, xzr
  410390:	orr	x11, x9, #0x1
  410394:	add	x14, x8, #0x2
  410398:	mov	w15, #0x8                   	// #8
  41039c:	mov	x16, x10
  4103a0:	ldurb	w17, [x14, #-1]
  4103a4:	ldrb	w18, [x14], #2
  4103a8:	sub	x0, x15, #0x8
  4103ac:	subs	x16, x16, #0x2
  4103b0:	lsl	x17, x17, x0
  4103b4:	lsl	x18, x18, x15
  4103b8:	add	x15, x15, #0x10
  4103bc:	orr	x12, x17, x12
  4103c0:	orr	x13, x18, x13
  4103c4:	b.ne	4103a0 <ferror@plt+0xee00>  // b.any
  4103c8:	cmp	x10, x9
  4103cc:	orr	x1, x13, x12
  4103d0:	b.eq	4103f8 <ferror@plt+0xee58>  // b.none
  4103d4:	sub	x12, x9, x10
  4103d8:	lsl	x10, x10, #3
  4103dc:	add	x11, x8, x11
  4103e0:	ldrb	w13, [x11], #1
  4103e4:	subs	x12, x12, #0x1
  4103e8:	lsl	x13, x13, x10
  4103ec:	orr	x1, x13, x1
  4103f0:	add	x10, x10, #0x8
  4103f4:	b.ne	4103e0 <ferror@plt+0xee40>  // b.any
  4103f8:	sub	w9, w9, #0x1
  4103fc:	and	x9, x9, #0xff
  410400:	add	x11, x9, #0x2
  410404:	ldrb	w9, [x8, x11]
  410408:	cbz	x9, 410420 <ferror@plt+0xee80>
  41040c:	cmp	w9, #0x1
  410410:	b.ne	410428 <ferror@plt+0xee88>  // b.any
  410414:	mov	x10, xzr
  410418:	mov	x22, xzr
  41041c:	b	41047c <ferror@plt+0xeedc>
  410420:	mov	x22, xzr
  410424:	b	4104a4 <ferror@plt+0xef04>
  410428:	and	x10, x9, #0xfe
  41042c:	add	x14, x11, x8
  410430:	mov	x12, xzr
  410434:	mov	x13, xzr
  410438:	add	x11, x11, x10
  41043c:	add	x14, x14, #0x2
  410440:	mov	w15, #0x8                   	// #8
  410444:	mov	x16, x10
  410448:	ldurb	w17, [x14, #-1]
  41044c:	ldrb	w18, [x14], #2
  410450:	sub	x0, x15, #0x8
  410454:	subs	x16, x16, #0x2
  410458:	lsl	x17, x17, x0
  41045c:	lsl	x18, x18, x15
  410460:	add	x15, x15, #0x10
  410464:	orr	x12, x17, x12
  410468:	orr	x13, x18, x13
  41046c:	b.ne	410448 <ferror@plt+0xeea8>  // b.any
  410470:	cmp	x10, x9
  410474:	orr	x22, x13, x12
  410478:	b.eq	4104a4 <ferror@plt+0xef04>  // b.none
  41047c:	add	x8, x11, x8
  410480:	sub	x9, x9, x10
  410484:	lsl	x10, x10, #3
  410488:	add	x8, x8, #0x1
  41048c:	ldrb	w11, [x8], #1
  410490:	subs	x9, x9, #0x1
  410494:	lsl	x11, x11, x10
  410498:	orr	x22, x11, x22
  41049c:	add	x10, x10, #0x8
  4104a0:	b.ne	41048c <ferror@plt+0xeeec>  // b.any
  4104a4:	mov	x0, x21
  4104a8:	bl	401f2c <ferror@plt+0x98c>
  4104ac:	mov	x1, x22
  4104b0:	bl	401f2c <ferror@plt+0x98c>
  4104b4:	mov	x22, x0
  4104b8:	ldr	x8, [x22, #8]
  4104bc:	cmp	x8, x20
  4104c0:	b.hi	4104dc <ferror@plt+0xef3c>  // b.pmore
  4104c4:	mov	w1, #0x1                   	// #1
  4104c8:	mov	x0, x20
  4104cc:	bl	402e40 <ferror@plt+0x18a0>
  4104d0:	mov	x1, x0
  4104d4:	mov	x0, x22
  4104d8:	bl	4109d8 <ferror@plt+0xf438>
  4104dc:	mov	x0, x22
  4104e0:	mov	x1, x20
  4104e4:	bl	401f2c <ferror@plt+0x98c>
  4104e8:	mov	x21, x0
  4104ec:	b	4101fc <ferror@plt+0xec5c>
  4104f0:	stp	x29, x30, [sp, #-80]!
  4104f4:	str	x25, [sp, #16]
  4104f8:	stp	x24, x23, [sp, #32]
  4104fc:	stp	x22, x21, [sp, #48]
  410500:	stp	x20, x19, [sp, #64]
  410504:	adrp	x25, 42c000 <ferror@plt+0x2aa60>
  410508:	ldr	x8, [x25, #584]
  41050c:	mov	x19, x4
  410510:	mov	x20, x3
  410514:	mov	x21, x2
  410518:	ldr	x8, [x8, #1248]
  41051c:	mov	x22, x1
  410520:	mov	x23, x0
  410524:	mov	x29, sp
  410528:	ldrb	w8, [x8]
  41052c:	cmp	w8, #0x64
  410530:	b.ne	410550 <ferror@plt+0xefb0>  // b.any
  410534:	ldr	x8, [x23, #152]
  410538:	cmp	x8, #0x1
  41053c:	b.hi	410550 <ferror@plt+0xefb0>  // b.pmore
  410540:	mov	w0, #0x10                  	// #16
  410544:	mov	x1, xzr
  410548:	bl	402bd4 <ferror@plt+0x1634>
  41054c:	cbnz	w0, 4106e0 <ferror@plt+0xf140>
  410550:	add	x24, x23, #0x90
  410554:	mov	w1, #0x1                   	// #1
  410558:	mov	x0, x24
  41055c:	bl	401f84 <ferror@plt+0x9e4>
  410560:	str	x0, [x22]
  410564:	ldr	w8, [x0]
  410568:	cmp	w8, #0x8
  41056c:	b.ne	410584 <ferror@plt+0xefe4>  // b.any
  410570:	mov	w0, #0x13                  	// #19
  410574:	mov	x1, xzr
  410578:	bl	402bd4 <ferror@plt+0x1634>
  41057c:	cbnz	w0, 4106e0 <ferror@plt+0xf140>
  410580:	b	410598 <ferror@plt+0xeff8>
  410584:	mov	x1, x0
  410588:	mov	x0, x23
  41058c:	mov	x2, x21
  410590:	bl	4101b4 <ferror@plt+0xec14>
  410594:	cbnz	w0, 4106e0 <ferror@plt+0xf140>
  410598:	ldr	x8, [x25, #584]
  41059c:	ldr	x8, [x8, #1248]
  4105a0:	ldrb	w8, [x8]
  4105a4:	cmp	w8, #0x64
  4105a8:	b.ne	4105b4 <ferror@plt+0xf014>  // b.any
  4105ac:	ldr	x8, [x23, #152]
  4105b0:	cbz	x8, 41062c <ferror@plt+0xf08c>
  4105b4:	mov	x0, x24
  4105b8:	mov	x1, xzr
  4105bc:	bl	401f84 <ferror@plt+0x9e4>
  4105c0:	str	x0, [x20]
  4105c4:	ldr	w8, [x0]
  4105c8:	cmp	w8, #0x8
  4105cc:	b.ne	4105e4 <ferror@plt+0xf044>  // b.any
  4105d0:	mov	w0, #0x13                  	// #19
  4105d4:	mov	x1, xzr
  4105d8:	bl	402bd4 <ferror@plt+0x1634>
  4105dc:	cbnz	w0, 4106e0 <ferror@plt+0xf140>
  4105e0:	b	4105f8 <ferror@plt+0xf058>
  4105e4:	mov	x1, x0
  4105e8:	mov	x0, x23
  4105ec:	mov	x2, x19
  4105f0:	bl	4101b4 <ferror@plt+0xec14>
  4105f4:	cbnz	w0, 4106e0 <ferror@plt+0xf140>
  4105f8:	ldr	x1, [x22]
  4105fc:	ldr	w8, [x1]
  410600:	cmp	w8, #0x1
  410604:	b.hi	410640 <ferror@plt+0xf0a0>  // b.pmore
  410608:	ldr	x9, [x20]
  41060c:	ldr	w9, [x9]
  410610:	cmp	w8, w9
  410614:	b.ne	410640 <ferror@plt+0xf0a0>  // b.any
  410618:	mov	x0, x23
  41061c:	mov	x2, x21
  410620:	bl	4101b4 <ferror@plt+0xec14>
  410624:	cbnz	w0, 4106e0 <ferror@plt+0xf140>
  410628:	b	410658 <ferror@plt+0xf0b8>
  41062c:	mov	w0, #0x10                  	// #16
  410630:	mov	x1, xzr
  410634:	bl	402bd4 <ferror@plt+0x1634>
  410638:	cbnz	w0, 4106e0 <ferror@plt+0xf140>
  41063c:	b	4105b4 <ferror@plt+0xf014>
  410640:	cmp	w8, #0x3
  410644:	b.ne	410660 <ferror@plt+0xf0c0>  // b.any
  410648:	mov	w0, #0xf                   	// #15
  41064c:	mov	x1, xzr
  410650:	bl	402bd4 <ferror@plt+0x1634>
  410654:	cbnz	w0, 4106e0 <ferror@plt+0xf140>
  410658:	ldr	x8, [x22]
  41065c:	ldr	w8, [x8]
  410660:	and	w8, w8, #0xfffffffe
  410664:	cmp	w8, #0x2
  410668:	b.ne	410680 <ferror@plt+0xf0e0>  // b.any
  41066c:	mov	w0, #0xf                   	// #15
  410670:	mov	x1, xzr
  410674:	bl	402bd4 <ferror@plt+0x1634>
  410678:	cbnz	w0, 4106e0 <ferror@plt+0xf140>
  41067c:	b	410694 <ferror@plt+0xf0f4>
  410680:	ldr	x8, [x21]
  410684:	ldr	x9, [x8]
  410688:	cbnz	x9, 410694 <ferror@plt+0xf0f4>
  41068c:	ldr	x8, [x8, #32]
  410690:	cbz	x8, 41066c <ferror@plt+0xf0cc>
  410694:	ldr	x8, [x20]
  410698:	ldr	w8, [x8]
  41069c:	and	w8, w8, #0xfffffffe
  4106a0:	cmp	w8, #0x2
  4106a4:	b.ne	4106c8 <ferror@plt+0xf128>  // b.any
  4106a8:	ldp	x20, x19, [sp, #64]
  4106ac:	ldp	x22, x21, [sp, #48]
  4106b0:	ldp	x24, x23, [sp, #32]
  4106b4:	ldr	x25, [sp, #16]
  4106b8:	mov	w0, #0xf                   	// #15
  4106bc:	mov	x1, xzr
  4106c0:	ldp	x29, x30, [sp], #80
  4106c4:	b	402bd4 <ferror@plt+0x1634>
  4106c8:	ldr	x8, [x19]
  4106cc:	ldr	x9, [x8]
  4106d0:	cbnz	x9, 4106dc <ferror@plt+0xf13c>
  4106d4:	ldr	x8, [x8, #32]
  4106d8:	cbz	x8, 4106a8 <ferror@plt+0xf108>
  4106dc:	mov	w0, wzr
  4106e0:	ldp	x20, x19, [sp, #64]
  4106e4:	ldp	x22, x21, [sp, #48]
  4106e8:	ldp	x24, x23, [sp, #32]
  4106ec:	ldr	x25, [sp, #16]
  4106f0:	ldp	x29, x30, [sp], #80
  4106f4:	ret
  4106f8:	ldr	x0, [x0]
  4106fc:	ldr	x1, [x1]
  410700:	b	401450 <strcmp@plt>
  410704:	ldr	x0, [x0]
  410708:	b	401480 <free@plt>
  41070c:	stp	x29, x30, [sp, #-32]!
  410710:	str	x19, [sp, #16]
  410714:	mov	x19, x0
  410718:	ldr	x0, [x19], #16
  41071c:	mov	x29, sp
  410720:	bl	401480 <free@plt>
  410724:	mov	x0, x19
  410728:	ldr	x19, [sp, #16]
  41072c:	ldp	x29, x30, [sp], #32
  410730:	b	405500 <ferror@plt+0x3f60>
  410734:	sub	sp, sp, #0x60
  410738:	stp	x20, x19, [sp, #80]
  41073c:	mov	x20, x2
  410740:	cmp	w3, #0x0
  410744:	stp	x22, x21, [sp, #64]
  410748:	mov	x22, x0
  41074c:	cset	w2, eq  // eq = none
  410750:	mov	x0, x1
  410754:	mov	x1, x20
  410758:	stp	x29, x30, [sp, #16]
  41075c:	str	x25, [sp, #32]
  410760:	stp	x24, x23, [sp, #48]
  410764:	add	x29, sp, #0x10
  410768:	mov	x19, x4
  41076c:	mov	w21, w3
  410770:	bl	40cae8 <ferror@plt+0xb548>
  410774:	ldr	x8, [x22, #88]
  410778:	mov	x24, x0
  41077c:	add	x23, x22, #0x50
  410780:	cbz	x8, 4107ec <ferror@plt+0xf24c>
  410784:	mov	x25, xzr
  410788:	b	41079c <ferror@plt+0xf1fc>
  41078c:	ldr	x8, [x22, #88]
  410790:	add	x25, x25, #0x1
  410794:	cmp	x25, x8
  410798:	b.cs	4107ec <ferror@plt+0xf24c>  // b.hs, b.nlast
  41079c:	mov	x0, x23
  4107a0:	mov	x1, x25
  4107a4:	bl	401f2c <ferror@plt+0x98c>
  4107a8:	ldr	x8, [x0]
  4107ac:	cmp	x24, x8
  4107b0:	b.ne	41078c <ferror@plt+0xf1ec>  // b.any
  4107b4:	ldr	w8, [x0, #8]
  4107b8:	cmp	w8, w21
  4107bc:	b.ne	41078c <ferror@plt+0xf1ec>  // b.any
  4107c0:	adrp	x8, 416000 <ferror@plt+0x14a60>
  4107c4:	adrp	x9, 419000 <ferror@plt+0x17a60>
  4107c8:	add	x8, x8, #0x257
  4107cc:	add	x9, x9, #0xf3
  4107d0:	cmp	w21, #0x1
  4107d4:	csel	x3, x9, x8, eq  // eq = none
  4107d8:	mov	w0, #0x1f                  	// #31
  4107dc:	mov	x1, x19
  4107e0:	mov	x2, x20
  4107e4:	bl	402bd4 <ferror@plt+0x1634>
  4107e8:	b	410804 <ferror@plt+0xf264>
  4107ec:	mov	w8, w21
  4107f0:	mov	x1, sp
  4107f4:	mov	x0, x23
  4107f8:	stp	x24, x8, [sp]
  4107fc:	bl	401890 <ferror@plt+0x2f0>
  410800:	mov	w0, wzr
  410804:	ldp	x20, x19, [sp, #80]
  410808:	ldp	x22, x21, [sp, #64]
  41080c:	ldp	x24, x23, [sp, #48]
  410810:	ldr	x25, [sp, #32]
  410814:	ldp	x29, x30, [sp, #16]
  410818:	add	sp, sp, #0x60
  41081c:	ret
  410820:	stp	x29, x30, [sp, #-32]!
  410824:	stp	x20, x19, [sp, #16]
  410828:	mov	x19, x1
  41082c:	mov	w1, #0x1                   	// #1
  410830:	mov	x2, xzr
  410834:	mov	x29, sp
  410838:	mov	x20, x0
  41083c:	bl	4016bc <ferror@plt+0x11c>
  410840:	adrp	x2, 410000 <ferror@plt+0xea60>
  410844:	add	x0, x20, #0x80
  410848:	add	x2, x2, #0x704
  41084c:	mov	w1, #0x8                   	// #8
  410850:	bl	4016bc <ferror@plt+0x11c>
  410854:	adrp	x2, 410000 <ferror@plt+0xea60>
  410858:	add	x0, x20, #0xa8
  41085c:	add	x2, x2, #0x70c
  410860:	mov	w1, #0x40                  	// #64
  410864:	bl	4016bc <ferror@plt+0x11c>
  410868:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  41086c:	ldr	x8, [x8, #584]
  410870:	ldr	x8, [x8, #1248]
  410874:	ldrb	w8, [x8]
  410878:	cmp	w8, #0x64
  41087c:	b.eq	4108a8 <ferror@plt+0xf308>  // b.none
  410880:	add	x0, x20, #0x50
  410884:	mov	w1, #0x10                  	// #16
  410888:	mov	x2, xzr
  41088c:	bl	4016bc <ferror@plt+0x11c>
  410890:	add	x0, x20, #0x28
  410894:	mov	w1, #0x8                   	// #8
  410898:	mov	x2, xzr
  41089c:	bl	4016bc <ferror@plt+0x11c>
  4108a0:	str	xzr, [x20, #120]
  4108a4:	strb	wzr, [x20, #216]
  4108a8:	str	x19, [x20, #208]
  4108ac:	ldp	x20, x19, [sp, #16]
  4108b0:	ldp	x29, x30, [sp], #32
  4108b4:	ret
  4108b8:	stp	x29, x30, [sp, #-32]!
  4108bc:	ldr	x1, [x0, #8]
  4108c0:	str	x19, [sp, #16]
  4108c4:	mov	x29, sp
  4108c8:	mov	x19, x0
  4108cc:	bl	401750 <ferror@plt+0x1b0>
  4108d0:	ldr	x1, [x19, #136]
  4108d4:	add	x0, x19, #0x80
  4108d8:	bl	401750 <ferror@plt+0x1b0>
  4108dc:	ldr	x1, [x19, #176]
  4108e0:	add	x0, x19, #0xa8
  4108e4:	bl	401750 <ferror@plt+0x1b0>
  4108e8:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  4108ec:	ldr	x8, [x8, #584]
  4108f0:	ldr	x8, [x8, #1248]
  4108f4:	ldrb	w8, [x8]
  4108f8:	cmp	w8, #0x64
  4108fc:	b.eq	410920 <ferror@plt+0xf380>  // b.none
  410900:	ldr	x1, [x19, #88]
  410904:	add	x0, x19, #0x50
  410908:	bl	401750 <ferror@plt+0x1b0>
  41090c:	ldr	x1, [x19, #48]
  410910:	add	x0, x19, #0x28
  410914:	bl	401750 <ferror@plt+0x1b0>
  410918:	str	xzr, [x19, #120]
  41091c:	strb	wzr, [x19, #216]
  410920:	ldr	x19, [sp, #16]
  410924:	ldp	x29, x30, [sp], #32
  410928:	ret
  41092c:	stp	x29, x30, [sp, #-32]!
  410930:	str	x19, [sp, #16]
  410934:	mov	x29, sp
  410938:	mov	x19, x0
  41093c:	bl	401f9c <ferror@plt+0x9fc>
  410940:	add	x0, x19, #0x80
  410944:	bl	401f9c <ferror@plt+0x9fc>
  410948:	add	x0, x19, #0xa8
  41094c:	bl	401f9c <ferror@plt+0x9fc>
  410950:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  410954:	ldr	x8, [x8, #584]
  410958:	ldr	x8, [x8, #1248]
  41095c:	ldrb	w8, [x8]
  410960:	cmp	w8, #0x64
  410964:	b.ne	410974 <ferror@plt+0xf3d4>  // b.any
  410968:	ldr	x19, [sp, #16]
  41096c:	ldp	x29, x30, [sp], #32
  410970:	ret
  410974:	add	x0, x19, #0x50
  410978:	bl	401f9c <ferror@plt+0x9fc>
  41097c:	add	x0, x19, #0x28
  410980:	ldr	x19, [sp, #16]
  410984:	ldp	x29, x30, [sp], #32
  410988:	b	401f9c <ferror@plt+0x9fc>
  41098c:	stp	x29, x30, [sp, #-32]!
  410990:	str	x19, [sp, #16]
  410994:	mov	x19, x0
  410998:	mov	x29, sp
  41099c:	tbz	w1, #0, 4109b0 <ferror@plt+0xf410>
  4109a0:	adrp	x2, 405000 <ferror@plt+0x3a60>
  4109a4:	add	x2, x2, #0x500
  4109a8:	mov	w1, #0x30                  	// #48
  4109ac:	b	4109bc <ferror@plt+0xf41c>
  4109b0:	adrp	x2, 401000 <memcpy@plt-0x250>
  4109b4:	add	x2, x2, #0xf9c
  4109b8:	mov	w1, #0x28                  	// #40
  4109bc:	mov	x0, x19
  4109c0:	bl	4016bc <ferror@plt+0x11c>
  4109c4:	mov	x0, x19
  4109c8:	ldr	x19, [sp, #16]
  4109cc:	mov	w1, #0x1                   	// #1
  4109d0:	ldp	x29, x30, [sp], #32
  4109d4:	b	4109d8 <ferror@plt+0xf438>
  4109d8:	sub	sp, sp, #0x60
  4109dc:	stp	x29, x30, [sp, #48]
  4109e0:	str	x21, [sp, #64]
  4109e4:	stp	x20, x19, [sp, #80]
  4109e8:	add	x29, sp, #0x30
  4109ec:	mov	x19, x1
  4109f0:	mov	x20, x0
  4109f4:	bl	4016f8 <ferror@plt+0x158>
  4109f8:	ldr	x8, [x20, #24]
  4109fc:	cmp	x8, #0x30
  410a00:	b.ne	410a18 <ferror@plt+0xf478>  // b.any
  410a04:	ldr	x8, [x20, #32]
  410a08:	adrp	x9, 405000 <ferror@plt+0x3a60>
  410a0c:	add	x9, x9, #0x500
  410a10:	cmp	x8, x9
  410a14:	b.eq	410a7c <ferror@plt+0xf4dc>  // b.none
  410a18:	ldr	x8, [x20, #8]
  410a1c:	cmp	x8, x19
  410a20:	b.cs	410a88 <ferror@plt+0xf4e8>  // b.hs, b.nlast
  410a24:	adrp	x21, 405000 <ferror@plt+0x3a60>
  410a28:	add	x21, x21, #0x500
  410a2c:	mov	x0, sp
  410a30:	mov	w1, #0x30                  	// #48
  410a34:	mov	x2, x21
  410a38:	bl	4016bc <ferror@plt+0x11c>
  410a3c:	mov	x0, sp
  410a40:	mov	w1, #0x1                   	// #1
  410a44:	bl	4109d8 <ferror@plt+0xf438>
  410a48:	mov	x1, sp
  410a4c:	mov	x0, x20
  410a50:	bl	401890 <ferror@plt+0x2f0>
  410a54:	ldr	x8, [x20, #8]
  410a58:	cmp	x8, x19
  410a5c:	b.cc	410a2c <ferror@plt+0xf48c>  // b.lo, b.ul, b.last
  410a60:	b	410a88 <ferror@plt+0xf4e8>
  410a64:	mov	x0, sp
  410a68:	mov	w1, #0x2                   	// #2
  410a6c:	bl	4054c0 <ferror@plt+0x3f20>
  410a70:	mov	x1, sp
  410a74:	mov	x0, x20
  410a78:	bl	401890 <ferror@plt+0x2f0>
  410a7c:	ldr	x8, [x20, #8]
  410a80:	cmp	x8, x19
  410a84:	b.cc	410a64 <ferror@plt+0xf4c4>  // b.lo, b.ul, b.last
  410a88:	ldp	x20, x19, [sp, #80]
  410a8c:	ldr	x21, [sp, #64]
  410a90:	ldp	x29, x30, [sp, #48]
  410a94:	add	sp, sp, #0x60
  410a98:	ret
  410a9c:	stp	x29, x30, [sp, #-48]!
  410aa0:	stp	x22, x21, [sp, #16]
  410aa4:	stp	x20, x19, [sp, #32]
  410aa8:	ldr	x8, [x0, #8]
  410aac:	mov	x20, x1
  410ab0:	mov	x29, sp
  410ab4:	mov	x19, x0
  410ab8:	mov	x1, x8
  410abc:	bl	401750 <ferror@plt+0x1b0>
  410ac0:	ldr	x1, [x20, #16]
  410ac4:	mov	x0, x19
  410ac8:	bl	4016f8 <ferror@plt+0x158>
  410acc:	ldr	x8, [x20, #8]
  410ad0:	str	x8, [x19, #8]
  410ad4:	ldr	x8, [x20, #8]
  410ad8:	cbz	x8, 410b18 <ferror@plt+0xf578>
  410adc:	mov	x21, xzr
  410ae0:	mov	x0, x19
  410ae4:	mov	x1, x21
  410ae8:	bl	401f2c <ferror@plt+0x98c>
  410aec:	mov	x22, x0
  410af0:	mov	x0, x20
  410af4:	mov	x1, x21
  410af8:	bl	401f2c <ferror@plt+0x98c>
  410afc:	mov	x1, x0
  410b00:	mov	x0, x22
  410b04:	bl	40558c <ferror@plt+0x3fec>
  410b08:	ldr	x8, [x20, #8]
  410b0c:	add	x21, x21, #0x1
  410b10:	cmp	x21, x8
  410b14:	b.cc	410ae0 <ferror@plt+0xf540>  // b.lo, b.ul, b.last
  410b18:	ldp	x20, x19, [sp, #32]
  410b1c:	ldp	x22, x21, [sp, #16]
  410b20:	ldp	x29, x30, [sp], #48
  410b24:	ret
  410b28:	ldr	w8, [x1]
  410b2c:	cmp	w8, #0xb
  410b30:	str	w8, [x0]
  410b34:	b.hi	410b94 <ferror@plt+0xf5f4>  // b.pmore
  410b38:	mov	w9, #0x1                   	// #1
  410b3c:	lsl	w9, w9, w8
  410b40:	mov	w10, #0xe20                 	// #3616
  410b44:	tst	w9, w10
  410b48:	b.ne	410b60 <ferror@plt+0xf5c0>  // b.any
  410b4c:	tst	w9, #0x7
  410b50:	b.eq	410b6c <ferror@plt+0xf5cc>  // b.none
  410b54:	ldur	q0, [x1, #8]
  410b58:	stur	q0, [x0, #8]
  410b5c:	ret
  410b60:	add	x0, x0, #0x8
  410b64:	add	x1, x1, #0x8
  410b68:	b	40558c <ferror@plt+0x3fec>
  410b6c:	mov	w9, #0x1                   	// #1
  410b70:	lsl	w8, w9, w8
  410b74:	tst	w8, #0x18
  410b78:	b.eq	410b94 <ferror@plt+0xf5f4>  // b.none
  410b7c:	ldur	q0, [x1, #40]
  410b80:	ldur	q1, [x1, #24]
  410b84:	ldur	q2, [x1, #8]
  410b88:	stur	q0, [x0, #40]
  410b8c:	stur	q1, [x0, #24]
  410b90:	stur	q2, [x0, #8]
  410b94:	ret
  410b98:	ldr	w8, [x0]
  410b9c:	cmp	w8, #0xb
  410ba0:	b.hi	410bc0 <ferror@plt+0xf620>  // b.pmore
  410ba4:	mov	w9, #0x1                   	// #1
  410ba8:	lsl	w8, w9, w8
  410bac:	mov	w9, #0xe20                 	// #3616
  410bb0:	tst	w8, w9
  410bb4:	b.eq	410bc0 <ferror@plt+0xf620>  // b.none
  410bb8:	add	x0, x0, #0x8
  410bbc:	b	405500 <ferror@plt+0x3f60>
  410bc0:	ret
  410bc4:	stp	x29, x30, [sp, #-48]!
  410bc8:	stp	x20, x19, [sp, #32]
  410bcc:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  410bd0:	str	x21, [sp, #16]
  410bd4:	ldr	x21, [x8, #584]
  410bd8:	mov	w20, w0
  410bdc:	adrp	x9, 419000 <ferror@plt+0x17a60>
  410be0:	adrp	x0, 416000 <ferror@plt+0x14a60>
  410be4:	mov	w8, #0x4b                  	// #75
  410be8:	add	x9, x9, #0xf1d
  410bec:	add	x0, x0, #0x53a
  410bf0:	mov	x29, sp
  410bf4:	mov	x19, x1
  410bf8:	strb	w8, [x21, #1140]
  410bfc:	str	x9, [x21, #1256]
  410c00:	str	x0, [x21, #1120]
  410c04:	bl	401270 <strlen@plt>
  410c08:	adrp	x8, 410000 <ferror@plt+0xea60>
  410c0c:	adrp	x9, 411000 <ferror@plt+0xfa60>
  410c10:	adrp	x10, 411000 <ferror@plt+0xfa60>
  410c14:	add	x8, x8, #0xcd0
  410c18:	add	x9, x9, #0x358
  410c1c:	add	x10, x10, #0x30
  410c20:	strb	w0, [x21, #1136]
  410c24:	str	x8, [x21, #1784]
  410c28:	str	x9, [x21, #1792]
  410c2c:	str	x10, [x21, #1800]
  410c30:	mov	w0, w20
  410c34:	mov	x1, x19
  410c38:	ldp	x20, x19, [sp, #32]
  410c3c:	ldr	x21, [sp, #16]
  410c40:	adrp	x2, 419000 <ferror@plt+0x17a60>
  410c44:	adrp	x3, 419000 <ferror@plt+0x17a60>
  410c48:	adrp	x4, 419000 <ferror@plt+0x17a60>
  410c4c:	add	x2, x2, #0xf6
  410c50:	add	x3, x3, #0x105
  410c54:	add	x4, x4, #0x111
  410c58:	ldp	x29, x30, [sp], #48
  410c5c:	b	402f08 <ferror@plt+0x1968>
  410c60:	stp	x29, x30, [sp, #-32]!
  410c64:	str	x19, [sp, #16]
  410c68:	ldp	x8, x9, [x0]
  410c6c:	mov	x29, sp
  410c70:	ldrb	w19, [x8, x9]
  410c74:	bl	401460 <__ctype_b_loc@plt>
  410c78:	ldr	x8, [x0]
  410c7c:	ldrh	w8, [x8, x19, lsl #1]
  410c80:	tbnz	w8, #11, 410cc0 <ferror@plt+0xf720>
  410c84:	cmp	w19, #0x41
  410c88:	b.cc	410cb4 <ferror@plt+0xf714>  // b.lo, b.ul, b.last
  410c8c:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  410c90:	ldr	x8, [x8, #584]
  410c94:	mov	w9, #0x5a                  	// #90
  410c98:	ldr	x8, [x8, #1248]
  410c9c:	ldrb	w8, [x8]
  410ca0:	cmp	w8, #0x64
  410ca4:	mov	w8, #0x46                  	// #70
  410ca8:	csel	w8, w8, w9, eq  // eq = none
  410cac:	cmp	w8, w19
  410cb0:	b.cs	410cc0 <ferror@plt+0xf720>  // b.hs, b.nlast
  410cb4:	cmp	w19, #0x2e
  410cb8:	cset	w0, ne  // ne = any
  410cbc:	b	410cc4 <ferror@plt+0xf724>
  410cc0:	mov	w0, wzr
  410cc4:	ldr	x19, [sp, #16]
  410cc8:	ldp	x29, x30, [sp], #32
  410ccc:	ret
  410cd0:	stp	x29, x30, [sp, #-64]!
  410cd4:	str	x23, [sp, #16]
  410cd8:	stp	x22, x21, [sp, #32]
  410cdc:	stp	x20, x19, [sp, #48]
  410ce0:	ldp	x9, x8, [x0]
  410ce4:	adrp	x10, 418000 <ferror@plt+0x16a60>
  410ce8:	ldr	x10, [x10, #1792]
  410cec:	mov	x19, x0
  410cf0:	add	x21, x8, #0x1
  410cf4:	str	x21, [x0, #8]
  410cf8:	ldrb	w20, [x9, x8]
  410cfc:	mov	x29, sp
  410d00:	cbz	x10, 410d2c <ferror@plt+0xf78c>
  410d04:	ldr	w12, [x19, #36]
  410d08:	adrp	x13, 418000 <ferror@plt+0x16a60>
  410d0c:	mov	x11, xzr
  410d10:	add	x13, x13, #0x6ec
  410d14:	ldrb	w14, [x13, x11]
  410d18:	cmp	w12, w14
  410d1c:	b.eq	410d94 <ferror@plt+0xf7f4>  // b.none
  410d20:	add	x11, x11, #0x1
  410d24:	cmp	x11, x10
  410d28:	b.cc	410d14 <ferror@plt+0xf774>  // b.lo, b.ul, b.last
  410d2c:	sub	w10, w20, #0x24
  410d30:	and	w10, w10, #0xff
  410d34:	cmp	w10, #0x5a
  410d38:	b.hi	410d58 <ferror@plt+0xf7b8>  // b.pmore
  410d3c:	adrp	x10, 418000 <ferror@plt+0x16a60>
  410d40:	add	x10, x10, #0x708
  410d44:	add	x10, x20, x10
  410d48:	ldurb	w10, [x10, #-36]
  410d4c:	cmp	w10, #0x1
  410d50:	str	w10, [x19, #32]
  410d54:	b.ne	410df4 <ferror@plt+0xf854>  // b.any
  410d58:	cmp	w20, #0x5b
  410d5c:	b.hi	410f5c <ferror@plt+0xf9bc>  // b.pmore
  410d60:	adrp	x10, 419000 <ferror@plt+0x17a60>
  410d64:	add	x10, x10, #0x120
  410d68:	adr	x11, 410d78 <ferror@plt+0xf7d8>
  410d6c:	ldrb	w12, [x10, x20]
  410d70:	add	x11, x11, x12, lsl #2
  410d74:	br	x11
  410d78:	mov	x0, x19
  410d7c:	mov	w1, w20
  410d80:	ldp	x20, x19, [sp, #48]
  410d84:	ldp	x22, x21, [sp, #32]
  410d88:	ldr	x23, [sp, #16]
  410d8c:	ldp	x29, x30, [sp], #64
  410d90:	b	402490 <ferror@plt+0xef0>
  410d94:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  410d98:	ldr	x8, [x8, #584]
  410d9c:	ldrb	w8, [x8, #1138]
  410da0:	tbz	w8, #0, 410db4 <ferror@plt+0xf814>
  410da4:	bl	401460 <__ctype_b_loc@plt>
  410da8:	ldr	x8, [x0]
  410dac:	ldrh	w8, [x8, x20, lsl #1]
  410db0:	tbnz	w8, #13, 410e10 <ferror@plt+0xf870>
  410db4:	ldr	x1, [x19, #48]
  410db8:	add	x20, x19, #0x28
  410dbc:	mov	x0, x20
  410dc0:	bl	401750 <ferror@plt+0x1b0>
  410dc4:	ldp	x8, x9, [x19]
  410dc8:	mov	x0, x20
  410dcc:	add	x8, x9, x8
  410dd0:	ldurb	w1, [x8, #-1]
  410dd4:	bl	401950 <ferror@plt+0x3b0>
  410dd8:	mov	x0, x20
  410ddc:	mov	w1, wzr
  410de0:	bl	401950 <ferror@plt+0x3b0>
  410de4:	mov	w0, wzr
  410de8:	mov	w8, #0x2d                  	// #45
  410dec:	str	w8, [x19, #32]
  410df0:	b	41101c <ferror@plt+0xfa7c>
  410df4:	mov	w0, wzr
  410df8:	b	41101c <ferror@plt+0xfa7c>
  410dfc:	mov	x0, x19
  410e00:	mov	w1, w20
  410e04:	bl	402404 <ferror@plt+0xe64>
  410e08:	mov	w0, wzr
  410e0c:	b	41101c <ferror@plt+0xfa7c>
  410e10:	mov	x21, x0
  410e14:	mov	x0, x19
  410e18:	bl	40239c <ferror@plt+0xdfc>
  410e1c:	ldp	x9, x8, [x19]
  410e20:	ldrb	w2, [x9, x8]
  410e24:	cmp	x2, #0x5f
  410e28:	b.eq	410e54 <ferror@plt+0xf8b4>  // b.none
  410e2c:	ldr	x9, [x21]
  410e30:	ldrh	w9, [x9, x2, lsl #1]
  410e34:	tbnz	w9, #3, 410e54 <ferror@plt+0xf8b4>
  410e38:	ldr	x1, [x19, #16]
  410e3c:	ldp	x20, x19, [sp, #48]
  410e40:	ldp	x22, x21, [sp, #32]
  410e44:	ldr	x23, [sp, #16]
  410e48:	mov	w0, #0x15                  	// #21
  410e4c:	ldp	x29, x30, [sp], #64
  410e50:	b	402bd4 <ferror@plt+0x1634>
  410e54:	add	x8, x8, #0x1
  410e58:	mov	x0, x19
  410e5c:	str	x8, [x19, #8]
  410e60:	bl	4027e8 <ferror@plt+0x1248>
  410e64:	mov	w0, wzr
  410e68:	b	41101c <ferror@plt+0xfa7c>
  410e6c:	ldrb	w9, [x9, x21]
  410e70:	sub	w9, w9, #0x3c
  410e74:	cmp	w9, #0x3
  410e78:	b.cs	410fc0 <ferror@plt+0xfa20>  // b.hs, b.nlast
  410e7c:	adrp	x10, 419000 <ferror@plt+0x17a60>
  410e80:	sxtb	x9, w9
  410e84:	add	x10, x10, #0x17c
  410e88:	ldr	w9, [x10, x9, lsl #2]
  410e8c:	add	x8, x8, #0x2
  410e90:	mov	w0, wzr
  410e94:	str	x8, [x19, #8]
  410e98:	str	w9, [x19, #32]
  410e9c:	b	41101c <ferror@plt+0xfa7c>
  410ea0:	mov	x0, x19
  410ea4:	bl	4022d0 <ferror@plt+0xd30>
  410ea8:	mov	w0, wzr
  410eac:	b	41101c <ferror@plt+0xfa7c>
  410eb0:	ldr	x1, [x19, #48]
  410eb4:	add	x20, x19, #0x28
  410eb8:	mov	w8, #0x2c                  	// #44
  410ebc:	mov	x0, x20
  410ec0:	str	w8, [x19, #32]
  410ec4:	bl	401750 <ferror@plt+0x1b0>
  410ec8:	ldr	x8, [x19]
  410ecc:	mov	x22, xzr
  410ed0:	ldrb	w9, [x8, x21]
  410ed4:	strb	w9, [x29, #28]
  410ed8:	cbz	w9, 410fe0 <ferror@plt+0xfa40>
  410edc:	mov	w23, #0x1                   	// #1
  410ee0:	and	w9, w9, #0xff
  410ee4:	cmp	w9, #0x5c
  410ee8:	b.ne	410f08 <ferror@plt+0xf968>  // b.any
  410eec:	add	x21, x21, #0x1
  410ef0:	ldrb	w8, [x8, x21]
  410ef4:	strb	w8, [x29, #28]
  410ef8:	cbz	w8, 410fdc <ferror@plt+0xfa3c>
  410efc:	cmp	w8, #0xa
  410f00:	cinc	x22, x22, eq  // eq = none
  410f04:	b	410f2c <ferror@plt+0xf98c>
  410f08:	cmp	w9, #0x5b
  410f0c:	cset	w10, eq  // eq = none
  410f10:	cmp	w9, #0x5d
  410f14:	cset	w11, eq  // eq = none
  410f18:	sub	x10, x10, x11
  410f1c:	cmp	w9, #0xa
  410f20:	add	x23, x10, x23
  410f24:	cinc	x22, x22, eq  // eq = none
  410f28:	cbz	x23, 410f3c <ferror@plt+0xf99c>
  410f2c:	add	x1, x29, #0x1c
  410f30:	mov	x0, x20
  410f34:	bl	401890 <ferror@plt+0x2f0>
  410f38:	ldr	x8, [x19]
  410f3c:	add	x21, x21, #0x1
  410f40:	ldrb	w9, [x8, x21]
  410f44:	cmp	x23, #0x0
  410f48:	cset	w10, ne  // ne = any
  410f4c:	strb	w9, [x29, #28]
  410f50:	cbz	x23, 410fe4 <ferror@plt+0xfa44>
  410f54:	cbnz	w9, 410ee0 <ferror@plt+0xf940>
  410f58:	b	410fe4 <ferror@plt+0xfa44>
  410f5c:	mov	x0, x19
  410f60:	mov	w1, w20
  410f64:	b	410fc8 <ferror@plt+0xfa28>
  410f68:	ldrb	w20, [x9, x21]
  410f6c:	bl	401460 <__ctype_b_loc@plt>
  410f70:	ldr	x8, [x0]
  410f74:	ldrh	w8, [x8, x20, lsl #1]
  410f78:	tbnz	w8, #11, 410fb4 <ferror@plt+0xfa14>
  410f7c:	cmp	w20, #0x41
  410f80:	b.cc	410fac <ferror@plt+0xfa0c>  // b.lo, b.ul, b.last
  410f84:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  410f88:	ldr	x8, [x8, #584]
  410f8c:	mov	w9, #0x5a                  	// #90
  410f90:	ldr	x8, [x8, #1248]
  410f94:	ldrb	w8, [x8]
  410f98:	cmp	w8, #0x64
  410f9c:	mov	w8, #0x46                  	// #70
  410fa0:	csel	w8, w8, w9, eq  // eq = none
  410fa4:	cmp	w8, w20
  410fa8:	b.cs	410fb4 <ferror@plt+0xfa14>  // b.hs, b.nlast
  410fac:	mov	w1, #0x2e                  	// #46
  410fb0:	b	410fc4 <ferror@plt+0xfa24>
  410fb4:	mov	w1, #0x2e                  	// #46
  410fb8:	mov	x0, x19
  410fbc:	b	410d80 <ferror@plt+0xf7e0>
  410fc0:	mov	w1, #0x21                  	// #33
  410fc4:	mov	x0, x19
  410fc8:	ldp	x20, x19, [sp, #48]
  410fcc:	ldp	x22, x21, [sp, #32]
  410fd0:	ldr	x23, [sp, #16]
  410fd4:	ldp	x29, x30, [sp], #64
  410fd8:	b	4022b0 <ferror@plt+0xd10>
  410fdc:	mov	w9, wzr
  410fe0:	mov	w10, #0x1                   	// #1
  410fe4:	cbnz	w9, 411000 <ferror@plt+0xfa60>
  410fe8:	cbz	w10, 411000 <ferror@plt+0xfa60>
  410fec:	ldr	x1, [x19, #16]
  410ff0:	mov	w0, #0x16                  	// #22
  410ff4:	str	x21, [x19, #8]
  410ff8:	bl	402bd4 <ferror@plt+0x1634>
  410ffc:	b	41101c <ferror@plt+0xfa7c>
  411000:	mov	x0, x20
  411004:	mov	w1, wzr
  411008:	bl	401950 <ferror@plt+0x3b0>
  41100c:	ldr	x8, [x19, #16]
  411010:	mov	w0, wzr
  411014:	add	x8, x8, x22
  411018:	stp	x21, x8, [x19, #8]
  41101c:	ldp	x20, x19, [sp, #48]
  411020:	ldp	x22, x21, [sp, #32]
  411024:	ldr	x23, [sp, #16]
  411028:	ldp	x29, x30, [sp], #64
  41102c:	ret
  411030:	sub	sp, sp, #0x150
  411034:	stp	x22, x21, [sp, #304]
  411038:	adrp	x22, 42c000 <ferror@plt+0x2aa60>
  41103c:	ldr	x8, [x22, #584]
  411040:	stp	x29, x30, [sp, #240]
  411044:	stp	x28, x27, [sp, #256]
  411048:	stp	x26, x25, [sp, #272]
  41104c:	stp	x24, x23, [sp, #288]
  411050:	stp	x20, x19, [sp, #320]
  411054:	ldr	w10, [x8, #1128]
  411058:	ldr	w9, [x8, #1132]
  41105c:	mov	w20, w1
  411060:	mov	x19, x0
  411064:	add	x8, x8, #0x468
  411068:	cmp	w10, w9
  41106c:	mov	w28, wzr
  411070:	add	x29, sp, #0xf0
  411074:	b.ne	4112e0 <ferror@plt+0xfd40>  // b.any
  411078:	adrp	x23, 418000 <ferror@plt+0x16a60>
  41107c:	adrp	x24, 419000 <ferror@plt+0x17a60>
  411080:	adrp	x21, 418000 <ferror@plt+0x16a60>
  411084:	add	x23, x23, #0x764
  411088:	add	x24, x24, #0x188
  41108c:	mov	w25, #0x59                  	// #89
  411090:	mov	w26, #0x2f                  	// #47
  411094:	add	x21, x21, #0x590
  411098:	mov	w27, #0x57                  	// #87
  41109c:	mov	w9, w10
  4110a0:	ldr	w1, [x19, #32]
  4110a4:	cmp	w1, #0x22
  4110a8:	b.ne	4110dc <ferror@plt+0xfb3c>  // b.any
  4110ac:	mov	x0, x19
  4110b0:	bl	4028c0 <ferror@plt+0x1320>
  4110b4:	ldr	x8, [x22, #584]
  4110b8:	cmp	w0, #0x0
  4110bc:	cset	w11, ne  // ne = any
  4110c0:	ldr	w9, [x8, #1128]
  4110c4:	ldr	w10, [x8, #1132]
  4110c8:	add	x8, x8, #0x468
  4110cc:	cbnz	w0, 4112d8 <ferror@plt+0xfd38>
  4110d0:	cmp	w9, w10
  4110d4:	b.eq	4110a0 <ferror@plt+0xfb00>  // b.none
  4110d8:	b	4112d8 <ferror@plt+0xfd38>
  4110dc:	cbz	w1, 4112e0 <ferror@plt+0xfd40>
  4110e0:	ldrb	w8, [x23, x1]
  4110e4:	cmp	w8, #0xff
  4110e8:	b.eq	411124 <ferror@plt+0xfb84>  // b.none
  4110ec:	ldr	x0, [x19, #288]
  4110f0:	mov	w1, w8
  4110f4:	bl	401950 <ferror@plt+0x3b0>
  4110f8:	mov	x0, x19
  4110fc:	bl	4028c0 <ferror@plt+0x1320>
  411100:	ldr	x10, [x22, #584]
  411104:	cmp	w0, #0x0
  411108:	cset	w11, ne  // ne = any
  41110c:	mov	w28, #0x1                   	// #1
  411110:	add	x8, x10, #0x468
  411114:	ldr	w9, [x10, #1128]
  411118:	ldr	w10, [x10, #1132]
  41111c:	cbz	w0, 4110d0 <ferror@plt+0xfb30>
  411120:	b	4112d8 <ferror@plt+0xfd38>
  411124:	sub	w8, w1, #0x4
  411128:	cmp	w8, #0x55
  41112c:	mov	w0, #0x18                  	// #24
  411130:	b.hi	4112bc <ferror@plt+0xfd1c>  // b.pmore
  411134:	adr	x9, 411144 <ferror@plt+0xfba4>
  411138:	ldrb	w10, [x24, x8]
  41113c:	add	x9, x9, x10, lsl #2
  411140:	br	x9
  411144:	ldr	x0, [x19, #288]
  411148:	bl	401950 <ferror@plt+0x3b0>
  41114c:	ldr	x0, [x19, #288]
  411150:	mov	w1, #0x4f                  	// #79
  411154:	bl	401950 <ferror@plt+0x3b0>
  411158:	mov	x0, x19
  41115c:	bl	4028c0 <ferror@plt+0x1320>
  411160:	cbnz	w0, 411100 <ferror@plt+0xfb60>
  411164:	ldr	w8, [x19, #32]
  411168:	cmp	w8, #0x2d
  41116c:	b.ne	411210 <ferror@plt+0xfc70>  // b.any
  411170:	ldr	x1, [x19, #40]
  411174:	mov	w2, #0x1                   	// #1
  411178:	mov	x0, x19
  41117c:	bl	403e14 <ferror@plt+0x2874>
  411180:	b	411220 <ferror@plt+0xfc80>
  411184:	ldr	x0, [x19, #288]
  411188:	sub	w1, w1, #0x20
  41118c:	bl	401950 <ferror@plt+0x3b0>
  411190:	ldr	x0, [x19, #288]
  411194:	mov	w1, #0x56                  	// #86
  411198:	bl	401950 <ferror@plt+0x3b0>
  41119c:	ldr	x0, [x19, #288]
  4111a0:	mov	w1, #0x2d                  	// #45
  4111a4:	b	4110f4 <ferror@plt+0xfb54>
  4111a8:	cmp	w1, #0x21
  4111ac:	cset	w3, eq  // eq = none
  4111b0:	csel	w1, w26, w25, eq  // eq = none
  4111b4:	b	4111c4 <ferror@plt+0xfc24>
  4111b8:	cmp	w1, #0x4a
  4111bc:	cset	w3, eq  // eq = none
  4111c0:	mov	w1, #0x30                  	// #48
  4111c4:	mov	w2, #0x1                   	// #1
  4111c8:	mov	x0, x19
  4111cc:	bl	4113d4 <ferror@plt+0xfe34>
  4111d0:	b	411100 <ferror@plt+0xfb60>
  4111d4:	ldr	x0, [x19, #288]
  4111d8:	cmp	w1, #0x58
  4111dc:	cinc	w1, w27, eq  // eq = none
  4111e0:	bl	401950 <ferror@plt+0x3b0>
  4111e4:	mov	x0, x19
  4111e8:	bl	4028c0 <ferror@plt+0x1320>
  4111ec:	cbnz	w0, 411100 <ferror@plt+0xfb60>
  4111f0:	ldr	w8, [x19, #32]
  4111f4:	cmp	w8, #0x2d
  4111f8:	b.ne	4112c4 <ferror@plt+0xfd24>  // b.any
  4111fc:	ldr	x1, [x19, #40]
  411200:	mov	w2, #0x1                   	// #1
  411204:	mov	x0, x19
  411208:	bl	403e14 <ferror@plt+0x2874>
  41120c:	b	4110f8 <ferror@plt+0xfb58>
  411210:	ldr	x1, [x19, #16]
  411214:	mov	w0, #0x18                  	// #24
  411218:	bl	402bd4 <ferror@plt+0x1634>
  41121c:	cbnz	w0, 411100 <ferror@plt+0xfb60>
  411220:	mov	x0, x19
  411224:	bl	4028c0 <ferror@plt+0x1320>
  411228:	cbnz	w0, 411100 <ferror@plt+0xfb60>
  41122c:	ldr	w8, [x19, #32]
  411230:	cmp	w8, #0x46
  411234:	b.eq	4111e4 <ferror@plt+0xfc44>  // b.none
  411238:	ldr	x0, [x19, #288]
  41123c:	mov	x1, #0xffffffffffffffff    	// #-1
  411240:	bl	401a10 <ferror@plt+0x470>
  411244:	mov	w0, wzr
  411248:	b	411100 <ferror@plt+0xfb60>
  41124c:	mov	x0, x19
  411250:	bl	410c60 <ferror@plt+0xf6c0>
  411254:	tbnz	w0, #0, 41126c <ferror@plt+0xfccc>
  411258:	mov	x0, x19
  41125c:	bl	4028c0 <ferror@plt+0x1320>
  411260:	cbnz	w0, 411100 <ferror@plt+0xfb60>
  411264:	mov	x0, x19
  411268:	bl	403f80 <ferror@plt+0x29e0>
  41126c:	ldr	x0, [x19, #288]
  411270:	mov	w1, #0x4                   	// #4
  411274:	b	4110f4 <ferror@plt+0xfb54>
  411278:	ldr	x0, [x19, #280]
  41127c:	add	x1, sp, #0x8
  411280:	mov	x2, x21
  411284:	bl	40cf30 <ferror@plt+0xb990>
  411288:	ldr	x1, [x19, #40]
  41128c:	mov	w2, #0x41                  	// #65
  411290:	mov	x0, x19
  411294:	bl	403e48 <ferror@plt+0x28a8>
  411298:	b	4110f8 <ferror@plt+0xfb58>
  41129c:	mov	x0, x19
  4112a0:	bl	403f80 <ferror@plt+0x29e0>
  4112a4:	b	4110f8 <ferror@plt+0xfb58>
  4112a8:	tbnz	w20, #3, 4112b8 <ferror@plt+0xfd18>
  4112ac:	ldr	x0, [x19, #288]
  4112b0:	mov	w1, #0x3b                  	// #59
  4112b4:	b	4110f4 <ferror@plt+0xfb54>
  4112b8:	mov	w0, #0xe                   	// #14
  4112bc:	ldr	x1, [x19, #16]
  4112c0:	b	4112cc <ferror@plt+0xfd2c>
  4112c4:	ldr	x1, [x19, #16]
  4112c8:	mov	w0, #0x18                  	// #24
  4112cc:	bl	402bd4 <ferror@plt+0x1634>
  4112d0:	cbnz	w0, 411100 <ferror@plt+0xfb60>
  4112d4:	b	4110f8 <ferror@plt+0xfb58>
  4112d8:	mov	w9, w10
  4112dc:	tbnz	w11, #0, 411338 <ferror@plt+0xfd98>
  4112e0:	ldr	w8, [x8]
  4112e4:	cmp	w8, w9
  4112e8:	b.ne	411324 <ferror@plt+0xfd84>  // b.any
  4112ec:	and	x8, x20, #0xff
  4112f0:	tst	x8, #0x8
  4112f4:	cset	w9, eq  // eq = none
  4112f8:	orr	w9, w9, w28
  4112fc:	tbz	w9, #0, 41132c <ferror@plt+0xfd8c>
  411300:	mov	w0, wzr
  411304:	tbz	w8, #2, 411338 <ferror@plt+0xfd98>
  411308:	ldr	w8, [x19, #32]
  41130c:	cbnz	w8, 411338 <ferror@plt+0xfd98>
  411310:	ldr	x0, [x19, #288]
  411314:	mov	w1, #0x4b                  	// #75
  411318:	bl	401950 <ferror@plt+0x3b0>
  41131c:	mov	w0, wzr
  411320:	b	411338 <ferror@plt+0xfd98>
  411324:	mov	w0, #0x8                   	// #8
  411328:	b	411338 <ferror@plt+0xfd98>
  41132c:	mov	w0, #0xd                   	// #13
  411330:	mov	x1, xzr
  411334:	bl	402bd4 <ferror@plt+0x1634>
  411338:	ldp	x20, x19, [sp, #320]
  41133c:	ldp	x22, x21, [sp, #304]
  411340:	ldp	x24, x23, [sp, #288]
  411344:	ldp	x26, x25, [sp, #272]
  411348:	ldp	x28, x27, [sp, #256]
  41134c:	ldp	x29, x30, [sp, #240]
  411350:	add	sp, sp, #0x150
  411354:	ret
  411358:	stp	x29, x30, [sp, #-32]!
  41135c:	ldr	w8, [x0, #32]
  411360:	str	x19, [sp, #16]
  411364:	mov	x19, x0
  411368:	mov	x29, sp
  41136c:	cbz	w8, 411388 <ferror@plt+0xfde8>
  411370:	mov	x0, x19
  411374:	mov	w1, wzr
  411378:	bl	411030 <ferror@plt+0xfa90>
  41137c:	mov	w1, w0
  411380:	cbnz	w0, 4113c4 <ferror@plt+0xfe24>
  411384:	b	41139c <ferror@plt+0xfdfc>
  411388:	ldr	x1, [x19, #16]
  41138c:	mov	w0, #0x14                  	// #20
  411390:	bl	402bd4 <ferror@plt+0x1634>
  411394:	mov	w1, w0
  411398:	cbnz	w0, 4113c4 <ferror@plt+0xfe24>
  41139c:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  4113a0:	ldr	x8, [x8, #584]
  4113a4:	ldr	w9, [x8, #1128]
  4113a8:	ldr	w8, [x8, #1132]
  4113ac:	cmp	w9, w8
  4113b0:	b.ne	4113c4 <ferror@plt+0xfe24>  // b.any
  4113b4:	ldr	x19, [sp, #16]
  4113b8:	mov	w0, wzr
  4113bc:	ldp	x29, x30, [sp], #32
  4113c0:	ret
  4113c4:	mov	x0, x19
  4113c8:	ldr	x19, [sp, #16]
  4113cc:	ldp	x29, x30, [sp], #32
  4113d0:	b	404094 <ferror@plt+0x2af4>
  4113d4:	stp	x29, x30, [sp, #-48]!
  4113d8:	stp	x22, x21, [sp, #16]
  4113dc:	stp	x20, x19, [sp, #32]
  4113e0:	mov	x19, x0
  4113e4:	ldr	x0, [x0, #288]
  4113e8:	mov	x29, sp
  4113ec:	mov	w20, w3
  4113f0:	mov	w22, w2
  4113f4:	mov	w21, w1
  4113f8:	bl	401950 <ferror@plt+0x3b0>
  4113fc:	tbz	w22, #0, 411454 <ferror@plt+0xfeb4>
  411400:	mov	x0, x19
  411404:	bl	4028c0 <ferror@plt+0x1320>
  411408:	cbz	w0, 41141c <ferror@plt+0xfe7c>
  41140c:	ldp	x20, x19, [sp, #32]
  411410:	ldp	x22, x21, [sp, #16]
  411414:	ldp	x29, x30, [sp], #48
  411418:	ret
  41141c:	ldr	w8, [x19, #32]
  411420:	cmp	w8, #0x2d
  411424:	b.ne	411444 <ferror@plt+0xfea4>  // b.any
  411428:	ldr	x1, [x19, #40]
  41142c:	and	w8, w21, #0xff
  411430:	cmp	w8, #0x30
  411434:	cset	w2, ne  // ne = any
  411438:	mov	x0, x19
  41143c:	bl	403e14 <ferror@plt+0x2874>
  411440:	b	411454 <ferror@plt+0xfeb4>
  411444:	ldr	x1, [x19, #16]
  411448:	mov	w0, #0x18                  	// #24
  41144c:	bl	402bd4 <ferror@plt+0x1634>
  411450:	cbnz	w0, 41140c <ferror@plt+0xfe6c>
  411454:	tbz	w20, #0, 411470 <ferror@plt+0xfed0>
  411458:	ldr	x0, [x19, #288]
  41145c:	mov	w1, #0x56                  	// #86
  411460:	bl	401950 <ferror@plt+0x3b0>
  411464:	ldr	x0, [x19, #288]
  411468:	mov	w1, #0x2d                  	// #45
  41146c:	bl	401950 <ferror@plt+0x3b0>
  411470:	mov	x0, x19
  411474:	ldp	x20, x19, [sp, #32]
  411478:	ldp	x22, x21, [sp, #16]
  41147c:	ldp	x29, x30, [sp], #48
  411480:	b	4028c0 <ferror@plt+0x1320>
  411484:	stp	x29, x30, [sp, #-48]!
  411488:	stp	x20, x19, [sp, #32]
  41148c:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  411490:	str	x21, [sp, #16]
  411494:	ldr	x21, [x8, #584]
  411498:	mov	w20, w0
  41149c:	adrp	x9, 419000 <ferror@plt+0x17a60>
  4114a0:	adrp	x0, 416000 <ferror@plt+0x14a60>
  4114a4:	mov	w8, #0x46                  	// #70
  4114a8:	add	x9, x9, #0x665
  4114ac:	add	x0, x0, #0x518
  4114b0:	mov	x29, sp
  4114b4:	mov	x19, x1
  4114b8:	strb	w8, [x21, #1140]
  4114bc:	str	x9, [x21, #1256]
  4114c0:	str	x0, [x21, #1120]
  4114c4:	bl	401270 <strlen@plt>
  4114c8:	adrp	x8, 411000 <ferror@plt+0xfa60>
  4114cc:	adrp	x9, 411000 <ferror@plt+0xfa60>
  4114d0:	adrp	x10, 413000 <ferror@plt+0x11a60>
  4114d4:	add	x8, x8, #0x520
  4114d8:	add	x9, x9, #0xb24
  4114dc:	add	x10, x10, #0x7d8
  4114e0:	strb	w0, [x21, #1136]
  4114e4:	str	x8, [x21, #1784]
  4114e8:	str	x9, [x21, #1792]
  4114ec:	str	x10, [x21, #1800]
  4114f0:	mov	w0, w20
  4114f4:	mov	x1, x19
  4114f8:	ldp	x20, x19, [sp, #32]
  4114fc:	ldr	x21, [sp, #16]
  411500:	adrp	x2, 419000 <ferror@plt+0x17a60>
  411504:	adrp	x3, 419000 <ferror@plt+0x17a60>
  411508:	adrp	x4, 419000 <ferror@plt+0x17a60>
  41150c:	add	x2, x2, #0x1de
  411510:	add	x3, x3, #0x1ed
  411514:	add	x4, x4, #0x1f9
  411518:	ldp	x29, x30, [sp], #48
  41151c:	b	402f08 <ferror@plt+0x1968>
  411520:	stp	x29, x30, [sp, #-80]!
  411524:	stp	x26, x25, [sp, #16]
  411528:	stp	x24, x23, [sp, #32]
  41152c:	stp	x22, x21, [sp, #48]
  411530:	stp	x20, x19, [sp, #64]
  411534:	ldp	x8, x21, [x0]
  411538:	mov	x19, x0
  41153c:	mov	x29, sp
  411540:	add	x23, x21, #0x1
  411544:	str	x23, [x0, #8]
  411548:	add	x20, x8, x21
  41154c:	ldrb	w1, [x20]
  411550:	cmp	w1, #0x7d
  411554:	b.hi	411914 <ferror@plt+0x10374>  // b.pmore
  411558:	adrp	x9, 419000 <ferror@plt+0x17a60>
  41155c:	add	x9, x9, #0x206
  411560:	adr	x10, 411570 <ferror@plt+0xffd0>
  411564:	ldrb	w11, [x9, x1]
  411568:	add	x10, x10, x11, lsl #2
  41156c:	br	x10
  411570:	mov	x0, x19
  411574:	bl	402490 <ferror@plt+0xef0>
  411578:	b	411aa8 <ferror@plt+0x10508>
  41157c:	adrp	x8, 418000 <ferror@plt+0x16a60>
  411580:	ldr	x25, [x8, #1680]
  411584:	cbz	x25, 411620 <ferror@plt+0x10080>
  411588:	adrp	x8, 418000 <ferror@plt+0x16a60>
  41158c:	add	x8, x8, #0x59e
  411590:	mov	x24, xzr
  411594:	add	x21, x8, #0x1
  411598:	b	4115ac <ferror@plt+0x1000c>
  41159c:	add	x24, x24, #0x1
  4115a0:	cmp	x25, x24
  4115a4:	add	x21, x21, #0xa
  4115a8:	b.eq	411620 <ferror@plt+0x10080>  // b.none
  4115ac:	ldurb	w26, [x21, #-1]
  4115b0:	mov	x0, x20
  4115b4:	mov	x1, x21
  4115b8:	and	x22, x26, #0x7f
  4115bc:	mov	x2, x22
  4115c0:	bl	401330 <strncmp@plt>
  4115c4:	cbnz	w0, 41159c <ferror@plt+0xfffc>
  4115c8:	bl	401460 <__ctype_b_loc@plt>
  4115cc:	ldrb	w8, [x20, x22]
  4115d0:	cmp	x8, #0x5f
  4115d4:	b.eq	41159c <ferror@plt+0xfffc>  // b.none
  4115d8:	ldr	x9, [x0]
  4115dc:	ldrh	w8, [x9, x8, lsl #1]
  4115e0:	tbnz	w8, #3, 41159c <ferror@plt+0xfffc>
  4115e4:	sxtb	w8, w26
  4115e8:	add	w9, w24, #0x2f
  4115ec:	str	w9, [x19, #32]
  4115f0:	tbnz	w8, #31, 41160c <ferror@plt+0x1006c>
  4115f4:	ldr	x1, [x19, #16]
  4115f8:	mov	w0, #0x25                  	// #37
  4115fc:	mov	x2, x21
  411600:	bl	402bd4 <ferror@plt+0x1634>
  411604:	cbnz	w0, 411aa8 <ferror@plt+0x10508>
  411608:	ldr	x23, [x19, #8]
  41160c:	add	x8, x22, x23
  411610:	sub	x8, x8, #0x1
  411614:	mov	w0, wzr
  411618:	str	x8, [x19, #8]
  41161c:	b	411aa8 <ferror@plt+0x10508>
  411620:	mov	x0, x19
  411624:	bl	4027e8 <ferror@plt+0x1248>
  411628:	ldr	x8, [x19, #48]
  41162c:	sub	x8, x8, #0x1
  411630:	cmp	x8, #0x2
  411634:	b.cc	41164c <ferror@plt+0x100ac>  // b.lo, b.ul, b.last
  411638:	ldr	x1, [x19, #16]
  41163c:	ldr	x2, [x19, #40]
  411640:	mov	w0, #0x23                  	// #35
  411644:	bl	402bd4 <ferror@plt+0x1634>
  411648:	b	411aa8 <ferror@plt+0x10508>
  41164c:	mov	w0, wzr
  411650:	b	411aa8 <ferror@plt+0x10508>
  411654:	mov	x0, x19
  411658:	bl	402404 <ferror@plt+0xe64>
  41165c:	mov	w0, wzr
  411660:	b	411aa8 <ferror@plt+0x10508>
  411664:	sub	w8, w1, #0x4
  411668:	b	411aa0 <ferror@plt+0x10500>
  41166c:	sub	w8, w1, #0x35
  411670:	b	411aa0 <ferror@plt+0x10500>
  411674:	sub	w8, w1, #0x52
  411678:	b	411aa0 <ferror@plt+0x10500>
  41167c:	ldrb	w8, [x8, x23]
  411680:	cmp	w8, #0x3d
  411684:	b.ne	411988 <ferror@plt+0x103e8>  // b.any
  411688:	mov	w0, wzr
  41168c:	add	x8, x21, #0x2
  411690:	mov	w9, #0x13                  	// #19
  411694:	b	411908 <ferror@plt+0x10368>
  411698:	mov	w9, #0x2c                  	// #44
  41169c:	add	x10, x8, x21
  4116a0:	mov	x20, xzr
  4116a4:	mov	x22, xzr
  4116a8:	str	w9, [x19, #32]
  4116ac:	add	x9, x10, #0x1
  4116b0:	ldrb	w10, [x9, x20]
  4116b4:	cbz	w10, 4116d4 <ferror@plt+0x10134>
  4116b8:	cmp	w10, #0x22
  4116bc:	b.eq	4119a8 <ferror@plt+0x10408>  // b.none
  4116c0:	cmp	w10, #0xa
  4116c4:	cinc	x22, x22, eq  // eq = none
  4116c8:	add	x20, x20, #0x1
  4116cc:	ldrb	w10, [x9, x20]
  4116d0:	cbnz	w10, 4116b8 <ferror@plt+0x10118>
  4116d4:	ldr	x1, [x19, #16]
  4116d8:	add	x8, x21, x20
  4116dc:	add	x8, x8, #0x1
  4116e0:	mov	w0, #0x16                  	// #22
  4116e4:	str	x8, [x19, #8]
  4116e8:	bl	402bd4 <ferror@plt+0x1634>
  4116ec:	b	411aa8 <ferror@plt+0x10508>
  4116f0:	ldr	x1, [x19, #16]
  4116f4:	mov	w0, #0x24                  	// #36
  4116f8:	bl	402bd4 <ferror@plt+0x1634>
  4116fc:	cbnz	w0, 411aa8 <ferror@plt+0x10508>
  411700:	mov	x0, x19
  411704:	bl	4022d0 <ferror@plt+0xd30>
  411708:	mov	w0, wzr
  41170c:	b	411aa8 <ferror@plt+0x10508>
  411710:	mov	w8, #0x6                   	// #6
  411714:	b	411aa0 <ferror@plt+0x10500>
  411718:	ldrb	w8, [x8, x23]
  41171c:	cmp	w8, #0x3d
  411720:	b.ne	4119d4 <ferror@plt+0x10434>  // b.any
  411724:	add	x8, x21, #0x2
  411728:	str	x8, [x19, #8]
  41172c:	mov	w8, #0x1b                  	// #27
  411730:	b	411aa0 <ferror@plt+0x10500>
  411734:	ldrb	w8, [x8, x23]
  411738:	cmp	w8, #0x26
  41173c:	b.ne	4119dc <ferror@plt+0x1043c>  // b.any
  411740:	ldr	x1, [x19, #16]
  411744:	adrp	x2, 419000 <ferror@plt+0x17a60>
  411748:	add	x2, x2, #0x286
  41174c:	mov	w0, #0x28                  	// #40
  411750:	bl	402bd4 <ferror@plt+0x1634>
  411754:	cbnz	w0, 411aa8 <ferror@plt+0x10508>
  411758:	ldr	x8, [x19, #8]
  41175c:	mov	w9, #0x17                  	// #23
  411760:	b	411904 <ferror@plt+0x10364>
  411764:	ldrb	w8, [x8, x23]
  411768:	cmp	w8, #0x3d
  41176c:	b.ne	4119e4 <ferror@plt+0x10444>  // b.any
  411770:	add	x8, x21, #0x2
  411774:	str	x8, [x19, #8]
  411778:	mov	w8, #0x19                  	// #25
  41177c:	b	411aa0 <ferror@plt+0x10500>
  411780:	ldrb	w8, [x8, x23]
  411784:	cmp	w8, #0x3d
  411788:	b.eq	411a1c <ferror@plt+0x1047c>  // b.none
  41178c:	cmp	w8, #0x2b
  411790:	b.ne	411a2c <ferror@plt+0x1048c>  // b.any
  411794:	mov	w0, wzr
  411798:	add	x8, x21, #0x2
  41179c:	mov	w9, #0x2                   	// #2
  4117a0:	b	411908 <ferror@plt+0x10368>
  4117a4:	mov	w8, #0x27                  	// #39
  4117a8:	b	411aa0 <ferror@plt+0x10500>
  4117ac:	ldrb	w8, [x8, x23]
  4117b0:	cmp	w8, #0x3d
  4117b4:	b.eq	411a34 <ferror@plt+0x10494>  // b.none
  4117b8:	cmp	w8, #0x2d
  4117bc:	b.ne	411a44 <ferror@plt+0x104a4>  // b.any
  4117c0:	mov	w0, wzr
  4117c4:	add	x8, x21, #0x2
  4117c8:	mov	w9, #0x3                   	// #3
  4117cc:	b	411908 <ferror@plt+0x10368>
  4117d0:	ldrb	w20, [x8, x23]
  4117d4:	bl	401460 <__ctype_b_loc@plt>
  4117d8:	ldr	x8, [x0]
  4117dc:	ldrh	w8, [x8, x20, lsl #1]
  4117e0:	tbnz	w8, #11, 411978 <ferror@plt+0x103d8>
  4117e4:	cmp	w20, #0x41
  4117e8:	b.cc	411814 <ferror@plt+0x10274>  // b.lo, b.ul, b.last
  4117ec:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  4117f0:	ldr	x8, [x8, #584]
  4117f4:	mov	w9, #0x5a                  	// #90
  4117f8:	ldr	x8, [x8, #1248]
  4117fc:	ldrb	w8, [x8]
  411800:	cmp	w8, #0x64
  411804:	mov	w8, #0x46                  	// #70
  411808:	csel	w8, w8, w9, eq  // eq = none
  41180c:	cmp	w8, w20
  411810:	b.cs	411978 <ferror@plt+0x103d8>  // b.hs, b.nlast
  411814:	ldr	x1, [x19, #16]
  411818:	mov	w8, #0x39                  	// #57
  41181c:	mov	w0, #0x26                  	// #38
  411820:	str	w8, [x19, #32]
  411824:	bl	402bd4 <ferror@plt+0x1634>
  411828:	b	411aa8 <ferror@plt+0x10508>
  41182c:	ldrb	w8, [x8, x23]
  411830:	cmp	w8, #0x3d
  411834:	b.eq	411a4c <ferror@plt+0x104ac>  // b.none
  411838:	cmp	w8, #0x2a
  41183c:	b.ne	411a5c <ferror@plt+0x104bc>  // b.any
  411840:	mov	x0, x19
  411844:	bl	40230c <ferror@plt+0xd6c>
  411848:	b	411aa8 <ferror@plt+0x10508>
  41184c:	ldrb	w8, [x8, x23]
  411850:	cmp	w8, #0x3d
  411854:	b.ne	4119ec <ferror@plt+0x1044c>  // b.any
  411858:	add	x8, x21, #0x2
  41185c:	str	x8, [x19, #8]
  411860:	mov	w8, #0x10                  	// #16
  411864:	b	411aa0 <ferror@plt+0x10500>
  411868:	ldrb	w9, [x8, x23]
  41186c:	cmp	w9, #0x3d
  411870:	b.eq	411a64 <ferror@plt+0x104c4>  // b.none
  411874:	cmp	w9, #0x3e
  411878:	b.ne	411a74 <ferror@plt+0x104d4>  // b.any
  41187c:	add	x9, x21, #0x2
  411880:	str	x9, [x19, #8]
  411884:	ldrb	w8, [x8, x9]
  411888:	cmp	w8, #0x3d
  41188c:	b.ne	411a94 <ferror@plt+0x104f4>  // b.any
  411890:	add	x8, x21, #0x3
  411894:	str	x8, [x19, #8]
  411898:	mov	w8, #0x20                  	// #32
  41189c:	b	411aa0 <ferror@plt+0x10500>
  4118a0:	ldrb	w8, [x8, x23]
  4118a4:	cmp	w8, #0x3d
  4118a8:	b.ne	4119f4 <ferror@plt+0x10454>  // b.any
  4118ac:	add	x8, x21, #0x2
  4118b0:	str	x8, [x19, #8]
  4118b4:	mov	w8, #0x1e                  	// #30
  4118b8:	b	411aa0 <ferror@plt+0x10500>
  4118bc:	ldrb	w8, [x8, x23]
  4118c0:	cmp	w8, #0xa
  4118c4:	b.ne	4119fc <ferror@plt+0x1045c>  // b.any
  4118c8:	mov	w0, wzr
  4118cc:	add	x8, x21, #0x2
  4118d0:	mov	w9, #0x23                  	// #35
  4118d4:	b	411908 <ferror@plt+0x10368>
  4118d8:	ldrb	w8, [x8, x23]
  4118dc:	cmp	w8, #0x7c
  4118e0:	b.ne	411a04 <ferror@plt+0x10464>  // b.any
  4118e4:	ldr	x1, [x19, #16]
  4118e8:	adrp	x2, 419000 <ferror@plt+0x17a60>
  4118ec:	add	x2, x2, #0x289
  4118f0:	mov	w0, #0x28                  	// #40
  4118f4:	bl	402bd4 <ferror@plt+0x1634>
  4118f8:	cbnz	w0, 411aa8 <ferror@plt+0x10508>
  4118fc:	ldr	x8, [x19, #8]
  411900:	mov	w9, #0x16                  	// #22
  411904:	add	x8, x8, #0x1
  411908:	str	x8, [x19, #8]
  41190c:	str	w9, [x19, #32]
  411910:	b	411aa8 <ferror@plt+0x10508>
  411914:	mov	x0, x19
  411918:	b	411a0c <ferror@plt+0x1046c>
  41191c:	mov	w8, #0x2a                  	// #42
  411920:	b	411aa0 <ferror@plt+0x10500>
  411924:	ldrb	w9, [x8, x23]
  411928:	cmp	w9, #0x3d
  41192c:	b.eq	411a7c <ferror@plt+0x104dc>  // b.none
  411930:	cmp	w9, #0x3c
  411934:	b.ne	411a8c <ferror@plt+0x104ec>  // b.any
  411938:	add	x9, x21, #0x2
  41193c:	str	x9, [x19, #8]
  411940:	ldrb	w8, [x8, x9]
  411944:	cmp	w8, #0x3d
  411948:	b.ne	411a9c <ferror@plt+0x104fc>  // b.any
  41194c:	add	x8, x21, #0x3
  411950:	str	x8, [x19, #8]
  411954:	mov	w8, #0x1f                  	// #31
  411958:	b	411aa0 <ferror@plt+0x10500>
  41195c:	ldrb	w8, [x8, x23]
  411960:	cmp	w8, #0x3d
  411964:	b.ne	411a14 <ferror@plt+0x10474>  // b.any
  411968:	add	x8, x21, #0x2
  41196c:	str	x8, [x19, #8]
  411970:	mov	w8, #0x18                  	// #24
  411974:	b	411aa0 <ferror@plt+0x10500>
  411978:	mov	w1, #0x2e                  	// #46
  41197c:	mov	x0, x19
  411980:	bl	402490 <ferror@plt+0xef0>
  411984:	b	411aa8 <ferror@plt+0x10508>
  411988:	ldr	x1, [x19, #16]
  41198c:	adrp	x2, 419000 <ferror@plt+0x17a60>
  411990:	mov	w8, #0x5                   	// #5
  411994:	add	x2, x2, #0x284
  411998:	mov	w0, #0x28                  	// #40
  41199c:	str	w8, [x19, #32]
  4119a0:	bl	402bd4 <ferror@plt+0x1634>
  4119a4:	b	411aa8 <ferror@plt+0x10508>
  4119a8:	add	x0, x19, #0x28
  4119ac:	add	x2, x8, x23
  4119b0:	mov	x1, x20
  4119b4:	bl	401b70 <ferror@plt+0x5d0>
  4119b8:	ldr	x8, [x19, #16]
  4119bc:	add	x9, x21, x20
  4119c0:	add	x9, x9, #0x2
  4119c4:	mov	w0, wzr
  4119c8:	add	x8, x8, x22
  4119cc:	stp	x9, x8, [x19, #8]
  4119d0:	b	411aa8 <ferror@plt+0x10508>
  4119d4:	mov	w8, #0xa                   	// #10
  4119d8:	b	411aa0 <ferror@plt+0x10500>
  4119dc:	mov	w1, #0x26                  	// #38
  4119e0:	b	411a08 <ferror@plt+0x10468>
  4119e4:	mov	w8, #0x8                   	// #8
  4119e8:	b	411aa0 <ferror@plt+0x10500>
  4119ec:	mov	w8, #0x21                  	// #33
  4119f0:	b	411aa0 <ferror@plt+0x10500>
  4119f4:	mov	w8, #0xd                   	// #13
  4119f8:	b	411aa0 <ferror@plt+0x10500>
  4119fc:	mov	w1, #0x5c                  	// #92
  411a00:	b	411a08 <ferror@plt+0x10468>
  411a04:	mov	w1, #0x7c                  	// #124
  411a08:	mov	x0, x19
  411a0c:	bl	4022b0 <ferror@plt+0xd10>
  411a10:	b	411aa8 <ferror@plt+0x10508>
  411a14:	mov	w8, #0x7                   	// #7
  411a18:	b	411aa0 <ferror@plt+0x10500>
  411a1c:	add	x8, x21, #0x2
  411a20:	str	x8, [x19, #8]
  411a24:	mov	w8, #0x1c                  	// #28
  411a28:	b	411aa0 <ferror@plt+0x10500>
  411a2c:	mov	w8, #0xb                   	// #11
  411a30:	b	411aa0 <ferror@plt+0x10500>
  411a34:	add	x8, x21, #0x2
  411a38:	str	x8, [x19, #8]
  411a3c:	mov	w8, #0x1d                  	// #29
  411a40:	b	411aa0 <ferror@plt+0x10500>
  411a44:	mov	w8, #0xc                   	// #12
  411a48:	b	411aa0 <ferror@plt+0x10500>
  411a4c:	add	x8, x21, #0x2
  411a50:	str	x8, [x19, #8]
  411a54:	mov	w8, #0x1a                  	// #26
  411a58:	b	411aa0 <ferror@plt+0x10500>
  411a5c:	mov	w8, #0x9                   	// #9
  411a60:	b	411aa0 <ferror@plt+0x10500>
  411a64:	add	x8, x21, #0x2
  411a68:	str	x8, [x19, #8]
  411a6c:	mov	w8, #0x12                  	// #18
  411a70:	b	411aa0 <ferror@plt+0x10500>
  411a74:	mov	w8, #0x15                  	// #21
  411a78:	b	411aa0 <ferror@plt+0x10500>
  411a7c:	add	x8, x21, #0x2
  411a80:	str	x8, [x19, #8]
  411a84:	mov	w8, #0x11                  	// #17
  411a88:	b	411aa0 <ferror@plt+0x10500>
  411a8c:	mov	w8, #0x14                  	// #20
  411a90:	b	411aa0 <ferror@plt+0x10500>
  411a94:	mov	w8, #0xf                   	// #15
  411a98:	b	411aa0 <ferror@plt+0x10500>
  411a9c:	mov	w8, #0xe                   	// #14
  411aa0:	mov	w0, wzr
  411aa4:	str	w8, [x19, #32]
  411aa8:	ldp	x20, x19, [sp, #64]
  411aac:	ldp	x22, x21, [sp, #48]
  411ab0:	ldp	x24, x23, [sp, #32]
  411ab4:	ldp	x26, x25, [sp, #16]
  411ab8:	ldp	x29, x30, [sp], #80
  411abc:	ret
  411ac0:	stp	x29, x30, [sp, #-32]!
  411ac4:	stp	x20, x19, [sp, #16]
  411ac8:	mov	x19, x0
  411acc:	add	x0, x0, #0x50
  411ad0:	mov	x1, xzr
  411ad4:	mov	x29, sp
  411ad8:	bl	401f84 <ferror@plt+0x9e4>
  411adc:	ldrh	w8, [x0]
  411ae0:	mov	x1, xzr
  411ae4:	and	w8, w8, #0xfffffeff
  411ae8:	strh	w8, [x0]
  411aec:	ldr	x20, [x19, #288]
  411af0:	add	x19, x19, #0x78
  411af4:	mov	x0, x19
  411af8:	bl	401f84 <ferror@plt+0x9e4>
  411afc:	ldr	x1, [x0, #8]
  411b00:	add	x0, x20, #0x28
  411b04:	bl	401f2c <ferror@plt+0x98c>
  411b08:	ldr	x8, [x20, #8]
  411b0c:	mov	w1, #0x1                   	// #1
  411b10:	str	x8, [x0]
  411b14:	mov	x0, x19
  411b18:	ldp	x20, x19, [sp, #16]
  411b1c:	ldp	x29, x30, [sp], #32
  411b20:	b	401750 <ferror@plt+0x1b0>
  411b24:	stp	x29, x30, [sp, #-64]!
  411b28:	stp	x22, x21, [sp, #32]
  411b2c:	stp	x20, x19, [sp, #48]
  411b30:	ldr	w8, [x0, #32]
  411b34:	mov	x19, x0
  411b38:	str	x23, [sp, #16]
  411b3c:	mov	x29, sp
  411b40:	cmp	w8, #0x32
  411b44:	b.eq	411b5c <ferror@plt+0x105bc>  // b.none
  411b48:	cbnz	w8, 411b9c <ferror@plt+0x105fc>
  411b4c:	ldr	x1, [x19, #16]
  411b50:	mov	w0, #0x14                  	// #20
  411b54:	bl	402bd4 <ferror@plt+0x1634>
  411b58:	b	411ba4 <ferror@plt+0x10604>
  411b5c:	ldr	x8, [x19, #88]
  411b60:	cmp	x8, #0x1
  411b64:	b.ne	411b80 <ferror@plt+0x105e0>  // b.any
  411b68:	add	x20, x19, #0x50
  411b6c:	mov	x0, x20
  411b70:	mov	x1, xzr
  411b74:	bl	401f84 <ferror@plt+0x9e4>
  411b78:	ldrh	w8, [x0]
  411b7c:	cbz	w8, 411bf0 <ferror@plt+0x10650>
  411b80:	ldr	x1, [x19, #16]
  411b84:	ldp	x20, x19, [sp, #48]
  411b88:	ldp	x22, x21, [sp, #32]
  411b8c:	ldr	x23, [sp, #16]
  411b90:	mov	w0, #0x18                  	// #24
  411b94:	ldp	x29, x30, [sp], #64
  411b98:	b	402bd4 <ferror@plt+0x1634>
  411b9c:	mov	x0, x19
  411ba0:	bl	411e68 <ferror@plt+0x108c8>
  411ba4:	mov	w1, w0
  411ba8:	cmp	w1, #0x7
  411bac:	b.eq	411bb4 <ferror@plt+0x10614>  // b.none
  411bb0:	cbnz	w1, 411bcc <ferror@plt+0x1062c>
  411bb4:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  411bb8:	ldr	x8, [x8, #584]
  411bbc:	ldr	w9, [x8, #1128]
  411bc0:	ldr	w8, [x8, #1132]
  411bc4:	cmp	w9, w8
  411bc8:	b.eq	411bd8 <ferror@plt+0x10638>  // b.none
  411bcc:	mov	x0, x19
  411bd0:	bl	404094 <ferror@plt+0x2af4>
  411bd4:	mov	w1, w0
  411bd8:	ldp	x20, x19, [sp, #48]
  411bdc:	ldp	x22, x21, [sp, #32]
  411be0:	ldr	x23, [sp, #16]
  411be4:	mov	w0, w1
  411be8:	ldp	x29, x30, [sp], #64
  411bec:	ret
  411bf0:	mov	x0, x19
  411bf4:	bl	4028c0 <ferror@plt+0x1320>
  411bf8:	mov	w1, w0
  411bfc:	cbnz	w0, 411ba8 <ferror@plt+0x10608>
  411c00:	ldr	w8, [x19, #32]
  411c04:	cmp	w8, #0x2d
  411c08:	b.ne	411de0 <ferror@plt+0x10840>  // b.any
  411c0c:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  411c10:	ldr	x8, [x8, #584]
  411c14:	ldrb	w8, [x8, #1138]
  411c18:	tst	w8, #0x6
  411c1c:	b.eq	411c28 <ferror@plt+0x10688>  // b.none
  411c20:	mov	w21, wzr
  411c24:	b	411c40 <ferror@plt+0x106a0>
  411c28:	ldr	x0, [x19, #40]
  411c2c:	adrp	x1, 419000 <ferror@plt+0x17a60>
  411c30:	add	x1, x1, #0x3c3
  411c34:	bl	401450 <strcmp@plt>
  411c38:	cmp	w0, #0x0
  411c3c:	cset	w21, eq  // eq = none
  411c40:	mov	x0, x19
  411c44:	bl	4028c0 <ferror@plt+0x1320>
  411c48:	mov	w1, w0
  411c4c:	cbnz	w0, 411ba8 <ferror@plt+0x10608>
  411c50:	cbz	w21, 411c8c <ferror@plt+0x106ec>
  411c54:	ldr	w8, [x19, #32]
  411c58:	cmp	w8, #0x2d
  411c5c:	b.ne	411c98 <ferror@plt+0x106f8>  // b.any
  411c60:	ldr	x1, [x19, #16]
  411c64:	mov	w0, #0x2e                  	// #46
  411c68:	bl	402bd4 <ferror@plt+0x1634>
  411c6c:	mov	w1, w0
  411c70:	cbnz	w0, 411ba8 <ferror@plt+0x10608>
  411c74:	mov	x0, x19
  411c78:	bl	4028c0 <ferror@plt+0x1320>
  411c7c:	mov	w1, w0
  411c80:	cbnz	w0, 411ba8 <ferror@plt+0x10608>
  411c84:	mov	w22, #0x1                   	// #1
  411c88:	b	411c90 <ferror@plt+0x106f0>
  411c8c:	mov	w22, wzr
  411c90:	ldr	w8, [x19, #32]
  411c94:	b	411c9c <ferror@plt+0x106fc>
  411c98:	mov	w22, wzr
  411c9c:	cmp	w8, #0x24
  411ca0:	b.ne	411de0 <ferror@plt+0x10840>  // b.any
  411ca4:	ldr	x0, [x19, #40]
  411ca8:	ldr	x21, [x19, #280]
  411cac:	bl	402eb0 <ferror@plt+0x1910>
  411cb0:	mov	x1, x0
  411cb4:	mov	x0, x21
  411cb8:	bl	40ce8c <ferror@plt+0xb8ec>
  411cbc:	mov	x1, x0
  411cc0:	mov	x0, x19
  411cc4:	bl	403de4 <ferror@plt+0x2844>
  411cc8:	ldr	x8, [x19, #288]
  411ccc:	mov	x0, x19
  411cd0:	strb	w22, [x8, #216]
  411cd4:	bl	4028c0 <ferror@plt+0x1320>
  411cd8:	mov	w1, w0
  411cdc:	cbnz	w0, 411ba8 <ferror@plt+0x10608>
  411ce0:	mov	w23, wzr
  411ce4:	add	x21, x19, #0xf0
  411ce8:	b	411d08 <ferror@plt+0x10768>
  411cec:	ldp	x1, x0, [x19, #280]
  411cf0:	ldr	x2, [x19, #240]
  411cf4:	ldr	x4, [x19, #16]
  411cf8:	mov	w3, w22
  411cfc:	bl	410734 <ferror@plt+0xf194>
  411d00:	mov	w1, w0
  411d04:	cbnz	w0, 411ba8 <ferror@plt+0x10608>
  411d08:	ldr	w8, [x19, #32]
  411d0c:	cmp	w8, #0x8
  411d10:	b.eq	411d24 <ferror@plt+0x10784>  // b.none
  411d14:	cmp	w8, #0x25
  411d18:	b.eq	411ddc <ferror@plt+0x1083c>  // b.none
  411d1c:	mov	w22, wzr
  411d20:	b	411d48 <ferror@plt+0x107a8>
  411d24:	mov	x0, x19
  411d28:	bl	4028c0 <ferror@plt+0x1320>
  411d2c:	cbnz	w0, 411ba4 <ferror@plt+0x10604>
  411d30:	ldr	x1, [x19, #16]
  411d34:	mov	w0, #0x2d                  	// #45
  411d38:	bl	402bd4 <ferror@plt+0x1634>
  411d3c:	cbnz	w0, 411ba4 <ferror@plt+0x10604>
  411d40:	ldr	w8, [x19, #32]
  411d44:	mov	w22, #0x2                   	// #2
  411d48:	cmp	w8, #0x2d
  411d4c:	b.ne	411de0 <ferror@plt+0x10840>  // b.any
  411d50:	ldr	x8, [x19, #288]
  411d54:	mov	x0, x21
  411d58:	ldr	x9, [x8, #120]
  411d5c:	add	x9, x9, #0x1
  411d60:	str	x9, [x8, #120]
  411d64:	ldp	x2, x1, [x19, #40]
  411d68:	bl	401b70 <ferror@plt+0x5d0>
  411d6c:	mov	x0, x19
  411d70:	bl	4028c0 <ferror@plt+0x1320>
  411d74:	cbnz	w0, 411ba4 <ferror@plt+0x10604>
  411d78:	ldr	w8, [x19, #32]
  411d7c:	cmp	w8, #0x26
  411d80:	b.ne	411db8 <ferror@plt+0x10818>  // b.any
  411d84:	cmp	w22, #0x0
  411d88:	mov	x0, x19
  411d8c:	csinc	w22, w22, wzr, ne  // ne = any
  411d90:	bl	4028c0 <ferror@plt+0x1320>
  411d94:	cbnz	w0, 411ba4 <ferror@plt+0x10604>
  411d98:	ldr	w8, [x19, #32]
  411d9c:	cmp	w8, #0x28
  411da0:	b.ne	411de0 <ferror@plt+0x10840>  // b.any
  411da4:	mov	x0, x19
  411da8:	bl	4028c0 <ferror@plt+0x1320>
  411dac:	cbnz	w0, 411ba4 <ferror@plt+0x10604>
  411db0:	ldr	w8, [x19, #32]
  411db4:	b	411dc0 <ferror@plt+0x10820>
  411db8:	cmp	w22, #0x2
  411dbc:	b.eq	411e44 <ferror@plt+0x108a4>  // b.none
  411dc0:	cmp	w8, #0x27
  411dc4:	cset	w23, eq  // eq = none
  411dc8:	b.ne	411cec <ferror@plt+0x1074c>  // b.any
  411dcc:	mov	x0, x19
  411dd0:	bl	4028c0 <ferror@plt+0x1320>
  411dd4:	cbz	w0, 411cec <ferror@plt+0x1074c>
  411dd8:	b	411ba4 <ferror@plt+0x10604>
  411ddc:	tbz	w23, #0, 411df0 <ferror@plt+0x10850>
  411de0:	ldr	x1, [x19, #16]
  411de4:	mov	w0, #0x1c                  	// #28
  411de8:	bl	402bd4 <ferror@plt+0x1634>
  411dec:	b	411ba4 <ferror@plt+0x10604>
  411df0:	mov	w8, #0x6                   	// #6
  411df4:	mov	x0, x20
  411df8:	mov	x1, xzr
  411dfc:	strh	w8, [x29, #28]
  411e00:	bl	401f84 <ferror@plt+0x9e4>
  411e04:	ldrh	w8, [x0]
  411e08:	add	x1, x29, #0x1c
  411e0c:	mov	x0, x20
  411e10:	and	w8, w8, #0x10
  411e14:	orr	w8, w8, #0xe
  411e18:	strh	w8, [x29, #28]
  411e1c:	bl	401890 <ferror@plt+0x2f0>
  411e20:	mov	x0, x19
  411e24:	bl	4028c0 <ferror@plt+0x1320>
  411e28:	mov	w1, w0
  411e2c:	cbnz	w0, 411ba8 <ferror@plt+0x10608>
  411e30:	ldr	w8, [x19, #32]
  411e34:	cmp	w8, #0x29
  411e38:	b.ne	411e58 <ferror@plt+0x108b8>  // b.any
  411e3c:	mov	w1, wzr
  411e40:	b	411bb4 <ferror@plt+0x10614>
  411e44:	ldr	x1, [x19, #16]
  411e48:	ldr	x2, [x19, #240]
  411e4c:	mov	w0, #0x22                  	// #34
  411e50:	bl	402bd4 <ferror@plt+0x1634>
  411e54:	b	411ba4 <ferror@plt+0x10604>
  411e58:	ldr	x1, [x19, #16]
  411e5c:	mov	w0, #0x2f                  	// #47
  411e60:	bl	402bd4 <ferror@plt+0x1634>
  411e64:	b	411ba4 <ferror@plt+0x10604>
  411e68:	sub	sp, sp, #0x80
  411e6c:	stp	x29, x30, [sp, #32]
  411e70:	stp	x26, x25, [sp, #64]
  411e74:	stp	x24, x23, [sp, #80]
  411e78:	stp	x22, x21, [sp, #96]
  411e7c:	stp	x20, x19, [sp, #112]
  411e80:	ldr	w21, [x0, #32]
  411e84:	mov	x19, x0
  411e88:	str	x27, [sp, #48]
  411e8c:	add	x29, sp, #0x20
  411e90:	cmp	w21, #0x2f
  411e94:	b.eq	411ec4 <ferror@plt+0x10924>  // b.none
  411e98:	cmp	w21, #0x22
  411e9c:	b.ne	411ee8 <ferror@plt+0x10948>  // b.any
  411ea0:	mov	x0, x19
  411ea4:	ldp	x20, x19, [sp, #112]
  411ea8:	ldp	x22, x21, [sp, #96]
  411eac:	ldp	x24, x23, [sp, #80]
  411eb0:	ldp	x26, x25, [sp, #64]
  411eb4:	ldr	x27, [sp, #48]
  411eb8:	ldp	x29, x30, [sp, #32]
  411ebc:	add	sp, sp, #0x80
  411ec0:	b	4028c0 <ferror@plt+0x1320>
  411ec4:	mov	x0, x19
  411ec8:	ldp	x20, x19, [sp, #112]
  411ecc:	ldp	x22, x21, [sp, #96]
  411ed0:	ldp	x24, x23, [sp, #80]
  411ed4:	ldp	x26, x25, [sp, #64]
  411ed8:	ldr	x27, [sp, #48]
  411edc:	ldp	x29, x30, [sp, #32]
  411ee0:	add	sp, sp, #0x80
  411ee4:	b	413828 <ferror@plt+0x12288>
  411ee8:	cmp	w21, #0x46
  411eec:	add	x20, x19, #0x50
  411ef0:	strb	wzr, [x19, #304]
  411ef4:	b.ne	411f78 <ferror@plt+0x109d8>  // b.any
  411ef8:	mov	x24, x19
  411efc:	ldr	x25, [x24, #88]!
  411f00:	mov	x0, x20
  411f04:	mov	x1, xzr
  411f08:	bl	401f84 <ferror@plt+0x9e4>
  411f0c:	ldrh	w26, [x0]
  411f10:	mov	x0, x19
  411f14:	bl	413cd4 <ferror@plt+0x12734>
  411f18:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  411f1c:	ldr	x8, [x24]
  411f20:	cmp	x25, x8
  411f24:	b.ne	411f5c <ferror@plt+0x109bc>  // b.any
  411f28:	mov	x0, x20
  411f2c:	mov	x1, xzr
  411f30:	bl	401f84 <ferror@plt+0x9e4>
  411f34:	ldrh	w8, [x0]
  411f38:	cmp	w26, w8
  411f3c:	b.ne	411f5c <ferror@plt+0x109bc>  // b.any
  411f40:	mov	x0, x19
  411f44:	bl	413e14 <ferror@plt+0x12874>
  411f48:	tbnz	w0, #0, 411f5c <ferror@plt+0x109bc>
  411f4c:	ldr	x1, [x19, #16]
  411f50:	mov	w0, #0x18                  	// #24
  411f54:	bl	402bd4 <ferror@plt+0x1634>
  411f58:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  411f5c:	ldr	w8, [x19, #32]
  411f60:	cmp	w8, #0x2a
  411f64:	b.ne	412220 <ferror@plt+0x10c80>  // b.any
  411f68:	mov	x0, x19
  411f6c:	bl	4028c0 <ferror@plt+0x1320>
  411f70:	cbz	w0, 411f5c <ferror@plt+0x109bc>
  411f74:	b	412224 <ferror@plt+0x10c84>
  411f78:	mov	x0, x20
  411f7c:	mov	x1, xzr
  411f80:	bl	401f84 <ferror@plt+0x9e4>
  411f84:	ldrb	w8, [x0, #1]
  411f88:	tbnz	w8, #0, 41200c <ferror@plt+0x10a6c>
  411f8c:	mov	x0, x20
  411f90:	mov	x1, xzr
  411f94:	bl	401f84 <ferror@plt+0x9e4>
  411f98:	ldrh	w8, [x0]
  411f9c:	cmp	w21, #0x29
  411fa0:	b.ne	4120a0 <ferror@plt+0x10b00>  // b.any
  411fa4:	tbz	w8, #3, 412184 <ferror@plt+0x10be4>
  411fa8:	mov	x0, x20
  411fac:	mov	x1, xzr
  411fb0:	bl	401f84 <ferror@plt+0x9e4>
  411fb4:	ldrh	w8, [x0]
  411fb8:	orr	w8, w8, #0x1
  411fbc:	strh	w8, [x0]
  411fc0:	mov	x0, x19
  411fc4:	bl	4028c0 <ferror@plt+0x1320>
  411fc8:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  411fcc:	mov	x0, x20
  411fd0:	mov	x1, xzr
  411fd4:	bl	401f84 <ferror@plt+0x9e4>
  411fd8:	ldrh	w8, [x0]
  411fdc:	and	w9, w8, #0xfffffff7
  411fe0:	strh	w9, [x0]
  411fe4:	tbnz	w8, #1, 4121ec <ferror@plt+0x10c4c>
  411fe8:	mov	x0, x19
  411fec:	ldp	x20, x19, [sp, #112]
  411ff0:	ldp	x22, x21, [sp, #96]
  411ff4:	ldp	x24, x23, [sp, #80]
  411ff8:	ldp	x26, x25, [sp, #64]
  411ffc:	ldr	x27, [sp, #48]
  412000:	ldp	x29, x30, [sp, #32]
  412004:	add	sp, sp, #0x80
  412008:	b	411e68 <ferror@plt+0x108c8>
  41200c:	mov	x0, x20
  412010:	mov	x1, xzr
  412014:	bl	401f84 <ferror@plt+0x9e4>
  412018:	ldrh	w8, [x0]
  41201c:	add	x21, x19, #0x78
  412020:	mov	x1, xzr
  412024:	and	w8, w8, #0xfffffeff
  412028:	strh	w8, [x0]
  41202c:	ldr	x22, [x19, #288]
  412030:	mov	x0, x21
  412034:	bl	401f84 <ferror@plt+0x9e4>
  412038:	ldr	x1, [x0, #8]
  41203c:	add	x0, x22, #0x28
  412040:	bl	401f2c <ferror@plt+0x98c>
  412044:	ldr	x8, [x22, #8]
  412048:	mov	w1, #0x1                   	// #1
  41204c:	str	x8, [x0]
  412050:	mov	x0, x21
  412054:	bl	401750 <ferror@plt+0x1b0>
  412058:	ldr	x8, [x19, #88]
  41205c:	cmp	x8, #0x2
  412060:	b.cc	412220 <ferror@plt+0x10c80>  // b.lo, b.ul, b.last
  412064:	mov	x0, x20
  412068:	mov	x1, xzr
  41206c:	bl	401f84 <ferror@plt+0x9e4>
  412070:	ldrb	w8, [x0]
  412074:	tbnz	w8, #0, 412220 <ferror@plt+0x10c80>
  412078:	mov	x0, x19
  41207c:	ldp	x20, x19, [sp, #112]
  412080:	ldp	x22, x21, [sp, #96]
  412084:	ldp	x24, x23, [sp, #80]
  412088:	ldp	x26, x25, [sp, #64]
  41208c:	ldr	x27, [sp, #48]
  412090:	ldp	x29, x30, [sp, #32]
  412094:	mov	w1, wzr
  412098:	add	sp, sp, #0x80
  41209c:	b	41395c <ferror@plt+0x123bc>
  4120a0:	tbz	w8, #3, 412108 <ferror@plt+0x10b68>
  4120a4:	mov	x0, x20
  4120a8:	mov	x1, xzr
  4120ac:	bl	401f84 <ferror@plt+0x9e4>
  4120b0:	ldrb	w8, [x0]
  4120b4:	tbnz	w8, #0, 412108 <ferror@plt+0x10b68>
  4120b8:	mov	x0, x20
  4120bc:	mov	x1, xzr
  4120c0:	bl	401f84 <ferror@plt+0x9e4>
  4120c4:	ldrh	w8, [x0]
  4120c8:	and	w9, w8, #0xfffffff7
  4120cc:	strh	w9, [x0]
  4120d0:	tbnz	w8, #1, 4121c4 <ferror@plt+0x10c24>
  4120d4:	ldr	x21, [x19, #88]
  4120d8:	mov	x0, x19
  4120dc:	bl	411e68 <ferror@plt+0x108c8>
  4120e0:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  4120e4:	mov	x0, x20
  4120e8:	mov	x1, xzr
  4120ec:	bl	401f84 <ferror@plt+0x9e4>
  4120f0:	ldrb	w8, [x0]
  4120f4:	tbnz	w8, #3, 412220 <ferror@plt+0x10c80>
  4120f8:	ldr	x8, [x19, #88]
  4120fc:	cmp	x21, x8
  412100:	b.ls	412078 <ferror@plt+0x10ad8>  // b.plast
  412104:	b	412220 <ferror@plt+0x10c80>
  412108:	mov	x24, x19
  41210c:	ldr	x25, [x24, #88]!
  412110:	mov	x0, x20
  412114:	mov	x1, xzr
  412118:	bl	401f84 <ferror@plt+0x9e4>
  41211c:	ldrh	w26, [x0]
  412120:	sub	w8, w21, #0x2
  412124:	cmp	w8, #0x44
  412128:	b.hi	412a3c <ferror@plt+0x1149c>  // b.pmore
  41212c:	adrp	x9, 419000 <ferror@plt+0x17a60>
  412130:	add	x9, x9, #0x28c
  412134:	adr	x10, 411f10 <ferror@plt+0x10970>
  412138:	ldrh	w11, [x9, x8, lsl #1]
  41213c:	add	x10, x10, x11, lsl #2
  412140:	mov	w0, #0x7                   	// #7
  412144:	br	x10
  412148:	adrp	x8, 418000 <ferror@plt+0x16a60>
  41214c:	add	x8, x8, #0x6c9
  412150:	ldrb	w9, [x8, #4]
  412154:	ldr	w2, [x8]
  412158:	mov	w1, #0x2                   	// #2
  41215c:	mov	x0, x19
  412160:	bfi	x2, x9, #32, #8
  412164:	bl	412a90 <ferror@plt+0x114f0>
  412168:	cmp	w0, #0x6
  41216c:	b.ne	4127e4 <ferror@plt+0x11244>  // b.any
  412170:	ldr	x1, [x19, #16]
  412174:	mov	w0, #0x1a                  	// #26
  412178:	bl	402bd4 <ferror@plt+0x1634>
  41217c:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  412180:	b	411f1c <ferror@plt+0x1097c>
  412184:	mov	w8, #0x1                   	// #1
  412188:	mov	x0, x20
  41218c:	mov	x1, xzr
  412190:	strh	w8, [sp, #8]
  412194:	bl	401f84 <ferror@plt+0x9e4>
  412198:	ldrh	w8, [x0]
  41219c:	mov	w9, #0x9                   	// #9
  4121a0:	add	x1, sp, #0x8
  4121a4:	mov	x0, x20
  4121a8:	and	w8, w8, #0x1c
  4121ac:	orr	w8, w8, w9
  4121b0:	strh	w8, [sp, #8]
  4121b4:	bl	401890 <ferror@plt+0x2f0>
  4121b8:	mov	x0, x19
  4121bc:	bl	4028c0 <ferror@plt+0x1320>
  4121c0:	b	412224 <ferror@plt+0x10c84>
  4121c4:	ldr	x1, [x19, #16]
  4121c8:	ldp	x20, x19, [sp, #112]
  4121cc:	ldp	x22, x21, [sp, #96]
  4121d0:	ldp	x24, x23, [sp, #80]
  4121d4:	ldp	x26, x25, [sp, #64]
  4121d8:	ldr	x27, [sp, #48]
  4121dc:	ldp	x29, x30, [sp, #32]
  4121e0:	mov	w0, #0x18                  	// #24
  4121e4:	add	sp, sp, #0x80
  4121e8:	b	402bd4 <ferror@plt+0x1634>
  4121ec:	ldr	w8, [x19, #32]
  4121f0:	cmp	w8, #0x2f
  4121f4:	cset	w9, ne  // ne = any
  4121f8:	strb	w9, [x19, #304]
  4121fc:	b.ne	412218 <ferror@plt+0x10c78>  // b.any
  412200:	mov	w8, #0x1                   	// #1
  412204:	mov	x0, x19
  412208:	strb	w8, [x19, #304]
  41220c:	bl	413828 <ferror@plt+0x12288>
  412210:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  412214:	ldr	w8, [x19, #32]
  412218:	cmp	w8, #0x22
  41221c:	b.eq	411ea0 <ferror@plt+0x10900>  // b.none
  412220:	mov	w0, wzr
  412224:	ldp	x20, x19, [sp, #112]
  412228:	ldp	x22, x21, [sp, #96]
  41222c:	ldp	x24, x23, [sp, #80]
  412230:	ldp	x26, x25, [sp, #64]
  412234:	ldr	x27, [sp, #48]
  412238:	ldp	x29, x30, [sp, #32]
  41223c:	add	sp, sp, #0x80
  412240:	ret
  412244:	ldr	w21, [x19, #32]
  412248:	mov	x0, x20
  41224c:	mov	x1, xzr
  412250:	bl	401f84 <ferror@plt+0x9e4>
  412254:	ldrb	w8, [x0]
  412258:	tbz	w8, #4, 412a3c <ferror@plt+0x1149c>
  41225c:	cmp	w21, #0x30
  412260:	b.ne	41269c <ferror@plt+0x110fc>  // b.any
  412264:	ldr	x8, [x19, #128]
  412268:	cbz	x8, 412a3c <ferror@plt+0x1149c>
  41226c:	add	x21, x19, #0x78
  412270:	sub	x22, x8, #0x1
  412274:	mov	x0, x21
  412278:	mov	x1, x22
  41227c:	bl	401f2c <ferror@plt+0x98c>
  412280:	ldr	x8, [x0]
  412284:	cbnz	x8, 4122b8 <ferror@plt+0x10d18>
  412288:	ldr	x8, [x19, #128]
  41228c:	cmp	x22, x8
  412290:	b.cs	4122b8 <ferror@plt+0x10d18>  // b.hs, b.nlast
  412294:	mov	x0, x21
  412298:	mov	x1, x22
  41229c:	bl	401f2c <ferror@plt+0x98c>
  4122a0:	ldr	x8, [x0]
  4122a4:	cbnz	x8, 4122b8 <ferror@plt+0x10d18>
  4122a8:	ldr	x8, [x19, #128]
  4122ac:	sub	x22, x22, #0x1
  4122b0:	cmp	x22, x8
  4122b4:	b.cc	412294 <ferror@plt+0x10cf4>  // b.lo, b.ul, b.last
  4122b8:	add	x0, x0, #0x8
  4122bc:	b	4126a8 <ferror@plt+0x11108>
  4122c0:	mov	w1, #0x1                   	// #1
  4122c4:	mov	x0, x19
  4122c8:	bl	41395c <ferror@plt+0x123bc>
  4122cc:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  4122d0:	b	411f1c <ferror@plt+0x1097c>
  4122d4:	ldr	x1, [x19, #40]
  4122d8:	mov	w2, #0x41                  	// #65
  4122dc:	mov	x0, x19
  4122e0:	bl	403e48 <ferror@plt+0x28a8>
  4122e4:	ldr	x0, [x19, #288]
  4122e8:	mov	w1, #0x42                  	// #66
  4122ec:	b	412664 <ferror@plt+0x110c4>
  4122f0:	mov	x0, x19
  4122f4:	bl	4028c0 <ferror@plt+0x1320>
  4122f8:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  4122fc:	ldr	w8, [x19, #32]
  412300:	cmp	w8, #0x24
  412304:	b.ne	412a3c <ferror@plt+0x1149c>  // b.any
  412308:	mov	x0, x19
  41230c:	bl	4028c0 <ferror@plt+0x1320>
  412310:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  412314:	ldr	w8, [x19, #32]
  412318:	cmp	w8, #0x2a
  41231c:	b.ne	4127f8 <ferror@plt+0x11258>  // b.any
  412320:	mov	w0, #0x2b                  	// #43
  412324:	b	412824 <ferror@plt+0x11284>
  412328:	mov	x0, x19
  41232c:	bl	4028c0 <ferror@plt+0x1320>
  412330:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  412334:	ldr	w8, [x19, #32]
  412338:	cmp	w8, #0x24
  41233c:	b.ne	412a3c <ferror@plt+0x1149c>  // b.any
  412340:	mov	x0, x19
  412344:	bl	4028c0 <ferror@plt+0x1320>
  412348:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  41234c:	adrp	x8, 418000 <ferror@plt+0x16a60>
  412350:	add	x8, x8, #0x6d8
  412354:	ldrb	w9, [x8, #4]
  412358:	ldr	w2, [x8]
  41235c:	mov	w1, #0x21                  	// #33
  412360:	mov	x0, x19
  412364:	bfi	x2, x9, #32, #8
  412368:	bl	412a90 <ferror@plt+0x114f0>
  41236c:	cmp	w0, #0x6
  412370:	b.ne	412380 <ferror@plt+0x10de0>  // b.any
  412374:	ldr	x1, [x19, #16]
  412378:	mov	w0, #0x1a                  	// #26
  41237c:	bl	402bd4 <ferror@plt+0x1634>
  412380:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  412384:	ldr	w8, [x19, #32]
  412388:	cmp	w8, #0x25
  41238c:	b.ne	412a3c <ferror@plt+0x1149c>  // b.any
  412390:	mov	x0, x19
  412394:	bl	4028c0 <ferror@plt+0x1320>
  412398:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  41239c:	ldr	x0, [x19, #288]
  4123a0:	mov	w1, #0x44                  	// #68
  4123a4:	bl	401950 <ferror@plt+0x3b0>
  4123a8:	ldr	x0, [x19, #288]
  4123ac:	ldr	x21, [x0, #48]
  4123b0:	mov	x1, x21
  4123b4:	bl	401a10 <ferror@plt+0x470>
  4123b8:	add	x0, x19, #0x78
  4123bc:	add	x1, sp, #0x8
  4123c0:	stp	xzr, x21, [sp, #8]
  4123c4:	str	xzr, [sp, #24]
  4123c8:	bl	401890 <ferror@plt+0x2f0>
  4123cc:	mov	x8, #0xffffffffffffffff    	// #-1
  4123d0:	str	x8, [x29, #24]
  4123d4:	ldr	x8, [x19, #288]
  4123d8:	add	x1, x29, #0x18
  4123dc:	add	x0, x8, #0x28
  4123e0:	bl	401890 <ferror@plt+0x2f0>
  4123e4:	mov	w8, #0x40                  	// #64
  4123e8:	mov	x0, x20
  4123ec:	mov	x1, xzr
  4123f0:	strh	w8, [sp, #8]
  4123f4:	bl	401f84 <ferror@plt+0x9e4>
  4123f8:	ldrh	w8, [x0]
  4123fc:	mov	w9, #0x48                  	// #72
  412400:	and	w8, w8, #0x1c
  412404:	orr	w8, w8, w9
  412408:	b	412648 <ferror@plt+0x110a8>
  41240c:	adrp	x0, 419000 <ferror@plt+0x17a60>
  412410:	add	x0, x0, #0x3c8
  412414:	mov	w1, #0x40                  	// #64
  412418:	bl	402a80 <ferror@plt+0x14e0>
  41241c:	adrp	x0, 419000 <ferror@plt+0x17a60>
  412420:	add	x0, x0, #0x3e0
  412424:	mov	w1, #0x9                   	// #9
  412428:	bl	402a80 <ferror@plt+0x14e0>
  41242c:	adrp	x0, 419000 <ferror@plt+0x17a60>
  412430:	mov	w1, #0xca00                	// #51712
  412434:	add	x0, x0, #0x3f8
  412438:	movk	w1, #0x3b9a, lsl #16
  41243c:	bl	402a80 <ferror@plt+0x14e0>
  412440:	adrp	x0, 419000 <ferror@plt+0x17a60>
  412444:	add	x0, x0, #0x410
  412448:	mov	x1, #0xffffffffffffffff    	// #-1
  41244c:	bl	402a80 <ferror@plt+0x14e0>
  412450:	adrp	x0, 416000 <ferror@plt+0x14a60>
  412454:	add	x0, x0, #0x256
  412458:	bl	402a80 <ferror@plt+0x14e0>
  41245c:	adrp	x0, 419000 <ferror@plt+0x17a60>
  412460:	mov	w1, #0xca00                	// #51712
  412464:	add	x0, x0, #0x428
  412468:	movk	w1, #0x3b9a, lsl #16
  41246c:	bl	402a80 <ferror@plt+0x14e0>
  412470:	adrp	x0, 419000 <ferror@plt+0x17a60>
  412474:	add	x0, x0, #0x440
  412478:	mov	x1, #0xfffffffffffffffe    	// #-2
  41247c:	bl	402a80 <ferror@plt+0x14e0>
  412480:	adrp	x0, 419000 <ferror@plt+0x17a60>
  412484:	add	x0, x0, #0x458
  412488:	mov	x1, #0xfffffffffffffffe    	// #-2
  41248c:	bl	402a80 <ferror@plt+0x14e0>
  412490:	adrp	x0, 419000 <ferror@plt+0x17a60>
  412494:	add	x0, x0, #0x470
  412498:	mov	x1, #0xfffffffffffffffe    	// #-2
  41249c:	bl	402a80 <ferror@plt+0x14e0>
  4124a0:	adrp	x0, 419000 <ferror@plt+0x17a60>
  4124a4:	add	x0, x0, #0x488
  4124a8:	mov	x1, #0xfffffffffffffffe    	// #-2
  4124ac:	bl	402a80 <ferror@plt+0x14e0>
  4124b0:	adrp	x0, 419000 <ferror@plt+0x17a60>
  4124b4:	add	x0, x0, #0x4a0
  4124b8:	mov	x1, #0xfffffffffffffffe    	// #-2
  4124bc:	bl	402a80 <ferror@plt+0x14e0>
  4124c0:	adrp	x0, 419000 <ferror@plt+0x17a60>
  4124c4:	add	x0, x0, #0x4b8
  4124c8:	mov	x1, #0xffffffffffffffff    	// #-1
  4124cc:	bl	402a80 <ferror@plt+0x14e0>
  4124d0:	adrp	x0, 419000 <ferror@plt+0x17a60>
  4124d4:	add	x0, x0, #0x4d0
  4124d8:	mov	x1, #0xfffffffffffffffe    	// #-2
  4124dc:	bl	402a80 <ferror@plt+0x14e0>
  4124e0:	b	4126c4 <ferror@plt+0x11124>
  4124e4:	mov	x0, x20
  4124e8:	mov	x1, xzr
  4124ec:	bl	401f84 <ferror@plt+0x9e4>
  4124f0:	ldrb	w8, [x0]
  4124f4:	tbz	w8, #2, 412a3c <ferror@plt+0x1149c>
  4124f8:	ldr	x8, [x19, #288]
  4124fc:	mov	x0, x19
  412500:	ldrb	w8, [x8, #216]
  412504:	cmp	w8, #0x0
  412508:	mov	w8, #0x47                  	// #71
  41250c:	cinc	w21, w8, ne  // ne = any
  412510:	bl	4028c0 <ferror@plt+0x1320>
  412514:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  412518:	ldr	w22, [x19, #32]
  41251c:	mov	x0, x19
  412520:	bl	413e14 <ferror@plt+0x12874>
  412524:	tbz	w0, #0, 412770 <ferror@plt+0x111d0>
  412528:	ldr	x0, [x19, #288]
  41252c:	mov	w1, w21
  412530:	bl	401950 <ferror@plt+0x3b0>
  412534:	b	411f1c <ferror@plt+0x1097c>
  412538:	mov	x0, x19
  41253c:	bl	4028c0 <ferror@plt+0x1320>
  412540:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  412544:	ldr	w8, [x19, #32]
  412548:	cmp	w8, #0x24
  41254c:	b.ne	412a3c <ferror@plt+0x1149c>  // b.any
  412550:	mov	x0, x19
  412554:	bl	4028c0 <ferror@plt+0x1320>
  412558:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  41255c:	ldr	x8, [x19, #288]
  412560:	add	x1, sp, #0x8
  412564:	ldr	x9, [x8, #48]
  412568:	add	x0, x8, #0x28
  41256c:	str	x9, [x29, #24]
  412570:	ldr	x9, [x8, #8]
  412574:	str	x9, [sp, #8]
  412578:	bl	401890 <ferror@plt+0x2f0>
  41257c:	add	x0, x19, #0xa0
  412580:	add	x1, x29, #0x18
  412584:	bl	401890 <ferror@plt+0x2f0>
  412588:	ldr	x8, [x19, #288]
  41258c:	add	x0, x19, #0x78
  412590:	add	x1, sp, #0x8
  412594:	ldr	x21, [x8, #48]
  412598:	mov	w8, #0x1                   	// #1
  41259c:	str	x8, [sp, #8]
  4125a0:	stp	x21, xzr, [sp, #16]
  4125a4:	bl	401890 <ferror@plt+0x2f0>
  4125a8:	mov	x8, #0xffffffffffffffff    	// #-1
  4125ac:	str	x8, [x29, #24]
  4125b0:	ldr	x8, [x19, #288]
  4125b4:	add	x1, x29, #0x18
  4125b8:	add	x0, x8, #0x28
  4125bc:	bl	401890 <ferror@plt+0x2f0>
  4125c0:	adrp	x8, 418000 <ferror@plt+0x16a60>
  4125c4:	add	x8, x8, #0x6d8
  4125c8:	ldrb	w9, [x8, #4]
  4125cc:	ldr	w2, [x8]
  4125d0:	mov	w1, #0x21                  	// #33
  4125d4:	mov	x0, x19
  4125d8:	bfi	x2, x9, #32, #8
  4125dc:	bl	412a90 <ferror@plt+0x114f0>
  4125e0:	cmp	w0, #0x6
  4125e4:	b.ne	4125f4 <ferror@plt+0x11054>  // b.any
  4125e8:	ldr	x1, [x19, #16]
  4125ec:	mov	w0, #0x1a                  	// #26
  4125f0:	bl	402bd4 <ferror@plt+0x1634>
  4125f4:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  4125f8:	ldr	w8, [x19, #32]
  4125fc:	cmp	w8, #0x25
  412600:	b.ne	412a3c <ferror@plt+0x1149c>  // b.any
  412604:	mov	x0, x19
  412608:	bl	4028c0 <ferror@plt+0x1320>
  41260c:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  412610:	ldr	x0, [x19, #288]
  412614:	mov	w1, #0x44                  	// #68
  412618:	bl	401950 <ferror@plt+0x3b0>
  41261c:	ldr	x0, [x19, #288]
  412620:	mov	x1, x21
  412624:	bl	401a10 <ferror@plt+0x470>
  412628:	mov	w8, #0x30                  	// #48
  41262c:	mov	x0, x20
  412630:	mov	x1, xzr
  412634:	strh	w8, [sp, #8]
  412638:	bl	401f84 <ferror@plt+0x9e4>
  41263c:	ldrh	w8, [x0]
  412640:	and	w8, w8, #0x4
  412644:	orr	w8, w8, #0x38
  412648:	add	x1, sp, #0x8
  41264c:	mov	x0, x20
  412650:	strh	w8, [sp, #8]
  412654:	bl	401890 <ferror@plt+0x2f0>
  412658:	b	411f1c <ferror@plt+0x1097c>
  41265c:	ldr	x0, [x19, #288]
  412660:	mov	w1, #0x49                  	// #73
  412664:	bl	401950 <ferror@plt+0x3b0>
  412668:	b	4126c4 <ferror@plt+0x11124>
  41266c:	mov	x0, x19
  412670:	bl	4028c0 <ferror@plt+0x1320>
  412674:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  412678:	ldr	w22, [x19, #32]
  41267c:	mov	x0, x19
  412680:	bl	413e14 <ferror@plt+0x12874>
  412684:	tbz	w0, #0, 4126d4 <ferror@plt+0x11134>
  412688:	ldr	x1, [x19, #16]
  41268c:	mov	w0, #0x1b                  	// #27
  412690:	bl	402bd4 <ferror@plt+0x1634>
  412694:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  412698:	b	411f1c <ferror@plt+0x1097c>
  41269c:	add	x0, x19, #0xa0
  4126a0:	mov	x1, xzr
  4126a4:	bl	401f84 <ferror@plt+0x9e4>
  4126a8:	ldr	x21, [x0]
  4126ac:	ldr	x0, [x19, #288]
  4126b0:	mov	w1, #0x43                  	// #67
  4126b4:	bl	401950 <ferror@plt+0x3b0>
  4126b8:	ldr	x0, [x19, #288]
  4126bc:	mov	x1, x21
  4126c0:	bl	401a10 <ferror@plt+0x470>
  4126c4:	mov	x0, x19
  4126c8:	bl	4028c0 <ferror@plt+0x1320>
  4126cc:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  4126d0:	b	411f1c <ferror@plt+0x1097c>
  4126d4:	adrp	x8, 418000 <ferror@plt+0x16a60>
  4126d8:	add	x8, x8, #0x6d3
  4126dc:	ldrb	w9, [x8, #4]
  4126e0:	ldr	w21, [x8]
  4126e4:	bfi	x21, x9, #32, #8
  4126e8:	cmp	w22, #0x2c
  4126ec:	b.ne	41271c <ferror@plt+0x1117c>  // b.any
  4126f0:	ldr	x1, [x19, #40]
  4126f4:	mov	w2, #0x41                  	// #65
  4126f8:	mov	x0, x19
  4126fc:	bl	403e48 <ferror@plt+0x28a8>
  412700:	ldr	x0, [x19, #288]
  412704:	mov	w1, #0x40                  	// #64
  412708:	bl	401950 <ferror@plt+0x3b0>
  41270c:	mov	x0, x19
  412710:	bl	4028c0 <ferror@plt+0x1320>
  412714:	cbz	w0, 412750 <ferror@plt+0x111b0>
  412718:	b	412224 <ferror@plt+0x10c84>
  41271c:	mov	w1, #0x20                  	// #32
  412720:	mov	x0, x19
  412724:	mov	x2, x21
  412728:	bl	412a90 <ferror@plt+0x114f0>
  41272c:	cmp	w0, #0x6
  412730:	b.ne	412740 <ferror@plt+0x111a0>  // b.any
  412734:	ldr	x1, [x19, #16]
  412738:	mov	w0, #0x1a                  	// #26
  41273c:	bl	402bd4 <ferror@plt+0x1634>
  412740:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  412744:	ldr	x0, [x19, #288]
  412748:	mov	w1, #0x40                  	// #64
  41274c:	bl	401950 <ferror@plt+0x3b0>
  412750:	ldr	w8, [x19, #32]
  412754:	mov	x0, x19
  412758:	cmp	w8, #0x27
  41275c:	b.ne	4127ec <ferror@plt+0x1124c>  // b.any
  412760:	bl	4028c0 <ferror@plt+0x1320>
  412764:	ldr	w22, [x19, #32]
  412768:	cbz	w0, 4126e8 <ferror@plt+0x11148>
  41276c:	b	412224 <ferror@plt+0x10c84>
  412770:	adrp	x8, 418000 <ferror@plt+0x16a60>
  412774:	add	x8, x8, #0x6c9
  412778:	ldrb	w9, [x8, #4]
  41277c:	ldr	w2, [x8]
  412780:	mov	w1, #0x20                  	// #32
  412784:	mov	x0, x19
  412788:	bfi	x2, x9, #32, #8
  41278c:	bl	412a90 <ferror@plt+0x114f0>
  412790:	cbz	w0, 4127b4 <ferror@plt+0x11214>
  412794:	cmp	w0, #0x6
  412798:	b.ne	412224 <ferror@plt+0x10c84>  // b.any
  41279c:	ldr	x0, [x19, #288]
  4127a0:	mov	w1, w21
  4127a4:	bl	401950 <ferror@plt+0x3b0>
  4127a8:	mov	x0, x19
  4127ac:	bl	4028c0 <ferror@plt+0x1320>
  4127b0:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  4127b4:	cmp	w22, #0x24
  4127b8:	b.ne	4128a4 <ferror@plt+0x11304>  // b.any
  4127bc:	ldr	w8, [x19, #36]
  4127c0:	cmp	w8, #0x25
  4127c4:	b.ne	4128a4 <ferror@plt+0x11304>  // b.any
  4127c8:	ldr	x0, [x19, #288]
  4127cc:	ldrb	w8, [x0, #216]
  4127d0:	cbz	w8, 4128b8 <ferror@plt+0x11318>
  4127d4:	ldr	x1, [x19, #16]
  4127d8:	ldr	x2, [x0, #208]
  4127dc:	mov	w0, #0x21                  	// #33
  4127e0:	bl	402bd4 <ferror@plt+0x1634>
  4127e4:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  4127e8:	b	411f1c <ferror@plt+0x1097c>
  4127ec:	bl	413e14 <ferror@plt+0x12874>
  4127f0:	tbnz	w0, #0, 411f1c <ferror@plt+0x1097c>
  4127f4:	b	412a3c <ferror@plt+0x1149c>
  4127f8:	adrp	x8, 418000 <ferror@plt+0x16a60>
  4127fc:	add	x8, x8, #0x6e2
  412800:	ldrb	w9, [x8, #4]
  412804:	ldr	w2, [x8]
  412808:	mov	x0, x19
  41280c:	mov	w1, wzr
  412810:	bfi	x2, x9, #32, #8
  412814:	bl	412a90 <ferror@plt+0x114f0>
  412818:	cmp	w0, #0x6
  41281c:	b.ne	41282c <ferror@plt+0x1128c>  // b.any
  412820:	mov	w0, #0x1a                  	// #26
  412824:	ldr	x1, [x19, #16]
  412828:	bl	402bd4 <ferror@plt+0x1634>
  41282c:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  412830:	ldr	w8, [x19, #32]
  412834:	cmp	w8, #0x2a
  412838:	b.ne	412a3c <ferror@plt+0x1149c>  // b.any
  41283c:	mov	x0, x19
  412840:	bl	4028c0 <ferror@plt+0x1320>
  412844:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  412848:	ldr	x8, [x19, #288]
  41284c:	add	x1, sp, #0x8
  412850:	ldr	x9, [x8, #8]
  412854:	ldr	x21, [x8, #48]
  412858:	add	x0, x8, #0x28
  41285c:	str	x9, [sp, #8]
  412860:	bl	401890 <ferror@plt+0x2f0>
  412864:	ldr	w8, [x19, #32]
  412868:	cmp	w8, #0x2a
  41286c:	b.ne	4128c0 <ferror@plt+0x11320>  // b.any
  412870:	adrp	x8, 418000 <ferror@plt+0x16a60>
  412874:	ldr	x22, [x8, #1688]
  412878:	add	x23, x19, #0x28
  41287c:	mov	x0, x22
  412880:	bl	401270 <strlen@plt>
  412884:	mov	x1, x0
  412888:	mov	x0, x23
  41288c:	mov	x2, x22
  412890:	bl	401b70 <ferror@plt+0x5d0>
  412894:	mov	x0, x19
  412898:	bl	403f80 <ferror@plt+0x29e0>
  41289c:	mov	w0, #0x2b                  	// #43
  4128a0:	b	4128ec <ferror@plt+0x1134c>
  4128a4:	ldr	x1, [x19, #16]
  4128a8:	mov	w0, #0x27                  	// #39
  4128ac:	bl	402bd4 <ferror@plt+0x1634>
  4128b0:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  4128b4:	ldr	x0, [x19, #288]
  4128b8:	mov	w1, #0x46                  	// #70
  4128bc:	b	412530 <ferror@plt+0x10f90>
  4128c0:	adrp	x8, 418000 <ferror@plt+0x16a60>
  4128c4:	add	x8, x8, #0x6e2
  4128c8:	ldrb	w9, [x8, #4]
  4128cc:	ldr	w2, [x8]
  4128d0:	mov	w1, #0x21                  	// #33
  4128d4:	mov	x0, x19
  4128d8:	bfi	x2, x9, #32, #8
  4128dc:	bl	412a90 <ferror@plt+0x114f0>
  4128e0:	cmp	w0, #0x6
  4128e4:	b.ne	4128f4 <ferror@plt+0x11354>  // b.any
  4128e8:	mov	w0, #0x1a                  	// #26
  4128ec:	ldr	x1, [x19, #16]
  4128f0:	bl	402bd4 <ferror@plt+0x1634>
  4128f4:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  4128f8:	ldr	w8, [x19, #32]
  4128fc:	cmp	w8, #0x2a
  412900:	b.ne	412a3c <ferror@plt+0x1149c>  // b.any
  412904:	mov	x0, x19
  412908:	bl	4028c0 <ferror@plt+0x1320>
  41290c:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  412910:	ldr	x0, [x19, #288]
  412914:	mov	w1, #0x44                  	// #68
  412918:	add	x27, x21, #0x1
  41291c:	add	x23, x21, #0x2
  412920:	add	x22, x21, #0x3
  412924:	bl	401950 <ferror@plt+0x3b0>
  412928:	ldr	x0, [x19, #288]
  41292c:	mov	x1, x22
  412930:	bl	401a10 <ferror@plt+0x470>
  412934:	ldr	x0, [x19, #288]
  412938:	mov	w1, #0x43                  	// #67
  41293c:	bl	401950 <ferror@plt+0x3b0>
  412940:	ldr	x0, [x19, #288]
  412944:	mov	x1, x23
  412948:	bl	401a10 <ferror@plt+0x470>
  41294c:	str	x27, [x29, #24]
  412950:	ldr	x8, [x19, #288]
  412954:	add	x1, sp, #0x8
  412958:	ldr	x9, [x8, #8]
  41295c:	add	x0, x8, #0x28
  412960:	str	x9, [sp, #8]
  412964:	bl	401890 <ferror@plt+0x2f0>
  412968:	add	x0, x19, #0xa0
  41296c:	add	x1, x29, #0x18
  412970:	bl	401890 <ferror@plt+0x2f0>
  412974:	ldr	w8, [x19, #32]
  412978:	cmp	w8, #0x25
  41297c:	b.ne	412988 <ferror@plt+0x113e8>  // b.any
  412980:	mov	w0, #0x2b                  	// #43
  412984:	b	4129b4 <ferror@plt+0x11414>
  412988:	adrp	x8, 418000 <ferror@plt+0x16a60>
  41298c:	add	x8, x8, #0x6d8
  412990:	ldrb	w9, [x8, #4]
  412994:	ldr	w2, [x8]
  412998:	mov	x0, x19
  41299c:	mov	w1, wzr
  4129a0:	bfi	x2, x9, #32, #8
  4129a4:	bl	412a90 <ferror@plt+0x114f0>
  4129a8:	cmp	w0, #0x6
  4129ac:	b.ne	4129bc <ferror@plt+0x1141c>  // b.any
  4129b0:	mov	w0, #0x1a                  	// #26
  4129b4:	ldr	x1, [x19, #16]
  4129b8:	bl	402bd4 <ferror@plt+0x1634>
  4129bc:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  4129c0:	ldr	w8, [x19, #32]
  4129c4:	cmp	w8, #0x25
  4129c8:	b.ne	412a3c <ferror@plt+0x1149c>  // b.any
  4129cc:	ldr	x0, [x19, #288]
  4129d0:	mov	w1, #0x43                  	// #67
  4129d4:	bl	401950 <ferror@plt+0x3b0>
  4129d8:	ldr	x0, [x19, #288]
  4129dc:	mov	x1, x21
  4129e0:	bl	401a10 <ferror@plt+0x470>
  4129e4:	ldr	x8, [x19, #288]
  4129e8:	add	x1, sp, #0x8
  4129ec:	ldr	x9, [x8, #8]
  4129f0:	add	x0, x8, #0x28
  4129f4:	str	x9, [sp, #8]
  4129f8:	bl	401890 <ferror@plt+0x2f0>
  4129fc:	mov	w8, #0x1                   	// #1
  412a00:	add	x0, x19, #0x78
  412a04:	add	x1, sp, #0x8
  412a08:	stp	x22, xzr, [sp, #16]
  412a0c:	str	x8, [sp, #8]
  412a10:	bl	401890 <ferror@plt+0x2f0>
  412a14:	mov	x8, #0xffffffffffffffff    	// #-1
  412a18:	str	x8, [x29, #24]
  412a1c:	ldr	x8, [x19, #288]
  412a20:	add	x1, x29, #0x18
  412a24:	add	x0, x8, #0x28
  412a28:	bl	401890 <ferror@plt+0x2f0>
  412a2c:	mov	x0, x19
  412a30:	bl	4028c0 <ferror@plt+0x1320>
  412a34:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  412a38:	b	412628 <ferror@plt+0x11088>
  412a3c:	ldr	x1, [x19, #16]
  412a40:	mov	w0, #0x18                  	// #24
  412a44:	bl	402bd4 <ferror@plt+0x1634>
  412a48:	cbnz	w0, 412224 <ferror@plt+0x10c84>
  412a4c:	b	411f1c <ferror@plt+0x1097c>
  412a50:	stp	x29, x30, [sp, #-32]!
  412a54:	and	x2, x2, #0xffffffffff
  412a58:	str	x19, [sp, #16]
  412a5c:	mov	x29, sp
  412a60:	mov	x19, x0
  412a64:	bl	412a90 <ferror@plt+0x114f0>
  412a68:	cmp	w0, #0x6
  412a6c:	b.ne	412a84 <ferror@plt+0x114e4>  // b.any
  412a70:	ldr	x1, [x19, #16]
  412a74:	ldr	x19, [sp, #16]
  412a78:	mov	w0, #0x1a                  	// #26
  412a7c:	ldp	x29, x30, [sp], #32
  412a80:	b	402bd4 <ferror@plt+0x1634>
  412a84:	ldr	x19, [sp, #16]
  412a88:	ldp	x29, x30, [sp], #32
  412a8c:	ret
  412a90:	sub	sp, sp, #0xd0
  412a94:	stp	x29, x30, [sp, #112]
  412a98:	stp	x20, x19, [sp, #192]
  412a9c:	add	x29, sp, #0x70
  412aa0:	mov	x20, x2
  412aa4:	lsr	x8, x2, #32
  412aa8:	mov	w9, #0x3f                  	// #63
  412aac:	stp	x28, x27, [sp, #128]
  412ab0:	stp	x26, x25, [sp, #144]
  412ab4:	stp	x24, x23, [sp, #160]
  412ab8:	stp	x22, x21, [sp, #176]
  412abc:	sturb	w8, [x29, #-12]
  412ac0:	stp	w9, w20, [x29, #-20]
  412ac4:	ldr	w23, [x0, #32]
  412ac8:	stur	xzr, [x29, #-32]
  412acc:	mov	w26, w1
  412ad0:	mov	x19, x0
  412ad4:	stur	w23, [x29, #-24]
  412ad8:	ldr	x21, [x0, #208]
  412adc:	mov	w28, w23
  412ae0:	sturb	wzr, [x29, #-36]
  412ae4:	tbnz	w1, #3, 412b0c <ferror@plt+0x1156c>
  412ae8:	cmp	w23, #0x22
  412aec:	b.ne	412b08 <ferror@plt+0x11568>  // b.any
  412af0:	mov	x0, x19
  412af4:	bl	4028c0 <ferror@plt+0x1320>
  412af8:	cbnz	w0, 4134e0 <ferror@plt+0x11f40>
  412afc:	ldr	w28, [x19, #32]
  412b00:	cmp	w28, #0x22
  412b04:	b.eq	412af0 <ferror@plt+0x11550>  // b.none
  412b08:	stur	w28, [x29, #-24]
  412b0c:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  412b10:	ldr	x8, [x8, #584]
  412b14:	add	x22, x19, #0xc8
  412b18:	and	x27, x26, #0xff
  412b1c:	ldr	w10, [x8, #1128]
  412b20:	ldr	w9, [x8, #1132]
  412b24:	add	x8, x8, #0x468
  412b28:	cmp	w10, w9
  412b2c:	b.ne	4134c4 <ferror@plt+0x11f24>  // b.any
  412b30:	adrp	x11, 418000 <ferror@plt+0x16a60>
  412b34:	ubfx	x9, x28, #3, #5
  412b38:	add	x11, x11, #0x6a0
  412b3c:	ldrb	w9, [x11, x9]
  412b40:	mvn	w11, w28
  412b44:	tst	x27, #0x8
  412b48:	and	w11, w11, #0x7
  412b4c:	lsr	w9, w9, w11
  412b50:	cset	w11, eq  // eq = none
  412b54:	stur	w11, [x29, #-52]
  412b58:	tbz	w9, #0, 4134d0 <ferror@plt+0x11f30>
  412b5c:	add	x10, x19, #0x10
  412b60:	adrp	x9, 418000 <ferror@plt+0x16a60>
  412b64:	stur	x10, [x29, #-48]
  412b68:	and	w10, w26, #0xfffffffb
  412b6c:	add	x9, x9, #0x6d8
  412b70:	str	w10, [sp, #28]
  412b74:	orr	w10, w26, #0x4
  412b78:	str	w10, [sp, #4]
  412b7c:	ldrb	w10, [x9, #4]
  412b80:	ldr	w9, [x9]
  412b84:	mov	w8, #0xffffffdc            	// #-36
  412b88:	and	w8, w26, w8
  412b8c:	str	w8, [sp, #12]
  412b90:	orr	w8, w8, #0x20
  412b94:	bfi	x9, x10, #32, #8
  412b98:	stp	x20, x27, [sp, #32]
  412b9c:	stp	w23, wzr, [sp, #52]
  412ba0:	mov	w25, wzr
  412ba4:	mov	w23, wzr
  412ba8:	mov	w20, wzr
  412bac:	mov	w24, wzr
  412bb0:	str	w8, [sp, #8]
  412bb4:	str	x9, [sp, #16]
  412bb8:	mov	w26, #0x1                   	// #1
  412bbc:	sub	w8, w28, #0x2
  412bc0:	cmp	w8, #0x43
  412bc4:	mov	w27, wzr
  412bc8:	b.hi	412c80 <ferror@plt+0x116e0>  // b.pmore
  412bcc:	adrp	x11, 419000 <ferror@plt+0x17a60>
  412bd0:	add	x11, x11, #0x316
  412bd4:	adr	x9, 412be4 <ferror@plt+0x11644>
  412bd8:	ldrh	w10, [x11, x8, lsl #1]
  412bdc:	add	x9, x9, x10, lsl #2
  412be0:	br	x9
  412be4:	ldur	w8, [x29, #-20]
  412be8:	cmp	w8, #0x31
  412bec:	b.eq	412ca0 <ferror@plt+0x11700>  // b.none
  412bf0:	sub	w8, w8, #0x2f
  412bf4:	cmp	w8, #0x8
  412bf8:	b.cs	412ca0 <ferror@plt+0x11700>  // b.hs, b.nlast
  412bfc:	orr	w8, w28, #0x1
  412c00:	cmp	w8, #0x5
  412c04:	b.ne	412c20 <ferror@plt+0x11680>  // b.any
  412c08:	tbnz	w26, #0, 412c38 <ferror@plt+0x11698>
  412c0c:	ldr	w8, [x19, #36]
  412c10:	and	w8, w8, #0xfffffffe
  412c14:	cmp	w8, #0x4
  412c18:	b.eq	412c38 <ferror@plt+0x11698>  // b.none
  412c1c:	b	4135f4 <ferror@plt+0x12054>
  412c20:	ldur	w8, [x29, #-20]
  412c24:	sub	w8, w8, #0x2
  412c28:	cmp	w8, #0x3
  412c2c:	cset	w8, hi  // hi = pmore
  412c30:	bic	w8, w8, w26
  412c34:	tbz	w8, #0, 4135f4 <ferror@plt+0x12054>
  412c38:	sub	w8, w28, #0x10
  412c3c:	cmp	w8, #0x6
  412c40:	sub	x3, x29, #0x20
  412c44:	mov	x0, x19
  412c48:	mov	w1, w28
  412c4c:	mov	x2, x21
  412c50:	cinc	w25, w25, cc  // cc = lo, ul, last
  412c54:	stur	w28, [x29, #-20]
  412c58:	bl	413f08 <ferror@plt+0x12968>
  412c5c:	ldur	w8, [x29, #-24]
  412c60:	mov	w27, wzr
  412c64:	mov	w23, wzr
  412c68:	mov	w24, wzr
  412c6c:	orr	w8, w8, #0x1
  412c70:	cmp	w8, #0x5
  412c74:	sturb	wzr, [x29, #-36]
  412c78:	cset	w26, ne  // ne = any
  412c7c:	mov	w20, #0x1                   	// #1
  412c80:	mov	w8, wzr
  412c84:	cbnz	w27, 412f14 <ferror@plt+0x11974>
  412c88:	tbz	w20, #0, 412f14 <ferror@plt+0x11974>
  412c8c:	mov	x0, x19
  412c90:	bl	4028c0 <ferror@plt+0x1320>
  412c94:	mov	w27, w0
  412c98:	mov	w8, wzr
  412c9c:	b	412f14 <ferror@plt+0x11974>
  412ca0:	ldur	x8, [x29, #-48]
  412ca4:	mov	w0, #0x1d                  	// #29
  412ca8:	ldr	x1, [x8]
  412cac:	bl	402bd4 <ferror@plt+0x1634>
  412cb0:	mov	w27, w0
  412cb4:	b	412c80 <ferror@plt+0x116e0>
  412cb8:	tbnz	w26, #0, 412cec <ferror@plt+0x1174c>
  412cbc:	tbnz	w23, #0, 4135f4 <ferror@plt+0x12054>
  412cc0:	ldur	w8, [x29, #-20]
  412cc4:	sub	w9, w8, #0x2e
  412cc8:	cmp	w9, #0x11
  412ccc:	b.cc	4135f4 <ferror@plt+0x12054>  // b.lo, b.ul, b.last
  412cd0:	cmp	w8, #0x6
  412cd4:	b.hi	412cec <ferror@plt+0x1174c>  // b.pmore
  412cd8:	mov	w9, #0x1                   	// #1
  412cdc:	lsl	w8, w9, w8
  412ce0:	mov	w9, #0x43                  	// #67
  412ce4:	tst	w8, w9
  412ce8:	b.ne	4135f4 <ferror@plt+0x12054>  // b.any
  412cec:	ldur	w9, [x29, #-52]
  412cf0:	cmp	w28, #0x42
  412cf4:	cset	w8, ne  // ne = any
  412cf8:	orr	w8, w8, w9
  412cfc:	tbz	w8, #0, 413708 <ferror@plt+0x12168>
  412d00:	sub	w28, w28, #0x7
  412d04:	mov	x0, x19
  412d08:	stur	w28, [x29, #-20]
  412d0c:	bl	4028c0 <ferror@plt+0x1320>
  412d10:	mov	w27, w0
  412d14:	cbnz	w0, 412ef0 <ferror@plt+0x11950>
  412d18:	ldr	w8, [x19, #32]
  412d1c:	cmp	w8, #0x24
  412d20:	b.ne	412edc <ferror@plt+0x1193c>  // b.any
  412d24:	mov	x0, x19
  412d28:	bl	4028c0 <ferror@plt+0x1320>
  412d2c:	mov	w27, w0
  412d30:	cbnz	w0, 412ef0 <ferror@plt+0x11950>
  412d34:	ldr	w8, [x19, #32]
  412d38:	cmp	w8, #0x25
  412d3c:	b.ne	412edc <ferror@plt+0x1193c>  // b.any
  412d40:	ldr	x0, [x19, #288]
  412d44:	mov	w1, w28
  412d48:	b	412e74 <ferror@plt+0x118d4>
  412d4c:	tbnz	w26, #0, 412d80 <ferror@plt+0x117e0>
  412d50:	tbnz	w23, #0, 4135f4 <ferror@plt+0x12054>
  412d54:	ldur	w8, [x29, #-20]
  412d58:	sub	w9, w8, #0x2e
  412d5c:	cmp	w9, #0x11
  412d60:	b.cc	4135f4 <ferror@plt+0x12054>  // b.lo, b.ul, b.last
  412d64:	cmp	w8, #0x6
  412d68:	b.hi	412d80 <ferror@plt+0x117e0>  // b.pmore
  412d6c:	mov	w9, #0x1                   	// #1
  412d70:	lsl	w8, w9, w8
  412d74:	mov	w9, #0x43                  	// #67
  412d78:	tst	w8, w9
  412d7c:	b.ne	4135f4 <ferror@plt+0x12054>  // b.any
  412d80:	sub	w1, w28, #0x6
  412d84:	stur	w1, [x29, #-20]
  412d88:	ldr	x0, [x19, #288]
  412d8c:	bl	401950 <ferror@plt+0x3b0>
  412d90:	ldur	x8, [x29, #-32]
  412d94:	mov	w20, #0x1                   	// #1
  412d98:	mov	w27, wzr
  412d9c:	mov	w23, wzr
  412da0:	add	x8, x8, #0x1
  412da4:	mov	w26, wzr
  412da8:	sturb	w20, [x29, #-36]
  412dac:	stur	x8, [x29, #-32]
  412db0:	b	412c80 <ferror@plt+0x116e0>
  412db4:	tbnz	w26, #0, 412de8 <ferror@plt+0x11848>
  412db8:	tbnz	w23, #0, 4135f4 <ferror@plt+0x12054>
  412dbc:	ldur	w8, [x29, #-20]
  412dc0:	sub	w9, w8, #0x2e
  412dc4:	cmp	w9, #0x11
  412dc8:	b.cc	4135f4 <ferror@plt+0x12054>  // b.lo, b.ul, b.last
  412dcc:	cmp	w8, #0x6
  412dd0:	b.hi	412de8 <ferror@plt+0x11848>  // b.pmore
  412dd4:	mov	w9, #0x1                   	// #1
  412dd8:	lsl	w8, w9, w8
  412ddc:	mov	w9, #0x43                  	// #67
  412de0:	tst	w8, w9
  412de4:	b.ne	4135f4 <ferror@plt+0x12054>  // b.any
  412de8:	mov	x0, x19
  412dec:	bl	4028c0 <ferror@plt+0x1320>
  412df0:	mov	w27, w0
  412df4:	cbnz	w0, 412ef0 <ferror@plt+0x11950>
  412df8:	ldr	w8, [x19, #32]
  412dfc:	cmp	w8, #0x24
  412e00:	b.ne	412edc <ferror@plt+0x1193c>  // b.any
  412e04:	mov	x0, x19
  412e08:	bl	4028c0 <ferror@plt+0x1320>
  412e0c:	mov	w27, w0
  412e10:	cbnz	w0, 412ef0 <ferror@plt+0x11950>
  412e14:	cmp	w28, #0x3d
  412e18:	mov	w8, #0x20                  	// #32
  412e1c:	mov	w9, #0x30                  	// #48
  412e20:	csel	w8, w9, w8, eq  // eq = none
  412e24:	ldr	w9, [sp, #12]
  412e28:	ldr	x2, [sp, #16]
  412e2c:	mov	x0, x19
  412e30:	orr	w1, w8, w9
  412e34:	bl	412a90 <ferror@plt+0x114f0>
  412e38:	mov	w27, w0
  412e3c:	cmp	w0, #0x6
  412e40:	b.ne	412e58 <ferror@plt+0x118b8>  // b.any
  412e44:	ldur	x8, [x29, #-48]
  412e48:	mov	w0, #0x1a                  	// #26
  412e4c:	ldr	x1, [x8]
  412e50:	bl	402bd4 <ferror@plt+0x1634>
  412e54:	mov	w27, w0
  412e58:	cbnz	w27, 412ef0 <ferror@plt+0x11950>
  412e5c:	ldr	w8, [x19, #32]
  412e60:	cmp	w8, #0x25
  412e64:	b.ne	412edc <ferror@plt+0x1193c>  // b.any
  412e68:	sub	w1, w28, #0x6
  412e6c:	stur	w1, [x29, #-20]
  412e70:	ldr	x0, [x19, #288]
  412e74:	bl	401950 <ferror@plt+0x3b0>
  412e78:	mov	x0, x19
  412e7c:	bl	4028c0 <ferror@plt+0x1320>
  412e80:	b	412eec <ferror@plt+0x1194c>
  412e84:	tbnz	w24, #0, 4137b0 <ferror@plt+0x12210>
  412e88:	ldr	w9, [x19, #36]
  412e8c:	ldur	w8, [x29, #-20]
  412e90:	cmp	w9, #0x25
  412e94:	b.hi	41328c <ferror@plt+0x11cec>  // b.pmore
  412e98:	mov	w10, #0x1                   	// #1
  412e9c:	lsl	x9, x10, x9
  412ea0:	mov	x10, #0xc                   	// #12
  412ea4:	movk	x10, #0x20, lsl #32
  412ea8:	tst	x9, x10
  412eac:	b.eq	41328c <ferror@plt+0x11cec>  // b.none
  412eb0:	ldur	x8, [x29, #-48]
  412eb4:	mov	w0, #0x1d                  	// #29
  412eb8:	ldr	x1, [x8]
  412ebc:	bl	402bd4 <ferror@plt+0x1634>
  412ec0:	mov	w27, w0
  412ec4:	mov	w26, wzr
  412ec8:	mov	w20, wzr
  412ecc:	mov	w8, wzr
  412ed0:	mov	w23, wzr
  412ed4:	mov	w24, #0x1                   	// #1
  412ed8:	b	412f14 <ferror@plt+0x11974>
  412edc:	ldur	x8, [x29, #-48]
  412ee0:	mov	w0, #0x18                  	// #24
  412ee4:	ldr	x1, [x8]
  412ee8:	bl	402bd4 <ferror@plt+0x1634>
  412eec:	mov	w27, w0
  412ef0:	ldur	x9, [x29, #-32]
  412ef4:	mov	w24, wzr
  412ef8:	mov	w26, wzr
  412efc:	mov	w20, wzr
  412f00:	mov	w8, wzr
  412f04:	mov	w23, wzr
  412f08:	sturb	wzr, [x29, #-36]
  412f0c:	add	x9, x9, #0x1
  412f10:	stur	x9, [x29, #-32]
  412f14:	ldr	w28, [x19, #32]
  412f18:	adrp	x9, 42c000 <ferror@plt+0x2aa60>
  412f1c:	ldr	x10, [x9, #584]
  412f20:	stur	w28, [x29, #-24]
  412f24:	ldr	w11, [x10, #1128]
  412f28:	ldr	w9, [x10, #1132]
  412f2c:	tbnz	w8, #0, 4134f0 <ferror@plt+0x11f50>
  412f30:	cbnz	w27, 4134f0 <ferror@plt+0x11f50>
  412f34:	cmp	w11, w9
  412f38:	b.ne	4134f0 <ferror@plt+0x11f50>  // b.any
  412f3c:	adrp	x9, 418000 <ferror@plt+0x16a60>
  412f40:	ubfx	x8, x28, #3, #5
  412f44:	add	x9, x9, #0x6a0
  412f48:	ldrb	w8, [x9, x8]
  412f4c:	mvn	w9, w28
  412f50:	and	w9, w9, #0x7
  412f54:	lsr	w8, w8, w9
  412f58:	tbnz	w8, #0, 412bbc <ferror@plt+0x1161c>
  412f5c:	b	413500 <ferror@plt+0x11f60>
  412f60:	tbnz	w26, #0, 4137c0 <ferror@plt+0x12220>
  412f64:	tbnz	w23, #0, 412f94 <ferror@plt+0x119f4>
  412f68:	ldur	w8, [x29, #-20]
  412f6c:	sub	w9, w8, #0x2e
  412f70:	cmp	w9, #0x11
  412f74:	b.cc	412f94 <ferror@plt+0x119f4>  // b.lo, b.ul, b.last
  412f78:	cmp	w8, #0x6
  412f7c:	b.hi	4137c0 <ferror@plt+0x12220>  // b.pmore
  412f80:	mov	w9, #0x1                   	// #1
  412f84:	lsl	w8, w9, w8
  412f88:	mov	w9, #0x43                  	// #67
  412f8c:	tst	w8, w9
  412f90:	b.eq	4137c0 <ferror@plt+0x12220>  // b.none
  412f94:	ldr	x0, [x19, #288]
  412f98:	mov	w1, #0x6                   	// #6
  412f9c:	bl	401950 <ferror@plt+0x3b0>
  412fa0:	mov	w27, wzr
  412fa4:	mov	w23, wzr
  412fa8:	mov	w26, wzr
  412fac:	sturb	wzr, [x29, #-36]
  412fb0:	b	412c7c <ferror@plt+0x116dc>
  412fb4:	mov	x0, x19
  412fb8:	bl	4028c0 <ferror@plt+0x1320>
  412fbc:	mov	w27, w0
  412fc0:	cbnz	w0, 413428 <ferror@plt+0x11e88>
  412fc4:	tst	w26, #0x1
  412fc8:	mov	w8, #0xc                   	// #12
  412fcc:	mov	w10, #0x4                   	// #4
  412fd0:	orr	w9, w23, w26
  412fd4:	csel	w8, w10, w8, ne  // ne = any
  412fd8:	tbz	w9, #0, 41334c <ferror@plt+0x11dac>
  412fdc:	stur	w8, [x29, #-4]
  412fe0:	stur	w8, [x29, #-20]
  412fe4:	tbz	w26, #0, 413384 <ferror@plt+0x11de4>
  412fe8:	b	41341c <ferror@plt+0x11e7c>
  412fec:	tbnz	w26, #0, 413020 <ferror@plt+0x11a80>
  412ff0:	tbnz	w23, #0, 4135f4 <ferror@plt+0x12054>
  412ff4:	ldur	w8, [x29, #-20]
  412ff8:	sub	w9, w8, #0x2e
  412ffc:	cmp	w9, #0x11
  413000:	b.cc	4135f4 <ferror@plt+0x12054>  // b.lo, b.ul, b.last
  413004:	cmp	w8, #0x6
  413008:	b.hi	413020 <ferror@plt+0x11a80>  // b.pmore
  41300c:	mov	w9, #0x1                   	// #1
  413010:	lsl	w8, w9, w8
  413014:	mov	w9, #0x43                  	// #67
  413018:	tst	w8, w9
  41301c:	b.ne	4135f4 <ferror@plt+0x12054>  // b.any
  413020:	ldr	w8, [sp, #56]
  413024:	sub	x1, x29, #0x18
  413028:	mov	x0, x22
  41302c:	sturb	wzr, [x29, #-36]
  413030:	add	w8, w8, #0x1
  413034:	str	w8, [sp, #56]
  413038:	bl	401890 <ferror@plt+0x2f0>
  41303c:	mov	w27, wzr
  413040:	mov	w23, wzr
  413044:	mov	w24, wzr
  413048:	b	412c7c <ferror@plt+0x116dc>
  41304c:	ldr	w8, [x19, #36]
  413050:	cmp	w8, #0x24
  413054:	b.eq	4137d0 <ferror@plt+0x12230>  // b.none
  413058:	tbnz	w26, #0, 4135f4 <ferror@plt+0x12054>
  41305c:	ldur	w8, [x29, #-20]
  413060:	sub	w8, w8, #0x2
  413064:	cmp	w8, #0x3
  413068:	b.ls	4135f4 <ferror@plt+0x12054>  // b.plast
  41306c:	ldr	w8, [sp, #56]
  413070:	cbz	w8, 4132e4 <ferror@plt+0x11d44>
  413074:	sub	w8, w8, #0x1
  413078:	str	w8, [sp, #56]
  41307c:	mov	x0, x22
  413080:	mov	x1, xzr
  413084:	bl	401f84 <ferror@plt+0x9e4>
  413088:	ldr	w27, [x0]
  41308c:	cmp	w27, #0x24
  413090:	b.eq	413260 <ferror@plt+0x11cc0>  // b.none
  413094:	ldr	x0, [x19, #288]
  413098:	mov	w1, w27
  41309c:	bl	401950 <ferror@plt+0x3b0>
  4130a0:	mov	w1, #0x1                   	// #1
  4130a4:	mov	x0, x22
  4130a8:	bl	401750 <ferror@plt+0x1b0>
  4130ac:	ldur	x8, [x29, #-32]
  4130b0:	orr	w9, w27, #0x1
  4130b4:	cmp	w9, #0x5
  4130b8:	cset	w9, ne  // ne = any
  4130bc:	sub	x8, x8, x9
  4130c0:	stur	x8, [x29, #-32]
  4130c4:	b	41307c <ferror@plt+0x11adc>
  4130c8:	tbnz	w26, #0, 4130fc <ferror@plt+0x11b5c>
  4130cc:	tbnz	w23, #0, 4135f4 <ferror@plt+0x12054>
  4130d0:	ldur	w8, [x29, #-20]
  4130d4:	sub	w9, w8, #0x2e
  4130d8:	cmp	w9, #0x11
  4130dc:	b.cc	4135f4 <ferror@plt+0x12054>  // b.lo, b.ul, b.last
  4130e0:	cmp	w8, #0x6
  4130e4:	b.hi	4130fc <ferror@plt+0x11b5c>  // b.pmore
  4130e8:	mov	w9, #0x1                   	// #1
  4130ec:	lsl	w8, w9, w8
  4130f0:	mov	w9, #0x43                  	// #67
  4130f4:	tst	w8, w9
  4130f8:	b.ne	4135f4 <ferror@plt+0x12054>  // b.any
  4130fc:	ldr	w3, [sp, #28]
  413100:	sub	x1, x29, #0x14
  413104:	sub	x2, x29, #0x24
  413108:	mov	x0, x19
  41310c:	bl	414000 <ferror@plt+0x12a60>
  413110:	ldur	w9, [x29, #-20]
  413114:	ldur	x10, [x29, #-32]
  413118:	mov	w27, w0
  41311c:	mov	w26, wzr
  413120:	cmp	w9, #0x45
  413124:	add	x9, x10, #0x1
  413128:	mov	w20, wzr
  41312c:	mov	w8, wzr
  413130:	cset	w23, eq  // eq = none
  413134:	b	412f10 <ferror@plt+0x11970>
  413138:	tbnz	w26, #0, 41316c <ferror@plt+0x11bcc>
  41313c:	tbnz	w23, #0, 4135f4 <ferror@plt+0x12054>
  413140:	ldur	w8, [x29, #-20]
  413144:	sub	w9, w8, #0x2e
  413148:	cmp	w9, #0x11
  41314c:	b.cc	4135f4 <ferror@plt+0x12054>  // b.lo, b.ul, b.last
  413150:	cmp	w8, #0x6
  413154:	b.hi	41316c <ferror@plt+0x11bcc>  // b.pmore
  413158:	mov	w9, #0x1                   	// #1
  41315c:	lsl	w8, w9, w8
  413160:	mov	w9, #0x43                  	// #67
  413164:	tst	w8, w9
  413168:	b.ne	4135f4 <ferror@plt+0x12054>  // b.any
  41316c:	mov	x0, x19
  413170:	bl	403f80 <ferror@plt+0x29e0>
  413174:	ldur	x8, [x29, #-32]
  413178:	mov	w9, #0x2e                  	// #46
  41317c:	mov	w27, wzr
  413180:	mov	w23, wzr
  413184:	add	x8, x8, #0x1
  413188:	mov	w26, wzr
  41318c:	stur	w9, [x29, #-20]
  413190:	sturb	wzr, [x29, #-36]
  413194:	stur	x8, [x29, #-32]
  413198:	b	412c7c <ferror@plt+0x116dc>
  41319c:	tbnz	w26, #0, 4131d0 <ferror@plt+0x11c30>
  4131a0:	tbnz	w23, #0, 4135f4 <ferror@plt+0x12054>
  4131a4:	ldur	w8, [x29, #-20]
  4131a8:	sub	w9, w8, #0x2e
  4131ac:	cmp	w9, #0x11
  4131b0:	b.cc	4135f4 <ferror@plt+0x12054>  // b.lo, b.ul, b.last
  4131b4:	cmp	w8, #0x6
  4131b8:	b.hi	4131d0 <ferror@plt+0x11c30>  // b.pmore
  4131bc:	mov	w9, #0x1                   	// #1
  4131c0:	lsl	w8, w9, w8
  4131c4:	mov	w9, #0x43                  	// #67
  4131c8:	tst	w8, w9
  4131cc:	b.ne	4135f4 <ferror@plt+0x12054>  // b.any
  4131d0:	mov	x0, x19
  4131d4:	bl	4028c0 <ferror@plt+0x1320>
  4131d8:	mov	w27, w0
  4131dc:	cbnz	w0, 4133bc <ferror@plt+0x11e1c>
  4131e0:	ldr	w8, [x19, #32]
  4131e4:	cmp	w8, #0x24
  4131e8:	b.ne	41339c <ferror@plt+0x11dfc>  // b.any
  4131ec:	mov	w8, #0x38                  	// #56
  4131f0:	mov	x0, x19
  4131f4:	stur	w8, [x29, #-20]
  4131f8:	sturb	wzr, [x29, #-36]
  4131fc:	bl	4028c0 <ferror@plt+0x1320>
  413200:	mov	w27, w0
  413204:	cbnz	w0, 4133bc <ferror@plt+0x11e1c>
  413208:	ldr	w1, [sp, #8]
  41320c:	ldr	x2, [sp, #16]
  413210:	mov	x0, x19
  413214:	bl	412a90 <ferror@plt+0x114f0>
  413218:	mov	w27, w0
  41321c:	cmp	w0, #0x6
  413220:	b.ne	413238 <ferror@plt+0x11c98>  // b.any
  413224:	ldur	x8, [x29, #-48]
  413228:	mov	w0, #0x1a                  	// #26
  41322c:	ldr	x1, [x8]
  413230:	bl	402bd4 <ferror@plt+0x1634>
  413234:	mov	w27, w0
  413238:	cbnz	w27, 4133bc <ferror@plt+0x11e1c>
  41323c:	ldr	w8, [x19, #32]
  413240:	cmp	w8, #0x25
  413244:	b.ne	413484 <ferror@plt+0x11ee4>  // b.any
  413248:	ldr	x0, [x19, #288]
  41324c:	mov	w1, #0x38                  	// #56
  413250:	bl	401950 <ferror@plt+0x3b0>
  413254:	mov	x0, x19
  413258:	bl	4028c0 <ferror@plt+0x1320>
  41325c:	b	413494 <ferror@plt+0x11ef4>
  413260:	mov	w1, #0x1                   	// #1
  413264:	mov	x0, x22
  413268:	mov	w23, #0x1                   	// #1
  41326c:	bl	401750 <ferror@plt+0x1b0>
  413270:	mov	x0, x19
  413274:	bl	4028c0 <ferror@plt+0x1320>
  413278:	mov	w27, w0
  41327c:	mov	w24, wzr
  413280:	mov	w26, wzr
  413284:	mov	w20, wzr
  413288:	b	412c98 <ferror@plt+0x116f8>
  41328c:	cmp	w8, #0x31
  413290:	b.eq	4132fc <ferror@plt+0x11d5c>  // b.none
  413294:	sub	w8, w8, #0x2f
  413298:	cmp	w8, #0x7
  41329c:	b.hi	4132fc <ferror@plt+0x11d5c>  // b.pmore
  4132a0:	ldurb	w8, [x29, #-36]
  4132a4:	cbz	w8, 412eb0 <ferror@plt+0x11910>
  4132a8:	cmp	w28, #0x2
  4132ac:	cset	w1, ne  // ne = any
  4132b0:	stur	w1, [x29, #-20]
  4132b4:	ldr	x0, [x19, #288]
  4132b8:	bl	401950 <ferror@plt+0x3b0>
  4132bc:	mov	x0, x19
  4132c0:	bl	4028c0 <ferror@plt+0x1320>
  4132c4:	mov	w27, w0
  4132c8:	mov	w26, wzr
  4132cc:	mov	w20, wzr
  4132d0:	mov	w8, wzr
  4132d4:	mov	w23, wzr
  4132d8:	sturb	wzr, [x29, #-36]
  4132dc:	mov	w24, #0x1                   	// #1
  4132e0:	b	412f14 <ferror@plt+0x11974>
  4132e4:	mov	w26, wzr
  4132e8:	mov	w20, wzr
  4132ec:	str	wzr, [sp, #56]
  4132f0:	mov	w27, wzr
  4132f4:	mov	w8, #0x1                   	// #1
  4132f8:	b	412f14 <ferror@plt+0x11974>
  4132fc:	cmp	w28, #0x2
  413300:	mov	w8, #0x2                   	// #2
  413304:	cinc	w28, w8, ne  // ne = any
  413308:	mov	x0, x19
  41330c:	stur	w28, [x29, #-20]
  413310:	bl	4028c0 <ferror@plt+0x1320>
  413314:	cbnz	w0, 412ec0 <ferror@plt+0x11920>
  413318:	ldur	x9, [x29, #-32]
  41331c:	ldr	w8, [x19, #32]
  413320:	add	x9, x9, #0x1
  413324:	cmp	w8, #0x2d
  413328:	stur	x9, [x29, #-32]
  41332c:	b.ne	4133d4 <ferror@plt+0x11e34>  // b.any
  413330:	ldr	w3, [sp, #4]
  413334:	sub	x1, x29, #0x14
  413338:	sub	x2, x29, #0x24
  41333c:	mov	x0, x19
  413340:	bl	414000 <ferror@plt+0x12a60>
  413344:	mov	w27, w0
  413348:	b	4133fc <ferror@plt+0x11e5c>
  41334c:	ldur	w8, [x29, #-20]
  413350:	sub	w9, w8, #0x2e
  413354:	cmp	w9, #0x11
  413358:	b.cc	413378 <ferror@plt+0x11dd8>  // b.lo, b.ul, b.last
  41335c:	cmp	w8, #0x6
  413360:	b.hi	413410 <ferror@plt+0x11e70>  // b.pmore
  413364:	mov	w9, #0x1                   	// #1
  413368:	lsl	w8, w9, w8
  41336c:	mov	w9, #0x43                  	// #67
  413370:	tst	w8, w9
  413374:	b.eq	413410 <ferror@plt+0x11e70>  // b.none
  413378:	mov	w8, #0xc                   	// #12
  41337c:	stur	w8, [x29, #-4]
  413380:	stur	w8, [x29, #-20]
  413384:	sub	x3, x29, #0x20
  413388:	mov	w1, #0xc                   	// #12
  41338c:	mov	x0, x19
  413390:	mov	x2, x21
  413394:	bl	413f08 <ferror@plt+0x12968>
  413398:	b	413428 <ferror@plt+0x11e88>
  41339c:	mov	w8, #0x36                  	// #54
  4133a0:	stur	w8, [x29, #-20]
  4133a4:	mov	w8, #0x1                   	// #1
  4133a8:	sturb	w8, [x29, #-36]
  4133ac:	ldr	x0, [x19, #288]
  4133b0:	mov	w1, #0x36                  	// #54
  4133b4:	bl	401950 <ferror@plt+0x3b0>
  4133b8:	mov	w27, wzr
  4133bc:	ldur	x9, [x29, #-32]
  4133c0:	mov	w26, wzr
  4133c4:	mov	w20, wzr
  4133c8:	mov	w8, wzr
  4133cc:	mov	w23, wzr
  4133d0:	b	412f0c <ferror@plt+0x1196c>
  4133d4:	sub	w9, w8, #0x39
  4133d8:	cmp	w9, #0x2
  4133dc:	b.hi	413450 <ferror@plt+0x11eb0>  // b.pmore
  4133e0:	ldr	x0, [x19, #288]
  4133e4:	sub	w1, w8, #0x6
  4133e8:	bl	401950 <ferror@plt+0x3b0>
  4133ec:	mov	x0, x19
  4133f0:	bl	4028c0 <ferror@plt+0x1320>
  4133f4:	mov	w27, w0
  4133f8:	sturb	wzr, [x29, #-36]
  4133fc:	cbnz	w27, 412ec4 <ferror@plt+0x11924>
  413400:	ldr	x0, [x19, #288]
  413404:	mov	w1, w28
  413408:	bl	401950 <ferror@plt+0x3b0>
  41340c:	b	412ec4 <ferror@plt+0x11924>
  413410:	mov	w8, #0x4                   	// #4
  413414:	stur	w8, [x29, #-4]
  413418:	stur	w8, [x29, #-20]
  41341c:	sub	x1, x29, #0x4
  413420:	mov	x0, x22
  413424:	bl	401890 <ferror@plt+0x2f0>
  413428:	ldur	w9, [x29, #-20]
  41342c:	mov	w20, wzr
  413430:	mov	w8, wzr
  413434:	mov	w23, wzr
  413438:	cmp	w9, #0xc
  41343c:	cset	w9, ne  // ne = any
  413440:	sturb	wzr, [x29, #-36]
  413444:	cset	w26, eq  // eq = none
  413448:	and	w24, w24, w9
  41344c:	b	412f14 <ferror@plt+0x11974>
  413450:	cmp	w8, #0x3c
  413454:	b.ne	41349c <ferror@plt+0x11efc>  // b.any
  413458:	mov	x0, x19
  41345c:	bl	4028c0 <ferror@plt+0x1320>
  413460:	cbnz	w0, 412ec0 <ferror@plt+0x11920>
  413464:	ldr	w8, [x19, #32]
  413468:	cmp	w8, #0x24
  41346c:	b.ne	4134b0 <ferror@plt+0x11f10>  // b.any
  413470:	ldur	x8, [x29, #-48]
  413474:	mov	w0, #0x18                  	// #24
  413478:	ldr	x1, [x8]
  41347c:	bl	402bd4 <ferror@plt+0x1634>
  413480:	b	4133f4 <ferror@plt+0x11e54>
  413484:	ldur	x8, [x29, #-48]
  413488:	mov	w0, #0x18                  	// #24
  41348c:	ldr	x1, [x8]
  413490:	bl	402bd4 <ferror@plt+0x1634>
  413494:	mov	w27, w0
  413498:	b	4133bc <ferror@plt+0x11e1c>
  41349c:	ldur	x8, [x29, #-48]
  4134a0:	mov	w0, #0x18                  	// #24
  4134a4:	ldr	x1, [x8]
  4134a8:	bl	402bd4 <ferror@plt+0x1634>
  4134ac:	b	413344 <ferror@plt+0x11da4>
  4134b0:	ldr	x0, [x19, #288]
  4134b4:	mov	w1, #0x36                  	// #54
  4134b8:	bl	401950 <ferror@plt+0x3b0>
  4134bc:	mov	w27, wzr
  4134c0:	b	4133f8 <ferror@plt+0x11e58>
  4134c4:	mov	w24, wzr
  4134c8:	mov	w25, wzr
  4134cc:	b	413510 <ferror@plt+0x11f70>
  4134d0:	mov	w24, wzr
  4134d4:	mov	w25, wzr
  4134d8:	mov	w9, w10
  4134dc:	b	413510 <ferror@plt+0x11f70>
  4134e0:	mov	w27, w0
  4134e4:	mov	w8, #0x22                  	// #34
  4134e8:	stur	w8, [x29, #-24]
  4134ec:	b	413640 <ferror@plt+0x120a0>
  4134f0:	ldr	w23, [sp, #52]
  4134f4:	cbnz	w27, 413640 <ferror@plt+0x120a0>
  4134f8:	add	x8, x10, #0x468
  4134fc:	b	41350c <ferror@plt+0x11f6c>
  413500:	ldr	w23, [sp, #52]
  413504:	add	x8, x10, #0x468
  413508:	mov	w9, w11
  41350c:	ldp	x20, x27, [sp, #32]
  413510:	ldr	w8, [x8]
  413514:	cmp	w8, w9
  413518:	b.ne	41359c <ferror@plt+0x11ffc>  // b.any
  41351c:	ldr	x8, [x19, #208]
  413520:	cmp	x8, x21
  413524:	b.ls	4135a4 <ferror@plt+0x12004>  // b.plast
  413528:	mov	x28, x20
  41352c:	mov	w26, w23
  413530:	mov	x0, x22
  413534:	mov	x1, xzr
  413538:	bl	401f84 <ferror@plt+0x9e4>
  41353c:	ldr	w23, [x0]
  413540:	orr	w20, w23, #0x1
  413544:	cmp	w20, #0x25
  413548:	b.eq	413630 <ferror@plt+0x12090>  // b.none
  41354c:	ldr	x0, [x19, #288]
  413550:	mov	w1, w23
  413554:	bl	401950 <ferror@plt+0x3b0>
  413558:	ldur	x8, [x29, #-32]
  41355c:	cmp	w20, #0x5
  413560:	cset	w9, ne  // ne = any
  413564:	mov	w1, #0x1                   	// #1
  413568:	sub	x8, x8, x9
  41356c:	mov	x0, x22
  413570:	stur	x8, [x29, #-32]
  413574:	bl	401750 <ferror@plt+0x1b0>
  413578:	ldr	x8, [x19, #208]
  41357c:	cmp	x8, x21
  413580:	b.hi	413530 <ferror@plt+0x11f90>  // b.pmore
  413584:	sub	w8, w23, #0x18
  413588:	cmp	w8, #0xa
  41358c:	cset	w22, cc  // cc = lo, ul, last
  413590:	mov	w23, w26
  413594:	mov	x20, x28
  413598:	b	4135a8 <ferror@plt+0x12008>
  41359c:	mov	w27, #0x8                   	// #8
  4135a0:	b	413640 <ferror@plt+0x120a0>
  4135a4:	mov	w22, wzr
  4135a8:	ldur	x8, [x29, #-32]
  4135ac:	cmp	x8, #0x1
  4135b0:	b.ne	413630 <ferror@plt+0x12090>  // b.any
  4135b4:	tst	w20, #0xff
  4135b8:	and	w21, w20, #0xff
  4135bc:	b.eq	413600 <ferror@plt+0x12060>  // b.none
  4135c0:	ldur	w9, [x29, #-24]
  4135c4:	sub	x10, x29, #0x10
  4135c8:	mov	x8, xzr
  4135cc:	orr	x10, x10, #0x1
  4135d0:	ldrb	w11, [x10, x8]
  4135d4:	cmp	w9, w11
  4135d8:	b.eq	4135e8 <ferror@plt+0x12048>  // b.none
  4135dc:	add	x8, x8, #0x1
  4135e0:	cmp	x8, x21
  4135e4:	b.cc	4135d0 <ferror@plt+0x12030>  // b.lo, b.ul, b.last
  4135e8:	cmp	w8, w21
  4135ec:	b.eq	41360c <ferror@plt+0x1206c>  // b.none
  4135f0:	b	413618 <ferror@plt+0x12078>
  4135f4:	ldur	x8, [x29, #-48]
  4135f8:	ldr	x1, [x8]
  4135fc:	b	413634 <ferror@plt+0x12094>
  413600:	mov	w8, wzr
  413604:	cmp	w8, w21
  413608:	b.ne	413618 <ferror@plt+0x12078>  // b.any
  41360c:	mov	x0, x19
  413610:	bl	413e14 <ferror@plt+0x12874>
  413614:	tbz	w0, #0, 413630 <ferror@plt+0x12090>
  413618:	tbnz	w27, #0, 413664 <ferror@plt+0x120c4>
  41361c:	cbz	w25, 413664 <ferror@plt+0x120c4>
  413620:	ldr	x1, [x19, #16]
  413624:	mov	x26, x27
  413628:	mov	w0, #0x29                  	// #41
  41362c:	b	41367c <ferror@plt+0x120dc>
  413630:	ldr	x1, [x19, #16]
  413634:	mov	w0, #0x19                  	// #25
  413638:	bl	402bd4 <ferror@plt+0x1634>
  41363c:	mov	w27, w0
  413640:	mov	w0, w27
  413644:	ldp	x20, x19, [sp, #192]
  413648:	ldp	x22, x21, [sp, #176]
  41364c:	ldp	x24, x23, [sp, #160]
  413650:	ldp	x26, x25, [sp, #144]
  413654:	ldp	x28, x27, [sp, #128]
  413658:	ldp	x29, x30, [sp, #112]
  41365c:	add	sp, sp, #0xd0
  413660:	ret
  413664:	mov	x26, x27
  413668:	tbz	w27, #0, 413688 <ferror@plt+0x120e8>
  41366c:	cmp	w25, #0x2
  413670:	b.cc	413688 <ferror@plt+0x120e8>  // b.lo, b.ul, b.last
  413674:	ldr	x1, [x19, #16]
  413678:	mov	w0, #0x2a                  	// #42
  41367c:	bl	402bd4 <ferror@plt+0x1634>
  413680:	mov	w27, w0
  413684:	cbnz	w0, 413640 <ferror@plt+0x120a0>
  413688:	mov	w20, #0xff                  	// #255
  41368c:	mov	x25, x26
  413690:	tbnz	w25, #5, 41371c <ferror@plt+0x1217c>
  413694:	cmp	w23, #0x24
  413698:	b.eq	41371c <ferror@plt+0x1217c>  // b.none
  41369c:	cbz	w22, 4136b8 <ferror@plt+0x12118>
  4136a0:	ldr	x0, [x19, #288]
  4136a4:	mov	x1, xzr
  4136a8:	bl	401f84 <ferror@plt+0x9e4>
  4136ac:	ldrb	w8, [x0]
  4136b0:	add	w20, w8, #0xc
  4136b4:	b	4136dc <ferror@plt+0x1213c>
  4136b8:	ubfx	x8, x25, #1, #1
  4136bc:	orn	w8, w8, w24
  4136c0:	tbnz	w8, #0, 413718 <ferror@plt+0x12178>
  4136c4:	ldr	x0, [x19, #288]
  4136c8:	mov	x1, xzr
  4136cc:	bl	401f84 <ferror@plt+0x9e4>
  4136d0:	ldrb	w8, [x0]
  4136d4:	mov	w20, #0x22                  	// #34
  4136d8:	bfxil	w20, w8, #0, #1
  4136dc:	sub	w8, w20, #0x22
  4136e0:	and	w8, w8, #0xff
  4136e4:	cmp	w8, #0xb
  4136e8:	b.hi	41371c <ferror@plt+0x1217c>  // b.pmore
  4136ec:	ldr	x0, [x19, #288]
  4136f0:	mov	w1, #0x1                   	// #1
  4136f4:	bl	401750 <ferror@plt+0x1b0>
  4136f8:	ldr	x0, [x19, #288]
  4136fc:	mov	w1, w20
  413700:	bl	401950 <ferror@plt+0x3b0>
  413704:	b	41371c <ferror@plt+0x1217c>
  413708:	ldur	x8, [x29, #-48]
  41370c:	mov	w0, #0xe                   	// #14
  413710:	ldr	x1, [x8]
  413714:	b	413638 <ferror@plt+0x12098>
  413718:	mov	w20, #0xff                  	// #255
  41371c:	tbnz	w25, #1, 413740 <ferror@plt+0x121a0>
  413720:	sub	w8, w20, #0x22
  413724:	and	w8, w8, #0xff
  413728:	cmp	w8, #0xc
  41372c:	b.cc	41375c <ferror@plt+0x121bc>  // b.lo, b.ul, b.last
  413730:	tbnz	w25, #5, 41375c <ferror@plt+0x121bc>
  413734:	ldr	x0, [x19, #288]
  413738:	mov	w1, #0x4a                  	// #74
  41373c:	b	413758 <ferror@plt+0x121b8>
  413740:	cmp	w23, #0x24
  413744:	b.eq	413750 <ferror@plt+0x121b0>  // b.none
  413748:	eor	w8, w22, #0x1
  41374c:	cbz	w8, 41375c <ferror@plt+0x121bc>
  413750:	ldr	x0, [x19, #288]
  413754:	mov	w1, #0x3f                  	// #63
  413758:	bl	401950 <ferror@plt+0x3b0>
  41375c:	cbz	w21, 413788 <ferror@plt+0x121e8>
  413760:	mov	w8, #0x1                   	// #1
  413764:	sub	x9, x29, #0x10
  413768:	ldrb	w10, [x9, x8]
  41376c:	cmp	x8, x21
  413770:	b.cs	413780 <ferror@plt+0x121e0>  // b.hs, b.nlast
  413774:	cmp	w10, #0x22
  413778:	add	x8, x8, #0x1
  41377c:	b.ne	413768 <ferror@plt+0x121c8>  // b.any
  413780:	cmp	w10, #0x22
  413784:	b.eq	4137a8 <ferror@plt+0x12208>  // b.none
  413788:	ldr	w8, [x19, #32]
  41378c:	cmp	w8, #0x22
  413790:	b.ne	4137a8 <ferror@plt+0x12208>  // b.any
  413794:	mov	x0, x19
  413798:	bl	4028c0 <ferror@plt+0x1320>
  41379c:	mov	w27, w0
  4137a0:	cbz	w0, 413788 <ferror@plt+0x121e8>
  4137a4:	b	413640 <ferror@plt+0x120a0>
  4137a8:	mov	w27, wzr
  4137ac:	b	413640 <ferror@plt+0x120a0>
  4137b0:	ldur	x8, [x29, #-48]
  4137b4:	mov	w0, #0x1d                  	// #29
  4137b8:	ldr	x1, [x8]
  4137bc:	b	413638 <ferror@plt+0x12098>
  4137c0:	ldur	x8, [x29, #-48]
  4137c4:	mov	w0, #0x18                  	// #24
  4137c8:	ldr	x1, [x8]
  4137cc:	b	413638 <ferror@plt+0x12098>
  4137d0:	mov	w27, #0x6                   	// #6
  4137d4:	b	413640 <ferror@plt+0x120a0>
  4137d8:	stp	x29, x30, [sp, #-32]!
  4137dc:	adrp	x8, 418000 <ferror@plt+0x16a60>
  4137e0:	add	x8, x8, #0x6e7
  4137e4:	ldrb	w9, [x8, #4]
  4137e8:	ldr	w2, [x8]
  4137ec:	str	x19, [sp, #16]
  4137f0:	mov	x29, sp
  4137f4:	mov	x19, x0
  4137f8:	bfi	x2, x9, #32, #8
  4137fc:	bl	412a90 <ferror@plt+0x114f0>
  413800:	cmp	w0, #0x6
  413804:	b.ne	41381c <ferror@plt+0x1227c>  // b.any
  413808:	ldr	x1, [x19, #16]
  41380c:	ldr	x19, [sp, #16]
  413810:	mov	w0, #0x1a                  	// #26
  413814:	ldp	x29, x30, [sp], #32
  413818:	b	402bd4 <ferror@plt+0x1634>
  41381c:	ldr	x19, [sp, #16]
  413820:	ldp	x29, x30, [sp], #32
  413824:	ret
  413828:	stp	x29, x30, [sp, #-48]!
  41382c:	stp	x22, x21, [sp, #16]
  413830:	stp	x20, x19, [sp, #32]
  413834:	ldrb	w8, [x0, #304]
  413838:	mov	x19, x0
  41383c:	mov	x29, sp
  413840:	cbz	w8, 413944 <ferror@plt+0x123a4>
  413844:	mov	x0, x19
  413848:	bl	4028c0 <ferror@plt+0x1320>
  41384c:	cbz	w0, 413860 <ferror@plt+0x122c0>
  413850:	ldp	x20, x19, [sp, #32]
  413854:	ldp	x22, x21, [sp, #16]
  413858:	ldp	x29, x30, [sp], #48
  41385c:	ret
  413860:	ldr	w8, [x19, #32]
  413864:	strb	wzr, [x19, #304]
  413868:	cmp	w8, #0x2d
  41386c:	b.ne	413924 <ferror@plt+0x12384>  // b.any
  413870:	add	x20, x19, #0xf0
  413874:	ldp	x2, x8, [x19, #40]
  413878:	mov	x0, x20
  41387c:	sub	x1, x8, #0x1
  413880:	bl	401b70 <ferror@plt+0x5d0>
  413884:	mov	x0, x19
  413888:	bl	4028c0 <ferror@plt+0x1320>
  41388c:	cbnz	w0, 413850 <ferror@plt+0x122b0>
  413890:	ldr	w22, [x19, #32]
  413894:	cmp	w22, #0x26
  413898:	b.ne	4138d4 <ferror@plt+0x12334>  // b.any
  41389c:	mov	x0, x19
  4138a0:	bl	4028c0 <ferror@plt+0x1320>
  4138a4:	cbnz	w0, 413850 <ferror@plt+0x122b0>
  4138a8:	ldr	w8, [x19, #32]
  4138ac:	cmp	w8, #0x28
  4138b0:	b.ne	413918 <ferror@plt+0x12378>  // b.any
  4138b4:	mov	x0, x19
  4138b8:	bl	4028c0 <ferror@plt+0x1320>
  4138bc:	cbnz	w0, 413850 <ferror@plt+0x122b0>
  4138c0:	ldr	w22, [x19, #32]
  4138c4:	mov	w21, #0x1                   	// #1
  4138c8:	cmp	w22, #0x27
  4138cc:	b.eq	4138e0 <ferror@plt+0x12340>  // b.none
  4138d0:	b	4138ec <ferror@plt+0x1234c>
  4138d4:	mov	w21, wzr
  4138d8:	cmp	w22, #0x27
  4138dc:	b.ne	4138ec <ferror@plt+0x1234c>  // b.any
  4138e0:	mov	x0, x19
  4138e4:	bl	4028c0 <ferror@plt+0x1320>
  4138e8:	cbnz	w0, 413850 <ferror@plt+0x122b0>
  4138ec:	ldp	x1, x0, [x19, #280]
  4138f0:	ldr	x2, [x19, #240]
  4138f4:	ldr	x4, [x19, #16]
  4138f8:	mov	w3, w21
  4138fc:	bl	410734 <ferror@plt+0xf194>
  413900:	cbnz	w0, 413850 <ferror@plt+0x122b0>
  413904:	ldr	w8, [x19, #32]
  413908:	cmp	w8, #0x2d
  41390c:	b.eq	413874 <ferror@plt+0x122d4>  // b.none
  413910:	cmp	w22, #0x27
  413914:	b.ne	413930 <ferror@plt+0x12390>  // b.any
  413918:	ldr	x1, [x19, #16]
  41391c:	mov	w0, #0x1c                  	// #28
  413920:	b	41394c <ferror@plt+0x123ac>
  413924:	ldr	x1, [x19, #16]
  413928:	mov	w0, #0x1e                  	// #30
  41392c:	b	41394c <ferror@plt+0x123ac>
  413930:	mov	x0, x19
  413934:	bl	413e14 <ferror@plt+0x12874>
  413938:	tbz	w0, #0, 413944 <ferror@plt+0x123a4>
  41393c:	mov	w0, wzr
  413940:	b	413850 <ferror@plt+0x122b0>
  413944:	ldr	x1, [x19, #16]
  413948:	mov	w0, #0x18                  	// #24
  41394c:	ldp	x20, x19, [sp, #32]
  413950:	ldp	x22, x21, [sp, #16]
  413954:	ldp	x29, x30, [sp], #48
  413958:	b	402bd4 <ferror@plt+0x1634>
  41395c:	stp	x29, x30, [sp, #-96]!
  413960:	stp	x28, x27, [sp, #16]
  413964:	stp	x26, x25, [sp, #32]
  413968:	stp	x24, x23, [sp, #48]
  41396c:	stp	x22, x21, [sp, #64]
  413970:	stp	x20, x19, [sp, #80]
  413974:	ldr	x8, [x0, #88]
  413978:	mov	x21, x0
  41397c:	mov	x29, sp
  413980:	cmp	x8, #0x1
  413984:	b.hi	4139ac <ferror@plt+0x1240c>  // b.pmore
  413988:	ldr	x1, [x21, #16]
  41398c:	ldp	x20, x19, [sp, #80]
  413990:	ldp	x22, x21, [sp, #64]
  413994:	ldp	x24, x23, [sp, #48]
  413998:	ldp	x26, x25, [sp, #32]
  41399c:	ldp	x28, x27, [sp, #16]
  4139a0:	mov	w0, #0x18                  	// #24
  4139a4:	ldp	x29, x30, [sp], #96
  4139a8:	b	402bd4 <ferror@plt+0x1634>
  4139ac:	mov	w20, w1
  4139b0:	tbz	w1, #0, 4139d0 <ferror@plt+0x12430>
  4139b4:	mov	x0, x21
  4139b8:	bl	4028c0 <ferror@plt+0x1320>
  4139bc:	mov	w24, w0
  4139c0:	cbnz	w0, 413c40 <ferror@plt+0x126a0>
  4139c4:	mov	x0, x21
  4139c8:	bl	413e14 <ferror@plt+0x12874>
  4139cc:	tbz	w0, #0, 413988 <ferror@plt+0x123e8>
  4139d0:	add	x19, x21, #0x50
  4139d4:	mov	x0, x19
  4139d8:	mov	x1, xzr
  4139dc:	bl	401f84 <ferror@plt+0x9e4>
  4139e0:	ldrb	w8, [x0]
  4139e4:	add	x22, x21, #0xa0
  4139e8:	add	x23, x21, #0x78
  4139ec:	adrp	x26, 42c000 <ferror@plt+0x2aa60>
  4139f0:	and	w28, w8, #0x1
  4139f4:	ldr	x25, [x21, #88]
  4139f8:	eor	w27, w28, #0x1
  4139fc:	tbnz	w20, #0, 413a04 <ferror@plt+0x12464>
  413a00:	tbz	w27, #0, 413988 <ferror@plt+0x123e8>
  413a04:	mov	x0, x19
  413a08:	mov	x1, xzr
  413a0c:	bl	401f84 <ferror@plt+0x9e4>
  413a10:	ldrb	w8, [x0]
  413a14:	tbnz	w8, #5, 413a6c <ferror@plt+0x124cc>
  413a18:	mov	x0, x19
  413a1c:	mov	x1, xzr
  413a20:	bl	401f84 <ferror@plt+0x9e4>
  413a24:	ldrb	w8, [x0]
  413a28:	tbnz	w8, #7, 413aa4 <ferror@plt+0x12504>
  413a2c:	mov	x0, x19
  413a30:	mov	x1, xzr
  413a34:	bl	401f84 <ferror@plt+0x9e4>
  413a38:	ldrb	w8, [x0]
  413a3c:	tbnz	w8, #1, 413c14 <ferror@plt+0x12674>
  413a40:	mov	x0, x19
  413a44:	mov	x1, xzr
  413a48:	bl	401f84 <ferror@plt+0x9e4>
  413a4c:	ldrb	w8, [x0]
  413a50:	tbz	w8, #0, 413ae0 <ferror@plt+0x12540>
  413a54:	mov	x0, x19
  413a58:	mov	x1, xzr
  413a5c:	bl	401f84 <ferror@plt+0x9e4>
  413a60:	ldrb	w8, [x0]
  413a64:	tbz	w8, #6, 413ad4 <ferror@plt+0x12534>
  413a68:	b	413ae0 <ferror@plt+0x12540>
  413a6c:	mov	x0, x22
  413a70:	mov	x1, xzr
  413a74:	bl	401f84 <ferror@plt+0x9e4>
  413a78:	ldr	x8, [x21, #288]
  413a7c:	mov	x24, x0
  413a80:	mov	w1, #0x43                  	// #67
  413a84:	mov	x0, x8
  413a88:	bl	401950 <ferror@plt+0x3b0>
  413a8c:	ldr	x0, [x21, #288]
  413a90:	ldr	x1, [x24]
  413a94:	bl	401a10 <ferror@plt+0x470>
  413a98:	mov	w1, #0x1                   	// #1
  413a9c:	mov	x0, x22
  413aa0:	bl	401750 <ferror@plt+0x1b0>
  413aa4:	ldr	x24, [x21, #288]
  413aa8:	mov	x0, x23
  413aac:	mov	x1, xzr
  413ab0:	bl	401f84 <ferror@plt+0x9e4>
  413ab4:	ldr	x1, [x0, #8]
  413ab8:	add	x0, x24, #0x28
  413abc:	bl	401f2c <ferror@plt+0x98c>
  413ac0:	ldr	x8, [x24, #8]
  413ac4:	mov	w1, #0x1                   	// #1
  413ac8:	str	x8, [x0]
  413acc:	mov	x0, x23
  413ad0:	bl	401750 <ferror@plt+0x1b0>
  413ad4:	mov	w1, #0x1                   	// #1
  413ad8:	mov	x0, x19
  413adc:	bl	401750 <ferror@plt+0x1b0>
  413ae0:	mov	x0, x19
  413ae4:	mov	x1, xzr
  413ae8:	bl	401f84 <ferror@plt+0x9e4>
  413aec:	ldrb	w8, [x0]
  413af0:	tbz	w8, #6, 413bd0 <ferror@plt+0x12630>
  413af4:	ldr	x8, [x21, #88]
  413af8:	cmp	x25, x8
  413afc:	b.eq	413b14 <ferror@plt+0x12574>  // b.none
  413b00:	mov	x0, x19
  413b04:	mov	x1, xzr
  413b08:	bl	401f84 <ferror@plt+0x9e4>
  413b0c:	ldrb	w8, [x0]
  413b10:	tbnz	w8, #0, 413bd0 <ferror@plt+0x12630>
  413b14:	ldr	w8, [x21, #32]
  413b18:	cmp	w8, #0x22
  413b1c:	b.ne	413b30 <ferror@plt+0x12590>  // b.any
  413b20:	mov	x0, x21
  413b24:	bl	4028c0 <ferror@plt+0x1320>
  413b28:	cbz	w0, 413b14 <ferror@plt+0x12574>
  413b2c:	b	413c3c <ferror@plt+0x1269c>
  413b30:	mov	w1, #0x1                   	// #1
  413b34:	mov	x0, x19
  413b38:	bl	401750 <ferror@plt+0x1b0>
  413b3c:	ldr	x8, [x26, #584]
  413b40:	mov	x0, x19
  413b44:	mov	x1, xzr
  413b48:	ldrh	w24, [x8, #1138]
  413b4c:	bl	401f84 <ferror@plt+0x9e4>
  413b50:	ldrh	w8, [x0]
  413b54:	tbnz	w24, #2, 413b98 <ferror@plt+0x125f8>
  413b58:	orr	w8, w8, #0x100
  413b5c:	strh	w8, [x0]
  413b60:	ldr	w8, [x21, #32]
  413b64:	cmp	w8, #0x46
  413b68:	b.eq	413c68 <ferror@plt+0x126c8>  // b.none
  413b6c:	tbnz	w28, #0, 413bd0 <ferror@plt+0x12630>
  413b70:	mov	x0, x19
  413b74:	mov	x1, xzr
  413b78:	bl	401f84 <ferror@plt+0x9e4>
  413b7c:	ldrb	w8, [x0, #1]
  413b80:	bic	w8, w8, w20
  413b84:	tbnz	w8, #0, 413bd0 <ferror@plt+0x12630>
  413b88:	mov	x0, x19
  413b8c:	mov	x1, xzr
  413b90:	bl	401f84 <ferror@plt+0x9e4>
  413b94:	ldrh	w8, [x0]
  413b98:	and	w8, w8, #0xfffffeff
  413b9c:	strh	w8, [x0]
  413ba0:	ldr	x24, [x21, #288]
  413ba4:	mov	x0, x23
  413ba8:	mov	x1, xzr
  413bac:	bl	401f84 <ferror@plt+0x9e4>
  413bb0:	ldr	x1, [x0, #8]
  413bb4:	add	x0, x24, #0x28
  413bb8:	bl	401f2c <ferror@plt+0x98c>
  413bbc:	ldr	x8, [x24, #8]
  413bc0:	mov	w1, #0x1                   	// #1
  413bc4:	str	x8, [x0]
  413bc8:	mov	x0, x23
  413bcc:	bl	401750 <ferror@plt+0x1b0>
  413bd0:	ldr	x8, [x21, #88]
  413bd4:	and	w20, w20, w27
  413bd8:	cmp	x8, #0x2
  413bdc:	b.cc	413c7c <ferror@plt+0x126dc>  // b.lo, b.ul, b.last
  413be0:	mov	x0, x19
  413be4:	mov	x1, xzr
  413be8:	bl	401f84 <ferror@plt+0x9e4>
  413bec:	ldrb	w8, [x0, #1]
  413bf0:	bic	w8, w8, w20
  413bf4:	tbnz	w8, #0, 413c60 <ferror@plt+0x126c0>
  413bf8:	mov	x0, x19
  413bfc:	mov	x1, xzr
  413c00:	bl	401f84 <ferror@plt+0x9e4>
  413c04:	ldrb	w8, [x0]
  413c08:	mov	w28, wzr
  413c0c:	tbz	w8, #0, 4139f4 <ferror@plt+0x12454>
  413c10:	b	413c7c <ferror@plt+0x126dc>
  413c14:	ldr	x0, [x21, #288]
  413c18:	ldrb	w8, [x0, #216]
  413c1c:	cmp	w8, #0x0
  413c20:	mov	w8, #0x47                  	// #71
  413c24:	cinc	w1, w8, ne  // ne = any
  413c28:	bl	401950 <ferror@plt+0x3b0>
  413c2c:	mov	x0, x21
  413c30:	mov	x1, xzr
  413c34:	bl	403de4 <ferror@plt+0x2844>
  413c38:	b	413ad4 <ferror@plt+0x12534>
  413c3c:	mov	w24, w0
  413c40:	mov	w0, w24
  413c44:	ldp	x20, x19, [sp, #80]
  413c48:	ldp	x22, x21, [sp, #64]
  413c4c:	ldp	x24, x23, [sp, #48]
  413c50:	ldp	x26, x25, [sp, #32]
  413c54:	ldp	x28, x27, [sp, #16]
  413c58:	ldp	x29, x30, [sp], #96
  413c5c:	ret
  413c60:	mov	w24, wzr
  413c64:	b	413c40 <ferror@plt+0x126a0>
  413c68:	mov	x0, x21
  413c6c:	bl	413cd4 <ferror@plt+0x12734>
  413c70:	mov	w24, w0
  413c74:	and	w20, w20, w27
  413c78:	cbnz	w0, 413c90 <ferror@plt+0x126f0>
  413c7c:	ldr	x8, [x21, #88]
  413c80:	mov	w24, wzr
  413c84:	cmp	x8, #0x1
  413c88:	b.ne	413c90 <ferror@plt+0x126f0>  // b.any
  413c8c:	tbnz	w20, #0, 413988 <ferror@plt+0x123e8>
  413c90:	tbz	w20, #0, 413c40 <ferror@plt+0x126a0>
  413c94:	mov	x0, x19
  413c98:	mov	x1, xzr
  413c9c:	bl	401f84 <ferror@plt+0x9e4>
  413ca0:	ldrb	w8, [x0]
  413ca4:	tbz	w8, #0, 413c40 <ferror@plt+0x126a0>
  413ca8:	mov	x0, x19
  413cac:	mov	x1, xzr
  413cb0:	bl	401f84 <ferror@plt+0x9e4>
  413cb4:	ldrh	w8, [x0]
  413cb8:	mov	w9, #0x1e2                 	// #482
  413cbc:	tst	w8, w9
  413cc0:	b.ne	413c40 <ferror@plt+0x126a0>  // b.any
  413cc4:	mov	w1, #0x1                   	// #1
  413cc8:	mov	x0, x19
  413ccc:	bl	401750 <ferror@plt+0x1b0>
  413cd0:	b	413c40 <ferror@plt+0x126a0>
  413cd4:	sub	sp, sp, #0x60
  413cd8:	stp	x29, x30, [sp, #32]
  413cdc:	stp	x22, x21, [sp, #64]
  413ce0:	stp	x20, x19, [sp, #80]
  413ce4:	ldr	x8, [x0, #288]
  413ce8:	add	x20, x0, #0x50
  413cec:	mov	x19, x0
  413cf0:	mov	x0, x20
  413cf4:	ldr	x21, [x8, #48]
  413cf8:	mov	x1, xzr
  413cfc:	str	x23, [sp, #48]
  413d00:	add	x29, sp, #0x20
  413d04:	bl	401f84 <ferror@plt+0x9e4>
  413d08:	ldrb	w8, [x0, #1]
  413d0c:	tbnz	w8, #0, 413d30 <ferror@plt+0x12790>
  413d10:	ldr	x1, [x19, #16]
  413d14:	ldp	x20, x19, [sp, #80]
  413d18:	ldp	x22, x21, [sp, #64]
  413d1c:	ldr	x23, [sp, #48]
  413d20:	ldp	x29, x30, [sp, #32]
  413d24:	mov	w0, #0x18                  	// #24
  413d28:	add	sp, sp, #0x60
  413d2c:	b	402bd4 <ferror@plt+0x1634>
  413d30:	ldr	x0, [x19, #288]
  413d34:	mov	w1, #0x43                  	// #67
  413d38:	bl	401950 <ferror@plt+0x3b0>
  413d3c:	ldr	x0, [x19, #288]
  413d40:	mov	x1, x21
  413d44:	bl	401a10 <ferror@plt+0x470>
  413d48:	mov	x0, x20
  413d4c:	mov	x1, xzr
  413d50:	bl	401f84 <ferror@plt+0x9e4>
  413d54:	ldrh	w8, [x0]
  413d58:	add	x22, x19, #0x78
  413d5c:	mov	x1, xzr
  413d60:	and	w8, w8, #0xfffffeff
  413d64:	strh	w8, [x0]
  413d68:	ldr	x23, [x19, #288]
  413d6c:	mov	x0, x22
  413d70:	bl	401f84 <ferror@plt+0x9e4>
  413d74:	ldr	x1, [x0, #8]
  413d78:	add	x0, x23, #0x28
  413d7c:	bl	401f2c <ferror@plt+0x98c>
  413d80:	ldr	x8, [x23, #8]
  413d84:	mov	w1, #0x1                   	// #1
  413d88:	str	x8, [x0]
  413d8c:	mov	x0, x22
  413d90:	bl	401750 <ferror@plt+0x1b0>
  413d94:	add	x1, sp, #0x8
  413d98:	mov	x0, x22
  413d9c:	stp	xzr, x21, [sp, #8]
  413da0:	str	xzr, [sp, #24]
  413da4:	bl	401890 <ferror@plt+0x2f0>
  413da8:	mov	x8, #0xffffffffffffffff    	// #-1
  413dac:	str	x8, [x29, #24]
  413db0:	ldr	x8, [x19, #288]
  413db4:	add	x1, x29, #0x18
  413db8:	add	x0, x8, #0x28
  413dbc:	bl	401890 <ferror@plt+0x2f0>
  413dc0:	mov	w8, #0x80                  	// #128
  413dc4:	mov	x0, x20
  413dc8:	mov	x1, xzr
  413dcc:	strh	w8, [sp, #8]
  413dd0:	bl	401f84 <ferror@plt+0x9e4>
  413dd4:	ldrh	w8, [x0]
  413dd8:	mov	w9, #0x88                  	// #136
  413ddc:	add	x1, sp, #0x8
  413de0:	mov	x0, x20
  413de4:	and	w8, w8, #0x1c
  413de8:	orr	w8, w8, w9
  413dec:	strh	w8, [sp, #8]
  413df0:	bl	401890 <ferror@plt+0x2f0>
  413df4:	mov	x0, x19
  413df8:	bl	4028c0 <ferror@plt+0x1320>
  413dfc:	ldp	x20, x19, [sp, #80]
  413e00:	ldp	x22, x21, [sp, #64]
  413e04:	ldr	x23, [sp, #48]
  413e08:	ldp	x29, x30, [sp, #32]
  413e0c:	add	sp, sp, #0x60
  413e10:	ret
  413e14:	stp	x29, x30, [sp, #-48]!
  413e18:	stp	x22, x21, [sp, #16]
  413e1c:	stp	x20, x19, [sp, #32]
  413e20:	ldr	w9, [x0, #32]
  413e24:	mov	x19, x0
  413e28:	mov	w8, wzr
  413e2c:	mov	w0, #0x1                   	// #1
  413e30:	sub	w10, w9, #0x22
  413e34:	cmp	w10, #0x24
  413e38:	mov	x29, sp
  413e3c:	b.hi	413e8c <ferror@plt+0x128ec>  // b.pmore
  413e40:	adrp	x9, 419000 <ferror@plt+0x17a60>
  413e44:	add	x9, x9, #0x39e
  413e48:	adr	x11, 413e58 <ferror@plt+0x128b8>
  413e4c:	ldrb	w12, [x9, x10]
  413e50:	add	x11, x11, x12, lsl #2
  413e54:	br	x11
  413e58:	mov	x20, xzr
  413e5c:	add	x21, x19, #0x50
  413e60:	ldr	x8, [x19, #88]
  413e64:	cmp	x20, x8
  413e68:	b.cs	413ee8 <ferror@plt+0x12948>  // b.hs, b.nlast
  413e6c:	mov	x0, x21
  413e70:	mov	x1, x20
  413e74:	bl	401f84 <ferror@plt+0x9e4>
  413e78:	ldrb	w8, [x0]
  413e7c:	add	x20, x20, #0x1
  413e80:	tbz	w8, #0, 413e60 <ferror@plt+0x128c0>
  413e84:	mov	w8, #0x1                   	// #1
  413e88:	b	413eec <ferror@plt+0x1294c>
  413e8c:	cbnz	w9, 413eec <ferror@plt+0x1294c>
  413e90:	b	413ef0 <ferror@plt+0x12950>
  413e94:	ldr	x8, [x19, #88]
  413e98:	cbz	x8, 413eec <ferror@plt+0x1294c>
  413e9c:	mov	x20, xzr
  413ea0:	add	x21, x19, #0x50
  413ea4:	mov	w22, #0xa0                  	// #160
  413ea8:	mov	x0, x21
  413eac:	mov	x1, x20
  413eb0:	bl	401f84 <ferror@plt+0x9e4>
  413eb4:	ldrh	w8, [x0]
  413eb8:	tbz	w8, #0, 413ec8 <ferror@plt+0x12928>
  413ebc:	ldr	w9, [x19, #36]
  413ec0:	cmp	w9, #0x2b
  413ec4:	b.ne	413f00 <ferror@plt+0x12960>  // b.any
  413ec8:	ldr	x9, [x19, #88]
  413ecc:	add	x20, x20, #0x1
  413ed0:	cmp	x20, x9
  413ed4:	b.cs	413ee0 <ferror@plt+0x12940>  // b.hs, b.nlast
  413ed8:	and	w9, w8, w22
  413edc:	cbnz	w9, 413ea8 <ferror@plt+0x12908>
  413ee0:	ubfx	w8, w8, #6, #1
  413ee4:	b	413eec <ferror@plt+0x1294c>
  413ee8:	mov	w8, wzr
  413eec:	mov	w0, w8
  413ef0:	ldp	x20, x19, [sp, #32]
  413ef4:	ldp	x22, x21, [sp, #16]
  413ef8:	ldp	x29, x30, [sp], #48
  413efc:	ret
  413f00:	mov	w0, wzr
  413f04:	b	413ef0 <ferror@plt+0x12950>
  413f08:	sub	sp, sp, #0x60
  413f0c:	stp	x29, x30, [sp, #16]
  413f10:	add	x29, sp, #0x10
  413f14:	stp	x26, x25, [sp, #32]
  413f18:	stp	x24, x23, [sp, #48]
  413f1c:	stp	x22, x21, [sp, #64]
  413f20:	stp	x20, x19, [sp, #80]
  413f24:	stur	w1, [x29, #-4]
  413f28:	ldr	x8, [x0, #208]
  413f2c:	add	x21, x0, #0xc8
  413f30:	cmp	x8, x2
  413f34:	b.ls	413fd8 <ferror@plt+0x12a38>  // b.plast
  413f38:	adrp	x24, 418000 <ferror@plt+0x16a60>
  413f3c:	sub	w8, w1, #0x2
  413f40:	add	x24, x24, #0x6a9
  413f44:	ldrsb	w25, [x24, w8, uxtw]
  413f48:	mov	x19, x3
  413f4c:	mov	x20, x0
  413f50:	mov	x22, x2
  413f54:	and	w26, w25, #0x7f
  413f58:	b	413f98 <ferror@plt+0x129f8>
  413f5c:	ldr	x0, [x20, #288]
  413f60:	mov	w1, w23
  413f64:	bl	401950 <ferror@plt+0x3b0>
  413f68:	mov	w1, #0x1                   	// #1
  413f6c:	mov	x0, x21
  413f70:	bl	401750 <ferror@plt+0x1b0>
  413f74:	ldr	x8, [x19]
  413f78:	orr	w9, w23, #0x1
  413f7c:	cmp	w9, #0x5
  413f80:	cset	w9, ne  // ne = any
  413f84:	sub	x8, x8, x9
  413f88:	str	x8, [x19]
  413f8c:	ldr	x8, [x20, #208]
  413f90:	cmp	x8, x22
  413f94:	b.ls	413fd8 <ferror@plt+0x12a38>  // b.plast
  413f98:	mov	x0, x21
  413f9c:	mov	x1, xzr
  413fa0:	bl	401f84 <ferror@plt+0x9e4>
  413fa4:	ldr	w23, [x0]
  413fa8:	cmp	w23, #0x24
  413fac:	b.eq	413fd8 <ferror@plt+0x12a38>  // b.none
  413fb0:	sub	w8, w23, #0x2
  413fb4:	ldrb	w9, [x24, w8, uxtw]
  413fb8:	cmp	w25, #0x0
  413fbc:	cset	w8, lt  // lt = tstop
  413fc0:	and	w9, w9, #0x7f
  413fc4:	cmp	w9, w26
  413fc8:	cset	w9, eq  // eq = none
  413fcc:	b.cc	413f5c <ferror@plt+0x129bc>  // b.lo, b.ul, b.last
  413fd0:	and	w8, w8, w9
  413fd4:	cbnz	w8, 413f5c <ferror@plt+0x129bc>
  413fd8:	sub	x1, x29, #0x4
  413fdc:	mov	x0, x21
  413fe0:	bl	401890 <ferror@plt+0x2f0>
  413fe4:	ldp	x20, x19, [sp, #80]
  413fe8:	ldp	x22, x21, [sp, #64]
  413fec:	ldp	x24, x23, [sp, #48]
  413ff0:	ldp	x26, x25, [sp, #32]
  413ff4:	ldp	x29, x30, [sp, #16]
  413ff8:	add	sp, sp, #0x60
  413ffc:	ret
  414000:	sub	sp, sp, #0x50
  414004:	stp	x29, x30, [sp, #16]
  414008:	stp	x24, x23, [sp, #32]
  41400c:	stp	x22, x21, [sp, #48]
  414010:	stp	x20, x19, [sp, #64]
  414014:	mov	x20, x0
  414018:	ldr	x0, [x0, #40]
  41401c:	add	x29, sp, #0x10
  414020:	mov	w24, w3
  414024:	mov	x22, x2
  414028:	mov	x21, x1
  41402c:	bl	402eb0 <ferror@plt+0x1910>
  414030:	mov	x19, x0
  414034:	mov	x0, x20
  414038:	bl	4028c0 <ferror@plt+0x1320>
  41403c:	mov	w23, w0
  414040:	cbz	w0, 414068 <ferror@plt+0x12ac8>
  414044:	mov	x0, x19
  414048:	bl	401480 <free@plt>
  41404c:	mov	w0, w23
  414050:	ldp	x20, x19, [sp, #64]
  414054:	ldp	x22, x21, [sp, #48]
  414058:	ldp	x24, x23, [sp, #32]
  41405c:	ldp	x29, x30, [sp, #16]
  414060:	add	sp, sp, #0x50
  414064:	ret
  414068:	ldr	w8, [x20, #32]
  41406c:	cmp	w8, #0x24
  414070:	b.eq	4140a8 <ferror@plt+0x12b08>  // b.none
  414074:	cmp	w8, #0x26
  414078:	b.ne	4140d4 <ferror@plt+0x12b34>  // b.any
  41407c:	mov	x0, x20
  414080:	bl	4028c0 <ferror@plt+0x1320>
  414084:	mov	w23, w0
  414088:	cbnz	w0, 414044 <ferror@plt+0x12aa4>
  41408c:	ldr	w8, [x20, #32]
  414090:	cmp	w8, #0x28
  414094:	b.ne	414108 <ferror@plt+0x12b68>  // b.any
  414098:	tbnz	w24, #4, 4141b8 <ferror@plt+0x12c18>
  41409c:	ldr	x1, [x20, #16]
  4140a0:	mov	w0, #0x19                  	// #25
  4140a4:	b	41416c <ferror@plt+0x12bcc>
  4140a8:	tbnz	w24, #2, 414164 <ferror@plt+0x12bc4>
  4140ac:	mov	w8, #0x45                  	// #69
  4140b0:	mov	x0, x20
  4140b4:	mov	w1, w24
  4140b8:	str	w8, [x21]
  4140bc:	strb	wzr, [x22]
  4140c0:	str	x19, [sp]
  4140c4:	bl	414234 <ferror@plt+0x12c94>
  4140c8:	cbz	w0, 414178 <ferror@plt+0x12bd8>
  4140cc:	mov	w23, w0
  4140d0:	b	414044 <ferror@plt+0x12aa4>
  4140d4:	mov	w8, #0x2f                  	// #47
  4140d8:	mov	w9, #0x1                   	// #1
  4140dc:	str	w8, [x21]
  4140e0:	strb	w9, [x22]
  4140e4:	ldr	x0, [x20, #288]
  4140e8:	mov	w1, #0x2f                  	// #47
  4140ec:	bl	401950 <ferror@plt+0x3b0>
  4140f0:	mov	w2, #0x1                   	// #1
  4140f4:	mov	x0, x20
  4140f8:	mov	x1, x19
  4140fc:	bl	403e14 <ferror@plt+0x2874>
  414100:	mov	w23, wzr
  414104:	b	414044 <ferror@plt+0x12aa4>
  414108:	adrp	x8, 418000 <ferror@plt+0x16a60>
  41410c:	add	x8, x8, #0x6dd
  414110:	ldrb	w9, [x8, #4]
  414114:	ldr	w2, [x8]
  414118:	and	w8, w24, #0xfffffffc
  41411c:	orr	w1, w8, #0x20
  414120:	mov	x0, x20
  414124:	bfi	x2, x9, #32, #8
  414128:	bl	412a90 <ferror@plt+0x114f0>
  41412c:	mov	w23, w0
  414130:	cmp	w0, #0x6
  414134:	b.ne	414148 <ferror@plt+0x12ba8>  // b.any
  414138:	ldr	x1, [x20, #16]
  41413c:	mov	w0, #0x1a                  	// #26
  414140:	bl	402bd4 <ferror@plt+0x1634>
  414144:	mov	w23, w0
  414148:	cbnz	w23, 414044 <ferror@plt+0x12aa4>
  41414c:	ldr	w8, [x20, #32]
  414150:	cmp	w8, #0x28
  414154:	b.ne	414164 <ferror@plt+0x12bc4>  // b.any
  414158:	mov	w8, #0x1                   	// #1
  41415c:	mov	w9, #0x30                  	// #48
  414160:	b	4141c0 <ferror@plt+0x12c20>
  414164:	ldr	x1, [x20, #16]
  414168:	mov	w0, #0x18                  	// #24
  41416c:	bl	402bd4 <ferror@plt+0x1634>
  414170:	mov	w23, w0
  414174:	b	414044 <ferror@plt+0x12aa4>
  414178:	ldr	x8, [x20, #280]
  41417c:	mov	x1, sp
  414180:	add	x0, x8, #0x108
  414184:	bl	4021fc <ferror@plt+0xc5c>
  414188:	cmn	x0, #0x1
  41418c:	b.eq	4141f8 <ferror@plt+0x12c58>  // b.none
  414190:	mov	x21, x0
  414194:	mov	x0, x19
  414198:	bl	401480 <free@plt>
  41419c:	ldr	x8, [x20, #280]
  4141a0:	mov	x1, x21
  4141a4:	add	x0, x8, #0x108
  4141a8:	bl	401f2c <ferror@plt+0x98c>
  4141ac:	ldr	x19, [x0, #8]
  4141b0:	ldr	x0, [x20, #288]
  4141b4:	b	41421c <ferror@plt+0x12c7c>
  4141b8:	mov	w8, wzr
  4141bc:	mov	w9, #0x31                  	// #49
  4141c0:	mov	x0, x20
  4141c4:	str	w9, [x21]
  4141c8:	strb	w8, [x22]
  4141cc:	bl	4028c0 <ferror@plt+0x1320>
  4141d0:	mov	w23, w0
  4141d4:	cbnz	w0, 414044 <ferror@plt+0x12aa4>
  4141d8:	ldr	x0, [x20, #288]
  4141dc:	ldr	w1, [x21]
  4141e0:	bl	401950 <ferror@plt+0x3b0>
  4141e4:	mov	x0, x20
  4141e8:	mov	x1, x19
  4141ec:	mov	w2, wzr
  4141f0:	bl	403e14 <ferror@plt+0x2874>
  4141f4:	b	414044 <ferror@plt+0x12aa4>
  4141f8:	ldr	x0, [x20, #280]
  4141fc:	mov	x1, x19
  414200:	bl	40ce8c <ferror@plt+0xb8ec>
  414204:	ldr	x8, [x20, #280]
  414208:	ldr	x1, [x20, #296]
  41420c:	mov	x19, x0
  414210:	add	x0, x8, #0xe0
  414214:	bl	401f2c <ferror@plt+0x98c>
  414218:	str	x0, [x20, #288]
  41421c:	mov	x1, x19
  414220:	bl	401a10 <ferror@plt+0x470>
  414224:	mov	x0, x20
  414228:	bl	4028c0 <ferror@plt+0x1320>
  41422c:	mov	w23, w0
  414230:	b	41404c <ferror@plt+0x12aac>
  414234:	stp	x29, x30, [sp, #-64]!
  414238:	str	x23, [sp, #16]
  41423c:	stp	x22, x21, [sp, #32]
  414240:	stp	x20, x19, [sp, #48]
  414244:	mov	x29, sp
  414248:	mov	w21, w1
  41424c:	mov	x19, x0
  414250:	bl	4028c0 <ferror@plt+0x1320>
  414254:	cbnz	w0, 414284 <ferror@plt+0x12ce4>
  414258:	ldr	w8, [x19, #32]
  41425c:	cmp	w8, #0x25
  414260:	b.ne	414298 <ferror@plt+0x12cf8>  // b.any
  414264:	mov	x20, xzr
  414268:	ldr	x0, [x19, #288]
  41426c:	mov	w1, #0x45                  	// #69
  414270:	bl	401950 <ferror@plt+0x3b0>
  414274:	ldr	x0, [x19, #288]
  414278:	mov	x1, x20
  41427c:	bl	401a10 <ferror@plt+0x470>
  414280:	mov	w0, wzr
  414284:	ldp	x20, x19, [sp, #48]
  414288:	ldp	x22, x21, [sp, #32]
  41428c:	ldr	x23, [sp, #16]
  414290:	ldp	x29, x30, [sp], #64
  414294:	ret
  414298:	adrp	x8, 418000 <ferror@plt+0x16a60>
  41429c:	add	x8, x8, #0x6ce
  4142a0:	ldrb	w9, [x8, #4]
  4142a4:	ldr	w22, [x8]
  4142a8:	mov	x20, xzr
  4142ac:	bfi	x22, x9, #32, #8
  4142b0:	b	4142c0 <ferror@plt+0x12d20>
  4142b4:	cmp	w8, #0x25
  4142b8:	add	x20, x20, #0x1
  4142bc:	b.eq	414314 <ferror@plt+0x12d74>  // b.none
  4142c0:	and	w8, w21, #0xfffffffc
  4142c4:	orr	w21, w8, #0x30
  4142c8:	mov	x0, x19
  4142cc:	mov	w1, w21
  4142d0:	mov	x2, x22
  4142d4:	bl	412a90 <ferror@plt+0x114f0>
  4142d8:	cmp	w0, #0x6
  4142dc:	b.ne	4142ec <ferror@plt+0x12d4c>  // b.any
  4142e0:	ldr	x1, [x19, #16]
  4142e4:	mov	w0, #0x1a                  	// #26
  4142e8:	bl	402bd4 <ferror@plt+0x1634>
  4142ec:	cbnz	w0, 414284 <ferror@plt+0x12ce4>
  4142f0:	ldr	w23, [x19, #32]
  4142f4:	cmp	w23, #0x27
  4142f8:	mov	w8, w23
  4142fc:	b.ne	4142b4 <ferror@plt+0x12d14>  // b.any
  414300:	mov	x0, x19
  414304:	bl	4028c0 <ferror@plt+0x1320>
  414308:	cbnz	w0, 414284 <ferror@plt+0x12ce4>
  41430c:	ldr	w8, [x19, #32]
  414310:	b	4142b4 <ferror@plt+0x12d14>
  414314:	cmp	w23, #0x27
  414318:	b.ne	414268 <ferror@plt+0x12cc8>  // b.any
  41431c:	ldr	x1, [x19, #16]
  414320:	ldp	x20, x19, [sp, #48]
  414324:	ldp	x22, x21, [sp, #32]
  414328:	ldr	x23, [sp, #16]
  41432c:	mov	w0, #0x18                  	// #24
  414330:	ldp	x29, x30, [sp], #64
  414334:	b	402bd4 <ferror@plt+0x1634>
  414338:	stp	x29, x30, [sp, #-96]!
  41433c:	stp	x28, x27, [sp, #16]
  414340:	stp	x26, x25, [sp, #32]
  414344:	stp	x24, x23, [sp, #48]
  414348:	stp	x22, x21, [sp, #64]
  41434c:	stp	x20, x19, [sp, #80]
  414350:	mov	x29, sp
  414354:	sub	sp, sp, #0x1, lsl #12
  414358:	sub	sp, sp, #0x50
  41435c:	adrp	x28, 42c000 <ferror@plt+0x2aa60>
  414360:	ldr	x8, [x28, #584]
  414364:	mov	x21, x2
  414368:	mov	x19, x1
  41436c:	ldrb	w9, [x8, #1139]
  414370:	tbz	w9, #0, 41437c <ferror@plt+0x12ddc>
  414374:	ldrb	w8, [x8, #1778]
  414378:	cbz	w8, 4143a8 <ferror@plt+0x12e08>
  41437c:	mov	x0, x19
  414380:	mov	x1, x21
  414384:	add	sp, sp, #0x1, lsl #12
  414388:	add	sp, sp, #0x50
  41438c:	ldp	x20, x19, [sp, #80]
  414390:	ldp	x22, x21, [sp, #64]
  414394:	ldp	x24, x23, [sp, #48]
  414398:	ldp	x26, x25, [sp, #32]
  41439c:	ldp	x28, x27, [sp, #16]
  4143a0:	ldp	x29, x30, [sp], #96
  4143a4:	b	404274 <ferror@plt+0x2cd4>
  4143a8:	ldrb	w8, [x0, #513]
  4143ac:	mov	x20, x0
  4143b0:	cbz	w8, 4143f4 <ferror@plt+0x12e54>
  4143b4:	mov	x0, x20
  4143b8:	bl	41555c <ferror@plt+0x13fbc>
  4143bc:	mov	w23, w0
  4143c0:	cbz	w0, 414478 <ferror@plt+0x12ed8>
  4143c4:	add	x1, x20, #0xf0
  4143c8:	add	x4, x20, #0x170
  4143cc:	add	x5, x20, #0x180
  4143d0:	mov	w0, #0x1                   	// #1
  4143d4:	mov	x2, xzr
  4143d8:	mov	x3, xzr
  4143dc:	mov	w21, #0x1                   	// #1
  4143e0:	bl	401380 <pselect@plt>
  4143e4:	cmp	w0, #0x1
  4143e8:	b.lt	414558 <ferror@plt+0x12fb8>  // b.tstop
  4143ec:	strb	w21, [x20, #512]
  4143f0:	b	4145ac <ferror@plt+0x1300c>
  4143f4:	add	x22, x20, #0xb0
  4143f8:	mov	w0, wzr
  4143fc:	mov	x1, x22
  414400:	bl	4012d0 <tcgetattr@plt>
  414404:	cmn	w0, #0x1
  414408:	b.eq	4145d4 <ferror@plt+0x13034>  // b.none
  41440c:	ldp	q1, q0, [x22]
  414410:	ldr	q2, [x22, #32]
  414414:	ldur	q3, [x22, #44]
  414418:	mov	w8, #0xffff7ff4            	// #-32780
  41441c:	stp	q1, q0, [sp, #48]
  414420:	ldr	d1, [sp, #56]
  414424:	ldr	w9, [sp, #48]
  414428:	dup	v0.2s, w8
  41442c:	mov	w8, #0xfffffacd            	// #-1331
  414430:	and	v0.8b, v1.8b, v0.8b
  414434:	and	w8, w9, w8
  414438:	orr	v1.2s, #0x30
  41443c:	mov	w9, #0x100                 	// #256
  414440:	mov	v1.s[1], v0.s[1]
  414444:	add	x2, sp, #0x30
  414448:	mov	w1, #0x2                   	// #2
  41444c:	mov	w0, wzr
  414450:	stur	q3, [sp, #92]
  414454:	str	q2, [sp, #80]
  414458:	str	w8, [sp, #48]
  41445c:	str	d1, [sp, #56]
  414460:	strh	w9, [sp, #70]
  414464:	bl	4014f0 <tcsetattr@plt>
  414468:	tbnz	w0, #31, 4145d4 <ferror@plt+0x13034>
  41446c:	mov	w8, #0x1                   	// #1
  414470:	strb	w8, [x20, #513]
  414474:	b	4143b4 <ferror@plt+0x12e14>
  414478:	ldr	x8, [x28, #584]
  41447c:	ldrh	w9, [x8, #1138]
  414480:	tbnz	w9, #7, 414714 <ferror@plt+0x13174>
  414484:	tst	x9, #0x6
  414488:	b.ne	414714 <ferror@plt+0x13174>  // b.any
  41448c:	ldrb	w8, [x8, #1141]
  414490:	cbz	w8, 414714 <ferror@plt+0x13174>
  414494:	mov	x0, x21
  414498:	str	x21, [x20, #120]
  41449c:	bl	401270 <strlen@plt>
  4144a0:	mov	x2, x0
  4144a4:	str	x0, [x20, #128]
  4144a8:	cbz	x0, 4146f4 <ferror@plt+0x13154>
  4144ac:	mov	w11, #0x3                   	// #3
  4144b0:	mov	x8, xzr
  4144b4:	mov	x22, xzr
  4144b8:	mov	w9, #0x5b1b                	// #23323
  4144bc:	mov	w10, #0x1                   	// #1
  4144c0:	movk	w11, #0x408, lsl #16
  4144c4:	add	x12, sp, #0x30
  4144c8:	b	4144ec <ferror@plt+0x12f4c>
  4144cc:	ldrb	w13, [x14]
  4144d0:	add	x14, x22, #0x1
  4144d4:	strb	w13, [x12, x22]
  4144d8:	mov	x22, x14
  4144dc:	mov	w13, #0x1                   	// #1
  4144e0:	add	x8, x13, x8
  4144e4:	cmp	x8, x2
  4144e8:	b.cs	4146b8 <ferror@plt+0x13118>  // b.hs, b.nlast
  4144ec:	sub	x13, x2, x8
  4144f0:	cmp	x13, #0x3
  4144f4:	add	x14, x21, x8
  4144f8:	b.cc	4144cc <ferror@plt+0x12f2c>  // b.lo, b.ul, b.last
  4144fc:	ldrh	w15, [x14]
  414500:	cmp	w15, w9
  414504:	b.ne	4144cc <ferror@plt+0x12f2c>  // b.any
  414508:	mov	w16, #0x2                   	// #2
  41450c:	cmp	x13, x16
  414510:	b.eq	4144cc <ferror@plt+0x12f2c>  // b.none
  414514:	mov	x15, x16
  414518:	ldrb	w16, [x14, x16]
  41451c:	cmp	w16, #0x49
  414520:	b.eq	414534 <ferror@plt+0x12f94>  // b.none
  414524:	sub	w17, w16, #0x41
  414528:	and	w17, w17, #0xff
  41452c:	cmp	w17, #0xb
  414530:	b.cc	414550 <ferror@plt+0x12fb0>  // b.lo, b.ul, b.last
  414534:	sub	w17, w16, #0x53
  414538:	cmp	w17, #0x1a
  41453c:	add	x16, x15, #0x1
  414540:	b.hi	41450c <ferror@plt+0x12f6c>  // b.pmore
  414544:	lsl	w17, w10, w17
  414548:	tst	w17, w11
  41454c:	b.eq	41450c <ferror@plt+0x12f6c>  // b.none
  414550:	add	x13, x15, #0x1
  414554:	b	4144e0 <ferror@plt+0x12f40>
  414558:	add	x2, sp, #0x30
  41455c:	mov	w1, #0x541b                	// #21531
  414560:	mov	w0, wzr
  414564:	bl	401580 <ioctl@plt>
  414568:	ldr	w8, [sp, #48]
  41456c:	cmp	w0, #0x0
  414570:	cset	w9, ge  // ge = tcont
  414574:	cmp	w8, #0x0
  414578:	cset	w8, gt
  41457c:	and	w8, w9, w8
  414580:	strb	w8, [x20, #512]
  414584:	tbnz	w8, #0, 4145ac <ferror@plt+0x1300c>
  414588:	ldrb	w8, [x20, #513]
  41458c:	cbz	w8, 4145ac <ferror@plt+0x1300c>
  414590:	add	x2, x20, #0xb0
  414594:	mov	w1, #0x2                   	// #2
  414598:	mov	w0, wzr
  41459c:	bl	4014f0 <tcsetattr@plt>
  4145a0:	cmn	w0, #0x1
  4145a4:	b.eq	4145ac <ferror@plt+0x1300c>  // b.none
  4145a8:	strb	wzr, [x20, #513]
  4145ac:	cbnz	w23, 4145fc <ferror@plt+0x1305c>
  4145b0:	adrp	x1, 416000 <ferror@plt+0x14a60>
  4145b4:	add	x1, x1, #0x256
  4145b8:	mov	w0, #0x2                   	// #2
  4145bc:	mov	w2, #0x1                   	// #1
  4145c0:	bl	401400 <write@plt>
  4145c4:	cmp	x0, #0x1
  4145c8:	b.ne	4145ec <ferror@plt+0x1304c>  // b.any
  4145cc:	mov	w23, wzr
  4145d0:	b	414608 <ferror@plt+0x13068>
  4145d4:	mov	w0, #0x5                   	// #5
  4145d8:	mov	x1, xzr
  4145dc:	bl	402bd4 <ferror@plt+0x1634>
  4145e0:	mov	w23, w0
  4145e4:	cbnz	w0, 4145fc <ferror@plt+0x1305c>
  4145e8:	b	4143b4 <ferror@plt+0x12e14>
  4145ec:	mov	w0, #0x5                   	// #5
  4145f0:	mov	x1, xzr
  4145f4:	bl	402bd4 <ferror@plt+0x1634>
  4145f8:	mov	w23, w0
  4145fc:	cmp	w23, #0x5
  414600:	b.eq	414608 <ferror@plt+0x13068>  // b.none
  414604:	cbnz	w23, 414690 <ferror@plt+0x130f0>
  414608:	ldp	x2, x8, [x20]
  41460c:	mov	x0, x19
  414610:	sub	x1, x8, #0x1
  414614:	bl	401b70 <ferror@plt+0x5d0>
  414618:	ldr	x0, [x20]
  41461c:	bl	402eb0 <ferror@plt+0x1910>
  414620:	str	x0, [sp, #48]
  414624:	ldr	x8, [x20, #48]
  414628:	add	x21, x20, #0x28
  41462c:	cbz	x8, 414668 <ferror@plt+0x130c8>
  414630:	mov	x22, x0
  414634:	mov	x0, x21
  414638:	mov	x1, xzr
  41463c:	bl	401f84 <ferror@plt+0x9e4>
  414640:	ldr	x0, [x0]
  414644:	mov	x1, x22
  414648:	bl	401450 <strcmp@plt>
  41464c:	cbz	w0, 414678 <ferror@plt+0x130d8>
  414650:	ldr	x8, [x20, #48]
  414654:	cmp	x8, #0x80
  414658:	b.ne	414668 <ferror@plt+0x130c8>  // b.any
  41465c:	mov	x0, x21
  414660:	mov	x1, xzr
  414664:	bl	401ed0 <ferror@plt+0x930>
  414668:	add	x1, sp, #0x30
  41466c:	mov	x0, x21
  414670:	bl	401890 <ferror@plt+0x2f0>
  414674:	b	414680 <ferror@plt+0x130e0>
  414678:	mov	x0, x22
  41467c:	bl	401480 <free@plt>
  414680:	adrp	x1, 416000 <ferror@plt+0x14a60>
  414684:	add	x1, x1, #0x256
  414688:	mov	x0, x19
  41468c:	bl	401cd0 <ferror@plt+0x730>
  414690:	mov	w0, w23
  414694:	add	sp, sp, #0x1, lsl #12
  414698:	add	sp, sp, #0x50
  41469c:	ldp	x20, x19, [sp, #80]
  4146a0:	ldp	x22, x21, [sp, #64]
  4146a4:	ldp	x24, x23, [sp, #48]
  4146a8:	ldp	x26, x25, [sp, #32]
  4146ac:	ldp	x28, x27, [sp, #16]
  4146b0:	ldp	x29, x30, [sp], #96
  4146b4:	ret
  4146b8:	mov	x24, xzr
  4146bc:	cbz	x22, 4146f8 <ferror@plt+0x13158>
  4146c0:	mov	x23, xzr
  4146c4:	add	x0, sp, #0x30
  4146c8:	sub	x3, x29, #0x20
  4146cc:	mov	x1, x22
  4146d0:	mov	x2, x23
  4146d4:	bl	415d50 <ferror@plt+0x147b0>
  4146d8:	ldur	x8, [x29, #-32]
  4146dc:	add	x23, x0, x23
  4146e0:	cmp	x23, x22
  4146e4:	add	x24, x8, x24
  4146e8:	b.cc	4146c4 <ferror@plt+0x13124>  // b.lo, b.ul, b.last
  4146ec:	ldr	x2, [x20, #128]
  4146f0:	b	4146f8 <ferror@plt+0x13158>
  4146f4:	mov	x24, xzr
  4146f8:	mov	w0, #0x2                   	// #2
  4146fc:	mov	x1, x21
  414700:	str	x24, [x20, #136]
  414704:	bl	401400 <write@plt>
  414708:	ldr	x8, [x20, #128]
  41470c:	cmp	x0, x8
  414710:	b.ne	415360 <ferror@plt+0x13dc0>  // b.any
  414714:	add	x8, sp, #0x30
  414718:	adrp	x11, 416000 <ferror@plt+0x14a60>
  41471c:	adrp	x10, 418000 <ferror@plt+0x16a60>
  414720:	orr	x25, x8, #0x1
  414724:	ldr	x8, [x11, #2000]
  414728:	ldr	x10, [x10, #2296]
  41472c:	sub	x9, x29, #0x20
  414730:	sub	x26, x29, #0x20
  414734:	add	x22, x20, #0x90
  414738:	mov	w24, #0x415e                	// #16734
  41473c:	orr	x11, x9, #0x1
  414740:	orr	x9, x9, #0x2
  414744:	str	x8, [sp, #40]
  414748:	add	x8, x8, #0x1
  41474c:	stp	x11, x10, [sp, #16]
  414750:	str	x9, [sp, #8]
  414754:	str	x8, [sp, #32]
  414758:	b	41478c <ferror@plt+0x131ec>
  41475c:	ldr	x8, [x20, #8]
  414760:	ldr	x9, [x20, #144]
  414764:	mov	x0, x20
  414768:	sub	x1, x8, x9
  41476c:	bl	401750 <ferror@plt+0x1b0>
  414770:	mov	x0, x20
  414774:	mov	w1, wzr
  414778:	bl	401950 <ferror@plt+0x3b0>
  41477c:	mov	x0, x20
  414780:	bl	415968 <ferror@plt+0x143c8>
  414784:	mov	w23, w0
  414788:	cbnz	w0, 4143c4 <ferror@plt+0x12e24>
  41478c:	add	x1, sp, #0x30
  414790:	mov	w2, #0x1                   	// #1
  414794:	mov	w0, wzr
  414798:	bl	4014e0 <read@plt>
  41479c:	cmp	x0, #0x1
  4147a0:	b.lt	414808 <ferror@plt+0x13268>  // b.tstop
  4147a4:	ldrb	w8, [sp, #48]
  4147a8:	tbz	w8, #7, 4147f8 <ferror@plt+0x13258>
  4147ac:	and	w9, w8, #0xe0
  4147b0:	cmp	w9, #0xc0
  4147b4:	b.ne	4147c0 <ferror@plt+0x13220>  // b.any
  4147b8:	mov	w2, #0x1                   	// #1
  4147bc:	b	4147e4 <ferror@plt+0x13244>
  4147c0:	and	w9, w8, #0xf0
  4147c4:	cmp	w9, #0xe0
  4147c8:	b.ne	4147d4 <ferror@plt+0x13234>  // b.any
  4147cc:	mov	w2, #0x2                   	// #2
  4147d0:	b	4147e4 <ferror@plt+0x13244>
  4147d4:	and	w8, w8, #0xf8
  4147d8:	cmp	w8, #0xf0
  4147dc:	b.ne	41480c <ferror@plt+0x1326c>  // b.any
  4147e0:	mov	w2, #0x3                   	// #3
  4147e4:	mov	w0, wzr
  4147e8:	mov	x1, x25
  4147ec:	bl	4014e0 <read@plt>
  4147f0:	cmp	x0, #0x1
  4147f4:	b.lt	414808 <ferror@plt+0x13268>  // b.tstop
  4147f8:	ldrb	w21, [sp, #48]
  4147fc:	tbnz	w21, #7, 414838 <ferror@plt+0x13298>
  414800:	mov	w2, #0x1                   	// #1
  414804:	b	4148bc <ferror@plt+0x1331c>
  414808:	tbz	x0, #63, 415358 <ferror@plt+0x13db8>
  41480c:	mov	w0, #0x5                   	// #5
  414810:	mov	x1, xzr
  414814:	bl	402bd4 <ferror@plt+0x1634>
  414818:	mov	x2, xzr
  41481c:	cbnz	w0, 415350 <ferror@plt+0x13db0>
  414820:	add	x1, sp, #0x30
  414824:	mov	x0, x20
  414828:	bl	4156c4 <ferror@plt+0x14124>
  41482c:	mov	w23, w0
  414830:	cbz	w0, 41478c <ferror@plt+0x131ec>
  414834:	b	4143c4 <ferror@plt+0x12e24>
  414838:	and	w8, w21, #0xe0
  41483c:	cmp	w8, #0xc0
  414840:	b.ne	41485c <ferror@plt+0x132bc>  // b.any
  414844:	ldrb	w8, [sp, #49]
  414848:	mov	w2, #0x2                   	// #2
  41484c:	and	w8, w8, #0x3f
  414850:	bfi	w8, w21, #6, #5
  414854:	mov	w21, w8
  414858:	b	4148bc <ferror@plt+0x1331c>
  41485c:	and	w8, w21, #0xf0
  414860:	cmp	w8, #0xe0
  414864:	b.ne	414888 <ferror@plt+0x132e8>  // b.any
  414868:	ldrb	w8, [sp, #49]
  41486c:	ldrb	w9, [sp, #50]
  414870:	ubfiz	w21, w21, #12, #4
  414874:	mov	w2, #0x3                   	// #3
  414878:	and	w8, w8, #0x3f
  41487c:	bfi	w21, w8, #6, #6
  414880:	bfxil	w21, w9, #0, #6
  414884:	b	4148bc <ferror@plt+0x1331c>
  414888:	and	w8, w21, #0xf8
  41488c:	cmp	w8, #0xf0
  414890:	b.ne	414948 <ferror@plt+0x133a8>  // b.any
  414894:	ldrb	w8, [sp, #49]
  414898:	ldrb	w9, [sp, #50]
  41489c:	ldrb	w10, [sp, #51]
  4148a0:	ubfiz	w21, w21, #18, #3
  4148a4:	and	w8, w8, #0x3f
  4148a8:	and	w9, w9, #0x3f
  4148ac:	bfi	w21, w8, #12, #6
  4148b0:	bfi	w21, w9, #6, #6
  4148b4:	bfxil	w21, w10, #0, #6
  4148b8:	mov	w2, #0x4                   	// #4
  4148bc:	sub	w8, w21, #0x1
  4148c0:	cmp	w8, #0x7e
  4148c4:	b.hi	414a70 <ferror@plt+0x134d0>  // b.pmore
  4148c8:	adrp	x11, 419000 <ferror@plt+0x17a60>
  4148cc:	add	x11, x11, #0x4e8
  4148d0:	adr	x9, 4143c4 <ferror@plt+0x12e24>
  4148d4:	ldrh	w10, [x11, x8, lsl #1]
  4148d8:	add	x9, x9, x10, lsl #2
  4148dc:	mov	w23, #0x5                   	// #5
  4148e0:	br	x9
  4148e4:	ldr	x21, [x20, #144]
  4148e8:	mov	w23, wzr
  4148ec:	cbz	x21, 414ea0 <ferror@plt+0x13900>
  4148f0:	ldr	x8, [x20, #8]
  4148f4:	sub	x27, x8, #0x1
  4148f8:	cbz	x27, 414ea0 <ferror@plt+0x13900>
  4148fc:	ldr	x23, [x20]
  414900:	mov	x1, x21
  414904:	mov	x0, x23
  414908:	bl	415ff4 <ferror@plt+0x14a54>
  41490c:	add	x1, x23, x21
  414910:	mov	x24, x0
  414914:	sub	x0, x1, x0
  414918:	sub	x2, x27, x21
  41491c:	bl	401260 <memmove@plt>
  414920:	ldr	x8, [x20, #144]
  414924:	ldp	x10, x9, [x20]
  414928:	sub	x8, x8, x24
  41492c:	sub	x9, x9, x24
  414930:	str	x8, [x20, #144]
  414934:	add	x8, x9, x10
  414938:	mov	w24, #0x415e                	// #16734
  41493c:	str	x9, [x20, #8]
  414940:	sturb	wzr, [x8, #-1]
  414944:	b	41477c <ferror@plt+0x131dc>
  414948:	mov	w2, #0x1                   	// #1
  41494c:	b	414820 <ferror@plt+0x13280>
  414950:	ldr	x8, [x22]
  414954:	cbnz	x8, 414c4c <ferror@plt+0x136ac>
  414958:	mov	w23, wzr
  41495c:	cbz	wzr, 41478c <ferror@plt+0x131ec>
  414960:	b	4143c4 <ferror@plt+0x12e24>
  414964:	ldr	x21, [x22]
  414968:	cbz	x21, 414dc4 <ferror@plt+0x13824>
  41496c:	ldr	x0, [x20]
  414970:	mov	x1, x21
  414974:	bl	415ff4 <ferror@plt+0x14a54>
  414978:	sub	x8, x21, x0
  41497c:	b	414a48 <ferror@plt+0x134a8>
  414980:	mov	w8, #0x43                  	// #67
  414984:	sub	x1, x29, #0x20
  414988:	mov	x0, x20
  41498c:	sturh	w24, [x29, #-32]
  414990:	strb	wzr, [x26, #2]
  414994:	strb	w8, [x26, #1]
  414998:	bl	401cd0 <ferror@plt+0x730>
  41499c:	mov	x0, x20
  4149a0:	bl	415968 <ferror@plt+0x143c8>
  4149a4:	cbnz	w0, 415350 <ferror@plt+0x13db0>
  4149a8:	mov	w1, #0x3                   	// #3
  4149ac:	mov	x0, x20
  4149b0:	bl	401750 <ferror@plt+0x1b0>
  4149b4:	mov	x0, x20
  4149b8:	mov	w1, wzr
  4149bc:	bl	401950 <ferror@plt+0x3b0>
  4149c0:	mov	x0, x20
  4149c4:	bl	41555c <ferror@plt+0x13fbc>
  4149c8:	cbnz	w0, 415350 <ferror@plt+0x13db0>
  4149cc:	ldr	x8, [x28, #584]
  4149d0:	mov	w0, #0x2                   	// #2
  4149d4:	ldr	x1, [x8, #1120]
  4149d8:	ldrb	w2, [x8, #1136]
  4149dc:	bl	401400 <write@plt>
  4149e0:	ldr	x8, [x28, #584]
  4149e4:	ldrb	w8, [x8, #1136]
  4149e8:	cmp	x0, x8
  4149ec:	b.ne	414a10 <ferror@plt+0x13470>  // b.any
  4149f0:	ldr	x21, [sp, #24]
  4149f4:	adrp	x1, 418000 <ferror@plt+0x16a60>
  4149f8:	mov	w0, #0x2                   	// #2
  4149fc:	add	x1, x1, #0x8e0
  414a00:	mov	x2, x21
  414a04:	bl	401400 <write@plt>
  414a08:	cmp	x0, x21
  414a0c:	b.eq	41477c <ferror@plt+0x131dc>  // b.none
  414a10:	mov	w0, #0x5                   	// #5
  414a14:	mov	x1, xzr
  414a18:	bl	402bd4 <ferror@plt+0x1634>
  414a1c:	mov	w23, w0
  414a20:	cbz	w0, 41478c <ferror@plt+0x131ec>
  414a24:	b	4143c4 <ferror@plt+0x12e24>
  414a28:	ldr	x8, [x20, #8]
  414a2c:	ldr	x9, [x20, #144]
  414a30:	sub	x8, x8, #0x1
  414a34:	cmp	x9, x8
  414a38:	b.ne	414a48 <ferror@plt+0x134a8>  // b.any
  414a3c:	mov	w23, wzr
  414a40:	cbz	wzr, 41478c <ferror@plt+0x131ec>
  414a44:	b	4143c4 <ferror@plt+0x12e24>
  414a48:	str	x8, [x20, #144]
  414a4c:	b	41477c <ferror@plt+0x131dc>
  414a50:	ldr	x8, [x20, #8]
  414a54:	ldr	x2, [x20, #144]
  414a58:	sub	x1, x8, #0x1
  414a5c:	cmp	x2, x1
  414a60:	b.ne	414da8 <ferror@plt+0x13808>  // b.any
  414a64:	mov	w23, wzr
  414a68:	cbz	wzr, 41478c <ferror@plt+0x131ec>
  414a6c:	b	4143c4 <ferror@plt+0x12e24>
  414a70:	cmp	w8, #0x19
  414a74:	b.hi	414820 <ferror@plt+0x13280>  // b.pmore
  414a78:	mov	w8, #0xa                   	// #10
  414a7c:	sturh	w8, [x29, #-20]
  414a80:	add	w8, w21, #0x40
  414a84:	sub	x1, x29, #0x20
  414a88:	mov	x0, x20
  414a8c:	strb	wzr, [x26, #2]
  414a90:	sturh	w24, [x29, #-32]
  414a94:	strb	w8, [x26, #1]
  414a98:	bl	401cd0 <ferror@plt+0x730>
  414a9c:	mov	x0, x20
  414aa0:	bl	415968 <ferror@plt+0x143c8>
  414aa4:	mov	w23, w0
  414aa8:	cbnz	w0, 414ea0 <ferror@plt+0x13900>
  414aac:	mov	w1, #0x3                   	// #3
  414ab0:	mov	x0, x20
  414ab4:	bl	401750 <ferror@plt+0x1b0>
  414ab8:	mov	x0, x20
  414abc:	mov	w1, wzr
  414ac0:	bl	401950 <ferror@plt+0x3b0>
  414ac4:	sub	w8, w21, #0x3
  414ac8:	cmp	w8, #0x2
  414acc:	b.cc	414ea0 <ferror@plt+0x13900>  // b.lo, b.ul, b.last
  414ad0:	sub	x1, x29, #0x14
  414ad4:	mov	w0, #0x2                   	// #2
  414ad8:	mov	w2, #0x1                   	// #1
  414adc:	bl	401400 <write@plt>
  414ae0:	cmp	x0, #0x1
  414ae4:	b.ne	414f70 <ferror@plt+0x139d0>  // b.any
  414ae8:	mov	x0, x20
  414aec:	bl	415968 <ferror@plt+0x143c8>
  414af0:	b	414f7c <ferror@plt+0x139dc>
  414af4:	ldr	x2, [sp, #32]
  414af8:	adrp	x1, 416000 <ferror@plt+0x14a60>
  414afc:	add	x0, sp, #0x30
  414b00:	add	x1, x1, #0x7c0
  414b04:	bl	401250 <memcpy@plt>
  414b08:	ldr	x2, [sp, #40]
  414b0c:	b	414820 <ferror@plt+0x13280>
  414b10:	adrp	x1, 419000 <ferror@plt+0x17a60>
  414b14:	mov	w0, #0x2                   	// #2
  414b18:	mov	w2, #0x7                   	// #7
  414b1c:	add	x1, x1, #0x62a
  414b20:	bl	401400 <write@plt>
  414b24:	cmp	x0, #0x7
  414b28:	b.eq	41477c <ferror@plt+0x131dc>  // b.none
  414b2c:	mov	w0, #0x5                   	// #5
  414b30:	mov	x1, xzr
  414b34:	bl	402bd4 <ferror@plt+0x1634>
  414b38:	cbz	w0, 41477c <ferror@plt+0x131dc>
  414b3c:	b	415350 <ferror@plt+0x13db0>
  414b40:	mov	x0, x20
  414b44:	mov	w1, wzr
  414b48:	b	414b54 <ferror@plt+0x135b4>
  414b4c:	mov	w1, #0x1                   	// #1
  414b50:	mov	x0, x20
  414b54:	bl	415b88 <ferror@plt+0x145e8>
  414b58:	mov	w23, w0
  414b5c:	cbz	w0, 41478c <ferror@plt+0x131ec>
  414b60:	b	4143c4 <ferror@plt+0x12e24>
  414b64:	ldr	x21, [x20]
  414b68:	ldr	x23, [x20, #144]
  414b6c:	mov	x0, x21
  414b70:	mov	x1, x23
  414b74:	bl	415ff4 <ferror@plt+0x14a54>
  414b78:	ldr	x8, [x20, #8]
  414b7c:	mov	x24, x0
  414b80:	mov	x0, x21
  414b84:	mov	x2, x23
  414b88:	sub	x1, x8, #0x1
  414b8c:	mov	x3, xzr
  414b90:	bl	415d50 <ferror@plt+0x147b0>
  414b94:	cbz	x24, 414e98 <ferror@plt+0x138f8>
  414b98:	mov	x21, x0
  414b9c:	cmp	x0, #0x4
  414ba0:	mov	w23, wzr
  414ba4:	b.hi	414e9c <ferror@plt+0x138fc>  // b.pmore
  414ba8:	cmp	x24, #0x4
  414bac:	b.hi	414e9c <ferror@plt+0x138fc>  // b.pmore
  414bb0:	ldr	x9, [x20, #8]
  414bb4:	ldr	x8, [x20, #144]
  414bb8:	sub	x9, x9, #0x1
  414bbc:	cmp	x8, x9
  414bc0:	b.eq	414e9c <ferror@plt+0x138fc>  // b.none
  414bc4:	ldr	x9, [x20]
  414bc8:	neg	x26, x24
  414bcc:	sub	x0, x29, #0x20
  414bd0:	mov	x2, x24
  414bd4:	add	x23, x9, x8
  414bd8:	add	x27, x23, x26
  414bdc:	mov	x1, x27
  414be0:	bl	401250 <memcpy@plt>
  414be4:	mov	x0, x27
  414be8:	mov	x1, x23
  414bec:	mov	x2, x21
  414bf0:	bl	401250 <memcpy@plt>
  414bf4:	ldr	x8, [x20]
  414bf8:	ldr	x9, [x20, #144]
  414bfc:	sub	x1, x29, #0x20
  414c00:	mov	x2, x24
  414c04:	add	x8, x8, x9
  414c08:	add	x8, x8, x26
  414c0c:	add	x0, x8, x21
  414c10:	sub	x26, x29, #0x20
  414c14:	bl	401250 <memcpy@plt>
  414c18:	ldr	x8, [x20, #144]
  414c1c:	sub	x9, x21, x24
  414c20:	add	x8, x9, x8
  414c24:	str	x8, [x20, #144]
  414c28:	mov	x0, x20
  414c2c:	bl	415968 <ferror@plt+0x143c8>
  414c30:	mov	w23, w0
  414c34:	b	414e9c <ferror@plt+0x138fc>
  414c38:	adrp	x2, 416000 <ferror@plt+0x14a60>
  414c3c:	mov	x0, x20
  414c40:	mov	x1, xzr
  414c44:	add	x2, x2, #0x257
  414c48:	bl	401b70 <ferror@plt+0x5d0>
  414c4c:	str	xzr, [x20, #144]
  414c50:	b	41477c <ferror@plt+0x131dc>
  414c54:	ldr	x21, [x20, #144]
  414c58:	ldr	x8, [x20]
  414c5c:	cbz	x21, 414dd0 <ferror@plt+0x13830>
  414c60:	sub	x9, x8, #0x1
  414c64:	mov	x23, x21
  414c68:	ldrb	w10, [x9, x23]
  414c6c:	cmp	w10, #0x20
  414c70:	b.ne	414c84 <ferror@plt+0x136e4>  // b.any
  414c74:	sub	x23, x23, #0x1
  414c78:	str	x23, [x22]
  414c7c:	cbnz	x23, 414c68 <ferror@plt+0x136c8>
  414c80:	b	414dd4 <ferror@plt+0x13834>
  414c84:	ldrb	w10, [x9, x23]
  414c88:	cmp	w10, #0x20
  414c8c:	b.eq	414dd4 <ferror@plt+0x13834>  // b.none
  414c90:	sub	x23, x23, #0x1
  414c94:	str	x23, [x22]
  414c98:	cbnz	x23, 414c84 <ferror@plt+0x136e4>
  414c9c:	b	414dd4 <ferror@plt+0x13834>
  414ca0:	sub	x1, x29, #0x20
  414ca4:	mov	w2, #0x1                   	// #1
  414ca8:	mov	w0, wzr
  414cac:	bl	4014e0 <read@plt>
  414cb0:	cmn	x0, #0x1
  414cb4:	b.eq	414dfc <ferror@plt+0x1385c>  // b.none
  414cb8:	ldrb	w21, [x26]
  414cbc:	mov	w23, wzr
  414cc0:	sub	w8, w21, #0x4f
  414cc4:	cmp	w8, #0x17
  414cc8:	b.hi	414ea0 <ferror@plt+0x13900>  // b.pmore
  414ccc:	adrp	x11, 419000 <ferror@plt+0x17a60>
  414cd0:	add	x11, x11, #0x5e6
  414cd4:	adr	x9, 414ce4 <ferror@plt+0x13744>
  414cd8:	ldrb	w10, [x11, x8]
  414cdc:	add	x9, x9, x10, lsl #2
  414ce0:	br	x9
  414ce4:	ldr	x1, [sp, #16]
  414ce8:	mov	w2, #0x1                   	// #1
  414cec:	mov	w0, wzr
  414cf0:	bl	4014e0 <read@plt>
  414cf4:	cmn	x0, #0x1
  414cf8:	b.eq	414ea8 <ferror@plt+0x13908>  // b.none
  414cfc:	cmp	w21, #0x4f
  414d00:	b.eq	414f88 <ferror@plt+0x139e8>  // b.none
  414d04:	cmp	w21, #0x5b
  414d08:	b.ne	414fd4 <ferror@plt+0x13a34>  // b.any
  414d0c:	ldrb	w21, [x26, #1]
  414d10:	sub	w8, w21, #0x30
  414d14:	cmp	w8, #0x9
  414d18:	b.hi	414fe0 <ferror@plt+0x13a40>  // b.pmore
  414d1c:	ldr	x1, [sp, #8]
  414d20:	mov	w2, #0x1                   	// #1
  414d24:	mov	w0, wzr
  414d28:	bl	4014e0 <read@plt>
  414d2c:	cmn	x0, #0x1
  414d30:	b.eq	414ea8 <ferror@plt+0x13908>  // b.none
  414d34:	ldrb	w8, [x26, #2]
  414d38:	cmp	w21, #0x33
  414d3c:	b.ne	41505c <ferror@plt+0x13abc>  // b.any
  414d40:	cmp	w8, #0x7e
  414d44:	b.ne	41505c <ferror@plt+0x13abc>  // b.any
  414d48:	ldr	x8, [x20, #8]
  414d4c:	subs	x21, x8, #0x1
  414d50:	b.eq	41520c <ferror@plt+0x13c6c>  // b.none
  414d54:	ldr	x2, [x22]
  414d58:	cmp	x2, x21
  414d5c:	b.cs	415230 <ferror@plt+0x13c90>  // b.hs, b.nlast
  414d60:	ldr	x0, [x20]
  414d64:	mov	x1, x21
  414d68:	mov	x3, xzr
  414d6c:	bl	415d50 <ferror@plt+0x147b0>
  414d70:	ldr	x8, [x20]
  414d74:	ldr	x9, [x20, #144]
  414d78:	mov	x23, x0
  414d7c:	sub	x10, x21, x0
  414d80:	add	x0, x8, x9
  414d84:	add	x1, x0, x23
  414d88:	sub	x2, x10, x9
  414d8c:	bl	401260 <memmove@plt>
  414d90:	ldp	x9, x8, [x20]
  414d94:	sub	x8, x8, x23
  414d98:	str	x8, [x20, #8]
  414d9c:	add	x8, x8, x9
  414da0:	sturb	wzr, [x8, #-1]
  414da4:	b	414f00 <ferror@plt+0x13960>
  414da8:	ldr	x0, [x20]
  414dac:	mov	x3, xzr
  414db0:	bl	415d50 <ferror@plt+0x147b0>
  414db4:	ldr	x8, [x20, #144]
  414db8:	add	x8, x8, x0
  414dbc:	str	x8, [x20, #144]
  414dc0:	b	41477c <ferror@plt+0x131dc>
  414dc4:	mov	w23, wzr
  414dc8:	cbz	wzr, 41478c <ferror@plt+0x131ec>
  414dcc:	b	4143c4 <ferror@plt+0x12e24>
  414dd0:	mov	x23, xzr
  414dd4:	ldr	x9, [x20, #8]
  414dd8:	add	x0, x8, x23
  414ddc:	add	x1, x8, x21
  414de0:	sub	x2, x9, x21
  414de4:	bl	401260 <memmove@plt>
  414de8:	ldr	x8, [x20, #8]
  414dec:	sub	x9, x23, x21
  414df0:	add	x8, x9, x8
  414df4:	str	x8, [x20, #8]
  414df8:	b	41477c <ferror@plt+0x131dc>
  414dfc:	mov	w23, wzr
  414e00:	cbz	wzr, 41478c <ferror@plt+0x131ec>
  414e04:	b	4143c4 <ferror@plt+0x12e24>
  414e08:	ldr	x8, [x20, #8]
  414e0c:	cmp	x8, #0x1
  414e10:	b.ne	414f14 <ferror@plt+0x13974>  // b.any
  414e14:	mov	w23, wzr
  414e18:	cbz	wzr, 41478c <ferror@plt+0x131ec>
  414e1c:	b	4143c4 <ferror@plt+0x12e24>
  414e20:	ldp	x10, x9, [x20]
  414e24:	ldr	x8, [x20, #144]
  414e28:	sub	x9, x9, #0x1
  414e2c:	mov	x21, x8
  414e30:	cmp	x8, x9
  414e34:	b.cs	414eb8 <ferror@plt+0x13918>  // b.hs, b.nlast
  414e38:	ldrb	w11, [x10, x21]
  414e3c:	cmp	w11, #0x20
  414e40:	b.ne	414eb8 <ferror@plt+0x13918>  // b.any
  414e44:	add	x21, x21, #0x1
  414e48:	cmp	x9, x21
  414e4c:	b.ne	414e38 <ferror@plt+0x13898>  // b.any
  414e50:	b	414ed8 <ferror@plt+0x13938>
  414e54:	ldr	x23, [x20, #8]
  414e58:	subs	x24, x23, #0x1
  414e5c:	b.eq	414e98 <ferror@plt+0x138f8>  // b.none
  414e60:	ldr	x21, [x22]
  414e64:	cmp	x21, x24
  414e68:	b.cs	414e98 <ferror@plt+0x138f8>  // b.hs, b.nlast
  414e6c:	bl	401460 <__ctype_b_loc@plt>
  414e70:	ldr	x8, [x0]
  414e74:	ldr	x9, [x20]
  414e78:	ldrb	w10, [x9, x21]
  414e7c:	ldrh	w10, [x8, x10, lsl #1]
  414e80:	tbz	w10, #13, 415018 <ferror@plt+0x13a78>
  414e84:	add	x21, x21, #0x1
  414e88:	cmp	x24, x21
  414e8c:	str	x21, [x22]
  414e90:	b.ne	414e78 <ferror@plt+0x138d8>  // b.any
  414e94:	b	414c28 <ferror@plt+0x13688>
  414e98:	mov	w23, wzr
  414e9c:	mov	w24, #0x415e                	// #16734
  414ea0:	cbz	w23, 41478c <ferror@plt+0x131ec>
  414ea4:	b	4143c4 <ferror@plt+0x12e24>
  414ea8:	mov	w0, #0x5                   	// #5
  414eac:	mov	x1, xzr
  414eb0:	bl	402bd4 <ferror@plt+0x1634>
  414eb4:	b	414f08 <ferror@plt+0x13968>
  414eb8:	cmp	x9, x21
  414ebc:	b.ls	414edc <ferror@plt+0x1393c>  // b.plast
  414ec0:	ldrb	w11, [x10, x21]
  414ec4:	cmp	w11, #0x20
  414ec8:	b.eq	414edc <ferror@plt+0x1393c>  // b.none
  414ecc:	add	x21, x21, #0x1
  414ed0:	cmp	x9, x21
  414ed4:	b.ne	414ec0 <ferror@plt+0x13920>  // b.any
  414ed8:	mov	x21, x9
  414edc:	add	x0, x10, x8
  414ee0:	add	x1, x10, x21
  414ee4:	sub	x2, x9, x21
  414ee8:	bl	401260 <memmove@plt>
  414eec:	ldr	x8, [x20, #144]
  414ef0:	ldr	x9, [x20, #8]
  414ef4:	sub	x8, x8, x21
  414ef8:	add	x8, x8, x9
  414efc:	str	x8, [x20, #8]
  414f00:	mov	x0, x20
  414f04:	bl	415968 <ferror@plt+0x143c8>
  414f08:	mov	w23, w0
  414f0c:	cbz	w0, 41478c <ferror@plt+0x131ec>
  414f10:	b	4143c4 <ferror@plt+0x12e24>
  414f14:	ldr	x21, [x22]
  414f18:	cbz	x21, 414f00 <ferror@plt+0x13960>
  414f1c:	bl	401460 <__ctype_b_loc@plt>
  414f20:	ldr	x8, [x20]
  414f24:	ldr	x9, [x0]
  414f28:	sub	x10, x21, #0x1
  414f2c:	sub	x11, x8, #0x1
  414f30:	ldrb	w12, [x11, x21]
  414f34:	ldrh	w12, [x9, x12, lsl #1]
  414f38:	tbz	w12, #13, 414f50 <ferror@plt+0x139b0>
  414f3c:	sub	x21, x21, #0x1
  414f40:	sub	x10, x10, #0x1
  414f44:	str	x21, [x22]
  414f48:	cbnz	x21, 414f30 <ferror@plt+0x13990>
  414f4c:	b	414f00 <ferror@plt+0x13960>
  414f50:	ldrb	w11, [x8, x10]
  414f54:	ldrh	w11, [x9, x11, lsl #1]
  414f58:	tbnz	w11, #13, 414f00 <ferror@plt+0x13960>
  414f5c:	str	x10, [x22]
  414f60:	sub	x10, x10, #0x1
  414f64:	cmn	x10, #0x1
  414f68:	b.ne	414f50 <ferror@plt+0x139b0>  // b.any
  414f6c:	b	414f00 <ferror@plt+0x13960>
  414f70:	mov	w0, #0x5                   	// #5
  414f74:	mov	x1, xzr
  414f78:	bl	402bd4 <ferror@plt+0x1634>
  414f7c:	mov	w23, w0
  414f80:	cbz	w0, 41478c <ferror@plt+0x131ec>
  414f84:	b	4143c4 <ferror@plt+0x12e24>
  414f88:	ldrb	w8, [x26, #1]
  414f8c:	mov	w23, wzr
  414f90:	sub	w8, w8, #0x41
  414f94:	cmp	w8, #0x7
  414f98:	b.hi	414ea0 <ferror@plt+0x13900>  // b.pmore
  414f9c:	adrp	x11, 419000 <ferror@plt+0x17a60>
  414fa0:	add	x11, x11, #0x5fe
  414fa4:	adr	x9, 414ea0 <ferror@plt+0x13900>
  414fa8:	ldrb	w10, [x11, x8]
  414fac:	add	x9, x9, x10, lsl #2
  414fb0:	br	x9
  414fb4:	ldr	x8, [x20, #8]
  414fb8:	ldr	x2, [x20, #144]
  414fbc:	sub	x1, x8, #0x1
  414fc0:	cmp	x2, x1
  414fc4:	b.ne	415140 <ferror@plt+0x13ba0>  // b.any
  414fc8:	mov	w23, wzr
  414fcc:	cbz	wzr, 41478c <ferror@plt+0x131ec>
  414fd0:	b	4143c4 <ferror@plt+0x12e24>
  414fd4:	mov	w23, wzr
  414fd8:	cbz	wzr, 41478c <ferror@plt+0x131ec>
  414fdc:	b	4143c4 <ferror@plt+0x12e24>
  414fe0:	sub	w8, w21, #0x41
  414fe4:	cmp	w8, #0x23
  414fe8:	mov	w23, wzr
  414fec:	b.hi	414ea0 <ferror@plt+0x13900>  // b.pmore
  414ff0:	adrp	x11, 419000 <ferror@plt+0x17a60>
  414ff4:	add	x11, x11, #0x606
  414ff8:	adr	x9, 414ea0 <ferror@plt+0x13900>
  414ffc:	ldrb	w10, [x11, x8]
  415000:	add	x9, x9, x10, lsl #2
  415004:	br	x9
  415008:	mov	w1, #0x1                   	// #1
  41500c:	mov	x0, x20
  415010:	bl	415b88 <ferror@plt+0x145e8>
  415014:	b	414f08 <ferror@plt+0x13968>
  415018:	cmp	x21, x24
  41501c:	b.cs	414c28 <ferror@plt+0x13688>  // b.hs, b.nlast
  415020:	add	x9, x9, #0x1
  415024:	sub	x10, x23, #0x2
  415028:	add	x11, x21, #0x1
  41502c:	cmp	x10, x21
  415030:	str	x11, [x22]
  415034:	b.eq	414c28 <ferror@plt+0x13688>  // b.none
  415038:	ldrb	w12, [x9, x21]
  41503c:	mov	x21, x11
  415040:	ldrh	w12, [x8, x12, lsl #1]
  415044:	tbz	w12, #13, 415028 <ferror@plt+0x13a88>
  415048:	b	414c28 <ferror@plt+0x13688>
  41504c:	mov	x0, x20
  415050:	mov	w1, wzr
  415054:	bl	415b88 <ferror@plt+0x145e8>
  415058:	b	414f08 <ferror@plt+0x13968>
  41505c:	cmp	w8, #0x3b
  415060:	b.ne	415134 <ferror@plt+0x13b94>  // b.any
  415064:	sub	x1, x29, #0x20
  415068:	mov	w2, #0x2                   	// #2
  41506c:	mov	w0, wzr
  415070:	sub	x21, x29, #0x20
  415074:	bl	4014e0 <read@plt>
  415078:	cmn	x0, #0x1
  41507c:	b.eq	415298 <ferror@plt+0x13cf8>  // b.none
  415080:	ldrb	w8, [x21]
  415084:	cmp	w8, #0x35
  415088:	b.ne	4152b4 <ferror@plt+0x13d14>  // b.any
  41508c:	ldrb	w8, [x21, #1]
  415090:	cmp	w8, #0x44
  415094:	b.eq	4152a8 <ferror@plt+0x13d08>  // b.none
  415098:	cmp	w8, #0x43
  41509c:	b.ne	4152b4 <ferror@plt+0x13d14>  // b.any
  4150a0:	ldr	x23, [x20, #8]
  4150a4:	subs	x24, x23, #0x1
  4150a8:	b.eq	4152b4 <ferror@plt+0x13d14>  // b.none
  4150ac:	ldr	x21, [x22]
  4150b0:	cmp	x21, x24
  4150b4:	b.cs	4152b4 <ferror@plt+0x13d14>  // b.hs, b.nlast
  4150b8:	bl	401460 <__ctype_b_loc@plt>
  4150bc:	ldr	x8, [x0]
  4150c0:	ldr	x9, [x20]
  4150c4:	ldrb	w10, [x9, x21]
  4150c8:	ldrh	w10, [x8, x10, lsl #1]
  4150cc:	tbz	w10, #13, 41531c <ferror@plt+0x13d7c>
  4150d0:	add	x21, x21, #0x1
  4150d4:	cmp	x24, x21
  4150d8:	str	x21, [x22]
  4150dc:	b.ne	4150c4 <ferror@plt+0x13b24>  // b.any
  4150e0:	b	415284 <ferror@plt+0x13ce4>
  4150e4:	ldr	x21, [x22]
  4150e8:	cbz	x21, 415218 <ferror@plt+0x13c78>
  4150ec:	ldr	x0, [x20]
  4150f0:	mov	x1, x21
  4150f4:	bl	415ff4 <ferror@plt+0x14a54>
  4150f8:	sub	x8, x21, x0
  4150fc:	str	x8, [x20, #144]
  415100:	b	414f00 <ferror@plt+0x13960>
  415104:	ldr	x8, [x20, #8]
  415108:	ldr	x9, [x20, #144]
  41510c:	sub	x8, x8, #0x1
  415110:	cmp	x9, x8
  415114:	b.ne	415154 <ferror@plt+0x13bb4>  // b.any
  415118:	mov	w23, wzr
  41511c:	cbz	wzr, 41478c <ferror@plt+0x131ec>
  415120:	b	4143c4 <ferror@plt+0x12e24>
  415124:	ldr	x8, [x22]
  415128:	cbz	x8, 415224 <ferror@plt+0x13c84>
  41512c:	str	xzr, [x20, #144]
  415130:	b	414f00 <ferror@plt+0x13960>
  415134:	mov	w23, wzr
  415138:	cbz	wzr, 41478c <ferror@plt+0x131ec>
  41513c:	b	4143c4 <ferror@plt+0x12e24>
  415140:	ldr	x0, [x20]
  415144:	mov	x3, xzr
  415148:	bl	415d50 <ferror@plt+0x147b0>
  41514c:	ldr	x8, [x20, #144]
  415150:	add	x8, x8, x0
  415154:	str	x8, [x20, #144]
  415158:	b	414f00 <ferror@plt+0x13960>
  41515c:	ldr	x8, [x20, #8]
  415160:	ldr	x2, [x20, #144]
  415164:	sub	x1, x8, #0x1
  415168:	cmp	x2, x1
  41516c:	b.eq	4152b4 <ferror@plt+0x13d14>  // b.none
  415170:	ldr	x0, [x20]
  415174:	mov	x3, xzr
  415178:	bl	415d50 <ferror@plt+0x147b0>
  41517c:	ldr	x8, [x20, #144]
  415180:	add	x8, x8, x0
  415184:	str	x8, [x20, #144]
  415188:	b	415284 <ferror@plt+0x13ce4>
  41518c:	ldr	x21, [x22]
  415190:	cbz	x21, 4152b4 <ferror@plt+0x13d14>
  415194:	ldr	x0, [x20]
  415198:	mov	x1, x21
  41519c:	bl	415ff4 <ferror@plt+0x14a54>
  4151a0:	sub	x8, x21, x0
  4151a4:	str	x8, [x20, #144]
  4151a8:	b	415284 <ferror@plt+0x13ce4>
  4151ac:	ldr	x8, [x20, #8]
  4151b0:	ldr	x9, [x20, #144]
  4151b4:	sub	x8, x8, #0x1
  4151b8:	cmp	x9, x8
  4151bc:	b.eq	4152b4 <ferror@plt+0x13d14>  // b.none
  4151c0:	str	x8, [x20, #144]
  4151c4:	b	415284 <ferror@plt+0x13ce4>
  4151c8:	ldr	x8, [x22]
  4151cc:	cbz	x8, 4152b4 <ferror@plt+0x13d14>
  4151d0:	str	xzr, [x20, #144]
  4151d4:	b	415284 <ferror@plt+0x13ce4>
  4151d8:	ldp	x10, x9, [x20]
  4151dc:	ldr	x8, [x20, #144]
  4151e0:	sub	x9, x9, #0x1
  4151e4:	mov	x21, x8
  4151e8:	cmp	x8, x9
  4151ec:	b.cs	41523c <ferror@plt+0x13c9c>  // b.hs, b.nlast
  4151f0:	ldrb	w11, [x10, x21]
  4151f4:	cmp	w11, #0x20
  4151f8:	b.ne	41523c <ferror@plt+0x13c9c>  // b.any
  4151fc:	add	x21, x21, #0x1
  415200:	cmp	x9, x21
  415204:	b.ne	4151f0 <ferror@plt+0x13c50>  // b.any
  415208:	b	41525c <ferror@plt+0x13cbc>
  41520c:	mov	w23, wzr
  415210:	cbz	wzr, 41478c <ferror@plt+0x131ec>
  415214:	b	4143c4 <ferror@plt+0x12e24>
  415218:	mov	w23, wzr
  41521c:	cbz	wzr, 41478c <ferror@plt+0x131ec>
  415220:	b	4143c4 <ferror@plt+0x12e24>
  415224:	mov	w23, wzr
  415228:	cbz	wzr, 41478c <ferror@plt+0x131ec>
  41522c:	b	4143c4 <ferror@plt+0x12e24>
  415230:	mov	w23, wzr
  415234:	cbz	wzr, 41478c <ferror@plt+0x131ec>
  415238:	b	4143c4 <ferror@plt+0x12e24>
  41523c:	cmp	x9, x21
  415240:	b.ls	415260 <ferror@plt+0x13cc0>  // b.plast
  415244:	ldrb	w11, [x10, x21]
  415248:	cmp	w11, #0x20
  41524c:	b.eq	415260 <ferror@plt+0x13cc0>  // b.none
  415250:	add	x21, x21, #0x1
  415254:	cmp	x9, x21
  415258:	b.ne	415244 <ferror@plt+0x13ca4>  // b.any
  41525c:	mov	x21, x9
  415260:	add	x0, x10, x8
  415264:	add	x1, x10, x21
  415268:	sub	x2, x9, x21
  41526c:	bl	401260 <memmove@plt>
  415270:	ldr	x8, [x20, #144]
  415274:	ldr	x9, [x20, #8]
  415278:	sub	x8, x8, x21
  41527c:	add	x8, x8, x9
  415280:	str	x8, [x20, #8]
  415284:	mov	x0, x20
  415288:	bl	415968 <ferror@plt+0x143c8>
  41528c:	mov	w23, w0
  415290:	sub	x26, x29, #0x20
  415294:	b	414e9c <ferror@plt+0x138fc>
  415298:	mov	w0, #0x5                   	// #5
  41529c:	mov	x1, xzr
  4152a0:	bl	402bd4 <ferror@plt+0x1634>
  4152a4:	b	41528c <ferror@plt+0x13cec>
  4152a8:	ldr	x8, [x20, #8]
  4152ac:	cmp	x8, #0x1
  4152b0:	b.ne	4152c0 <ferror@plt+0x13d20>  // b.any
  4152b4:	mov	w23, wzr
  4152b8:	sub	x26, x29, #0x20
  4152bc:	b	414e9c <ferror@plt+0x138fc>
  4152c0:	ldr	x21, [x22]
  4152c4:	cbz	x21, 415284 <ferror@plt+0x13ce4>
  4152c8:	bl	401460 <__ctype_b_loc@plt>
  4152cc:	ldr	x8, [x20]
  4152d0:	ldr	x9, [x0]
  4152d4:	sub	x10, x21, #0x1
  4152d8:	sub	x11, x8, #0x1
  4152dc:	ldrb	w12, [x11, x21]
  4152e0:	ldrh	w12, [x9, x12, lsl #1]
  4152e4:	tbz	w12, #13, 4152fc <ferror@plt+0x13d5c>
  4152e8:	sub	x21, x21, #0x1
  4152ec:	sub	x10, x10, #0x1
  4152f0:	str	x21, [x22]
  4152f4:	cbnz	x21, 4152dc <ferror@plt+0x13d3c>
  4152f8:	b	415284 <ferror@plt+0x13ce4>
  4152fc:	ldrb	w11, [x8, x10]
  415300:	ldrh	w11, [x9, x11, lsl #1]
  415304:	tbnz	w11, #13, 415284 <ferror@plt+0x13ce4>
  415308:	str	x10, [x22]
  41530c:	sub	x10, x10, #0x1
  415310:	cmn	x10, #0x1
  415314:	b.ne	4152fc <ferror@plt+0x13d5c>  // b.any
  415318:	b	415284 <ferror@plt+0x13ce4>
  41531c:	cmp	x21, x24
  415320:	b.cs	415284 <ferror@plt+0x13ce4>  // b.hs, b.nlast
  415324:	add	x9, x9, #0x1
  415328:	sub	x10, x23, #0x2
  41532c:	add	x11, x21, #0x1
  415330:	cmp	x10, x21
  415334:	str	x11, [x22]
  415338:	b.eq	415284 <ferror@plt+0x13ce4>  // b.none
  41533c:	ldrb	w12, [x9, x21]
  415340:	mov	x21, x11
  415344:	ldrh	w12, [x8, x12, lsl #1]
  415348:	tbz	w12, #13, 41532c <ferror@plt+0x13d8c>
  41534c:	b	415284 <ferror@plt+0x13ce4>
  415350:	mov	w23, w0
  415354:	b	4143c4 <ferror@plt+0x12e24>
  415358:	mov	w23, #0x5                   	// #5
  41535c:	b	4143c4 <ferror@plt+0x12e24>
  415360:	mov	w0, #0x5                   	// #5
  415364:	mov	x1, xzr
  415368:	bl	402bd4 <ferror@plt+0x1634>
  41536c:	mov	w23, w0
  415370:	b	4143c4 <ferror@plt+0x12e24>
  415374:	add	x0, x20, #0x28
  415378:	mov	w1, #0x1                   	// #1
  41537c:	bl	401750 <ferror@plt+0x1b0>
  415380:	mov	w23, wzr
  415384:	b	4143c4 <ferror@plt+0x12e24>
  415388:	stp	x29, x30, [sp, #-48]!
  41538c:	mov	x29, sp
  415390:	stp	x20, x19, [sp, #32]
  415394:	str	x1, [x29, #24]
  415398:	ldr	x8, [x0, #48]
  41539c:	add	x19, x0, #0x28
  4153a0:	str	x21, [sp, #16]
  4153a4:	cbz	x8, 4153e4 <ferror@plt+0x13e44>
  4153a8:	mov	x20, x1
  4153ac:	mov	x21, x0
  4153b0:	mov	x0, x19
  4153b4:	mov	x1, xzr
  4153b8:	bl	401f84 <ferror@plt+0x9e4>
  4153bc:	ldr	x0, [x0]
  4153c0:	mov	x1, x20
  4153c4:	bl	401450 <strcmp@plt>
  4153c8:	cbz	w0, 415400 <ferror@plt+0x13e60>
  4153cc:	ldr	x8, [x21, #48]
  4153d0:	cmp	x8, #0x80
  4153d4:	b.ne	4153e4 <ferror@plt+0x13e44>  // b.any
  4153d8:	mov	x0, x19
  4153dc:	mov	x1, xzr
  4153e0:	bl	401ed0 <ferror@plt+0x930>
  4153e4:	add	x1, x29, #0x18
  4153e8:	mov	x0, x19
  4153ec:	bl	401890 <ferror@plt+0x2f0>
  4153f0:	ldp	x20, x19, [sp, #32]
  4153f4:	ldr	x21, [sp, #16]
  4153f8:	ldp	x29, x30, [sp], #48
  4153fc:	ret
  415400:	mov	x0, x20
  415404:	ldp	x20, x19, [sp, #32]
  415408:	ldr	x21, [sp, #16]
  41540c:	ldp	x29, x30, [sp], #48
  415410:	b	401480 <free@plt>
  415414:	stp	x29, x30, [sp, #-48]!
  415418:	mov	w1, #0x1                   	// #1
  41541c:	mov	x2, xzr
  415420:	str	x21, [sp, #16]
  415424:	stp	x20, x19, [sp, #32]
  415428:	mov	x29, sp
  41542c:	mov	x19, x0
  415430:	mov	w21, #0x1                   	// #1
  415434:	bl	4016bc <ferror@plt+0x11c>
  415438:	adrp	x2, 410000 <ferror@plt+0xea60>
  41543c:	add	x0, x19, #0x28
  415440:	add	x2, x2, #0x704
  415444:	mov	w1, #0x8                   	// #8
  415448:	bl	4016bc <ferror@plt+0x11c>
  41544c:	add	x0, x19, #0x50
  415450:	mov	w1, #0x1                   	// #1
  415454:	mov	x2, xzr
  415458:	bl	4016bc <ferror@plt+0x11c>
  41545c:	add	x8, x19, #0x158
  415460:	movi	v0.2d, #0x0
  415464:	stp	xzr, xzr, [x19, #360]
  415468:	str	q0, [x8]
  41546c:	add	x8, x19, #0x148
  415470:	str	q0, [x8]
  415474:	add	x8, x19, #0x138
  415478:	str	q0, [x8]
  41547c:	add	x8, x19, #0x128
  415480:	str	q0, [x8]
  415484:	add	x8, x19, #0x118
  415488:	add	x20, x19, #0x180
  41548c:	str	q0, [x8]
  415490:	add	x8, x19, #0x108
  415494:	mov	x0, x20
  415498:	str	q0, [x8]
  41549c:	stur	q0, [x19, #248]
  4154a0:	str	x21, [x19, #240]
  4154a4:	str	xzr, [x19, #376]
  4154a8:	bl	401320 <sigemptyset@plt>
  4154ac:	mov	w1, #0x2                   	// #2
  4154b0:	mov	x0, x20
  4154b4:	bl	401530 <sigaddset@plt>
  4154b8:	adrp	x0, 419000 <ferror@plt+0x17a60>
  4154bc:	add	x0, x0, #0x660
  4154c0:	strh	wzr, [x19, #512]
  4154c4:	bl	401560 <getenv@plt>
  4154c8:	cbz	x0, 4154fc <ferror@plt+0x13f5c>
  4154cc:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  4154d0:	ldr	x1, [x8, #488]
  4154d4:	cbz	x1, 4154fc <ferror@plt+0x13f5c>
  4154d8:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  4154dc:	add	x8, x8, #0x1e8
  4154e0:	mov	x20, x0
  4154e4:	add	x21, x8, #0x8
  4154e8:	mov	x0, x20
  4154ec:	bl	4013a0 <strcasecmp@plt>
  4154f0:	cbz	w0, 415504 <ferror@plt+0x13f64>
  4154f4:	ldr	x1, [x21], #8
  4154f8:	cbnz	x1, 4154e8 <ferror@plt+0x13f48>
  4154fc:	mov	w8, wzr
  415500:	b	415508 <ferror@plt+0x13f68>
  415504:	mov	w8, #0x1                   	// #1
  415508:	strb	w8, [x19, #514]
  41550c:	ldp	x20, x19, [sp, #32]
  415510:	ldr	x21, [sp, #16]
  415514:	ldp	x29, x30, [sp], #48
  415518:	ret
  41551c:	stp	x29, x30, [sp, #-32]!
  415520:	ldrb	w8, [x0, #513]
  415524:	str	x19, [sp, #16]
  415528:	mov	x29, sp
  41552c:	cbz	w8, 415550 <ferror@plt+0x13fb0>
  415530:	mov	x19, x0
  415534:	add	x2, x0, #0xb0
  415538:	mov	w1, #0x2                   	// #2
  41553c:	mov	w0, wzr
  415540:	bl	4014f0 <tcsetattr@plt>
  415544:	cmn	w0, #0x1
  415548:	b.eq	415550 <ferror@plt+0x13fb0>  // b.none
  41554c:	strb	wzr, [x19, #513]
  415550:	ldr	x19, [sp, #16]
  415554:	ldp	x29, x30, [sp], #32
  415558:	ret
  41555c:	sub	sp, sp, #0x70
  415560:	stp	x29, x30, [sp, #64]
  415564:	add	x29, sp, #0x40
  415568:	str	x21, [sp, #80]
  41556c:	stp	x20, x19, [sp, #96]
  415570:	mov	x19, x0
  415574:	str	xzr, [x0, #168]
  415578:	stp	xzr, xzr, [x0, #144]
  41557c:	add	x2, x29, #0x18
  415580:	mov	w0, #0x2                   	// #2
  415584:	mov	w1, #0x5413                	// #21523
  415588:	bl	401580 <ioctl@plt>
  41558c:	cmn	w0, #0x1
  415590:	b.eq	41559c <ferror@plt+0x13ffc>  // b.none
  415594:	ldrh	w20, [x29, #26]
  415598:	cbnz	x20, 415634 <ferror@plt+0x14094>
  41559c:	bl	415c78 <ferror@plt+0x146d8>
  4155a0:	cmn	x0, #0x1
  4155a4:	b.eq	415630 <ferror@plt+0x14090>  // b.none
  4155a8:	adrp	x1, 419000 <ferror@plt+0x17a60>
  4155ac:	mov	x21, x0
  4155b0:	add	x1, x1, #0x632
  4155b4:	mov	w0, #0x2                   	// #2
  4155b8:	mov	w2, #0x6                   	// #6
  4155bc:	bl	401400 <write@plt>
  4155c0:	cmp	x0, #0x6
  4155c4:	b.ne	415630 <ferror@plt+0x14090>  // b.any
  4155c8:	bl	415c78 <ferror@plt+0x146d8>
  4155cc:	cmn	x0, #0x1
  4155d0:	b.eq	415630 <ferror@plt+0x14090>  // b.none
  4155d4:	mov	x20, x0
  4155d8:	subs	x3, x0, x21
  4155dc:	b.ls	415634 <ferror@plt+0x14094>  // b.plast
  4155e0:	adrp	x2, 419000 <ferror@plt+0x17a60>
  4155e4:	add	x2, x2, #0x639
  4155e8:	mov	x0, sp
  4155ec:	mov	w1, #0x40                  	// #64
  4155f0:	bl	4012c0 <snprintf@plt>
  4155f4:	mov	x0, sp
  4155f8:	bl	401270 <strlen@plt>
  4155fc:	mov	x21, x0
  415600:	mov	x1, sp
  415604:	mov	w0, #0x2                   	// #2
  415608:	mov	x2, x21
  41560c:	bl	401400 <write@plt>
  415610:	cmp	x0, x21
  415614:	b.eq	415634 <ferror@plt+0x14094>  // b.none
  415618:	mov	x8, #0xffffffffffffffff    	// #-1
  41561c:	mov	w0, #0x5                   	// #5
  415620:	mov	x1, xzr
  415624:	str	x8, [x19, #160]
  415628:	bl	402bd4 <ferror@plt+0x1634>
  41562c:	b	4156b0 <ferror@plt+0x14110>
  415630:	mov	w20, #0x50                  	// #80
  415634:	adrp	x0, 416000 <ferror@plt+0x14a60>
  415638:	add	x0, x0, #0x257
  41563c:	str	x20, [x19, #160]
  415640:	bl	402eb0 <ferror@plt+0x1910>
  415644:	str	x0, [sp]
  415648:	ldr	x8, [x19, #48]
  41564c:	add	x20, x19, #0x28
  415650:	cbz	x8, 41568c <ferror@plt+0x140ec>
  415654:	mov	x21, x0
  415658:	mov	x0, x20
  41565c:	mov	x1, xzr
  415660:	bl	401f84 <ferror@plt+0x9e4>
  415664:	ldr	x0, [x0]
  415668:	mov	x1, x21
  41566c:	bl	401450 <strcmp@plt>
  415670:	cbz	w0, 41569c <ferror@plt+0x140fc>
  415674:	ldr	x8, [x19, #48]
  415678:	cmp	x8, #0x80
  41567c:	b.ne	41568c <ferror@plt+0x140ec>  // b.any
  415680:	mov	x0, x20
  415684:	mov	x1, xzr
  415688:	bl	401ed0 <ferror@plt+0x930>
  41568c:	mov	x1, sp
  415690:	mov	x0, x20
  415694:	bl	401890 <ferror@plt+0x2f0>
  415698:	b	4156a4 <ferror@plt+0x14104>
  41569c:	mov	x0, x21
  4156a0:	bl	401480 <free@plt>
  4156a4:	mov	x0, x19
  4156a8:	bl	401dd4 <ferror@plt+0x834>
  4156ac:	mov	w0, wzr
  4156b0:	ldp	x20, x19, [sp, #96]
  4156b4:	ldr	x21, [sp, #80]
  4156b8:	ldp	x29, x30, [sp, #64]
  4156bc:	add	sp, sp, #0x70
  4156c0:	ret
  4156c4:	stp	x29, x30, [sp, #-96]!
  4156c8:	str	x28, [sp, #16]
  4156cc:	stp	x26, x25, [sp, #32]
  4156d0:	stp	x24, x23, [sp, #48]
  4156d4:	stp	x22, x21, [sp, #64]
  4156d8:	stp	x20, x19, [sp, #80]
  4156dc:	mov	x29, sp
  4156e0:	sub	sp, sp, #0x1, lsl #12
  4156e4:	mov	x20, x0
  4156e8:	ldr	x0, [x0, #8]
  4156ec:	mov	x21, x1
  4156f0:	mov	x1, x2
  4156f4:	mov	x19, x2
  4156f8:	bl	402e40 <ferror@plt+0x18a0>
  4156fc:	mov	x1, x0
  415700:	mov	x0, x20
  415704:	bl	4016f8 <ferror@plt+0x158>
  415708:	ldr	x8, [x20, #8]
  41570c:	ldr	x1, [x20, #144]
  415710:	sub	x8, x8, #0x1
  415714:	subs	x2, x8, x1
  415718:	b.ne	415818 <ferror@plt+0x14278>  // b.any
  41571c:	mov	x0, x20
  415720:	bl	401f2c <ferror@plt+0x98c>
  415724:	mov	x1, x21
  415728:	mov	x2, x19
  41572c:	bl	401250 <memcpy@plt>
  415730:	ldr	x8, [x20, #144]
  415734:	ldr	x9, [x20, #8]
  415738:	mov	x0, x20
  41573c:	mov	w1, wzr
  415740:	add	x8, x8, x19
  415744:	add	x9, x19, x9
  415748:	str	x8, [x20, #144]
  41574c:	sub	x8, x9, #0x1
  415750:	str	x8, [x20, #8]
  415754:	bl	401950 <ferror@plt+0x3b0>
  415758:	ldr	x9, [x20, #8]
  41575c:	ldr	x8, [x20, #128]
  415760:	sub	x22, x9, #0x1
  415764:	cbz	x8, 4158c4 <ferror@plt+0x14324>
  415768:	ldr	x10, [x20, #120]
  41576c:	mov	w13, #0x3                   	// #3
  415770:	mov	x9, xzr
  415774:	mov	x23, xzr
  415778:	mov	w11, #0x5b1b                	// #23323
  41577c:	mov	w12, #0x1                   	// #1
  415780:	movk	w13, #0x408, lsl #16
  415784:	mov	x14, sp
  415788:	b	4157ac <ferror@plt+0x1420c>
  41578c:	ldrb	w15, [x16]
  415790:	add	x16, x23, #0x1
  415794:	strb	w15, [x14, x23]
  415798:	mov	x23, x16
  41579c:	mov	w15, #0x1                   	// #1
  4157a0:	add	x9, x15, x9
  4157a4:	cmp	x9, x8
  4157a8:	b.cs	415884 <ferror@plt+0x142e4>  // b.hs, b.nlast
  4157ac:	sub	x15, x8, x9
  4157b0:	cmp	x15, #0x3
  4157b4:	add	x16, x10, x9
  4157b8:	b.cc	41578c <ferror@plt+0x141ec>  // b.lo, b.ul, b.last
  4157bc:	ldrh	w17, [x16]
  4157c0:	cmp	w17, w11
  4157c4:	b.ne	41578c <ferror@plt+0x141ec>  // b.any
  4157c8:	mov	w18, #0x2                   	// #2
  4157cc:	cmp	x15, x18
  4157d0:	b.eq	41578c <ferror@plt+0x141ec>  // b.none
  4157d4:	mov	x17, x18
  4157d8:	ldrb	w18, [x16, x18]
  4157dc:	cmp	w18, #0x49
  4157e0:	b.eq	4157f4 <ferror@plt+0x14254>  // b.none
  4157e4:	sub	w0, w18, #0x41
  4157e8:	and	w0, w0, #0xff
  4157ec:	cmp	w0, #0xb
  4157f0:	b.cc	415810 <ferror@plt+0x14270>  // b.lo, b.ul, b.last
  4157f4:	sub	w0, w18, #0x53
  4157f8:	cmp	w0, #0x1a
  4157fc:	add	x18, x17, #0x1
  415800:	b.hi	4157cc <ferror@plt+0x1422c>  // b.pmore
  415804:	lsl	w0, w12, w0
  415808:	tst	w0, w13
  41580c:	b.eq	4157cc <ferror@plt+0x1422c>  // b.none
  415810:	add	x15, x17, #0x1
  415814:	b	4157a0 <ferror@plt+0x14200>
  415818:	ldr	x8, [x20]
  41581c:	add	x1, x8, x1
  415820:	add	x0, x1, x19
  415824:	bl	401260 <memmove@plt>
  415828:	ldr	x8, [x20]
  41582c:	ldr	x9, [x20, #144]
  415830:	mov	x1, x21
  415834:	mov	x2, x19
  415838:	add	x0, x8, x9
  41583c:	bl	401250 <memcpy@plt>
  415840:	ldr	x8, [x20, #144]
  415844:	ldp	x10, x9, [x20]
  415848:	mov	x0, x20
  41584c:	add	x8, x8, x19
  415850:	add	x9, x9, x19
  415854:	str	x8, [x20, #144]
  415858:	add	x8, x9, x10
  41585c:	str	x9, [x20, #8]
  415860:	sturb	wzr, [x8, #-1]
  415864:	add	sp, sp, #0x1, lsl #12
  415868:	ldp	x20, x19, [sp, #80]
  41586c:	ldp	x22, x21, [sp, #64]
  415870:	ldp	x24, x23, [sp, #48]
  415874:	ldp	x26, x25, [sp, #32]
  415878:	ldr	x28, [sp, #16]
  41587c:	ldp	x29, x30, [sp], #96
  415880:	b	415968 <ferror@plt+0x143c8>
  415884:	mov	x25, xzr
  415888:	cbz	x23, 4158b8 <ferror@plt+0x14318>
  41588c:	mov	x24, xzr
  415890:	mov	x0, sp
  415894:	add	x3, x29, #0x18
  415898:	mov	x1, x23
  41589c:	mov	x2, x24
  4158a0:	bl	415d50 <ferror@plt+0x147b0>
  4158a4:	ldr	x8, [x29, #24]
  4158a8:	add	x24, x0, x24
  4158ac:	cmp	x24, x23
  4158b0:	add	x25, x8, x25
  4158b4:	b.cc	415890 <ferror@plt+0x142f0>  // b.lo, b.ul, b.last
  4158b8:	mov	x26, xzr
  4158bc:	cbnz	x22, 4158d0 <ferror@plt+0x14330>
  4158c0:	b	415900 <ferror@plt+0x14360>
  4158c4:	mov	x25, xzr
  4158c8:	mov	x26, xzr
  4158cc:	cbz	x22, 415900 <ferror@plt+0x14360>
  4158d0:	ldr	x23, [x20]
  4158d4:	mov	x24, xzr
  4158d8:	mov	x3, sp
  4158dc:	mov	x0, x23
  4158e0:	mov	x1, x22
  4158e4:	mov	x2, x24
  4158e8:	bl	415d50 <ferror@plt+0x147b0>
  4158ec:	ldr	x8, [sp]
  4158f0:	add	x24, x0, x24
  4158f4:	cmp	x24, x22
  4158f8:	add	x26, x8, x26
  4158fc:	b.cc	4158d8 <ferror@plt+0x14338>  // b.lo, b.ul, b.last
  415900:	ldr	x8, [x20, #160]
  415904:	add	x9, x26, x25
  415908:	cmp	x9, x8
  41590c:	b.cs	415930 <ferror@plt+0x14390>  // b.hs, b.nlast
  415910:	mov	w0, #0x2                   	// #2
  415914:	mov	x1, x21
  415918:	mov	x2, x19
  41591c:	bl	401400 <write@plt>
  415920:	cmp	x0, x19
  415924:	b.ne	41593c <ferror@plt+0x1439c>  // b.any
  415928:	mov	w0, wzr
  41592c:	b	415948 <ferror@plt+0x143a8>
  415930:	mov	x0, x20
  415934:	bl	415968 <ferror@plt+0x143c8>
  415938:	b	415948 <ferror@plt+0x143a8>
  41593c:	mov	w0, #0x5                   	// #5
  415940:	mov	x1, xzr
  415944:	bl	402bd4 <ferror@plt+0x1634>
  415948:	add	sp, sp, #0x1, lsl #12
  41594c:	ldp	x20, x19, [sp, #80]
  415950:	ldp	x22, x21, [sp, #64]
  415954:	ldp	x24, x23, [sp, #48]
  415958:	ldp	x26, x25, [sp, #32]
  41595c:	ldr	x28, [sp, #16]
  415960:	ldp	x29, x30, [sp], #96
  415964:	ret
  415968:	sub	sp, sp, #0x90
  41596c:	stp	x29, x30, [sp, #64]
  415970:	str	x25, [sp, #80]
  415974:	stp	x24, x23, [sp, #96]
  415978:	stp	x22, x21, [sp, #112]
  41597c:	stp	x20, x19, [sp, #128]
  415980:	ldp	x20, x8, [x0]
  415984:	ldr	x24, [x0, #144]
  415988:	mov	x19, x0
  41598c:	add	x29, sp, #0x40
  415990:	sub	x21, x8, #0x1
  415994:	ldr	x23, [x19, #136]
  415998:	mov	x25, xzr
  41599c:	cbz	x24, 4159cc <ferror@plt+0x1442c>
  4159a0:	mov	x22, xzr
  4159a4:	mov	x3, sp
  4159a8:	mov	x0, x20
  4159ac:	mov	x1, x21
  4159b0:	mov	x2, x22
  4159b4:	bl	415d50 <ferror@plt+0x147b0>
  4159b8:	ldr	x8, [sp]
  4159bc:	add	x22, x0, x22
  4159c0:	cmp	x22, x24
  4159c4:	add	x25, x8, x25
  4159c8:	b.cc	4159a4 <ferror@plt+0x14404>  // b.lo, b.ul, b.last
  4159cc:	ldr	x22, [x19, #160]
  4159d0:	add	x8, x25, x23
  4159d4:	cmp	x8, x22
  4159d8:	b.cc	415a10 <ferror@plt+0x14470>  // b.lo, b.ul, b.last
  4159dc:	mov	x0, x20
  4159e0:	mov	x1, x21
  4159e4:	mov	x2, xzr
  4159e8:	mov	x3, xzr
  4159ec:	bl	415d50 <ferror@plt+0x147b0>
  4159f0:	add	x20, x20, x0
  4159f4:	sub	x21, x21, x0
  4159f8:	sub	x24, x24, x0
  4159fc:	b	415994 <ferror@plt+0x143f4>
  415a00:	mov	x0, x20
  415a04:	mov	x1, x21
  415a08:	bl	415ff4 <ferror@plt+0x14a54>
  415a0c:	sub	x21, x21, x0
  415a10:	ldr	x23, [x19, #136]
  415a14:	mov	x25, xzr
  415a18:	cbz	x21, 415a4c <ferror@plt+0x144ac>
  415a1c:	mov	x22, xzr
  415a20:	mov	x3, sp
  415a24:	mov	x0, x20
  415a28:	mov	x1, x21
  415a2c:	mov	x2, x22
  415a30:	bl	415d50 <ferror@plt+0x147b0>
  415a34:	ldr	x8, [sp]
  415a38:	add	x22, x0, x22
  415a3c:	cmp	x22, x21
  415a40:	add	x25, x8, x25
  415a44:	b.cc	415a20 <ferror@plt+0x14480>  // b.lo, b.ul, b.last
  415a48:	ldr	x22, [x19, #160]
  415a4c:	add	x8, x25, x23
  415a50:	cmp	x8, x22
  415a54:	b.hi	415a00 <ferror@plt+0x14460>  // b.pmore
  415a58:	mov	w8, #0xd                   	// #13
  415a5c:	mov	x0, sp
  415a60:	strh	w8, [sp]
  415a64:	add	x22, x19, #0x50
  415a68:	bl	401270 <strlen@plt>
  415a6c:	mov	x1, x0
  415a70:	mov	x2, sp
  415a74:	mov	x0, x22
  415a78:	bl	401b70 <ferror@plt+0x5d0>
  415a7c:	adrp	x8, 42c000 <ferror@plt+0x2aa60>
  415a80:	ldr	x8, [x8, #584]
  415a84:	ldrh	w9, [x8, #1138]
  415a88:	tbnz	w9, #7, 415aa8 <ferror@plt+0x14508>
  415a8c:	tst	x9, #0x6
  415a90:	b.ne	415aa8 <ferror@plt+0x14508>  // b.any
  415a94:	ldrb	w8, [x8, #1141]
  415a98:	cbz	w8, 415aa8 <ferror@plt+0x14508>
  415a9c:	ldr	x1, [x19, #120]
  415aa0:	mov	x0, x22
  415aa4:	bl	401cd0 <ferror@plt+0x730>
  415aa8:	mov	x0, x22
  415aac:	mov	x1, x20
  415ab0:	bl	401cd0 <ferror@plt+0x730>
  415ab4:	mov	w8, #0x5b1b                	// #23323
  415ab8:	movk	w8, #0x4b30, lsl #16
  415abc:	mov	x1, sp
  415ac0:	mov	x0, x22
  415ac4:	strb	wzr, [sp, #4]
  415ac8:	str	w8, [sp]
  415acc:	bl	401cd0 <ferror@plt+0x730>
  415ad0:	mov	x25, xzr
  415ad4:	cbz	x24, 415b04 <ferror@plt+0x14564>
  415ad8:	mov	x23, xzr
  415adc:	add	x3, x29, #0x18
  415ae0:	mov	x0, x20
  415ae4:	mov	x1, x21
  415ae8:	mov	x2, x23
  415aec:	bl	415d50 <ferror@plt+0x147b0>
  415af0:	ldr	x8, [x29, #24]
  415af4:	add	x23, x0, x23
  415af8:	cmp	x23, x24
  415afc:	add	x25, x8, x25
  415b00:	b.cc	415adc <ferror@plt+0x1453c>  // b.lo, b.ul, b.last
  415b04:	ldr	x8, [x19, #136]
  415b08:	adds	x3, x8, x25
  415b0c:	b.eq	415b30 <ferror@plt+0x14590>  // b.none
  415b10:	adrp	x2, 419000 <ferror@plt+0x17a60>
  415b14:	add	x2, x2, #0x658
  415b18:	mov	x0, sp
  415b1c:	mov	w1, #0x40                  	// #64
  415b20:	bl	4012c0 <snprintf@plt>
  415b24:	mov	x1, sp
  415b28:	mov	x0, x22
  415b2c:	bl	401cd0 <ferror@plt+0x730>
  415b30:	ldr	x8, [x19, #88]
  415b34:	cbz	x8, 415b58 <ferror@plt+0x145b8>
  415b38:	ldr	x1, [x19, #80]
  415b3c:	sub	x2, x8, #0x1
  415b40:	mov	w0, #0x2                   	// #2
  415b44:	bl	401400 <write@plt>
  415b48:	ldr	x8, [x19, #88]
  415b4c:	sub	x8, x8, #0x1
  415b50:	cmp	x0, x8
  415b54:	b.ne	415b60 <ferror@plt+0x145c0>  // b.any
  415b58:	mov	w0, wzr
  415b5c:	b	415b6c <ferror@plt+0x145cc>
  415b60:	mov	w0, #0x5                   	// #5
  415b64:	mov	x1, xzr
  415b68:	bl	402bd4 <ferror@plt+0x1634>
  415b6c:	ldp	x20, x19, [sp, #128]
  415b70:	ldp	x22, x21, [sp, #112]
  415b74:	ldp	x24, x23, [sp, #96]
  415b78:	ldr	x25, [sp, #80]
  415b7c:	ldp	x29, x30, [sp, #64]
  415b80:	add	sp, sp, #0x90
  415b84:	ret
  415b88:	stp	x29, x30, [sp, #-48]!
  415b8c:	stp	x20, x19, [sp, #32]
  415b90:	ldr	x8, [x0, #48]
  415b94:	str	x21, [sp, #16]
  415b98:	mov	x29, sp
  415b9c:	cmp	x8, #0x2
  415ba0:	b.cs	415bac <ferror@plt+0x1460c>  // b.hs, b.nlast
  415ba4:	mov	w0, wzr
  415ba8:	b	415c68 <ferror@plt+0x146c8>
  415bac:	mov	x19, x0
  415bb0:	ldr	x0, [x0]
  415bb4:	mov	w21, w1
  415bb8:	add	x20, x19, #0x28
  415bbc:	bl	402eb0 <ferror@plt+0x1910>
  415bc0:	str	x0, [x29, #24]
  415bc4:	ldr	x8, [x19, #168]
  415bc8:	ldr	x9, [x19, #48]
  415bcc:	add	x2, x29, #0x18
  415bd0:	mov	x0, x20
  415bd4:	mvn	x8, x8
  415bd8:	add	x1, x9, x8
  415bdc:	bl	401f3c <ferror@plt+0x99c>
  415be0:	ldr	x8, [x19, #168]
  415be4:	tst	w21, #0x1
  415be8:	mov	w9, #0x1                   	// #1
  415bec:	cneg	x9, x9, eq  // eq = none
  415bf0:	add	x8, x8, x9
  415bf4:	cmn	x8, #0x1
  415bf8:	str	x8, [x19, #168]
  415bfc:	b.eq	415c50 <ferror@plt+0x146b0>  // b.none
  415c00:	ldr	x9, [x19, #48]
  415c04:	cmp	x8, x9
  415c08:	b.cs	415c5c <ferror@plt+0x146bc>  // b.hs, b.nlast
  415c0c:	mvn	x8, x8
  415c10:	add	x1, x9, x8
  415c14:	mov	x0, x20
  415c18:	bl	401f2c <ferror@plt+0x98c>
  415c1c:	ldr	x20, [x0]
  415c20:	mov	x0, x20
  415c24:	bl	401270 <strlen@plt>
  415c28:	mov	x1, x0
  415c2c:	mov	x0, x19
  415c30:	mov	x2, x20
  415c34:	bl	401b70 <ferror@plt+0x5d0>
  415c38:	ldr	x8, [x19, #8]
  415c3c:	mov	x0, x19
  415c40:	sub	x8, x8, #0x1
  415c44:	str	x8, [x19, #144]
  415c48:	bl	415968 <ferror@plt+0x143c8>
  415c4c:	b	415c68 <ferror@plt+0x146c8>
  415c50:	mov	w0, wzr
  415c54:	str	xzr, [x19, #168]
  415c58:	b	415c68 <ferror@plt+0x146c8>
  415c5c:	sub	x8, x9, #0x1
  415c60:	mov	w0, wzr
  415c64:	str	x8, [x19, #168]
  415c68:	ldp	x20, x19, [sp, #32]
  415c6c:	ldr	x21, [sp, #16]
  415c70:	ldp	x29, x30, [sp], #48
  415c74:	ret
  415c78:	sub	sp, sp, #0x80
  415c7c:	adrp	x1, 419000 <ferror@plt+0x17a60>
  415c80:	add	x1, x1, #0x640
  415c84:	mov	w0, #0x2                   	// #2
  415c88:	mov	w2, #0x4                   	// #4
  415c8c:	stp	x29, x30, [sp, #80]
  415c90:	str	x21, [sp, #96]
  415c94:	stp	x20, x19, [sp, #112]
  415c98:	add	x29, sp, #0x50
  415c9c:	bl	401400 <write@plt>
  415ca0:	cmp	x0, #0x4
  415ca4:	b.ne	415d38 <ferror@plt+0x14798>  // b.any
  415ca8:	mov	x20, xzr
  415cac:	add	x21, sp, #0x10
  415cb0:	add	x19, x21, x20
  415cb4:	mov	w2, #0x1                   	// #1
  415cb8:	mov	w0, wzr
  415cbc:	mov	x1, x19
  415cc0:	bl	4014e0 <read@plt>
  415cc4:	cmp	x0, #0x1
  415cc8:	b.ne	415ce4 <ferror@plt+0x14744>  // b.any
  415ccc:	ldrb	w8, [x19]
  415cd0:	cmp	w8, #0x52
  415cd4:	b.eq	415ce4 <ferror@plt+0x14744>  // b.none
  415cd8:	add	x20, x20, #0x1
  415cdc:	cmp	x20, #0x3f
  415ce0:	b.ne	415cb0 <ferror@plt+0x14710>  // b.any
  415ce4:	add	x8, sp, #0x10
  415ce8:	strb	wzr, [x8, x20]
  415cec:	ldrb	w8, [sp, #16]
  415cf0:	cmp	w8, #0x1b
  415cf4:	b.ne	415d38 <ferror@plt+0x14798>  // b.any
  415cf8:	ldrb	w8, [sp, #17]
  415cfc:	cmp	w8, #0x5b
  415d00:	b.ne	415d38 <ferror@plt+0x14798>  // b.any
  415d04:	add	x8, sp, #0x10
  415d08:	adrp	x1, 419000 <ferror@plt+0x17a60>
  415d0c:	orr	x0, x8, #0x2
  415d10:	add	x1, x1, #0x645
  415d14:	add	x2, sp, #0x8
  415d18:	add	x3, x29, #0x18
  415d1c:	bl	401520 <__isoc99_sscanf@plt>
  415d20:	cmp	w0, #0x2
  415d24:	b.ne	415d38 <ferror@plt+0x14798>  // b.any
  415d28:	ldr	x8, [x29, #24]
  415d2c:	cmp	x8, #0x10, lsl #12
  415d30:	csel	x0, x8, xzr, cc  // cc = lo, ul, last
  415d34:	b	415d3c <ferror@plt+0x1479c>
  415d38:	mov	x0, #0xffffffffffffffff    	// #-1
  415d3c:	ldp	x20, x19, [sp, #112]
  415d40:	ldr	x21, [sp, #96]
  415d44:	ldp	x29, x30, [sp, #80]
  415d48:	add	sp, sp, #0x80
  415d4c:	ret
  415d50:	subs	x10, x1, x2
  415d54:	b.eq	415e04 <ferror@plt+0x14864>  // b.none
  415d58:	add	x8, x0, x2
  415d5c:	ldrb	w9, [x8]
  415d60:	tbz	w9, #7, 415e08 <ferror@plt+0x14868>
  415d64:	and	w11, w9, #0xe0
  415d68:	cmp	w11, #0xc0
  415d6c:	b.ne	415d90 <ferror@plt+0x147f0>  // b.any
  415d70:	cmp	x10, #0x2
  415d74:	b.cc	415e04 <ferror@plt+0x14864>  // b.lo, b.ul, b.last
  415d78:	ldrb	w8, [x8, #1]
  415d7c:	mov	w10, #0x2                   	// #2
  415d80:	and	w8, w8, #0x3f
  415d84:	bfi	w8, w9, #6, #5
  415d88:	mov	w9, w8
  415d8c:	b	415e0c <ferror@plt+0x1486c>
  415d90:	and	w11, w9, #0xf0
  415d94:	cmp	w11, #0xe0
  415d98:	b.ne	415dc4 <ferror@plt+0x14824>  // b.any
  415d9c:	cmp	x10, #0x3
  415da0:	b.cc	415e04 <ferror@plt+0x14864>  // b.lo, b.ul, b.last
  415da4:	ldrb	w10, [x8, #1]
  415da8:	ldrb	w8, [x8, #2]
  415dac:	ubfiz	w9, w9, #12, #4
  415db0:	and	w10, w10, #0x3f
  415db4:	bfi	w9, w10, #6, #6
  415db8:	bfxil	w9, w8, #0, #6
  415dbc:	mov	w10, #0x3                   	// #3
  415dc0:	b	415e0c <ferror@plt+0x1486c>
  415dc4:	and	w11, w9, #0xf8
  415dc8:	cmp	w11, #0xf0
  415dcc:	b.ne	415fe4 <ferror@plt+0x14a44>  // b.any
  415dd0:	cmp	x10, #0x4
  415dd4:	b.cc	415e04 <ferror@plt+0x14864>  // b.lo, b.ul, b.last
  415dd8:	ldrb	w10, [x8, #1]
  415ddc:	ldrb	w11, [x8, #2]
  415de0:	ldrb	w8, [x8, #3]
  415de4:	ubfiz	w9, w9, #18, #3
  415de8:	and	w10, w10, #0x3f
  415dec:	and	w11, w11, #0x3f
  415df0:	bfi	w9, w10, #12, #6
  415df4:	bfi	w9, w11, #6, #6
  415df8:	bfxil	w9, w8, #0, #6
  415dfc:	mov	w10, #0x4                   	// #4
  415e00:	b	415e0c <ferror@plt+0x1486c>
  415e04:	mov	w9, wzr
  415e08:	mov	w10, #0x1                   	// #1
  415e0c:	adrp	x8, 418000 <ferror@plt+0x16a60>
  415e10:	ldr	x8, [x8, #1416]
  415e14:	cbz	x8, 415e40 <ferror@plt+0x148a0>
  415e18:	adrp	x11, 416000 <ferror@plt+0x14a60>
  415e1c:	add	x11, x11, #0xb20
  415e20:	mov	x12, x8
  415e24:	ldr	w13, [x11]
  415e28:	cmp	w13, w9
  415e2c:	b.hi	415e40 <ferror@plt+0x148a0>  // b.pmore
  415e30:	b.eq	415e88 <ferror@plt+0x148e8>  // b.none
  415e34:	subs	x12, x12, #0x1
  415e38:	add	x11, x11, #0x4
  415e3c:	b.ne	415e24 <ferror@plt+0x14884>  // b.any
  415e40:	cbz	x3, 415ea0 <ferror@plt+0x14900>
  415e44:	adrp	x11, 416000 <ferror@plt+0x14a60>
  415e48:	ldr	x12, [x11, #2840]
  415e4c:	cbz	x12, 415e90 <ferror@plt+0x148f0>
  415e50:	adrp	x11, 416000 <ferror@plt+0x14a60>
  415e54:	add	x11, x11, #0x7d8
  415e58:	add	x13, x11, #0x4
  415e5c:	mov	w11, #0x1                   	// #1
  415e60:	ldur	w14, [x13, #-4]
  415e64:	cmp	w14, w9
  415e68:	b.hi	415e9c <ferror@plt+0x148fc>  // b.pmore
  415e6c:	ldr	w14, [x13]
  415e70:	cmp	w14, w9
  415e74:	b.cs	415e98 <ferror@plt+0x148f8>  // b.hs, b.nlast
  415e78:	subs	x12, x12, #0x1
  415e7c:	add	x13, x13, #0x8
  415e80:	b.ne	415e60 <ferror@plt+0x148c0>  // b.any
  415e84:	b	415e9c <ferror@plt+0x148fc>
  415e88:	mov	x0, xzr
  415e8c:	ret
  415e90:	mov	w11, #0x1                   	// #1
  415e94:	b	415e9c <ferror@plt+0x148fc>
  415e98:	mov	w11, #0x2                   	// #2
  415e9c:	str	x11, [x3]
  415ea0:	add	x9, x10, x2
  415ea4:	cmp	x9, x1
  415ea8:	b.cs	415fdc <ferror@plt+0x14a3c>  // b.hs, b.nlast
  415eac:	adrp	x11, 416000 <ferror@plt+0x14a60>
  415eb0:	add	x11, x11, #0xb20
  415eb4:	mov	x10, x9
  415eb8:	subs	x14, x1, x10
  415ebc:	b.eq	415f84 <ferror@plt+0x149e4>  // b.none
  415ec0:	add	x13, x0, x10
  415ec4:	ldrb	w12, [x13]
  415ec8:	tbnz	w12, #7, 415ed8 <ferror@plt+0x14938>
  415ecc:	mov	w13, #0x1                   	// #1
  415ed0:	cbnz	x8, 415f90 <ferror@plt+0x149f0>
  415ed4:	b	415fdc <ferror@plt+0x14a3c>
  415ed8:	and	w15, w12, #0xe0
  415edc:	cmp	w15, #0xc0
  415ee0:	b.ne	415f08 <ferror@plt+0x14968>  // b.any
  415ee4:	cmp	x14, #0x2
  415ee8:	b.cc	415f84 <ferror@plt+0x149e4>  // b.lo, b.ul, b.last
  415eec:	ldrb	w13, [x13, #1]
  415ef0:	and	w13, w13, #0x3f
  415ef4:	bfi	w13, w12, #6, #5
  415ef8:	mov	w12, w13
  415efc:	mov	w13, #0x2                   	// #2
  415f00:	cbnz	x8, 415f90 <ferror@plt+0x149f0>
  415f04:	b	415fdc <ferror@plt+0x14a3c>
  415f08:	and	w15, w12, #0xf0
  415f0c:	cmp	w15, #0xe0
  415f10:	b.ne	415f40 <ferror@plt+0x149a0>  // b.any
  415f14:	cmp	x14, #0x3
  415f18:	b.cc	415f84 <ferror@plt+0x149e4>  // b.lo, b.ul, b.last
  415f1c:	ldrb	w14, [x13, #1]
  415f20:	ldrb	w13, [x13, #2]
  415f24:	ubfiz	w12, w12, #12, #4
  415f28:	and	w14, w14, #0x3f
  415f2c:	bfi	w12, w14, #6, #6
  415f30:	bfxil	w12, w13, #0, #6
  415f34:	mov	w13, #0x3                   	// #3
  415f38:	cbnz	x8, 415f90 <ferror@plt+0x149f0>
  415f3c:	b	415fdc <ferror@plt+0x14a3c>
  415f40:	and	w15, w12, #0xf8
  415f44:	cmp	w15, #0xf0
  415f48:	b.ne	415fc8 <ferror@plt+0x14a28>  // b.any
  415f4c:	cmp	x14, #0x4
  415f50:	b.cc	415f84 <ferror@plt+0x149e4>  // b.lo, b.ul, b.last
  415f54:	ldrb	w14, [x13, #1]
  415f58:	ldrb	w15, [x13, #2]
  415f5c:	ldrb	w13, [x13, #3]
  415f60:	ubfiz	w12, w12, #18, #3
  415f64:	and	w14, w14, #0x3f
  415f68:	and	w15, w15, #0x3f
  415f6c:	bfi	w12, w14, #12, #6
  415f70:	bfi	w12, w15, #6, #6
  415f74:	bfxil	w12, w13, #0, #6
  415f78:	mov	w13, #0x4                   	// #4
  415f7c:	cbnz	x8, 415f90 <ferror@plt+0x149f0>
  415f80:	b	415fdc <ferror@plt+0x14a3c>
  415f84:	mov	w12, wzr
  415f88:	mov	w13, #0x1                   	// #1
  415f8c:	cbz	x8, 415fdc <ferror@plt+0x14a3c>
  415f90:	mov	x14, x11
  415f94:	mov	x15, x8
  415f98:	ldr	w16, [x14]
  415f9c:	cmp	w16, w12
  415fa0:	b.hi	415fd8 <ferror@plt+0x14a38>  // b.pmore
  415fa4:	b.eq	415fb8 <ferror@plt+0x14a18>  // b.none
  415fa8:	subs	x15, x15, #0x1
  415fac:	add	x14, x14, #0x4
  415fb0:	b.ne	415f98 <ferror@plt+0x149f8>  // b.any
  415fb4:	b	415fd8 <ferror@plt+0x14a38>
  415fb8:	add	x10, x13, x10
  415fbc:	cmp	x10, x1
  415fc0:	b.cc	415eb8 <ferror@plt+0x14918>  // b.lo, b.ul, b.last
  415fc4:	b	415fec <ferror@plt+0x14a4c>
  415fc8:	mov	w12, #0xfffd                	// #65533
  415fcc:	mov	w13, #0x1                   	// #1
  415fd0:	cbnz	x8, 415f90 <ferror@plt+0x149f0>
  415fd4:	b	415fdc <ferror@plt+0x14a3c>
  415fd8:	mov	x9, x10
  415fdc:	sub	x0, x9, x2
  415fe0:	ret
  415fe4:	mov	w9, #0xfffd                	// #65533
  415fe8:	b	415e08 <ferror@plt+0x14868>
  415fec:	sub	x0, x10, x2
  415ff0:	ret
  415ff4:	cbz	x1, 416140 <ferror@plt+0x14ba0>
  415ff8:	adrp	x8, 418000 <ferror@plt+0x16a60>
  415ffc:	ldr	x9, [x8, #1416]
  416000:	adrp	x11, 416000 <ferror@plt+0x14a60>
  416004:	sub	x10, x0, #0x1
  416008:	add	x11, x11, #0xb20
  41600c:	mov	x12, x1
  416010:	mov	x8, x12
  416014:	mov	x13, x12
  416018:	sub	x12, x13, #0x1
  41601c:	cmp	x12, x8
  416020:	b.cs	416044 <ferror@plt+0x14aa4>  // b.hs, b.nlast
  416024:	ldrb	w13, [x10, x13]
  416028:	and	w13, w13, #0xc0
  41602c:	cmp	w13, #0x80
  416030:	mov	x13, x12
  416034:	b.eq	416018 <ferror@plt+0x14a78>  // b.none
  416038:	subs	x14, x8, x12
  41603c:	b.ne	416050 <ferror@plt+0x14ab0>  // b.any
  416040:	b	4160f0 <ferror@plt+0x14b50>
  416044:	mov	x12, xzr
  416048:	subs	x14, x8, x12
  41604c:	b.eq	4160f0 <ferror@plt+0x14b50>  // b.none
  416050:	add	x13, x0, x12
  416054:	ldrb	w8, [x13]
  416058:	tbz	w8, #7, 4160f4 <ferror@plt+0x14b54>
  41605c:	and	w15, w8, #0xe0
  416060:	cmp	w15, #0xc0
  416064:	b.ne	416088 <ferror@plt+0x14ae8>  // b.any
  416068:	cmp	x14, #0x2
  41606c:	b.cc	4160f0 <ferror@plt+0x14b50>  // b.lo, b.ul, b.last
  416070:	ldrb	w13, [x13, #1]
  416074:	and	w13, w13, #0x3f
  416078:	bfi	w13, w8, #6, #5
  41607c:	mov	w8, w13
  416080:	cbnz	x9, 4160f8 <ferror@plt+0x14b58>
  416084:	b	416134 <ferror@plt+0x14b94>
  416088:	and	w15, w8, #0xf0
  41608c:	cmp	w15, #0xe0
  416090:	b.ne	4160b0 <ferror@plt+0x14b10>  // b.any
  416094:	cmp	x14, #0x3
  416098:	b.cc	4160f0 <ferror@plt+0x14b50>  // b.lo, b.ul, b.last
  41609c:	ldrb	w14, [x13, #1]
  4160a0:	ldrb	w13, [x13, #2]
  4160a4:	ubfiz	w8, w8, #12, #4
  4160a8:	and	w14, w14, #0x3f
  4160ac:	b	4160e0 <ferror@plt+0x14b40>
  4160b0:	and	w15, w8, #0xf8
  4160b4:	cmp	w15, #0xf0
  4160b8:	b.ne	41612c <ferror@plt+0x14b8c>  // b.any
  4160bc:	cmp	x14, #0x4
  4160c0:	b.cc	4160f0 <ferror@plt+0x14b50>  // b.lo, b.ul, b.last
  4160c4:	ldrb	w14, [x13, #1]
  4160c8:	ldrb	w15, [x13, #2]
  4160cc:	ldrb	w13, [x13, #3]
  4160d0:	ubfiz	w8, w8, #18, #3
  4160d4:	and	w14, w14, #0x3f
  4160d8:	bfi	w8, w14, #12, #6
  4160dc:	and	w14, w15, #0x3f
  4160e0:	bfi	w8, w14, #6, #6
  4160e4:	bfxil	w8, w13, #0, #6
  4160e8:	cbnz	x9, 4160f8 <ferror@plt+0x14b58>
  4160ec:	b	416134 <ferror@plt+0x14b94>
  4160f0:	mov	w8, wzr
  4160f4:	cbz	x9, 416134 <ferror@plt+0x14b94>
  4160f8:	mov	x13, x11
  4160fc:	mov	x14, x9
  416100:	ldr	w15, [x13]
  416104:	cmp	w15, w8
  416108:	b.hi	416134 <ferror@plt+0x14b94>  // b.pmore
  41610c:	b.eq	416120 <ferror@plt+0x14b80>  // b.none
  416110:	subs	x14, x14, #0x1
  416114:	add	x13, x13, #0x4
  416118:	b.ne	416100 <ferror@plt+0x14b60>  // b.any
  41611c:	b	416134 <ferror@plt+0x14b94>
  416120:	mov	x8, xzr
  416124:	cbnz	x12, 416010 <ferror@plt+0x14a70>
  416128:	b	416138 <ferror@plt+0x14b98>
  41612c:	mov	w8, #0xfffd                	// #65533
  416130:	cbnz	x9, 4160f8 <ferror@plt+0x14b58>
  416134:	sub	x8, x1, x12
  416138:	mov	x0, x8
  41613c:	ret
  416140:	mov	x0, xzr
  416144:	ret
  416148:	stp	x29, x30, [sp, #-64]!
  41614c:	mov	x29, sp
  416150:	stp	x19, x20, [sp, #16]
  416154:	adrp	x20, 42b000 <ferror@plt+0x29a60>
  416158:	add	x20, x20, #0xdf0
  41615c:	stp	x21, x22, [sp, #32]
  416160:	adrp	x21, 42b000 <ferror@plt+0x29a60>
  416164:	add	x21, x21, #0xde8
  416168:	sub	x20, x20, x21
  41616c:	mov	w22, w0
  416170:	stp	x23, x24, [sp, #48]
  416174:	mov	x23, x1
  416178:	mov	x24, x2
  41617c:	bl	401210 <memcpy@plt-0x40>
  416180:	cmp	xzr, x20, asr #3
  416184:	b.eq	4161b0 <ferror@plt+0x14c10>  // b.none
  416188:	asr	x20, x20, #3
  41618c:	mov	x19, #0x0                   	// #0
  416190:	ldr	x3, [x21, x19, lsl #3]
  416194:	mov	x2, x24
  416198:	add	x19, x19, #0x1
  41619c:	mov	x1, x23
  4161a0:	mov	w0, w22
  4161a4:	blr	x3
  4161a8:	cmp	x20, x19
  4161ac:	b.ne	416190 <ferror@plt+0x14bf0>  // b.any
  4161b0:	ldp	x19, x20, [sp, #16]
  4161b4:	ldp	x21, x22, [sp, #32]
  4161b8:	ldp	x23, x24, [sp, #48]
  4161bc:	ldp	x29, x30, [sp], #64
  4161c0:	ret
  4161c4:	nop
  4161c8:	ret

Disassembly of section .fini:

00000000004161cc <.fini>:
  4161cc:	stp	x29, x30, [sp, #-16]!
  4161d0:	mov	x29, sp
  4161d4:	ldp	x29, x30, [sp], #16
  4161d8:	ret
