{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709860845745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709860845748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 09:20:45 2024 " "Processing started: Fri Mar 08 09:20:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709860845748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709860845748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dev_board -c dev_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off dev_board -c dev_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709860845748 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709860845926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/igbt&scr/pulse_logic_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/igbt&scr/pulse_logic_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pulse_logic_gen " "Found entity 1: Pulse_logic_gen" {  } { { "../rtl/IGBT&SCR/Pulse_logic_gen.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/IGBT&SCR/Pulse_logic_gen.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709860850768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709860850768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/seg_bcd_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/seg_bcd_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_bcd_dri " "Found entity 1: seg_bcd_dri" {  } { { "../rtl/rtc_seg_led/seg_bcd_dri.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/seg_bcd_dri.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709860850769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709860850769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/pcf8563_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/pcf8563_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcf8563_ctrl " "Found entity 1: pcf8563_ctrl" {  } { { "../rtl/rtc_seg_led/pcf8563_ctrl.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/pcf8563_ctrl.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709860850770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709860850770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/key_sw_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/key_sw_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_sw_disp " "Found entity 1: key_sw_disp" {  } { { "../rtl/rtc_seg_led/key_sw_disp.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/key_sw_disp.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709860850771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709860850771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../rtl/rtc_seg_led/key_debounce.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/key_debounce.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709860850772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709860850772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "../rtl/rtc_seg_led/i2c_dri.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/i2c_dri.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709860850773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709860850773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/uart_232/uart_recv.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/uart_232/uart_recv.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_recv " "Found entity 1: uart_recv" {  } { { "../rtl/uart_232/uart_recv.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/uart_232/uart_recv.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709860850774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709860850774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/uart_232/uart_loop.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/uart_232/uart_loop.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_loop " "Found entity 1: uart_loop" {  } { { "../rtl/uart_232/uart_loop.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/uart_232/uart_loop.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709860850775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709860850775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/uart_232/uart_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/uart_232/uart_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_send " "Found entity 1: uart_send" {  } { { "../rtl/uart_232/uart_send.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/uart_232/uart_send.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709860850776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709860850776 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_led_association.v(63) " "Verilog HDL information at key_led_association.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/key_led/key_led_association.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/key_led/key_led_association.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1709860850776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/key_led/key_led_association.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/key_led/key_led_association.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_led_association " "Found entity 1: key_led_association" {  } { { "../rtl/key_led/key_led_association.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/key_led/key_led_association.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709860850777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709860850777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/key_led/led_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/key_led/led_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_key " "Found entity 1: led_key" {  } { { "../rtl/key_led/led_key.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/key_led/led_key.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709860850777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709860850777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/key_led/key_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/key_led/key_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_scan " "Found entity 1: key_scan" {  } { { "../rtl/key_led/key_scan.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/key_led/key_scan.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709860850778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709860850778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/dev_board_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/dev_board_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dev_board_top " "Found entity 1: dev_board_top" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709860850779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709860850779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dev_board_top " "Elaborating entity \"dev_board_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709860850796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_recv uart_recv:u_uart_recv " "Elaborating entity \"uart_recv\" for hierarchy \"uart_recv:u_uart_recv\"" {  } { { "../rtl/dev_board_top.v" "u_uart_recv" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709860850797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_send uart_send:u_uart_send " "Elaborating entity \"uart_send\" for hierarchy \"uart_send:u_uart_send\"" {  } { { "../rtl/dev_board_top.v" "u_uart_send" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709860850798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_loop uart_loop:u_uart_loop " "Elaborating entity \"uart_loop\" for hierarchy \"uart_loop:u_uart_loop\"" {  } { { "../rtl/dev_board_top.v" "u_uart_loop" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709860850799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pulse_logic_gen Pulse_logic_gen:Pulse_logic_gen_u " "Elaborating entity \"Pulse_logic_gen\" for hierarchy \"Pulse_logic_gen:Pulse_logic_gen_u\"" {  } { { "../rtl/dev_board_top.v" "Pulse_logic_gen_u" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709860850799 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IGBT_status Pulse_logic_gen.v(48) " "Verilog HDL or VHDL warning at Pulse_logic_gen.v(48): object \"IGBT_status\" assigned a value but never read" {  } { { "../rtl/IGBT&SCR/Pulse_logic_gen.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/IGBT&SCR/Pulse_logic_gen.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1709860850800 "|dev_board_top|Pulse_logic_gen:Pulse_logic_gen_u"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "IGBT_on_EN Pulse_logic_gen.v(56) " "Verilog HDL warning at Pulse_logic_gen.v(56): initial value for variable IGBT_on_EN should be constant" {  } { { "../rtl/IGBT&SCR/Pulse_logic_gen.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/IGBT&SCR/Pulse_logic_gen.v" 56 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1709860850800 "|dev_board_top|Pulse_logic_gen:Pulse_logic_gen_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Pulse_logic_gen.v(81) " "Verilog HDL assignment warning at Pulse_logic_gen.v(81): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/IGBT&SCR/Pulse_logic_gen.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/IGBT&SCR/Pulse_logic_gen.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709860850800 "|dev_board_top|Pulse_logic_gen:Pulse_logic_gen_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Pulse_logic_gen.v(92) " "Verilog HDL assignment warning at Pulse_logic_gen.v(92): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/IGBT&SCR/Pulse_logic_gen.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/IGBT&SCR/Pulse_logic_gen.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709860850800 "|dev_board_top|Pulse_logic_gen:Pulse_logic_gen_u"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IGBT\[4..1\] Pulse_logic_gen.v(38) " "Output port \"IGBT\[4..1\]\" at Pulse_logic_gen.v(38) has no driver" {  } { { "../rtl/IGBT&SCR/Pulse_logic_gen.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/IGBT&SCR/Pulse_logic_gen.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709860850800 "|dev_board_top|Pulse_logic_gen:Pulse_logic_gen_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_scan key_scan:key_scan_u " "Elaborating entity \"key_scan\" for hierarchy \"key_scan:key_scan_u\"" {  } { { "../rtl/dev_board_top.v" "key_scan_u" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709860850801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_key led_key:led_key_u " "Elaborating entity \"led_key\" for hierarchy \"led_key:led_key_u\"" {  } { { "../rtl/dev_board_top.v" "led_key_u" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709860850801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_led_association key_led_association:key_led_association_u " "Elaborating entity \"key_led_association\" for hierarchy \"key_led_association:key_led_association_u\"" {  } { { "../rtl/dev_board_top.v" "key_led_association_u" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709860850802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri i2c_dri:u_i2c_dri " "Elaborating entity \"i2c_dri\" for hierarchy \"i2c_dri:u_i2c_dri\"" {  } { { "../rtl/dev_board_top.v" "u_i2c_dri" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709860850803 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_dri.v(84) " "Verilog HDL assignment warning at i2c_dri.v(84): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/rtc_seg_led/i2c_dri.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/i2c_dri.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1709860850805 "|dev_board_top|i2c_dri:u_i2c_dri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcf8563_ctrl pcf8563_ctrl:u_pcf8563_ctrl " "Elaborating entity \"pcf8563_ctrl\" for hierarchy \"pcf8563_ctrl:u_pcf8563_ctrl\"" {  } { { "../rtl/dev_board_top.v" "u_pcf8563_ctrl" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709860850805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:u_key_debounce " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:u_key_debounce\"" {  } { { "../rtl/dev_board_top.v" "u_key_debounce" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709860850806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_sw_disp key_sw_disp:u_key_sw_disp " "Elaborating entity \"key_sw_disp\" for hierarchy \"key_sw_disp:u_key_sw_disp\"" {  } { { "../rtl/dev_board_top.v" "u_key_sw_disp" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709860850807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_bcd_dri seg_bcd_dri:u_seg_bcd_dri " "Elaborating entity \"seg_bcd_dri\" for hierarchy \"seg_bcd_dri:u_seg_bcd_dri\"" {  } { { "../rtl/dev_board_top.v" "u_seg_bcd_dri" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709860850808 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_232/uart_send.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/uart_232/uart_send.v" 35 -1 0 } } { "../rtl/rtc_seg_led/seg_bcd_dri.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/seg_bcd_dri.v" 78 -1 0 } } { "../rtl/rtc_seg_led/i2c_dri.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/i2c_dri.v" 43 -1 0 } } { "../rtl/rtc_seg_led/i2c_dri.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/i2c_dri.v" 62 -1 0 } } { "../rtl/rtc_seg_led/i2c_dri.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/i2c_dri.v" 61 -1 0 } } { "../rtl/rtc_seg_led/key_debounce.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/key_debounce.v" 35 -1 0 } } { "../rtl/rtc_seg_led/key_debounce.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/key_debounce.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1709860851342 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1709860851342 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IGBT\[1\] GND " "Pin \"IGBT\[1\]\" is stuck at GND" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709860851455 "|dev_board_top|IGBT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IGBT\[2\] GND " "Pin \"IGBT\[2\]\" is stuck at GND" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709860851455 "|dev_board_top|IGBT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IGBT\[3\] GND " "Pin \"IGBT\[3\]\" is stuck at GND" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709860851455 "|dev_board_top|IGBT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IGBT\[4\] GND " "Pin \"IGBT\[4\]\" is stuck at GND" {  } { { "../rtl/dev_board_top.v" "" { Text "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709860851455 "|dev_board_top|IGBT[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1709860851455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709860851537 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/output_files/dev_board.map.smsg " "Generated suppressed messages file D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/output_files/dev_board.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1709860852133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709860852193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709860852193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "690 " "Implemented 690 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709860852237 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709860852237 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1709860852237 ""} { "Info" "ICUT_CUT_TM_LCELLS" "657 " "Implemented 657 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709860852237 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709860852237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709860852259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 09:20:52 2024 " "Processing ended: Fri Mar 08 09:20:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709860852259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709860852259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709860852259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709860852259 ""}
