//! Self-contained RISC-V architecture interpreter.
//!
//! This module provides a foundational, spec-faithful software interpreter for
//! the RISC-V instruction set, structured to parallel [`crate::arm`]. It is
//! intentionally decoupled from the VMM/backend layer so that it can be driven
//! directly by unit tests and the differential oracle in `tests/riscv_diff.rs`
//! (which checks every instruction against `qemu-riscv64`).
//!
//! # Scope
//!
//! The interpreter targets the unprivileged RV64GC base (and the embeddable
//! RV32 variant) with the standard general-purpose extensions:
//!
//! - **I** — base integer ISA (RV32I / RV64I)
//! - **M** — integer multiply/divide
//! - **A** — atomic memory operations (LR/SC, AMO)
//! - **F / D** — single / double precision floating point (IEEE-754)
//! - **C** — compressed 16-bit encodings
//! - **Zicsr / Zifencei** — control/status registers and instruction-fence
//! - **Zba / Zbb / Zbc / Zbs** — bit-manipulation
//!
//! # Design
//!
//! [`decode`] turns raw bytes into a fully-resolved [`Insn`]; [`cpu::RiscVCpu`]
//! holds architectural state ([`x`](cpu::RiscVCpu) registers, FP registers,
//! CSRs, PC) and executes one decoded instruction per [`step`](cpu::RiscVCpu::step).
//! Memory is abstracted by the [`Memory`] trait, with [`FlatMemory`] as the
//! default backing store.

pub mod cpu;
pub mod csr;
pub mod decode;
pub mod float;
pub mod memory;
pub mod rvc;

pub use cpu::{RiscVConfig, RiscVCpu, RiscVExit, Trap};
pub use csr::{csr_name, Csr};
pub use decode::{decode, decode_at, DecodeError, Insn, Op};
pub use float::RoundingMode;
pub use memory::{FlatMemory, MemError, MemResult, Memory};

/// Register width of the hart.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Xlen {
    /// 32-bit registers (RV32).
    Rv32,
    /// 64-bit registers (RV64).
    Rv64,
}

impl Xlen {
    /// Width in bits.
    #[inline]
    pub fn bits(self) -> u32 {
        match self {
            Xlen::Rv32 => 32,
            Xlen::Rv64 => 64,
        }
    }

    /// Mask covering all valid register bits (`0xffff_ffff` for RV32).
    #[inline]
    pub fn mask(self) -> u64 {
        match self {
            Xlen::Rv32 => 0xffff_ffff,
            Xlen::Rv64 => u64::MAX,
        }
    }
}

/// Enabled standard extensions. A `false` field means the corresponding
/// encodings decode as illegal instructions.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub struct Isa {
    /// M: integer multiply/divide.
    pub m: bool,
    /// A: atomic memory operations.
    pub a: bool,
    /// F: single-precision floating point.
    pub f: bool,
    /// D: double-precision floating point (implies F).
    pub d: bool,
    /// C: compressed instructions.
    pub c: bool,
    /// Zicsr: control and status register access.
    pub zicsr: bool,
    /// Zifencei: instruction-stream fence.
    pub zifencei: bool,
    /// Zba: address generation.
    pub zba: bool,
    /// Zbb: basic bit manipulation.
    pub zbb: bool,
    /// Zbc: carry-less multiplication.
    pub zbc: bool,
    /// Zbs: single-bit instructions.
    pub zbs: bool,
}

impl Isa {
    /// RV64GC general-purpose set: IMAFDC + Zicsr + Zifencei + Zba/Zbb.
    pub const fn rv64gc() -> Self {
        Isa {
            m: true,
            a: true,
            f: true,
            d: true,
            c: true,
            zicsr: true,
            zifencei: true,
            zba: true,
            zbb: true,
            zbc: true,
            zbs: true,
        }
    }

    /// Minimal base integer ISA, nothing optional enabled.
    pub const fn rv_i() -> Self {
        Isa {
            m: false,
            a: false,
            f: false,
            d: false,
            c: false,
            zicsr: false,
            zifencei: false,
            zba: false,
            zbb: false,
            zbc: false,
            zbs: false,
        }
    }

    /// IMAC — common embedded profile.
    pub const fn imac() -> Self {
        Isa {
            m: true,
            a: true,
            c: true,
            zicsr: true,
            zifencei: true,
            ..Isa::rv_i()
        }
    }
}

impl Default for Isa {
    fn default() -> Self {
        Isa::rv64gc()
    }
}

/// ABI register names indexed by architectural register number (`x0..x31`).
pub const ABI_X_NAMES: [&str; 32] = [
    "zero", "ra", "sp", "gp", "tp", "t0", "t1", "t2", "s0", "s1", "a0", "a1", "a2", "a3", "a4",
    "a5", "a6", "a7", "s2", "s3", "s4", "s5", "s6", "s7", "s8", "s9", "s10", "s11", "t3", "t4",
    "t5", "t6",
];

/// ABI register names for the floating-point register file (`f0..f31`).
pub const ABI_F_NAMES: [&str; 32] = [
    "ft0", "ft1", "ft2", "ft3", "ft4", "ft5", "ft6", "ft7", "fs0", "fs1", "fa0", "fa1", "fa2",
    "fa3", "fa4", "fa5", "fa6", "fa7", "fs2", "fs3", "fs4", "fs5", "fs6", "fs7", "fs8", "fs9",
    "fs10", "fs11", "ft8", "ft9", "ft10", "ft11",
];

/// ABI name for integer register `x{n}` (`n` masked to 5 bits).
#[inline]
pub fn x_name(n: u8) -> &'static str {
    ABI_X_NAMES[(n & 31) as usize]
}

/// ABI name for floating-point register `f{n}` (`n` masked to 5 bits).
#[inline]
pub fn f_name(n: u8) -> &'static str {
    ABI_F_NAMES[(n & 31) as usize]
}
