

================================================================
== Vitis HLS Report for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12'
================================================================
* Date:           Wed Jan 17 08:24:15 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.018 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_518_12  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%allocated_tiles_shapes_values_load_2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %allocated_tiles_shapes_values_load_2"   --->   Operation 6 'read' 'allocated_tiles_shapes_values_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%existLen_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %existLen_1"   --->   Operation 7 'read' 'existLen_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph46"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_6 = load i7 %j" [DynMap/DynMap_4HLS.cpp:518]   --->   Operation 10 'load' 'j_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.06ns)   --->   "%icmp_ln518 = icmp_ult  i7 %j_6, i7 %existLen_1_read" [DynMap/DynMap_4HLS.cpp:518]   --->   Operation 12 'icmp' 'icmp_ln518' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.31ns)   --->   "%j_7 = add i7 %j_6, i7 1" [DynMap/DynMap_4HLS.cpp:518]   --->   Operation 13 'add' 'j_7' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%br_ln518 = br i1 %icmp_ln518, void %.critedge104.loopexit.exitStub, void %.split9" [DynMap/DynMap_4HLS.cpp:518]   --->   Operation 14 'br' 'br_ln518' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln519 = zext i7 %j_6" [DynMap/DynMap_4HLS.cpp:519]   --->   Operation 15 'zext' 'zext_ln519' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%intersection_addr = getelementptr i4 %intersection, i64 0, i64 %zext_ln519" [DynMap/DynMap_4HLS.cpp:519]   --->   Operation 16 'getelementptr' 'intersection_addr' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.75ns)   --->   "%intersection_load = load i4 %intersection_addr" [DynMap/DynMap_4HLS.cpp:519]   --->   Operation 17 'load' 'intersection_load' <Predicate = (icmp_ln518)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln516 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [DynMap/DynMap_4HLS.cpp:516]   --->   Operation 18 'specloopname' 'specloopname_ln516' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (1.75ns)   --->   "%intersection_load = load i4 %intersection_addr" [DynMap/DynMap_4HLS.cpp:519]   --->   Operation 19 'load' 'intersection_load' <Predicate = (icmp_ln518)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/1] (0.96ns)   --->   "%icmp_ln519 = icmp_eq  i4 %allocated_tiles_shapes_values_load_2_read, i4 %intersection_load" [DynMap/DynMap_4HLS.cpp:519]   --->   Operation 20 'icmp' 'icmp_ln519' <Predicate = (icmp_ln518)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.29ns)   --->   "%br_ln519 = br i1 %icmp_ln519, void, void %.critedge104.loopexit.exitStub" [DynMap/DynMap_4HLS.cpp:519]   --->   Operation 21 'br' 'br_ln519' <Predicate = (icmp_ln518)> <Delay = 1.29>
ST_2 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln518 = store i7 %j_7, i7 %j" [DynMap/DynMap_4HLS.cpp:518]   --->   Operation 22 'store' 'store_ln518' <Predicate = (icmp_ln518 & !icmp_ln519)> <Delay = 1.29>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph46"   --->   Operation 23 'br' 'br_ln0' <Predicate = (icmp_ln518 & !icmp_ln519)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void %.lr.ph46, i1 0, void %.split9"   --->   Operation 24 'phi' 'merge' <Predicate = (icmp_ln519) | (!icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln519) | (!icmp_ln518)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.36ns
The critical path consists of the following:
	'alloca' operation ('j') [4]  (0 ns)
	'load' operation ('j', DynMap/DynMap_4HLS.cpp:518) on local variable 'j' [10]  (0 ns)
	'icmp' operation ('icmp_ln518', DynMap/DynMap_4HLS.cpp:518) [12]  (1.06 ns)
	multiplexor before 'phi' operation ('merge') [26]  (1.3 ns)

 <State 2>: 4.02ns
The critical path consists of the following:
	'load' operation ('intersection_load', DynMap/DynMap_4HLS.cpp:519) on array 'intersection' [19]  (1.75 ns)
	'icmp' operation ('icmp_ln519', DynMap/DynMap_4HLS.cpp:519) [20]  (0.965 ns)
	multiplexor before 'phi' operation ('merge') [26]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
