Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 23:34:27 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_65_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 Delay1No11_instance/Y_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 1.095ns (33.354%)  route 2.188ns (66.646%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.594ns = ( 6.594 - 4.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.219ns (routing 1.366ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.934ns (routing 1.239ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=10045, routed)       2.219     3.170    Delay1No11_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X127Y195       FDCE                                         r  Delay1No11_instance/Y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y195       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.249 r  Delay1No11_instance/Y_reg[14]/Q
                         net (fo=4, routed)           0.662     3.911    Delay1No10_instance/Y_reg[33]_0[14]
    SLICE_X120Y212       LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.035 r  Delay1No10_instance/geqOp_carry_i_9__0/O
                         net (fo=1, routed)           0.010     4.045    Sum10_1_impl_instance/FPAddSubOp_instance/S[7]
    SLICE_X120Y212       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.160 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.186    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X120Y213       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.201 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.227    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X120Y214       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.279 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.383     4.662    Delay1No10_instance/CO[0]
    SLICE_X118Y218       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.135     4.797 r  Delay1No10_instance/shiftedFracY_d1[32]_i_16__0/O
                         net (fo=2, routed)           0.155     4.952    Delay1No10_instance/Sum10_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X118Y219       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     5.104 r  Delay1No10_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.148     5.252    Delay1No10_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X118Y216       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.098     5.350 r  Delay1No10_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.261     5.611    Delay1No11_instance/shiftVal__5[0]
    SLICE_X118Y210       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     5.663 r  Delay1No11_instance/shiftedFracY_d1[38]_i_2__0/O
                         net (fo=4, routed)           0.333     5.996    Delay1No11_instance/Sum10_1_impl_instance/level2[15]
    SLICE_X117Y209       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.119 r  Delay1No11_instance/shiftedFracY_d1[30]_i_3__0/O
                         net (fo=2, routed)           0.133     6.252    Delay1No10_instance/Y_reg[26]_0[7]
    SLICE_X117Y211       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.402 r  Delay1No10_instance/shiftedFracY_d1[30]_i_1__0/O
                         net (fo=1, routed)           0.051     6.453    Sum10_1_impl_instance/FPAddSubOp_instance/D[19]
    SLICE_X117Y211       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=10045, routed)       1.934     6.594    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X117Y211       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.454     7.049    
                         clock uncertainty           -0.035     7.013    
    SLICE_X117Y211       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.038    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                  0.585    




