{
  "design": {
    "design_info": {
      "boundary_crc": "0xEDAC9A23FDF7D136",
      "device": "xc7z010clg400-1",
      "name": "design_1",
      "synth_flow_mode": "None",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "xlconstant_3": "",
      "slice_mode": "",
      "slice_opc": "",
      "slice_S": "",
      "status_register_0": "",
      "Condition_Check_0": "",
      "slice_cond": "",
      "RegisterFile_0": "",
      "slice_Rn": "",
      "Mux_0": "",
      "slice_Rd": "",
      "Mux_1": "",
      "xlconstant_0": "",
      "xlconcat_0": "",
      "not_gate_0": "",
      "OR_Gate_0": "",
      "slice_Im_24": "",
      "ALU_1": "",
      "OR_Gate_1": "",
      "slice_mem_W_En_exe": "",
      "slice_exe_cmd_exe": "",
      "Slice_S_exe": "",
      "slice_B_Exe": "",
      "slice_WB_En_exe": "",
      "slice_mem_R_En_exe": "",
      "slice_Im": "",
      "slice_ShOp": "",
      "Register_En": "",
      "val2_generator_0": "",
      "slice_Cin": "",
      "data_memory": "",
      "dist_mem_gen_1": "",
      "Mem_Wb_Pipeline_Regi_0": "",
      "Mux_2": "",
      "Hazard_unit_0": "",
      "not_gate_1": "",
      "OR_Gate_2": "",
      "IF_0": "",
      "if_id": "",
      "Exe_Mem_Pipeline_Reg_0": "",
      "Id_Exe_Pipeline_Regi_0": "",
      "Control_Unit_0": "",
      "slice_Rm": "",
      "Adder_32_0": ""
    },
    "ports": {
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst_0"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_3_0"
      },
      "slice_mode": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "27"
          },
          "DIN_TO": {
            "value": "26"
          },
          "DOUT_WIDTH": {
            "value": "2"
          }
        }
      },
      "slice_opc": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_1_0",
        "parameters": {
          "DIN_FROM": {
            "value": "24"
          },
          "DIN_TO": {
            "value": "21"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "slice_S": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "20"
          },
          "DIN_TO": {
            "value": "20"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "status_register_0": {
        "vlnv": "xilinx.com:module_ref:status_register:1.0",
        "xci_name": "design_1_status_register_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "status_register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "status": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "SE": {
            "direction": "I"
          },
          "statusout": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Condition_Check_0": {
        "vlnv": "xilinx.com:module_ref:Condition_Check:1.0",
        "xci_name": "design_1_Condition_Check_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Condition_Check",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "Cond": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "SR": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "condition_met": {
            "direction": "O"
          }
        }
      },
      "slice_cond": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_2",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "28"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "RegisterFile_0": {
        "vlnv": "xilinx.com:module_ref:RegisterFile:1.0",
        "xci_name": "design_1_RegisterFile_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RegisterFile",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "regWrite": {
            "direction": "I"
          },
          "readRegister1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "readRegister2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "writeRegister": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "writeData": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "readData1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "readData2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "slice_Rn": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_3",
        "parameters": {
          "DIN_FROM": {
            "value": "19"
          },
          "DIN_TO": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "Mux_0": {
        "vlnv": "xilinx.com:module_ref:Mux:1.0",
        "xci_name": "design_1_Mux_0_0",
        "parameters": {
          "WIDTH": {
            "value": "4"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "input2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "input3": {
            "direction": "I"
          },
          "out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "slice_Rd": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_4",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "12"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "Mux_1": {
        "vlnv": "xilinx.com:module_ref:Mux:1.0",
        "xci_name": "design_1_Mux_1_0",
        "parameters": {
          "WIDTH": {
            "value": "9"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input1": {
            "direction": "I",
            "left": "8",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "9",
                "value_src": "ip_prop"
              }
            }
          },
          "input2": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "input3": {
            "direction": "I"
          },
          "out": {
            "direction": "O",
            "left": "8",
            "right": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "9"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "4"
          },
          "NUM_PORTS": {
            "value": "6"
          }
        }
      },
      "not_gate_0": {
        "vlnv": "xilinx.com:module_ref:not_gate:1.0",
        "xci_name": "design_1_not_gate_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "not_gate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "y": {
            "direction": "O"
          }
        }
      },
      "OR_Gate_0": {
        "vlnv": "xilinx.com:module_ref:OR_Gate:1.0",
        "xci_name": "design_1_OR_Gate_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "OR_Gate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "y": {
            "direction": "O"
          }
        }
      },
      "slice_Im_24": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_5",
        "parameters": {
          "DIN_FROM": {
            "value": "23"
          },
          "DOUT_WIDTH": {
            "value": "24"
          }
        }
      },
      "ALU_1": {
        "vlnv": "xilinx.com:module_ref:ALU:1.0",
        "xci_name": "design_1_ALU_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SrcA1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "SrcB1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ALUcnt": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "CarryIn": {
            "direction": "I"
          },
          "ALUResult1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "status_flags": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "OR_Gate_1": {
        "vlnv": "xilinx.com:module_ref:OR_Gate:1.0",
        "xci_name": "design_1_OR_Gate_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "OR_Gate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "y": {
            "direction": "O"
          }
        }
      },
      "slice_mem_W_En_exe": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_6",
        "parameters": {
          "DIN_FROM": {
            "value": "5"
          },
          "DIN_TO": {
            "value": "5"
          },
          "DIN_WIDTH": {
            "value": "9"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "slice_exe_cmd_exe": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_7",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "9"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "Slice_S_exe": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_11",
        "parameters": {
          "DIN_FROM": {
            "value": "8"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "9"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "slice_B_Exe": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_12",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "7"
          },
          "DIN_WIDTH": {
            "value": "9"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "slice_WB_En_exe": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_13",
        "parameters": {
          "DIN_FROM": {
            "value": "6"
          },
          "DIN_TO": {
            "value": "6"
          },
          "DIN_WIDTH": {
            "value": "9"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "slice_mem_R_En_exe": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_14",
        "parameters": {
          "DIN_FROM": {
            "value": "4"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "9"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "slice_Im": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_8",
        "parameters": {
          "DIN_FROM": {
            "value": "25"
          },
          "DIN_TO": {
            "value": "25"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "slice_ShOp": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_9",
        "parameters": {
          "DIN_FROM": {
            "value": "11"
          },
          "DOUT_WIDTH": {
            "value": "12"
          }
        }
      },
      "Register_En": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_5"
      },
      "val2_generator_0": {
        "vlnv": "xilinx.com:module_ref:val2_generator:1.0",
        "xci_name": "design_1_val2_generator_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "val2_generator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "operand_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "shift_operand": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "is_immediate": {
            "direction": "I"
          },
          "sign_extend": {
            "direction": "I"
          },
          "operand_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "slice_Cin": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_10",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "4"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "data_memory": {
        "vlnv": "xilinx.com:ip:dist_mem_gen:8.0",
        "xci_name": "design_1_dist_mem_gen_0_0",
        "parameters": {
          "data_width": {
            "value": "32"
          },
          "depth": {
            "value": "8192"
          }
        }
      },
      "dist_mem_gen_1": {
        "vlnv": "xilinx.com:ip:dist_mem_gen:8.0",
        "xci_name": "design_1_dist_mem_gen_1_0",
        "parameters": {
          "coefficient_file": {
            "value": "../../../../../../../OneDrive/Desktop/ultimate.coe"
          },
          "data_width": {
            "value": "32"
          },
          "depth": {
            "value": "8192"
          },
          "memory_type": {
            "value": "rom"
          }
        }
      },
      "Mem_Wb_Pipeline_Regi_0": {
        "vlnv": "xilinx.com:module_ref:Mem_Wb_Pipeline_Register:1.0",
        "xci_name": "design_1_Mem_Wb_Pipeline_Regi_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Mem_Wb_Pipeline_Register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "WB_EN": {
            "direction": "I"
          },
          "MEM_R_EN": {
            "direction": "I"
          },
          "Dest": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Alu_Res_In": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Data_to_WB_In": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WB_EN_out": {
            "direction": "O"
          },
          "MEM_R_EN_out": {
            "direction": "O"
          },
          "Dest_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "Alu_Res_Out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Data_to_WB_Out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "Mux_2": {
        "vlnv": "xilinx.com:module_ref:Mux:1.0",
        "xci_name": "design_1_Mux_2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "input2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "input3": {
            "direction": "I"
          },
          "out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "Hazard_unit_0": {
        "vlnv": "xilinx.com:module_ref:Hazard_unit:1.0",
        "xci_name": "design_1_Hazard_unit_0_4",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Hazard_unit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "src1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "src2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Two_Src": {
            "direction": "I"
          },
          "Exe_Dest": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Exe_WB_EN": {
            "direction": "I"
          },
          "Mem_Dest": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Mem_WB_EN": {
            "direction": "I"
          },
          "hazard_Detected": {
            "direction": "O"
          }
        }
      },
      "not_gate_1": {
        "vlnv": "xilinx.com:module_ref:not_gate:1.0",
        "xci_name": "design_1_not_gate_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "not_gate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "y": {
            "direction": "O"
          }
        }
      },
      "OR_Gate_2": {
        "vlnv": "xilinx.com:module_ref:OR_Gate:1.0",
        "xci_name": "design_1_OR_Gate_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "OR_Gate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "y": {
            "direction": "O"
          }
        }
      },
      "IF_0": {
        "vlnv": "xilinx.com:module_ref:IF:1.0",
        "xci_name": "design_1_IF_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IF",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "Frz": {
            "direction": "I"
          },
          "mux_ctl": {
            "direction": "I"
          },
          "Branch_Address": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Prog_cnter": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "pc_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "if_id": {
        "vlnv": "xilinx.com:module_ref:Register:1.0",
        "xci_name": "design_1_Register_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "in_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "in_2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "en": {
            "direction": "I"
          },
          "flush": {
            "direction": "I"
          },
          "freeze": {
            "direction": "I"
          },
          "out_1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "out_2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "Exe_Mem_Pipeline_Reg_0": {
        "vlnv": "xilinx.com:module_ref:Exe_Mem_Pipeline_Register:1.0",
        "xci_name": "design_1_Exe_Mem_Pipeline_Reg_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Exe_Mem_Pipeline_Register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "WB_EN": {
            "direction": "I"
          },
          "MEM_R_EN": {
            "direction": "I"
          },
          "MEM_W_EN": {
            "direction": "I"
          },
          "Val_Rm_In": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Dest": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Alu_Res_In": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WB_EN_out": {
            "direction": "O"
          },
          "MEM_R_EN_out": {
            "direction": "O"
          },
          "MEM_W_EN_out": {
            "direction": "O"
          },
          "Val_Rm_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Alu_Res_Out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Dest_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Id_Exe_Pipeline_Regi_0": {
        "vlnv": "xilinx.com:module_ref:Id_Exe_Pipeline_Register:1.0",
        "xci_name": "design_1_Id_Exe_Pipeline_Regi_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Id_Exe_Pipeline_Register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "flush": {
            "direction": "I"
          },
          "Alu_Carry_In_Id": {
            "direction": "I"
          },
          "B_In": {
            "direction": "I"
          },
          "S_In": {
            "direction": "I"
          },
          "WB_EN": {
            "direction": "I"
          },
          "MEM_R_EN": {
            "direction": "I"
          },
          "MEM_W_EN": {
            "direction": "I"
          },
          "Im_In": {
            "direction": "I"
          },
          "EXE_CMD": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Val_Rn_In": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Val_Rm_In": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PC": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Dest": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Signed_Imm_24_In": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "Shifter_Operand_In": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "B_Out": {
            "direction": "O"
          },
          "S_Out": {
            "direction": "O"
          },
          "WB_EN_out": {
            "direction": "O"
          },
          "MEM_R_EN_out": {
            "direction": "O"
          },
          "MEM_W_EN_out": {
            "direction": "O"
          },
          "Im_Out": {
            "direction": "O"
          },
          "Alu_Carry_In_Exe": {
            "direction": "O"
          },
          "EXE_CMD_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "Val_Rn_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Val_Rm_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "PC_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Dest_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "Signed_Imm_24_Out": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "Shifter_Operand_Out": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "Control_Unit_0": {
        "vlnv": "xilinx.com:module_ref:Control_Unit:1.0",
        "xci_name": "design_1_Control_Unit_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Control_Unit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "mode": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "opcode": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "sIn": {
            "direction": "I"
          },
          "aluCmd": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "memRead": {
            "direction": "O"
          },
          "memWrite": {
            "direction": "O"
          },
          "wbEn": {
            "direction": "O"
          },
          "branch": {
            "direction": "O"
          },
          "sOut": {
            "direction": "O"
          }
        }
      },
      "slice_Rm": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_15",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "Adder_32_0": {
        "vlnv": "xilinx.com:module_ref:Adder_32:1.0",
        "xci_name": "design_1_Adder_32_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Adder_32",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "b": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "w": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk_0",
          "status_register_0/clk",
          "Condition_Check_0/clk",
          "RegisterFile_0/clk",
          "data_memory/clk",
          "Mem_Wb_Pipeline_Regi_0/clk",
          "IF_0/clk",
          "if_id/clk",
          "Exe_Mem_Pipeline_Reg_0/clk",
          "Id_Exe_Pipeline_Regi_0/clk"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst_0",
          "status_register_0/rst",
          "Condition_Check_0/rst",
          "RegisterFile_0/reset",
          "Mem_Wb_Pipeline_Regi_0/reset",
          "IF_0/rst",
          "if_id/rst",
          "Exe_Mem_Pipeline_Reg_0/reset",
          "Id_Exe_Pipeline_Regi_0/reset"
        ]
      },
      "IF_0_pc_out": {
        "ports": [
          "IF_0/pc_out",
          "dist_mem_gen_1/a",
          "if_id/in_1"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "if_id/en"
        ]
      },
      "if_id_out_1": {
        "ports": [
          "if_id/out_2",
          "slice_mode/Din",
          "slice_opc/Din",
          "slice_S/Din",
          "slice_cond/Din",
          "slice_Rn/Din",
          "slice_Rd/Din",
          "slice_Im_24/Din",
          "slice_Im/Din",
          "slice_ShOp/Din",
          "slice_Rm/Din"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "slice_mode/Dout",
          "Control_Unit_0/mode"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "slice_opc/Dout",
          "Control_Unit_0/opcode"
        ]
      },
      "xlslice_0_Dout1": {
        "ports": [
          "slice_S/Dout",
          "Control_Unit_0/sIn"
        ]
      },
      "slice_cond_Dout": {
        "ports": [
          "slice_cond/Dout",
          "Condition_Check_0/Cond"
        ]
      },
      "status_register_0_statusout": {
        "ports": [
          "status_register_0/statusout",
          "Condition_Check_0/SR",
          "slice_Cin/Din"
        ]
      },
      "slice_Rn_Dout": {
        "ports": [
          "slice_Rn/Dout",
          "RegisterFile_0/readRegister1",
          "Hazard_unit_0/src1"
        ]
      },
      "xlslice_0_Dout2": {
        "ports": [
          "slice_Rd/Dout",
          "Mux_0/input2",
          "Id_Exe_Pipeline_Regi_0/Dest"
        ]
      },
      "Mux_0_out": {
        "ports": [
          "Mux_0/out",
          "RegisterFile_0/readRegister2",
          "Hazard_unit_0/src2"
        ]
      },
      "xlconstant_0_dout1": {
        "ports": [
          "xlconstant_0/dout",
          "Mux_1/input2"
        ]
      },
      "Control_Unit_0_EXE_CMD": {
        "ports": [
          "Control_Unit_0/aluCmd",
          "xlconcat_0/In0"
        ]
      },
      "Control_Unit_0_MEM_R_EN": {
        "ports": [
          "Control_Unit_0/memRead",
          "xlconcat_0/In1"
        ]
      },
      "Control_Unit_0_WB_EN": {
        "ports": [
          "Control_Unit_0/wbEn",
          "xlconcat_0/In3"
        ]
      },
      "Control_Unit_0_B": {
        "ports": [
          "Control_Unit_0/branch",
          "xlconcat_0/In4"
        ]
      },
      "Control_Unit_0_S_Out": {
        "ports": [
          "Control_Unit_0/sOut",
          "xlconcat_0/In5"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "Mux_1/input1"
        ]
      },
      "Condition_Check_0_condition_met": {
        "ports": [
          "Condition_Check_0/condition_met",
          "not_gate_0/a"
        ]
      },
      "OR_Gate_0_y": {
        "ports": [
          "OR_Gate_0/y",
          "Mux_1/input3"
        ]
      },
      "not_gate_0_y": {
        "ports": [
          "not_gate_0/y",
          "OR_Gate_0/a"
        ]
      },
      "if_id_out_2": {
        "ports": [
          "if_id/out_1",
          "Id_Exe_Pipeline_Regi_0/PC"
        ]
      },
      "Mux_1_out": {
        "ports": [
          "Mux_1/out",
          "slice_exe_cmd_exe/Din",
          "slice_mem_R_En_exe/Din",
          "slice_mem_W_En_exe/Din",
          "slice_WB_En_exe/Din",
          "slice_B_Exe/Din",
          "Slice_S_exe/Din"
        ]
      },
      "slice_mem_R_En_exe_Dout": {
        "ports": [
          "slice_mem_R_En_exe/Dout",
          "Id_Exe_Pipeline_Regi_0/MEM_R_EN"
        ]
      },
      "Register_En_dout": {
        "ports": [
          "Register_En/dout",
          "Mem_Wb_Pipeline_Regi_0/enable",
          "Exe_Mem_Pipeline_Reg_0/enable",
          "Id_Exe_Pipeline_Regi_0/enable"
        ]
      },
      "slice_exe_cmd_exe_Dout": {
        "ports": [
          "slice_exe_cmd_exe/Dout",
          "Id_Exe_Pipeline_Regi_0/EXE_CMD"
        ]
      },
      "slice_mem_W_En_exe_Dout": {
        "ports": [
          "slice_mem_W_En_exe/Dout",
          "Id_Exe_Pipeline_Regi_0/MEM_W_EN",
          "Mux_0/input3"
        ]
      },
      "slice_WB_En_exe_Dout": {
        "ports": [
          "slice_WB_En_exe/Dout",
          "Id_Exe_Pipeline_Regi_0/WB_EN"
        ]
      },
      "slice_B_Exe_Dout": {
        "ports": [
          "slice_B_Exe/Dout",
          "Id_Exe_Pipeline_Regi_0/B_In"
        ]
      },
      "Slice_S_exe_Dout": {
        "ports": [
          "Slice_S_exe/Dout",
          "Id_Exe_Pipeline_Regi_0/S_In"
        ]
      },
      "RegisterFile_0_readData1": {
        "ports": [
          "RegisterFile_0/readData1",
          "Id_Exe_Pipeline_Regi_0/Val_Rn_In"
        ]
      },
      "RegisterFile_0_readData2": {
        "ports": [
          "RegisterFile_0/readData2",
          "Id_Exe_Pipeline_Regi_0/Val_Rm_In"
        ]
      },
      "slice_Im_24_Dout": {
        "ports": [
          "slice_Im_24/Dout",
          "Id_Exe_Pipeline_Regi_0/Signed_Imm_24_In"
        ]
      },
      "slice_ShOp_Dout": {
        "ports": [
          "slice_ShOp/Dout",
          "Id_Exe_Pipeline_Regi_0/Shifter_Operand_In"
        ]
      },
      "Id_Exe_Pipeline_Regi_0_Val_Rm_out": {
        "ports": [
          "Id_Exe_Pipeline_Regi_0/Val_Rm_out",
          "val2_generator_0/operand_in",
          "Exe_Mem_Pipeline_Reg_0/Val_Rm_In"
        ]
      },
      "Id_Exe_Pipeline_Regi_0_Shifter_Operand_Out": {
        "ports": [
          "Id_Exe_Pipeline_Regi_0/Shifter_Operand_Out",
          "val2_generator_0/shift_operand"
        ]
      },
      "slice_Im_Dout": {
        "ports": [
          "slice_Im/Dout",
          "not_gate_1/a",
          "Id_Exe_Pipeline_Regi_0/Im_In"
        ]
      },
      "Id_Exe_Pipeline_Regi_0_Im_Out": {
        "ports": [
          "Id_Exe_Pipeline_Regi_0/Im_Out",
          "val2_generator_0/is_immediate"
        ]
      },
      "OR_Gate_1_y": {
        "ports": [
          "OR_Gate_1/y",
          "val2_generator_0/sign_extend"
        ]
      },
      "Id_Exe_Pipeline_Regi_0_MEM_R_EN_out": {
        "ports": [
          "Id_Exe_Pipeline_Regi_0/MEM_R_EN_out",
          "OR_Gate_1/a",
          "Exe_Mem_Pipeline_Reg_0/MEM_R_EN"
        ]
      },
      "Id_Exe_Pipeline_Regi_0_MEM_W_EN_out": {
        "ports": [
          "Id_Exe_Pipeline_Regi_0/MEM_W_EN_out",
          "OR_Gate_1/b",
          "Exe_Mem_Pipeline_Reg_0/MEM_W_EN"
        ]
      },
      "Id_Exe_Pipeline_Regi_0_Val_Rn_out": {
        "ports": [
          "Id_Exe_Pipeline_Regi_0/Val_Rn_out",
          "ALU_1/SrcA1"
        ]
      },
      "val2_generator_0_operand_out": {
        "ports": [
          "val2_generator_0/operand_out",
          "ALU_1/SrcB1"
        ]
      },
      "Id_Exe_Pipeline_Regi_0_EXE_CMD_out": {
        "ports": [
          "Id_Exe_Pipeline_Regi_0/EXE_CMD_out",
          "ALU_1/ALUcnt"
        ]
      },
      "Id_Exe_Pipeline_Regi_0_Signed_Imm_24_Out": {
        "ports": [
          "Id_Exe_Pipeline_Regi_0/Signed_Imm_24_Out",
          "Adder_32_0/b"
        ]
      },
      "Id_Exe_Pipeline_Regi_0_PC_out": {
        "ports": [
          "Id_Exe_Pipeline_Regi_0/PC_out",
          "Adder_32_0/a"
        ]
      },
      "Id_Exe_Pipeline_Regi_0_S_Out": {
        "ports": [
          "Id_Exe_Pipeline_Regi_0/S_Out",
          "status_register_0/SE"
        ]
      },
      "ALU_1_status_flags": {
        "ports": [
          "ALU_1/status_flags",
          "status_register_0/status"
        ]
      },
      "Id_Exe_Pipeline_Regi_0_WB_EN_out": {
        "ports": [
          "Id_Exe_Pipeline_Regi_0/WB_EN_out",
          "Hazard_unit_0/Exe_WB_EN",
          "Exe_Mem_Pipeline_Reg_0/WB_EN"
        ]
      },
      "Exe_Mem_Pipeline_Reg_0_WB_EN_Out": {
        "ports": [
          "Exe_Mem_Pipeline_Reg_0/WB_EN_out",
          "Mem_Wb_Pipeline_Regi_0/WB_EN",
          "Hazard_unit_0/Mem_WB_EN"
        ]
      },
      "Exe_Mem_Pipeline_Reg_0_MEM_R_EN_out": {
        "ports": [
          "Exe_Mem_Pipeline_Reg_0/MEM_R_EN_out",
          "Mem_Wb_Pipeline_Regi_0/MEM_R_EN"
        ]
      },
      "Exe_Mem_Pipeline_Reg_0_Alu_Res_Out": {
        "ports": [
          "Exe_Mem_Pipeline_Reg_0/Alu_Res_Out",
          "data_memory/a",
          "Mem_Wb_Pipeline_Regi_0/Alu_Res_In"
        ]
      },
      "ALU_1_ALUResult1": {
        "ports": [
          "ALU_1/ALUResult1",
          "Exe_Mem_Pipeline_Reg_0/Alu_Res_In"
        ]
      },
      "slice_Cin_Dout": {
        "ports": [
          "slice_Cin/Dout",
          "Id_Exe_Pipeline_Regi_0/Alu_Carry_In_Id"
        ]
      },
      "dist_mem_gen_1_spo": {
        "ports": [
          "dist_mem_gen_1/spo",
          "if_id/in_2"
        ]
      },
      "Exe_Mem_Pipeline_Reg_0_Val_Rm_out": {
        "ports": [
          "Exe_Mem_Pipeline_Reg_0/Val_Rm_out",
          "data_memory/d"
        ]
      },
      "Exe_Mem_Pipeline_Reg_0_MEM_W_EN_out": {
        "ports": [
          "Exe_Mem_Pipeline_Reg_0/MEM_W_EN_out",
          "data_memory/we",
          "OR_Gate_2/b"
        ]
      },
      "data_memory_spo": {
        "ports": [
          "data_memory/spo",
          "Mem_Wb_Pipeline_Regi_0/Data_to_WB_In"
        ]
      },
      "Mem_Wb_Pipeline_Regi_0_Data_to_WB_Out": {
        "ports": [
          "Mem_Wb_Pipeline_Regi_0/Data_to_WB_Out",
          "Mux_2/input2"
        ]
      },
      "Mem_Wb_Pipeline_Regi_0_MEM_R_EN_out": {
        "ports": [
          "Mem_Wb_Pipeline_Regi_0/MEM_R_EN_out",
          "Mux_2/input3"
        ]
      },
      "Mem_Wb_Pipeline_Regi_0_Alu_Res_Out": {
        "ports": [
          "Mem_Wb_Pipeline_Regi_0/Alu_Res_Out",
          "Mux_2/input1"
        ]
      },
      "Mem_Wb_Pipeline_Regi_0_WB_EN_out": {
        "ports": [
          "Mem_Wb_Pipeline_Regi_0/WB_EN_out",
          "RegisterFile_0/regWrite"
        ]
      },
      "Mux_2_out": {
        "ports": [
          "Mux_2/out",
          "RegisterFile_0/writeData"
        ]
      },
      "Mem_Wb_Pipeline_Regi_0_Dest_out": {
        "ports": [
          "Mem_Wb_Pipeline_Regi_0/Dest_out",
          "RegisterFile_0/writeRegister"
        ]
      },
      "Net": {
        "ports": [
          "Id_Exe_Pipeline_Regi_0/Dest_out",
          "Hazard_unit_0/Exe_Dest",
          "Exe_Mem_Pipeline_Reg_0/Dest"
        ]
      },
      "Exe_Mem_Pipeline_Reg_0_Dest_out": {
        "ports": [
          "Exe_Mem_Pipeline_Reg_0/Dest_out",
          "Hazard_unit_0/Mem_Dest",
          "Mem_Wb_Pipeline_Regi_0/Dest"
        ]
      },
      "not_gate_1_y": {
        "ports": [
          "not_gate_1/y",
          "OR_Gate_2/a"
        ]
      },
      "OR_Gate_2_y": {
        "ports": [
          "OR_Gate_2/y",
          "Hazard_unit_0/Two_Src"
        ]
      },
      "Hazard_unit_0_hazard_Detected": {
        "ports": [
          "Hazard_unit_0/hazard_Detected",
          "OR_Gate_0/b",
          "IF_0/Frz",
          "if_id/freeze"
        ]
      },
      "Id_Exe_Pipeline_Regi_0_B_Out": {
        "ports": [
          "Id_Exe_Pipeline_Regi_0/B_Out",
          "if_id/flush",
          "Id_Exe_Pipeline_Regi_0/flush",
          "IF_0/mux_ctl"
        ]
      },
      "Adder_32_0_w": {
        "ports": [
          "Adder_32_0/w",
          "IF_0/Branch_Address"
        ]
      },
      "Id_Exe_Pipeline_Regi_0_Alu_Carry_In_Exe": {
        "ports": [
          "Id_Exe_Pipeline_Regi_0/Alu_Carry_In_Exe",
          "ALU_1/CarryIn"
        ]
      },
      "Control_Unit_0_memWrite": {
        "ports": [
          "Control_Unit_0/memWrite",
          "xlconcat_0/In2"
        ]
      },
      "slice_Rm_Dout": {
        "ports": [
          "slice_Rm/Dout",
          "Mux_0/input1"
        ]
      }
    }
  }
}