// Seed: 3507582224
module module_0 (
    input tri0 id_0
);
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output tri1 id_2,
    input tri0 id_3,
    input wand id_4,
    output supply1 id_5
);
  wire id_7;
  buf primCall (id_5, id_1);
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_3 = 32'd40
) (
    input wor id_0,
    output tri1 id_1,
    input tri0 id_2,
    output supply1 _id_3,
    output tri id_4,
    input tri0 id_5,
    input wor id_6
);
  always @(id_0);
  logic [id_3 : -1] id_8 = id_8;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
endmodule
