

================================================================
== Vitis HLS Report for 'toplevel'
================================================================
* Date:           Fri May  9 12:17:43 2025

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        assessment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+------------+-----------+-----------+------------+----------+
        |                          |  Latency (cycles) |  Iteration |  Initiation Interval  |    Trip    |          |
        |         Loop Name        |   min   |   max   |   Latency  |  achieved |   target  |    Count   | Pipelined|
        +--------------------------+---------+---------+------------+-----------+-----------+------------+----------+
        |- COPY_RAM_LOOP           |     7814|     7814|           3|          1|          1|        7813|       yes|
        |- WAYPOINT_EXTRACT_LOOP   |        ?|        ?|           3|          1|          1|           ?|       yes|
        |- WAYPOINT_LOOP           |        ?|        ?|           ?|          -|          -|           ?|        no|
        | + EMPTY_GRID_INFO_LOOP   |        1|   250000|           1|          1|          1|  1 ~ 250000|       yes|
        | + RESET_WORLD_LOOP       |     7814|     7814|           3|          1|          1|        7813|       yes|
        | + AS_SEARCH_LOOP         |        ?|        ?|  14 ~ 60390|          -|          -|           ?|        no|
        |  ++ SIFT_DOWN_COPY_LOOP  |        2|       32|           2|          -|          -|      1 ~ 16|        no|
        |  ++ OS_FIND_LOOP         |        3|    15002|           3|          -|          -|    1 ~ 5000|        no|
        |  ++ OS_FIND_LOOP         |        3|    15002|           3|          -|          -|    1 ~ 5000|        no|
        |  ++ OS_FIND_LOOP         |        3|    15002|           3|          -|          -|    1 ~ 5000|        no|
        |  ++ OS_FIND_LOOP         |        3|    15002|           3|          -|          -|    1 ~ 5000|        no|
        | + MAKE_PATH_LOOP         |        8|    16384|           8|          -|          -|    1 ~ 2048|        no|
        +--------------------------+---------+---------+------------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 244
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 28 29 30 }
  Pipeline-2 : II = 1, D = 1, States = { 36 }
  Pipeline-3 : II = 1, D = 3, States = { 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 238 21 31 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 181 
36 --> 37 36 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 47 45 
45 --> 46 
46 --> 44 
47 --> 48 
48 --> 49 
49 --> 50 196 
50 --> 51 196 
51 --> 52 
52 --> 53 122 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 121 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 121 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 121 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 121 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 121 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 121 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 121 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 121 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 121 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 121 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 121 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 121 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 121 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 121 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 121 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 121 120 
120 --> 121 
121 --> 122 
122 --> 123 124 186 
123 --> 122 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 142 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 142 
135 --> 139 136 
136 --> 137 139 
137 --> 138 
138 --> 139 136 
139 --> 143 140 
140 --> 141 142 
141 --> 142 
142 --> 181 154 145 
143 --> 142 144 
144 --> 142 
145 --> 146 
146 --> 147 154 
147 --> 151 148 
148 --> 149 151 
149 --> 150 
150 --> 151 148 
151 --> 155 152 
152 --> 153 154 
153 --> 154 
154 --> 181 157 169 
155 --> 154 156 
156 --> 154 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 169 
162 --> 166 163 
163 --> 164 166 
164 --> 165 
165 --> 166 163 
166 --> 170 167 
167 --> 168 169 
168 --> 169 
169 --> 181 172 185 
170 --> 169 171 
171 --> 169 
172 --> 173 
173 --> 174 185 
174 --> 178 175 
175 --> 176 178 
176 --> 177 
177 --> 178 175 
178 --> 182 179 180 
179 --> 180 
180 --> 181 185 
181 --> 231 
182 --> 183 184 
183 --> 184 
184 --> 185 
185 --> 50 
186 --> 187 188 181 
187 --> 188 
188 --> 189 35 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 188 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 181 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 237 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 245 [1/1] (1.00ns)   --->   "%ram_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ram"   --->   Operation 245 'read' 'ram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%moves_node_f_score_V = alloca i64 1" [assessment/toplevel.cpp:125]   --->   Operation 246 'alloca' 'moves_node_f_score_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%moves_node_g_score_V = alloca i64 1" [assessment/toplevel.cpp:125]   --->   Operation 247 'alloca' 'moves_node_g_score_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%moves_node_x_V = alloca i64 1" [assessment/toplevel.cpp:125]   --->   Operation 248 'alloca' 'moves_node_x_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%moves_node_y_V = alloca i64 1" [assessment/toplevel.cpp:125]   --->   Operation 249 'alloca' 'moves_node_y_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%moves_target = alloca i64 1" [assessment/toplevel.cpp:125]   --->   Operation 250 'alloca' 'moves_target' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_1 : Operation 251 [1/1] (3.52ns)   --->   "%add_ln433 = add i64 %ram_read, i64 72" [assessment/toplevel.cpp:433]   --->   Operation 251 'add' 'add_ln433' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln433, i32 2, i32 63" [assessment/toplevel.cpp:433]   --->   Operation 252 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln433 = sext i62 %trunc_ln" [assessment/toplevel.cpp:433]   --->   Operation 253 'sext' 'sext_ln433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%MAXI_addr = getelementptr i32 %MAXI, i64 %sext_ln433" [assessment/toplevel.cpp:433]   --->   Operation 254 'getelementptr' 'MAXI_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 255 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:433]   --->   Operation 255 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 256 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:433]   --->   Operation 256 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 257 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:433]   --->   Operation 257 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 258 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:433]   --->   Operation 258 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 259 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:433]   --->   Operation 259 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 260 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:433]   --->   Operation 260 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 261 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MAXI, void @empty_12, i32 0, i32 0, void @empty_15, i32 0, i32 9813, void @empty_1, void @empty_14, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15"   --->   Operation 262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %MAXI"   --->   Operation 263 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_11, void @empty_9, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_13"   --->   Operation 264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty_6, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_13"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code"   --->   Operation 266 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code, void @empty, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_7, void @empty_9, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_7, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%specmemcore_ln418 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_world, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:418]   --->   Operation 269 'specmemcore' 'specmemcore_ln418' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%specmemcore_ln423 = specmemcore void @_ssdm_op_SpecMemCore, i3 %grid_info_V, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:423]   --->   Operation 270 'specmemcore' 'specmemcore_ln423' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%specmemcore_ln424 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_f_score_V, i64 666, i64 19, i64 18446744073709551615" [assessment/toplevel.cpp:424]   --->   Operation 271 'specmemcore' 'specmemcore_ln424' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%specmemcore_ln424 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_g_score_V, i64 666, i64 19, i64 18446744073709551615" [assessment/toplevel.cpp:424]   --->   Operation 272 'specmemcore' 'specmemcore_ln424' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%specmemcore_ln424 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_x_V, i64 666, i64 19, i64 18446744073709551615" [assessment/toplevel.cpp:424]   --->   Operation 273 'specmemcore' 'specmemcore_ln424' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%specmemcore_ln424 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_y_V, i64 666, i64 19, i64 18446744073709551615" [assessment/toplevel.cpp:424]   --->   Operation 274 'specmemcore' 'specmemcore_ln424' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:433]   --->   Operation 275 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 276 [1/1] (1.58ns)   --->   "%br_ln433 = br void" [assessment/toplevel.cpp:433]   --->   Operation 276 'br' 'br_ln433' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.09>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "%i = phi i13 0, void, i13 %i_1, void %.split49"   --->   Operation 277 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (1.67ns)   --->   "%i_1 = add i13 %i, i13 1" [assessment/toplevel.cpp:433]   --->   Operation 278 'add' 'i_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 279 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (2.09ns)   --->   "%icmp_ln433 = icmp_eq  i13 %i, i13 7813" [assessment/toplevel.cpp:433]   --->   Operation 280 'icmp' 'icmp_ln433' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7813, i64 7813, i64 7813"   --->   Operation 281 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln433 = br i1 %icmp_ln433, void %.split49, void" [assessment/toplevel.cpp:433]   --->   Operation 282 'br' 'br_ln433' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 283 [1/1] (7.30ns)   --->   "%MAXI_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %MAXI_addr" [assessment/toplevel.cpp:434]   --->   Operation 283 'read' 'MAXI_addr_read' <Predicate = (!icmp_ln433)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%specloopname_ln433 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [assessment/toplevel.cpp:433]   --->   Operation 284 'specloopname' 'specloopname_ln433' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln434 = zext i13 %i" [assessment/toplevel.cpp:434]   --->   Operation 285 'zext' 'zext_ln434' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%local_world_addr = getelementptr i32 %local_world, i64 0, i64 %zext_ln434" [assessment/toplevel.cpp:434]   --->   Operation 286 'getelementptr' 'local_world_addr' <Predicate = (!icmp_ln433)> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (3.25ns)   --->   "%store_ln434 = store i32 %MAXI_addr_read, i13 %local_world_addr" [assessment/toplevel.cpp:434]   --->   Operation 287 'store' 'store_ln434' <Predicate = (!icmp_ln433)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 288 'br' 'br_ln0' <Predicate = (!icmp_ln433)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %ram_read, i32 2, i32 63" [assessment/toplevel.cpp:437]   --->   Operation 289 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln437 = sext i62 %trunc_ln1" [assessment/toplevel.cpp:437]   --->   Operation 290 'sext' 'sext_ln437' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%MAXI_addr_1 = getelementptr i32 %MAXI, i64 %sext_ln437" [assessment/toplevel.cpp:437]   --->   Operation 291 'getelementptr' 'MAXI_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 292 [7/7] (7.30ns)   --->   "%MAXI_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %MAXI_addr_1, i32 1" [assessment/toplevel.cpp:437]   --->   Operation 292 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 293 [6/7] (7.30ns)   --->   "%MAXI_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %MAXI_addr_1, i32 1" [assessment/toplevel.cpp:437]   --->   Operation 293 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 294 [5/7] (7.30ns)   --->   "%MAXI_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %MAXI_addr_1, i32 1" [assessment/toplevel.cpp:437]   --->   Operation 294 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 295 [4/7] (7.30ns)   --->   "%MAXI_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %MAXI_addr_1, i32 1" [assessment/toplevel.cpp:437]   --->   Operation 295 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 296 [3/7] (7.30ns)   --->   "%MAXI_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %MAXI_addr_1, i32 1" [assessment/toplevel.cpp:437]   --->   Operation 296 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 297 [2/7] (7.30ns)   --->   "%MAXI_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %MAXI_addr_1, i32 1" [assessment/toplevel.cpp:437]   --->   Operation 297 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 298 [1/7] (7.30ns)   --->   "%MAXI_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %MAXI_addr_1, i32 1" [assessment/toplevel.cpp:437]   --->   Operation 298 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 299 [1/1] (7.30ns)   --->   "%MAXI_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %MAXI_addr_1" [assessment/toplevel.cpp:437]   --->   Operation 299 'read' 'MAXI_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%op2_assign = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %MAXI_addr_1_read, i32 16, i32 31" [assessment/toplevel.cpp:437]   --->   Operation 300 'partselect' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln438 = trunc i32 %MAXI_addr_1_read" [assessment/toplevel.cpp:438]   --->   Operation 301 'trunc' 'trunc_ln438' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%store_ln438 = store i8 %trunc_ln438, i8 %waypoint_count" [assessment/toplevel.cpp:438]   --->   Operation 302 'store' 'store_ln438' <Predicate = true> <Delay = 0.00>

State 20 <SV = 17> <Delay = 4.55>
ST_20 : Operation 303 [1/1] (2.42ns)   --->   "%icmp_ln440 = icmp_eq  i16 %op2_assign, i16 0" [assessment/toplevel.cpp:440]   --->   Operation 303 'icmp' 'icmp_ln440' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 304 [1/1] (2.42ns)   --->   "%icmp_ln440_1 = icmp_ugt  i16 %op2_assign, i16 500" [assessment/toplevel.cpp:440]   --->   Operation 304 'icmp' 'icmp_ln440_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln440 = zext i8 %trunc_ln438" [assessment/toplevel.cpp:440]   --->   Operation 305 'zext' 'zext_ln440' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln440_1 = zext i8 %trunc_ln438" [assessment/toplevel.cpp:440]   --->   Operation 306 'zext' 'zext_ln440_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 307 [1/1] (1.91ns)   --->   "%add_ln440 = add i9 %zext_ln440_1, i9 510" [assessment/toplevel.cpp:440]   --->   Operation 307 'add' 'add_ln440' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 308 [1/1] (1.66ns)   --->   "%icmp_ln440_2 = icmp_ugt  i9 %add_ln440, i9 14" [assessment/toplevel.cpp:440]   --->   Operation 308 'icmp' 'icmp_ln440_2' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_ln440_1)   --->   "%or_ln440 = or i1 %icmp_ln440_1, i1 %icmp_ln440_2" [assessment/toplevel.cpp:440]   --->   Operation 309 'or' 'or_ln440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 310 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln440_1 = or i1 %or_ln440, i1 %icmp_ln440" [assessment/toplevel.cpp:440]   --->   Operation 310 'or' 'or_ln440_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln440 = br i1 %or_ln440_1, void, void" [assessment/toplevel.cpp:440]   --->   Operation 311 'br' 'br_ln440' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 312 [1/1] (1.55ns)   --->   "%icmp_ln446 = icmp_eq  i8 %trunc_ln438, i8 0" [assessment/toplevel.cpp:446]   --->   Operation 312 'icmp' 'icmp_ln446' <Predicate = (!or_ln440_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln446 = br i1 %icmp_ln446, void %.lr.ph1195, void %._crit_edge1196" [assessment/toplevel.cpp:446]   --->   Operation 313 'br' 'br_ln446' <Predicate = (!or_ln440_1)> <Delay = 0.00>
ST_20 : Operation 314 [1/1] (3.52ns)   --->   "%add_ln446 = add i64 %ram_read, i64 8" [assessment/toplevel.cpp:446]   --->   Operation 314 'add' 'add_ln446' <Predicate = (!or_ln440_1 & !icmp_ln446)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln446, i32 2, i32 63" [assessment/toplevel.cpp:446]   --->   Operation 315 'partselect' 'trunc_ln4' <Predicate = (!or_ln440_1 & !icmp_ln446)> <Delay = 0.00>
ST_20 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln446 = sext i62 %trunc_ln4" [assessment/toplevel.cpp:446]   --->   Operation 316 'sext' 'sext_ln446' <Predicate = (!or_ln440_1 & !icmp_ln446)> <Delay = 0.00>
ST_20 : Operation 317 [1/1] (0.00ns)   --->   "%MAXI_addr_3 = getelementptr i32 %MAXI, i64 %sext_ln446" [assessment/toplevel.cpp:446]   --->   Operation 317 'getelementptr' 'MAXI_addr_3' <Predicate = (!or_ln440_1 & !icmp_ln446)> <Delay = 0.00>
ST_20 : Operation 318 [1/1] (3.52ns)   --->   "%add_ln441 = add i64 %ram_read, i64 4" [assessment/toplevel.cpp:441]   --->   Operation 318 'add' 'add_ln441' <Predicate = (or_ln440_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln441, i32 2, i32 63" [assessment/toplevel.cpp:441]   --->   Operation 319 'partselect' 'trunc_ln3' <Predicate = (or_ln440_1)> <Delay = 0.00>
ST_20 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln441 = sext i62 %trunc_ln3" [assessment/toplevel.cpp:441]   --->   Operation 320 'sext' 'sext_ln441' <Predicate = (or_ln440_1)> <Delay = 0.00>
ST_20 : Operation 321 [1/1] (0.00ns)   --->   "%MAXI_addr_2 = getelementptr i32 %MAXI, i64 %sext_ln441" [assessment/toplevel.cpp:441]   --->   Operation 321 'getelementptr' 'MAXI_addr_2' <Predicate = (or_ln440_1)> <Delay = 0.00>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 322 [7/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr_3, i32 %zext_ln440" [assessment/toplevel.cpp:446]   --->   Operation 322 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 7.30>
ST_22 : Operation 323 [6/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr_3, i32 %zext_ln440" [assessment/toplevel.cpp:446]   --->   Operation 323 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 324 [5/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr_3, i32 %zext_ln440" [assessment/toplevel.cpp:446]   --->   Operation 324 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 325 [4/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr_3, i32 %zext_ln440" [assessment/toplevel.cpp:446]   --->   Operation 325 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 326 [3/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr_3, i32 %zext_ln440" [assessment/toplevel.cpp:446]   --->   Operation 326 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 327 [2/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr_3, i32 %zext_ln440" [assessment/toplevel.cpp:446]   --->   Operation 327 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 7.30>
ST_27 : Operation 328 [1/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr_3, i32 %zext_ln440" [assessment/toplevel.cpp:446]   --->   Operation 328 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 329 [1/1] (1.58ns)   --->   "%br_ln446 = br void" [assessment/toplevel.cpp:446]   --->   Operation 329 'br' 'br_ln446' <Predicate = true> <Delay = 1.58>

State 28 <SV = 25> <Delay = 1.91>
ST_28 : Operation 330 [1/1] (0.00ns)   --->   "%i_2 = phi i8 0, void %.lr.ph1195, i8 %i_3, void %.split46"   --->   Operation 330 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 331 [1/1] (1.91ns)   --->   "%i_3 = add i8 %i_2, i8 1" [assessment/toplevel.cpp:446]   --->   Operation 331 'add' 'i_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 332 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 332 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 333 [1/1] (1.55ns)   --->   "%icmp_ln446_1 = icmp_eq  i8 %i_2, i8 %trunc_ln438" [assessment/toplevel.cpp:446]   --->   Operation 333 'icmp' 'icmp_ln446_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln446 = br i1 %icmp_ln446_1, void %.split46, void %._crit_edge1196.loopexit" [assessment/toplevel.cpp:446]   --->   Operation 334 'br' 'br_ln446' <Predicate = true> <Delay = 0.00>

State 29 <SV = 26> <Delay = 7.30>
ST_29 : Operation 335 [1/1] (7.30ns)   --->   "%wp = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %MAXI_addr_3" [assessment/toplevel.cpp:447]   --->   Operation 335 'read' 'wp' <Predicate = (!icmp_ln446_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %wp, i32 16, i32 24"   --->   Operation 336 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln446_1)> <Delay = 0.00>
ST_29 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln302 = trunc i32 %wp"   --->   Operation 337 'trunc' 'trunc_ln302' <Predicate = (!icmp_ln446_1)> <Delay = 0.00>

State 30 <SV = 27> <Delay = 2.32>
ST_30 : Operation 338 [1/1] (0.00ns)   --->   "%specloopname_ln446 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [assessment/toplevel.cpp:446]   --->   Operation 338 'specloopname' 'specloopname_ln446' <Predicate = (!icmp_ln446_1)> <Delay = 0.00>
ST_30 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln448 = zext i8 %i_2" [assessment/toplevel.cpp:448]   --->   Operation 339 'zext' 'zext_ln448' <Predicate = (!icmp_ln446_1)> <Delay = 0.00>
ST_30 : Operation 340 [1/1] (0.00ns)   --->   "%waypoints_x_V_addr = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln448" [assessment/toplevel.cpp:448]   --->   Operation 340 'getelementptr' 'waypoints_x_V_addr' <Predicate = (!icmp_ln446_1)> <Delay = 0.00>
ST_30 : Operation 341 [1/1] (2.32ns)   --->   "%store_ln448 = store i9 %trunc_ln5, i4 %waypoints_x_V_addr" [assessment/toplevel.cpp:448]   --->   Operation 341 'store' 'store_ln448' <Predicate = (!icmp_ln446_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_30 : Operation 342 [1/1] (0.00ns)   --->   "%waypoints_y_V_addr = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln448" [assessment/toplevel.cpp:449]   --->   Operation 342 'getelementptr' 'waypoints_y_V_addr' <Predicate = (!icmp_ln446_1)> <Delay = 0.00>
ST_30 : Operation 343 [1/1] (2.32ns)   --->   "%store_ln449 = store i9 %trunc_ln302, i4 %waypoints_y_V_addr" [assessment/toplevel.cpp:449]   --->   Operation 343 'store' 'store_ln449' <Predicate = (!icmp_ln446_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_30 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 344 'br' 'br_ln0' <Predicate = (!icmp_ln446_1)> <Delay = 0.00>

State 31 <SV = 26> <Delay = 2.15>
ST_31 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge1196"   --->   Operation 345 'br' 'br_ln0' <Predicate = (!icmp_ln446)> <Delay = 0.00>
ST_31 : Operation 346 [1/1] (0.00ns)   --->   "%op2_assign_cast6 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %MAXI_addr_1_read, i32 16, i32 24" [assessment/toplevel.cpp:437]   --->   Operation 346 'partselect' 'op2_assign_cast6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 347 [1/1] (0.00ns)   --->   "%op2_assign_cast = zext i16 %op2_assign" [assessment/toplevel.cpp:437]   --->   Operation 347 'zext' 'op2_assign_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 348 [4/4] (2.15ns) (root node of the DSP)   --->   "%iteration_limit = mul i18 %op2_assign_cast, i18 %op2_assign_cast" [assessment/toplevel.cpp:437]   --->   Operation 348 'mul' 'iteration_limit' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 27> <Delay = 2.15>
ST_32 : Operation 349 [3/4] (2.15ns) (root node of the DSP)   --->   "%iteration_limit = mul i18 %op2_assign_cast, i18 %op2_assign_cast" [assessment/toplevel.cpp:437]   --->   Operation 349 'mul' 'iteration_limit' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 28> <Delay = 2.15>
ST_33 : Operation 350 [2/4] (2.15ns) (root node of the DSP)   --->   "%iteration_limit = mul i18 %op2_assign_cast, i18 %op2_assign_cast" [assessment/toplevel.cpp:437]   --->   Operation 350 'mul' 'iteration_limit' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 29> <Delay = 2.43>
ST_34 : Operation 351 [1/4] (0.00ns) (root node of the DSP)   --->   "%iteration_limit = mul i18 %op2_assign_cast, i18 %op2_assign_cast" [assessment/toplevel.cpp:437]   --->   Operation 351 'mul' 'iteration_limit' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 352 [1/1] (2.43ns)   --->   "%icmp_ln461 = icmp_eq  i18 %iteration_limit, i18 0" [assessment/toplevel.cpp:461]   --->   Operation 352 'icmp' 'icmp_ln461' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 353 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr = getelementptr i11 %moves_node_f_score_V, i64 0, i64 0" [assessment/toplevel.cpp:129]   --->   Operation 353 'getelementptr' 'moves_node_f_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 354 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr = getelementptr i11 %moves_node_g_score_V, i64 0, i64 0" [assessment/toplevel.cpp:130]   --->   Operation 354 'getelementptr' 'moves_node_g_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 355 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr = getelementptr i9 %moves_node_x_V, i64 0, i64 0" [assessment/toplevel.cpp:131]   --->   Operation 355 'getelementptr' 'moves_node_x_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 356 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr = getelementptr i9 %moves_node_y_V, i64 0, i64 0" [assessment/toplevel.cpp:132]   --->   Operation 356 'getelementptr' 'moves_node_y_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 357 [1/1] (0.00ns)   --->   "%moves_target_addr = getelementptr i13 %moves_target, i64 0, i64 0" [assessment/toplevel.cpp:133]   --->   Operation 357 'getelementptr' 'moves_target_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 358 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_1 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 1" [assessment/toplevel.cpp:129]   --->   Operation 358 'getelementptr' 'moves_node_f_score_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 359 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_1 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 1" [assessment/toplevel.cpp:130]   --->   Operation 359 'getelementptr' 'moves_node_g_score_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 360 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_1 = getelementptr i9 %moves_node_x_V, i64 0, i64 1" [assessment/toplevel.cpp:131]   --->   Operation 360 'getelementptr' 'moves_node_x_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 361 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_1 = getelementptr i9 %moves_node_y_V, i64 0, i64 1" [assessment/toplevel.cpp:132]   --->   Operation 361 'getelementptr' 'moves_node_y_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 362 [1/1] (0.00ns)   --->   "%moves_target_addr_1 = getelementptr i13 %moves_target, i64 0, i64 1" [assessment/toplevel.cpp:133]   --->   Operation 362 'getelementptr' 'moves_target_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 363 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_16 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 2" [assessment/toplevel.cpp:129]   --->   Operation 363 'getelementptr' 'moves_node_f_score_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 364 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_16 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 2" [assessment/toplevel.cpp:130]   --->   Operation 364 'getelementptr' 'moves_node_g_score_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 365 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_16 = getelementptr i9 %moves_node_x_V, i64 0, i64 2" [assessment/toplevel.cpp:131]   --->   Operation 365 'getelementptr' 'moves_node_x_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 366 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_16 = getelementptr i9 %moves_node_y_V, i64 0, i64 2" [assessment/toplevel.cpp:132]   --->   Operation 366 'getelementptr' 'moves_node_y_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 367 [1/1] (0.00ns)   --->   "%moves_target_addr_16 = getelementptr i13 %moves_target, i64 0, i64 2" [assessment/toplevel.cpp:133]   --->   Operation 367 'getelementptr' 'moves_target_addr_16' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 368 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_3 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 3" [assessment/toplevel.cpp:129]   --->   Operation 368 'getelementptr' 'moves_node_f_score_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 369 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_3 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 3" [assessment/toplevel.cpp:130]   --->   Operation 369 'getelementptr' 'moves_node_g_score_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 370 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_3 = getelementptr i9 %moves_node_x_V, i64 0, i64 3" [assessment/toplevel.cpp:131]   --->   Operation 370 'getelementptr' 'moves_node_x_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 371 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_3 = getelementptr i9 %moves_node_y_V, i64 0, i64 3" [assessment/toplevel.cpp:132]   --->   Operation 371 'getelementptr' 'moves_node_y_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 372 [1/1] (0.00ns)   --->   "%moves_target_addr_3 = getelementptr i13 %moves_target, i64 0, i64 3" [assessment/toplevel.cpp:133]   --->   Operation 372 'getelementptr' 'moves_target_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 373 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_4 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 4" [assessment/toplevel.cpp:129]   --->   Operation 373 'getelementptr' 'moves_node_f_score_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 374 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_4 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 4" [assessment/toplevel.cpp:130]   --->   Operation 374 'getelementptr' 'moves_node_g_score_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 375 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_4 = getelementptr i9 %moves_node_x_V, i64 0, i64 4" [assessment/toplevel.cpp:131]   --->   Operation 375 'getelementptr' 'moves_node_x_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 376 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_4 = getelementptr i9 %moves_node_y_V, i64 0, i64 4" [assessment/toplevel.cpp:132]   --->   Operation 376 'getelementptr' 'moves_node_y_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 377 [1/1] (0.00ns)   --->   "%moves_target_addr_4 = getelementptr i13 %moves_target, i64 0, i64 4" [assessment/toplevel.cpp:133]   --->   Operation 377 'getelementptr' 'moves_target_addr_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 378 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_5 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 5" [assessment/toplevel.cpp:129]   --->   Operation 378 'getelementptr' 'moves_node_f_score_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 379 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_5 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 5" [assessment/toplevel.cpp:130]   --->   Operation 379 'getelementptr' 'moves_node_g_score_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 380 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_5 = getelementptr i9 %moves_node_x_V, i64 0, i64 5" [assessment/toplevel.cpp:131]   --->   Operation 380 'getelementptr' 'moves_node_x_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 381 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_5 = getelementptr i9 %moves_node_y_V, i64 0, i64 5" [assessment/toplevel.cpp:132]   --->   Operation 381 'getelementptr' 'moves_node_y_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 382 [1/1] (0.00ns)   --->   "%moves_target_addr_5 = getelementptr i13 %moves_target, i64 0, i64 5" [assessment/toplevel.cpp:133]   --->   Operation 382 'getelementptr' 'moves_target_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 383 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_6 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 6" [assessment/toplevel.cpp:129]   --->   Operation 383 'getelementptr' 'moves_node_f_score_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 384 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_6 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 6" [assessment/toplevel.cpp:130]   --->   Operation 384 'getelementptr' 'moves_node_g_score_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 385 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_6 = getelementptr i9 %moves_node_x_V, i64 0, i64 6" [assessment/toplevel.cpp:131]   --->   Operation 385 'getelementptr' 'moves_node_x_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 386 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_6 = getelementptr i9 %moves_node_y_V, i64 0, i64 6" [assessment/toplevel.cpp:132]   --->   Operation 386 'getelementptr' 'moves_node_y_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 387 [1/1] (0.00ns)   --->   "%moves_target_addr_6 = getelementptr i13 %moves_target, i64 0, i64 6" [assessment/toplevel.cpp:133]   --->   Operation 387 'getelementptr' 'moves_target_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 388 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_7 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 7" [assessment/toplevel.cpp:129]   --->   Operation 388 'getelementptr' 'moves_node_f_score_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 389 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_7 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 7" [assessment/toplevel.cpp:130]   --->   Operation 389 'getelementptr' 'moves_node_g_score_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 390 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_7 = getelementptr i9 %moves_node_x_V, i64 0, i64 7" [assessment/toplevel.cpp:131]   --->   Operation 390 'getelementptr' 'moves_node_x_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 391 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_7 = getelementptr i9 %moves_node_y_V, i64 0, i64 7" [assessment/toplevel.cpp:132]   --->   Operation 391 'getelementptr' 'moves_node_y_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 392 [1/1] (0.00ns)   --->   "%moves_target_addr_7 = getelementptr i13 %moves_target, i64 0, i64 7" [assessment/toplevel.cpp:133]   --->   Operation 392 'getelementptr' 'moves_target_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 393 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_8 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 8" [assessment/toplevel.cpp:129]   --->   Operation 393 'getelementptr' 'moves_node_f_score_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 394 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_8 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 8" [assessment/toplevel.cpp:130]   --->   Operation 394 'getelementptr' 'moves_node_g_score_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 395 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_8 = getelementptr i9 %moves_node_x_V, i64 0, i64 8" [assessment/toplevel.cpp:131]   --->   Operation 395 'getelementptr' 'moves_node_x_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 396 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_8 = getelementptr i9 %moves_node_y_V, i64 0, i64 8" [assessment/toplevel.cpp:132]   --->   Operation 396 'getelementptr' 'moves_node_y_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 397 [1/1] (0.00ns)   --->   "%moves_target_addr_8 = getelementptr i13 %moves_target, i64 0, i64 8" [assessment/toplevel.cpp:133]   --->   Operation 397 'getelementptr' 'moves_target_addr_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 398 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_9 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 9" [assessment/toplevel.cpp:129]   --->   Operation 398 'getelementptr' 'moves_node_f_score_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 399 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_9 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 9" [assessment/toplevel.cpp:130]   --->   Operation 399 'getelementptr' 'moves_node_g_score_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 400 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_9 = getelementptr i9 %moves_node_x_V, i64 0, i64 9" [assessment/toplevel.cpp:131]   --->   Operation 400 'getelementptr' 'moves_node_x_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 401 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_9 = getelementptr i9 %moves_node_y_V, i64 0, i64 9" [assessment/toplevel.cpp:132]   --->   Operation 401 'getelementptr' 'moves_node_y_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 402 [1/1] (0.00ns)   --->   "%moves_target_addr_9 = getelementptr i13 %moves_target, i64 0, i64 9" [assessment/toplevel.cpp:133]   --->   Operation 402 'getelementptr' 'moves_target_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 403 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_10 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 10" [assessment/toplevel.cpp:129]   --->   Operation 403 'getelementptr' 'moves_node_f_score_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 404 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_10 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 10" [assessment/toplevel.cpp:130]   --->   Operation 404 'getelementptr' 'moves_node_g_score_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 405 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_10 = getelementptr i9 %moves_node_x_V, i64 0, i64 10" [assessment/toplevel.cpp:131]   --->   Operation 405 'getelementptr' 'moves_node_x_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 406 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_10 = getelementptr i9 %moves_node_y_V, i64 0, i64 10" [assessment/toplevel.cpp:132]   --->   Operation 406 'getelementptr' 'moves_node_y_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 407 [1/1] (0.00ns)   --->   "%moves_target_addr_10 = getelementptr i13 %moves_target, i64 0, i64 10" [assessment/toplevel.cpp:133]   --->   Operation 407 'getelementptr' 'moves_target_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 408 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_11 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 11" [assessment/toplevel.cpp:129]   --->   Operation 408 'getelementptr' 'moves_node_f_score_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 409 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_11 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 11" [assessment/toplevel.cpp:130]   --->   Operation 409 'getelementptr' 'moves_node_g_score_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 410 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_11 = getelementptr i9 %moves_node_x_V, i64 0, i64 11" [assessment/toplevel.cpp:131]   --->   Operation 410 'getelementptr' 'moves_node_x_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 411 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_11 = getelementptr i9 %moves_node_y_V, i64 0, i64 11" [assessment/toplevel.cpp:132]   --->   Operation 411 'getelementptr' 'moves_node_y_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 412 [1/1] (0.00ns)   --->   "%moves_target_addr_11 = getelementptr i13 %moves_target, i64 0, i64 11" [assessment/toplevel.cpp:133]   --->   Operation 412 'getelementptr' 'moves_target_addr_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 413 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_12 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 12" [assessment/toplevel.cpp:129]   --->   Operation 413 'getelementptr' 'moves_node_f_score_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 414 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_12 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 12" [assessment/toplevel.cpp:130]   --->   Operation 414 'getelementptr' 'moves_node_g_score_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 415 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_12 = getelementptr i9 %moves_node_x_V, i64 0, i64 12" [assessment/toplevel.cpp:131]   --->   Operation 415 'getelementptr' 'moves_node_x_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 416 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_12 = getelementptr i9 %moves_node_y_V, i64 0, i64 12" [assessment/toplevel.cpp:132]   --->   Operation 416 'getelementptr' 'moves_node_y_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 417 [1/1] (0.00ns)   --->   "%moves_target_addr_12 = getelementptr i13 %moves_target, i64 0, i64 12" [assessment/toplevel.cpp:133]   --->   Operation 417 'getelementptr' 'moves_target_addr_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 418 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_13 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 13" [assessment/toplevel.cpp:129]   --->   Operation 418 'getelementptr' 'moves_node_f_score_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 419 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_13 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 13" [assessment/toplevel.cpp:130]   --->   Operation 419 'getelementptr' 'moves_node_g_score_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 420 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_13 = getelementptr i9 %moves_node_x_V, i64 0, i64 13" [assessment/toplevel.cpp:131]   --->   Operation 420 'getelementptr' 'moves_node_x_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 421 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_13 = getelementptr i9 %moves_node_y_V, i64 0, i64 13" [assessment/toplevel.cpp:132]   --->   Operation 421 'getelementptr' 'moves_node_y_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 422 [1/1] (0.00ns)   --->   "%moves_target_addr_13 = getelementptr i13 %moves_target, i64 0, i64 13" [assessment/toplevel.cpp:133]   --->   Operation 422 'getelementptr' 'moves_target_addr_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 423 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_14 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 14" [assessment/toplevel.cpp:129]   --->   Operation 423 'getelementptr' 'moves_node_f_score_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 424 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_14 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 14" [assessment/toplevel.cpp:130]   --->   Operation 424 'getelementptr' 'moves_node_g_score_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 425 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_14 = getelementptr i9 %moves_node_x_V, i64 0, i64 14" [assessment/toplevel.cpp:131]   --->   Operation 425 'getelementptr' 'moves_node_x_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 426 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_14 = getelementptr i9 %moves_node_y_V, i64 0, i64 14" [assessment/toplevel.cpp:132]   --->   Operation 426 'getelementptr' 'moves_node_y_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 427 [1/1] (0.00ns)   --->   "%moves_target_addr_14 = getelementptr i13 %moves_target, i64 0, i64 14" [assessment/toplevel.cpp:133]   --->   Operation 427 'getelementptr' 'moves_target_addr_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 428 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_15 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 15" [assessment/toplevel.cpp:129]   --->   Operation 428 'getelementptr' 'moves_node_f_score_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 429 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_15 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 15" [assessment/toplevel.cpp:130]   --->   Operation 429 'getelementptr' 'moves_node_g_score_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 430 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_15 = getelementptr i9 %moves_node_x_V, i64 0, i64 15" [assessment/toplevel.cpp:131]   --->   Operation 430 'getelementptr' 'moves_node_x_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 431 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_15 = getelementptr i9 %moves_node_y_V, i64 0, i64 15" [assessment/toplevel.cpp:132]   --->   Operation 431 'getelementptr' 'moves_node_y_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 432 [1/1] (0.00ns)   --->   "%moves_target_addr_15 = getelementptr i13 %moves_target, i64 0, i64 15" [assessment/toplevel.cpp:133]   --->   Operation 432 'getelementptr' 'moves_target_addr_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 433 [1/1] (1.58ns)   --->   "%br_ln458 = br void" [assessment/toplevel.cpp:458]   --->   Operation 433 'br' 'br_ln458' <Predicate = true> <Delay = 1.58>

State 35 <SV = 30> <Delay = 3.57>
ST_35 : Operation 434 [1/1] (0.00ns)   --->   "%i_4 = phi i8 0, void %._crit_edge1196, i8 %i_11, void %.loopexit1202"   --->   Operation 434 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 435 [1/1] (0.00ns)   --->   "%total_length = phi i20 0, void %._crit_edge1196, i20 %total_length_2, void %.loopexit1202"   --->   Operation 435 'phi' 'total_length' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln458 = zext i8 %i_4" [assessment/toplevel.cpp:458]   --->   Operation 436 'zext' 'zext_ln458' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 437 [1/1] (0.00ns)   --->   "%waypoint_count_load = load i8 %waypoint_count" [assessment/toplevel.cpp:458]   --->   Operation 437 'load' 'waypoint_count_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln458_1 = zext i8 %waypoint_count_load" [assessment/toplevel.cpp:458]   --->   Operation 438 'zext' 'zext_ln458_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 439 [1/1] (1.91ns)   --->   "%add_ln458 = add i9 %zext_ln458_1, i9 511" [assessment/toplevel.cpp:458]   --->   Operation 439 'add' 'add_ln458' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 440 [1/1] (1.66ns)   --->   "%icmp_ln458 = icmp_slt  i9 %zext_ln458, i9 %add_ln458" [assessment/toplevel.cpp:458]   --->   Operation 440 'icmp' 'icmp_ln458' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 441 [1/1] (1.91ns)   --->   "%i_11 = add i8 %i_4, i8 1" [assessment/toplevel.cpp:459]   --->   Operation 441 'add' 'i_11' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln458 = br i1 %icmp_ln458, void %.loopexit1151.loopexit, void %.lr.ph" [assessment/toplevel.cpp:458]   --->   Operation 442 'br' 'br_ln458' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 443 [1/1] (0.00ns)   --->   "%specloopname_ln459 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [assessment/toplevel.cpp:459]   --->   Operation 443 'specloopname' 'specloopname_ln459' <Predicate = (icmp_ln458)> <Delay = 0.00>
ST_35 : Operation 444 [1/1] (1.58ns)   --->   "%br_ln461 = br void" [assessment/toplevel.cpp:461]   --->   Operation 444 'br' 'br_ln461' <Predicate = (icmp_ln458)> <Delay = 1.58>
ST_35 : Operation 445 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.loopexit1151"   --->   Operation 445 'br' 'br_ln0' <Predicate = (!icmp_ln458)> <Delay = 1.58>

State 36 <SV = 31> <Delay = 5.68>
ST_36 : Operation 446 [1/1] (0.00ns)   --->   "%i_5 = phi i18 %add_ln461, void %.split, i18 0, void %.lr.ph" [assessment/toplevel.cpp:461]   --->   Operation 446 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 447 [1/1] (2.13ns)   --->   "%add_ln461 = add i18 %i_5, i18 1" [assessment/toplevel.cpp:461]   --->   Operation 447 'add' 'add_ln461' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 448 [1/1] (2.43ns)   --->   "%icmp_ln461_1 = icmp_eq  i18 %i_5, i18 %iteration_limit" [assessment/toplevel.cpp:461]   --->   Operation 448 'icmp' 'icmp_ln461_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln461 = br i1 %icmp_ln461_1, void %.split, void %._crit_edge.loopexit" [assessment/toplevel.cpp:461]   --->   Operation 449 'br' 'br_ln461' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i18 %i_5" [assessment/toplevel.cpp:461]   --->   Operation 450 'zext' 'zext_ln461' <Predicate = (!icmp_ln461_1)> <Delay = 0.00>
ST_36 : Operation 451 [1/1] (0.00ns)   --->   "%specpipeline_ln461 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15" [assessment/toplevel.cpp:461]   --->   Operation 451 'specpipeline' 'specpipeline_ln461' <Predicate = (!icmp_ln461_1)> <Delay = 0.00>
ST_36 : Operation 452 [1/1] (0.00ns)   --->   "%speclooptripcount_ln461 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 250000, i64 125000" [assessment/toplevel.cpp:461]   --->   Operation 452 'speclooptripcount' 'speclooptripcount_ln461' <Predicate = (!icmp_ln461_1)> <Delay = 0.00>
ST_36 : Operation 453 [1/1] (0.00ns)   --->   "%specloopname_ln461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [assessment/toplevel.cpp:461]   --->   Operation 453 'specloopname' 'specloopname_ln461' <Predicate = (!icmp_ln461_1)> <Delay = 0.00>
ST_36 : Operation 454 [1/1] (0.00ns)   --->   "%grid_info_V_addr = getelementptr i3 %grid_info_V, i64 0, i64 %zext_ln461" [assessment/toplevel.cpp:464]   --->   Operation 454 'getelementptr' 'grid_info_V_addr' <Predicate = (!icmp_ln461_1)> <Delay = 0.00>
ST_36 : Operation 455 [1/1] (3.25ns)   --->   "%store_ln464 = store i3 0, i18 %grid_info_V_addr" [assessment/toplevel.cpp:464]   --->   Operation 455 'store' 'store_ln464' <Predicate = (!icmp_ln461_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_36 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 456 'br' 'br_ln0' <Predicate = (!icmp_ln461_1)> <Delay = 0.00>

State 37 <SV = 32> <Delay = 7.30>
ST_37 : Operation 457 [7/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:467]   --->   Operation 457 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 33> <Delay = 7.30>
ST_38 : Operation 458 [6/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:467]   --->   Operation 458 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 34> <Delay = 7.30>
ST_39 : Operation 459 [5/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:467]   --->   Operation 459 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 35> <Delay = 7.30>
ST_40 : Operation 460 [4/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:467]   --->   Operation 460 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 36> <Delay = 7.30>
ST_41 : Operation 461 [3/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:467]   --->   Operation 461 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 37> <Delay = 7.30>
ST_42 : Operation 462 [2/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:467]   --->   Operation 462 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 38> <Delay = 7.30>
ST_43 : Operation 463 [1/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:467]   --->   Operation 463 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 464 [1/1] (1.58ns)   --->   "%br_ln467 = br void" [assessment/toplevel.cpp:467]   --->   Operation 464 'br' 'br_ln467' <Predicate = true> <Delay = 1.58>

State 44 <SV = 39> <Delay = 2.09>
ST_44 : Operation 465 [1/1] (0.00ns)   --->   "%i_6 = phi i13 0, void %._crit_edge.loopexit, i13 %i_7, void %.split20"   --->   Operation 465 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 466 [1/1] (1.67ns)   --->   "%i_7 = add i13 %i_6, i13 1" [assessment/toplevel.cpp:467]   --->   Operation 466 'add' 'i_7' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 467 [1/1] (2.09ns)   --->   "%icmp_ln467 = icmp_eq  i13 %i_6, i13 7813" [assessment/toplevel.cpp:467]   --->   Operation 467 'icmp' 'icmp_ln467' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 468 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7813, i64 7813, i64 7813"   --->   Operation 468 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln467 = br i1 %icmp_ln467, void %.split20, void %_Z7abs_subtt.exit17.i.i" [assessment/toplevel.cpp:467]   --->   Operation 469 'br' 'br_ln467' <Predicate = true> <Delay = 0.00>

State 45 <SV = 40> <Delay = 7.30>
ST_45 : Operation 470 [1/1] (7.30ns)   --->   "%MAXI_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %MAXI_addr" [assessment/toplevel.cpp:470]   --->   Operation 470 'read' 'MAXI_addr_read_1' <Predicate = (!icmp_ln467)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 41> <Delay = 3.25>
ST_46 : Operation 471 [1/1] (0.00ns)   --->   "%specpipeline_ln467 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15" [assessment/toplevel.cpp:467]   --->   Operation 471 'specpipeline' 'specpipeline_ln467' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_46 : Operation 472 [1/1] (0.00ns)   --->   "%specloopname_ln467 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [assessment/toplevel.cpp:467]   --->   Operation 472 'specloopname' 'specloopname_ln467' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_46 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln470 = zext i13 %i_6" [assessment/toplevel.cpp:470]   --->   Operation 473 'zext' 'zext_ln470' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_46 : Operation 474 [1/1] (0.00ns)   --->   "%local_world_addr_1 = getelementptr i32 %local_world, i64 0, i64 %zext_ln470" [assessment/toplevel.cpp:470]   --->   Operation 474 'getelementptr' 'local_world_addr_1' <Predicate = (!icmp_ln467)> <Delay = 0.00>
ST_46 : Operation 475 [1/1] (3.25ns)   --->   "%store_ln470 = store i32 %MAXI_addr_read_1, i13 %local_world_addr_1" [assessment/toplevel.cpp:470]   --->   Operation 475 'store' 'store_ln470' <Predicate = (!icmp_ln467)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_46 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 476 'br' 'br_ln0' <Predicate = (!icmp_ln467)> <Delay = 0.00>

State 47 <SV = 40> <Delay = 2.32>
ST_47 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln475 = zext i8 %i_4" [assessment/toplevel.cpp:475]   --->   Operation 477 'zext' 'zext_ln475' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 478 [1/1] (0.00ns)   --->   "%waypoints_x_V_addr_1 = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln475" [assessment/toplevel.cpp:475]   --->   Operation 478 'getelementptr' 'waypoints_x_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 479 [1/1] (0.00ns)   --->   "%waypoints_y_V_addr_1 = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln475" [assessment/toplevel.cpp:475]   --->   Operation 479 'getelementptr' 'waypoints_y_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 480 [2/2] (2.32ns)   --->   "%start_x_V = load i4 %waypoints_x_V_addr_1" [assessment/toplevel.cpp:475]   --->   Operation 480 'load' 'start_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_47 : Operation 481 [2/2] (2.32ns)   --->   "%start_y_V = load i4 %waypoints_y_V_addr_1" [assessment/toplevel.cpp:475]   --->   Operation 481 'load' 'start_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_47 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln475_1 = zext i8 %i_11" [assessment/toplevel.cpp:475]   --->   Operation 482 'zext' 'zext_ln475_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 483 [1/1] (0.00ns)   --->   "%waypoints_x_V_addr_2 = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln475_1" [assessment/toplevel.cpp:475]   --->   Operation 483 'getelementptr' 'waypoints_x_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 484 [1/1] (0.00ns)   --->   "%waypoints_y_V_addr_2 = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln475_1" [assessment/toplevel.cpp:475]   --->   Operation 484 'getelementptr' 'waypoints_y_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 485 [2/2] (2.32ns)   --->   "%goal_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:475]   --->   Operation 485 'load' 'goal_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_47 : Operation 486 [2/2] (2.32ns)   --->   "%goal_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:475]   --->   Operation 486 'load' 'goal_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_47 : Operation 487 [1/1] (2.32ns)   --->   "%store_ln245 = store i11 0, i11 0" [assessment/toplevel.cpp:245]   --->   Operation 487 'store' 'store_ln245' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 48 <SV = 41> <Delay = 2.32>
ST_48 : Operation 488 [1/2] (2.32ns)   --->   "%start_x_V = load i4 %waypoints_x_V_addr_1" [assessment/toplevel.cpp:475]   --->   Operation 488 'load' 'start_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_48 : Operation 489 [1/2] (2.32ns)   --->   "%start_y_V = load i4 %waypoints_y_V_addr_1" [assessment/toplevel.cpp:475]   --->   Operation 489 'load' 'start_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_48 : Operation 490 [1/2] (2.32ns)   --->   "%goal_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:475]   --->   Operation 490 'load' 'goal_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_48 : Operation 491 [1/2] (2.32ns)   --->   "%goal_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:475]   --->   Operation 491 'load' 'goal_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>

State 49 <SV = 42> <Delay = 5.87>
ST_49 : Operation 492 [1/1] (1.66ns)   --->   "%icmp_ln101 = icmp_ugt  i9 %start_x_V, i9 %goal_x_V" [assessment/toplevel.cpp:101]   --->   Operation 492 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i9 %start_x_V" [assessment/toplevel.cpp:101]   --->   Operation 493 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i9 %goal_x_V" [assessment/toplevel.cpp:101]   --->   Operation 494 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 495 [1/1] (1.82ns)   --->   "%sub_ln101 = sub i10 %zext_ln101, i10 %zext_ln101_1" [assessment/toplevel.cpp:101]   --->   Operation 495 'sub' 'sub_ln101' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 496 [1/1] (1.82ns)   --->   "%sub_ln101_1 = sub i10 %zext_ln101_1, i10 %zext_ln101" [assessment/toplevel.cpp:101]   --->   Operation 496 'sub' 'sub_ln101_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node h_start_V)   --->   "%select_ln101 = select i1 %icmp_ln101, i10 %sub_ln101, i10 %sub_ln101_1" [assessment/toplevel.cpp:101]   --->   Operation 497 'select' 'select_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node h_start_V)   --->   "%sext_ln101 = sext i10 %select_ln101" [assessment/toplevel.cpp:101]   --->   Operation 498 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 499 [1/1] (1.66ns)   --->   "%icmp_ln101_1 = icmp_ugt  i9 %start_y_V, i9 %goal_y_V" [assessment/toplevel.cpp:101]   --->   Operation 499 'icmp' 'icmp_ln101_1' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i9 %start_y_V" [assessment/toplevel.cpp:101]   --->   Operation 500 'zext' 'zext_ln101_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i9 %goal_y_V" [assessment/toplevel.cpp:101]   --->   Operation 501 'zext' 'zext_ln101_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 502 [1/1] (1.82ns)   --->   "%sub_ln101_2 = sub i10 %zext_ln101_2, i10 %zext_ln101_3" [assessment/toplevel.cpp:101]   --->   Operation 502 'sub' 'sub_ln101_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 503 [1/1] (1.82ns)   --->   "%sub_ln101_3 = sub i10 %zext_ln101_3, i10 %zext_ln101_2" [assessment/toplevel.cpp:101]   --->   Operation 503 'sub' 'sub_ln101_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node h_start_V)   --->   "%select_ln101_1 = select i1 %icmp_ln101_1, i10 %sub_ln101_2, i10 %sub_ln101_3" [assessment/toplevel.cpp:101]   --->   Operation 504 'select' 'select_ln101_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node h_start_V)   --->   "%sext_ln300 = sext i10 %select_ln101_1"   --->   Operation 505 'sext' 'sext_ln300' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 506 [1/1] (1.73ns) (out node of the LUT)   --->   "%h_start_V = add i11 %sext_ln300, i11 %sext_ln101"   --->   Operation 506 'add' 'h_start_V' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 507 [1/1] (2.32ns)   --->   "%store_ln245 = store i11 %h_start_V, i11 0" [assessment/toplevel.cpp:245]   --->   Operation 507 'store' 'store_ln245' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_49 : Operation 508 [1/1] (2.32ns)   --->   "%store_ln245 = store i9 %start_x_V, i9 0" [assessment/toplevel.cpp:245]   --->   Operation 508 'store' 'store_ln245' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_49 : Operation 509 [1/1] (2.32ns)   --->   "%store_ln245 = store i9 %start_y_V, i9 0" [assessment/toplevel.cpp:245]   --->   Operation 509 'store' 'store_ln245' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_49 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln312 = br i1 %icmp_ln461, void %.lr.ph1188.preheader, void %.loopexit1150.loopexit132" [assessment/toplevel.cpp:312]   --->   Operation 510 'br' 'br_ln312' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 511 [1/1] (1.58ns)   --->   "%br_ln312 = br void %.lr.ph1188" [assessment/toplevel.cpp:312]   --->   Operation 511 'br' 'br_ln312' <Predicate = (!icmp_ln461)> <Delay = 1.58>
ST_49 : Operation 512 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.loopexit1150"   --->   Operation 512 'br' 'br_ln0' <Predicate = (icmp_ln461)> <Delay = 1.58>

State 50 <SV = 43> <Delay = 2.43>
ST_50 : Operation 513 [1/1] (0.00ns)   --->   "%open_set_size_0 = phi i16 %open_set_size_9, void %._crit_edge103, i16 1, void %.lr.ph1188.preheader" [assessment/toplevel.cpp:262]   --->   Operation 513 'phi' 'open_set_size_0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 514 [1/1] (0.00ns)   --->   "%error_flag_1 = phi i32 %error_flag_9, void %._crit_edge103, i32 0, void %.lr.ph1188.preheader"   --->   Operation 514 'phi' 'error_flag_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 515 [1/1] (0.00ns)   --->   "%iteration = phi i18 %iteration_1, void %._crit_edge103, i18 0, void %.lr.ph1188.preheader"   --->   Operation 515 'phi' 'iteration' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 516 [1/1] (2.43ns)   --->   "%icmp_ln312 = icmp_ult  i18 %iteration, i18 %iteration_limit" [assessment/toplevel.cpp:312]   --->   Operation 516 'icmp' 'icmp_ln312' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 517 [1/1] (2.13ns)   --->   "%iteration_1 = add i18 %iteration, i18 1" [assessment/toplevel.cpp:312]   --->   Operation 517 'add' 'iteration_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln312 = br i1 %icmp_ln312, void %.loopexit1150.loopexit, void %.split42" [assessment/toplevel.cpp:312]   --->   Operation 518 'br' 'br_ln312' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 519 [1/1] (0.00ns)   --->   "%specpipeline_ln311 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15" [assessment/toplevel.cpp:311]   --->   Operation 519 'specpipeline' 'specpipeline_ln311' <Predicate = (icmp_ln312)> <Delay = 0.00>
ST_50 : Operation 520 [1/1] (0.00ns)   --->   "%specloopname_ln311 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [assessment/toplevel.cpp:311]   --->   Operation 520 'specloopname' 'specloopname_ln311' <Predicate = (icmp_ln312)> <Delay = 0.00>
ST_50 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln315 = trunc i16 %open_set_size_0" [assessment/toplevel.cpp:315]   --->   Operation 521 'trunc' 'trunc_ln315' <Predicate = (icmp_ln312)> <Delay = 0.00>
ST_50 : Operation 522 [1/1] (2.42ns)   --->   "%icmp_ln315 = icmp_eq  i16 %open_set_size_0, i16 0" [assessment/toplevel.cpp:315]   --->   Operation 522 'icmp' 'icmp_ln315' <Predicate = (icmp_ln312)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315, void, void %.loopexit1150.loopexit" [assessment/toplevel.cpp:315]   --->   Operation 523 'br' 'br_ln315' <Predicate = (icmp_ln312)> <Delay = 0.00>
ST_50 : Operation 524 [2/2] (2.32ns)   --->   "%current_g_score_V = load i11 0" [assessment/toplevel.cpp:260]   --->   Operation 524 'load' 'current_g_score_V' <Predicate = (icmp_ln312 & !icmp_ln315)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_50 : Operation 525 [2/2] (2.32ns)   --->   "%current_x_V_4 = load i9 0" [assessment/toplevel.cpp:260]   --->   Operation 525 'load' 'current_x_V_4' <Predicate = (icmp_ln312 & !icmp_ln315)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_50 : Operation 526 [2/2] (2.32ns)   --->   "%current_y_V_4 = load i9 0" [assessment/toplevel.cpp:260]   --->   Operation 526 'load' 'current_y_V_4' <Predicate = (icmp_ln312 & !icmp_ln315)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_50 : Operation 527 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.loopexit1150"   --->   Operation 527 'br' 'br_ln0' <Predicate = (icmp_ln315) | (!icmp_ln312)> <Delay = 1.58>

State 51 <SV = 44> <Delay = 4.00>
ST_51 : Operation 528 [1/2] (2.32ns)   --->   "%current_g_score_V = load i11 0" [assessment/toplevel.cpp:260]   --->   Operation 528 'load' 'current_g_score_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_51 : Operation 529 [1/2] (2.32ns)   --->   "%current_x_V_4 = load i9 0" [assessment/toplevel.cpp:260]   --->   Operation 529 'load' 'current_x_V_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_51 : Operation 530 [1/2] (2.32ns)   --->   "%current_y_V_4 = load i9 0" [assessment/toplevel.cpp:260]   --->   Operation 530 'load' 'current_y_V_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_51 : Operation 531 [1/1] (1.67ns)   --->   "%add_ln261 = add i13 %trunc_ln315, i13 8191" [assessment/toplevel.cpp:261]   --->   Operation 531 'add' 'add_ln261' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i13 %add_ln261" [assessment/toplevel.cpp:261]   --->   Operation 532 'zext' 'zext_ln261' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 533 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln261" [assessment/toplevel.cpp:261]   --->   Operation 533 'getelementptr' 'open_set_heap_f_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 534 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln261" [assessment/toplevel.cpp:261]   --->   Operation 534 'getelementptr' 'open_set_heap_g_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 535 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln261" [assessment/toplevel.cpp:261]   --->   Operation 535 'getelementptr' 'open_set_heap_x_V_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 536 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln261" [assessment/toplevel.cpp:261]   --->   Operation 536 'getelementptr' 'open_set_heap_y_V_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 537 [2/2] (2.32ns)   --->   "%node_f_score_V_1 = load i13 %open_set_heap_f_score_V_addr" [assessment/toplevel.cpp:261]   --->   Operation 537 'load' 'node_f_score_V_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_51 : Operation 538 [2/2] (2.32ns)   --->   "%node_g_score_V = load i13 %open_set_heap_g_score_V_addr" [assessment/toplevel.cpp:261]   --->   Operation 538 'load' 'node_g_score_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_51 : Operation 539 [2/2] (2.32ns)   --->   "%node_x_V_1 = load i13 %open_set_heap_x_V_addr" [assessment/toplevel.cpp:261]   --->   Operation 539 'load' 'node_x_V_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_51 : Operation 540 [2/2] (2.32ns)   --->   "%node_y_V_1 = load i13 %open_set_heap_y_V_addr" [assessment/toplevel.cpp:261]   --->   Operation 540 'load' 'node_y_V_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 52 <SV = 45> <Delay = 6.71>
ST_52 : Operation 541 [1/2] (2.32ns)   --->   "%node_f_score_V_1 = load i13 %open_set_heap_f_score_V_addr" [assessment/toplevel.cpp:261]   --->   Operation 541 'load' 'node_f_score_V_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_52 : Operation 542 [1/2] (2.32ns)   --->   "%node_g_score_V = load i13 %open_set_heap_g_score_V_addr" [assessment/toplevel.cpp:261]   --->   Operation 542 'load' 'node_g_score_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_52 : Operation 543 [1/2] (2.32ns)   --->   "%node_x_V_1 = load i13 %open_set_heap_x_V_addr" [assessment/toplevel.cpp:261]   --->   Operation 543 'load' 'node_x_V_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_52 : Operation 544 [1/2] (2.32ns)   --->   "%node_y_V_1 = load i13 %open_set_heap_y_V_addr" [assessment/toplevel.cpp:261]   --->   Operation 544 'load' 'node_y_V_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_52 : Operation 545 [1/1] (2.32ns)   --->   "%store_ln261 = store i11 %node_f_score_V_1, i11 0" [assessment/toplevel.cpp:261]   --->   Operation 545 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_52 : Operation 546 [1/1] (2.32ns)   --->   "%store_ln261 = store i11 %node_g_score_V, i11 0" [assessment/toplevel.cpp:261]   --->   Operation 546 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_52 : Operation 547 [1/1] (2.32ns)   --->   "%store_ln261 = store i9 %node_x_V_1, i9 0" [assessment/toplevel.cpp:261]   --->   Operation 547 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_52 : Operation 548 [1/1] (2.32ns)   --->   "%store_ln261 = store i9 %node_y_V_1, i9 0" [assessment/toplevel.cpp:261]   --->   Operation 548 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_52 : Operation 549 [1/1] (2.07ns)   --->   "%add_ln262 = add i16 %open_set_size_0, i16 65535" [assessment/toplevel.cpp:262]   --->   Operation 549 'add' 'add_ln262' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln264 = zext i9 %current_x_V_4" [assessment/toplevel.cpp:264]   --->   Operation 550 'zext' 'zext_ln264' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i9 %current_y_V_4" [assessment/toplevel.cpp:266]   --->   Operation 551 'zext' 'zext_ln266' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 552 [1/1] (0.00ns)   --->   "%tmp = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %add_ln262, i32 1, i32 15" [assessment/toplevel.cpp:266]   --->   Operation 552 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 553 [1/1] (2.31ns)   --->   "%icmp_ln266 = icmp_eq  i15 %tmp, i15 0" [assessment/toplevel.cpp:266]   --->   Operation 553 'icmp' 'icmp_ln266' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln266 = br i1 %icmp_ln266, void %.split23.0, void %_Z11os_heap_popv.exit.i" [assessment/toplevel.cpp:266]   --->   Operation 554 'br' 'br_ln266' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 555 [1/1] (2.32ns)   --->   "%store_ln129 = store i11 0, i4 %moves_node_f_score_V_addr" [assessment/toplevel.cpp:129]   --->   Operation 555 'store' 'store_ln129' <Predicate = (!icmp_ln266)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_52 : Operation 556 [1/1] (2.32ns)   --->   "%store_ln130 = store i11 0, i4 %moves_node_g_score_V_addr" [assessment/toplevel.cpp:130]   --->   Operation 556 'store' 'store_ln130' <Predicate = (!icmp_ln266)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_52 : Operation 557 [1/1] (2.32ns)   --->   "%store_ln131 = store i9 0, i4 %moves_node_x_V_addr" [assessment/toplevel.cpp:131]   --->   Operation 557 'store' 'store_ln131' <Predicate = (!icmp_ln266)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_52 : Operation 558 [1/1] (2.32ns)   --->   "%store_ln132 = store i9 0, i4 %moves_node_y_V_addr" [assessment/toplevel.cpp:132]   --->   Operation 558 'store' 'store_ln132' <Predicate = (!icmp_ln266)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_52 : Operation 559 [1/1] (2.32ns)   --->   "%store_ln133 = store i13 0, i4 %moves_target_addr" [assessment/toplevel.cpp:133]   --->   Operation 559 'store' 'store_ln133' <Predicate = (!icmp_ln266)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_52 : Operation 560 [1/1] (2.32ns)   --->   "%store_ln129 = store i11 0, i4 %moves_node_f_score_V_addr_1" [assessment/toplevel.cpp:129]   --->   Operation 560 'store' 'store_ln129' <Predicate = (!icmp_ln266)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_52 : Operation 561 [1/1] (2.32ns)   --->   "%store_ln130 = store i11 0, i4 %moves_node_g_score_V_addr_1" [assessment/toplevel.cpp:130]   --->   Operation 561 'store' 'store_ln130' <Predicate = (!icmp_ln266)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_52 : Operation 562 [1/1] (2.32ns)   --->   "%store_ln131 = store i9 0, i4 %moves_node_x_V_addr_1" [assessment/toplevel.cpp:131]   --->   Operation 562 'store' 'store_ln131' <Predicate = (!icmp_ln266)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_52 : Operation 563 [1/1] (2.32ns)   --->   "%store_ln132 = store i9 0, i4 %moves_node_y_V_addr_1" [assessment/toplevel.cpp:132]   --->   Operation 563 'store' 'store_ln132' <Predicate = (!icmp_ln266)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_52 : Operation 564 [1/1] (2.32ns)   --->   "%store_ln133 = store i13 0, i4 %moves_target_addr_1" [assessment/toplevel.cpp:133]   --->   Operation 564 'store' 'store_ln133' <Predicate = (!icmp_ln266)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 53 <SV = 46> <Delay = 2.32>
ST_53 : Operation 565 [1/1] (2.32ns)   --->   "%store_ln129 = store i11 0, i4 %moves_node_f_score_V_addr_16" [assessment/toplevel.cpp:129]   --->   Operation 565 'store' 'store_ln129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_53 : Operation 566 [1/1] (2.32ns)   --->   "%store_ln130 = store i11 0, i4 %moves_node_g_score_V_addr_16" [assessment/toplevel.cpp:130]   --->   Operation 566 'store' 'store_ln130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_53 : Operation 567 [1/1] (2.32ns)   --->   "%store_ln131 = store i9 0, i4 %moves_node_x_V_addr_16" [assessment/toplevel.cpp:131]   --->   Operation 567 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_53 : Operation 568 [1/1] (2.32ns)   --->   "%store_ln132 = store i9 0, i4 %moves_node_y_V_addr_16" [assessment/toplevel.cpp:132]   --->   Operation 568 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_53 : Operation 569 [1/1] (2.32ns)   --->   "%store_ln133 = store i13 0, i4 %moves_target_addr_16" [assessment/toplevel.cpp:133]   --->   Operation 569 'store' 'store_ln133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_53 : Operation 570 [1/1] (2.32ns)   --->   "%store_ln129 = store i11 0, i4 %moves_node_f_score_V_addr_3" [assessment/toplevel.cpp:129]   --->   Operation 570 'store' 'store_ln129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_53 : Operation 571 [1/1] (2.32ns)   --->   "%store_ln130 = store i11 0, i4 %moves_node_g_score_V_addr_3" [assessment/toplevel.cpp:130]   --->   Operation 571 'store' 'store_ln130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_53 : Operation 572 [1/1] (2.32ns)   --->   "%store_ln131 = store i9 0, i4 %moves_node_x_V_addr_3" [assessment/toplevel.cpp:131]   --->   Operation 572 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_53 : Operation 573 [1/1] (2.32ns)   --->   "%store_ln132 = store i9 0, i4 %moves_node_y_V_addr_3" [assessment/toplevel.cpp:132]   --->   Operation 573 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_53 : Operation 574 [1/1] (2.32ns)   --->   "%store_ln133 = store i13 0, i4 %moves_target_addr_3" [assessment/toplevel.cpp:133]   --->   Operation 574 'store' 'store_ln133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 54 <SV = 47> <Delay = 2.32>
ST_54 : Operation 575 [1/1] (2.32ns)   --->   "%store_ln129 = store i11 0, i4 %moves_node_f_score_V_addr_4" [assessment/toplevel.cpp:129]   --->   Operation 575 'store' 'store_ln129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_54 : Operation 576 [1/1] (2.32ns)   --->   "%store_ln130 = store i11 0, i4 %moves_node_g_score_V_addr_4" [assessment/toplevel.cpp:130]   --->   Operation 576 'store' 'store_ln130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_54 : Operation 577 [1/1] (2.32ns)   --->   "%store_ln131 = store i9 0, i4 %moves_node_x_V_addr_4" [assessment/toplevel.cpp:131]   --->   Operation 577 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_54 : Operation 578 [1/1] (2.32ns)   --->   "%store_ln132 = store i9 0, i4 %moves_node_y_V_addr_4" [assessment/toplevel.cpp:132]   --->   Operation 578 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_54 : Operation 579 [1/1] (2.32ns)   --->   "%store_ln133 = store i13 0, i4 %moves_target_addr_4" [assessment/toplevel.cpp:133]   --->   Operation 579 'store' 'store_ln133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_54 : Operation 580 [1/1] (2.32ns)   --->   "%store_ln129 = store i11 0, i4 %moves_node_f_score_V_addr_5" [assessment/toplevel.cpp:129]   --->   Operation 580 'store' 'store_ln129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_54 : Operation 581 [1/1] (2.32ns)   --->   "%store_ln130 = store i11 0, i4 %moves_node_g_score_V_addr_5" [assessment/toplevel.cpp:130]   --->   Operation 581 'store' 'store_ln130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_54 : Operation 582 [1/1] (2.32ns)   --->   "%store_ln131 = store i9 0, i4 %moves_node_x_V_addr_5" [assessment/toplevel.cpp:131]   --->   Operation 582 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_54 : Operation 583 [1/1] (2.32ns)   --->   "%store_ln132 = store i9 0, i4 %moves_node_y_V_addr_5" [assessment/toplevel.cpp:132]   --->   Operation 583 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_54 : Operation 584 [1/1] (2.32ns)   --->   "%store_ln133 = store i13 0, i4 %moves_target_addr_5" [assessment/toplevel.cpp:133]   --->   Operation 584 'store' 'store_ln133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 55 <SV = 48> <Delay = 2.32>
ST_55 : Operation 585 [1/1] (2.32ns)   --->   "%store_ln129 = store i11 0, i4 %moves_node_f_score_V_addr_6" [assessment/toplevel.cpp:129]   --->   Operation 585 'store' 'store_ln129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_55 : Operation 586 [1/1] (2.32ns)   --->   "%store_ln130 = store i11 0, i4 %moves_node_g_score_V_addr_6" [assessment/toplevel.cpp:130]   --->   Operation 586 'store' 'store_ln130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_55 : Operation 587 [1/1] (2.32ns)   --->   "%store_ln131 = store i9 0, i4 %moves_node_x_V_addr_6" [assessment/toplevel.cpp:131]   --->   Operation 587 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_55 : Operation 588 [1/1] (2.32ns)   --->   "%store_ln132 = store i9 0, i4 %moves_node_y_V_addr_6" [assessment/toplevel.cpp:132]   --->   Operation 588 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_55 : Operation 589 [1/1] (2.32ns)   --->   "%store_ln133 = store i13 0, i4 %moves_target_addr_6" [assessment/toplevel.cpp:133]   --->   Operation 589 'store' 'store_ln133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_55 : Operation 590 [1/1] (2.32ns)   --->   "%store_ln129 = store i11 0, i4 %moves_node_f_score_V_addr_7" [assessment/toplevel.cpp:129]   --->   Operation 590 'store' 'store_ln129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_55 : Operation 591 [1/1] (2.32ns)   --->   "%store_ln130 = store i11 0, i4 %moves_node_g_score_V_addr_7" [assessment/toplevel.cpp:130]   --->   Operation 591 'store' 'store_ln130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_55 : Operation 592 [1/1] (2.32ns)   --->   "%store_ln131 = store i9 0, i4 %moves_node_x_V_addr_7" [assessment/toplevel.cpp:131]   --->   Operation 592 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_55 : Operation 593 [1/1] (2.32ns)   --->   "%store_ln132 = store i9 0, i4 %moves_node_y_V_addr_7" [assessment/toplevel.cpp:132]   --->   Operation 593 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_55 : Operation 594 [1/1] (2.32ns)   --->   "%store_ln133 = store i13 0, i4 %moves_target_addr_7" [assessment/toplevel.cpp:133]   --->   Operation 594 'store' 'store_ln133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>

State 56 <SV = 49> <Delay = 2.32>
ST_56 : Operation 595 [1/1] (2.32ns)   --->   "%store_ln129 = store i11 0, i4 %moves_node_f_score_V_addr_8" [assessment/toplevel.cpp:129]   --->   Operation 595 'store' 'store_ln129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_56 : Operation 596 [1/1] (2.32ns)   --->   "%store_ln130 = store i11 0, i4 %moves_node_g_score_V_addr_8" [assessment/toplevel.cpp:130]   --->   Operation 596 'store' 'store_ln130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_56 : Operation 597 [1/1] (2.32ns)   --->   "%store_ln131 = store i9 0, i4 %moves_node_x_V_addr_8" [assessment/toplevel.cpp:131]   --->   Operation 597 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_56 : Operation 598 [1/1] (2.32ns)   --->   "%store_ln132 = store i9 0, i4 %moves_node_y_V_addr_8" [assessment/toplevel.cpp:132]   --->   Operation 598 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_56 : Operation 599 [1/1] (2.32ns)   --->   "%store_ln133 = store i13 0, i4 %moves_target_addr_8" [assessment/toplevel.cpp:133]   --->   Operation 599 'store' 'store_ln133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_56 : Operation 600 [1/1] (2.32ns)   --->   "%store_ln129 = store i11 0, i4 %moves_node_f_score_V_addr_9" [assessment/toplevel.cpp:129]   --->   Operation 600 'store' 'store_ln129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_56 : Operation 601 [1/1] (2.32ns)   --->   "%store_ln130 = store i11 0, i4 %moves_node_g_score_V_addr_9" [assessment/toplevel.cpp:130]   --->   Operation 601 'store' 'store_ln130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_56 : Operation 602 [1/1] (2.32ns)   --->   "%store_ln131 = store i9 0, i4 %moves_node_x_V_addr_9" [assessment/toplevel.cpp:131]   --->   Operation 602 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_56 : Operation 603 [1/1] (2.32ns)   --->   "%store_ln132 = store i9 0, i4 %moves_node_y_V_addr_9" [assessment/toplevel.cpp:132]   --->   Operation 603 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_56 : Operation 604 [1/1] (2.32ns)   --->   "%store_ln133 = store i13 0, i4 %moves_target_addr_9" [assessment/toplevel.cpp:133]   --->   Operation 604 'store' 'store_ln133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_56 : Operation 605 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load = load i11 1" [assessment/toplevel.cpp:146]   --->   Operation 605 'load' 'open_set_heap_f_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 57 <SV = 50> <Delay = 2.32>
ST_57 : Operation 606 [1/1] (2.32ns)   --->   "%store_ln129 = store i11 0, i4 %moves_node_f_score_V_addr_10" [assessment/toplevel.cpp:129]   --->   Operation 606 'store' 'store_ln129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_57 : Operation 607 [1/1] (2.32ns)   --->   "%store_ln130 = store i11 0, i4 %moves_node_g_score_V_addr_10" [assessment/toplevel.cpp:130]   --->   Operation 607 'store' 'store_ln130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_57 : Operation 608 [1/1] (2.32ns)   --->   "%store_ln131 = store i9 0, i4 %moves_node_x_V_addr_10" [assessment/toplevel.cpp:131]   --->   Operation 608 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_57 : Operation 609 [1/1] (2.32ns)   --->   "%store_ln132 = store i9 0, i4 %moves_node_y_V_addr_10" [assessment/toplevel.cpp:132]   --->   Operation 609 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_57 : Operation 610 [1/1] (2.32ns)   --->   "%store_ln133 = store i13 0, i4 %moves_target_addr_10" [assessment/toplevel.cpp:133]   --->   Operation 610 'store' 'store_ln133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_57 : Operation 611 [1/1] (2.32ns)   --->   "%store_ln129 = store i11 0, i4 %moves_node_f_score_V_addr_11" [assessment/toplevel.cpp:129]   --->   Operation 611 'store' 'store_ln129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_57 : Operation 612 [1/1] (2.32ns)   --->   "%store_ln130 = store i11 0, i4 %moves_node_g_score_V_addr_11" [assessment/toplevel.cpp:130]   --->   Operation 612 'store' 'store_ln130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_57 : Operation 613 [1/1] (2.32ns)   --->   "%store_ln131 = store i9 0, i4 %moves_node_x_V_addr_11" [assessment/toplevel.cpp:131]   --->   Operation 613 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_57 : Operation 614 [1/1] (2.32ns)   --->   "%store_ln132 = store i9 0, i4 %moves_node_y_V_addr_11" [assessment/toplevel.cpp:132]   --->   Operation 614 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_57 : Operation 615 [1/1] (2.32ns)   --->   "%store_ln133 = store i13 0, i4 %moves_target_addr_11" [assessment/toplevel.cpp:133]   --->   Operation 615 'store' 'store_ln133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_57 : Operation 616 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load = load i11 1" [assessment/toplevel.cpp:146]   --->   Operation 616 'load' 'open_set_heap_f_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_57 : Operation 617 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_1 = load i11 2" [assessment/toplevel.cpp:147]   --->   Operation 617 'load' 'open_set_heap_f_score_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 58 <SV = 51> <Delay = 2.42>
ST_58 : Operation 618 [1/1] (2.32ns)   --->   "%store_ln129 = store i11 0, i4 %moves_node_f_score_V_addr_12" [assessment/toplevel.cpp:129]   --->   Operation 618 'store' 'store_ln129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_58 : Operation 619 [1/1] (2.32ns)   --->   "%store_ln130 = store i11 0, i4 %moves_node_g_score_V_addr_12" [assessment/toplevel.cpp:130]   --->   Operation 619 'store' 'store_ln130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_58 : Operation 620 [1/1] (2.32ns)   --->   "%store_ln131 = store i9 0, i4 %moves_node_x_V_addr_12" [assessment/toplevel.cpp:131]   --->   Operation 620 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_58 : Operation 621 [1/1] (2.32ns)   --->   "%store_ln132 = store i9 0, i4 %moves_node_y_V_addr_12" [assessment/toplevel.cpp:132]   --->   Operation 621 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_58 : Operation 622 [1/1] (2.32ns)   --->   "%store_ln133 = store i13 0, i4 %moves_target_addr_12" [assessment/toplevel.cpp:133]   --->   Operation 622 'store' 'store_ln133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_58 : Operation 623 [1/1] (2.32ns)   --->   "%store_ln129 = store i11 0, i4 %moves_node_f_score_V_addr_13" [assessment/toplevel.cpp:129]   --->   Operation 623 'store' 'store_ln129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_58 : Operation 624 [1/1] (2.32ns)   --->   "%store_ln130 = store i11 0, i4 %moves_node_g_score_V_addr_13" [assessment/toplevel.cpp:130]   --->   Operation 624 'store' 'store_ln130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_58 : Operation 625 [1/1] (2.32ns)   --->   "%store_ln131 = store i9 0, i4 %moves_node_x_V_addr_13" [assessment/toplevel.cpp:131]   --->   Operation 625 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_58 : Operation 626 [1/1] (2.32ns)   --->   "%store_ln132 = store i9 0, i4 %moves_node_y_V_addr_13" [assessment/toplevel.cpp:132]   --->   Operation 626 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_58 : Operation 627 [1/1] (2.32ns)   --->   "%store_ln133 = store i13 0, i4 %moves_target_addr_13" [assessment/toplevel.cpp:133]   --->   Operation 627 'store' 'store_ln133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_58 : Operation 628 [1/1] (2.42ns)   --->   "%icmp_ln147 = icmp_ugt  i16 %add_ln262, i16 2" [assessment/toplevel.cpp:147]   --->   Operation 628 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 629 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_1 = load i11 2" [assessment/toplevel.cpp:147]   --->   Operation 629 'load' 'open_set_heap_f_score_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 59 <SV = 52> <Delay = 6.30>
ST_59 : Operation 630 [1/1] (2.32ns)   --->   "%store_ln129 = store i11 0, i4 %moves_node_f_score_V_addr_14" [assessment/toplevel.cpp:129]   --->   Operation 630 'store' 'store_ln129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_59 : Operation 631 [1/1] (2.32ns)   --->   "%store_ln130 = store i11 0, i4 %moves_node_g_score_V_addr_14" [assessment/toplevel.cpp:130]   --->   Operation 631 'store' 'store_ln130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_59 : Operation 632 [1/1] (2.32ns)   --->   "%store_ln131 = store i9 0, i4 %moves_node_x_V_addr_14" [assessment/toplevel.cpp:131]   --->   Operation 632 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_59 : Operation 633 [1/1] (2.32ns)   --->   "%store_ln132 = store i9 0, i4 %moves_node_y_V_addr_14" [assessment/toplevel.cpp:132]   --->   Operation 633 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_59 : Operation 634 [1/1] (2.32ns)   --->   "%store_ln133 = store i13 0, i4 %moves_target_addr_14" [assessment/toplevel.cpp:133]   --->   Operation 634 'store' 'store_ln133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_59 : Operation 635 [1/1] (2.32ns)   --->   "%store_ln129 = store i11 0, i4 %moves_node_f_score_V_addr_15" [assessment/toplevel.cpp:129]   --->   Operation 635 'store' 'store_ln129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_59 : Operation 636 [1/1] (2.32ns)   --->   "%store_ln130 = store i11 0, i4 %moves_node_g_score_V_addr_15" [assessment/toplevel.cpp:130]   --->   Operation 636 'store' 'store_ln130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_59 : Operation 637 [1/1] (2.32ns)   --->   "%store_ln131 = store i9 0, i4 %moves_node_x_V_addr_15" [assessment/toplevel.cpp:131]   --->   Operation 637 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_59 : Operation 638 [1/1] (2.32ns)   --->   "%store_ln132 = store i9 0, i4 %moves_node_y_V_addr_15" [assessment/toplevel.cpp:132]   --->   Operation 638 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_59 : Operation 639 [1/1] (2.32ns)   --->   "%store_ln133 = store i13 0, i4 %moves_target_addr_15" [assessment/toplevel.cpp:133]   --->   Operation 639 'store' 'store_ln133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_59 : Operation 640 [1/1] (0.69ns)   --->   "%select_ln147 = select i1 %icmp_ln147, i11 %open_set_heap_f_score_V_load_1, i11 2047" [assessment/toplevel.cpp:147]   --->   Operation 640 'select' 'select_ln147' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 641 [1/1] (1.88ns)   --->   "%icmp_ln878 = icmp_ult  i11 %node_f_score_V_1, i11 %open_set_heap_f_score_V_load"   --->   Operation 641 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 642 [1/1] (1.88ns)   --->   "%icmp_ln878_1 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln147"   --->   Operation 642 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 643 [1/1] (0.97ns)   --->   "%and_ln150 = and i1 %icmp_ln878, i1 %icmp_ln878_1" [assessment/toplevel.cpp:150]   --->   Operation 643 'and' 'and_ln150' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 644 [1/1] (2.75ns)   --->   "%br_ln150 = br i1 %and_ln150, void, void %.loopexit" [assessment/toplevel.cpp:150]   --->   Operation 644 'br' 'br_ln150' <Predicate = true> <Delay = 2.75>
ST_59 : Operation 645 [1/1] (1.88ns)   --->   "%icmp_ln878_2 = icmp_ult  i11 %open_set_heap_f_score_V_load, i11 %select_ln147"   --->   Operation 645 'icmp' 'icmp_ln878_2' <Predicate = (!and_ln150)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 646 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln878_2, void, void" [assessment/toplevel.cpp:155]   --->   Operation 646 'br' 'br_ln155' <Predicate = (!and_ln150)> <Delay = 0.00>
ST_59 : Operation 647 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_1 = load i11 2" [assessment/toplevel.cpp:115]   --->   Operation 647 'load' 'open_set_heap_g_score_V_load_1' <Predicate = (!and_ln150 & !icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_59 : Operation 648 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_1 = load i9 2" [assessment/toplevel.cpp:116]   --->   Operation 648 'load' 'open_set_heap_x_V_load_1' <Predicate = (!and_ln150 & !icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_59 : Operation 649 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_1 = load i9 2" [assessment/toplevel.cpp:117]   --->   Operation 649 'load' 'open_set_heap_y_V_load_1' <Predicate = (!and_ln150 & !icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_59 : Operation 650 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load = load i11 1" [assessment/toplevel.cpp:115]   --->   Operation 650 'load' 'open_set_heap_g_score_V_load' <Predicate = (!and_ln150 & icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_59 : Operation 651 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load = load i9 1" [assessment/toplevel.cpp:116]   --->   Operation 651 'load' 'open_set_heap_x_V_load' <Predicate = (!and_ln150 & icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_59 : Operation 652 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load = load i9 1" [assessment/toplevel.cpp:117]   --->   Operation 652 'load' 'open_set_heap_y_V_load' <Predicate = (!and_ln150 & icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 60 <SV = 53> <Delay = 4.64>
ST_60 : Operation 653 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_1, i4 %moves_node_f_score_V_addr" [assessment/toplevel.cpp:114]   --->   Operation 653 'store' 'store_ln114' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_60 : Operation 654 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_1 = load i11 2" [assessment/toplevel.cpp:115]   --->   Operation 654 'load' 'open_set_heap_g_score_V_load_1' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_60 : Operation 655 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_1, i4 %moves_node_g_score_V_addr" [assessment/toplevel.cpp:115]   --->   Operation 655 'store' 'store_ln115' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_60 : Operation 656 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_1 = load i9 2" [assessment/toplevel.cpp:116]   --->   Operation 656 'load' 'open_set_heap_x_V_load_1' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_60 : Operation 657 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_1, i4 %moves_node_x_V_addr" [assessment/toplevel.cpp:116]   --->   Operation 657 'store' 'store_ln116' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_60 : Operation 658 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_1 = load i9 2" [assessment/toplevel.cpp:117]   --->   Operation 658 'load' 'open_set_heap_y_V_load_1' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_60 : Operation 659 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.1_ifconv"   --->   Operation 659 'br' 'br_ln0' <Predicate = (!icmp_ln878_2)> <Delay = 1.58>
ST_60 : Operation 660 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load, i4 %moves_node_f_score_V_addr" [assessment/toplevel.cpp:114]   --->   Operation 660 'store' 'store_ln114' <Predicate = (icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_60 : Operation 661 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load = load i11 1" [assessment/toplevel.cpp:115]   --->   Operation 661 'load' 'open_set_heap_g_score_V_load' <Predicate = (icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_60 : Operation 662 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load, i4 %moves_node_g_score_V_addr" [assessment/toplevel.cpp:115]   --->   Operation 662 'store' 'store_ln115' <Predicate = (icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_60 : Operation 663 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load = load i9 1" [assessment/toplevel.cpp:116]   --->   Operation 663 'load' 'open_set_heap_x_V_load' <Predicate = (icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_60 : Operation 664 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load, i4 %moves_node_x_V_addr" [assessment/toplevel.cpp:116]   --->   Operation 664 'store' 'store_ln116' <Predicate = (icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_60 : Operation 665 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load = load i9 1" [assessment/toplevel.cpp:117]   --->   Operation 665 'load' 'open_set_heap_y_V_load' <Predicate = (icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_60 : Operation 666 [1/1] (1.58ns)   --->   "%br_ln161 = br void %.preheader.1_ifconv" [assessment/toplevel.cpp:161]   --->   Operation 666 'br' 'br_ln161' <Predicate = (icmp_ln878_2)> <Delay = 1.58>
ST_60 : Operation 667 [1/1] (0.00ns)   --->   "%current_3_0 = phi i2 1, void, i2 2, void"   --->   Operation 667 'phi' 'current_3_0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 668 [1/1] (2.32ns)   --->   "%store_ln158 = store i13 0, i4 %moves_target_addr" [assessment/toplevel.cpp:158]   --->   Operation 668 'store' 'store_ln158' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_60 : Operation 669 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %current_3_0, i1 0" [assessment/toplevel.cpp:141]   --->   Operation 669 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 670 [1/1] (0.00ns)   --->   "%or_ln141 = or i3 %shl_ln, i3 1" [assessment/toplevel.cpp:141]   --->   Operation 670 'or' 'or_ln141' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 671 [1/1] (1.65ns)   --->   "%add_ln142 = add i3 %shl_ln, i3 2" [assessment/toplevel.cpp:142]   --->   Operation 671 'add' 'add_ln142' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i3 %or_ln141" [assessment/toplevel.cpp:146]   --->   Operation 672 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 673 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_1 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln146" [assessment/toplevel.cpp:146]   --->   Operation 673 'getelementptr' 'open_set_heap_f_score_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 674 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_7 = load i13 %open_set_heap_f_score_V_addr_1" [assessment/toplevel.cpp:146]   --->   Operation 674 'load' 'open_set_heap_f_score_V_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 61 <SV = 54> <Delay = 2.32>
ST_61 : Operation 675 [1/1] (0.00ns)   --->   "%storemerge7_0 = phi i9 %open_set_heap_y_V_load, void, i9 %open_set_heap_y_V_load_1, void" [assessment/toplevel.cpp:117]   --->   Operation 675 'phi' 'storemerge7_0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 676 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %storemerge7_0, i4 %moves_node_y_V_addr" [assessment/toplevel.cpp:117]   --->   Operation 676 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_61 : Operation 677 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_7 = load i13 %open_set_heap_f_score_V_addr_1" [assessment/toplevel.cpp:146]   --->   Operation 677 'load' 'open_set_heap_f_score_V_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_61 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i3 %add_ln142" [assessment/toplevel.cpp:147]   --->   Operation 678 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 679 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_2 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln147" [assessment/toplevel.cpp:147]   --->   Operation 679 'getelementptr' 'open_set_heap_f_score_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 680 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_8 = load i13 %open_set_heap_f_score_V_addr_2" [assessment/toplevel.cpp:147]   --->   Operation 680 'load' 'open_set_heap_f_score_V_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 62 <SV = 55> <Delay = 2.42>
ST_62 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i3 %or_ln141" [assessment/toplevel.cpp:142]   --->   Operation 681 'zext' 'zext_ln142' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln146_15 = zext i3 %add_ln142" [assessment/toplevel.cpp:146]   --->   Operation 682 'zext' 'zext_ln146_15' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 683 [1/1] (2.42ns)   --->   "%icmp_ln146 = icmp_ult  i16 %zext_ln142, i16 %add_ln262" [assessment/toplevel.cpp:146]   --->   Operation 683 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 684 [1/1] (2.42ns)   --->   "%icmp_ln147_1 = icmp_ult  i16 %zext_ln146_15, i16 %add_ln262" [assessment/toplevel.cpp:147]   --->   Operation 684 'icmp' 'icmp_ln147_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 685 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_8 = load i13 %open_set_heap_f_score_V_addr_2" [assessment/toplevel.cpp:147]   --->   Operation 685 'load' 'open_set_heap_f_score_V_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 63 <SV = 56> <Delay = 6.30>
ST_63 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i2 %current_3_0" [assessment/toplevel.cpp:117]   --->   Operation 686 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 687 [1/1] (0.69ns)   --->   "%select_ln146 = select i1 %icmp_ln146, i11 %open_set_heap_f_score_V_load_7, i11 2047" [assessment/toplevel.cpp:146]   --->   Operation 687 'select' 'select_ln146' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 688 [1/1] (0.69ns)   --->   "%select_ln147_1 = select i1 %icmp_ln147_1, i11 %open_set_heap_f_score_V_load_8, i11 2047" [assessment/toplevel.cpp:147]   --->   Operation 688 'select' 'select_ln147_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 689 [1/1] (1.88ns)   --->   "%icmp_ln878_16 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln146"   --->   Operation 689 'icmp' 'icmp_ln878_16' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 690 [1/1] (1.88ns)   --->   "%icmp_ln878_17 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln147_1"   --->   Operation 690 'icmp' 'icmp_ln878_17' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 691 [1/1] (0.97ns)   --->   "%and_ln150_1 = and i1 %icmp_ln878_16, i1 %icmp_ln878_17" [assessment/toplevel.cpp:150]   --->   Operation 691 'and' 'and_ln150_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 692 [1/1] (2.75ns)   --->   "%br_ln150 = br i1 %and_ln150_1, void, void %.loopexit" [assessment/toplevel.cpp:150]   --->   Operation 692 'br' 'br_ln150' <Predicate = true> <Delay = 2.75>
ST_63 : Operation 693 [1/1] (1.88ns)   --->   "%icmp_ln878_18 = icmp_ult  i11 %select_ln146, i11 %select_ln147_1"   --->   Operation 693 'icmp' 'icmp_ln878_18' <Predicate = (!and_ln150_1)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 694 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln878_18, void, void" [assessment/toplevel.cpp:155]   --->   Operation 694 'br' 'br_ln155' <Predicate = (!and_ln150_1)> <Delay = 0.00>
ST_63 : Operation 695 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_8, i4 %moves_node_f_score_V_addr_1" [assessment/toplevel.cpp:114]   --->   Operation 695 'store' 'store_ln114' <Predicate = (!and_ln150_1 & !icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_63 : Operation 696 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_2 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln147" [assessment/toplevel.cpp:115]   --->   Operation 696 'getelementptr' 'open_set_heap_g_score_V_addr_2' <Predicate = (!and_ln150_1 & !icmp_ln878_18)> <Delay = 0.00>
ST_63 : Operation 697 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_17 = load i13 %open_set_heap_g_score_V_addr_2" [assessment/toplevel.cpp:115]   --->   Operation 697 'load' 'open_set_heap_g_score_V_load_17' <Predicate = (!and_ln150_1 & !icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_63 : Operation 698 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_2 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln147" [assessment/toplevel.cpp:116]   --->   Operation 698 'getelementptr' 'open_set_heap_x_V_addr_2' <Predicate = (!and_ln150_1 & !icmp_ln878_18)> <Delay = 0.00>
ST_63 : Operation 699 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_17 = load i13 %open_set_heap_x_V_addr_2" [assessment/toplevel.cpp:116]   --->   Operation 699 'load' 'open_set_heap_x_V_load_17' <Predicate = (!and_ln150_1 & !icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_63 : Operation 700 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_2 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln147" [assessment/toplevel.cpp:117]   --->   Operation 700 'getelementptr' 'open_set_heap_y_V_addr_2' <Predicate = (!and_ln150_1 & !icmp_ln878_18)> <Delay = 0.00>
ST_63 : Operation 701 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_17 = load i13 %open_set_heap_y_V_addr_2" [assessment/toplevel.cpp:117]   --->   Operation 701 'load' 'open_set_heap_y_V_load_17' <Predicate = (!and_ln150_1 & !icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_63 : Operation 702 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_7, i4 %moves_node_f_score_V_addr_1" [assessment/toplevel.cpp:114]   --->   Operation 702 'store' 'store_ln114' <Predicate = (!and_ln150_1 & icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_63 : Operation 703 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_1 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln146" [assessment/toplevel.cpp:115]   --->   Operation 703 'getelementptr' 'open_set_heap_g_score_V_addr_1' <Predicate = (!and_ln150_1 & icmp_ln878_18)> <Delay = 0.00>
ST_63 : Operation 704 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_16 = load i13 %open_set_heap_g_score_V_addr_1" [assessment/toplevel.cpp:115]   --->   Operation 704 'load' 'open_set_heap_g_score_V_load_16' <Predicate = (!and_ln150_1 & icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_63 : Operation 705 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_1 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln146" [assessment/toplevel.cpp:116]   --->   Operation 705 'getelementptr' 'open_set_heap_x_V_addr_1' <Predicate = (!and_ln150_1 & icmp_ln878_18)> <Delay = 0.00>
ST_63 : Operation 706 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_16 = load i13 %open_set_heap_x_V_addr_1" [assessment/toplevel.cpp:116]   --->   Operation 706 'load' 'open_set_heap_x_V_load_16' <Predicate = (!and_ln150_1 & icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_63 : Operation 707 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_1 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln146" [assessment/toplevel.cpp:117]   --->   Operation 707 'getelementptr' 'open_set_heap_y_V_addr_1' <Predicate = (!and_ln150_1 & icmp_ln878_18)> <Delay = 0.00>
ST_63 : Operation 708 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_16 = load i13 %open_set_heap_y_V_addr_1" [assessment/toplevel.cpp:117]   --->   Operation 708 'load' 'open_set_heap_y_V_load_16' <Predicate = (!and_ln150_1 & icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 64 <SV = 57> <Delay = 4.64>
ST_64 : Operation 709 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_17 = load i13 %open_set_heap_g_score_V_addr_2" [assessment/toplevel.cpp:115]   --->   Operation 709 'load' 'open_set_heap_g_score_V_load_17' <Predicate = (!icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_64 : Operation 710 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_17, i4 %moves_node_g_score_V_addr_1" [assessment/toplevel.cpp:115]   --->   Operation 710 'store' 'store_ln115' <Predicate = (!icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_64 : Operation 711 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_17 = load i13 %open_set_heap_x_V_addr_2" [assessment/toplevel.cpp:116]   --->   Operation 711 'load' 'open_set_heap_x_V_load_17' <Predicate = (!icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_64 : Operation 712 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_17, i4 %moves_node_x_V_addr_1" [assessment/toplevel.cpp:116]   --->   Operation 712 'store' 'store_ln116' <Predicate = (!icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_64 : Operation 713 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_17 = load i13 %open_set_heap_y_V_addr_2" [assessment/toplevel.cpp:117]   --->   Operation 713 'load' 'open_set_heap_y_V_load_17' <Predicate = (!icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_64 : Operation 714 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.2_ifconv"   --->   Operation 714 'br' 'br_ln0' <Predicate = (!icmp_ln878_18)> <Delay = 1.58>
ST_64 : Operation 715 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_16 = load i13 %open_set_heap_g_score_V_addr_1" [assessment/toplevel.cpp:115]   --->   Operation 715 'load' 'open_set_heap_g_score_V_load_16' <Predicate = (icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_64 : Operation 716 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_16, i4 %moves_node_g_score_V_addr_1" [assessment/toplevel.cpp:115]   --->   Operation 716 'store' 'store_ln115' <Predicate = (icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_64 : Operation 717 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_16 = load i13 %open_set_heap_x_V_addr_1" [assessment/toplevel.cpp:116]   --->   Operation 717 'load' 'open_set_heap_x_V_load_16' <Predicate = (icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_64 : Operation 718 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_16, i4 %moves_node_x_V_addr_1" [assessment/toplevel.cpp:116]   --->   Operation 718 'store' 'store_ln116' <Predicate = (icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_64 : Operation 719 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_16 = load i13 %open_set_heap_y_V_addr_1" [assessment/toplevel.cpp:117]   --->   Operation 719 'load' 'open_set_heap_y_V_load_16' <Predicate = (icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_64 : Operation 720 [1/1] (1.58ns)   --->   "%br_ln161 = br void %.preheader.2_ifconv" [assessment/toplevel.cpp:161]   --->   Operation 720 'br' 'br_ln161' <Predicate = (icmp_ln878_18)> <Delay = 1.58>
ST_64 : Operation 721 [1/1] (0.00ns)   --->   "%current_3_1 = phi i3 %or_ln141, void, i3 %add_ln142, void" [assessment/toplevel.cpp:141]   --->   Operation 721 'phi' 'current_3_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 722 [1/1] (2.32ns)   --->   "%store_ln158 = store i13 %zext_ln117, i4 %moves_target_addr_1" [assessment/toplevel.cpp:158]   --->   Operation 722 'store' 'store_ln158' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_64 : Operation 723 [1/1] (0.00ns)   --->   "%shl_ln141_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %current_3_1, i1 0" [assessment/toplevel.cpp:141]   --->   Operation 723 'bitconcatenate' 'shl_ln141_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 724 [1/1] (0.00ns)   --->   "%or_ln141_1 = or i4 %shl_ln141_1, i4 1" [assessment/toplevel.cpp:141]   --->   Operation 724 'or' 'or_ln141_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln146_1 = zext i4 %or_ln141_1" [assessment/toplevel.cpp:146]   --->   Operation 725 'zext' 'zext_ln146_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 726 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_3 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln146_1" [assessment/toplevel.cpp:146]   --->   Operation 726 'getelementptr' 'open_set_heap_f_score_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 727 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_9 = load i13 %open_set_heap_f_score_V_addr_3" [assessment/toplevel.cpp:146]   --->   Operation 727 'load' 'open_set_heap_f_score_V_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 65 <SV = 58> <Delay = 4.05>
ST_65 : Operation 728 [1/1] (0.00ns)   --->   "%storemerge7_1 = phi i9 %open_set_heap_y_V_load_16, void, i9 %open_set_heap_y_V_load_17, void" [assessment/toplevel.cpp:117]   --->   Operation 728 'phi' 'storemerge7_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 729 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %storemerge7_1, i4 %moves_node_y_V_addr_1" [assessment/toplevel.cpp:117]   --->   Operation 729 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_65 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i4 %shl_ln141_1" [assessment/toplevel.cpp:141]   --->   Operation 730 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 731 [1/1] (1.73ns)   --->   "%add_ln142_1 = add i5 %zext_ln141, i5 2" [assessment/toplevel.cpp:142]   --->   Operation 731 'add' 'add_ln142_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 732 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_9 = load i13 %open_set_heap_f_score_V_addr_3" [assessment/toplevel.cpp:146]   --->   Operation 732 'load' 'open_set_heap_f_score_V_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_65 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln147_1 = zext i5 %add_ln142_1" [assessment/toplevel.cpp:147]   --->   Operation 733 'zext' 'zext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 734 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_4 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln147_1" [assessment/toplevel.cpp:147]   --->   Operation 734 'getelementptr' 'open_set_heap_f_score_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 735 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_10 = load i13 %open_set_heap_f_score_V_addr_4" [assessment/toplevel.cpp:147]   --->   Operation 735 'load' 'open_set_heap_f_score_V_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 66 <SV = 59> <Delay = 2.42>
ST_66 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i4 %or_ln141_1" [assessment/toplevel.cpp:142]   --->   Operation 736 'zext' 'zext_ln142_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln146_16 = zext i5 %add_ln142_1" [assessment/toplevel.cpp:146]   --->   Operation 737 'zext' 'zext_ln146_16' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 738 [1/1] (2.42ns)   --->   "%icmp_ln146_1 = icmp_ult  i16 %zext_ln142_1, i16 %add_ln262" [assessment/toplevel.cpp:146]   --->   Operation 738 'icmp' 'icmp_ln146_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 739 [1/1] (2.42ns)   --->   "%icmp_ln147_2 = icmp_ult  i16 %zext_ln146_16, i16 %add_ln262" [assessment/toplevel.cpp:147]   --->   Operation 739 'icmp' 'icmp_ln147_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 740 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_10 = load i13 %open_set_heap_f_score_V_addr_4" [assessment/toplevel.cpp:147]   --->   Operation 740 'load' 'open_set_heap_f_score_V_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 67 <SV = 60> <Delay = 6.30>
ST_67 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i3 %current_3_1" [assessment/toplevel.cpp:117]   --->   Operation 741 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln142_2 = zext i4 %or_ln141_1" [assessment/toplevel.cpp:142]   --->   Operation 742 'zext' 'zext_ln142_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 743 [1/1] (0.69ns)   --->   "%select_ln146_1 = select i1 %icmp_ln146_1, i11 %open_set_heap_f_score_V_load_9, i11 2047" [assessment/toplevel.cpp:146]   --->   Operation 743 'select' 'select_ln146_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 744 [1/1] (0.69ns)   --->   "%select_ln147_2 = select i1 %icmp_ln147_2, i11 %open_set_heap_f_score_V_load_10, i11 2047" [assessment/toplevel.cpp:147]   --->   Operation 744 'select' 'select_ln147_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 745 [1/1] (1.88ns)   --->   "%icmp_ln878_19 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln146_1"   --->   Operation 745 'icmp' 'icmp_ln878_19' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 746 [1/1] (1.88ns)   --->   "%icmp_ln878_20 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln147_2"   --->   Operation 746 'icmp' 'icmp_ln878_20' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 747 [1/1] (0.97ns)   --->   "%and_ln150_2 = and i1 %icmp_ln878_19, i1 %icmp_ln878_20" [assessment/toplevel.cpp:150]   --->   Operation 747 'and' 'and_ln150_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 748 [1/1] (2.75ns)   --->   "%br_ln150 = br i1 %and_ln150_2, void, void %.loopexit" [assessment/toplevel.cpp:150]   --->   Operation 748 'br' 'br_ln150' <Predicate = true> <Delay = 2.75>
ST_67 : Operation 749 [1/1] (1.88ns)   --->   "%icmp_ln878_21 = icmp_ult  i11 %select_ln146_1, i11 %select_ln147_2"   --->   Operation 749 'icmp' 'icmp_ln878_21' <Predicate = (!and_ln150_2)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 750 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln878_21, void, void" [assessment/toplevel.cpp:155]   --->   Operation 750 'br' 'br_ln155' <Predicate = (!and_ln150_2)> <Delay = 0.00>
ST_67 : Operation 751 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_10, i4 %moves_node_f_score_V_addr_16" [assessment/toplevel.cpp:114]   --->   Operation 751 'store' 'store_ln114' <Predicate = (!and_ln150_2 & !icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_67 : Operation 752 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_18 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln147_1" [assessment/toplevel.cpp:115]   --->   Operation 752 'getelementptr' 'open_set_heap_g_score_V_addr_18' <Predicate = (!and_ln150_2 & !icmp_ln878_21)> <Delay = 0.00>
ST_67 : Operation 753 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_18 = load i13 %open_set_heap_g_score_V_addr_18" [assessment/toplevel.cpp:115]   --->   Operation 753 'load' 'open_set_heap_g_score_V_load_18' <Predicate = (!and_ln150_2 & !icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_67 : Operation 754 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_18 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln147_1" [assessment/toplevel.cpp:116]   --->   Operation 754 'getelementptr' 'open_set_heap_x_V_addr_18' <Predicate = (!and_ln150_2 & !icmp_ln878_21)> <Delay = 0.00>
ST_67 : Operation 755 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_19 = load i13 %open_set_heap_x_V_addr_18" [assessment/toplevel.cpp:116]   --->   Operation 755 'load' 'open_set_heap_x_V_load_19' <Predicate = (!and_ln150_2 & !icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_67 : Operation 756 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_18 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln147_1" [assessment/toplevel.cpp:117]   --->   Operation 756 'getelementptr' 'open_set_heap_y_V_addr_18' <Predicate = (!and_ln150_2 & !icmp_ln878_21)> <Delay = 0.00>
ST_67 : Operation 757 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_19 = load i13 %open_set_heap_y_V_addr_18" [assessment/toplevel.cpp:117]   --->   Operation 757 'load' 'open_set_heap_y_V_load_19' <Predicate = (!and_ln150_2 & !icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_67 : Operation 758 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_9, i4 %moves_node_f_score_V_addr_16" [assessment/toplevel.cpp:114]   --->   Operation 758 'store' 'store_ln114' <Predicate = (!and_ln150_2 & icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_67 : Operation 759 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_17 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln146_1" [assessment/toplevel.cpp:115]   --->   Operation 759 'getelementptr' 'open_set_heap_g_score_V_addr_17' <Predicate = (!and_ln150_2 & icmp_ln878_21)> <Delay = 0.00>
ST_67 : Operation 760 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_2 = load i13 %open_set_heap_g_score_V_addr_17" [assessment/toplevel.cpp:115]   --->   Operation 760 'load' 'open_set_heap_g_score_V_load_2' <Predicate = (!and_ln150_2 & icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_67 : Operation 761 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_17 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln146_1" [assessment/toplevel.cpp:116]   --->   Operation 761 'getelementptr' 'open_set_heap_x_V_addr_17' <Predicate = (!and_ln150_2 & icmp_ln878_21)> <Delay = 0.00>
ST_67 : Operation 762 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_18 = load i13 %open_set_heap_x_V_addr_17" [assessment/toplevel.cpp:116]   --->   Operation 762 'load' 'open_set_heap_x_V_load_18' <Predicate = (!and_ln150_2 & icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_67 : Operation 763 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_17 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln146_1" [assessment/toplevel.cpp:117]   --->   Operation 763 'getelementptr' 'open_set_heap_y_V_addr_17' <Predicate = (!and_ln150_2 & icmp_ln878_21)> <Delay = 0.00>
ST_67 : Operation 764 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_18 = load i13 %open_set_heap_y_V_addr_17" [assessment/toplevel.cpp:117]   --->   Operation 764 'load' 'open_set_heap_y_V_load_18' <Predicate = (!and_ln150_2 & icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 68 <SV = 61> <Delay = 4.64>
ST_68 : Operation 765 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_18 = load i13 %open_set_heap_g_score_V_addr_18" [assessment/toplevel.cpp:115]   --->   Operation 765 'load' 'open_set_heap_g_score_V_load_18' <Predicate = (!icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_68 : Operation 766 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_18, i4 %moves_node_g_score_V_addr_16" [assessment/toplevel.cpp:115]   --->   Operation 766 'store' 'store_ln115' <Predicate = (!icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_68 : Operation 767 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_19 = load i13 %open_set_heap_x_V_addr_18" [assessment/toplevel.cpp:116]   --->   Operation 767 'load' 'open_set_heap_x_V_load_19' <Predicate = (!icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_68 : Operation 768 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_19, i4 %moves_node_x_V_addr_16" [assessment/toplevel.cpp:116]   --->   Operation 768 'store' 'store_ln116' <Predicate = (!icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_68 : Operation 769 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_19 = load i13 %open_set_heap_y_V_addr_18" [assessment/toplevel.cpp:117]   --->   Operation 769 'load' 'open_set_heap_y_V_load_19' <Predicate = (!icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_68 : Operation 770 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.3_ifconv"   --->   Operation 770 'br' 'br_ln0' <Predicate = (!icmp_ln878_21)> <Delay = 1.58>
ST_68 : Operation 771 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_2 = load i13 %open_set_heap_g_score_V_addr_17" [assessment/toplevel.cpp:115]   --->   Operation 771 'load' 'open_set_heap_g_score_V_load_2' <Predicate = (icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_68 : Operation 772 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_2, i4 %moves_node_g_score_V_addr_16" [assessment/toplevel.cpp:115]   --->   Operation 772 'store' 'store_ln115' <Predicate = (icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_68 : Operation 773 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_18 = load i13 %open_set_heap_x_V_addr_17" [assessment/toplevel.cpp:116]   --->   Operation 773 'load' 'open_set_heap_x_V_load_18' <Predicate = (icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_68 : Operation 774 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_18, i4 %moves_node_x_V_addr_16" [assessment/toplevel.cpp:116]   --->   Operation 774 'store' 'store_ln116' <Predicate = (icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_68 : Operation 775 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_18 = load i13 %open_set_heap_y_V_addr_17" [assessment/toplevel.cpp:117]   --->   Operation 775 'load' 'open_set_heap_y_V_load_18' <Predicate = (icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_68 : Operation 776 [1/1] (1.58ns)   --->   "%br_ln161 = br void %.preheader.3_ifconv" [assessment/toplevel.cpp:161]   --->   Operation 776 'br' 'br_ln161' <Predicate = (icmp_ln878_21)> <Delay = 1.58>
ST_68 : Operation 777 [1/1] (0.00ns)   --->   "%current_3_2 = phi i5 %zext_ln142_2, void, i5 %add_ln142_1, void" [assessment/toplevel.cpp:142]   --->   Operation 777 'phi' 'current_3_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 778 [1/1] (2.32ns)   --->   "%store_ln158 = store i13 %zext_ln117_1, i4 %moves_target_addr_16" [assessment/toplevel.cpp:158]   --->   Operation 778 'store' 'store_ln158' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_68 : Operation 779 [1/1] (0.00ns)   --->   "%shl_ln141_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %current_3_2, i1 0" [assessment/toplevel.cpp:141]   --->   Operation 779 'bitconcatenate' 'shl_ln141_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 780 [1/1] (0.00ns)   --->   "%or_ln141_2 = or i6 %shl_ln141_2, i6 1" [assessment/toplevel.cpp:141]   --->   Operation 780 'or' 'or_ln141_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 781 [1/1] (1.82ns)   --->   "%add_ln142_2 = add i6 %shl_ln141_2, i6 2" [assessment/toplevel.cpp:142]   --->   Operation 781 'add' 'add_ln142_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln146_2 = zext i6 %or_ln141_2" [assessment/toplevel.cpp:146]   --->   Operation 782 'zext' 'zext_ln146_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 783 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_19 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln146_2" [assessment/toplevel.cpp:146]   --->   Operation 783 'getelementptr' 'open_set_heap_f_score_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 784 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_11 = load i13 %open_set_heap_f_score_V_addr_19" [assessment/toplevel.cpp:146]   --->   Operation 784 'load' 'open_set_heap_f_score_V_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 69 <SV = 62> <Delay = 2.32>
ST_69 : Operation 785 [1/1] (0.00ns)   --->   "%storemerge7_2 = phi i9 %open_set_heap_y_V_load_18, void, i9 %open_set_heap_y_V_load_19, void" [assessment/toplevel.cpp:117]   --->   Operation 785 'phi' 'storemerge7_2' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 786 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %storemerge7_2, i4 %moves_node_y_V_addr_16" [assessment/toplevel.cpp:117]   --->   Operation 786 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_69 : Operation 787 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_11 = load i13 %open_set_heap_f_score_V_addr_19" [assessment/toplevel.cpp:146]   --->   Operation 787 'load' 'open_set_heap_f_score_V_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_69 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln147_2 = zext i6 %add_ln142_2" [assessment/toplevel.cpp:147]   --->   Operation 788 'zext' 'zext_ln147_2' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 789 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_20 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln147_2" [assessment/toplevel.cpp:147]   --->   Operation 789 'getelementptr' 'open_set_heap_f_score_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 790 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_12 = load i13 %open_set_heap_f_score_V_addr_20" [assessment/toplevel.cpp:147]   --->   Operation 790 'load' 'open_set_heap_f_score_V_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 70 <SV = 63> <Delay = 2.42>
ST_70 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln142_3 = zext i6 %or_ln141_2" [assessment/toplevel.cpp:142]   --->   Operation 791 'zext' 'zext_ln142_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln146_17 = zext i6 %add_ln142_2" [assessment/toplevel.cpp:146]   --->   Operation 792 'zext' 'zext_ln146_17' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 793 [1/1] (2.42ns)   --->   "%icmp_ln146_2 = icmp_ult  i16 %zext_ln142_3, i16 %add_ln262" [assessment/toplevel.cpp:146]   --->   Operation 793 'icmp' 'icmp_ln146_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 794 [1/1] (2.42ns)   --->   "%icmp_ln147_3 = icmp_ult  i16 %zext_ln146_17, i16 %add_ln262" [assessment/toplevel.cpp:147]   --->   Operation 794 'icmp' 'icmp_ln147_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 795 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_12 = load i13 %open_set_heap_f_score_V_addr_20" [assessment/toplevel.cpp:147]   --->   Operation 795 'load' 'open_set_heap_f_score_V_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 71 <SV = 64> <Delay = 6.30>
ST_71 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i5 %current_3_2" [assessment/toplevel.cpp:117]   --->   Operation 796 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 797 [1/1] (0.69ns)   --->   "%select_ln146_2 = select i1 %icmp_ln146_2, i11 %open_set_heap_f_score_V_load_11, i11 2047" [assessment/toplevel.cpp:146]   --->   Operation 797 'select' 'select_ln146_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 798 [1/1] (0.69ns)   --->   "%select_ln147_3 = select i1 %icmp_ln147_3, i11 %open_set_heap_f_score_V_load_12, i11 2047" [assessment/toplevel.cpp:147]   --->   Operation 798 'select' 'select_ln147_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 799 [1/1] (1.88ns)   --->   "%icmp_ln878_22 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln146_2"   --->   Operation 799 'icmp' 'icmp_ln878_22' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 800 [1/1] (1.88ns)   --->   "%icmp_ln878_23 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln147_3"   --->   Operation 800 'icmp' 'icmp_ln878_23' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 801 [1/1] (0.97ns)   --->   "%and_ln150_3 = and i1 %icmp_ln878_22, i1 %icmp_ln878_23" [assessment/toplevel.cpp:150]   --->   Operation 801 'and' 'and_ln150_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 802 [1/1] (2.75ns)   --->   "%br_ln150 = br i1 %and_ln150_3, void, void %.loopexit" [assessment/toplevel.cpp:150]   --->   Operation 802 'br' 'br_ln150' <Predicate = true> <Delay = 2.75>
ST_71 : Operation 803 [1/1] (1.88ns)   --->   "%icmp_ln878_24 = icmp_ult  i11 %select_ln146_2, i11 %select_ln147_3"   --->   Operation 803 'icmp' 'icmp_ln878_24' <Predicate = (!and_ln150_3)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 804 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln878_24, void, void" [assessment/toplevel.cpp:155]   --->   Operation 804 'br' 'br_ln155' <Predicate = (!and_ln150_3)> <Delay = 0.00>
ST_71 : Operation 805 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_12, i4 %moves_node_f_score_V_addr_3" [assessment/toplevel.cpp:114]   --->   Operation 805 'store' 'store_ln114' <Predicate = (!and_ln150_3 & !icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_71 : Operation 806 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_20 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln147_2" [assessment/toplevel.cpp:115]   --->   Operation 806 'getelementptr' 'open_set_heap_g_score_V_addr_20' <Predicate = (!and_ln150_3 & !icmp_ln878_24)> <Delay = 0.00>
ST_71 : Operation 807 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_19 = load i13 %open_set_heap_g_score_V_addr_20" [assessment/toplevel.cpp:115]   --->   Operation 807 'load' 'open_set_heap_g_score_V_load_19' <Predicate = (!and_ln150_3 & !icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_71 : Operation 808 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_20 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln147_2" [assessment/toplevel.cpp:116]   --->   Operation 808 'getelementptr' 'open_set_heap_x_V_addr_20' <Predicate = (!and_ln150_3 & !icmp_ln878_24)> <Delay = 0.00>
ST_71 : Operation 809 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_21 = load i13 %open_set_heap_x_V_addr_20" [assessment/toplevel.cpp:116]   --->   Operation 809 'load' 'open_set_heap_x_V_load_21' <Predicate = (!and_ln150_3 & !icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_71 : Operation 810 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_20 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln147_2" [assessment/toplevel.cpp:117]   --->   Operation 810 'getelementptr' 'open_set_heap_y_V_addr_20' <Predicate = (!and_ln150_3 & !icmp_ln878_24)> <Delay = 0.00>
ST_71 : Operation 811 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_21 = load i13 %open_set_heap_y_V_addr_20" [assessment/toplevel.cpp:117]   --->   Operation 811 'load' 'open_set_heap_y_V_load_21' <Predicate = (!and_ln150_3 & !icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_71 : Operation 812 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_11, i4 %moves_node_f_score_V_addr_3" [assessment/toplevel.cpp:114]   --->   Operation 812 'store' 'store_ln114' <Predicate = (!and_ln150_3 & icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_71 : Operation 813 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_19 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln146_2" [assessment/toplevel.cpp:115]   --->   Operation 813 'getelementptr' 'open_set_heap_g_score_V_addr_19' <Predicate = (!and_ln150_3 & icmp_ln878_24)> <Delay = 0.00>
ST_71 : Operation 814 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_3 = load i13 %open_set_heap_g_score_V_addr_19" [assessment/toplevel.cpp:115]   --->   Operation 814 'load' 'open_set_heap_g_score_V_load_3' <Predicate = (!and_ln150_3 & icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_71 : Operation 815 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_19 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln146_2" [assessment/toplevel.cpp:116]   --->   Operation 815 'getelementptr' 'open_set_heap_x_V_addr_19' <Predicate = (!and_ln150_3 & icmp_ln878_24)> <Delay = 0.00>
ST_71 : Operation 816 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_20 = load i13 %open_set_heap_x_V_addr_19" [assessment/toplevel.cpp:116]   --->   Operation 816 'load' 'open_set_heap_x_V_load_20' <Predicate = (!and_ln150_3 & icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_71 : Operation 817 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_19 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln146_2" [assessment/toplevel.cpp:117]   --->   Operation 817 'getelementptr' 'open_set_heap_y_V_addr_19' <Predicate = (!and_ln150_3 & icmp_ln878_24)> <Delay = 0.00>
ST_71 : Operation 818 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_20 = load i13 %open_set_heap_y_V_addr_19" [assessment/toplevel.cpp:117]   --->   Operation 818 'load' 'open_set_heap_y_V_load_20' <Predicate = (!and_ln150_3 & icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 72 <SV = 65> <Delay = 4.64>
ST_72 : Operation 819 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_19 = load i13 %open_set_heap_g_score_V_addr_20" [assessment/toplevel.cpp:115]   --->   Operation 819 'load' 'open_set_heap_g_score_V_load_19' <Predicate = (!icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_72 : Operation 820 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_19, i4 %moves_node_g_score_V_addr_3" [assessment/toplevel.cpp:115]   --->   Operation 820 'store' 'store_ln115' <Predicate = (!icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_72 : Operation 821 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_21 = load i13 %open_set_heap_x_V_addr_20" [assessment/toplevel.cpp:116]   --->   Operation 821 'load' 'open_set_heap_x_V_load_21' <Predicate = (!icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_72 : Operation 822 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_21, i4 %moves_node_x_V_addr_3" [assessment/toplevel.cpp:116]   --->   Operation 822 'store' 'store_ln116' <Predicate = (!icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_72 : Operation 823 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_21 = load i13 %open_set_heap_y_V_addr_20" [assessment/toplevel.cpp:117]   --->   Operation 823 'load' 'open_set_heap_y_V_load_21' <Predicate = (!icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_72 : Operation 824 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.4_ifconv"   --->   Operation 824 'br' 'br_ln0' <Predicate = (!icmp_ln878_24)> <Delay = 1.58>
ST_72 : Operation 825 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_3 = load i13 %open_set_heap_g_score_V_addr_19" [assessment/toplevel.cpp:115]   --->   Operation 825 'load' 'open_set_heap_g_score_V_load_3' <Predicate = (icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_72 : Operation 826 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_3, i4 %moves_node_g_score_V_addr_3" [assessment/toplevel.cpp:115]   --->   Operation 826 'store' 'store_ln115' <Predicate = (icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_72 : Operation 827 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_20 = load i13 %open_set_heap_x_V_addr_19" [assessment/toplevel.cpp:116]   --->   Operation 827 'load' 'open_set_heap_x_V_load_20' <Predicate = (icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_72 : Operation 828 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_20, i4 %moves_node_x_V_addr_3" [assessment/toplevel.cpp:116]   --->   Operation 828 'store' 'store_ln116' <Predicate = (icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_72 : Operation 829 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_20 = load i13 %open_set_heap_y_V_addr_19" [assessment/toplevel.cpp:117]   --->   Operation 829 'load' 'open_set_heap_y_V_load_20' <Predicate = (icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_72 : Operation 830 [1/1] (1.58ns)   --->   "%br_ln161 = br void %.preheader.4_ifconv" [assessment/toplevel.cpp:161]   --->   Operation 830 'br' 'br_ln161' <Predicate = (icmp_ln878_24)> <Delay = 1.58>
ST_72 : Operation 831 [1/1] (0.00ns)   --->   "%current_3_3 = phi i6 %or_ln141_2, void, i6 %add_ln142_2, void" [assessment/toplevel.cpp:141]   --->   Operation 831 'phi' 'current_3_3' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 832 [1/1] (2.32ns)   --->   "%store_ln158 = store i13 %zext_ln117_2, i4 %moves_target_addr_3" [assessment/toplevel.cpp:158]   --->   Operation 832 'store' 'store_ln158' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_72 : Operation 833 [1/1] (0.00ns)   --->   "%shl_ln141_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %current_3_3, i1 0" [assessment/toplevel.cpp:141]   --->   Operation 833 'bitconcatenate' 'shl_ln141_3' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 834 [1/1] (0.00ns)   --->   "%or_ln141_3 = or i7 %shl_ln141_3, i7 1" [assessment/toplevel.cpp:141]   --->   Operation 834 'or' 'or_ln141_3' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln146_3 = zext i7 %or_ln141_3" [assessment/toplevel.cpp:146]   --->   Operation 835 'zext' 'zext_ln146_3' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 836 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_21 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln146_3" [assessment/toplevel.cpp:146]   --->   Operation 836 'getelementptr' 'open_set_heap_f_score_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 837 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_13 = load i13 %open_set_heap_f_score_V_addr_21" [assessment/toplevel.cpp:146]   --->   Operation 837 'load' 'open_set_heap_f_score_V_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 73 <SV = 66> <Delay = 4.19>
ST_73 : Operation 838 [1/1] (0.00ns)   --->   "%storemerge7_3 = phi i9 %open_set_heap_y_V_load_20, void, i9 %open_set_heap_y_V_load_21, void" [assessment/toplevel.cpp:117]   --->   Operation 838 'phi' 'storemerge7_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 839 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %storemerge7_3, i4 %moves_node_y_V_addr_3" [assessment/toplevel.cpp:117]   --->   Operation 839 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_73 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i7 %shl_ln141_3" [assessment/toplevel.cpp:141]   --->   Operation 840 'zext' 'zext_ln141_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 841 [1/1] (1.87ns)   --->   "%add_ln142_3 = add i8 %zext_ln141_1, i8 2" [assessment/toplevel.cpp:142]   --->   Operation 841 'add' 'add_ln142_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 842 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_13 = load i13 %open_set_heap_f_score_V_addr_21" [assessment/toplevel.cpp:146]   --->   Operation 842 'load' 'open_set_heap_f_score_V_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_73 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln147_3 = zext i8 %add_ln142_3" [assessment/toplevel.cpp:147]   --->   Operation 843 'zext' 'zext_ln147_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 844 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_22 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln147_3" [assessment/toplevel.cpp:147]   --->   Operation 844 'getelementptr' 'open_set_heap_f_score_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 845 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_14 = load i13 %open_set_heap_f_score_V_addr_22" [assessment/toplevel.cpp:147]   --->   Operation 845 'load' 'open_set_heap_f_score_V_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 74 <SV = 67> <Delay = 2.42>
ST_74 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln142_4 = zext i7 %or_ln141_3" [assessment/toplevel.cpp:142]   --->   Operation 846 'zext' 'zext_ln142_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln146_18 = zext i8 %add_ln142_3" [assessment/toplevel.cpp:146]   --->   Operation 847 'zext' 'zext_ln146_18' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 848 [1/1] (2.42ns)   --->   "%icmp_ln146_3 = icmp_ult  i16 %zext_ln142_4, i16 %add_ln262" [assessment/toplevel.cpp:146]   --->   Operation 848 'icmp' 'icmp_ln146_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 849 [1/1] (2.42ns)   --->   "%icmp_ln147_4 = icmp_ult  i16 %zext_ln146_18, i16 %add_ln262" [assessment/toplevel.cpp:147]   --->   Operation 849 'icmp' 'icmp_ln147_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 850 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_14 = load i13 %open_set_heap_f_score_V_addr_22" [assessment/toplevel.cpp:147]   --->   Operation 850 'load' 'open_set_heap_f_score_V_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 75 <SV = 68> <Delay = 6.30>
ST_75 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln117_3 = zext i6 %current_3_3" [assessment/toplevel.cpp:117]   --->   Operation 851 'zext' 'zext_ln117_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln142_5 = zext i7 %or_ln141_3" [assessment/toplevel.cpp:142]   --->   Operation 852 'zext' 'zext_ln142_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 853 [1/1] (0.69ns)   --->   "%select_ln146_3 = select i1 %icmp_ln146_3, i11 %open_set_heap_f_score_V_load_13, i11 2047" [assessment/toplevel.cpp:146]   --->   Operation 853 'select' 'select_ln146_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 854 [1/1] (0.69ns)   --->   "%select_ln147_4 = select i1 %icmp_ln147_4, i11 %open_set_heap_f_score_V_load_14, i11 2047" [assessment/toplevel.cpp:147]   --->   Operation 854 'select' 'select_ln147_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 855 [1/1] (1.88ns)   --->   "%icmp_ln878_25 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln146_3"   --->   Operation 855 'icmp' 'icmp_ln878_25' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 856 [1/1] (1.88ns)   --->   "%icmp_ln878_26 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln147_4"   --->   Operation 856 'icmp' 'icmp_ln878_26' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 857 [1/1] (0.97ns)   --->   "%and_ln150_4 = and i1 %icmp_ln878_25, i1 %icmp_ln878_26" [assessment/toplevel.cpp:150]   --->   Operation 857 'and' 'and_ln150_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 858 [1/1] (2.75ns)   --->   "%br_ln150 = br i1 %and_ln150_4, void, void %.loopexit" [assessment/toplevel.cpp:150]   --->   Operation 858 'br' 'br_ln150' <Predicate = true> <Delay = 2.75>
ST_75 : Operation 859 [1/1] (1.88ns)   --->   "%icmp_ln878_27 = icmp_ult  i11 %select_ln146_3, i11 %select_ln147_4"   --->   Operation 859 'icmp' 'icmp_ln878_27' <Predicate = (!and_ln150_4)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 860 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln878_27, void, void" [assessment/toplevel.cpp:155]   --->   Operation 860 'br' 'br_ln155' <Predicate = (!and_ln150_4)> <Delay = 0.00>
ST_75 : Operation 861 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_14, i4 %moves_node_f_score_V_addr_4" [assessment/toplevel.cpp:114]   --->   Operation 861 'store' 'store_ln114' <Predicate = (!and_ln150_4 & !icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_75 : Operation 862 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_22 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln147_3" [assessment/toplevel.cpp:115]   --->   Operation 862 'getelementptr' 'open_set_heap_g_score_V_addr_22' <Predicate = (!and_ln150_4 & !icmp_ln878_27)> <Delay = 0.00>
ST_75 : Operation 863 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_20 = load i13 %open_set_heap_g_score_V_addr_22" [assessment/toplevel.cpp:115]   --->   Operation 863 'load' 'open_set_heap_g_score_V_load_20' <Predicate = (!and_ln150_4 & !icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_75 : Operation 864 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_22 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln147_3" [assessment/toplevel.cpp:116]   --->   Operation 864 'getelementptr' 'open_set_heap_x_V_addr_22' <Predicate = (!and_ln150_4 & !icmp_ln878_27)> <Delay = 0.00>
ST_75 : Operation 865 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_23 = load i13 %open_set_heap_x_V_addr_22" [assessment/toplevel.cpp:116]   --->   Operation 865 'load' 'open_set_heap_x_V_load_23' <Predicate = (!and_ln150_4 & !icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_75 : Operation 866 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_22 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln147_3" [assessment/toplevel.cpp:117]   --->   Operation 866 'getelementptr' 'open_set_heap_y_V_addr_22' <Predicate = (!and_ln150_4 & !icmp_ln878_27)> <Delay = 0.00>
ST_75 : Operation 867 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_23 = load i13 %open_set_heap_y_V_addr_22" [assessment/toplevel.cpp:117]   --->   Operation 867 'load' 'open_set_heap_y_V_load_23' <Predicate = (!and_ln150_4 & !icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_75 : Operation 868 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_13, i4 %moves_node_f_score_V_addr_4" [assessment/toplevel.cpp:114]   --->   Operation 868 'store' 'store_ln114' <Predicate = (!and_ln150_4 & icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_75 : Operation 869 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_21 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln146_3" [assessment/toplevel.cpp:115]   --->   Operation 869 'getelementptr' 'open_set_heap_g_score_V_addr_21' <Predicate = (!and_ln150_4 & icmp_ln878_27)> <Delay = 0.00>
ST_75 : Operation 870 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_4 = load i13 %open_set_heap_g_score_V_addr_21" [assessment/toplevel.cpp:115]   --->   Operation 870 'load' 'open_set_heap_g_score_V_load_4' <Predicate = (!and_ln150_4 & icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_75 : Operation 871 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_21 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln146_3" [assessment/toplevel.cpp:116]   --->   Operation 871 'getelementptr' 'open_set_heap_x_V_addr_21' <Predicate = (!and_ln150_4 & icmp_ln878_27)> <Delay = 0.00>
ST_75 : Operation 872 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_22 = load i13 %open_set_heap_x_V_addr_21" [assessment/toplevel.cpp:116]   --->   Operation 872 'load' 'open_set_heap_x_V_load_22' <Predicate = (!and_ln150_4 & icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_75 : Operation 873 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_21 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln146_3" [assessment/toplevel.cpp:117]   --->   Operation 873 'getelementptr' 'open_set_heap_y_V_addr_21' <Predicate = (!and_ln150_4 & icmp_ln878_27)> <Delay = 0.00>
ST_75 : Operation 874 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_22 = load i13 %open_set_heap_y_V_addr_21" [assessment/toplevel.cpp:117]   --->   Operation 874 'load' 'open_set_heap_y_V_load_22' <Predicate = (!and_ln150_4 & icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 76 <SV = 69> <Delay = 4.64>
ST_76 : Operation 875 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_20 = load i13 %open_set_heap_g_score_V_addr_22" [assessment/toplevel.cpp:115]   --->   Operation 875 'load' 'open_set_heap_g_score_V_load_20' <Predicate = (!icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_76 : Operation 876 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_20, i4 %moves_node_g_score_V_addr_4" [assessment/toplevel.cpp:115]   --->   Operation 876 'store' 'store_ln115' <Predicate = (!icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_76 : Operation 877 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_23 = load i13 %open_set_heap_x_V_addr_22" [assessment/toplevel.cpp:116]   --->   Operation 877 'load' 'open_set_heap_x_V_load_23' <Predicate = (!icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_76 : Operation 878 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_23, i4 %moves_node_x_V_addr_4" [assessment/toplevel.cpp:116]   --->   Operation 878 'store' 'store_ln116' <Predicate = (!icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_76 : Operation 879 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_23 = load i13 %open_set_heap_y_V_addr_22" [assessment/toplevel.cpp:117]   --->   Operation 879 'load' 'open_set_heap_y_V_load_23' <Predicate = (!icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_76 : Operation 880 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.5_ifconv"   --->   Operation 880 'br' 'br_ln0' <Predicate = (!icmp_ln878_27)> <Delay = 1.58>
ST_76 : Operation 881 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_4 = load i13 %open_set_heap_g_score_V_addr_21" [assessment/toplevel.cpp:115]   --->   Operation 881 'load' 'open_set_heap_g_score_V_load_4' <Predicate = (icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_76 : Operation 882 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_4, i4 %moves_node_g_score_V_addr_4" [assessment/toplevel.cpp:115]   --->   Operation 882 'store' 'store_ln115' <Predicate = (icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_76 : Operation 883 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_22 = load i13 %open_set_heap_x_V_addr_21" [assessment/toplevel.cpp:116]   --->   Operation 883 'load' 'open_set_heap_x_V_load_22' <Predicate = (icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_76 : Operation 884 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_22, i4 %moves_node_x_V_addr_4" [assessment/toplevel.cpp:116]   --->   Operation 884 'store' 'store_ln116' <Predicate = (icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_76 : Operation 885 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_22 = load i13 %open_set_heap_y_V_addr_21" [assessment/toplevel.cpp:117]   --->   Operation 885 'load' 'open_set_heap_y_V_load_22' <Predicate = (icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_76 : Operation 886 [1/1] (1.58ns)   --->   "%br_ln161 = br void %.preheader.5_ifconv" [assessment/toplevel.cpp:161]   --->   Operation 886 'br' 'br_ln161' <Predicate = (icmp_ln878_27)> <Delay = 1.58>
ST_76 : Operation 887 [1/1] (0.00ns)   --->   "%current_3_4 = phi i8 %zext_ln142_5, void, i8 %add_ln142_3, void" [assessment/toplevel.cpp:142]   --->   Operation 887 'phi' 'current_3_4' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 888 [1/1] (2.32ns)   --->   "%store_ln158 = store i13 %zext_ln117_3, i4 %moves_target_addr_4" [assessment/toplevel.cpp:158]   --->   Operation 888 'store' 'store_ln158' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_76 : Operation 889 [1/1] (0.00ns)   --->   "%shl_ln141_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %current_3_4, i1 0" [assessment/toplevel.cpp:141]   --->   Operation 889 'bitconcatenate' 'shl_ln141_4' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 890 [1/1] (0.00ns)   --->   "%or_ln141_4 = or i9 %shl_ln141_4, i9 1" [assessment/toplevel.cpp:141]   --->   Operation 890 'or' 'or_ln141_4' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln146_4 = zext i9 %or_ln141_4" [assessment/toplevel.cpp:146]   --->   Operation 891 'zext' 'zext_ln146_4' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 892 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_23 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln146_4" [assessment/toplevel.cpp:146]   --->   Operation 892 'getelementptr' 'open_set_heap_f_score_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 893 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_15 = load i13 %open_set_heap_f_score_V_addr_23" [assessment/toplevel.cpp:146]   --->   Operation 893 'load' 'open_set_heap_f_score_V_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 77 <SV = 70> <Delay = 4.14>
ST_77 : Operation 894 [1/1] (0.00ns)   --->   "%storemerge7_4 = phi i9 %open_set_heap_y_V_load_22, void, i9 %open_set_heap_y_V_load_23, void" [assessment/toplevel.cpp:117]   --->   Operation 894 'phi' 'storemerge7_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 895 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %storemerge7_4, i4 %moves_node_y_V_addr_4" [assessment/toplevel.cpp:117]   --->   Operation 895 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_77 : Operation 896 [1/1] (1.82ns)   --->   "%add_ln142_4 = add i9 %shl_ln141_4, i9 2" [assessment/toplevel.cpp:142]   --->   Operation 896 'add' 'add_ln142_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 897 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_15 = load i13 %open_set_heap_f_score_V_addr_23" [assessment/toplevel.cpp:146]   --->   Operation 897 'load' 'open_set_heap_f_score_V_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_77 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln147_4 = zext i9 %add_ln142_4" [assessment/toplevel.cpp:147]   --->   Operation 898 'zext' 'zext_ln147_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 899 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_24 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln147_4" [assessment/toplevel.cpp:147]   --->   Operation 899 'getelementptr' 'open_set_heap_f_score_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 900 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_16 = load i13 %open_set_heap_f_score_V_addr_24" [assessment/toplevel.cpp:147]   --->   Operation 900 'load' 'open_set_heap_f_score_V_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 78 <SV = 71> <Delay = 2.42>
ST_78 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln142_6 = zext i9 %or_ln141_4" [assessment/toplevel.cpp:142]   --->   Operation 901 'zext' 'zext_ln142_6' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln146_19 = zext i9 %add_ln142_4" [assessment/toplevel.cpp:146]   --->   Operation 902 'zext' 'zext_ln146_19' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 903 [1/1] (2.42ns)   --->   "%icmp_ln146_4 = icmp_ult  i16 %zext_ln142_6, i16 %add_ln262" [assessment/toplevel.cpp:146]   --->   Operation 903 'icmp' 'icmp_ln146_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 904 [1/1] (2.42ns)   --->   "%icmp_ln147_5 = icmp_ult  i16 %zext_ln146_19, i16 %add_ln262" [assessment/toplevel.cpp:147]   --->   Operation 904 'icmp' 'icmp_ln147_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 905 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_16 = load i13 %open_set_heap_f_score_V_addr_24" [assessment/toplevel.cpp:147]   --->   Operation 905 'load' 'open_set_heap_f_score_V_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 79 <SV = 72> <Delay = 6.30>
ST_79 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln117_4 = zext i8 %current_3_4" [assessment/toplevel.cpp:117]   --->   Operation 906 'zext' 'zext_ln117_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 907 [1/1] (0.69ns)   --->   "%select_ln146_4 = select i1 %icmp_ln146_4, i11 %open_set_heap_f_score_V_load_15, i11 2047" [assessment/toplevel.cpp:146]   --->   Operation 907 'select' 'select_ln146_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 908 [1/1] (0.69ns)   --->   "%select_ln147_5 = select i1 %icmp_ln147_5, i11 %open_set_heap_f_score_V_load_16, i11 2047" [assessment/toplevel.cpp:147]   --->   Operation 908 'select' 'select_ln147_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 909 [1/1] (1.88ns)   --->   "%icmp_ln878_28 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln146_4"   --->   Operation 909 'icmp' 'icmp_ln878_28' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 910 [1/1] (1.88ns)   --->   "%icmp_ln878_29 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln147_5"   --->   Operation 910 'icmp' 'icmp_ln878_29' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 911 [1/1] (0.97ns)   --->   "%and_ln150_5 = and i1 %icmp_ln878_28, i1 %icmp_ln878_29" [assessment/toplevel.cpp:150]   --->   Operation 911 'and' 'and_ln150_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 912 [1/1] (2.75ns)   --->   "%br_ln150 = br i1 %and_ln150_5, void, void %.loopexit" [assessment/toplevel.cpp:150]   --->   Operation 912 'br' 'br_ln150' <Predicate = true> <Delay = 2.75>
ST_79 : Operation 913 [1/1] (1.88ns)   --->   "%icmp_ln878_30 = icmp_ult  i11 %select_ln146_4, i11 %select_ln147_5"   --->   Operation 913 'icmp' 'icmp_ln878_30' <Predicate = (!and_ln150_5)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 914 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln878_30, void, void" [assessment/toplevel.cpp:155]   --->   Operation 914 'br' 'br_ln155' <Predicate = (!and_ln150_5)> <Delay = 0.00>
ST_79 : Operation 915 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_16, i4 %moves_node_f_score_V_addr_5" [assessment/toplevel.cpp:114]   --->   Operation 915 'store' 'store_ln114' <Predicate = (!and_ln150_5 & !icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_79 : Operation 916 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_24 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln147_4" [assessment/toplevel.cpp:115]   --->   Operation 916 'getelementptr' 'open_set_heap_g_score_V_addr_24' <Predicate = (!and_ln150_5 & !icmp_ln878_30)> <Delay = 0.00>
ST_79 : Operation 917 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_21 = load i13 %open_set_heap_g_score_V_addr_24" [assessment/toplevel.cpp:115]   --->   Operation 917 'load' 'open_set_heap_g_score_V_load_21' <Predicate = (!and_ln150_5 & !icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_79 : Operation 918 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_24 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln147_4" [assessment/toplevel.cpp:116]   --->   Operation 918 'getelementptr' 'open_set_heap_x_V_addr_24' <Predicate = (!and_ln150_5 & !icmp_ln878_30)> <Delay = 0.00>
ST_79 : Operation 919 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_25 = load i13 %open_set_heap_x_V_addr_24" [assessment/toplevel.cpp:116]   --->   Operation 919 'load' 'open_set_heap_x_V_load_25' <Predicate = (!and_ln150_5 & !icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_79 : Operation 920 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_24 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln147_4" [assessment/toplevel.cpp:117]   --->   Operation 920 'getelementptr' 'open_set_heap_y_V_addr_24' <Predicate = (!and_ln150_5 & !icmp_ln878_30)> <Delay = 0.00>
ST_79 : Operation 921 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_25 = load i13 %open_set_heap_y_V_addr_24" [assessment/toplevel.cpp:117]   --->   Operation 921 'load' 'open_set_heap_y_V_load_25' <Predicate = (!and_ln150_5 & !icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_79 : Operation 922 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_15, i4 %moves_node_f_score_V_addr_5" [assessment/toplevel.cpp:114]   --->   Operation 922 'store' 'store_ln114' <Predicate = (!and_ln150_5 & icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_79 : Operation 923 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_23 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln146_4" [assessment/toplevel.cpp:115]   --->   Operation 923 'getelementptr' 'open_set_heap_g_score_V_addr_23' <Predicate = (!and_ln150_5 & icmp_ln878_30)> <Delay = 0.00>
ST_79 : Operation 924 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_5 = load i13 %open_set_heap_g_score_V_addr_23" [assessment/toplevel.cpp:115]   --->   Operation 924 'load' 'open_set_heap_g_score_V_load_5' <Predicate = (!and_ln150_5 & icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_79 : Operation 925 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_23 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln146_4" [assessment/toplevel.cpp:116]   --->   Operation 925 'getelementptr' 'open_set_heap_x_V_addr_23' <Predicate = (!and_ln150_5 & icmp_ln878_30)> <Delay = 0.00>
ST_79 : Operation 926 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_24 = load i13 %open_set_heap_x_V_addr_23" [assessment/toplevel.cpp:116]   --->   Operation 926 'load' 'open_set_heap_x_V_load_24' <Predicate = (!and_ln150_5 & icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_79 : Operation 927 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_23 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln146_4" [assessment/toplevel.cpp:117]   --->   Operation 927 'getelementptr' 'open_set_heap_y_V_addr_23' <Predicate = (!and_ln150_5 & icmp_ln878_30)> <Delay = 0.00>
ST_79 : Operation 928 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_24 = load i13 %open_set_heap_y_V_addr_23" [assessment/toplevel.cpp:117]   --->   Operation 928 'load' 'open_set_heap_y_V_load_24' <Predicate = (!and_ln150_5 & icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 80 <SV = 73> <Delay = 4.64>
ST_80 : Operation 929 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_21 = load i13 %open_set_heap_g_score_V_addr_24" [assessment/toplevel.cpp:115]   --->   Operation 929 'load' 'open_set_heap_g_score_V_load_21' <Predicate = (!icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_80 : Operation 930 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_21, i4 %moves_node_g_score_V_addr_5" [assessment/toplevel.cpp:115]   --->   Operation 930 'store' 'store_ln115' <Predicate = (!icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_80 : Operation 931 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_25 = load i13 %open_set_heap_x_V_addr_24" [assessment/toplevel.cpp:116]   --->   Operation 931 'load' 'open_set_heap_x_V_load_25' <Predicate = (!icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_80 : Operation 932 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_25, i4 %moves_node_x_V_addr_5" [assessment/toplevel.cpp:116]   --->   Operation 932 'store' 'store_ln116' <Predicate = (!icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_80 : Operation 933 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_25 = load i13 %open_set_heap_y_V_addr_24" [assessment/toplevel.cpp:117]   --->   Operation 933 'load' 'open_set_heap_y_V_load_25' <Predicate = (!icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_80 : Operation 934 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.6_ifconv"   --->   Operation 934 'br' 'br_ln0' <Predicate = (!icmp_ln878_30)> <Delay = 1.58>
ST_80 : Operation 935 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_5 = load i13 %open_set_heap_g_score_V_addr_23" [assessment/toplevel.cpp:115]   --->   Operation 935 'load' 'open_set_heap_g_score_V_load_5' <Predicate = (icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_80 : Operation 936 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_5, i4 %moves_node_g_score_V_addr_5" [assessment/toplevel.cpp:115]   --->   Operation 936 'store' 'store_ln115' <Predicate = (icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_80 : Operation 937 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_24 = load i13 %open_set_heap_x_V_addr_23" [assessment/toplevel.cpp:116]   --->   Operation 937 'load' 'open_set_heap_x_V_load_24' <Predicate = (icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_80 : Operation 938 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_24, i4 %moves_node_x_V_addr_5" [assessment/toplevel.cpp:116]   --->   Operation 938 'store' 'store_ln116' <Predicate = (icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_80 : Operation 939 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_24 = load i13 %open_set_heap_y_V_addr_23" [assessment/toplevel.cpp:117]   --->   Operation 939 'load' 'open_set_heap_y_V_load_24' <Predicate = (icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_80 : Operation 940 [1/1] (1.58ns)   --->   "%br_ln161 = br void %.preheader.6_ifconv" [assessment/toplevel.cpp:161]   --->   Operation 940 'br' 'br_ln161' <Predicate = (icmp_ln878_30)> <Delay = 1.58>
ST_80 : Operation 941 [1/1] (0.00ns)   --->   "%current_3_5 = phi i9 %or_ln141_4, void, i9 %add_ln142_4, void" [assessment/toplevel.cpp:141]   --->   Operation 941 'phi' 'current_3_5' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 942 [1/1] (2.32ns)   --->   "%store_ln158 = store i13 %zext_ln117_4, i4 %moves_target_addr_5" [assessment/toplevel.cpp:158]   --->   Operation 942 'store' 'store_ln158' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_80 : Operation 943 [1/1] (0.00ns)   --->   "%shl_ln141_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %current_3_5, i1 0" [assessment/toplevel.cpp:141]   --->   Operation 943 'bitconcatenate' 'shl_ln141_5' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 944 [1/1] (0.00ns)   --->   "%or_ln141_5 = or i10 %shl_ln141_5, i10 1" [assessment/toplevel.cpp:141]   --->   Operation 944 'or' 'or_ln141_5' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln146_5 = zext i10 %or_ln141_5" [assessment/toplevel.cpp:146]   --->   Operation 945 'zext' 'zext_ln146_5' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 946 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_25 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln146_5" [assessment/toplevel.cpp:146]   --->   Operation 946 'getelementptr' 'open_set_heap_f_score_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 947 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_17 = load i13 %open_set_heap_f_score_V_addr_25" [assessment/toplevel.cpp:146]   --->   Operation 947 'load' 'open_set_heap_f_score_V_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 81 <SV = 74> <Delay = 4.05>
ST_81 : Operation 948 [1/1] (0.00ns)   --->   "%storemerge7_5 = phi i9 %open_set_heap_y_V_load_24, void, i9 %open_set_heap_y_V_load_25, void" [assessment/toplevel.cpp:117]   --->   Operation 948 'phi' 'storemerge7_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 949 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %storemerge7_5, i4 %moves_node_y_V_addr_5" [assessment/toplevel.cpp:117]   --->   Operation 949 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_81 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln141_2 = zext i10 %shl_ln141_5" [assessment/toplevel.cpp:141]   --->   Operation 950 'zext' 'zext_ln141_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 951 [1/1] (1.73ns)   --->   "%add_ln142_5 = add i11 %zext_ln141_2, i11 2" [assessment/toplevel.cpp:142]   --->   Operation 951 'add' 'add_ln142_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 952 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_17 = load i13 %open_set_heap_f_score_V_addr_25" [assessment/toplevel.cpp:146]   --->   Operation 952 'load' 'open_set_heap_f_score_V_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_81 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln147_5 = zext i11 %add_ln142_5" [assessment/toplevel.cpp:147]   --->   Operation 953 'zext' 'zext_ln147_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 954 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_26 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln147_5" [assessment/toplevel.cpp:147]   --->   Operation 954 'getelementptr' 'open_set_heap_f_score_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 955 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_18 = load i13 %open_set_heap_f_score_V_addr_26" [assessment/toplevel.cpp:147]   --->   Operation 955 'load' 'open_set_heap_f_score_V_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 82 <SV = 75> <Delay = 2.42>
ST_82 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln142_7 = zext i10 %or_ln141_5" [assessment/toplevel.cpp:142]   --->   Operation 956 'zext' 'zext_ln142_7' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln146_20 = zext i11 %add_ln142_5" [assessment/toplevel.cpp:146]   --->   Operation 957 'zext' 'zext_ln146_20' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 958 [1/1] (2.42ns)   --->   "%icmp_ln146_5 = icmp_ult  i16 %zext_ln142_7, i16 %add_ln262" [assessment/toplevel.cpp:146]   --->   Operation 958 'icmp' 'icmp_ln146_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 959 [1/1] (2.42ns)   --->   "%icmp_ln147_6 = icmp_ult  i16 %zext_ln146_20, i16 %add_ln262" [assessment/toplevel.cpp:147]   --->   Operation 959 'icmp' 'icmp_ln147_6' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 960 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_18 = load i13 %open_set_heap_f_score_V_addr_26" [assessment/toplevel.cpp:147]   --->   Operation 960 'load' 'open_set_heap_f_score_V_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 83 <SV = 76> <Delay = 6.30>
ST_83 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln117_5 = zext i9 %current_3_5" [assessment/toplevel.cpp:117]   --->   Operation 961 'zext' 'zext_ln117_5' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln142_8 = zext i10 %or_ln141_5" [assessment/toplevel.cpp:142]   --->   Operation 962 'zext' 'zext_ln142_8' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 963 [1/1] (0.69ns)   --->   "%select_ln146_5 = select i1 %icmp_ln146_5, i11 %open_set_heap_f_score_V_load_17, i11 2047" [assessment/toplevel.cpp:146]   --->   Operation 963 'select' 'select_ln146_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 964 [1/1] (0.69ns)   --->   "%select_ln147_6 = select i1 %icmp_ln147_6, i11 %open_set_heap_f_score_V_load_18, i11 2047" [assessment/toplevel.cpp:147]   --->   Operation 964 'select' 'select_ln147_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 965 [1/1] (1.88ns)   --->   "%icmp_ln878_31 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln146_5"   --->   Operation 965 'icmp' 'icmp_ln878_31' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 966 [1/1] (1.88ns)   --->   "%icmp_ln878_32 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln147_6"   --->   Operation 966 'icmp' 'icmp_ln878_32' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 967 [1/1] (0.97ns)   --->   "%and_ln150_6 = and i1 %icmp_ln878_31, i1 %icmp_ln878_32" [assessment/toplevel.cpp:150]   --->   Operation 967 'and' 'and_ln150_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 968 [1/1] (2.75ns)   --->   "%br_ln150 = br i1 %and_ln150_6, void, void %.loopexit" [assessment/toplevel.cpp:150]   --->   Operation 968 'br' 'br_ln150' <Predicate = true> <Delay = 2.75>
ST_83 : Operation 969 [1/1] (1.88ns)   --->   "%icmp_ln878_33 = icmp_ult  i11 %select_ln146_5, i11 %select_ln147_6"   --->   Operation 969 'icmp' 'icmp_ln878_33' <Predicate = (!and_ln150_6)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 970 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln878_33, void, void" [assessment/toplevel.cpp:155]   --->   Operation 970 'br' 'br_ln155' <Predicate = (!and_ln150_6)> <Delay = 0.00>
ST_83 : Operation 971 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_18, i4 %moves_node_f_score_V_addr_6" [assessment/toplevel.cpp:114]   --->   Operation 971 'store' 'store_ln114' <Predicate = (!and_ln150_6 & !icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_83 : Operation 972 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_26 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln147_5" [assessment/toplevel.cpp:115]   --->   Operation 972 'getelementptr' 'open_set_heap_g_score_V_addr_26' <Predicate = (!and_ln150_6 & !icmp_ln878_33)> <Delay = 0.00>
ST_83 : Operation 973 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_22 = load i13 %open_set_heap_g_score_V_addr_26" [assessment/toplevel.cpp:115]   --->   Operation 973 'load' 'open_set_heap_g_score_V_load_22' <Predicate = (!and_ln150_6 & !icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_83 : Operation 974 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_26 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln147_5" [assessment/toplevel.cpp:116]   --->   Operation 974 'getelementptr' 'open_set_heap_x_V_addr_26' <Predicate = (!and_ln150_6 & !icmp_ln878_33)> <Delay = 0.00>
ST_83 : Operation 975 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_26 = load i13 %open_set_heap_x_V_addr_26" [assessment/toplevel.cpp:116]   --->   Operation 975 'load' 'open_set_heap_x_V_load_26' <Predicate = (!and_ln150_6 & !icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_83 : Operation 976 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_26 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln147_5" [assessment/toplevel.cpp:117]   --->   Operation 976 'getelementptr' 'open_set_heap_y_V_addr_26' <Predicate = (!and_ln150_6 & !icmp_ln878_33)> <Delay = 0.00>
ST_83 : Operation 977 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_26 = load i13 %open_set_heap_y_V_addr_26" [assessment/toplevel.cpp:117]   --->   Operation 977 'load' 'open_set_heap_y_V_load_26' <Predicate = (!and_ln150_6 & !icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_83 : Operation 978 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_17, i4 %moves_node_f_score_V_addr_6" [assessment/toplevel.cpp:114]   --->   Operation 978 'store' 'store_ln114' <Predicate = (!and_ln150_6 & icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_83 : Operation 979 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_25 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln146_5" [assessment/toplevel.cpp:115]   --->   Operation 979 'getelementptr' 'open_set_heap_g_score_V_addr_25' <Predicate = (!and_ln150_6 & icmp_ln878_33)> <Delay = 0.00>
ST_83 : Operation 980 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_6 = load i13 %open_set_heap_g_score_V_addr_25" [assessment/toplevel.cpp:115]   --->   Operation 980 'load' 'open_set_heap_g_score_V_load_6' <Predicate = (!and_ln150_6 & icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_83 : Operation 981 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_25 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln146_5" [assessment/toplevel.cpp:116]   --->   Operation 981 'getelementptr' 'open_set_heap_x_V_addr_25' <Predicate = (!and_ln150_6 & icmp_ln878_33)> <Delay = 0.00>
ST_83 : Operation 982 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_6 = load i13 %open_set_heap_x_V_addr_25" [assessment/toplevel.cpp:116]   --->   Operation 982 'load' 'open_set_heap_x_V_load_6' <Predicate = (!and_ln150_6 & icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_83 : Operation 983 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_25 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln146_5" [assessment/toplevel.cpp:117]   --->   Operation 983 'getelementptr' 'open_set_heap_y_V_addr_25' <Predicate = (!and_ln150_6 & icmp_ln878_33)> <Delay = 0.00>
ST_83 : Operation 984 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_6 = load i13 %open_set_heap_y_V_addr_25" [assessment/toplevel.cpp:117]   --->   Operation 984 'load' 'open_set_heap_y_V_load_6' <Predicate = (!and_ln150_6 & icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 84 <SV = 77> <Delay = 4.64>
ST_84 : Operation 985 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_22 = load i13 %open_set_heap_g_score_V_addr_26" [assessment/toplevel.cpp:115]   --->   Operation 985 'load' 'open_set_heap_g_score_V_load_22' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_84 : Operation 986 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_22, i4 %moves_node_g_score_V_addr_6" [assessment/toplevel.cpp:115]   --->   Operation 986 'store' 'store_ln115' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_84 : Operation 987 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_26 = load i13 %open_set_heap_x_V_addr_26" [assessment/toplevel.cpp:116]   --->   Operation 987 'load' 'open_set_heap_x_V_load_26' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_84 : Operation 988 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_26, i4 %moves_node_x_V_addr_6" [assessment/toplevel.cpp:116]   --->   Operation 988 'store' 'store_ln116' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_84 : Operation 989 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_26 = load i13 %open_set_heap_y_V_addr_26" [assessment/toplevel.cpp:117]   --->   Operation 989 'load' 'open_set_heap_y_V_load_26' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_84 : Operation 990 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.7_ifconv"   --->   Operation 990 'br' 'br_ln0' <Predicate = (!icmp_ln878_33)> <Delay = 1.58>
ST_84 : Operation 991 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_6 = load i13 %open_set_heap_g_score_V_addr_25" [assessment/toplevel.cpp:115]   --->   Operation 991 'load' 'open_set_heap_g_score_V_load_6' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_84 : Operation 992 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_6, i4 %moves_node_g_score_V_addr_6" [assessment/toplevel.cpp:115]   --->   Operation 992 'store' 'store_ln115' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_84 : Operation 993 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_6 = load i13 %open_set_heap_x_V_addr_25" [assessment/toplevel.cpp:116]   --->   Operation 993 'load' 'open_set_heap_x_V_load_6' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_84 : Operation 994 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_6, i4 %moves_node_x_V_addr_6" [assessment/toplevel.cpp:116]   --->   Operation 994 'store' 'store_ln116' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_84 : Operation 995 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_6 = load i13 %open_set_heap_y_V_addr_25" [assessment/toplevel.cpp:117]   --->   Operation 995 'load' 'open_set_heap_y_V_load_6' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_84 : Operation 996 [1/1] (1.58ns)   --->   "%br_ln161 = br void %.preheader.7_ifconv" [assessment/toplevel.cpp:161]   --->   Operation 996 'br' 'br_ln161' <Predicate = (icmp_ln878_33)> <Delay = 1.58>
ST_84 : Operation 997 [1/1] (0.00ns)   --->   "%current_3_6 = phi i11 %zext_ln142_8, void, i11 %add_ln142_5, void" [assessment/toplevel.cpp:142]   --->   Operation 997 'phi' 'current_3_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 998 [1/1] (2.32ns)   --->   "%store_ln158 = store i13 %zext_ln117_5, i4 %moves_target_addr_6" [assessment/toplevel.cpp:158]   --->   Operation 998 'store' 'store_ln158' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_84 : Operation 999 [1/1] (0.00ns)   --->   "%shl_ln141_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %current_3_6, i1 0" [assessment/toplevel.cpp:141]   --->   Operation 999 'bitconcatenate' 'shl_ln141_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1000 [1/1] (0.00ns)   --->   "%or_ln141_6 = or i12 %shl_ln141_6, i12 1" [assessment/toplevel.cpp:141]   --->   Operation 1000 'or' 'or_ln141_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1001 [1/1] (1.54ns)   --->   "%add_ln142_6 = add i12 %shl_ln141_6, i12 2" [assessment/toplevel.cpp:142]   --->   Operation 1001 'add' 'add_ln142_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln146_6 = zext i12 %or_ln141_6" [assessment/toplevel.cpp:146]   --->   Operation 1002 'zext' 'zext_ln146_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1003 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_27 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln146_6" [assessment/toplevel.cpp:146]   --->   Operation 1003 'getelementptr' 'open_set_heap_f_score_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1004 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_19 = load i13 %open_set_heap_f_score_V_addr_27" [assessment/toplevel.cpp:146]   --->   Operation 1004 'load' 'open_set_heap_f_score_V_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 85 <SV = 78> <Delay = 2.32>
ST_85 : Operation 1005 [1/1] (0.00ns)   --->   "%storemerge7_6 = phi i9 %open_set_heap_y_V_load_6, void, i9 %open_set_heap_y_V_load_26, void" [assessment/toplevel.cpp:117]   --->   Operation 1005 'phi' 'storemerge7_6' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1006 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %storemerge7_6, i4 %moves_node_y_V_addr_6" [assessment/toplevel.cpp:117]   --->   Operation 1006 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_85 : Operation 1007 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_19 = load i13 %open_set_heap_f_score_V_addr_27" [assessment/toplevel.cpp:146]   --->   Operation 1007 'load' 'open_set_heap_f_score_V_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_85 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln147_6 = zext i12 %add_ln142_6" [assessment/toplevel.cpp:147]   --->   Operation 1008 'zext' 'zext_ln147_6' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1009 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_28 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln147_6" [assessment/toplevel.cpp:147]   --->   Operation 1009 'getelementptr' 'open_set_heap_f_score_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1010 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_20 = load i13 %open_set_heap_f_score_V_addr_28" [assessment/toplevel.cpp:147]   --->   Operation 1010 'load' 'open_set_heap_f_score_V_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 86 <SV = 79> <Delay = 2.42>
ST_86 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln142_9 = zext i12 %or_ln141_6" [assessment/toplevel.cpp:142]   --->   Operation 1011 'zext' 'zext_ln142_9' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln146_21 = zext i12 %add_ln142_6" [assessment/toplevel.cpp:146]   --->   Operation 1012 'zext' 'zext_ln146_21' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1013 [1/1] (2.42ns)   --->   "%icmp_ln146_6 = icmp_ult  i16 %zext_ln142_9, i16 %add_ln262" [assessment/toplevel.cpp:146]   --->   Operation 1013 'icmp' 'icmp_ln146_6' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1014 [1/1] (2.42ns)   --->   "%icmp_ln147_7 = icmp_ult  i16 %zext_ln146_21, i16 %add_ln262" [assessment/toplevel.cpp:147]   --->   Operation 1014 'icmp' 'icmp_ln147_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1015 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_20 = load i13 %open_set_heap_f_score_V_addr_28" [assessment/toplevel.cpp:147]   --->   Operation 1015 'load' 'open_set_heap_f_score_V_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 87 <SV = 80> <Delay = 6.30>
ST_87 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln117_6 = zext i11 %current_3_6" [assessment/toplevel.cpp:117]   --->   Operation 1016 'zext' 'zext_ln117_6' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1017 [1/1] (0.69ns)   --->   "%select_ln146_6 = select i1 %icmp_ln146_6, i11 %open_set_heap_f_score_V_load_19, i11 2047" [assessment/toplevel.cpp:146]   --->   Operation 1017 'select' 'select_ln146_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1018 [1/1] (0.69ns)   --->   "%select_ln147_7 = select i1 %icmp_ln147_7, i11 %open_set_heap_f_score_V_load_20, i11 2047" [assessment/toplevel.cpp:147]   --->   Operation 1018 'select' 'select_ln147_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1019 [1/1] (1.88ns)   --->   "%icmp_ln878_7 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln146_6"   --->   Operation 1019 'icmp' 'icmp_ln878_7' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1020 [1/1] (1.88ns)   --->   "%icmp_ln878_34 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln147_7"   --->   Operation 1020 'icmp' 'icmp_ln878_34' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1021 [1/1] (0.97ns)   --->   "%and_ln150_7 = and i1 %icmp_ln878_7, i1 %icmp_ln878_34" [assessment/toplevel.cpp:150]   --->   Operation 1021 'and' 'and_ln150_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1022 [1/1] (2.75ns)   --->   "%br_ln150 = br i1 %and_ln150_7, void, void %.loopexit" [assessment/toplevel.cpp:150]   --->   Operation 1022 'br' 'br_ln150' <Predicate = true> <Delay = 2.75>
ST_87 : Operation 1023 [1/1] (1.88ns)   --->   "%icmp_ln878_35 = icmp_ult  i11 %select_ln146_6, i11 %select_ln147_7"   --->   Operation 1023 'icmp' 'icmp_ln878_35' <Predicate = (!and_ln150_7)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1024 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln878_35, void, void" [assessment/toplevel.cpp:155]   --->   Operation 1024 'br' 'br_ln155' <Predicate = (!and_ln150_7)> <Delay = 0.00>
ST_87 : Operation 1025 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_20, i4 %moves_node_f_score_V_addr_7" [assessment/toplevel.cpp:114]   --->   Operation 1025 'store' 'store_ln114' <Predicate = (!and_ln150_7 & !icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_87 : Operation 1026 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_28 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln147_6" [assessment/toplevel.cpp:115]   --->   Operation 1026 'getelementptr' 'open_set_heap_g_score_V_addr_28' <Predicate = (!and_ln150_7 & !icmp_ln878_35)> <Delay = 0.00>
ST_87 : Operation 1027 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_23 = load i13 %open_set_heap_g_score_V_addr_28" [assessment/toplevel.cpp:115]   --->   Operation 1027 'load' 'open_set_heap_g_score_V_load_23' <Predicate = (!and_ln150_7 & !icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_87 : Operation 1028 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_28 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln147_6" [assessment/toplevel.cpp:116]   --->   Operation 1028 'getelementptr' 'open_set_heap_x_V_addr_28' <Predicate = (!and_ln150_7 & !icmp_ln878_35)> <Delay = 0.00>
ST_87 : Operation 1029 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_27 = load i13 %open_set_heap_x_V_addr_28" [assessment/toplevel.cpp:116]   --->   Operation 1029 'load' 'open_set_heap_x_V_load_27' <Predicate = (!and_ln150_7 & !icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_87 : Operation 1030 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_28 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln147_6" [assessment/toplevel.cpp:117]   --->   Operation 1030 'getelementptr' 'open_set_heap_y_V_addr_28' <Predicate = (!and_ln150_7 & !icmp_ln878_35)> <Delay = 0.00>
ST_87 : Operation 1031 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_27 = load i13 %open_set_heap_y_V_addr_28" [assessment/toplevel.cpp:117]   --->   Operation 1031 'load' 'open_set_heap_y_V_load_27' <Predicate = (!and_ln150_7 & !icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_87 : Operation 1032 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_19, i4 %moves_node_f_score_V_addr_7" [assessment/toplevel.cpp:114]   --->   Operation 1032 'store' 'store_ln114' <Predicate = (!and_ln150_7 & icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_87 : Operation 1033 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_27 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln146_6" [assessment/toplevel.cpp:115]   --->   Operation 1033 'getelementptr' 'open_set_heap_g_score_V_addr_27' <Predicate = (!and_ln150_7 & icmp_ln878_35)> <Delay = 0.00>
ST_87 : Operation 1034 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_7 = load i13 %open_set_heap_g_score_V_addr_27" [assessment/toplevel.cpp:115]   --->   Operation 1034 'load' 'open_set_heap_g_score_V_load_7' <Predicate = (!and_ln150_7 & icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_87 : Operation 1035 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_27 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln146_6" [assessment/toplevel.cpp:116]   --->   Operation 1035 'getelementptr' 'open_set_heap_x_V_addr_27' <Predicate = (!and_ln150_7 & icmp_ln878_35)> <Delay = 0.00>
ST_87 : Operation 1036 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_7 = load i13 %open_set_heap_x_V_addr_27" [assessment/toplevel.cpp:116]   --->   Operation 1036 'load' 'open_set_heap_x_V_load_7' <Predicate = (!and_ln150_7 & icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_87 : Operation 1037 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_27 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln146_6" [assessment/toplevel.cpp:117]   --->   Operation 1037 'getelementptr' 'open_set_heap_y_V_addr_27' <Predicate = (!and_ln150_7 & icmp_ln878_35)> <Delay = 0.00>
ST_87 : Operation 1038 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_7 = load i13 %open_set_heap_y_V_addr_27" [assessment/toplevel.cpp:117]   --->   Operation 1038 'load' 'open_set_heap_y_V_load_7' <Predicate = (!and_ln150_7 & icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 88 <SV = 81> <Delay = 4.64>
ST_88 : Operation 1039 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_23 = load i13 %open_set_heap_g_score_V_addr_28" [assessment/toplevel.cpp:115]   --->   Operation 1039 'load' 'open_set_heap_g_score_V_load_23' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_88 : Operation 1040 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_23, i4 %moves_node_g_score_V_addr_7" [assessment/toplevel.cpp:115]   --->   Operation 1040 'store' 'store_ln115' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_88 : Operation 1041 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_27 = load i13 %open_set_heap_x_V_addr_28" [assessment/toplevel.cpp:116]   --->   Operation 1041 'load' 'open_set_heap_x_V_load_27' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_88 : Operation 1042 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_27, i4 %moves_node_x_V_addr_7" [assessment/toplevel.cpp:116]   --->   Operation 1042 'store' 'store_ln116' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_88 : Operation 1043 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_27 = load i13 %open_set_heap_y_V_addr_28" [assessment/toplevel.cpp:117]   --->   Operation 1043 'load' 'open_set_heap_y_V_load_27' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_88 : Operation 1044 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.8_ifconv"   --->   Operation 1044 'br' 'br_ln0' <Predicate = (!icmp_ln878_35)> <Delay = 1.58>
ST_88 : Operation 1045 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_7 = load i13 %open_set_heap_g_score_V_addr_27" [assessment/toplevel.cpp:115]   --->   Operation 1045 'load' 'open_set_heap_g_score_V_load_7' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_88 : Operation 1046 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_7, i4 %moves_node_g_score_V_addr_7" [assessment/toplevel.cpp:115]   --->   Operation 1046 'store' 'store_ln115' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_88 : Operation 1047 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_7 = load i13 %open_set_heap_x_V_addr_27" [assessment/toplevel.cpp:116]   --->   Operation 1047 'load' 'open_set_heap_x_V_load_7' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_88 : Operation 1048 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_7, i4 %moves_node_x_V_addr_7" [assessment/toplevel.cpp:116]   --->   Operation 1048 'store' 'store_ln116' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_88 : Operation 1049 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_7 = load i13 %open_set_heap_y_V_addr_27" [assessment/toplevel.cpp:117]   --->   Operation 1049 'load' 'open_set_heap_y_V_load_7' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_88 : Operation 1050 [1/1] (1.58ns)   --->   "%br_ln161 = br void %.preheader.8_ifconv" [assessment/toplevel.cpp:161]   --->   Operation 1050 'br' 'br_ln161' <Predicate = (icmp_ln878_35)> <Delay = 1.58>
ST_88 : Operation 1051 [1/1] (0.00ns)   --->   "%current_3_7 = phi i12 %or_ln141_6, void, i12 %add_ln142_6, void" [assessment/toplevel.cpp:141]   --->   Operation 1051 'phi' 'current_3_7' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1052 [1/1] (2.32ns)   --->   "%store_ln158 = store i13 %zext_ln117_6, i4 %moves_target_addr_7" [assessment/toplevel.cpp:158]   --->   Operation 1052 'store' 'store_ln158' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_88 : Operation 1053 [1/1] (0.00ns)   --->   "%shl_ln141_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %current_3_7, i1 0" [assessment/toplevel.cpp:141]   --->   Operation 1053 'bitconcatenate' 'shl_ln141_7' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1054 [1/1] (0.00ns)   --->   "%or_ln141_7 = or i13 %shl_ln141_7, i13 1" [assessment/toplevel.cpp:141]   --->   Operation 1054 'or' 'or_ln141_7' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln146_7 = zext i13 %or_ln141_7" [assessment/toplevel.cpp:146]   --->   Operation 1055 'zext' 'zext_ln146_7' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1056 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_29 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln146_7" [assessment/toplevel.cpp:146]   --->   Operation 1056 'getelementptr' 'open_set_heap_f_score_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1057 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_21 = load i13 %open_set_heap_f_score_V_addr_29" [assessment/toplevel.cpp:146]   --->   Operation 1057 'load' 'open_set_heap_f_score_V_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 89 <SV = 82> <Delay = 4.00>
ST_89 : Operation 1058 [1/1] (0.00ns)   --->   "%storemerge7_7 = phi i9 %open_set_heap_y_V_load_7, void, i9 %open_set_heap_y_V_load_27, void" [assessment/toplevel.cpp:117]   --->   Operation 1058 'phi' 'storemerge7_7' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1059 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %storemerge7_7, i4 %moves_node_y_V_addr_7" [assessment/toplevel.cpp:117]   --->   Operation 1059 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_89 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln141_3 = zext i13 %shl_ln141_7" [assessment/toplevel.cpp:141]   --->   Operation 1060 'zext' 'zext_ln141_3' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1061 [1/1] (1.67ns)   --->   "%add_ln142_7 = add i14 %zext_ln141_3, i14 2" [assessment/toplevel.cpp:142]   --->   Operation 1061 'add' 'add_ln142_7' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1062 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_21 = load i13 %open_set_heap_f_score_V_addr_29" [assessment/toplevel.cpp:146]   --->   Operation 1062 'load' 'open_set_heap_f_score_V_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_89 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln147_7 = zext i14 %add_ln142_7" [assessment/toplevel.cpp:147]   --->   Operation 1063 'zext' 'zext_ln147_7' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1064 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_30 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln147_7" [assessment/toplevel.cpp:147]   --->   Operation 1064 'getelementptr' 'open_set_heap_f_score_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1065 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_22 = load i13 %open_set_heap_f_score_V_addr_30" [assessment/toplevel.cpp:147]   --->   Operation 1065 'load' 'open_set_heap_f_score_V_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 90 <SV = 83> <Delay = 2.42>
ST_90 : Operation 1066 [1/1] (0.00ns)   --->   "%zext_ln142_10 = zext i13 %or_ln141_7" [assessment/toplevel.cpp:142]   --->   Operation 1066 'zext' 'zext_ln142_10' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln146_22 = zext i14 %add_ln142_7" [assessment/toplevel.cpp:146]   --->   Operation 1067 'zext' 'zext_ln146_22' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1068 [1/1] (2.42ns)   --->   "%icmp_ln146_7 = icmp_ult  i16 %zext_ln142_10, i16 %add_ln262" [assessment/toplevel.cpp:146]   --->   Operation 1068 'icmp' 'icmp_ln146_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1069 [1/1] (2.42ns)   --->   "%icmp_ln147_8 = icmp_ult  i16 %zext_ln146_22, i16 %add_ln262" [assessment/toplevel.cpp:147]   --->   Operation 1069 'icmp' 'icmp_ln147_8' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1070 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_22 = load i13 %open_set_heap_f_score_V_addr_30" [assessment/toplevel.cpp:147]   --->   Operation 1070 'load' 'open_set_heap_f_score_V_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 91 <SV = 84> <Delay = 6.30>
ST_91 : Operation 1071 [1/1] (0.00ns)   --->   "%zext_ln117_7 = zext i12 %current_3_7" [assessment/toplevel.cpp:117]   --->   Operation 1071 'zext' 'zext_ln117_7' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln142_11 = zext i13 %or_ln141_7" [assessment/toplevel.cpp:142]   --->   Operation 1072 'zext' 'zext_ln142_11' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1073 [1/1] (0.69ns)   --->   "%select_ln146_7 = select i1 %icmp_ln146_7, i11 %open_set_heap_f_score_V_load_21, i11 2047" [assessment/toplevel.cpp:146]   --->   Operation 1073 'select' 'select_ln146_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 1074 [1/1] (0.69ns)   --->   "%select_ln147_8 = select i1 %icmp_ln147_8, i11 %open_set_heap_f_score_V_load_22, i11 2047" [assessment/toplevel.cpp:147]   --->   Operation 1074 'select' 'select_ln147_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 1075 [1/1] (1.88ns)   --->   "%icmp_ln878_8 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln146_7"   --->   Operation 1075 'icmp' 'icmp_ln878_8' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1076 [1/1] (1.88ns)   --->   "%icmp_ln878_36 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln147_8"   --->   Operation 1076 'icmp' 'icmp_ln878_36' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1077 [1/1] (0.97ns)   --->   "%and_ln150_8 = and i1 %icmp_ln878_8, i1 %icmp_ln878_36" [assessment/toplevel.cpp:150]   --->   Operation 1077 'and' 'and_ln150_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1078 [1/1] (2.75ns)   --->   "%br_ln150 = br i1 %and_ln150_8, void, void %.loopexit" [assessment/toplevel.cpp:150]   --->   Operation 1078 'br' 'br_ln150' <Predicate = true> <Delay = 2.75>
ST_91 : Operation 1079 [1/1] (1.88ns)   --->   "%icmp_ln878_37 = icmp_ult  i11 %select_ln146_7, i11 %select_ln147_8"   --->   Operation 1079 'icmp' 'icmp_ln878_37' <Predicate = (!and_ln150_8)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1080 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln878_37, void, void" [assessment/toplevel.cpp:155]   --->   Operation 1080 'br' 'br_ln155' <Predicate = (!and_ln150_8)> <Delay = 0.00>
ST_91 : Operation 1081 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_22, i4 %moves_node_f_score_V_addr_8" [assessment/toplevel.cpp:114]   --->   Operation 1081 'store' 'store_ln114' <Predicate = (!and_ln150_8 & !icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_91 : Operation 1082 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_30 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln147_7" [assessment/toplevel.cpp:115]   --->   Operation 1082 'getelementptr' 'open_set_heap_g_score_V_addr_30' <Predicate = (!and_ln150_8 & !icmp_ln878_37)> <Delay = 0.00>
ST_91 : Operation 1083 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_24 = load i13 %open_set_heap_g_score_V_addr_30" [assessment/toplevel.cpp:115]   --->   Operation 1083 'load' 'open_set_heap_g_score_V_load_24' <Predicate = (!and_ln150_8 & !icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_91 : Operation 1084 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_30 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln147_7" [assessment/toplevel.cpp:116]   --->   Operation 1084 'getelementptr' 'open_set_heap_x_V_addr_30' <Predicate = (!and_ln150_8 & !icmp_ln878_37)> <Delay = 0.00>
ST_91 : Operation 1085 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_28 = load i13 %open_set_heap_x_V_addr_30" [assessment/toplevel.cpp:116]   --->   Operation 1085 'load' 'open_set_heap_x_V_load_28' <Predicate = (!and_ln150_8 & !icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_91 : Operation 1086 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_30 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln147_7" [assessment/toplevel.cpp:117]   --->   Operation 1086 'getelementptr' 'open_set_heap_y_V_addr_30' <Predicate = (!and_ln150_8 & !icmp_ln878_37)> <Delay = 0.00>
ST_91 : Operation 1087 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_28 = load i13 %open_set_heap_y_V_addr_30" [assessment/toplevel.cpp:117]   --->   Operation 1087 'load' 'open_set_heap_y_V_load_28' <Predicate = (!and_ln150_8 & !icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_91 : Operation 1088 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_21, i4 %moves_node_f_score_V_addr_8" [assessment/toplevel.cpp:114]   --->   Operation 1088 'store' 'store_ln114' <Predicate = (!and_ln150_8 & icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_91 : Operation 1089 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_29 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln146_7" [assessment/toplevel.cpp:115]   --->   Operation 1089 'getelementptr' 'open_set_heap_g_score_V_addr_29' <Predicate = (!and_ln150_8 & icmp_ln878_37)> <Delay = 0.00>
ST_91 : Operation 1090 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_8 = load i13 %open_set_heap_g_score_V_addr_29" [assessment/toplevel.cpp:115]   --->   Operation 1090 'load' 'open_set_heap_g_score_V_load_8' <Predicate = (!and_ln150_8 & icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_91 : Operation 1091 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_29 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln146_7" [assessment/toplevel.cpp:116]   --->   Operation 1091 'getelementptr' 'open_set_heap_x_V_addr_29' <Predicate = (!and_ln150_8 & icmp_ln878_37)> <Delay = 0.00>
ST_91 : Operation 1092 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_8 = load i13 %open_set_heap_x_V_addr_29" [assessment/toplevel.cpp:116]   --->   Operation 1092 'load' 'open_set_heap_x_V_load_8' <Predicate = (!and_ln150_8 & icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_91 : Operation 1093 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_29 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln146_7" [assessment/toplevel.cpp:117]   --->   Operation 1093 'getelementptr' 'open_set_heap_y_V_addr_29' <Predicate = (!and_ln150_8 & icmp_ln878_37)> <Delay = 0.00>
ST_91 : Operation 1094 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_8 = load i13 %open_set_heap_y_V_addr_29" [assessment/toplevel.cpp:117]   --->   Operation 1094 'load' 'open_set_heap_y_V_load_8' <Predicate = (!and_ln150_8 & icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 92 <SV = 85> <Delay = 4.64>
ST_92 : Operation 1095 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_24 = load i13 %open_set_heap_g_score_V_addr_30" [assessment/toplevel.cpp:115]   --->   Operation 1095 'load' 'open_set_heap_g_score_V_load_24' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_92 : Operation 1096 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_24, i4 %moves_node_g_score_V_addr_8" [assessment/toplevel.cpp:115]   --->   Operation 1096 'store' 'store_ln115' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_92 : Operation 1097 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_28 = load i13 %open_set_heap_x_V_addr_30" [assessment/toplevel.cpp:116]   --->   Operation 1097 'load' 'open_set_heap_x_V_load_28' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_92 : Operation 1098 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_28, i4 %moves_node_x_V_addr_8" [assessment/toplevel.cpp:116]   --->   Operation 1098 'store' 'store_ln116' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_92 : Operation 1099 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_28 = load i13 %open_set_heap_y_V_addr_30" [assessment/toplevel.cpp:117]   --->   Operation 1099 'load' 'open_set_heap_y_V_load_28' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_92 : Operation 1100 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.9_ifconv"   --->   Operation 1100 'br' 'br_ln0' <Predicate = (!icmp_ln878_37)> <Delay = 1.58>
ST_92 : Operation 1101 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_8 = load i13 %open_set_heap_g_score_V_addr_29" [assessment/toplevel.cpp:115]   --->   Operation 1101 'load' 'open_set_heap_g_score_V_load_8' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_92 : Operation 1102 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_8, i4 %moves_node_g_score_V_addr_8" [assessment/toplevel.cpp:115]   --->   Operation 1102 'store' 'store_ln115' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_92 : Operation 1103 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_8 = load i13 %open_set_heap_x_V_addr_29" [assessment/toplevel.cpp:116]   --->   Operation 1103 'load' 'open_set_heap_x_V_load_8' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_92 : Operation 1104 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_8, i4 %moves_node_x_V_addr_8" [assessment/toplevel.cpp:116]   --->   Operation 1104 'store' 'store_ln116' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_92 : Operation 1105 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_8 = load i13 %open_set_heap_y_V_addr_29" [assessment/toplevel.cpp:117]   --->   Operation 1105 'load' 'open_set_heap_y_V_load_8' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_92 : Operation 1106 [1/1] (1.58ns)   --->   "%br_ln161 = br void %.preheader.9_ifconv" [assessment/toplevel.cpp:161]   --->   Operation 1106 'br' 'br_ln161' <Predicate = (icmp_ln878_37)> <Delay = 1.58>
ST_92 : Operation 1107 [1/1] (0.00ns)   --->   "%current_3_8 = phi i14 %zext_ln142_11, void, i14 %add_ln142_7, void" [assessment/toplevel.cpp:142]   --->   Operation 1107 'phi' 'current_3_8' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1108 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i14 %current_3_8" [assessment/toplevel.cpp:117]   --->   Operation 1108 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1109 [1/1] (2.32ns)   --->   "%store_ln158 = store i13 %zext_ln117_7, i4 %moves_target_addr_8" [assessment/toplevel.cpp:158]   --->   Operation 1109 'store' 'store_ln158' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_92 : Operation 1110 [1/1] (0.00ns)   --->   "%shl_ln141_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %current_3_8, i1 0" [assessment/toplevel.cpp:141]   --->   Operation 1110 'bitconcatenate' 'shl_ln141_8' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1111 [1/1] (0.00ns)   --->   "%or_ln141_8 = or i15 %shl_ln141_8, i15 1" [assessment/toplevel.cpp:141]   --->   Operation 1111 'or' 'or_ln141_8' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1112 [1/1] (1.94ns)   --->   "%add_ln142_8 = add i15 %shl_ln141_8, i15 2" [assessment/toplevel.cpp:142]   --->   Operation 1112 'add' 'add_ln142_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln146_8 = zext i15 %or_ln141_8" [assessment/toplevel.cpp:146]   --->   Operation 1113 'zext' 'zext_ln146_8' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1114 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_31 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln146_8" [assessment/toplevel.cpp:146]   --->   Operation 1114 'getelementptr' 'open_set_heap_f_score_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1115 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_23 = load i13 %open_set_heap_f_score_V_addr_31" [assessment/toplevel.cpp:146]   --->   Operation 1115 'load' 'open_set_heap_f_score_V_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 93 <SV = 86> <Delay = 2.32>
ST_93 : Operation 1116 [1/1] (0.00ns)   --->   "%storemerge7_8 = phi i9 %open_set_heap_y_V_load_8, void, i9 %open_set_heap_y_V_load_28, void" [assessment/toplevel.cpp:117]   --->   Operation 1116 'phi' 'storemerge7_8' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1117 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %storemerge7_8, i4 %moves_node_y_V_addr_8" [assessment/toplevel.cpp:117]   --->   Operation 1117 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_93 : Operation 1118 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_23 = load i13 %open_set_heap_f_score_V_addr_31" [assessment/toplevel.cpp:146]   --->   Operation 1118 'load' 'open_set_heap_f_score_V_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_93 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln147_8 = zext i15 %add_ln142_8" [assessment/toplevel.cpp:147]   --->   Operation 1119 'zext' 'zext_ln147_8' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1120 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_32 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln147_8" [assessment/toplevel.cpp:147]   --->   Operation 1120 'getelementptr' 'open_set_heap_f_score_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1121 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_24 = load i13 %open_set_heap_f_score_V_addr_32" [assessment/toplevel.cpp:147]   --->   Operation 1121 'load' 'open_set_heap_f_score_V_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 94 <SV = 87> <Delay = 2.42>
ST_94 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln142_12 = zext i15 %or_ln141_8" [assessment/toplevel.cpp:142]   --->   Operation 1122 'zext' 'zext_ln142_12' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln146_23 = zext i15 %add_ln142_8" [assessment/toplevel.cpp:146]   --->   Operation 1123 'zext' 'zext_ln146_23' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1124 [1/1] (2.42ns)   --->   "%icmp_ln146_8 = icmp_ult  i16 %zext_ln142_12, i16 %add_ln262" [assessment/toplevel.cpp:146]   --->   Operation 1124 'icmp' 'icmp_ln146_8' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1125 [1/1] (2.42ns)   --->   "%icmp_ln147_9 = icmp_ult  i16 %zext_ln146_23, i16 %add_ln262" [assessment/toplevel.cpp:147]   --->   Operation 1125 'icmp' 'icmp_ln147_9' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1126 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_24 = load i13 %open_set_heap_f_score_V_addr_32" [assessment/toplevel.cpp:147]   --->   Operation 1126 'load' 'open_set_heap_f_score_V_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 95 <SV = 88> <Delay = 6.30>
ST_95 : Operation 1127 [1/1] (0.69ns)   --->   "%select_ln146_8 = select i1 %icmp_ln146_8, i11 %open_set_heap_f_score_V_load_23, i11 2047" [assessment/toplevel.cpp:146]   --->   Operation 1127 'select' 'select_ln146_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1128 [1/1] (0.69ns)   --->   "%select_ln147_9 = select i1 %icmp_ln147_9, i11 %open_set_heap_f_score_V_load_24, i11 2047" [assessment/toplevel.cpp:147]   --->   Operation 1128 'select' 'select_ln147_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1129 [1/1] (1.88ns)   --->   "%icmp_ln878_9 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln146_8"   --->   Operation 1129 'icmp' 'icmp_ln878_9' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1130 [1/1] (1.88ns)   --->   "%icmp_ln878_38 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln147_9"   --->   Operation 1130 'icmp' 'icmp_ln878_38' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1131 [1/1] (0.97ns)   --->   "%and_ln150_9 = and i1 %icmp_ln878_9, i1 %icmp_ln878_38" [assessment/toplevel.cpp:150]   --->   Operation 1131 'and' 'and_ln150_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1132 [1/1] (2.75ns)   --->   "%br_ln150 = br i1 %and_ln150_9, void, void %.loopexit" [assessment/toplevel.cpp:150]   --->   Operation 1132 'br' 'br_ln150' <Predicate = true> <Delay = 2.75>
ST_95 : Operation 1133 [1/1] (1.88ns)   --->   "%icmp_ln878_39 = icmp_ult  i11 %select_ln146_8, i11 %select_ln147_9"   --->   Operation 1133 'icmp' 'icmp_ln878_39' <Predicate = (!and_ln150_9)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1134 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln878_39, void, void" [assessment/toplevel.cpp:155]   --->   Operation 1134 'br' 'br_ln155' <Predicate = (!and_ln150_9)> <Delay = 0.00>
ST_95 : Operation 1135 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_24, i4 %moves_node_f_score_V_addr_9" [assessment/toplevel.cpp:114]   --->   Operation 1135 'store' 'store_ln114' <Predicate = (!and_ln150_9 & !icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_95 : Operation 1136 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_32 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln147_8" [assessment/toplevel.cpp:115]   --->   Operation 1136 'getelementptr' 'open_set_heap_g_score_V_addr_32' <Predicate = (!and_ln150_9 & !icmp_ln878_39)> <Delay = 0.00>
ST_95 : Operation 1137 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_25 = load i13 %open_set_heap_g_score_V_addr_32" [assessment/toplevel.cpp:115]   --->   Operation 1137 'load' 'open_set_heap_g_score_V_load_25' <Predicate = (!and_ln150_9 & !icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_95 : Operation 1138 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_32 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln147_8" [assessment/toplevel.cpp:116]   --->   Operation 1138 'getelementptr' 'open_set_heap_x_V_addr_32' <Predicate = (!and_ln150_9 & !icmp_ln878_39)> <Delay = 0.00>
ST_95 : Operation 1139 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_29 = load i13 %open_set_heap_x_V_addr_32" [assessment/toplevel.cpp:116]   --->   Operation 1139 'load' 'open_set_heap_x_V_load_29' <Predicate = (!and_ln150_9 & !icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_95 : Operation 1140 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_32 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln147_8" [assessment/toplevel.cpp:117]   --->   Operation 1140 'getelementptr' 'open_set_heap_y_V_addr_32' <Predicate = (!and_ln150_9 & !icmp_ln878_39)> <Delay = 0.00>
ST_95 : Operation 1141 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_29 = load i13 %open_set_heap_y_V_addr_32" [assessment/toplevel.cpp:117]   --->   Operation 1141 'load' 'open_set_heap_y_V_load_29' <Predicate = (!and_ln150_9 & !icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_95 : Operation 1142 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_23, i4 %moves_node_f_score_V_addr_9" [assessment/toplevel.cpp:114]   --->   Operation 1142 'store' 'store_ln114' <Predicate = (!and_ln150_9 & icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_95 : Operation 1143 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_31 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln146_8" [assessment/toplevel.cpp:115]   --->   Operation 1143 'getelementptr' 'open_set_heap_g_score_V_addr_31' <Predicate = (!and_ln150_9 & icmp_ln878_39)> <Delay = 0.00>
ST_95 : Operation 1144 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_9 = load i13 %open_set_heap_g_score_V_addr_31" [assessment/toplevel.cpp:115]   --->   Operation 1144 'load' 'open_set_heap_g_score_V_load_9' <Predicate = (!and_ln150_9 & icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_95 : Operation 1145 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_31 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln146_8" [assessment/toplevel.cpp:116]   --->   Operation 1145 'getelementptr' 'open_set_heap_x_V_addr_31' <Predicate = (!and_ln150_9 & icmp_ln878_39)> <Delay = 0.00>
ST_95 : Operation 1146 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_9 = load i13 %open_set_heap_x_V_addr_31" [assessment/toplevel.cpp:116]   --->   Operation 1146 'load' 'open_set_heap_x_V_load_9' <Predicate = (!and_ln150_9 & icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_95 : Operation 1147 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_31 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln146_8" [assessment/toplevel.cpp:117]   --->   Operation 1147 'getelementptr' 'open_set_heap_y_V_addr_31' <Predicate = (!and_ln150_9 & icmp_ln878_39)> <Delay = 0.00>
ST_95 : Operation 1148 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_9 = load i13 %open_set_heap_y_V_addr_31" [assessment/toplevel.cpp:117]   --->   Operation 1148 'load' 'open_set_heap_y_V_load_9' <Predicate = (!and_ln150_9 & icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 96 <SV = 89> <Delay = 4.64>
ST_96 : Operation 1149 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_25 = load i13 %open_set_heap_g_score_V_addr_32" [assessment/toplevel.cpp:115]   --->   Operation 1149 'load' 'open_set_heap_g_score_V_load_25' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_96 : Operation 1150 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_25, i4 %moves_node_g_score_V_addr_9" [assessment/toplevel.cpp:115]   --->   Operation 1150 'store' 'store_ln115' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_96 : Operation 1151 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_29 = load i13 %open_set_heap_x_V_addr_32" [assessment/toplevel.cpp:116]   --->   Operation 1151 'load' 'open_set_heap_x_V_load_29' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_96 : Operation 1152 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_29, i4 %moves_node_x_V_addr_9" [assessment/toplevel.cpp:116]   --->   Operation 1152 'store' 'store_ln116' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_96 : Operation 1153 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_29 = load i13 %open_set_heap_y_V_addr_32" [assessment/toplevel.cpp:117]   --->   Operation 1153 'load' 'open_set_heap_y_V_load_29' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_96 : Operation 1154 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.10_ifconv"   --->   Operation 1154 'br' 'br_ln0' <Predicate = (!icmp_ln878_39)> <Delay = 1.58>
ST_96 : Operation 1155 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_9 = load i13 %open_set_heap_g_score_V_addr_31" [assessment/toplevel.cpp:115]   --->   Operation 1155 'load' 'open_set_heap_g_score_V_load_9' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_96 : Operation 1156 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_9, i4 %moves_node_g_score_V_addr_9" [assessment/toplevel.cpp:115]   --->   Operation 1156 'store' 'store_ln115' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_96 : Operation 1157 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_9 = load i13 %open_set_heap_x_V_addr_31" [assessment/toplevel.cpp:116]   --->   Operation 1157 'load' 'open_set_heap_x_V_load_9' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_96 : Operation 1158 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_9, i4 %moves_node_x_V_addr_9" [assessment/toplevel.cpp:116]   --->   Operation 1158 'store' 'store_ln116' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_96 : Operation 1159 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_9 = load i13 %open_set_heap_y_V_addr_31" [assessment/toplevel.cpp:117]   --->   Operation 1159 'load' 'open_set_heap_y_V_load_9' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_96 : Operation 1160 [1/1] (1.58ns)   --->   "%br_ln161 = br void %.preheader.10_ifconv" [assessment/toplevel.cpp:161]   --->   Operation 1160 'br' 'br_ln161' <Predicate = (icmp_ln878_39)> <Delay = 1.58>
ST_96 : Operation 1161 [1/1] (0.00ns)   --->   "%current_3_9 = phi i15 %or_ln141_8, void, i15 %add_ln142_8, void" [assessment/toplevel.cpp:141]   --->   Operation 1161 'phi' 'current_3_9' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1162 [1/1] (0.00ns)   --->   "%trunc_ln117_1 = trunc i15 %current_3_9" [assessment/toplevel.cpp:117]   --->   Operation 1162 'trunc' 'trunc_ln117_1' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1163 [1/1] (2.32ns)   --->   "%store_ln158 = store i13 %trunc_ln117, i4 %moves_target_addr_9" [assessment/toplevel.cpp:158]   --->   Operation 1163 'store' 'store_ln158' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_96 : Operation 1164 [1/1] (0.00ns)   --->   "%shl_ln141_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %current_3_9, i1 0" [assessment/toplevel.cpp:141]   --->   Operation 1164 'bitconcatenate' 'shl_ln141_9' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1165 [1/1] (0.00ns)   --->   "%or_ln141_9 = or i16 %shl_ln141_9, i16 1" [assessment/toplevel.cpp:141]   --->   Operation 1165 'or' 'or_ln141_9' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1166 [1/1] (2.07ns)   --->   "%add_ln142_9 = add i16 %shl_ln141_9, i16 2" [assessment/toplevel.cpp:142]   --->   Operation 1166 'add' 'add_ln142_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln146_9 = zext i16 %or_ln141_9" [assessment/toplevel.cpp:146]   --->   Operation 1167 'zext' 'zext_ln146_9' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1168 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_33 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln146_9" [assessment/toplevel.cpp:146]   --->   Operation 1168 'getelementptr' 'open_set_heap_f_score_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1169 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_25 = load i13 %open_set_heap_f_score_V_addr_33" [assessment/toplevel.cpp:146]   --->   Operation 1169 'load' 'open_set_heap_f_score_V_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 97 <SV = 90> <Delay = 2.32>
ST_97 : Operation 1170 [1/1] (0.00ns)   --->   "%storemerge7_9 = phi i9 %open_set_heap_y_V_load_9, void, i9 %open_set_heap_y_V_load_29, void" [assessment/toplevel.cpp:117]   --->   Operation 1170 'phi' 'storemerge7_9' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1171 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %storemerge7_9, i4 %moves_node_y_V_addr_9" [assessment/toplevel.cpp:117]   --->   Operation 1171 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_97 : Operation 1172 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_25 = load i13 %open_set_heap_f_score_V_addr_33" [assessment/toplevel.cpp:146]   --->   Operation 1172 'load' 'open_set_heap_f_score_V_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_97 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln147_9 = zext i16 %add_ln142_9" [assessment/toplevel.cpp:147]   --->   Operation 1173 'zext' 'zext_ln147_9' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1174 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_34 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln147_9" [assessment/toplevel.cpp:147]   --->   Operation 1174 'getelementptr' 'open_set_heap_f_score_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1175 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_26 = load i13 %open_set_heap_f_score_V_addr_34" [assessment/toplevel.cpp:147]   --->   Operation 1175 'load' 'open_set_heap_f_score_V_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 98 <SV = 91> <Delay = 2.42>
ST_98 : Operation 1176 [1/1] (2.42ns)   --->   "%icmp_ln146_9 = icmp_ult  i16 %or_ln141_9, i16 %add_ln262" [assessment/toplevel.cpp:146]   --->   Operation 1176 'icmp' 'icmp_ln146_9' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1177 [1/1] (2.42ns)   --->   "%icmp_ln147_10 = icmp_ult  i16 %add_ln142_9, i16 %add_ln262" [assessment/toplevel.cpp:147]   --->   Operation 1177 'icmp' 'icmp_ln147_10' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1178 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_26 = load i13 %open_set_heap_f_score_V_addr_34" [assessment/toplevel.cpp:147]   --->   Operation 1178 'load' 'open_set_heap_f_score_V_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 99 <SV = 92> <Delay = 6.30>
ST_99 : Operation 1179 [1/1] (0.69ns)   --->   "%select_ln146_9 = select i1 %icmp_ln146_9, i11 %open_set_heap_f_score_V_load_25, i11 2047" [assessment/toplevel.cpp:146]   --->   Operation 1179 'select' 'select_ln146_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 1180 [1/1] (0.69ns)   --->   "%select_ln147_10 = select i1 %icmp_ln147_10, i11 %open_set_heap_f_score_V_load_26, i11 2047" [assessment/toplevel.cpp:147]   --->   Operation 1180 'select' 'select_ln147_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 1181 [1/1] (1.88ns)   --->   "%icmp_ln878_10 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln146_9"   --->   Operation 1181 'icmp' 'icmp_ln878_10' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1182 [1/1] (1.88ns)   --->   "%icmp_ln878_40 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln147_10"   --->   Operation 1182 'icmp' 'icmp_ln878_40' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1183 [1/1] (0.97ns)   --->   "%and_ln150_10 = and i1 %icmp_ln878_10, i1 %icmp_ln878_40" [assessment/toplevel.cpp:150]   --->   Operation 1183 'and' 'and_ln150_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1184 [1/1] (2.75ns)   --->   "%br_ln150 = br i1 %and_ln150_10, void, void %.loopexit" [assessment/toplevel.cpp:150]   --->   Operation 1184 'br' 'br_ln150' <Predicate = true> <Delay = 2.75>
ST_99 : Operation 1185 [1/1] (1.88ns)   --->   "%icmp_ln878_41 = icmp_ult  i11 %select_ln146_9, i11 %select_ln147_10"   --->   Operation 1185 'icmp' 'icmp_ln878_41' <Predicate = (!and_ln150_10)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1186 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln878_41, void, void" [assessment/toplevel.cpp:155]   --->   Operation 1186 'br' 'br_ln155' <Predicate = (!and_ln150_10)> <Delay = 0.00>
ST_99 : Operation 1187 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_26, i4 %moves_node_f_score_V_addr_10" [assessment/toplevel.cpp:114]   --->   Operation 1187 'store' 'store_ln114' <Predicate = (!and_ln150_10 & !icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_99 : Operation 1188 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_34 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln147_9" [assessment/toplevel.cpp:115]   --->   Operation 1188 'getelementptr' 'open_set_heap_g_score_V_addr_34' <Predicate = (!and_ln150_10 & !icmp_ln878_41)> <Delay = 0.00>
ST_99 : Operation 1189 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_26 = load i13 %open_set_heap_g_score_V_addr_34" [assessment/toplevel.cpp:115]   --->   Operation 1189 'load' 'open_set_heap_g_score_V_load_26' <Predicate = (!and_ln150_10 & !icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_99 : Operation 1190 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_34 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln147_9" [assessment/toplevel.cpp:116]   --->   Operation 1190 'getelementptr' 'open_set_heap_x_V_addr_34' <Predicate = (!and_ln150_10 & !icmp_ln878_41)> <Delay = 0.00>
ST_99 : Operation 1191 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_30 = load i13 %open_set_heap_x_V_addr_34" [assessment/toplevel.cpp:116]   --->   Operation 1191 'load' 'open_set_heap_x_V_load_30' <Predicate = (!and_ln150_10 & !icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_99 : Operation 1192 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_34 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln147_9" [assessment/toplevel.cpp:117]   --->   Operation 1192 'getelementptr' 'open_set_heap_y_V_addr_34' <Predicate = (!and_ln150_10 & !icmp_ln878_41)> <Delay = 0.00>
ST_99 : Operation 1193 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_30 = load i13 %open_set_heap_y_V_addr_34" [assessment/toplevel.cpp:117]   --->   Operation 1193 'load' 'open_set_heap_y_V_load_30' <Predicate = (!and_ln150_10 & !icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_99 : Operation 1194 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_25, i4 %moves_node_f_score_V_addr_10" [assessment/toplevel.cpp:114]   --->   Operation 1194 'store' 'store_ln114' <Predicate = (!and_ln150_10 & icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_99 : Operation 1195 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_33 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln146_9" [assessment/toplevel.cpp:115]   --->   Operation 1195 'getelementptr' 'open_set_heap_g_score_V_addr_33' <Predicate = (!and_ln150_10 & icmp_ln878_41)> <Delay = 0.00>
ST_99 : Operation 1196 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_10 = load i13 %open_set_heap_g_score_V_addr_33" [assessment/toplevel.cpp:115]   --->   Operation 1196 'load' 'open_set_heap_g_score_V_load_10' <Predicate = (!and_ln150_10 & icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_99 : Operation 1197 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_33 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln146_9" [assessment/toplevel.cpp:116]   --->   Operation 1197 'getelementptr' 'open_set_heap_x_V_addr_33' <Predicate = (!and_ln150_10 & icmp_ln878_41)> <Delay = 0.00>
ST_99 : Operation 1198 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_10 = load i13 %open_set_heap_x_V_addr_33" [assessment/toplevel.cpp:116]   --->   Operation 1198 'load' 'open_set_heap_x_V_load_10' <Predicate = (!and_ln150_10 & icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_99 : Operation 1199 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_33 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln146_9" [assessment/toplevel.cpp:117]   --->   Operation 1199 'getelementptr' 'open_set_heap_y_V_addr_33' <Predicate = (!and_ln150_10 & icmp_ln878_41)> <Delay = 0.00>
ST_99 : Operation 1200 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_10 = load i13 %open_set_heap_y_V_addr_33" [assessment/toplevel.cpp:117]   --->   Operation 1200 'load' 'open_set_heap_y_V_load_10' <Predicate = (!and_ln150_10 & icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 100 <SV = 93> <Delay = 4.64>
ST_100 : Operation 1201 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_26 = load i13 %open_set_heap_g_score_V_addr_34" [assessment/toplevel.cpp:115]   --->   Operation 1201 'load' 'open_set_heap_g_score_V_load_26' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_100 : Operation 1202 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_26, i4 %moves_node_g_score_V_addr_10" [assessment/toplevel.cpp:115]   --->   Operation 1202 'store' 'store_ln115' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_100 : Operation 1203 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_30 = load i13 %open_set_heap_x_V_addr_34" [assessment/toplevel.cpp:116]   --->   Operation 1203 'load' 'open_set_heap_x_V_load_30' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_100 : Operation 1204 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_30, i4 %moves_node_x_V_addr_10" [assessment/toplevel.cpp:116]   --->   Operation 1204 'store' 'store_ln116' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_100 : Operation 1205 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_30 = load i13 %open_set_heap_y_V_addr_34" [assessment/toplevel.cpp:117]   --->   Operation 1205 'load' 'open_set_heap_y_V_load_30' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_100 : Operation 1206 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.11_ifconv"   --->   Operation 1206 'br' 'br_ln0' <Predicate = (!icmp_ln878_41)> <Delay = 1.58>
ST_100 : Operation 1207 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_10 = load i13 %open_set_heap_g_score_V_addr_33" [assessment/toplevel.cpp:115]   --->   Operation 1207 'load' 'open_set_heap_g_score_V_load_10' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_100 : Operation 1208 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_10, i4 %moves_node_g_score_V_addr_10" [assessment/toplevel.cpp:115]   --->   Operation 1208 'store' 'store_ln115' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_100 : Operation 1209 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_10 = load i13 %open_set_heap_x_V_addr_33" [assessment/toplevel.cpp:116]   --->   Operation 1209 'load' 'open_set_heap_x_V_load_10' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_100 : Operation 1210 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_10, i4 %moves_node_x_V_addr_10" [assessment/toplevel.cpp:116]   --->   Operation 1210 'store' 'store_ln116' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_100 : Operation 1211 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_10 = load i13 %open_set_heap_y_V_addr_33" [assessment/toplevel.cpp:117]   --->   Operation 1211 'load' 'open_set_heap_y_V_load_10' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_100 : Operation 1212 [1/1] (1.58ns)   --->   "%br_ln161 = br void %.preheader.11_ifconv" [assessment/toplevel.cpp:161]   --->   Operation 1212 'br' 'br_ln161' <Predicate = (icmp_ln878_41)> <Delay = 1.58>
ST_100 : Operation 1213 [1/1] (0.00ns)   --->   "%current_3_10_in_in = phi i16 %or_ln141_9, void, i16 %add_ln142_9, void" [assessment/toplevel.cpp:141]   --->   Operation 1213 'phi' 'current_3_10_in_in' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1214 [1/1] (0.00ns)   --->   "%trunc_ln117_2 = trunc i16 %current_3_10_in_in" [assessment/toplevel.cpp:117]   --->   Operation 1214 'trunc' 'trunc_ln117_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1215 [1/1] (2.32ns)   --->   "%store_ln158 = store i13 %trunc_ln117_1, i4 %moves_target_addr_10" [assessment/toplevel.cpp:158]   --->   Operation 1215 'store' 'store_ln158' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_100 : Operation 1216 [1/1] (0.00ns)   --->   "%shl_ln141 = shl i16 %current_3_10_in_in, i16 1" [assessment/toplevel.cpp:141]   --->   Operation 1216 'shl' 'shl_ln141' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1217 [1/1] (0.00ns)   --->   "%or_ln141_10 = or i16 %shl_ln141, i16 1" [assessment/toplevel.cpp:141]   --->   Operation 1217 'or' 'or_ln141_10' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln146_10 = zext i16 %or_ln141_10" [assessment/toplevel.cpp:146]   --->   Operation 1218 'zext' 'zext_ln146_10' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1219 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_35 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln146_10" [assessment/toplevel.cpp:146]   --->   Operation 1219 'getelementptr' 'open_set_heap_f_score_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1220 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_27 = load i13 %open_set_heap_f_score_V_addr_35" [assessment/toplevel.cpp:146]   --->   Operation 1220 'load' 'open_set_heap_f_score_V_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 101 <SV = 94> <Delay = 4.39>
ST_101 : Operation 1221 [1/1] (0.00ns)   --->   "%storemerge7_10 = phi i9 %open_set_heap_y_V_load_10, void, i9 %open_set_heap_y_V_load_30, void" [assessment/toplevel.cpp:117]   --->   Operation 1221 'phi' 'storemerge7_10' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1222 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %storemerge7_10, i4 %moves_node_y_V_addr_10" [assessment/toplevel.cpp:117]   --->   Operation 1222 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_101 : Operation 1223 [1/1] (2.07ns)   --->   "%add_ln142_10 = add i16 %shl_ln141, i16 2" [assessment/toplevel.cpp:142]   --->   Operation 1223 'add' 'add_ln142_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1224 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_27 = load i13 %open_set_heap_f_score_V_addr_35" [assessment/toplevel.cpp:146]   --->   Operation 1224 'load' 'open_set_heap_f_score_V_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_101 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln147_10 = zext i16 %add_ln142_10" [assessment/toplevel.cpp:147]   --->   Operation 1225 'zext' 'zext_ln147_10' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1226 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_36 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln147_10" [assessment/toplevel.cpp:147]   --->   Operation 1226 'getelementptr' 'open_set_heap_f_score_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1227 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_28 = load i13 %open_set_heap_f_score_V_addr_36" [assessment/toplevel.cpp:147]   --->   Operation 1227 'load' 'open_set_heap_f_score_V_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 102 <SV = 95> <Delay = 2.42>
ST_102 : Operation 1228 [1/1] (2.42ns)   --->   "%icmp_ln146_10 = icmp_ult  i16 %or_ln141_10, i16 %add_ln262" [assessment/toplevel.cpp:146]   --->   Operation 1228 'icmp' 'icmp_ln146_10' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1229 [1/1] (2.42ns)   --->   "%icmp_ln147_11 = icmp_ult  i16 %add_ln142_10, i16 %add_ln262" [assessment/toplevel.cpp:147]   --->   Operation 1229 'icmp' 'icmp_ln147_11' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1230 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_28 = load i13 %open_set_heap_f_score_V_addr_36" [assessment/toplevel.cpp:147]   --->   Operation 1230 'load' 'open_set_heap_f_score_V_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 103 <SV = 96> <Delay = 6.30>
ST_103 : Operation 1231 [1/1] (0.69ns)   --->   "%select_ln146_10 = select i1 %icmp_ln146_10, i11 %open_set_heap_f_score_V_load_27, i11 2047" [assessment/toplevel.cpp:146]   --->   Operation 1231 'select' 'select_ln146_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 1232 [1/1] (0.69ns)   --->   "%select_ln147_11 = select i1 %icmp_ln147_11, i11 %open_set_heap_f_score_V_load_28, i11 2047" [assessment/toplevel.cpp:147]   --->   Operation 1232 'select' 'select_ln147_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 1233 [1/1] (1.88ns)   --->   "%icmp_ln878_11 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln146_10"   --->   Operation 1233 'icmp' 'icmp_ln878_11' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1234 [1/1] (1.88ns)   --->   "%icmp_ln878_42 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln147_11"   --->   Operation 1234 'icmp' 'icmp_ln878_42' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1235 [1/1] (0.97ns)   --->   "%and_ln150_11 = and i1 %icmp_ln878_11, i1 %icmp_ln878_42" [assessment/toplevel.cpp:150]   --->   Operation 1235 'and' 'and_ln150_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1236 [1/1] (2.75ns)   --->   "%br_ln150 = br i1 %and_ln150_11, void, void %.loopexit" [assessment/toplevel.cpp:150]   --->   Operation 1236 'br' 'br_ln150' <Predicate = true> <Delay = 2.75>
ST_103 : Operation 1237 [1/1] (1.88ns)   --->   "%icmp_ln878_43 = icmp_ult  i11 %select_ln146_10, i11 %select_ln147_11"   --->   Operation 1237 'icmp' 'icmp_ln878_43' <Predicate = (!and_ln150_11)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1238 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln878_43, void, void" [assessment/toplevel.cpp:155]   --->   Operation 1238 'br' 'br_ln155' <Predicate = (!and_ln150_11)> <Delay = 0.00>
ST_103 : Operation 1239 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_28, i4 %moves_node_f_score_V_addr_11" [assessment/toplevel.cpp:114]   --->   Operation 1239 'store' 'store_ln114' <Predicate = (!and_ln150_11 & !icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_103 : Operation 1240 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_36 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln147_10" [assessment/toplevel.cpp:115]   --->   Operation 1240 'getelementptr' 'open_set_heap_g_score_V_addr_36' <Predicate = (!and_ln150_11 & !icmp_ln878_43)> <Delay = 0.00>
ST_103 : Operation 1241 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_27 = load i13 %open_set_heap_g_score_V_addr_36" [assessment/toplevel.cpp:115]   --->   Operation 1241 'load' 'open_set_heap_g_score_V_load_27' <Predicate = (!and_ln150_11 & !icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_103 : Operation 1242 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_36 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln147_10" [assessment/toplevel.cpp:116]   --->   Operation 1242 'getelementptr' 'open_set_heap_x_V_addr_36' <Predicate = (!and_ln150_11 & !icmp_ln878_43)> <Delay = 0.00>
ST_103 : Operation 1243 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_31 = load i13 %open_set_heap_x_V_addr_36" [assessment/toplevel.cpp:116]   --->   Operation 1243 'load' 'open_set_heap_x_V_load_31' <Predicate = (!and_ln150_11 & !icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_103 : Operation 1244 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_36 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln147_10" [assessment/toplevel.cpp:117]   --->   Operation 1244 'getelementptr' 'open_set_heap_y_V_addr_36' <Predicate = (!and_ln150_11 & !icmp_ln878_43)> <Delay = 0.00>
ST_103 : Operation 1245 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_31 = load i13 %open_set_heap_y_V_addr_36" [assessment/toplevel.cpp:117]   --->   Operation 1245 'load' 'open_set_heap_y_V_load_31' <Predicate = (!and_ln150_11 & !icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_103 : Operation 1246 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_27, i4 %moves_node_f_score_V_addr_11" [assessment/toplevel.cpp:114]   --->   Operation 1246 'store' 'store_ln114' <Predicate = (!and_ln150_11 & icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_103 : Operation 1247 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_35 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln146_10" [assessment/toplevel.cpp:115]   --->   Operation 1247 'getelementptr' 'open_set_heap_g_score_V_addr_35' <Predicate = (!and_ln150_11 & icmp_ln878_43)> <Delay = 0.00>
ST_103 : Operation 1248 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_11 = load i13 %open_set_heap_g_score_V_addr_35" [assessment/toplevel.cpp:115]   --->   Operation 1248 'load' 'open_set_heap_g_score_V_load_11' <Predicate = (!and_ln150_11 & icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_103 : Operation 1249 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_35 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln146_10" [assessment/toplevel.cpp:116]   --->   Operation 1249 'getelementptr' 'open_set_heap_x_V_addr_35' <Predicate = (!and_ln150_11 & icmp_ln878_43)> <Delay = 0.00>
ST_103 : Operation 1250 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_11 = load i13 %open_set_heap_x_V_addr_35" [assessment/toplevel.cpp:116]   --->   Operation 1250 'load' 'open_set_heap_x_V_load_11' <Predicate = (!and_ln150_11 & icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_103 : Operation 1251 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_35 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln146_10" [assessment/toplevel.cpp:117]   --->   Operation 1251 'getelementptr' 'open_set_heap_y_V_addr_35' <Predicate = (!and_ln150_11 & icmp_ln878_43)> <Delay = 0.00>
ST_103 : Operation 1252 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_11 = load i13 %open_set_heap_y_V_addr_35" [assessment/toplevel.cpp:117]   --->   Operation 1252 'load' 'open_set_heap_y_V_load_11' <Predicate = (!and_ln150_11 & icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 104 <SV = 97> <Delay = 4.64>
ST_104 : Operation 1253 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_27 = load i13 %open_set_heap_g_score_V_addr_36" [assessment/toplevel.cpp:115]   --->   Operation 1253 'load' 'open_set_heap_g_score_V_load_27' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_104 : Operation 1254 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_27, i4 %moves_node_g_score_V_addr_11" [assessment/toplevel.cpp:115]   --->   Operation 1254 'store' 'store_ln115' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_104 : Operation 1255 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_31 = load i13 %open_set_heap_x_V_addr_36" [assessment/toplevel.cpp:116]   --->   Operation 1255 'load' 'open_set_heap_x_V_load_31' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_104 : Operation 1256 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_31, i4 %moves_node_x_V_addr_11" [assessment/toplevel.cpp:116]   --->   Operation 1256 'store' 'store_ln116' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_104 : Operation 1257 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_31 = load i13 %open_set_heap_y_V_addr_36" [assessment/toplevel.cpp:117]   --->   Operation 1257 'load' 'open_set_heap_y_V_load_31' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_104 : Operation 1258 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.12_ifconv"   --->   Operation 1258 'br' 'br_ln0' <Predicate = (!icmp_ln878_43)> <Delay = 1.58>
ST_104 : Operation 1259 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_11 = load i13 %open_set_heap_g_score_V_addr_35" [assessment/toplevel.cpp:115]   --->   Operation 1259 'load' 'open_set_heap_g_score_V_load_11' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_104 : Operation 1260 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_11, i4 %moves_node_g_score_V_addr_11" [assessment/toplevel.cpp:115]   --->   Operation 1260 'store' 'store_ln115' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_104 : Operation 1261 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_11 = load i13 %open_set_heap_x_V_addr_35" [assessment/toplevel.cpp:116]   --->   Operation 1261 'load' 'open_set_heap_x_V_load_11' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_104 : Operation 1262 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_11, i4 %moves_node_x_V_addr_11" [assessment/toplevel.cpp:116]   --->   Operation 1262 'store' 'store_ln116' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_104 : Operation 1263 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_11 = load i13 %open_set_heap_y_V_addr_35" [assessment/toplevel.cpp:117]   --->   Operation 1263 'load' 'open_set_heap_y_V_load_11' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_104 : Operation 1264 [1/1] (1.58ns)   --->   "%br_ln161 = br void %.preheader.12_ifconv" [assessment/toplevel.cpp:161]   --->   Operation 1264 'br' 'br_ln161' <Predicate = (icmp_ln878_43)> <Delay = 1.58>
ST_104 : Operation 1265 [1/1] (0.00ns)   --->   "%current_3_11_in_in = phi i16 %or_ln141_10, void, i16 %add_ln142_10, void" [assessment/toplevel.cpp:141]   --->   Operation 1265 'phi' 'current_3_11_in_in' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1266 [1/1] (0.00ns)   --->   "%trunc_ln117_3 = trunc i16 %current_3_11_in_in" [assessment/toplevel.cpp:117]   --->   Operation 1266 'trunc' 'trunc_ln117_3' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1267 [1/1] (2.32ns)   --->   "%store_ln158 = store i13 %trunc_ln117_2, i4 %moves_target_addr_11" [assessment/toplevel.cpp:158]   --->   Operation 1267 'store' 'store_ln158' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_104 : Operation 1268 [1/1] (0.00ns)   --->   "%shl_ln141_10 = shl i16 %current_3_11_in_in, i16 1" [assessment/toplevel.cpp:141]   --->   Operation 1268 'shl' 'shl_ln141_10' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1269 [1/1] (0.00ns)   --->   "%or_ln141_11 = or i16 %shl_ln141_10, i16 1" [assessment/toplevel.cpp:141]   --->   Operation 1269 'or' 'or_ln141_11' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1270 [1/1] (2.07ns)   --->   "%add_ln142_11 = add i16 %shl_ln141_10, i16 2" [assessment/toplevel.cpp:142]   --->   Operation 1270 'add' 'add_ln142_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1271 [1/1] (0.00ns)   --->   "%zext_ln146_11 = zext i16 %or_ln141_11" [assessment/toplevel.cpp:146]   --->   Operation 1271 'zext' 'zext_ln146_11' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1272 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_37 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln146_11" [assessment/toplevel.cpp:146]   --->   Operation 1272 'getelementptr' 'open_set_heap_f_score_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1273 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_29 = load i13 %open_set_heap_f_score_V_addr_37" [assessment/toplevel.cpp:146]   --->   Operation 1273 'load' 'open_set_heap_f_score_V_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 105 <SV = 98> <Delay = 2.32>
ST_105 : Operation 1274 [1/1] (0.00ns)   --->   "%storemerge7_11 = phi i9 %open_set_heap_y_V_load_11, void, i9 %open_set_heap_y_V_load_31, void" [assessment/toplevel.cpp:117]   --->   Operation 1274 'phi' 'storemerge7_11' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1275 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %storemerge7_11, i4 %moves_node_y_V_addr_11" [assessment/toplevel.cpp:117]   --->   Operation 1275 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_105 : Operation 1276 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_29 = load i13 %open_set_heap_f_score_V_addr_37" [assessment/toplevel.cpp:146]   --->   Operation 1276 'load' 'open_set_heap_f_score_V_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_105 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln147_11 = zext i16 %add_ln142_11" [assessment/toplevel.cpp:147]   --->   Operation 1277 'zext' 'zext_ln147_11' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1278 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_38 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln147_11" [assessment/toplevel.cpp:147]   --->   Operation 1278 'getelementptr' 'open_set_heap_f_score_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1279 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_30 = load i13 %open_set_heap_f_score_V_addr_38" [assessment/toplevel.cpp:147]   --->   Operation 1279 'load' 'open_set_heap_f_score_V_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 106 <SV = 99> <Delay = 2.42>
ST_106 : Operation 1280 [1/1] (2.42ns)   --->   "%icmp_ln146_11 = icmp_ult  i16 %or_ln141_11, i16 %add_ln262" [assessment/toplevel.cpp:146]   --->   Operation 1280 'icmp' 'icmp_ln146_11' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1281 [1/1] (2.42ns)   --->   "%icmp_ln147_12 = icmp_ult  i16 %add_ln142_11, i16 %add_ln262" [assessment/toplevel.cpp:147]   --->   Operation 1281 'icmp' 'icmp_ln147_12' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1282 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_30 = load i13 %open_set_heap_f_score_V_addr_38" [assessment/toplevel.cpp:147]   --->   Operation 1282 'load' 'open_set_heap_f_score_V_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 107 <SV = 100> <Delay = 6.30>
ST_107 : Operation 1283 [1/1] (0.69ns)   --->   "%select_ln146_11 = select i1 %icmp_ln146_11, i11 %open_set_heap_f_score_V_load_29, i11 2047" [assessment/toplevel.cpp:146]   --->   Operation 1283 'select' 'select_ln146_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 1284 [1/1] (0.69ns)   --->   "%select_ln147_12 = select i1 %icmp_ln147_12, i11 %open_set_heap_f_score_V_load_30, i11 2047" [assessment/toplevel.cpp:147]   --->   Operation 1284 'select' 'select_ln147_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 1285 [1/1] (1.88ns)   --->   "%icmp_ln878_12 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln146_11"   --->   Operation 1285 'icmp' 'icmp_ln878_12' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1286 [1/1] (1.88ns)   --->   "%icmp_ln878_44 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln147_12"   --->   Operation 1286 'icmp' 'icmp_ln878_44' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1287 [1/1] (0.97ns)   --->   "%and_ln150_12 = and i1 %icmp_ln878_12, i1 %icmp_ln878_44" [assessment/toplevel.cpp:150]   --->   Operation 1287 'and' 'and_ln150_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1288 [1/1] (2.75ns)   --->   "%br_ln150 = br i1 %and_ln150_12, void, void %.loopexit" [assessment/toplevel.cpp:150]   --->   Operation 1288 'br' 'br_ln150' <Predicate = true> <Delay = 2.75>
ST_107 : Operation 1289 [1/1] (1.88ns)   --->   "%icmp_ln878_45 = icmp_ult  i11 %select_ln146_11, i11 %select_ln147_12"   --->   Operation 1289 'icmp' 'icmp_ln878_45' <Predicate = (!and_ln150_12)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1290 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln878_45, void, void" [assessment/toplevel.cpp:155]   --->   Operation 1290 'br' 'br_ln155' <Predicate = (!and_ln150_12)> <Delay = 0.00>
ST_107 : Operation 1291 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_30, i4 %moves_node_f_score_V_addr_12" [assessment/toplevel.cpp:114]   --->   Operation 1291 'store' 'store_ln114' <Predicate = (!and_ln150_12 & !icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_107 : Operation 1292 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_38 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln147_11" [assessment/toplevel.cpp:115]   --->   Operation 1292 'getelementptr' 'open_set_heap_g_score_V_addr_38' <Predicate = (!and_ln150_12 & !icmp_ln878_45)> <Delay = 0.00>
ST_107 : Operation 1293 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_28 = load i13 %open_set_heap_g_score_V_addr_38" [assessment/toplevel.cpp:115]   --->   Operation 1293 'load' 'open_set_heap_g_score_V_load_28' <Predicate = (!and_ln150_12 & !icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_107 : Operation 1294 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_38 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln147_11" [assessment/toplevel.cpp:116]   --->   Operation 1294 'getelementptr' 'open_set_heap_x_V_addr_38' <Predicate = (!and_ln150_12 & !icmp_ln878_45)> <Delay = 0.00>
ST_107 : Operation 1295 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_32 = load i13 %open_set_heap_x_V_addr_38" [assessment/toplevel.cpp:116]   --->   Operation 1295 'load' 'open_set_heap_x_V_load_32' <Predicate = (!and_ln150_12 & !icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_107 : Operation 1296 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_38 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln147_11" [assessment/toplevel.cpp:117]   --->   Operation 1296 'getelementptr' 'open_set_heap_y_V_addr_38' <Predicate = (!and_ln150_12 & !icmp_ln878_45)> <Delay = 0.00>
ST_107 : Operation 1297 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_32 = load i13 %open_set_heap_y_V_addr_38" [assessment/toplevel.cpp:117]   --->   Operation 1297 'load' 'open_set_heap_y_V_load_32' <Predicate = (!and_ln150_12 & !icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_107 : Operation 1298 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_29, i4 %moves_node_f_score_V_addr_12" [assessment/toplevel.cpp:114]   --->   Operation 1298 'store' 'store_ln114' <Predicate = (!and_ln150_12 & icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_107 : Operation 1299 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_37 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln146_11" [assessment/toplevel.cpp:115]   --->   Operation 1299 'getelementptr' 'open_set_heap_g_score_V_addr_37' <Predicate = (!and_ln150_12 & icmp_ln878_45)> <Delay = 0.00>
ST_107 : Operation 1300 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_12 = load i13 %open_set_heap_g_score_V_addr_37" [assessment/toplevel.cpp:115]   --->   Operation 1300 'load' 'open_set_heap_g_score_V_load_12' <Predicate = (!and_ln150_12 & icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_107 : Operation 1301 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_37 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln146_11" [assessment/toplevel.cpp:116]   --->   Operation 1301 'getelementptr' 'open_set_heap_x_V_addr_37' <Predicate = (!and_ln150_12 & icmp_ln878_45)> <Delay = 0.00>
ST_107 : Operation 1302 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_12 = load i13 %open_set_heap_x_V_addr_37" [assessment/toplevel.cpp:116]   --->   Operation 1302 'load' 'open_set_heap_x_V_load_12' <Predicate = (!and_ln150_12 & icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_107 : Operation 1303 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_37 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln146_11" [assessment/toplevel.cpp:117]   --->   Operation 1303 'getelementptr' 'open_set_heap_y_V_addr_37' <Predicate = (!and_ln150_12 & icmp_ln878_45)> <Delay = 0.00>
ST_107 : Operation 1304 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_12 = load i13 %open_set_heap_y_V_addr_37" [assessment/toplevel.cpp:117]   --->   Operation 1304 'load' 'open_set_heap_y_V_load_12' <Predicate = (!and_ln150_12 & icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 108 <SV = 101> <Delay = 4.64>
ST_108 : Operation 1305 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_28 = load i13 %open_set_heap_g_score_V_addr_38" [assessment/toplevel.cpp:115]   --->   Operation 1305 'load' 'open_set_heap_g_score_V_load_28' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_108 : Operation 1306 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_28, i4 %moves_node_g_score_V_addr_12" [assessment/toplevel.cpp:115]   --->   Operation 1306 'store' 'store_ln115' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_108 : Operation 1307 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_32 = load i13 %open_set_heap_x_V_addr_38" [assessment/toplevel.cpp:116]   --->   Operation 1307 'load' 'open_set_heap_x_V_load_32' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_108 : Operation 1308 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_32, i4 %moves_node_x_V_addr_12" [assessment/toplevel.cpp:116]   --->   Operation 1308 'store' 'store_ln116' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_108 : Operation 1309 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_32 = load i13 %open_set_heap_y_V_addr_38" [assessment/toplevel.cpp:117]   --->   Operation 1309 'load' 'open_set_heap_y_V_load_32' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_108 : Operation 1310 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.13_ifconv"   --->   Operation 1310 'br' 'br_ln0' <Predicate = (!icmp_ln878_45)> <Delay = 1.58>
ST_108 : Operation 1311 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_12 = load i13 %open_set_heap_g_score_V_addr_37" [assessment/toplevel.cpp:115]   --->   Operation 1311 'load' 'open_set_heap_g_score_V_load_12' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_108 : Operation 1312 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_12, i4 %moves_node_g_score_V_addr_12" [assessment/toplevel.cpp:115]   --->   Operation 1312 'store' 'store_ln115' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_108 : Operation 1313 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_12 = load i13 %open_set_heap_x_V_addr_37" [assessment/toplevel.cpp:116]   --->   Operation 1313 'load' 'open_set_heap_x_V_load_12' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_108 : Operation 1314 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_12, i4 %moves_node_x_V_addr_12" [assessment/toplevel.cpp:116]   --->   Operation 1314 'store' 'store_ln116' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_108 : Operation 1315 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_12 = load i13 %open_set_heap_y_V_addr_37" [assessment/toplevel.cpp:117]   --->   Operation 1315 'load' 'open_set_heap_y_V_load_12' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_108 : Operation 1316 [1/1] (1.58ns)   --->   "%br_ln161 = br void %.preheader.13_ifconv" [assessment/toplevel.cpp:161]   --->   Operation 1316 'br' 'br_ln161' <Predicate = (icmp_ln878_45)> <Delay = 1.58>
ST_108 : Operation 1317 [1/1] (0.00ns)   --->   "%current_3_12_in_in = phi i16 %or_ln141_11, void, i16 %add_ln142_11, void" [assessment/toplevel.cpp:141]   --->   Operation 1317 'phi' 'current_3_12_in_in' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1318 [1/1] (0.00ns)   --->   "%trunc_ln117_4 = trunc i16 %current_3_12_in_in" [assessment/toplevel.cpp:117]   --->   Operation 1318 'trunc' 'trunc_ln117_4' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1319 [1/1] (2.32ns)   --->   "%store_ln158 = store i13 %trunc_ln117_3, i4 %moves_target_addr_12" [assessment/toplevel.cpp:158]   --->   Operation 1319 'store' 'store_ln158' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_108 : Operation 1320 [1/1] (0.00ns)   --->   "%shl_ln141_11 = shl i16 %current_3_12_in_in, i16 1" [assessment/toplevel.cpp:141]   --->   Operation 1320 'shl' 'shl_ln141_11' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1321 [1/1] (0.00ns)   --->   "%or_ln141_12 = or i16 %shl_ln141_11, i16 1" [assessment/toplevel.cpp:141]   --->   Operation 1321 'or' 'or_ln141_12' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1322 [1/1] (2.07ns)   --->   "%add_ln142_12 = add i16 %shl_ln141_11, i16 2" [assessment/toplevel.cpp:142]   --->   Operation 1322 'add' 'add_ln142_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1323 [1/1] (0.00ns)   --->   "%zext_ln146_12 = zext i16 %or_ln141_12" [assessment/toplevel.cpp:146]   --->   Operation 1323 'zext' 'zext_ln146_12' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1324 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_39 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln146_12" [assessment/toplevel.cpp:146]   --->   Operation 1324 'getelementptr' 'open_set_heap_f_score_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1325 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_31 = load i13 %open_set_heap_f_score_V_addr_39" [assessment/toplevel.cpp:146]   --->   Operation 1325 'load' 'open_set_heap_f_score_V_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 109 <SV = 102> <Delay = 2.32>
ST_109 : Operation 1326 [1/1] (0.00ns)   --->   "%storemerge7_12 = phi i9 %open_set_heap_y_V_load_12, void, i9 %open_set_heap_y_V_load_32, void" [assessment/toplevel.cpp:117]   --->   Operation 1326 'phi' 'storemerge7_12' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1327 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %storemerge7_12, i4 %moves_node_y_V_addr_12" [assessment/toplevel.cpp:117]   --->   Operation 1327 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_109 : Operation 1328 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_31 = load i13 %open_set_heap_f_score_V_addr_39" [assessment/toplevel.cpp:146]   --->   Operation 1328 'load' 'open_set_heap_f_score_V_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_109 : Operation 1329 [1/1] (0.00ns)   --->   "%zext_ln147_12 = zext i16 %add_ln142_12" [assessment/toplevel.cpp:147]   --->   Operation 1329 'zext' 'zext_ln147_12' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1330 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_40 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln147_12" [assessment/toplevel.cpp:147]   --->   Operation 1330 'getelementptr' 'open_set_heap_f_score_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1331 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_32 = load i13 %open_set_heap_f_score_V_addr_40" [assessment/toplevel.cpp:147]   --->   Operation 1331 'load' 'open_set_heap_f_score_V_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 110 <SV = 103> <Delay = 2.42>
ST_110 : Operation 1332 [1/1] (2.42ns)   --->   "%icmp_ln146_12 = icmp_ult  i16 %or_ln141_12, i16 %add_ln262" [assessment/toplevel.cpp:146]   --->   Operation 1332 'icmp' 'icmp_ln146_12' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1333 [1/1] (2.42ns)   --->   "%icmp_ln147_13 = icmp_ult  i16 %add_ln142_12, i16 %add_ln262" [assessment/toplevel.cpp:147]   --->   Operation 1333 'icmp' 'icmp_ln147_13' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1334 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_32 = load i13 %open_set_heap_f_score_V_addr_40" [assessment/toplevel.cpp:147]   --->   Operation 1334 'load' 'open_set_heap_f_score_V_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 111 <SV = 104> <Delay = 6.30>
ST_111 : Operation 1335 [1/1] (0.69ns)   --->   "%select_ln146_12 = select i1 %icmp_ln146_12, i11 %open_set_heap_f_score_V_load_31, i11 2047" [assessment/toplevel.cpp:146]   --->   Operation 1335 'select' 'select_ln146_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 1336 [1/1] (0.69ns)   --->   "%select_ln147_13 = select i1 %icmp_ln147_13, i11 %open_set_heap_f_score_V_load_32, i11 2047" [assessment/toplevel.cpp:147]   --->   Operation 1336 'select' 'select_ln147_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 1337 [1/1] (1.88ns)   --->   "%icmp_ln878_13 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln146_12"   --->   Operation 1337 'icmp' 'icmp_ln878_13' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1338 [1/1] (1.88ns)   --->   "%icmp_ln878_46 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln147_13"   --->   Operation 1338 'icmp' 'icmp_ln878_46' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1339 [1/1] (0.97ns)   --->   "%and_ln150_13 = and i1 %icmp_ln878_13, i1 %icmp_ln878_46" [assessment/toplevel.cpp:150]   --->   Operation 1339 'and' 'and_ln150_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1340 [1/1] (2.75ns)   --->   "%br_ln150 = br i1 %and_ln150_13, void, void %.loopexit" [assessment/toplevel.cpp:150]   --->   Operation 1340 'br' 'br_ln150' <Predicate = true> <Delay = 2.75>
ST_111 : Operation 1341 [1/1] (1.88ns)   --->   "%icmp_ln878_47 = icmp_ult  i11 %select_ln146_12, i11 %select_ln147_13"   --->   Operation 1341 'icmp' 'icmp_ln878_47' <Predicate = (!and_ln150_13)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1342 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln878_47, void, void" [assessment/toplevel.cpp:155]   --->   Operation 1342 'br' 'br_ln155' <Predicate = (!and_ln150_13)> <Delay = 0.00>
ST_111 : Operation 1343 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_32, i4 %moves_node_f_score_V_addr_13" [assessment/toplevel.cpp:114]   --->   Operation 1343 'store' 'store_ln114' <Predicate = (!and_ln150_13 & !icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_111 : Operation 1344 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_40 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln147_12" [assessment/toplevel.cpp:115]   --->   Operation 1344 'getelementptr' 'open_set_heap_g_score_V_addr_40' <Predicate = (!and_ln150_13 & !icmp_ln878_47)> <Delay = 0.00>
ST_111 : Operation 1345 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_29 = load i13 %open_set_heap_g_score_V_addr_40" [assessment/toplevel.cpp:115]   --->   Operation 1345 'load' 'open_set_heap_g_score_V_load_29' <Predicate = (!and_ln150_13 & !icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_111 : Operation 1346 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_40 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln147_12" [assessment/toplevel.cpp:116]   --->   Operation 1346 'getelementptr' 'open_set_heap_x_V_addr_40' <Predicate = (!and_ln150_13 & !icmp_ln878_47)> <Delay = 0.00>
ST_111 : Operation 1347 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_33 = load i13 %open_set_heap_x_V_addr_40" [assessment/toplevel.cpp:116]   --->   Operation 1347 'load' 'open_set_heap_x_V_load_33' <Predicate = (!and_ln150_13 & !icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_111 : Operation 1348 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_40 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln147_12" [assessment/toplevel.cpp:117]   --->   Operation 1348 'getelementptr' 'open_set_heap_y_V_addr_40' <Predicate = (!and_ln150_13 & !icmp_ln878_47)> <Delay = 0.00>
ST_111 : Operation 1349 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_33 = load i13 %open_set_heap_y_V_addr_40" [assessment/toplevel.cpp:117]   --->   Operation 1349 'load' 'open_set_heap_y_V_load_33' <Predicate = (!and_ln150_13 & !icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_111 : Operation 1350 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_31, i4 %moves_node_f_score_V_addr_13" [assessment/toplevel.cpp:114]   --->   Operation 1350 'store' 'store_ln114' <Predicate = (!and_ln150_13 & icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_111 : Operation 1351 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_39 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln146_12" [assessment/toplevel.cpp:115]   --->   Operation 1351 'getelementptr' 'open_set_heap_g_score_V_addr_39' <Predicate = (!and_ln150_13 & icmp_ln878_47)> <Delay = 0.00>
ST_111 : Operation 1352 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_13 = load i13 %open_set_heap_g_score_V_addr_39" [assessment/toplevel.cpp:115]   --->   Operation 1352 'load' 'open_set_heap_g_score_V_load_13' <Predicate = (!and_ln150_13 & icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_111 : Operation 1353 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_39 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln146_12" [assessment/toplevel.cpp:116]   --->   Operation 1353 'getelementptr' 'open_set_heap_x_V_addr_39' <Predicate = (!and_ln150_13 & icmp_ln878_47)> <Delay = 0.00>
ST_111 : Operation 1354 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_13 = load i13 %open_set_heap_x_V_addr_39" [assessment/toplevel.cpp:116]   --->   Operation 1354 'load' 'open_set_heap_x_V_load_13' <Predicate = (!and_ln150_13 & icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_111 : Operation 1355 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_39 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln146_12" [assessment/toplevel.cpp:117]   --->   Operation 1355 'getelementptr' 'open_set_heap_y_V_addr_39' <Predicate = (!and_ln150_13 & icmp_ln878_47)> <Delay = 0.00>
ST_111 : Operation 1356 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_13 = load i13 %open_set_heap_y_V_addr_39" [assessment/toplevel.cpp:117]   --->   Operation 1356 'load' 'open_set_heap_y_V_load_13' <Predicate = (!and_ln150_13 & icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 112 <SV = 105> <Delay = 4.64>
ST_112 : Operation 1357 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_29 = load i13 %open_set_heap_g_score_V_addr_40" [assessment/toplevel.cpp:115]   --->   Operation 1357 'load' 'open_set_heap_g_score_V_load_29' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_112 : Operation 1358 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_29, i4 %moves_node_g_score_V_addr_13" [assessment/toplevel.cpp:115]   --->   Operation 1358 'store' 'store_ln115' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_112 : Operation 1359 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_33 = load i13 %open_set_heap_x_V_addr_40" [assessment/toplevel.cpp:116]   --->   Operation 1359 'load' 'open_set_heap_x_V_load_33' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_112 : Operation 1360 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_33, i4 %moves_node_x_V_addr_13" [assessment/toplevel.cpp:116]   --->   Operation 1360 'store' 'store_ln116' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_112 : Operation 1361 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_33 = load i13 %open_set_heap_y_V_addr_40" [assessment/toplevel.cpp:117]   --->   Operation 1361 'load' 'open_set_heap_y_V_load_33' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_112 : Operation 1362 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.14_ifconv"   --->   Operation 1362 'br' 'br_ln0' <Predicate = (!icmp_ln878_47)> <Delay = 1.58>
ST_112 : Operation 1363 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_13 = load i13 %open_set_heap_g_score_V_addr_39" [assessment/toplevel.cpp:115]   --->   Operation 1363 'load' 'open_set_heap_g_score_V_load_13' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_112 : Operation 1364 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_13, i4 %moves_node_g_score_V_addr_13" [assessment/toplevel.cpp:115]   --->   Operation 1364 'store' 'store_ln115' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_112 : Operation 1365 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_13 = load i13 %open_set_heap_x_V_addr_39" [assessment/toplevel.cpp:116]   --->   Operation 1365 'load' 'open_set_heap_x_V_load_13' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_112 : Operation 1366 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_13, i4 %moves_node_x_V_addr_13" [assessment/toplevel.cpp:116]   --->   Operation 1366 'store' 'store_ln116' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_112 : Operation 1367 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_13 = load i13 %open_set_heap_y_V_addr_39" [assessment/toplevel.cpp:117]   --->   Operation 1367 'load' 'open_set_heap_y_V_load_13' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_112 : Operation 1368 [1/1] (1.58ns)   --->   "%br_ln161 = br void %.preheader.14_ifconv" [assessment/toplevel.cpp:161]   --->   Operation 1368 'br' 'br_ln161' <Predicate = (icmp_ln878_47)> <Delay = 1.58>
ST_112 : Operation 1369 [1/1] (0.00ns)   --->   "%current_3_13_in_in = phi i16 %or_ln141_12, void, i16 %add_ln142_12, void" [assessment/toplevel.cpp:141]   --->   Operation 1369 'phi' 'current_3_13_in_in' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1370 [1/1] (0.00ns)   --->   "%trunc_ln117_5 = trunc i16 %current_3_13_in_in" [assessment/toplevel.cpp:117]   --->   Operation 1370 'trunc' 'trunc_ln117_5' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1371 [1/1] (2.32ns)   --->   "%store_ln158 = store i13 %trunc_ln117_4, i4 %moves_target_addr_13" [assessment/toplevel.cpp:158]   --->   Operation 1371 'store' 'store_ln158' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_112 : Operation 1372 [1/1] (0.00ns)   --->   "%shl_ln141_12 = shl i16 %current_3_13_in_in, i16 1" [assessment/toplevel.cpp:141]   --->   Operation 1372 'shl' 'shl_ln141_12' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1373 [1/1] (0.00ns)   --->   "%or_ln141_13 = or i16 %shl_ln141_12, i16 1" [assessment/toplevel.cpp:141]   --->   Operation 1373 'or' 'or_ln141_13' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1374 [1/1] (2.07ns)   --->   "%add_ln142_13 = add i16 %shl_ln141_12, i16 2" [assessment/toplevel.cpp:142]   --->   Operation 1374 'add' 'add_ln142_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1375 [1/1] (0.00ns)   --->   "%zext_ln146_13 = zext i16 %or_ln141_13" [assessment/toplevel.cpp:146]   --->   Operation 1375 'zext' 'zext_ln146_13' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1376 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_41 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln146_13" [assessment/toplevel.cpp:146]   --->   Operation 1376 'getelementptr' 'open_set_heap_f_score_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1377 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_33 = load i13 %open_set_heap_f_score_V_addr_41" [assessment/toplevel.cpp:146]   --->   Operation 1377 'load' 'open_set_heap_f_score_V_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 113 <SV = 106> <Delay = 2.32>
ST_113 : Operation 1378 [1/1] (0.00ns)   --->   "%storemerge7_13 = phi i9 %open_set_heap_y_V_load_13, void, i9 %open_set_heap_y_V_load_33, void" [assessment/toplevel.cpp:117]   --->   Operation 1378 'phi' 'storemerge7_13' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1379 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %storemerge7_13, i4 %moves_node_y_V_addr_13" [assessment/toplevel.cpp:117]   --->   Operation 1379 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_113 : Operation 1380 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_33 = load i13 %open_set_heap_f_score_V_addr_41" [assessment/toplevel.cpp:146]   --->   Operation 1380 'load' 'open_set_heap_f_score_V_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_113 : Operation 1381 [1/1] (0.00ns)   --->   "%zext_ln147_13 = zext i16 %add_ln142_13" [assessment/toplevel.cpp:147]   --->   Operation 1381 'zext' 'zext_ln147_13' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1382 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_42 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln147_13" [assessment/toplevel.cpp:147]   --->   Operation 1382 'getelementptr' 'open_set_heap_f_score_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1383 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_34 = load i13 %open_set_heap_f_score_V_addr_42" [assessment/toplevel.cpp:147]   --->   Operation 1383 'load' 'open_set_heap_f_score_V_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 114 <SV = 107> <Delay = 2.42>
ST_114 : Operation 1384 [1/1] (2.42ns)   --->   "%icmp_ln146_13 = icmp_ult  i16 %or_ln141_13, i16 %add_ln262" [assessment/toplevel.cpp:146]   --->   Operation 1384 'icmp' 'icmp_ln146_13' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1385 [1/1] (2.42ns)   --->   "%icmp_ln147_14 = icmp_ult  i16 %add_ln142_13, i16 %add_ln262" [assessment/toplevel.cpp:147]   --->   Operation 1385 'icmp' 'icmp_ln147_14' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1386 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_34 = load i13 %open_set_heap_f_score_V_addr_42" [assessment/toplevel.cpp:147]   --->   Operation 1386 'load' 'open_set_heap_f_score_V_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 115 <SV = 108> <Delay = 6.30>
ST_115 : Operation 1387 [1/1] (0.69ns)   --->   "%select_ln146_13 = select i1 %icmp_ln146_13, i11 %open_set_heap_f_score_V_load_33, i11 2047" [assessment/toplevel.cpp:146]   --->   Operation 1387 'select' 'select_ln146_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1388 [1/1] (0.69ns)   --->   "%select_ln147_14 = select i1 %icmp_ln147_14, i11 %open_set_heap_f_score_V_load_34, i11 2047" [assessment/toplevel.cpp:147]   --->   Operation 1388 'select' 'select_ln147_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1389 [1/1] (1.88ns)   --->   "%icmp_ln878_14 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln146_13"   --->   Operation 1389 'icmp' 'icmp_ln878_14' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1390 [1/1] (1.88ns)   --->   "%icmp_ln878_48 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln147_14"   --->   Operation 1390 'icmp' 'icmp_ln878_48' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1391 [1/1] (0.97ns)   --->   "%and_ln150_14 = and i1 %icmp_ln878_14, i1 %icmp_ln878_48" [assessment/toplevel.cpp:150]   --->   Operation 1391 'and' 'and_ln150_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1392 [1/1] (2.75ns)   --->   "%br_ln150 = br i1 %and_ln150_14, void, void %.loopexit" [assessment/toplevel.cpp:150]   --->   Operation 1392 'br' 'br_ln150' <Predicate = true> <Delay = 2.75>
ST_115 : Operation 1393 [1/1] (1.88ns)   --->   "%icmp_ln878_49 = icmp_ult  i11 %select_ln146_13, i11 %select_ln147_14"   --->   Operation 1393 'icmp' 'icmp_ln878_49' <Predicate = (!and_ln150_14)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1394 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln878_49, void, void" [assessment/toplevel.cpp:155]   --->   Operation 1394 'br' 'br_ln155' <Predicate = (!and_ln150_14)> <Delay = 0.00>
ST_115 : Operation 1395 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_34, i4 %moves_node_f_score_V_addr_14" [assessment/toplevel.cpp:114]   --->   Operation 1395 'store' 'store_ln114' <Predicate = (!and_ln150_14 & !icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_115 : Operation 1396 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_42 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln147_13" [assessment/toplevel.cpp:115]   --->   Operation 1396 'getelementptr' 'open_set_heap_g_score_V_addr_42' <Predicate = (!and_ln150_14 & !icmp_ln878_49)> <Delay = 0.00>
ST_115 : Operation 1397 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_30 = load i13 %open_set_heap_g_score_V_addr_42" [assessment/toplevel.cpp:115]   --->   Operation 1397 'load' 'open_set_heap_g_score_V_load_30' <Predicate = (!and_ln150_14 & !icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_115 : Operation 1398 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_42 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln147_13" [assessment/toplevel.cpp:116]   --->   Operation 1398 'getelementptr' 'open_set_heap_x_V_addr_42' <Predicate = (!and_ln150_14 & !icmp_ln878_49)> <Delay = 0.00>
ST_115 : Operation 1399 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_34 = load i13 %open_set_heap_x_V_addr_42" [assessment/toplevel.cpp:116]   --->   Operation 1399 'load' 'open_set_heap_x_V_load_34' <Predicate = (!and_ln150_14 & !icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_115 : Operation 1400 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_42 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln147_13" [assessment/toplevel.cpp:117]   --->   Operation 1400 'getelementptr' 'open_set_heap_y_V_addr_42' <Predicate = (!and_ln150_14 & !icmp_ln878_49)> <Delay = 0.00>
ST_115 : Operation 1401 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_34 = load i13 %open_set_heap_y_V_addr_42" [assessment/toplevel.cpp:117]   --->   Operation 1401 'load' 'open_set_heap_y_V_load_34' <Predicate = (!and_ln150_14 & !icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_115 : Operation 1402 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_33, i4 %moves_node_f_score_V_addr_14" [assessment/toplevel.cpp:114]   --->   Operation 1402 'store' 'store_ln114' <Predicate = (!and_ln150_14 & icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_115 : Operation 1403 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_41 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln146_13" [assessment/toplevel.cpp:115]   --->   Operation 1403 'getelementptr' 'open_set_heap_g_score_V_addr_41' <Predicate = (!and_ln150_14 & icmp_ln878_49)> <Delay = 0.00>
ST_115 : Operation 1404 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_14 = load i13 %open_set_heap_g_score_V_addr_41" [assessment/toplevel.cpp:115]   --->   Operation 1404 'load' 'open_set_heap_g_score_V_load_14' <Predicate = (!and_ln150_14 & icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_115 : Operation 1405 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_41 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln146_13" [assessment/toplevel.cpp:116]   --->   Operation 1405 'getelementptr' 'open_set_heap_x_V_addr_41' <Predicate = (!and_ln150_14 & icmp_ln878_49)> <Delay = 0.00>
ST_115 : Operation 1406 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_14 = load i13 %open_set_heap_x_V_addr_41" [assessment/toplevel.cpp:116]   --->   Operation 1406 'load' 'open_set_heap_x_V_load_14' <Predicate = (!and_ln150_14 & icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_115 : Operation 1407 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_41 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln146_13" [assessment/toplevel.cpp:117]   --->   Operation 1407 'getelementptr' 'open_set_heap_y_V_addr_41' <Predicate = (!and_ln150_14 & icmp_ln878_49)> <Delay = 0.00>
ST_115 : Operation 1408 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_14 = load i13 %open_set_heap_y_V_addr_41" [assessment/toplevel.cpp:117]   --->   Operation 1408 'load' 'open_set_heap_y_V_load_14' <Predicate = (!and_ln150_14 & icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 116 <SV = 109> <Delay = 4.64>
ST_116 : Operation 1409 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_30 = load i13 %open_set_heap_g_score_V_addr_42" [assessment/toplevel.cpp:115]   --->   Operation 1409 'load' 'open_set_heap_g_score_V_load_30' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_116 : Operation 1410 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_30, i4 %moves_node_g_score_V_addr_14" [assessment/toplevel.cpp:115]   --->   Operation 1410 'store' 'store_ln115' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_116 : Operation 1411 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_34 = load i13 %open_set_heap_x_V_addr_42" [assessment/toplevel.cpp:116]   --->   Operation 1411 'load' 'open_set_heap_x_V_load_34' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_116 : Operation 1412 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_34, i4 %moves_node_x_V_addr_14" [assessment/toplevel.cpp:116]   --->   Operation 1412 'store' 'store_ln116' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_116 : Operation 1413 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_34 = load i13 %open_set_heap_y_V_addr_42" [assessment/toplevel.cpp:117]   --->   Operation 1413 'load' 'open_set_heap_y_V_load_34' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_116 : Operation 1414 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.15_ifconv"   --->   Operation 1414 'br' 'br_ln0' <Predicate = (!icmp_ln878_49)> <Delay = 1.58>
ST_116 : Operation 1415 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_14 = load i13 %open_set_heap_g_score_V_addr_41" [assessment/toplevel.cpp:115]   --->   Operation 1415 'load' 'open_set_heap_g_score_V_load_14' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_116 : Operation 1416 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_14, i4 %moves_node_g_score_V_addr_14" [assessment/toplevel.cpp:115]   --->   Operation 1416 'store' 'store_ln115' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_116 : Operation 1417 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_14 = load i13 %open_set_heap_x_V_addr_41" [assessment/toplevel.cpp:116]   --->   Operation 1417 'load' 'open_set_heap_x_V_load_14' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_116 : Operation 1418 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_14, i4 %moves_node_x_V_addr_14" [assessment/toplevel.cpp:116]   --->   Operation 1418 'store' 'store_ln116' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_116 : Operation 1419 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_14 = load i13 %open_set_heap_y_V_addr_41" [assessment/toplevel.cpp:117]   --->   Operation 1419 'load' 'open_set_heap_y_V_load_14' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_116 : Operation 1420 [1/1] (1.58ns)   --->   "%br_ln161 = br void %.preheader.15_ifconv" [assessment/toplevel.cpp:161]   --->   Operation 1420 'br' 'br_ln161' <Predicate = (icmp_ln878_49)> <Delay = 1.58>
ST_116 : Operation 1421 [1/1] (0.00ns)   --->   "%current_3_14_in_in = phi i16 %or_ln141_13, void, i16 %add_ln142_13, void" [assessment/toplevel.cpp:141]   --->   Operation 1421 'phi' 'current_3_14_in_in' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1422 [1/1] (0.00ns)   --->   "%trunc_ln117_6 = trunc i16 %current_3_14_in_in" [assessment/toplevel.cpp:117]   --->   Operation 1422 'trunc' 'trunc_ln117_6' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1423 [1/1] (2.32ns)   --->   "%store_ln158 = store i13 %trunc_ln117_5, i4 %moves_target_addr_14" [assessment/toplevel.cpp:158]   --->   Operation 1423 'store' 'store_ln158' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_116 : Operation 1424 [1/1] (0.00ns)   --->   "%shl_ln141_13 = shl i16 %current_3_14_in_in, i16 1" [assessment/toplevel.cpp:141]   --->   Operation 1424 'shl' 'shl_ln141_13' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1425 [1/1] (0.00ns)   --->   "%or_ln141_14 = or i16 %shl_ln141_13, i16 1" [assessment/toplevel.cpp:141]   --->   Operation 1425 'or' 'or_ln141_14' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1426 [1/1] (0.00ns)   --->   "%zext_ln146_14 = zext i16 %or_ln141_14" [assessment/toplevel.cpp:146]   --->   Operation 1426 'zext' 'zext_ln146_14' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1427 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_43 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln146_14" [assessment/toplevel.cpp:146]   --->   Operation 1427 'getelementptr' 'open_set_heap_f_score_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1428 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_35 = load i13 %open_set_heap_f_score_V_addr_43" [assessment/toplevel.cpp:146]   --->   Operation 1428 'load' 'open_set_heap_f_score_V_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 117 <SV = 110> <Delay = 4.39>
ST_117 : Operation 1429 [1/1] (0.00ns)   --->   "%storemerge7_14 = phi i9 %open_set_heap_y_V_load_14, void, i9 %open_set_heap_y_V_load_34, void" [assessment/toplevel.cpp:117]   --->   Operation 1429 'phi' 'storemerge7_14' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1430 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %storemerge7_14, i4 %moves_node_y_V_addr_14" [assessment/toplevel.cpp:117]   --->   Operation 1430 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_117 : Operation 1431 [1/1] (2.07ns)   --->   "%add_ln142_14 = add i16 %shl_ln141_13, i16 2" [assessment/toplevel.cpp:142]   --->   Operation 1431 'add' 'add_ln142_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1432 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_35 = load i13 %open_set_heap_f_score_V_addr_43" [assessment/toplevel.cpp:146]   --->   Operation 1432 'load' 'open_set_heap_f_score_V_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_117 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln147_14 = zext i16 %add_ln142_14" [assessment/toplevel.cpp:147]   --->   Operation 1433 'zext' 'zext_ln147_14' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1434 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_44 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln147_14" [assessment/toplevel.cpp:147]   --->   Operation 1434 'getelementptr' 'open_set_heap_f_score_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1435 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_36 = load i13 %open_set_heap_f_score_V_addr_44" [assessment/toplevel.cpp:147]   --->   Operation 1435 'load' 'open_set_heap_f_score_V_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 118 <SV = 111> <Delay = 2.42>
ST_118 : Operation 1436 [1/1] (2.42ns)   --->   "%icmp_ln146_14 = icmp_ult  i16 %or_ln141_14, i16 %add_ln262" [assessment/toplevel.cpp:146]   --->   Operation 1436 'icmp' 'icmp_ln146_14' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1437 [1/1] (2.42ns)   --->   "%icmp_ln147_15 = icmp_ult  i16 %add_ln142_14, i16 %add_ln262" [assessment/toplevel.cpp:147]   --->   Operation 1437 'icmp' 'icmp_ln147_15' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1438 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_36 = load i13 %open_set_heap_f_score_V_addr_44" [assessment/toplevel.cpp:147]   --->   Operation 1438 'load' 'open_set_heap_f_score_V_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 119 <SV = 112> <Delay = 6.30>
ST_119 : Operation 1439 [1/1] (0.69ns)   --->   "%select_ln146_14 = select i1 %icmp_ln146_14, i11 %open_set_heap_f_score_V_load_35, i11 2047" [assessment/toplevel.cpp:146]   --->   Operation 1439 'select' 'select_ln146_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1440 [1/1] (0.69ns)   --->   "%select_ln147_15 = select i1 %icmp_ln147_15, i11 %open_set_heap_f_score_V_load_36, i11 2047" [assessment/toplevel.cpp:147]   --->   Operation 1440 'select' 'select_ln147_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 1441 [1/1] (1.88ns)   --->   "%icmp_ln878_15 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln146_14"   --->   Operation 1441 'icmp' 'icmp_ln878_15' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1442 [1/1] (1.88ns)   --->   "%icmp_ln878_50 = icmp_ult  i11 %node_f_score_V_1, i11 %select_ln147_15"   --->   Operation 1442 'icmp' 'icmp_ln878_50' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1443 [1/1] (0.97ns)   --->   "%and_ln150_15 = and i1 %icmp_ln878_15, i1 %icmp_ln878_50" [assessment/toplevel.cpp:150]   --->   Operation 1443 'and' 'and_ln150_15' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1444 [1/1] (2.75ns)   --->   "%br_ln150 = br i1 %and_ln150_15, void, void %.loopexit" [assessment/toplevel.cpp:150]   --->   Operation 1444 'br' 'br_ln150' <Predicate = true> <Delay = 2.75>
ST_119 : Operation 1445 [1/1] (1.88ns)   --->   "%icmp_ln878_51 = icmp_ult  i11 %select_ln146_14, i11 %select_ln147_15"   --->   Operation 1445 'icmp' 'icmp_ln878_51' <Predicate = (!and_ln150_15)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1446 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln878_51, void, void" [assessment/toplevel.cpp:155]   --->   Operation 1446 'br' 'br_ln155' <Predicate = (!and_ln150_15)> <Delay = 0.00>
ST_119 : Operation 1447 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_36, i4 %moves_node_f_score_V_addr_15" [assessment/toplevel.cpp:114]   --->   Operation 1447 'store' 'store_ln114' <Predicate = (!and_ln150_15 & !icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_119 : Operation 1448 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_44 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln147_14" [assessment/toplevel.cpp:115]   --->   Operation 1448 'getelementptr' 'open_set_heap_g_score_V_addr_44' <Predicate = (!and_ln150_15 & !icmp_ln878_51)> <Delay = 0.00>
ST_119 : Operation 1449 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_31 = load i13 %open_set_heap_g_score_V_addr_44" [assessment/toplevel.cpp:115]   --->   Operation 1449 'load' 'open_set_heap_g_score_V_load_31' <Predicate = (!and_ln150_15 & !icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_119 : Operation 1450 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_44 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln147_14" [assessment/toplevel.cpp:116]   --->   Operation 1450 'getelementptr' 'open_set_heap_x_V_addr_44' <Predicate = (!and_ln150_15 & !icmp_ln878_51)> <Delay = 0.00>
ST_119 : Operation 1451 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_35 = load i13 %open_set_heap_x_V_addr_44" [assessment/toplevel.cpp:116]   --->   Operation 1451 'load' 'open_set_heap_x_V_load_35' <Predicate = (!and_ln150_15 & !icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_119 : Operation 1452 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_44 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln147_14" [assessment/toplevel.cpp:117]   --->   Operation 1452 'getelementptr' 'open_set_heap_y_V_addr_44' <Predicate = (!and_ln150_15 & !icmp_ln878_51)> <Delay = 0.00>
ST_119 : Operation 1453 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_35 = load i13 %open_set_heap_y_V_addr_44" [assessment/toplevel.cpp:117]   --->   Operation 1453 'load' 'open_set_heap_y_V_load_35' <Predicate = (!and_ln150_15 & !icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_119 : Operation 1454 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %open_set_heap_f_score_V_load_35, i4 %moves_node_f_score_V_addr_15" [assessment/toplevel.cpp:114]   --->   Operation 1454 'store' 'store_ln114' <Predicate = (!and_ln150_15 & icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_119 : Operation 1455 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_43 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln146_14" [assessment/toplevel.cpp:115]   --->   Operation 1455 'getelementptr' 'open_set_heap_g_score_V_addr_43' <Predicate = (!and_ln150_15 & icmp_ln878_51)> <Delay = 0.00>
ST_119 : Operation 1456 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_15 = load i13 %open_set_heap_g_score_V_addr_43" [assessment/toplevel.cpp:115]   --->   Operation 1456 'load' 'open_set_heap_g_score_V_load_15' <Predicate = (!and_ln150_15 & icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_119 : Operation 1457 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_43 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln146_14" [assessment/toplevel.cpp:116]   --->   Operation 1457 'getelementptr' 'open_set_heap_x_V_addr_43' <Predicate = (!and_ln150_15 & icmp_ln878_51)> <Delay = 0.00>
ST_119 : Operation 1458 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_15 = load i13 %open_set_heap_x_V_addr_43" [assessment/toplevel.cpp:116]   --->   Operation 1458 'load' 'open_set_heap_x_V_load_15' <Predicate = (!and_ln150_15 & icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_119 : Operation 1459 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_43 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln146_14" [assessment/toplevel.cpp:117]   --->   Operation 1459 'getelementptr' 'open_set_heap_y_V_addr_43' <Predicate = (!and_ln150_15 & icmp_ln878_51)> <Delay = 0.00>
ST_119 : Operation 1460 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_15 = load i13 %open_set_heap_y_V_addr_43" [assessment/toplevel.cpp:117]   --->   Operation 1460 'load' 'open_set_heap_y_V_load_15' <Predicate = (!and_ln150_15 & icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 120 <SV = 113> <Delay = 6.23>
ST_120 : Operation 1461 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_31 = load i13 %open_set_heap_g_score_V_addr_44" [assessment/toplevel.cpp:115]   --->   Operation 1461 'load' 'open_set_heap_g_score_V_load_31' <Predicate = (!icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_120 : Operation 1462 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_31, i4 %moves_node_g_score_V_addr_15" [assessment/toplevel.cpp:115]   --->   Operation 1462 'store' 'store_ln115' <Predicate = (!icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_120 : Operation 1463 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_35 = load i13 %open_set_heap_x_V_addr_44" [assessment/toplevel.cpp:116]   --->   Operation 1463 'load' 'open_set_heap_x_V_load_35' <Predicate = (!icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_120 : Operation 1464 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_35, i4 %moves_node_x_V_addr_15" [assessment/toplevel.cpp:116]   --->   Operation 1464 'store' 'store_ln116' <Predicate = (!icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_120 : Operation 1465 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_35 = load i13 %open_set_heap_y_V_addr_44" [assessment/toplevel.cpp:117]   --->   Operation 1465 'load' 'open_set_heap_y_V_load_35' <Predicate = (!icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_120 : Operation 1466 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.16"   --->   Operation 1466 'br' 'br_ln0' <Predicate = (!icmp_ln878_51)> <Delay = 1.58>
ST_120 : Operation 1467 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_15 = load i13 %open_set_heap_g_score_V_addr_43" [assessment/toplevel.cpp:115]   --->   Operation 1467 'load' 'open_set_heap_g_score_V_load_15' <Predicate = (icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_120 : Operation 1468 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %open_set_heap_g_score_V_load_15, i4 %moves_node_g_score_V_addr_15" [assessment/toplevel.cpp:115]   --->   Operation 1468 'store' 'store_ln115' <Predicate = (icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_120 : Operation 1469 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_15 = load i13 %open_set_heap_x_V_addr_43" [assessment/toplevel.cpp:116]   --->   Operation 1469 'load' 'open_set_heap_x_V_load_15' <Predicate = (icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_120 : Operation 1470 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %open_set_heap_x_V_load_15, i4 %moves_node_x_V_addr_15" [assessment/toplevel.cpp:116]   --->   Operation 1470 'store' 'store_ln116' <Predicate = (icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_120 : Operation 1471 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_15 = load i13 %open_set_heap_y_V_addr_43" [assessment/toplevel.cpp:117]   --->   Operation 1471 'load' 'open_set_heap_y_V_load_15' <Predicate = (icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_120 : Operation 1472 [1/1] (1.58ns)   --->   "%br_ln161 = br void %.preheader.16" [assessment/toplevel.cpp:161]   --->   Operation 1472 'br' 'br_ln161' <Predicate = (icmp_ln878_51)> <Delay = 1.58>
ST_120 : Operation 1473 [1/1] (0.00ns)   --->   "%storemerge7_15 = phi i9 %open_set_heap_y_V_load_15, void, i9 %open_set_heap_y_V_load_35, void" [assessment/toplevel.cpp:117]   --->   Operation 1473 'phi' 'storemerge7_15' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1474 [1/1] (0.00ns)   --->   "%current_3_15_in_in = phi i16 %or_ln141_14, void, i16 %add_ln142_14, void" [assessment/toplevel.cpp:141]   --->   Operation 1474 'phi' 'current_3_15_in_in' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1475 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i16 %current_3_15_in_in" [assessment/toplevel.cpp:146]   --->   Operation 1475 'trunc' 'trunc_ln146' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1476 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %storemerge7_15, i4 %moves_node_y_V_addr_15" [assessment/toplevel.cpp:117]   --->   Operation 1476 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_120 : Operation 1477 [1/1] (2.32ns)   --->   "%store_ln158 = store i13 %trunc_ln117_6, i4 %moves_target_addr_15" [assessment/toplevel.cpp:158]   --->   Operation 1477 'store' 'store_ln158' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_120 : Operation 1478 [1/1] (2.75ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 1478 'br' 'br_ln0' <Predicate = true> <Delay = 2.75>

State 121 <SV = 114> <Delay = 1.58>
ST_121 : Operation 1479 [1/1] (0.00ns)   --->   "%current24 = phi i13 %trunc_ln146, void %.preheader.16, i13 0, void %.split23.0, i13 %zext_ln117, void %.preheader.1_ifconv, i13 %zext_ln117_1, void %.preheader.2_ifconv, i13 %zext_ln117_2, void %.preheader.3_ifconv, i13 %zext_ln117_3, void %.preheader.4_ifconv, i13 %zext_ln117_4, void %.preheader.5_ifconv, i13 %zext_ln117_5, void %.preheader.6_ifconv, i13 %zext_ln117_6, void %.preheader.7_ifconv, i13 %zext_ln117_7, void %.preheader.8_ifconv, i13 %trunc_ln117, void %.preheader.9_ifconv, i13 %trunc_ln117_1, void %.preheader.10_ifconv, i13 %trunc_ln117_2, void %.preheader.11_ifconv, i13 %trunc_ln117_3, void %.preheader.12_ifconv, i13 %trunc_ln117_4, void %.preheader.13_ifconv, i13 %trunc_ln117_5, void %.preheader.14_ifconv, i13 %trunc_ln117_6, void %.preheader.15_ifconv" [assessment/toplevel.cpp:146]   --->   Operation 1479 'phi' 'current24' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1480 [1/1] (0.00ns)   --->   "%move_count_0_i_i_i1155 = phi i5 16, void %.preheader.16, i5 0, void %.split23.0, i5 1, void %.preheader.1_ifconv, i5 2, void %.preheader.2_ifconv, i5 3, void %.preheader.3_ifconv, i5 4, void %.preheader.4_ifconv, i5 5, void %.preheader.5_ifconv, i5 6, void %.preheader.6_ifconv, i5 7, void %.preheader.7_ifconv, i5 8, void %.preheader.8_ifconv, i5 9, void %.preheader.9_ifconv, i5 10, void %.preheader.10_ifconv, i5 11, void %.preheader.11_ifconv, i5 12, void %.preheader.12_ifconv, i5 13, void %.preheader.13_ifconv, i5 14, void %.preheader.14_ifconv, i5 15, void %.preheader.15_ifconv"   --->   Operation 1480 'phi' 'move_count_0_i_i_i1155' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1481 [1/1] (1.36ns)   --->   "%icmp_ln172 = icmp_eq  i5 %move_count_0_i_i_i1155, i5 0" [assessment/toplevel.cpp:172]   --->   Operation 1481 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1482 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %.lr.ph1174.preheader, void %_Z11os_heap_popv.exit.i" [assessment/toplevel.cpp:172]   --->   Operation 1482 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1483 [1/1] (1.58ns)   --->   "%br_ln173 = br void %.lr.ph1174" [assessment/toplevel.cpp:173]   --->   Operation 1483 'br' 'br_ln173' <Predicate = (!icmp_ln172)> <Delay = 1.58>

State 122 <SV = 115> <Delay = 3.68>
ST_122 : Operation 1484 [1/1] (0.00ns)   --->   "%i_8 = phi i5 %i_9, void %.split27, i5 0, void %.lr.ph1174.preheader"   --->   Operation 1484 'phi' 'i_8' <Predicate = (!icmp_ln266 & !icmp_ln172)> <Delay = 0.00>
ST_122 : Operation 1485 [1/1] (1.78ns)   --->   "%i_9 = add i5 %i_8, i5 1" [assessment/toplevel.cpp:173]   --->   Operation 1485 'add' 'i_9' <Predicate = (!icmp_ln266 & !icmp_ln172)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1486 [1/1] (1.36ns)   --->   "%icmp_ln173 = icmp_eq  i5 %i_8, i5 %move_count_0_i_i_i1155" [assessment/toplevel.cpp:173]   --->   Operation 1486 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln266 & !icmp_ln172)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1487 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %.split27, void %._crit_edge1175" [assessment/toplevel.cpp:173]   --->   Operation 1487 'br' 'br_ln173' <Predicate = (!icmp_ln266 & !icmp_ln172)> <Delay = 0.00>
ST_122 : Operation 1488 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i5 %i_8" [assessment/toplevel.cpp:175]   --->   Operation 1488 'zext' 'zext_ln175' <Predicate = (!icmp_ln266 & !icmp_ln172 & !icmp_ln173)> <Delay = 0.00>
ST_122 : Operation 1489 [1/1] (0.00ns)   --->   "%moves_target_addr_2 = getelementptr i13 %moves_target, i64 0, i64 %zext_ln175" [assessment/toplevel.cpp:175]   --->   Operation 1489 'getelementptr' 'moves_target_addr_2' <Predicate = (!icmp_ln266 & !icmp_ln172 & !icmp_ln173)> <Delay = 0.00>
ST_122 : Operation 1490 [2/2] (2.32ns)   --->   "%moves_target_load = load i4 %moves_target_addr_2" [assessment/toplevel.cpp:175]   --->   Operation 1490 'load' 'moves_target_load' <Predicate = (!icmp_ln266 & !icmp_ln172 & !icmp_ln173)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_122 : Operation 1491 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_2 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 %zext_ln175" [assessment/toplevel.cpp:114]   --->   Operation 1491 'getelementptr' 'moves_node_f_score_V_addr_2' <Predicate = (!icmp_ln266 & !icmp_ln172 & !icmp_ln173)> <Delay = 0.00>
ST_122 : Operation 1492 [2/2] (2.32ns)   --->   "%moves_node_f_score_V_load = load i4 %moves_node_f_score_V_addr_2" [assessment/toplevel.cpp:114]   --->   Operation 1492 'load' 'moves_node_f_score_V_load' <Predicate = (!icmp_ln266 & !icmp_ln172 & !icmp_ln173)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_122 : Operation 1493 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_2 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 %zext_ln175" [assessment/toplevel.cpp:115]   --->   Operation 1493 'getelementptr' 'moves_node_g_score_V_addr_2' <Predicate = (!icmp_ln266 & !icmp_ln172 & !icmp_ln173)> <Delay = 0.00>
ST_122 : Operation 1494 [2/2] (2.32ns)   --->   "%moves_node_g_score_V_load = load i4 %moves_node_g_score_V_addr_2" [assessment/toplevel.cpp:115]   --->   Operation 1494 'load' 'moves_node_g_score_V_load' <Predicate = (!icmp_ln266 & !icmp_ln172 & !icmp_ln173)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_122 : Operation 1495 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_2 = getelementptr i9 %moves_node_x_V, i64 0, i64 %zext_ln175" [assessment/toplevel.cpp:116]   --->   Operation 1495 'getelementptr' 'moves_node_x_V_addr_2' <Predicate = (!icmp_ln266 & !icmp_ln172 & !icmp_ln173)> <Delay = 0.00>
ST_122 : Operation 1496 [2/2] (2.32ns)   --->   "%moves_node_x_V_load = load i4 %moves_node_x_V_addr_2" [assessment/toplevel.cpp:116]   --->   Operation 1496 'load' 'moves_node_x_V_load' <Predicate = (!icmp_ln266 & !icmp_ln172 & !icmp_ln173)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_122 : Operation 1497 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_2 = getelementptr i9 %moves_node_y_V, i64 0, i64 %zext_ln175" [assessment/toplevel.cpp:117]   --->   Operation 1497 'getelementptr' 'moves_node_y_V_addr_2' <Predicate = (!icmp_ln266 & !icmp_ln172 & !icmp_ln173)> <Delay = 0.00>
ST_122 : Operation 1498 [2/2] (2.32ns)   --->   "%moves_node_y_V_load = load i4 %moves_node_y_V_addr_2" [assessment/toplevel.cpp:117]   --->   Operation 1498 'load' 'moves_node_y_V_load' <Predicate = (!icmp_ln266 & !icmp_ln172 & !icmp_ln173)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_122 : Operation 1499 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i13 %current24" [assessment/toplevel.cpp:177]   --->   Operation 1499 'zext' 'zext_ln177' <Predicate = (!icmp_ln266 & !icmp_ln172 & icmp_ln173)> <Delay = 0.00>
ST_122 : Operation 1500 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_5 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln177" [assessment/toplevel.cpp:114]   --->   Operation 1500 'getelementptr' 'open_set_heap_f_score_V_addr_5' <Predicate = (!icmp_ln266 & !icmp_ln172 & icmp_ln173)> <Delay = 0.00>
ST_122 : Operation 1501 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %node_f_score_V_1, i13 %open_set_heap_f_score_V_addr_5" [assessment/toplevel.cpp:114]   --->   Operation 1501 'store' 'store_ln114' <Predicate = (!icmp_ln266 & !icmp_ln172 & icmp_ln173)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_122 : Operation 1502 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_3 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln177" [assessment/toplevel.cpp:115]   --->   Operation 1502 'getelementptr' 'open_set_heap_g_score_V_addr_3' <Predicate = (!icmp_ln266 & !icmp_ln172 & icmp_ln173)> <Delay = 0.00>
ST_122 : Operation 1503 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %node_g_score_V, i13 %open_set_heap_g_score_V_addr_3" [assessment/toplevel.cpp:115]   --->   Operation 1503 'store' 'store_ln115' <Predicate = (!icmp_ln266 & !icmp_ln172 & icmp_ln173)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_122 : Operation 1504 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_3 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln177" [assessment/toplevel.cpp:116]   --->   Operation 1504 'getelementptr' 'open_set_heap_x_V_addr_3' <Predicate = (!icmp_ln266 & !icmp_ln172 & icmp_ln173)> <Delay = 0.00>
ST_122 : Operation 1505 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %node_x_V_1, i13 %open_set_heap_x_V_addr_3" [assessment/toplevel.cpp:116]   --->   Operation 1505 'store' 'store_ln116' <Predicate = (!icmp_ln266 & !icmp_ln172 & icmp_ln173)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_122 : Operation 1506 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_3 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln177" [assessment/toplevel.cpp:117]   --->   Operation 1506 'getelementptr' 'open_set_heap_y_V_addr_3' <Predicate = (!icmp_ln266 & !icmp_ln172 & icmp_ln173)> <Delay = 0.00>
ST_122 : Operation 1507 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %node_y_V_1, i13 %open_set_heap_y_V_addr_3" [assessment/toplevel.cpp:117]   --->   Operation 1507 'store' 'store_ln117' <Predicate = (!icmp_ln266 & !icmp_ln172 & icmp_ln173)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_122 : Operation 1508 [1/1] (0.00ns)   --->   "%br_ln178 = br void %_Z11os_heap_popv.exit.i" [assessment/toplevel.cpp:178]   --->   Operation 1508 'br' 'br_ln178' <Predicate = (!icmp_ln266 & !icmp_ln172 & icmp_ln173)> <Delay = 0.00>
ST_122 : Operation 1509 [1/1] (1.66ns)   --->   "%icmp_ln870 = icmp_eq  i9 %current_x_V_4, i9 %goal_x_V"   --->   Operation 1509 'icmp' 'icmp_ln870' <Predicate = (icmp_ln173) | (icmp_ln172) | (icmp_ln266)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1510 [1/1] (1.66ns)   --->   "%icmp_ln870_1 = icmp_eq  i9 %current_y_V_4, i9 %goal_y_V"   --->   Operation 1510 'icmp' 'icmp_ln870_1' <Predicate = (icmp_ln173) | (icmp_ln172) | (icmp_ln266)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1511 [1/1] (0.97ns)   --->   "%and_ln320 = and i1 %icmp_ln870, i1 %icmp_ln870_1" [assessment/toplevel.cpp:320]   --->   Operation 1511 'and' 'and_ln320' <Predicate = (icmp_ln173) | (icmp_ln172) | (icmp_ln266)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1512 [1/1] (0.00ns)   --->   "%br_ln320 = br i1 %and_ln320, void, void %_Z6a_star5CoordS_.exit" [assessment/toplevel.cpp:320]   --->   Operation 1512 'br' 'br_ln320' <Predicate = (icmp_ln173) | (icmp_ln172) | (icmp_ln266)> <Delay = 0.00>
ST_122 : Operation 1513 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln73 = mul i18 %op2_assign_cast, i18 %zext_ln266" [assessment/toplevel.cpp:73]   --->   Operation 1513 'mul' 'mul_ln73' <Predicate = (icmp_ln173 & !and_ln320) | (icmp_ln172 & !and_ln320) | (icmp_ln266 & !and_ln320)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 123 <SV = 116> <Delay = 4.64>
ST_123 : Operation 1514 [1/1] (0.00ns)   --->   "%speclooptripcount_ln173 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8" [assessment/toplevel.cpp:173]   --->   Operation 1514 'speclooptripcount' 'speclooptripcount_ln173' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1515 [1/1] (0.00ns)   --->   "%specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [assessment/toplevel.cpp:173]   --->   Operation 1515 'specloopname' 'specloopname_ln173' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1516 [1/2] (2.32ns)   --->   "%moves_target_load = load i4 %moves_target_addr_2" [assessment/toplevel.cpp:175]   --->   Operation 1516 'load' 'moves_target_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 16> <RAM>
ST_123 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln175_1 = zext i13 %moves_target_load" [assessment/toplevel.cpp:175]   --->   Operation 1517 'zext' 'zext_ln175_1' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1518 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_6 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln175_1" [assessment/toplevel.cpp:114]   --->   Operation 1518 'getelementptr' 'open_set_heap_f_score_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1519 [1/2] (2.32ns)   --->   "%moves_node_f_score_V_load = load i4 %moves_node_f_score_V_addr_2" [assessment/toplevel.cpp:114]   --->   Operation 1519 'load' 'moves_node_f_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_123 : Operation 1520 [1/1] (2.32ns)   --->   "%store_ln114 = store i11 %moves_node_f_score_V_load, i13 %open_set_heap_f_score_V_addr_6" [assessment/toplevel.cpp:114]   --->   Operation 1520 'store' 'store_ln114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_123 : Operation 1521 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_4 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln175_1" [assessment/toplevel.cpp:115]   --->   Operation 1521 'getelementptr' 'open_set_heap_g_score_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1522 [1/2] (2.32ns)   --->   "%moves_node_g_score_V_load = load i4 %moves_node_g_score_V_addr_2" [assessment/toplevel.cpp:115]   --->   Operation 1522 'load' 'moves_node_g_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_123 : Operation 1523 [1/1] (2.32ns)   --->   "%store_ln115 = store i11 %moves_node_g_score_V_load, i13 %open_set_heap_g_score_V_addr_4" [assessment/toplevel.cpp:115]   --->   Operation 1523 'store' 'store_ln115' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_123 : Operation 1524 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_4 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln175_1" [assessment/toplevel.cpp:116]   --->   Operation 1524 'getelementptr' 'open_set_heap_x_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1525 [1/2] (2.32ns)   --->   "%moves_node_x_V_load = load i4 %moves_node_x_V_addr_2" [assessment/toplevel.cpp:116]   --->   Operation 1525 'load' 'moves_node_x_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_123 : Operation 1526 [1/1] (2.32ns)   --->   "%store_ln116 = store i9 %moves_node_x_V_load, i13 %open_set_heap_x_V_addr_4" [assessment/toplevel.cpp:116]   --->   Operation 1526 'store' 'store_ln116' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_123 : Operation 1527 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_4 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln175_1" [assessment/toplevel.cpp:117]   --->   Operation 1527 'getelementptr' 'open_set_heap_y_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1528 [1/2] (2.32ns)   --->   "%moves_node_y_V_load = load i4 %moves_node_y_V_addr_2" [assessment/toplevel.cpp:117]   --->   Operation 1528 'load' 'moves_node_y_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_123 : Operation 1529 [1/1] (2.32ns)   --->   "%store_ln117 = store i9 %moves_node_y_V_load, i13 %open_set_heap_y_V_addr_4" [assessment/toplevel.cpp:117]   --->   Operation 1529 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_123 : Operation 1530 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1174"   --->   Operation 1530 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 124 <SV = 116> <Delay = 2.15>
ST_124 : Operation 1531 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln73 = mul i18 %op2_assign_cast, i18 %zext_ln266" [assessment/toplevel.cpp:73]   --->   Operation 1531 'mul' 'mul_ln73' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 125 <SV = 117> <Delay = 2.15>
ST_125 : Operation 1532 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln73 = mul i18 %op2_assign_cast, i18 %zext_ln266" [assessment/toplevel.cpp:73]   --->   Operation 1532 'mul' 'mul_ln73' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 126 <SV = 118> <Delay = 0.00>
ST_126 : Operation 1533 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln73 = mul i18 %op2_assign_cast, i18 %zext_ln266" [assessment/toplevel.cpp:73]   --->   Operation 1533 'mul' 'mul_ln73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 127 <SV = 119> <Delay = 5.39>
ST_127 : Operation 1534 [1/1] (2.13ns)   --->   "%idx = add i18 %mul_ln73, i18 %zext_ln264" [assessment/toplevel.cpp:73]   --->   Operation 1534 'add' 'idx' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1535 [1/1] (0.00ns)   --->   "%word = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx, i32 5, i32 17" [assessment/toplevel.cpp:74]   --->   Operation 1535 'partselect' 'word' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1536 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i13 %word" [assessment/toplevel.cpp:76]   --->   Operation 1536 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1537 [1/1] (0.00ns)   --->   "%local_world_addr_2 = getelementptr i32 %local_world, i64 0, i64 %zext_ln76" [assessment/toplevel.cpp:76]   --->   Operation 1537 'getelementptr' 'local_world_addr_2' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1538 [2/2] (3.25ns)   --->   "%local_world_load = load i13 %local_world_addr_2" [assessment/toplevel.cpp:76]   --->   Operation 1538 'load' 'local_world_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 128 <SV = 120> <Delay = 5.92>
ST_128 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node or_ln76)   --->   "%bit = trunc i18 %idx" [assessment/toplevel.cpp:73]   --->   Operation 1539 'trunc' 'bit' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node or_ln76)   --->   "%zext_ln75 = zext i5 %bit" [assessment/toplevel.cpp:75]   --->   Operation 1540 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node or_ln76)   --->   "%shl_ln76 = shl i32 1, i32 %zext_ln75" [assessment/toplevel.cpp:76]   --->   Operation 1541 'shl' 'shl_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1542 [1/2] (3.25ns)   --->   "%local_world_load = load i13 %local_world_addr_2" [assessment/toplevel.cpp:76]   --->   Operation 1542 'load' 'local_world_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_128 : Operation 1543 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln76 = or i32 %local_world_load, i32 %shl_ln76" [assessment/toplevel.cpp:76]   --->   Operation 1543 'or' 'or_ln76' <Predicate = true> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 121> <Delay = 6.04>
ST_129 : Operation 1544 [1/1] (3.25ns)   --->   "%store_ln76 = store i32 %or_ln76, i13 %local_world_addr_2" [assessment/toplevel.cpp:76]   --->   Operation 1544 'store' 'store_ln76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_129 : Operation 1545 [1/1] (1.66ns)   --->   "%cmp_i_i316_i = icmp_eq  i9 %current_x_V_4, i9 0" [assessment/toplevel.cpp:260]   --->   Operation 1545 'icmp' 'cmp_i_i316_i' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1546 [1/1] (1.66ns)   --->   "%cmp_i_i310_i = icmp_eq  i9 %current_y_V_4, i9 0" [assessment/toplevel.cpp:260]   --->   Operation 1546 'icmp' 'cmp_i_i310_i' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1547 [1/1] (1.63ns)   --->   "%n_g_score_V = add i11 %current_g_score_V, i11 1" [assessment/toplevel.cpp:260]   --->   Operation 1547 'add' 'n_g_score_V' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1548 [1/1] (1.58ns)   --->   "%br_ln337 = br i1 %cmp_i_i310_i, void, void %._crit_edge91" [assessment/toplevel.cpp:337]   --->   Operation 1548 'br' 'br_ln337' <Predicate = true> <Delay = 1.58>
ST_129 : Operation 1549 [1/1] (1.82ns)   --->   "%n_y_V = add i9 %current_y_V_4, i9 511"   --->   Operation 1549 'add' 'n_y_V' <Predicate = (!cmp_i_i310_i)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1550 [1/1] (1.66ns)   --->   "%icmp_ln882 = icmp_ult  i9 %current_x_V_4, i9 %op2_assign_cast6"   --->   Operation 1550 'icmp' 'icmp_ln882' <Predicate = (!cmp_i_i310_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node or_ln344)   --->   "%xor_ln882 = xor i1 %icmp_ln882, i1 1"   --->   Operation 1551 'xor' 'xor_ln882' <Predicate = (!cmp_i_i310_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln882 = zext i9 %n_y_V"   --->   Operation 1552 'zext' 'zext_ln882' <Predicate = (!cmp_i_i310_i)> <Delay = 0.00>
ST_129 : Operation 1553 [1/1] (1.66ns)   --->   "%icmp_ln882_1 = icmp_ult  i9 %n_y_V, i9 %op2_assign_cast6"   --->   Operation 1553 'icmp' 'icmp_ln882_1' <Predicate = (!cmp_i_i310_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node or_ln344)   --->   "%xor_ln882_1 = xor i1 %icmp_ln882_1, i1 1"   --->   Operation 1554 'xor' 'xor_ln882_1' <Predicate = (!cmp_i_i310_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1555 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln344 = or i1 %xor_ln882, i1 %xor_ln882_1" [assessment/toplevel.cpp:344]   --->   Operation 1555 'or' 'or_ln344' <Predicate = (!cmp_i_i310_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1556 [1/1] (1.58ns)   --->   "%br_ln344 = br i1 %or_ln344, void, void %._crit_edge91" [assessment/toplevel.cpp:344]   --->   Operation 1556 'br' 'br_ln344' <Predicate = (!cmp_i_i310_i)> <Delay = 1.58>
ST_129 : Operation 1557 [3/3] (1.05ns) (grouped into DSP with root node idx_1)   --->   "%mul_ln65 = mul i18 %op2_assign_cast, i18 %zext_ln882" [assessment/toplevel.cpp:65]   --->   Operation 1557 'mul' 'mul_ln65' <Predicate = (!cmp_i_i310_i & !or_ln344)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 130 <SV = 122> <Delay = 1.05>
ST_130 : Operation 1558 [2/3] (1.05ns) (grouped into DSP with root node idx_1)   --->   "%mul_ln65 = mul i18 %op2_assign_cast, i18 %zext_ln882" [assessment/toplevel.cpp:65]   --->   Operation 1558 'mul' 'mul_ln65' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 131 <SV = 123> <Delay = 2.10>
ST_131 : Operation 1559 [1/3] (0.00ns) (grouped into DSP with root node idx_1)   --->   "%mul_ln65 = mul i18 %op2_assign_cast, i18 %zext_ln882" [assessment/toplevel.cpp:65]   --->   Operation 1559 'mul' 'mul_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 1560 [2/2] (2.10ns) (root node of the DSP)   --->   "%idx_1 = add i18 %mul_ln65, i18 %zext_ln264" [assessment/toplevel.cpp:65]   --->   Operation 1560 'add' 'idx_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 132 <SV = 124> <Delay = 5.35>
ST_132 : Operation 1561 [1/2] (2.10ns) (root node of the DSP)   --->   "%idx_1 = add i18 %mul_ln65, i18 %zext_ln264" [assessment/toplevel.cpp:65]   --->   Operation 1561 'add' 'idx_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 1562 [1/1] (0.00ns)   --->   "%bit_1 = trunc i18 %idx_1" [assessment/toplevel.cpp:65]   --->   Operation 1562 'trunc' 'bit_1' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1563 [1/1] (0.00ns)   --->   "%word_1 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_1, i32 5, i32 17" [assessment/toplevel.cpp:66]   --->   Operation 1563 'partselect' 'word_1' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1564 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i13 %word_1" [assessment/toplevel.cpp:68]   --->   Operation 1564 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1565 [1/1] (0.00ns)   --->   "%local_world_addr_3 = getelementptr i32 %local_world, i64 0, i64 %zext_ln68" [assessment/toplevel.cpp:68]   --->   Operation 1565 'getelementptr' 'local_world_addr_3' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1566 [2/2] (3.25ns)   --->   "%local_world_load_1 = load i13 %local_world_addr_3" [assessment/toplevel.cpp:68]   --->   Operation 1566 'load' 'local_world_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 133 <SV = 125> <Delay = 3.25>
ST_133 : Operation 1567 [1/2] (3.25ns)   --->   "%local_world_load_1 = load i13 %local_world_addr_3" [assessment/toplevel.cpp:68]   --->   Operation 1567 'load' 'local_world_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 134 <SV = 126> <Delay = 6.00>
ST_134 : Operation 1568 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i5 %bit_1" [assessment/toplevel.cpp:67]   --->   Operation 1568 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1569 [1/1] (4.42ns)   --->   "%lshr_ln68 = lshr i32 %local_world_load_1, i32 %zext_ln67" [assessment/toplevel.cpp:68]   --->   Operation 1569 'lshr' 'lshr_ln68' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1570 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i32 %lshr_ln68" [assessment/toplevel.cpp:68]   --->   Operation 1570 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1571 [1/1] (1.58ns)   --->   "%br_ln349 = br i1 %trunc_ln68, void %_Z7abs_subtt.exit17.i227.i, void %._crit_edge91" [assessment/toplevel.cpp:349]   --->   Operation 1571 'br' 'br_ln349' <Predicate = true> <Delay = 1.58>
ST_134 : Operation 1572 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i18 %idx_1" [assessment/toplevel.cpp:81]   --->   Operation 1572 'zext' 'zext_ln81' <Predicate = (!trunc_ln68)> <Delay = 0.00>
ST_134 : Operation 1573 [1/1] (0.00ns)   --->   "%grid_info_V_addr_1 = getelementptr i3 %grid_info_V, i64 0, i64 %zext_ln81"   --->   Operation 1573 'getelementptr' 'grid_info_V_addr_1' <Predicate = (!trunc_ln68)> <Delay = 0.00>
ST_134 : Operation 1574 [2/2] (3.25ns)   --->   "%grid_info_V_load = load i18 %grid_info_V_addr_1"   --->   Operation 1574 'load' 'grid_info_V_load' <Predicate = (!trunc_ln68)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>

State 135 <SV = 127> <Delay = 6.26>
ST_135 : Operation 1575 [1/1] (1.66ns)   --->   "%icmp_ln101_2 = icmp_ugt  i9 %current_x_V_4, i9 %goal_x_V" [assessment/toplevel.cpp:101]   --->   Operation 1575 'icmp' 'icmp_ln101_2' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1576 [1/1] (0.00ns)   --->   "%zext_ln101_4 = zext i9 %current_x_V_4" [assessment/toplevel.cpp:101]   --->   Operation 1576 'zext' 'zext_ln101_4' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1577 [1/1] (1.82ns)   --->   "%sub_ln101_4 = sub i10 %zext_ln101_4, i10 %zext_ln101_1" [assessment/toplevel.cpp:101]   --->   Operation 1577 'sub' 'sub_ln101_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1578 [1/1] (1.82ns)   --->   "%sub_ln101_5 = sub i10 %zext_ln101_1, i10 %zext_ln101_4" [assessment/toplevel.cpp:101]   --->   Operation 1578 'sub' 'sub_ln101_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1579 [1/1] (0.68ns)   --->   "%select_ln101_2 = select i1 %icmp_ln101_2, i10 %sub_ln101_4, i10 %sub_ln101_5" [assessment/toplevel.cpp:101]   --->   Operation 1579 'select' 'select_ln101_2' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln101_1 = sext i10 %select_ln101_2" [assessment/toplevel.cpp:101]   --->   Operation 1580 'sext' 'sext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1581 [1/1] (1.66ns)   --->   "%icmp_ln101_3 = icmp_ugt  i9 %n_y_V, i9 %goal_y_V" [assessment/toplevel.cpp:101]   --->   Operation 1581 'icmp' 'icmp_ln101_3' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1582 [1/1] (0.00ns)   --->   "%zext_ln101_5 = zext i9 %n_y_V" [assessment/toplevel.cpp:101]   --->   Operation 1582 'zext' 'zext_ln101_5' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1583 [1/1] (1.82ns)   --->   "%sub_ln101_6 = sub i10 %zext_ln101_5, i10 %zext_ln101_3" [assessment/toplevel.cpp:101]   --->   Operation 1583 'sub' 'sub_ln101_6' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1584 [1/1] (1.82ns)   --->   "%sub_ln101_7 = sub i10 %zext_ln101_3, i10 %zext_ln101_5" [assessment/toplevel.cpp:101]   --->   Operation 1584 'sub' 'sub_ln101_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1585 [1/1] (0.68ns)   --->   "%select_ln101_3 = select i1 %icmp_ln101_3, i10 %sub_ln101_6, i10 %sub_ln101_7" [assessment/toplevel.cpp:101]   --->   Operation 1585 'select' 'select_ln101_3' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_135 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln356 = sext i10 %select_ln101_3" [assessment/toplevel.cpp:356]   --->   Operation 1586 'sext' 'sext_ln356' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208 = add i11 %n_g_score_V, i11 %sext_ln356"   --->   Operation 1587 'add' 'add_ln208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_135 : Operation 1588 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%n_f_score_V = add i11 %add_ln208, i11 %sext_ln101_1"   --->   Operation 1588 'add' 'n_f_score_V' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_135 : Operation 1589 [1/2] (3.25ns)   --->   "%grid_info_V_load = load i18 %grid_info_V_addr_1"   --->   Operation 1589 'load' 'grid_info_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_135 : Operation 1590 [1/1] (0.00ns)   --->   "%trunc_ln1348 = trunc i3 %grid_info_V_load"   --->   Operation 1590 'trunc' 'trunc_ln1348' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1591 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %trunc_ln1348, void %.critedge25, void" [assessment/toplevel.cpp:362]   --->   Operation 1591 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1592 [1/1] (2.42ns)   --->   "%icmp_ln278 = icmp_eq  i16 %add_ln262, i16 0" [assessment/toplevel.cpp:278]   --->   Operation 1592 'icmp' 'icmp_ln278' <Predicate = (trunc_ln1348)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1593 [1/1] (1.58ns)   --->   "%br_ln278 = br i1 %icmp_ln278, void %.lr.ph1179.preheader, void %_Z7os_find7ap_uintILi11EES0_.exit.i" [assessment/toplevel.cpp:278]   --->   Operation 1593 'br' 'br_ln278' <Predicate = (trunc_ln1348)> <Delay = 1.58>
ST_135 : Operation 1594 [1/1] (1.58ns)   --->   "%br_ln278 = br void %.lr.ph1179" [assessment/toplevel.cpp:278]   --->   Operation 1594 'br' 'br_ln278' <Predicate = (trunc_ln1348 & !icmp_ln278)> <Delay = 1.58>

State 136 <SV = 128> <Delay = 4.01>
ST_136 : Operation 1595 [1/1] (0.00ns)   --->   "%i_12 = phi i16 %i_13, void %.split30._crit_edge, i16 0, void %.lr.ph1179.preheader"   --->   Operation 1595 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1596 [1/1] (2.42ns)   --->   "%icmp_ln278_1 = icmp_ult  i16 %i_12, i16 %add_ln262" [assessment/toplevel.cpp:278]   --->   Operation 1596 'icmp' 'icmp_ln278_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1597 [1/1] (2.07ns)   --->   "%i_13 = add i16 %i_12, i16 1" [assessment/toplevel.cpp:278]   --->   Operation 1597 'add' 'i_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1598 [1/1] (1.58ns)   --->   "%br_ln278 = br i1 %icmp_ln278_1, void %_Z7os_find7ap_uintILi11EES0_.exit.i.loopexit, void %.split30" [assessment/toplevel.cpp:278]   --->   Operation 1598 'br' 'br_ln278' <Predicate = true> <Delay = 1.58>
ST_136 : Operation 1599 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i16 %i_12" [assessment/toplevel.cpp:280]   --->   Operation 1599 'zext' 'zext_ln280' <Predicate = (icmp_ln278_1)> <Delay = 0.00>
ST_136 : Operation 1600 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_5 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln280"   --->   Operation 1600 'getelementptr' 'open_set_heap_x_V_addr_5' <Predicate = (icmp_ln278_1)> <Delay = 0.00>
ST_136 : Operation 1601 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_2 = load i13 %open_set_heap_x_V_addr_5"   --->   Operation 1601 'load' 'open_set_heap_x_V_load_2' <Predicate = (icmp_ln278_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 137 <SV = 129> <Delay = 3.98>
ST_137 : Operation 1602 [1/1] (0.00ns)   --->   "%speclooptripcount_ln278 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5000, i64 2500" [assessment/toplevel.cpp:278]   --->   Operation 1602 'speclooptripcount' 'speclooptripcount_ln278' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1603 [1/1] (0.00ns)   --->   "%specloopname_ln278 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [assessment/toplevel.cpp:278]   --->   Operation 1603 'specloopname' 'specloopname_ln278' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1604 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_2 = load i13 %open_set_heap_x_V_addr_5"   --->   Operation 1604 'load' 'open_set_heap_x_V_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_137 : Operation 1605 [1/1] (1.66ns)   --->   "%icmp_ln870_2 = icmp_eq  i9 %open_set_heap_x_V_load_2, i9 %current_x_V_4"   --->   Operation 1605 'icmp' 'icmp_ln870_2' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1606 [1/1] (0.00ns)   --->   "%br_ln280 = br i1 %icmp_ln870_2, void %.split30._crit_edge, void" [assessment/toplevel.cpp:280]   --->   Operation 1606 'br' 'br_ln280' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1607 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_5 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln280"   --->   Operation 1607 'getelementptr' 'open_set_heap_y_V_addr_5' <Predicate = (icmp_ln870_2)> <Delay = 0.00>
ST_137 : Operation 1608 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_2 = load i13 %open_set_heap_y_V_addr_5"   --->   Operation 1608 'load' 'open_set_heap_y_V_load_2' <Predicate = (icmp_ln870_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 138 <SV = 130> <Delay = 5.57>
ST_138 : Operation 1609 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_2 = load i13 %open_set_heap_y_V_addr_5"   --->   Operation 1609 'load' 'open_set_heap_y_V_load_2' <Predicate = (icmp_ln870_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_138 : Operation 1610 [1/1] (1.66ns)   --->   "%icmp_ln870_3 = icmp_eq  i9 %open_set_heap_y_V_load_2, i9 %n_y_V"   --->   Operation 1610 'icmp' 'icmp_ln870_3' <Predicate = (icmp_ln870_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1611 [1/1] (1.58ns)   --->   "%br_ln280 = br i1 %icmp_ln870_3, void %.split30._crit_edge, void %_Z7os_find7ap_uintILi11EES0_.exit.i.loopexit" [assessment/toplevel.cpp:280]   --->   Operation 1611 'br' 'br_ln280' <Predicate = (icmp_ln870_2)> <Delay = 1.58>
ST_138 : Operation 1612 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1179"   --->   Operation 1612 'br' 'br_ln0' <Predicate = (!icmp_ln870_3) | (!icmp_ln870_2)> <Delay = 0.00>

State 139 <SV = 131> <Delay = 7.27>
ST_139 : Operation 1613 [1/1] (0.00ns)   --->   "%existing_idx_ph = phi i16 %add_ln262, void %.lr.ph1179, i16 %i_12, void"   --->   Operation 1613 'phi' 'existing_idx_ph' <Predicate = (trunc_ln1348 & !icmp_ln278)> <Delay = 0.00>
ST_139 : Operation 1614 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z7os_find7ap_uintILi11EES0_.exit.i"   --->   Operation 1614 'br' 'br_ln0' <Predicate = (trunc_ln1348 & !icmp_ln278)> <Delay = 1.58>
ST_139 : Operation 1615 [1/1] (0.00ns)   --->   "%existing_idx = phi i16 %add_ln262, void, i16 %existing_idx_ph, void %_Z7os_find7ap_uintILi11EES0_.exit.i.loopexit" [assessment/toplevel.cpp:262]   --->   Operation 1615 'phi' 'existing_idx' <Predicate = (trunc_ln1348)> <Delay = 0.00>
ST_139 : Operation 1616 [1/1] (2.42ns)   --->   "%icmp_ln364 = icmp_ult  i16 %existing_idx, i16 %add_ln262" [assessment/toplevel.cpp:364]   --->   Operation 1616 'icmp' 'icmp_ln364' <Predicate = (trunc_ln1348)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1617 [1/1] (0.00ns)   --->   "%br_ln364 = br i1 %icmp_ln364, void %.critedge25, void" [assessment/toplevel.cpp:364]   --->   Operation 1617 'br' 'br_ln364' <Predicate = (trunc_ln1348)> <Delay = 0.00>
ST_139 : Operation 1618 [1/1] (0.00ns)   --->   "%or_ln709 = or i3 %grid_info_V_load, i3 1"   --->   Operation 1618 'or' 'or_ln709' <Predicate = (!icmp_ln364) | (!trunc_ln1348)> <Delay = 0.00>
ST_139 : Operation 1619 [1/1] (3.25ns)   --->   "%store_ln709 = store i3 %or_ln709, i18 %grid_info_V_addr_1"   --->   Operation 1619 'store' 'store_ln709' <Predicate = (!icmp_ln364) | (!trunc_ln1348)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_139 : Operation 1620 [1/1] (2.42ns)   --->   "%icmp_ln238 = icmp_ugt  i16 %add_ln262, i16 4999" [assessment/toplevel.cpp:238]   --->   Operation 1620 'icmp' 'icmp_ln238' <Predicate = (!icmp_ln364) | (!trunc_ln1348)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1621 [1/1] (0.00ns)   --->   "%br_ln238 = br i1 %icmp_ln238, void, void" [assessment/toplevel.cpp:238]   --->   Operation 1621 'br' 'br_ln238' <Predicate = (!icmp_ln364) | (!trunc_ln1348)> <Delay = 0.00>
ST_139 : Operation 1622 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i16 %add_ln262" [assessment/toplevel.cpp:245]   --->   Operation 1622 'zext' 'zext_ln245' <Predicate = (!icmp_ln364 & !icmp_ln238) | (!trunc_ln1348 & !icmp_ln238)> <Delay = 0.00>
ST_139 : Operation 1623 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_9 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245" [assessment/toplevel.cpp:245]   --->   Operation 1623 'getelementptr' 'open_set_heap_f_score_V_addr_9' <Predicate = (!icmp_ln364 & !icmp_ln238) | (!trunc_ln1348 & !icmp_ln238)> <Delay = 0.00>
ST_139 : Operation 1624 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_7 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245" [assessment/toplevel.cpp:245]   --->   Operation 1624 'getelementptr' 'open_set_heap_g_score_V_addr_7' <Predicate = (!icmp_ln364 & !icmp_ln238) | (!trunc_ln1348 & !icmp_ln238)> <Delay = 0.00>
ST_139 : Operation 1625 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_7 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245" [assessment/toplevel.cpp:245]   --->   Operation 1625 'getelementptr' 'open_set_heap_x_V_addr_7' <Predicate = (!icmp_ln364 & !icmp_ln238) | (!trunc_ln1348 & !icmp_ln238)> <Delay = 0.00>
ST_139 : Operation 1626 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_7 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245" [assessment/toplevel.cpp:245]   --->   Operation 1626 'getelementptr' 'open_set_heap_y_V_addr_7' <Predicate = (!icmp_ln364 & !icmp_ln238) | (!trunc_ln1348 & !icmp_ln238)> <Delay = 0.00>
ST_139 : Operation 1627 [1/1] (2.32ns)   --->   "%store_ln245 = store i11 %n_f_score_V, i13 %open_set_heap_f_score_V_addr_9" [assessment/toplevel.cpp:245]   --->   Operation 1627 'store' 'store_ln245' <Predicate = (!icmp_ln364 & !icmp_ln238) | (!trunc_ln1348 & !icmp_ln238)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_139 : Operation 1628 [1/1] (2.32ns)   --->   "%store_ln245 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_7" [assessment/toplevel.cpp:245]   --->   Operation 1628 'store' 'store_ln245' <Predicate = (!icmp_ln364 & !icmp_ln238) | (!trunc_ln1348 & !icmp_ln238)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_139 : Operation 1629 [1/1] (2.32ns)   --->   "%store_ln245 = store i9 %current_x_V_4, i13 %open_set_heap_x_V_addr_7" [assessment/toplevel.cpp:245]   --->   Operation 1629 'store' 'store_ln245' <Predicate = (!icmp_ln364 & !icmp_ln238) | (!trunc_ln1348 & !icmp_ln238)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_139 : Operation 1630 [1/1] (2.32ns)   --->   "%store_ln245 = store i9 %n_y_V, i13 %open_set_heap_y_V_addr_7" [assessment/toplevel.cpp:245]   --->   Operation 1630 'store' 'store_ln245' <Predicate = (!icmp_ln364 & !icmp_ln238) | (!trunc_ln1348 & !icmp_ln238)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_139 : Operation 1631 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1631 'br' 'br_ln0' <Predicate = (!icmp_ln364 & !icmp_ln238) | (!trunc_ln1348 & !icmp_ln238)> <Delay = 1.58>
ST_139 : Operation 1632 [1/1] (1.67ns)   --->   "%add_ln239 = add i13 %trunc_ln315, i13 8190" [assessment/toplevel.cpp:239]   --->   Operation 1632 'add' 'add_ln239' <Predicate = (!icmp_ln364 & icmp_ln238) | (!trunc_ln1348 & icmp_ln238)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1633 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i13 %add_ln239" [assessment/toplevel.cpp:239]   --->   Operation 1633 'zext' 'zext_ln239' <Predicate = (!icmp_ln364 & icmp_ln238) | (!trunc_ln1348 & icmp_ln238)> <Delay = 0.00>
ST_139 : Operation 1634 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_8 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln239" [assessment/toplevel.cpp:239]   --->   Operation 1634 'getelementptr' 'open_set_heap_f_score_V_addr_8' <Predicate = (!icmp_ln364 & icmp_ln238) | (!trunc_ln1348 & icmp_ln238)> <Delay = 0.00>
ST_139 : Operation 1635 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_6 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln239" [assessment/toplevel.cpp:239]   --->   Operation 1635 'getelementptr' 'open_set_heap_g_score_V_addr_6' <Predicate = (!icmp_ln364 & icmp_ln238) | (!trunc_ln1348 & icmp_ln238)> <Delay = 0.00>
ST_139 : Operation 1636 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_6 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln239" [assessment/toplevel.cpp:239]   --->   Operation 1636 'getelementptr' 'open_set_heap_x_V_addr_6' <Predicate = (!icmp_ln364 & icmp_ln238) | (!trunc_ln1348 & icmp_ln238)> <Delay = 0.00>
ST_139 : Operation 1637 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_6 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln239" [assessment/toplevel.cpp:239]   --->   Operation 1637 'getelementptr' 'open_set_heap_y_V_addr_6' <Predicate = (!icmp_ln364 & icmp_ln238) | (!trunc_ln1348 & icmp_ln238)> <Delay = 0.00>
ST_139 : Operation 1638 [1/1] (2.32ns)   --->   "%store_ln239 = store i11 %n_f_score_V, i13 %open_set_heap_f_score_V_addr_8" [assessment/toplevel.cpp:239]   --->   Operation 1638 'store' 'store_ln239' <Predicate = (!icmp_ln364 & icmp_ln238) | (!trunc_ln1348 & icmp_ln238)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_139 : Operation 1639 [1/1] (2.32ns)   --->   "%store_ln239 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_6" [assessment/toplevel.cpp:239]   --->   Operation 1639 'store' 'store_ln239' <Predicate = (!icmp_ln364 & icmp_ln238) | (!trunc_ln1348 & icmp_ln238)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_139 : Operation 1640 [1/1] (2.32ns)   --->   "%store_ln239 = store i9 %current_x_V_4, i13 %open_set_heap_x_V_addr_6" [assessment/toplevel.cpp:239]   --->   Operation 1640 'store' 'store_ln239' <Predicate = (!icmp_ln364 & icmp_ln238) | (!trunc_ln1348 & icmp_ln238)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_139 : Operation 1641 [1/1] (2.32ns)   --->   "%store_ln239 = store i9 %n_y_V, i13 %open_set_heap_y_V_addr_6" [assessment/toplevel.cpp:239]   --->   Operation 1641 'store' 'store_ln239' <Predicate = (!icmp_ln364 & icmp_ln238) | (!trunc_ln1348 & icmp_ln238)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_139 : Operation 1642 [1/1] (1.58ns)   --->   "%br_ln241 = br void" [assessment/toplevel.cpp:241]   --->   Operation 1642 'br' 'br_ln241' <Predicate = (!icmp_ln364 & icmp_ln238) | (!trunc_ln1348 & icmp_ln238)> <Delay = 1.58>
ST_139 : Operation 1643 [1/1] (0.00ns)   --->   "%zext_ln367 = zext i16 %existing_idx" [assessment/toplevel.cpp:367]   --->   Operation 1643 'zext' 'zext_ln367' <Predicate = (trunc_ln1348 & icmp_ln364)> <Delay = 0.00>
ST_139 : Operation 1644 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_7 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln367"   --->   Operation 1644 'getelementptr' 'open_set_heap_f_score_V_addr_7' <Predicate = (trunc_ln1348 & icmp_ln364)> <Delay = 0.00>
ST_139 : Operation 1645 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_2 = load i13 %open_set_heap_f_score_V_addr_7"   --->   Operation 1645 'load' 'open_set_heap_f_score_V_load_2' <Predicate = (trunc_ln1348 & icmp_ln364)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 140 <SV = 132> <Delay = 2.31>
ST_140 : Operation 1646 [1/1] (0.00ns)   --->   "%open_set_size_1 = phi i16 %add_ln262, void, i16 %open_set_size_0, void" [assessment/toplevel.cpp:262]   --->   Operation 1646 'phi' 'open_set_size_1' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1647 [1/1] (0.00ns)   --->   "%error_flag_2 = phi i32 20000, void, i32 %error_flag_1, void"   --->   Operation 1647 'phi' 'error_flag_2' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1648 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %open_set_size_1, i32 1, i32 15" [assessment/toplevel.cpp:251]   --->   Operation 1648 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1649 [1/1] (2.31ns)   --->   "%icmp_ln251 = icmp_eq  i15 %tmp_1, i15 0" [assessment/toplevel.cpp:251]   --->   Operation 1649 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1650 [1/1] (0.00ns)   --->   "%br_ln251 = br i1 %icmp_ln251, void, void %_Z12os_heap_push6ASNode.exit.i" [assessment/toplevel.cpp:251]   --->   Operation 1650 'br' 'br_ln251' <Predicate = true> <Delay = 0.00>

State 141 <SV = 133> <Delay = 6.70>
ST_141 : Operation 1651 [1/1] (2.07ns)   --->   "%add_ln252 = add i16 %open_set_size_1, i16 65535" [assessment/toplevel.cpp:252]   --->   Operation 1651 'add' 'add_ln252' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1652 [2/2] (4.62ns)   --->   "%call_ln252 = call void @os_sift_up, i16 %add_ln252, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:252]   --->   Operation 1652 'call' 'call_ln252' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 142 <SV = 134> <Delay = 7.21>
ST_142 : Operation 1653 [1/2] (0.00ns)   --->   "%call_ln252 = call void @os_sift_up, i16 %add_ln252, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:252]   --->   Operation 1653 'call' 'call_ln252' <Predicate = (!cmp_i_i310_i & !or_ln344 & !trunc_ln68 & !icmp_ln364 & !icmp_ln251) | (!cmp_i_i310_i & !or_ln344 & !trunc_ln68 & !trunc_ln1348 & !icmp_ln251)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_142 : Operation 1654 [1/1] (0.00ns)   --->   "%br_ln253 = br void %_Z12os_heap_push6ASNode.exit.i" [assessment/toplevel.cpp:253]   --->   Operation 1654 'br' 'br_ln253' <Predicate = (!cmp_i_i310_i & !or_ln344 & !trunc_ln68 & !icmp_ln364 & !icmp_ln251) | (!cmp_i_i310_i & !or_ln344 & !trunc_ln68 & !trunc_ln1348 & !icmp_ln251)> <Delay = 0.00>
ST_142 : Operation 1655 [1/1] (2.47ns)   --->   "%icmp_ln393 = icmp_eq  i32 %error_flag_2, i32 0" [assessment/toplevel.cpp:393]   --->   Operation 1655 'icmp' 'icmp_ln393' <Predicate = (!cmp_i_i310_i & !or_ln344 & !trunc_ln68 & !icmp_ln364) | (!cmp_i_i310_i & !or_ln344 & !trunc_ln68 & !trunc_ln1348)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1656 [1/1] (1.82ns)   --->   "%br_ln393 = br i1 %icmp_ln393, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %._crit_edge91" [assessment/toplevel.cpp:393]   --->   Operation 1656 'br' 'br_ln393' <Predicate = (!cmp_i_i310_i & !or_ln344 & !trunc_ln68 & !icmp_ln364) | (!cmp_i_i310_i & !or_ln344 & !trunc_ln68 & !trunc_ln1348)> <Delay = 1.82>
ST_142 : Operation 1657 [1/2] (0.00ns)   --->   "%call_ln374 = call void @os_sift_up, i16 %existing_idx, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:374]   --->   Operation 1657 'call' 'call_ln374' <Predicate = (!cmp_i_i310_i & !or_ln344 & !trunc_ln68 & trunc_ln1348 & icmp_ln364 & icmp_ln878_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_142 : Operation 1658 [1/1] (0.00ns)   --->   "%br_ln375 = br void %._crit_edge95" [assessment/toplevel.cpp:375]   --->   Operation 1658 'br' 'br_ln375' <Predicate = (!cmp_i_i310_i & !or_ln344 & !trunc_ln68 & trunc_ln1348 & icmp_ln364 & icmp_ln878_3)> <Delay = 0.00>
ST_142 : Operation 1659 [1/1] (1.58ns)   --->   "%br_ln386 = br void %._crit_edge91" [assessment/toplevel.cpp:386]   --->   Operation 1659 'br' 'br_ln386' <Predicate = (!cmp_i_i310_i & !or_ln344 & !trunc_ln68 & trunc_ln1348 & icmp_ln364)> <Delay = 1.58>
ST_142 : Operation 1660 [1/1] (0.00ns)   --->   "%open_set_size_2 = phi i16 %add_ln262, void, i16 %add_ln262, void, i16 %open_set_size_1, void %_Z12os_heap_push6ASNode.exit.i, i16 %add_ln262, void %._crit_edge95, i16 %add_ln262, void" [assessment/toplevel.cpp:262]   --->   Operation 1660 'phi' 'open_set_size_2' <Predicate = (icmp_ln393) | (trunc_ln1348 & icmp_ln364) | (trunc_ln68) | (or_ln344) | (cmp_i_i310_i)> <Delay = 0.00>
ST_142 : Operation 1661 [1/1] (0.00ns)   --->   "%error_flag_3 = phi i32 %error_flag_1, void, i32 %error_flag_1, void, i32 %error_flag_2, void %_Z12os_heap_push6ASNode.exit.i, i32 %error_flag_1, void %._crit_edge95, i32 %error_flag_1, void"   --->   Operation 1661 'phi' 'error_flag_3' <Predicate = (icmp_ln393) | (trunc_ln1348 & icmp_ln364) | (trunc_ln68) | (or_ln344) | (cmp_i_i310_i)> <Delay = 0.00>
ST_142 : Operation 1662 [1/1] (1.58ns)   --->   "%br_ln337 = br i1 %cmp_i_i316_i, void, void %.critedge" [assessment/toplevel.cpp:337]   --->   Operation 1662 'br' 'br_ln337' <Predicate = (icmp_ln393) | (trunc_ln1348 & icmp_ln364) | (trunc_ln68) | (or_ln344) | (cmp_i_i310_i)> <Delay = 1.58>
ST_142 : Operation 1663 [1/1] (1.82ns)   --->   "%n_x_V = add i9 %current_x_V_4, i9 511"   --->   Operation 1663 'add' 'n_x_V' <Predicate = (icmp_ln393 & !cmp_i_i316_i) | (trunc_ln1348 & icmp_ln364 & !cmp_i_i316_i) | (trunc_ln68 & !cmp_i_i316_i) | (or_ln344 & !cmp_i_i316_i) | (cmp_i_i310_i & !cmp_i_i316_i)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1664 [1/1] (0.00ns)   --->   "%zext_ln882_1 = zext i9 %n_x_V"   --->   Operation 1664 'zext' 'zext_ln882_1' <Predicate = (icmp_ln393 & !cmp_i_i316_i) | (trunc_ln1348 & icmp_ln364 & !cmp_i_i316_i) | (trunc_ln68 & !cmp_i_i316_i) | (or_ln344 & !cmp_i_i316_i) | (cmp_i_i310_i & !cmp_i_i316_i)> <Delay = 0.00>
ST_142 : Operation 1665 [1/1] (1.66ns)   --->   "%icmp_ln882_2 = icmp_ult  i9 %n_x_V, i9 %op2_assign_cast6"   --->   Operation 1665 'icmp' 'icmp_ln882_2' <Predicate = (icmp_ln393 & !cmp_i_i316_i) | (trunc_ln1348 & icmp_ln364 & !cmp_i_i316_i) | (trunc_ln68 & !cmp_i_i316_i) | (or_ln344 & !cmp_i_i316_i) | (cmp_i_i310_i & !cmp_i_i316_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node or_ln344_1)   --->   "%xor_ln882_2 = xor i1 %icmp_ln882_2, i1 1"   --->   Operation 1666 'xor' 'xor_ln882_2' <Predicate = (icmp_ln393 & !cmp_i_i316_i) | (trunc_ln1348 & icmp_ln364 & !cmp_i_i316_i) | (trunc_ln68 & !cmp_i_i316_i) | (or_ln344 & !cmp_i_i316_i) | (cmp_i_i310_i & !cmp_i_i316_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1667 [1/1] (1.66ns)   --->   "%icmp_ln882_3 = icmp_ult  i9 %current_y_V_4, i9 %op2_assign_cast6"   --->   Operation 1667 'icmp' 'icmp_ln882_3' <Predicate = (icmp_ln393 & !cmp_i_i316_i) | (trunc_ln1348 & icmp_ln364 & !cmp_i_i316_i) | (trunc_ln68 & !cmp_i_i316_i) | (or_ln344 & !cmp_i_i316_i) | (cmp_i_i310_i & !cmp_i_i316_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node or_ln344_1)   --->   "%xor_ln882_3 = xor i1 %icmp_ln882_3, i1 1"   --->   Operation 1668 'xor' 'xor_ln882_3' <Predicate = (icmp_ln393 & !cmp_i_i316_i) | (trunc_ln1348 & icmp_ln364 & !cmp_i_i316_i) | (trunc_ln68 & !cmp_i_i316_i) | (or_ln344 & !cmp_i_i316_i) | (cmp_i_i310_i & !cmp_i_i316_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1669 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln344_1 = or i1 %xor_ln882_2, i1 %xor_ln882_3" [assessment/toplevel.cpp:344]   --->   Operation 1669 'or' 'or_ln344_1' <Predicate = (icmp_ln393 & !cmp_i_i316_i) | (trunc_ln1348 & icmp_ln364 & !cmp_i_i316_i) | (trunc_ln68 & !cmp_i_i316_i) | (or_ln344 & !cmp_i_i316_i) | (cmp_i_i310_i & !cmp_i_i316_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1670 [1/1] (1.58ns)   --->   "%br_ln344 = br i1 %or_ln344_1, void, void %.critedge" [assessment/toplevel.cpp:344]   --->   Operation 1670 'br' 'br_ln344' <Predicate = (icmp_ln393 & !cmp_i_i316_i) | (trunc_ln1348 & icmp_ln364 & !cmp_i_i316_i) | (trunc_ln68 & !cmp_i_i316_i) | (or_ln344 & !cmp_i_i316_i) | (cmp_i_i310_i & !cmp_i_i316_i)> <Delay = 1.58>
ST_142 : Operation 1671 [1/1] (2.13ns)   --->   "%idx_2 = add i18 %mul_ln73, i18 %zext_ln882_1" [assessment/toplevel.cpp:65]   --->   Operation 1671 'add' 'idx_2' <Predicate = (icmp_ln393 & !cmp_i_i316_i & !or_ln344_1) | (trunc_ln1348 & icmp_ln364 & !cmp_i_i316_i & !or_ln344_1) | (trunc_ln68 & !cmp_i_i316_i & !or_ln344_1) | (or_ln344 & !cmp_i_i316_i & !or_ln344_1) | (cmp_i_i310_i & !cmp_i_i316_i & !or_ln344_1)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1672 [1/1] (0.00ns)   --->   "%bit_2 = trunc i18 %idx_2" [assessment/toplevel.cpp:65]   --->   Operation 1672 'trunc' 'bit_2' <Predicate = (icmp_ln393 & !cmp_i_i316_i & !or_ln344_1) | (trunc_ln1348 & icmp_ln364 & !cmp_i_i316_i & !or_ln344_1) | (trunc_ln68 & !cmp_i_i316_i & !or_ln344_1) | (or_ln344 & !cmp_i_i316_i & !or_ln344_1) | (cmp_i_i310_i & !cmp_i_i316_i & !or_ln344_1)> <Delay = 0.00>
ST_142 : Operation 1673 [1/1] (0.00ns)   --->   "%word_2 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_2, i32 5, i32 17" [assessment/toplevel.cpp:66]   --->   Operation 1673 'partselect' 'word_2' <Predicate = (icmp_ln393 & !cmp_i_i316_i & !or_ln344_1) | (trunc_ln1348 & icmp_ln364 & !cmp_i_i316_i & !or_ln344_1) | (trunc_ln68 & !cmp_i_i316_i & !or_ln344_1) | (or_ln344 & !cmp_i_i316_i & !or_ln344_1) | (cmp_i_i310_i & !cmp_i_i316_i & !or_ln344_1)> <Delay = 0.00>
ST_142 : Operation 1674 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i13 %word_2" [assessment/toplevel.cpp:68]   --->   Operation 1674 'zext' 'zext_ln68_1' <Predicate = (icmp_ln393 & !cmp_i_i316_i & !or_ln344_1) | (trunc_ln1348 & icmp_ln364 & !cmp_i_i316_i & !or_ln344_1) | (trunc_ln68 & !cmp_i_i316_i & !or_ln344_1) | (or_ln344 & !cmp_i_i316_i & !or_ln344_1) | (cmp_i_i310_i & !cmp_i_i316_i & !or_ln344_1)> <Delay = 0.00>
ST_142 : Operation 1675 [1/1] (0.00ns)   --->   "%local_world_addr_4 = getelementptr i32 %local_world, i64 0, i64 %zext_ln68_1" [assessment/toplevel.cpp:68]   --->   Operation 1675 'getelementptr' 'local_world_addr_4' <Predicate = (icmp_ln393 & !cmp_i_i316_i & !or_ln344_1) | (trunc_ln1348 & icmp_ln364 & !cmp_i_i316_i & !or_ln344_1) | (trunc_ln68 & !cmp_i_i316_i & !or_ln344_1) | (or_ln344 & !cmp_i_i316_i & !or_ln344_1) | (cmp_i_i310_i & !cmp_i_i316_i & !or_ln344_1)> <Delay = 0.00>
ST_142 : Operation 1676 [2/2] (3.25ns)   --->   "%local_world_load_2 = load i13 %local_world_addr_4" [assessment/toplevel.cpp:68]   --->   Operation 1676 'load' 'local_world_load_2' <Predicate = (icmp_ln393 & !cmp_i_i316_i & !or_ln344_1) | (trunc_ln1348 & icmp_ln364 & !cmp_i_i316_i & !or_ln344_1) | (trunc_ln68 & !cmp_i_i316_i & !or_ln344_1) | (or_ln344 & !cmp_i_i316_i & !or_ln344_1) | (cmp_i_i310_i & !cmp_i_i316_i & !or_ln344_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 143 <SV = 132> <Delay = 6.52>
ST_143 : Operation 1677 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_2 = load i13 %open_set_heap_f_score_V_addr_7"   --->   Operation 1677 'load' 'open_set_heap_f_score_V_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_143 : Operation 1678 [1/1] (1.88ns)   --->   "%icmp_ln878_3 = icmp_ult  i11 %n_f_score_V, i11 %open_set_heap_f_score_V_load_2"   --->   Operation 1678 'icmp' 'icmp_ln878_3' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1679 [1/1] (0.00ns)   --->   "%br_ln367 = br i1 %icmp_ln878_3, void %._crit_edge95, void" [assessment/toplevel.cpp:367]   --->   Operation 1679 'br' 'br_ln367' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1680 [1/1] (2.32ns)   --->   "%store_ln371 = store i11 %n_f_score_V, i13 %open_set_heap_f_score_V_addr_7" [assessment/toplevel.cpp:371]   --->   Operation 1680 'store' 'store_ln371' <Predicate = (icmp_ln878_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_143 : Operation 1681 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_5 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln367" [assessment/toplevel.cpp:372]   --->   Operation 1681 'getelementptr' 'open_set_heap_g_score_V_addr_5' <Predicate = (icmp_ln878_3)> <Delay = 0.00>
ST_143 : Operation 1682 [1/1] (2.32ns)   --->   "%store_ln372 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_5" [assessment/toplevel.cpp:372]   --->   Operation 1682 'store' 'store_ln372' <Predicate = (icmp_ln878_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 144 <SV = 133> <Delay = 4.62>
ST_144 : Operation 1683 [2/2] (4.62ns)   --->   "%call_ln374 = call void @os_sift_up, i16 %existing_idx, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:374]   --->   Operation 1683 'call' 'call_ln374' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 145 <SV = 135> <Delay = 3.25>
ST_145 : Operation 1684 [1/2] (3.25ns)   --->   "%local_world_load_2 = load i13 %local_world_addr_4" [assessment/toplevel.cpp:68]   --->   Operation 1684 'load' 'local_world_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 146 <SV = 136> <Delay = 6.00>
ST_146 : Operation 1685 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i5 %bit_2" [assessment/toplevel.cpp:67]   --->   Operation 1685 'zext' 'zext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1686 [1/1] (4.42ns)   --->   "%lshr_ln68_1 = lshr i32 %local_world_load_2, i32 %zext_ln67_1" [assessment/toplevel.cpp:68]   --->   Operation 1686 'lshr' 'lshr_ln68_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1687 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = trunc i32 %lshr_ln68_1" [assessment/toplevel.cpp:68]   --->   Operation 1687 'trunc' 'trunc_ln68_1' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1688 [1/1] (1.58ns)   --->   "%br_ln349 = br i1 %trunc_ln68_1, void %_Z7abs_subtt.exit17.i227.i.1, void %.critedge" [assessment/toplevel.cpp:349]   --->   Operation 1688 'br' 'br_ln349' <Predicate = true> <Delay = 1.58>
ST_146 : Operation 1689 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i18 %idx_2" [assessment/toplevel.cpp:81]   --->   Operation 1689 'zext' 'zext_ln81_1' <Predicate = (!trunc_ln68_1)> <Delay = 0.00>
ST_146 : Operation 1690 [1/1] (0.00ns)   --->   "%grid_info_V_addr_3 = getelementptr i3 %grid_info_V, i64 0, i64 %zext_ln81_1"   --->   Operation 1690 'getelementptr' 'grid_info_V_addr_3' <Predicate = (!trunc_ln68_1)> <Delay = 0.00>
ST_146 : Operation 1691 [2/2] (3.25ns)   --->   "%grid_info_V_load_2 = load i18 %grid_info_V_addr_3"   --->   Operation 1691 'load' 'grid_info_V_load_2' <Predicate = (!trunc_ln68_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>

State 147 <SV = 137> <Delay = 6.26>
ST_147 : Operation 1692 [1/1] (1.66ns)   --->   "%icmp_ln101_4 = icmp_ugt  i9 %n_x_V, i9 %goal_x_V" [assessment/toplevel.cpp:101]   --->   Operation 1692 'icmp' 'icmp_ln101_4' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1693 [1/1] (0.00ns)   --->   "%zext_ln101_6 = zext i9 %n_x_V" [assessment/toplevel.cpp:101]   --->   Operation 1693 'zext' 'zext_ln101_6' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1694 [1/1] (1.82ns)   --->   "%sub_ln101_8 = sub i10 %zext_ln101_6, i10 %zext_ln101_1" [assessment/toplevel.cpp:101]   --->   Operation 1694 'sub' 'sub_ln101_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1695 [1/1] (1.82ns)   --->   "%sub_ln101_9 = sub i10 %zext_ln101_1, i10 %zext_ln101_6" [assessment/toplevel.cpp:101]   --->   Operation 1695 'sub' 'sub_ln101_9' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1696 [1/1] (0.68ns)   --->   "%select_ln101_4 = select i1 %icmp_ln101_4, i10 %sub_ln101_8, i10 %sub_ln101_9" [assessment/toplevel.cpp:101]   --->   Operation 1696 'select' 'select_ln101_4' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln101_2 = sext i10 %select_ln101_4" [assessment/toplevel.cpp:101]   --->   Operation 1697 'sext' 'sext_ln101_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1698 [1/1] (1.66ns)   --->   "%icmp_ln101_5 = icmp_ugt  i9 %current_y_V_4, i9 %goal_y_V" [assessment/toplevel.cpp:101]   --->   Operation 1698 'icmp' 'icmp_ln101_5' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1699 [1/1] (0.00ns)   --->   "%zext_ln101_7 = zext i9 %current_y_V_4" [assessment/toplevel.cpp:101]   --->   Operation 1699 'zext' 'zext_ln101_7' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1700 [1/1] (1.82ns)   --->   "%sub_ln101_10 = sub i10 %zext_ln101_7, i10 %zext_ln101_3" [assessment/toplevel.cpp:101]   --->   Operation 1700 'sub' 'sub_ln101_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1701 [1/1] (1.82ns)   --->   "%sub_ln101_11 = sub i10 %zext_ln101_3, i10 %zext_ln101_7" [assessment/toplevel.cpp:101]   --->   Operation 1701 'sub' 'sub_ln101_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1702 [1/1] (0.68ns)   --->   "%select_ln101_5 = select i1 %icmp_ln101_5, i10 %sub_ln101_10, i10 %sub_ln101_11" [assessment/toplevel.cpp:101]   --->   Operation 1702 'select' 'select_ln101_5' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 1703 [1/1] (0.00ns)   --->   "%sext_ln356_1 = sext i10 %select_ln101_5" [assessment/toplevel.cpp:356]   --->   Operation 1703 'sext' 'sext_ln356_1' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_2 = add i11 %n_g_score_V, i11 %sext_ln356_1"   --->   Operation 1704 'add' 'add_ln208_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_147 : Operation 1705 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%n_f_score_V_1 = add i11 %add_ln208_2, i11 %sext_ln101_2"   --->   Operation 1705 'add' 'n_f_score_V_1' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_147 : Operation 1706 [1/2] (3.25ns)   --->   "%grid_info_V_load_2 = load i18 %grid_info_V_addr_3"   --->   Operation 1706 'load' 'grid_info_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_147 : Operation 1707 [1/1] (0.00ns)   --->   "%trunc_ln1348_1 = trunc i3 %grid_info_V_load_2"   --->   Operation 1707 'trunc' 'trunc_ln1348_1' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1708 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %trunc_ln1348_1, void %.critedge27, void" [assessment/toplevel.cpp:362]   --->   Operation 1708 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1709 [1/1] (2.42ns)   --->   "%icmp_ln278_2 = icmp_eq  i16 %open_set_size_2, i16 0" [assessment/toplevel.cpp:278]   --->   Operation 1709 'icmp' 'icmp_ln278_2' <Predicate = (trunc_ln1348_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1710 [1/1] (1.58ns)   --->   "%br_ln278 = br i1 %icmp_ln278_2, void %.lr.ph1179.1.preheader, void %_Z7os_find7ap_uintILi11EES0_.exit.i.1" [assessment/toplevel.cpp:278]   --->   Operation 1710 'br' 'br_ln278' <Predicate = (trunc_ln1348_1)> <Delay = 1.58>
ST_147 : Operation 1711 [1/1] (1.58ns)   --->   "%br_ln278 = br void %.lr.ph1179.1" [assessment/toplevel.cpp:278]   --->   Operation 1711 'br' 'br_ln278' <Predicate = (trunc_ln1348_1 & !icmp_ln278_2)> <Delay = 1.58>

State 148 <SV = 138> <Delay = 4.01>
ST_148 : Operation 1712 [1/1] (0.00ns)   --->   "%i_14 = phi i16 %i_15, void %.split33._crit_edge, i16 0, void %.lr.ph1179.1.preheader"   --->   Operation 1712 'phi' 'i_14' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1713 [1/1] (2.42ns)   --->   "%icmp_ln278_3 = icmp_ult  i16 %i_14, i16 %open_set_size_2" [assessment/toplevel.cpp:278]   --->   Operation 1713 'icmp' 'icmp_ln278_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1714 [1/1] (2.07ns)   --->   "%i_15 = add i16 %i_14, i16 1" [assessment/toplevel.cpp:278]   --->   Operation 1714 'add' 'i_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1715 [1/1] (1.58ns)   --->   "%br_ln278 = br i1 %icmp_ln278_3, void %_Z7os_find7ap_uintILi11EES0_.exit.i.1.loopexit, void %.split33" [assessment/toplevel.cpp:278]   --->   Operation 1715 'br' 'br_ln278' <Predicate = true> <Delay = 1.58>
ST_148 : Operation 1716 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i16 %i_14" [assessment/toplevel.cpp:280]   --->   Operation 1716 'zext' 'zext_ln280_1' <Predicate = (icmp_ln278_3)> <Delay = 0.00>
ST_148 : Operation 1717 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_8 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln280_1"   --->   Operation 1717 'getelementptr' 'open_set_heap_x_V_addr_8' <Predicate = (icmp_ln278_3)> <Delay = 0.00>
ST_148 : Operation 1718 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_3 = load i13 %open_set_heap_x_V_addr_8"   --->   Operation 1718 'load' 'open_set_heap_x_V_load_3' <Predicate = (icmp_ln278_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 149 <SV = 139> <Delay = 3.98>
ST_149 : Operation 1719 [1/1] (0.00ns)   --->   "%speclooptripcount_ln278 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5000, i64 2500" [assessment/toplevel.cpp:278]   --->   Operation 1719 'speclooptripcount' 'speclooptripcount_ln278' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1720 [1/1] (0.00ns)   --->   "%specloopname_ln278 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [assessment/toplevel.cpp:278]   --->   Operation 1720 'specloopname' 'specloopname_ln278' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1721 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_3 = load i13 %open_set_heap_x_V_addr_8"   --->   Operation 1721 'load' 'open_set_heap_x_V_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_149 : Operation 1722 [1/1] (1.66ns)   --->   "%icmp_ln870_4 = icmp_eq  i9 %open_set_heap_x_V_load_3, i9 %n_x_V"   --->   Operation 1722 'icmp' 'icmp_ln870_4' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1723 [1/1] (0.00ns)   --->   "%br_ln280 = br i1 %icmp_ln870_4, void %.split33._crit_edge, void" [assessment/toplevel.cpp:280]   --->   Operation 1723 'br' 'br_ln280' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1724 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_8 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln280_1"   --->   Operation 1724 'getelementptr' 'open_set_heap_y_V_addr_8' <Predicate = (icmp_ln870_4)> <Delay = 0.00>
ST_149 : Operation 1725 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_3 = load i13 %open_set_heap_y_V_addr_8"   --->   Operation 1725 'load' 'open_set_heap_y_V_load_3' <Predicate = (icmp_ln870_4)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 150 <SV = 140> <Delay = 5.57>
ST_150 : Operation 1726 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_3 = load i13 %open_set_heap_y_V_addr_8"   --->   Operation 1726 'load' 'open_set_heap_y_V_load_3' <Predicate = (icmp_ln870_4)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_150 : Operation 1727 [1/1] (1.66ns)   --->   "%icmp_ln870_5 = icmp_eq  i9 %open_set_heap_y_V_load_3, i9 %current_y_V_4"   --->   Operation 1727 'icmp' 'icmp_ln870_5' <Predicate = (icmp_ln870_4)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1728 [1/1] (1.58ns)   --->   "%br_ln280 = br i1 %icmp_ln870_5, void %.split33._crit_edge, void %_Z7os_find7ap_uintILi11EES0_.exit.i.1.loopexit" [assessment/toplevel.cpp:280]   --->   Operation 1728 'br' 'br_ln280' <Predicate = (icmp_ln870_4)> <Delay = 1.58>
ST_150 : Operation 1729 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1179.1"   --->   Operation 1729 'br' 'br_ln0' <Predicate = (!icmp_ln870_5) | (!icmp_ln870_4)> <Delay = 0.00>

State 151 <SV = 141> <Delay = 7.27>
ST_151 : Operation 1730 [1/1] (0.00ns)   --->   "%existing_idx_1_ph = phi i16 %open_set_size_2, void %.lr.ph1179.1, i16 %i_14, void"   --->   Operation 1730 'phi' 'existing_idx_1_ph' <Predicate = (trunc_ln1348_1 & !icmp_ln278_2)> <Delay = 0.00>
ST_151 : Operation 1731 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z7os_find7ap_uintILi11EES0_.exit.i.1"   --->   Operation 1731 'br' 'br_ln0' <Predicate = (trunc_ln1348_1 & !icmp_ln278_2)> <Delay = 1.58>
ST_151 : Operation 1732 [1/1] (0.00ns)   --->   "%existing_idx_1 = phi i16 %open_set_size_2, void, i16 %existing_idx_1_ph, void %_Z7os_find7ap_uintILi11EES0_.exit.i.1.loopexit" [assessment/toplevel.cpp:262]   --->   Operation 1732 'phi' 'existing_idx_1' <Predicate = (trunc_ln1348_1)> <Delay = 0.00>
ST_151 : Operation 1733 [1/1] (2.42ns)   --->   "%icmp_ln364_1 = icmp_ult  i16 %existing_idx_1, i16 %open_set_size_2" [assessment/toplevel.cpp:364]   --->   Operation 1733 'icmp' 'icmp_ln364_1' <Predicate = (trunc_ln1348_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1734 [1/1] (0.00ns)   --->   "%br_ln364 = br i1 %icmp_ln364_1, void %.critedge27, void" [assessment/toplevel.cpp:364]   --->   Operation 1734 'br' 'br_ln364' <Predicate = (trunc_ln1348_1)> <Delay = 0.00>
ST_151 : Operation 1735 [1/1] (0.00ns)   --->   "%or_ln709_1 = or i3 %grid_info_V_load_2, i3 3"   --->   Operation 1735 'or' 'or_ln709_1' <Predicate = (!icmp_ln364_1) | (!trunc_ln1348_1)> <Delay = 0.00>
ST_151 : Operation 1736 [1/1] (3.25ns)   --->   "%store_ln709 = store i3 %or_ln709_1, i18 %grid_info_V_addr_3"   --->   Operation 1736 'store' 'store_ln709' <Predicate = (!icmp_ln364_1) | (!trunc_ln1348_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_151 : Operation 1737 [1/1] (0.00ns)   --->   "%trunc_ln238 = trunc i16 %open_set_size_2" [assessment/toplevel.cpp:238]   --->   Operation 1737 'trunc' 'trunc_ln238' <Predicate = (!icmp_ln364_1) | (!trunc_ln1348_1)> <Delay = 0.00>
ST_151 : Operation 1738 [1/1] (2.42ns)   --->   "%icmp_ln238_1 = icmp_ugt  i16 %open_set_size_2, i16 4999" [assessment/toplevel.cpp:238]   --->   Operation 1738 'icmp' 'icmp_ln238_1' <Predicate = (!icmp_ln364_1) | (!trunc_ln1348_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1739 [1/1] (0.00ns)   --->   "%br_ln238 = br i1 %icmp_ln238_1, void, void" [assessment/toplevel.cpp:238]   --->   Operation 1739 'br' 'br_ln238' <Predicate = (!icmp_ln364_1) | (!trunc_ln1348_1)> <Delay = 0.00>
ST_151 : Operation 1740 [1/1] (0.00ns)   --->   "%zext_ln245_1 = zext i16 %open_set_size_2" [assessment/toplevel.cpp:245]   --->   Operation 1740 'zext' 'zext_ln245_1' <Predicate = (!icmp_ln364_1 & !icmp_ln238_1) | (!trunc_ln1348_1 & !icmp_ln238_1)> <Delay = 0.00>
ST_151 : Operation 1741 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_12 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_1" [assessment/toplevel.cpp:245]   --->   Operation 1741 'getelementptr' 'open_set_heap_f_score_V_addr_12' <Predicate = (!icmp_ln364_1 & !icmp_ln238_1) | (!trunc_ln1348_1 & !icmp_ln238_1)> <Delay = 0.00>
ST_151 : Operation 1742 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_10 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_1" [assessment/toplevel.cpp:245]   --->   Operation 1742 'getelementptr' 'open_set_heap_g_score_V_addr_10' <Predicate = (!icmp_ln364_1 & !icmp_ln238_1) | (!trunc_ln1348_1 & !icmp_ln238_1)> <Delay = 0.00>
ST_151 : Operation 1743 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_10 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_1" [assessment/toplevel.cpp:245]   --->   Operation 1743 'getelementptr' 'open_set_heap_x_V_addr_10' <Predicate = (!icmp_ln364_1 & !icmp_ln238_1) | (!trunc_ln1348_1 & !icmp_ln238_1)> <Delay = 0.00>
ST_151 : Operation 1744 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_10 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_1" [assessment/toplevel.cpp:245]   --->   Operation 1744 'getelementptr' 'open_set_heap_y_V_addr_10' <Predicate = (!icmp_ln364_1 & !icmp_ln238_1) | (!trunc_ln1348_1 & !icmp_ln238_1)> <Delay = 0.00>
ST_151 : Operation 1745 [1/1] (2.32ns)   --->   "%store_ln245 = store i11 %n_f_score_V_1, i13 %open_set_heap_f_score_V_addr_12" [assessment/toplevel.cpp:245]   --->   Operation 1745 'store' 'store_ln245' <Predicate = (!icmp_ln364_1 & !icmp_ln238_1) | (!trunc_ln1348_1 & !icmp_ln238_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_151 : Operation 1746 [1/1] (2.32ns)   --->   "%store_ln245 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_10" [assessment/toplevel.cpp:245]   --->   Operation 1746 'store' 'store_ln245' <Predicate = (!icmp_ln364_1 & !icmp_ln238_1) | (!trunc_ln1348_1 & !icmp_ln238_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_151 : Operation 1747 [1/1] (2.32ns)   --->   "%store_ln245 = store i9 %n_x_V, i13 %open_set_heap_x_V_addr_10" [assessment/toplevel.cpp:245]   --->   Operation 1747 'store' 'store_ln245' <Predicate = (!icmp_ln364_1 & !icmp_ln238_1) | (!trunc_ln1348_1 & !icmp_ln238_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_151 : Operation 1748 [1/1] (2.32ns)   --->   "%store_ln245 = store i9 %current_y_V_4, i13 %open_set_heap_y_V_addr_10" [assessment/toplevel.cpp:245]   --->   Operation 1748 'store' 'store_ln245' <Predicate = (!icmp_ln364_1 & !icmp_ln238_1) | (!trunc_ln1348_1 & !icmp_ln238_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_151 : Operation 1749 [1/1] (2.07ns)   --->   "%add_ln246 = add i16 %open_set_size_2, i16 1" [assessment/toplevel.cpp:246]   --->   Operation 1749 'add' 'add_ln246' <Predicate = (!icmp_ln364_1 & !icmp_ln238_1) | (!trunc_ln1348_1 & !icmp_ln238_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1750 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1750 'br' 'br_ln0' <Predicate = (!icmp_ln364_1 & !icmp_ln238_1) | (!trunc_ln1348_1 & !icmp_ln238_1)> <Delay = 1.58>
ST_151 : Operation 1751 [1/1] (1.67ns)   --->   "%add_ln239_1 = add i13 %trunc_ln238, i13 8191" [assessment/toplevel.cpp:239]   --->   Operation 1751 'add' 'add_ln239_1' <Predicate = (!icmp_ln364_1 & icmp_ln238_1) | (!trunc_ln1348_1 & icmp_ln238_1)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1752 [1/1] (0.00ns)   --->   "%zext_ln239_1 = zext i13 %add_ln239_1" [assessment/toplevel.cpp:239]   --->   Operation 1752 'zext' 'zext_ln239_1' <Predicate = (!icmp_ln364_1 & icmp_ln238_1) | (!trunc_ln1348_1 & icmp_ln238_1)> <Delay = 0.00>
ST_151 : Operation 1753 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_11 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln239_1" [assessment/toplevel.cpp:239]   --->   Operation 1753 'getelementptr' 'open_set_heap_f_score_V_addr_11' <Predicate = (!icmp_ln364_1 & icmp_ln238_1) | (!trunc_ln1348_1 & icmp_ln238_1)> <Delay = 0.00>
ST_151 : Operation 1754 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_9 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln239_1" [assessment/toplevel.cpp:239]   --->   Operation 1754 'getelementptr' 'open_set_heap_g_score_V_addr_9' <Predicate = (!icmp_ln364_1 & icmp_ln238_1) | (!trunc_ln1348_1 & icmp_ln238_1)> <Delay = 0.00>
ST_151 : Operation 1755 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_9 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln239_1" [assessment/toplevel.cpp:239]   --->   Operation 1755 'getelementptr' 'open_set_heap_x_V_addr_9' <Predicate = (!icmp_ln364_1 & icmp_ln238_1) | (!trunc_ln1348_1 & icmp_ln238_1)> <Delay = 0.00>
ST_151 : Operation 1756 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_9 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln239_1" [assessment/toplevel.cpp:239]   --->   Operation 1756 'getelementptr' 'open_set_heap_y_V_addr_9' <Predicate = (!icmp_ln364_1 & icmp_ln238_1) | (!trunc_ln1348_1 & icmp_ln238_1)> <Delay = 0.00>
ST_151 : Operation 1757 [1/1] (2.32ns)   --->   "%store_ln239 = store i11 %n_f_score_V_1, i13 %open_set_heap_f_score_V_addr_11" [assessment/toplevel.cpp:239]   --->   Operation 1757 'store' 'store_ln239' <Predicate = (!icmp_ln364_1 & icmp_ln238_1) | (!trunc_ln1348_1 & icmp_ln238_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_151 : Operation 1758 [1/1] (2.32ns)   --->   "%store_ln239 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_9" [assessment/toplevel.cpp:239]   --->   Operation 1758 'store' 'store_ln239' <Predicate = (!icmp_ln364_1 & icmp_ln238_1) | (!trunc_ln1348_1 & icmp_ln238_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_151 : Operation 1759 [1/1] (2.32ns)   --->   "%store_ln239 = store i9 %n_x_V, i13 %open_set_heap_x_V_addr_9" [assessment/toplevel.cpp:239]   --->   Operation 1759 'store' 'store_ln239' <Predicate = (!icmp_ln364_1 & icmp_ln238_1) | (!trunc_ln1348_1 & icmp_ln238_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_151 : Operation 1760 [1/1] (2.32ns)   --->   "%store_ln239 = store i9 %current_y_V_4, i13 %open_set_heap_y_V_addr_9" [assessment/toplevel.cpp:239]   --->   Operation 1760 'store' 'store_ln239' <Predicate = (!icmp_ln364_1 & icmp_ln238_1) | (!trunc_ln1348_1 & icmp_ln238_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_151 : Operation 1761 [1/1] (1.58ns)   --->   "%br_ln241 = br void" [assessment/toplevel.cpp:241]   --->   Operation 1761 'br' 'br_ln241' <Predicate = (!icmp_ln364_1 & icmp_ln238_1) | (!trunc_ln1348_1 & icmp_ln238_1)> <Delay = 1.58>
ST_151 : Operation 1762 [1/1] (0.00ns)   --->   "%zext_ln367_1 = zext i16 %existing_idx_1" [assessment/toplevel.cpp:367]   --->   Operation 1762 'zext' 'zext_ln367_1' <Predicate = (trunc_ln1348_1 & icmp_ln364_1)> <Delay = 0.00>
ST_151 : Operation 1763 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_10 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln367_1"   --->   Operation 1763 'getelementptr' 'open_set_heap_f_score_V_addr_10' <Predicate = (trunc_ln1348_1 & icmp_ln364_1)> <Delay = 0.00>
ST_151 : Operation 1764 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_3 = load i13 %open_set_heap_f_score_V_addr_10"   --->   Operation 1764 'load' 'open_set_heap_f_score_V_load_3' <Predicate = (trunc_ln1348_1 & icmp_ln364_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 152 <SV = 142> <Delay = 2.31>
ST_152 : Operation 1765 [1/1] (0.00ns)   --->   "%open_set_size_4 = phi i16 %open_set_size_2, void, i16 %add_ln246, void" [assessment/toplevel.cpp:262]   --->   Operation 1765 'phi' 'open_set_size_4' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1766 [1/1] (0.00ns)   --->   "%error_flag_4 = phi i32 20000, void, i32 %error_flag_3, void"   --->   Operation 1766 'phi' 'error_flag_4' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1767 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %open_set_size_4, i32 1, i32 15" [assessment/toplevel.cpp:251]   --->   Operation 1767 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1768 [1/1] (2.31ns)   --->   "%icmp_ln251_1 = icmp_eq  i15 %tmp_2, i15 0" [assessment/toplevel.cpp:251]   --->   Operation 1768 'icmp' 'icmp_ln251_1' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1769 [1/1] (0.00ns)   --->   "%br_ln251 = br i1 %icmp_ln251_1, void, void %_Z12os_heap_push6ASNode.exit.i.1" [assessment/toplevel.cpp:251]   --->   Operation 1769 'br' 'br_ln251' <Predicate = true> <Delay = 0.00>

State 153 <SV = 143> <Delay = 6.70>
ST_153 : Operation 1770 [1/1] (2.07ns)   --->   "%add_ln252_1 = add i16 %open_set_size_4, i16 65535" [assessment/toplevel.cpp:252]   --->   Operation 1770 'add' 'add_ln252_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1771 [2/2] (4.62ns)   --->   "%call_ln252 = call void @os_sift_up, i16 %add_ln252_1, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:252]   --->   Operation 1771 'call' 'call_ln252' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 154 <SV = 144> <Delay = 6.04>
ST_154 : Operation 1772 [1/2] (0.00ns)   --->   "%call_ln252 = call void @os_sift_up, i16 %add_ln252_1, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:252]   --->   Operation 1772 'call' 'call_ln252' <Predicate = (!cmp_i_i316_i & !or_ln344_1 & !trunc_ln68_1 & !icmp_ln364_1 & !icmp_ln251_1) | (!cmp_i_i316_i & !or_ln344_1 & !trunc_ln68_1 & !trunc_ln1348_1 & !icmp_ln251_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_154 : Operation 1773 [1/1] (0.00ns)   --->   "%br_ln253 = br void %_Z12os_heap_push6ASNode.exit.i.1" [assessment/toplevel.cpp:253]   --->   Operation 1773 'br' 'br_ln253' <Predicate = (!cmp_i_i316_i & !or_ln344_1 & !trunc_ln68_1 & !icmp_ln364_1 & !icmp_ln251_1) | (!cmp_i_i316_i & !or_ln344_1 & !trunc_ln68_1 & !trunc_ln1348_1 & !icmp_ln251_1)> <Delay = 0.00>
ST_154 : Operation 1774 [1/1] (2.47ns)   --->   "%icmp_ln393_1 = icmp_eq  i32 %error_flag_4, i32 0" [assessment/toplevel.cpp:393]   --->   Operation 1774 'icmp' 'icmp_ln393_1' <Predicate = (!cmp_i_i316_i & !or_ln344_1 & !trunc_ln68_1 & !icmp_ln364_1) | (!cmp_i_i316_i & !or_ln344_1 & !trunc_ln68_1 & !trunc_ln1348_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1775 [1/1] (1.82ns)   --->   "%br_ln393 = br i1 %icmp_ln393_1, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %.critedge" [assessment/toplevel.cpp:393]   --->   Operation 1775 'br' 'br_ln393' <Predicate = (!cmp_i_i316_i & !or_ln344_1 & !trunc_ln68_1 & !icmp_ln364_1) | (!cmp_i_i316_i & !or_ln344_1 & !trunc_ln68_1 & !trunc_ln1348_1)> <Delay = 1.82>
ST_154 : Operation 1776 [1/2] (0.00ns)   --->   "%call_ln374 = call void @os_sift_up, i16 %existing_idx_1, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:374]   --->   Operation 1776 'call' 'call_ln374' <Predicate = (!cmp_i_i316_i & !or_ln344_1 & !trunc_ln68_1 & trunc_ln1348_1 & icmp_ln364_1 & icmp_ln878_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_154 : Operation 1777 [1/1] (0.00ns)   --->   "%br_ln375 = br void %._crit_edge99" [assessment/toplevel.cpp:375]   --->   Operation 1777 'br' 'br_ln375' <Predicate = (!cmp_i_i316_i & !or_ln344_1 & !trunc_ln68_1 & trunc_ln1348_1 & icmp_ln364_1 & icmp_ln878_4)> <Delay = 0.00>
ST_154 : Operation 1778 [1/1] (1.58ns)   --->   "%br_ln386 = br void %.critedge" [assessment/toplevel.cpp:386]   --->   Operation 1778 'br' 'br_ln386' <Predicate = (!cmp_i_i316_i & !or_ln344_1 & !trunc_ln68_1 & trunc_ln1348_1 & icmp_ln364_1)> <Delay = 1.58>
ST_154 : Operation 1779 [1/1] (0.00ns)   --->   "%open_set_size_5 = phi i16 %open_set_size_2, void %._crit_edge91, i16 %open_set_size_2, void, i16 %open_set_size_4, void %_Z12os_heap_push6ASNode.exit.i.1, i16 %open_set_size_2, void %._crit_edge99, i16 %open_set_size_2, void" [assessment/toplevel.cpp:262]   --->   Operation 1779 'phi' 'open_set_size_5' <Predicate = (icmp_ln393_1) | (trunc_ln1348_1 & icmp_ln364_1) | (trunc_ln68_1) | (or_ln344_1) | (cmp_i_i316_i)> <Delay = 0.00>
ST_154 : Operation 1780 [1/1] (0.00ns)   --->   "%error_flag_5 = phi i32 %error_flag_3, void %._crit_edge91, i32 %error_flag_3, void, i32 %error_flag_4, void %_Z12os_heap_push6ASNode.exit.i.1, i32 %error_flag_3, void %._crit_edge99, i32 %error_flag_3, void"   --->   Operation 1780 'phi' 'error_flag_5' <Predicate = (icmp_ln393_1) | (trunc_ln1348_1 & icmp_ln364_1) | (trunc_ln68_1) | (or_ln344_1) | (cmp_i_i316_i)> <Delay = 0.00>
ST_154 : Operation 1781 [1/1] (1.82ns)   --->   "%n_y_V_1 = add i9 %current_y_V_4, i9 1"   --->   Operation 1781 'add' 'n_y_V_1' <Predicate = (icmp_ln393_1) | (trunc_ln1348_1 & icmp_ln364_1) | (trunc_ln68_1) | (or_ln344_1) | (cmp_i_i316_i)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1782 [1/1] (1.66ns)   --->   "%icmp_ln882_4 = icmp_ult  i9 %current_x_V_4, i9 %op2_assign_cast6"   --->   Operation 1782 'icmp' 'icmp_ln882_4' <Predicate = (icmp_ln393_1) | (trunc_ln1348_1 & icmp_ln364_1) | (trunc_ln68_1) | (or_ln344_1) | (cmp_i_i316_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node or_ln344_2)   --->   "%xor_ln882_4 = xor i1 %icmp_ln882_4, i1 1"   --->   Operation 1783 'xor' 'xor_ln882_4' <Predicate = (icmp_ln393_1) | (trunc_ln1348_1 & icmp_ln364_1) | (trunc_ln68_1) | (or_ln344_1) | (cmp_i_i316_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1784 [1/1] (0.00ns)   --->   "%zext_ln882_2 = zext i9 %n_y_V_1"   --->   Operation 1784 'zext' 'zext_ln882_2' <Predicate = (icmp_ln393_1) | (trunc_ln1348_1 & icmp_ln364_1) | (trunc_ln68_1) | (or_ln344_1) | (cmp_i_i316_i)> <Delay = 0.00>
ST_154 : Operation 1785 [1/1] (1.66ns)   --->   "%icmp_ln882_5 = icmp_ult  i9 %n_y_V_1, i9 %op2_assign_cast6"   --->   Operation 1785 'icmp' 'icmp_ln882_5' <Predicate = (icmp_ln393_1) | (trunc_ln1348_1 & icmp_ln364_1) | (trunc_ln68_1) | (or_ln344_1) | (cmp_i_i316_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node or_ln344_2)   --->   "%xor_ln882_5 = xor i1 %icmp_ln882_5, i1 1"   --->   Operation 1786 'xor' 'xor_ln882_5' <Predicate = (icmp_ln393_1) | (trunc_ln1348_1 & icmp_ln364_1) | (trunc_ln68_1) | (or_ln344_1) | (cmp_i_i316_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1787 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln344_2 = or i1 %xor_ln882_4, i1 %xor_ln882_5" [assessment/toplevel.cpp:344]   --->   Operation 1787 'or' 'or_ln344_2' <Predicate = (icmp_ln393_1) | (trunc_ln1348_1 & icmp_ln364_1) | (trunc_ln68_1) | (or_ln344_1) | (cmp_i_i316_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1788 [1/1] (1.58ns)   --->   "%br_ln344 = br i1 %or_ln344_2, void, void %.critedge._crit_edge" [assessment/toplevel.cpp:344]   --->   Operation 1788 'br' 'br_ln344' <Predicate = (icmp_ln393_1) | (trunc_ln1348_1 & icmp_ln364_1) | (trunc_ln68_1) | (or_ln344_1) | (cmp_i_i316_i)> <Delay = 1.58>
ST_154 : Operation 1789 [3/3] (1.05ns) (grouped into DSP with root node idx_3)   --->   "%mul_ln65_1 = mul i18 %op2_assign_cast, i18 %zext_ln882_2" [assessment/toplevel.cpp:65]   --->   Operation 1789 'mul' 'mul_ln65_1' <Predicate = (icmp_ln393_1 & !or_ln344_2) | (trunc_ln1348_1 & icmp_ln364_1 & !or_ln344_2) | (trunc_ln68_1 & !or_ln344_2) | (or_ln344_1 & !or_ln344_2) | (cmp_i_i316_i & !or_ln344_2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 155 <SV = 142> <Delay = 6.52>
ST_155 : Operation 1790 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_3 = load i13 %open_set_heap_f_score_V_addr_10"   --->   Operation 1790 'load' 'open_set_heap_f_score_V_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_155 : Operation 1791 [1/1] (1.88ns)   --->   "%icmp_ln878_4 = icmp_ult  i11 %n_f_score_V_1, i11 %open_set_heap_f_score_V_load_3"   --->   Operation 1791 'icmp' 'icmp_ln878_4' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1792 [1/1] (0.00ns)   --->   "%br_ln367 = br i1 %icmp_ln878_4, void %._crit_edge99, void" [assessment/toplevel.cpp:367]   --->   Operation 1792 'br' 'br_ln367' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1793 [1/1] (2.32ns)   --->   "%store_ln371 = store i11 %n_f_score_V_1, i13 %open_set_heap_f_score_V_addr_10" [assessment/toplevel.cpp:371]   --->   Operation 1793 'store' 'store_ln371' <Predicate = (icmp_ln878_4)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_155 : Operation 1794 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_8 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln367_1" [assessment/toplevel.cpp:372]   --->   Operation 1794 'getelementptr' 'open_set_heap_g_score_V_addr_8' <Predicate = (icmp_ln878_4)> <Delay = 0.00>
ST_155 : Operation 1795 [1/1] (2.32ns)   --->   "%store_ln372 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_8" [assessment/toplevel.cpp:372]   --->   Operation 1795 'store' 'store_ln372' <Predicate = (icmp_ln878_4)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 156 <SV = 143> <Delay = 4.62>
ST_156 : Operation 1796 [1/1] (0.00ns)   --->   "%or_ln709_2 = or i3 %grid_info_V_load_2, i3 2"   --->   Operation 1796 'or' 'or_ln709_2' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1797 [1/1] (3.25ns)   --->   "%store_ln709 = store i3 %or_ln709_2, i18 %grid_info_V_addr_3"   --->   Operation 1797 'store' 'store_ln709' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_156 : Operation 1798 [2/2] (4.62ns)   --->   "%call_ln374 = call void @os_sift_up, i16 %existing_idx_1, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:374]   --->   Operation 1798 'call' 'call_ln374' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 157 <SV = 145> <Delay = 1.05>
ST_157 : Operation 1799 [2/3] (1.05ns) (grouped into DSP with root node idx_3)   --->   "%mul_ln65_1 = mul i18 %op2_assign_cast, i18 %zext_ln882_2" [assessment/toplevel.cpp:65]   --->   Operation 1799 'mul' 'mul_ln65_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 158 <SV = 146> <Delay = 2.10>
ST_158 : Operation 1800 [1/3] (0.00ns) (grouped into DSP with root node idx_3)   --->   "%mul_ln65_1 = mul i18 %op2_assign_cast, i18 %zext_ln882_2" [assessment/toplevel.cpp:65]   --->   Operation 1800 'mul' 'mul_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 1801 [2/2] (2.10ns) (root node of the DSP)   --->   "%idx_3 = add i18 %mul_ln65_1, i18 %zext_ln264" [assessment/toplevel.cpp:65]   --->   Operation 1801 'add' 'idx_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 159 <SV = 147> <Delay = 5.35>
ST_159 : Operation 1802 [1/2] (2.10ns) (root node of the DSP)   --->   "%idx_3 = add i18 %mul_ln65_1, i18 %zext_ln264" [assessment/toplevel.cpp:65]   --->   Operation 1802 'add' 'idx_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 1803 [1/1] (0.00ns)   --->   "%bit_3 = trunc i18 %idx_3" [assessment/toplevel.cpp:65]   --->   Operation 1803 'trunc' 'bit_3' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1804 [1/1] (0.00ns)   --->   "%word_3 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_3, i32 5, i32 17" [assessment/toplevel.cpp:66]   --->   Operation 1804 'partselect' 'word_3' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1805 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i13 %word_3" [assessment/toplevel.cpp:68]   --->   Operation 1805 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1806 [1/1] (0.00ns)   --->   "%local_world_addr_5 = getelementptr i32 %local_world, i64 0, i64 %zext_ln68_2" [assessment/toplevel.cpp:68]   --->   Operation 1806 'getelementptr' 'local_world_addr_5' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1807 [2/2] (3.25ns)   --->   "%local_world_load_3 = load i13 %local_world_addr_5" [assessment/toplevel.cpp:68]   --->   Operation 1807 'load' 'local_world_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 160 <SV = 148> <Delay = 3.25>
ST_160 : Operation 1808 [1/2] (3.25ns)   --->   "%local_world_load_3 = load i13 %local_world_addr_5" [assessment/toplevel.cpp:68]   --->   Operation 1808 'load' 'local_world_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 161 <SV = 149> <Delay = 6.00>
ST_161 : Operation 1809 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i5 %bit_3" [assessment/toplevel.cpp:67]   --->   Operation 1809 'zext' 'zext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1810 [1/1] (4.42ns)   --->   "%lshr_ln68_2 = lshr i32 %local_world_load_3, i32 %zext_ln67_2" [assessment/toplevel.cpp:68]   --->   Operation 1810 'lshr' 'lshr_ln68_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1811 [1/1] (0.00ns)   --->   "%trunc_ln68_2 = trunc i32 %lshr_ln68_2" [assessment/toplevel.cpp:68]   --->   Operation 1811 'trunc' 'trunc_ln68_2' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1812 [1/1] (1.58ns)   --->   "%br_ln349 = br i1 %trunc_ln68_2, void %_Z7abs_subtt.exit17.i227.i.2, void %.critedge._crit_edge" [assessment/toplevel.cpp:349]   --->   Operation 1812 'br' 'br_ln349' <Predicate = true> <Delay = 1.58>
ST_161 : Operation 1813 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i18 %idx_3" [assessment/toplevel.cpp:81]   --->   Operation 1813 'zext' 'zext_ln81_2' <Predicate = (!trunc_ln68_2)> <Delay = 0.00>
ST_161 : Operation 1814 [1/1] (0.00ns)   --->   "%grid_info_V_addr_4 = getelementptr i3 %grid_info_V, i64 0, i64 %zext_ln81_2"   --->   Operation 1814 'getelementptr' 'grid_info_V_addr_4' <Predicate = (!trunc_ln68_2)> <Delay = 0.00>
ST_161 : Operation 1815 [2/2] (3.25ns)   --->   "%grid_info_V_load_3 = load i18 %grid_info_V_addr_4"   --->   Operation 1815 'load' 'grid_info_V_load_3' <Predicate = (!trunc_ln68_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>

State 162 <SV = 150> <Delay = 6.26>
ST_162 : Operation 1816 [1/1] (1.66ns)   --->   "%icmp_ln101_6 = icmp_ugt  i9 %current_x_V_4, i9 %goal_x_V" [assessment/toplevel.cpp:101]   --->   Operation 1816 'icmp' 'icmp_ln101_6' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1817 [1/1] (0.00ns)   --->   "%zext_ln101_8 = zext i9 %current_x_V_4" [assessment/toplevel.cpp:101]   --->   Operation 1817 'zext' 'zext_ln101_8' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1818 [1/1] (1.82ns)   --->   "%sub_ln101_12 = sub i10 %zext_ln101_8, i10 %zext_ln101_1" [assessment/toplevel.cpp:101]   --->   Operation 1818 'sub' 'sub_ln101_12' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1819 [1/1] (1.82ns)   --->   "%sub_ln101_13 = sub i10 %zext_ln101_1, i10 %zext_ln101_8" [assessment/toplevel.cpp:101]   --->   Operation 1819 'sub' 'sub_ln101_13' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1820 [1/1] (0.68ns)   --->   "%select_ln101_6 = select i1 %icmp_ln101_6, i10 %sub_ln101_12, i10 %sub_ln101_13" [assessment/toplevel.cpp:101]   --->   Operation 1820 'select' 'select_ln101_6' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 1821 [1/1] (0.00ns)   --->   "%sext_ln101_3 = sext i10 %select_ln101_6" [assessment/toplevel.cpp:101]   --->   Operation 1821 'sext' 'sext_ln101_3' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1822 [1/1] (1.66ns)   --->   "%icmp_ln101_7 = icmp_ugt  i9 %n_y_V_1, i9 %goal_y_V" [assessment/toplevel.cpp:101]   --->   Operation 1822 'icmp' 'icmp_ln101_7' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1823 [1/1] (0.00ns)   --->   "%zext_ln101_9 = zext i9 %n_y_V_1" [assessment/toplevel.cpp:101]   --->   Operation 1823 'zext' 'zext_ln101_9' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1824 [1/1] (1.82ns)   --->   "%sub_ln101_14 = sub i10 %zext_ln101_9, i10 %zext_ln101_3" [assessment/toplevel.cpp:101]   --->   Operation 1824 'sub' 'sub_ln101_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1825 [1/1] (1.82ns)   --->   "%sub_ln101_15 = sub i10 %zext_ln101_3, i10 %zext_ln101_9" [assessment/toplevel.cpp:101]   --->   Operation 1825 'sub' 'sub_ln101_15' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1826 [1/1] (0.68ns)   --->   "%select_ln101_7 = select i1 %icmp_ln101_7, i10 %sub_ln101_14, i10 %sub_ln101_15" [assessment/toplevel.cpp:101]   --->   Operation 1826 'select' 'select_ln101_7' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln356_2 = sext i10 %select_ln101_7" [assessment/toplevel.cpp:356]   --->   Operation 1827 'sext' 'sext_ln356_2' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_4 = add i11 %n_g_score_V, i11 %sext_ln356_2"   --->   Operation 1828 'add' 'add_ln208_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_162 : Operation 1829 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%n_f_score_V_2 = add i11 %add_ln208_4, i11 %sext_ln101_3"   --->   Operation 1829 'add' 'n_f_score_V_2' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_162 : Operation 1830 [1/2] (3.25ns)   --->   "%grid_info_V_load_3 = load i18 %grid_info_V_addr_4"   --->   Operation 1830 'load' 'grid_info_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_162 : Operation 1831 [1/1] (0.00ns)   --->   "%trunc_ln1348_2 = trunc i3 %grid_info_V_load_3"   --->   Operation 1831 'trunc' 'trunc_ln1348_2' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1832 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %trunc_ln1348_2, void %.critedge29, void" [assessment/toplevel.cpp:362]   --->   Operation 1832 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1833 [1/1] (2.42ns)   --->   "%icmp_ln278_4 = icmp_eq  i16 %open_set_size_5, i16 0" [assessment/toplevel.cpp:278]   --->   Operation 1833 'icmp' 'icmp_ln278_4' <Predicate = (trunc_ln1348_2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1834 [1/1] (1.58ns)   --->   "%br_ln278 = br i1 %icmp_ln278_4, void %.lr.ph1179.2.preheader, void %_Z7os_find7ap_uintILi11EES0_.exit.i.2" [assessment/toplevel.cpp:278]   --->   Operation 1834 'br' 'br_ln278' <Predicate = (trunc_ln1348_2)> <Delay = 1.58>
ST_162 : Operation 1835 [1/1] (1.58ns)   --->   "%br_ln278 = br void %.lr.ph1179.2" [assessment/toplevel.cpp:278]   --->   Operation 1835 'br' 'br_ln278' <Predicate = (trunc_ln1348_2 & !icmp_ln278_4)> <Delay = 1.58>

State 163 <SV = 151> <Delay = 4.01>
ST_163 : Operation 1836 [1/1] (0.00ns)   --->   "%i_16 = phi i16 %i_17, void %.split36._crit_edge, i16 0, void %.lr.ph1179.2.preheader"   --->   Operation 1836 'phi' 'i_16' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1837 [1/1] (2.42ns)   --->   "%icmp_ln278_5 = icmp_ult  i16 %i_16, i16 %open_set_size_5" [assessment/toplevel.cpp:278]   --->   Operation 1837 'icmp' 'icmp_ln278_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1838 [1/1] (2.07ns)   --->   "%i_17 = add i16 %i_16, i16 1" [assessment/toplevel.cpp:278]   --->   Operation 1838 'add' 'i_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1839 [1/1] (1.58ns)   --->   "%br_ln278 = br i1 %icmp_ln278_5, void %_Z7os_find7ap_uintILi11EES0_.exit.i.2.loopexit, void %.split36" [assessment/toplevel.cpp:278]   --->   Operation 1839 'br' 'br_ln278' <Predicate = true> <Delay = 1.58>
ST_163 : Operation 1840 [1/1] (0.00ns)   --->   "%zext_ln280_2 = zext i16 %i_16" [assessment/toplevel.cpp:280]   --->   Operation 1840 'zext' 'zext_ln280_2' <Predicate = (icmp_ln278_5)> <Delay = 0.00>
ST_163 : Operation 1841 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_11 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln280_2"   --->   Operation 1841 'getelementptr' 'open_set_heap_x_V_addr_11' <Predicate = (icmp_ln278_5)> <Delay = 0.00>
ST_163 : Operation 1842 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_4 = load i13 %open_set_heap_x_V_addr_11"   --->   Operation 1842 'load' 'open_set_heap_x_V_load_4' <Predicate = (icmp_ln278_5)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 164 <SV = 152> <Delay = 3.98>
ST_164 : Operation 1843 [1/1] (0.00ns)   --->   "%speclooptripcount_ln278 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5000, i64 2500" [assessment/toplevel.cpp:278]   --->   Operation 1843 'speclooptripcount' 'speclooptripcount_ln278' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1844 [1/1] (0.00ns)   --->   "%specloopname_ln278 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [assessment/toplevel.cpp:278]   --->   Operation 1844 'specloopname' 'specloopname_ln278' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1845 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_4 = load i13 %open_set_heap_x_V_addr_11"   --->   Operation 1845 'load' 'open_set_heap_x_V_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_164 : Operation 1846 [1/1] (1.66ns)   --->   "%icmp_ln870_6 = icmp_eq  i9 %open_set_heap_x_V_load_4, i9 %current_x_V_4"   --->   Operation 1846 'icmp' 'icmp_ln870_6' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1847 [1/1] (0.00ns)   --->   "%br_ln280 = br i1 %icmp_ln870_6, void %.split36._crit_edge, void" [assessment/toplevel.cpp:280]   --->   Operation 1847 'br' 'br_ln280' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1848 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_11 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln280_2"   --->   Operation 1848 'getelementptr' 'open_set_heap_y_V_addr_11' <Predicate = (icmp_ln870_6)> <Delay = 0.00>
ST_164 : Operation 1849 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_4 = load i13 %open_set_heap_y_V_addr_11"   --->   Operation 1849 'load' 'open_set_heap_y_V_load_4' <Predicate = (icmp_ln870_6)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 165 <SV = 153> <Delay = 5.57>
ST_165 : Operation 1850 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_4 = load i13 %open_set_heap_y_V_addr_11"   --->   Operation 1850 'load' 'open_set_heap_y_V_load_4' <Predicate = (icmp_ln870_6)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_165 : Operation 1851 [1/1] (1.66ns)   --->   "%icmp_ln870_7 = icmp_eq  i9 %open_set_heap_y_V_load_4, i9 %n_y_V_1"   --->   Operation 1851 'icmp' 'icmp_ln870_7' <Predicate = (icmp_ln870_6)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1852 [1/1] (1.58ns)   --->   "%br_ln280 = br i1 %icmp_ln870_7, void %.split36._crit_edge, void %_Z7os_find7ap_uintILi11EES0_.exit.i.2.loopexit" [assessment/toplevel.cpp:280]   --->   Operation 1852 'br' 'br_ln280' <Predicate = (icmp_ln870_6)> <Delay = 1.58>
ST_165 : Operation 1853 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1179.2"   --->   Operation 1853 'br' 'br_ln0' <Predicate = (!icmp_ln870_7) | (!icmp_ln870_6)> <Delay = 0.00>

State 166 <SV = 154> <Delay = 7.27>
ST_166 : Operation 1854 [1/1] (0.00ns)   --->   "%existing_idx_2_ph = phi i16 %open_set_size_5, void %.lr.ph1179.2, i16 %i_16, void"   --->   Operation 1854 'phi' 'existing_idx_2_ph' <Predicate = (trunc_ln1348_2 & !icmp_ln278_4)> <Delay = 0.00>
ST_166 : Operation 1855 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z7os_find7ap_uintILi11EES0_.exit.i.2"   --->   Operation 1855 'br' 'br_ln0' <Predicate = (trunc_ln1348_2 & !icmp_ln278_4)> <Delay = 1.58>
ST_166 : Operation 1856 [1/1] (0.00ns)   --->   "%existing_idx_2 = phi i16 %open_set_size_5, void, i16 %existing_idx_2_ph, void %_Z7os_find7ap_uintILi11EES0_.exit.i.2.loopexit" [assessment/toplevel.cpp:262]   --->   Operation 1856 'phi' 'existing_idx_2' <Predicate = (trunc_ln1348_2)> <Delay = 0.00>
ST_166 : Operation 1857 [1/1] (2.42ns)   --->   "%icmp_ln364_2 = icmp_ult  i16 %existing_idx_2, i16 %open_set_size_5" [assessment/toplevel.cpp:364]   --->   Operation 1857 'icmp' 'icmp_ln364_2' <Predicate = (trunc_ln1348_2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1858 [1/1] (0.00ns)   --->   "%br_ln364 = br i1 %icmp_ln364_2, void %.critedge29, void" [assessment/toplevel.cpp:364]   --->   Operation 1858 'br' 'br_ln364' <Predicate = (trunc_ln1348_2)> <Delay = 0.00>
ST_166 : Operation 1859 [1/1] (0.00ns)   --->   "%or_ln709_3 = or i3 %grid_info_V_load_3, i3 5"   --->   Operation 1859 'or' 'or_ln709_3' <Predicate = (!icmp_ln364_2) | (!trunc_ln1348_2)> <Delay = 0.00>
ST_166 : Operation 1860 [1/1] (3.25ns)   --->   "%store_ln709 = store i3 %or_ln709_3, i18 %grid_info_V_addr_4"   --->   Operation 1860 'store' 'store_ln709' <Predicate = (!icmp_ln364_2) | (!trunc_ln1348_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_166 : Operation 1861 [1/1] (0.00ns)   --->   "%trunc_ln238_1 = trunc i16 %open_set_size_5" [assessment/toplevel.cpp:238]   --->   Operation 1861 'trunc' 'trunc_ln238_1' <Predicate = (!icmp_ln364_2) | (!trunc_ln1348_2)> <Delay = 0.00>
ST_166 : Operation 1862 [1/1] (2.42ns)   --->   "%icmp_ln238_2 = icmp_ugt  i16 %open_set_size_5, i16 4999" [assessment/toplevel.cpp:238]   --->   Operation 1862 'icmp' 'icmp_ln238_2' <Predicate = (!icmp_ln364_2) | (!trunc_ln1348_2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1863 [1/1] (0.00ns)   --->   "%br_ln238 = br i1 %icmp_ln238_2, void, void" [assessment/toplevel.cpp:238]   --->   Operation 1863 'br' 'br_ln238' <Predicate = (!icmp_ln364_2) | (!trunc_ln1348_2)> <Delay = 0.00>
ST_166 : Operation 1864 [1/1] (0.00ns)   --->   "%zext_ln245_2 = zext i16 %open_set_size_5" [assessment/toplevel.cpp:245]   --->   Operation 1864 'zext' 'zext_ln245_2' <Predicate = (!icmp_ln364_2 & !icmp_ln238_2) | (!trunc_ln1348_2 & !icmp_ln238_2)> <Delay = 0.00>
ST_166 : Operation 1865 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_15 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_2" [assessment/toplevel.cpp:245]   --->   Operation 1865 'getelementptr' 'open_set_heap_f_score_V_addr_15' <Predicate = (!icmp_ln364_2 & !icmp_ln238_2) | (!trunc_ln1348_2 & !icmp_ln238_2)> <Delay = 0.00>
ST_166 : Operation 1866 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_13 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_2" [assessment/toplevel.cpp:245]   --->   Operation 1866 'getelementptr' 'open_set_heap_g_score_V_addr_13' <Predicate = (!icmp_ln364_2 & !icmp_ln238_2) | (!trunc_ln1348_2 & !icmp_ln238_2)> <Delay = 0.00>
ST_166 : Operation 1867 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_13 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_2" [assessment/toplevel.cpp:245]   --->   Operation 1867 'getelementptr' 'open_set_heap_x_V_addr_13' <Predicate = (!icmp_ln364_2 & !icmp_ln238_2) | (!trunc_ln1348_2 & !icmp_ln238_2)> <Delay = 0.00>
ST_166 : Operation 1868 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_13 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_2" [assessment/toplevel.cpp:245]   --->   Operation 1868 'getelementptr' 'open_set_heap_y_V_addr_13' <Predicate = (!icmp_ln364_2 & !icmp_ln238_2) | (!trunc_ln1348_2 & !icmp_ln238_2)> <Delay = 0.00>
ST_166 : Operation 1869 [1/1] (2.32ns)   --->   "%store_ln245 = store i11 %n_f_score_V_2, i13 %open_set_heap_f_score_V_addr_15" [assessment/toplevel.cpp:245]   --->   Operation 1869 'store' 'store_ln245' <Predicate = (!icmp_ln364_2 & !icmp_ln238_2) | (!trunc_ln1348_2 & !icmp_ln238_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_166 : Operation 1870 [1/1] (2.32ns)   --->   "%store_ln245 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_13" [assessment/toplevel.cpp:245]   --->   Operation 1870 'store' 'store_ln245' <Predicate = (!icmp_ln364_2 & !icmp_ln238_2) | (!trunc_ln1348_2 & !icmp_ln238_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_166 : Operation 1871 [1/1] (2.32ns)   --->   "%store_ln245 = store i9 %current_x_V_4, i13 %open_set_heap_x_V_addr_13" [assessment/toplevel.cpp:245]   --->   Operation 1871 'store' 'store_ln245' <Predicate = (!icmp_ln364_2 & !icmp_ln238_2) | (!trunc_ln1348_2 & !icmp_ln238_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_166 : Operation 1872 [1/1] (2.32ns)   --->   "%store_ln245 = store i9 %n_y_V_1, i13 %open_set_heap_y_V_addr_13" [assessment/toplevel.cpp:245]   --->   Operation 1872 'store' 'store_ln245' <Predicate = (!icmp_ln364_2 & !icmp_ln238_2) | (!trunc_ln1348_2 & !icmp_ln238_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_166 : Operation 1873 [1/1] (2.07ns)   --->   "%add_ln246_1 = add i16 %open_set_size_5, i16 1" [assessment/toplevel.cpp:246]   --->   Operation 1873 'add' 'add_ln246_1' <Predicate = (!icmp_ln364_2 & !icmp_ln238_2) | (!trunc_ln1348_2 & !icmp_ln238_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1874 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1874 'br' 'br_ln0' <Predicate = (!icmp_ln364_2 & !icmp_ln238_2) | (!trunc_ln1348_2 & !icmp_ln238_2)> <Delay = 1.58>
ST_166 : Operation 1875 [1/1] (1.67ns)   --->   "%add_ln239_2 = add i13 %trunc_ln238_1, i13 8191" [assessment/toplevel.cpp:239]   --->   Operation 1875 'add' 'add_ln239_2' <Predicate = (!icmp_ln364_2 & icmp_ln238_2) | (!trunc_ln1348_2 & icmp_ln238_2)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1876 [1/1] (0.00ns)   --->   "%zext_ln239_2 = zext i13 %add_ln239_2" [assessment/toplevel.cpp:239]   --->   Operation 1876 'zext' 'zext_ln239_2' <Predicate = (!icmp_ln364_2 & icmp_ln238_2) | (!trunc_ln1348_2 & icmp_ln238_2)> <Delay = 0.00>
ST_166 : Operation 1877 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_14 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln239_2" [assessment/toplevel.cpp:239]   --->   Operation 1877 'getelementptr' 'open_set_heap_f_score_V_addr_14' <Predicate = (!icmp_ln364_2 & icmp_ln238_2) | (!trunc_ln1348_2 & icmp_ln238_2)> <Delay = 0.00>
ST_166 : Operation 1878 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_12 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln239_2" [assessment/toplevel.cpp:239]   --->   Operation 1878 'getelementptr' 'open_set_heap_g_score_V_addr_12' <Predicate = (!icmp_ln364_2 & icmp_ln238_2) | (!trunc_ln1348_2 & icmp_ln238_2)> <Delay = 0.00>
ST_166 : Operation 1879 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_12 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln239_2" [assessment/toplevel.cpp:239]   --->   Operation 1879 'getelementptr' 'open_set_heap_x_V_addr_12' <Predicate = (!icmp_ln364_2 & icmp_ln238_2) | (!trunc_ln1348_2 & icmp_ln238_2)> <Delay = 0.00>
ST_166 : Operation 1880 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_12 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln239_2" [assessment/toplevel.cpp:239]   --->   Operation 1880 'getelementptr' 'open_set_heap_y_V_addr_12' <Predicate = (!icmp_ln364_2 & icmp_ln238_2) | (!trunc_ln1348_2 & icmp_ln238_2)> <Delay = 0.00>
ST_166 : Operation 1881 [1/1] (2.32ns)   --->   "%store_ln239 = store i11 %n_f_score_V_2, i13 %open_set_heap_f_score_V_addr_14" [assessment/toplevel.cpp:239]   --->   Operation 1881 'store' 'store_ln239' <Predicate = (!icmp_ln364_2 & icmp_ln238_2) | (!trunc_ln1348_2 & icmp_ln238_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_166 : Operation 1882 [1/1] (2.32ns)   --->   "%store_ln239 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_12" [assessment/toplevel.cpp:239]   --->   Operation 1882 'store' 'store_ln239' <Predicate = (!icmp_ln364_2 & icmp_ln238_2) | (!trunc_ln1348_2 & icmp_ln238_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_166 : Operation 1883 [1/1] (2.32ns)   --->   "%store_ln239 = store i9 %current_x_V_4, i13 %open_set_heap_x_V_addr_12" [assessment/toplevel.cpp:239]   --->   Operation 1883 'store' 'store_ln239' <Predicate = (!icmp_ln364_2 & icmp_ln238_2) | (!trunc_ln1348_2 & icmp_ln238_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_166 : Operation 1884 [1/1] (2.32ns)   --->   "%store_ln239 = store i9 %n_y_V_1, i13 %open_set_heap_y_V_addr_12" [assessment/toplevel.cpp:239]   --->   Operation 1884 'store' 'store_ln239' <Predicate = (!icmp_ln364_2 & icmp_ln238_2) | (!trunc_ln1348_2 & icmp_ln238_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_166 : Operation 1885 [1/1] (1.58ns)   --->   "%br_ln241 = br void" [assessment/toplevel.cpp:241]   --->   Operation 1885 'br' 'br_ln241' <Predicate = (!icmp_ln364_2 & icmp_ln238_2) | (!trunc_ln1348_2 & icmp_ln238_2)> <Delay = 1.58>
ST_166 : Operation 1886 [1/1] (0.00ns)   --->   "%zext_ln367_2 = zext i16 %existing_idx_2" [assessment/toplevel.cpp:367]   --->   Operation 1886 'zext' 'zext_ln367_2' <Predicate = (trunc_ln1348_2 & icmp_ln364_2)> <Delay = 0.00>
ST_166 : Operation 1887 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_13 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln367_2"   --->   Operation 1887 'getelementptr' 'open_set_heap_f_score_V_addr_13' <Predicate = (trunc_ln1348_2 & icmp_ln364_2)> <Delay = 0.00>
ST_166 : Operation 1888 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_4 = load i13 %open_set_heap_f_score_V_addr_13"   --->   Operation 1888 'load' 'open_set_heap_f_score_V_load_4' <Predicate = (trunc_ln1348_2 & icmp_ln364_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 167 <SV = 155> <Delay = 2.31>
ST_167 : Operation 1889 [1/1] (0.00ns)   --->   "%open_set_size_6 = phi i16 %open_set_size_5, void, i16 %add_ln246_1, void" [assessment/toplevel.cpp:262]   --->   Operation 1889 'phi' 'open_set_size_6' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1890 [1/1] (0.00ns)   --->   "%error_flag_6 = phi i32 20000, void, i32 %error_flag_5, void"   --->   Operation 1890 'phi' 'error_flag_6' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1891 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %open_set_size_6, i32 1, i32 15" [assessment/toplevel.cpp:251]   --->   Operation 1891 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1892 [1/1] (2.31ns)   --->   "%icmp_ln251_2 = icmp_eq  i15 %tmp_3, i15 0" [assessment/toplevel.cpp:251]   --->   Operation 1892 'icmp' 'icmp_ln251_2' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1893 [1/1] (0.00ns)   --->   "%br_ln251 = br i1 %icmp_ln251_2, void, void %_Z12os_heap_push6ASNode.exit.i.2" [assessment/toplevel.cpp:251]   --->   Operation 1893 'br' 'br_ln251' <Predicate = true> <Delay = 0.00>

State 168 <SV = 156> <Delay = 6.70>
ST_168 : Operation 1894 [1/1] (2.07ns)   --->   "%add_ln252_2 = add i16 %open_set_size_6, i16 65535" [assessment/toplevel.cpp:252]   --->   Operation 1894 'add' 'add_ln252_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1895 [2/2] (4.62ns)   --->   "%call_ln252 = call void @os_sift_up, i16 %add_ln252_2, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:252]   --->   Operation 1895 'call' 'call_ln252' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 169 <SV = 157> <Delay = 7.21>
ST_169 : Operation 1896 [1/2] (0.00ns)   --->   "%call_ln252 = call void @os_sift_up, i16 %add_ln252_2, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:252]   --->   Operation 1896 'call' 'call_ln252' <Predicate = (!or_ln344_2 & !trunc_ln68_2 & !icmp_ln364_2 & !icmp_ln251_2) | (!or_ln344_2 & !trunc_ln68_2 & !trunc_ln1348_2 & !icmp_ln251_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_169 : Operation 1897 [1/1] (0.00ns)   --->   "%br_ln253 = br void %_Z12os_heap_push6ASNode.exit.i.2" [assessment/toplevel.cpp:253]   --->   Operation 1897 'br' 'br_ln253' <Predicate = (!or_ln344_2 & !trunc_ln68_2 & !icmp_ln364_2 & !icmp_ln251_2) | (!or_ln344_2 & !trunc_ln68_2 & !trunc_ln1348_2 & !icmp_ln251_2)> <Delay = 0.00>
ST_169 : Operation 1898 [1/1] (2.47ns)   --->   "%icmp_ln393_2 = icmp_eq  i32 %error_flag_6, i32 0" [assessment/toplevel.cpp:393]   --->   Operation 1898 'icmp' 'icmp_ln393_2' <Predicate = (!or_ln344_2 & !trunc_ln68_2 & !icmp_ln364_2) | (!or_ln344_2 & !trunc_ln68_2 & !trunc_ln1348_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1899 [1/1] (1.82ns)   --->   "%br_ln393 = br i1 %icmp_ln393_2, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %.critedge._crit_edge" [assessment/toplevel.cpp:393]   --->   Operation 1899 'br' 'br_ln393' <Predicate = (!or_ln344_2 & !trunc_ln68_2 & !icmp_ln364_2) | (!or_ln344_2 & !trunc_ln68_2 & !trunc_ln1348_2)> <Delay = 1.82>
ST_169 : Operation 1900 [1/2] (0.00ns)   --->   "%call_ln374 = call void @os_sift_up, i16 %existing_idx_2, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:374]   --->   Operation 1900 'call' 'call_ln374' <Predicate = (!or_ln344_2 & !trunc_ln68_2 & trunc_ln1348_2 & icmp_ln364_2 & icmp_ln878_5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_169 : Operation 1901 [1/1] (0.00ns)   --->   "%br_ln375 = br void %._crit_edge102" [assessment/toplevel.cpp:375]   --->   Operation 1901 'br' 'br_ln375' <Predicate = (!or_ln344_2 & !trunc_ln68_2 & trunc_ln1348_2 & icmp_ln364_2 & icmp_ln878_5)> <Delay = 0.00>
ST_169 : Operation 1902 [1/1] (1.58ns)   --->   "%br_ln386 = br void %.critedge._crit_edge" [assessment/toplevel.cpp:386]   --->   Operation 1902 'br' 'br_ln386' <Predicate = (!or_ln344_2 & !trunc_ln68_2 & trunc_ln1348_2 & icmp_ln364_2)> <Delay = 1.58>
ST_169 : Operation 1903 [1/1] (0.00ns)   --->   "%open_set_size_7 = phi i16 %open_set_size_5, void %.critedge, i16 %open_set_size_6, void %_Z12os_heap_push6ASNode.exit.i.2, i16 %open_set_size_5, void %._crit_edge102, i16 %open_set_size_5, void" [assessment/toplevel.cpp:262]   --->   Operation 1903 'phi' 'open_set_size_7' <Predicate = (icmp_ln393_2) | (trunc_ln1348_2 & icmp_ln364_2) | (trunc_ln68_2) | (or_ln344_2)> <Delay = 0.00>
ST_169 : Operation 1904 [1/1] (0.00ns)   --->   "%error_flag_7 = phi i32 %error_flag_5, void %.critedge, i32 %error_flag_6, void %_Z12os_heap_push6ASNode.exit.i.2, i32 %error_flag_5, void %._crit_edge102, i32 %error_flag_5, void"   --->   Operation 1904 'phi' 'error_flag_7' <Predicate = (icmp_ln393_2) | (trunc_ln1348_2 & icmp_ln364_2) | (trunc_ln68_2) | (or_ln344_2)> <Delay = 0.00>
ST_169 : Operation 1905 [1/1] (1.82ns)   --->   "%n_x_V_2 = add i9 %current_x_V_4, i9 1"   --->   Operation 1905 'add' 'n_x_V_2' <Predicate = (icmp_ln393_2) | (trunc_ln1348_2 & icmp_ln364_2) | (trunc_ln68_2) | (or_ln344_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1906 [1/1] (0.00ns)   --->   "%zext_ln882_3 = zext i9 %n_x_V_2"   --->   Operation 1906 'zext' 'zext_ln882_3' <Predicate = (icmp_ln393_2) | (trunc_ln1348_2 & icmp_ln364_2) | (trunc_ln68_2) | (or_ln344_2)> <Delay = 0.00>
ST_169 : Operation 1907 [1/1] (1.66ns)   --->   "%icmp_ln882_6 = icmp_ult  i9 %n_x_V_2, i9 %op2_assign_cast6"   --->   Operation 1907 'icmp' 'icmp_ln882_6' <Predicate = (icmp_ln393_2) | (trunc_ln1348_2 & icmp_ln364_2) | (trunc_ln68_2) | (or_ln344_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node or_ln344_3)   --->   "%xor_ln882_6 = xor i1 %icmp_ln882_6, i1 1"   --->   Operation 1908 'xor' 'xor_ln882_6' <Predicate = (icmp_ln393_2) | (trunc_ln1348_2 & icmp_ln364_2) | (trunc_ln68_2) | (or_ln344_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1909 [1/1] (1.66ns)   --->   "%icmp_ln882_7 = icmp_ult  i9 %current_y_V_4, i9 %op2_assign_cast6"   --->   Operation 1909 'icmp' 'icmp_ln882_7' <Predicate = (icmp_ln393_2) | (trunc_ln1348_2 & icmp_ln364_2) | (trunc_ln68_2) | (or_ln344_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node or_ln344_3)   --->   "%xor_ln882_7 = xor i1 %icmp_ln882_7, i1 1"   --->   Operation 1910 'xor' 'xor_ln882_7' <Predicate = (icmp_ln393_2) | (trunc_ln1348_2 & icmp_ln364_2) | (trunc_ln68_2) | (or_ln344_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1911 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln344_3 = or i1 %xor_ln882_6, i1 %xor_ln882_7" [assessment/toplevel.cpp:344]   --->   Operation 1911 'or' 'or_ln344_3' <Predicate = (icmp_ln393_2) | (trunc_ln1348_2 & icmp_ln364_2) | (trunc_ln68_2) | (or_ln344_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1912 [1/1] (1.58ns)   --->   "%br_ln344 = br i1 %or_ln344_3, void, void %._crit_edge103" [assessment/toplevel.cpp:344]   --->   Operation 1912 'br' 'br_ln344' <Predicate = (icmp_ln393_2) | (trunc_ln1348_2 & icmp_ln364_2) | (trunc_ln68_2) | (or_ln344_2)> <Delay = 1.58>
ST_169 : Operation 1913 [1/1] (2.13ns)   --->   "%idx_4 = add i18 %mul_ln73, i18 %zext_ln882_3" [assessment/toplevel.cpp:65]   --->   Operation 1913 'add' 'idx_4' <Predicate = (icmp_ln393_2 & !or_ln344_3) | (trunc_ln1348_2 & icmp_ln364_2 & !or_ln344_3) | (trunc_ln68_2 & !or_ln344_3) | (or_ln344_2 & !or_ln344_3)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1914 [1/1] (0.00ns)   --->   "%bit_4 = trunc i18 %idx_4" [assessment/toplevel.cpp:65]   --->   Operation 1914 'trunc' 'bit_4' <Predicate = (icmp_ln393_2 & !or_ln344_3) | (trunc_ln1348_2 & icmp_ln364_2 & !or_ln344_3) | (trunc_ln68_2 & !or_ln344_3) | (or_ln344_2 & !or_ln344_3)> <Delay = 0.00>
ST_169 : Operation 1915 [1/1] (0.00ns)   --->   "%word_4 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_4, i32 5, i32 17" [assessment/toplevel.cpp:66]   --->   Operation 1915 'partselect' 'word_4' <Predicate = (icmp_ln393_2 & !or_ln344_3) | (trunc_ln1348_2 & icmp_ln364_2 & !or_ln344_3) | (trunc_ln68_2 & !or_ln344_3) | (or_ln344_2 & !or_ln344_3)> <Delay = 0.00>
ST_169 : Operation 1916 [1/1] (0.00ns)   --->   "%zext_ln68_3 = zext i13 %word_4" [assessment/toplevel.cpp:68]   --->   Operation 1916 'zext' 'zext_ln68_3' <Predicate = (icmp_ln393_2 & !or_ln344_3) | (trunc_ln1348_2 & icmp_ln364_2 & !or_ln344_3) | (trunc_ln68_2 & !or_ln344_3) | (or_ln344_2 & !or_ln344_3)> <Delay = 0.00>
ST_169 : Operation 1917 [1/1] (0.00ns)   --->   "%local_world_addr_6 = getelementptr i32 %local_world, i64 0, i64 %zext_ln68_3" [assessment/toplevel.cpp:68]   --->   Operation 1917 'getelementptr' 'local_world_addr_6' <Predicate = (icmp_ln393_2 & !or_ln344_3) | (trunc_ln1348_2 & icmp_ln364_2 & !or_ln344_3) | (trunc_ln68_2 & !or_ln344_3) | (or_ln344_2 & !or_ln344_3)> <Delay = 0.00>
ST_169 : Operation 1918 [2/2] (3.25ns)   --->   "%local_world_load_4 = load i13 %local_world_addr_6" [assessment/toplevel.cpp:68]   --->   Operation 1918 'load' 'local_world_load_4' <Predicate = (icmp_ln393_2 & !or_ln344_3) | (trunc_ln1348_2 & icmp_ln364_2 & !or_ln344_3) | (trunc_ln68_2 & !or_ln344_3) | (or_ln344_2 & !or_ln344_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 170 <SV = 155> <Delay = 6.52>
ST_170 : Operation 1919 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_4 = load i13 %open_set_heap_f_score_V_addr_13"   --->   Operation 1919 'load' 'open_set_heap_f_score_V_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_170 : Operation 1920 [1/1] (1.88ns)   --->   "%icmp_ln878_5 = icmp_ult  i11 %n_f_score_V_2, i11 %open_set_heap_f_score_V_load_4"   --->   Operation 1920 'icmp' 'icmp_ln878_5' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1921 [1/1] (0.00ns)   --->   "%br_ln367 = br i1 %icmp_ln878_5, void %._crit_edge102, void" [assessment/toplevel.cpp:367]   --->   Operation 1921 'br' 'br_ln367' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1922 [1/1] (2.32ns)   --->   "%store_ln371 = store i11 %n_f_score_V_2, i13 %open_set_heap_f_score_V_addr_13" [assessment/toplevel.cpp:371]   --->   Operation 1922 'store' 'store_ln371' <Predicate = (icmp_ln878_5)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_170 : Operation 1923 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_11 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln367_2" [assessment/toplevel.cpp:372]   --->   Operation 1923 'getelementptr' 'open_set_heap_g_score_V_addr_11' <Predicate = (icmp_ln878_5)> <Delay = 0.00>
ST_170 : Operation 1924 [1/1] (2.32ns)   --->   "%store_ln372 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_11" [assessment/toplevel.cpp:372]   --->   Operation 1924 'store' 'store_ln372' <Predicate = (icmp_ln878_5)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 171 <SV = 156> <Delay = 4.62>
ST_171 : Operation 1925 [1/1] (0.00ns)   --->   "%or_ln709_4 = or i3 %grid_info_V_load_3, i3 4"   --->   Operation 1925 'or' 'or_ln709_4' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1926 [1/1] (3.25ns)   --->   "%store_ln709 = store i3 %or_ln709_4, i18 %grid_info_V_addr_4"   --->   Operation 1926 'store' 'store_ln709' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_171 : Operation 1927 [2/2] (4.62ns)   --->   "%call_ln374 = call void @os_sift_up, i16 %existing_idx_2, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:374]   --->   Operation 1927 'call' 'call_ln374' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 172 <SV = 158> <Delay = 3.25>
ST_172 : Operation 1928 [1/2] (3.25ns)   --->   "%local_world_load_4 = load i13 %local_world_addr_6" [assessment/toplevel.cpp:68]   --->   Operation 1928 'load' 'local_world_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 173 <SV = 159> <Delay = 6.26>
ST_173 : Operation 1929 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i5 %bit_4" [assessment/toplevel.cpp:67]   --->   Operation 1929 'zext' 'zext_ln67_3' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1930 [1/1] (4.42ns)   --->   "%lshr_ln68_3 = lshr i32 %local_world_load_4, i32 %zext_ln67_3" [assessment/toplevel.cpp:68]   --->   Operation 1930 'lshr' 'lshr_ln68_3' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1931 [1/1] (0.00ns)   --->   "%trunc_ln68_3 = trunc i32 %lshr_ln68_3" [assessment/toplevel.cpp:68]   --->   Operation 1931 'trunc' 'trunc_ln68_3' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1932 [1/1] (1.58ns)   --->   "%br_ln349 = br i1 %trunc_ln68_3, void %_Z7abs_subtt.exit17.i227.i.3, void %._crit_edge103" [assessment/toplevel.cpp:349]   --->   Operation 1932 'br' 'br_ln349' <Predicate = true> <Delay = 1.58>
ST_173 : Operation 1933 [1/1] (1.66ns)   --->   "%icmp_ln101_8 = icmp_ugt  i9 %n_x_V_2, i9 %goal_x_V" [assessment/toplevel.cpp:101]   --->   Operation 1933 'icmp' 'icmp_ln101_8' <Predicate = (!trunc_ln68_3)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1934 [1/1] (0.00ns)   --->   "%zext_ln101_10 = zext i9 %n_x_V_2" [assessment/toplevel.cpp:101]   --->   Operation 1934 'zext' 'zext_ln101_10' <Predicate = (!trunc_ln68_3)> <Delay = 0.00>
ST_173 : Operation 1935 [1/1] (1.82ns)   --->   "%sub_ln101_16 = sub i10 %zext_ln101_10, i10 %zext_ln101_1" [assessment/toplevel.cpp:101]   --->   Operation 1935 'sub' 'sub_ln101_16' <Predicate = (!trunc_ln68_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1936 [1/1] (1.82ns)   --->   "%sub_ln101_17 = sub i10 %zext_ln101_1, i10 %zext_ln101_10" [assessment/toplevel.cpp:101]   --->   Operation 1936 'sub' 'sub_ln101_17' <Predicate = (!trunc_ln68_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1937 [1/1] (0.68ns)   --->   "%select_ln101_8 = select i1 %icmp_ln101_8, i10 %sub_ln101_16, i10 %sub_ln101_17" [assessment/toplevel.cpp:101]   --->   Operation 1937 'select' 'select_ln101_8' <Predicate = (!trunc_ln68_3)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_173 : Operation 1938 [1/1] (0.00ns)   --->   "%sext_ln101_4 = sext i10 %select_ln101_8" [assessment/toplevel.cpp:101]   --->   Operation 1938 'sext' 'sext_ln101_4' <Predicate = (!trunc_ln68_3)> <Delay = 0.00>
ST_173 : Operation 1939 [1/1] (1.66ns)   --->   "%icmp_ln101_9 = icmp_ugt  i9 %current_y_V_4, i9 %goal_y_V" [assessment/toplevel.cpp:101]   --->   Operation 1939 'icmp' 'icmp_ln101_9' <Predicate = (!trunc_ln68_3)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1940 [1/1] (0.00ns)   --->   "%zext_ln101_11 = zext i9 %current_y_V_4" [assessment/toplevel.cpp:101]   --->   Operation 1940 'zext' 'zext_ln101_11' <Predicate = (!trunc_ln68_3)> <Delay = 0.00>
ST_173 : Operation 1941 [1/1] (1.82ns)   --->   "%sub_ln101_18 = sub i10 %zext_ln101_11, i10 %zext_ln101_3" [assessment/toplevel.cpp:101]   --->   Operation 1941 'sub' 'sub_ln101_18' <Predicate = (!trunc_ln68_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1942 [1/1] (1.82ns)   --->   "%sub_ln101_19 = sub i10 %zext_ln101_3, i10 %zext_ln101_11" [assessment/toplevel.cpp:101]   --->   Operation 1942 'sub' 'sub_ln101_19' <Predicate = (!trunc_ln68_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1943 [1/1] (0.68ns)   --->   "%select_ln101_9 = select i1 %icmp_ln101_9, i10 %sub_ln101_18, i10 %sub_ln101_19" [assessment/toplevel.cpp:101]   --->   Operation 1943 'select' 'select_ln101_9' <Predicate = (!trunc_ln68_3)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_173 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln356_3 = sext i10 %select_ln101_9" [assessment/toplevel.cpp:356]   --->   Operation 1944 'sext' 'sext_ln356_3' <Predicate = (!trunc_ln68_3)> <Delay = 0.00>
ST_173 : Operation 1945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_6 = add i11 %n_g_score_V, i11 %sext_ln356_3"   --->   Operation 1945 'add' 'add_ln208_6' <Predicate = (!trunc_ln68_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_173 : Operation 1946 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%n_f_score_V_3 = add i11 %add_ln208_6, i11 %sext_ln101_4"   --->   Operation 1946 'add' 'n_f_score_V_3' <Predicate = (!trunc_ln68_3)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_173 : Operation 1947 [1/1] (0.00ns)   --->   "%zext_ln81_3 = zext i18 %idx_4" [assessment/toplevel.cpp:81]   --->   Operation 1947 'zext' 'zext_ln81_3' <Predicate = (!trunc_ln68_3)> <Delay = 0.00>
ST_173 : Operation 1948 [1/1] (0.00ns)   --->   "%grid_info_V_addr_5 = getelementptr i3 %grid_info_V, i64 0, i64 %zext_ln81_3"   --->   Operation 1948 'getelementptr' 'grid_info_V_addr_5' <Predicate = (!trunc_ln68_3)> <Delay = 0.00>
ST_173 : Operation 1949 [2/2] (3.25ns)   --->   "%grid_info_V_load_4 = load i18 %grid_info_V_addr_5"   --->   Operation 1949 'load' 'grid_info_V_load_4' <Predicate = (!trunc_ln68_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>

State 174 <SV = 160> <Delay = 4.01>
ST_174 : Operation 1950 [1/2] (3.25ns)   --->   "%grid_info_V_load_4 = load i18 %grid_info_V_addr_5"   --->   Operation 1950 'load' 'grid_info_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_174 : Operation 1951 [1/1] (0.00ns)   --->   "%trunc_ln1348_3 = trunc i3 %grid_info_V_load_4"   --->   Operation 1951 'trunc' 'trunc_ln1348_3' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1952 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %trunc_ln1348_3, void %.critedge31, void" [assessment/toplevel.cpp:362]   --->   Operation 1952 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1953 [1/1] (2.42ns)   --->   "%icmp_ln278_6 = icmp_eq  i16 %open_set_size_7, i16 0" [assessment/toplevel.cpp:278]   --->   Operation 1953 'icmp' 'icmp_ln278_6' <Predicate = (trunc_ln1348_3)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1954 [1/1] (1.58ns)   --->   "%br_ln278 = br i1 %icmp_ln278_6, void %.lr.ph1179.3.preheader, void %_Z7os_find7ap_uintILi11EES0_.exit.i.3" [assessment/toplevel.cpp:278]   --->   Operation 1954 'br' 'br_ln278' <Predicate = (trunc_ln1348_3)> <Delay = 1.58>
ST_174 : Operation 1955 [1/1] (1.58ns)   --->   "%br_ln278 = br void %.lr.ph1179.3" [assessment/toplevel.cpp:278]   --->   Operation 1955 'br' 'br_ln278' <Predicate = (trunc_ln1348_3 & !icmp_ln278_6)> <Delay = 1.58>

State 175 <SV = 161> <Delay = 4.01>
ST_175 : Operation 1956 [1/1] (0.00ns)   --->   "%i_18 = phi i16 %i_19, void %.split39._crit_edge, i16 0, void %.lr.ph1179.3.preheader"   --->   Operation 1956 'phi' 'i_18' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1957 [1/1] (2.42ns)   --->   "%icmp_ln278_7 = icmp_ult  i16 %i_18, i16 %open_set_size_7" [assessment/toplevel.cpp:278]   --->   Operation 1957 'icmp' 'icmp_ln278_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1958 [1/1] (2.07ns)   --->   "%i_19 = add i16 %i_18, i16 1" [assessment/toplevel.cpp:278]   --->   Operation 1958 'add' 'i_19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1959 [1/1] (1.58ns)   --->   "%br_ln278 = br i1 %icmp_ln278_7, void %_Z7os_find7ap_uintILi11EES0_.exit.i.3.loopexit, void %.split39" [assessment/toplevel.cpp:278]   --->   Operation 1959 'br' 'br_ln278' <Predicate = true> <Delay = 1.58>
ST_175 : Operation 1960 [1/1] (0.00ns)   --->   "%zext_ln280_3 = zext i16 %i_18" [assessment/toplevel.cpp:280]   --->   Operation 1960 'zext' 'zext_ln280_3' <Predicate = (icmp_ln278_7)> <Delay = 0.00>
ST_175 : Operation 1961 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_14 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln280_3"   --->   Operation 1961 'getelementptr' 'open_set_heap_x_V_addr_14' <Predicate = (icmp_ln278_7)> <Delay = 0.00>
ST_175 : Operation 1962 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_5 = load i13 %open_set_heap_x_V_addr_14"   --->   Operation 1962 'load' 'open_set_heap_x_V_load_5' <Predicate = (icmp_ln278_7)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 176 <SV = 162> <Delay = 3.98>
ST_176 : Operation 1963 [1/1] (0.00ns)   --->   "%speclooptripcount_ln278 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5000, i64 2500" [assessment/toplevel.cpp:278]   --->   Operation 1963 'speclooptripcount' 'speclooptripcount_ln278' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1964 [1/1] (0.00ns)   --->   "%specloopname_ln278 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [assessment/toplevel.cpp:278]   --->   Operation 1964 'specloopname' 'specloopname_ln278' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1965 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_5 = load i13 %open_set_heap_x_V_addr_14"   --->   Operation 1965 'load' 'open_set_heap_x_V_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_176 : Operation 1966 [1/1] (1.66ns)   --->   "%icmp_ln870_8 = icmp_eq  i9 %open_set_heap_x_V_load_5, i9 %n_x_V_2"   --->   Operation 1966 'icmp' 'icmp_ln870_8' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1967 [1/1] (0.00ns)   --->   "%br_ln280 = br i1 %icmp_ln870_8, void %.split39._crit_edge, void" [assessment/toplevel.cpp:280]   --->   Operation 1967 'br' 'br_ln280' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1968 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_14 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln280_3"   --->   Operation 1968 'getelementptr' 'open_set_heap_y_V_addr_14' <Predicate = (icmp_ln870_8)> <Delay = 0.00>
ST_176 : Operation 1969 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_5 = load i13 %open_set_heap_y_V_addr_14"   --->   Operation 1969 'load' 'open_set_heap_y_V_load_5' <Predicate = (icmp_ln870_8)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>

State 177 <SV = 163> <Delay = 5.57>
ST_177 : Operation 1970 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_5 = load i13 %open_set_heap_y_V_addr_14"   --->   Operation 1970 'load' 'open_set_heap_y_V_load_5' <Predicate = (icmp_ln870_8)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_177 : Operation 1971 [1/1] (1.66ns)   --->   "%icmp_ln870_9 = icmp_eq  i9 %open_set_heap_y_V_load_5, i9 %current_y_V_4"   --->   Operation 1971 'icmp' 'icmp_ln870_9' <Predicate = (icmp_ln870_8)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1972 [1/1] (1.58ns)   --->   "%br_ln280 = br i1 %icmp_ln870_9, void %.split39._crit_edge, void %_Z7os_find7ap_uintILi11EES0_.exit.i.3.loopexit" [assessment/toplevel.cpp:280]   --->   Operation 1972 'br' 'br_ln280' <Predicate = (icmp_ln870_8)> <Delay = 1.58>
ST_177 : Operation 1973 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1179.3"   --->   Operation 1973 'br' 'br_ln0' <Predicate = (!icmp_ln870_9) | (!icmp_ln870_8)> <Delay = 0.00>

State 178 <SV = 164> <Delay = 7.27>
ST_178 : Operation 1974 [1/1] (0.00ns)   --->   "%existing_idx_3_ph = phi i16 %open_set_size_7, void %.lr.ph1179.3, i16 %i_18, void"   --->   Operation 1974 'phi' 'existing_idx_3_ph' <Predicate = (trunc_ln1348_3 & !icmp_ln278_6)> <Delay = 0.00>
ST_178 : Operation 1975 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z7os_find7ap_uintILi11EES0_.exit.i.3"   --->   Operation 1975 'br' 'br_ln0' <Predicate = (trunc_ln1348_3 & !icmp_ln278_6)> <Delay = 1.58>
ST_178 : Operation 1976 [1/1] (0.00ns)   --->   "%existing_idx_3 = phi i16 %open_set_size_7, void, i16 %existing_idx_3_ph, void %_Z7os_find7ap_uintILi11EES0_.exit.i.3.loopexit" [assessment/toplevel.cpp:262]   --->   Operation 1976 'phi' 'existing_idx_3' <Predicate = (trunc_ln1348_3)> <Delay = 0.00>
ST_178 : Operation 1977 [1/1] (2.42ns)   --->   "%icmp_ln364_3 = icmp_ult  i16 %existing_idx_3, i16 %open_set_size_7" [assessment/toplevel.cpp:364]   --->   Operation 1977 'icmp' 'icmp_ln364_3' <Predicate = (trunc_ln1348_3)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1978 [1/1] (0.00ns)   --->   "%br_ln364 = br i1 %icmp_ln364_3, void %.critedge31, void" [assessment/toplevel.cpp:364]   --->   Operation 1978 'br' 'br_ln364' <Predicate = (trunc_ln1348_3)> <Delay = 0.00>
ST_178 : Operation 1979 [1/1] (3.25ns)   --->   "%store_ln709 = store i3 7, i18 %grid_info_V_addr_5"   --->   Operation 1979 'store' 'store_ln709' <Predicate = (!icmp_ln364_3) | (!trunc_ln1348_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_178 : Operation 1980 [1/1] (0.00ns)   --->   "%trunc_ln238_2 = trunc i16 %open_set_size_7" [assessment/toplevel.cpp:238]   --->   Operation 1980 'trunc' 'trunc_ln238_2' <Predicate = (!icmp_ln364_3) | (!trunc_ln1348_3)> <Delay = 0.00>
ST_178 : Operation 1981 [1/1] (2.42ns)   --->   "%icmp_ln238_3 = icmp_ugt  i16 %open_set_size_7, i16 4999" [assessment/toplevel.cpp:238]   --->   Operation 1981 'icmp' 'icmp_ln238_3' <Predicate = (!icmp_ln364_3) | (!trunc_ln1348_3)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1982 [1/1] (0.00ns)   --->   "%br_ln238 = br i1 %icmp_ln238_3, void, void" [assessment/toplevel.cpp:238]   --->   Operation 1982 'br' 'br_ln238' <Predicate = (!icmp_ln364_3) | (!trunc_ln1348_3)> <Delay = 0.00>
ST_178 : Operation 1983 [1/1] (0.00ns)   --->   "%zext_ln245_3 = zext i16 %open_set_size_7" [assessment/toplevel.cpp:245]   --->   Operation 1983 'zext' 'zext_ln245_3' <Predicate = (!icmp_ln364_3 & !icmp_ln238_3) | (!trunc_ln1348_3 & !icmp_ln238_3)> <Delay = 0.00>
ST_178 : Operation 1984 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_18 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln245_3" [assessment/toplevel.cpp:245]   --->   Operation 1984 'getelementptr' 'open_set_heap_f_score_V_addr_18' <Predicate = (!icmp_ln364_3 & !icmp_ln238_3) | (!trunc_ln1348_3 & !icmp_ln238_3)> <Delay = 0.00>
ST_178 : Operation 1985 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_16 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln245_3" [assessment/toplevel.cpp:245]   --->   Operation 1985 'getelementptr' 'open_set_heap_g_score_V_addr_16' <Predicate = (!icmp_ln364_3 & !icmp_ln238_3) | (!trunc_ln1348_3 & !icmp_ln238_3)> <Delay = 0.00>
ST_178 : Operation 1986 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_16 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln245_3" [assessment/toplevel.cpp:245]   --->   Operation 1986 'getelementptr' 'open_set_heap_x_V_addr_16' <Predicate = (!icmp_ln364_3 & !icmp_ln238_3) | (!trunc_ln1348_3 & !icmp_ln238_3)> <Delay = 0.00>
ST_178 : Operation 1987 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_16 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln245_3" [assessment/toplevel.cpp:245]   --->   Operation 1987 'getelementptr' 'open_set_heap_y_V_addr_16' <Predicate = (!icmp_ln364_3 & !icmp_ln238_3) | (!trunc_ln1348_3 & !icmp_ln238_3)> <Delay = 0.00>
ST_178 : Operation 1988 [1/1] (2.32ns)   --->   "%store_ln245 = store i11 %n_f_score_V_3, i13 %open_set_heap_f_score_V_addr_18" [assessment/toplevel.cpp:245]   --->   Operation 1988 'store' 'store_ln245' <Predicate = (!icmp_ln364_3 & !icmp_ln238_3) | (!trunc_ln1348_3 & !icmp_ln238_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_178 : Operation 1989 [1/1] (2.32ns)   --->   "%store_ln245 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_16" [assessment/toplevel.cpp:245]   --->   Operation 1989 'store' 'store_ln245' <Predicate = (!icmp_ln364_3 & !icmp_ln238_3) | (!trunc_ln1348_3 & !icmp_ln238_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_178 : Operation 1990 [1/1] (2.32ns)   --->   "%store_ln245 = store i9 %n_x_V_2, i13 %open_set_heap_x_V_addr_16" [assessment/toplevel.cpp:245]   --->   Operation 1990 'store' 'store_ln245' <Predicate = (!icmp_ln364_3 & !icmp_ln238_3) | (!trunc_ln1348_3 & !icmp_ln238_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_178 : Operation 1991 [1/1] (2.32ns)   --->   "%store_ln245 = store i9 %current_y_V_4, i13 %open_set_heap_y_V_addr_16" [assessment/toplevel.cpp:245]   --->   Operation 1991 'store' 'store_ln245' <Predicate = (!icmp_ln364_3 & !icmp_ln238_3) | (!trunc_ln1348_3 & !icmp_ln238_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_178 : Operation 1992 [1/1] (2.07ns)   --->   "%add_ln246_2 = add i16 %open_set_size_7, i16 1" [assessment/toplevel.cpp:246]   --->   Operation 1992 'add' 'add_ln246_2' <Predicate = (!icmp_ln364_3 & !icmp_ln238_3) | (!trunc_ln1348_3 & !icmp_ln238_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1993 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1993 'br' 'br_ln0' <Predicate = (!icmp_ln364_3 & !icmp_ln238_3) | (!trunc_ln1348_3 & !icmp_ln238_3)> <Delay = 1.58>
ST_178 : Operation 1994 [1/1] (1.67ns)   --->   "%add_ln239_3 = add i13 %trunc_ln238_2, i13 8191" [assessment/toplevel.cpp:239]   --->   Operation 1994 'add' 'add_ln239_3' <Predicate = (!icmp_ln364_3 & icmp_ln238_3) | (!trunc_ln1348_3 & icmp_ln238_3)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1995 [1/1] (0.00ns)   --->   "%zext_ln239_3 = zext i13 %add_ln239_3" [assessment/toplevel.cpp:239]   --->   Operation 1995 'zext' 'zext_ln239_3' <Predicate = (!icmp_ln364_3 & icmp_ln238_3) | (!trunc_ln1348_3 & icmp_ln238_3)> <Delay = 0.00>
ST_178 : Operation 1996 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_17 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln239_3" [assessment/toplevel.cpp:239]   --->   Operation 1996 'getelementptr' 'open_set_heap_f_score_V_addr_17' <Predicate = (!icmp_ln364_3 & icmp_ln238_3) | (!trunc_ln1348_3 & icmp_ln238_3)> <Delay = 0.00>
ST_178 : Operation 1997 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_15 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln239_3" [assessment/toplevel.cpp:239]   --->   Operation 1997 'getelementptr' 'open_set_heap_g_score_V_addr_15' <Predicate = (!icmp_ln364_3 & icmp_ln238_3) | (!trunc_ln1348_3 & icmp_ln238_3)> <Delay = 0.00>
ST_178 : Operation 1998 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_15 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln239_3" [assessment/toplevel.cpp:239]   --->   Operation 1998 'getelementptr' 'open_set_heap_x_V_addr_15' <Predicate = (!icmp_ln364_3 & icmp_ln238_3) | (!trunc_ln1348_3 & icmp_ln238_3)> <Delay = 0.00>
ST_178 : Operation 1999 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_15 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln239_3" [assessment/toplevel.cpp:239]   --->   Operation 1999 'getelementptr' 'open_set_heap_y_V_addr_15' <Predicate = (!icmp_ln364_3 & icmp_ln238_3) | (!trunc_ln1348_3 & icmp_ln238_3)> <Delay = 0.00>
ST_178 : Operation 2000 [1/1] (2.32ns)   --->   "%store_ln239 = store i11 %n_f_score_V_3, i13 %open_set_heap_f_score_V_addr_17" [assessment/toplevel.cpp:239]   --->   Operation 2000 'store' 'store_ln239' <Predicate = (!icmp_ln364_3 & icmp_ln238_3) | (!trunc_ln1348_3 & icmp_ln238_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_178 : Operation 2001 [1/1] (2.32ns)   --->   "%store_ln239 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_15" [assessment/toplevel.cpp:239]   --->   Operation 2001 'store' 'store_ln239' <Predicate = (!icmp_ln364_3 & icmp_ln238_3) | (!trunc_ln1348_3 & icmp_ln238_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_178 : Operation 2002 [1/1] (2.32ns)   --->   "%store_ln239 = store i9 %n_x_V_2, i13 %open_set_heap_x_V_addr_15" [assessment/toplevel.cpp:239]   --->   Operation 2002 'store' 'store_ln239' <Predicate = (!icmp_ln364_3 & icmp_ln238_3) | (!trunc_ln1348_3 & icmp_ln238_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_178 : Operation 2003 [1/1] (2.32ns)   --->   "%store_ln239 = store i9 %current_y_V_4, i13 %open_set_heap_y_V_addr_15" [assessment/toplevel.cpp:239]   --->   Operation 2003 'store' 'store_ln239' <Predicate = (!icmp_ln364_3 & icmp_ln238_3) | (!trunc_ln1348_3 & icmp_ln238_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 5000> <RAM>
ST_178 : Operation 2004 [1/1] (1.58ns)   --->   "%br_ln241 = br void" [assessment/toplevel.cpp:241]   --->   Operation 2004 'br' 'br_ln241' <Predicate = (!icmp_ln364_3 & icmp_ln238_3) | (!trunc_ln1348_3 & icmp_ln238_3)> <Delay = 1.58>
ST_178 : Operation 2005 [1/1] (0.00ns)   --->   "%open_set_size_8 = phi i16 %open_set_size_7, void, i16 %add_ln246_2, void" [assessment/toplevel.cpp:262]   --->   Operation 2005 'phi' 'open_set_size_8' <Predicate = (!icmp_ln364_3) | (!trunc_ln1348_3)> <Delay = 0.00>
ST_178 : Operation 2006 [1/1] (0.00ns)   --->   "%error_flag_8 = phi i32 20000, void, i32 %error_flag_7, void"   --->   Operation 2006 'phi' 'error_flag_8' <Predicate = (!icmp_ln364_3) | (!trunc_ln1348_3)> <Delay = 0.00>
ST_178 : Operation 2007 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %open_set_size_8, i32 1, i32 15" [assessment/toplevel.cpp:251]   --->   Operation 2007 'partselect' 'tmp_4' <Predicate = (!icmp_ln364_3) | (!trunc_ln1348_3)> <Delay = 0.00>
ST_178 : Operation 2008 [1/1] (2.31ns)   --->   "%icmp_ln251_3 = icmp_eq  i15 %tmp_4, i15 0" [assessment/toplevel.cpp:251]   --->   Operation 2008 'icmp' 'icmp_ln251_3' <Predicate = (!icmp_ln364_3) | (!trunc_ln1348_3)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2009 [1/1] (0.00ns)   --->   "%br_ln251 = br i1 %icmp_ln251_3, void, void %_Z12os_heap_push6ASNode.exit.i.3" [assessment/toplevel.cpp:251]   --->   Operation 2009 'br' 'br_ln251' <Predicate = (!icmp_ln364_3) | (!trunc_ln1348_3)> <Delay = 0.00>
ST_178 : Operation 2010 [1/1] (0.00ns)   --->   "%zext_ln367_3 = zext i16 %existing_idx_3" [assessment/toplevel.cpp:367]   --->   Operation 2010 'zext' 'zext_ln367_3' <Predicate = (trunc_ln1348_3 & icmp_ln364_3)> <Delay = 0.00>
ST_178 : Operation 2011 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_16 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln367_3"   --->   Operation 2011 'getelementptr' 'open_set_heap_f_score_V_addr_16' <Predicate = (trunc_ln1348_3 & icmp_ln364_3)> <Delay = 0.00>
ST_178 : Operation 2012 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_5 = load i13 %open_set_heap_f_score_V_addr_16"   --->   Operation 2012 'load' 'open_set_heap_f_score_V_load_5' <Predicate = (trunc_ln1348_3 & icmp_ln364_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 179 <SV = 165> <Delay = 6.70>
ST_179 : Operation 2013 [1/1] (2.07ns)   --->   "%add_ln252_3 = add i16 %open_set_size_8, i16 65535" [assessment/toplevel.cpp:252]   --->   Operation 2013 'add' 'add_ln252_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2014 [2/2] (4.62ns)   --->   "%call_ln252 = call void @os_sift_up, i16 %add_ln252_3, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:252]   --->   Operation 2014 'call' 'call_ln252' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 180 <SV = 166> <Delay = 4.29>
ST_180 : Operation 2015 [1/2] (0.00ns)   --->   "%call_ln252 = call void @os_sift_up, i16 %add_ln252_3, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:252]   --->   Operation 2015 'call' 'call_ln252' <Predicate = (!icmp_ln251_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_180 : Operation 2016 [1/1] (0.00ns)   --->   "%br_ln253 = br void %_Z12os_heap_push6ASNode.exit.i.3" [assessment/toplevel.cpp:253]   --->   Operation 2016 'br' 'br_ln253' <Predicate = (!icmp_ln251_3)> <Delay = 0.00>
ST_180 : Operation 2017 [1/1] (2.47ns)   --->   "%icmp_ln393_3 = icmp_eq  i32 %error_flag_8, i32 0" [assessment/toplevel.cpp:393]   --->   Operation 2017 'icmp' 'icmp_ln393_3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2018 [1/1] (1.82ns)   --->   "%br_ln393 = br i1 %icmp_ln393_3, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %._crit_edge103" [assessment/toplevel.cpp:393]   --->   Operation 2018 'br' 'br_ln393' <Predicate = true> <Delay = 1.82>

State 181 <SV = 167> <Delay = 4.25>
ST_181 : Operation 2019 [1/1] (0.00ns)   --->   "%p_ph = phi i32 %error_flag_2, void %_Z12os_heap_push6ASNode.exit.i, i32 %error_flag_4, void %_Z12os_heap_push6ASNode.exit.i.1, i32 %error_flag_6, void %_Z12os_heap_push6ASNode.exit.i.2, i32 %error_flag_8, void %_Z12os_heap_push6ASNode.exit.i.3"   --->   Operation 2019 'phi' 'p_ph' <Predicate = (icmp_ln458 & !icmp_ln461 & icmp_ln312 & !icmp_ln315 & !and_ln320)> <Delay = 0.00>
ST_181 : Operation 2020 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_Z6a_star5CoordS_.exit.thread"   --->   Operation 2020 'br' 'br_ln0' <Predicate = (icmp_ln458 & !icmp_ln461 & icmp_ln312 & !icmp_ln315 & !and_ln320)> <Delay = 1.70>
ST_181 : Operation 2021 [1/1] (0.00ns)   --->   "%add731246 = phi i20 %total_length, void %.loopexit1150, i20 %total_length, void %_Z6a_star5CoordS_.exit.thread.loopexit, i20 %total_length_2, void %_Z6a_star5CoordS_.exit.thread.loopexit131"   --->   Operation 2021 'phi' 'add731246' <Predicate = (icmp_ln458)> <Delay = 0.00>
ST_181 : Operation 2022 [1/1] (0.00ns)   --->   "%empty_39 = phi i32 %select_ln409, void %.loopexit1150, i32 %p_ph, void %_Z6a_star5CoordS_.exit.thread.loopexit, i32 %error_flag_1, void %_Z6a_star5CoordS_.exit.thread.loopexit131" [assessment/toplevel.cpp:409]   --->   Operation 2022 'phi' 'empty_39' <Predicate = (icmp_ln458)> <Delay = 0.00>
ST_181 : Operation 2023 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i8 %i_11" [assessment/toplevel.cpp:461]   --->   Operation 2023 'zext' 'zext_ln461_1' <Predicate = (icmp_ln458)> <Delay = 0.00>
ST_181 : Operation 2024 [1/1] (2.55ns)   --->   "%add_ln479 = add i32 %empty_39, i32 %zext_ln461_1" [assessment/toplevel.cpp:479]   --->   Operation 2024 'add' 'add_ln479' <Predicate = (icmp_ln458)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2025 [1/1] (1.58ns)   --->   "%br_ln480 = br void %.loopexit1151" [assessment/toplevel.cpp:480]   --->   Operation 2025 'br' 'br_ln480' <Predicate = (icmp_ln458)> <Delay = 1.58>
ST_181 : Operation 2026 [1/1] (3.52ns)   --->   "%add_ln498 = add i64 %ram_read, i64 4" [assessment/toplevel.cpp:498]   --->   Operation 2026 'add' 'add_ln498' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2027 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln498, i32 2, i32 63" [assessment/toplevel.cpp:498]   --->   Operation 2027 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln498 = sext i62 %trunc_ln7" [assessment/toplevel.cpp:498]   --->   Operation 2028 'sext' 'sext_ln498' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2029 [1/1] (0.00ns)   --->   "%MAXI_addr_5 = getelementptr i32 %MAXI, i64 %sext_ln498" [assessment/toplevel.cpp:498]   --->   Operation 2029 'getelementptr' 'MAXI_addr_5' <Predicate = true> <Delay = 0.00>

State 182 <SV = 165> <Delay = 6.52>
ST_182 : Operation 2030 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_5 = load i13 %open_set_heap_f_score_V_addr_16"   --->   Operation 2030 'load' 'open_set_heap_f_score_V_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_182 : Operation 2031 [1/1] (1.88ns)   --->   "%icmp_ln878_6 = icmp_ult  i11 %n_f_score_V_3, i11 %open_set_heap_f_score_V_load_5"   --->   Operation 2031 'icmp' 'icmp_ln878_6' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2032 [1/1] (0.00ns)   --->   "%br_ln367 = br i1 %icmp_ln878_6, void %._crit_edge106, void" [assessment/toplevel.cpp:367]   --->   Operation 2032 'br' 'br_ln367' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2033 [1/1] (2.32ns)   --->   "%store_ln371 = store i11 %n_f_score_V_3, i13 %open_set_heap_f_score_V_addr_16" [assessment/toplevel.cpp:371]   --->   Operation 2033 'store' 'store_ln371' <Predicate = (icmp_ln878_6)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>
ST_182 : Operation 2034 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_14 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln367_3" [assessment/toplevel.cpp:372]   --->   Operation 2034 'getelementptr' 'open_set_heap_g_score_V_addr_14' <Predicate = (icmp_ln878_6)> <Delay = 0.00>
ST_182 : Operation 2035 [1/1] (2.32ns)   --->   "%store_ln372 = store i11 %n_g_score_V, i13 %open_set_heap_g_score_V_addr_14" [assessment/toplevel.cpp:372]   --->   Operation 2035 'store' 'store_ln372' <Predicate = (icmp_ln878_6)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 5000> <RAM>

State 183 <SV = 166> <Delay = 4.62>
ST_183 : Operation 2036 [1/1] (0.00ns)   --->   "%or_ln709_5 = or i3 %grid_info_V_load_4, i3 6"   --->   Operation 2036 'or' 'or_ln709_5' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2037 [1/1] (3.25ns)   --->   "%store_ln709 = store i3 %or_ln709_5, i18 %grid_info_V_addr_5"   --->   Operation 2037 'store' 'store_ln709' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_183 : Operation 2038 [2/2] (4.62ns)   --->   "%call_ln374 = call void @os_sift_up, i16 %existing_idx_3, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:374]   --->   Operation 2038 'call' 'call_ln374' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 184 <SV = 167> <Delay = 1.58>
ST_184 : Operation 2039 [1/2] (0.00ns)   --->   "%call_ln374 = call void @os_sift_up, i16 %existing_idx_3, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:374]   --->   Operation 2039 'call' 'call_ln374' <Predicate = (icmp_ln878_6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_184 : Operation 2040 [1/1] (0.00ns)   --->   "%br_ln375 = br void %._crit_edge106" [assessment/toplevel.cpp:375]   --->   Operation 2040 'br' 'br_ln375' <Predicate = (icmp_ln878_6)> <Delay = 0.00>
ST_184 : Operation 2041 [1/1] (1.58ns)   --->   "%br_ln386 = br void %._crit_edge103" [assessment/toplevel.cpp:386]   --->   Operation 2041 'br' 'br_ln386' <Predicate = true> <Delay = 1.58>

State 185 <SV = 168> <Delay = 0.00>
ST_185 : Operation 2042 [1/1] (0.00ns)   --->   "%open_set_size_9 = phi i16 %open_set_size_7, void %.critedge._crit_edge, i16 %open_set_size_8, void %_Z12os_heap_push6ASNode.exit.i.3, i16 %open_set_size_7, void %._crit_edge106, i16 %open_set_size_7, void" [assessment/toplevel.cpp:262]   --->   Operation 2042 'phi' 'open_set_size_9' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2043 [1/1] (0.00ns)   --->   "%error_flag_9 = phi i32 %error_flag_7, void %.critedge._crit_edge, i32 %error_flag_8, void %_Z12os_heap_push6ASNode.exit.i.3, i32 %error_flag_7, void %._crit_edge106, i32 %error_flag_7, void"   --->   Operation 2043 'phi' 'error_flag_9' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2044 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph1188"   --->   Operation 2044 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 186 <SV = 142> <Delay = 5.61>
ST_186 : Operation 2045 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i11 %current_g_score_V" [assessment/toplevel.cpp:321]   --->   Operation 2045 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2046 [1/1] (0.00ns)   --->   "%zext_ln475_2 = zext i11 %current_g_score_V" [assessment/toplevel.cpp:475]   --->   Operation 2046 'zext' 'zext_ln475_2' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2047 [1/1] (0.00ns)   --->   "%trunc_ln476 = trunc i20 %total_length" [assessment/toplevel.cpp:476]   --->   Operation 2047 'trunc' 'trunc_ln476' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2048 [1/1] (0.00ns)   --->   "%zext_ln476 = zext i11 %current_g_score_V" [assessment/toplevel.cpp:476]   --->   Operation 2048 'zext' 'zext_ln476' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2049 [1/1] (2.19ns)   --->   "%total_length_2 = add i20 %zext_ln475_2, i20 %total_length" [assessment/toplevel.cpp:476]   --->   Operation 2049 'add' 'total_length_2' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2050 [1/1] (1.81ns)   --->   "%add_ln456 = add i14 %zext_ln476, i14 %trunc_ln476" [assessment/toplevel.cpp:456]   --->   Operation 2050 'add' 'add_ln456' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2051 [1/1] (2.47ns)   --->   "%icmp_ln478 = icmp_eq  i32 %error_flag_1, i32 0" [assessment/toplevel.cpp:478]   --->   Operation 2051 'icmp' 'icmp_ln478' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2052 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %icmp_ln478, void %_Z6a_star5CoordS_.exit.thread.loopexit131, void" [assessment/toplevel.cpp:478]   --->   Operation 2052 'br' 'br_ln478' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2053 [1/1] (2.44ns)   --->   "%icmp_ln484 = icmp_ult  i20 %total_length_2, i20 2000" [assessment/toplevel.cpp:484]   --->   Operation 2053 'icmp' 'icmp_ln484' <Predicate = (icmp_ln478)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2054 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %icmp_ln484, void %.loopexit1202, void" [assessment/toplevel.cpp:484]   --->   Operation 2054 'br' 'br_ln484' <Predicate = (icmp_ln478)> <Delay = 0.00>
ST_186 : Operation 2055 [2/2] (2.32ns)   --->   "%current_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:485]   --->   Operation 2055 'load' 'current_x_V' <Predicate = (icmp_ln478 & icmp_ln484)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_186 : Operation 2056 [2/2] (2.32ns)   --->   "%current_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:485]   --->   Operation 2056 'load' 'current_y_V' <Predicate = (icmp_ln478 & icmp_ln484)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_186 : Operation 2057 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_Z6a_star5CoordS_.exit.thread"   --->   Operation 2057 'br' 'br_ln0' <Predicate = (!icmp_ln478)> <Delay = 1.70>

State 187 <SV = 143> <Delay = 2.32>
ST_187 : Operation 2058 [1/2] (2.32ns)   --->   "%current_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:485]   --->   Operation 2058 'load' 'current_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_187 : Operation 2059 [1/2] (2.32ns)   --->   "%current_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:485]   --->   Operation 2059 'load' 'current_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_187 : Operation 2060 [1/1] (1.63ns)   --->   "%add_ln486 = add i12 %zext_ln321, i12 1" [assessment/toplevel.cpp:486]   --->   Operation 2060 'add' 'add_ln486' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2061 [1/1] (1.81ns)   --->   "%add_ln488 = add i14 %add_ln456, i14 7831" [assessment/toplevel.cpp:488]   --->   Operation 2061 'add' 'add_ln488' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2062 [1/1] (1.58ns)   --->   "%br_ln486 = br void" [assessment/toplevel.cpp:486]   --->   Operation 2062 'br' 'br_ln486' <Predicate = true> <Delay = 1.58>

State 188 <SV = 144> <Delay = 5.33>
ST_188 : Operation 2063 [1/1] (0.00ns)   --->   "%i_10 = phi i12 %add_ln486_1, void %.split44, i12 0, void" [assessment/toplevel.cpp:486]   --->   Operation 2063 'phi' 'i_10' <Predicate = (icmp_ln484)> <Delay = 0.00>
ST_188 : Operation 2064 [1/1] (0.00ns)   --->   "%current_y_V_1 = phi i9 %current_y_V_3, void %.split44, i9 %current_y_V, void"   --->   Operation 2064 'phi' 'current_y_V_1' <Predicate = (icmp_ln484)> <Delay = 0.00>
ST_188 : Operation 2065 [1/1] (0.00ns)   --->   "%current_x_V_1 = phi i9 %current_x_V_3, void %.split44, i9 %current_x_V, void"   --->   Operation 2065 'phi' 'current_x_V_1' <Predicate = (icmp_ln484)> <Delay = 0.00>
ST_188 : Operation 2066 [1/1] (1.54ns)   --->   "%add_ln486_1 = add i12 %i_10, i12 1" [assessment/toplevel.cpp:486]   --->   Operation 2066 'add' 'add_ln486_1' <Predicate = (icmp_ln484)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2067 [1/1] (1.99ns)   --->   "%icmp_ln486 = icmp_eq  i12 %i_10, i12 %add_ln486" [assessment/toplevel.cpp:486]   --->   Operation 2067 'icmp' 'icmp_ln486' <Predicate = (icmp_ln484)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2068 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2048, i64 0"   --->   Operation 2068 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln484)> <Delay = 0.00>
ST_188 : Operation 2069 [1/1] (0.00ns)   --->   "%br_ln486 = br i1 %icmp_ln486, void %.split44, void %.loopexit1202.loopexit" [assessment/toplevel.cpp:486]   --->   Operation 2069 'br' 'br_ln486' <Predicate = (icmp_ln484)> <Delay = 0.00>
ST_188 : Operation 2070 [1/1] (0.00ns)   --->   "%trunc_ln488 = trunc i12 %i_10" [assessment/toplevel.cpp:488]   --->   Operation 2070 'trunc' 'trunc_ln488' <Predicate = (icmp_ln484 & !icmp_ln486)> <Delay = 0.00>
ST_188 : Operation 2071 [1/1] (0.00ns)   --->   "%zext_ln488 = zext i11 %trunc_ln488" [assessment/toplevel.cpp:488]   --->   Operation 2071 'zext' 'zext_ln488' <Predicate = (icmp_ln484 & !icmp_ln486)> <Delay = 0.00>
ST_188 : Operation 2072 [1/1] (1.81ns)   --->   "%node_index = sub i14 %add_ln488, i14 %zext_ln488" [assessment/toplevel.cpp:488]   --->   Operation 2072 'sub' 'node_index' <Predicate = (icmp_ln484 & !icmp_ln486)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2073 [1/1] (0.00ns)   --->   "%zext_ln490 = zext i9 %current_y_V_1" [assessment/toplevel.cpp:490]   --->   Operation 2073 'zext' 'zext_ln490' <Predicate = (icmp_ln484 & !icmp_ln486)> <Delay = 0.00>
ST_188 : Operation 2074 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %node_index, i2 0" [assessment/toplevel.cpp:490]   --->   Operation 2074 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln484 & !icmp_ln486)> <Delay = 0.00>
ST_188 : Operation 2075 [1/1] (0.00ns)   --->   "%zext_ln490_1 = zext i16 %shl_ln1" [assessment/toplevel.cpp:490]   --->   Operation 2075 'zext' 'zext_ln490_1' <Predicate = (icmp_ln484 & !icmp_ln486)> <Delay = 0.00>
ST_188 : Operation 2076 [1/1] (3.52ns)   --->   "%add_ln490 = add i64 %zext_ln490_1, i64 %ram_read" [assessment/toplevel.cpp:490]   --->   Operation 2076 'add' 'add_ln490' <Predicate = (icmp_ln484 & !icmp_ln486)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2077 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln490, i32 2, i32 63" [assessment/toplevel.cpp:490]   --->   Operation 2077 'partselect' 'trunc_ln2' <Predicate = (icmp_ln484 & !icmp_ln486)> <Delay = 0.00>
ST_188 : Operation 2078 [1/1] (0.00ns)   --->   "%sext_ln490 = sext i62 %trunc_ln2" [assessment/toplevel.cpp:490]   --->   Operation 2078 'sext' 'sext_ln490' <Predicate = (icmp_ln484 & !icmp_ln486)> <Delay = 0.00>
ST_188 : Operation 2079 [1/1] (0.00ns)   --->   "%MAXI_addr_4 = getelementptr i32 %MAXI, i64 %sext_ln490" [assessment/toplevel.cpp:490]   --->   Operation 2079 'getelementptr' 'MAXI_addr_4' <Predicate = (icmp_ln484 & !icmp_ln486)> <Delay = 0.00>
ST_188 : Operation 2080 [3/3] (1.05ns) (grouped into DSP with root node add_ln91)   --->   "%mul_ln91 = mul i18 %op2_assign_cast, i18 %zext_ln490" [assessment/toplevel.cpp:91]   --->   Operation 2080 'mul' 'mul_ln91' <Predicate = (icmp_ln484 & !icmp_ln486)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_188 : Operation 2081 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1202"   --->   Operation 2081 'br' 'br_ln0' <Predicate = (icmp_ln484 & icmp_ln486)> <Delay = 0.00>
ST_188 : Operation 2082 [1/1] (0.00ns)   --->   "%br_ln458 = br void" [assessment/toplevel.cpp:458]   --->   Operation 2082 'br' 'br_ln458' <Predicate = (icmp_ln486) | (!icmp_ln484)> <Delay = 0.00>

State 189 <SV = 145> <Delay = 7.30>
ST_189 : Operation 2083 [1/1] (7.30ns)   --->   "%MAXI_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MAXI_addr_4, i32 1" [assessment/toplevel.cpp:490]   --->   Operation 2083 'writereq' 'MAXI_addr_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 2084 [2/3] (1.05ns) (grouped into DSP with root node add_ln91)   --->   "%mul_ln91 = mul i18 %op2_assign_cast, i18 %zext_ln490" [assessment/toplevel.cpp:91]   --->   Operation 2084 'mul' 'mul_ln91' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 190 <SV = 146> <Delay = 7.30>
ST_190 : Operation 2085 [1/1] (0.00ns)   --->   "%zext_ln489 = zext i9 %current_x_V_1" [assessment/toplevel.cpp:489]   --->   Operation 2085 'zext' 'zext_ln489' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2086 [1/1] (0.00ns)   --->   "%zext_ln489_1 = zext i9 %current_y_V_1" [assessment/toplevel.cpp:489]   --->   Operation 2086 'zext' 'zext_ln489_1' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2087 [1/1] (7.30ns)   --->   "%write_ln490 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MAXI_addr_4, i32 %zext_ln489_1, i4 15" [assessment/toplevel.cpp:490]   --->   Operation 2087 'write' 'write_ln490' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 2088 [1/3] (0.00ns) (grouped into DSP with root node add_ln91)   --->   "%mul_ln91 = mul i18 %op2_assign_cast, i18 %zext_ln490" [assessment/toplevel.cpp:91]   --->   Operation 2088 'mul' 'mul_ln91' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 2089 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln91 = add i18 %mul_ln91, i18 %zext_ln489" [assessment/toplevel.cpp:91]   --->   Operation 2089 'add' 'add_ln91' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 191 <SV = 147> <Delay = 7.30>
ST_191 : Operation 2090 [5/5] (7.30ns)   --->   "%MAXI_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_4" [assessment/toplevel.cpp:490]   --->   Operation 2090 'writeresp' 'MAXI_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 2091 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln91 = add i18 %mul_ln91, i18 %zext_ln489" [assessment/toplevel.cpp:91]   --->   Operation 2091 'add' 'add_ln91' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 2092 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i18 %add_ln91" [assessment/toplevel.cpp:91]   --->   Operation 2092 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2093 [1/1] (0.00ns)   --->   "%grid_info_V_addr_2 = getelementptr i3 %grid_info_V, i64 0, i64 %zext_ln91"   --->   Operation 2093 'getelementptr' 'grid_info_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2094 [2/2] (3.25ns)   --->   "%grid_info_V_load_1 = load i18 %grid_info_V_addr_2"   --->   Operation 2094 'load' 'grid_info_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>

State 192 <SV = 148> <Delay = 7.30>
ST_192 : Operation 2095 [4/5] (7.30ns)   --->   "%MAXI_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_4" [assessment/toplevel.cpp:490]   --->   Operation 2095 'writeresp' 'MAXI_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 2096 [1/2] (3.25ns)   --->   "%grid_info_V_load_1 = load i18 %grid_info_V_addr_2"   --->   Operation 2096 'load' 'grid_info_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 250000> <RAM>
ST_192 : Operation 2097 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %grid_info_V_load_1, i32 1, i32 2" [assessment/toplevel.cpp:491]   --->   Operation 2097 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2098 [1/1] (0.97ns)   --->   "%back_dir = xor i2 %trunc_ln6, i2 2" [assessment/toplevel.cpp:491]   --->   Operation 2098 'xor' 'back_dir' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2099 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i2 %back_dir" [assessment/toplevel.cpp:492]   --->   Operation 2099 'zext' 'zext_ln492' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2100 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i2 %dx, i64 0, i64 %zext_ln492" [assessment/toplevel.cpp:492]   --->   Operation 2100 'getelementptr' 'dx_addr' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2101 [2/2] (2.32ns)   --->   "%dx_load = load i2 %dx_addr" [assessment/toplevel.cpp:492]   --->   Operation 2101 'load' 'dx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 4> <ROM>
ST_192 : Operation 2102 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i2 %dy, i64 0, i64 %zext_ln492" [assessment/toplevel.cpp:493]   --->   Operation 2102 'getelementptr' 'dy_addr' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2103 [2/2] (2.32ns)   --->   "%dy_load = load i2 %dy_addr" [assessment/toplevel.cpp:493]   --->   Operation 2103 'load' 'dy_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 4> <ROM>

State 193 <SV = 149> <Delay = 7.30>
ST_193 : Operation 2104 [3/5] (7.30ns)   --->   "%MAXI_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_4" [assessment/toplevel.cpp:490]   --->   Operation 2104 'writeresp' 'MAXI_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 2105 [1/2] (2.32ns)   --->   "%dx_load = load i2 %dx_addr" [assessment/toplevel.cpp:492]   --->   Operation 2105 'load' 'dx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 4> <ROM>
ST_193 : Operation 2106 [1/1] (0.00ns)   --->   "%sext_ln691 = sext i2 %dx_load"   --->   Operation 2106 'sext' 'sext_ln691' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2107 [1/1] (1.82ns)   --->   "%current_x_V_3 = add i9 %sext_ln691, i9 %current_x_V_1"   --->   Operation 2107 'add' 'current_x_V_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2108 [1/2] (2.32ns)   --->   "%dy_load = load i2 %dy_addr" [assessment/toplevel.cpp:493]   --->   Operation 2108 'load' 'dy_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 4> <ROM>
ST_193 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln691_1 = sext i2 %dy_load"   --->   Operation 2109 'sext' 'sext_ln691_1' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 2110 [1/1] (1.82ns)   --->   "%current_y_V_3 = add i9 %sext_ln691_1, i9 %current_y_V_1"   --->   Operation 2110 'add' 'current_y_V_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 150> <Delay = 7.30>
ST_194 : Operation 2111 [2/5] (7.30ns)   --->   "%MAXI_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_4" [assessment/toplevel.cpp:490]   --->   Operation 2111 'writeresp' 'MAXI_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 151> <Delay = 7.30>
ST_195 : Operation 2112 [1/1] (0.00ns)   --->   "%specloopname_ln485 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [assessment/toplevel.cpp:485]   --->   Operation 2112 'specloopname' 'specloopname_ln485' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2113 [1/5] (7.30ns)   --->   "%MAXI_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_4" [assessment/toplevel.cpp:490]   --->   Operation 2113 'writeresp' 'MAXI_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 2114 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2114 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 196 <SV = 132> <Delay = 2.42>
ST_196 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln409)   --->   "%open_set_size_3 = phi i16 %open_set_size_0, void %.loopexit1150.loopexit, i16 1, void %.loopexit1150.loopexit132" [assessment/toplevel.cpp:262]   --->   Operation 2115 'phi' 'open_set_size_3' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 2116 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln409 = icmp_eq  i16 %open_set_size_3, i16 0" [assessment/toplevel.cpp:409]   --->   Operation 2116 'icmp' 'icmp_ln409' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 133> <Delay = 0.00>

State 198 <SV = 134> <Delay = 0.00>

State 199 <SV = 135> <Delay = 0.00>

State 200 <SV = 136> <Delay = 0.00>

State 201 <SV = 137> <Delay = 0.00>

State 202 <SV = 138> <Delay = 0.00>

State 203 <SV = 139> <Delay = 0.00>

State 204 <SV = 140> <Delay = 0.00>

State 205 <SV = 141> <Delay = 0.00>

State 206 <SV = 142> <Delay = 0.00>

State 207 <SV = 143> <Delay = 0.00>

State 208 <SV = 144> <Delay = 0.00>

State 209 <SV = 145> <Delay = 0.00>

State 210 <SV = 146> <Delay = 0.00>

State 211 <SV = 147> <Delay = 0.00>

State 212 <SV = 148> <Delay = 0.00>

State 213 <SV = 149> <Delay = 0.00>

State 214 <SV = 150> <Delay = 0.00>

State 215 <SV = 151> <Delay = 0.00>

State 216 <SV = 152> <Delay = 0.00>

State 217 <SV = 153> <Delay = 0.00>

State 218 <SV = 154> <Delay = 0.00>

State 219 <SV = 155> <Delay = 0.00>

State 220 <SV = 156> <Delay = 0.00>

State 221 <SV = 157> <Delay = 0.00>

State 222 <SV = 158> <Delay = 0.00>

State 223 <SV = 159> <Delay = 0.00>

State 224 <SV = 160> <Delay = 0.00>

State 225 <SV = 161> <Delay = 0.00>

State 226 <SV = 162> <Delay = 0.00>

State 227 <SV = 163> <Delay = 0.00>

State 228 <SV = 164> <Delay = 0.00>

State 229 <SV = 165> <Delay = 0.00>

State 230 <SV = 166> <Delay = 1.70>
ST_230 : Operation 2117 [1/1] (0.78ns)   --->   "%select_ln409 = select i1 %icmp_ln409, i32 30000, i32 40000" [assessment/toplevel.cpp:409]   --->   Operation 2117 'select' 'select_ln409' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_230 : Operation 2118 [1/1] (1.70ns)   --->   "%br_ln409 = br void %_Z6a_star5CoordS_.exit.thread" [assessment/toplevel.cpp:409]   --->   Operation 2118 'br' 'br_ln409' <Predicate = true> <Delay = 1.70>

State 231 <SV = 168> <Delay = 7.30>
ST_231 : Operation 2119 [1/1] (0.00ns)   --->   "%total_length_1 = phi i20 %add731246, void %_Z6a_star5CoordS_.exit.thread, i20 %total_length, void %.loopexit1151.loopexit"   --->   Operation 2119 'phi' 'total_length_1' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2120 [1/1] (7.30ns)   --->   "%MAXI_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MAXI_addr_5, i32 1" [assessment/toplevel.cpp:498]   --->   Operation 2120 'writereq' 'MAXI_addr_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 232 <SV = 169> <Delay = 7.30>
ST_232 : Operation 2121 [1/1] (0.00ns)   --->   "%zext_ln456 = zext i20 %total_length_1" [assessment/toplevel.cpp:456]   --->   Operation 2121 'zext' 'zext_ln456' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2122 [1/1] (7.30ns)   --->   "%write_ln498 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MAXI_addr_5, i32 %zext_ln456, i4 15" [assessment/toplevel.cpp:498]   --->   Operation 2122 'write' 'write_ln498' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_232 : Operation 2123 [1/1] (2.44ns)   --->   "%icmp_ln500 = icmp_ugt  i20 %total_length_1, i20 2000" [assessment/toplevel.cpp:500]   --->   Operation 2123 'icmp' 'icmp_ln500' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 170> <Delay = 7.30>
ST_233 : Operation 2124 [5/5] (7.30ns)   --->   "%MAXI_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_5" [assessment/toplevel.cpp:498]   --->   Operation 2124 'writeresp' 'MAXI_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 171> <Delay = 7.30>
ST_234 : Operation 2125 [4/5] (7.30ns)   --->   "%MAXI_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_5" [assessment/toplevel.cpp:498]   --->   Operation 2125 'writeresp' 'MAXI_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 172> <Delay = 7.30>
ST_235 : Operation 2126 [3/5] (7.30ns)   --->   "%MAXI_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_5" [assessment/toplevel.cpp:498]   --->   Operation 2126 'writeresp' 'MAXI_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 173> <Delay = 7.30>
ST_236 : Operation 2127 [2/5] (7.30ns)   --->   "%MAXI_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_5" [assessment/toplevel.cpp:498]   --->   Operation 2127 'writeresp' 'MAXI_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 174> <Delay = 7.30>
ST_237 : Operation 2128 [1/1] (0.00ns)   --->   "%empty_40 = phi i32 %add_ln479, void %_Z6a_star5CoordS_.exit.thread, i32 0, void %.loopexit1151.loopexit" [assessment/toplevel.cpp:479]   --->   Operation 2128 'phi' 'empty_40' <Predicate = (!or_ln440_1)> <Delay = 0.00>
ST_237 : Operation 2129 [1/5] (7.30ns)   --->   "%MAXI_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_5" [assessment/toplevel.cpp:498]   --->   Operation 2129 'writeresp' 'MAXI_addr_5_resp' <Predicate = (!or_ln440_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_237 : Operation 2130 [1/1] (1.70ns)   --->   "%br_ln500 = br i1 %icmp_ln500, void %.loopexit1151._crit_edge, void" [assessment/toplevel.cpp:500]   --->   Operation 2130 'br' 'br_ln500' <Predicate = (!or_ln440_1)> <Delay = 1.70>
ST_237 : Operation 2131 [1/1] (2.55ns)   --->   "%add_ln501 = add i32 %empty_40, i32 500" [assessment/toplevel.cpp:501]   --->   Operation 2131 'add' 'add_ln501' <Predicate = (!or_ln440_1 & icmp_ln500)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2132 [1/1] (1.70ns)   --->   "%br_ln502 = br void %.loopexit1151._crit_edge" [assessment/toplevel.cpp:502]   --->   Operation 2132 'br' 'br_ln502' <Predicate = (!or_ln440_1 & icmp_ln500)> <Delay = 1.70>
ST_237 : Operation 2133 [1/1] (0.00ns)   --->   "%storemerge = phi i32 10000, void, i32 %add_ln501, void, i32 %empty_40, void %.loopexit1151" [assessment/toplevel.cpp:501]   --->   Operation 2133 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2134 [1/1] (1.00ns)   --->   "%write_ln442 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %code, i32 %storemerge" [assessment/toplevel.cpp:442]   --->   Operation 2134 'write' 'write_ln442' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_237 : Operation 2135 [1/1] (0.00ns)   --->   "%ret_ln505 = ret" [assessment/toplevel.cpp:505]   --->   Operation 2135 'ret' 'ret_ln505' <Predicate = true> <Delay = 0.00>

State 238 <SV = 18> <Delay = 7.30>
ST_238 : Operation 2136 [1/1] (7.30ns)   --->   "%MAXI_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MAXI_addr_2, i32 1" [assessment/toplevel.cpp:441]   --->   Operation 2136 'writereq' 'MAXI_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 19> <Delay = 7.30>
ST_239 : Operation 2137 [1/1] (7.30ns)   --->   "%write_ln441 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MAXI_addr_2, i32 0, i4 15" [assessment/toplevel.cpp:441]   --->   Operation 2137 'write' 'write_ln441' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 20> <Delay = 7.30>
ST_240 : Operation 2138 [5/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:441]   --->   Operation 2138 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 21> <Delay = 7.30>
ST_241 : Operation 2139 [4/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:441]   --->   Operation 2139 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 22> <Delay = 7.30>
ST_242 : Operation 2140 [3/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:441]   --->   Operation 2140 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 23> <Delay = 7.30>
ST_243 : Operation 2141 [2/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:441]   --->   Operation 2141 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 24> <Delay = 7.30>
ST_244 : Operation 2142 [1/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:441]   --->   Operation 2142 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_244 : Operation 2143 [1/1] (1.70ns)   --->   "%br_ln443 = br void %.loopexit1151._crit_edge" [assessment/toplevel.cpp:443]   --->   Operation 2143 'br' 'br_ln443' <Predicate = true> <Delay = 1.70>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.52ns
The critical path consists of the following:
	s_axi read on port 'ram' [31]  (1 ns)
	'add' operation ('add_ln433', assessment/toplevel.cpp:433) [43]  (3.52 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:433) [47]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:433) [47]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:433) [47]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:433) [47]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:433) [47]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:433) [47]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:433) [47]  (7.3 ns)

 <State 9>: 2.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:433) [50]  (0 ns)
	'icmp' operation ('icmp_ln433', assessment/toplevel.cpp:433) [53]  (2.1 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'MAXI' (assessment/toplevel.cpp:434) [58]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('local_world_addr', assessment/toplevel.cpp:434) [60]  (0 ns)
	'store' operation ('store_ln434', assessment/toplevel.cpp:434) of variable 'MAXI_addr_read', assessment/toplevel.cpp:434 on array 'local_world' [61]  (3.25 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('MAXI_addr_1', assessment/toplevel.cpp:437) [66]  (0 ns)
	bus request on port 'MAXI' (assessment/toplevel.cpp:437) [67]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:437) [67]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:437) [67]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:437) [67]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:437) [67]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:437) [67]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:437) [67]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read on port 'MAXI' (assessment/toplevel.cpp:437) [68]  (7.3 ns)

 <State 20>: 4.55ns
The critical path consists of the following:
	'add' operation ('add_ln440', assessment/toplevel.cpp:440) [76]  (1.92 ns)
	'icmp' operation ('icmp_ln440_2', assessment/toplevel.cpp:440) [77]  (1.66 ns)
	'or' operation ('or_ln440', assessment/toplevel.cpp:440) [78]  (0 ns)
	'or' operation ('or_ln440_1', assessment/toplevel.cpp:440) [79]  (0.978 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:446) [89]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:446) [89]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:446) [89]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:446) [89]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:446) [89]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:446) [89]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:446) [89]  (7.3 ns)

 <State 28>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:446) [92]  (0 ns)
	'add' operation ('i', assessment/toplevel.cpp:446) [93]  (1.92 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus read on port 'MAXI' (assessment/toplevel.cpp:447) [99]  (7.3 ns)

 <State 30>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('waypoints_x_V_addr', assessment/toplevel.cpp:448) [102]  (0 ns)
	'store' operation ('store_ln448', assessment/toplevel.cpp:448) of variable 'trunc_ln5' on array 'waypoints_x_V' [103]  (2.32 ns)

 <State 31>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[113] ('iteration_limit', assessment/toplevel.cpp:437) [113]  (2.15 ns)

 <State 32>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[113] ('iteration_limit', assessment/toplevel.cpp:437) [113]  (2.15 ns)

 <State 33>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[113] ('iteration_limit', assessment/toplevel.cpp:437) [113]  (2.15 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	'mul' operation of DSP[113] ('iteration_limit', assessment/toplevel.cpp:437) [113]  (0 ns)
	'icmp' operation ('icmp_ln461', assessment/toplevel.cpp:461) [114]  (2.43 ns)

 <State 35>: 3.58ns
The critical path consists of the following:
	'load' operation ('waypoint_count_load', assessment/toplevel.cpp:458) on static variable 'waypoint_count' [200]  (0 ns)
	'add' operation ('add_ln458', assessment/toplevel.cpp:458) [202]  (1.92 ns)
	'icmp' operation ('icmp_ln458', assessment/toplevel.cpp:458) [203]  (1.66 ns)

 <State 36>: 5.69ns
The critical path consists of the following:
	'phi' operation ('i', assessment/toplevel.cpp:461) with incoming values : ('add_ln461', assessment/toplevel.cpp:461) [210]  (0 ns)
	'getelementptr' operation ('grid_info_V_addr', assessment/toplevel.cpp:464) [219]  (0 ns)
	'store' operation ('store_ln464', assessment/toplevel.cpp:464) of constant 0 on array 'grid_info_V' [220]  (3.25 ns)
	blocking operation 2.43 ns on control path)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:467) [223]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:467) [223]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:467) [223]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:467) [223]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:467) [223]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:467) [223]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:467) [223]  (7.3 ns)

 <State 44>: 2.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:467) [226]  (0 ns)
	'icmp' operation ('icmp_ln467', assessment/toplevel.cpp:467) [228]  (2.1 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus read on port 'MAXI' (assessment/toplevel.cpp:470) [234]  (7.3 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('local_world_addr_1', assessment/toplevel.cpp:470) [236]  (0 ns)
	'store' operation ('store_ln470', assessment/toplevel.cpp:470) of variable 'MAXI_addr_read_1', assessment/toplevel.cpp:470 on array 'local_world' [237]  (3.25 ns)

 <State 47>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('waypoints_x_V_addr_1', assessment/toplevel.cpp:475) [241]  (0 ns)
	'load' operation ('start.x.V', assessment/toplevel.cpp:475) on array 'waypoints_x_V' [243]  (2.32 ns)

 <State 48>: 2.32ns
The critical path consists of the following:
	'load' operation ('start.x.V', assessment/toplevel.cpp:475) on array 'waypoints_x_V' [243]  (2.32 ns)

 <State 49>: 5.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln101', assessment/toplevel.cpp:101) [253]  (1.82 ns)
	'select' operation ('select_ln101', assessment/toplevel.cpp:101) [255]  (0 ns)
	'add' operation ('h_start.V') [264]  (1.73 ns)
	'store' operation ('store_ln245', assessment/toplevel.cpp:245) of variable 'h_start.V' on array 'open_set_heap_f_score_V' [265]  (2.32 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	'phi' operation ('iteration') with incoming values : ('iteration', assessment/toplevel.cpp:312) [275]  (0 ns)
	'icmp' operation ('icmp_ln312', assessment/toplevel.cpp:312) [276]  (2.43 ns)

 <State 51>: 4ns
The critical path consists of the following:
	'add' operation ('add_ln261', assessment/toplevel.cpp:261) [289]  (1.68 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr', assessment/toplevel.cpp:261) [291]  (0 ns)
	'load' operation ('node.f_score.V', assessment/toplevel.cpp:261) on array 'open_set_heap_f_score_V' [295]  (2.32 ns)

 <State 52>: 6.72ns
The critical path consists of the following:
	'load' operation ('node.f_score.V', assessment/toplevel.cpp:261) on array 'open_set_heap_f_score_V' [295]  (2.32 ns)
	'store' operation ('store_ln261', assessment/toplevel.cpp:261) of variable 'node.f_score.V', assessment/toplevel.cpp:261 on array 'open_set_heap_f_score_V' [299]  (2.32 ns)
	blocking operation 2.07 ns on control path)

 <State 53>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln129', assessment/toplevel.cpp:129) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:125 [320]  (2.32 ns)

 <State 54>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln129', assessment/toplevel.cpp:129) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:125 [330]  (2.32 ns)

 <State 55>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln129', assessment/toplevel.cpp:129) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:125 [340]  (2.32 ns)

 <State 56>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln129', assessment/toplevel.cpp:129) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:125 [350]  (2.32 ns)

 <State 57>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln129', assessment/toplevel.cpp:129) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:125 [360]  (2.32 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln147', assessment/toplevel.cpp:147) [391]  (2.43 ns)

 <State 59>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln147', assessment/toplevel.cpp:147) [393]  (0.692 ns)
	'icmp' operation ('icmp_ln878_1') [395]  (1.88 ns)
	'and' operation ('and_ln150', assessment/toplevel.cpp:150) [396]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:146) with incoming values : ('zext_ln117', assessment/toplevel.cpp:117) ('zext_ln117_1', assessment/toplevel.cpp:117) ('zext_ln117_2', assessment/toplevel.cpp:117) ('zext_ln117_3', assessment/toplevel.cpp:117) ('zext_ln117_4', assessment/toplevel.cpp:117) ('zext_ln117_5', assessment/toplevel.cpp:117) ('zext_ln117_6', assessment/toplevel.cpp:117) ('zext_ln117_7', assessment/toplevel.cpp:117) ('trunc_ln117', assessment/toplevel.cpp:117) ('trunc_ln117_1', assessment/toplevel.cpp:117) ('trunc_ln117_2', assessment/toplevel.cpp:117) ('trunc_ln117_3', assessment/toplevel.cpp:117) ('trunc_ln117_4', assessment/toplevel.cpp:117) ('trunc_ln117_5', assessment/toplevel.cpp:117) ('trunc_ln117_6', assessment/toplevel.cpp:117) ('trunc_ln146', assessment/toplevel.cpp:146) [1171]  (2.75 ns)

 <State 60>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_1', assessment/toplevel.cpp:115) on array 'open_set_heap_g_score_V' [403]  (2.32 ns)
	'store' operation ('store_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_g_score_V_load_1', assessment/toplevel.cpp:115 on array 'moves.node.g_score.V', assessment/toplevel.cpp:125 [404]  (2.32 ns)

 <State 61>: 2.32ns
The critical path consists of the following:
	'phi' operation ('storemerge7_0', assessment/toplevel.cpp:117) with incoming values : ('open_set_heap_y_V_load_1', assessment/toplevel.cpp:117) ('open_set_heap_y_V_load', assessment/toplevel.cpp:117) [418]  (0 ns)
	'store' operation ('store_ln117', assessment/toplevel.cpp:117) of variable 'storemerge7_0', assessment/toplevel.cpp:117 on array 'moves.node.y.V', assessment/toplevel.cpp:125 [421]  (2.32 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln146', assessment/toplevel.cpp:146) [428]  (2.43 ns)

 <State 63>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln146', assessment/toplevel.cpp:146) [432]  (0.692 ns)
	'icmp' operation ('icmp_ln878_16') [438]  (1.88 ns)
	'and' operation ('and_ln150_1', assessment/toplevel.cpp:150) [440]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:146) with incoming values : ('zext_ln117', assessment/toplevel.cpp:117) ('zext_ln117_1', assessment/toplevel.cpp:117) ('zext_ln117_2', assessment/toplevel.cpp:117) ('zext_ln117_3', assessment/toplevel.cpp:117) ('zext_ln117_4', assessment/toplevel.cpp:117) ('zext_ln117_5', assessment/toplevel.cpp:117) ('zext_ln117_6', assessment/toplevel.cpp:117) ('zext_ln117_7', assessment/toplevel.cpp:117) ('trunc_ln117', assessment/toplevel.cpp:117) ('trunc_ln117_1', assessment/toplevel.cpp:117) ('trunc_ln117_2', assessment/toplevel.cpp:117) ('trunc_ln117_3', assessment/toplevel.cpp:117) ('trunc_ln117_4', assessment/toplevel.cpp:117) ('trunc_ln117_5', assessment/toplevel.cpp:117) ('trunc_ln117_6', assessment/toplevel.cpp:117) ('trunc_ln146', assessment/toplevel.cpp:146) [1171]  (2.75 ns)

 <State 64>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_16', assessment/toplevel.cpp:115) on array 'open_set_heap_g_score_V' [459]  (2.32 ns)
	'store' operation ('store_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_g_score_V_load_16', assessment/toplevel.cpp:115 on array 'moves.node.g_score.V', assessment/toplevel.cpp:125 [460]  (2.32 ns)

 <State 65>: 4.06ns
The critical path consists of the following:
	'add' operation ('add_ln142_1', assessment/toplevel.cpp:142) [478]  (1.74 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_4', assessment/toplevel.cpp:147) [487]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_10', assessment/toplevel.cpp:147) on array 'open_set_heap_f_score_V' [488]  (2.32 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln146_1', assessment/toplevel.cpp:146) [480]  (2.43 ns)

 <State 67>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln146_1', assessment/toplevel.cpp:146) [484]  (0.692 ns)
	'icmp' operation ('icmp_ln878_19') [490]  (1.88 ns)
	'and' operation ('and_ln150_2', assessment/toplevel.cpp:150) [492]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:146) with incoming values : ('zext_ln117', assessment/toplevel.cpp:117) ('zext_ln117_1', assessment/toplevel.cpp:117) ('zext_ln117_2', assessment/toplevel.cpp:117) ('zext_ln117_3', assessment/toplevel.cpp:117) ('zext_ln117_4', assessment/toplevel.cpp:117) ('zext_ln117_5', assessment/toplevel.cpp:117) ('zext_ln117_6', assessment/toplevel.cpp:117) ('zext_ln117_7', assessment/toplevel.cpp:117) ('trunc_ln117', assessment/toplevel.cpp:117) ('trunc_ln117_1', assessment/toplevel.cpp:117) ('trunc_ln117_2', assessment/toplevel.cpp:117) ('trunc_ln117_3', assessment/toplevel.cpp:117) ('trunc_ln117_4', assessment/toplevel.cpp:117) ('trunc_ln117_5', assessment/toplevel.cpp:117) ('trunc_ln117_6', assessment/toplevel.cpp:117) ('trunc_ln146', assessment/toplevel.cpp:146) [1171]  (2.75 ns)

 <State 68>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_18', assessment/toplevel.cpp:115) on array 'open_set_heap_g_score_V' [500]  (2.32 ns)
	'store' operation ('store_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_g_score_V_load_18', assessment/toplevel.cpp:115 on array 'moves.node.g_score.V', assessment/toplevel.cpp:125 [501]  (2.32 ns)

 <State 69>: 2.32ns
The critical path consists of the following:
	'phi' operation ('storemerge7_2', assessment/toplevel.cpp:117) with incoming values : ('open_set_heap_y_V_load_19', assessment/toplevel.cpp:117) ('open_set_heap_y_V_load_18', assessment/toplevel.cpp:117) [520]  (0 ns)
	'store' operation ('store_ln117', assessment/toplevel.cpp:117) of variable 'storemerge7_2', assessment/toplevel.cpp:117 on array 'moves.node.y.V', assessment/toplevel.cpp:125 [523]  (2.32 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln146_2', assessment/toplevel.cpp:146) [530]  (2.43 ns)

 <State 71>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln146_2', assessment/toplevel.cpp:146) [534]  (0.692 ns)
	'icmp' operation ('icmp_ln878_22') [540]  (1.88 ns)
	'and' operation ('and_ln150_3', assessment/toplevel.cpp:150) [542]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:146) with incoming values : ('zext_ln117', assessment/toplevel.cpp:117) ('zext_ln117_1', assessment/toplevel.cpp:117) ('zext_ln117_2', assessment/toplevel.cpp:117) ('zext_ln117_3', assessment/toplevel.cpp:117) ('zext_ln117_4', assessment/toplevel.cpp:117) ('zext_ln117_5', assessment/toplevel.cpp:117) ('zext_ln117_6', assessment/toplevel.cpp:117) ('zext_ln117_7', assessment/toplevel.cpp:117) ('trunc_ln117', assessment/toplevel.cpp:117) ('trunc_ln117_1', assessment/toplevel.cpp:117) ('trunc_ln117_2', assessment/toplevel.cpp:117) ('trunc_ln117_3', assessment/toplevel.cpp:117) ('trunc_ln117_4', assessment/toplevel.cpp:117) ('trunc_ln117_5', assessment/toplevel.cpp:117) ('trunc_ln117_6', assessment/toplevel.cpp:117) ('trunc_ln146', assessment/toplevel.cpp:146) [1171]  (2.75 ns)

 <State 72>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_3', assessment/toplevel.cpp:115) on array 'open_set_heap_g_score_V' [561]  (2.32 ns)
	'store' operation ('store_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_g_score_V_load_3', assessment/toplevel.cpp:115 on array 'moves.node.g_score.V', assessment/toplevel.cpp:125 [562]  (2.32 ns)

 <State 73>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln142_3', assessment/toplevel.cpp:142) [580]  (1.87 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_22', assessment/toplevel.cpp:147) [589]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_14', assessment/toplevel.cpp:147) on array 'open_set_heap_f_score_V' [590]  (2.32 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln146_3', assessment/toplevel.cpp:146) [582]  (2.43 ns)

 <State 75>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln146_3', assessment/toplevel.cpp:146) [586]  (0.692 ns)
	'icmp' operation ('icmp_ln878_25') [592]  (1.88 ns)
	'and' operation ('and_ln150_4', assessment/toplevel.cpp:150) [594]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:146) with incoming values : ('zext_ln117', assessment/toplevel.cpp:117) ('zext_ln117_1', assessment/toplevel.cpp:117) ('zext_ln117_2', assessment/toplevel.cpp:117) ('zext_ln117_3', assessment/toplevel.cpp:117) ('zext_ln117_4', assessment/toplevel.cpp:117) ('zext_ln117_5', assessment/toplevel.cpp:117) ('zext_ln117_6', assessment/toplevel.cpp:117) ('zext_ln117_7', assessment/toplevel.cpp:117) ('trunc_ln117', assessment/toplevel.cpp:117) ('trunc_ln117_1', assessment/toplevel.cpp:117) ('trunc_ln117_2', assessment/toplevel.cpp:117) ('trunc_ln117_3', assessment/toplevel.cpp:117) ('trunc_ln117_4', assessment/toplevel.cpp:117) ('trunc_ln117_5', assessment/toplevel.cpp:117) ('trunc_ln117_6', assessment/toplevel.cpp:117) ('trunc_ln146', assessment/toplevel.cpp:146) [1171]  (2.75 ns)

 <State 76>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_4', assessment/toplevel.cpp:115) on array 'open_set_heap_g_score_V' [613]  (2.32 ns)
	'store' operation ('store_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_g_score_V_load_4', assessment/toplevel.cpp:115 on array 'moves.node.g_score.V', assessment/toplevel.cpp:125 [614]  (2.32 ns)

 <State 77>: 4.14ns
The critical path consists of the following:
	'add' operation ('add_ln142_4', assessment/toplevel.cpp:142) [630]  (1.82 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_24', assessment/toplevel.cpp:147) [639]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_16', assessment/toplevel.cpp:147) on array 'open_set_heap_f_score_V' [640]  (2.32 ns)

 <State 78>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln146_4', assessment/toplevel.cpp:146) [632]  (2.43 ns)

 <State 79>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln146_4', assessment/toplevel.cpp:146) [636]  (0.692 ns)
	'icmp' operation ('icmp_ln878_28') [642]  (1.88 ns)
	'and' operation ('and_ln150_5', assessment/toplevel.cpp:150) [644]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:146) with incoming values : ('zext_ln117', assessment/toplevel.cpp:117) ('zext_ln117_1', assessment/toplevel.cpp:117) ('zext_ln117_2', assessment/toplevel.cpp:117) ('zext_ln117_3', assessment/toplevel.cpp:117) ('zext_ln117_4', assessment/toplevel.cpp:117) ('zext_ln117_5', assessment/toplevel.cpp:117) ('zext_ln117_6', assessment/toplevel.cpp:117) ('zext_ln117_7', assessment/toplevel.cpp:117) ('trunc_ln117', assessment/toplevel.cpp:117) ('trunc_ln117_1', assessment/toplevel.cpp:117) ('trunc_ln117_2', assessment/toplevel.cpp:117) ('trunc_ln117_3', assessment/toplevel.cpp:117) ('trunc_ln117_4', assessment/toplevel.cpp:117) ('trunc_ln117_5', assessment/toplevel.cpp:117) ('trunc_ln117_6', assessment/toplevel.cpp:117) ('trunc_ln146', assessment/toplevel.cpp:146) [1171]  (2.75 ns)

 <State 80>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_21', assessment/toplevel.cpp:115) on array 'open_set_heap_g_score_V' [652]  (2.32 ns)
	'store' operation ('store_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_g_score_V_load_21', assessment/toplevel.cpp:115 on array 'moves.node.g_score.V', assessment/toplevel.cpp:125 [653]  (2.32 ns)

 <State 81>: 4.05ns
The critical path consists of the following:
	'add' operation ('add_ln142_5', assessment/toplevel.cpp:142) [682]  (1.73 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_26', assessment/toplevel.cpp:147) [691]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_18', assessment/toplevel.cpp:147) on array 'open_set_heap_f_score_V' [692]  (2.32 ns)

 <State 82>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln146_5', assessment/toplevel.cpp:146) [684]  (2.43 ns)

 <State 83>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln146_5', assessment/toplevel.cpp:146) [688]  (0.692 ns)
	'icmp' operation ('icmp_ln878_31') [694]  (1.88 ns)
	'and' operation ('and_ln150_6', assessment/toplevel.cpp:150) [696]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:146) with incoming values : ('zext_ln117', assessment/toplevel.cpp:117) ('zext_ln117_1', assessment/toplevel.cpp:117) ('zext_ln117_2', assessment/toplevel.cpp:117) ('zext_ln117_3', assessment/toplevel.cpp:117) ('zext_ln117_4', assessment/toplevel.cpp:117) ('zext_ln117_5', assessment/toplevel.cpp:117) ('zext_ln117_6', assessment/toplevel.cpp:117) ('zext_ln117_7', assessment/toplevel.cpp:117) ('trunc_ln117', assessment/toplevel.cpp:117) ('trunc_ln117_1', assessment/toplevel.cpp:117) ('trunc_ln117_2', assessment/toplevel.cpp:117) ('trunc_ln117_3', assessment/toplevel.cpp:117) ('trunc_ln117_4', assessment/toplevel.cpp:117) ('trunc_ln117_5', assessment/toplevel.cpp:117) ('trunc_ln117_6', assessment/toplevel.cpp:117) ('trunc_ln146', assessment/toplevel.cpp:146) [1171]  (2.75 ns)

 <State 84>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_22', assessment/toplevel.cpp:115) on array 'open_set_heap_g_score_V' [704]  (2.32 ns)
	'store' operation ('store_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_g_score_V_load_22', assessment/toplevel.cpp:115 on array 'moves.node.g_score.V', assessment/toplevel.cpp:125 [705]  (2.32 ns)

 <State 85>: 2.32ns
The critical path consists of the following:
	'phi' operation ('storemerge7_6', assessment/toplevel.cpp:117) with incoming values : ('open_set_heap_y_V_load_26', assessment/toplevel.cpp:117) ('open_set_heap_y_V_load_6', assessment/toplevel.cpp:117) [724]  (0 ns)
	'store' operation ('store_ln117', assessment/toplevel.cpp:117) of variable 'storemerge7_6', assessment/toplevel.cpp:117 on array 'moves.node.y.V', assessment/toplevel.cpp:125 [727]  (2.32 ns)

 <State 86>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln146_6', assessment/toplevel.cpp:146) [734]  (2.43 ns)

 <State 87>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln146_6', assessment/toplevel.cpp:146) [738]  (0.692 ns)
	'icmp' operation ('icmp_ln878_7') [744]  (1.88 ns)
	'and' operation ('and_ln150_7', assessment/toplevel.cpp:150) [746]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:146) with incoming values : ('zext_ln117', assessment/toplevel.cpp:117) ('zext_ln117_1', assessment/toplevel.cpp:117) ('zext_ln117_2', assessment/toplevel.cpp:117) ('zext_ln117_3', assessment/toplevel.cpp:117) ('zext_ln117_4', assessment/toplevel.cpp:117) ('zext_ln117_5', assessment/toplevel.cpp:117) ('zext_ln117_6', assessment/toplevel.cpp:117) ('zext_ln117_7', assessment/toplevel.cpp:117) ('trunc_ln117', assessment/toplevel.cpp:117) ('trunc_ln117_1', assessment/toplevel.cpp:117) ('trunc_ln117_2', assessment/toplevel.cpp:117) ('trunc_ln117_3', assessment/toplevel.cpp:117) ('trunc_ln117_4', assessment/toplevel.cpp:117) ('trunc_ln117_5', assessment/toplevel.cpp:117) ('trunc_ln117_6', assessment/toplevel.cpp:117) ('trunc_ln146', assessment/toplevel.cpp:146) [1171]  (2.75 ns)

 <State 88>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_23', assessment/toplevel.cpp:115) on array 'open_set_heap_g_score_V' [754]  (2.32 ns)
	'store' operation ('store_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_g_score_V_load_23', assessment/toplevel.cpp:115 on array 'moves.node.g_score.V', assessment/toplevel.cpp:125 [755]  (2.32 ns)

 <State 89>: 4ns
The critical path consists of the following:
	'add' operation ('add_ln142_7', assessment/toplevel.cpp:142) [784]  (1.68 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_30', assessment/toplevel.cpp:147) [793]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_22', assessment/toplevel.cpp:147) on array 'open_set_heap_f_score_V' [794]  (2.32 ns)

 <State 90>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln146_7', assessment/toplevel.cpp:146) [786]  (2.43 ns)

 <State 91>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln146_7', assessment/toplevel.cpp:146) [790]  (0.692 ns)
	'icmp' operation ('icmp_ln878_8') [796]  (1.88 ns)
	'and' operation ('and_ln150_8', assessment/toplevel.cpp:150) [798]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:146) with incoming values : ('zext_ln117', assessment/toplevel.cpp:117) ('zext_ln117_1', assessment/toplevel.cpp:117) ('zext_ln117_2', assessment/toplevel.cpp:117) ('zext_ln117_3', assessment/toplevel.cpp:117) ('zext_ln117_4', assessment/toplevel.cpp:117) ('zext_ln117_5', assessment/toplevel.cpp:117) ('zext_ln117_6', assessment/toplevel.cpp:117) ('zext_ln117_7', assessment/toplevel.cpp:117) ('trunc_ln117', assessment/toplevel.cpp:117) ('trunc_ln117_1', assessment/toplevel.cpp:117) ('trunc_ln117_2', assessment/toplevel.cpp:117) ('trunc_ln117_3', assessment/toplevel.cpp:117) ('trunc_ln117_4', assessment/toplevel.cpp:117) ('trunc_ln117_5', assessment/toplevel.cpp:117) ('trunc_ln117_6', assessment/toplevel.cpp:117) ('trunc_ln146', assessment/toplevel.cpp:146) [1171]  (2.75 ns)

 <State 92>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_24', assessment/toplevel.cpp:115) on array 'open_set_heap_g_score_V' [806]  (2.32 ns)
	'store' operation ('store_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_g_score_V_load_24', assessment/toplevel.cpp:115 on array 'moves.node.g_score.V', assessment/toplevel.cpp:125 [807]  (2.32 ns)

 <State 93>: 2.32ns
The critical path consists of the following:
	'phi' operation ('storemerge7_8', assessment/toplevel.cpp:117) with incoming values : ('open_set_heap_y_V_load_28', assessment/toplevel.cpp:117) ('open_set_heap_y_V_load_8', assessment/toplevel.cpp:117) [826]  (0 ns)
	'store' operation ('store_ln117', assessment/toplevel.cpp:117) of variable 'storemerge7_8', assessment/toplevel.cpp:117 on array 'moves.node.y.V', assessment/toplevel.cpp:125 [829]  (2.32 ns)

 <State 94>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln146_8', assessment/toplevel.cpp:146) [836]  (2.43 ns)

 <State 95>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln146_8', assessment/toplevel.cpp:146) [840]  (0.692 ns)
	'icmp' operation ('icmp_ln878_9') [846]  (1.88 ns)
	'and' operation ('and_ln150_9', assessment/toplevel.cpp:150) [848]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:146) with incoming values : ('zext_ln117', assessment/toplevel.cpp:117) ('zext_ln117_1', assessment/toplevel.cpp:117) ('zext_ln117_2', assessment/toplevel.cpp:117) ('zext_ln117_3', assessment/toplevel.cpp:117) ('zext_ln117_4', assessment/toplevel.cpp:117) ('zext_ln117_5', assessment/toplevel.cpp:117) ('zext_ln117_6', assessment/toplevel.cpp:117) ('zext_ln117_7', assessment/toplevel.cpp:117) ('trunc_ln117', assessment/toplevel.cpp:117) ('trunc_ln117_1', assessment/toplevel.cpp:117) ('trunc_ln117_2', assessment/toplevel.cpp:117) ('trunc_ln117_3', assessment/toplevel.cpp:117) ('trunc_ln117_4', assessment/toplevel.cpp:117) ('trunc_ln117_5', assessment/toplevel.cpp:117) ('trunc_ln117_6', assessment/toplevel.cpp:117) ('trunc_ln146', assessment/toplevel.cpp:146) [1171]  (2.75 ns)

 <State 96>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_25', assessment/toplevel.cpp:115) on array 'open_set_heap_g_score_V' [856]  (2.32 ns)
	'store' operation ('store_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_g_score_V_load_25', assessment/toplevel.cpp:115 on array 'moves.node.g_score.V', assessment/toplevel.cpp:125 [857]  (2.32 ns)

 <State 97>: 2.32ns
The critical path consists of the following:
	'phi' operation ('storemerge7_9', assessment/toplevel.cpp:117) with incoming values : ('open_set_heap_y_V_load_29', assessment/toplevel.cpp:117) ('open_set_heap_y_V_load_9', assessment/toplevel.cpp:117) [876]  (0 ns)
	'store' operation ('store_ln117', assessment/toplevel.cpp:117) of variable 'storemerge7_9', assessment/toplevel.cpp:117 on array 'moves.node.y.V', assessment/toplevel.cpp:125 [879]  (2.32 ns)

 <State 98>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln146_9', assessment/toplevel.cpp:146) [884]  (2.43 ns)

 <State 99>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln146_9', assessment/toplevel.cpp:146) [888]  (0.692 ns)
	'icmp' operation ('icmp_ln878_10') [894]  (1.88 ns)
	'and' operation ('and_ln150_10', assessment/toplevel.cpp:150) [896]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:146) with incoming values : ('zext_ln117', assessment/toplevel.cpp:117) ('zext_ln117_1', assessment/toplevel.cpp:117) ('zext_ln117_2', assessment/toplevel.cpp:117) ('zext_ln117_3', assessment/toplevel.cpp:117) ('zext_ln117_4', assessment/toplevel.cpp:117) ('zext_ln117_5', assessment/toplevel.cpp:117) ('zext_ln117_6', assessment/toplevel.cpp:117) ('zext_ln117_7', assessment/toplevel.cpp:117) ('trunc_ln117', assessment/toplevel.cpp:117) ('trunc_ln117_1', assessment/toplevel.cpp:117) ('trunc_ln117_2', assessment/toplevel.cpp:117) ('trunc_ln117_3', assessment/toplevel.cpp:117) ('trunc_ln117_4', assessment/toplevel.cpp:117) ('trunc_ln117_5', assessment/toplevel.cpp:117) ('trunc_ln117_6', assessment/toplevel.cpp:117) ('trunc_ln146', assessment/toplevel.cpp:146) [1171]  (2.75 ns)

 <State 100>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_26', assessment/toplevel.cpp:115) on array 'open_set_heap_g_score_V' [904]  (2.32 ns)
	'store' operation ('store_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_g_score_V_load_26', assessment/toplevel.cpp:115 on array 'moves.node.g_score.V', assessment/toplevel.cpp:125 [905]  (2.32 ns)

 <State 101>: 4.4ns
The critical path consists of the following:
	'add' operation ('add_ln142_10', assessment/toplevel.cpp:142) [931]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_36', assessment/toplevel.cpp:147) [939]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_28', assessment/toplevel.cpp:147) on array 'open_set_heap_f_score_V' [940]  (2.32 ns)

 <State 102>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln146_10', assessment/toplevel.cpp:146) [932]  (2.43 ns)

 <State 103>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln146_10', assessment/toplevel.cpp:146) [936]  (0.692 ns)
	'icmp' operation ('icmp_ln878_11') [942]  (1.88 ns)
	'and' operation ('and_ln150_11', assessment/toplevel.cpp:150) [944]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:146) with incoming values : ('zext_ln117', assessment/toplevel.cpp:117) ('zext_ln117_1', assessment/toplevel.cpp:117) ('zext_ln117_2', assessment/toplevel.cpp:117) ('zext_ln117_3', assessment/toplevel.cpp:117) ('zext_ln117_4', assessment/toplevel.cpp:117) ('zext_ln117_5', assessment/toplevel.cpp:117) ('zext_ln117_6', assessment/toplevel.cpp:117) ('zext_ln117_7', assessment/toplevel.cpp:117) ('trunc_ln117', assessment/toplevel.cpp:117) ('trunc_ln117_1', assessment/toplevel.cpp:117) ('trunc_ln117_2', assessment/toplevel.cpp:117) ('trunc_ln117_3', assessment/toplevel.cpp:117) ('trunc_ln117_4', assessment/toplevel.cpp:117) ('trunc_ln117_5', assessment/toplevel.cpp:117) ('trunc_ln117_6', assessment/toplevel.cpp:117) ('trunc_ln146', assessment/toplevel.cpp:146) [1171]  (2.75 ns)

 <State 104>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_11', assessment/toplevel.cpp:115) on array 'open_set_heap_g_score_V' [963]  (2.32 ns)
	'store' operation ('store_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_g_score_V_load_11', assessment/toplevel.cpp:115 on array 'moves.node.g_score.V', assessment/toplevel.cpp:125 [964]  (2.32 ns)

 <State 105>: 2.32ns
The critical path consists of the following:
	'phi' operation ('storemerge7_11', assessment/toplevel.cpp:117) with incoming values : ('open_set_heap_y_V_load_31', assessment/toplevel.cpp:117) ('open_set_heap_y_V_load_11', assessment/toplevel.cpp:117) [972]  (0 ns)
	'store' operation ('store_ln117', assessment/toplevel.cpp:117) of variable 'storemerge7_11', assessment/toplevel.cpp:117 on array 'moves.node.y.V', assessment/toplevel.cpp:125 [975]  (2.32 ns)

 <State 106>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln146_11', assessment/toplevel.cpp:146) [980]  (2.43 ns)

 <State 107>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln146_11', assessment/toplevel.cpp:146) [984]  (0.692 ns)
	'icmp' operation ('icmp_ln878_12') [990]  (1.88 ns)
	'and' operation ('and_ln150_12', assessment/toplevel.cpp:150) [992]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:146) with incoming values : ('zext_ln117', assessment/toplevel.cpp:117) ('zext_ln117_1', assessment/toplevel.cpp:117) ('zext_ln117_2', assessment/toplevel.cpp:117) ('zext_ln117_3', assessment/toplevel.cpp:117) ('zext_ln117_4', assessment/toplevel.cpp:117) ('zext_ln117_5', assessment/toplevel.cpp:117) ('zext_ln117_6', assessment/toplevel.cpp:117) ('zext_ln117_7', assessment/toplevel.cpp:117) ('trunc_ln117', assessment/toplevel.cpp:117) ('trunc_ln117_1', assessment/toplevel.cpp:117) ('trunc_ln117_2', assessment/toplevel.cpp:117) ('trunc_ln117_3', assessment/toplevel.cpp:117) ('trunc_ln117_4', assessment/toplevel.cpp:117) ('trunc_ln117_5', assessment/toplevel.cpp:117) ('trunc_ln117_6', assessment/toplevel.cpp:117) ('trunc_ln146', assessment/toplevel.cpp:146) [1171]  (2.75 ns)

 <State 108>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_28', assessment/toplevel.cpp:115) on array 'open_set_heap_g_score_V' [1000]  (2.32 ns)
	'store' operation ('store_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_g_score_V_load_28', assessment/toplevel.cpp:115 on array 'moves.node.g_score.V', assessment/toplevel.cpp:125 [1001]  (2.32 ns)

 <State 109>: 2.32ns
The critical path consists of the following:
	'phi' operation ('storemerge7_12', assessment/toplevel.cpp:117) with incoming values : ('open_set_heap_y_V_load_32', assessment/toplevel.cpp:117) ('open_set_heap_y_V_load_12', assessment/toplevel.cpp:117) [1020]  (0 ns)
	'store' operation ('store_ln117', assessment/toplevel.cpp:117) of variable 'storemerge7_12', assessment/toplevel.cpp:117 on array 'moves.node.y.V', assessment/toplevel.cpp:125 [1023]  (2.32 ns)

 <State 110>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln146_12', assessment/toplevel.cpp:146) [1028]  (2.43 ns)

 <State 111>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln146_12', assessment/toplevel.cpp:146) [1032]  (0.692 ns)
	'icmp' operation ('icmp_ln878_13') [1038]  (1.88 ns)
	'and' operation ('and_ln150_13', assessment/toplevel.cpp:150) [1040]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:146) with incoming values : ('zext_ln117', assessment/toplevel.cpp:117) ('zext_ln117_1', assessment/toplevel.cpp:117) ('zext_ln117_2', assessment/toplevel.cpp:117) ('zext_ln117_3', assessment/toplevel.cpp:117) ('zext_ln117_4', assessment/toplevel.cpp:117) ('zext_ln117_5', assessment/toplevel.cpp:117) ('zext_ln117_6', assessment/toplevel.cpp:117) ('zext_ln117_7', assessment/toplevel.cpp:117) ('trunc_ln117', assessment/toplevel.cpp:117) ('trunc_ln117_1', assessment/toplevel.cpp:117) ('trunc_ln117_2', assessment/toplevel.cpp:117) ('trunc_ln117_3', assessment/toplevel.cpp:117) ('trunc_ln117_4', assessment/toplevel.cpp:117) ('trunc_ln117_5', assessment/toplevel.cpp:117) ('trunc_ln117_6', assessment/toplevel.cpp:117) ('trunc_ln146', assessment/toplevel.cpp:146) [1171]  (2.75 ns)

 <State 112>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_29', assessment/toplevel.cpp:115) on array 'open_set_heap_g_score_V' [1048]  (2.32 ns)
	'store' operation ('store_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_g_score_V_load_29', assessment/toplevel.cpp:115 on array 'moves.node.g_score.V', assessment/toplevel.cpp:125 [1049]  (2.32 ns)

 <State 113>: 2.32ns
The critical path consists of the following:
	'phi' operation ('storemerge7_13', assessment/toplevel.cpp:117) with incoming values : ('open_set_heap_y_V_load_33', assessment/toplevel.cpp:117) ('open_set_heap_y_V_load_13', assessment/toplevel.cpp:117) [1068]  (0 ns)
	'store' operation ('store_ln117', assessment/toplevel.cpp:117) of variable 'storemerge7_13', assessment/toplevel.cpp:117 on array 'moves.node.y.V', assessment/toplevel.cpp:125 [1071]  (2.32 ns)

 <State 114>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln146_13', assessment/toplevel.cpp:146) [1076]  (2.43 ns)

 <State 115>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln146_13', assessment/toplevel.cpp:146) [1080]  (0.692 ns)
	'icmp' operation ('icmp_ln878_14') [1086]  (1.88 ns)
	'and' operation ('and_ln150_14', assessment/toplevel.cpp:150) [1088]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:146) with incoming values : ('zext_ln117', assessment/toplevel.cpp:117) ('zext_ln117_1', assessment/toplevel.cpp:117) ('zext_ln117_2', assessment/toplevel.cpp:117) ('zext_ln117_3', assessment/toplevel.cpp:117) ('zext_ln117_4', assessment/toplevel.cpp:117) ('zext_ln117_5', assessment/toplevel.cpp:117) ('zext_ln117_6', assessment/toplevel.cpp:117) ('zext_ln117_7', assessment/toplevel.cpp:117) ('trunc_ln117', assessment/toplevel.cpp:117) ('trunc_ln117_1', assessment/toplevel.cpp:117) ('trunc_ln117_2', assessment/toplevel.cpp:117) ('trunc_ln117_3', assessment/toplevel.cpp:117) ('trunc_ln117_4', assessment/toplevel.cpp:117) ('trunc_ln117_5', assessment/toplevel.cpp:117) ('trunc_ln117_6', assessment/toplevel.cpp:117) ('trunc_ln146', assessment/toplevel.cpp:146) [1171]  (2.75 ns)

 <State 116>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_14', assessment/toplevel.cpp:115) on array 'open_set_heap_g_score_V' [1107]  (2.32 ns)
	'store' operation ('store_ln115', assessment/toplevel.cpp:115) of variable 'open_set_heap_g_score_V_load_14', assessment/toplevel.cpp:115 on array 'moves.node.g_score.V', assessment/toplevel.cpp:125 [1108]  (2.32 ns)

 <State 117>: 4.4ns
The critical path consists of the following:
	'add' operation ('add_ln142_14', assessment/toplevel.cpp:142) [1123]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_44', assessment/toplevel.cpp:147) [1131]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_36', assessment/toplevel.cpp:147) on array 'open_set_heap_f_score_V' [1132]  (2.32 ns)

 <State 118>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln146_14', assessment/toplevel.cpp:146) [1124]  (2.43 ns)

 <State 119>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln146_14', assessment/toplevel.cpp:146) [1128]  (0.692 ns)
	'icmp' operation ('icmp_ln878_15') [1134]  (1.88 ns)
	'and' operation ('and_ln150_15', assessment/toplevel.cpp:150) [1136]  (0.978 ns)
	multiplexor before 'phi' operation ('current24', assessment/toplevel.cpp:146) with incoming values : ('zext_ln117', assessment/toplevel.cpp:117) ('zext_ln117_1', assessment/toplevel.cpp:117) ('zext_ln117_2', assessment/toplevel.cpp:117) ('zext_ln117_3', assessment/toplevel.cpp:117) ('zext_ln117_4', assessment/toplevel.cpp:117) ('zext_ln117_5', assessment/toplevel.cpp:117) ('zext_ln117_6', assessment/toplevel.cpp:117) ('zext_ln117_7', assessment/toplevel.cpp:117) ('trunc_ln117', assessment/toplevel.cpp:117) ('trunc_ln117_1', assessment/toplevel.cpp:117) ('trunc_ln117_2', assessment/toplevel.cpp:117) ('trunc_ln117_3', assessment/toplevel.cpp:117) ('trunc_ln117_4', assessment/toplevel.cpp:117) ('trunc_ln117_5', assessment/toplevel.cpp:117) ('trunc_ln117_6', assessment/toplevel.cpp:117) ('trunc_ln146', assessment/toplevel.cpp:146) [1171]  (2.75 ns)

 <State 120>: 6.23ns
The critical path consists of the following:
	'load' operation ('open_set_heap_y_V_load_35', assessment/toplevel.cpp:117) on array 'open_set_heap_y_V' [1150]  (2.32 ns)
	multiplexor before 'phi' operation ('storemerge7_15', assessment/toplevel.cpp:117) with incoming values : ('open_set_heap_y_V_load_35', assessment/toplevel.cpp:117) ('open_set_heap_y_V_load_15', assessment/toplevel.cpp:117) [1164]  (1.59 ns)
	'phi' operation ('storemerge7_15', assessment/toplevel.cpp:117) with incoming values : ('open_set_heap_y_V_load_35', assessment/toplevel.cpp:117) ('open_set_heap_y_V_load_15', assessment/toplevel.cpp:117) [1164]  (0 ns)
	'store' operation ('store_ln117', assessment/toplevel.cpp:117) of variable 'storemerge7_15', assessment/toplevel.cpp:117 on array 'moves.node.y.V', assessment/toplevel.cpp:125 [1167]  (2.32 ns)

 <State 121>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:173) [1178]  (1.59 ns)

 <State 122>: 3.69ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln870') [1218]  (1.66 ns)
	'and' operation ('and_ln320', assessment/toplevel.cpp:320) [1220]  (0.978 ns)
	blocking operation 1.05 ns on control path)

 <State 123>: 4.64ns
The critical path consists of the following:
	'load' operation ('moves_target_load', assessment/toplevel.cpp:175) on array 'moves.target', assessment/toplevel.cpp:125 [1187]  (2.32 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_6', assessment/toplevel.cpp:114) [1190]  (0 ns)
	'store' operation ('store_ln114', assessment/toplevel.cpp:114) of variable 'moves_node_f_score_V_load', assessment/toplevel.cpp:114 on array 'open_set_heap_f_score_V' [1192]  (2.32 ns)

 <State 124>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[1223] ('mul_ln73', assessment/toplevel.cpp:73) [1223]  (2.15 ns)

 <State 125>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[1223] ('mul_ln73', assessment/toplevel.cpp:73) [1223]  (2.15 ns)

 <State 126>: 0ns
The critical path consists of the following:

 <State 127>: 5.39ns
The critical path consists of the following:
	'add' operation ('idx', assessment/toplevel.cpp:73) [1224]  (2.14 ns)
	'getelementptr' operation ('local_world_addr_2', assessment/toplevel.cpp:76) [1230]  (0 ns)
	'load' operation ('local_world_load', assessment/toplevel.cpp:76) on array 'local_world' [1231]  (3.25 ns)

 <State 128>: 5.92ns
The critical path consists of the following:
	'load' operation ('local_world_load', assessment/toplevel.cpp:76) on array 'local_world' [1231]  (3.25 ns)
	'or' operation ('or_ln76', assessment/toplevel.cpp:76) [1232]  (2.67 ns)

 <State 129>: 6.05ns
The critical path consists of the following:
	'add' operation ('n_y.V') [1239]  (1.82 ns)
	'icmp' operation ('icmp_ln882_1') [1243]  (1.66 ns)
	'xor' operation ('xor_ln882_1') [1244]  (0 ns)
	'or' operation ('or_ln344', assessment/toplevel.cpp:344) [1245]  (0.978 ns)
	multiplexor before 'phi' operation ('open_set_size_2', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1367]  (1.59 ns)

 <State 130>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[1249] ('mul_ln65', assessment/toplevel.cpp:65) [1248]  (1.05 ns)

 <State 131>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[1249] ('mul_ln65', assessment/toplevel.cpp:65) [1248]  (0 ns)
	'add' operation of DSP[1249] ('idx', assessment/toplevel.cpp:65) [1249]  (2.1 ns)

 <State 132>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[1249] ('idx', assessment/toplevel.cpp:65) [1249]  (2.1 ns)
	'getelementptr' operation ('local_world_addr_3', assessment/toplevel.cpp:68) [1254]  (0 ns)
	'load' operation ('local_world_load_1', assessment/toplevel.cpp:68) on array 'local_world' [1255]  (3.25 ns)

 <State 133>: 3.25ns
The critical path consists of the following:
	'load' operation ('local_world_load_1', assessment/toplevel.cpp:68) on array 'local_world' [1255]  (3.25 ns)

 <State 134>: 6.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln68', assessment/toplevel.cpp:68) [1256]  (4.42 ns)
	multiplexor before 'phi' operation ('open_set_size_2', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1367]  (1.59 ns)

 <State 135>: 6.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln101_4', assessment/toplevel.cpp:101) [1262]  (1.82 ns)
	'select' operation ('select_ln101_2', assessment/toplevel.cpp:101) [1264]  (0.687 ns)
	'add' operation ('n_f_score.V') [1273]  (3.76 ns)

 <State 136>: 4.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:278) [1285]  (0 ns)
	'icmp' operation ('icmp_ln278_1', assessment/toplevel.cpp:278) [1286]  (2.43 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('i', assessment/toplevel.cpp:278) [1305]  (1.59 ns)

 <State 137>: 3.98ns
The critical path consists of the following:
	'load' operation ('open_set_heap_x_V_load_2') on array 'open_set_heap_x_V' [1294]  (2.32 ns)
	'icmp' operation ('icmp_ln870_2') [1295]  (1.66 ns)

 <State 138>: 5.57ns
The critical path consists of the following:
	'load' operation ('open_set_heap_y_V_load_2') on array 'open_set_heap_y_V' [1299]  (2.32 ns)
	'icmp' operation ('icmp_ln870_3') [1300]  (1.66 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('i', assessment/toplevel.cpp:278) [1305]  (1.59 ns)

 <State 139>: 7.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('i', assessment/toplevel.cpp:278) [1305]  (0 ns)
	multiplexor before 'phi' operation ('existing_idx', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('i', assessment/toplevel.cpp:278) [1308]  (1.59 ns)
	'phi' operation ('existing_idx', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('i', assessment/toplevel.cpp:278) [1308]  (0 ns)
	'icmp' operation ('icmp_ln364', assessment/toplevel.cpp:364) [1309]  (2.43 ns)
	blocking operation 3.25 ns on control path)

 <State 140>: 2.32ns
The critical path consists of the following:
	'phi' operation ('open_set_size_1', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1340]  (0 ns)
	'icmp' operation ('icmp_ln251', assessment/toplevel.cpp:251) [1343]  (2.32 ns)

 <State 141>: 6.7ns
The critical path consists of the following:
	'add' operation ('add_ln252', assessment/toplevel.cpp:252) [1346]  (2.08 ns)
	'call' operation ('call_ln252', assessment/toplevel.cpp:252) to 'os_sift_up' [1347]  (4.63 ns)

 <State 142>: 7.21ns
The critical path consists of the following:
	'add' operation ('n_x.V') [1371]  (1.82 ns)
	'add' operation ('idx', assessment/toplevel.cpp:65) [1380]  (2.14 ns)
	'getelementptr' operation ('local_world_addr_4', assessment/toplevel.cpp:68) [1385]  (0 ns)
	'load' operation ('local_world_load_2', assessment/toplevel.cpp:68) on array 'local_world' [1386]  (3.25 ns)

 <State 143>: 6.52ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_2') on array 'open_set_heap_f_score_V' [1355]  (2.32 ns)
	'icmp' operation ('icmp_ln878_3') [1356]  (1.88 ns)
	blocking operation 2.32 ns on control path)

 <State 144>: 4.63ns
The critical path consists of the following:
	'call' operation ('call_ln374', assessment/toplevel.cpp:374) to 'os_sift_up' [1362]  (4.63 ns)

 <State 145>: 3.25ns
The critical path consists of the following:
	'load' operation ('local_world_load_2', assessment/toplevel.cpp:68) on array 'local_world' [1386]  (3.25 ns)

 <State 146>: 6.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln68_1', assessment/toplevel.cpp:68) [1387]  (4.42 ns)
	multiplexor before 'phi' operation ('open_set_size_5', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1502]  (1.59 ns)

 <State 147>: 6.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln101_8', assessment/toplevel.cpp:101) [1393]  (1.82 ns)
	'select' operation ('select_ln101_4', assessment/toplevel.cpp:101) [1395]  (0.687 ns)
	'add' operation ('n_f_score.V') [1404]  (3.76 ns)

 <State 148>: 4.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:278) [1416]  (0 ns)
	'icmp' operation ('icmp_ln278_3', assessment/toplevel.cpp:278) [1417]  (2.43 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('i', assessment/toplevel.cpp:278) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1436]  (1.59 ns)

 <State 149>: 3.98ns
The critical path consists of the following:
	'load' operation ('open_set_heap_x_V_load_3') on array 'open_set_heap_x_V' [1425]  (2.32 ns)
	'icmp' operation ('icmp_ln870_4') [1426]  (1.66 ns)

 <State 150>: 5.57ns
The critical path consists of the following:
	'load' operation ('open_set_heap_y_V_load_3') on array 'open_set_heap_y_V' [1430]  (2.32 ns)
	'icmp' operation ('icmp_ln870_5') [1431]  (1.66 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('i', assessment/toplevel.cpp:278) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1436]  (1.59 ns)

 <State 151>: 7.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('i', assessment/toplevel.cpp:278) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1436]  (0 ns)
	multiplexor before 'phi' operation ('existing_idx', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('i', assessment/toplevel.cpp:278) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1439]  (1.59 ns)
	'phi' operation ('existing_idx', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('i', assessment/toplevel.cpp:278) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1439]  (0 ns)
	'icmp' operation ('icmp_ln364_1', assessment/toplevel.cpp:364) [1440]  (2.43 ns)
	blocking operation 3.25 ns on control path)

 <State 152>: 2.32ns
The critical path consists of the following:
	'phi' operation ('open_set_size_4', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1473]  (0 ns)
	'icmp' operation ('icmp_ln251_1', assessment/toplevel.cpp:251) [1476]  (2.32 ns)

 <State 153>: 6.7ns
The critical path consists of the following:
	'add' operation ('add_ln252_1', assessment/toplevel.cpp:252) [1479]  (2.08 ns)
	'call' operation ('call_ln252', assessment/toplevel.cpp:252) to 'os_sift_up' [1480]  (4.63 ns)

 <State 154>: 6.05ns
The critical path consists of the following:
	'add' operation ('n_y.V') [1504]  (1.82 ns)
	'icmp' operation ('icmp_ln882_5') [1508]  (1.66 ns)
	'xor' operation ('xor_ln882_5') [1509]  (0 ns)
	'or' operation ('or_ln344_2', assessment/toplevel.cpp:344) [1510]  (0.978 ns)
	multiplexor before 'phi' operation ('open_set_size_7', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1636]  (1.59 ns)

 <State 155>: 6.52ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_3') on array 'open_set_heap_f_score_V' [1488]  (2.32 ns)
	'icmp' operation ('icmp_ln878_4') [1489]  (1.88 ns)
	blocking operation 2.32 ns on control path)

 <State 156>: 4.63ns
The critical path consists of the following:
	'call' operation ('call_ln374', assessment/toplevel.cpp:374) to 'os_sift_up' [1497]  (4.63 ns)

 <State 157>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[1514] ('mul_ln65_1', assessment/toplevel.cpp:65) [1513]  (1.05 ns)

 <State 158>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[1514] ('mul_ln65_1', assessment/toplevel.cpp:65) [1513]  (0 ns)
	'add' operation of DSP[1514] ('idx', assessment/toplevel.cpp:65) [1514]  (2.1 ns)

 <State 159>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[1514] ('idx', assessment/toplevel.cpp:65) [1514]  (2.1 ns)
	'getelementptr' operation ('local_world_addr_5', assessment/toplevel.cpp:68) [1519]  (0 ns)
	'load' operation ('local_world_load_3', assessment/toplevel.cpp:68) on array 'local_world' [1520]  (3.25 ns)

 <State 160>: 3.25ns
The critical path consists of the following:
	'load' operation ('local_world_load_3', assessment/toplevel.cpp:68) on array 'local_world' [1520]  (3.25 ns)

 <State 161>: 6.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln68_2', assessment/toplevel.cpp:68) [1521]  (4.42 ns)
	multiplexor before 'phi' operation ('open_set_size_7', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1636]  (1.59 ns)

 <State 162>: 6.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln101_12', assessment/toplevel.cpp:101) [1527]  (1.82 ns)
	'select' operation ('select_ln101_6', assessment/toplevel.cpp:101) [1529]  (0.687 ns)
	'add' operation ('n_f_score.V') [1538]  (3.76 ns)

 <State 163>: 4.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:278) [1550]  (0 ns)
	'icmp' operation ('icmp_ln278_5', assessment/toplevel.cpp:278) [1551]  (2.43 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('i', assessment/toplevel.cpp:278) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1570]  (1.59 ns)

 <State 164>: 3.98ns
The critical path consists of the following:
	'load' operation ('open_set_heap_x_V_load_4') on array 'open_set_heap_x_V' [1559]  (2.32 ns)
	'icmp' operation ('icmp_ln870_6') [1560]  (1.66 ns)

 <State 165>: 5.57ns
The critical path consists of the following:
	'load' operation ('open_set_heap_y_V_load_4') on array 'open_set_heap_y_V' [1564]  (2.32 ns)
	'icmp' operation ('icmp_ln870_7') [1565]  (1.66 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('i', assessment/toplevel.cpp:278) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1570]  (1.59 ns)

 <State 166>: 7.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('i', assessment/toplevel.cpp:278) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1570]  (0 ns)
	multiplexor before 'phi' operation ('existing_idx', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('i', assessment/toplevel.cpp:278) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1573]  (1.59 ns)
	'phi' operation ('existing_idx', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('i', assessment/toplevel.cpp:278) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1573]  (0 ns)
	'icmp' operation ('icmp_ln364_2', assessment/toplevel.cpp:364) [1574]  (2.43 ns)
	blocking operation 3.25 ns on control path)

 <State 167>: 2.32ns
The critical path consists of the following:
	'phi' operation ('open_set_size_6', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1607]  (0 ns)
	'icmp' operation ('icmp_ln251_2', assessment/toplevel.cpp:251) [1610]  (2.32 ns)

 <State 168>: 6.7ns
The critical path consists of the following:
	'add' operation ('add_ln252_2', assessment/toplevel.cpp:252) [1613]  (2.08 ns)
	'call' operation ('call_ln252', assessment/toplevel.cpp:252) to 'os_sift_up' [1614]  (4.63 ns)

 <State 169>: 7.21ns
The critical path consists of the following:
	'add' operation ('n_x.V') [1638]  (1.82 ns)
	'add' operation ('idx', assessment/toplevel.cpp:65) [1647]  (2.14 ns)
	'getelementptr' operation ('local_world_addr_6', assessment/toplevel.cpp:68) [1652]  (0 ns)
	'load' operation ('local_world_load_4', assessment/toplevel.cpp:68) on array 'local_world' [1653]  (3.25 ns)

 <State 170>: 6.52ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_4') on array 'open_set_heap_f_score_V' [1622]  (2.32 ns)
	'icmp' operation ('icmp_ln878_5') [1623]  (1.88 ns)
	blocking operation 2.32 ns on control path)

 <State 171>: 4.63ns
The critical path consists of the following:
	'call' operation ('call_ln374', assessment/toplevel.cpp:374) to 'os_sift_up' [1631]  (4.63 ns)

 <State 172>: 3.25ns
The critical path consists of the following:
	'load' operation ('local_world_load_4', assessment/toplevel.cpp:68) on array 'local_world' [1653]  (3.25 ns)

 <State 173>: 6.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln101_16', assessment/toplevel.cpp:101) [1660]  (1.82 ns)
	'select' operation ('select_ln101_8', assessment/toplevel.cpp:101) [1662]  (0.687 ns)
	'add' operation ('n_f_score.V') [1671]  (3.76 ns)

 <State 174>: 4.02ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln278_6', assessment/toplevel.cpp:278) [1678]  (2.43 ns)
	multiplexor before 'phi' operation ('existing_idx', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('i', assessment/toplevel.cpp:278) ('add_ln246_2', assessment/toplevel.cpp:246) [1706]  (1.59 ns)

 <State 175>: 4.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:278) [1683]  (0 ns)
	'icmp' operation ('icmp_ln278_7', assessment/toplevel.cpp:278) [1684]  (2.43 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('i', assessment/toplevel.cpp:278) ('add_ln246_2', assessment/toplevel.cpp:246) [1703]  (1.59 ns)

 <State 176>: 3.98ns
The critical path consists of the following:
	'load' operation ('open_set_heap_x_V_load_5') on array 'open_set_heap_x_V' [1692]  (2.32 ns)
	'icmp' operation ('icmp_ln870_8') [1693]  (1.66 ns)

 <State 177>: 5.57ns
The critical path consists of the following:
	'load' operation ('open_set_heap_y_V_load_5') on array 'open_set_heap_y_V' [1697]  (2.32 ns)
	'icmp' operation ('icmp_ln870_9') [1698]  (1.66 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('i', assessment/toplevel.cpp:278) ('add_ln246_2', assessment/toplevel.cpp:246) [1703]  (1.59 ns)

 <State 178>: 7.27ns
The critical path consists of the following:
	'add' operation ('add_ln246_2', assessment/toplevel.cpp:246) [1724]  (2.08 ns)
	multiplexor before 'phi' operation ('open_set_size_8', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1739]  (1.59 ns)
	'phi' operation ('open_set_size_8', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1739]  (0 ns)
	'icmp' operation ('icmp_ln251_3', assessment/toplevel.cpp:251) [1742]  (2.32 ns)
	blocking operation 1.29 ns on control path)

 <State 179>: 6.7ns
The critical path consists of the following:
	'add' operation ('add_ln252_3', assessment/toplevel.cpp:252) [1745]  (2.08 ns)
	'call' operation ('call_ln252', assessment/toplevel.cpp:252) to 'os_sift_up' [1746]  (4.63 ns)

 <State 180>: 4.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln393_3', assessment/toplevel.cpp:393) [1749]  (2.47 ns)
	multiplexor before 'phi' operation ('open_set_size_9', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1771]  (1.83 ns)

 <State 181>: 4.26ns
The critical path consists of the following:
	'phi' operation ('p_ph') [1752]  (0 ns)
	multiplexor before 'phi' operation ('empty_39', assessment/toplevel.cpp:409) with incoming values : ('select_ln409', assessment/toplevel.cpp:409) [1851]  (1.71 ns)
	'phi' operation ('empty_39', assessment/toplevel.cpp:409) with incoming values : ('select_ln409', assessment/toplevel.cpp:409) [1851]  (0 ns)
	'add' operation ('add_ln479', assessment/toplevel.cpp:479) [1853]  (2.55 ns)

 <State 182>: 6.52ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_5') on array 'open_set_heap_f_score_V' [1757]  (2.32 ns)
	'icmp' operation ('icmp_ln878_6') [1758]  (1.88 ns)
	blocking operation 2.32 ns on control path)

 <State 183>: 4.63ns
The critical path consists of the following:
	'call' operation ('call_ln374', assessment/toplevel.cpp:374) to 'os_sift_up' [1766]  (4.63 ns)

 <State 184>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('open_set_size_9', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1771]  (1.59 ns)

 <State 185>: 0ns
The critical path consists of the following:

 <State 186>: 5.61ns
The critical path consists of the following:
	'add' operation ('total_length', assessment/toplevel.cpp:476) [1779]  (2.2 ns)
	'icmp' operation ('icmp_ln484', assessment/toplevel.cpp:484) [1784]  (2.44 ns)
	blocking operation 0.978 ns on control path)

 <State 187>: 2.32ns
The critical path consists of the following:
	'load' operation ('current.x.V', assessment/toplevel.cpp:485) on array 'waypoints_x_V' [1787]  (2.32 ns)

 <State 188>: 5.33ns
The critical path consists of the following:
	'phi' operation ('i', assessment/toplevel.cpp:486) with incoming values : ('add_ln486_1', assessment/toplevel.cpp:486) [1793]  (0 ns)
	'sub' operation ('node_index', assessment/toplevel.cpp:488) [1804]  (1.81 ns)
	'add' operation ('add_ln490', assessment/toplevel.cpp:490) [1810]  (3.52 ns)

 <State 189>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:490) [1814]  (7.3 ns)

 <State 190>: 7.3ns
The critical path consists of the following:
	bus write on port 'MAXI' (assessment/toplevel.cpp:490) [1815]  (7.3 ns)

 <State 191>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:490) [1816]  (7.3 ns)

 <State 192>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:490) [1816]  (7.3 ns)

 <State 193>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:490) [1816]  (7.3 ns)

 <State 194>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:490) [1816]  (7.3 ns)

 <State 195>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:490) [1816]  (7.3 ns)

 <State 196>: 2.43ns
The critical path consists of the following:
	'phi' operation ('open_set_size_3', assessment/toplevel.cpp:262) with incoming values : ('add_ln262', assessment/toplevel.cpp:262) ('add_ln246', assessment/toplevel.cpp:246) ('add_ln246_1', assessment/toplevel.cpp:246) ('add_ln246_2', assessment/toplevel.cpp:246) [1845]  (0 ns)
	'icmp' operation ('icmp_ln409', assessment/toplevel.cpp:409) [1846]  (2.43 ns)

 <State 197>: 0ns
The critical path consists of the following:

 <State 198>: 0ns
The critical path consists of the following:

 <State 199>: 0ns
The critical path consists of the following:

 <State 200>: 0ns
The critical path consists of the following:

 <State 201>: 0ns
The critical path consists of the following:

 <State 202>: 0ns
The critical path consists of the following:

 <State 203>: 0ns
The critical path consists of the following:

 <State 204>: 0ns
The critical path consists of the following:

 <State 205>: 0ns
The critical path consists of the following:

 <State 206>: 0ns
The critical path consists of the following:

 <State 207>: 0ns
The critical path consists of the following:

 <State 208>: 0ns
The critical path consists of the following:

 <State 209>: 0ns
The critical path consists of the following:

 <State 210>: 0ns
The critical path consists of the following:

 <State 211>: 0ns
The critical path consists of the following:

 <State 212>: 0ns
The critical path consists of the following:

 <State 213>: 0ns
The critical path consists of the following:

 <State 214>: 0ns
The critical path consists of the following:

 <State 215>: 0ns
The critical path consists of the following:

 <State 216>: 0ns
The critical path consists of the following:

 <State 217>: 0ns
The critical path consists of the following:

 <State 218>: 0ns
The critical path consists of the following:

 <State 219>: 0ns
The critical path consists of the following:

 <State 220>: 0ns
The critical path consists of the following:

 <State 221>: 0ns
The critical path consists of the following:

 <State 222>: 0ns
The critical path consists of the following:

 <State 223>: 0ns
The critical path consists of the following:

 <State 224>: 0ns
The critical path consists of the following:

 <State 225>: 0ns
The critical path consists of the following:

 <State 226>: 0ns
The critical path consists of the following:

 <State 227>: 0ns
The critical path consists of the following:

 <State 228>: 0ns
The critical path consists of the following:

 <State 229>: 0ns
The critical path consists of the following:

 <State 230>: 1.71ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('total_length') with incoming values : ('total_length', assessment/toplevel.cpp:476) [1850]  (1.71 ns)

 <State 231>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:498) [1865]  (7.3 ns)

 <State 232>: 7.3ns
The critical path consists of the following:
	bus write on port 'MAXI' (assessment/toplevel.cpp:498) [1866]  (7.3 ns)

 <State 233>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:498) [1867]  (7.3 ns)

 <State 234>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:498) [1867]  (7.3 ns)

 <State 235>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:498) [1867]  (7.3 ns)

 <State 236>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:498) [1867]  (7.3 ns)

 <State 237>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:498) [1867]  (7.3 ns)

 <State 238>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:441) [1878]  (7.3 ns)

 <State 239>: 7.3ns
The critical path consists of the following:
	bus write on port 'MAXI' (assessment/toplevel.cpp:441) [1879]  (7.3 ns)

 <State 240>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:441) [1880]  (7.3 ns)

 <State 241>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:441) [1880]  (7.3 ns)

 <State 242>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:441) [1880]  (7.3 ns)

 <State 243>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:441) [1880]  (7.3 ns)

 <State 244>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:441) [1880]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
