<root><simulation><result_generated_time />2023-05-13 00:59:01<layer><layer_spec />{'B': 1, 'K': 384, 'C': 64, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4816896<total_data_size_element />{'W': 24576, 'I': 12544, 'O': 75264}<total_data_reuse />{'W': 196, 'I': 384.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_4', 'K_8']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [512, 1, 1], 'I': [512, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('C', 16), ('K', 2)], [('C', 16)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 16), ('OY', 2)]], [], []]<O />[[[('C', 16)], [('C', 16)]], [[('K', 2)], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 16), ('OX', 14), ('OY', 7)], [('K', 6)], []]<I />[[('K', 2), ('K', 16), ('OX', 14)], [('OY', 7), ('K', 6)], []]<O />[[('K', 2), ('K', 16)], [('OX', 14), ('OY', 7), ('K', 6)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [2.0, 98, 1, 1], 'I': [2.0, 32.0, 6.0, 1.0], 'O': [256.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 786432, 786432], 'I': [112, 401408, 401408], 'O': [256, 602112, 602112], 'O_partial': [0, 0, 0], 'O_final': [256, 602112, 602112]}<actual_mem_utilization_individual />{'W': [0.5, 0.02, 0.0], 'I': [0.22, 0.01, 0.0], 'O': [0.5, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.05, 0.0], 'I': [0.22, 0.05, 0.0], 'O': [0.5, 0.05, 0.0]}<effective_mem_size_bit />{'W': [256, 131072, 786432], 'I': [112, 401408, 401408], 'O': [128, 43008, 602112], 'O_partial': [0, 0, 0], 'O_final': [128, 43008, 602112]}<total_unit_count />{'W': [1024, 512, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 4, 1, 1]}<unique_unit_count />{'W': [512, 512, 1, 1], 'I': [512, 512, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [256.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2408448, 24576], [24576, 24576], [24576, 0]]<I />[[75264, 75264], [75264, 12544], [12544, 0]]<O />[[(0, 75264), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 75264), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[301056, 3072], [384, 384], [96, 0]]<I />[[9408, 9408], [1176, 196], [49, 0]]<O />[[(0, 9408), (9408, 0)], [(0, 1176), (1176, 0)], [(0, 294), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 9408], [9408, 0]), ([0, 1176], [1176, 0]), ([0, 294], [0, 0])]</mem_access_count_word><mac_count><active />4816896<idle />0</mac_count></basic_info><energy><total_energy />10530886.0<mem_energy_breakdown><W />[102.3, 76.1, 127.9]<I />[6.6, 142.0, 65.3]<O />[6.6, 233.1, 391.6]</mem_energy_breakdown><MAC_energy><active_MAC />10529734.7<idle_MAC />0.0<total />10529734.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8855<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8855<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />21248<latency_cycle_without_data_loading />18816<ideal_computing_cycle />18816<data_loading><load_cycle_total />2432<load_cycle_individual />{'W': [256, 1536, 0], 'I': [112, 784, 0]}<load_cycle_combined />{'W': 1536, 'I': 784}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-18815], [-15660, -14400], [-18816, -18816]], 'I': [[-18815], [-18286, -13776], [-18816, -18816]], 'O': [[-18816], [-16464, -17640], [-17640, -18522]]}<mem_stall_cycle_shared />{'W': [[-18815], [-15660, 0], [0, 0]], 'I': [[-18815], [-18286, 0], [0, 0]], 'O': [[-18816], [-16464, -17640], [-17640, -18522]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 786432, 786432], 'I': [112, 401408, 401408], 'O': [256, 602112, 602112], 'O_partial': [0, 0, 0], 'O_final': [256, 602112, 602112]}<data_size_each_level_total />{'W': [131072, 786432, 786432], 'I': [57344, 401408, 401408], 'O': [1024, 602112, 602112]}<loop_cycles_each_level />{'W': [3136, 18816, 18816], 'I': [448, 18816, 18816], 'O': [32, 18816, 18816]}<top_ir_loop_size />{'W': [98, 1, 1], 'I': [1, 6, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [41.8, 41.8], [41.8, 41.8]], 'I': [[8.0, 0.2], [128.0, 21.3], [21.3, 21.3]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [4096.0, 41.8], [41.8, 41.8]], 'I': [[8.0, 0.2], [128.0, 128.0], [128.0, 21.3]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [41.8, 41.8], [41.8, 0]], 'I': [[8.0, 0.2], [128.0, 21.3], [21.3, 0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [201.8, 95.1], [63.1, 32.0]], 'I': [[8.0, 0.2], [201.8, 95.1], [63.1, 32.0]], 'O': [[8.0, 8.0], [201.8, 95.1], [63.1, 32.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 18816], [3136, 3136, 6], [18816, 18816, 1]], 'I': [[1, 1, 18816], [448, 448, 42], [18816, 18816, 1]], 'O': [[1, 1, 18816], [32, 32, 588], [18816, 18816, 1]]}<trans_time_real />{'W': [[0, 1, 18816], [[4, 3136, 6], [256, 3136, 6]], [[1536, 18816, 1], [384, 18816, 1]]], 'I': [[0, 1, 18816], [[2, 448, 42], [112, 448, 42]], [[784, 18816, 1], [196, 18816, 1]]], 'O': [[0, 1, 18816], [[4, 32, 588], [2, 32, 588]], [[1176, 18816, 1], [294, 18816, 1]]]}<single_stall_cycle />{'W': [[-1], [-3132, -2880], [-17280, -18432]], 'I': [[-1], [-446, -336], [-18032, -18620]], 'O': [[-1], [-28, -30], [-17640, -18522]]}<single_stall_count />{'W': [18815, 5, 0], 'I': [18815, 41, 0], 'O': [18816, 588, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1176, 0]}, 1: {'W': [1280, 0], 'I': [4592, 0], 'O': [2352, 1176]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-18816, -18816], [-17640, -18816]], 1: [[-12944, -18816], [-16464, -17640]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.0<mem_area />121.0<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>