
BLUETOOTH_P2P_SERVER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000047b8  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004047b8  004047b8  000147b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20400000  004047c0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0003ab10  204009d8  00405198  000209d8  2**2
                  ALLOC
  4 .stack        00002000  2043b4e8  0043fca8  000209d8  2**0
                  ALLOC
  5 .heap         00000200  2043d4e8  00441ca8  000209d8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001b78a  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003a96  00000000  00000000  0003c1e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ca8  00000000  00000000  0003fc7f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000212f8  00000000  00000000  00040927  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000ebd1  00000000  00000000  00061c1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008d040  00000000  00000000  000707f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00005d03  00000000  00000000  000fd830  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000cb8  00000000  00000000  00103533  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000027ec  00000000  00000000  001041ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e8 d4 43 20 89 0e 40 00 85 0e 40 00 85 0e 40 00     ..C ..@...@...@.
  400010:	85 0e 40 00 85 0e 40 00 85 0e 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	85 0e 40 00 85 0e 40 00 00 00 00 00 85 0e 40 00     ..@...@.......@.
  40003c:	c1 11 40 00 85 0e 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  40004c:	85 0e 40 00 85 0e 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  40005c:	85 0e 40 00 85 0e 40 00 00 00 00 00 ad 0c 40 00     ..@...@.......@.
  40006c:	c1 0c 40 00 d5 0c 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  40007c:	85 0e 40 00 e9 0c 40 00 fd 0c 40 00 85 0e 40 00     ..@...@...@...@.
  40008c:	85 0e 40 00 85 0e 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  40009c:	d1 11 40 00 85 0e 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  4000ac:	85 0e 40 00 85 0e 40 00 89 05 40 00 85 0e 40 00     ..@...@...@...@.
  4000bc:	85 0e 40 00 85 0e 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  4000cc:	85 0e 40 00 00 00 00 00 85 0e 40 00 00 00 00 00     ..@.......@.....
  4000dc:	85 0e 40 00 9d 05 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  4000ec:	85 0e 40 00 85 0e 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  4000fc:	85 0e 40 00 85 0e 40 00 85 0e 40 00 85 0e 40 00     ..@...@...@...@.
  40010c:	85 0e 40 00 85 0e 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 85 0e 40 00 85 0e 40 00 85 0e 40 00     ......@...@...@.
  40012c:	85 0e 40 00 85 0e 40 00 00 00 00 00 85 0e 40 00     ..@...@.......@.
  40013c:	85 0e 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d8 	.word	0x204009d8
  40015c:	00000000 	.word	0x00000000
  400160:	004047c0 	.word	0x004047c0

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004047c0 	.word	0x004047c0
  4001a0:	204009dc 	.word	0x204009dc
  4001a4:	004047c0 	.word	0x004047c0
  4001a8:	00000000 	.word	0x00000000

004001ac <ppbuf_insert_active>:

int ppbuf_insert_active(ppbuf_t *p, void *data, int size){
	int ret = 0;
	unsigned char *ptr;

	if(p == NULL || data == NULL || size == 0) {
  4001ac:	2a00      	cmp	r2, #0
  4001ae:	bf18      	it	ne
  4001b0:	2900      	cmpne	r1, #0
  4001b2:	d023      	beq.n	4001fc <ppbuf_insert_active+0x50>
int ppbuf_insert_active(ppbuf_t *p, void *data, int size){
  4001b4:	b570      	push	{r4, r5, r6, lr}
  4001b6:	460b      	mov	r3, r1
  4001b8:	4615      	mov	r5, r2
	if(p == NULL || data == NULL || size == 0) {
  4001ba:	b1c8      	cbz	r0, 4001f0 <ppbuf_insert_active+0x44>
		/* check your parameters */
		ret = -1;
	} else {
		if(size > (p->buffer_size - p->put_index)) {
  4001bc:	6886      	ldr	r6, [r0, #8]
  4001be:	68c2      	ldr	r2, [r0, #12]
  4001c0:	1ab1      	subs	r1, r6, r2
  4001c2:	428d      	cmp	r5, r1
  4001c4:	dc17      	bgt.n	4001f6 <ppbuf_insert_active+0x4a>
  4001c6:	4619      	mov	r1, r3
  4001c8:	4604      	mov	r4, r0
			/* not enough room for new samples */
			ret = -1;
		} else {
			/* take the current position */
			int mem_position = ((p->ping) * p->buffer_size) + p->put_index;
  4001ca:	7903      	ldrb	r3, [r0, #4]
  4001cc:	fb06 2303 	mla	r3, r6, r3, r2
			ptr = (unsigned char *)p->buffer_data; //uint8_t

			/* copy the contents */
			memcpy(&ptr[mem_position], data, size);
  4001d0:	6800      	ldr	r0, [r0, #0]
  4001d2:	462a      	mov	r2, r5
  4001d4:	4418      	add	r0, r3
  4001d6:	4b0b      	ldr	r3, [pc, #44]	; (400204 <ppbuf_insert_active+0x58>)
  4001d8:	4798      	blx	r3

			/* update put index */
			p->put_index += size;
  4001da:	68e2      	ldr	r2, [r4, #12]
  4001dc:	442a      	add	r2, r5
  4001de:	60e2      	str	r2, [r4, #12]
			p->full_signal = (p->put_index >= p->buffer_size?true:false);
  4001e0:	68a3      	ldr	r3, [r4, #8]
  4001e2:	429a      	cmp	r2, r3
  4001e4:	bfb4      	ite	lt
  4001e6:	2200      	movlt	r2, #0
  4001e8:	2201      	movge	r2, #1
  4001ea:	7522      	strb	r2, [r4, #20]

			/* swap will only generated when ppbuf_get_full_signal is called */
			ret = 0;
  4001ec:	2000      	movs	r0, #0
  4001ee:	bd70      	pop	{r4, r5, r6, pc}
		ret = -1;
  4001f0:	f04f 30ff 	mov.w	r0, #4294967295
  4001f4:	bd70      	pop	{r4, r5, r6, pc}
			ret = -1;
  4001f6:	f04f 30ff 	mov.w	r0, #4294967295
		}
	}
	return(ret);
}
  4001fa:	bd70      	pop	{r4, r5, r6, pc}
		ret = -1;
  4001fc:	f04f 30ff 	mov.w	r0, #4294967295
}
  400200:	4770      	bx	lr
  400202:	bf00      	nop
  400204:	004016ed 	.word	0x004016ed

00400208 <ppbuf_remove_inactive>:

int ppbuf_remove_inactive(ppbuf_t *p, void *data, int size){
	int ret = 0;
	unsigned char *ptr;

	if(p == NULL || data == NULL || size == 0) {
  400208:	2a00      	cmp	r2, #0
  40020a:	bf18      	it	ne
  40020c:	2900      	cmpne	r1, #0
  40020e:	d01d      	beq.n	40024c <ppbuf_remove_inactive+0x44>
int ppbuf_remove_inactive(ppbuf_t *p, void *data, int size){
  400210:	b570      	push	{r4, r5, r6, lr}
  400212:	460b      	mov	r3, r1
  400214:	4615      	mov	r5, r2
	if(p == NULL || data == NULL || size == 0) {
  400216:	b198      	cbz	r0, 400240 <ppbuf_remove_inactive+0x38>
		/* check your parameters */
		ret = -1;
	} else {
		if(size > (p->buffer_size - p->get_index)) {
  400218:	6886      	ldr	r6, [r0, #8]
  40021a:	6902      	ldr	r2, [r0, #16]
  40021c:	1ab1      	subs	r1, r6, r2
  40021e:	428d      	cmp	r5, r1
  400220:	dc11      	bgt.n	400246 <ppbuf_remove_inactive+0x3e>
  400222:	4604      	mov	r4, r0
			/* not enough data in sample buffer */
			ret = -1;
		} else {
			/* take the current position */
			int mem_position = ((p->pong) * p->buffer_size) + p->get_index;
  400224:	7941      	ldrb	r1, [r0, #5]
  400226:	fb06 2101 	mla	r1, r6, r1, r2
			ptr = (unsigned char *)p->buffer_data;

			/* copy the contents */
			memcpy(data,&ptr[mem_position], size);
  40022a:	6800      	ldr	r0, [r0, #0]
  40022c:	462a      	mov	r2, r5
  40022e:	4401      	add	r1, r0
  400230:	4618      	mov	r0, r3
  400232:	4b08      	ldr	r3, [pc, #32]	; (400254 <ppbuf_remove_inactive+0x4c>)
  400234:	4798      	blx	r3

			/* update put index */
			p->get_index += size;
  400236:	6923      	ldr	r3, [r4, #16]
  400238:	442b      	add	r3, r5
  40023a:	6123      	str	r3, [r4, #16]

			/* when buffer is empty we are not able to extract anymore data */
			ret = 0;
  40023c:	2000      	movs	r0, #0
  40023e:	bd70      	pop	{r4, r5, r6, pc}
		ret = -1;
  400240:	f04f 30ff 	mov.w	r0, #4294967295
  400244:	bd70      	pop	{r4, r5, r6, pc}
			ret = -1;
  400246:	f04f 30ff 	mov.w	r0, #4294967295
		}
	}
	return(ret);


}
  40024a:	bd70      	pop	{r4, r5, r6, pc}
		ret = -1;
  40024c:	f04f 30ff 	mov.w	r0, #4294967295
}
  400250:	4770      	bx	lr
  400252:	bf00      	nop
  400254:	004016ed 	.word	0x004016ed

00400258 <ppbuf_get_full_signal>:
	return(ret);
}

bool ppbuf_get_full_signal(ppbuf_t *p, bool consume) {
	/* take the last signaled full occurrence */
	bool ret = (p != NULL ? p->full_signal : false);
  400258:	b198      	cbz	r0, 400282 <ppbuf_get_full_signal+0x2a>
  40025a:	4603      	mov	r3, r0
  40025c:	7d00      	ldrb	r0, [r0, #20]
  40025e:	b178      	cbz	r0, 400280 <ppbuf_get_full_signal+0x28>

	if((consume != false) && (p != NULL) && (ret != false)) {
  400260:	b171      	cbz	r1, 400280 <ppbuf_get_full_signal+0x28>
bool ppbuf_get_full_signal(ppbuf_t *p, bool consume) {
  400262:	b410      	push	{r4}
		p->full_signal = false;
  400264:	2400      	movs	r4, #0
  400266:	751c      	strb	r4, [r3, #20]

		/* swap the buffer switches */
		p->ping = p->ping ^ p->pong;
  400268:	7958      	ldrb	r0, [r3, #5]
  40026a:	791a      	ldrb	r2, [r3, #4]
  40026c:	4042      	eors	r2, r0
		p->pong = p->pong ^ p->ping;
  40026e:	4050      	eors	r0, r2
  400270:	7158      	strb	r0, [r3, #5]
		p->ping = p->ping ^ p->pong;
  400272:	4042      	eors	r2, r0
  400274:	711a      	strb	r2, [r3, #4]

		/* resets the buffer position */
		p->get_index = 0;
  400276:	611c      	str	r4, [r3, #16]
		p->put_index = 0;
  400278:	60dc      	str	r4, [r3, #12]
	bool ret = (p != NULL ? p->full_signal : false);
  40027a:	4608      	mov	r0, r1
	}

	return(ret);
}
  40027c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400280:	4770      	bx	lr
  400282:	2000      	movs	r0, #0
  400284:	4770      	bx	lr
	...

00400288 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40028c:	b980      	cbnz	r0, 4002b0 <_read+0x28>
  40028e:	460c      	mov	r4, r1
  400290:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400292:	2a00      	cmp	r2, #0
  400294:	dd0f      	ble.n	4002b6 <_read+0x2e>
  400296:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400298:	4e08      	ldr	r6, [pc, #32]	; (4002bc <_read+0x34>)
  40029a:	4d09      	ldr	r5, [pc, #36]	; (4002c0 <_read+0x38>)
  40029c:	6830      	ldr	r0, [r6, #0]
  40029e:	4621      	mov	r1, r4
  4002a0:	682b      	ldr	r3, [r5, #0]
  4002a2:	4798      	blx	r3
		ptr++;
  4002a4:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4002a6:	42bc      	cmp	r4, r7
  4002a8:	d1f8      	bne.n	40029c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4002aa:	4640      	mov	r0, r8
  4002ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4002b0:	f04f 38ff 	mov.w	r8, #4294967295
  4002b4:	e7f9      	b.n	4002aa <_read+0x22>
	for (; len > 0; --len) {
  4002b6:	4680      	mov	r8, r0
  4002b8:	e7f7      	b.n	4002aa <_read+0x22>
  4002ba:	bf00      	nop
  4002bc:	2043b438 	.word	0x2043b438
  4002c0:	2043b430 	.word	0x2043b430

004002c4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4002c4:	3801      	subs	r0, #1
  4002c6:	2802      	cmp	r0, #2
  4002c8:	d815      	bhi.n	4002f6 <_write+0x32>
{
  4002ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4002ce:	460e      	mov	r6, r1
  4002d0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4002d2:	b19a      	cbz	r2, 4002fc <_write+0x38>
  4002d4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4002d6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400310 <_write+0x4c>
  4002da:	4f0c      	ldr	r7, [pc, #48]	; (40030c <_write+0x48>)
  4002dc:	f8d8 0000 	ldr.w	r0, [r8]
  4002e0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4002e4:	683b      	ldr	r3, [r7, #0]
  4002e6:	4798      	blx	r3
  4002e8:	2800      	cmp	r0, #0
  4002ea:	db0a      	blt.n	400302 <_write+0x3e>
  4002ec:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4002ee:	3c01      	subs	r4, #1
  4002f0:	d1f4      	bne.n	4002dc <_write+0x18>
  4002f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4002f6:	f04f 30ff 	mov.w	r0, #4294967295
  4002fa:	4770      	bx	lr
	for (; len != 0; --len) {
  4002fc:	4610      	mov	r0, r2
  4002fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400302:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40030a:	bf00      	nop
  40030c:	2043b434 	.word	0x2043b434
  400310:	2043b438 	.word	0x2043b438

00400314 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400314:	b570      	push	{r4, r5, r6, lr}
  400316:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400318:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  40031a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  40031c:	4013      	ands	r3, r2
  40031e:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400320:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  400322:	4e1c      	ldr	r6, [pc, #112]	; (400394 <afec_process_callback+0x80>)
  400324:	4d1c      	ldr	r5, [pc, #112]	; (400398 <afec_process_callback+0x84>)
  400326:	42a8      	cmp	r0, r5
  400328:	bf14      	ite	ne
  40032a:	2000      	movne	r0, #0
  40032c:	2001      	moveq	r0, #1
  40032e:	0105      	lsls	r5, r0, #4
  400330:	e00b      	b.n	40034a <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400332:	2c0e      	cmp	r4, #14
  400334:	d81e      	bhi.n	400374 <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400336:	9a01      	ldr	r2, [sp, #4]
  400338:	f104 010c 	add.w	r1, r4, #12
  40033c:	2301      	movs	r3, #1
  40033e:	408b      	lsls	r3, r1
  400340:	4213      	tst	r3, r2
  400342:	d110      	bne.n	400366 <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400344:	3401      	adds	r4, #1
  400346:	2c10      	cmp	r4, #16
  400348:	d022      	beq.n	400390 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  40034a:	2c0b      	cmp	r4, #11
  40034c:	d8f1      	bhi.n	400332 <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  40034e:	9a01      	ldr	r2, [sp, #4]
  400350:	2301      	movs	r3, #1
  400352:	40a3      	lsls	r3, r4
  400354:	4213      	tst	r3, r2
  400356:	d0f5      	beq.n	400344 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400358:	192b      	adds	r3, r5, r4
  40035a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40035e:	2b00      	cmp	r3, #0
  400360:	d0f0      	beq.n	400344 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400362:	4798      	blx	r3
  400364:	e7ee      	b.n	400344 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400366:	192b      	adds	r3, r5, r4
  400368:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40036c:	2b00      	cmp	r3, #0
  40036e:	d0e9      	beq.n	400344 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400370:	4798      	blx	r3
  400372:	e7e7      	b.n	400344 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400374:	9a01      	ldr	r2, [sp, #4]
  400376:	f104 010f 	add.w	r1, r4, #15
  40037a:	2301      	movs	r3, #1
  40037c:	408b      	lsls	r3, r1
  40037e:	4213      	tst	r3, r2
  400380:	d0e0      	beq.n	400344 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400382:	192b      	adds	r3, r5, r4
  400384:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400388:	2b00      	cmp	r3, #0
  40038a:	d0db      	beq.n	400344 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  40038c:	4798      	blx	r3
  40038e:	e7d9      	b.n	400344 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400390:	b002      	add	sp, #8
  400392:	bd70      	pop	{r4, r5, r6, pc}
  400394:	2043b43c 	.word	0x2043b43c
  400398:	40064000 	.word	0x40064000

0040039c <afec_ch_set_config>:
{
  40039c:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  40039e:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  4003a0:	2301      	movs	r3, #1
  4003a2:	408b      	lsls	r3, r1
  4003a4:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  4003a8:	7815      	ldrb	r5, [r2, #0]
  4003aa:	2d00      	cmp	r5, #0
  4003ac:	bf08      	it	eq
  4003ae:	2300      	moveq	r3, #0
  4003b0:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  4003b2:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  4003b4:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  4003b6:	004b      	lsls	r3, r1, #1
  4003b8:	2103      	movs	r1, #3
  4003ba:	4099      	lsls	r1, r3
  4003bc:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  4003c0:	7851      	ldrb	r1, [r2, #1]
  4003c2:	4099      	lsls	r1, r3
  4003c4:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  4003c6:	6541      	str	r1, [r0, #84]	; 0x54
}
  4003c8:	bc30      	pop	{r4, r5}
  4003ca:	4770      	bx	lr

004003cc <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  4003cc:	784b      	ldrb	r3, [r1, #1]
  4003ce:	780a      	ldrb	r2, [r1, #0]
  4003d0:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  4003d2:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  4003d4:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  4003d6:	884b      	ldrh	r3, [r1, #2]
  4003d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4003dc:	6743      	str	r3, [r0, #116]	; 0x74
  4003de:	4770      	bx	lr

004003e0 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  4003e0:	2200      	movs	r2, #0
  4003e2:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  4003e4:	4b08      	ldr	r3, [pc, #32]	; (400408 <afec_get_config_defaults+0x28>)
  4003e6:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  4003e8:	4b08      	ldr	r3, [pc, #32]	; (40040c <afec_get_config_defaults+0x2c>)
  4003ea:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  4003ec:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4003f0:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  4003f2:	2302      	movs	r3, #2
  4003f4:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  4003f6:	2301      	movs	r3, #1
  4003f8:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  4003fa:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  4003fc:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  4003fe:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400400:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400402:	7583      	strb	r3, [r0, #22]
  400404:	4770      	bx	lr
  400406:	bf00      	nop
  400408:	11e1a300 	.word	0x11e1a300
  40040c:	005b8d80 	.word	0x005b8d80

00400410 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400410:	2300      	movs	r3, #0
  400412:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400414:	2301      	movs	r3, #1
  400416:	7043      	strb	r3, [r0, #1]
  400418:	4770      	bx	lr

0040041a <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  40041a:	2300      	movs	r3, #0
  40041c:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  40041e:	2320      	movs	r3, #32
  400420:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400422:	23ff      	movs	r3, #255	; 0xff
  400424:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400426:	f640 73ff 	movw	r3, #4095	; 0xfff
  40042a:	8083      	strh	r3, [r0, #4]
  40042c:	4770      	bx	lr
	...

00400430 <afec_init>:
	return afec->AFEC_ISR;
  400430:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400432:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  400436:	d001      	beq.n	40043c <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400438:	2019      	movs	r0, #25
  40043a:	4770      	bx	lr
{
  40043c:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  40043e:	2301      	movs	r3, #1
  400440:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400442:	7ccb      	ldrb	r3, [r1, #19]
  400444:	2b00      	cmp	r3, #0
  400446:	bf18      	it	ne
  400448:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  40044c:	684b      	ldr	r3, [r1, #4]
  40044e:	688c      	ldr	r4, [r1, #8]
  400450:	fbb3 f3f4 	udiv	r3, r3, r4
  400454:	3b01      	subs	r3, #1
  400456:	021b      	lsls	r3, r3, #8
  400458:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40045a:	68cc      	ldr	r4, [r1, #12]
  40045c:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400460:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400462:	7c0c      	ldrb	r4, [r1, #16]
  400464:	0624      	lsls	r4, r4, #24
  400466:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40046a:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  40046c:	7c4c      	ldrb	r4, [r1, #17]
  40046e:	0724      	lsls	r4, r4, #28
  400470:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400474:	4323      	orrs	r3, r4
  400476:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400478:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  40047a:	7d0b      	ldrb	r3, [r1, #20]
  40047c:	2b00      	cmp	r3, #0
  40047e:	bf14      	ite	ne
  400480:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400484:	2300      	moveq	r3, #0
  400486:	680a      	ldr	r2, [r1, #0]
  400488:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  40048a:	7d4a      	ldrb	r2, [r1, #21]
  40048c:	2a00      	cmp	r2, #0
  40048e:	bf14      	ite	ne
  400490:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400494:	2200      	moveq	r2, #0
			(config->resolution) |
  400496:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400498:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  40049a:	7d8b      	ldrb	r3, [r1, #22]
  40049c:	021b      	lsls	r3, r3, #8
  40049e:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4004a2:	f043 030c 	orr.w	r3, r3, #12
  4004a6:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  4004aa:	4b0f      	ldr	r3, [pc, #60]	; (4004e8 <afec_init+0xb8>)
  4004ac:	4298      	cmp	r0, r3
  4004ae:	d006      	beq.n	4004be <afec_init+0x8e>
	if(afec == AFEC1) {
  4004b0:	4b0e      	ldr	r3, [pc, #56]	; (4004ec <afec_init+0xbc>)
  4004b2:	4298      	cmp	r0, r3
  4004b4:	d00d      	beq.n	4004d2 <afec_init+0xa2>
	return STATUS_OK;
  4004b6:	2000      	movs	r0, #0
}
  4004b8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004bc:	4770      	bx	lr
  4004be:	4b0c      	ldr	r3, [pc, #48]	; (4004f0 <afec_init+0xc0>)
  4004c0:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  4004c4:	2200      	movs	r2, #0
  4004c6:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4004ca:	428b      	cmp	r3, r1
  4004cc:	d1fb      	bne.n	4004c6 <afec_init+0x96>
	return STATUS_OK;
  4004ce:	2000      	movs	r0, #0
  4004d0:	e7f2      	b.n	4004b8 <afec_init+0x88>
  4004d2:	4b08      	ldr	r3, [pc, #32]	; (4004f4 <afec_init+0xc4>)
  4004d4:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  4004d8:	2200      	movs	r2, #0
  4004da:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4004de:	428b      	cmp	r3, r1
  4004e0:	d1fb      	bne.n	4004da <afec_init+0xaa>
	return STATUS_OK;
  4004e2:	2000      	movs	r0, #0
  4004e4:	e7e8      	b.n	4004b8 <afec_init+0x88>
  4004e6:	bf00      	nop
  4004e8:	4003c000 	.word	0x4003c000
  4004ec:	40064000 	.word	0x40064000
  4004f0:	2043b438 	.word	0x2043b438
  4004f4:	2043b47c 	.word	0x2043b47c

004004f8 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  4004f8:	4b0c      	ldr	r3, [pc, #48]	; (40052c <afec_enable_interrupt+0x34>)
  4004fa:	4299      	cmp	r1, r3
  4004fc:	d007      	beq.n	40050e <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  4004fe:	290b      	cmp	r1, #11
  400500:	d80b      	bhi.n	40051a <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400502:	d006      	beq.n	400512 <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400504:	2301      	movs	r3, #1
  400506:	fa03 f101 	lsl.w	r1, r3, r1
  40050a:	6241      	str	r1, [r0, #36]	; 0x24
  40050c:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  40050e:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400510:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400512:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400516:	6243      	str	r3, [r0, #36]	; 0x24
  400518:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  40051a:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  40051c:	bf94      	ite	ls
  40051e:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400520:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400522:	2301      	movs	r3, #1
  400524:	fa03 f101 	lsl.w	r1, r3, r1
  400528:	6241      	str	r1, [r0, #36]	; 0x24
  40052a:	4770      	bx	lr
  40052c:	47000fff 	.word	0x47000fff

00400530 <afec_set_callback>:
{
  400530:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  400532:	4c11      	ldr	r4, [pc, #68]	; (400578 <afec_set_callback+0x48>)
  400534:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  400536:	bf0c      	ite	eq
  400538:	2410      	moveq	r4, #16
  40053a:	2400      	movne	r4, #0
  40053c:	440c      	add	r4, r1
  40053e:	4d0f      	ldr	r5, [pc, #60]	; (40057c <afec_set_callback+0x4c>)
  400540:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400544:	d10a      	bne.n	40055c <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400546:	4a0e      	ldr	r2, [pc, #56]	; (400580 <afec_set_callback+0x50>)
  400548:	f44f 7480 	mov.w	r4, #256	; 0x100
  40054c:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400550:	015b      	lsls	r3, r3, #5
  400552:	b2db      	uxtb	r3, r3
  400554:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400558:	6054      	str	r4, [r2, #4]
  40055a:	e009      	b.n	400570 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40055c:	4a08      	ldr	r2, [pc, #32]	; (400580 <afec_set_callback+0x50>)
  40055e:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400562:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400566:	015b      	lsls	r3, r3, #5
  400568:	b2db      	uxtb	r3, r3
  40056a:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40056e:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400570:	4b04      	ldr	r3, [pc, #16]	; (400584 <afec_set_callback+0x54>)
  400572:	4798      	blx	r3
  400574:	bd38      	pop	{r3, r4, r5, pc}
  400576:	bf00      	nop
  400578:	40064000 	.word	0x40064000
  40057c:	2043b43c 	.word	0x2043b43c
  400580:	e000e100 	.word	0xe000e100
  400584:	004004f9 	.word	0x004004f9

00400588 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400588:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  40058a:	4802      	ldr	r0, [pc, #8]	; (400594 <AFEC0_Handler+0xc>)
  40058c:	4b02      	ldr	r3, [pc, #8]	; (400598 <AFEC0_Handler+0x10>)
  40058e:	4798      	blx	r3
  400590:	bd08      	pop	{r3, pc}
  400592:	bf00      	nop
  400594:	4003c000 	.word	0x4003c000
  400598:	00400315 	.word	0x00400315

0040059c <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  40059c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  40059e:	4802      	ldr	r0, [pc, #8]	; (4005a8 <AFEC1_Handler+0xc>)
  4005a0:	4b02      	ldr	r3, [pc, #8]	; (4005ac <AFEC1_Handler+0x10>)
  4005a2:	4798      	blx	r3
  4005a4:	bd08      	pop	{r3, pc}
  4005a6:	bf00      	nop
  4005a8:	40064000 	.word	0x40064000
  4005ac:	00400315 	.word	0x00400315

004005b0 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  4005b0:	b500      	push	{lr}
  4005b2:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  4005b4:	4b13      	ldr	r3, [pc, #76]	; (400604 <afec_enable+0x54>)
  4005b6:	4298      	cmp	r0, r3
  4005b8:	bf0c      	ite	eq
  4005ba:	2028      	moveq	r0, #40	; 0x28
  4005bc:	201d      	movne	r0, #29
  4005be:	4b12      	ldr	r3, [pc, #72]	; (400608 <afec_enable+0x58>)
  4005c0:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  4005c2:	4b12      	ldr	r3, [pc, #72]	; (40060c <afec_enable+0x5c>)
  4005c4:	789b      	ldrb	r3, [r3, #2]
  4005c6:	2bff      	cmp	r3, #255	; 0xff
  4005c8:	d01a      	beq.n	400600 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4005ca:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4005ce:	fab3 f383 	clz	r3, r3
  4005d2:	095b      	lsrs	r3, r3, #5
  4005d4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4005d6:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4005d8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4005dc:	2200      	movs	r2, #0
  4005de:	4b0c      	ldr	r3, [pc, #48]	; (400610 <afec_enable+0x60>)
  4005e0:	701a      	strb	r2, [r3, #0]
	return flags;
  4005e2:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  4005e4:	4a09      	ldr	r2, [pc, #36]	; (40060c <afec_enable+0x5c>)
  4005e6:	7893      	ldrb	r3, [r2, #2]
  4005e8:	3301      	adds	r3, #1
  4005ea:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4005ec:	b129      	cbz	r1, 4005fa <afec_enable+0x4a>
		cpu_irq_enable();
  4005ee:	2201      	movs	r2, #1
  4005f0:	4b07      	ldr	r3, [pc, #28]	; (400610 <afec_enable+0x60>)
  4005f2:	701a      	strb	r2, [r3, #0]
  4005f4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4005f8:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  4005fa:	b003      	add	sp, #12
  4005fc:	f85d fb04 	ldr.w	pc, [sp], #4
  400600:	e7fe      	b.n	400600 <afec_enable+0x50>
  400602:	bf00      	nop
  400604:	40064000 	.word	0x40064000
  400608:	00400e31 	.word	0x00400e31
  40060c:	2043b428 	.word	0x2043b428
  400610:	2040000a 	.word	0x2040000a

00400614 <dacc_get_interrupt_status>:
 *
 * \return The interrupt status.
 */
uint32_t dacc_get_interrupt_status(Dacc *p_dacc)
{
	return p_dacc->DACC_ISR;
  400614:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400616:	4770      	bx	lr

00400618 <dacc_write_conversion_data>:
 * \param ul_data The data to be transferred to analog value. 
 * \param channel The channel to convert the data ul_data
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data, uint32_t channel)
{
	p_dacc->DACC_CDR[channel] = ul_data;
  400618:	3206      	adds	r2, #6
  40061a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  40061e:	6051      	str	r1, [r2, #4]
  400620:	4770      	bx	lr

00400622 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400622:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400624:	0189      	lsls	r1, r1, #6
  400626:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400628:	2402      	movs	r4, #2
  40062a:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40062c:	f04f 31ff 	mov.w	r1, #4294967295
  400630:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400632:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400634:	605a      	str	r2, [r3, #4]
}
  400636:	f85d 4b04 	ldr.w	r4, [sp], #4
  40063a:	4770      	bx	lr

0040063c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40063c:	0189      	lsls	r1, r1, #6
  40063e:	2305      	movs	r3, #5
  400640:	5043      	str	r3, [r0, r1]
  400642:	4770      	bx	lr

00400644 <tc_write_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  400644:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400648:	614a      	str	r2, [r1, #20]
  40064a:	4770      	bx	lr

0040064c <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40064c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400650:	61ca      	str	r2, [r1, #28]
  400652:	4770      	bx	lr

00400654 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400654:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400658:	6a08      	ldr	r0, [r1, #32]
}
  40065a:	4770      	bx	lr

0040065c <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  40065c:	b4f0      	push	{r4, r5, r6, r7}
  40065e:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400660:	2402      	movs	r4, #2
  400662:	9401      	str	r4, [sp, #4]
  400664:	2408      	movs	r4, #8
  400666:	9402      	str	r4, [sp, #8]
  400668:	2420      	movs	r4, #32
  40066a:	9403      	str	r4, [sp, #12]
  40066c:	2480      	movs	r4, #128	; 0x80
  40066e:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400670:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400672:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400674:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400676:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  40067a:	d814      	bhi.n	4006a6 <tc_find_mck_divisor+0x4a>
  40067c:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  40067e:	42a0      	cmp	r0, r4
  400680:	d217      	bcs.n	4006b2 <tc_find_mck_divisor+0x56>
  400682:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400684:	af01      	add	r7, sp, #4
  400686:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  40068a:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  40068e:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400690:	4284      	cmp	r4, r0
  400692:	d30a      	bcc.n	4006aa <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400694:	4286      	cmp	r6, r0
  400696:	d90d      	bls.n	4006b4 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400698:	3501      	adds	r5, #1
	for (ul_index = 0;
  40069a:	2d05      	cmp	r5, #5
  40069c:	d1f3      	bne.n	400686 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  40069e:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4006a0:	b006      	add	sp, #24
  4006a2:	bcf0      	pop	{r4, r5, r6, r7}
  4006a4:	4770      	bx	lr
			return 0;
  4006a6:	2000      	movs	r0, #0
  4006a8:	e7fa      	b.n	4006a0 <tc_find_mck_divisor+0x44>
  4006aa:	2000      	movs	r0, #0
  4006ac:	e7f8      	b.n	4006a0 <tc_find_mck_divisor+0x44>
	return 1;
  4006ae:	2001      	movs	r0, #1
  4006b0:	e7f6      	b.n	4006a0 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  4006b2:	2500      	movs	r5, #0
	if (p_uldiv) {
  4006b4:	b12a      	cbz	r2, 4006c2 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  4006b6:	a906      	add	r1, sp, #24
  4006b8:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  4006bc:	f851 1c14 	ldr.w	r1, [r1, #-20]
  4006c0:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  4006c2:	2b00      	cmp	r3, #0
  4006c4:	d0f3      	beq.n	4006ae <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  4006c6:	601d      	str	r5, [r3, #0]
	return 1;
  4006c8:	2001      	movs	r0, #1
  4006ca:	e7e9      	b.n	4006a0 <tc_find_mck_divisor+0x44>

004006cc <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4006cc:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4006ce:	010b      	lsls	r3, r1, #4
  4006d0:	4293      	cmp	r3, r2
  4006d2:	d914      	bls.n	4006fe <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4006d4:	00c9      	lsls	r1, r1, #3
  4006d6:	084b      	lsrs	r3, r1, #1
  4006d8:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4006dc:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4006e0:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4006e2:	1e5c      	subs	r4, r3, #1
  4006e4:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4006e8:	428c      	cmp	r4, r1
  4006ea:	d901      	bls.n	4006f0 <usart_set_async_baudrate+0x24>
		return 1;
  4006ec:	2001      	movs	r0, #1
  4006ee:	e017      	b.n	400720 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  4006f0:	6841      	ldr	r1, [r0, #4]
  4006f2:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4006f6:	6041      	str	r1, [r0, #4]
  4006f8:	e00c      	b.n	400714 <usart_set_async_baudrate+0x48>
		return 1;
  4006fa:	2001      	movs	r0, #1
  4006fc:	e010      	b.n	400720 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4006fe:	0859      	lsrs	r1, r3, #1
  400700:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400704:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400708:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40070a:	1e5c      	subs	r4, r3, #1
  40070c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400710:	428c      	cmp	r4, r1
  400712:	d8f2      	bhi.n	4006fa <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400714:	0412      	lsls	r2, r2, #16
  400716:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  40071a:	431a      	orrs	r2, r3
  40071c:	6202      	str	r2, [r0, #32]

	return 0;
  40071e:	2000      	movs	r0, #0
}
  400720:	f85d 4b04 	ldr.w	r4, [sp], #4
  400724:	4770      	bx	lr
	...

00400728 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400728:	4b08      	ldr	r3, [pc, #32]	; (40074c <usart_reset+0x24>)
  40072a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  40072e:	2300      	movs	r3, #0
  400730:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400732:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400734:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400736:	2388      	movs	r3, #136	; 0x88
  400738:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40073a:	2324      	movs	r3, #36	; 0x24
  40073c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  40073e:	f44f 7380 	mov.w	r3, #256	; 0x100
  400742:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400744:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400748:	6003      	str	r3, [r0, #0]
  40074a:	4770      	bx	lr
  40074c:	55534100 	.word	0x55534100

00400750 <usart_init_rs232>:
{
  400750:	b570      	push	{r4, r5, r6, lr}
  400752:	4605      	mov	r5, r0
  400754:	460c      	mov	r4, r1
  400756:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400758:	4b0f      	ldr	r3, [pc, #60]	; (400798 <usart_init_rs232+0x48>)
  40075a:	4798      	blx	r3
	ul_reg_val = 0;
  40075c:	2200      	movs	r2, #0
  40075e:	4b0f      	ldr	r3, [pc, #60]	; (40079c <usart_init_rs232+0x4c>)
  400760:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400762:	b1a4      	cbz	r4, 40078e <usart_init_rs232+0x3e>
  400764:	4632      	mov	r2, r6
  400766:	6821      	ldr	r1, [r4, #0]
  400768:	4628      	mov	r0, r5
  40076a:	4b0d      	ldr	r3, [pc, #52]	; (4007a0 <usart_init_rs232+0x50>)
  40076c:	4798      	blx	r3
  40076e:	4602      	mov	r2, r0
  400770:	b978      	cbnz	r0, 400792 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400772:	6863      	ldr	r3, [r4, #4]
  400774:	68a1      	ldr	r1, [r4, #8]
  400776:	430b      	orrs	r3, r1
  400778:	6921      	ldr	r1, [r4, #16]
  40077a:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40077c:	68e1      	ldr	r1, [r4, #12]
  40077e:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400780:	4906      	ldr	r1, [pc, #24]	; (40079c <usart_init_rs232+0x4c>)
  400782:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400784:	6869      	ldr	r1, [r5, #4]
  400786:	430b      	orrs	r3, r1
  400788:	606b      	str	r3, [r5, #4]
}
  40078a:	4610      	mov	r0, r2
  40078c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  40078e:	2201      	movs	r2, #1
  400790:	e7fb      	b.n	40078a <usart_init_rs232+0x3a>
  400792:	2201      	movs	r2, #1
  400794:	e7f9      	b.n	40078a <usart_init_rs232+0x3a>
  400796:	bf00      	nop
  400798:	00400729 	.word	0x00400729
  40079c:	204009f4 	.word	0x204009f4
  4007a0:	004006cd 	.word	0x004006cd

004007a4 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4007a4:	2340      	movs	r3, #64	; 0x40
  4007a6:	6003      	str	r3, [r0, #0]
  4007a8:	4770      	bx	lr

004007aa <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  4007aa:	2310      	movs	r3, #16
  4007ac:	6003      	str	r3, [r0, #0]
  4007ae:	4770      	bx	lr

004007b0 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4007b0:	6943      	ldr	r3, [r0, #20]
  4007b2:	f013 0f02 	tst.w	r3, #2
  4007b6:	d004      	beq.n	4007c2 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  4007b8:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4007bc:	61c1      	str	r1, [r0, #28]
	return 0;
  4007be:	2000      	movs	r0, #0
  4007c0:	4770      	bx	lr
		return 1;
  4007c2:	2001      	movs	r0, #1
}
  4007c4:	4770      	bx	lr

004007c6 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4007c6:	6943      	ldr	r3, [r0, #20]
  4007c8:	f013 0f01 	tst.w	r3, #1
  4007cc:	d005      	beq.n	4007da <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4007ce:	6983      	ldr	r3, [r0, #24]
  4007d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4007d4:	600b      	str	r3, [r1, #0]
	return 0;
  4007d6:	2000      	movs	r0, #0
  4007d8:	4770      	bx	lr
		return 1;
  4007da:	2001      	movs	r0, #1
}
  4007dc:	4770      	bx	lr
	...

004007e0 <usart_serial_write_packet>:
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
  4007e0:	2a00      	cmp	r2, #0
  4007e2:	d054      	beq.n	40088e <usart_serial_write_packet+0xae>
{
  4007e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4007e8:	4692      	mov	sl, r2
  4007ea:	4606      	mov	r6, r0
  4007ec:	460f      	mov	r7, r1
  4007ee:	448a      	add	sl, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4007f0:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 4008ac <usart_serial_write_packet+0xcc>
		while (uart_write((Uart*)p_usart, c)!=0);
  4007f4:	4d27      	ldr	r5, [pc, #156]	; (400894 <usart_serial_write_packet+0xb4>)
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4007f6:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 4008b0 <usart_serial_write_packet+0xd0>
  4007fa:	e006      	b.n	40080a <usart_serial_write_packet+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4007fc:	4621      	mov	r1, r4
  4007fe:	4640      	mov	r0, r8
  400800:	47a8      	blx	r5
  400802:	2800      	cmp	r0, #0
  400804:	d1fa      	bne.n	4007fc <usart_serial_write_packet+0x1c>
	while (len) {
  400806:	45ba      	cmp	sl, r7
  400808:	d03e      	beq.n	400888 <usart_serial_write_packet+0xa8>
		usart_serial_putchar(usart, *data);
  40080a:	f817 4b01 	ldrb.w	r4, [r7], #1
	if (UART0 == (Uart*)p_usart) {
  40080e:	4546      	cmp	r6, r8
  400810:	d0f4      	beq.n	4007fc <usart_serial_write_packet+0x1c>
	if (UART1 == (Uart*)p_usart) {
  400812:	454e      	cmp	r6, r9
  400814:	d016      	beq.n	400844 <usart_serial_write_packet+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400816:	4b20      	ldr	r3, [pc, #128]	; (400898 <usart_serial_write_packet+0xb8>)
  400818:	429e      	cmp	r6, r3
  40081a:	d019      	beq.n	400850 <usart_serial_write_packet+0x70>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40081c:	4b1f      	ldr	r3, [pc, #124]	; (40089c <usart_serial_write_packet+0xbc>)
  40081e:	429e      	cmp	r6, r3
  400820:	d01c      	beq.n	40085c <usart_serial_write_packet+0x7c>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400822:	4b1f      	ldr	r3, [pc, #124]	; (4008a0 <usart_serial_write_packet+0xc0>)
  400824:	429e      	cmp	r6, r3
  400826:	d01f      	beq.n	400868 <usart_serial_write_packet+0x88>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400828:	4b1e      	ldr	r3, [pc, #120]	; (4008a4 <usart_serial_write_packet+0xc4>)
  40082a:	429e      	cmp	r6, r3
  40082c:	d024      	beq.n	400878 <usart_serial_write_packet+0x98>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40082e:	4b1e      	ldr	r3, [pc, #120]	; (4008a8 <usart_serial_write_packet+0xc8>)
  400830:	429e      	cmp	r6, r3
  400832:	d1e8      	bne.n	400806 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400834:	f8df b07c 	ldr.w	fp, [pc, #124]	; 4008b4 <usart_serial_write_packet+0xd4>
  400838:	4621      	mov	r1, r4
  40083a:	481b      	ldr	r0, [pc, #108]	; (4008a8 <usart_serial_write_packet+0xc8>)
  40083c:	47d8      	blx	fp
  40083e:	2800      	cmp	r0, #0
  400840:	d1fa      	bne.n	400838 <usart_serial_write_packet+0x58>
  400842:	e7e0      	b.n	400806 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400844:	4621      	mov	r1, r4
  400846:	4648      	mov	r0, r9
  400848:	47a8      	blx	r5
  40084a:	2800      	cmp	r0, #0
  40084c:	d1fa      	bne.n	400844 <usart_serial_write_packet+0x64>
  40084e:	e7da      	b.n	400806 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400850:	4621      	mov	r1, r4
  400852:	4811      	ldr	r0, [pc, #68]	; (400898 <usart_serial_write_packet+0xb8>)
  400854:	47a8      	blx	r5
  400856:	2800      	cmp	r0, #0
  400858:	d1fa      	bne.n	400850 <usart_serial_write_packet+0x70>
  40085a:	e7d4      	b.n	400806 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  40085c:	4621      	mov	r1, r4
  40085e:	480f      	ldr	r0, [pc, #60]	; (40089c <usart_serial_write_packet+0xbc>)
  400860:	47a8      	blx	r5
  400862:	2800      	cmp	r0, #0
  400864:	d1fa      	bne.n	40085c <usart_serial_write_packet+0x7c>
  400866:	e7ce      	b.n	400806 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400868:	f8df b048 	ldr.w	fp, [pc, #72]	; 4008b4 <usart_serial_write_packet+0xd4>
  40086c:	4621      	mov	r1, r4
  40086e:	480c      	ldr	r0, [pc, #48]	; (4008a0 <usart_serial_write_packet+0xc0>)
  400870:	47d8      	blx	fp
  400872:	2800      	cmp	r0, #0
  400874:	d1fa      	bne.n	40086c <usart_serial_write_packet+0x8c>
  400876:	e7c6      	b.n	400806 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400878:	f8df b038 	ldr.w	fp, [pc, #56]	; 4008b4 <usart_serial_write_packet+0xd4>
  40087c:	4621      	mov	r1, r4
  40087e:	4809      	ldr	r0, [pc, #36]	; (4008a4 <usart_serial_write_packet+0xc4>)
  400880:	47d8      	blx	fp
  400882:	2800      	cmp	r0, #0
  400884:	d1fa      	bne.n	40087c <usart_serial_write_packet+0x9c>
  400886:	e7be      	b.n	400806 <usart_serial_write_packet+0x26>
		len--;
		data++;
	}
	return STATUS_OK;
}
  400888:	2000      	movs	r0, #0
  40088a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40088e:	2000      	movs	r0, #0
  400890:	4770      	bx	lr
  400892:	bf00      	nop
  400894:	004008b9 	.word	0x004008b9
  400898:	400e1a00 	.word	0x400e1a00
  40089c:	400e1c00 	.word	0x400e1c00
  4008a0:	40024000 	.word	0x40024000
  4008a4:	40028000 	.word	0x40028000
  4008a8:	4002c000 	.word	0x4002c000
  4008ac:	400e0800 	.word	0x400e0800
  4008b0:	400e0a00 	.word	0x400e0a00
  4008b4:	004007b1 	.word	0x004007b1

004008b8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4008b8:	6943      	ldr	r3, [r0, #20]
  4008ba:	f013 0f02 	tst.w	r3, #2
  4008be:	d002      	beq.n	4008c6 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4008c0:	61c1      	str	r1, [r0, #28]
	return 0;
  4008c2:	2000      	movs	r0, #0
  4008c4:	4770      	bx	lr
		return 1;
  4008c6:	2001      	movs	r0, #1
}
  4008c8:	4770      	bx	lr
	...

004008cc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4008cc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4008ce:	4810      	ldr	r0, [pc, #64]	; (400910 <sysclk_init+0x44>)
  4008d0:	4b10      	ldr	r3, [pc, #64]	; (400914 <sysclk_init+0x48>)
  4008d2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4008d4:	213e      	movs	r1, #62	; 0x3e
  4008d6:	2000      	movs	r0, #0
  4008d8:	4b0f      	ldr	r3, [pc, #60]	; (400918 <sysclk_init+0x4c>)
  4008da:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4008dc:	4c0f      	ldr	r4, [pc, #60]	; (40091c <sysclk_init+0x50>)
  4008de:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4008e0:	2800      	cmp	r0, #0
  4008e2:	d0fc      	beq.n	4008de <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4008e4:	4b0e      	ldr	r3, [pc, #56]	; (400920 <sysclk_init+0x54>)
  4008e6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4008e8:	4a0e      	ldr	r2, [pc, #56]	; (400924 <sysclk_init+0x58>)
  4008ea:	4b0f      	ldr	r3, [pc, #60]	; (400928 <sysclk_init+0x5c>)
  4008ec:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4008ee:	4c0f      	ldr	r4, [pc, #60]	; (40092c <sysclk_init+0x60>)
  4008f0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4008f2:	2800      	cmp	r0, #0
  4008f4:	d0fc      	beq.n	4008f0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4008f6:	2002      	movs	r0, #2
  4008f8:	4b0d      	ldr	r3, [pc, #52]	; (400930 <sysclk_init+0x64>)
  4008fa:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4008fc:	2000      	movs	r0, #0
  4008fe:	4b0d      	ldr	r3, [pc, #52]	; (400934 <sysclk_init+0x68>)
  400900:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400902:	4b0d      	ldr	r3, [pc, #52]	; (400938 <sysclk_init+0x6c>)
  400904:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400906:	4802      	ldr	r0, [pc, #8]	; (400910 <sysclk_init+0x44>)
  400908:	4b02      	ldr	r3, [pc, #8]	; (400914 <sysclk_init+0x48>)
  40090a:	4798      	blx	r3
  40090c:	bd10      	pop	{r4, pc}
  40090e:	bf00      	nop
  400910:	11e1a300 	.word	0x11e1a300
  400914:	0040105d 	.word	0x0040105d
  400918:	00400dad 	.word	0x00400dad
  40091c:	00400e01 	.word	0x00400e01
  400920:	00400e11 	.word	0x00400e11
  400924:	20183f01 	.word	0x20183f01
  400928:	400e0600 	.word	0x400e0600
  40092c:	00400e21 	.word	0x00400e21
  400930:	00400d11 	.word	0x00400d11
  400934:	00400d49 	.word	0x00400d49
  400938:	00400f51 	.word	0x00400f51

0040093c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  40093c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40093e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400942:	4b5c      	ldr	r3, [pc, #368]	; (400ab4 <board_init+0x178>)
  400944:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb");
  400946:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40094a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40094e:	4b5a      	ldr	r3, [pc, #360]	; (400ab8 <board_init+0x17c>)
  400950:	2200      	movs	r2, #0
  400952:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400956:	695a      	ldr	r2, [r3, #20]
  400958:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  40095c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  40095e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400962:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400966:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  40096a:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  40096e:	f007 0007 	and.w	r0, r7, #7
  400972:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400974:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400978:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  40097c:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400980:	f3bf 8f4f 	dsb	sy
  400984:	f04f 34ff 	mov.w	r4, #4294967295
  400988:	fa04 fc00 	lsl.w	ip, r4, r0
  40098c:	fa06 f000 	lsl.w	r0, r6, r0
  400990:	fa04 f40e 	lsl.w	r4, r4, lr
  400994:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400998:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40099a:	463a      	mov	r2, r7
  40099c:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  40099e:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  4009a2:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  4009a6:	3a01      	subs	r2, #1
  4009a8:	4423      	add	r3, r4
  4009aa:	f1b2 3fff 	cmp.w	r2, #4294967295
  4009ae:	d1f6      	bne.n	40099e <board_init+0x62>
        } while(sets--);
  4009b0:	3e01      	subs	r6, #1
  4009b2:	4460      	add	r0, ip
  4009b4:	f1b6 3fff 	cmp.w	r6, #4294967295
  4009b8:	d1ef      	bne.n	40099a <board_init+0x5e>
  4009ba:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4009be:	4b3e      	ldr	r3, [pc, #248]	; (400ab8 <board_init+0x17c>)
  4009c0:	695a      	ldr	r2, [r3, #20]
  4009c2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4009c6:	615a      	str	r2, [r3, #20]
  4009c8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009cc:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4009d0:	4a3a      	ldr	r2, [pc, #232]	; (400abc <board_init+0x180>)
  4009d2:	493b      	ldr	r1, [pc, #236]	; (400ac0 <board_init+0x184>)
  4009d4:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4009d6:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  4009da:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  4009dc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009e0:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4009e4:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4009e8:	f022 0201 	bic.w	r2, r2, #1
  4009ec:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4009f0:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4009f4:	f022 0201 	bic.w	r2, r2, #1
  4009f8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4009fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a00:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400a04:	200a      	movs	r0, #10
  400a06:	4c2f      	ldr	r4, [pc, #188]	; (400ac4 <board_init+0x188>)
  400a08:	47a0      	blx	r4
  400a0a:	200b      	movs	r0, #11
  400a0c:	47a0      	blx	r4
  400a0e:	200c      	movs	r0, #12
  400a10:	47a0      	blx	r4
  400a12:	2010      	movs	r0, #16
  400a14:	47a0      	blx	r4
  400a16:	2011      	movs	r0, #17
  400a18:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400a1a:	4b2b      	ldr	r3, [pc, #172]	; (400ac8 <board_init+0x18c>)
  400a1c:	f44f 7280 	mov.w	r2, #256	; 0x100
  400a20:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a22:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400a26:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400a28:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400a2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400a30:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a32:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400a36:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400a38:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a3c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400a3e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400a40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400a44:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a46:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a4a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a4c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a4e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a52:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a54:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a58:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400a5c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400a60:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400a64:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400a66:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a6a:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a6c:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a6e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a72:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a74:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400a78:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a7a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a7c:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400a80:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a82:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400a84:	4a11      	ldr	r2, [pc, #68]	; (400acc <board_init+0x190>)
  400a86:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400a8a:	f043 0310 	orr.w	r3, r3, #16
  400a8e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400a92:	4b0f      	ldr	r3, [pc, #60]	; (400ad0 <board_init+0x194>)
  400a94:	2210      	movs	r2, #16
  400a96:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400a98:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a9c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a9e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400aa0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400aa4:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400aa6:	4311      	orrs	r1, r2
  400aa8:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400aaa:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400aac:	4311      	orrs	r1, r2
  400aae:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400ab0:	605a      	str	r2, [r3, #4]
  400ab2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400ab4:	400e1850 	.word	0x400e1850
  400ab8:	e000ed00 	.word	0xe000ed00
  400abc:	400e0c00 	.word	0x400e0c00
  400ac0:	5a00080c 	.word	0x5a00080c
  400ac4:	00400e31 	.word	0x00400e31
  400ac8:	400e1200 	.word	0x400e1200
  400acc:	40088000 	.word	0x40088000
  400ad0:	400e1000 	.word	0x400e1000

00400ad4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400ad4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400ad6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400ada:	d03a      	beq.n	400b52 <pio_set_peripheral+0x7e>
  400adc:	d813      	bhi.n	400b06 <pio_set_peripheral+0x32>
  400ade:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400ae2:	d025      	beq.n	400b30 <pio_set_peripheral+0x5c>
  400ae4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400ae8:	d10a      	bne.n	400b00 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400aea:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400aec:	4313      	orrs	r3, r2
  400aee:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400af0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400af2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400af4:	400b      	ands	r3, r1
  400af6:	ea23 0302 	bic.w	r3, r3, r2
  400afa:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400afc:	6042      	str	r2, [r0, #4]
  400afe:	4770      	bx	lr
	switch (ul_type) {
  400b00:	2900      	cmp	r1, #0
  400b02:	d1fb      	bne.n	400afc <pio_set_peripheral+0x28>
  400b04:	4770      	bx	lr
  400b06:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400b0a:	d021      	beq.n	400b50 <pio_set_peripheral+0x7c>
  400b0c:	d809      	bhi.n	400b22 <pio_set_peripheral+0x4e>
  400b0e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400b12:	d1f3      	bne.n	400afc <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b14:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b16:	4313      	orrs	r3, r2
  400b18:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b1a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b1c:	4313      	orrs	r3, r2
  400b1e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b20:	e7ec      	b.n	400afc <pio_set_peripheral+0x28>
	switch (ul_type) {
  400b22:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400b26:	d013      	beq.n	400b50 <pio_set_peripheral+0x7c>
  400b28:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400b2c:	d010      	beq.n	400b50 <pio_set_peripheral+0x7c>
  400b2e:	e7e5      	b.n	400afc <pio_set_peripheral+0x28>
{
  400b30:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b32:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b34:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400b36:	43d3      	mvns	r3, r2
  400b38:	4021      	ands	r1, r4
  400b3a:	461c      	mov	r4, r3
  400b3c:	4019      	ands	r1, r3
  400b3e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b40:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b42:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b44:	400b      	ands	r3, r1
  400b46:	4023      	ands	r3, r4
  400b48:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400b4a:	6042      	str	r2, [r0, #4]
}
  400b4c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b50:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b52:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b54:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400b56:	400b      	ands	r3, r1
  400b58:	ea23 0302 	bic.w	r3, r3, r2
  400b5c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b5e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b60:	4313      	orrs	r3, r2
  400b62:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b64:	e7ca      	b.n	400afc <pio_set_peripheral+0x28>

00400b66 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400b66:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400b68:	f012 0f01 	tst.w	r2, #1
  400b6c:	d10d      	bne.n	400b8a <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400b6e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400b70:	f012 0f0a 	tst.w	r2, #10
  400b74:	d00b      	beq.n	400b8e <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400b76:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400b78:	f012 0f02 	tst.w	r2, #2
  400b7c:	d109      	bne.n	400b92 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400b7e:	f012 0f08 	tst.w	r2, #8
  400b82:	d008      	beq.n	400b96 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400b84:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400b88:	e005      	b.n	400b96 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400b8a:	6641      	str	r1, [r0, #100]	; 0x64
  400b8c:	e7f0      	b.n	400b70 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400b8e:	6241      	str	r1, [r0, #36]	; 0x24
  400b90:	e7f2      	b.n	400b78 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400b92:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400b96:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400b98:	6001      	str	r1, [r0, #0]
  400b9a:	4770      	bx	lr

00400b9c <pio_set_output>:
{
  400b9c:	b410      	push	{r4}
  400b9e:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400ba0:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400ba2:	b94c      	cbnz	r4, 400bb8 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400ba4:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400ba6:	b14b      	cbz	r3, 400bbc <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400ba8:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400baa:	b94a      	cbnz	r2, 400bc0 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400bac:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400bae:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400bb0:	6001      	str	r1, [r0, #0]
}
  400bb2:	f85d 4b04 	ldr.w	r4, [sp], #4
  400bb6:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400bb8:	6641      	str	r1, [r0, #100]	; 0x64
  400bba:	e7f4      	b.n	400ba6 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400bbc:	6541      	str	r1, [r0, #84]	; 0x54
  400bbe:	e7f4      	b.n	400baa <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400bc0:	6301      	str	r1, [r0, #48]	; 0x30
  400bc2:	e7f4      	b.n	400bae <pio_set_output+0x12>

00400bc4 <pio_configure>:
{
  400bc4:	b570      	push	{r4, r5, r6, lr}
  400bc6:	b082      	sub	sp, #8
  400bc8:	4605      	mov	r5, r0
  400bca:	4616      	mov	r6, r2
  400bcc:	461c      	mov	r4, r3
	switch (ul_type) {
  400bce:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400bd2:	d014      	beq.n	400bfe <pio_configure+0x3a>
  400bd4:	d90a      	bls.n	400bec <pio_configure+0x28>
  400bd6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400bda:	d024      	beq.n	400c26 <pio_configure+0x62>
  400bdc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400be0:	d021      	beq.n	400c26 <pio_configure+0x62>
  400be2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400be6:	d017      	beq.n	400c18 <pio_configure+0x54>
		return 0;
  400be8:	2000      	movs	r0, #0
  400bea:	e01a      	b.n	400c22 <pio_configure+0x5e>
	switch (ul_type) {
  400bec:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400bf0:	d005      	beq.n	400bfe <pio_configure+0x3a>
  400bf2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400bf6:	d002      	beq.n	400bfe <pio_configure+0x3a>
  400bf8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400bfc:	d1f4      	bne.n	400be8 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400bfe:	4632      	mov	r2, r6
  400c00:	4628      	mov	r0, r5
  400c02:	4b11      	ldr	r3, [pc, #68]	; (400c48 <pio_configure+0x84>)
  400c04:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400c06:	f014 0f01 	tst.w	r4, #1
  400c0a:	d102      	bne.n	400c12 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400c0c:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400c0e:	2001      	movs	r0, #1
  400c10:	e007      	b.n	400c22 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400c12:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400c14:	2001      	movs	r0, #1
  400c16:	e004      	b.n	400c22 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400c18:	461a      	mov	r2, r3
  400c1a:	4631      	mov	r1, r6
  400c1c:	4b0b      	ldr	r3, [pc, #44]	; (400c4c <pio_configure+0x88>)
  400c1e:	4798      	blx	r3
	return 1;
  400c20:	2001      	movs	r0, #1
}
  400c22:	b002      	add	sp, #8
  400c24:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400c26:	f004 0301 	and.w	r3, r4, #1
  400c2a:	9300      	str	r3, [sp, #0]
  400c2c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400c30:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c34:	bf14      	ite	ne
  400c36:	2200      	movne	r2, #0
  400c38:	2201      	moveq	r2, #1
  400c3a:	4631      	mov	r1, r6
  400c3c:	4628      	mov	r0, r5
  400c3e:	4c04      	ldr	r4, [pc, #16]	; (400c50 <pio_configure+0x8c>)
  400c40:	47a0      	blx	r4
	return 1;
  400c42:	2001      	movs	r0, #1
		break;
  400c44:	e7ed      	b.n	400c22 <pio_configure+0x5e>
  400c46:	bf00      	nop
  400c48:	00400ad5 	.word	0x00400ad5
  400c4c:	00400b67 	.word	0x00400b67
  400c50:	00400b9d 	.word	0x00400b9d

00400c54 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400c54:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400c56:	4770      	bx	lr

00400c58 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400c58:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400c5a:	4770      	bx	lr

00400c5c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c60:	4604      	mov	r4, r0
  400c62:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400c64:	4b0e      	ldr	r3, [pc, #56]	; (400ca0 <pio_handler_process+0x44>)
  400c66:	4798      	blx	r3
  400c68:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400c6a:	4620      	mov	r0, r4
  400c6c:	4b0d      	ldr	r3, [pc, #52]	; (400ca4 <pio_handler_process+0x48>)
  400c6e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400c70:	4005      	ands	r5, r0
  400c72:	d013      	beq.n	400c9c <pio_handler_process+0x40>
  400c74:	4c0c      	ldr	r4, [pc, #48]	; (400ca8 <pio_handler_process+0x4c>)
  400c76:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400c7a:	e003      	b.n	400c84 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400c7c:	42b4      	cmp	r4, r6
  400c7e:	d00d      	beq.n	400c9c <pio_handler_process+0x40>
  400c80:	3410      	adds	r4, #16
		while (status != 0) {
  400c82:	b15d      	cbz	r5, 400c9c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400c84:	6820      	ldr	r0, [r4, #0]
  400c86:	4540      	cmp	r0, r8
  400c88:	d1f8      	bne.n	400c7c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400c8a:	6861      	ldr	r1, [r4, #4]
  400c8c:	4229      	tst	r1, r5
  400c8e:	d0f5      	beq.n	400c7c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400c90:	68e3      	ldr	r3, [r4, #12]
  400c92:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400c94:	6863      	ldr	r3, [r4, #4]
  400c96:	ea25 0503 	bic.w	r5, r5, r3
  400c9a:	e7ef      	b.n	400c7c <pio_handler_process+0x20>
  400c9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ca0:	00400c55 	.word	0x00400c55
  400ca4:	00400c59 	.word	0x00400c59
  400ca8:	204009f8 	.word	0x204009f8

00400cac <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400cac:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400cae:	210a      	movs	r1, #10
  400cb0:	4801      	ldr	r0, [pc, #4]	; (400cb8 <PIOA_Handler+0xc>)
  400cb2:	4b02      	ldr	r3, [pc, #8]	; (400cbc <PIOA_Handler+0x10>)
  400cb4:	4798      	blx	r3
  400cb6:	bd08      	pop	{r3, pc}
  400cb8:	400e0e00 	.word	0x400e0e00
  400cbc:	00400c5d 	.word	0x00400c5d

00400cc0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400cc0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400cc2:	210b      	movs	r1, #11
  400cc4:	4801      	ldr	r0, [pc, #4]	; (400ccc <PIOB_Handler+0xc>)
  400cc6:	4b02      	ldr	r3, [pc, #8]	; (400cd0 <PIOB_Handler+0x10>)
  400cc8:	4798      	blx	r3
  400cca:	bd08      	pop	{r3, pc}
  400ccc:	400e1000 	.word	0x400e1000
  400cd0:	00400c5d 	.word	0x00400c5d

00400cd4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400cd4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400cd6:	210c      	movs	r1, #12
  400cd8:	4801      	ldr	r0, [pc, #4]	; (400ce0 <PIOC_Handler+0xc>)
  400cda:	4b02      	ldr	r3, [pc, #8]	; (400ce4 <PIOC_Handler+0x10>)
  400cdc:	4798      	blx	r3
  400cde:	bd08      	pop	{r3, pc}
  400ce0:	400e1200 	.word	0x400e1200
  400ce4:	00400c5d 	.word	0x00400c5d

00400ce8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400ce8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400cea:	2110      	movs	r1, #16
  400cec:	4801      	ldr	r0, [pc, #4]	; (400cf4 <PIOD_Handler+0xc>)
  400cee:	4b02      	ldr	r3, [pc, #8]	; (400cf8 <PIOD_Handler+0x10>)
  400cf0:	4798      	blx	r3
  400cf2:	bd08      	pop	{r3, pc}
  400cf4:	400e1400 	.word	0x400e1400
  400cf8:	00400c5d 	.word	0x00400c5d

00400cfc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400cfc:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400cfe:	2111      	movs	r1, #17
  400d00:	4801      	ldr	r0, [pc, #4]	; (400d08 <PIOE_Handler+0xc>)
  400d02:	4b02      	ldr	r3, [pc, #8]	; (400d0c <PIOE_Handler+0x10>)
  400d04:	4798      	blx	r3
  400d06:	bd08      	pop	{r3, pc}
  400d08:	400e1600 	.word	0x400e1600
  400d0c:	00400c5d 	.word	0x00400c5d

00400d10 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400d10:	2803      	cmp	r0, #3
  400d12:	d011      	beq.n	400d38 <pmc_mck_set_division+0x28>
  400d14:	2804      	cmp	r0, #4
  400d16:	d012      	beq.n	400d3e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400d18:	2802      	cmp	r0, #2
  400d1a:	bf0c      	ite	eq
  400d1c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400d20:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400d22:	4a08      	ldr	r2, [pc, #32]	; (400d44 <pmc_mck_set_division+0x34>)
  400d24:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400d2a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400d2c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400d2e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d30:	f013 0f08 	tst.w	r3, #8
  400d34:	d0fb      	beq.n	400d2e <pmc_mck_set_division+0x1e>
}
  400d36:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400d38:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400d3c:	e7f1      	b.n	400d22 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400d3e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400d42:	e7ee      	b.n	400d22 <pmc_mck_set_division+0x12>
  400d44:	400e0600 	.word	0x400e0600

00400d48 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400d48:	4a17      	ldr	r2, [pc, #92]	; (400da8 <pmc_switch_mck_to_pllack+0x60>)
  400d4a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400d50:	4318      	orrs	r0, r3
  400d52:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400d54:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d56:	f013 0f08 	tst.w	r3, #8
  400d5a:	d10a      	bne.n	400d72 <pmc_switch_mck_to_pllack+0x2a>
  400d5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400d60:	4911      	ldr	r1, [pc, #68]	; (400da8 <pmc_switch_mck_to_pllack+0x60>)
  400d62:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400d64:	f012 0f08 	tst.w	r2, #8
  400d68:	d103      	bne.n	400d72 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400d6a:	3b01      	subs	r3, #1
  400d6c:	d1f9      	bne.n	400d62 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400d6e:	2001      	movs	r0, #1
  400d70:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400d72:	4a0d      	ldr	r2, [pc, #52]	; (400da8 <pmc_switch_mck_to_pllack+0x60>)
  400d74:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d76:	f023 0303 	bic.w	r3, r3, #3
  400d7a:	f043 0302 	orr.w	r3, r3, #2
  400d7e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400d80:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d82:	f013 0f08 	tst.w	r3, #8
  400d86:	d10a      	bne.n	400d9e <pmc_switch_mck_to_pllack+0x56>
  400d88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400d8c:	4906      	ldr	r1, [pc, #24]	; (400da8 <pmc_switch_mck_to_pllack+0x60>)
  400d8e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400d90:	f012 0f08 	tst.w	r2, #8
  400d94:	d105      	bne.n	400da2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400d96:	3b01      	subs	r3, #1
  400d98:	d1f9      	bne.n	400d8e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400d9a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400d9c:	4770      	bx	lr
	return 0;
  400d9e:	2000      	movs	r0, #0
  400da0:	4770      	bx	lr
  400da2:	2000      	movs	r0, #0
  400da4:	4770      	bx	lr
  400da6:	bf00      	nop
  400da8:	400e0600 	.word	0x400e0600

00400dac <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400dac:	b9a0      	cbnz	r0, 400dd8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400dae:	480e      	ldr	r0, [pc, #56]	; (400de8 <pmc_switch_mainck_to_xtal+0x3c>)
  400db0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400db2:	0209      	lsls	r1, r1, #8
  400db4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400db6:	4a0d      	ldr	r2, [pc, #52]	; (400dec <pmc_switch_mainck_to_xtal+0x40>)
  400db8:	401a      	ands	r2, r3
  400dba:	4b0d      	ldr	r3, [pc, #52]	; (400df0 <pmc_switch_mainck_to_xtal+0x44>)
  400dbc:	4313      	orrs	r3, r2
  400dbe:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400dc0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400dc2:	4602      	mov	r2, r0
  400dc4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400dc6:	f013 0f01 	tst.w	r3, #1
  400dca:	d0fb      	beq.n	400dc4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400dcc:	4a06      	ldr	r2, [pc, #24]	; (400de8 <pmc_switch_mainck_to_xtal+0x3c>)
  400dce:	6a11      	ldr	r1, [r2, #32]
  400dd0:	4b08      	ldr	r3, [pc, #32]	; (400df4 <pmc_switch_mainck_to_xtal+0x48>)
  400dd2:	430b      	orrs	r3, r1
  400dd4:	6213      	str	r3, [r2, #32]
  400dd6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400dd8:	4903      	ldr	r1, [pc, #12]	; (400de8 <pmc_switch_mainck_to_xtal+0x3c>)
  400dda:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400ddc:	4a06      	ldr	r2, [pc, #24]	; (400df8 <pmc_switch_mainck_to_xtal+0x4c>)
  400dde:	401a      	ands	r2, r3
  400de0:	4b06      	ldr	r3, [pc, #24]	; (400dfc <pmc_switch_mainck_to_xtal+0x50>)
  400de2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400de4:	620b      	str	r3, [r1, #32]
  400de6:	4770      	bx	lr
  400de8:	400e0600 	.word	0x400e0600
  400dec:	ffc8fffc 	.word	0xffc8fffc
  400df0:	00370001 	.word	0x00370001
  400df4:	01370000 	.word	0x01370000
  400df8:	fec8fffc 	.word	0xfec8fffc
  400dfc:	01370002 	.word	0x01370002

00400e00 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400e00:	4b02      	ldr	r3, [pc, #8]	; (400e0c <pmc_osc_is_ready_mainck+0xc>)
  400e02:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e04:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400e08:	4770      	bx	lr
  400e0a:	bf00      	nop
  400e0c:	400e0600 	.word	0x400e0600

00400e10 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400e10:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400e14:	4b01      	ldr	r3, [pc, #4]	; (400e1c <pmc_disable_pllack+0xc>)
  400e16:	629a      	str	r2, [r3, #40]	; 0x28
  400e18:	4770      	bx	lr
  400e1a:	bf00      	nop
  400e1c:	400e0600 	.word	0x400e0600

00400e20 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400e20:	4b02      	ldr	r3, [pc, #8]	; (400e2c <pmc_is_locked_pllack+0xc>)
  400e22:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e24:	f000 0002 	and.w	r0, r0, #2
  400e28:	4770      	bx	lr
  400e2a:	bf00      	nop
  400e2c:	400e0600 	.word	0x400e0600

00400e30 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400e30:	283f      	cmp	r0, #63	; 0x3f
  400e32:	d81e      	bhi.n	400e72 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400e34:	281f      	cmp	r0, #31
  400e36:	d80c      	bhi.n	400e52 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400e38:	4b11      	ldr	r3, [pc, #68]	; (400e80 <pmc_enable_periph_clk+0x50>)
  400e3a:	699a      	ldr	r2, [r3, #24]
  400e3c:	2301      	movs	r3, #1
  400e3e:	4083      	lsls	r3, r0
  400e40:	4393      	bics	r3, r2
  400e42:	d018      	beq.n	400e76 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400e44:	2301      	movs	r3, #1
  400e46:	fa03 f000 	lsl.w	r0, r3, r0
  400e4a:	4b0d      	ldr	r3, [pc, #52]	; (400e80 <pmc_enable_periph_clk+0x50>)
  400e4c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400e4e:	2000      	movs	r0, #0
  400e50:	4770      	bx	lr
		ul_id -= 32;
  400e52:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400e54:	4b0a      	ldr	r3, [pc, #40]	; (400e80 <pmc_enable_periph_clk+0x50>)
  400e56:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400e5a:	2301      	movs	r3, #1
  400e5c:	4083      	lsls	r3, r0
  400e5e:	4393      	bics	r3, r2
  400e60:	d00b      	beq.n	400e7a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400e62:	2301      	movs	r3, #1
  400e64:	fa03 f000 	lsl.w	r0, r3, r0
  400e68:	4b05      	ldr	r3, [pc, #20]	; (400e80 <pmc_enable_periph_clk+0x50>)
  400e6a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400e6e:	2000      	movs	r0, #0
  400e70:	4770      	bx	lr
		return 1;
  400e72:	2001      	movs	r0, #1
  400e74:	4770      	bx	lr
	return 0;
  400e76:	2000      	movs	r0, #0
  400e78:	4770      	bx	lr
  400e7a:	2000      	movs	r0, #0
}
  400e7c:	4770      	bx	lr
  400e7e:	bf00      	nop
  400e80:	400e0600 	.word	0x400e0600

00400e84 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400e84:	e7fe      	b.n	400e84 <Dummy_Handler>
	...

00400e88 <Reset_Handler>:
{
  400e88:	b500      	push	{lr}
  400e8a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400e8c:	4b25      	ldr	r3, [pc, #148]	; (400f24 <Reset_Handler+0x9c>)
  400e8e:	4a26      	ldr	r2, [pc, #152]	; (400f28 <Reset_Handler+0xa0>)
  400e90:	429a      	cmp	r2, r3
  400e92:	d010      	beq.n	400eb6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400e94:	4b25      	ldr	r3, [pc, #148]	; (400f2c <Reset_Handler+0xa4>)
  400e96:	4a23      	ldr	r2, [pc, #140]	; (400f24 <Reset_Handler+0x9c>)
  400e98:	429a      	cmp	r2, r3
  400e9a:	d20c      	bcs.n	400eb6 <Reset_Handler+0x2e>
  400e9c:	3b01      	subs	r3, #1
  400e9e:	1a9b      	subs	r3, r3, r2
  400ea0:	f023 0303 	bic.w	r3, r3, #3
  400ea4:	3304      	adds	r3, #4
  400ea6:	4413      	add	r3, r2
  400ea8:	491f      	ldr	r1, [pc, #124]	; (400f28 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400eaa:	f851 0b04 	ldr.w	r0, [r1], #4
  400eae:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400eb2:	429a      	cmp	r2, r3
  400eb4:	d1f9      	bne.n	400eaa <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400eb6:	4b1e      	ldr	r3, [pc, #120]	; (400f30 <Reset_Handler+0xa8>)
  400eb8:	4a1e      	ldr	r2, [pc, #120]	; (400f34 <Reset_Handler+0xac>)
  400eba:	429a      	cmp	r2, r3
  400ebc:	d20a      	bcs.n	400ed4 <Reset_Handler+0x4c>
  400ebe:	3b01      	subs	r3, #1
  400ec0:	1a9b      	subs	r3, r3, r2
  400ec2:	f023 0303 	bic.w	r3, r3, #3
  400ec6:	3304      	adds	r3, #4
  400ec8:	4413      	add	r3, r2
                *pDest++ = 0;
  400eca:	2100      	movs	r1, #0
  400ecc:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400ed0:	4293      	cmp	r3, r2
  400ed2:	d1fb      	bne.n	400ecc <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400ed4:	4a18      	ldr	r2, [pc, #96]	; (400f38 <Reset_Handler+0xb0>)
  400ed6:	4b19      	ldr	r3, [pc, #100]	; (400f3c <Reset_Handler+0xb4>)
  400ed8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400edc:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400ede:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400ee2:	fab3 f383 	clz	r3, r3
  400ee6:	095b      	lsrs	r3, r3, #5
  400ee8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400eea:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400eec:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400ef0:	2200      	movs	r2, #0
  400ef2:	4b13      	ldr	r3, [pc, #76]	; (400f40 <Reset_Handler+0xb8>)
  400ef4:	701a      	strb	r2, [r3, #0]
	return flags;
  400ef6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400ef8:	4a12      	ldr	r2, [pc, #72]	; (400f44 <Reset_Handler+0xbc>)
  400efa:	6813      	ldr	r3, [r2, #0]
  400efc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400f00:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400f02:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400f06:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  400f0a:	b129      	cbz	r1, 400f18 <Reset_Handler+0x90>
		cpu_irq_enable();
  400f0c:	2201      	movs	r2, #1
  400f0e:	4b0c      	ldr	r3, [pc, #48]	; (400f40 <Reset_Handler+0xb8>)
  400f10:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400f12:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400f16:	b662      	cpsie	i
        __libc_init_array();
  400f18:	4b0b      	ldr	r3, [pc, #44]	; (400f48 <Reset_Handler+0xc0>)
  400f1a:	4798      	blx	r3
        main();
  400f1c:	4b0b      	ldr	r3, [pc, #44]	; (400f4c <Reset_Handler+0xc4>)
  400f1e:	4798      	blx	r3
  400f20:	e7fe      	b.n	400f20 <Reset_Handler+0x98>
  400f22:	bf00      	nop
  400f24:	20400000 	.word	0x20400000
  400f28:	004047c0 	.word	0x004047c0
  400f2c:	204009d8 	.word	0x204009d8
  400f30:	2043b4e8 	.word	0x2043b4e8
  400f34:	204009d8 	.word	0x204009d8
  400f38:	e000ed00 	.word	0xe000ed00
  400f3c:	00400000 	.word	0x00400000
  400f40:	2040000a 	.word	0x2040000a
  400f44:	e000ed88 	.word	0xe000ed88
  400f48:	00401675 	.word	0x00401675
  400f4c:	004014d9 	.word	0x004014d9

00400f50 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400f50:	4b3b      	ldr	r3, [pc, #236]	; (401040 <SystemCoreClockUpdate+0xf0>)
  400f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f54:	f003 0303 	and.w	r3, r3, #3
  400f58:	2b01      	cmp	r3, #1
  400f5a:	d01d      	beq.n	400f98 <SystemCoreClockUpdate+0x48>
  400f5c:	b183      	cbz	r3, 400f80 <SystemCoreClockUpdate+0x30>
  400f5e:	2b02      	cmp	r3, #2
  400f60:	d036      	beq.n	400fd0 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400f62:	4b37      	ldr	r3, [pc, #220]	; (401040 <SystemCoreClockUpdate+0xf0>)
  400f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f66:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400f6a:	2b70      	cmp	r3, #112	; 0x70
  400f6c:	d05f      	beq.n	40102e <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400f6e:	4b34      	ldr	r3, [pc, #208]	; (401040 <SystemCoreClockUpdate+0xf0>)
  400f70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400f72:	4934      	ldr	r1, [pc, #208]	; (401044 <SystemCoreClockUpdate+0xf4>)
  400f74:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400f78:	680b      	ldr	r3, [r1, #0]
  400f7a:	40d3      	lsrs	r3, r2
  400f7c:	600b      	str	r3, [r1, #0]
  400f7e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400f80:	4b31      	ldr	r3, [pc, #196]	; (401048 <SystemCoreClockUpdate+0xf8>)
  400f82:	695b      	ldr	r3, [r3, #20]
  400f84:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400f88:	bf14      	ite	ne
  400f8a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400f8e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400f92:	4b2c      	ldr	r3, [pc, #176]	; (401044 <SystemCoreClockUpdate+0xf4>)
  400f94:	601a      	str	r2, [r3, #0]
  400f96:	e7e4      	b.n	400f62 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400f98:	4b29      	ldr	r3, [pc, #164]	; (401040 <SystemCoreClockUpdate+0xf0>)
  400f9a:	6a1b      	ldr	r3, [r3, #32]
  400f9c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400fa0:	d003      	beq.n	400faa <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400fa2:	4a2a      	ldr	r2, [pc, #168]	; (40104c <SystemCoreClockUpdate+0xfc>)
  400fa4:	4b27      	ldr	r3, [pc, #156]	; (401044 <SystemCoreClockUpdate+0xf4>)
  400fa6:	601a      	str	r2, [r3, #0]
  400fa8:	e7db      	b.n	400f62 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400faa:	4a29      	ldr	r2, [pc, #164]	; (401050 <SystemCoreClockUpdate+0x100>)
  400fac:	4b25      	ldr	r3, [pc, #148]	; (401044 <SystemCoreClockUpdate+0xf4>)
  400fae:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400fb0:	4b23      	ldr	r3, [pc, #140]	; (401040 <SystemCoreClockUpdate+0xf0>)
  400fb2:	6a1b      	ldr	r3, [r3, #32]
  400fb4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400fb8:	2b10      	cmp	r3, #16
  400fba:	d005      	beq.n	400fc8 <SystemCoreClockUpdate+0x78>
  400fbc:	2b20      	cmp	r3, #32
  400fbe:	d1d0      	bne.n	400f62 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400fc0:	4a22      	ldr	r2, [pc, #136]	; (40104c <SystemCoreClockUpdate+0xfc>)
  400fc2:	4b20      	ldr	r3, [pc, #128]	; (401044 <SystemCoreClockUpdate+0xf4>)
  400fc4:	601a      	str	r2, [r3, #0]
          break;
  400fc6:	e7cc      	b.n	400f62 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400fc8:	4a22      	ldr	r2, [pc, #136]	; (401054 <SystemCoreClockUpdate+0x104>)
  400fca:	4b1e      	ldr	r3, [pc, #120]	; (401044 <SystemCoreClockUpdate+0xf4>)
  400fcc:	601a      	str	r2, [r3, #0]
          break;
  400fce:	e7c8      	b.n	400f62 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400fd0:	4b1b      	ldr	r3, [pc, #108]	; (401040 <SystemCoreClockUpdate+0xf0>)
  400fd2:	6a1b      	ldr	r3, [r3, #32]
  400fd4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400fd8:	d016      	beq.n	401008 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400fda:	4a1c      	ldr	r2, [pc, #112]	; (40104c <SystemCoreClockUpdate+0xfc>)
  400fdc:	4b19      	ldr	r3, [pc, #100]	; (401044 <SystemCoreClockUpdate+0xf4>)
  400fde:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400fe0:	4b17      	ldr	r3, [pc, #92]	; (401040 <SystemCoreClockUpdate+0xf0>)
  400fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400fe4:	f003 0303 	and.w	r3, r3, #3
  400fe8:	2b02      	cmp	r3, #2
  400fea:	d1ba      	bne.n	400f62 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400fec:	4a14      	ldr	r2, [pc, #80]	; (401040 <SystemCoreClockUpdate+0xf0>)
  400fee:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400ff0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400ff2:	4814      	ldr	r0, [pc, #80]	; (401044 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400ff4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400ff8:	6803      	ldr	r3, [r0, #0]
  400ffa:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400ffe:	b2d2      	uxtb	r2, r2
  401000:	fbb3 f3f2 	udiv	r3, r3, r2
  401004:	6003      	str	r3, [r0, #0]
  401006:	e7ac      	b.n	400f62 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401008:	4a11      	ldr	r2, [pc, #68]	; (401050 <SystemCoreClockUpdate+0x100>)
  40100a:	4b0e      	ldr	r3, [pc, #56]	; (401044 <SystemCoreClockUpdate+0xf4>)
  40100c:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40100e:	4b0c      	ldr	r3, [pc, #48]	; (401040 <SystemCoreClockUpdate+0xf0>)
  401010:	6a1b      	ldr	r3, [r3, #32]
  401012:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401016:	2b10      	cmp	r3, #16
  401018:	d005      	beq.n	401026 <SystemCoreClockUpdate+0xd6>
  40101a:	2b20      	cmp	r3, #32
  40101c:	d1e0      	bne.n	400fe0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40101e:	4a0b      	ldr	r2, [pc, #44]	; (40104c <SystemCoreClockUpdate+0xfc>)
  401020:	4b08      	ldr	r3, [pc, #32]	; (401044 <SystemCoreClockUpdate+0xf4>)
  401022:	601a      	str	r2, [r3, #0]
          break;
  401024:	e7dc      	b.n	400fe0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401026:	4a0b      	ldr	r2, [pc, #44]	; (401054 <SystemCoreClockUpdate+0x104>)
  401028:	4b06      	ldr	r3, [pc, #24]	; (401044 <SystemCoreClockUpdate+0xf4>)
  40102a:	601a      	str	r2, [r3, #0]
          break;
  40102c:	e7d8      	b.n	400fe0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40102e:	4a05      	ldr	r2, [pc, #20]	; (401044 <SystemCoreClockUpdate+0xf4>)
  401030:	6813      	ldr	r3, [r2, #0]
  401032:	4909      	ldr	r1, [pc, #36]	; (401058 <SystemCoreClockUpdate+0x108>)
  401034:	fba1 1303 	umull	r1, r3, r1, r3
  401038:	085b      	lsrs	r3, r3, #1
  40103a:	6013      	str	r3, [r2, #0]
  40103c:	4770      	bx	lr
  40103e:	bf00      	nop
  401040:	400e0600 	.word	0x400e0600
  401044:	2040000c 	.word	0x2040000c
  401048:	400e1810 	.word	0x400e1810
  40104c:	00b71b00 	.word	0x00b71b00
  401050:	003d0900 	.word	0x003d0900
  401054:	007a1200 	.word	0x007a1200
  401058:	aaaaaaab 	.word	0xaaaaaaab

0040105c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40105c:	4b16      	ldr	r3, [pc, #88]	; (4010b8 <system_init_flash+0x5c>)
  40105e:	4298      	cmp	r0, r3
  401060:	d913      	bls.n	40108a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401062:	4b16      	ldr	r3, [pc, #88]	; (4010bc <system_init_flash+0x60>)
  401064:	4298      	cmp	r0, r3
  401066:	d915      	bls.n	401094 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401068:	4b15      	ldr	r3, [pc, #84]	; (4010c0 <system_init_flash+0x64>)
  40106a:	4298      	cmp	r0, r3
  40106c:	d916      	bls.n	40109c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40106e:	4b15      	ldr	r3, [pc, #84]	; (4010c4 <system_init_flash+0x68>)
  401070:	4298      	cmp	r0, r3
  401072:	d917      	bls.n	4010a4 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401074:	4b14      	ldr	r3, [pc, #80]	; (4010c8 <system_init_flash+0x6c>)
  401076:	4298      	cmp	r0, r3
  401078:	d918      	bls.n	4010ac <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40107a:	4b14      	ldr	r3, [pc, #80]	; (4010cc <system_init_flash+0x70>)
  40107c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40107e:	bf94      	ite	ls
  401080:	4a13      	ldrls	r2, [pc, #76]	; (4010d0 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401082:	4a14      	ldrhi	r2, [pc, #80]	; (4010d4 <system_init_flash+0x78>)
  401084:	4b14      	ldr	r3, [pc, #80]	; (4010d8 <system_init_flash+0x7c>)
  401086:	601a      	str	r2, [r3, #0]
  401088:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40108a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40108e:	4b12      	ldr	r3, [pc, #72]	; (4010d8 <system_init_flash+0x7c>)
  401090:	601a      	str	r2, [r3, #0]
  401092:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401094:	4a11      	ldr	r2, [pc, #68]	; (4010dc <system_init_flash+0x80>)
  401096:	4b10      	ldr	r3, [pc, #64]	; (4010d8 <system_init_flash+0x7c>)
  401098:	601a      	str	r2, [r3, #0]
  40109a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40109c:	4a10      	ldr	r2, [pc, #64]	; (4010e0 <system_init_flash+0x84>)
  40109e:	4b0e      	ldr	r3, [pc, #56]	; (4010d8 <system_init_flash+0x7c>)
  4010a0:	601a      	str	r2, [r3, #0]
  4010a2:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4010a4:	4a0f      	ldr	r2, [pc, #60]	; (4010e4 <system_init_flash+0x88>)
  4010a6:	4b0c      	ldr	r3, [pc, #48]	; (4010d8 <system_init_flash+0x7c>)
  4010a8:	601a      	str	r2, [r3, #0]
  4010aa:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4010ac:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4010b0:	4b09      	ldr	r3, [pc, #36]	; (4010d8 <system_init_flash+0x7c>)
  4010b2:	601a      	str	r2, [r3, #0]
  4010b4:	4770      	bx	lr
  4010b6:	bf00      	nop
  4010b8:	015ef3bf 	.word	0x015ef3bf
  4010bc:	02bde77f 	.word	0x02bde77f
  4010c0:	041cdb3f 	.word	0x041cdb3f
  4010c4:	057bceff 	.word	0x057bceff
  4010c8:	06dac2bf 	.word	0x06dac2bf
  4010cc:	0839b67f 	.word	0x0839b67f
  4010d0:	04000500 	.word	0x04000500
  4010d4:	04000600 	.word	0x04000600
  4010d8:	400e0c00 	.word	0x400e0c00
  4010dc:	04000100 	.word	0x04000100
  4010e0:	04000200 	.word	0x04000200
  4010e4:	04000300 	.word	0x04000300

004010e8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4010e8:	4b0a      	ldr	r3, [pc, #40]	; (401114 <_sbrk+0x2c>)
  4010ea:	681b      	ldr	r3, [r3, #0]
  4010ec:	b153      	cbz	r3, 401104 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4010ee:	4b09      	ldr	r3, [pc, #36]	; (401114 <_sbrk+0x2c>)
  4010f0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4010f2:	181a      	adds	r2, r3, r0
  4010f4:	4908      	ldr	r1, [pc, #32]	; (401118 <_sbrk+0x30>)
  4010f6:	4291      	cmp	r1, r2
  4010f8:	db08      	blt.n	40110c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4010fa:	4610      	mov	r0, r2
  4010fc:	4a05      	ldr	r2, [pc, #20]	; (401114 <_sbrk+0x2c>)
  4010fe:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401100:	4618      	mov	r0, r3
  401102:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401104:	4a05      	ldr	r2, [pc, #20]	; (40111c <_sbrk+0x34>)
  401106:	4b03      	ldr	r3, [pc, #12]	; (401114 <_sbrk+0x2c>)
  401108:	601a      	str	r2, [r3, #0]
  40110a:	e7f0      	b.n	4010ee <_sbrk+0x6>
		return (caddr_t) -1;	
  40110c:	f04f 30ff 	mov.w	r0, #4294967295
}
  401110:	4770      	bx	lr
  401112:	bf00      	nop
  401114:	20400a68 	.word	0x20400a68
  401118:	2045fffc 	.word	0x2045fffc
  40111c:	2043d6e8 	.word	0x2043d6e8

00401120 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401120:	f04f 30ff 	mov.w	r0, #4294967295
  401124:	4770      	bx	lr

00401126 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401126:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40112a:	604b      	str	r3, [r1, #4]

	return 0;
}
  40112c:	2000      	movs	r0, #0
  40112e:	4770      	bx	lr

00401130 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401130:	2001      	movs	r0, #1
  401132:	4770      	bx	lr

00401134 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401134:	2000      	movs	r0, #0
  401136:	4770      	bx	lr

00401138 <AFEC_Temp_callback>:
 */

PPBUF_DECLARE(buffer,120000);
volatile uint32_t buf = 0;

static void AFEC_Temp_callback(void){	
  401138:	b510      	push	{r4, lr}
  40113a:	b082      	sub	sp, #8
	afec->AFEC_CSELR = afec_ch;
  40113c:	4b17      	ldr	r3, [pc, #92]	; (40119c <AFEC_Temp_callback+0x64>)
  40113e:	2201      	movs	r2, #1
  401140:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  401142:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	/** The conversion data value */
	uint32_t g_ul_value = 0;

	g_ul_value = afec_channel_get_value(AFEC0, canal_generico_pino);
  401144:	9301      	str	r3, [sp, #4]
	

	// check swap
	if(ppbuf_get_full_signal(&buffer,false) == true) {
  401146:	2100      	movs	r1, #0
  401148:	4815      	ldr	r0, [pc, #84]	; (4011a0 <AFEC_Temp_callback+0x68>)
  40114a:	4b16      	ldr	r3, [pc, #88]	; (4011a4 <AFEC_Temp_callback+0x6c>)
  40114c:	4798      	blx	r3
  40114e:	b9c0      	cbnz	r0, 401182 <AFEC_Temp_callback+0x4a>
		ppbuf_get_full_signal(&buffer,true); // swap
	}
	
	ppbuf_insert_active(&buffer, &g_ul_value, sizeof(g_ul_value));
  401150:	4c13      	ldr	r4, [pc, #76]	; (4011a0 <AFEC_Temp_callback+0x68>)
  401152:	2204      	movs	r2, #4
  401154:	eb0d 0102 	add.w	r1, sp, r2
  401158:	4620      	mov	r0, r4
  40115a:	4b13      	ldr	r3, [pc, #76]	; (4011a8 <AFEC_Temp_callback+0x70>)
  40115c:	4798      	blx	r3
		
	/* gets the data on the pong buffer */
	ppbuf_remove_inactive(&buffer, &buf, sizeof(buf));	
  40115e:	2204      	movs	r2, #4
  401160:	4912      	ldr	r1, [pc, #72]	; (4011ac <AFEC_Temp_callback+0x74>)
  401162:	4620      	mov	r0, r4
  401164:	4b12      	ldr	r3, [pc, #72]	; (4011b0 <AFEC_Temp_callback+0x78>)
  401166:	4798      	blx	r3
	
    dacc_get_interrupt_status(DACC_BASE);
  401168:	4812      	ldr	r0, [pc, #72]	; (4011b4 <AFEC_Temp_callback+0x7c>)
  40116a:	4b13      	ldr	r3, [pc, #76]	; (4011b8 <AFEC_Temp_callback+0x80>)
  40116c:	4798      	blx	r3
	if ((buffer.ping == 0)){
  40116e:	7923      	ldrb	r3, [r4, #4]
  401170:	b163      	cbz	r3, 40118c <AFEC_Temp_callback+0x54>
		dacc_write_conversion_data(DACC_BASE, buf/2, DACC_CHANNEL);
	}else{
		dacc_write_conversion_data(DACC_BASE, buf, DACC_CHANNEL);
  401172:	4b0e      	ldr	r3, [pc, #56]	; (4011ac <AFEC_Temp_callback+0x74>)
  401174:	6819      	ldr	r1, [r3, #0]
  401176:	2200      	movs	r2, #0
  401178:	480e      	ldr	r0, [pc, #56]	; (4011b4 <AFEC_Temp_callback+0x7c>)
  40117a:	4b10      	ldr	r3, [pc, #64]	; (4011bc <AFEC_Temp_callback+0x84>)
  40117c:	4798      	blx	r3
	}
}
  40117e:	b002      	add	sp, #8
  401180:	bd10      	pop	{r4, pc}
		ppbuf_get_full_signal(&buffer,true); // swap
  401182:	2101      	movs	r1, #1
  401184:	4806      	ldr	r0, [pc, #24]	; (4011a0 <AFEC_Temp_callback+0x68>)
  401186:	4b07      	ldr	r3, [pc, #28]	; (4011a4 <AFEC_Temp_callback+0x6c>)
  401188:	4798      	blx	r3
  40118a:	e7e1      	b.n	401150 <AFEC_Temp_callback+0x18>
		dacc_write_conversion_data(DACC_BASE, buf/2, DACC_CHANNEL);
  40118c:	4b07      	ldr	r3, [pc, #28]	; (4011ac <AFEC_Temp_callback+0x74>)
  40118e:	6819      	ldr	r1, [r3, #0]
  401190:	2200      	movs	r2, #0
  401192:	0849      	lsrs	r1, r1, #1
  401194:	4807      	ldr	r0, [pc, #28]	; (4011b4 <AFEC_Temp_callback+0x7c>)
  401196:	4b09      	ldr	r3, [pc, #36]	; (4011bc <AFEC_Temp_callback+0x84>)
  401198:	4798      	blx	r3
  40119a:	e7f0      	b.n	40117e <AFEC_Temp_callback+0x46>
  40119c:	4003c000 	.word	0x4003c000
  4011a0:	20400010 	.word	0x20400010
  4011a4:	00400259 	.word	0x00400259
  4011a8:	004001ad 	.word	0x004001ad
  4011ac:	20400a6c 	.word	0x20400a6c
  4011b0:	00400209 	.word	0x00400209
  4011b4:	40040000 	.word	0x40040000
  4011b8:	00400615 	.word	0x00400615
  4011bc:	00400619 	.word	0x00400619

004011c0 <SysTick_Handler>:
	g_systimer++;	
  4011c0:	4a02      	ldr	r2, [pc, #8]	; (4011cc <SysTick_Handler+0xc>)
  4011c2:	6813      	ldr	r3, [r2, #0]
  4011c4:	3301      	adds	r3, #1
  4011c6:	6013      	str	r3, [r2, #0]
  4011c8:	4770      	bx	lr
  4011ca:	bf00      	nop
  4011cc:	20400a70 	.word	0x20400a70

004011d0 <TC0_Handler>:
void TC0_Handler(void){
  4011d0:	b500      	push	{lr}
  4011d2:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC0, 0);
  4011d4:	2100      	movs	r1, #0
  4011d6:	4805      	ldr	r0, [pc, #20]	; (4011ec <TC0_Handler+0x1c>)
  4011d8:	4b05      	ldr	r3, [pc, #20]	; (4011f0 <TC0_Handler+0x20>)
  4011da:	4798      	blx	r3
  4011dc:	9001      	str	r0, [sp, #4]
	printf("kakaka \n");
  4011de:	4805      	ldr	r0, [pc, #20]	; (4011f4 <TC0_Handler+0x24>)
  4011e0:	4b05      	ldr	r3, [pc, #20]	; (4011f8 <TC0_Handler+0x28>)
  4011e2:	4798      	blx	r3
	UNUSED(ul_dummy);
  4011e4:	9b01      	ldr	r3, [sp, #4]
}
  4011e6:	b003      	add	sp, #12
  4011e8:	f85d fb04 	ldr.w	pc, [sp], #4
  4011ec:	4000c000 	.word	0x4000c000
  4011f0:	00400655 	.word	0x00400655
  4011f4:	00404594 	.word	0x00404594
  4011f8:	004016c5 	.word	0x004016c5

004011fc <usart_put_string>:

void usart_put_string(Usart *usart, char str[]) {
  4011fc:	b538      	push	{r3, r4, r5, lr}
  4011fe:	4605      	mov	r5, r0
  401200:	460c      	mov	r4, r1
	usart_serial_write_packet(usart, str, strlen(str));
  401202:	4608      	mov	r0, r1
  401204:	4b03      	ldr	r3, [pc, #12]	; (401214 <usart_put_string+0x18>)
  401206:	4798      	blx	r3
  401208:	4602      	mov	r2, r0
  40120a:	4621      	mov	r1, r4
  40120c:	4628      	mov	r0, r5
  40120e:	4b02      	ldr	r3, [pc, #8]	; (401218 <usart_put_string+0x1c>)
  401210:	4798      	blx	r3
  401212:	bd38      	pop	{r3, r4, r5, pc}
  401214:	004018c1 	.word	0x004018c1
  401218:	004007e1 	.word	0x004007e1

0040121c <usart_get_string>:
}

int usart_get_string(Usart *usart, char buffer_get[], int bufferlen, int timeout_ms) {
  40121c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401220:	b085      	sub	sp, #20
  401222:	9001      	str	r0, [sp, #4]
  401224:	468b      	mov	fp, r1
  401226:	461f      	mov	r7, r3
	long timestart = g_systimer;
  401228:	4b10      	ldr	r3, [pc, #64]	; (40126c <usart_get_string+0x50>)
  40122a:	681e      	ldr	r6, [r3, #0]
  40122c:	f101 3aff 	add.w	sl, r1, #4294967295
  401230:	f102 38ff 	add.w	r8, r2, #4294967295
	uint32_t rx;
	uint32_t counter = 0;
  401234:	2400      	movs	r4, #0
	
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  401236:	461d      	mov	r5, r3
		if(usart_read(usart, &rx) == 0) {
  401238:	f8df 9034 	ldr.w	r9, [pc, #52]	; 401270 <usart_get_string+0x54>
	while(g_systimer - timestart < timeout_ms && counter < bufferlen - 1) {
  40123c:	682b      	ldr	r3, [r5, #0]
  40123e:	1b9b      	subs	r3, r3, r6
  401240:	42bb      	cmp	r3, r7
  401242:	da0c      	bge.n	40125e <usart_get_string+0x42>
  401244:	4544      	cmp	r4, r8
  401246:	d00a      	beq.n	40125e <usart_get_string+0x42>
		if(usart_read(usart, &rx) == 0) {
  401248:	a903      	add	r1, sp, #12
  40124a:	9801      	ldr	r0, [sp, #4]
  40124c:	47c8      	blx	r9
  40124e:	2800      	cmp	r0, #0
  401250:	d1f4      	bne.n	40123c <usart_get_string+0x20>
			timestart = g_systimer; // reset timeout
  401252:	682e      	ldr	r6, [r5, #0]
			buffer_get[counter++] = rx;
  401254:	3401      	adds	r4, #1
  401256:	9b03      	ldr	r3, [sp, #12]
  401258:	f80a 3f01 	strb.w	r3, [sl, #1]!
  40125c:	e7ee      	b.n	40123c <usart_get_string+0x20>
		}
	}
	buffer_get[counter] = 0x00;
  40125e:	2300      	movs	r3, #0
  401260:	f80b 3004 	strb.w	r3, [fp, r4]
	return counter;
}
  401264:	4620      	mov	r0, r4
  401266:	b005      	add	sp, #20
  401268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40126c:	20400a70 	.word	0x20400a70
  401270:	004007c7 	.word	0x004007c7

00401274 <usart_send_command>:

void usart_send_command(Usart *usart, char buffer_rx[], int bufferlen, char buffer_tx[], int timeout) {
  401274:	b570      	push	{r4, r5, r6, lr}
  401276:	4604      	mov	r4, r0
  401278:	460d      	mov	r5, r1
  40127a:	4616      	mov	r6, r2
	usart_put_string(usart, buffer_tx);
  40127c:	4619      	mov	r1, r3
  40127e:	4b04      	ldr	r3, [pc, #16]	; (401290 <usart_send_command+0x1c>)
  401280:	4798      	blx	r3
	usart_get_string(usart, buffer_rx, bufferlen, timeout);
  401282:	9b04      	ldr	r3, [sp, #16]
  401284:	4632      	mov	r2, r6
  401286:	4629      	mov	r1, r5
  401288:	4620      	mov	r0, r4
  40128a:	4c02      	ldr	r4, [pc, #8]	; (401294 <usart_send_command+0x20>)
  40128c:	47a0      	blx	r4
  40128e:	bd70      	pop	{r4, r5, r6, pc}
  401290:	004011fd 	.word	0x004011fd
  401294:	0040121d 	.word	0x0040121d

00401298 <usart_log>:
}

void usart_log(char* name, char* log) {
  401298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40129a:	4607      	mov	r7, r0
  40129c:	460e      	mov	r6, r1
	usart_put_string(USART1, "[");
  40129e:	4d09      	ldr	r5, [pc, #36]	; (4012c4 <usart_log+0x2c>)
  4012a0:	4909      	ldr	r1, [pc, #36]	; (4012c8 <usart_log+0x30>)
  4012a2:	4628      	mov	r0, r5
  4012a4:	4c09      	ldr	r4, [pc, #36]	; (4012cc <usart_log+0x34>)
  4012a6:	47a0      	blx	r4
	usart_put_string(USART1, name);
  4012a8:	4639      	mov	r1, r7
  4012aa:	4628      	mov	r0, r5
  4012ac:	47a0      	blx	r4
	usart_put_string(USART1, "] ");
  4012ae:	4908      	ldr	r1, [pc, #32]	; (4012d0 <usart_log+0x38>)
  4012b0:	4628      	mov	r0, r5
  4012b2:	47a0      	blx	r4
	usart_put_string(USART1, log);
  4012b4:	4631      	mov	r1, r6
  4012b6:	4628      	mov	r0, r5
  4012b8:	47a0      	blx	r4
	usart_put_string(USART1, "\r\n");
  4012ba:	4906      	ldr	r1, [pc, #24]	; (4012d4 <usart_log+0x3c>)
  4012bc:	4628      	mov	r0, r5
  4012be:	47a0      	blx	r4
  4012c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4012c2:	bf00      	nop
  4012c4:	40028000 	.word	0x40028000
  4012c8:	00404624 	.word	0x00404624
  4012cc:	004011fd 	.word	0x004011fd
  4012d0:	00404628 	.word	0x00404628
  4012d4:	004045f0 	.word	0x004045f0

004012d8 <config_console>:
}

void config_console(void) {
  4012d8:	b570      	push	{r4, r5, r6, lr}
  4012da:	b086      	sub	sp, #24
	usart_settings.baudrate = opt->baudrate;
  4012dc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4012e0:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  4012e2:	23c0      	movs	r3, #192	; 0xc0
  4012e4:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  4012e6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4012ea:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  4012ec:	2300      	movs	r3, #0
  4012ee:	9303      	str	r3, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4012f0:	9304      	str	r3, [sp, #16]
  4012f2:	200e      	movs	r0, #14
  4012f4:	4b09      	ldr	r3, [pc, #36]	; (40131c <config_console+0x44>)
  4012f6:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  4012f8:	4c09      	ldr	r4, [pc, #36]	; (401320 <config_console+0x48>)
  4012fa:	4a0a      	ldr	r2, [pc, #40]	; (401324 <config_console+0x4c>)
  4012fc:	4669      	mov	r1, sp
  4012fe:	4620      	mov	r0, r4
  401300:	4b09      	ldr	r3, [pc, #36]	; (401328 <config_console+0x50>)
  401302:	4798      	blx	r3
		usart_enable_tx(p_usart);
  401304:	4620      	mov	r0, r4
  401306:	4e09      	ldr	r6, [pc, #36]	; (40132c <config_console+0x54>)
  401308:	47b0      	blx	r6
		usart_enable_rx(p_usart);
  40130a:	4620      	mov	r0, r4
  40130c:	4d08      	ldr	r5, [pc, #32]	; (401330 <config_console+0x58>)
  40130e:	47a8      	blx	r5
	config.baudrate = 115200;
	config.charlength = US_MR_CHRL_8_BIT;
	config.paritytype = US_MR_PAR_NO;
	config.stopbits = false;
	usart_serial_init(USART1, &config);
	usart_enable_tx(USART1);
  401310:	4620      	mov	r0, r4
  401312:	47b0      	blx	r6
	usart_enable_rx(USART1);
  401314:	4620      	mov	r0, r4
  401316:	47a8      	blx	r5
}
  401318:	b006      	add	sp, #24
  40131a:	bd70      	pop	{r4, r5, r6, pc}
  40131c:	00400e31 	.word	0x00400e31
  401320:	40028000 	.word	0x40028000
  401324:	08f0d180 	.word	0x08f0d180
  401328:	00400751 	.word	0x00400751
  40132c:	004007a5 	.word	0x004007a5
  401330:	004007ab 	.word	0x004007ab

00401334 <hm10_config_server>:

void hm10_config_server(void) {
  401334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401338:	b086      	sub	sp, #24
	usart_settings.baudrate = opt->baudrate;
  40133a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  40133e:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  401340:	23c0      	movs	r3, #192	; 0xc0
  401342:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  401344:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401348:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  40134a:	2500      	movs	r5, #0
  40134c:	9503      	str	r5, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40134e:	9504      	str	r5, [sp, #16]
  401350:	200d      	movs	r0, #13
  401352:	4e13      	ldr	r6, [pc, #76]	; (4013a0 <hm10_config_server+0x6c>)
  401354:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  401356:	4c13      	ldr	r4, [pc, #76]	; (4013a4 <hm10_config_server+0x70>)
  401358:	4a13      	ldr	r2, [pc, #76]	; (4013a8 <hm10_config_server+0x74>)
  40135a:	4669      	mov	r1, sp
  40135c:	4620      	mov	r0, r4
  40135e:	4b13      	ldr	r3, [pc, #76]	; (4013ac <hm10_config_server+0x78>)
  401360:	4798      	blx	r3
		usart_enable_tx(p_usart);
  401362:	4620      	mov	r0, r4
  401364:	f8df 8054 	ldr.w	r8, [pc, #84]	; 4013bc <hm10_config_server+0x88>
  401368:	47c0      	blx	r8
		usart_enable_rx(p_usart);
  40136a:	4620      	mov	r0, r4
  40136c:	4f10      	ldr	r7, [pc, #64]	; (4013b0 <hm10_config_server+0x7c>)
  40136e:	47b8      	blx	r7
	config.baudrate = 9600;
	config.charlength = US_MR_CHRL_8_BIT;
	config.paritytype = US_MR_PAR_NO;
	config.stopbits = false;
	usart_serial_init(USART0, &config);
	usart_enable_tx(USART0);
  401370:	4620      	mov	r0, r4
  401372:	47c0      	blx	r8
	usart_enable_rx(USART0);
  401374:	4620      	mov	r0, r4
  401376:	47b8      	blx	r7
  401378:	200b      	movs	r0, #11
  40137a:	47b0      	blx	r6
	sysclk_enable_peripheral_clock(ID_PIOB);
	//usart_init_rs232(USART0, &config, sysclk_get_peripheral_hz());


	// RX - PB0  TX - PB1
	pio_configure(PIOB, PIO_PERIPH_C, (1 << 0), PIO_DEFAULT);
  40137c:	4e0d      	ldr	r6, [pc, #52]	; (4013b4 <hm10_config_server+0x80>)
  40137e:	462b      	mov	r3, r5
  401380:	2201      	movs	r2, #1
  401382:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401386:	4630      	mov	r0, r6
  401388:	4c0b      	ldr	r4, [pc, #44]	; (4013b8 <hm10_config_server+0x84>)
  40138a:	47a0      	blx	r4
	pio_configure(PIOB, PIO_PERIPH_C, (1 << 1), PIO_DEFAULT);
  40138c:	462b      	mov	r3, r5
  40138e:	2202      	movs	r2, #2
  401390:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401394:	4630      	mov	r0, r6
  401396:	47a0      	blx	r4
	//usart_enable_interrupt(USART0, US_IER_RXRDY);
	//NVIC_SetPriority(ID_USART0, 1);
	//NVIC_EnableIRQ(ID_USART0);


}
  401398:	b006      	add	sp, #24
  40139a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40139e:	bf00      	nop
  4013a0:	00400e31 	.word	0x00400e31
  4013a4:	40024000 	.word	0x40024000
  4013a8:	08f0d180 	.word	0x08f0d180
  4013ac:	00400751 	.word	0x00400751
  4013b0:	004007ab 	.word	0x004007ab
  4013b4:	400e1000 	.word	0x400e1000
  4013b8:	00400bc5 	.word	0x00400bc5
  4013bc:	004007a5 	.word	0x004007a5

004013c0 <hm10_server_init>:
		}
	}
}*/


int hm10_server_init(void) {
  4013c0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4013c2:	b0a3      	sub	sp, #140	; 0x8c
	char buffer_rx[128];
	usart_send_command(USART0, buffer_rx, 1000, "AT", 200);
  4013c4:	4e1a      	ldr	r6, [pc, #104]	; (401430 <hm10_server_init+0x70>)
  4013c6:	4d1b      	ldr	r5, [pc, #108]	; (401434 <hm10_server_init+0x74>)
  4013c8:	27c8      	movs	r7, #200	; 0xc8
  4013ca:	9700      	str	r7, [sp, #0]
  4013cc:	4633      	mov	r3, r6
  4013ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4013d2:	a902      	add	r1, sp, #8
  4013d4:	4628      	mov	r0, r5
  4013d6:	4c18      	ldr	r4, [pc, #96]	; (401438 <hm10_server_init+0x78>)
  4013d8:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT", 200);
  4013da:	9700      	str	r7, [sp, #0]
  4013dc:	4633      	mov	r3, r6
  4013de:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4013e2:	a902      	add	r1, sp, #8
  4013e4:	4628      	mov	r0, r5
  4013e6:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT", 200);
  4013e8:	9700      	str	r7, [sp, #0]
  4013ea:	4633      	mov	r3, r6
  4013ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4013f0:	a902      	add	r1, sp, #8
  4013f2:	4628      	mov	r0, r5
  4013f4:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT+RESET", 400);	
  4013f6:	f44f 76c8 	mov.w	r6, #400	; 0x190
  4013fa:	9600      	str	r6, [sp, #0]
  4013fc:	4b0f      	ldr	r3, [pc, #60]	; (40143c <hm10_server_init+0x7c>)
  4013fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  401402:	a902      	add	r1, sp, #8
  401404:	4628      	mov	r0, r5
  401406:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT+NAMEServer", 400);
  401408:	9600      	str	r6, [sp, #0]
  40140a:	4b0d      	ldr	r3, [pc, #52]	; (401440 <hm10_server_init+0x80>)
  40140c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  401410:	a902      	add	r1, sp, #8
  401412:	4628      	mov	r0, r5
  401414:	47a0      	blx	r4
	usart_send_command(USART0, buffer_rx, 1000, "AT+ROLE0", 400);
  401416:	9600      	str	r6, [sp, #0]
  401418:	4b0a      	ldr	r3, [pc, #40]	; (401444 <hm10_server_init+0x84>)
  40141a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40141e:	a902      	add	r1, sp, #8
  401420:	4628      	mov	r0, r5
  401422:	47a0      	blx	r4
	usart_log("hm10_server_init", buffer_rx);
  401424:	a902      	add	r1, sp, #8
  401426:	4808      	ldr	r0, [pc, #32]	; (401448 <hm10_server_init+0x88>)
  401428:	4b08      	ldr	r3, [pc, #32]	; (40144c <hm10_server_init+0x8c>)
  40142a:	4798      	blx	r3
}
  40142c:	b023      	add	sp, #140	; 0x8c
  40142e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401430:	004045a0 	.word	0x004045a0
  401434:	40024000 	.word	0x40024000
  401438:	00401275 	.word	0x00401275
  40143c:	004045a4 	.word	0x004045a4
  401440:	004045b0 	.word	0x004045b0
  401444:	004045c0 	.word	0x004045c0
  401448:	004045cc 	.word	0x004045cc
  40144c:	00401299 	.word	0x00401299

00401450 <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  401450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401454:	b084      	sub	sp, #16
  401456:	4605      	mov	r5, r0
  401458:	4616      	mov	r6, r2
  40145a:	461f      	mov	r7, r3
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  40145c:	4608      	mov	r0, r1
  40145e:	4b16      	ldr	r3, [pc, #88]	; (4014b8 <TC_init+0x68>)
  401460:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  401462:	4c16      	ldr	r4, [pc, #88]	; (4014bc <TC_init+0x6c>)
  401464:	9400      	str	r4, [sp, #0]
  401466:	ab02      	add	r3, sp, #8
  401468:	aa03      	add	r2, sp, #12
  40146a:	4621      	mov	r1, r4
  40146c:	4638      	mov	r0, r7
  40146e:	f8df 8064 	ldr.w	r8, [pc, #100]	; 4014d4 <TC_init+0x84>
  401472:	47c0      	blx	r8
	
	//PMC->PMC_SCER = 1 << 14;
	ul_tcclks = 1;
  401474:	2301      	movs	r3, #1
  401476:	9302      	str	r3, [sp, #8]
	
	tc_init(TC, TC_CHANNEL, ul_tcclks 
  401478:	4a11      	ldr	r2, [pc, #68]	; (4014c0 <TC_init+0x70>)
  40147a:	4631      	mov	r1, r6
  40147c:	4628      	mov	r0, r5
  40147e:	4b11      	ldr	r3, [pc, #68]	; (4014c4 <TC_init+0x74>)
  401480:	4798      	blx	r3
							| TC_CMR_ACPA_SET /* RA Compare Effect: set */
							| TC_CMR_ACPC_CLEAR /* RC Compare Effect: clear */
							| TC_CMR_CPCTRG /* UP mode with automatic trigger on RC Compare */
	);
	
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq /8 );
  401482:	9a03      	ldr	r2, [sp, #12]
  401484:	fbb4 f2f2 	udiv	r2, r4, r2
  401488:	fbb2 f2f7 	udiv	r2, r2, r7
  40148c:	08d2      	lsrs	r2, r2, #3
  40148e:	4631      	mov	r1, r6
  401490:	4628      	mov	r0, r5
  401492:	4b0d      	ldr	r3, [pc, #52]	; (4014c8 <TC_init+0x78>)
  401494:	4798      	blx	r3
	tc_write_ra(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq / 8 / 2);
  401496:	9a03      	ldr	r2, [sp, #12]
  401498:	fbb4 f2f2 	udiv	r2, r4, r2
  40149c:	fbb2 f2f7 	udiv	r2, r2, r7
  4014a0:	0912      	lsrs	r2, r2, #4
  4014a2:	4631      	mov	r1, r6
  4014a4:	4628      	mov	r0, r5
  4014a6:	4b09      	ldr	r3, [pc, #36]	; (4014cc <TC_init+0x7c>)
  4014a8:	4798      	blx	r3
	/* Interrupo no C */
	//NVIC_EnableIRQ((IRQn_Type) ID_TC);
//	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  4014aa:	4631      	mov	r1, r6
  4014ac:	4628      	mov	r0, r5
  4014ae:	4b08      	ldr	r3, [pc, #32]	; (4014d0 <TC_init+0x80>)
  4014b0:	4798      	blx	r3
}
  4014b2:	b004      	add	sp, #16
  4014b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4014b8:	00400e31 	.word	0x00400e31
  4014bc:	11e1a300 	.word	0x11e1a300
  4014c0:	0009c001 	.word	0x0009c001
  4014c4:	00400623 	.word	0x00400623
  4014c8:	0040064d 	.word	0x0040064d
  4014cc:	00400645 	.word	0x00400645
  4014d0:	0040063d 	.word	0x0040063d
  4014d4:	0040065d 	.word	0x0040065d

004014d8 <main>:

int main (void)
{
  4014d8:	b580      	push	{r7, lr}
  4014da:	f5ad 6d85 	sub.w	sp, sp, #1064	; 0x428
	board_init();
  4014de:	4b42      	ldr	r3, [pc, #264]	; (4015e8 <main+0x110>)
  4014e0:	4798      	blx	r3
	sysclk_init();
  4014e2:	4b42      	ldr	r3, [pc, #264]	; (4015ec <main+0x114>)
  4014e4:	4798      	blx	r3
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  4014e6:	4b42      	ldr	r3, [pc, #264]	; (4015f0 <main+0x118>)
  4014e8:	4a42      	ldr	r2, [pc, #264]	; (4015f4 <main+0x11c>)
  4014ea:	605a      	str	r2, [r3, #4]
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4014ec:	21e0      	movs	r1, #224	; 0xe0
  4014ee:	4a42      	ldr	r2, [pc, #264]	; (4015f8 <main+0x120>)
  4014f0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  4014f4:	2500      	movs	r5, #0
  4014f6:	609d      	str	r5, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  4014f8:	2207      	movs	r2, #7
  4014fa:	601a      	str	r2, [r3, #0]
	delay_init();
	SysTick_Config(sysclk_get_cpu_hz() / 1000); // 1 ms
	config_console();
  4014fc:	4b3f      	ldr	r3, [pc, #252]	; (4015fc <main+0x124>)
  4014fe:	4798      	blx	r3
	
	
	
	usart_put_string(USART1, "Inicializando...\r\n");
  401500:	4e3f      	ldr	r6, [pc, #252]	; (401600 <main+0x128>)
  401502:	4940      	ldr	r1, [pc, #256]	; (401604 <main+0x12c>)
  401504:	4630      	mov	r0, r6
  401506:	4c40      	ldr	r4, [pc, #256]	; (401608 <main+0x130>)
  401508:	47a0      	blx	r4
	usart_put_string(USART1, "Config HC05 Server...\r\n");
  40150a:	4940      	ldr	r1, [pc, #256]	; (40160c <main+0x134>)
  40150c:	4630      	mov	r0, r6
  40150e:	47a0      	blx	r4
	hm10_config_server();
  401510:	4b3f      	ldr	r3, [pc, #252]	; (401610 <main+0x138>)
  401512:	4798      	blx	r3
	hm10_server_init();
  401514:	4b3f      	ldr	r3, [pc, #252]	; (401614 <main+0x13c>)
  401516:	4798      	blx	r3
  401518:	200a      	movs	r0, #10
  40151a:	4c3f      	ldr	r4, [pc, #252]	; (401618 <main+0x140>)
  40151c:	47a0      	blx	r4
  40151e:	200b      	movs	r0, #11
  401520:	47a0      	blx	r4
  401522:	200c      	movs	r0, #12
  401524:	47a0      	blx	r4
  401526:	2010      	movs	r0, #16
  401528:	47a0      	blx	r4
  40152a:	2011      	movs	r0, #17
  40152c:	47a0      	blx	r4
	afec_enable(AFEC0);
  40152e:	4c3b      	ldr	r4, [pc, #236]	; (40161c <main+0x144>)
  401530:	4620      	mov	r0, r4
  401532:	4b3b      	ldr	r3, [pc, #236]	; (401620 <main+0x148>)
  401534:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  401536:	a803      	add	r0, sp, #12
  401538:	4b3a      	ldr	r3, [pc, #232]	; (401624 <main+0x14c>)
  40153a:	4798      	blx	r3
	afec_init(AFEC0, &afec_cfg);
  40153c:	a903      	add	r1, sp, #12
  40153e:	4620      	mov	r0, r4
  401540:	4b39      	ldr	r3, [pc, #228]	; (401628 <main+0x150>)
  401542:	4798      	blx	r3
	reg = afec->AFEC_MR;
  401544:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  401546:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
  40154a:	f043 0303 	orr.w	r3, r3, #3
	afec->AFEC_MR = reg;
  40154e:	6063      	str	r3, [r4, #4]
	AFEC0->AFEC_MR |= 3;
  401550:	6863      	ldr	r3, [r4, #4]
  401552:	f043 0303 	orr.w	r3, r3, #3
  401556:	6063      	str	r3, [r4, #4]
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_1,	AFEC_Temp_callback, 1); 
  401558:	2301      	movs	r3, #1
  40155a:	4a34      	ldr	r2, [pc, #208]	; (40162c <main+0x154>)
  40155c:	4619      	mov	r1, r3
  40155e:	4620      	mov	r0, r4
  401560:	4e33      	ldr	r6, [pc, #204]	; (401630 <main+0x158>)
  401562:	47b0      	blx	r6
	afec_ch_get_config_defaults(&afec_ch_cfg);
  401564:	4668      	mov	r0, sp
  401566:	4b33      	ldr	r3, [pc, #204]	; (401634 <main+0x15c>)
  401568:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  40156a:	f88d 5001 	strb.w	r5, [sp, #1]
	afec_ch_set_config(AFEC0, canal_generico_pino, &afec_ch_cfg);
  40156e:	466a      	mov	r2, sp
  401570:	2101      	movs	r1, #1
  401572:	4620      	mov	r0, r4
  401574:	4b30      	ldr	r3, [pc, #192]	; (401638 <main+0x160>)
  401576:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  401578:	2301      	movs	r3, #1
  40157a:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  40157c:	f44f 7300 	mov.w	r3, #512	; 0x200
  401580:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  401582:	a801      	add	r0, sp, #4
  401584:	4b2d      	ldr	r3, [pc, #180]	; (40163c <main+0x164>)
  401586:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  401588:	a901      	add	r1, sp, #4
  40158a:	4620      	mov	r0, r4
  40158c:	4b2c      	ldr	r3, [pc, #176]	; (401640 <main+0x168>)
  40158e:	4798      	blx	r3
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  401590:	2302      	movs	r3, #2
  401592:	6163      	str	r3, [r4, #20]
		
	/* inicializa e configura adc */
	config_ADC_TEMP();
		
		
	TC_init(TC0, ID_TC0, 0, 100000);
  401594:	4b2b      	ldr	r3, [pc, #172]	; (401644 <main+0x16c>)
  401596:	462a      	mov	r2, r5
  401598:	2117      	movs	r1, #23
  40159a:	482b      	ldr	r0, [pc, #172]	; (401648 <main+0x170>)
  40159c:	4c2b      	ldr	r4, [pc, #172]	; (40164c <main+0x174>)
  40159e:	47a0      	blx	r4
	char *str;
	
	while(1) {
		
		
		usart_get_string(USART0, temp_volume, 1024, 100);
  4015a0:	4d2b      	ldr	r5, [pc, #172]	; (401650 <main+0x178>)
  4015a2:	4c2c      	ldr	r4, [pc, #176]	; (401654 <main+0x17c>)
		
		if(temp_volume[0] == 118){
			usart_log("before", temp_volume);
  4015a4:	4f2c      	ldr	r7, [pc, #176]	; (401658 <main+0x180>)
  4015a6:	e003      	b.n	4015b0 <main+0xd8>
			usart_log("Volume", volume);
			usart_log("String", str);
		}

		
		delay_ms(1);
  4015a8:	f24c 508e 	movw	r0, #50574	; 0xc58e
  4015ac:	4b2b      	ldr	r3, [pc, #172]	; (40165c <main+0x184>)
  4015ae:	4798      	blx	r3
		usart_get_string(USART0, temp_volume, 1024, 100);
  4015b0:	2364      	movs	r3, #100	; 0x64
  4015b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4015b6:	a90a      	add	r1, sp, #40	; 0x28
  4015b8:	4628      	mov	r0, r5
  4015ba:	47a0      	blx	r4
		if(temp_volume[0] == 118){
  4015bc:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
  4015c0:	2b76      	cmp	r3, #118	; 0x76
  4015c2:	d1f1      	bne.n	4015a8 <main+0xd0>
			usart_log("before", temp_volume);
  4015c4:	a90a      	add	r1, sp, #40	; 0x28
  4015c6:	4638      	mov	r0, r7
  4015c8:	4e25      	ldr	r6, [pc, #148]	; (401660 <main+0x188>)
  4015ca:	47b0      	blx	r6
			volume  = strtol(temp_volume, &str, 10);
  4015cc:	220a      	movs	r2, #10
  4015ce:	a909      	add	r1, sp, #36	; 0x24
  4015d0:	a80a      	add	r0, sp, #40	; 0x28
  4015d2:	4b24      	ldr	r3, [pc, #144]	; (401664 <main+0x18c>)
  4015d4:	4798      	blx	r3
  4015d6:	4601      	mov	r1, r0
  4015d8:	4b23      	ldr	r3, [pc, #140]	; (401668 <main+0x190>)
  4015da:	6018      	str	r0, [r3, #0]
			usart_log("Volume", volume);
  4015dc:	4823      	ldr	r0, [pc, #140]	; (40166c <main+0x194>)
  4015de:	47b0      	blx	r6
			usart_log("String", str);
  4015e0:	9909      	ldr	r1, [sp, #36]	; 0x24
  4015e2:	4823      	ldr	r0, [pc, #140]	; (401670 <main+0x198>)
  4015e4:	47b0      	blx	r6
  4015e6:	e7df      	b.n	4015a8 <main+0xd0>
  4015e8:	0040093d 	.word	0x0040093d
  4015ec:	004008cd 	.word	0x004008cd
  4015f0:	e000e010 	.word	0xe000e010
  4015f4:	000493df 	.word	0x000493df
  4015f8:	e000ed00 	.word	0xe000ed00
  4015fc:	004012d9 	.word	0x004012d9
  401600:	40028000 	.word	0x40028000
  401604:	004045e0 	.word	0x004045e0
  401608:	004011fd 	.word	0x004011fd
  40160c:	004045f4 	.word	0x004045f4
  401610:	00401335 	.word	0x00401335
  401614:	004013c1 	.word	0x004013c1
  401618:	00400e31 	.word	0x00400e31
  40161c:	4003c000 	.word	0x4003c000
  401620:	004005b1 	.word	0x004005b1
  401624:	004003e1 	.word	0x004003e1
  401628:	00400431 	.word	0x00400431
  40162c:	00401139 	.word	0x00401139
  401630:	00400531 	.word	0x00400531
  401634:	00400411 	.word	0x00400411
  401638:	0040039d 	.word	0x0040039d
  40163c:	0040041b 	.word	0x0040041b
  401640:	004003cd 	.word	0x004003cd
  401644:	000186a0 	.word	0x000186a0
  401648:	4000c000 	.word	0x4000c000
  40164c:	00401451 	.word	0x00401451
  401650:	40024000 	.word	0x40024000
  401654:	0040121d 	.word	0x0040121d
  401658:	0040460c 	.word	0x0040460c
  40165c:	20400001 	.word	0x20400001
  401660:	00401299 	.word	0x00401299
  401664:	00401ac5 	.word	0x00401ac5
  401668:	2043b4bc 	.word	0x2043b4bc
  40166c:	00404614 	.word	0x00404614
  401670:	0040461c 	.word	0x0040461c

00401674 <__libc_init_array>:
  401674:	b570      	push	{r4, r5, r6, lr}
  401676:	4e0f      	ldr	r6, [pc, #60]	; (4016b4 <__libc_init_array+0x40>)
  401678:	4d0f      	ldr	r5, [pc, #60]	; (4016b8 <__libc_init_array+0x44>)
  40167a:	1b76      	subs	r6, r6, r5
  40167c:	10b6      	asrs	r6, r6, #2
  40167e:	bf18      	it	ne
  401680:	2400      	movne	r4, #0
  401682:	d005      	beq.n	401690 <__libc_init_array+0x1c>
  401684:	3401      	adds	r4, #1
  401686:	f855 3b04 	ldr.w	r3, [r5], #4
  40168a:	4798      	blx	r3
  40168c:	42a6      	cmp	r6, r4
  40168e:	d1f9      	bne.n	401684 <__libc_init_array+0x10>
  401690:	4e0a      	ldr	r6, [pc, #40]	; (4016bc <__libc_init_array+0x48>)
  401692:	4d0b      	ldr	r5, [pc, #44]	; (4016c0 <__libc_init_array+0x4c>)
  401694:	1b76      	subs	r6, r6, r5
  401696:	f003 f87d 	bl	404794 <_init>
  40169a:	10b6      	asrs	r6, r6, #2
  40169c:	bf18      	it	ne
  40169e:	2400      	movne	r4, #0
  4016a0:	d006      	beq.n	4016b0 <__libc_init_array+0x3c>
  4016a2:	3401      	adds	r4, #1
  4016a4:	f855 3b04 	ldr.w	r3, [r5], #4
  4016a8:	4798      	blx	r3
  4016aa:	42a6      	cmp	r6, r4
  4016ac:	d1f9      	bne.n	4016a2 <__libc_init_array+0x2e>
  4016ae:	bd70      	pop	{r4, r5, r6, pc}
  4016b0:	bd70      	pop	{r4, r5, r6, pc}
  4016b2:	bf00      	nop
  4016b4:	004047a0 	.word	0x004047a0
  4016b8:	004047a0 	.word	0x004047a0
  4016bc:	004047a8 	.word	0x004047a8
  4016c0:	004047a0 	.word	0x004047a0

004016c4 <iprintf>:
  4016c4:	b40f      	push	{r0, r1, r2, r3}
  4016c6:	b500      	push	{lr}
  4016c8:	4907      	ldr	r1, [pc, #28]	; (4016e8 <iprintf+0x24>)
  4016ca:	b083      	sub	sp, #12
  4016cc:	ab04      	add	r3, sp, #16
  4016ce:	6808      	ldr	r0, [r1, #0]
  4016d0:	f853 2b04 	ldr.w	r2, [r3], #4
  4016d4:	6881      	ldr	r1, [r0, #8]
  4016d6:	9301      	str	r3, [sp, #4]
  4016d8:	f000 fa4a 	bl	401b70 <_vfiprintf_r>
  4016dc:	b003      	add	sp, #12
  4016de:	f85d eb04 	ldr.w	lr, [sp], #4
  4016e2:	b004      	add	sp, #16
  4016e4:	4770      	bx	lr
  4016e6:	bf00      	nop
  4016e8:	20400028 	.word	0x20400028

004016ec <memcpy>:
  4016ec:	4684      	mov	ip, r0
  4016ee:	ea41 0300 	orr.w	r3, r1, r0
  4016f2:	f013 0303 	ands.w	r3, r3, #3
  4016f6:	d16d      	bne.n	4017d4 <memcpy+0xe8>
  4016f8:	3a40      	subs	r2, #64	; 0x40
  4016fa:	d341      	bcc.n	401780 <memcpy+0x94>
  4016fc:	f851 3b04 	ldr.w	r3, [r1], #4
  401700:	f840 3b04 	str.w	r3, [r0], #4
  401704:	f851 3b04 	ldr.w	r3, [r1], #4
  401708:	f840 3b04 	str.w	r3, [r0], #4
  40170c:	f851 3b04 	ldr.w	r3, [r1], #4
  401710:	f840 3b04 	str.w	r3, [r0], #4
  401714:	f851 3b04 	ldr.w	r3, [r1], #4
  401718:	f840 3b04 	str.w	r3, [r0], #4
  40171c:	f851 3b04 	ldr.w	r3, [r1], #4
  401720:	f840 3b04 	str.w	r3, [r0], #4
  401724:	f851 3b04 	ldr.w	r3, [r1], #4
  401728:	f840 3b04 	str.w	r3, [r0], #4
  40172c:	f851 3b04 	ldr.w	r3, [r1], #4
  401730:	f840 3b04 	str.w	r3, [r0], #4
  401734:	f851 3b04 	ldr.w	r3, [r1], #4
  401738:	f840 3b04 	str.w	r3, [r0], #4
  40173c:	f851 3b04 	ldr.w	r3, [r1], #4
  401740:	f840 3b04 	str.w	r3, [r0], #4
  401744:	f851 3b04 	ldr.w	r3, [r1], #4
  401748:	f840 3b04 	str.w	r3, [r0], #4
  40174c:	f851 3b04 	ldr.w	r3, [r1], #4
  401750:	f840 3b04 	str.w	r3, [r0], #4
  401754:	f851 3b04 	ldr.w	r3, [r1], #4
  401758:	f840 3b04 	str.w	r3, [r0], #4
  40175c:	f851 3b04 	ldr.w	r3, [r1], #4
  401760:	f840 3b04 	str.w	r3, [r0], #4
  401764:	f851 3b04 	ldr.w	r3, [r1], #4
  401768:	f840 3b04 	str.w	r3, [r0], #4
  40176c:	f851 3b04 	ldr.w	r3, [r1], #4
  401770:	f840 3b04 	str.w	r3, [r0], #4
  401774:	f851 3b04 	ldr.w	r3, [r1], #4
  401778:	f840 3b04 	str.w	r3, [r0], #4
  40177c:	3a40      	subs	r2, #64	; 0x40
  40177e:	d2bd      	bcs.n	4016fc <memcpy+0x10>
  401780:	3230      	adds	r2, #48	; 0x30
  401782:	d311      	bcc.n	4017a8 <memcpy+0xbc>
  401784:	f851 3b04 	ldr.w	r3, [r1], #4
  401788:	f840 3b04 	str.w	r3, [r0], #4
  40178c:	f851 3b04 	ldr.w	r3, [r1], #4
  401790:	f840 3b04 	str.w	r3, [r0], #4
  401794:	f851 3b04 	ldr.w	r3, [r1], #4
  401798:	f840 3b04 	str.w	r3, [r0], #4
  40179c:	f851 3b04 	ldr.w	r3, [r1], #4
  4017a0:	f840 3b04 	str.w	r3, [r0], #4
  4017a4:	3a10      	subs	r2, #16
  4017a6:	d2ed      	bcs.n	401784 <memcpy+0x98>
  4017a8:	320c      	adds	r2, #12
  4017aa:	d305      	bcc.n	4017b8 <memcpy+0xcc>
  4017ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4017b0:	f840 3b04 	str.w	r3, [r0], #4
  4017b4:	3a04      	subs	r2, #4
  4017b6:	d2f9      	bcs.n	4017ac <memcpy+0xc0>
  4017b8:	3204      	adds	r2, #4
  4017ba:	d008      	beq.n	4017ce <memcpy+0xe2>
  4017bc:	07d2      	lsls	r2, r2, #31
  4017be:	bf1c      	itt	ne
  4017c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4017c4:	f800 3b01 	strbne.w	r3, [r0], #1
  4017c8:	d301      	bcc.n	4017ce <memcpy+0xe2>
  4017ca:	880b      	ldrh	r3, [r1, #0]
  4017cc:	8003      	strh	r3, [r0, #0]
  4017ce:	4660      	mov	r0, ip
  4017d0:	4770      	bx	lr
  4017d2:	bf00      	nop
  4017d4:	2a08      	cmp	r2, #8
  4017d6:	d313      	bcc.n	401800 <memcpy+0x114>
  4017d8:	078b      	lsls	r3, r1, #30
  4017da:	d08d      	beq.n	4016f8 <memcpy+0xc>
  4017dc:	f010 0303 	ands.w	r3, r0, #3
  4017e0:	d08a      	beq.n	4016f8 <memcpy+0xc>
  4017e2:	f1c3 0304 	rsb	r3, r3, #4
  4017e6:	1ad2      	subs	r2, r2, r3
  4017e8:	07db      	lsls	r3, r3, #31
  4017ea:	bf1c      	itt	ne
  4017ec:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4017f0:	f800 3b01 	strbne.w	r3, [r0], #1
  4017f4:	d380      	bcc.n	4016f8 <memcpy+0xc>
  4017f6:	f831 3b02 	ldrh.w	r3, [r1], #2
  4017fa:	f820 3b02 	strh.w	r3, [r0], #2
  4017fe:	e77b      	b.n	4016f8 <memcpy+0xc>
  401800:	3a04      	subs	r2, #4
  401802:	d3d9      	bcc.n	4017b8 <memcpy+0xcc>
  401804:	3a01      	subs	r2, #1
  401806:	f811 3b01 	ldrb.w	r3, [r1], #1
  40180a:	f800 3b01 	strb.w	r3, [r0], #1
  40180e:	d2f9      	bcs.n	401804 <memcpy+0x118>
  401810:	780b      	ldrb	r3, [r1, #0]
  401812:	7003      	strb	r3, [r0, #0]
  401814:	784b      	ldrb	r3, [r1, #1]
  401816:	7043      	strb	r3, [r0, #1]
  401818:	788b      	ldrb	r3, [r1, #2]
  40181a:	7083      	strb	r3, [r0, #2]
  40181c:	4660      	mov	r0, ip
  40181e:	4770      	bx	lr

00401820 <memset>:
  401820:	b470      	push	{r4, r5, r6}
  401822:	0786      	lsls	r6, r0, #30
  401824:	d046      	beq.n	4018b4 <memset+0x94>
  401826:	1e54      	subs	r4, r2, #1
  401828:	2a00      	cmp	r2, #0
  40182a:	d041      	beq.n	4018b0 <memset+0x90>
  40182c:	b2ca      	uxtb	r2, r1
  40182e:	4603      	mov	r3, r0
  401830:	e002      	b.n	401838 <memset+0x18>
  401832:	f114 34ff 	adds.w	r4, r4, #4294967295
  401836:	d33b      	bcc.n	4018b0 <memset+0x90>
  401838:	f803 2b01 	strb.w	r2, [r3], #1
  40183c:	079d      	lsls	r5, r3, #30
  40183e:	d1f8      	bne.n	401832 <memset+0x12>
  401840:	2c03      	cmp	r4, #3
  401842:	d92e      	bls.n	4018a2 <memset+0x82>
  401844:	b2cd      	uxtb	r5, r1
  401846:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40184a:	2c0f      	cmp	r4, #15
  40184c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401850:	d919      	bls.n	401886 <memset+0x66>
  401852:	f103 0210 	add.w	r2, r3, #16
  401856:	4626      	mov	r6, r4
  401858:	3e10      	subs	r6, #16
  40185a:	2e0f      	cmp	r6, #15
  40185c:	f842 5c10 	str.w	r5, [r2, #-16]
  401860:	f842 5c0c 	str.w	r5, [r2, #-12]
  401864:	f842 5c08 	str.w	r5, [r2, #-8]
  401868:	f842 5c04 	str.w	r5, [r2, #-4]
  40186c:	f102 0210 	add.w	r2, r2, #16
  401870:	d8f2      	bhi.n	401858 <memset+0x38>
  401872:	f1a4 0210 	sub.w	r2, r4, #16
  401876:	f022 020f 	bic.w	r2, r2, #15
  40187a:	f004 040f 	and.w	r4, r4, #15
  40187e:	3210      	adds	r2, #16
  401880:	2c03      	cmp	r4, #3
  401882:	4413      	add	r3, r2
  401884:	d90d      	bls.n	4018a2 <memset+0x82>
  401886:	461e      	mov	r6, r3
  401888:	4622      	mov	r2, r4
  40188a:	3a04      	subs	r2, #4
  40188c:	2a03      	cmp	r2, #3
  40188e:	f846 5b04 	str.w	r5, [r6], #4
  401892:	d8fa      	bhi.n	40188a <memset+0x6a>
  401894:	1f22      	subs	r2, r4, #4
  401896:	f022 0203 	bic.w	r2, r2, #3
  40189a:	3204      	adds	r2, #4
  40189c:	4413      	add	r3, r2
  40189e:	f004 0403 	and.w	r4, r4, #3
  4018a2:	b12c      	cbz	r4, 4018b0 <memset+0x90>
  4018a4:	b2c9      	uxtb	r1, r1
  4018a6:	441c      	add	r4, r3
  4018a8:	f803 1b01 	strb.w	r1, [r3], #1
  4018ac:	429c      	cmp	r4, r3
  4018ae:	d1fb      	bne.n	4018a8 <memset+0x88>
  4018b0:	bc70      	pop	{r4, r5, r6}
  4018b2:	4770      	bx	lr
  4018b4:	4614      	mov	r4, r2
  4018b6:	4603      	mov	r3, r0
  4018b8:	e7c2      	b.n	401840 <memset+0x20>
  4018ba:	bf00      	nop
  4018bc:	0000      	movs	r0, r0
	...

004018c0 <strlen>:
  4018c0:	f890 f000 	pld	[r0]
  4018c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4018c8:	f020 0107 	bic.w	r1, r0, #7
  4018cc:	f06f 0c00 	mvn.w	ip, #0
  4018d0:	f010 0407 	ands.w	r4, r0, #7
  4018d4:	f891 f020 	pld	[r1, #32]
  4018d8:	f040 8049 	bne.w	40196e <strlen+0xae>
  4018dc:	f04f 0400 	mov.w	r4, #0
  4018e0:	f06f 0007 	mvn.w	r0, #7
  4018e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4018e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4018ec:	f100 0008 	add.w	r0, r0, #8
  4018f0:	fa82 f24c 	uadd8	r2, r2, ip
  4018f4:	faa4 f28c 	sel	r2, r4, ip
  4018f8:	fa83 f34c 	uadd8	r3, r3, ip
  4018fc:	faa2 f38c 	sel	r3, r2, ip
  401900:	bb4b      	cbnz	r3, 401956 <strlen+0x96>
  401902:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401906:	fa82 f24c 	uadd8	r2, r2, ip
  40190a:	f100 0008 	add.w	r0, r0, #8
  40190e:	faa4 f28c 	sel	r2, r4, ip
  401912:	fa83 f34c 	uadd8	r3, r3, ip
  401916:	faa2 f38c 	sel	r3, r2, ip
  40191a:	b9e3      	cbnz	r3, 401956 <strlen+0x96>
  40191c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401920:	fa82 f24c 	uadd8	r2, r2, ip
  401924:	f100 0008 	add.w	r0, r0, #8
  401928:	faa4 f28c 	sel	r2, r4, ip
  40192c:	fa83 f34c 	uadd8	r3, r3, ip
  401930:	faa2 f38c 	sel	r3, r2, ip
  401934:	b97b      	cbnz	r3, 401956 <strlen+0x96>
  401936:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40193a:	f101 0120 	add.w	r1, r1, #32
  40193e:	fa82 f24c 	uadd8	r2, r2, ip
  401942:	f100 0008 	add.w	r0, r0, #8
  401946:	faa4 f28c 	sel	r2, r4, ip
  40194a:	fa83 f34c 	uadd8	r3, r3, ip
  40194e:	faa2 f38c 	sel	r3, r2, ip
  401952:	2b00      	cmp	r3, #0
  401954:	d0c6      	beq.n	4018e4 <strlen+0x24>
  401956:	2a00      	cmp	r2, #0
  401958:	bf04      	itt	eq
  40195a:	3004      	addeq	r0, #4
  40195c:	461a      	moveq	r2, r3
  40195e:	ba12      	rev	r2, r2
  401960:	fab2 f282 	clz	r2, r2
  401964:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401968:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40196c:	4770      	bx	lr
  40196e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401972:	f004 0503 	and.w	r5, r4, #3
  401976:	f1c4 0000 	rsb	r0, r4, #0
  40197a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40197e:	f014 0f04 	tst.w	r4, #4
  401982:	f891 f040 	pld	[r1, #64]	; 0x40
  401986:	fa0c f505 	lsl.w	r5, ip, r5
  40198a:	ea62 0205 	orn	r2, r2, r5
  40198e:	bf1c      	itt	ne
  401990:	ea63 0305 	ornne	r3, r3, r5
  401994:	4662      	movne	r2, ip
  401996:	f04f 0400 	mov.w	r4, #0
  40199a:	e7a9      	b.n	4018f0 <strlen+0x30>

0040199c <_strtol_l.isra.0>:
  40199c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4019a0:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  4019a4:	460f      	mov	r7, r1
  4019a6:	4680      	mov	r8, r0
  4019a8:	4616      	mov	r6, r2
  4019aa:	461d      	mov	r5, r3
  4019ac:	468a      	mov	sl, r1
  4019ae:	e000      	b.n	4019b2 <_strtol_l.isra.0+0x16>
  4019b0:	46a2      	mov	sl, r4
  4019b2:	4654      	mov	r4, sl
  4019b4:	4648      	mov	r0, r9
  4019b6:	f814 bb01 	ldrb.w	fp, [r4], #1
  4019ba:	f001 fc8b 	bl	4032d4 <__locale_ctype_ptr_l>
  4019be:	4458      	add	r0, fp
  4019c0:	7842      	ldrb	r2, [r0, #1]
  4019c2:	f012 0208 	ands.w	r2, r2, #8
  4019c6:	d1f3      	bne.n	4019b0 <_strtol_l.isra.0+0x14>
  4019c8:	f1bb 0f2d 	cmp.w	fp, #45	; 0x2d
  4019cc:	d04f      	beq.n	401a6e <_strtol_l.isra.0+0xd2>
  4019ce:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
  4019d2:	bf04      	itt	eq
  4019d4:	f894 b000 	ldrbeq.w	fp, [r4]
  4019d8:	f10a 0402 	addeq.w	r4, sl, #2
  4019dc:	b11d      	cbz	r5, 4019e6 <_strtol_l.isra.0+0x4a>
  4019de:	2d10      	cmp	r5, #16
  4019e0:	d056      	beq.n	401a90 <_strtol_l.isra.0+0xf4>
  4019e2:	46ac      	mov	ip, r5
  4019e4:	e004      	b.n	4019f0 <_strtol_l.isra.0+0x54>
  4019e6:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  4019ea:	d060      	beq.n	401aae <_strtol_l.isra.0+0x112>
  4019ec:	250a      	movs	r5, #10
  4019ee:	46ac      	mov	ip, r5
  4019f0:	2a00      	cmp	r2, #0
  4019f2:	bf0c      	ite	eq
  4019f4:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
  4019f8:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
  4019fc:	2100      	movs	r1, #0
  4019fe:	fbb9 fefc 	udiv	lr, r9, ip
  401a02:	4608      	mov	r0, r1
  401a04:	fb0c 9a1e 	mls	sl, ip, lr, r9
  401a08:	e005      	b.n	401a16 <_strtol_l.isra.0+0x7a>
  401a0a:	d029      	beq.n	401a60 <_strtol_l.isra.0+0xc4>
  401a0c:	fb0c 3000 	mla	r0, ip, r0, r3
  401a10:	2101      	movs	r1, #1
  401a12:	f814 bb01 	ldrb.w	fp, [r4], #1
  401a16:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
  401a1a:	2b09      	cmp	r3, #9
  401a1c:	d905      	bls.n	401a2a <_strtol_l.isra.0+0x8e>
  401a1e:	f1ab 0341 	sub.w	r3, fp, #65	; 0x41
  401a22:	2b19      	cmp	r3, #25
  401a24:	d80b      	bhi.n	401a3e <_strtol_l.isra.0+0xa2>
  401a26:	f1ab 0337 	sub.w	r3, fp, #55	; 0x37
  401a2a:	429d      	cmp	r5, r3
  401a2c:	dd0f      	ble.n	401a4e <_strtol_l.isra.0+0xb2>
  401a2e:	f1b1 3fff 	cmp.w	r1, #4294967295
  401a32:	d0ee      	beq.n	401a12 <_strtol_l.isra.0+0x76>
  401a34:	4586      	cmp	lr, r0
  401a36:	d2e8      	bcs.n	401a0a <_strtol_l.isra.0+0x6e>
  401a38:	f04f 31ff 	mov.w	r1, #4294967295
  401a3c:	e7e9      	b.n	401a12 <_strtol_l.isra.0+0x76>
  401a3e:	f1ab 0361 	sub.w	r3, fp, #97	; 0x61
  401a42:	2b19      	cmp	r3, #25
  401a44:	d803      	bhi.n	401a4e <_strtol_l.isra.0+0xb2>
  401a46:	f1ab 0357 	sub.w	r3, fp, #87	; 0x57
  401a4a:	429d      	cmp	r5, r3
  401a4c:	dcef      	bgt.n	401a2e <_strtol_l.isra.0+0x92>
  401a4e:	1c4b      	adds	r3, r1, #1
  401a50:	d013      	beq.n	401a7a <_strtol_l.isra.0+0xde>
  401a52:	b102      	cbz	r2, 401a56 <_strtol_l.isra.0+0xba>
  401a54:	4240      	negs	r0, r0
  401a56:	b146      	cbz	r6, 401a6a <_strtol_l.isra.0+0xce>
  401a58:	b9c1      	cbnz	r1, 401a8c <_strtol_l.isra.0+0xf0>
  401a5a:	6037      	str	r7, [r6, #0]
  401a5c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401a60:	459a      	cmp	sl, r3
  401a62:	dad3      	bge.n	401a0c <_strtol_l.isra.0+0x70>
  401a64:	f04f 31ff 	mov.w	r1, #4294967295
  401a68:	e7d3      	b.n	401a12 <_strtol_l.isra.0+0x76>
  401a6a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401a6e:	f894 b000 	ldrb.w	fp, [r4]
  401a72:	2201      	movs	r2, #1
  401a74:	f10a 0402 	add.w	r4, sl, #2
  401a78:	e7b0      	b.n	4019dc <_strtol_l.isra.0+0x40>
  401a7a:	2322      	movs	r3, #34	; 0x22
  401a7c:	f8c8 3000 	str.w	r3, [r8]
  401a80:	b1ee      	cbz	r6, 401abe <_strtol_l.isra.0+0x122>
  401a82:	1e67      	subs	r7, r4, #1
  401a84:	4648      	mov	r0, r9
  401a86:	6037      	str	r7, [r6, #0]
  401a88:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401a8c:	4681      	mov	r9, r0
  401a8e:	e7f8      	b.n	401a82 <_strtol_l.isra.0+0xe6>
  401a90:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  401a94:	d1a5      	bne.n	4019e2 <_strtol_l.isra.0+0x46>
  401a96:	7823      	ldrb	r3, [r4, #0]
  401a98:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  401a9c:	2b58      	cmp	r3, #88	; 0x58
  401a9e:	d1a0      	bne.n	4019e2 <_strtol_l.isra.0+0x46>
  401aa0:	f04f 0c10 	mov.w	ip, #16
  401aa4:	f894 b001 	ldrb.w	fp, [r4, #1]
  401aa8:	4665      	mov	r5, ip
  401aaa:	3402      	adds	r4, #2
  401aac:	e7a0      	b.n	4019f0 <_strtol_l.isra.0+0x54>
  401aae:	7823      	ldrb	r3, [r4, #0]
  401ab0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  401ab4:	2b58      	cmp	r3, #88	; 0x58
  401ab6:	d0f3      	beq.n	401aa0 <_strtol_l.isra.0+0x104>
  401ab8:	2508      	movs	r5, #8
  401aba:	46ac      	mov	ip, r5
  401abc:	e798      	b.n	4019f0 <_strtol_l.isra.0+0x54>
  401abe:	4648      	mov	r0, r9
  401ac0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

00401ac4 <strtol>:
  401ac4:	b530      	push	{r4, r5, lr}
  401ac6:	4c08      	ldr	r4, [pc, #32]	; (401ae8 <strtol+0x24>)
  401ac8:	4b08      	ldr	r3, [pc, #32]	; (401aec <strtol+0x28>)
  401aca:	6825      	ldr	r5, [r4, #0]
  401acc:	6b6c      	ldr	r4, [r5, #52]	; 0x34
  401ace:	b083      	sub	sp, #12
  401ad0:	2c00      	cmp	r4, #0
  401ad2:	bf08      	it	eq
  401ad4:	461c      	moveq	r4, r3
  401ad6:	9400      	str	r4, [sp, #0]
  401ad8:	4613      	mov	r3, r2
  401ada:	460a      	mov	r2, r1
  401adc:	4601      	mov	r1, r0
  401ade:	4628      	mov	r0, r5
  401ae0:	f7ff ff5c 	bl	40199c <_strtol_l.isra.0>
  401ae4:	b003      	add	sp, #12
  401ae6:	bd30      	pop	{r4, r5, pc}
  401ae8:	20400028 	.word	0x20400028
  401aec:	2040045c 	.word	0x2040045c

00401af0 <__sprint_r.part.0>:
  401af0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401af4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  401af6:	049c      	lsls	r4, r3, #18
  401af8:	4693      	mov	fp, r2
  401afa:	d52f      	bpl.n	401b5c <__sprint_r.part.0+0x6c>
  401afc:	6893      	ldr	r3, [r2, #8]
  401afe:	6812      	ldr	r2, [r2, #0]
  401b00:	b353      	cbz	r3, 401b58 <__sprint_r.part.0+0x68>
  401b02:	460e      	mov	r6, r1
  401b04:	4607      	mov	r7, r0
  401b06:	f102 0908 	add.w	r9, r2, #8
  401b0a:	e919 0420 	ldmdb	r9, {r5, sl}
  401b0e:	ea5f 089a 	movs.w	r8, sl, lsr #2
  401b12:	d017      	beq.n	401b44 <__sprint_r.part.0+0x54>
  401b14:	3d04      	subs	r5, #4
  401b16:	2400      	movs	r4, #0
  401b18:	e001      	b.n	401b1e <__sprint_r.part.0+0x2e>
  401b1a:	45a0      	cmp	r8, r4
  401b1c:	d010      	beq.n	401b40 <__sprint_r.part.0+0x50>
  401b1e:	4632      	mov	r2, r6
  401b20:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401b24:	4638      	mov	r0, r7
  401b26:	f001 f8bb 	bl	402ca0 <_fputwc_r>
  401b2a:	1c43      	adds	r3, r0, #1
  401b2c:	f104 0401 	add.w	r4, r4, #1
  401b30:	d1f3      	bne.n	401b1a <__sprint_r.part.0+0x2a>
  401b32:	2300      	movs	r3, #0
  401b34:	f8cb 3008 	str.w	r3, [fp, #8]
  401b38:	f8cb 3004 	str.w	r3, [fp, #4]
  401b3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401b40:	f8db 3008 	ldr.w	r3, [fp, #8]
  401b44:	f02a 0a03 	bic.w	sl, sl, #3
  401b48:	eba3 030a 	sub.w	r3, r3, sl
  401b4c:	f8cb 3008 	str.w	r3, [fp, #8]
  401b50:	f109 0908 	add.w	r9, r9, #8
  401b54:	2b00      	cmp	r3, #0
  401b56:	d1d8      	bne.n	401b0a <__sprint_r.part.0+0x1a>
  401b58:	2000      	movs	r0, #0
  401b5a:	e7ea      	b.n	401b32 <__sprint_r.part.0+0x42>
  401b5c:	f001 fa0a 	bl	402f74 <__sfvwrite_r>
  401b60:	2300      	movs	r3, #0
  401b62:	f8cb 3008 	str.w	r3, [fp, #8]
  401b66:	f8cb 3004 	str.w	r3, [fp, #4]
  401b6a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401b6e:	bf00      	nop

00401b70 <_vfiprintf_r>:
  401b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b74:	b0ad      	sub	sp, #180	; 0xb4
  401b76:	461d      	mov	r5, r3
  401b78:	468b      	mov	fp, r1
  401b7a:	4690      	mov	r8, r2
  401b7c:	9307      	str	r3, [sp, #28]
  401b7e:	9006      	str	r0, [sp, #24]
  401b80:	b118      	cbz	r0, 401b8a <_vfiprintf_r+0x1a>
  401b82:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401b84:	2b00      	cmp	r3, #0
  401b86:	f000 80f3 	beq.w	401d70 <_vfiprintf_r+0x200>
  401b8a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401b8e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  401b92:	07df      	lsls	r7, r3, #31
  401b94:	b281      	uxth	r1, r0
  401b96:	d402      	bmi.n	401b9e <_vfiprintf_r+0x2e>
  401b98:	058e      	lsls	r6, r1, #22
  401b9a:	f140 80fc 	bpl.w	401d96 <_vfiprintf_r+0x226>
  401b9e:	048c      	lsls	r4, r1, #18
  401ba0:	d40a      	bmi.n	401bb8 <_vfiprintf_r+0x48>
  401ba2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401ba6:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  401baa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401bae:	f8ab 100c 	strh.w	r1, [fp, #12]
  401bb2:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  401bb6:	b289      	uxth	r1, r1
  401bb8:	0708      	lsls	r0, r1, #28
  401bba:	f140 80b3 	bpl.w	401d24 <_vfiprintf_r+0x1b4>
  401bbe:	f8db 3010 	ldr.w	r3, [fp, #16]
  401bc2:	2b00      	cmp	r3, #0
  401bc4:	f000 80ae 	beq.w	401d24 <_vfiprintf_r+0x1b4>
  401bc8:	f001 031a 	and.w	r3, r1, #26
  401bcc:	2b0a      	cmp	r3, #10
  401bce:	f000 80b5 	beq.w	401d3c <_vfiprintf_r+0x1cc>
  401bd2:	2300      	movs	r3, #0
  401bd4:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  401bd8:	930b      	str	r3, [sp, #44]	; 0x2c
  401bda:	9311      	str	r3, [sp, #68]	; 0x44
  401bdc:	9310      	str	r3, [sp, #64]	; 0x40
  401bde:	9303      	str	r3, [sp, #12]
  401be0:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401be4:	46ca      	mov	sl, r9
  401be6:	f8cd b010 	str.w	fp, [sp, #16]
  401bea:	f898 3000 	ldrb.w	r3, [r8]
  401bee:	4644      	mov	r4, r8
  401bf0:	b1fb      	cbz	r3, 401c32 <_vfiprintf_r+0xc2>
  401bf2:	2b25      	cmp	r3, #37	; 0x25
  401bf4:	d102      	bne.n	401bfc <_vfiprintf_r+0x8c>
  401bf6:	e01c      	b.n	401c32 <_vfiprintf_r+0xc2>
  401bf8:	2b25      	cmp	r3, #37	; 0x25
  401bfa:	d003      	beq.n	401c04 <_vfiprintf_r+0x94>
  401bfc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401c00:	2b00      	cmp	r3, #0
  401c02:	d1f9      	bne.n	401bf8 <_vfiprintf_r+0x88>
  401c04:	eba4 0508 	sub.w	r5, r4, r8
  401c08:	b19d      	cbz	r5, 401c32 <_vfiprintf_r+0xc2>
  401c0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401c0c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401c0e:	f8ca 8000 	str.w	r8, [sl]
  401c12:	3301      	adds	r3, #1
  401c14:	442a      	add	r2, r5
  401c16:	2b07      	cmp	r3, #7
  401c18:	f8ca 5004 	str.w	r5, [sl, #4]
  401c1c:	9211      	str	r2, [sp, #68]	; 0x44
  401c1e:	9310      	str	r3, [sp, #64]	; 0x40
  401c20:	dd7a      	ble.n	401d18 <_vfiprintf_r+0x1a8>
  401c22:	2a00      	cmp	r2, #0
  401c24:	f040 84b0 	bne.w	402588 <_vfiprintf_r+0xa18>
  401c28:	9b03      	ldr	r3, [sp, #12]
  401c2a:	9210      	str	r2, [sp, #64]	; 0x40
  401c2c:	442b      	add	r3, r5
  401c2e:	46ca      	mov	sl, r9
  401c30:	9303      	str	r3, [sp, #12]
  401c32:	7823      	ldrb	r3, [r4, #0]
  401c34:	2b00      	cmp	r3, #0
  401c36:	f000 83e0 	beq.w	4023fa <_vfiprintf_r+0x88a>
  401c3a:	2000      	movs	r0, #0
  401c3c:	f04f 0300 	mov.w	r3, #0
  401c40:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  401c44:	f104 0801 	add.w	r8, r4, #1
  401c48:	7862      	ldrb	r2, [r4, #1]
  401c4a:	4605      	mov	r5, r0
  401c4c:	4606      	mov	r6, r0
  401c4e:	4603      	mov	r3, r0
  401c50:	f04f 34ff 	mov.w	r4, #4294967295
  401c54:	f108 0801 	add.w	r8, r8, #1
  401c58:	f1a2 0120 	sub.w	r1, r2, #32
  401c5c:	2958      	cmp	r1, #88	; 0x58
  401c5e:	f200 82de 	bhi.w	40221e <_vfiprintf_r+0x6ae>
  401c62:	e8df f011 	tbh	[pc, r1, lsl #1]
  401c66:	0221      	.short	0x0221
  401c68:	02dc02dc 	.word	0x02dc02dc
  401c6c:	02dc0229 	.word	0x02dc0229
  401c70:	02dc02dc 	.word	0x02dc02dc
  401c74:	02dc02dc 	.word	0x02dc02dc
  401c78:	028902dc 	.word	0x028902dc
  401c7c:	02dc0295 	.word	0x02dc0295
  401c80:	02bd00a2 	.word	0x02bd00a2
  401c84:	019f02dc 	.word	0x019f02dc
  401c88:	01a401a4 	.word	0x01a401a4
  401c8c:	01a401a4 	.word	0x01a401a4
  401c90:	01a401a4 	.word	0x01a401a4
  401c94:	01a401a4 	.word	0x01a401a4
  401c98:	02dc01a4 	.word	0x02dc01a4
  401c9c:	02dc02dc 	.word	0x02dc02dc
  401ca0:	02dc02dc 	.word	0x02dc02dc
  401ca4:	02dc02dc 	.word	0x02dc02dc
  401ca8:	02dc02dc 	.word	0x02dc02dc
  401cac:	01b202dc 	.word	0x01b202dc
  401cb0:	02dc02dc 	.word	0x02dc02dc
  401cb4:	02dc02dc 	.word	0x02dc02dc
  401cb8:	02dc02dc 	.word	0x02dc02dc
  401cbc:	02dc02dc 	.word	0x02dc02dc
  401cc0:	02dc02dc 	.word	0x02dc02dc
  401cc4:	02dc0197 	.word	0x02dc0197
  401cc8:	02dc02dc 	.word	0x02dc02dc
  401ccc:	02dc02dc 	.word	0x02dc02dc
  401cd0:	02dc019b 	.word	0x02dc019b
  401cd4:	025302dc 	.word	0x025302dc
  401cd8:	02dc02dc 	.word	0x02dc02dc
  401cdc:	02dc02dc 	.word	0x02dc02dc
  401ce0:	02dc02dc 	.word	0x02dc02dc
  401ce4:	02dc02dc 	.word	0x02dc02dc
  401ce8:	02dc02dc 	.word	0x02dc02dc
  401cec:	021b025a 	.word	0x021b025a
  401cf0:	02dc02dc 	.word	0x02dc02dc
  401cf4:	026e02dc 	.word	0x026e02dc
  401cf8:	02dc021b 	.word	0x02dc021b
  401cfc:	027302dc 	.word	0x027302dc
  401d00:	01f502dc 	.word	0x01f502dc
  401d04:	02090182 	.word	0x02090182
  401d08:	02dc02d7 	.word	0x02dc02d7
  401d0c:	02dc029a 	.word	0x02dc029a
  401d10:	02dc00a7 	.word	0x02dc00a7
  401d14:	022e02dc 	.word	0x022e02dc
  401d18:	f10a 0a08 	add.w	sl, sl, #8
  401d1c:	9b03      	ldr	r3, [sp, #12]
  401d1e:	442b      	add	r3, r5
  401d20:	9303      	str	r3, [sp, #12]
  401d22:	e786      	b.n	401c32 <_vfiprintf_r+0xc2>
  401d24:	4659      	mov	r1, fp
  401d26:	9806      	ldr	r0, [sp, #24]
  401d28:	f000 fdac 	bl	402884 <__swsetup_r>
  401d2c:	bb18      	cbnz	r0, 401d76 <_vfiprintf_r+0x206>
  401d2e:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  401d32:	f001 031a 	and.w	r3, r1, #26
  401d36:	2b0a      	cmp	r3, #10
  401d38:	f47f af4b 	bne.w	401bd2 <_vfiprintf_r+0x62>
  401d3c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  401d40:	2b00      	cmp	r3, #0
  401d42:	f6ff af46 	blt.w	401bd2 <_vfiprintf_r+0x62>
  401d46:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401d4a:	07db      	lsls	r3, r3, #31
  401d4c:	d405      	bmi.n	401d5a <_vfiprintf_r+0x1ea>
  401d4e:	058f      	lsls	r7, r1, #22
  401d50:	d403      	bmi.n	401d5a <_vfiprintf_r+0x1ea>
  401d52:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401d56:	f001 fac7 	bl	4032e8 <__retarget_lock_release_recursive>
  401d5a:	462b      	mov	r3, r5
  401d5c:	4642      	mov	r2, r8
  401d5e:	4659      	mov	r1, fp
  401d60:	9806      	ldr	r0, [sp, #24]
  401d62:	f000 fd4d 	bl	402800 <__sbprintf>
  401d66:	9003      	str	r0, [sp, #12]
  401d68:	9803      	ldr	r0, [sp, #12]
  401d6a:	b02d      	add	sp, #180	; 0xb4
  401d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401d70:	f000 fef4 	bl	402b5c <__sinit>
  401d74:	e709      	b.n	401b8a <_vfiprintf_r+0x1a>
  401d76:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401d7a:	07d9      	lsls	r1, r3, #31
  401d7c:	d404      	bmi.n	401d88 <_vfiprintf_r+0x218>
  401d7e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401d82:	059a      	lsls	r2, r3, #22
  401d84:	f140 84aa 	bpl.w	4026dc <_vfiprintf_r+0xb6c>
  401d88:	f04f 33ff 	mov.w	r3, #4294967295
  401d8c:	9303      	str	r3, [sp, #12]
  401d8e:	9803      	ldr	r0, [sp, #12]
  401d90:	b02d      	add	sp, #180	; 0xb4
  401d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401d96:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401d9a:	f001 faa3 	bl	4032e4 <__retarget_lock_acquire_recursive>
  401d9e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  401da2:	b281      	uxth	r1, r0
  401da4:	e6fb      	b.n	401b9e <_vfiprintf_r+0x2e>
  401da6:	4276      	negs	r6, r6
  401da8:	9207      	str	r2, [sp, #28]
  401daa:	f043 0304 	orr.w	r3, r3, #4
  401dae:	f898 2000 	ldrb.w	r2, [r8]
  401db2:	e74f      	b.n	401c54 <_vfiprintf_r+0xe4>
  401db4:	9608      	str	r6, [sp, #32]
  401db6:	069e      	lsls	r6, r3, #26
  401db8:	f100 8450 	bmi.w	40265c <_vfiprintf_r+0xaec>
  401dbc:	9907      	ldr	r1, [sp, #28]
  401dbe:	06dd      	lsls	r5, r3, #27
  401dc0:	460a      	mov	r2, r1
  401dc2:	f100 83ef 	bmi.w	4025a4 <_vfiprintf_r+0xa34>
  401dc6:	0658      	lsls	r0, r3, #25
  401dc8:	f140 83ec 	bpl.w	4025a4 <_vfiprintf_r+0xa34>
  401dcc:	880e      	ldrh	r6, [r1, #0]
  401dce:	3104      	adds	r1, #4
  401dd0:	2700      	movs	r7, #0
  401dd2:	2201      	movs	r2, #1
  401dd4:	9107      	str	r1, [sp, #28]
  401dd6:	f04f 0100 	mov.w	r1, #0
  401dda:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  401dde:	2500      	movs	r5, #0
  401de0:	1c61      	adds	r1, r4, #1
  401de2:	f000 8116 	beq.w	402012 <_vfiprintf_r+0x4a2>
  401de6:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401dea:	9102      	str	r1, [sp, #8]
  401dec:	ea56 0107 	orrs.w	r1, r6, r7
  401df0:	f040 8114 	bne.w	40201c <_vfiprintf_r+0x4ac>
  401df4:	2c00      	cmp	r4, #0
  401df6:	f040 835c 	bne.w	4024b2 <_vfiprintf_r+0x942>
  401dfa:	2a00      	cmp	r2, #0
  401dfc:	f040 83b7 	bne.w	40256e <_vfiprintf_r+0x9fe>
  401e00:	f013 0301 	ands.w	r3, r3, #1
  401e04:	9305      	str	r3, [sp, #20]
  401e06:	f000 8457 	beq.w	4026b8 <_vfiprintf_r+0xb48>
  401e0a:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  401e0e:	2330      	movs	r3, #48	; 0x30
  401e10:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  401e14:	9b05      	ldr	r3, [sp, #20]
  401e16:	42a3      	cmp	r3, r4
  401e18:	bfb8      	it	lt
  401e1a:	4623      	movlt	r3, r4
  401e1c:	9301      	str	r3, [sp, #4]
  401e1e:	b10d      	cbz	r5, 401e24 <_vfiprintf_r+0x2b4>
  401e20:	3301      	adds	r3, #1
  401e22:	9301      	str	r3, [sp, #4]
  401e24:	9b02      	ldr	r3, [sp, #8]
  401e26:	f013 0302 	ands.w	r3, r3, #2
  401e2a:	9309      	str	r3, [sp, #36]	; 0x24
  401e2c:	d002      	beq.n	401e34 <_vfiprintf_r+0x2c4>
  401e2e:	9b01      	ldr	r3, [sp, #4]
  401e30:	3302      	adds	r3, #2
  401e32:	9301      	str	r3, [sp, #4]
  401e34:	9b02      	ldr	r3, [sp, #8]
  401e36:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401e3a:	930a      	str	r3, [sp, #40]	; 0x28
  401e3c:	f040 8217 	bne.w	40226e <_vfiprintf_r+0x6fe>
  401e40:	9b08      	ldr	r3, [sp, #32]
  401e42:	9a01      	ldr	r2, [sp, #4]
  401e44:	1a9d      	subs	r5, r3, r2
  401e46:	2d00      	cmp	r5, #0
  401e48:	f340 8211 	ble.w	40226e <_vfiprintf_r+0x6fe>
  401e4c:	2d10      	cmp	r5, #16
  401e4e:	f340 8490 	ble.w	402772 <_vfiprintf_r+0xc02>
  401e52:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401e54:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401e56:	4ec4      	ldr	r6, [pc, #784]	; (402168 <_vfiprintf_r+0x5f8>)
  401e58:	46d6      	mov	lr, sl
  401e5a:	2710      	movs	r7, #16
  401e5c:	46a2      	mov	sl, r4
  401e5e:	4619      	mov	r1, r3
  401e60:	9c06      	ldr	r4, [sp, #24]
  401e62:	e007      	b.n	401e74 <_vfiprintf_r+0x304>
  401e64:	f101 0c02 	add.w	ip, r1, #2
  401e68:	f10e 0e08 	add.w	lr, lr, #8
  401e6c:	4601      	mov	r1, r0
  401e6e:	3d10      	subs	r5, #16
  401e70:	2d10      	cmp	r5, #16
  401e72:	dd11      	ble.n	401e98 <_vfiprintf_r+0x328>
  401e74:	1c48      	adds	r0, r1, #1
  401e76:	3210      	adds	r2, #16
  401e78:	2807      	cmp	r0, #7
  401e7a:	9211      	str	r2, [sp, #68]	; 0x44
  401e7c:	e88e 00c0 	stmia.w	lr, {r6, r7}
  401e80:	9010      	str	r0, [sp, #64]	; 0x40
  401e82:	ddef      	ble.n	401e64 <_vfiprintf_r+0x2f4>
  401e84:	2a00      	cmp	r2, #0
  401e86:	f040 81e4 	bne.w	402252 <_vfiprintf_r+0x6e2>
  401e8a:	3d10      	subs	r5, #16
  401e8c:	2d10      	cmp	r5, #16
  401e8e:	4611      	mov	r1, r2
  401e90:	f04f 0c01 	mov.w	ip, #1
  401e94:	46ce      	mov	lr, r9
  401e96:	dced      	bgt.n	401e74 <_vfiprintf_r+0x304>
  401e98:	4654      	mov	r4, sl
  401e9a:	4661      	mov	r1, ip
  401e9c:	46f2      	mov	sl, lr
  401e9e:	442a      	add	r2, r5
  401ea0:	2907      	cmp	r1, #7
  401ea2:	9211      	str	r2, [sp, #68]	; 0x44
  401ea4:	f8ca 6000 	str.w	r6, [sl]
  401ea8:	f8ca 5004 	str.w	r5, [sl, #4]
  401eac:	9110      	str	r1, [sp, #64]	; 0x40
  401eae:	f300 82ec 	bgt.w	40248a <_vfiprintf_r+0x91a>
  401eb2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401eb6:	f10a 0a08 	add.w	sl, sl, #8
  401eba:	1c48      	adds	r0, r1, #1
  401ebc:	2d00      	cmp	r5, #0
  401ebe:	f040 81de 	bne.w	40227e <_vfiprintf_r+0x70e>
  401ec2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401ec4:	2b00      	cmp	r3, #0
  401ec6:	f000 81f8 	beq.w	4022ba <_vfiprintf_r+0x74a>
  401eca:	3202      	adds	r2, #2
  401ecc:	a90e      	add	r1, sp, #56	; 0x38
  401ece:	2302      	movs	r3, #2
  401ed0:	2807      	cmp	r0, #7
  401ed2:	9211      	str	r2, [sp, #68]	; 0x44
  401ed4:	9010      	str	r0, [sp, #64]	; 0x40
  401ed6:	e88a 000a 	stmia.w	sl, {r1, r3}
  401eda:	f340 81ea 	ble.w	4022b2 <_vfiprintf_r+0x742>
  401ede:	2a00      	cmp	r2, #0
  401ee0:	f040 838c 	bne.w	4025fc <_vfiprintf_r+0xa8c>
  401ee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401ee6:	2b80      	cmp	r3, #128	; 0x80
  401ee8:	f04f 0001 	mov.w	r0, #1
  401eec:	4611      	mov	r1, r2
  401eee:	46ca      	mov	sl, r9
  401ef0:	f040 81e7 	bne.w	4022c2 <_vfiprintf_r+0x752>
  401ef4:	9b08      	ldr	r3, [sp, #32]
  401ef6:	9d01      	ldr	r5, [sp, #4]
  401ef8:	1b5e      	subs	r6, r3, r5
  401efa:	2e00      	cmp	r6, #0
  401efc:	f340 81e1 	ble.w	4022c2 <_vfiprintf_r+0x752>
  401f00:	2e10      	cmp	r6, #16
  401f02:	4d9a      	ldr	r5, [pc, #616]	; (40216c <_vfiprintf_r+0x5fc>)
  401f04:	f340 8450 	ble.w	4027a8 <_vfiprintf_r+0xc38>
  401f08:	46d4      	mov	ip, sl
  401f0a:	2710      	movs	r7, #16
  401f0c:	46a2      	mov	sl, r4
  401f0e:	9c06      	ldr	r4, [sp, #24]
  401f10:	e007      	b.n	401f22 <_vfiprintf_r+0x3b2>
  401f12:	f101 0e02 	add.w	lr, r1, #2
  401f16:	f10c 0c08 	add.w	ip, ip, #8
  401f1a:	4601      	mov	r1, r0
  401f1c:	3e10      	subs	r6, #16
  401f1e:	2e10      	cmp	r6, #16
  401f20:	dd11      	ble.n	401f46 <_vfiprintf_r+0x3d6>
  401f22:	1c48      	adds	r0, r1, #1
  401f24:	3210      	adds	r2, #16
  401f26:	2807      	cmp	r0, #7
  401f28:	9211      	str	r2, [sp, #68]	; 0x44
  401f2a:	e88c 00a0 	stmia.w	ip, {r5, r7}
  401f2e:	9010      	str	r0, [sp, #64]	; 0x40
  401f30:	ddef      	ble.n	401f12 <_vfiprintf_r+0x3a2>
  401f32:	2a00      	cmp	r2, #0
  401f34:	f040 829d 	bne.w	402472 <_vfiprintf_r+0x902>
  401f38:	3e10      	subs	r6, #16
  401f3a:	2e10      	cmp	r6, #16
  401f3c:	f04f 0e01 	mov.w	lr, #1
  401f40:	4611      	mov	r1, r2
  401f42:	46cc      	mov	ip, r9
  401f44:	dced      	bgt.n	401f22 <_vfiprintf_r+0x3b2>
  401f46:	4654      	mov	r4, sl
  401f48:	46e2      	mov	sl, ip
  401f4a:	4432      	add	r2, r6
  401f4c:	f1be 0f07 	cmp.w	lr, #7
  401f50:	9211      	str	r2, [sp, #68]	; 0x44
  401f52:	e88a 0060 	stmia.w	sl, {r5, r6}
  401f56:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401f5a:	f300 8369 	bgt.w	402630 <_vfiprintf_r+0xac0>
  401f5e:	f10a 0a08 	add.w	sl, sl, #8
  401f62:	f10e 0001 	add.w	r0, lr, #1
  401f66:	4671      	mov	r1, lr
  401f68:	e1ab      	b.n	4022c2 <_vfiprintf_r+0x752>
  401f6a:	9608      	str	r6, [sp, #32]
  401f6c:	f013 0220 	ands.w	r2, r3, #32
  401f70:	f040 838c 	bne.w	40268c <_vfiprintf_r+0xb1c>
  401f74:	f013 0110 	ands.w	r1, r3, #16
  401f78:	f040 831a 	bne.w	4025b0 <_vfiprintf_r+0xa40>
  401f7c:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  401f80:	f000 8316 	beq.w	4025b0 <_vfiprintf_r+0xa40>
  401f84:	9807      	ldr	r0, [sp, #28]
  401f86:	460a      	mov	r2, r1
  401f88:	4601      	mov	r1, r0
  401f8a:	3104      	adds	r1, #4
  401f8c:	8806      	ldrh	r6, [r0, #0]
  401f8e:	9107      	str	r1, [sp, #28]
  401f90:	2700      	movs	r7, #0
  401f92:	e720      	b.n	401dd6 <_vfiprintf_r+0x266>
  401f94:	9608      	str	r6, [sp, #32]
  401f96:	f043 0310 	orr.w	r3, r3, #16
  401f9a:	e7e7      	b.n	401f6c <_vfiprintf_r+0x3fc>
  401f9c:	9608      	str	r6, [sp, #32]
  401f9e:	f043 0310 	orr.w	r3, r3, #16
  401fa2:	e708      	b.n	401db6 <_vfiprintf_r+0x246>
  401fa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401fa8:	f898 2000 	ldrb.w	r2, [r8]
  401fac:	e652      	b.n	401c54 <_vfiprintf_r+0xe4>
  401fae:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401fb2:	2600      	movs	r6, #0
  401fb4:	f818 2b01 	ldrb.w	r2, [r8], #1
  401fb8:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401fbc:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  401fc0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401fc4:	2909      	cmp	r1, #9
  401fc6:	d9f5      	bls.n	401fb4 <_vfiprintf_r+0x444>
  401fc8:	e646      	b.n	401c58 <_vfiprintf_r+0xe8>
  401fca:	9608      	str	r6, [sp, #32]
  401fcc:	2800      	cmp	r0, #0
  401fce:	f040 8408 	bne.w	4027e2 <_vfiprintf_r+0xc72>
  401fd2:	f043 0310 	orr.w	r3, r3, #16
  401fd6:	069e      	lsls	r6, r3, #26
  401fd8:	f100 834c 	bmi.w	402674 <_vfiprintf_r+0xb04>
  401fdc:	06dd      	lsls	r5, r3, #27
  401fde:	f100 82f3 	bmi.w	4025c8 <_vfiprintf_r+0xa58>
  401fe2:	0658      	lsls	r0, r3, #25
  401fe4:	f140 82f0 	bpl.w	4025c8 <_vfiprintf_r+0xa58>
  401fe8:	9d07      	ldr	r5, [sp, #28]
  401fea:	f9b5 6000 	ldrsh.w	r6, [r5]
  401fee:	462a      	mov	r2, r5
  401ff0:	17f7      	asrs	r7, r6, #31
  401ff2:	3204      	adds	r2, #4
  401ff4:	4630      	mov	r0, r6
  401ff6:	4639      	mov	r1, r7
  401ff8:	9207      	str	r2, [sp, #28]
  401ffa:	2800      	cmp	r0, #0
  401ffc:	f171 0200 	sbcs.w	r2, r1, #0
  402000:	f2c0 835d 	blt.w	4026be <_vfiprintf_r+0xb4e>
  402004:	1c61      	adds	r1, r4, #1
  402006:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40200a:	f04f 0201 	mov.w	r2, #1
  40200e:	f47f aeea 	bne.w	401de6 <_vfiprintf_r+0x276>
  402012:	ea56 0107 	orrs.w	r1, r6, r7
  402016:	f000 824d 	beq.w	4024b4 <_vfiprintf_r+0x944>
  40201a:	9302      	str	r3, [sp, #8]
  40201c:	2a01      	cmp	r2, #1
  40201e:	f000 828c 	beq.w	40253a <_vfiprintf_r+0x9ca>
  402022:	2a02      	cmp	r2, #2
  402024:	f040 825c 	bne.w	4024e0 <_vfiprintf_r+0x970>
  402028:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40202a:	46cb      	mov	fp, r9
  40202c:	0933      	lsrs	r3, r6, #4
  40202e:	f006 010f 	and.w	r1, r6, #15
  402032:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  402036:	093a      	lsrs	r2, r7, #4
  402038:	461e      	mov	r6, r3
  40203a:	4617      	mov	r7, r2
  40203c:	5c43      	ldrb	r3, [r0, r1]
  40203e:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  402042:	ea56 0307 	orrs.w	r3, r6, r7
  402046:	d1f1      	bne.n	40202c <_vfiprintf_r+0x4bc>
  402048:	eba9 030b 	sub.w	r3, r9, fp
  40204c:	9305      	str	r3, [sp, #20]
  40204e:	e6e1      	b.n	401e14 <_vfiprintf_r+0x2a4>
  402050:	2800      	cmp	r0, #0
  402052:	f040 83c0 	bne.w	4027d6 <_vfiprintf_r+0xc66>
  402056:	0699      	lsls	r1, r3, #26
  402058:	f100 8367 	bmi.w	40272a <_vfiprintf_r+0xbba>
  40205c:	06da      	lsls	r2, r3, #27
  40205e:	f100 80f1 	bmi.w	402244 <_vfiprintf_r+0x6d4>
  402062:	065b      	lsls	r3, r3, #25
  402064:	f140 80ee 	bpl.w	402244 <_vfiprintf_r+0x6d4>
  402068:	9a07      	ldr	r2, [sp, #28]
  40206a:	6813      	ldr	r3, [r2, #0]
  40206c:	3204      	adds	r2, #4
  40206e:	9207      	str	r2, [sp, #28]
  402070:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  402074:	801a      	strh	r2, [r3, #0]
  402076:	e5b8      	b.n	401bea <_vfiprintf_r+0x7a>
  402078:	9807      	ldr	r0, [sp, #28]
  40207a:	4a3d      	ldr	r2, [pc, #244]	; (402170 <_vfiprintf_r+0x600>)
  40207c:	9608      	str	r6, [sp, #32]
  40207e:	920b      	str	r2, [sp, #44]	; 0x2c
  402080:	6806      	ldr	r6, [r0, #0]
  402082:	2278      	movs	r2, #120	; 0x78
  402084:	2130      	movs	r1, #48	; 0x30
  402086:	3004      	adds	r0, #4
  402088:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40208c:	f043 0302 	orr.w	r3, r3, #2
  402090:	9007      	str	r0, [sp, #28]
  402092:	2700      	movs	r7, #0
  402094:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  402098:	2202      	movs	r2, #2
  40209a:	e69c      	b.n	401dd6 <_vfiprintf_r+0x266>
  40209c:	9608      	str	r6, [sp, #32]
  40209e:	2800      	cmp	r0, #0
  4020a0:	d099      	beq.n	401fd6 <_vfiprintf_r+0x466>
  4020a2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4020a6:	e796      	b.n	401fd6 <_vfiprintf_r+0x466>
  4020a8:	f898 2000 	ldrb.w	r2, [r8]
  4020ac:	2d00      	cmp	r5, #0
  4020ae:	f47f add1 	bne.w	401c54 <_vfiprintf_r+0xe4>
  4020b2:	2001      	movs	r0, #1
  4020b4:	2520      	movs	r5, #32
  4020b6:	e5cd      	b.n	401c54 <_vfiprintf_r+0xe4>
  4020b8:	f043 0301 	orr.w	r3, r3, #1
  4020bc:	f898 2000 	ldrb.w	r2, [r8]
  4020c0:	e5c8      	b.n	401c54 <_vfiprintf_r+0xe4>
  4020c2:	9608      	str	r6, [sp, #32]
  4020c4:	2800      	cmp	r0, #0
  4020c6:	f040 8393 	bne.w	4027f0 <_vfiprintf_r+0xc80>
  4020ca:	4929      	ldr	r1, [pc, #164]	; (402170 <_vfiprintf_r+0x600>)
  4020cc:	910b      	str	r1, [sp, #44]	; 0x2c
  4020ce:	069f      	lsls	r7, r3, #26
  4020d0:	f100 82e8 	bmi.w	4026a4 <_vfiprintf_r+0xb34>
  4020d4:	9807      	ldr	r0, [sp, #28]
  4020d6:	06de      	lsls	r6, r3, #27
  4020d8:	4601      	mov	r1, r0
  4020da:	f100 8270 	bmi.w	4025be <_vfiprintf_r+0xa4e>
  4020de:	065d      	lsls	r5, r3, #25
  4020e0:	f140 826d 	bpl.w	4025be <_vfiprintf_r+0xa4e>
  4020e4:	3104      	adds	r1, #4
  4020e6:	8806      	ldrh	r6, [r0, #0]
  4020e8:	9107      	str	r1, [sp, #28]
  4020ea:	2700      	movs	r7, #0
  4020ec:	07d8      	lsls	r0, r3, #31
  4020ee:	f140 8222 	bpl.w	402536 <_vfiprintf_r+0x9c6>
  4020f2:	ea56 0107 	orrs.w	r1, r6, r7
  4020f6:	f000 821e 	beq.w	402536 <_vfiprintf_r+0x9c6>
  4020fa:	2130      	movs	r1, #48	; 0x30
  4020fc:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  402100:	f043 0302 	orr.w	r3, r3, #2
  402104:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  402108:	2202      	movs	r2, #2
  40210a:	e664      	b.n	401dd6 <_vfiprintf_r+0x266>
  40210c:	9608      	str	r6, [sp, #32]
  40210e:	2800      	cmp	r0, #0
  402110:	f040 836b 	bne.w	4027ea <_vfiprintf_r+0xc7a>
  402114:	4917      	ldr	r1, [pc, #92]	; (402174 <_vfiprintf_r+0x604>)
  402116:	910b      	str	r1, [sp, #44]	; 0x2c
  402118:	e7d9      	b.n	4020ce <_vfiprintf_r+0x55e>
  40211a:	9907      	ldr	r1, [sp, #28]
  40211c:	9608      	str	r6, [sp, #32]
  40211e:	680a      	ldr	r2, [r1, #0]
  402120:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  402124:	f04f 0000 	mov.w	r0, #0
  402128:	460a      	mov	r2, r1
  40212a:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40212e:	3204      	adds	r2, #4
  402130:	2001      	movs	r0, #1
  402132:	9001      	str	r0, [sp, #4]
  402134:	9207      	str	r2, [sp, #28]
  402136:	9005      	str	r0, [sp, #20]
  402138:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40213c:	9302      	str	r3, [sp, #8]
  40213e:	2400      	movs	r4, #0
  402140:	e670      	b.n	401e24 <_vfiprintf_r+0x2b4>
  402142:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402146:	f898 2000 	ldrb.w	r2, [r8]
  40214a:	e583      	b.n	401c54 <_vfiprintf_r+0xe4>
  40214c:	f898 2000 	ldrb.w	r2, [r8]
  402150:	2a6c      	cmp	r2, #108	; 0x6c
  402152:	bf03      	ittte	eq
  402154:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  402158:	f043 0320 	orreq.w	r3, r3, #32
  40215c:	f108 0801 	addeq.w	r8, r8, #1
  402160:	f043 0310 	orrne.w	r3, r3, #16
  402164:	e576      	b.n	401c54 <_vfiprintf_r+0xe4>
  402166:	bf00      	nop
  402168:	00404660 	.word	0x00404660
  40216c:	00404670 	.word	0x00404670
  402170:	00404644 	.word	0x00404644
  402174:	00404630 	.word	0x00404630
  402178:	9907      	ldr	r1, [sp, #28]
  40217a:	680e      	ldr	r6, [r1, #0]
  40217c:	460a      	mov	r2, r1
  40217e:	2e00      	cmp	r6, #0
  402180:	f102 0204 	add.w	r2, r2, #4
  402184:	f6ff ae0f 	blt.w	401da6 <_vfiprintf_r+0x236>
  402188:	9207      	str	r2, [sp, #28]
  40218a:	f898 2000 	ldrb.w	r2, [r8]
  40218e:	e561      	b.n	401c54 <_vfiprintf_r+0xe4>
  402190:	f898 2000 	ldrb.w	r2, [r8]
  402194:	2001      	movs	r0, #1
  402196:	252b      	movs	r5, #43	; 0x2b
  402198:	e55c      	b.n	401c54 <_vfiprintf_r+0xe4>
  40219a:	9907      	ldr	r1, [sp, #28]
  40219c:	9608      	str	r6, [sp, #32]
  40219e:	f8d1 b000 	ldr.w	fp, [r1]
  4021a2:	f04f 0200 	mov.w	r2, #0
  4021a6:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4021aa:	1d0e      	adds	r6, r1, #4
  4021ac:	f1bb 0f00 	cmp.w	fp, #0
  4021b0:	f000 82e5 	beq.w	40277e <_vfiprintf_r+0xc0e>
  4021b4:	1c67      	adds	r7, r4, #1
  4021b6:	f000 82c4 	beq.w	402742 <_vfiprintf_r+0xbd2>
  4021ba:	4622      	mov	r2, r4
  4021bc:	2100      	movs	r1, #0
  4021be:	4658      	mov	r0, fp
  4021c0:	9301      	str	r3, [sp, #4]
  4021c2:	f001 fbd5 	bl	403970 <memchr>
  4021c6:	9b01      	ldr	r3, [sp, #4]
  4021c8:	2800      	cmp	r0, #0
  4021ca:	f000 82e5 	beq.w	402798 <_vfiprintf_r+0xc28>
  4021ce:	eba0 020b 	sub.w	r2, r0, fp
  4021d2:	9205      	str	r2, [sp, #20]
  4021d4:	9607      	str	r6, [sp, #28]
  4021d6:	9302      	str	r3, [sp, #8]
  4021d8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4021dc:	2400      	movs	r4, #0
  4021de:	e619      	b.n	401e14 <_vfiprintf_r+0x2a4>
  4021e0:	f898 2000 	ldrb.w	r2, [r8]
  4021e4:	2a2a      	cmp	r2, #42	; 0x2a
  4021e6:	f108 0701 	add.w	r7, r8, #1
  4021ea:	f000 82e9 	beq.w	4027c0 <_vfiprintf_r+0xc50>
  4021ee:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4021f2:	2909      	cmp	r1, #9
  4021f4:	46b8      	mov	r8, r7
  4021f6:	f04f 0400 	mov.w	r4, #0
  4021fa:	f63f ad2d 	bhi.w	401c58 <_vfiprintf_r+0xe8>
  4021fe:	f818 2b01 	ldrb.w	r2, [r8], #1
  402202:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402206:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  40220a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40220e:	2909      	cmp	r1, #9
  402210:	d9f5      	bls.n	4021fe <_vfiprintf_r+0x68e>
  402212:	e521      	b.n	401c58 <_vfiprintf_r+0xe8>
  402214:	f043 0320 	orr.w	r3, r3, #32
  402218:	f898 2000 	ldrb.w	r2, [r8]
  40221c:	e51a      	b.n	401c54 <_vfiprintf_r+0xe4>
  40221e:	9608      	str	r6, [sp, #32]
  402220:	2800      	cmp	r0, #0
  402222:	f040 82db 	bne.w	4027dc <_vfiprintf_r+0xc6c>
  402226:	2a00      	cmp	r2, #0
  402228:	f000 80e7 	beq.w	4023fa <_vfiprintf_r+0x88a>
  40222c:	2101      	movs	r1, #1
  40222e:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  402232:	f04f 0200 	mov.w	r2, #0
  402236:	9101      	str	r1, [sp, #4]
  402238:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40223c:	9105      	str	r1, [sp, #20]
  40223e:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  402242:	e77b      	b.n	40213c <_vfiprintf_r+0x5cc>
  402244:	9a07      	ldr	r2, [sp, #28]
  402246:	6813      	ldr	r3, [r2, #0]
  402248:	3204      	adds	r2, #4
  40224a:	9207      	str	r2, [sp, #28]
  40224c:	9a03      	ldr	r2, [sp, #12]
  40224e:	601a      	str	r2, [r3, #0]
  402250:	e4cb      	b.n	401bea <_vfiprintf_r+0x7a>
  402252:	aa0f      	add	r2, sp, #60	; 0x3c
  402254:	9904      	ldr	r1, [sp, #16]
  402256:	4620      	mov	r0, r4
  402258:	f7ff fc4a 	bl	401af0 <__sprint_r.part.0>
  40225c:	2800      	cmp	r0, #0
  40225e:	f040 8139 	bne.w	4024d4 <_vfiprintf_r+0x964>
  402262:	9910      	ldr	r1, [sp, #64]	; 0x40
  402264:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402266:	f101 0c01 	add.w	ip, r1, #1
  40226a:	46ce      	mov	lr, r9
  40226c:	e5ff      	b.n	401e6e <_vfiprintf_r+0x2fe>
  40226e:	9910      	ldr	r1, [sp, #64]	; 0x40
  402270:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402272:	1c48      	adds	r0, r1, #1
  402274:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402278:	2d00      	cmp	r5, #0
  40227a:	f43f ae22 	beq.w	401ec2 <_vfiprintf_r+0x352>
  40227e:	3201      	adds	r2, #1
  402280:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  402284:	2101      	movs	r1, #1
  402286:	2807      	cmp	r0, #7
  402288:	9211      	str	r2, [sp, #68]	; 0x44
  40228a:	9010      	str	r0, [sp, #64]	; 0x40
  40228c:	f8ca 5000 	str.w	r5, [sl]
  402290:	f8ca 1004 	str.w	r1, [sl, #4]
  402294:	f340 8108 	ble.w	4024a8 <_vfiprintf_r+0x938>
  402298:	2a00      	cmp	r2, #0
  40229a:	f040 81bc 	bne.w	402616 <_vfiprintf_r+0xaa6>
  40229e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4022a0:	2b00      	cmp	r3, #0
  4022a2:	f43f ae1f 	beq.w	401ee4 <_vfiprintf_r+0x374>
  4022a6:	ab0e      	add	r3, sp, #56	; 0x38
  4022a8:	2202      	movs	r2, #2
  4022aa:	4608      	mov	r0, r1
  4022ac:	931c      	str	r3, [sp, #112]	; 0x70
  4022ae:	921d      	str	r2, [sp, #116]	; 0x74
  4022b0:	46ca      	mov	sl, r9
  4022b2:	4601      	mov	r1, r0
  4022b4:	f10a 0a08 	add.w	sl, sl, #8
  4022b8:	3001      	adds	r0, #1
  4022ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4022bc:	2b80      	cmp	r3, #128	; 0x80
  4022be:	f43f ae19 	beq.w	401ef4 <_vfiprintf_r+0x384>
  4022c2:	9b05      	ldr	r3, [sp, #20]
  4022c4:	1ae4      	subs	r4, r4, r3
  4022c6:	2c00      	cmp	r4, #0
  4022c8:	dd2e      	ble.n	402328 <_vfiprintf_r+0x7b8>
  4022ca:	2c10      	cmp	r4, #16
  4022cc:	4db3      	ldr	r5, [pc, #716]	; (40259c <_vfiprintf_r+0xa2c>)
  4022ce:	dd1e      	ble.n	40230e <_vfiprintf_r+0x79e>
  4022d0:	46d6      	mov	lr, sl
  4022d2:	2610      	movs	r6, #16
  4022d4:	9f06      	ldr	r7, [sp, #24]
  4022d6:	f8dd a010 	ldr.w	sl, [sp, #16]
  4022da:	e006      	b.n	4022ea <_vfiprintf_r+0x77a>
  4022dc:	1c88      	adds	r0, r1, #2
  4022de:	f10e 0e08 	add.w	lr, lr, #8
  4022e2:	4619      	mov	r1, r3
  4022e4:	3c10      	subs	r4, #16
  4022e6:	2c10      	cmp	r4, #16
  4022e8:	dd10      	ble.n	40230c <_vfiprintf_r+0x79c>
  4022ea:	1c4b      	adds	r3, r1, #1
  4022ec:	3210      	adds	r2, #16
  4022ee:	2b07      	cmp	r3, #7
  4022f0:	9211      	str	r2, [sp, #68]	; 0x44
  4022f2:	e88e 0060 	stmia.w	lr, {r5, r6}
  4022f6:	9310      	str	r3, [sp, #64]	; 0x40
  4022f8:	ddf0      	ble.n	4022dc <_vfiprintf_r+0x76c>
  4022fa:	2a00      	cmp	r2, #0
  4022fc:	d165      	bne.n	4023ca <_vfiprintf_r+0x85a>
  4022fe:	3c10      	subs	r4, #16
  402300:	2c10      	cmp	r4, #16
  402302:	f04f 0001 	mov.w	r0, #1
  402306:	4611      	mov	r1, r2
  402308:	46ce      	mov	lr, r9
  40230a:	dcee      	bgt.n	4022ea <_vfiprintf_r+0x77a>
  40230c:	46f2      	mov	sl, lr
  40230e:	4422      	add	r2, r4
  402310:	2807      	cmp	r0, #7
  402312:	9211      	str	r2, [sp, #68]	; 0x44
  402314:	f8ca 5000 	str.w	r5, [sl]
  402318:	f8ca 4004 	str.w	r4, [sl, #4]
  40231c:	9010      	str	r0, [sp, #64]	; 0x40
  40231e:	f300 8085 	bgt.w	40242c <_vfiprintf_r+0x8bc>
  402322:	f10a 0a08 	add.w	sl, sl, #8
  402326:	3001      	adds	r0, #1
  402328:	9905      	ldr	r1, [sp, #20]
  40232a:	f8ca b000 	str.w	fp, [sl]
  40232e:	440a      	add	r2, r1
  402330:	2807      	cmp	r0, #7
  402332:	9211      	str	r2, [sp, #68]	; 0x44
  402334:	f8ca 1004 	str.w	r1, [sl, #4]
  402338:	9010      	str	r0, [sp, #64]	; 0x40
  40233a:	f340 8082 	ble.w	402442 <_vfiprintf_r+0x8d2>
  40233e:	2a00      	cmp	r2, #0
  402340:	f040 8118 	bne.w	402574 <_vfiprintf_r+0xa04>
  402344:	9b02      	ldr	r3, [sp, #8]
  402346:	9210      	str	r2, [sp, #64]	; 0x40
  402348:	0758      	lsls	r0, r3, #29
  40234a:	d535      	bpl.n	4023b8 <_vfiprintf_r+0x848>
  40234c:	9b08      	ldr	r3, [sp, #32]
  40234e:	9901      	ldr	r1, [sp, #4]
  402350:	1a5c      	subs	r4, r3, r1
  402352:	2c00      	cmp	r4, #0
  402354:	f340 80e7 	ble.w	402526 <_vfiprintf_r+0x9b6>
  402358:	46ca      	mov	sl, r9
  40235a:	2c10      	cmp	r4, #16
  40235c:	f340 8218 	ble.w	402790 <_vfiprintf_r+0xc20>
  402360:	9910      	ldr	r1, [sp, #64]	; 0x40
  402362:	4e8f      	ldr	r6, [pc, #572]	; (4025a0 <_vfiprintf_r+0xa30>)
  402364:	9f06      	ldr	r7, [sp, #24]
  402366:	f8dd b010 	ldr.w	fp, [sp, #16]
  40236a:	2510      	movs	r5, #16
  40236c:	e006      	b.n	40237c <_vfiprintf_r+0x80c>
  40236e:	1c88      	adds	r0, r1, #2
  402370:	f10a 0a08 	add.w	sl, sl, #8
  402374:	4619      	mov	r1, r3
  402376:	3c10      	subs	r4, #16
  402378:	2c10      	cmp	r4, #16
  40237a:	dd11      	ble.n	4023a0 <_vfiprintf_r+0x830>
  40237c:	1c4b      	adds	r3, r1, #1
  40237e:	3210      	adds	r2, #16
  402380:	2b07      	cmp	r3, #7
  402382:	9211      	str	r2, [sp, #68]	; 0x44
  402384:	f8ca 6000 	str.w	r6, [sl]
  402388:	f8ca 5004 	str.w	r5, [sl, #4]
  40238c:	9310      	str	r3, [sp, #64]	; 0x40
  40238e:	ddee      	ble.n	40236e <_vfiprintf_r+0x7fe>
  402390:	bb42      	cbnz	r2, 4023e4 <_vfiprintf_r+0x874>
  402392:	3c10      	subs	r4, #16
  402394:	2c10      	cmp	r4, #16
  402396:	f04f 0001 	mov.w	r0, #1
  40239a:	4611      	mov	r1, r2
  40239c:	46ca      	mov	sl, r9
  40239e:	dced      	bgt.n	40237c <_vfiprintf_r+0x80c>
  4023a0:	4422      	add	r2, r4
  4023a2:	2807      	cmp	r0, #7
  4023a4:	9211      	str	r2, [sp, #68]	; 0x44
  4023a6:	f8ca 6000 	str.w	r6, [sl]
  4023aa:	f8ca 4004 	str.w	r4, [sl, #4]
  4023ae:	9010      	str	r0, [sp, #64]	; 0x40
  4023b0:	dd51      	ble.n	402456 <_vfiprintf_r+0x8e6>
  4023b2:	2a00      	cmp	r2, #0
  4023b4:	f040 819b 	bne.w	4026ee <_vfiprintf_r+0xb7e>
  4023b8:	9b03      	ldr	r3, [sp, #12]
  4023ba:	9a08      	ldr	r2, [sp, #32]
  4023bc:	9901      	ldr	r1, [sp, #4]
  4023be:	428a      	cmp	r2, r1
  4023c0:	bfac      	ite	ge
  4023c2:	189b      	addge	r3, r3, r2
  4023c4:	185b      	addlt	r3, r3, r1
  4023c6:	9303      	str	r3, [sp, #12]
  4023c8:	e04e      	b.n	402468 <_vfiprintf_r+0x8f8>
  4023ca:	aa0f      	add	r2, sp, #60	; 0x3c
  4023cc:	4651      	mov	r1, sl
  4023ce:	4638      	mov	r0, r7
  4023d0:	f7ff fb8e 	bl	401af0 <__sprint_r.part.0>
  4023d4:	2800      	cmp	r0, #0
  4023d6:	f040 813f 	bne.w	402658 <_vfiprintf_r+0xae8>
  4023da:	9910      	ldr	r1, [sp, #64]	; 0x40
  4023dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4023de:	1c48      	adds	r0, r1, #1
  4023e0:	46ce      	mov	lr, r9
  4023e2:	e77f      	b.n	4022e4 <_vfiprintf_r+0x774>
  4023e4:	aa0f      	add	r2, sp, #60	; 0x3c
  4023e6:	4659      	mov	r1, fp
  4023e8:	4638      	mov	r0, r7
  4023ea:	f7ff fb81 	bl	401af0 <__sprint_r.part.0>
  4023ee:	b960      	cbnz	r0, 40240a <_vfiprintf_r+0x89a>
  4023f0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4023f2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4023f4:	1c48      	adds	r0, r1, #1
  4023f6:	46ca      	mov	sl, r9
  4023f8:	e7bd      	b.n	402376 <_vfiprintf_r+0x806>
  4023fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4023fc:	f8dd b010 	ldr.w	fp, [sp, #16]
  402400:	2b00      	cmp	r3, #0
  402402:	f040 81d4 	bne.w	4027ae <_vfiprintf_r+0xc3e>
  402406:	2300      	movs	r3, #0
  402408:	9310      	str	r3, [sp, #64]	; 0x40
  40240a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40240e:	f013 0f01 	tst.w	r3, #1
  402412:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402416:	d102      	bne.n	40241e <_vfiprintf_r+0x8ae>
  402418:	059a      	lsls	r2, r3, #22
  40241a:	f140 80de 	bpl.w	4025da <_vfiprintf_r+0xa6a>
  40241e:	065b      	lsls	r3, r3, #25
  402420:	f53f acb2 	bmi.w	401d88 <_vfiprintf_r+0x218>
  402424:	9803      	ldr	r0, [sp, #12]
  402426:	b02d      	add	sp, #180	; 0xb4
  402428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40242c:	2a00      	cmp	r2, #0
  40242e:	f040 8106 	bne.w	40263e <_vfiprintf_r+0xace>
  402432:	9a05      	ldr	r2, [sp, #20]
  402434:	921d      	str	r2, [sp, #116]	; 0x74
  402436:	2301      	movs	r3, #1
  402438:	9211      	str	r2, [sp, #68]	; 0x44
  40243a:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40243e:	9310      	str	r3, [sp, #64]	; 0x40
  402440:	46ca      	mov	sl, r9
  402442:	f10a 0a08 	add.w	sl, sl, #8
  402446:	9b02      	ldr	r3, [sp, #8]
  402448:	0759      	lsls	r1, r3, #29
  40244a:	d504      	bpl.n	402456 <_vfiprintf_r+0x8e6>
  40244c:	9b08      	ldr	r3, [sp, #32]
  40244e:	9901      	ldr	r1, [sp, #4]
  402450:	1a5c      	subs	r4, r3, r1
  402452:	2c00      	cmp	r4, #0
  402454:	dc81      	bgt.n	40235a <_vfiprintf_r+0x7ea>
  402456:	9b03      	ldr	r3, [sp, #12]
  402458:	9908      	ldr	r1, [sp, #32]
  40245a:	9801      	ldr	r0, [sp, #4]
  40245c:	4281      	cmp	r1, r0
  40245e:	bfac      	ite	ge
  402460:	185b      	addge	r3, r3, r1
  402462:	181b      	addlt	r3, r3, r0
  402464:	9303      	str	r3, [sp, #12]
  402466:	bb72      	cbnz	r2, 4024c6 <_vfiprintf_r+0x956>
  402468:	2300      	movs	r3, #0
  40246a:	9310      	str	r3, [sp, #64]	; 0x40
  40246c:	46ca      	mov	sl, r9
  40246e:	f7ff bbbc 	b.w	401bea <_vfiprintf_r+0x7a>
  402472:	aa0f      	add	r2, sp, #60	; 0x3c
  402474:	9904      	ldr	r1, [sp, #16]
  402476:	4620      	mov	r0, r4
  402478:	f7ff fb3a 	bl	401af0 <__sprint_r.part.0>
  40247c:	bb50      	cbnz	r0, 4024d4 <_vfiprintf_r+0x964>
  40247e:	9910      	ldr	r1, [sp, #64]	; 0x40
  402480:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402482:	f101 0e01 	add.w	lr, r1, #1
  402486:	46cc      	mov	ip, r9
  402488:	e548      	b.n	401f1c <_vfiprintf_r+0x3ac>
  40248a:	2a00      	cmp	r2, #0
  40248c:	f040 8140 	bne.w	402710 <_vfiprintf_r+0xba0>
  402490:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  402494:	2900      	cmp	r1, #0
  402496:	f000 811b 	beq.w	4026d0 <_vfiprintf_r+0xb60>
  40249a:	2201      	movs	r2, #1
  40249c:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4024a0:	4610      	mov	r0, r2
  4024a2:	921d      	str	r2, [sp, #116]	; 0x74
  4024a4:	911c      	str	r1, [sp, #112]	; 0x70
  4024a6:	46ca      	mov	sl, r9
  4024a8:	4601      	mov	r1, r0
  4024aa:	f10a 0a08 	add.w	sl, sl, #8
  4024ae:	3001      	adds	r0, #1
  4024b0:	e507      	b.n	401ec2 <_vfiprintf_r+0x352>
  4024b2:	9b02      	ldr	r3, [sp, #8]
  4024b4:	2a01      	cmp	r2, #1
  4024b6:	f000 8098 	beq.w	4025ea <_vfiprintf_r+0xa7a>
  4024ba:	2a02      	cmp	r2, #2
  4024bc:	d10d      	bne.n	4024da <_vfiprintf_r+0x96a>
  4024be:	9302      	str	r3, [sp, #8]
  4024c0:	2600      	movs	r6, #0
  4024c2:	2700      	movs	r7, #0
  4024c4:	e5b0      	b.n	402028 <_vfiprintf_r+0x4b8>
  4024c6:	aa0f      	add	r2, sp, #60	; 0x3c
  4024c8:	9904      	ldr	r1, [sp, #16]
  4024ca:	9806      	ldr	r0, [sp, #24]
  4024cc:	f7ff fb10 	bl	401af0 <__sprint_r.part.0>
  4024d0:	2800      	cmp	r0, #0
  4024d2:	d0c9      	beq.n	402468 <_vfiprintf_r+0x8f8>
  4024d4:	f8dd b010 	ldr.w	fp, [sp, #16]
  4024d8:	e797      	b.n	40240a <_vfiprintf_r+0x89a>
  4024da:	9302      	str	r3, [sp, #8]
  4024dc:	2600      	movs	r6, #0
  4024de:	2700      	movs	r7, #0
  4024e0:	4649      	mov	r1, r9
  4024e2:	e000      	b.n	4024e6 <_vfiprintf_r+0x976>
  4024e4:	4659      	mov	r1, fp
  4024e6:	08f2      	lsrs	r2, r6, #3
  4024e8:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4024ec:	08f8      	lsrs	r0, r7, #3
  4024ee:	f006 0307 	and.w	r3, r6, #7
  4024f2:	4607      	mov	r7, r0
  4024f4:	4616      	mov	r6, r2
  4024f6:	3330      	adds	r3, #48	; 0x30
  4024f8:	ea56 0207 	orrs.w	r2, r6, r7
  4024fc:	f801 3c01 	strb.w	r3, [r1, #-1]
  402500:	f101 3bff 	add.w	fp, r1, #4294967295
  402504:	d1ee      	bne.n	4024e4 <_vfiprintf_r+0x974>
  402506:	9a02      	ldr	r2, [sp, #8]
  402508:	07d6      	lsls	r6, r2, #31
  40250a:	f57f ad9d 	bpl.w	402048 <_vfiprintf_r+0x4d8>
  40250e:	2b30      	cmp	r3, #48	; 0x30
  402510:	f43f ad9a 	beq.w	402048 <_vfiprintf_r+0x4d8>
  402514:	3902      	subs	r1, #2
  402516:	2330      	movs	r3, #48	; 0x30
  402518:	f80b 3c01 	strb.w	r3, [fp, #-1]
  40251c:	eba9 0301 	sub.w	r3, r9, r1
  402520:	9305      	str	r3, [sp, #20]
  402522:	468b      	mov	fp, r1
  402524:	e476      	b.n	401e14 <_vfiprintf_r+0x2a4>
  402526:	9b03      	ldr	r3, [sp, #12]
  402528:	9a08      	ldr	r2, [sp, #32]
  40252a:	428a      	cmp	r2, r1
  40252c:	bfac      	ite	ge
  40252e:	189b      	addge	r3, r3, r2
  402530:	185b      	addlt	r3, r3, r1
  402532:	9303      	str	r3, [sp, #12]
  402534:	e798      	b.n	402468 <_vfiprintf_r+0x8f8>
  402536:	2202      	movs	r2, #2
  402538:	e44d      	b.n	401dd6 <_vfiprintf_r+0x266>
  40253a:	2f00      	cmp	r7, #0
  40253c:	bf08      	it	eq
  40253e:	2e0a      	cmpeq	r6, #10
  402540:	d352      	bcc.n	4025e8 <_vfiprintf_r+0xa78>
  402542:	46cb      	mov	fp, r9
  402544:	4630      	mov	r0, r6
  402546:	4639      	mov	r1, r7
  402548:	220a      	movs	r2, #10
  40254a:	2300      	movs	r3, #0
  40254c:	f001 fe9a 	bl	404284 <__aeabi_uldivmod>
  402550:	3230      	adds	r2, #48	; 0x30
  402552:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  402556:	4630      	mov	r0, r6
  402558:	4639      	mov	r1, r7
  40255a:	2300      	movs	r3, #0
  40255c:	220a      	movs	r2, #10
  40255e:	f001 fe91 	bl	404284 <__aeabi_uldivmod>
  402562:	4606      	mov	r6, r0
  402564:	460f      	mov	r7, r1
  402566:	ea56 0307 	orrs.w	r3, r6, r7
  40256a:	d1eb      	bne.n	402544 <_vfiprintf_r+0x9d4>
  40256c:	e56c      	b.n	402048 <_vfiprintf_r+0x4d8>
  40256e:	9405      	str	r4, [sp, #20]
  402570:	46cb      	mov	fp, r9
  402572:	e44f      	b.n	401e14 <_vfiprintf_r+0x2a4>
  402574:	aa0f      	add	r2, sp, #60	; 0x3c
  402576:	9904      	ldr	r1, [sp, #16]
  402578:	9806      	ldr	r0, [sp, #24]
  40257a:	f7ff fab9 	bl	401af0 <__sprint_r.part.0>
  40257e:	2800      	cmp	r0, #0
  402580:	d1a8      	bne.n	4024d4 <_vfiprintf_r+0x964>
  402582:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402584:	46ca      	mov	sl, r9
  402586:	e75e      	b.n	402446 <_vfiprintf_r+0x8d6>
  402588:	aa0f      	add	r2, sp, #60	; 0x3c
  40258a:	9904      	ldr	r1, [sp, #16]
  40258c:	9806      	ldr	r0, [sp, #24]
  40258e:	f7ff faaf 	bl	401af0 <__sprint_r.part.0>
  402592:	2800      	cmp	r0, #0
  402594:	d19e      	bne.n	4024d4 <_vfiprintf_r+0x964>
  402596:	46ca      	mov	sl, r9
  402598:	f7ff bbc0 	b.w	401d1c <_vfiprintf_r+0x1ac>
  40259c:	00404670 	.word	0x00404670
  4025a0:	00404660 	.word	0x00404660
  4025a4:	3104      	adds	r1, #4
  4025a6:	6816      	ldr	r6, [r2, #0]
  4025a8:	9107      	str	r1, [sp, #28]
  4025aa:	2201      	movs	r2, #1
  4025ac:	2700      	movs	r7, #0
  4025ae:	e412      	b.n	401dd6 <_vfiprintf_r+0x266>
  4025b0:	9807      	ldr	r0, [sp, #28]
  4025b2:	4601      	mov	r1, r0
  4025b4:	3104      	adds	r1, #4
  4025b6:	6806      	ldr	r6, [r0, #0]
  4025b8:	9107      	str	r1, [sp, #28]
  4025ba:	2700      	movs	r7, #0
  4025bc:	e40b      	b.n	401dd6 <_vfiprintf_r+0x266>
  4025be:	680e      	ldr	r6, [r1, #0]
  4025c0:	3104      	adds	r1, #4
  4025c2:	9107      	str	r1, [sp, #28]
  4025c4:	2700      	movs	r7, #0
  4025c6:	e591      	b.n	4020ec <_vfiprintf_r+0x57c>
  4025c8:	9907      	ldr	r1, [sp, #28]
  4025ca:	680e      	ldr	r6, [r1, #0]
  4025cc:	460a      	mov	r2, r1
  4025ce:	17f7      	asrs	r7, r6, #31
  4025d0:	3204      	adds	r2, #4
  4025d2:	9207      	str	r2, [sp, #28]
  4025d4:	4630      	mov	r0, r6
  4025d6:	4639      	mov	r1, r7
  4025d8:	e50f      	b.n	401ffa <_vfiprintf_r+0x48a>
  4025da:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4025de:	f000 fe83 	bl	4032e8 <__retarget_lock_release_recursive>
  4025e2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4025e6:	e71a      	b.n	40241e <_vfiprintf_r+0x8ae>
  4025e8:	9b02      	ldr	r3, [sp, #8]
  4025ea:	9302      	str	r3, [sp, #8]
  4025ec:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4025f0:	3630      	adds	r6, #48	; 0x30
  4025f2:	2301      	movs	r3, #1
  4025f4:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4025f8:	9305      	str	r3, [sp, #20]
  4025fa:	e40b      	b.n	401e14 <_vfiprintf_r+0x2a4>
  4025fc:	aa0f      	add	r2, sp, #60	; 0x3c
  4025fe:	9904      	ldr	r1, [sp, #16]
  402600:	9806      	ldr	r0, [sp, #24]
  402602:	f7ff fa75 	bl	401af0 <__sprint_r.part.0>
  402606:	2800      	cmp	r0, #0
  402608:	f47f af64 	bne.w	4024d4 <_vfiprintf_r+0x964>
  40260c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40260e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402610:	1c48      	adds	r0, r1, #1
  402612:	46ca      	mov	sl, r9
  402614:	e651      	b.n	4022ba <_vfiprintf_r+0x74a>
  402616:	aa0f      	add	r2, sp, #60	; 0x3c
  402618:	9904      	ldr	r1, [sp, #16]
  40261a:	9806      	ldr	r0, [sp, #24]
  40261c:	f7ff fa68 	bl	401af0 <__sprint_r.part.0>
  402620:	2800      	cmp	r0, #0
  402622:	f47f af57 	bne.w	4024d4 <_vfiprintf_r+0x964>
  402626:	9910      	ldr	r1, [sp, #64]	; 0x40
  402628:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40262a:	1c48      	adds	r0, r1, #1
  40262c:	46ca      	mov	sl, r9
  40262e:	e448      	b.n	401ec2 <_vfiprintf_r+0x352>
  402630:	2a00      	cmp	r2, #0
  402632:	f040 8091 	bne.w	402758 <_vfiprintf_r+0xbe8>
  402636:	2001      	movs	r0, #1
  402638:	4611      	mov	r1, r2
  40263a:	46ca      	mov	sl, r9
  40263c:	e641      	b.n	4022c2 <_vfiprintf_r+0x752>
  40263e:	aa0f      	add	r2, sp, #60	; 0x3c
  402640:	9904      	ldr	r1, [sp, #16]
  402642:	9806      	ldr	r0, [sp, #24]
  402644:	f7ff fa54 	bl	401af0 <__sprint_r.part.0>
  402648:	2800      	cmp	r0, #0
  40264a:	f47f af43 	bne.w	4024d4 <_vfiprintf_r+0x964>
  40264e:	9810      	ldr	r0, [sp, #64]	; 0x40
  402650:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402652:	3001      	adds	r0, #1
  402654:	46ca      	mov	sl, r9
  402656:	e667      	b.n	402328 <_vfiprintf_r+0x7b8>
  402658:	46d3      	mov	fp, sl
  40265a:	e6d6      	b.n	40240a <_vfiprintf_r+0x89a>
  40265c:	9e07      	ldr	r6, [sp, #28]
  40265e:	3607      	adds	r6, #7
  402660:	f026 0207 	bic.w	r2, r6, #7
  402664:	f102 0108 	add.w	r1, r2, #8
  402668:	e9d2 6700 	ldrd	r6, r7, [r2]
  40266c:	9107      	str	r1, [sp, #28]
  40266e:	2201      	movs	r2, #1
  402670:	f7ff bbb1 	b.w	401dd6 <_vfiprintf_r+0x266>
  402674:	9e07      	ldr	r6, [sp, #28]
  402676:	3607      	adds	r6, #7
  402678:	f026 0607 	bic.w	r6, r6, #7
  40267c:	e9d6 0100 	ldrd	r0, r1, [r6]
  402680:	f106 0208 	add.w	r2, r6, #8
  402684:	9207      	str	r2, [sp, #28]
  402686:	4606      	mov	r6, r0
  402688:	460f      	mov	r7, r1
  40268a:	e4b6      	b.n	401ffa <_vfiprintf_r+0x48a>
  40268c:	9e07      	ldr	r6, [sp, #28]
  40268e:	3607      	adds	r6, #7
  402690:	f026 0207 	bic.w	r2, r6, #7
  402694:	f102 0108 	add.w	r1, r2, #8
  402698:	e9d2 6700 	ldrd	r6, r7, [r2]
  40269c:	9107      	str	r1, [sp, #28]
  40269e:	2200      	movs	r2, #0
  4026a0:	f7ff bb99 	b.w	401dd6 <_vfiprintf_r+0x266>
  4026a4:	9e07      	ldr	r6, [sp, #28]
  4026a6:	3607      	adds	r6, #7
  4026a8:	f026 0107 	bic.w	r1, r6, #7
  4026ac:	f101 0008 	add.w	r0, r1, #8
  4026b0:	9007      	str	r0, [sp, #28]
  4026b2:	e9d1 6700 	ldrd	r6, r7, [r1]
  4026b6:	e519      	b.n	4020ec <_vfiprintf_r+0x57c>
  4026b8:	46cb      	mov	fp, r9
  4026ba:	f7ff bbab 	b.w	401e14 <_vfiprintf_r+0x2a4>
  4026be:	252d      	movs	r5, #45	; 0x2d
  4026c0:	4276      	negs	r6, r6
  4026c2:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4026c6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4026ca:	2201      	movs	r2, #1
  4026cc:	f7ff bb88 	b.w	401de0 <_vfiprintf_r+0x270>
  4026d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4026d2:	b9b3      	cbnz	r3, 402702 <_vfiprintf_r+0xb92>
  4026d4:	4611      	mov	r1, r2
  4026d6:	2001      	movs	r0, #1
  4026d8:	46ca      	mov	sl, r9
  4026da:	e5f2      	b.n	4022c2 <_vfiprintf_r+0x752>
  4026dc:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4026e0:	f000 fe02 	bl	4032e8 <__retarget_lock_release_recursive>
  4026e4:	f04f 33ff 	mov.w	r3, #4294967295
  4026e8:	9303      	str	r3, [sp, #12]
  4026ea:	f7ff bb50 	b.w	401d8e <_vfiprintf_r+0x21e>
  4026ee:	aa0f      	add	r2, sp, #60	; 0x3c
  4026f0:	9904      	ldr	r1, [sp, #16]
  4026f2:	9806      	ldr	r0, [sp, #24]
  4026f4:	f7ff f9fc 	bl	401af0 <__sprint_r.part.0>
  4026f8:	2800      	cmp	r0, #0
  4026fa:	f47f aeeb 	bne.w	4024d4 <_vfiprintf_r+0x964>
  4026fe:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402700:	e6a9      	b.n	402456 <_vfiprintf_r+0x8e6>
  402702:	ab0e      	add	r3, sp, #56	; 0x38
  402704:	2202      	movs	r2, #2
  402706:	931c      	str	r3, [sp, #112]	; 0x70
  402708:	921d      	str	r2, [sp, #116]	; 0x74
  40270a:	2001      	movs	r0, #1
  40270c:	46ca      	mov	sl, r9
  40270e:	e5d0      	b.n	4022b2 <_vfiprintf_r+0x742>
  402710:	aa0f      	add	r2, sp, #60	; 0x3c
  402712:	9904      	ldr	r1, [sp, #16]
  402714:	9806      	ldr	r0, [sp, #24]
  402716:	f7ff f9eb 	bl	401af0 <__sprint_r.part.0>
  40271a:	2800      	cmp	r0, #0
  40271c:	f47f aeda 	bne.w	4024d4 <_vfiprintf_r+0x964>
  402720:	9910      	ldr	r1, [sp, #64]	; 0x40
  402722:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402724:	1c48      	adds	r0, r1, #1
  402726:	46ca      	mov	sl, r9
  402728:	e5a4      	b.n	402274 <_vfiprintf_r+0x704>
  40272a:	9a07      	ldr	r2, [sp, #28]
  40272c:	9903      	ldr	r1, [sp, #12]
  40272e:	6813      	ldr	r3, [r2, #0]
  402730:	17cd      	asrs	r5, r1, #31
  402732:	4608      	mov	r0, r1
  402734:	3204      	adds	r2, #4
  402736:	4629      	mov	r1, r5
  402738:	9207      	str	r2, [sp, #28]
  40273a:	e9c3 0100 	strd	r0, r1, [r3]
  40273e:	f7ff ba54 	b.w	401bea <_vfiprintf_r+0x7a>
  402742:	4658      	mov	r0, fp
  402744:	9607      	str	r6, [sp, #28]
  402746:	9302      	str	r3, [sp, #8]
  402748:	f7ff f8ba 	bl	4018c0 <strlen>
  40274c:	2400      	movs	r4, #0
  40274e:	9005      	str	r0, [sp, #20]
  402750:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402754:	f7ff bb5e 	b.w	401e14 <_vfiprintf_r+0x2a4>
  402758:	aa0f      	add	r2, sp, #60	; 0x3c
  40275a:	9904      	ldr	r1, [sp, #16]
  40275c:	9806      	ldr	r0, [sp, #24]
  40275e:	f7ff f9c7 	bl	401af0 <__sprint_r.part.0>
  402762:	2800      	cmp	r0, #0
  402764:	f47f aeb6 	bne.w	4024d4 <_vfiprintf_r+0x964>
  402768:	9910      	ldr	r1, [sp, #64]	; 0x40
  40276a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40276c:	1c48      	adds	r0, r1, #1
  40276e:	46ca      	mov	sl, r9
  402770:	e5a7      	b.n	4022c2 <_vfiprintf_r+0x752>
  402772:	9910      	ldr	r1, [sp, #64]	; 0x40
  402774:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402776:	4e20      	ldr	r6, [pc, #128]	; (4027f8 <_vfiprintf_r+0xc88>)
  402778:	3101      	adds	r1, #1
  40277a:	f7ff bb90 	b.w	401e9e <_vfiprintf_r+0x32e>
  40277e:	2c06      	cmp	r4, #6
  402780:	bf28      	it	cs
  402782:	2406      	movcs	r4, #6
  402784:	9405      	str	r4, [sp, #20]
  402786:	9607      	str	r6, [sp, #28]
  402788:	9401      	str	r4, [sp, #4]
  40278a:	f8df b070 	ldr.w	fp, [pc, #112]	; 4027fc <_vfiprintf_r+0xc8c>
  40278e:	e4d5      	b.n	40213c <_vfiprintf_r+0x5cc>
  402790:	9810      	ldr	r0, [sp, #64]	; 0x40
  402792:	4e19      	ldr	r6, [pc, #100]	; (4027f8 <_vfiprintf_r+0xc88>)
  402794:	3001      	adds	r0, #1
  402796:	e603      	b.n	4023a0 <_vfiprintf_r+0x830>
  402798:	9405      	str	r4, [sp, #20]
  40279a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40279e:	9607      	str	r6, [sp, #28]
  4027a0:	9302      	str	r3, [sp, #8]
  4027a2:	4604      	mov	r4, r0
  4027a4:	f7ff bb36 	b.w	401e14 <_vfiprintf_r+0x2a4>
  4027a8:	4686      	mov	lr, r0
  4027aa:	f7ff bbce 	b.w	401f4a <_vfiprintf_r+0x3da>
  4027ae:	9806      	ldr	r0, [sp, #24]
  4027b0:	aa0f      	add	r2, sp, #60	; 0x3c
  4027b2:	4659      	mov	r1, fp
  4027b4:	f7ff f99c 	bl	401af0 <__sprint_r.part.0>
  4027b8:	2800      	cmp	r0, #0
  4027ba:	f43f ae24 	beq.w	402406 <_vfiprintf_r+0x896>
  4027be:	e624      	b.n	40240a <_vfiprintf_r+0x89a>
  4027c0:	9907      	ldr	r1, [sp, #28]
  4027c2:	f898 2001 	ldrb.w	r2, [r8, #1]
  4027c6:	680c      	ldr	r4, [r1, #0]
  4027c8:	3104      	adds	r1, #4
  4027ca:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4027ce:	46b8      	mov	r8, r7
  4027d0:	9107      	str	r1, [sp, #28]
  4027d2:	f7ff ba3f 	b.w	401c54 <_vfiprintf_r+0xe4>
  4027d6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4027da:	e43c      	b.n	402056 <_vfiprintf_r+0x4e6>
  4027dc:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4027e0:	e521      	b.n	402226 <_vfiprintf_r+0x6b6>
  4027e2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4027e6:	f7ff bbf4 	b.w	401fd2 <_vfiprintf_r+0x462>
  4027ea:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4027ee:	e491      	b.n	402114 <_vfiprintf_r+0x5a4>
  4027f0:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4027f4:	e469      	b.n	4020ca <_vfiprintf_r+0x55a>
  4027f6:	bf00      	nop
  4027f8:	00404660 	.word	0x00404660
  4027fc:	00404658 	.word	0x00404658

00402800 <__sbprintf>:
  402800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402804:	460c      	mov	r4, r1
  402806:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40280a:	8989      	ldrh	r1, [r1, #12]
  40280c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40280e:	89e5      	ldrh	r5, [r4, #14]
  402810:	9619      	str	r6, [sp, #100]	; 0x64
  402812:	f021 0102 	bic.w	r1, r1, #2
  402816:	4606      	mov	r6, r0
  402818:	69e0      	ldr	r0, [r4, #28]
  40281a:	f8ad 100c 	strh.w	r1, [sp, #12]
  40281e:	4617      	mov	r7, r2
  402820:	f44f 6180 	mov.w	r1, #1024	; 0x400
  402824:	6a62      	ldr	r2, [r4, #36]	; 0x24
  402826:	f8ad 500e 	strh.w	r5, [sp, #14]
  40282a:	4698      	mov	r8, r3
  40282c:	ad1a      	add	r5, sp, #104	; 0x68
  40282e:	2300      	movs	r3, #0
  402830:	9007      	str	r0, [sp, #28]
  402832:	a816      	add	r0, sp, #88	; 0x58
  402834:	9209      	str	r2, [sp, #36]	; 0x24
  402836:	9306      	str	r3, [sp, #24]
  402838:	9500      	str	r5, [sp, #0]
  40283a:	9504      	str	r5, [sp, #16]
  40283c:	9102      	str	r1, [sp, #8]
  40283e:	9105      	str	r1, [sp, #20]
  402840:	f000 fd4c 	bl	4032dc <__retarget_lock_init_recursive>
  402844:	4643      	mov	r3, r8
  402846:	463a      	mov	r2, r7
  402848:	4669      	mov	r1, sp
  40284a:	4630      	mov	r0, r6
  40284c:	f7ff f990 	bl	401b70 <_vfiprintf_r>
  402850:	1e05      	subs	r5, r0, #0
  402852:	db07      	blt.n	402864 <__sbprintf+0x64>
  402854:	4630      	mov	r0, r6
  402856:	4669      	mov	r1, sp
  402858:	f000 f928 	bl	402aac <_fflush_r>
  40285c:	2800      	cmp	r0, #0
  40285e:	bf18      	it	ne
  402860:	f04f 35ff 	movne.w	r5, #4294967295
  402864:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402868:	065b      	lsls	r3, r3, #25
  40286a:	d503      	bpl.n	402874 <__sbprintf+0x74>
  40286c:	89a3      	ldrh	r3, [r4, #12]
  40286e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402872:	81a3      	strh	r3, [r4, #12]
  402874:	9816      	ldr	r0, [sp, #88]	; 0x58
  402876:	f000 fd33 	bl	4032e0 <__retarget_lock_close_recursive>
  40287a:	4628      	mov	r0, r5
  40287c:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  402880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00402884 <__swsetup_r>:
  402884:	b538      	push	{r3, r4, r5, lr}
  402886:	4b30      	ldr	r3, [pc, #192]	; (402948 <__swsetup_r+0xc4>)
  402888:	681b      	ldr	r3, [r3, #0]
  40288a:	4605      	mov	r5, r0
  40288c:	460c      	mov	r4, r1
  40288e:	b113      	cbz	r3, 402896 <__swsetup_r+0x12>
  402890:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402892:	2a00      	cmp	r2, #0
  402894:	d038      	beq.n	402908 <__swsetup_r+0x84>
  402896:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40289a:	b293      	uxth	r3, r2
  40289c:	0718      	lsls	r0, r3, #28
  40289e:	d50c      	bpl.n	4028ba <__swsetup_r+0x36>
  4028a0:	6920      	ldr	r0, [r4, #16]
  4028a2:	b1a8      	cbz	r0, 4028d0 <__swsetup_r+0x4c>
  4028a4:	f013 0201 	ands.w	r2, r3, #1
  4028a8:	d01e      	beq.n	4028e8 <__swsetup_r+0x64>
  4028aa:	6963      	ldr	r3, [r4, #20]
  4028ac:	2200      	movs	r2, #0
  4028ae:	425b      	negs	r3, r3
  4028b0:	61a3      	str	r3, [r4, #24]
  4028b2:	60a2      	str	r2, [r4, #8]
  4028b4:	b1f0      	cbz	r0, 4028f4 <__swsetup_r+0x70>
  4028b6:	2000      	movs	r0, #0
  4028b8:	bd38      	pop	{r3, r4, r5, pc}
  4028ba:	06d9      	lsls	r1, r3, #27
  4028bc:	d53c      	bpl.n	402938 <__swsetup_r+0xb4>
  4028be:	0758      	lsls	r0, r3, #29
  4028c0:	d426      	bmi.n	402910 <__swsetup_r+0x8c>
  4028c2:	6920      	ldr	r0, [r4, #16]
  4028c4:	f042 0308 	orr.w	r3, r2, #8
  4028c8:	81a3      	strh	r3, [r4, #12]
  4028ca:	b29b      	uxth	r3, r3
  4028cc:	2800      	cmp	r0, #0
  4028ce:	d1e9      	bne.n	4028a4 <__swsetup_r+0x20>
  4028d0:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4028d4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4028d8:	d0e4      	beq.n	4028a4 <__swsetup_r+0x20>
  4028da:	4628      	mov	r0, r5
  4028dc:	4621      	mov	r1, r4
  4028de:	f000 fd33 	bl	403348 <__smakebuf_r>
  4028e2:	89a3      	ldrh	r3, [r4, #12]
  4028e4:	6920      	ldr	r0, [r4, #16]
  4028e6:	e7dd      	b.n	4028a4 <__swsetup_r+0x20>
  4028e8:	0799      	lsls	r1, r3, #30
  4028ea:	bf58      	it	pl
  4028ec:	6962      	ldrpl	r2, [r4, #20]
  4028ee:	60a2      	str	r2, [r4, #8]
  4028f0:	2800      	cmp	r0, #0
  4028f2:	d1e0      	bne.n	4028b6 <__swsetup_r+0x32>
  4028f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4028f8:	061a      	lsls	r2, r3, #24
  4028fa:	d5dd      	bpl.n	4028b8 <__swsetup_r+0x34>
  4028fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402900:	81a3      	strh	r3, [r4, #12]
  402902:	f04f 30ff 	mov.w	r0, #4294967295
  402906:	bd38      	pop	{r3, r4, r5, pc}
  402908:	4618      	mov	r0, r3
  40290a:	f000 f927 	bl	402b5c <__sinit>
  40290e:	e7c2      	b.n	402896 <__swsetup_r+0x12>
  402910:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402912:	b151      	cbz	r1, 40292a <__swsetup_r+0xa6>
  402914:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402918:	4299      	cmp	r1, r3
  40291a:	d004      	beq.n	402926 <__swsetup_r+0xa2>
  40291c:	4628      	mov	r0, r5
  40291e:	f000 fa43 	bl	402da8 <_free_r>
  402922:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402926:	2300      	movs	r3, #0
  402928:	6323      	str	r3, [r4, #48]	; 0x30
  40292a:	2300      	movs	r3, #0
  40292c:	6920      	ldr	r0, [r4, #16]
  40292e:	6063      	str	r3, [r4, #4]
  402930:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402934:	6020      	str	r0, [r4, #0]
  402936:	e7c5      	b.n	4028c4 <__swsetup_r+0x40>
  402938:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40293c:	2309      	movs	r3, #9
  40293e:	602b      	str	r3, [r5, #0]
  402940:	f04f 30ff 	mov.w	r0, #4294967295
  402944:	81a2      	strh	r2, [r4, #12]
  402946:	bd38      	pop	{r3, r4, r5, pc}
  402948:	20400028 	.word	0x20400028

0040294c <register_fini>:
  40294c:	4b02      	ldr	r3, [pc, #8]	; (402958 <register_fini+0xc>)
  40294e:	b113      	cbz	r3, 402956 <register_fini+0xa>
  402950:	4802      	ldr	r0, [pc, #8]	; (40295c <register_fini+0x10>)
  402952:	f000 b805 	b.w	402960 <atexit>
  402956:	4770      	bx	lr
  402958:	00000000 	.word	0x00000000
  40295c:	00402bcd 	.word	0x00402bcd

00402960 <atexit>:
  402960:	2300      	movs	r3, #0
  402962:	4601      	mov	r1, r0
  402964:	461a      	mov	r2, r3
  402966:	4618      	mov	r0, r3
  402968:	f001 bb64 	b.w	404034 <__register_exitproc>

0040296c <__sflush_r>:
  40296c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  402970:	b29a      	uxth	r2, r3
  402972:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402976:	460d      	mov	r5, r1
  402978:	0711      	lsls	r1, r2, #28
  40297a:	4680      	mov	r8, r0
  40297c:	d43a      	bmi.n	4029f4 <__sflush_r+0x88>
  40297e:	686a      	ldr	r2, [r5, #4]
  402980:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402984:	2a00      	cmp	r2, #0
  402986:	81ab      	strh	r3, [r5, #12]
  402988:	dd6f      	ble.n	402a6a <__sflush_r+0xfe>
  40298a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40298c:	2c00      	cmp	r4, #0
  40298e:	d049      	beq.n	402a24 <__sflush_r+0xb8>
  402990:	2200      	movs	r2, #0
  402992:	b29b      	uxth	r3, r3
  402994:	f8d8 6000 	ldr.w	r6, [r8]
  402998:	f8c8 2000 	str.w	r2, [r8]
  40299c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4029a0:	d067      	beq.n	402a72 <__sflush_r+0x106>
  4029a2:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4029a4:	075f      	lsls	r7, r3, #29
  4029a6:	d505      	bpl.n	4029b4 <__sflush_r+0x48>
  4029a8:	6869      	ldr	r1, [r5, #4]
  4029aa:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4029ac:	1a52      	subs	r2, r2, r1
  4029ae:	b10b      	cbz	r3, 4029b4 <__sflush_r+0x48>
  4029b0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4029b2:	1ad2      	subs	r2, r2, r3
  4029b4:	2300      	movs	r3, #0
  4029b6:	69e9      	ldr	r1, [r5, #28]
  4029b8:	4640      	mov	r0, r8
  4029ba:	47a0      	blx	r4
  4029bc:	1c44      	adds	r4, r0, #1
  4029be:	d03c      	beq.n	402a3a <__sflush_r+0xce>
  4029c0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4029c4:	692a      	ldr	r2, [r5, #16]
  4029c6:	602a      	str	r2, [r5, #0]
  4029c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4029cc:	2200      	movs	r2, #0
  4029ce:	81ab      	strh	r3, [r5, #12]
  4029d0:	04db      	lsls	r3, r3, #19
  4029d2:	606a      	str	r2, [r5, #4]
  4029d4:	d447      	bmi.n	402a66 <__sflush_r+0xfa>
  4029d6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4029d8:	f8c8 6000 	str.w	r6, [r8]
  4029dc:	b311      	cbz	r1, 402a24 <__sflush_r+0xb8>
  4029de:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4029e2:	4299      	cmp	r1, r3
  4029e4:	d002      	beq.n	4029ec <__sflush_r+0x80>
  4029e6:	4640      	mov	r0, r8
  4029e8:	f000 f9de 	bl	402da8 <_free_r>
  4029ec:	2000      	movs	r0, #0
  4029ee:	6328      	str	r0, [r5, #48]	; 0x30
  4029f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4029f4:	692e      	ldr	r6, [r5, #16]
  4029f6:	b1ae      	cbz	r6, 402a24 <__sflush_r+0xb8>
  4029f8:	682c      	ldr	r4, [r5, #0]
  4029fa:	602e      	str	r6, [r5, #0]
  4029fc:	0791      	lsls	r1, r2, #30
  4029fe:	bf0c      	ite	eq
  402a00:	696b      	ldreq	r3, [r5, #20]
  402a02:	2300      	movne	r3, #0
  402a04:	1ba4      	subs	r4, r4, r6
  402a06:	60ab      	str	r3, [r5, #8]
  402a08:	e00a      	b.n	402a20 <__sflush_r+0xb4>
  402a0a:	4623      	mov	r3, r4
  402a0c:	4632      	mov	r2, r6
  402a0e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  402a10:	69e9      	ldr	r1, [r5, #28]
  402a12:	4640      	mov	r0, r8
  402a14:	47b8      	blx	r7
  402a16:	2800      	cmp	r0, #0
  402a18:	eba4 0400 	sub.w	r4, r4, r0
  402a1c:	4406      	add	r6, r0
  402a1e:	dd04      	ble.n	402a2a <__sflush_r+0xbe>
  402a20:	2c00      	cmp	r4, #0
  402a22:	dcf2      	bgt.n	402a0a <__sflush_r+0x9e>
  402a24:	2000      	movs	r0, #0
  402a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402a2a:	89ab      	ldrh	r3, [r5, #12]
  402a2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402a30:	81ab      	strh	r3, [r5, #12]
  402a32:	f04f 30ff 	mov.w	r0, #4294967295
  402a36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402a3a:	f8d8 4000 	ldr.w	r4, [r8]
  402a3e:	2c1d      	cmp	r4, #29
  402a40:	d8f3      	bhi.n	402a2a <__sflush_r+0xbe>
  402a42:	4b19      	ldr	r3, [pc, #100]	; (402aa8 <__sflush_r+0x13c>)
  402a44:	40e3      	lsrs	r3, r4
  402a46:	43db      	mvns	r3, r3
  402a48:	f013 0301 	ands.w	r3, r3, #1
  402a4c:	d1ed      	bne.n	402a2a <__sflush_r+0xbe>
  402a4e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  402a52:	606b      	str	r3, [r5, #4]
  402a54:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  402a58:	6929      	ldr	r1, [r5, #16]
  402a5a:	81ab      	strh	r3, [r5, #12]
  402a5c:	04da      	lsls	r2, r3, #19
  402a5e:	6029      	str	r1, [r5, #0]
  402a60:	d5b9      	bpl.n	4029d6 <__sflush_r+0x6a>
  402a62:	2c00      	cmp	r4, #0
  402a64:	d1b7      	bne.n	4029d6 <__sflush_r+0x6a>
  402a66:	6528      	str	r0, [r5, #80]	; 0x50
  402a68:	e7b5      	b.n	4029d6 <__sflush_r+0x6a>
  402a6a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402a6c:	2a00      	cmp	r2, #0
  402a6e:	dc8c      	bgt.n	40298a <__sflush_r+0x1e>
  402a70:	e7d8      	b.n	402a24 <__sflush_r+0xb8>
  402a72:	2301      	movs	r3, #1
  402a74:	69e9      	ldr	r1, [r5, #28]
  402a76:	4640      	mov	r0, r8
  402a78:	47a0      	blx	r4
  402a7a:	1c43      	adds	r3, r0, #1
  402a7c:	4602      	mov	r2, r0
  402a7e:	d002      	beq.n	402a86 <__sflush_r+0x11a>
  402a80:	89ab      	ldrh	r3, [r5, #12]
  402a82:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402a84:	e78e      	b.n	4029a4 <__sflush_r+0x38>
  402a86:	f8d8 3000 	ldr.w	r3, [r8]
  402a8a:	2b00      	cmp	r3, #0
  402a8c:	d0f8      	beq.n	402a80 <__sflush_r+0x114>
  402a8e:	2b1d      	cmp	r3, #29
  402a90:	d001      	beq.n	402a96 <__sflush_r+0x12a>
  402a92:	2b16      	cmp	r3, #22
  402a94:	d102      	bne.n	402a9c <__sflush_r+0x130>
  402a96:	f8c8 6000 	str.w	r6, [r8]
  402a9a:	e7c3      	b.n	402a24 <__sflush_r+0xb8>
  402a9c:	89ab      	ldrh	r3, [r5, #12]
  402a9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402aa2:	81ab      	strh	r3, [r5, #12]
  402aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402aa8:	20400001 	.word	0x20400001

00402aac <_fflush_r>:
  402aac:	b538      	push	{r3, r4, r5, lr}
  402aae:	460d      	mov	r5, r1
  402ab0:	4604      	mov	r4, r0
  402ab2:	b108      	cbz	r0, 402ab8 <_fflush_r+0xc>
  402ab4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402ab6:	b1bb      	cbz	r3, 402ae8 <_fflush_r+0x3c>
  402ab8:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  402abc:	b188      	cbz	r0, 402ae2 <_fflush_r+0x36>
  402abe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  402ac0:	07db      	lsls	r3, r3, #31
  402ac2:	d401      	bmi.n	402ac8 <_fflush_r+0x1c>
  402ac4:	0581      	lsls	r1, r0, #22
  402ac6:	d517      	bpl.n	402af8 <_fflush_r+0x4c>
  402ac8:	4620      	mov	r0, r4
  402aca:	4629      	mov	r1, r5
  402acc:	f7ff ff4e 	bl	40296c <__sflush_r>
  402ad0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  402ad2:	07da      	lsls	r2, r3, #31
  402ad4:	4604      	mov	r4, r0
  402ad6:	d402      	bmi.n	402ade <_fflush_r+0x32>
  402ad8:	89ab      	ldrh	r3, [r5, #12]
  402ada:	059b      	lsls	r3, r3, #22
  402adc:	d507      	bpl.n	402aee <_fflush_r+0x42>
  402ade:	4620      	mov	r0, r4
  402ae0:	bd38      	pop	{r3, r4, r5, pc}
  402ae2:	4604      	mov	r4, r0
  402ae4:	4620      	mov	r0, r4
  402ae6:	bd38      	pop	{r3, r4, r5, pc}
  402ae8:	f000 f838 	bl	402b5c <__sinit>
  402aec:	e7e4      	b.n	402ab8 <_fflush_r+0xc>
  402aee:	6da8      	ldr	r0, [r5, #88]	; 0x58
  402af0:	f000 fbfa 	bl	4032e8 <__retarget_lock_release_recursive>
  402af4:	4620      	mov	r0, r4
  402af6:	bd38      	pop	{r3, r4, r5, pc}
  402af8:	6da8      	ldr	r0, [r5, #88]	; 0x58
  402afa:	f000 fbf3 	bl	4032e4 <__retarget_lock_acquire_recursive>
  402afe:	e7e3      	b.n	402ac8 <_fflush_r+0x1c>

00402b00 <_cleanup_r>:
  402b00:	4901      	ldr	r1, [pc, #4]	; (402b08 <_cleanup_r+0x8>)
  402b02:	f000 bbaf 	b.w	403264 <_fwalk_reent>
  402b06:	bf00      	nop
  402b08:	0040411d 	.word	0x0040411d

00402b0c <std.isra.0>:
  402b0c:	b510      	push	{r4, lr}
  402b0e:	2300      	movs	r3, #0
  402b10:	4604      	mov	r4, r0
  402b12:	8181      	strh	r1, [r0, #12]
  402b14:	81c2      	strh	r2, [r0, #14]
  402b16:	6003      	str	r3, [r0, #0]
  402b18:	6043      	str	r3, [r0, #4]
  402b1a:	6083      	str	r3, [r0, #8]
  402b1c:	6643      	str	r3, [r0, #100]	; 0x64
  402b1e:	6103      	str	r3, [r0, #16]
  402b20:	6143      	str	r3, [r0, #20]
  402b22:	6183      	str	r3, [r0, #24]
  402b24:	4619      	mov	r1, r3
  402b26:	2208      	movs	r2, #8
  402b28:	305c      	adds	r0, #92	; 0x5c
  402b2a:	f7fe fe79 	bl	401820 <memset>
  402b2e:	4807      	ldr	r0, [pc, #28]	; (402b4c <std.isra.0+0x40>)
  402b30:	4907      	ldr	r1, [pc, #28]	; (402b50 <std.isra.0+0x44>)
  402b32:	4a08      	ldr	r2, [pc, #32]	; (402b54 <std.isra.0+0x48>)
  402b34:	4b08      	ldr	r3, [pc, #32]	; (402b58 <std.isra.0+0x4c>)
  402b36:	6220      	str	r0, [r4, #32]
  402b38:	61e4      	str	r4, [r4, #28]
  402b3a:	6261      	str	r1, [r4, #36]	; 0x24
  402b3c:	62a2      	str	r2, [r4, #40]	; 0x28
  402b3e:	62e3      	str	r3, [r4, #44]	; 0x2c
  402b40:	f104 0058 	add.w	r0, r4, #88	; 0x58
  402b44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402b48:	f000 bbc8 	b.w	4032dc <__retarget_lock_init_recursive>
  402b4c:	00403e61 	.word	0x00403e61
  402b50:	00403e85 	.word	0x00403e85
  402b54:	00403ec1 	.word	0x00403ec1
  402b58:	00403ee1 	.word	0x00403ee1

00402b5c <__sinit>:
  402b5c:	b510      	push	{r4, lr}
  402b5e:	4604      	mov	r4, r0
  402b60:	4812      	ldr	r0, [pc, #72]	; (402bac <__sinit+0x50>)
  402b62:	f000 fbbf 	bl	4032e4 <__retarget_lock_acquire_recursive>
  402b66:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402b68:	b9d2      	cbnz	r2, 402ba0 <__sinit+0x44>
  402b6a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  402b6e:	4810      	ldr	r0, [pc, #64]	; (402bb0 <__sinit+0x54>)
  402b70:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  402b74:	2103      	movs	r1, #3
  402b76:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  402b7a:	63e0      	str	r0, [r4, #60]	; 0x3c
  402b7c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  402b80:	6860      	ldr	r0, [r4, #4]
  402b82:	2104      	movs	r1, #4
  402b84:	f7ff ffc2 	bl	402b0c <std.isra.0>
  402b88:	2201      	movs	r2, #1
  402b8a:	2109      	movs	r1, #9
  402b8c:	68a0      	ldr	r0, [r4, #8]
  402b8e:	f7ff ffbd 	bl	402b0c <std.isra.0>
  402b92:	2202      	movs	r2, #2
  402b94:	2112      	movs	r1, #18
  402b96:	68e0      	ldr	r0, [r4, #12]
  402b98:	f7ff ffb8 	bl	402b0c <std.isra.0>
  402b9c:	2301      	movs	r3, #1
  402b9e:	63a3      	str	r3, [r4, #56]	; 0x38
  402ba0:	4802      	ldr	r0, [pc, #8]	; (402bac <__sinit+0x50>)
  402ba2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402ba6:	f000 bb9f 	b.w	4032e8 <__retarget_lock_release_recursive>
  402baa:	bf00      	nop
  402bac:	2043b4cc 	.word	0x2043b4cc
  402bb0:	00402b01 	.word	0x00402b01

00402bb4 <__sfp_lock_acquire>:
  402bb4:	4801      	ldr	r0, [pc, #4]	; (402bbc <__sfp_lock_acquire+0x8>)
  402bb6:	f000 bb95 	b.w	4032e4 <__retarget_lock_acquire_recursive>
  402bba:	bf00      	nop
  402bbc:	2043b4e0 	.word	0x2043b4e0

00402bc0 <__sfp_lock_release>:
  402bc0:	4801      	ldr	r0, [pc, #4]	; (402bc8 <__sfp_lock_release+0x8>)
  402bc2:	f000 bb91 	b.w	4032e8 <__retarget_lock_release_recursive>
  402bc6:	bf00      	nop
  402bc8:	2043b4e0 	.word	0x2043b4e0

00402bcc <__libc_fini_array>:
  402bcc:	b538      	push	{r3, r4, r5, lr}
  402bce:	4c0a      	ldr	r4, [pc, #40]	; (402bf8 <__libc_fini_array+0x2c>)
  402bd0:	4d0a      	ldr	r5, [pc, #40]	; (402bfc <__libc_fini_array+0x30>)
  402bd2:	1b64      	subs	r4, r4, r5
  402bd4:	10a4      	asrs	r4, r4, #2
  402bd6:	d00a      	beq.n	402bee <__libc_fini_array+0x22>
  402bd8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402bdc:	3b01      	subs	r3, #1
  402bde:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402be2:	3c01      	subs	r4, #1
  402be4:	f855 3904 	ldr.w	r3, [r5], #-4
  402be8:	4798      	blx	r3
  402bea:	2c00      	cmp	r4, #0
  402bec:	d1f9      	bne.n	402be2 <__libc_fini_array+0x16>
  402bee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402bf2:	f001 bdd9 	b.w	4047a8 <_fini>
  402bf6:	bf00      	nop
  402bf8:	004047b8 	.word	0x004047b8
  402bfc:	004047b4 	.word	0x004047b4

00402c00 <__fputwc>:
  402c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402c04:	b082      	sub	sp, #8
  402c06:	4680      	mov	r8, r0
  402c08:	4689      	mov	r9, r1
  402c0a:	4614      	mov	r4, r2
  402c0c:	f000 fb54 	bl	4032b8 <__locale_mb_cur_max>
  402c10:	2801      	cmp	r0, #1
  402c12:	d036      	beq.n	402c82 <__fputwc+0x82>
  402c14:	464a      	mov	r2, r9
  402c16:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402c1a:	a901      	add	r1, sp, #4
  402c1c:	4640      	mov	r0, r8
  402c1e:	f001 f9bb 	bl	403f98 <_wcrtomb_r>
  402c22:	1c42      	adds	r2, r0, #1
  402c24:	4606      	mov	r6, r0
  402c26:	d025      	beq.n	402c74 <__fputwc+0x74>
  402c28:	b3a8      	cbz	r0, 402c96 <__fputwc+0x96>
  402c2a:	f89d e004 	ldrb.w	lr, [sp, #4]
  402c2e:	2500      	movs	r5, #0
  402c30:	f10d 0a04 	add.w	sl, sp, #4
  402c34:	e009      	b.n	402c4a <__fputwc+0x4a>
  402c36:	6823      	ldr	r3, [r4, #0]
  402c38:	1c5a      	adds	r2, r3, #1
  402c3a:	6022      	str	r2, [r4, #0]
  402c3c:	f883 e000 	strb.w	lr, [r3]
  402c40:	3501      	adds	r5, #1
  402c42:	42b5      	cmp	r5, r6
  402c44:	d227      	bcs.n	402c96 <__fputwc+0x96>
  402c46:	f815 e00a 	ldrb.w	lr, [r5, sl]
  402c4a:	68a3      	ldr	r3, [r4, #8]
  402c4c:	3b01      	subs	r3, #1
  402c4e:	2b00      	cmp	r3, #0
  402c50:	60a3      	str	r3, [r4, #8]
  402c52:	daf0      	bge.n	402c36 <__fputwc+0x36>
  402c54:	69a7      	ldr	r7, [r4, #24]
  402c56:	42bb      	cmp	r3, r7
  402c58:	4671      	mov	r1, lr
  402c5a:	4622      	mov	r2, r4
  402c5c:	4640      	mov	r0, r8
  402c5e:	db02      	blt.n	402c66 <__fputwc+0x66>
  402c60:	f1be 0f0a 	cmp.w	lr, #10
  402c64:	d1e7      	bne.n	402c36 <__fputwc+0x36>
  402c66:	f001 f93f 	bl	403ee8 <__swbuf_r>
  402c6a:	1c43      	adds	r3, r0, #1
  402c6c:	d1e8      	bne.n	402c40 <__fputwc+0x40>
  402c6e:	b002      	add	sp, #8
  402c70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402c74:	89a3      	ldrh	r3, [r4, #12]
  402c76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402c7a:	81a3      	strh	r3, [r4, #12]
  402c7c:	b002      	add	sp, #8
  402c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402c82:	f109 33ff 	add.w	r3, r9, #4294967295
  402c86:	2bfe      	cmp	r3, #254	; 0xfe
  402c88:	d8c4      	bhi.n	402c14 <__fputwc+0x14>
  402c8a:	fa5f fe89 	uxtb.w	lr, r9
  402c8e:	4606      	mov	r6, r0
  402c90:	f88d e004 	strb.w	lr, [sp, #4]
  402c94:	e7cb      	b.n	402c2e <__fputwc+0x2e>
  402c96:	4648      	mov	r0, r9
  402c98:	b002      	add	sp, #8
  402c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402c9e:	bf00      	nop

00402ca0 <_fputwc_r>:
  402ca0:	b530      	push	{r4, r5, lr}
  402ca2:	6e53      	ldr	r3, [r2, #100]	; 0x64
  402ca4:	f013 0f01 	tst.w	r3, #1
  402ca8:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402cac:	4614      	mov	r4, r2
  402cae:	b083      	sub	sp, #12
  402cb0:	4605      	mov	r5, r0
  402cb2:	b29a      	uxth	r2, r3
  402cb4:	d101      	bne.n	402cba <_fputwc_r+0x1a>
  402cb6:	0590      	lsls	r0, r2, #22
  402cb8:	d51c      	bpl.n	402cf4 <_fputwc_r+0x54>
  402cba:	0490      	lsls	r0, r2, #18
  402cbc:	d406      	bmi.n	402ccc <_fputwc_r+0x2c>
  402cbe:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402cc0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402cc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  402cc8:	81a3      	strh	r3, [r4, #12]
  402cca:	6662      	str	r2, [r4, #100]	; 0x64
  402ccc:	4628      	mov	r0, r5
  402cce:	4622      	mov	r2, r4
  402cd0:	f7ff ff96 	bl	402c00 <__fputwc>
  402cd4:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402cd6:	07da      	lsls	r2, r3, #31
  402cd8:	4605      	mov	r5, r0
  402cda:	d402      	bmi.n	402ce2 <_fputwc_r+0x42>
  402cdc:	89a3      	ldrh	r3, [r4, #12]
  402cde:	059b      	lsls	r3, r3, #22
  402ce0:	d502      	bpl.n	402ce8 <_fputwc_r+0x48>
  402ce2:	4628      	mov	r0, r5
  402ce4:	b003      	add	sp, #12
  402ce6:	bd30      	pop	{r4, r5, pc}
  402ce8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402cea:	f000 fafd 	bl	4032e8 <__retarget_lock_release_recursive>
  402cee:	4628      	mov	r0, r5
  402cf0:	b003      	add	sp, #12
  402cf2:	bd30      	pop	{r4, r5, pc}
  402cf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402cf6:	9101      	str	r1, [sp, #4]
  402cf8:	f000 faf4 	bl	4032e4 <__retarget_lock_acquire_recursive>
  402cfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d00:	9901      	ldr	r1, [sp, #4]
  402d02:	b29a      	uxth	r2, r3
  402d04:	e7d9      	b.n	402cba <_fputwc_r+0x1a>
  402d06:	bf00      	nop

00402d08 <_malloc_trim_r>:
  402d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402d0a:	4f24      	ldr	r7, [pc, #144]	; (402d9c <_malloc_trim_r+0x94>)
  402d0c:	460c      	mov	r4, r1
  402d0e:	4606      	mov	r6, r0
  402d10:	f000 fee2 	bl	403ad8 <__malloc_lock>
  402d14:	68bb      	ldr	r3, [r7, #8]
  402d16:	685d      	ldr	r5, [r3, #4]
  402d18:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402d1c:	310f      	adds	r1, #15
  402d1e:	f025 0503 	bic.w	r5, r5, #3
  402d22:	4429      	add	r1, r5
  402d24:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402d28:	f021 010f 	bic.w	r1, r1, #15
  402d2c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402d30:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402d34:	db07      	blt.n	402d46 <_malloc_trim_r+0x3e>
  402d36:	2100      	movs	r1, #0
  402d38:	4630      	mov	r0, r6
  402d3a:	f001 f87f 	bl	403e3c <_sbrk_r>
  402d3e:	68bb      	ldr	r3, [r7, #8]
  402d40:	442b      	add	r3, r5
  402d42:	4298      	cmp	r0, r3
  402d44:	d004      	beq.n	402d50 <_malloc_trim_r+0x48>
  402d46:	4630      	mov	r0, r6
  402d48:	f000 fecc 	bl	403ae4 <__malloc_unlock>
  402d4c:	2000      	movs	r0, #0
  402d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402d50:	4261      	negs	r1, r4
  402d52:	4630      	mov	r0, r6
  402d54:	f001 f872 	bl	403e3c <_sbrk_r>
  402d58:	3001      	adds	r0, #1
  402d5a:	d00d      	beq.n	402d78 <_malloc_trim_r+0x70>
  402d5c:	4b10      	ldr	r3, [pc, #64]	; (402da0 <_malloc_trim_r+0x98>)
  402d5e:	68ba      	ldr	r2, [r7, #8]
  402d60:	6819      	ldr	r1, [r3, #0]
  402d62:	1b2d      	subs	r5, r5, r4
  402d64:	f045 0501 	orr.w	r5, r5, #1
  402d68:	4630      	mov	r0, r6
  402d6a:	1b09      	subs	r1, r1, r4
  402d6c:	6055      	str	r5, [r2, #4]
  402d6e:	6019      	str	r1, [r3, #0]
  402d70:	f000 feb8 	bl	403ae4 <__malloc_unlock>
  402d74:	2001      	movs	r0, #1
  402d76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402d78:	2100      	movs	r1, #0
  402d7a:	4630      	mov	r0, r6
  402d7c:	f001 f85e 	bl	403e3c <_sbrk_r>
  402d80:	68ba      	ldr	r2, [r7, #8]
  402d82:	1a83      	subs	r3, r0, r2
  402d84:	2b0f      	cmp	r3, #15
  402d86:	ddde      	ble.n	402d46 <_malloc_trim_r+0x3e>
  402d88:	4c06      	ldr	r4, [pc, #24]	; (402da4 <_malloc_trim_r+0x9c>)
  402d8a:	4905      	ldr	r1, [pc, #20]	; (402da0 <_malloc_trim_r+0x98>)
  402d8c:	6824      	ldr	r4, [r4, #0]
  402d8e:	f043 0301 	orr.w	r3, r3, #1
  402d92:	1b00      	subs	r0, r0, r4
  402d94:	6053      	str	r3, [r2, #4]
  402d96:	6008      	str	r0, [r1, #0]
  402d98:	e7d5      	b.n	402d46 <_malloc_trim_r+0x3e>
  402d9a:	bf00      	nop
  402d9c:	204005c8 	.word	0x204005c8
  402da0:	2043b3f4 	.word	0x2043b3f4
  402da4:	204009d0 	.word	0x204009d0

00402da8 <_free_r>:
  402da8:	2900      	cmp	r1, #0
  402daa:	d044      	beq.n	402e36 <_free_r+0x8e>
  402dac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402db0:	460d      	mov	r5, r1
  402db2:	4680      	mov	r8, r0
  402db4:	f000 fe90 	bl	403ad8 <__malloc_lock>
  402db8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402dbc:	4969      	ldr	r1, [pc, #420]	; (402f64 <_free_r+0x1bc>)
  402dbe:	f027 0301 	bic.w	r3, r7, #1
  402dc2:	f1a5 0408 	sub.w	r4, r5, #8
  402dc6:	18e2      	adds	r2, r4, r3
  402dc8:	688e      	ldr	r6, [r1, #8]
  402dca:	6850      	ldr	r0, [r2, #4]
  402dcc:	42b2      	cmp	r2, r6
  402dce:	f020 0003 	bic.w	r0, r0, #3
  402dd2:	d05e      	beq.n	402e92 <_free_r+0xea>
  402dd4:	07fe      	lsls	r6, r7, #31
  402dd6:	6050      	str	r0, [r2, #4]
  402dd8:	d40b      	bmi.n	402df2 <_free_r+0x4a>
  402dda:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402dde:	1be4      	subs	r4, r4, r7
  402de0:	f101 0e08 	add.w	lr, r1, #8
  402de4:	68a5      	ldr	r5, [r4, #8]
  402de6:	4575      	cmp	r5, lr
  402de8:	443b      	add	r3, r7
  402dea:	d06d      	beq.n	402ec8 <_free_r+0x120>
  402dec:	68e7      	ldr	r7, [r4, #12]
  402dee:	60ef      	str	r7, [r5, #12]
  402df0:	60bd      	str	r5, [r7, #8]
  402df2:	1815      	adds	r5, r2, r0
  402df4:	686d      	ldr	r5, [r5, #4]
  402df6:	07ed      	lsls	r5, r5, #31
  402df8:	d53e      	bpl.n	402e78 <_free_r+0xd0>
  402dfa:	f043 0201 	orr.w	r2, r3, #1
  402dfe:	6062      	str	r2, [r4, #4]
  402e00:	50e3      	str	r3, [r4, r3]
  402e02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402e06:	d217      	bcs.n	402e38 <_free_r+0x90>
  402e08:	08db      	lsrs	r3, r3, #3
  402e0a:	1c58      	adds	r0, r3, #1
  402e0c:	109a      	asrs	r2, r3, #2
  402e0e:	684d      	ldr	r5, [r1, #4]
  402e10:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402e14:	60a7      	str	r7, [r4, #8]
  402e16:	2301      	movs	r3, #1
  402e18:	4093      	lsls	r3, r2
  402e1a:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  402e1e:	432b      	orrs	r3, r5
  402e20:	3a08      	subs	r2, #8
  402e22:	60e2      	str	r2, [r4, #12]
  402e24:	604b      	str	r3, [r1, #4]
  402e26:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402e2a:	60fc      	str	r4, [r7, #12]
  402e2c:	4640      	mov	r0, r8
  402e2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402e32:	f000 be57 	b.w	403ae4 <__malloc_unlock>
  402e36:	4770      	bx	lr
  402e38:	0a5a      	lsrs	r2, r3, #9
  402e3a:	2a04      	cmp	r2, #4
  402e3c:	d852      	bhi.n	402ee4 <_free_r+0x13c>
  402e3e:	099a      	lsrs	r2, r3, #6
  402e40:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402e44:	00ff      	lsls	r7, r7, #3
  402e46:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402e4a:	19c8      	adds	r0, r1, r7
  402e4c:	59ca      	ldr	r2, [r1, r7]
  402e4e:	3808      	subs	r0, #8
  402e50:	4290      	cmp	r0, r2
  402e52:	d04f      	beq.n	402ef4 <_free_r+0x14c>
  402e54:	6851      	ldr	r1, [r2, #4]
  402e56:	f021 0103 	bic.w	r1, r1, #3
  402e5a:	428b      	cmp	r3, r1
  402e5c:	d232      	bcs.n	402ec4 <_free_r+0x11c>
  402e5e:	6892      	ldr	r2, [r2, #8]
  402e60:	4290      	cmp	r0, r2
  402e62:	d1f7      	bne.n	402e54 <_free_r+0xac>
  402e64:	68c3      	ldr	r3, [r0, #12]
  402e66:	60a0      	str	r0, [r4, #8]
  402e68:	60e3      	str	r3, [r4, #12]
  402e6a:	609c      	str	r4, [r3, #8]
  402e6c:	60c4      	str	r4, [r0, #12]
  402e6e:	4640      	mov	r0, r8
  402e70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402e74:	f000 be36 	b.w	403ae4 <__malloc_unlock>
  402e78:	6895      	ldr	r5, [r2, #8]
  402e7a:	4f3b      	ldr	r7, [pc, #236]	; (402f68 <_free_r+0x1c0>)
  402e7c:	42bd      	cmp	r5, r7
  402e7e:	4403      	add	r3, r0
  402e80:	d040      	beq.n	402f04 <_free_r+0x15c>
  402e82:	68d0      	ldr	r0, [r2, #12]
  402e84:	60e8      	str	r0, [r5, #12]
  402e86:	f043 0201 	orr.w	r2, r3, #1
  402e8a:	6085      	str	r5, [r0, #8]
  402e8c:	6062      	str	r2, [r4, #4]
  402e8e:	50e3      	str	r3, [r4, r3]
  402e90:	e7b7      	b.n	402e02 <_free_r+0x5a>
  402e92:	07ff      	lsls	r7, r7, #31
  402e94:	4403      	add	r3, r0
  402e96:	d407      	bmi.n	402ea8 <_free_r+0x100>
  402e98:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402e9c:	1aa4      	subs	r4, r4, r2
  402e9e:	4413      	add	r3, r2
  402ea0:	68a0      	ldr	r0, [r4, #8]
  402ea2:	68e2      	ldr	r2, [r4, #12]
  402ea4:	60c2      	str	r2, [r0, #12]
  402ea6:	6090      	str	r0, [r2, #8]
  402ea8:	4a30      	ldr	r2, [pc, #192]	; (402f6c <_free_r+0x1c4>)
  402eaa:	6812      	ldr	r2, [r2, #0]
  402eac:	f043 0001 	orr.w	r0, r3, #1
  402eb0:	4293      	cmp	r3, r2
  402eb2:	6060      	str	r0, [r4, #4]
  402eb4:	608c      	str	r4, [r1, #8]
  402eb6:	d3b9      	bcc.n	402e2c <_free_r+0x84>
  402eb8:	4b2d      	ldr	r3, [pc, #180]	; (402f70 <_free_r+0x1c8>)
  402eba:	4640      	mov	r0, r8
  402ebc:	6819      	ldr	r1, [r3, #0]
  402ebe:	f7ff ff23 	bl	402d08 <_malloc_trim_r>
  402ec2:	e7b3      	b.n	402e2c <_free_r+0x84>
  402ec4:	4610      	mov	r0, r2
  402ec6:	e7cd      	b.n	402e64 <_free_r+0xbc>
  402ec8:	1811      	adds	r1, r2, r0
  402eca:	6849      	ldr	r1, [r1, #4]
  402ecc:	07c9      	lsls	r1, r1, #31
  402ece:	d444      	bmi.n	402f5a <_free_r+0x1b2>
  402ed0:	6891      	ldr	r1, [r2, #8]
  402ed2:	68d2      	ldr	r2, [r2, #12]
  402ed4:	60ca      	str	r2, [r1, #12]
  402ed6:	4403      	add	r3, r0
  402ed8:	f043 0001 	orr.w	r0, r3, #1
  402edc:	6091      	str	r1, [r2, #8]
  402ede:	6060      	str	r0, [r4, #4]
  402ee0:	50e3      	str	r3, [r4, r3]
  402ee2:	e7a3      	b.n	402e2c <_free_r+0x84>
  402ee4:	2a14      	cmp	r2, #20
  402ee6:	d816      	bhi.n	402f16 <_free_r+0x16e>
  402ee8:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402eec:	00ff      	lsls	r7, r7, #3
  402eee:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402ef2:	e7aa      	b.n	402e4a <_free_r+0xa2>
  402ef4:	10aa      	asrs	r2, r5, #2
  402ef6:	2301      	movs	r3, #1
  402ef8:	684d      	ldr	r5, [r1, #4]
  402efa:	4093      	lsls	r3, r2
  402efc:	432b      	orrs	r3, r5
  402efe:	604b      	str	r3, [r1, #4]
  402f00:	4603      	mov	r3, r0
  402f02:	e7b0      	b.n	402e66 <_free_r+0xbe>
  402f04:	f043 0201 	orr.w	r2, r3, #1
  402f08:	614c      	str	r4, [r1, #20]
  402f0a:	610c      	str	r4, [r1, #16]
  402f0c:	60e5      	str	r5, [r4, #12]
  402f0e:	60a5      	str	r5, [r4, #8]
  402f10:	6062      	str	r2, [r4, #4]
  402f12:	50e3      	str	r3, [r4, r3]
  402f14:	e78a      	b.n	402e2c <_free_r+0x84>
  402f16:	2a54      	cmp	r2, #84	; 0x54
  402f18:	d806      	bhi.n	402f28 <_free_r+0x180>
  402f1a:	0b1a      	lsrs	r2, r3, #12
  402f1c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402f20:	00ff      	lsls	r7, r7, #3
  402f22:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402f26:	e790      	b.n	402e4a <_free_r+0xa2>
  402f28:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402f2c:	d806      	bhi.n	402f3c <_free_r+0x194>
  402f2e:	0bda      	lsrs	r2, r3, #15
  402f30:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402f34:	00ff      	lsls	r7, r7, #3
  402f36:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402f3a:	e786      	b.n	402e4a <_free_r+0xa2>
  402f3c:	f240 5054 	movw	r0, #1364	; 0x554
  402f40:	4282      	cmp	r2, r0
  402f42:	d806      	bhi.n	402f52 <_free_r+0x1aa>
  402f44:	0c9a      	lsrs	r2, r3, #18
  402f46:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402f4a:	00ff      	lsls	r7, r7, #3
  402f4c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402f50:	e77b      	b.n	402e4a <_free_r+0xa2>
  402f52:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402f56:	257e      	movs	r5, #126	; 0x7e
  402f58:	e777      	b.n	402e4a <_free_r+0xa2>
  402f5a:	f043 0101 	orr.w	r1, r3, #1
  402f5e:	6061      	str	r1, [r4, #4]
  402f60:	6013      	str	r3, [r2, #0]
  402f62:	e763      	b.n	402e2c <_free_r+0x84>
  402f64:	204005c8 	.word	0x204005c8
  402f68:	204005d0 	.word	0x204005d0
  402f6c:	204009d4 	.word	0x204009d4
  402f70:	2043b424 	.word	0x2043b424

00402f74 <__sfvwrite_r>:
  402f74:	6893      	ldr	r3, [r2, #8]
  402f76:	2b00      	cmp	r3, #0
  402f78:	d073      	beq.n	403062 <__sfvwrite_r+0xee>
  402f7a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402f7e:	898b      	ldrh	r3, [r1, #12]
  402f80:	b083      	sub	sp, #12
  402f82:	460c      	mov	r4, r1
  402f84:	0719      	lsls	r1, r3, #28
  402f86:	9000      	str	r0, [sp, #0]
  402f88:	4616      	mov	r6, r2
  402f8a:	d526      	bpl.n	402fda <__sfvwrite_r+0x66>
  402f8c:	6922      	ldr	r2, [r4, #16]
  402f8e:	b322      	cbz	r2, 402fda <__sfvwrite_r+0x66>
  402f90:	f013 0002 	ands.w	r0, r3, #2
  402f94:	6835      	ldr	r5, [r6, #0]
  402f96:	d02c      	beq.n	402ff2 <__sfvwrite_r+0x7e>
  402f98:	f04f 0900 	mov.w	r9, #0
  402f9c:	4fb0      	ldr	r7, [pc, #704]	; (403260 <__sfvwrite_r+0x2ec>)
  402f9e:	46c8      	mov	r8, r9
  402fa0:	46b2      	mov	sl, r6
  402fa2:	45b8      	cmp	r8, r7
  402fa4:	4643      	mov	r3, r8
  402fa6:	464a      	mov	r2, r9
  402fa8:	bf28      	it	cs
  402faa:	463b      	movcs	r3, r7
  402fac:	9800      	ldr	r0, [sp, #0]
  402fae:	f1b8 0f00 	cmp.w	r8, #0
  402fb2:	d050      	beq.n	403056 <__sfvwrite_r+0xe2>
  402fb4:	69e1      	ldr	r1, [r4, #28]
  402fb6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402fb8:	47b0      	blx	r6
  402fba:	2800      	cmp	r0, #0
  402fbc:	dd58      	ble.n	403070 <__sfvwrite_r+0xfc>
  402fbe:	f8da 3008 	ldr.w	r3, [sl, #8]
  402fc2:	1a1b      	subs	r3, r3, r0
  402fc4:	4481      	add	r9, r0
  402fc6:	eba8 0800 	sub.w	r8, r8, r0
  402fca:	f8ca 3008 	str.w	r3, [sl, #8]
  402fce:	2b00      	cmp	r3, #0
  402fd0:	d1e7      	bne.n	402fa2 <__sfvwrite_r+0x2e>
  402fd2:	2000      	movs	r0, #0
  402fd4:	b003      	add	sp, #12
  402fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fda:	4621      	mov	r1, r4
  402fdc:	9800      	ldr	r0, [sp, #0]
  402fde:	f7ff fc51 	bl	402884 <__swsetup_r>
  402fe2:	2800      	cmp	r0, #0
  402fe4:	f040 8133 	bne.w	40324e <__sfvwrite_r+0x2da>
  402fe8:	89a3      	ldrh	r3, [r4, #12]
  402fea:	6835      	ldr	r5, [r6, #0]
  402fec:	f013 0002 	ands.w	r0, r3, #2
  402ff0:	d1d2      	bne.n	402f98 <__sfvwrite_r+0x24>
  402ff2:	f013 0901 	ands.w	r9, r3, #1
  402ff6:	d145      	bne.n	403084 <__sfvwrite_r+0x110>
  402ff8:	464f      	mov	r7, r9
  402ffa:	9601      	str	r6, [sp, #4]
  402ffc:	b337      	cbz	r7, 40304c <__sfvwrite_r+0xd8>
  402ffe:	059a      	lsls	r2, r3, #22
  403000:	f8d4 8008 	ldr.w	r8, [r4, #8]
  403004:	f140 8083 	bpl.w	40310e <__sfvwrite_r+0x19a>
  403008:	4547      	cmp	r7, r8
  40300a:	46c3      	mov	fp, r8
  40300c:	f0c0 80ab 	bcc.w	403166 <__sfvwrite_r+0x1f2>
  403010:	f413 6f90 	tst.w	r3, #1152	; 0x480
  403014:	f040 80ac 	bne.w	403170 <__sfvwrite_r+0x1fc>
  403018:	6820      	ldr	r0, [r4, #0]
  40301a:	46ba      	mov	sl, r7
  40301c:	465a      	mov	r2, fp
  40301e:	4649      	mov	r1, r9
  403020:	f000 fcf6 	bl	403a10 <memmove>
  403024:	68a2      	ldr	r2, [r4, #8]
  403026:	6823      	ldr	r3, [r4, #0]
  403028:	eba2 0208 	sub.w	r2, r2, r8
  40302c:	445b      	add	r3, fp
  40302e:	60a2      	str	r2, [r4, #8]
  403030:	6023      	str	r3, [r4, #0]
  403032:	9a01      	ldr	r2, [sp, #4]
  403034:	6893      	ldr	r3, [r2, #8]
  403036:	eba3 030a 	sub.w	r3, r3, sl
  40303a:	44d1      	add	r9, sl
  40303c:	eba7 070a 	sub.w	r7, r7, sl
  403040:	6093      	str	r3, [r2, #8]
  403042:	2b00      	cmp	r3, #0
  403044:	d0c5      	beq.n	402fd2 <__sfvwrite_r+0x5e>
  403046:	89a3      	ldrh	r3, [r4, #12]
  403048:	2f00      	cmp	r7, #0
  40304a:	d1d8      	bne.n	402ffe <__sfvwrite_r+0x8a>
  40304c:	f8d5 9000 	ldr.w	r9, [r5]
  403050:	686f      	ldr	r7, [r5, #4]
  403052:	3508      	adds	r5, #8
  403054:	e7d2      	b.n	402ffc <__sfvwrite_r+0x88>
  403056:	f8d5 9000 	ldr.w	r9, [r5]
  40305a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40305e:	3508      	adds	r5, #8
  403060:	e79f      	b.n	402fa2 <__sfvwrite_r+0x2e>
  403062:	2000      	movs	r0, #0
  403064:	4770      	bx	lr
  403066:	4621      	mov	r1, r4
  403068:	9800      	ldr	r0, [sp, #0]
  40306a:	f7ff fd1f 	bl	402aac <_fflush_r>
  40306e:	b370      	cbz	r0, 4030ce <__sfvwrite_r+0x15a>
  403070:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403074:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403078:	f04f 30ff 	mov.w	r0, #4294967295
  40307c:	81a3      	strh	r3, [r4, #12]
  40307e:	b003      	add	sp, #12
  403080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403084:	4681      	mov	r9, r0
  403086:	4633      	mov	r3, r6
  403088:	464e      	mov	r6, r9
  40308a:	46a8      	mov	r8, r5
  40308c:	469a      	mov	sl, r3
  40308e:	464d      	mov	r5, r9
  403090:	b34e      	cbz	r6, 4030e6 <__sfvwrite_r+0x172>
  403092:	b380      	cbz	r0, 4030f6 <__sfvwrite_r+0x182>
  403094:	6820      	ldr	r0, [r4, #0]
  403096:	6923      	ldr	r3, [r4, #16]
  403098:	6962      	ldr	r2, [r4, #20]
  40309a:	45b1      	cmp	r9, r6
  40309c:	46cb      	mov	fp, r9
  40309e:	bf28      	it	cs
  4030a0:	46b3      	movcs	fp, r6
  4030a2:	4298      	cmp	r0, r3
  4030a4:	465f      	mov	r7, fp
  4030a6:	d904      	bls.n	4030b2 <__sfvwrite_r+0x13e>
  4030a8:	68a3      	ldr	r3, [r4, #8]
  4030aa:	4413      	add	r3, r2
  4030ac:	459b      	cmp	fp, r3
  4030ae:	f300 80a6 	bgt.w	4031fe <__sfvwrite_r+0x28a>
  4030b2:	4593      	cmp	fp, r2
  4030b4:	db4b      	blt.n	40314e <__sfvwrite_r+0x1da>
  4030b6:	4613      	mov	r3, r2
  4030b8:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4030ba:	69e1      	ldr	r1, [r4, #28]
  4030bc:	9800      	ldr	r0, [sp, #0]
  4030be:	462a      	mov	r2, r5
  4030c0:	47b8      	blx	r7
  4030c2:	1e07      	subs	r7, r0, #0
  4030c4:	ddd4      	ble.n	403070 <__sfvwrite_r+0xfc>
  4030c6:	ebb9 0907 	subs.w	r9, r9, r7
  4030ca:	d0cc      	beq.n	403066 <__sfvwrite_r+0xf2>
  4030cc:	2001      	movs	r0, #1
  4030ce:	f8da 3008 	ldr.w	r3, [sl, #8]
  4030d2:	1bdb      	subs	r3, r3, r7
  4030d4:	443d      	add	r5, r7
  4030d6:	1bf6      	subs	r6, r6, r7
  4030d8:	f8ca 3008 	str.w	r3, [sl, #8]
  4030dc:	2b00      	cmp	r3, #0
  4030de:	f43f af78 	beq.w	402fd2 <__sfvwrite_r+0x5e>
  4030e2:	2e00      	cmp	r6, #0
  4030e4:	d1d5      	bne.n	403092 <__sfvwrite_r+0x11e>
  4030e6:	f108 0308 	add.w	r3, r8, #8
  4030ea:	e913 0060 	ldmdb	r3, {r5, r6}
  4030ee:	4698      	mov	r8, r3
  4030f0:	3308      	adds	r3, #8
  4030f2:	2e00      	cmp	r6, #0
  4030f4:	d0f9      	beq.n	4030ea <__sfvwrite_r+0x176>
  4030f6:	4632      	mov	r2, r6
  4030f8:	210a      	movs	r1, #10
  4030fa:	4628      	mov	r0, r5
  4030fc:	f000 fc38 	bl	403970 <memchr>
  403100:	2800      	cmp	r0, #0
  403102:	f000 80a1 	beq.w	403248 <__sfvwrite_r+0x2d4>
  403106:	3001      	adds	r0, #1
  403108:	eba0 0905 	sub.w	r9, r0, r5
  40310c:	e7c2      	b.n	403094 <__sfvwrite_r+0x120>
  40310e:	6820      	ldr	r0, [r4, #0]
  403110:	6923      	ldr	r3, [r4, #16]
  403112:	4298      	cmp	r0, r3
  403114:	d802      	bhi.n	40311c <__sfvwrite_r+0x1a8>
  403116:	6963      	ldr	r3, [r4, #20]
  403118:	429f      	cmp	r7, r3
  40311a:	d25d      	bcs.n	4031d8 <__sfvwrite_r+0x264>
  40311c:	45b8      	cmp	r8, r7
  40311e:	bf28      	it	cs
  403120:	46b8      	movcs	r8, r7
  403122:	4642      	mov	r2, r8
  403124:	4649      	mov	r1, r9
  403126:	f000 fc73 	bl	403a10 <memmove>
  40312a:	68a3      	ldr	r3, [r4, #8]
  40312c:	6822      	ldr	r2, [r4, #0]
  40312e:	eba3 0308 	sub.w	r3, r3, r8
  403132:	4442      	add	r2, r8
  403134:	60a3      	str	r3, [r4, #8]
  403136:	6022      	str	r2, [r4, #0]
  403138:	b10b      	cbz	r3, 40313e <__sfvwrite_r+0x1ca>
  40313a:	46c2      	mov	sl, r8
  40313c:	e779      	b.n	403032 <__sfvwrite_r+0xbe>
  40313e:	4621      	mov	r1, r4
  403140:	9800      	ldr	r0, [sp, #0]
  403142:	f7ff fcb3 	bl	402aac <_fflush_r>
  403146:	2800      	cmp	r0, #0
  403148:	d192      	bne.n	403070 <__sfvwrite_r+0xfc>
  40314a:	46c2      	mov	sl, r8
  40314c:	e771      	b.n	403032 <__sfvwrite_r+0xbe>
  40314e:	465a      	mov	r2, fp
  403150:	4629      	mov	r1, r5
  403152:	f000 fc5d 	bl	403a10 <memmove>
  403156:	68a2      	ldr	r2, [r4, #8]
  403158:	6823      	ldr	r3, [r4, #0]
  40315a:	eba2 020b 	sub.w	r2, r2, fp
  40315e:	445b      	add	r3, fp
  403160:	60a2      	str	r2, [r4, #8]
  403162:	6023      	str	r3, [r4, #0]
  403164:	e7af      	b.n	4030c6 <__sfvwrite_r+0x152>
  403166:	6820      	ldr	r0, [r4, #0]
  403168:	46b8      	mov	r8, r7
  40316a:	46ba      	mov	sl, r7
  40316c:	46bb      	mov	fp, r7
  40316e:	e755      	b.n	40301c <__sfvwrite_r+0xa8>
  403170:	6962      	ldr	r2, [r4, #20]
  403172:	6820      	ldr	r0, [r4, #0]
  403174:	6921      	ldr	r1, [r4, #16]
  403176:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40317a:	eba0 0a01 	sub.w	sl, r0, r1
  40317e:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  403182:	f10a 0001 	add.w	r0, sl, #1
  403186:	ea4f 0868 	mov.w	r8, r8, asr #1
  40318a:	4438      	add	r0, r7
  40318c:	4540      	cmp	r0, r8
  40318e:	4642      	mov	r2, r8
  403190:	bf84      	itt	hi
  403192:	4680      	movhi	r8, r0
  403194:	4642      	movhi	r2, r8
  403196:	055b      	lsls	r3, r3, #21
  403198:	d544      	bpl.n	403224 <__sfvwrite_r+0x2b0>
  40319a:	4611      	mov	r1, r2
  40319c:	9800      	ldr	r0, [sp, #0]
  40319e:	f000 f91d 	bl	4033dc <_malloc_r>
  4031a2:	4683      	mov	fp, r0
  4031a4:	2800      	cmp	r0, #0
  4031a6:	d055      	beq.n	403254 <__sfvwrite_r+0x2e0>
  4031a8:	4652      	mov	r2, sl
  4031aa:	6921      	ldr	r1, [r4, #16]
  4031ac:	f7fe fa9e 	bl	4016ec <memcpy>
  4031b0:	89a3      	ldrh	r3, [r4, #12]
  4031b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4031b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4031ba:	81a3      	strh	r3, [r4, #12]
  4031bc:	eb0b 000a 	add.w	r0, fp, sl
  4031c0:	eba8 030a 	sub.w	r3, r8, sl
  4031c4:	f8c4 b010 	str.w	fp, [r4, #16]
  4031c8:	f8c4 8014 	str.w	r8, [r4, #20]
  4031cc:	6020      	str	r0, [r4, #0]
  4031ce:	60a3      	str	r3, [r4, #8]
  4031d0:	46b8      	mov	r8, r7
  4031d2:	46ba      	mov	sl, r7
  4031d4:	46bb      	mov	fp, r7
  4031d6:	e721      	b.n	40301c <__sfvwrite_r+0xa8>
  4031d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4031dc:	42b9      	cmp	r1, r7
  4031de:	bf28      	it	cs
  4031e0:	4639      	movcs	r1, r7
  4031e2:	464a      	mov	r2, r9
  4031e4:	fb91 f1f3 	sdiv	r1, r1, r3
  4031e8:	9800      	ldr	r0, [sp, #0]
  4031ea:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4031ec:	fb03 f301 	mul.w	r3, r3, r1
  4031f0:	69e1      	ldr	r1, [r4, #28]
  4031f2:	47b0      	blx	r6
  4031f4:	f1b0 0a00 	subs.w	sl, r0, #0
  4031f8:	f73f af1b 	bgt.w	403032 <__sfvwrite_r+0xbe>
  4031fc:	e738      	b.n	403070 <__sfvwrite_r+0xfc>
  4031fe:	461a      	mov	r2, r3
  403200:	4629      	mov	r1, r5
  403202:	9301      	str	r3, [sp, #4]
  403204:	f000 fc04 	bl	403a10 <memmove>
  403208:	6822      	ldr	r2, [r4, #0]
  40320a:	9b01      	ldr	r3, [sp, #4]
  40320c:	9800      	ldr	r0, [sp, #0]
  40320e:	441a      	add	r2, r3
  403210:	6022      	str	r2, [r4, #0]
  403212:	4621      	mov	r1, r4
  403214:	f7ff fc4a 	bl	402aac <_fflush_r>
  403218:	9b01      	ldr	r3, [sp, #4]
  40321a:	2800      	cmp	r0, #0
  40321c:	f47f af28 	bne.w	403070 <__sfvwrite_r+0xfc>
  403220:	461f      	mov	r7, r3
  403222:	e750      	b.n	4030c6 <__sfvwrite_r+0x152>
  403224:	9800      	ldr	r0, [sp, #0]
  403226:	f000 fc63 	bl	403af0 <_realloc_r>
  40322a:	4683      	mov	fp, r0
  40322c:	2800      	cmp	r0, #0
  40322e:	d1c5      	bne.n	4031bc <__sfvwrite_r+0x248>
  403230:	9d00      	ldr	r5, [sp, #0]
  403232:	6921      	ldr	r1, [r4, #16]
  403234:	4628      	mov	r0, r5
  403236:	f7ff fdb7 	bl	402da8 <_free_r>
  40323a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40323e:	220c      	movs	r2, #12
  403240:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403244:	602a      	str	r2, [r5, #0]
  403246:	e715      	b.n	403074 <__sfvwrite_r+0x100>
  403248:	f106 0901 	add.w	r9, r6, #1
  40324c:	e722      	b.n	403094 <__sfvwrite_r+0x120>
  40324e:	f04f 30ff 	mov.w	r0, #4294967295
  403252:	e6bf      	b.n	402fd4 <__sfvwrite_r+0x60>
  403254:	9a00      	ldr	r2, [sp, #0]
  403256:	230c      	movs	r3, #12
  403258:	6013      	str	r3, [r2, #0]
  40325a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40325e:	e709      	b.n	403074 <__sfvwrite_r+0x100>
  403260:	7ffffc00 	.word	0x7ffffc00

00403264 <_fwalk_reent>:
  403264:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403268:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40326c:	d01f      	beq.n	4032ae <_fwalk_reent+0x4a>
  40326e:	4688      	mov	r8, r1
  403270:	4606      	mov	r6, r0
  403272:	f04f 0900 	mov.w	r9, #0
  403276:	687d      	ldr	r5, [r7, #4]
  403278:	68bc      	ldr	r4, [r7, #8]
  40327a:	3d01      	subs	r5, #1
  40327c:	d411      	bmi.n	4032a2 <_fwalk_reent+0x3e>
  40327e:	89a3      	ldrh	r3, [r4, #12]
  403280:	2b01      	cmp	r3, #1
  403282:	f105 35ff 	add.w	r5, r5, #4294967295
  403286:	d908      	bls.n	40329a <_fwalk_reent+0x36>
  403288:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40328c:	3301      	adds	r3, #1
  40328e:	4621      	mov	r1, r4
  403290:	4630      	mov	r0, r6
  403292:	d002      	beq.n	40329a <_fwalk_reent+0x36>
  403294:	47c0      	blx	r8
  403296:	ea49 0900 	orr.w	r9, r9, r0
  40329a:	1c6b      	adds	r3, r5, #1
  40329c:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4032a0:	d1ed      	bne.n	40327e <_fwalk_reent+0x1a>
  4032a2:	683f      	ldr	r7, [r7, #0]
  4032a4:	2f00      	cmp	r7, #0
  4032a6:	d1e6      	bne.n	403276 <_fwalk_reent+0x12>
  4032a8:	4648      	mov	r0, r9
  4032aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4032ae:	46b9      	mov	r9, r7
  4032b0:	4648      	mov	r0, r9
  4032b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4032b6:	bf00      	nop

004032b8 <__locale_mb_cur_max>:
  4032b8:	4b04      	ldr	r3, [pc, #16]	; (4032cc <__locale_mb_cur_max+0x14>)
  4032ba:	4a05      	ldr	r2, [pc, #20]	; (4032d0 <__locale_mb_cur_max+0x18>)
  4032bc:	681b      	ldr	r3, [r3, #0]
  4032be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4032c0:	2b00      	cmp	r3, #0
  4032c2:	bf08      	it	eq
  4032c4:	4613      	moveq	r3, r2
  4032c6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4032ca:	4770      	bx	lr
  4032cc:	20400028 	.word	0x20400028
  4032d0:	2040045c 	.word	0x2040045c

004032d4 <__locale_ctype_ptr_l>:
  4032d4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
  4032d8:	4770      	bx	lr
  4032da:	bf00      	nop

004032dc <__retarget_lock_init_recursive>:
  4032dc:	4770      	bx	lr
  4032de:	bf00      	nop

004032e0 <__retarget_lock_close_recursive>:
  4032e0:	4770      	bx	lr
  4032e2:	bf00      	nop

004032e4 <__retarget_lock_acquire_recursive>:
  4032e4:	4770      	bx	lr
  4032e6:	bf00      	nop

004032e8 <__retarget_lock_release_recursive>:
  4032e8:	4770      	bx	lr
  4032ea:	bf00      	nop

004032ec <__swhatbuf_r>:
  4032ec:	b570      	push	{r4, r5, r6, lr}
  4032ee:	460c      	mov	r4, r1
  4032f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4032f4:	2900      	cmp	r1, #0
  4032f6:	b090      	sub	sp, #64	; 0x40
  4032f8:	4615      	mov	r5, r2
  4032fa:	461e      	mov	r6, r3
  4032fc:	db14      	blt.n	403328 <__swhatbuf_r+0x3c>
  4032fe:	aa01      	add	r2, sp, #4
  403300:	f000 ff6e 	bl	4041e0 <_fstat_r>
  403304:	2800      	cmp	r0, #0
  403306:	db0f      	blt.n	403328 <__swhatbuf_r+0x3c>
  403308:	9a02      	ldr	r2, [sp, #8]
  40330a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40330e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  403312:	fab2 f282 	clz	r2, r2
  403316:	0952      	lsrs	r2, r2, #5
  403318:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40331c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403320:	6032      	str	r2, [r6, #0]
  403322:	602b      	str	r3, [r5, #0]
  403324:	b010      	add	sp, #64	; 0x40
  403326:	bd70      	pop	{r4, r5, r6, pc}
  403328:	89a2      	ldrh	r2, [r4, #12]
  40332a:	2300      	movs	r3, #0
  40332c:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  403330:	6033      	str	r3, [r6, #0]
  403332:	d004      	beq.n	40333e <__swhatbuf_r+0x52>
  403334:	2240      	movs	r2, #64	; 0x40
  403336:	4618      	mov	r0, r3
  403338:	602a      	str	r2, [r5, #0]
  40333a:	b010      	add	sp, #64	; 0x40
  40333c:	bd70      	pop	{r4, r5, r6, pc}
  40333e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403342:	602b      	str	r3, [r5, #0]
  403344:	b010      	add	sp, #64	; 0x40
  403346:	bd70      	pop	{r4, r5, r6, pc}

00403348 <__smakebuf_r>:
  403348:	898a      	ldrh	r2, [r1, #12]
  40334a:	0792      	lsls	r2, r2, #30
  40334c:	460b      	mov	r3, r1
  40334e:	d506      	bpl.n	40335e <__smakebuf_r+0x16>
  403350:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403354:	2101      	movs	r1, #1
  403356:	601a      	str	r2, [r3, #0]
  403358:	611a      	str	r2, [r3, #16]
  40335a:	6159      	str	r1, [r3, #20]
  40335c:	4770      	bx	lr
  40335e:	b5f0      	push	{r4, r5, r6, r7, lr}
  403360:	b083      	sub	sp, #12
  403362:	ab01      	add	r3, sp, #4
  403364:	466a      	mov	r2, sp
  403366:	460c      	mov	r4, r1
  403368:	4606      	mov	r6, r0
  40336a:	f7ff ffbf 	bl	4032ec <__swhatbuf_r>
  40336e:	9900      	ldr	r1, [sp, #0]
  403370:	4605      	mov	r5, r0
  403372:	4630      	mov	r0, r6
  403374:	f000 f832 	bl	4033dc <_malloc_r>
  403378:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40337c:	b1d8      	cbz	r0, 4033b6 <__smakebuf_r+0x6e>
  40337e:	9a01      	ldr	r2, [sp, #4]
  403380:	4f15      	ldr	r7, [pc, #84]	; (4033d8 <__smakebuf_r+0x90>)
  403382:	9900      	ldr	r1, [sp, #0]
  403384:	63f7      	str	r7, [r6, #60]	; 0x3c
  403386:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40338a:	81a3      	strh	r3, [r4, #12]
  40338c:	6020      	str	r0, [r4, #0]
  40338e:	6120      	str	r0, [r4, #16]
  403390:	6161      	str	r1, [r4, #20]
  403392:	b91a      	cbnz	r2, 40339c <__smakebuf_r+0x54>
  403394:	432b      	orrs	r3, r5
  403396:	81a3      	strh	r3, [r4, #12]
  403398:	b003      	add	sp, #12
  40339a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40339c:	4630      	mov	r0, r6
  40339e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4033a2:	f000 ff31 	bl	404208 <_isatty_r>
  4033a6:	b1a0      	cbz	r0, 4033d2 <__smakebuf_r+0x8a>
  4033a8:	89a3      	ldrh	r3, [r4, #12]
  4033aa:	f023 0303 	bic.w	r3, r3, #3
  4033ae:	f043 0301 	orr.w	r3, r3, #1
  4033b2:	b21b      	sxth	r3, r3
  4033b4:	e7ee      	b.n	403394 <__smakebuf_r+0x4c>
  4033b6:	059a      	lsls	r2, r3, #22
  4033b8:	d4ee      	bmi.n	403398 <__smakebuf_r+0x50>
  4033ba:	f023 0303 	bic.w	r3, r3, #3
  4033be:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4033c2:	f043 0302 	orr.w	r3, r3, #2
  4033c6:	2101      	movs	r1, #1
  4033c8:	81a3      	strh	r3, [r4, #12]
  4033ca:	6022      	str	r2, [r4, #0]
  4033cc:	6122      	str	r2, [r4, #16]
  4033ce:	6161      	str	r1, [r4, #20]
  4033d0:	e7e2      	b.n	403398 <__smakebuf_r+0x50>
  4033d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4033d6:	e7dd      	b.n	403394 <__smakebuf_r+0x4c>
  4033d8:	00402b01 	.word	0x00402b01

004033dc <_malloc_r>:
  4033dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4033e0:	f101 060b 	add.w	r6, r1, #11
  4033e4:	2e16      	cmp	r6, #22
  4033e6:	b083      	sub	sp, #12
  4033e8:	4605      	mov	r5, r0
  4033ea:	f240 809e 	bls.w	40352a <_malloc_r+0x14e>
  4033ee:	f036 0607 	bics.w	r6, r6, #7
  4033f2:	f100 80bd 	bmi.w	403570 <_malloc_r+0x194>
  4033f6:	42b1      	cmp	r1, r6
  4033f8:	f200 80ba 	bhi.w	403570 <_malloc_r+0x194>
  4033fc:	f000 fb6c 	bl	403ad8 <__malloc_lock>
  403400:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403404:	f0c0 8293 	bcc.w	40392e <_malloc_r+0x552>
  403408:	0a73      	lsrs	r3, r6, #9
  40340a:	f000 80b8 	beq.w	40357e <_malloc_r+0x1a2>
  40340e:	2b04      	cmp	r3, #4
  403410:	f200 8179 	bhi.w	403706 <_malloc_r+0x32a>
  403414:	09b3      	lsrs	r3, r6, #6
  403416:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40341a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40341e:	00c3      	lsls	r3, r0, #3
  403420:	4fbf      	ldr	r7, [pc, #764]	; (403720 <_malloc_r+0x344>)
  403422:	443b      	add	r3, r7
  403424:	f1a3 0108 	sub.w	r1, r3, #8
  403428:	685c      	ldr	r4, [r3, #4]
  40342a:	42a1      	cmp	r1, r4
  40342c:	d106      	bne.n	40343c <_malloc_r+0x60>
  40342e:	e00c      	b.n	40344a <_malloc_r+0x6e>
  403430:	2a00      	cmp	r2, #0
  403432:	f280 80aa 	bge.w	40358a <_malloc_r+0x1ae>
  403436:	68e4      	ldr	r4, [r4, #12]
  403438:	42a1      	cmp	r1, r4
  40343a:	d006      	beq.n	40344a <_malloc_r+0x6e>
  40343c:	6863      	ldr	r3, [r4, #4]
  40343e:	f023 0303 	bic.w	r3, r3, #3
  403442:	1b9a      	subs	r2, r3, r6
  403444:	2a0f      	cmp	r2, #15
  403446:	ddf3      	ble.n	403430 <_malloc_r+0x54>
  403448:	4670      	mov	r0, lr
  40344a:	693c      	ldr	r4, [r7, #16]
  40344c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403734 <_malloc_r+0x358>
  403450:	4574      	cmp	r4, lr
  403452:	f000 81ab 	beq.w	4037ac <_malloc_r+0x3d0>
  403456:	6863      	ldr	r3, [r4, #4]
  403458:	f023 0303 	bic.w	r3, r3, #3
  40345c:	1b9a      	subs	r2, r3, r6
  40345e:	2a0f      	cmp	r2, #15
  403460:	f300 8190 	bgt.w	403784 <_malloc_r+0x3a8>
  403464:	2a00      	cmp	r2, #0
  403466:	f8c7 e014 	str.w	lr, [r7, #20]
  40346a:	f8c7 e010 	str.w	lr, [r7, #16]
  40346e:	f280 809d 	bge.w	4035ac <_malloc_r+0x1d0>
  403472:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403476:	f080 8161 	bcs.w	40373c <_malloc_r+0x360>
  40347a:	08db      	lsrs	r3, r3, #3
  40347c:	f103 0c01 	add.w	ip, r3, #1
  403480:	1099      	asrs	r1, r3, #2
  403482:	687a      	ldr	r2, [r7, #4]
  403484:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403488:	f8c4 8008 	str.w	r8, [r4, #8]
  40348c:	2301      	movs	r3, #1
  40348e:	408b      	lsls	r3, r1
  403490:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403494:	4313      	orrs	r3, r2
  403496:	3908      	subs	r1, #8
  403498:	60e1      	str	r1, [r4, #12]
  40349a:	607b      	str	r3, [r7, #4]
  40349c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4034a0:	f8c8 400c 	str.w	r4, [r8, #12]
  4034a4:	1082      	asrs	r2, r0, #2
  4034a6:	2401      	movs	r4, #1
  4034a8:	4094      	lsls	r4, r2
  4034aa:	429c      	cmp	r4, r3
  4034ac:	f200 808b 	bhi.w	4035c6 <_malloc_r+0x1ea>
  4034b0:	421c      	tst	r4, r3
  4034b2:	d106      	bne.n	4034c2 <_malloc_r+0xe6>
  4034b4:	f020 0003 	bic.w	r0, r0, #3
  4034b8:	0064      	lsls	r4, r4, #1
  4034ba:	421c      	tst	r4, r3
  4034bc:	f100 0004 	add.w	r0, r0, #4
  4034c0:	d0fa      	beq.n	4034b8 <_malloc_r+0xdc>
  4034c2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4034c6:	46cc      	mov	ip, r9
  4034c8:	4680      	mov	r8, r0
  4034ca:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4034ce:	459c      	cmp	ip, r3
  4034d0:	d107      	bne.n	4034e2 <_malloc_r+0x106>
  4034d2:	e16d      	b.n	4037b0 <_malloc_r+0x3d4>
  4034d4:	2a00      	cmp	r2, #0
  4034d6:	f280 817b 	bge.w	4037d0 <_malloc_r+0x3f4>
  4034da:	68db      	ldr	r3, [r3, #12]
  4034dc:	459c      	cmp	ip, r3
  4034de:	f000 8167 	beq.w	4037b0 <_malloc_r+0x3d4>
  4034e2:	6859      	ldr	r1, [r3, #4]
  4034e4:	f021 0103 	bic.w	r1, r1, #3
  4034e8:	1b8a      	subs	r2, r1, r6
  4034ea:	2a0f      	cmp	r2, #15
  4034ec:	ddf2      	ble.n	4034d4 <_malloc_r+0xf8>
  4034ee:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4034f2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4034f6:	9300      	str	r3, [sp, #0]
  4034f8:	199c      	adds	r4, r3, r6
  4034fa:	4628      	mov	r0, r5
  4034fc:	f046 0601 	orr.w	r6, r6, #1
  403500:	f042 0501 	orr.w	r5, r2, #1
  403504:	605e      	str	r6, [r3, #4]
  403506:	f8c8 c00c 	str.w	ip, [r8, #12]
  40350a:	f8cc 8008 	str.w	r8, [ip, #8]
  40350e:	617c      	str	r4, [r7, #20]
  403510:	613c      	str	r4, [r7, #16]
  403512:	f8c4 e00c 	str.w	lr, [r4, #12]
  403516:	f8c4 e008 	str.w	lr, [r4, #8]
  40351a:	6065      	str	r5, [r4, #4]
  40351c:	505a      	str	r2, [r3, r1]
  40351e:	f000 fae1 	bl	403ae4 <__malloc_unlock>
  403522:	9b00      	ldr	r3, [sp, #0]
  403524:	f103 0408 	add.w	r4, r3, #8
  403528:	e01e      	b.n	403568 <_malloc_r+0x18c>
  40352a:	2910      	cmp	r1, #16
  40352c:	d820      	bhi.n	403570 <_malloc_r+0x194>
  40352e:	f000 fad3 	bl	403ad8 <__malloc_lock>
  403532:	2610      	movs	r6, #16
  403534:	2318      	movs	r3, #24
  403536:	2002      	movs	r0, #2
  403538:	4f79      	ldr	r7, [pc, #484]	; (403720 <_malloc_r+0x344>)
  40353a:	443b      	add	r3, r7
  40353c:	f1a3 0208 	sub.w	r2, r3, #8
  403540:	685c      	ldr	r4, [r3, #4]
  403542:	4294      	cmp	r4, r2
  403544:	f000 813d 	beq.w	4037c2 <_malloc_r+0x3e6>
  403548:	6863      	ldr	r3, [r4, #4]
  40354a:	68e1      	ldr	r1, [r4, #12]
  40354c:	68a6      	ldr	r6, [r4, #8]
  40354e:	f023 0303 	bic.w	r3, r3, #3
  403552:	4423      	add	r3, r4
  403554:	4628      	mov	r0, r5
  403556:	685a      	ldr	r2, [r3, #4]
  403558:	60f1      	str	r1, [r6, #12]
  40355a:	f042 0201 	orr.w	r2, r2, #1
  40355e:	608e      	str	r6, [r1, #8]
  403560:	605a      	str	r2, [r3, #4]
  403562:	f000 fabf 	bl	403ae4 <__malloc_unlock>
  403566:	3408      	adds	r4, #8
  403568:	4620      	mov	r0, r4
  40356a:	b003      	add	sp, #12
  40356c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403570:	2400      	movs	r4, #0
  403572:	230c      	movs	r3, #12
  403574:	4620      	mov	r0, r4
  403576:	602b      	str	r3, [r5, #0]
  403578:	b003      	add	sp, #12
  40357a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40357e:	2040      	movs	r0, #64	; 0x40
  403580:	f44f 7300 	mov.w	r3, #512	; 0x200
  403584:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403588:	e74a      	b.n	403420 <_malloc_r+0x44>
  40358a:	4423      	add	r3, r4
  40358c:	68e1      	ldr	r1, [r4, #12]
  40358e:	685a      	ldr	r2, [r3, #4]
  403590:	68a6      	ldr	r6, [r4, #8]
  403592:	f042 0201 	orr.w	r2, r2, #1
  403596:	60f1      	str	r1, [r6, #12]
  403598:	4628      	mov	r0, r5
  40359a:	608e      	str	r6, [r1, #8]
  40359c:	605a      	str	r2, [r3, #4]
  40359e:	f000 faa1 	bl	403ae4 <__malloc_unlock>
  4035a2:	3408      	adds	r4, #8
  4035a4:	4620      	mov	r0, r4
  4035a6:	b003      	add	sp, #12
  4035a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035ac:	4423      	add	r3, r4
  4035ae:	4628      	mov	r0, r5
  4035b0:	685a      	ldr	r2, [r3, #4]
  4035b2:	f042 0201 	orr.w	r2, r2, #1
  4035b6:	605a      	str	r2, [r3, #4]
  4035b8:	f000 fa94 	bl	403ae4 <__malloc_unlock>
  4035bc:	3408      	adds	r4, #8
  4035be:	4620      	mov	r0, r4
  4035c0:	b003      	add	sp, #12
  4035c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035c6:	68bc      	ldr	r4, [r7, #8]
  4035c8:	6863      	ldr	r3, [r4, #4]
  4035ca:	f023 0803 	bic.w	r8, r3, #3
  4035ce:	45b0      	cmp	r8, r6
  4035d0:	d304      	bcc.n	4035dc <_malloc_r+0x200>
  4035d2:	eba8 0306 	sub.w	r3, r8, r6
  4035d6:	2b0f      	cmp	r3, #15
  4035d8:	f300 8085 	bgt.w	4036e6 <_malloc_r+0x30a>
  4035dc:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403738 <_malloc_r+0x35c>
  4035e0:	4b50      	ldr	r3, [pc, #320]	; (403724 <_malloc_r+0x348>)
  4035e2:	f8d9 2000 	ldr.w	r2, [r9]
  4035e6:	681b      	ldr	r3, [r3, #0]
  4035e8:	3201      	adds	r2, #1
  4035ea:	4433      	add	r3, r6
  4035ec:	eb04 0a08 	add.w	sl, r4, r8
  4035f0:	f000 8155 	beq.w	40389e <_malloc_r+0x4c2>
  4035f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4035f8:	330f      	adds	r3, #15
  4035fa:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4035fe:	f02b 0b0f 	bic.w	fp, fp, #15
  403602:	4659      	mov	r1, fp
  403604:	4628      	mov	r0, r5
  403606:	f000 fc19 	bl	403e3c <_sbrk_r>
  40360a:	1c41      	adds	r1, r0, #1
  40360c:	4602      	mov	r2, r0
  40360e:	f000 80fc 	beq.w	40380a <_malloc_r+0x42e>
  403612:	4582      	cmp	sl, r0
  403614:	f200 80f7 	bhi.w	403806 <_malloc_r+0x42a>
  403618:	4b43      	ldr	r3, [pc, #268]	; (403728 <_malloc_r+0x34c>)
  40361a:	6819      	ldr	r1, [r3, #0]
  40361c:	4459      	add	r1, fp
  40361e:	6019      	str	r1, [r3, #0]
  403620:	f000 814d 	beq.w	4038be <_malloc_r+0x4e2>
  403624:	f8d9 0000 	ldr.w	r0, [r9]
  403628:	3001      	adds	r0, #1
  40362a:	bf1b      	ittet	ne
  40362c:	eba2 0a0a 	subne.w	sl, r2, sl
  403630:	4451      	addne	r1, sl
  403632:	f8c9 2000 	streq.w	r2, [r9]
  403636:	6019      	strne	r1, [r3, #0]
  403638:	f012 0107 	ands.w	r1, r2, #7
  40363c:	f000 8115 	beq.w	40386a <_malloc_r+0x48e>
  403640:	f1c1 0008 	rsb	r0, r1, #8
  403644:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403648:	4402      	add	r2, r0
  40364a:	3108      	adds	r1, #8
  40364c:	eb02 090b 	add.w	r9, r2, fp
  403650:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403654:	eba1 0909 	sub.w	r9, r1, r9
  403658:	4649      	mov	r1, r9
  40365a:	4628      	mov	r0, r5
  40365c:	9301      	str	r3, [sp, #4]
  40365e:	9200      	str	r2, [sp, #0]
  403660:	f000 fbec 	bl	403e3c <_sbrk_r>
  403664:	1c43      	adds	r3, r0, #1
  403666:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40366a:	f000 8143 	beq.w	4038f4 <_malloc_r+0x518>
  40366e:	1a80      	subs	r0, r0, r2
  403670:	4448      	add	r0, r9
  403672:	f040 0001 	orr.w	r0, r0, #1
  403676:	6819      	ldr	r1, [r3, #0]
  403678:	60ba      	str	r2, [r7, #8]
  40367a:	4449      	add	r1, r9
  40367c:	42bc      	cmp	r4, r7
  40367e:	6050      	str	r0, [r2, #4]
  403680:	6019      	str	r1, [r3, #0]
  403682:	d017      	beq.n	4036b4 <_malloc_r+0x2d8>
  403684:	f1b8 0f0f 	cmp.w	r8, #15
  403688:	f240 80fb 	bls.w	403882 <_malloc_r+0x4a6>
  40368c:	6860      	ldr	r0, [r4, #4]
  40368e:	f1a8 020c 	sub.w	r2, r8, #12
  403692:	f022 0207 	bic.w	r2, r2, #7
  403696:	eb04 0e02 	add.w	lr, r4, r2
  40369a:	f000 0001 	and.w	r0, r0, #1
  40369e:	f04f 0c05 	mov.w	ip, #5
  4036a2:	4310      	orrs	r0, r2
  4036a4:	2a0f      	cmp	r2, #15
  4036a6:	6060      	str	r0, [r4, #4]
  4036a8:	f8ce c004 	str.w	ip, [lr, #4]
  4036ac:	f8ce c008 	str.w	ip, [lr, #8]
  4036b0:	f200 8117 	bhi.w	4038e2 <_malloc_r+0x506>
  4036b4:	4b1d      	ldr	r3, [pc, #116]	; (40372c <_malloc_r+0x350>)
  4036b6:	68bc      	ldr	r4, [r7, #8]
  4036b8:	681a      	ldr	r2, [r3, #0]
  4036ba:	4291      	cmp	r1, r2
  4036bc:	bf88      	it	hi
  4036be:	6019      	strhi	r1, [r3, #0]
  4036c0:	4b1b      	ldr	r3, [pc, #108]	; (403730 <_malloc_r+0x354>)
  4036c2:	681a      	ldr	r2, [r3, #0]
  4036c4:	4291      	cmp	r1, r2
  4036c6:	6862      	ldr	r2, [r4, #4]
  4036c8:	bf88      	it	hi
  4036ca:	6019      	strhi	r1, [r3, #0]
  4036cc:	f022 0203 	bic.w	r2, r2, #3
  4036d0:	4296      	cmp	r6, r2
  4036d2:	eba2 0306 	sub.w	r3, r2, r6
  4036d6:	d801      	bhi.n	4036dc <_malloc_r+0x300>
  4036d8:	2b0f      	cmp	r3, #15
  4036da:	dc04      	bgt.n	4036e6 <_malloc_r+0x30a>
  4036dc:	4628      	mov	r0, r5
  4036de:	f000 fa01 	bl	403ae4 <__malloc_unlock>
  4036e2:	2400      	movs	r4, #0
  4036e4:	e740      	b.n	403568 <_malloc_r+0x18c>
  4036e6:	19a2      	adds	r2, r4, r6
  4036e8:	f043 0301 	orr.w	r3, r3, #1
  4036ec:	f046 0601 	orr.w	r6, r6, #1
  4036f0:	6066      	str	r6, [r4, #4]
  4036f2:	4628      	mov	r0, r5
  4036f4:	60ba      	str	r2, [r7, #8]
  4036f6:	6053      	str	r3, [r2, #4]
  4036f8:	f000 f9f4 	bl	403ae4 <__malloc_unlock>
  4036fc:	3408      	adds	r4, #8
  4036fe:	4620      	mov	r0, r4
  403700:	b003      	add	sp, #12
  403702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403706:	2b14      	cmp	r3, #20
  403708:	d971      	bls.n	4037ee <_malloc_r+0x412>
  40370a:	2b54      	cmp	r3, #84	; 0x54
  40370c:	f200 80a3 	bhi.w	403856 <_malloc_r+0x47a>
  403710:	0b33      	lsrs	r3, r6, #12
  403712:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403716:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40371a:	00c3      	lsls	r3, r0, #3
  40371c:	e680      	b.n	403420 <_malloc_r+0x44>
  40371e:	bf00      	nop
  403720:	204005c8 	.word	0x204005c8
  403724:	2043b424 	.word	0x2043b424
  403728:	2043b3f4 	.word	0x2043b3f4
  40372c:	2043b41c 	.word	0x2043b41c
  403730:	2043b420 	.word	0x2043b420
  403734:	204005d0 	.word	0x204005d0
  403738:	204009d0 	.word	0x204009d0
  40373c:	0a5a      	lsrs	r2, r3, #9
  40373e:	2a04      	cmp	r2, #4
  403740:	d95b      	bls.n	4037fa <_malloc_r+0x41e>
  403742:	2a14      	cmp	r2, #20
  403744:	f200 80ae 	bhi.w	4038a4 <_malloc_r+0x4c8>
  403748:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40374c:	00c9      	lsls	r1, r1, #3
  40374e:	325b      	adds	r2, #91	; 0x5b
  403750:	eb07 0c01 	add.w	ip, r7, r1
  403754:	5879      	ldr	r1, [r7, r1]
  403756:	f1ac 0c08 	sub.w	ip, ip, #8
  40375a:	458c      	cmp	ip, r1
  40375c:	f000 8088 	beq.w	403870 <_malloc_r+0x494>
  403760:	684a      	ldr	r2, [r1, #4]
  403762:	f022 0203 	bic.w	r2, r2, #3
  403766:	4293      	cmp	r3, r2
  403768:	d273      	bcs.n	403852 <_malloc_r+0x476>
  40376a:	6889      	ldr	r1, [r1, #8]
  40376c:	458c      	cmp	ip, r1
  40376e:	d1f7      	bne.n	403760 <_malloc_r+0x384>
  403770:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403774:	687b      	ldr	r3, [r7, #4]
  403776:	60e2      	str	r2, [r4, #12]
  403778:	f8c4 c008 	str.w	ip, [r4, #8]
  40377c:	6094      	str	r4, [r2, #8]
  40377e:	f8cc 400c 	str.w	r4, [ip, #12]
  403782:	e68f      	b.n	4034a4 <_malloc_r+0xc8>
  403784:	19a1      	adds	r1, r4, r6
  403786:	f046 0c01 	orr.w	ip, r6, #1
  40378a:	f042 0601 	orr.w	r6, r2, #1
  40378e:	f8c4 c004 	str.w	ip, [r4, #4]
  403792:	4628      	mov	r0, r5
  403794:	6179      	str	r1, [r7, #20]
  403796:	6139      	str	r1, [r7, #16]
  403798:	f8c1 e00c 	str.w	lr, [r1, #12]
  40379c:	f8c1 e008 	str.w	lr, [r1, #8]
  4037a0:	604e      	str	r6, [r1, #4]
  4037a2:	50e2      	str	r2, [r4, r3]
  4037a4:	f000 f99e 	bl	403ae4 <__malloc_unlock>
  4037a8:	3408      	adds	r4, #8
  4037aa:	e6dd      	b.n	403568 <_malloc_r+0x18c>
  4037ac:	687b      	ldr	r3, [r7, #4]
  4037ae:	e679      	b.n	4034a4 <_malloc_r+0xc8>
  4037b0:	f108 0801 	add.w	r8, r8, #1
  4037b4:	f018 0f03 	tst.w	r8, #3
  4037b8:	f10c 0c08 	add.w	ip, ip, #8
  4037bc:	f47f ae85 	bne.w	4034ca <_malloc_r+0xee>
  4037c0:	e02d      	b.n	40381e <_malloc_r+0x442>
  4037c2:	68dc      	ldr	r4, [r3, #12]
  4037c4:	42a3      	cmp	r3, r4
  4037c6:	bf08      	it	eq
  4037c8:	3002      	addeq	r0, #2
  4037ca:	f43f ae3e 	beq.w	40344a <_malloc_r+0x6e>
  4037ce:	e6bb      	b.n	403548 <_malloc_r+0x16c>
  4037d0:	4419      	add	r1, r3
  4037d2:	461c      	mov	r4, r3
  4037d4:	684a      	ldr	r2, [r1, #4]
  4037d6:	68db      	ldr	r3, [r3, #12]
  4037d8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4037dc:	f042 0201 	orr.w	r2, r2, #1
  4037e0:	604a      	str	r2, [r1, #4]
  4037e2:	4628      	mov	r0, r5
  4037e4:	60f3      	str	r3, [r6, #12]
  4037e6:	609e      	str	r6, [r3, #8]
  4037e8:	f000 f97c 	bl	403ae4 <__malloc_unlock>
  4037ec:	e6bc      	b.n	403568 <_malloc_r+0x18c>
  4037ee:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4037f2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4037f6:	00c3      	lsls	r3, r0, #3
  4037f8:	e612      	b.n	403420 <_malloc_r+0x44>
  4037fa:	099a      	lsrs	r2, r3, #6
  4037fc:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403800:	00c9      	lsls	r1, r1, #3
  403802:	3238      	adds	r2, #56	; 0x38
  403804:	e7a4      	b.n	403750 <_malloc_r+0x374>
  403806:	42bc      	cmp	r4, r7
  403808:	d054      	beq.n	4038b4 <_malloc_r+0x4d8>
  40380a:	68bc      	ldr	r4, [r7, #8]
  40380c:	6862      	ldr	r2, [r4, #4]
  40380e:	f022 0203 	bic.w	r2, r2, #3
  403812:	e75d      	b.n	4036d0 <_malloc_r+0x2f4>
  403814:	f859 3908 	ldr.w	r3, [r9], #-8
  403818:	4599      	cmp	r9, r3
  40381a:	f040 8086 	bne.w	40392a <_malloc_r+0x54e>
  40381e:	f010 0f03 	tst.w	r0, #3
  403822:	f100 30ff 	add.w	r0, r0, #4294967295
  403826:	d1f5      	bne.n	403814 <_malloc_r+0x438>
  403828:	687b      	ldr	r3, [r7, #4]
  40382a:	ea23 0304 	bic.w	r3, r3, r4
  40382e:	607b      	str	r3, [r7, #4]
  403830:	0064      	lsls	r4, r4, #1
  403832:	429c      	cmp	r4, r3
  403834:	f63f aec7 	bhi.w	4035c6 <_malloc_r+0x1ea>
  403838:	2c00      	cmp	r4, #0
  40383a:	f43f aec4 	beq.w	4035c6 <_malloc_r+0x1ea>
  40383e:	421c      	tst	r4, r3
  403840:	4640      	mov	r0, r8
  403842:	f47f ae3e 	bne.w	4034c2 <_malloc_r+0xe6>
  403846:	0064      	lsls	r4, r4, #1
  403848:	421c      	tst	r4, r3
  40384a:	f100 0004 	add.w	r0, r0, #4
  40384e:	d0fa      	beq.n	403846 <_malloc_r+0x46a>
  403850:	e637      	b.n	4034c2 <_malloc_r+0xe6>
  403852:	468c      	mov	ip, r1
  403854:	e78c      	b.n	403770 <_malloc_r+0x394>
  403856:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40385a:	d815      	bhi.n	403888 <_malloc_r+0x4ac>
  40385c:	0bf3      	lsrs	r3, r6, #15
  40385e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403862:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  403866:	00c3      	lsls	r3, r0, #3
  403868:	e5da      	b.n	403420 <_malloc_r+0x44>
  40386a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40386e:	e6ed      	b.n	40364c <_malloc_r+0x270>
  403870:	687b      	ldr	r3, [r7, #4]
  403872:	1092      	asrs	r2, r2, #2
  403874:	2101      	movs	r1, #1
  403876:	fa01 f202 	lsl.w	r2, r1, r2
  40387a:	4313      	orrs	r3, r2
  40387c:	607b      	str	r3, [r7, #4]
  40387e:	4662      	mov	r2, ip
  403880:	e779      	b.n	403776 <_malloc_r+0x39a>
  403882:	2301      	movs	r3, #1
  403884:	6053      	str	r3, [r2, #4]
  403886:	e729      	b.n	4036dc <_malloc_r+0x300>
  403888:	f240 5254 	movw	r2, #1364	; 0x554
  40388c:	4293      	cmp	r3, r2
  40388e:	d822      	bhi.n	4038d6 <_malloc_r+0x4fa>
  403890:	0cb3      	lsrs	r3, r6, #18
  403892:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  403896:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40389a:	00c3      	lsls	r3, r0, #3
  40389c:	e5c0      	b.n	403420 <_malloc_r+0x44>
  40389e:	f103 0b10 	add.w	fp, r3, #16
  4038a2:	e6ae      	b.n	403602 <_malloc_r+0x226>
  4038a4:	2a54      	cmp	r2, #84	; 0x54
  4038a6:	d829      	bhi.n	4038fc <_malloc_r+0x520>
  4038a8:	0b1a      	lsrs	r2, r3, #12
  4038aa:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4038ae:	00c9      	lsls	r1, r1, #3
  4038b0:	326e      	adds	r2, #110	; 0x6e
  4038b2:	e74d      	b.n	403750 <_malloc_r+0x374>
  4038b4:	4b20      	ldr	r3, [pc, #128]	; (403938 <_malloc_r+0x55c>)
  4038b6:	6819      	ldr	r1, [r3, #0]
  4038b8:	4459      	add	r1, fp
  4038ba:	6019      	str	r1, [r3, #0]
  4038bc:	e6b2      	b.n	403624 <_malloc_r+0x248>
  4038be:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4038c2:	2800      	cmp	r0, #0
  4038c4:	f47f aeae 	bne.w	403624 <_malloc_r+0x248>
  4038c8:	eb08 030b 	add.w	r3, r8, fp
  4038cc:	68ba      	ldr	r2, [r7, #8]
  4038ce:	f043 0301 	orr.w	r3, r3, #1
  4038d2:	6053      	str	r3, [r2, #4]
  4038d4:	e6ee      	b.n	4036b4 <_malloc_r+0x2d8>
  4038d6:	207f      	movs	r0, #127	; 0x7f
  4038d8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4038dc:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4038e0:	e59e      	b.n	403420 <_malloc_r+0x44>
  4038e2:	f104 0108 	add.w	r1, r4, #8
  4038e6:	4628      	mov	r0, r5
  4038e8:	9300      	str	r3, [sp, #0]
  4038ea:	f7ff fa5d 	bl	402da8 <_free_r>
  4038ee:	9b00      	ldr	r3, [sp, #0]
  4038f0:	6819      	ldr	r1, [r3, #0]
  4038f2:	e6df      	b.n	4036b4 <_malloc_r+0x2d8>
  4038f4:	2001      	movs	r0, #1
  4038f6:	f04f 0900 	mov.w	r9, #0
  4038fa:	e6bc      	b.n	403676 <_malloc_r+0x29a>
  4038fc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403900:	d805      	bhi.n	40390e <_malloc_r+0x532>
  403902:	0bda      	lsrs	r2, r3, #15
  403904:	f102 0178 	add.w	r1, r2, #120	; 0x78
  403908:	00c9      	lsls	r1, r1, #3
  40390a:	3277      	adds	r2, #119	; 0x77
  40390c:	e720      	b.n	403750 <_malloc_r+0x374>
  40390e:	f240 5154 	movw	r1, #1364	; 0x554
  403912:	428a      	cmp	r2, r1
  403914:	d805      	bhi.n	403922 <_malloc_r+0x546>
  403916:	0c9a      	lsrs	r2, r3, #18
  403918:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40391c:	00c9      	lsls	r1, r1, #3
  40391e:	327c      	adds	r2, #124	; 0x7c
  403920:	e716      	b.n	403750 <_malloc_r+0x374>
  403922:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  403926:	227e      	movs	r2, #126	; 0x7e
  403928:	e712      	b.n	403750 <_malloc_r+0x374>
  40392a:	687b      	ldr	r3, [r7, #4]
  40392c:	e780      	b.n	403830 <_malloc_r+0x454>
  40392e:	08f0      	lsrs	r0, r6, #3
  403930:	f106 0308 	add.w	r3, r6, #8
  403934:	e600      	b.n	403538 <_malloc_r+0x15c>
  403936:	bf00      	nop
  403938:	2043b3f4 	.word	0x2043b3f4

0040393c <__ascii_mbtowc>:
  40393c:	b082      	sub	sp, #8
  40393e:	b149      	cbz	r1, 403954 <__ascii_mbtowc+0x18>
  403940:	b15a      	cbz	r2, 40395a <__ascii_mbtowc+0x1e>
  403942:	b16b      	cbz	r3, 403960 <__ascii_mbtowc+0x24>
  403944:	7813      	ldrb	r3, [r2, #0]
  403946:	600b      	str	r3, [r1, #0]
  403948:	7812      	ldrb	r2, [r2, #0]
  40394a:	1c10      	adds	r0, r2, #0
  40394c:	bf18      	it	ne
  40394e:	2001      	movne	r0, #1
  403950:	b002      	add	sp, #8
  403952:	4770      	bx	lr
  403954:	a901      	add	r1, sp, #4
  403956:	2a00      	cmp	r2, #0
  403958:	d1f3      	bne.n	403942 <__ascii_mbtowc+0x6>
  40395a:	4610      	mov	r0, r2
  40395c:	b002      	add	sp, #8
  40395e:	4770      	bx	lr
  403960:	f06f 0001 	mvn.w	r0, #1
  403964:	e7f4      	b.n	403950 <__ascii_mbtowc+0x14>
  403966:	bf00      	nop
	...

00403970 <memchr>:
  403970:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403974:	2a10      	cmp	r2, #16
  403976:	db2b      	blt.n	4039d0 <memchr+0x60>
  403978:	f010 0f07 	tst.w	r0, #7
  40397c:	d008      	beq.n	403990 <memchr+0x20>
  40397e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403982:	3a01      	subs	r2, #1
  403984:	428b      	cmp	r3, r1
  403986:	d02d      	beq.n	4039e4 <memchr+0x74>
  403988:	f010 0f07 	tst.w	r0, #7
  40398c:	b342      	cbz	r2, 4039e0 <memchr+0x70>
  40398e:	d1f6      	bne.n	40397e <memchr+0xe>
  403990:	b4f0      	push	{r4, r5, r6, r7}
  403992:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403996:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40399a:	f022 0407 	bic.w	r4, r2, #7
  40399e:	f07f 0700 	mvns.w	r7, #0
  4039a2:	2300      	movs	r3, #0
  4039a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4039a8:	3c08      	subs	r4, #8
  4039aa:	ea85 0501 	eor.w	r5, r5, r1
  4039ae:	ea86 0601 	eor.w	r6, r6, r1
  4039b2:	fa85 f547 	uadd8	r5, r5, r7
  4039b6:	faa3 f587 	sel	r5, r3, r7
  4039ba:	fa86 f647 	uadd8	r6, r6, r7
  4039be:	faa5 f687 	sel	r6, r5, r7
  4039c2:	b98e      	cbnz	r6, 4039e8 <memchr+0x78>
  4039c4:	d1ee      	bne.n	4039a4 <memchr+0x34>
  4039c6:	bcf0      	pop	{r4, r5, r6, r7}
  4039c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4039cc:	f002 0207 	and.w	r2, r2, #7
  4039d0:	b132      	cbz	r2, 4039e0 <memchr+0x70>
  4039d2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4039d6:	3a01      	subs	r2, #1
  4039d8:	ea83 0301 	eor.w	r3, r3, r1
  4039dc:	b113      	cbz	r3, 4039e4 <memchr+0x74>
  4039de:	d1f8      	bne.n	4039d2 <memchr+0x62>
  4039e0:	2000      	movs	r0, #0
  4039e2:	4770      	bx	lr
  4039e4:	3801      	subs	r0, #1
  4039e6:	4770      	bx	lr
  4039e8:	2d00      	cmp	r5, #0
  4039ea:	bf06      	itte	eq
  4039ec:	4635      	moveq	r5, r6
  4039ee:	3803      	subeq	r0, #3
  4039f0:	3807      	subne	r0, #7
  4039f2:	f015 0f01 	tst.w	r5, #1
  4039f6:	d107      	bne.n	403a08 <memchr+0x98>
  4039f8:	3001      	adds	r0, #1
  4039fa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4039fe:	bf02      	ittt	eq
  403a00:	3001      	addeq	r0, #1
  403a02:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403a06:	3001      	addeq	r0, #1
  403a08:	bcf0      	pop	{r4, r5, r6, r7}
  403a0a:	3801      	subs	r0, #1
  403a0c:	4770      	bx	lr
  403a0e:	bf00      	nop

00403a10 <memmove>:
  403a10:	4288      	cmp	r0, r1
  403a12:	b5f0      	push	{r4, r5, r6, r7, lr}
  403a14:	d90d      	bls.n	403a32 <memmove+0x22>
  403a16:	188b      	adds	r3, r1, r2
  403a18:	4298      	cmp	r0, r3
  403a1a:	d20a      	bcs.n	403a32 <memmove+0x22>
  403a1c:	1884      	adds	r4, r0, r2
  403a1e:	2a00      	cmp	r2, #0
  403a20:	d051      	beq.n	403ac6 <memmove+0xb6>
  403a22:	4622      	mov	r2, r4
  403a24:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403a28:	f802 4d01 	strb.w	r4, [r2, #-1]!
  403a2c:	4299      	cmp	r1, r3
  403a2e:	d1f9      	bne.n	403a24 <memmove+0x14>
  403a30:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403a32:	2a0f      	cmp	r2, #15
  403a34:	d948      	bls.n	403ac8 <memmove+0xb8>
  403a36:	ea41 0300 	orr.w	r3, r1, r0
  403a3a:	079b      	lsls	r3, r3, #30
  403a3c:	d146      	bne.n	403acc <memmove+0xbc>
  403a3e:	f100 0410 	add.w	r4, r0, #16
  403a42:	f101 0310 	add.w	r3, r1, #16
  403a46:	4615      	mov	r5, r2
  403a48:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403a4c:	f844 6c10 	str.w	r6, [r4, #-16]
  403a50:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403a54:	f844 6c0c 	str.w	r6, [r4, #-12]
  403a58:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403a5c:	f844 6c08 	str.w	r6, [r4, #-8]
  403a60:	3d10      	subs	r5, #16
  403a62:	f853 6c04 	ldr.w	r6, [r3, #-4]
  403a66:	f844 6c04 	str.w	r6, [r4, #-4]
  403a6a:	2d0f      	cmp	r5, #15
  403a6c:	f103 0310 	add.w	r3, r3, #16
  403a70:	f104 0410 	add.w	r4, r4, #16
  403a74:	d8e8      	bhi.n	403a48 <memmove+0x38>
  403a76:	f1a2 0310 	sub.w	r3, r2, #16
  403a7a:	f023 030f 	bic.w	r3, r3, #15
  403a7e:	f002 0e0f 	and.w	lr, r2, #15
  403a82:	3310      	adds	r3, #16
  403a84:	f1be 0f03 	cmp.w	lr, #3
  403a88:	4419      	add	r1, r3
  403a8a:	4403      	add	r3, r0
  403a8c:	d921      	bls.n	403ad2 <memmove+0xc2>
  403a8e:	1f1e      	subs	r6, r3, #4
  403a90:	460d      	mov	r5, r1
  403a92:	4674      	mov	r4, lr
  403a94:	3c04      	subs	r4, #4
  403a96:	f855 7b04 	ldr.w	r7, [r5], #4
  403a9a:	f846 7f04 	str.w	r7, [r6, #4]!
  403a9e:	2c03      	cmp	r4, #3
  403aa0:	d8f8      	bhi.n	403a94 <memmove+0x84>
  403aa2:	f1ae 0404 	sub.w	r4, lr, #4
  403aa6:	f024 0403 	bic.w	r4, r4, #3
  403aaa:	3404      	adds	r4, #4
  403aac:	4421      	add	r1, r4
  403aae:	4423      	add	r3, r4
  403ab0:	f002 0203 	and.w	r2, r2, #3
  403ab4:	b162      	cbz	r2, 403ad0 <memmove+0xc0>
  403ab6:	3b01      	subs	r3, #1
  403ab8:	440a      	add	r2, r1
  403aba:	f811 4b01 	ldrb.w	r4, [r1], #1
  403abe:	f803 4f01 	strb.w	r4, [r3, #1]!
  403ac2:	428a      	cmp	r2, r1
  403ac4:	d1f9      	bne.n	403aba <memmove+0xaa>
  403ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403ac8:	4603      	mov	r3, r0
  403aca:	e7f3      	b.n	403ab4 <memmove+0xa4>
  403acc:	4603      	mov	r3, r0
  403ace:	e7f2      	b.n	403ab6 <memmove+0xa6>
  403ad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403ad2:	4672      	mov	r2, lr
  403ad4:	e7ee      	b.n	403ab4 <memmove+0xa4>
  403ad6:	bf00      	nop

00403ad8 <__malloc_lock>:
  403ad8:	4801      	ldr	r0, [pc, #4]	; (403ae0 <__malloc_lock+0x8>)
  403ada:	f7ff bc03 	b.w	4032e4 <__retarget_lock_acquire_recursive>
  403ade:	bf00      	nop
  403ae0:	2043b4d0 	.word	0x2043b4d0

00403ae4 <__malloc_unlock>:
  403ae4:	4801      	ldr	r0, [pc, #4]	; (403aec <__malloc_unlock+0x8>)
  403ae6:	f7ff bbff 	b.w	4032e8 <__retarget_lock_release_recursive>
  403aea:	bf00      	nop
  403aec:	2043b4d0 	.word	0x2043b4d0

00403af0 <_realloc_r>:
  403af0:	2900      	cmp	r1, #0
  403af2:	f000 8095 	beq.w	403c20 <_realloc_r+0x130>
  403af6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403afa:	460d      	mov	r5, r1
  403afc:	4616      	mov	r6, r2
  403afe:	b083      	sub	sp, #12
  403b00:	4680      	mov	r8, r0
  403b02:	f106 070b 	add.w	r7, r6, #11
  403b06:	f7ff ffe7 	bl	403ad8 <__malloc_lock>
  403b0a:	f855 ec04 	ldr.w	lr, [r5, #-4]
  403b0e:	2f16      	cmp	r7, #22
  403b10:	f02e 0403 	bic.w	r4, lr, #3
  403b14:	f1a5 0908 	sub.w	r9, r5, #8
  403b18:	d83c      	bhi.n	403b94 <_realloc_r+0xa4>
  403b1a:	2210      	movs	r2, #16
  403b1c:	4617      	mov	r7, r2
  403b1e:	42be      	cmp	r6, r7
  403b20:	d83d      	bhi.n	403b9e <_realloc_r+0xae>
  403b22:	4294      	cmp	r4, r2
  403b24:	da43      	bge.n	403bae <_realloc_r+0xbe>
  403b26:	4bc4      	ldr	r3, [pc, #784]	; (403e38 <_realloc_r+0x348>)
  403b28:	6899      	ldr	r1, [r3, #8]
  403b2a:	eb09 0004 	add.w	r0, r9, r4
  403b2e:	4288      	cmp	r0, r1
  403b30:	f000 80b4 	beq.w	403c9c <_realloc_r+0x1ac>
  403b34:	6843      	ldr	r3, [r0, #4]
  403b36:	f023 0101 	bic.w	r1, r3, #1
  403b3a:	4401      	add	r1, r0
  403b3c:	6849      	ldr	r1, [r1, #4]
  403b3e:	07c9      	lsls	r1, r1, #31
  403b40:	d54c      	bpl.n	403bdc <_realloc_r+0xec>
  403b42:	f01e 0f01 	tst.w	lr, #1
  403b46:	f000 809b 	beq.w	403c80 <_realloc_r+0x190>
  403b4a:	4631      	mov	r1, r6
  403b4c:	4640      	mov	r0, r8
  403b4e:	f7ff fc45 	bl	4033dc <_malloc_r>
  403b52:	4606      	mov	r6, r0
  403b54:	2800      	cmp	r0, #0
  403b56:	d03a      	beq.n	403bce <_realloc_r+0xde>
  403b58:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403b5c:	f023 0301 	bic.w	r3, r3, #1
  403b60:	444b      	add	r3, r9
  403b62:	f1a0 0208 	sub.w	r2, r0, #8
  403b66:	429a      	cmp	r2, r3
  403b68:	f000 8121 	beq.w	403dae <_realloc_r+0x2be>
  403b6c:	1f22      	subs	r2, r4, #4
  403b6e:	2a24      	cmp	r2, #36	; 0x24
  403b70:	f200 8107 	bhi.w	403d82 <_realloc_r+0x292>
  403b74:	2a13      	cmp	r2, #19
  403b76:	f200 80db 	bhi.w	403d30 <_realloc_r+0x240>
  403b7a:	4603      	mov	r3, r0
  403b7c:	462a      	mov	r2, r5
  403b7e:	6811      	ldr	r1, [r2, #0]
  403b80:	6019      	str	r1, [r3, #0]
  403b82:	6851      	ldr	r1, [r2, #4]
  403b84:	6059      	str	r1, [r3, #4]
  403b86:	6892      	ldr	r2, [r2, #8]
  403b88:	609a      	str	r2, [r3, #8]
  403b8a:	4629      	mov	r1, r5
  403b8c:	4640      	mov	r0, r8
  403b8e:	f7ff f90b 	bl	402da8 <_free_r>
  403b92:	e01c      	b.n	403bce <_realloc_r+0xde>
  403b94:	f027 0707 	bic.w	r7, r7, #7
  403b98:	2f00      	cmp	r7, #0
  403b9a:	463a      	mov	r2, r7
  403b9c:	dabf      	bge.n	403b1e <_realloc_r+0x2e>
  403b9e:	2600      	movs	r6, #0
  403ba0:	230c      	movs	r3, #12
  403ba2:	4630      	mov	r0, r6
  403ba4:	f8c8 3000 	str.w	r3, [r8]
  403ba8:	b003      	add	sp, #12
  403baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bae:	462e      	mov	r6, r5
  403bb0:	1be3      	subs	r3, r4, r7
  403bb2:	2b0f      	cmp	r3, #15
  403bb4:	d81e      	bhi.n	403bf4 <_realloc_r+0x104>
  403bb6:	f8d9 3004 	ldr.w	r3, [r9, #4]
  403bba:	f003 0301 	and.w	r3, r3, #1
  403bbe:	4323      	orrs	r3, r4
  403bc0:	444c      	add	r4, r9
  403bc2:	f8c9 3004 	str.w	r3, [r9, #4]
  403bc6:	6863      	ldr	r3, [r4, #4]
  403bc8:	f043 0301 	orr.w	r3, r3, #1
  403bcc:	6063      	str	r3, [r4, #4]
  403bce:	4640      	mov	r0, r8
  403bd0:	f7ff ff88 	bl	403ae4 <__malloc_unlock>
  403bd4:	4630      	mov	r0, r6
  403bd6:	b003      	add	sp, #12
  403bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bdc:	f023 0303 	bic.w	r3, r3, #3
  403be0:	18e1      	adds	r1, r4, r3
  403be2:	4291      	cmp	r1, r2
  403be4:	db1f      	blt.n	403c26 <_realloc_r+0x136>
  403be6:	68c3      	ldr	r3, [r0, #12]
  403be8:	6882      	ldr	r2, [r0, #8]
  403bea:	462e      	mov	r6, r5
  403bec:	60d3      	str	r3, [r2, #12]
  403bee:	460c      	mov	r4, r1
  403bf0:	609a      	str	r2, [r3, #8]
  403bf2:	e7dd      	b.n	403bb0 <_realloc_r+0xc0>
  403bf4:	f8d9 2004 	ldr.w	r2, [r9, #4]
  403bf8:	eb09 0107 	add.w	r1, r9, r7
  403bfc:	f002 0201 	and.w	r2, r2, #1
  403c00:	444c      	add	r4, r9
  403c02:	f043 0301 	orr.w	r3, r3, #1
  403c06:	4317      	orrs	r7, r2
  403c08:	f8c9 7004 	str.w	r7, [r9, #4]
  403c0c:	604b      	str	r3, [r1, #4]
  403c0e:	6863      	ldr	r3, [r4, #4]
  403c10:	f043 0301 	orr.w	r3, r3, #1
  403c14:	3108      	adds	r1, #8
  403c16:	6063      	str	r3, [r4, #4]
  403c18:	4640      	mov	r0, r8
  403c1a:	f7ff f8c5 	bl	402da8 <_free_r>
  403c1e:	e7d6      	b.n	403bce <_realloc_r+0xde>
  403c20:	4611      	mov	r1, r2
  403c22:	f7ff bbdb 	b.w	4033dc <_malloc_r>
  403c26:	f01e 0f01 	tst.w	lr, #1
  403c2a:	d18e      	bne.n	403b4a <_realloc_r+0x5a>
  403c2c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403c30:	eba9 0a01 	sub.w	sl, r9, r1
  403c34:	f8da 1004 	ldr.w	r1, [sl, #4]
  403c38:	f021 0103 	bic.w	r1, r1, #3
  403c3c:	440b      	add	r3, r1
  403c3e:	4423      	add	r3, r4
  403c40:	4293      	cmp	r3, r2
  403c42:	db25      	blt.n	403c90 <_realloc_r+0x1a0>
  403c44:	68c2      	ldr	r2, [r0, #12]
  403c46:	6881      	ldr	r1, [r0, #8]
  403c48:	4656      	mov	r6, sl
  403c4a:	60ca      	str	r2, [r1, #12]
  403c4c:	6091      	str	r1, [r2, #8]
  403c4e:	f8da 100c 	ldr.w	r1, [sl, #12]
  403c52:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403c56:	1f22      	subs	r2, r4, #4
  403c58:	2a24      	cmp	r2, #36	; 0x24
  403c5a:	60c1      	str	r1, [r0, #12]
  403c5c:	6088      	str	r0, [r1, #8]
  403c5e:	f200 8094 	bhi.w	403d8a <_realloc_r+0x29a>
  403c62:	2a13      	cmp	r2, #19
  403c64:	d96f      	bls.n	403d46 <_realloc_r+0x256>
  403c66:	6829      	ldr	r1, [r5, #0]
  403c68:	f8ca 1008 	str.w	r1, [sl, #8]
  403c6c:	6869      	ldr	r1, [r5, #4]
  403c6e:	f8ca 100c 	str.w	r1, [sl, #12]
  403c72:	2a1b      	cmp	r2, #27
  403c74:	f200 80a2 	bhi.w	403dbc <_realloc_r+0x2cc>
  403c78:	3508      	adds	r5, #8
  403c7a:	f10a 0210 	add.w	r2, sl, #16
  403c7e:	e063      	b.n	403d48 <_realloc_r+0x258>
  403c80:	f855 3c08 	ldr.w	r3, [r5, #-8]
  403c84:	eba9 0a03 	sub.w	sl, r9, r3
  403c88:	f8da 1004 	ldr.w	r1, [sl, #4]
  403c8c:	f021 0103 	bic.w	r1, r1, #3
  403c90:	1863      	adds	r3, r4, r1
  403c92:	4293      	cmp	r3, r2
  403c94:	f6ff af59 	blt.w	403b4a <_realloc_r+0x5a>
  403c98:	4656      	mov	r6, sl
  403c9a:	e7d8      	b.n	403c4e <_realloc_r+0x15e>
  403c9c:	6841      	ldr	r1, [r0, #4]
  403c9e:	f021 0b03 	bic.w	fp, r1, #3
  403ca2:	44a3      	add	fp, r4
  403ca4:	f107 0010 	add.w	r0, r7, #16
  403ca8:	4583      	cmp	fp, r0
  403caa:	da56      	bge.n	403d5a <_realloc_r+0x26a>
  403cac:	f01e 0f01 	tst.w	lr, #1
  403cb0:	f47f af4b 	bne.w	403b4a <_realloc_r+0x5a>
  403cb4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403cb8:	eba9 0a01 	sub.w	sl, r9, r1
  403cbc:	f8da 1004 	ldr.w	r1, [sl, #4]
  403cc0:	f021 0103 	bic.w	r1, r1, #3
  403cc4:	448b      	add	fp, r1
  403cc6:	4558      	cmp	r0, fp
  403cc8:	dce2      	bgt.n	403c90 <_realloc_r+0x1a0>
  403cca:	4656      	mov	r6, sl
  403ccc:	f8da 100c 	ldr.w	r1, [sl, #12]
  403cd0:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403cd4:	1f22      	subs	r2, r4, #4
  403cd6:	2a24      	cmp	r2, #36	; 0x24
  403cd8:	60c1      	str	r1, [r0, #12]
  403cda:	6088      	str	r0, [r1, #8]
  403cdc:	f200 808f 	bhi.w	403dfe <_realloc_r+0x30e>
  403ce0:	2a13      	cmp	r2, #19
  403ce2:	f240 808a 	bls.w	403dfa <_realloc_r+0x30a>
  403ce6:	6829      	ldr	r1, [r5, #0]
  403ce8:	f8ca 1008 	str.w	r1, [sl, #8]
  403cec:	6869      	ldr	r1, [r5, #4]
  403cee:	f8ca 100c 	str.w	r1, [sl, #12]
  403cf2:	2a1b      	cmp	r2, #27
  403cf4:	f200 808a 	bhi.w	403e0c <_realloc_r+0x31c>
  403cf8:	3508      	adds	r5, #8
  403cfa:	f10a 0210 	add.w	r2, sl, #16
  403cfe:	6829      	ldr	r1, [r5, #0]
  403d00:	6011      	str	r1, [r2, #0]
  403d02:	6869      	ldr	r1, [r5, #4]
  403d04:	6051      	str	r1, [r2, #4]
  403d06:	68a9      	ldr	r1, [r5, #8]
  403d08:	6091      	str	r1, [r2, #8]
  403d0a:	eb0a 0107 	add.w	r1, sl, r7
  403d0e:	ebab 0207 	sub.w	r2, fp, r7
  403d12:	f042 0201 	orr.w	r2, r2, #1
  403d16:	6099      	str	r1, [r3, #8]
  403d18:	604a      	str	r2, [r1, #4]
  403d1a:	f8da 3004 	ldr.w	r3, [sl, #4]
  403d1e:	f003 0301 	and.w	r3, r3, #1
  403d22:	431f      	orrs	r7, r3
  403d24:	4640      	mov	r0, r8
  403d26:	f8ca 7004 	str.w	r7, [sl, #4]
  403d2a:	f7ff fedb 	bl	403ae4 <__malloc_unlock>
  403d2e:	e751      	b.n	403bd4 <_realloc_r+0xe4>
  403d30:	682b      	ldr	r3, [r5, #0]
  403d32:	6003      	str	r3, [r0, #0]
  403d34:	686b      	ldr	r3, [r5, #4]
  403d36:	6043      	str	r3, [r0, #4]
  403d38:	2a1b      	cmp	r2, #27
  403d3a:	d82d      	bhi.n	403d98 <_realloc_r+0x2a8>
  403d3c:	f100 0308 	add.w	r3, r0, #8
  403d40:	f105 0208 	add.w	r2, r5, #8
  403d44:	e71b      	b.n	403b7e <_realloc_r+0x8e>
  403d46:	4632      	mov	r2, r6
  403d48:	6829      	ldr	r1, [r5, #0]
  403d4a:	6011      	str	r1, [r2, #0]
  403d4c:	6869      	ldr	r1, [r5, #4]
  403d4e:	6051      	str	r1, [r2, #4]
  403d50:	68a9      	ldr	r1, [r5, #8]
  403d52:	6091      	str	r1, [r2, #8]
  403d54:	461c      	mov	r4, r3
  403d56:	46d1      	mov	r9, sl
  403d58:	e72a      	b.n	403bb0 <_realloc_r+0xc0>
  403d5a:	eb09 0107 	add.w	r1, r9, r7
  403d5e:	ebab 0b07 	sub.w	fp, fp, r7
  403d62:	f04b 0201 	orr.w	r2, fp, #1
  403d66:	6099      	str	r1, [r3, #8]
  403d68:	604a      	str	r2, [r1, #4]
  403d6a:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403d6e:	f003 0301 	and.w	r3, r3, #1
  403d72:	431f      	orrs	r7, r3
  403d74:	4640      	mov	r0, r8
  403d76:	f845 7c04 	str.w	r7, [r5, #-4]
  403d7a:	f7ff feb3 	bl	403ae4 <__malloc_unlock>
  403d7e:	462e      	mov	r6, r5
  403d80:	e728      	b.n	403bd4 <_realloc_r+0xe4>
  403d82:	4629      	mov	r1, r5
  403d84:	f7ff fe44 	bl	403a10 <memmove>
  403d88:	e6ff      	b.n	403b8a <_realloc_r+0x9a>
  403d8a:	4629      	mov	r1, r5
  403d8c:	4630      	mov	r0, r6
  403d8e:	461c      	mov	r4, r3
  403d90:	46d1      	mov	r9, sl
  403d92:	f7ff fe3d 	bl	403a10 <memmove>
  403d96:	e70b      	b.n	403bb0 <_realloc_r+0xc0>
  403d98:	68ab      	ldr	r3, [r5, #8]
  403d9a:	6083      	str	r3, [r0, #8]
  403d9c:	68eb      	ldr	r3, [r5, #12]
  403d9e:	60c3      	str	r3, [r0, #12]
  403da0:	2a24      	cmp	r2, #36	; 0x24
  403da2:	d017      	beq.n	403dd4 <_realloc_r+0x2e4>
  403da4:	f100 0310 	add.w	r3, r0, #16
  403da8:	f105 0210 	add.w	r2, r5, #16
  403dac:	e6e7      	b.n	403b7e <_realloc_r+0x8e>
  403dae:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403db2:	f023 0303 	bic.w	r3, r3, #3
  403db6:	441c      	add	r4, r3
  403db8:	462e      	mov	r6, r5
  403dba:	e6f9      	b.n	403bb0 <_realloc_r+0xc0>
  403dbc:	68a9      	ldr	r1, [r5, #8]
  403dbe:	f8ca 1010 	str.w	r1, [sl, #16]
  403dc2:	68e9      	ldr	r1, [r5, #12]
  403dc4:	f8ca 1014 	str.w	r1, [sl, #20]
  403dc8:	2a24      	cmp	r2, #36	; 0x24
  403dca:	d00c      	beq.n	403de6 <_realloc_r+0x2f6>
  403dcc:	3510      	adds	r5, #16
  403dce:	f10a 0218 	add.w	r2, sl, #24
  403dd2:	e7b9      	b.n	403d48 <_realloc_r+0x258>
  403dd4:	692b      	ldr	r3, [r5, #16]
  403dd6:	6103      	str	r3, [r0, #16]
  403dd8:	696b      	ldr	r3, [r5, #20]
  403dda:	6143      	str	r3, [r0, #20]
  403ddc:	f105 0218 	add.w	r2, r5, #24
  403de0:	f100 0318 	add.w	r3, r0, #24
  403de4:	e6cb      	b.n	403b7e <_realloc_r+0x8e>
  403de6:	692a      	ldr	r2, [r5, #16]
  403de8:	f8ca 2018 	str.w	r2, [sl, #24]
  403dec:	696a      	ldr	r2, [r5, #20]
  403dee:	f8ca 201c 	str.w	r2, [sl, #28]
  403df2:	3518      	adds	r5, #24
  403df4:	f10a 0220 	add.w	r2, sl, #32
  403df8:	e7a6      	b.n	403d48 <_realloc_r+0x258>
  403dfa:	4632      	mov	r2, r6
  403dfc:	e77f      	b.n	403cfe <_realloc_r+0x20e>
  403dfe:	4629      	mov	r1, r5
  403e00:	4630      	mov	r0, r6
  403e02:	9301      	str	r3, [sp, #4]
  403e04:	f7ff fe04 	bl	403a10 <memmove>
  403e08:	9b01      	ldr	r3, [sp, #4]
  403e0a:	e77e      	b.n	403d0a <_realloc_r+0x21a>
  403e0c:	68a9      	ldr	r1, [r5, #8]
  403e0e:	f8ca 1010 	str.w	r1, [sl, #16]
  403e12:	68e9      	ldr	r1, [r5, #12]
  403e14:	f8ca 1014 	str.w	r1, [sl, #20]
  403e18:	2a24      	cmp	r2, #36	; 0x24
  403e1a:	d003      	beq.n	403e24 <_realloc_r+0x334>
  403e1c:	3510      	adds	r5, #16
  403e1e:	f10a 0218 	add.w	r2, sl, #24
  403e22:	e76c      	b.n	403cfe <_realloc_r+0x20e>
  403e24:	692a      	ldr	r2, [r5, #16]
  403e26:	f8ca 2018 	str.w	r2, [sl, #24]
  403e2a:	696a      	ldr	r2, [r5, #20]
  403e2c:	f8ca 201c 	str.w	r2, [sl, #28]
  403e30:	3518      	adds	r5, #24
  403e32:	f10a 0220 	add.w	r2, sl, #32
  403e36:	e762      	b.n	403cfe <_realloc_r+0x20e>
  403e38:	204005c8 	.word	0x204005c8

00403e3c <_sbrk_r>:
  403e3c:	b538      	push	{r3, r4, r5, lr}
  403e3e:	4c07      	ldr	r4, [pc, #28]	; (403e5c <_sbrk_r+0x20>)
  403e40:	2300      	movs	r3, #0
  403e42:	4605      	mov	r5, r0
  403e44:	4608      	mov	r0, r1
  403e46:	6023      	str	r3, [r4, #0]
  403e48:	f7fd f94e 	bl	4010e8 <_sbrk>
  403e4c:	1c43      	adds	r3, r0, #1
  403e4e:	d000      	beq.n	403e52 <_sbrk_r+0x16>
  403e50:	bd38      	pop	{r3, r4, r5, pc}
  403e52:	6823      	ldr	r3, [r4, #0]
  403e54:	2b00      	cmp	r3, #0
  403e56:	d0fb      	beq.n	403e50 <_sbrk_r+0x14>
  403e58:	602b      	str	r3, [r5, #0]
  403e5a:	bd38      	pop	{r3, r4, r5, pc}
  403e5c:	2043b4e4 	.word	0x2043b4e4

00403e60 <__sread>:
  403e60:	b510      	push	{r4, lr}
  403e62:	460c      	mov	r4, r1
  403e64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403e68:	f000 f9f6 	bl	404258 <_read_r>
  403e6c:	2800      	cmp	r0, #0
  403e6e:	db03      	blt.n	403e78 <__sread+0x18>
  403e70:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403e72:	4403      	add	r3, r0
  403e74:	6523      	str	r3, [r4, #80]	; 0x50
  403e76:	bd10      	pop	{r4, pc}
  403e78:	89a3      	ldrh	r3, [r4, #12]
  403e7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403e7e:	81a3      	strh	r3, [r4, #12]
  403e80:	bd10      	pop	{r4, pc}
  403e82:	bf00      	nop

00403e84 <__swrite>:
  403e84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403e88:	4616      	mov	r6, r2
  403e8a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403e8e:	461f      	mov	r7, r3
  403e90:	05d3      	lsls	r3, r2, #23
  403e92:	460c      	mov	r4, r1
  403e94:	4605      	mov	r5, r0
  403e96:	d507      	bpl.n	403ea8 <__swrite+0x24>
  403e98:	2200      	movs	r2, #0
  403e9a:	2302      	movs	r3, #2
  403e9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403ea0:	f000 f9c4 	bl	40422c <_lseek_r>
  403ea4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403ea8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403eac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403eb0:	81a2      	strh	r2, [r4, #12]
  403eb2:	463b      	mov	r3, r7
  403eb4:	4632      	mov	r2, r6
  403eb6:	4628      	mov	r0, r5
  403eb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403ebc:	f000 b8a4 	b.w	404008 <_write_r>

00403ec0 <__sseek>:
  403ec0:	b510      	push	{r4, lr}
  403ec2:	460c      	mov	r4, r1
  403ec4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403ec8:	f000 f9b0 	bl	40422c <_lseek_r>
  403ecc:	89a3      	ldrh	r3, [r4, #12]
  403ece:	1c42      	adds	r2, r0, #1
  403ed0:	bf0e      	itee	eq
  403ed2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403ed6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403eda:	6520      	strne	r0, [r4, #80]	; 0x50
  403edc:	81a3      	strh	r3, [r4, #12]
  403ede:	bd10      	pop	{r4, pc}

00403ee0 <__sclose>:
  403ee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403ee4:	f000 b908 	b.w	4040f8 <_close_r>

00403ee8 <__swbuf_r>:
  403ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403eea:	460d      	mov	r5, r1
  403eec:	4614      	mov	r4, r2
  403eee:	4606      	mov	r6, r0
  403ef0:	b110      	cbz	r0, 403ef8 <__swbuf_r+0x10>
  403ef2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403ef4:	2b00      	cmp	r3, #0
  403ef6:	d04b      	beq.n	403f90 <__swbuf_r+0xa8>
  403ef8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403efc:	69a3      	ldr	r3, [r4, #24]
  403efe:	60a3      	str	r3, [r4, #8]
  403f00:	b291      	uxth	r1, r2
  403f02:	0708      	lsls	r0, r1, #28
  403f04:	d539      	bpl.n	403f7a <__swbuf_r+0x92>
  403f06:	6923      	ldr	r3, [r4, #16]
  403f08:	2b00      	cmp	r3, #0
  403f0a:	d036      	beq.n	403f7a <__swbuf_r+0x92>
  403f0c:	b2ed      	uxtb	r5, r5
  403f0e:	0489      	lsls	r1, r1, #18
  403f10:	462f      	mov	r7, r5
  403f12:	d515      	bpl.n	403f40 <__swbuf_r+0x58>
  403f14:	6822      	ldr	r2, [r4, #0]
  403f16:	6961      	ldr	r1, [r4, #20]
  403f18:	1ad3      	subs	r3, r2, r3
  403f1a:	428b      	cmp	r3, r1
  403f1c:	da1c      	bge.n	403f58 <__swbuf_r+0x70>
  403f1e:	3301      	adds	r3, #1
  403f20:	68a1      	ldr	r1, [r4, #8]
  403f22:	1c50      	adds	r0, r2, #1
  403f24:	3901      	subs	r1, #1
  403f26:	60a1      	str	r1, [r4, #8]
  403f28:	6020      	str	r0, [r4, #0]
  403f2a:	7015      	strb	r5, [r2, #0]
  403f2c:	6962      	ldr	r2, [r4, #20]
  403f2e:	429a      	cmp	r2, r3
  403f30:	d01a      	beq.n	403f68 <__swbuf_r+0x80>
  403f32:	89a3      	ldrh	r3, [r4, #12]
  403f34:	07db      	lsls	r3, r3, #31
  403f36:	d501      	bpl.n	403f3c <__swbuf_r+0x54>
  403f38:	2d0a      	cmp	r5, #10
  403f3a:	d015      	beq.n	403f68 <__swbuf_r+0x80>
  403f3c:	4638      	mov	r0, r7
  403f3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403f40:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403f42:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403f46:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403f4a:	81a2      	strh	r2, [r4, #12]
  403f4c:	6822      	ldr	r2, [r4, #0]
  403f4e:	6661      	str	r1, [r4, #100]	; 0x64
  403f50:	6961      	ldr	r1, [r4, #20]
  403f52:	1ad3      	subs	r3, r2, r3
  403f54:	428b      	cmp	r3, r1
  403f56:	dbe2      	blt.n	403f1e <__swbuf_r+0x36>
  403f58:	4621      	mov	r1, r4
  403f5a:	4630      	mov	r0, r6
  403f5c:	f7fe fda6 	bl	402aac <_fflush_r>
  403f60:	b940      	cbnz	r0, 403f74 <__swbuf_r+0x8c>
  403f62:	6822      	ldr	r2, [r4, #0]
  403f64:	2301      	movs	r3, #1
  403f66:	e7db      	b.n	403f20 <__swbuf_r+0x38>
  403f68:	4621      	mov	r1, r4
  403f6a:	4630      	mov	r0, r6
  403f6c:	f7fe fd9e 	bl	402aac <_fflush_r>
  403f70:	2800      	cmp	r0, #0
  403f72:	d0e3      	beq.n	403f3c <__swbuf_r+0x54>
  403f74:	f04f 37ff 	mov.w	r7, #4294967295
  403f78:	e7e0      	b.n	403f3c <__swbuf_r+0x54>
  403f7a:	4621      	mov	r1, r4
  403f7c:	4630      	mov	r0, r6
  403f7e:	f7fe fc81 	bl	402884 <__swsetup_r>
  403f82:	2800      	cmp	r0, #0
  403f84:	d1f6      	bne.n	403f74 <__swbuf_r+0x8c>
  403f86:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403f8a:	6923      	ldr	r3, [r4, #16]
  403f8c:	b291      	uxth	r1, r2
  403f8e:	e7bd      	b.n	403f0c <__swbuf_r+0x24>
  403f90:	f7fe fde4 	bl	402b5c <__sinit>
  403f94:	e7b0      	b.n	403ef8 <__swbuf_r+0x10>
  403f96:	bf00      	nop

00403f98 <_wcrtomb_r>:
  403f98:	b5f0      	push	{r4, r5, r6, r7, lr}
  403f9a:	4606      	mov	r6, r0
  403f9c:	b085      	sub	sp, #20
  403f9e:	461f      	mov	r7, r3
  403fa0:	b189      	cbz	r1, 403fc6 <_wcrtomb_r+0x2e>
  403fa2:	4c10      	ldr	r4, [pc, #64]	; (403fe4 <_wcrtomb_r+0x4c>)
  403fa4:	4d10      	ldr	r5, [pc, #64]	; (403fe8 <_wcrtomb_r+0x50>)
  403fa6:	6824      	ldr	r4, [r4, #0]
  403fa8:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403faa:	2c00      	cmp	r4, #0
  403fac:	bf08      	it	eq
  403fae:	462c      	moveq	r4, r5
  403fb0:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403fb4:	47a0      	blx	r4
  403fb6:	1c43      	adds	r3, r0, #1
  403fb8:	d103      	bne.n	403fc2 <_wcrtomb_r+0x2a>
  403fba:	2200      	movs	r2, #0
  403fbc:	238a      	movs	r3, #138	; 0x8a
  403fbe:	603a      	str	r2, [r7, #0]
  403fc0:	6033      	str	r3, [r6, #0]
  403fc2:	b005      	add	sp, #20
  403fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403fc6:	460c      	mov	r4, r1
  403fc8:	4906      	ldr	r1, [pc, #24]	; (403fe4 <_wcrtomb_r+0x4c>)
  403fca:	4a07      	ldr	r2, [pc, #28]	; (403fe8 <_wcrtomb_r+0x50>)
  403fcc:	6809      	ldr	r1, [r1, #0]
  403fce:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403fd0:	2900      	cmp	r1, #0
  403fd2:	bf08      	it	eq
  403fd4:	4611      	moveq	r1, r2
  403fd6:	4622      	mov	r2, r4
  403fd8:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403fdc:	a901      	add	r1, sp, #4
  403fde:	47a0      	blx	r4
  403fe0:	e7e9      	b.n	403fb6 <_wcrtomb_r+0x1e>
  403fe2:	bf00      	nop
  403fe4:	20400028 	.word	0x20400028
  403fe8:	2040045c 	.word	0x2040045c

00403fec <__ascii_wctomb>:
  403fec:	b121      	cbz	r1, 403ff8 <__ascii_wctomb+0xc>
  403fee:	2aff      	cmp	r2, #255	; 0xff
  403ff0:	d804      	bhi.n	403ffc <__ascii_wctomb+0x10>
  403ff2:	700a      	strb	r2, [r1, #0]
  403ff4:	2001      	movs	r0, #1
  403ff6:	4770      	bx	lr
  403ff8:	4608      	mov	r0, r1
  403ffa:	4770      	bx	lr
  403ffc:	238a      	movs	r3, #138	; 0x8a
  403ffe:	6003      	str	r3, [r0, #0]
  404000:	f04f 30ff 	mov.w	r0, #4294967295
  404004:	4770      	bx	lr
  404006:	bf00      	nop

00404008 <_write_r>:
  404008:	b570      	push	{r4, r5, r6, lr}
  40400a:	460d      	mov	r5, r1
  40400c:	4c08      	ldr	r4, [pc, #32]	; (404030 <_write_r+0x28>)
  40400e:	4611      	mov	r1, r2
  404010:	4606      	mov	r6, r0
  404012:	461a      	mov	r2, r3
  404014:	4628      	mov	r0, r5
  404016:	2300      	movs	r3, #0
  404018:	6023      	str	r3, [r4, #0]
  40401a:	f7fc f953 	bl	4002c4 <_write>
  40401e:	1c43      	adds	r3, r0, #1
  404020:	d000      	beq.n	404024 <_write_r+0x1c>
  404022:	bd70      	pop	{r4, r5, r6, pc}
  404024:	6823      	ldr	r3, [r4, #0]
  404026:	2b00      	cmp	r3, #0
  404028:	d0fb      	beq.n	404022 <_write_r+0x1a>
  40402a:	6033      	str	r3, [r6, #0]
  40402c:	bd70      	pop	{r4, r5, r6, pc}
  40402e:	bf00      	nop
  404030:	2043b4e4 	.word	0x2043b4e4

00404034 <__register_exitproc>:
  404034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404038:	4d2c      	ldr	r5, [pc, #176]	; (4040ec <__register_exitproc+0xb8>)
  40403a:	4606      	mov	r6, r0
  40403c:	6828      	ldr	r0, [r5, #0]
  40403e:	4698      	mov	r8, r3
  404040:	460f      	mov	r7, r1
  404042:	4691      	mov	r9, r2
  404044:	f7ff f94e 	bl	4032e4 <__retarget_lock_acquire_recursive>
  404048:	4b29      	ldr	r3, [pc, #164]	; (4040f0 <__register_exitproc+0xbc>)
  40404a:	681c      	ldr	r4, [r3, #0]
  40404c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  404050:	2b00      	cmp	r3, #0
  404052:	d03e      	beq.n	4040d2 <__register_exitproc+0x9e>
  404054:	685a      	ldr	r2, [r3, #4]
  404056:	2a1f      	cmp	r2, #31
  404058:	dc1c      	bgt.n	404094 <__register_exitproc+0x60>
  40405a:	f102 0e01 	add.w	lr, r2, #1
  40405e:	b176      	cbz	r6, 40407e <__register_exitproc+0x4a>
  404060:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  404064:	2401      	movs	r4, #1
  404066:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40406a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40406e:	4094      	lsls	r4, r2
  404070:	4320      	orrs	r0, r4
  404072:	2e02      	cmp	r6, #2
  404074:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  404078:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40407c:	d023      	beq.n	4040c6 <__register_exitproc+0x92>
  40407e:	3202      	adds	r2, #2
  404080:	f8c3 e004 	str.w	lr, [r3, #4]
  404084:	6828      	ldr	r0, [r5, #0]
  404086:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40408a:	f7ff f92d 	bl	4032e8 <__retarget_lock_release_recursive>
  40408e:	2000      	movs	r0, #0
  404090:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404094:	4b17      	ldr	r3, [pc, #92]	; (4040f4 <__register_exitproc+0xc0>)
  404096:	b30b      	cbz	r3, 4040dc <__register_exitproc+0xa8>
  404098:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40409c:	f3af 8000 	nop.w
  4040a0:	4603      	mov	r3, r0
  4040a2:	b1d8      	cbz	r0, 4040dc <__register_exitproc+0xa8>
  4040a4:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4040a8:	6002      	str	r2, [r0, #0]
  4040aa:	2100      	movs	r1, #0
  4040ac:	6041      	str	r1, [r0, #4]
  4040ae:	460a      	mov	r2, r1
  4040b0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4040b4:	f04f 0e01 	mov.w	lr, #1
  4040b8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4040bc:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4040c0:	2e00      	cmp	r6, #0
  4040c2:	d0dc      	beq.n	40407e <__register_exitproc+0x4a>
  4040c4:	e7cc      	b.n	404060 <__register_exitproc+0x2c>
  4040c6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4040ca:	430c      	orrs	r4, r1
  4040cc:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4040d0:	e7d5      	b.n	40407e <__register_exitproc+0x4a>
  4040d2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4040d6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4040da:	e7bb      	b.n	404054 <__register_exitproc+0x20>
  4040dc:	6828      	ldr	r0, [r5, #0]
  4040de:	f7ff f903 	bl	4032e8 <__retarget_lock_release_recursive>
  4040e2:	f04f 30ff 	mov.w	r0, #4294967295
  4040e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4040ea:	bf00      	nop
  4040ec:	20400458 	.word	0x20400458
  4040f0:	0040462c 	.word	0x0040462c
  4040f4:	00000000 	.word	0x00000000

004040f8 <_close_r>:
  4040f8:	b538      	push	{r3, r4, r5, lr}
  4040fa:	4c07      	ldr	r4, [pc, #28]	; (404118 <_close_r+0x20>)
  4040fc:	2300      	movs	r3, #0
  4040fe:	4605      	mov	r5, r0
  404100:	4608      	mov	r0, r1
  404102:	6023      	str	r3, [r4, #0]
  404104:	f7fd f80c 	bl	401120 <_close>
  404108:	1c43      	adds	r3, r0, #1
  40410a:	d000      	beq.n	40410e <_close_r+0x16>
  40410c:	bd38      	pop	{r3, r4, r5, pc}
  40410e:	6823      	ldr	r3, [r4, #0]
  404110:	2b00      	cmp	r3, #0
  404112:	d0fb      	beq.n	40410c <_close_r+0x14>
  404114:	602b      	str	r3, [r5, #0]
  404116:	bd38      	pop	{r3, r4, r5, pc}
  404118:	2043b4e4 	.word	0x2043b4e4

0040411c <_fclose_r>:
  40411c:	b570      	push	{r4, r5, r6, lr}
  40411e:	b159      	cbz	r1, 404138 <_fclose_r+0x1c>
  404120:	4605      	mov	r5, r0
  404122:	460c      	mov	r4, r1
  404124:	b110      	cbz	r0, 40412c <_fclose_r+0x10>
  404126:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404128:	2b00      	cmp	r3, #0
  40412a:	d03c      	beq.n	4041a6 <_fclose_r+0x8a>
  40412c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40412e:	07d8      	lsls	r0, r3, #31
  404130:	d505      	bpl.n	40413e <_fclose_r+0x22>
  404132:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404136:	b92b      	cbnz	r3, 404144 <_fclose_r+0x28>
  404138:	2600      	movs	r6, #0
  40413a:	4630      	mov	r0, r6
  40413c:	bd70      	pop	{r4, r5, r6, pc}
  40413e:	89a3      	ldrh	r3, [r4, #12]
  404140:	0599      	lsls	r1, r3, #22
  404142:	d53c      	bpl.n	4041be <_fclose_r+0xa2>
  404144:	4621      	mov	r1, r4
  404146:	4628      	mov	r0, r5
  404148:	f7fe fc10 	bl	40296c <__sflush_r>
  40414c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40414e:	4606      	mov	r6, r0
  404150:	b133      	cbz	r3, 404160 <_fclose_r+0x44>
  404152:	69e1      	ldr	r1, [r4, #28]
  404154:	4628      	mov	r0, r5
  404156:	4798      	blx	r3
  404158:	2800      	cmp	r0, #0
  40415a:	bfb8      	it	lt
  40415c:	f04f 36ff 	movlt.w	r6, #4294967295
  404160:	89a3      	ldrh	r3, [r4, #12]
  404162:	061a      	lsls	r2, r3, #24
  404164:	d422      	bmi.n	4041ac <_fclose_r+0x90>
  404166:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404168:	b141      	cbz	r1, 40417c <_fclose_r+0x60>
  40416a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40416e:	4299      	cmp	r1, r3
  404170:	d002      	beq.n	404178 <_fclose_r+0x5c>
  404172:	4628      	mov	r0, r5
  404174:	f7fe fe18 	bl	402da8 <_free_r>
  404178:	2300      	movs	r3, #0
  40417a:	6323      	str	r3, [r4, #48]	; 0x30
  40417c:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40417e:	b121      	cbz	r1, 40418a <_fclose_r+0x6e>
  404180:	4628      	mov	r0, r5
  404182:	f7fe fe11 	bl	402da8 <_free_r>
  404186:	2300      	movs	r3, #0
  404188:	6463      	str	r3, [r4, #68]	; 0x44
  40418a:	f7fe fd13 	bl	402bb4 <__sfp_lock_acquire>
  40418e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404190:	2200      	movs	r2, #0
  404192:	07db      	lsls	r3, r3, #31
  404194:	81a2      	strh	r2, [r4, #12]
  404196:	d50e      	bpl.n	4041b6 <_fclose_r+0x9a>
  404198:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40419a:	f7ff f8a1 	bl	4032e0 <__retarget_lock_close_recursive>
  40419e:	f7fe fd0f 	bl	402bc0 <__sfp_lock_release>
  4041a2:	4630      	mov	r0, r6
  4041a4:	bd70      	pop	{r4, r5, r6, pc}
  4041a6:	f7fe fcd9 	bl	402b5c <__sinit>
  4041aa:	e7bf      	b.n	40412c <_fclose_r+0x10>
  4041ac:	6921      	ldr	r1, [r4, #16]
  4041ae:	4628      	mov	r0, r5
  4041b0:	f7fe fdfa 	bl	402da8 <_free_r>
  4041b4:	e7d7      	b.n	404166 <_fclose_r+0x4a>
  4041b6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4041b8:	f7ff f896 	bl	4032e8 <__retarget_lock_release_recursive>
  4041bc:	e7ec      	b.n	404198 <_fclose_r+0x7c>
  4041be:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4041c0:	f7ff f890 	bl	4032e4 <__retarget_lock_acquire_recursive>
  4041c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4041c8:	2b00      	cmp	r3, #0
  4041ca:	d1bb      	bne.n	404144 <_fclose_r+0x28>
  4041cc:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4041ce:	f016 0601 	ands.w	r6, r6, #1
  4041d2:	d1b1      	bne.n	404138 <_fclose_r+0x1c>
  4041d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4041d6:	f7ff f887 	bl	4032e8 <__retarget_lock_release_recursive>
  4041da:	4630      	mov	r0, r6
  4041dc:	bd70      	pop	{r4, r5, r6, pc}
  4041de:	bf00      	nop

004041e0 <_fstat_r>:
  4041e0:	b538      	push	{r3, r4, r5, lr}
  4041e2:	460b      	mov	r3, r1
  4041e4:	4c07      	ldr	r4, [pc, #28]	; (404204 <_fstat_r+0x24>)
  4041e6:	4605      	mov	r5, r0
  4041e8:	4611      	mov	r1, r2
  4041ea:	4618      	mov	r0, r3
  4041ec:	2300      	movs	r3, #0
  4041ee:	6023      	str	r3, [r4, #0]
  4041f0:	f7fc ff99 	bl	401126 <_fstat>
  4041f4:	1c43      	adds	r3, r0, #1
  4041f6:	d000      	beq.n	4041fa <_fstat_r+0x1a>
  4041f8:	bd38      	pop	{r3, r4, r5, pc}
  4041fa:	6823      	ldr	r3, [r4, #0]
  4041fc:	2b00      	cmp	r3, #0
  4041fe:	d0fb      	beq.n	4041f8 <_fstat_r+0x18>
  404200:	602b      	str	r3, [r5, #0]
  404202:	bd38      	pop	{r3, r4, r5, pc}
  404204:	2043b4e4 	.word	0x2043b4e4

00404208 <_isatty_r>:
  404208:	b538      	push	{r3, r4, r5, lr}
  40420a:	4c07      	ldr	r4, [pc, #28]	; (404228 <_isatty_r+0x20>)
  40420c:	2300      	movs	r3, #0
  40420e:	4605      	mov	r5, r0
  404210:	4608      	mov	r0, r1
  404212:	6023      	str	r3, [r4, #0]
  404214:	f7fc ff8c 	bl	401130 <_isatty>
  404218:	1c43      	adds	r3, r0, #1
  40421a:	d000      	beq.n	40421e <_isatty_r+0x16>
  40421c:	bd38      	pop	{r3, r4, r5, pc}
  40421e:	6823      	ldr	r3, [r4, #0]
  404220:	2b00      	cmp	r3, #0
  404222:	d0fb      	beq.n	40421c <_isatty_r+0x14>
  404224:	602b      	str	r3, [r5, #0]
  404226:	bd38      	pop	{r3, r4, r5, pc}
  404228:	2043b4e4 	.word	0x2043b4e4

0040422c <_lseek_r>:
  40422c:	b570      	push	{r4, r5, r6, lr}
  40422e:	460d      	mov	r5, r1
  404230:	4c08      	ldr	r4, [pc, #32]	; (404254 <_lseek_r+0x28>)
  404232:	4611      	mov	r1, r2
  404234:	4606      	mov	r6, r0
  404236:	461a      	mov	r2, r3
  404238:	4628      	mov	r0, r5
  40423a:	2300      	movs	r3, #0
  40423c:	6023      	str	r3, [r4, #0]
  40423e:	f7fc ff79 	bl	401134 <_lseek>
  404242:	1c43      	adds	r3, r0, #1
  404244:	d000      	beq.n	404248 <_lseek_r+0x1c>
  404246:	bd70      	pop	{r4, r5, r6, pc}
  404248:	6823      	ldr	r3, [r4, #0]
  40424a:	2b00      	cmp	r3, #0
  40424c:	d0fb      	beq.n	404246 <_lseek_r+0x1a>
  40424e:	6033      	str	r3, [r6, #0]
  404250:	bd70      	pop	{r4, r5, r6, pc}
  404252:	bf00      	nop
  404254:	2043b4e4 	.word	0x2043b4e4

00404258 <_read_r>:
  404258:	b570      	push	{r4, r5, r6, lr}
  40425a:	460d      	mov	r5, r1
  40425c:	4c08      	ldr	r4, [pc, #32]	; (404280 <_read_r+0x28>)
  40425e:	4611      	mov	r1, r2
  404260:	4606      	mov	r6, r0
  404262:	461a      	mov	r2, r3
  404264:	4628      	mov	r0, r5
  404266:	2300      	movs	r3, #0
  404268:	6023      	str	r3, [r4, #0]
  40426a:	f7fc f80d 	bl	400288 <_read>
  40426e:	1c43      	adds	r3, r0, #1
  404270:	d000      	beq.n	404274 <_read_r+0x1c>
  404272:	bd70      	pop	{r4, r5, r6, pc}
  404274:	6823      	ldr	r3, [r4, #0]
  404276:	2b00      	cmp	r3, #0
  404278:	d0fb      	beq.n	404272 <_read_r+0x1a>
  40427a:	6033      	str	r3, [r6, #0]
  40427c:	bd70      	pop	{r4, r5, r6, pc}
  40427e:	bf00      	nop
  404280:	2043b4e4 	.word	0x2043b4e4

00404284 <__aeabi_uldivmod>:
  404284:	b953      	cbnz	r3, 40429c <__aeabi_uldivmod+0x18>
  404286:	b94a      	cbnz	r2, 40429c <__aeabi_uldivmod+0x18>
  404288:	2900      	cmp	r1, #0
  40428a:	bf08      	it	eq
  40428c:	2800      	cmpeq	r0, #0
  40428e:	bf1c      	itt	ne
  404290:	f04f 31ff 	movne.w	r1, #4294967295
  404294:	f04f 30ff 	movne.w	r0, #4294967295
  404298:	f000 b97a 	b.w	404590 <__aeabi_idiv0>
  40429c:	f1ad 0c08 	sub.w	ip, sp, #8
  4042a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4042a4:	f000 f806 	bl	4042b4 <__udivmoddi4>
  4042a8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4042ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4042b0:	b004      	add	sp, #16
  4042b2:	4770      	bx	lr

004042b4 <__udivmoddi4>:
  4042b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4042b8:	468c      	mov	ip, r1
  4042ba:	460d      	mov	r5, r1
  4042bc:	4604      	mov	r4, r0
  4042be:	9e08      	ldr	r6, [sp, #32]
  4042c0:	2b00      	cmp	r3, #0
  4042c2:	d151      	bne.n	404368 <__udivmoddi4+0xb4>
  4042c4:	428a      	cmp	r2, r1
  4042c6:	4617      	mov	r7, r2
  4042c8:	d96d      	bls.n	4043a6 <__udivmoddi4+0xf2>
  4042ca:	fab2 fe82 	clz	lr, r2
  4042ce:	f1be 0f00 	cmp.w	lr, #0
  4042d2:	d00b      	beq.n	4042ec <__udivmoddi4+0x38>
  4042d4:	f1ce 0c20 	rsb	ip, lr, #32
  4042d8:	fa01 f50e 	lsl.w	r5, r1, lr
  4042dc:	fa20 fc0c 	lsr.w	ip, r0, ip
  4042e0:	fa02 f70e 	lsl.w	r7, r2, lr
  4042e4:	ea4c 0c05 	orr.w	ip, ip, r5
  4042e8:	fa00 f40e 	lsl.w	r4, r0, lr
  4042ec:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4042f0:	0c25      	lsrs	r5, r4, #16
  4042f2:	fbbc f8fa 	udiv	r8, ip, sl
  4042f6:	fa1f f987 	uxth.w	r9, r7
  4042fa:	fb0a cc18 	mls	ip, sl, r8, ip
  4042fe:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  404302:	fb08 f309 	mul.w	r3, r8, r9
  404306:	42ab      	cmp	r3, r5
  404308:	d90a      	bls.n	404320 <__udivmoddi4+0x6c>
  40430a:	19ed      	adds	r5, r5, r7
  40430c:	f108 32ff 	add.w	r2, r8, #4294967295
  404310:	f080 8123 	bcs.w	40455a <__udivmoddi4+0x2a6>
  404314:	42ab      	cmp	r3, r5
  404316:	f240 8120 	bls.w	40455a <__udivmoddi4+0x2a6>
  40431a:	f1a8 0802 	sub.w	r8, r8, #2
  40431e:	443d      	add	r5, r7
  404320:	1aed      	subs	r5, r5, r3
  404322:	b2a4      	uxth	r4, r4
  404324:	fbb5 f0fa 	udiv	r0, r5, sl
  404328:	fb0a 5510 	mls	r5, sl, r0, r5
  40432c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  404330:	fb00 f909 	mul.w	r9, r0, r9
  404334:	45a1      	cmp	r9, r4
  404336:	d909      	bls.n	40434c <__udivmoddi4+0x98>
  404338:	19e4      	adds	r4, r4, r7
  40433a:	f100 33ff 	add.w	r3, r0, #4294967295
  40433e:	f080 810a 	bcs.w	404556 <__udivmoddi4+0x2a2>
  404342:	45a1      	cmp	r9, r4
  404344:	f240 8107 	bls.w	404556 <__udivmoddi4+0x2a2>
  404348:	3802      	subs	r0, #2
  40434a:	443c      	add	r4, r7
  40434c:	eba4 0409 	sub.w	r4, r4, r9
  404350:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404354:	2100      	movs	r1, #0
  404356:	2e00      	cmp	r6, #0
  404358:	d061      	beq.n	40441e <__udivmoddi4+0x16a>
  40435a:	fa24 f40e 	lsr.w	r4, r4, lr
  40435e:	2300      	movs	r3, #0
  404360:	6034      	str	r4, [r6, #0]
  404362:	6073      	str	r3, [r6, #4]
  404364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404368:	428b      	cmp	r3, r1
  40436a:	d907      	bls.n	40437c <__udivmoddi4+0xc8>
  40436c:	2e00      	cmp	r6, #0
  40436e:	d054      	beq.n	40441a <__udivmoddi4+0x166>
  404370:	2100      	movs	r1, #0
  404372:	e886 0021 	stmia.w	r6, {r0, r5}
  404376:	4608      	mov	r0, r1
  404378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40437c:	fab3 f183 	clz	r1, r3
  404380:	2900      	cmp	r1, #0
  404382:	f040 808e 	bne.w	4044a2 <__udivmoddi4+0x1ee>
  404386:	42ab      	cmp	r3, r5
  404388:	d302      	bcc.n	404390 <__udivmoddi4+0xdc>
  40438a:	4282      	cmp	r2, r0
  40438c:	f200 80fa 	bhi.w	404584 <__udivmoddi4+0x2d0>
  404390:	1a84      	subs	r4, r0, r2
  404392:	eb65 0503 	sbc.w	r5, r5, r3
  404396:	2001      	movs	r0, #1
  404398:	46ac      	mov	ip, r5
  40439a:	2e00      	cmp	r6, #0
  40439c:	d03f      	beq.n	40441e <__udivmoddi4+0x16a>
  40439e:	e886 1010 	stmia.w	r6, {r4, ip}
  4043a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4043a6:	b912      	cbnz	r2, 4043ae <__udivmoddi4+0xfa>
  4043a8:	2701      	movs	r7, #1
  4043aa:	fbb7 f7f2 	udiv	r7, r7, r2
  4043ae:	fab7 fe87 	clz	lr, r7
  4043b2:	f1be 0f00 	cmp.w	lr, #0
  4043b6:	d134      	bne.n	404422 <__udivmoddi4+0x16e>
  4043b8:	1beb      	subs	r3, r5, r7
  4043ba:	0c3a      	lsrs	r2, r7, #16
  4043bc:	fa1f fc87 	uxth.w	ip, r7
  4043c0:	2101      	movs	r1, #1
  4043c2:	fbb3 f8f2 	udiv	r8, r3, r2
  4043c6:	0c25      	lsrs	r5, r4, #16
  4043c8:	fb02 3318 	mls	r3, r2, r8, r3
  4043cc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4043d0:	fb0c f308 	mul.w	r3, ip, r8
  4043d4:	42ab      	cmp	r3, r5
  4043d6:	d907      	bls.n	4043e8 <__udivmoddi4+0x134>
  4043d8:	19ed      	adds	r5, r5, r7
  4043da:	f108 30ff 	add.w	r0, r8, #4294967295
  4043de:	d202      	bcs.n	4043e6 <__udivmoddi4+0x132>
  4043e0:	42ab      	cmp	r3, r5
  4043e2:	f200 80d1 	bhi.w	404588 <__udivmoddi4+0x2d4>
  4043e6:	4680      	mov	r8, r0
  4043e8:	1aed      	subs	r5, r5, r3
  4043ea:	b2a3      	uxth	r3, r4
  4043ec:	fbb5 f0f2 	udiv	r0, r5, r2
  4043f0:	fb02 5510 	mls	r5, r2, r0, r5
  4043f4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4043f8:	fb0c fc00 	mul.w	ip, ip, r0
  4043fc:	45a4      	cmp	ip, r4
  4043fe:	d907      	bls.n	404410 <__udivmoddi4+0x15c>
  404400:	19e4      	adds	r4, r4, r7
  404402:	f100 33ff 	add.w	r3, r0, #4294967295
  404406:	d202      	bcs.n	40440e <__udivmoddi4+0x15a>
  404408:	45a4      	cmp	ip, r4
  40440a:	f200 80b8 	bhi.w	40457e <__udivmoddi4+0x2ca>
  40440e:	4618      	mov	r0, r3
  404410:	eba4 040c 	sub.w	r4, r4, ip
  404414:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404418:	e79d      	b.n	404356 <__udivmoddi4+0xa2>
  40441a:	4631      	mov	r1, r6
  40441c:	4630      	mov	r0, r6
  40441e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404422:	f1ce 0420 	rsb	r4, lr, #32
  404426:	fa05 f30e 	lsl.w	r3, r5, lr
  40442a:	fa07 f70e 	lsl.w	r7, r7, lr
  40442e:	fa20 f804 	lsr.w	r8, r0, r4
  404432:	0c3a      	lsrs	r2, r7, #16
  404434:	fa25 f404 	lsr.w	r4, r5, r4
  404438:	ea48 0803 	orr.w	r8, r8, r3
  40443c:	fbb4 f1f2 	udiv	r1, r4, r2
  404440:	ea4f 4518 	mov.w	r5, r8, lsr #16
  404444:	fb02 4411 	mls	r4, r2, r1, r4
  404448:	fa1f fc87 	uxth.w	ip, r7
  40444c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  404450:	fb01 f30c 	mul.w	r3, r1, ip
  404454:	42ab      	cmp	r3, r5
  404456:	fa00 f40e 	lsl.w	r4, r0, lr
  40445a:	d909      	bls.n	404470 <__udivmoddi4+0x1bc>
  40445c:	19ed      	adds	r5, r5, r7
  40445e:	f101 30ff 	add.w	r0, r1, #4294967295
  404462:	f080 808a 	bcs.w	40457a <__udivmoddi4+0x2c6>
  404466:	42ab      	cmp	r3, r5
  404468:	f240 8087 	bls.w	40457a <__udivmoddi4+0x2c6>
  40446c:	3902      	subs	r1, #2
  40446e:	443d      	add	r5, r7
  404470:	1aeb      	subs	r3, r5, r3
  404472:	fa1f f588 	uxth.w	r5, r8
  404476:	fbb3 f0f2 	udiv	r0, r3, r2
  40447a:	fb02 3310 	mls	r3, r2, r0, r3
  40447e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404482:	fb00 f30c 	mul.w	r3, r0, ip
  404486:	42ab      	cmp	r3, r5
  404488:	d907      	bls.n	40449a <__udivmoddi4+0x1e6>
  40448a:	19ed      	adds	r5, r5, r7
  40448c:	f100 38ff 	add.w	r8, r0, #4294967295
  404490:	d26f      	bcs.n	404572 <__udivmoddi4+0x2be>
  404492:	42ab      	cmp	r3, r5
  404494:	d96d      	bls.n	404572 <__udivmoddi4+0x2be>
  404496:	3802      	subs	r0, #2
  404498:	443d      	add	r5, r7
  40449a:	1aeb      	subs	r3, r5, r3
  40449c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4044a0:	e78f      	b.n	4043c2 <__udivmoddi4+0x10e>
  4044a2:	f1c1 0720 	rsb	r7, r1, #32
  4044a6:	fa22 f807 	lsr.w	r8, r2, r7
  4044aa:	408b      	lsls	r3, r1
  4044ac:	fa05 f401 	lsl.w	r4, r5, r1
  4044b0:	ea48 0303 	orr.w	r3, r8, r3
  4044b4:	fa20 fe07 	lsr.w	lr, r0, r7
  4044b8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4044bc:	40fd      	lsrs	r5, r7
  4044be:	ea4e 0e04 	orr.w	lr, lr, r4
  4044c2:	fbb5 f9fc 	udiv	r9, r5, ip
  4044c6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4044ca:	fb0c 5519 	mls	r5, ip, r9, r5
  4044ce:	fa1f f883 	uxth.w	r8, r3
  4044d2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4044d6:	fb09 f408 	mul.w	r4, r9, r8
  4044da:	42ac      	cmp	r4, r5
  4044dc:	fa02 f201 	lsl.w	r2, r2, r1
  4044e0:	fa00 fa01 	lsl.w	sl, r0, r1
  4044e4:	d908      	bls.n	4044f8 <__udivmoddi4+0x244>
  4044e6:	18ed      	adds	r5, r5, r3
  4044e8:	f109 30ff 	add.w	r0, r9, #4294967295
  4044ec:	d243      	bcs.n	404576 <__udivmoddi4+0x2c2>
  4044ee:	42ac      	cmp	r4, r5
  4044f0:	d941      	bls.n	404576 <__udivmoddi4+0x2c2>
  4044f2:	f1a9 0902 	sub.w	r9, r9, #2
  4044f6:	441d      	add	r5, r3
  4044f8:	1b2d      	subs	r5, r5, r4
  4044fa:	fa1f fe8e 	uxth.w	lr, lr
  4044fe:	fbb5 f0fc 	udiv	r0, r5, ip
  404502:	fb0c 5510 	mls	r5, ip, r0, r5
  404506:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40450a:	fb00 f808 	mul.w	r8, r0, r8
  40450e:	45a0      	cmp	r8, r4
  404510:	d907      	bls.n	404522 <__udivmoddi4+0x26e>
  404512:	18e4      	adds	r4, r4, r3
  404514:	f100 35ff 	add.w	r5, r0, #4294967295
  404518:	d229      	bcs.n	40456e <__udivmoddi4+0x2ba>
  40451a:	45a0      	cmp	r8, r4
  40451c:	d927      	bls.n	40456e <__udivmoddi4+0x2ba>
  40451e:	3802      	subs	r0, #2
  404520:	441c      	add	r4, r3
  404522:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  404526:	eba4 0408 	sub.w	r4, r4, r8
  40452a:	fba0 8902 	umull	r8, r9, r0, r2
  40452e:	454c      	cmp	r4, r9
  404530:	46c6      	mov	lr, r8
  404532:	464d      	mov	r5, r9
  404534:	d315      	bcc.n	404562 <__udivmoddi4+0x2ae>
  404536:	d012      	beq.n	40455e <__udivmoddi4+0x2aa>
  404538:	b156      	cbz	r6, 404550 <__udivmoddi4+0x29c>
  40453a:	ebba 030e 	subs.w	r3, sl, lr
  40453e:	eb64 0405 	sbc.w	r4, r4, r5
  404542:	fa04 f707 	lsl.w	r7, r4, r7
  404546:	40cb      	lsrs	r3, r1
  404548:	431f      	orrs	r7, r3
  40454a:	40cc      	lsrs	r4, r1
  40454c:	6037      	str	r7, [r6, #0]
  40454e:	6074      	str	r4, [r6, #4]
  404550:	2100      	movs	r1, #0
  404552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404556:	4618      	mov	r0, r3
  404558:	e6f8      	b.n	40434c <__udivmoddi4+0x98>
  40455a:	4690      	mov	r8, r2
  40455c:	e6e0      	b.n	404320 <__udivmoddi4+0x6c>
  40455e:	45c2      	cmp	sl, r8
  404560:	d2ea      	bcs.n	404538 <__udivmoddi4+0x284>
  404562:	ebb8 0e02 	subs.w	lr, r8, r2
  404566:	eb69 0503 	sbc.w	r5, r9, r3
  40456a:	3801      	subs	r0, #1
  40456c:	e7e4      	b.n	404538 <__udivmoddi4+0x284>
  40456e:	4628      	mov	r0, r5
  404570:	e7d7      	b.n	404522 <__udivmoddi4+0x26e>
  404572:	4640      	mov	r0, r8
  404574:	e791      	b.n	40449a <__udivmoddi4+0x1e6>
  404576:	4681      	mov	r9, r0
  404578:	e7be      	b.n	4044f8 <__udivmoddi4+0x244>
  40457a:	4601      	mov	r1, r0
  40457c:	e778      	b.n	404470 <__udivmoddi4+0x1bc>
  40457e:	3802      	subs	r0, #2
  404580:	443c      	add	r4, r7
  404582:	e745      	b.n	404410 <__udivmoddi4+0x15c>
  404584:	4608      	mov	r0, r1
  404586:	e708      	b.n	40439a <__udivmoddi4+0xe6>
  404588:	f1a8 0802 	sub.w	r8, r8, #2
  40458c:	443d      	add	r5, r7
  40458e:	e72b      	b.n	4043e8 <__udivmoddi4+0x134>

00404590 <__aeabi_idiv0>:
  404590:	4770      	bx	lr
  404592:	bf00      	nop
  404594:	616b616b 	.word	0x616b616b
  404598:	0a20616b 	.word	0x0a20616b
  40459c:	00000000 	.word	0x00000000
  4045a0:	00005441 	.word	0x00005441
  4045a4:	522b5441 	.word	0x522b5441
  4045a8:	54455345 	.word	0x54455345
  4045ac:	00000000 	.word	0x00000000
  4045b0:	4e2b5441 	.word	0x4e2b5441
  4045b4:	53454d41 	.word	0x53454d41
  4045b8:	65767265 	.word	0x65767265
  4045bc:	00000072 	.word	0x00000072
  4045c0:	522b5441 	.word	0x522b5441
  4045c4:	30454c4f 	.word	0x30454c4f
  4045c8:	00000000 	.word	0x00000000
  4045cc:	30316d68 	.word	0x30316d68
  4045d0:	7265735f 	.word	0x7265735f
  4045d4:	5f726576 	.word	0x5f726576
  4045d8:	74696e69 	.word	0x74696e69
  4045dc:	00000000 	.word	0x00000000
  4045e0:	63696e49 	.word	0x63696e49
  4045e4:	696c6169 	.word	0x696c6169
  4045e8:	646e617a 	.word	0x646e617a
  4045ec:	2e2e2e6f 	.word	0x2e2e2e6f
  4045f0:	00000a0d 	.word	0x00000a0d
  4045f4:	666e6f43 	.word	0x666e6f43
  4045f8:	48206769 	.word	0x48206769
  4045fc:	20353043 	.word	0x20353043
  404600:	76726553 	.word	0x76726553
  404604:	2e2e7265 	.word	0x2e2e7265
  404608:	000a0d2e 	.word	0x000a0d2e
  40460c:	6f666562 	.word	0x6f666562
  404610:	00006572 	.word	0x00006572
  404614:	756c6f56 	.word	0x756c6f56
  404618:	0000656d 	.word	0x0000656d
  40461c:	69727453 	.word	0x69727453
  404620:	0000676e 	.word	0x0000676e
  404624:	0000005b 	.word	0x0000005b
  404628:	0000205d 	.word	0x0000205d

0040462c <_global_impure_ptr>:
  40462c:	20400030 33323130 37363534 42413938     0.@ 0123456789AB
  40463c:	46454443 00000000 33323130 37363534     CDEF....01234567
  40464c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40465c:	0000296c                                l)..

00404660 <blanks.7217>:
  404660:	20202020 20202020 20202020 20202020                     

00404670 <zeroes.7218>:
  404670:	30303030 30303030 30303030 30303030     0000000000000000
  404680:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00404690 <_ctype_>:
  404690:	20202000 20202020 28282020 20282828     .         ((((( 
  4046a0:	20202020 20202020 20202020 20202020                     
  4046b0:	10108820 10101010 10101010 10101010      ...............
  4046c0:	04040410 04040404 10040404 10101010     ................
  4046d0:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4046e0:	01010101 01010101 01010101 10101010     ................
  4046f0:	42421010 42424242 02020202 02020202     ..BBBBBB........
  404700:	02020202 02020202 02020202 10101010     ................
  404710:	00000020 00000000 00000000 00000000      ...............
	...

00404794 <_init>:
  404794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404796:	bf00      	nop
  404798:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40479a:	bc08      	pop	{r3}
  40479c:	469e      	mov	lr, r3
  40479e:	4770      	bx	lr

004047a0 <__init_array_start>:
  4047a0:	0040294d 	.word	0x0040294d

004047a4 <__frame_dummy_init_array_entry>:
  4047a4:	00400165                                e.@.

004047a8 <_fini>:
  4047a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4047aa:	bf00      	nop
  4047ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4047ae:	bc08      	pop	{r3}
  4047b0:	469e      	mov	lr, r3
  4047b2:	4770      	bx	lr

004047b4 <__fini_array_start>:
  4047b4:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <buffer>:
20400010:	0a74 2040 0001 0000 d4c0 0001 0000 0000     t.@ ............
	...

20400028 <_impure_ptr>:
20400028:	0030 2040 0000 0000                         0.@ ....

20400030 <impure_data>:
20400030:	0000 0000 031c 2040 0384 2040 03ec 2040     ......@ ..@ ..@ 
	...
204000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400458 <__atexit_recursive_mutex>:
20400458:	b4c0 2043                                   ..C 

2040045c <__global_locale>:
2040045c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040047c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040049c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004bc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004dc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040051c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040053c:	3fed 0040 393d 0040 0000 0000 4690 0040     .?@.=9@......F@.
2040054c:	468c 0040 459c 0040 459c 0040 459c 0040     .F@..E@..E@..E@.
2040055c:	459c 0040 459c 0040 459c 0040 459c 0040     .E@..E@..E@..E@.
2040056c:	459c 0040 459c 0040 ffff ffff ffff ffff     .E@..E@.........
2040057c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204005a4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005c8 <__malloc_av_>:
	...
204005d0:	05c8 2040 05c8 2040 05d0 2040 05d0 2040     ..@ ..@ ..@ ..@ 
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 
20400850:	0848 2040 0848 2040 0850 2040 0850 2040     H.@ H.@ P.@ P.@ 
20400860:	0858 2040 0858 2040 0860 2040 0860 2040     X.@ X.@ `.@ `.@ 
20400870:	0868 2040 0868 2040 0870 2040 0870 2040     h.@ h.@ p.@ p.@ 
20400880:	0878 2040 0878 2040 0880 2040 0880 2040     x.@ x.@ ..@ ..@ 
20400890:	0888 2040 0888 2040 0890 2040 0890 2040     ..@ ..@ ..@ ..@ 
204008a0:	0898 2040 0898 2040 08a0 2040 08a0 2040     ..@ ..@ ..@ ..@ 
204008b0:	08a8 2040 08a8 2040 08b0 2040 08b0 2040     ..@ ..@ ..@ ..@ 
204008c0:	08b8 2040 08b8 2040 08c0 2040 08c0 2040     ..@ ..@ ..@ ..@ 
204008d0:	08c8 2040 08c8 2040 08d0 2040 08d0 2040     ..@ ..@ ..@ ..@ 
204008e0:	08d8 2040 08d8 2040 08e0 2040 08e0 2040     ..@ ..@ ..@ ..@ 
204008f0:	08e8 2040 08e8 2040 08f0 2040 08f0 2040     ..@ ..@ ..@ ..@ 
20400900:	08f8 2040 08f8 2040 0900 2040 0900 2040     ..@ ..@ ..@ ..@ 
20400910:	0908 2040 0908 2040 0910 2040 0910 2040     ..@ ..@ ..@ ..@ 
20400920:	0918 2040 0918 2040 0920 2040 0920 2040     ..@ ..@  .@  .@ 
20400930:	0928 2040 0928 2040 0930 2040 0930 2040     (.@ (.@ 0.@ 0.@ 
20400940:	0938 2040 0938 2040 0940 2040 0940 2040     8.@ 8.@ @.@ @.@ 
20400950:	0948 2040 0948 2040 0950 2040 0950 2040     H.@ H.@ P.@ P.@ 
20400960:	0958 2040 0958 2040 0960 2040 0960 2040     X.@ X.@ `.@ `.@ 
20400970:	0968 2040 0968 2040 0970 2040 0970 2040     h.@ h.@ p.@ p.@ 
20400980:	0978 2040 0978 2040 0980 2040 0980 2040     x.@ x.@ ..@ ..@ 
20400990:	0988 2040 0988 2040 0990 2040 0990 2040     ..@ ..@ ..@ ..@ 
204009a0:	0998 2040 0998 2040 09a0 2040 09a0 2040     ..@ ..@ ..@ ..@ 
204009b0:	09a8 2040 09a8 2040 09b0 2040 09b0 2040     ..@ ..@ ..@ ..@ 
204009c0:	09b8 2040 09b8 2040 09c0 2040 09c0 2040     ..@ ..@ ..@ ..@ 

204009d0 <__malloc_sbrk_base>:
204009d0:	ffff ffff                                   ....

204009d4 <__malloc_trim_threshold>:
204009d4:	0000 0002                                   ....
