/*********************                                                        */
/*! \file verit_printer.cpp
 ** \verbatim
 ** Top contributors (to current version):
 **   Hanna Lachnitt
 ** This file is part of the CVC4 project.
 ** Copyright (c) 2009-2020 by the authors listed in the file AUTHORS
 ** in the top-level source directory) and their institutional affiliations.
 ** All rights reserved.  See the file COPYING in the top-level source
 ** directory for licensing information.\endverbatim
 **
 ** \brief The module for printing veriT proof nodes
 **/

#include "proof/verit/verit_printer.h"

#include <iostream>
#include <unordered_map>

#include "proof/verit/verit_proof_rule.h"

namespace cvc5 {

namespace proof {

VeritProofPrinter::VeritProofPrinter(bool extended) : d_extended(extended)
{
  nested_level = 0;
  step_id = 1;
  prefix = "";
  assumptions.push_back({});
  steps.push_back({});
}

void VeritProofPrinter::veritPrinter(std::ostream& out,
                                     std::shared_ptr<ProofNode> pfn)
{
  Trace("verit-printer") << "- Print proof in veriT format. " << std::endl;

  // Special handling for the first scope
  // Print assumptions and add them to the list but do not print anchor.
  for (unsigned long int i = 0; i < pfn->getArguments().size(); i++)
  {
    Trace("verit-printer") << "... print assumption " << pfn->getArguments()[i]
                           << std::endl;
    out << "(assume a" << std::to_string(i) << " " << pfn->getArguments()[i]
        << ")\n";
    assumptions[0][pfn->getArguments()[i]] = i;
  }

  // Then, print the rest of the proof node
  veritPrinterInternal(out, pfn->getChildren()[0]);
}

std::string VeritProofPrinter::veritPrinterInternal(
    std::ostream& out, std::shared_ptr<ProofNode> pfn)
{
  // Store current id in case a subproof overwrites step_id
  int current_step_id = step_id;

  // If the proof node is untranslated a problem might have occured during
  // postprocessing
  if (pfn->getArguments().size() < 3 || pfn->getRule() != PfRule::VERIT_RULE)
  {
    Trace("verit-printer")
        << "... printing failed! Encountered untranslated Node. "
        << pfn->getResult() << " " << toString(pfn->getRule()) << " "
        << " / " << pfn->getArguments() << std::endl;
    return "";
  }

  // Get the verit proof rule
  VeritRule vrule =
      static_cast<VeritRule>(std::stoul(pfn->getArguments()[0].toString()));

  // In case the rule is an anchor it is printed before its children. The
  // arguments of the anchor are printed as assumptions
  if (vrule == VeritRule::ANCHOR_SUBPROOF || vrule == VeritRule::ANCHOR_BIND)
  {
    // Look up if subproof has already been printed
    auto it = steps[nested_level].find(pfn->getArguments()[2]);
    if (it != steps[nested_level].end())
    {
      Trace("verit-printer")
          << "... subproof is already printed " << pfn->getResult() << " "
          << vrule << " / " << pfn->getArguments() << std::endl;
      return prefix + "t" + std::to_string(it->second);
    }

    // If not printed before, enter next level
    nested_level++;
    assumptions.push_back({});
    steps.push_back({});

    // Print anchor
    Trace("verit-printer") << "... print anchor " << pfn->getResult() << " "
                           << vrule << " "
                           << " / " << pfn->getArguments() << std::endl;
    out << "(anchor :step " << prefix << "t" << step_id << " :args (";
    for (unsigned long int j = 3; j < pfn->getArguments().size(); j++)
    {
      if (vrule == VeritRule::ANCHOR_SUBPROOF)
      {
        out << pfn->getArguments()[j].toString();
      }
      else if (vrule == VeritRule::ANCHOR_BIND)
      {
        out << "(:= " << pfn->getArguments()[j][0].toString() << " "
            << pfn->getArguments()[j][1].toString() << ")";
      }
      if (j != pfn->getArguments().size() - 1)
      {
        out << " ";
      }
    }
    out << "))\n";

    // Append index of anchor to prefix so that all steps in the subproof use it
    prefix.append("t" + std::to_string(step_id) + ".");
    step_id++;

    // Print assumptions
    if (vrule == VeritRule::ANCHOR_SUBPROOF)
    {
      for (unsigned long int i = 3; i < pfn->getArguments().size(); i++)
      {
        Trace("verit-printer")
            << "... print assumption " << pfn->getArguments()[i] << std::endl;
        out << "(assume " << prefix << "a" << std::to_string(i - 3) << " "
            << pfn->getArguments()[i] << ")\n";
        assumptions[nested_level][pfn->getArguments()[i]] = i - 3;
      }
    }

    // Store step_id until children are printed to resume counter at current
    // position
    current_step_id = step_id;
    step_id = 1;
  }

  // Assumptions are printed at the anchor and therefore have to be in the list
  // of assumptions when an assume is reached
  if (vrule == VeritRule::ASSUME)
  {
    Trace("verit-printer") << "... reached assumption " << pfn->getResult()
                           << " " << vrule << " "
                           << " / " << pfn->getArguments() << std::endl;

    auto it = assumptions[nested_level].find(pfn->getArguments()[2]);

    if (it != assumptions[nested_level].end())
    {
      Trace("verit-printer")
          << "... search assumption in list " << pfn->getArguments()[2] << "/"
          << assumptions[nested_level] << std::endl;
      return prefix + "a" + std::to_string(it->second);
    }

    Trace("verit-printer") << "... printing failed! Encountered assumption "
                              "that has not been printed! "
                           << pfn->getArguments()[2] << "/"
                           << assumptions[nested_level] << std::endl;
    return "";
  }

  // Print children
  std::vector<std::string> child_prefixes;
  for (auto child : pfn->getChildren())
  {
    child_prefixes.push_back(veritPrinterInternal(out, child));
  }

  // If rule is SYMM or REORDER the rule should not be printed in non-extended
  // mode if (!d_extended && (vrule == VeritRule::REORDER || vrule ==
  // VeritRule::SYMM)) for now exclude all reorder rules since they cannot be
  // reconstructed in Isabelle yet.
  if (vrule == VeritRule::REORDER || (!d_extended && vrule == VeritRule::SYMM))
  {
    Trace("verit-printer") << "... non-extended mode skip child "
                           << pfn->getResult() << " " << vrule << " / "
                           << pfn->getArguments() << std::endl;
    return child_prefixes[0];
  }

  // If the rule is a subproof a subproof step needs to be printed
  if (vrule == VeritRule::ANCHOR_SUBPROOF || vrule == VeritRule::ANCHOR_BIND)
  {
    Trace("verit-printer") << "... print node " << pfn->getResult() << " "
                           << vrule << " / " << pfn->getArguments()
                           << std::endl;

    prefix.pop_back();  // Remove last .
    // print subproof or bind
    out << "(step " << prefix << " " << pfn->getArguments()[2] << " :rule "
        << vrule;
    // Discharge assumptions
    // It is not clear from the onomicon whether the assumptions should be
    // discharged in this way or not.
    if (vrule == VeritRule::ANCHOR_SUBPROOF)
    {
      out << " :discharge (";
      for (unsigned long int j = 0; j < assumptions[nested_level].size(); j++)
      {
        out << prefix << ".a" + std::to_string(j);
        if (j != assumptions[nested_level].size() - 1)
        {
          out << " ";
        }
      }
      out << ")";
    }
    out << ")\n";

    // Set counters back to their old value before subproof was entered
    nested_level--;
    assumptions.pop_back();
    steps.pop_back();
    step_id = current_step_id;
    std::string current_t = prefix;
    prefix = prefix.substr(0, prefix.find_last_of("t"));
    return current_t;
  }

  // If the current step is already printed return its id
  auto it = steps[nested_level].find(pfn->getArguments()[2]);

  if (it != steps[nested_level].end())
  {
    Trace("verit-printer") << "... step is already printed " << pfn->getResult()
                           << " " << vrule << " / " << pfn->getArguments()
                           << std::endl;
    return prefix + "t" + std::to_string(it->second);
  }

  // Print current step
  Trace("verit-printer") << "... print node " << pfn->getResult() << " "
                         << vrule << " / " << pfn->getArguments() << std::endl;
  std::string current_t;
  current_t = "t" + std::to_string(step_id);
  steps[nested_level][pfn->getArguments()[2]] = step_id;
  out << "(step " << prefix << current_t << " ";
  out << pfn->getArguments()[2].toString() << " :rule " << vrule;
  if (pfn->getArguments().size() > 3)
  {
    out << " :args (";
    for (unsigned long int i = 3; i < pfn->getArguments().size(); i++)
    {
      if (vrule == VeritRule::FORALL_INST)
      {
        out << "(:= " << pfn->getArguments()[i][1].toString() << " "
            << pfn->getArguments()[i][0].toString() << ")";
      }
      else
      {
        out << pfn->getArguments()[i].toString();
      }
      if (i != pfn->getArguments().size() - 1)
      {
        out << " ";
      }
    }
    out << ")";
  }
  if (pfn->getChildren().size() >= 1)
  {
    out << " :premises (";
    for (unsigned long int i = 0; i < child_prefixes.size(); i++)
    {
      out << child_prefixes[i];
      if (i != child_prefixes.size() - 1)
      {
        out << " ";
      }
    }
    out << "))\n";
  }
  else
  {
    out << ")\n";
  }
  ++step_id;
  return prefix + current_t;
}

}  // namespace proof

}  // namespace cvc5
