<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\fpga\TEST_11.12\project\src\SPI7001_pack\SPI7001_gowin.vp<br>
D:\fpga\TEST_11.12\project\src\ap3216c.v<br>
D:\fpga\TEST_11.12\project\src\i2c_dri.v<br>
D:\fpga\TEST_11.12\project\src\led_part\led_pll\7001_rpll.v<br>
D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\LVDS71RX_1CLK8DATA.v<br>
D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\bit_align_ctl.v<br>
D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\gowin_rpll\LVDS_RX_rPLL.v<br>
D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\lvds_7to1_rx_defines.v<br>
D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\lvds_7to1_rx_top.v<br>
D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\word_align_ctl.v<br>
D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\gowin_rpll\LVDS_TX_rPLL.v<br>
D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\ip_gddr71tx.v<br>
D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\lvds_7to1_tx_defines.v<br>
D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\lvds_7to1_tx_top.v<br>
D:\fpga\TEST_11.12\project\src\lvds_video_top.v<br>
D:\fpga\TEST_11.12\project\src\ramflag_1.v<br>
D:\fpga\TEST_11.12\project\src\sram_top_pack\sram_top_gowin.vp<br>
D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v<br>
D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\gw_jtag.v<br>
D:\fpga\TEST_11.12\project\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 12 10:48:20 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>lvds_video_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 823.672MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.41s, Peak memory usage = 823.672MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.211s, Peak memory usage = 823.672MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.468s, Elapsed time = 0h 0m 0.455s, Peak memory usage = 823.672MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.148s, Peak memory usage = 823.672MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.09s, Peak memory usage = 823.672MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 823.672MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.023s, Peak memory usage = 823.672MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.593s, Elapsed time = 0h 0m 0.597s, Peak memory usage = 823.672MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.115s, Peak memory usage = 823.672MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.183s, Peak memory usage = 823.672MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 17s, Elapsed time = 0h 0m 17s, Peak memory usage = 823.672MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.273s, Peak memory usage = 823.672MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.375s, Elapsed time = 0h 0m 0.389s, Peak memory usage = 823.672MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 20s, Elapsed time = 0h 0m 20s, Peak memory usage = 823.672MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>40</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>30</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_IBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1306</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>141</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>262</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>268</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>578</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDL</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2763</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>333</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>873</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1557</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>57</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>57</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>192</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>96</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>96</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIVIDEO</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOVIDEO</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT18X18</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>3996(2787 LUT, 57 ALU, 192 RAM16) / 54720</td>
<td>8%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1306 / 41997</td>
<td>4%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>10 / 41997</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1296 / 41997</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>6 / 140</td>
<td>5%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>I_clkin_p</td>
<td>Base</td>
<td>14.245</td>
<td>70.2</td>
<td>0.000</td>
<td>7.123</td>
<td> </td>
<td> </td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I </td>
</tr>
<tr>
<td>2</td>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>i4/u_ap3216c_0_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>i4/dri_clk_s2/Q </td>
</tr>
<tr>
<td>4</td>
<td>u_ap3216c/als_done</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_ap3216c/als_done_s1/Q </td>
</tr>
<tr>
<td>5</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.070</td>
<td>245.7</td>
<td>0.000</td>
<td>2.035</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>6</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.070</td>
<td>245.7</td>
<td>0.000</td>
<td>2.035</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>7</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.140</td>
<td>122.8</td>
<td>0.000</td>
<td>4.070</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>8</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.210</td>
<td>81.9</td>
<td>0.000</td>
<td>6.105</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>9</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>10</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>11</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>1040.000</td>
<td>1.0</td>
<td>0.000</td>
<td>520.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>12</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.3</td>
<td>0.000</td>
<td>60.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>13</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>14.245</td>
<td>70.2</td>
<td>0.000</td>
<td>7.123</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT </td>
</tr>
<tr>
<td>14</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.070</td>
<td>245.7</td>
<td>0.000</td>
<td>2.035</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>15</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.070</td>
<td>245.7</td>
<td>0.000</td>
<td>2.035</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>16</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.140</td>
<td>122.8</td>
<td>0.000</td>
<td>4.070</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>17</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.210</td>
<td>81.9</td>
<td>0.000</td>
<td>6.105</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clkin_p</td>
<td>70.200(MHz)</td>
<td>363.927(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_clk</td>
<td>50.000(MHz)</td>
<td>139.121(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>i4/u_ap3216c_0_3</td>
<td>100.000(MHz)</td>
<td>134.012(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>11.499(MHz)</td>
<td>83</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>0.962(MHz)</td>
<td>261.233(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>70.200(MHz)</td>
<td>24.443(MHz)</td>
<td>43</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-56.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>96.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.790</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>35.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ap3216c/als_data_2_s0/G</td>
</tr>
<tr>
<td>35.706</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>u_ap3216c/als_data_2_s0/Q</td>
</tr>
<tr>
<td>36.180</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n871_s/I1</td>
</tr>
<tr>
<td>36.750</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u1/n871_s/COUT</td>
</tr>
<tr>
<td>36.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u1/n870_s/CIN</td>
</tr>
<tr>
<td>36.785</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u1/n870_s/COUT</td>
</tr>
<tr>
<td>36.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>36.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n869_s/COUT</td>
</tr>
<tr>
<td>36.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>36.856</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n868_s/COUT</td>
</tr>
<tr>
<td>36.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>36.891</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n867_s/COUT</td>
</tr>
<tr>
<td>36.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>36.926</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n866_s/COUT</td>
</tr>
<tr>
<td>36.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>37.396</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n865_s/SUM</td>
</tr>
<tr>
<td>37.870</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>u1/mult_510_s1/B[9]</td>
</tr>
<tr>
<td>41.510</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/mult_510_s1/DOUT[30]</td>
</tr>
<tr>
<td>41.984</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s122/I1</td>
</tr>
<tr>
<td>42.539</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u1/n1163_s122/F</td>
</tr>
<tr>
<td>43.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s135/I2</td>
</tr>
<tr>
<td>43.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s135/F</td>
</tr>
<tr>
<td>43.940</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s99/I1</td>
</tr>
<tr>
<td>44.495</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1163_s99/F</td>
</tr>
<tr>
<td>44.969</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s85/I1</td>
</tr>
<tr>
<td>45.524</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s85/F</td>
</tr>
<tr>
<td>45.998</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s44/I2</td>
</tr>
<tr>
<td>46.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u1/n1163_s44/F</td>
</tr>
<tr>
<td>46.925</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>47.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1163_s24/F</td>
</tr>
<tr>
<td>47.954</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s136/I0</td>
</tr>
<tr>
<td>48.471</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1163_s136/F</td>
</tr>
<tr>
<td>48.945</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s108/I0</td>
</tr>
<tr>
<td>49.462</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1163_s108/F</td>
</tr>
<tr>
<td>49.936</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s60/I1</td>
</tr>
<tr>
<td>50.491</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s60/F</td>
</tr>
<tr>
<td>50.965</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s31/I1</td>
</tr>
<tr>
<td>51.520</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1163_s31/F</td>
</tr>
<tr>
<td>51.994</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>52.549</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>u1/n1163_s17/F</td>
</tr>
<tr>
<td>53.023</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s69/I0</td>
</tr>
<tr>
<td>53.540</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u1/n1163_s69/F</td>
</tr>
<tr>
<td>54.014</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s72/I1</td>
</tr>
<tr>
<td>54.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s72/F</td>
</tr>
<tr>
<td>55.043</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s37/I1</td>
</tr>
<tr>
<td>55.598</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1163_s37/F</td>
</tr>
<tr>
<td>56.072</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s19/I1</td>
</tr>
<tr>
<td>56.627</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1163_s19/F</td>
</tr>
<tr>
<td>57.101</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1150_s19/I1</td>
</tr>
<tr>
<td>57.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>u1/n1150_s19/F</td>
</tr>
<tr>
<td>58.130</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1149_s10/I1</td>
</tr>
<tr>
<td>58.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1149_s10/F</td>
</tr>
<tr>
<td>59.159</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1149_s5/I1</td>
</tr>
<tr>
<td>59.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1149_s5/F</td>
</tr>
<tr>
<td>60.188</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s16/I0</td>
</tr>
<tr>
<td>60.705</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1151_s16/F</td>
</tr>
<tr>
<td>61.179</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s14/I1</td>
</tr>
<tr>
<td>61.734</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s14/F</td>
</tr>
<tr>
<td>62.208</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s7/I1</td>
</tr>
<tr>
<td>62.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1151_s7/F</td>
</tr>
<tr>
<td>63.237</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s4/I0</td>
</tr>
<tr>
<td>63.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u1/n1151_s4/F</td>
</tr>
<tr>
<td>64.228</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1152_s9/I1</td>
</tr>
<tr>
<td>64.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u1/n1152_s9/F</td>
</tr>
<tr>
<td>65.257</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s22/I0</td>
</tr>
<tr>
<td>65.774</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s22/F</td>
</tr>
<tr>
<td>66.248</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s18/I1</td>
</tr>
<tr>
<td>66.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s18/F</td>
</tr>
<tr>
<td>67.277</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s10/I1</td>
</tr>
<tr>
<td>67.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1153_s10/F</td>
</tr>
<tr>
<td>68.306</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s5/I1</td>
</tr>
<tr>
<td>68.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1153_s5/F</td>
</tr>
<tr>
<td>69.335</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1154_s10/I1</td>
</tr>
<tr>
<td>69.890</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1154_s10/F</td>
</tr>
<tr>
<td>70.364</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1154_s5/I1</td>
</tr>
<tr>
<td>70.919</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u1/n1154_s5/F</td>
</tr>
<tr>
<td>71.393</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s77/I1</td>
</tr>
<tr>
<td>71.948</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s77/F</td>
</tr>
<tr>
<td>72.422</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s24/I1</td>
</tr>
<tr>
<td>72.977</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1157_s24/F</td>
</tr>
<tr>
<td>73.451</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1155_s5/I1</td>
</tr>
<tr>
<td>74.006</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1155_s5/F</td>
</tr>
<tr>
<td>74.480</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1156_s12/I0</td>
</tr>
<tr>
<td>74.997</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u1/n1156_s12/F</td>
</tr>
<tr>
<td>75.471</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1156_s8/I1</td>
</tr>
<tr>
<td>76.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1156_s8/F</td>
</tr>
<tr>
<td>76.500</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1156_s5/I1</td>
</tr>
<tr>
<td>77.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1156_s5/F</td>
</tr>
<tr>
<td>77.529</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s10/I1</td>
</tr>
<tr>
<td>78.084</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1157_s10/F</td>
</tr>
<tr>
<td>78.558</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s4/I1</td>
</tr>
<tr>
<td>79.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1157_s4/F</td>
</tr>
<tr>
<td>79.587</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s10/I1</td>
</tr>
<tr>
<td>80.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s10/F</td>
</tr>
<tr>
<td>80.616</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s5/I1</td>
</tr>
<tr>
<td>81.171</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u1/n1158_s5/F</td>
</tr>
<tr>
<td>81.645</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s3/I1</td>
</tr>
<tr>
<td>82.200</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u1/n1158_s3/F</td>
</tr>
<tr>
<td>82.674</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1159_s6/I0</td>
</tr>
<tr>
<td>83.191</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1159_s6/F</td>
</tr>
<tr>
<td>83.665</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1159_s4/I0</td>
</tr>
<tr>
<td>84.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>u1/n1159_s4/F</td>
</tr>
<tr>
<td>84.656</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1162_s15/I1</td>
</tr>
<tr>
<td>85.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1162_s15/F</td>
</tr>
<tr>
<td>85.685</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1162_s29/I1</td>
</tr>
<tr>
<td>86.240</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1162_s29/F</td>
</tr>
<tr>
<td>86.714</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1162_s16/I1</td>
</tr>
<tr>
<td>87.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u1/n1162_s16/F</td>
</tr>
<tr>
<td>87.743</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s60/I1</td>
</tr>
<tr>
<td>88.298</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s60/F</td>
</tr>
<tr>
<td>88.772</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s53/I0</td>
</tr>
<tr>
<td>89.289</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u1/n1164_s53/F</td>
</tr>
<tr>
<td>89.763</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s50/I1</td>
</tr>
<tr>
<td>90.318</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s50/F</td>
</tr>
<tr>
<td>90.792</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s28/I1</td>
</tr>
<tr>
<td>91.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s28/F</td>
</tr>
<tr>
<td>91.821</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s10/I0</td>
</tr>
<tr>
<td>92.338</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1164_s10/F</td>
</tr>
<tr>
<td>92.812</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s5/I1</td>
</tr>
<tr>
<td>93.367</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1163_s5/F</td>
</tr>
<tr>
<td>93.841</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s6/I0</td>
</tr>
<tr>
<td>94.358</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s6/F</td>
</tr>
<tr>
<td>94.832</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s2/I0</td>
</tr>
<tr>
<td>95.349</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s2/F</td>
</tr>
<tr>
<td>95.823</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s1/I0</td>
</tr>
<tr>
<td>96.340</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s1/F</td>
</tr>
<tr>
<td>96.814</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/wtdina_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u1/wtdina_0_s0/CLK</td>
</tr>
<tr>
<td>40.825</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u1/wtdina_0_s0</td>
</tr>
<tr>
<td>40.790</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u1/wtdina_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>59</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 34.090, 55.576%; route: 27.018, 44.046%; tC2Q: 0.232, 0.378%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-54.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.790</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>35.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ap3216c/als_data_2_s0/G</td>
</tr>
<tr>
<td>35.706</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>u_ap3216c/als_data_2_s0/Q</td>
</tr>
<tr>
<td>36.180</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n871_s/I1</td>
</tr>
<tr>
<td>36.750</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u1/n871_s/COUT</td>
</tr>
<tr>
<td>36.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u1/n870_s/CIN</td>
</tr>
<tr>
<td>36.785</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u1/n870_s/COUT</td>
</tr>
<tr>
<td>36.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>36.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n869_s/COUT</td>
</tr>
<tr>
<td>36.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>36.856</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n868_s/COUT</td>
</tr>
<tr>
<td>36.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>36.891</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n867_s/COUT</td>
</tr>
<tr>
<td>36.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>36.926</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n866_s/COUT</td>
</tr>
<tr>
<td>36.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>37.396</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n865_s/SUM</td>
</tr>
<tr>
<td>37.870</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>u1/mult_510_s1/B[9]</td>
</tr>
<tr>
<td>41.510</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/mult_510_s1/DOUT[30]</td>
</tr>
<tr>
<td>41.984</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s122/I1</td>
</tr>
<tr>
<td>42.539</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u1/n1163_s122/F</td>
</tr>
<tr>
<td>43.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s135/I2</td>
</tr>
<tr>
<td>43.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s135/F</td>
</tr>
<tr>
<td>43.940</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s99/I1</td>
</tr>
<tr>
<td>44.495</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1163_s99/F</td>
</tr>
<tr>
<td>44.969</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s85/I1</td>
</tr>
<tr>
<td>45.524</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s85/F</td>
</tr>
<tr>
<td>45.998</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s44/I2</td>
</tr>
<tr>
<td>46.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u1/n1163_s44/F</td>
</tr>
<tr>
<td>46.925</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>47.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1163_s24/F</td>
</tr>
<tr>
<td>47.954</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s136/I0</td>
</tr>
<tr>
<td>48.471</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1163_s136/F</td>
</tr>
<tr>
<td>48.945</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s108/I0</td>
</tr>
<tr>
<td>49.462</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1163_s108/F</td>
</tr>
<tr>
<td>49.936</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s60/I1</td>
</tr>
<tr>
<td>50.491</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s60/F</td>
</tr>
<tr>
<td>50.965</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s31/I1</td>
</tr>
<tr>
<td>51.520</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1163_s31/F</td>
</tr>
<tr>
<td>51.994</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>52.549</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>u1/n1163_s17/F</td>
</tr>
<tr>
<td>53.023</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s69/I0</td>
</tr>
<tr>
<td>53.540</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u1/n1163_s69/F</td>
</tr>
<tr>
<td>54.014</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s72/I1</td>
</tr>
<tr>
<td>54.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s72/F</td>
</tr>
<tr>
<td>55.043</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s37/I1</td>
</tr>
<tr>
<td>55.598</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1163_s37/F</td>
</tr>
<tr>
<td>56.072</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s19/I1</td>
</tr>
<tr>
<td>56.627</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1163_s19/F</td>
</tr>
<tr>
<td>57.101</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1150_s19/I1</td>
</tr>
<tr>
<td>57.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>u1/n1150_s19/F</td>
</tr>
<tr>
<td>58.130</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1149_s10/I1</td>
</tr>
<tr>
<td>58.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1149_s10/F</td>
</tr>
<tr>
<td>59.159</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1149_s5/I1</td>
</tr>
<tr>
<td>59.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1149_s5/F</td>
</tr>
<tr>
<td>60.188</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s16/I0</td>
</tr>
<tr>
<td>60.705</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1151_s16/F</td>
</tr>
<tr>
<td>61.179</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s14/I1</td>
</tr>
<tr>
<td>61.734</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s14/F</td>
</tr>
<tr>
<td>62.208</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s7/I1</td>
</tr>
<tr>
<td>62.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1151_s7/F</td>
</tr>
<tr>
<td>63.237</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s4/I0</td>
</tr>
<tr>
<td>63.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u1/n1151_s4/F</td>
</tr>
<tr>
<td>64.228</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1152_s9/I1</td>
</tr>
<tr>
<td>64.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u1/n1152_s9/F</td>
</tr>
<tr>
<td>65.257</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s22/I0</td>
</tr>
<tr>
<td>65.774</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s22/F</td>
</tr>
<tr>
<td>66.248</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s18/I1</td>
</tr>
<tr>
<td>66.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s18/F</td>
</tr>
<tr>
<td>67.277</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s10/I1</td>
</tr>
<tr>
<td>67.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1153_s10/F</td>
</tr>
<tr>
<td>68.306</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s5/I1</td>
</tr>
<tr>
<td>68.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1153_s5/F</td>
</tr>
<tr>
<td>69.335</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1154_s10/I1</td>
</tr>
<tr>
<td>69.890</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1154_s10/F</td>
</tr>
<tr>
<td>70.364</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1154_s5/I1</td>
</tr>
<tr>
<td>70.919</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u1/n1154_s5/F</td>
</tr>
<tr>
<td>71.393</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s77/I1</td>
</tr>
<tr>
<td>71.948</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s77/F</td>
</tr>
<tr>
<td>72.422</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s24/I1</td>
</tr>
<tr>
<td>72.977</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1157_s24/F</td>
</tr>
<tr>
<td>73.451</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1155_s5/I1</td>
</tr>
<tr>
<td>74.006</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1155_s5/F</td>
</tr>
<tr>
<td>74.480</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1156_s12/I0</td>
</tr>
<tr>
<td>74.997</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u1/n1156_s12/F</td>
</tr>
<tr>
<td>75.471</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1156_s8/I1</td>
</tr>
<tr>
<td>76.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1156_s8/F</td>
</tr>
<tr>
<td>76.500</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1156_s5/I1</td>
</tr>
<tr>
<td>77.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1156_s5/F</td>
</tr>
<tr>
<td>77.529</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s10/I1</td>
</tr>
<tr>
<td>78.084</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1157_s10/F</td>
</tr>
<tr>
<td>78.558</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s4/I1</td>
</tr>
<tr>
<td>79.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1157_s4/F</td>
</tr>
<tr>
<td>79.587</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s10/I1</td>
</tr>
<tr>
<td>80.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s10/F</td>
</tr>
<tr>
<td>80.616</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s5/I1</td>
</tr>
<tr>
<td>81.171</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u1/n1158_s5/F</td>
</tr>
<tr>
<td>81.645</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s3/I1</td>
</tr>
<tr>
<td>82.200</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u1/n1158_s3/F</td>
</tr>
<tr>
<td>82.674</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1159_s6/I0</td>
</tr>
<tr>
<td>83.191</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1159_s6/F</td>
</tr>
<tr>
<td>83.665</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1159_s4/I0</td>
</tr>
<tr>
<td>84.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>u1/n1159_s4/F</td>
</tr>
<tr>
<td>84.656</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1162_s15/I1</td>
</tr>
<tr>
<td>85.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1162_s15/F</td>
</tr>
<tr>
<td>85.685</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1162_s29/I1</td>
</tr>
<tr>
<td>86.240</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1162_s29/F</td>
</tr>
<tr>
<td>86.714</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1162_s16/I1</td>
</tr>
<tr>
<td>87.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u1/n1162_s16/F</td>
</tr>
<tr>
<td>87.743</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s60/I1</td>
</tr>
<tr>
<td>88.298</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s60/F</td>
</tr>
<tr>
<td>88.772</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s53/I0</td>
</tr>
<tr>
<td>89.289</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u1/n1164_s53/F</td>
</tr>
<tr>
<td>89.763</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s50/I1</td>
</tr>
<tr>
<td>90.318</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s50/F</td>
</tr>
<tr>
<td>90.792</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s28/I1</td>
</tr>
<tr>
<td>91.347</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s28/F</td>
</tr>
<tr>
<td>91.821</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1164_s10/I0</td>
</tr>
<tr>
<td>92.338</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1164_s10/F</td>
</tr>
<tr>
<td>92.812</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s5/I1</td>
</tr>
<tr>
<td>93.367</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1163_s5/F</td>
</tr>
<tr>
<td>93.841</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s138/I0</td>
</tr>
<tr>
<td>94.358</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s138/F</td>
</tr>
<tr>
<td>94.832</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/wtdina_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u1/wtdina_1_s0/CLK</td>
</tr>
<tr>
<td>40.825</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u1/wtdina_1_s0</td>
</tr>
<tr>
<td>40.790</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u1/wtdina_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>57</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 33.056, 55.689%; route: 26.070, 43.920%; tC2Q: 0.232, 0.391%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-51.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>92.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.790</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>35.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ap3216c/als_data_2_s0/G</td>
</tr>
<tr>
<td>35.706</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>u_ap3216c/als_data_2_s0/Q</td>
</tr>
<tr>
<td>36.180</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n871_s/I1</td>
</tr>
<tr>
<td>36.750</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u1/n871_s/COUT</td>
</tr>
<tr>
<td>36.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u1/n870_s/CIN</td>
</tr>
<tr>
<td>36.785</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u1/n870_s/COUT</td>
</tr>
<tr>
<td>36.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>36.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n869_s/COUT</td>
</tr>
<tr>
<td>36.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>36.856</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n868_s/COUT</td>
</tr>
<tr>
<td>36.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>36.891</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n867_s/COUT</td>
</tr>
<tr>
<td>36.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>36.926</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n866_s/COUT</td>
</tr>
<tr>
<td>36.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>37.396</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n865_s/SUM</td>
</tr>
<tr>
<td>37.870</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>u1/mult_510_s1/B[9]</td>
</tr>
<tr>
<td>41.510</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/mult_510_s1/DOUT[30]</td>
</tr>
<tr>
<td>41.984</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s122/I1</td>
</tr>
<tr>
<td>42.539</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u1/n1163_s122/F</td>
</tr>
<tr>
<td>43.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s135/I2</td>
</tr>
<tr>
<td>43.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s135/F</td>
</tr>
<tr>
<td>43.940</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s99/I1</td>
</tr>
<tr>
<td>44.495</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1163_s99/F</td>
</tr>
<tr>
<td>44.969</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s85/I1</td>
</tr>
<tr>
<td>45.524</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s85/F</td>
</tr>
<tr>
<td>45.998</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s44/I2</td>
</tr>
<tr>
<td>46.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u1/n1163_s44/F</td>
</tr>
<tr>
<td>46.925</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>47.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1163_s24/F</td>
</tr>
<tr>
<td>47.954</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s146/I0</td>
</tr>
<tr>
<td>48.471</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u1/n1163_s146/F</td>
</tr>
<tr>
<td>48.945</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s76/I1</td>
</tr>
<tr>
<td>49.500</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u1/n1163_s76/F</td>
</tr>
<tr>
<td>49.974</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s59/I1</td>
</tr>
<tr>
<td>50.529</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s59/F</td>
</tr>
<tr>
<td>51.003</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s31/I0</td>
</tr>
<tr>
<td>51.520</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1163_s31/F</td>
</tr>
<tr>
<td>51.994</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>52.549</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>u1/n1163_s17/F</td>
</tr>
<tr>
<td>53.023</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s69/I0</td>
</tr>
<tr>
<td>53.540</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u1/n1163_s69/F</td>
</tr>
<tr>
<td>54.014</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s72/I1</td>
</tr>
<tr>
<td>54.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s72/F</td>
</tr>
<tr>
<td>55.043</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s37/I1</td>
</tr>
<tr>
<td>55.598</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1163_s37/F</td>
</tr>
<tr>
<td>56.072</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s19/I1</td>
</tr>
<tr>
<td>56.627</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1163_s19/F</td>
</tr>
<tr>
<td>57.101</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1150_s19/I1</td>
</tr>
<tr>
<td>57.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>u1/n1150_s19/F</td>
</tr>
<tr>
<td>58.130</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1149_s10/I1</td>
</tr>
<tr>
<td>58.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1149_s10/F</td>
</tr>
<tr>
<td>59.159</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1149_s5/I1</td>
</tr>
<tr>
<td>59.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1149_s5/F</td>
</tr>
<tr>
<td>60.188</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s16/I0</td>
</tr>
<tr>
<td>60.705</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1151_s16/F</td>
</tr>
<tr>
<td>61.179</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s14/I1</td>
</tr>
<tr>
<td>61.734</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s14/F</td>
</tr>
<tr>
<td>62.208</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s7/I1</td>
</tr>
<tr>
<td>62.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1151_s7/F</td>
</tr>
<tr>
<td>63.237</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s4/I0</td>
</tr>
<tr>
<td>63.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u1/n1151_s4/F</td>
</tr>
<tr>
<td>64.228</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1152_s9/I1</td>
</tr>
<tr>
<td>64.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u1/n1152_s9/F</td>
</tr>
<tr>
<td>65.257</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s22/I0</td>
</tr>
<tr>
<td>65.774</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s22/F</td>
</tr>
<tr>
<td>66.248</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s18/I1</td>
</tr>
<tr>
<td>66.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s18/F</td>
</tr>
<tr>
<td>67.277</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s10/I1</td>
</tr>
<tr>
<td>67.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1153_s10/F</td>
</tr>
<tr>
<td>68.306</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s5/I1</td>
</tr>
<tr>
<td>68.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1153_s5/F</td>
</tr>
<tr>
<td>69.335</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1154_s10/I1</td>
</tr>
<tr>
<td>69.890</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1154_s10/F</td>
</tr>
<tr>
<td>70.364</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1154_s5/I1</td>
</tr>
<tr>
<td>70.919</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u1/n1154_s5/F</td>
</tr>
<tr>
<td>71.393</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s77/I1</td>
</tr>
<tr>
<td>71.948</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s77/F</td>
</tr>
<tr>
<td>72.422</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s24/I1</td>
</tr>
<tr>
<td>72.977</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1157_s24/F</td>
</tr>
<tr>
<td>73.451</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1155_s5/I1</td>
</tr>
<tr>
<td>74.006</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1155_s5/F</td>
</tr>
<tr>
<td>74.480</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1156_s12/I0</td>
</tr>
<tr>
<td>74.997</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u1/n1156_s12/F</td>
</tr>
<tr>
<td>75.471</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1156_s8/I1</td>
</tr>
<tr>
<td>76.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1156_s8/F</td>
</tr>
<tr>
<td>76.500</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1156_s5/I1</td>
</tr>
<tr>
<td>77.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1156_s5/F</td>
</tr>
<tr>
<td>77.529</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s10/I1</td>
</tr>
<tr>
<td>78.084</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1157_s10/F</td>
</tr>
<tr>
<td>78.558</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s4/I1</td>
</tr>
<tr>
<td>79.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1157_s4/F</td>
</tr>
<tr>
<td>79.587</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s10/I1</td>
</tr>
<tr>
<td>80.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s10/F</td>
</tr>
<tr>
<td>80.616</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s5/I1</td>
</tr>
<tr>
<td>81.171</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u1/n1158_s5/F</td>
</tr>
<tr>
<td>81.645</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s3/I1</td>
</tr>
<tr>
<td>82.200</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u1/n1158_s3/F</td>
</tr>
<tr>
<td>82.674</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1159_s6/I0</td>
</tr>
<tr>
<td>83.191</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1159_s6/F</td>
</tr>
<tr>
<td>83.665</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1159_s4/I0</td>
</tr>
<tr>
<td>84.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>u1/n1159_s4/F</td>
</tr>
<tr>
<td>84.656</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1161_s27/I1</td>
</tr>
<tr>
<td>85.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1161_s27/F</td>
</tr>
<tr>
<td>85.685</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1161_s16/I1</td>
</tr>
<tr>
<td>86.240</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1161_s16/F</td>
</tr>
<tr>
<td>86.714</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1161_s7/I0</td>
</tr>
<tr>
<td>87.231</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1161_s7/F</td>
</tr>
<tr>
<td>87.705</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1161_s4/I0</td>
</tr>
<tr>
<td>88.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u1/n1161_s4/F</td>
</tr>
<tr>
<td>88.696</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1162_s9/I1</td>
</tr>
<tr>
<td>89.251</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u1/n1162_s9/F</td>
</tr>
<tr>
<td>89.725</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1162_s5/I0</td>
</tr>
<tr>
<td>90.242</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1162_s5/F</td>
</tr>
<tr>
<td>90.716</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1162_s3/I1</td>
</tr>
<tr>
<td>91.271</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u1/n1162_s3/F</td>
</tr>
<tr>
<td>91.745</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1162_s2/I0</td>
</tr>
<tr>
<td>92.262</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1162_s2/F</td>
</tr>
<tr>
<td>92.736</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/wtdina_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u1/wtdina_2_s0/CLK</td>
</tr>
<tr>
<td>40.825</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u1/wtdina_2_s0</td>
</tr>
<tr>
<td>40.790</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u1/wtdina_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>55</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 31.908, 55.723%; route: 25.122, 43.872%; tC2Q: 0.232, 0.405%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>89.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.790</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>35.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ap3216c/als_data_2_s0/G</td>
</tr>
<tr>
<td>35.706</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>u_ap3216c/als_data_2_s0/Q</td>
</tr>
<tr>
<td>36.180</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n871_s/I1</td>
</tr>
<tr>
<td>36.750</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u1/n871_s/COUT</td>
</tr>
<tr>
<td>36.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u1/n870_s/CIN</td>
</tr>
<tr>
<td>36.785</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u1/n870_s/COUT</td>
</tr>
<tr>
<td>36.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>36.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n869_s/COUT</td>
</tr>
<tr>
<td>36.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>36.856</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n868_s/COUT</td>
</tr>
<tr>
<td>36.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>36.891</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n867_s/COUT</td>
</tr>
<tr>
<td>36.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>36.926</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n866_s/COUT</td>
</tr>
<tr>
<td>36.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>37.396</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n865_s/SUM</td>
</tr>
<tr>
<td>37.870</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>u1/mult_510_s1/B[9]</td>
</tr>
<tr>
<td>41.510</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/mult_510_s1/DOUT[30]</td>
</tr>
<tr>
<td>41.984</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s122/I1</td>
</tr>
<tr>
<td>42.539</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u1/n1163_s122/F</td>
</tr>
<tr>
<td>43.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s135/I2</td>
</tr>
<tr>
<td>43.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s135/F</td>
</tr>
<tr>
<td>43.940</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s99/I1</td>
</tr>
<tr>
<td>44.495</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1163_s99/F</td>
</tr>
<tr>
<td>44.969</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s85/I1</td>
</tr>
<tr>
<td>45.524</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s85/F</td>
</tr>
<tr>
<td>45.998</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s44/I2</td>
</tr>
<tr>
<td>46.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u1/n1163_s44/F</td>
</tr>
<tr>
<td>46.925</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>47.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1163_s24/F</td>
</tr>
<tr>
<td>47.954</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s146/I0</td>
</tr>
<tr>
<td>48.471</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u1/n1163_s146/F</td>
</tr>
<tr>
<td>48.945</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s76/I1</td>
</tr>
<tr>
<td>49.500</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u1/n1163_s76/F</td>
</tr>
<tr>
<td>49.974</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s59/I1</td>
</tr>
<tr>
<td>50.529</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s59/F</td>
</tr>
<tr>
<td>51.003</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s31/I0</td>
</tr>
<tr>
<td>51.520</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1163_s31/F</td>
</tr>
<tr>
<td>51.994</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>52.549</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>u1/n1163_s17/F</td>
</tr>
<tr>
<td>53.023</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s69/I0</td>
</tr>
<tr>
<td>53.540</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u1/n1163_s69/F</td>
</tr>
<tr>
<td>54.014</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s72/I1</td>
</tr>
<tr>
<td>54.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s72/F</td>
</tr>
<tr>
<td>55.043</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s37/I1</td>
</tr>
<tr>
<td>55.598</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1163_s37/F</td>
</tr>
<tr>
<td>56.072</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s19/I1</td>
</tr>
<tr>
<td>56.627</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1163_s19/F</td>
</tr>
<tr>
<td>57.101</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1150_s19/I1</td>
</tr>
<tr>
<td>57.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>u1/n1150_s19/F</td>
</tr>
<tr>
<td>58.130</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1149_s10/I1</td>
</tr>
<tr>
<td>58.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1149_s10/F</td>
</tr>
<tr>
<td>59.159</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1149_s5/I1</td>
</tr>
<tr>
<td>59.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1149_s5/F</td>
</tr>
<tr>
<td>60.188</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s16/I0</td>
</tr>
<tr>
<td>60.705</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1151_s16/F</td>
</tr>
<tr>
<td>61.179</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s14/I1</td>
</tr>
<tr>
<td>61.734</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s14/F</td>
</tr>
<tr>
<td>62.208</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s7/I1</td>
</tr>
<tr>
<td>62.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1151_s7/F</td>
</tr>
<tr>
<td>63.237</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s4/I0</td>
</tr>
<tr>
<td>63.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u1/n1151_s4/F</td>
</tr>
<tr>
<td>64.228</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1152_s9/I1</td>
</tr>
<tr>
<td>64.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u1/n1152_s9/F</td>
</tr>
<tr>
<td>65.257</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s22/I0</td>
</tr>
<tr>
<td>65.774</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s22/F</td>
</tr>
<tr>
<td>66.248</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s18/I1</td>
</tr>
<tr>
<td>66.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s18/F</td>
</tr>
<tr>
<td>67.277</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s10/I1</td>
</tr>
<tr>
<td>67.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1153_s10/F</td>
</tr>
<tr>
<td>68.306</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s5/I1</td>
</tr>
<tr>
<td>68.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1153_s5/F</td>
</tr>
<tr>
<td>69.335</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1154_s10/I1</td>
</tr>
<tr>
<td>69.890</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1154_s10/F</td>
</tr>
<tr>
<td>70.364</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1154_s5/I1</td>
</tr>
<tr>
<td>70.919</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u1/n1154_s5/F</td>
</tr>
<tr>
<td>71.393</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s77/I1</td>
</tr>
<tr>
<td>71.948</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s77/F</td>
</tr>
<tr>
<td>72.422</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s24/I1</td>
</tr>
<tr>
<td>72.977</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1157_s24/F</td>
</tr>
<tr>
<td>73.451</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1155_s5/I1</td>
</tr>
<tr>
<td>74.006</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1155_s5/F</td>
</tr>
<tr>
<td>74.480</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1156_s12/I0</td>
</tr>
<tr>
<td>74.997</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u1/n1156_s12/F</td>
</tr>
<tr>
<td>75.471</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1156_s8/I1</td>
</tr>
<tr>
<td>76.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1156_s8/F</td>
</tr>
<tr>
<td>76.500</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1156_s5/I1</td>
</tr>
<tr>
<td>77.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1156_s5/F</td>
</tr>
<tr>
<td>77.529</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s10/I1</td>
</tr>
<tr>
<td>78.084</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1157_s10/F</td>
</tr>
<tr>
<td>78.558</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s4/I1</td>
</tr>
<tr>
<td>79.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1157_s4/F</td>
</tr>
<tr>
<td>79.587</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s10/I1</td>
</tr>
<tr>
<td>80.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s10/F</td>
</tr>
<tr>
<td>80.616</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s5/I1</td>
</tr>
<tr>
<td>81.171</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u1/n1158_s5/F</td>
</tr>
<tr>
<td>81.645</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s3/I1</td>
</tr>
<tr>
<td>82.200</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u1/n1158_s3/F</td>
</tr>
<tr>
<td>82.674</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1159_s6/I0</td>
</tr>
<tr>
<td>83.191</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1159_s6/F</td>
</tr>
<tr>
<td>83.665</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1159_s4/I0</td>
</tr>
<tr>
<td>84.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>u1/n1159_s4/F</td>
</tr>
<tr>
<td>84.656</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1162_s15/I1</td>
</tr>
<tr>
<td>85.211</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1162_s15/F</td>
</tr>
<tr>
<td>85.685</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1162_s29/I1</td>
</tr>
<tr>
<td>86.240</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1162_s29/F</td>
</tr>
<tr>
<td>86.714</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1162_s16/I1</td>
</tr>
<tr>
<td>87.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u1/n1162_s16/F</td>
</tr>
<tr>
<td>87.743</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1161_s5/I2</td>
</tr>
<tr>
<td>88.196</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u1/n1161_s5/F</td>
</tr>
<tr>
<td>88.670</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1161_s41/I1</td>
</tr>
<tr>
<td>89.225</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1161_s41/F</td>
</tr>
<tr>
<td>89.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/wtdina_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u1/wtdina_3_s0/CLK</td>
</tr>
<tr>
<td>40.825</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u1/wtdina_3_s0</td>
</tr>
<tr>
<td>40.790</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u1/wtdina_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>52</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 30.293, 55.865%; route: 23.700, 43.707%; tC2Q: 0.232, 0.428%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-46.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>87.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.790</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ap3216c/als_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/wtdina_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ap3216c/als_done[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ap3216c/als_done</td>
</tr>
<tr>
<td>35.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>u_ap3216c/als_done_s1/Q</td>
</tr>
<tr>
<td>35.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ap3216c/als_data_2_s0/G</td>
</tr>
<tr>
<td>35.706</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>u_ap3216c/als_data_2_s0/Q</td>
</tr>
<tr>
<td>36.180</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n871_s/I1</td>
</tr>
<tr>
<td>36.750</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u1/n871_s/COUT</td>
</tr>
<tr>
<td>36.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u1/n870_s/CIN</td>
</tr>
<tr>
<td>36.785</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u1/n870_s/COUT</td>
</tr>
<tr>
<td>36.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n869_s/CIN</td>
</tr>
<tr>
<td>36.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n869_s/COUT</td>
</tr>
<tr>
<td>36.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n868_s/CIN</td>
</tr>
<tr>
<td>36.856</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n868_s/COUT</td>
</tr>
<tr>
<td>36.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n867_s/CIN</td>
</tr>
<tr>
<td>36.891</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n867_s/COUT</td>
</tr>
<tr>
<td>36.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n866_s/CIN</td>
</tr>
<tr>
<td>36.926</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n866_s/COUT</td>
</tr>
<tr>
<td>36.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u1/n865_s/CIN</td>
</tr>
<tr>
<td>37.396</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n865_s/SUM</td>
</tr>
<tr>
<td>37.870</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>u1/mult_510_s1/B[9]</td>
</tr>
<tr>
<td>41.510</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/mult_510_s1/DOUT[30]</td>
</tr>
<tr>
<td>41.984</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s122/I1</td>
</tr>
<tr>
<td>42.539</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u1/n1163_s122/F</td>
</tr>
<tr>
<td>43.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s135/I2</td>
</tr>
<tr>
<td>43.466</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s135/F</td>
</tr>
<tr>
<td>43.940</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s99/I1</td>
</tr>
<tr>
<td>44.495</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1163_s99/F</td>
</tr>
<tr>
<td>44.969</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s85/I1</td>
</tr>
<tr>
<td>45.524</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s85/F</td>
</tr>
<tr>
<td>45.998</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s44/I2</td>
</tr>
<tr>
<td>46.451</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u1/n1163_s44/F</td>
</tr>
<tr>
<td>46.925</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s24/I1</td>
</tr>
<tr>
<td>47.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1163_s24/F</td>
</tr>
<tr>
<td>47.954</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s146/I0</td>
</tr>
<tr>
<td>48.471</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u1/n1163_s146/F</td>
</tr>
<tr>
<td>48.945</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s76/I1</td>
</tr>
<tr>
<td>49.500</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u1/n1163_s76/F</td>
</tr>
<tr>
<td>49.974</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s59/I1</td>
</tr>
<tr>
<td>50.529</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s59/F</td>
</tr>
<tr>
<td>51.003</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s31/I0</td>
</tr>
<tr>
<td>51.520</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1163_s31/F</td>
</tr>
<tr>
<td>51.994</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s17/I1</td>
</tr>
<tr>
<td>52.549</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>u1/n1163_s17/F</td>
</tr>
<tr>
<td>53.023</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s69/I0</td>
</tr>
<tr>
<td>53.540</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u1/n1163_s69/F</td>
</tr>
<tr>
<td>54.014</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s72/I1</td>
</tr>
<tr>
<td>54.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s72/F</td>
</tr>
<tr>
<td>55.043</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s37/I1</td>
</tr>
<tr>
<td>55.598</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1163_s37/F</td>
</tr>
<tr>
<td>56.072</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1163_s19/I1</td>
</tr>
<tr>
<td>56.627</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1163_s19/F</td>
</tr>
<tr>
<td>57.101</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1150_s19/I1</td>
</tr>
<tr>
<td>57.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>u1/n1150_s19/F</td>
</tr>
<tr>
<td>58.130</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1149_s10/I1</td>
</tr>
<tr>
<td>58.685</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1149_s10/F</td>
</tr>
<tr>
<td>59.159</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1149_s5/I1</td>
</tr>
<tr>
<td>59.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1149_s5/F</td>
</tr>
<tr>
<td>60.188</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s16/I0</td>
</tr>
<tr>
<td>60.705</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1151_s16/F</td>
</tr>
<tr>
<td>61.179</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s14/I1</td>
</tr>
<tr>
<td>61.734</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s14/F</td>
</tr>
<tr>
<td>62.208</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s7/I1</td>
</tr>
<tr>
<td>62.763</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1151_s7/F</td>
</tr>
<tr>
<td>63.237</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1151_s4/I0</td>
</tr>
<tr>
<td>63.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u1/n1151_s4/F</td>
</tr>
<tr>
<td>64.228</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1152_s9/I1</td>
</tr>
<tr>
<td>64.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u1/n1152_s9/F</td>
</tr>
<tr>
<td>65.257</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s22/I0</td>
</tr>
<tr>
<td>65.774</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s22/F</td>
</tr>
<tr>
<td>66.248</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s18/I1</td>
</tr>
<tr>
<td>66.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s18/F</td>
</tr>
<tr>
<td>67.277</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s10/I1</td>
</tr>
<tr>
<td>67.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1153_s10/F</td>
</tr>
<tr>
<td>68.306</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1153_s5/I1</td>
</tr>
<tr>
<td>68.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1153_s5/F</td>
</tr>
<tr>
<td>69.335</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1154_s10/I1</td>
</tr>
<tr>
<td>69.890</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1154_s10/F</td>
</tr>
<tr>
<td>70.364</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1154_s5/I1</td>
</tr>
<tr>
<td>70.919</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u1/n1154_s5/F</td>
</tr>
<tr>
<td>71.393</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s77/I1</td>
</tr>
<tr>
<td>71.948</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s77/F</td>
</tr>
<tr>
<td>72.422</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s24/I1</td>
</tr>
<tr>
<td>72.977</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1157_s24/F</td>
</tr>
<tr>
<td>73.451</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1155_s5/I1</td>
</tr>
<tr>
<td>74.006</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1155_s5/F</td>
</tr>
<tr>
<td>74.480</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1156_s12/I0</td>
</tr>
<tr>
<td>74.997</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u1/n1156_s12/F</td>
</tr>
<tr>
<td>75.471</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1156_s8/I1</td>
</tr>
<tr>
<td>76.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u1/n1156_s8/F</td>
</tr>
<tr>
<td>76.500</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1156_s5/I1</td>
</tr>
<tr>
<td>77.055</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u1/n1156_s5/F</td>
</tr>
<tr>
<td>77.529</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s10/I1</td>
</tr>
<tr>
<td>78.084</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1157_s10/F</td>
</tr>
<tr>
<td>78.558</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1157_s4/I1</td>
</tr>
<tr>
<td>79.113</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1157_s4/F</td>
</tr>
<tr>
<td>79.587</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s10/I1</td>
</tr>
<tr>
<td>80.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s10/F</td>
</tr>
<tr>
<td>80.616</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s5/I1</td>
</tr>
<tr>
<td>81.171</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u1/n1158_s5/F</td>
</tr>
<tr>
<td>81.645</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1158_s3/I1</td>
</tr>
<tr>
<td>82.200</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u1/n1158_s3/F</td>
</tr>
<tr>
<td>82.674</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1159_s6/I0</td>
</tr>
<tr>
<td>83.191</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u1/n1159_s6/F</td>
</tr>
<tr>
<td>83.665</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1159_s4/I0</td>
</tr>
<tr>
<td>84.182</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>u1/n1159_s4/F</td>
</tr>
<tr>
<td>84.656</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1160_s10/I2</td>
</tr>
<tr>
<td>85.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u1/n1160_s10/F</td>
</tr>
<tr>
<td>85.583</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1160_s5/I1</td>
</tr>
<tr>
<td>86.138</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u1/n1160_s5/F</td>
</tr>
<tr>
<td>86.612</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/n1160_s33/I1</td>
</tr>
<tr>
<td>87.167</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u1/n1160_s33/F</td>
</tr>
<tr>
<td>87.641</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u1/wtdina_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u1/wtdina_4_s0/CLK</td>
</tr>
<tr>
<td>40.825</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u1/wtdina_4_s0</td>
</tr>
<tr>
<td>40.790</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u1/wtdina_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>50</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 29.183, 55.941%; route: 22.752, 43.614%; tC2Q: 0.232, 0.445%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
