#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Jul 25 13:48:39 2017
# Process ID: 8837
# Current directory: /root/NetFPGA-SUME-live/lib/hw/std/cores/axis_sim_record_v1_0_0
# Command line: vivado -mode batch -source axis_sim_record.tcl
# Log file: /root/NetFPGA-SUME-live/lib/hw/std/cores/axis_sim_record_v1_0_0/vivado.log
# Journal file: /root/NetFPGA-SUME-live/lib/hw/std/cores/axis_sim_record_v1_0_0/vivado.jou
#-----------------------------------------------------------
source axis_sim_record.tcl
