set_global_assignment -name VERILOG_FILE       [file join $::quartus(qip_path) c1581_mos8520.v   ]
set_global_assignment -name VERILOG_FILE       [file join $::quartus(qip_path) fdc1772.v         ]
set_global_assignment -name VERILOG_FILE       [file join $::quartus(qip_path) floppy.v          ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) c1581_sd.sv       ]
set_global_assignment -name VHDL_FILE          [file join $::quartus(qip_path) c1581.vhd         ]
