// Seed: 1300366807
module module_0 ();
  wire id_1;
  module_2(
      id_1, id_1
  );
endmodule
module module_0 (
    input tri0 id_0,
    output tri id_1,
    output tri1 module_1,
    input tri id_3,
    output wire id_4,
    input wire id_5,
    output wand id_6,
    input wand id_7,
    output tri1 id_8,
    output tri0 id_9,
    output wand id_10,
    input supply1 id_11,
    input tri id_12,
    input wire id_13
);
  assign id_1 = id_0 == id_5;
  or (id_1, id_11, id_12, id_13, id_3, id_5, id_7);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  logic [7:0] id_3;
  assign {1'b0}  = 1 == id_1;
  assign id_3[1] = id_3;
endmodule
