m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/Nand Gate
vnandgate
!s110 1596521514
!i10b 1
!s100 h`0aFIIT4`_dj@W?j1ZS51
I>jfj_Yfk37kIN:8ZZ]3d81
VDg1SIo80bB@j0V0VzS_@n1
d/home/sriram/Documents/Verilog/OR Gate
w1596521510
8/home/sriram/Documents/Verilog/OR Gate/ORGate.v
F/home/sriram/Documents/Verilog/OR Gate/ORGate.v
L0 4
OV;L;10.5b;63
r1
!s85 0
31
!s108 1596521514.000000
!s107 /home/sriram/Documents/Verilog/OR Gate/ORGate.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/OR Gate/ORGate.v|
!i113 1
o-work work
tCvgOpt 0
