// Seed: 1954019451
module module_0;
  always @(posedge (-1) or posedge -1) if (1) $clog2(5);
  ;
  wire id_1;
  parameter id_2 = 1;
  parameter id_3 = (id_2[""]);
  logic [7:0] id_4;
  assign id_1 = id_1;
  tri1 id_5 = {-1 <= id_2{1}} + -1;
  wire id_6;
  assign id_4 = id_4[-1];
endmodule
module module_1 #(
    parameter id_3 = 32'd45
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output supply0 id_6;
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
  input wire _id_3;
  inout wor id_2;
  output tri0 id_1;
  assign id_2 = -1;
  wire [id_3 : -1 'd0] id_8;
  wire [$realtime : 1] id_9;
  assign id_6 = -1;
  assign id_1 = 1;
endmodule
