Chronologic VCS simulator copyright 1991-2011
Contains Synopsys proprietary information.
Compiler version E-2011.03_Full64; Runtime version E-2011.03_Full64;  Apr 22 21:21 2013
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   500 : System STILL at reset, can't show anything
@@
@@
@@                  1000 : System STILL at reset, can't show anything
@@
@@
@@                  1500 : System STILL at reset, can't show anything
@@
@@                  1760  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 0000000000000555 : 1365
@@@
@@@
@@                  8520 : System halted
@@
@@@ System halted on HALT instruction
@@@
@@
@@  14 cycles / 0 instrs = inf CPI
@@
@@  650.00 ns total time to execute
@@

$finish called from file "testbench/testbench.v", line 374.
$finish at simulation time                 9520
           V C S   S i m u l a t i o n   R e p o r t 
Time: 952000 ps
CPU Time:      0.280 seconds;       Data structure size:   0.5Mb
Mon Apr 22 21:21:09 2013
