{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 29 12:53:22 2019 " "Info: Processing started: Sun Dec 29 12:53:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scan -c scan --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scan -c scan --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sin1 " "Info: Assuming node \"sin1\" is an undefined clock" {  } { { "scan.bdf" "" { Schematic "E:/scan/scan.bdf" { { 152 24 192 168 "sin1" "" } } } } { "d:/altera/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sin1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sin1 register register 74161:inst4\|f74161:sub\|87 74161:inst4\|f74161:sub\|99 275.03 MHz Internal " "Info: Clock \"sin1\" Internal fmax is restricted to 275.03 MHz between source register \"74161:inst4\|f74161:sub\|87\" and destination register \"74161:inst4\|f74161:sub\|99\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.896 ns + Longest register register " "Info: + Longest register to register delay is 1.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst4\|f74161:sub\|87 1 REG LC_X30_Y9_N1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y9_N1; Fanout = 17; REG Node = '74161:inst4\|f74161:sub\|87'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.575 ns) 1.109 ns 74161:inst4\|f74161:sub\|85~COUT1_4 2 COMB LC_X30_Y9_N1 1 " "Info: 2: + IC(0.534 ns) + CELL(0.575 ns) = 1.109 ns; Loc. = LC_X30_Y9_N1; Fanout = 1; COMB Node = '74161:inst4\|f74161:sub\|85~COUT1_4'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { 74161:inst4|f74161:sub|87 74161:inst4|f74161:sub|85~COUT1_4 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 464 432 480 496 "85" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 1.896 ns 74161:inst4\|f74161:sub\|99 3 REG LC_X30_Y9_N2 5 " "Info: 3: + IC(0.000 ns) + CELL(0.787 ns) = 1.896 ns; Loc. = LC_X30_Y9_N2; Fanout = 5; REG Node = '74161:inst4\|f74161:sub\|99'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { 74161:inst4|f74161:sub|85~COUT1_4 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.362 ns ( 71.84 % ) " "Info: Total cell delay = 1.362 ns ( 71.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.534 ns ( 28.16 % ) " "Info: Total interconnect delay = 0.534 ns ( 28.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { 74161:inst4|f74161:sub|87 74161:inst4|f74161:sub|85~COUT1_4 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "1.896 ns" { 74161:inst4|f74161:sub|87 {} 74161:inst4|f74161:sub|85~COUT1_4 {} 74161:inst4|f74161:sub|99 {} } { 0.000ns 0.534ns 0.000ns } { 0.000ns 0.575ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sin1 destination 2.909 ns + Shortest register " "Info: + Shortest clock path from clock \"sin1\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sin1 1 CLK PIN_29 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 3; CLK Node = 'sin1'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin1 } "NODE_NAME" } } { "scan.bdf" "" { Schematic "E:/scan/scan.bdf" { { 152 24 192 168 "sin1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns 74161:inst4\|f74161:sub\|99 2 REG LC_X30_Y9_N2 5 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X30_Y9_N2; Fanout = 5; REG Node = '74161:inst4\|f74161:sub\|99'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { sin1 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { sin1 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { sin1 {} sin1~out0 {} 74161:inst4|f74161:sub|99 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sin1 source 2.909 ns - Longest register " "Info: - Longest clock path from clock \"sin1\" to source register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sin1 1 CLK PIN_29 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 3; CLK Node = 'sin1'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin1 } "NODE_NAME" } } { "scan.bdf" "" { Schematic "E:/scan/scan.bdf" { { 152 24 192 168 "sin1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns 74161:inst4\|f74161:sub\|87 2 REG LC_X30_Y9_N1 17 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X30_Y9_N1; Fanout = 17; REG Node = '74161:inst4\|f74161:sub\|87'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { sin1 74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { sin1 74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { sin1 {} sin1~out0 {} 74161:inst4|f74161:sub|87 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { sin1 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { sin1 {} sin1~out0 {} 74161:inst4|f74161:sub|99 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { sin1 74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { sin1 {} sin1~out0 {} 74161:inst4|f74161:sub|87 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { 74161:inst4|f74161:sub|87 74161:inst4|f74161:sub|85~COUT1_4 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "1.896 ns" { 74161:inst4|f74161:sub|87 {} 74161:inst4|f74161:sub|85~COUT1_4 {} 74161:inst4|f74161:sub|99 {} } { 0.000ns 0.534ns 0.000ns } { 0.000ns 0.575ns 0.787ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { sin1 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { sin1 {} sin1~out0 {} 74161:inst4|f74161:sub|99 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { sin1 74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { sin1 {} sin1~out0 {} 74161:inst4|f74161:sub|87 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst4|f74161:sub|99 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 74161:inst4|f74161:sub|99 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sin1 SG 74161:inst4\|f74161:sub\|87 17.132 ns register " "Info: tco from clock \"sin1\" to destination pin \"SG\" through register \"74161:inst4\|f74161:sub\|87\" is 17.132 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sin1 source 2.909 ns + Longest register " "Info: + Longest clock path from clock \"sin1\" to source register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sin1 1 CLK PIN_29 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 3; CLK Node = 'sin1'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin1 } "NODE_NAME" } } { "scan.bdf" "" { Schematic "E:/scan/scan.bdf" { { 152 24 192 168 "sin1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns 74161:inst4\|f74161:sub\|87 2 REG LC_X30_Y9_N1 17 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X30_Y9_N1; Fanout = 17; REG Node = '74161:inst4\|f74161:sub\|87'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { sin1 74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { sin1 74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { sin1 {} sin1~out0 {} 74161:inst4|f74161:sub|87 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.999 ns + Longest register pin " "Info: + Longest register to pin delay is 13.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst4\|f74161:sub\|87 1 REG LC_X30_Y9_N1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y9_N1; Fanout = 17; REG Node = '74161:inst4\|f74161:sub\|87'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.442 ns) 2.428 ns 74151:inst3\|f74151:sub\|81~48 2 COMB LC_X33_Y13_N1 1 " "Info: 2: + IC(1.986 ns) + CELL(0.442 ns) = 2.428 ns; Loc. = LC_X33_Y13_N1; Fanout = 1; COMB Node = '74151:inst3\|f74151:sub\|81~48'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.428 ns" { 74161:inst4|f74161:sub|87 74151:inst3|f74151:sub|81~48 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.114 ns) 4.348 ns 74151:inst3\|f74151:sub\|81~49 3 COMB LC_X30_Y9_N6 1 " "Info: 3: + IC(1.806 ns) + CELL(0.114 ns) = 4.348 ns; Loc. = LC_X30_Y9_N6; Fanout = 1; COMB Node = '74151:inst3\|f74151:sub\|81~49'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.920 ns" { 74151:inst3|f74151:sub|81~48 74151:inst3|f74151:sub|81~49 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.292 ns) 5.355 ns 74151:inst3\|f74151:sub\|81~50 4 COMB LC_X30_Y9_N4 5 " "Info: 4: + IC(0.715 ns) + CELL(0.292 ns) = 5.355 ns; Loc. = LC_X30_Y9_N4; Fanout = 5; COMB Node = '74151:inst3\|f74151:sub\|81~50'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { 74151:inst3|f74151:sub|81~49 74151:inst3|f74151:sub|81~50 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.590 ns) 7.647 ns 7449:inst5\|33 5 COMB LC_X30_Y14_N4 1 " "Info: 5: + IC(1.702 ns) + CELL(0.590 ns) = 7.647 ns; Loc. = LC_X30_Y14_N4; Fanout = 1; COMB Node = '7449:inst5\|33'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { 74151:inst3|f74151:sub|81~50 7449:inst5|33 } "NODE_NAME" } } { "7449.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/7449.bdf" { { 880 640 704 920 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.228 ns) + CELL(2.124 ns) 13.999 ns SG 6 PIN PIN_11 0 " "Info: 6: + IC(4.228 ns) + CELL(2.124 ns) = 13.999 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'SG'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.352 ns" { 7449:inst5|33 SG } "NODE_NAME" } } { "scan.bdf" "" { Schematic "E:/scan/scan.bdf" { { -384 656 672 -208 "SG" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.562 ns ( 25.44 % ) " "Info: Total cell delay = 3.562 ns ( 25.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.437 ns ( 74.56 % ) " "Info: Total interconnect delay = 10.437 ns ( 74.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.999 ns" { 74161:inst4|f74161:sub|87 74151:inst3|f74151:sub|81~48 74151:inst3|f74151:sub|81~49 74151:inst3|f74151:sub|81~50 7449:inst5|33 SG } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "13.999 ns" { 74161:inst4|f74161:sub|87 {} 74151:inst3|f74151:sub|81~48 {} 74151:inst3|f74151:sub|81~49 {} 74151:inst3|f74151:sub|81~50 {} 7449:inst5|33 {} SG {} } { 0.000ns 1.986ns 1.806ns 0.715ns 1.702ns 4.228ns } { 0.000ns 0.442ns 0.114ns 0.292ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { sin1 74161:inst4|f74161:sub|87 } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { sin1 {} sin1~out0 {} 74161:inst4|f74161:sub|87 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.999 ns" { 74161:inst4|f74161:sub|87 74151:inst3|f74151:sub|81~48 74151:inst3|f74151:sub|81~49 74151:inst3|f74151:sub|81~50 7449:inst5|33 SG } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "13.999 ns" { 74161:inst4|f74161:sub|87 {} 74151:inst3|f74151:sub|81~48 {} 74151:inst3|f74151:sub|81~49 {} 74151:inst3|f74151:sub|81~50 {} 7449:inst5|33 {} SG {} } { 0.000ns 1.986ns 1.806ns 0.715ns 1.702ns 4.228ns } { 0.000ns 0.442ns 0.114ns 0.292ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "32 SG 20.728 ns Longest " "Info: Longest tpd from source pin \"32\" to destination pin \"SG\" is 20.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns 32 1 PIN PIN_41 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_41; Fanout = 1; PIN Node = '32'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 32 } "NODE_NAME" } } { "scan.bdf" "" { Schematic "E:/scan/scan.bdf" { { 536 1088 1104 704 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.421 ns) + CELL(0.590 ns) 10.480 ns 74151:inst3\|f74151:sub\|81~47 2 COMB LC_X33_Y13_N2 1 " "Info: 2: + IC(8.421 ns) + CELL(0.590 ns) = 10.480 ns; Loc. = LC_X33_Y13_N2; Fanout = 1; COMB Node = '74151:inst3\|f74151:sub\|81~47'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.011 ns" { 32 74151:inst3|f74151:sub|81~47 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.114 ns) 12.084 ns 74151:inst3\|f74151:sub\|81~50 3 COMB LC_X30_Y9_N4 5 " "Info: 3: + IC(1.490 ns) + CELL(0.114 ns) = 12.084 ns; Loc. = LC_X30_Y9_N4; Fanout = 5; COMB Node = '74151:inst3\|f74151:sub\|81~50'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { 74151:inst3|f74151:sub|81~47 74151:inst3|f74151:sub|81~50 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.590 ns) 14.376 ns 7449:inst5\|33 4 COMB LC_X30_Y14_N4 1 " "Info: 4: + IC(1.702 ns) + CELL(0.590 ns) = 14.376 ns; Loc. = LC_X30_Y14_N4; Fanout = 1; COMB Node = '7449:inst5\|33'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { 74151:inst3|f74151:sub|81~50 7449:inst5|33 } "NODE_NAME" } } { "7449.bdf" "" { Schematic "d:/altera/altera/81/quartus/libraries/others/maxplus2/7449.bdf" { { 880 640 704 920 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.228 ns) + CELL(2.124 ns) 20.728 ns SG 5 PIN PIN_11 0 " "Info: 5: + IC(4.228 ns) + CELL(2.124 ns) = 20.728 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'SG'" {  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.352 ns" { 7449:inst5|33 SG } "NODE_NAME" } } { "scan.bdf" "" { Schematic "E:/scan/scan.bdf" { { -384 656 672 -208 "SG" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.887 ns ( 23.58 % ) " "Info: Total cell delay = 4.887 ns ( 23.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.841 ns ( 76.42 % ) " "Info: Total interconnect delay = 15.841 ns ( 76.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.728 ns" { 32 74151:inst3|f74151:sub|81~47 74151:inst3|f74151:sub|81~50 7449:inst5|33 SG } "NODE_NAME" } } { "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/altera/81/quartus/bin/Technology_Viewer.qrui" "20.728 ns" { 32 {} 32~out0 {} 74151:inst3|f74151:sub|81~47 {} 74151:inst3|f74151:sub|81~50 {} 7449:inst5|33 {} SG {} } { 0.000ns 0.000ns 8.421ns 1.490ns 1.702ns 4.228ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 29 12:53:22 2019 " "Info: Processing ended: Sun Dec 29 12:53:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
