Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Jun  1 09:40:18 2025
| Host         : Heigke running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  177         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (177)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (408)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (177)
--------------------------
 There are 177 register/latch pins with no clock driven by root clock pin: clk100mhz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (408)
--------------------------------------------------
 There are 408 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  412          inf        0.000                      0                  412           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           412 Endpoints
Min Delay           412 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tx/tx_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.051ns  (logic 3.979ns (56.424%)  route 3.073ns (43.576%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y147        FDSE                         0.000     0.000 r  u_tx/tx_reg/C
    SLICE_X35Y147        FDSE (Prop_fdse_C_Q)         0.456     0.456 r  u_tx/tx_reg/Q
                         net (fo=1, routed)           3.073     3.529    uart_tx_o_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523     7.051 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.051    uart_tx_o
    D10                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.986ns  (logic 3.986ns (57.054%)  route 3.000ns (42.946%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[0]/Q
                         net (fo=1, routed)           3.000     3.456    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.530     6.986 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.986    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.980ns  (logic 3.967ns (56.831%)  route 3.013ns (43.169%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[1]/Q
                         net (fo=1, routed)           3.013     3.469    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.511     6.980 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.980    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_tx/bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.947ns  (logic 0.828ns (13.923%)  route 5.119ns (86.077%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDRE                         0.000     0.000 r  reset_cnt_reg[0]/C
    SLICE_X29Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  reset_cnt_reg[0]/Q
                         net (fo=2, routed)           0.965     1.421    u_rx/reset_cnt_reg[0]
    SLICE_X28Y141        LUT4 (Prop_lut4_I3_O)        0.124     1.545 f  u_rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.941     2.486    u_rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X28Y142        LUT6 (Prop_lut6_I3_O)        0.124     2.610 f  u_rx/FSM_sequential_state[1]_i_1/O
                         net (fo=125, routed)         3.213     5.823    u_tx/rst
    SLICE_X38Y145        LUT6 (Prop_lut6_I5_O)        0.124     5.947 r  u_tx/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.947    u_tx/bit_cnt[2]_i_1_n_0
    SLICE_X38Y145        FDRE                                         r  u_tx/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 4.030ns (70.723%)  route 1.668ns (29.277%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[2]/Q
                         net (fo=1, routed)           1.668     2.124    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     5.699 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.699    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_activity_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.698ns  (logic 0.704ns (12.354%)  route 4.994ns (87.646%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDRE                         0.000     0.000 r  reset_cnt_reg[0]/C
    SLICE_X29Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reset_cnt_reg[0]/Q
                         net (fo=2, routed)           0.965     1.421    u_rx/reset_cnt_reg[0]
    SLICE_X28Y141        LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  u_rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.941     2.486    u_rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X28Y142        LUT6 (Prop_lut6_I3_O)        0.124     2.610 r  u_rx/FSM_sequential_state[1]_i_1/O
                         net (fo=125, routed)         3.089     5.698    rst
    SLICE_X34Y140        FDRE                                         r  tx_activity_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_activity_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.566ns  (logic 0.704ns (12.649%)  route 4.862ns (87.351%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDRE                         0.000     0.000 r  reset_cnt_reg[0]/C
    SLICE_X29Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reset_cnt_reg[0]/Q
                         net (fo=2, routed)           0.965     1.421    u_rx/reset_cnt_reg[0]
    SLICE_X28Y141        LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  u_rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.941     2.486    u_rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X28Y142        LUT6 (Prop_lut6_I3_O)        0.124     2.610 r  u_rx/FSM_sequential_state[1]_i_1/O
                         net (fo=125, routed)         2.956     5.566    rst
    SLICE_X32Y141        FDRE                                         r  tx_activity_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_activity_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.566ns  (logic 0.704ns (12.649%)  route 4.862ns (87.351%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDRE                         0.000     0.000 r  reset_cnt_reg[0]/C
    SLICE_X29Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reset_cnt_reg[0]/Q
                         net (fo=2, routed)           0.965     1.421    u_rx/reset_cnt_reg[0]
    SLICE_X28Y141        LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  u_rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.941     2.486    u_rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X28Y142        LUT6 (Prop_lut6_I3_O)        0.124     2.610 r  u_rx/FSM_sequential_state[1]_i_1/O
                         net (fo=125, routed)         2.956     5.566    rst
    SLICE_X32Y141        FDRE                                         r  tx_activity_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_rx/rx_byte_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.526ns  (logic 0.828ns (14.984%)  route 4.698ns (85.016%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDRE                         0.000     0.000 r  reset_cnt_reg[0]/C
    SLICE_X29Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reset_cnt_reg[0]/Q
                         net (fo=2, routed)           0.965     1.421    u_rx/reset_cnt_reg[0]
    SLICE_X28Y141        LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  u_rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.941     2.486    u_rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X28Y142        LUT6 (Prop_lut6_I3_O)        0.124     2.610 r  u_rx/FSM_sequential_state[1]_i_1/O
                         net (fo=125, routed)         2.792     5.402    u_rx/rst
    SLICE_X33Y148        LUT6 (Prop_lut6_I4_O)        0.124     5.526 r  u_rx/rx_byte[6]_i_1/O
                         net (fo=1, routed)           0.000     5.526    u_rx/rx_byte[6]_i_1_n_0
    SLICE_X33Y148        FDRE                                         r  u_rx/rx_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_activity_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.422ns  (logic 0.704ns (12.983%)  route 4.718ns (87.017%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y138        FDRE                         0.000     0.000 r  reset_cnt_reg[0]/C
    SLICE_X29Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reset_cnt_reg[0]/Q
                         net (fo=2, routed)           0.965     1.421    u_rx/reset_cnt_reg[0]
    SLICE_X28Y141        LUT4 (Prop_lut4_I3_O)        0.124     1.545 r  u_rx/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.941     2.486    u_rx/FSM_sequential_state[1]_i_6_n_0
    SLICE_X28Y142        LUT6 (Prop_lut6_I3_O)        0.124     2.610 r  u_rx/FSM_sequential_state[1]_i_1/O
                         net (fo=125, routed)         2.813     5.422    rst
    SLICE_X36Y141        FDRE                                         r  rx_activity_reg[17]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tx/shift_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_tx/tx_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y146        FDSE                         0.000     0.000 r  u_tx/shift_reg[0]/C
    SLICE_X35Y146        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  u_tx/shift_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    u_tx/shift_reg_n_0_[0]
    SLICE_X35Y147        FDSE                                         r  u_tx/tx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rx/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.674%)  route 0.117ns (45.326%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE                         0.000     0.000 r  u_rx/data_reg[0]/C
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_rx/data_reg[0]/Q
                         net (fo=1, routed)           0.117     0.258    data[0]
    SLICE_X34Y147        FDRE                                         r  tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rx/rx_byte_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_rx/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDRE                         0.000     0.000 r  u_rx/rx_byte_reg[3]/C
    SLICE_X31Y146        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_rx/rx_byte_reg[3]/Q
                         net (fo=2, routed)           0.123     0.264    u_rx/rx_byte[3]
    SLICE_X31Y147        FDRE                                         r  u_rx/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rx/rx_byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_rx/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDRE                         0.000     0.000 r  u_rx/rx_byte_reg[4]/C
    SLICE_X31Y146        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_rx/rx_byte_reg[4]/Q
                         net (fo=2, routed)           0.123     0.264    u_rx/rx_byte[4]
    SLICE_X31Y147        FDRE                                         r  u_rx/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 heartbeat_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.865%)  route 0.126ns (47.135%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  heartbeat_reg[24]/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  heartbeat_reg[24]/Q
                         net (fo=2, routed)           0.126     0.267    heartbeat_reg[24]
    SLICE_X1Y51          FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rx/data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y148        FDRE                         0.000     0.000 r  u_rx/data_reg[2]/C
    SLICE_X34Y148        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_rx/data_reg[2]/Q
                         net (fo=1, routed)           0.108     0.272    data[2]
    SLICE_X34Y147        FDRE                                         r  tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rx/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y148        FDRE                         0.000     0.000 r  u_rx/data_reg[1]/C
    SLICE_X34Y148        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_rx/data_reg[1]/Q
                         net (fo=1, routed)           0.110     0.274    data[1]
    SLICE_X34Y147        FDRE                                         r  tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tx/shift_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_tx/shift_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y146        FDSE                         0.000     0.000 r  u_tx/shift_reg[3]/C
    SLICE_X34Y146        FDSE (Prop_fdse_C_Q)         0.164     0.164 r  u_tx/shift_reg[3]/Q
                         net (fo=1, routed)           0.082     0.246    u_tx/shift_reg_n_0_[3]
    SLICE_X35Y146        LUT4 (Prop_lut4_I3_O)        0.045     0.291 r  u_tx/shift[2]_i_1/O
                         net (fo=1, routed)           0.000     0.291    u_tx/shift[2]_i_1_n_0
    SLICE_X35Y146        FDSE                                         r  u_tx/shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tx/shift_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_tx/shift_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.230%)  route 0.113ns (37.770%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y146        FDSE                         0.000     0.000 r  u_tx/shift_reg[7]/C
    SLICE_X33Y146        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  u_tx/shift_reg[7]/Q
                         net (fo=1, routed)           0.113     0.254    u_tx/shift_reg_n_0_[7]
    SLICE_X34Y146        LUT4 (Prop_lut4_I3_O)        0.045     0.299 r  u_tx/shift[6]_i_1/O
                         net (fo=1, routed)           0.000     0.299    u_tx/shift[6]_i_1_n_0
    SLICE_X34Y146        FDSE                                         r  u_tx/shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rx/data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.037%)  route 0.159ns (52.963%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y147        FDRE                         0.000     0.000 r  u_rx/data_reg[4]/C
    SLICE_X31Y147        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_rx/data_reg[4]/Q
                         net (fo=1, routed)           0.159     0.300    data[4]
    SLICE_X34Y147        FDRE                                         r  tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------





