-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Thu Oct 10 02:47:55 2024
-- Host        : puftester-Latitude-E7240 running 64-bit Ubuntu 18.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0_sim_netlist.vhdl
-- Design      : u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu3eg-sbva484-1-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core : entity is 20;
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__1\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__1\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__1\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__1\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__1\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__10\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__10\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__10\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__10\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__10\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__10\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__100\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__100\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__100\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__100\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__100\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__100\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__100\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__101\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__101\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__101\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__101\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__101\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__101\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__101\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__102\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__102\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__102\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__102\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__102\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__102\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__102\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__103\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__103\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__103\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__103\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__103\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__103\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__103\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__104\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__104\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__104\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__104\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__104\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__104\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__104\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__105\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__105\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__105\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__105\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__105\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__105\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__105\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__106\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__106\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__106\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__106\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__106\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__106\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__106\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__107\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__107\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__107\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__107\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__107\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__107\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__107\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__108\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__108\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__108\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__108\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__108\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__108\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__108\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__109\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__109\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__109\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__109\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__109\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__109\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__109\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__11\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__11\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__11\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__11\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__11\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__11\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__110\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__110\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__110\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__110\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__110\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__110\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__110\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__111\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__111\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__111\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__111\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__111\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__111\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__111\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__112\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__112\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__112\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__112\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__112\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__112\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__112\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__113\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__113\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__113\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__113\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__113\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__113\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__113\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__114\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__114\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__114\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__114\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__114\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__114\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__114\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__115\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__115\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__115\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__115\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__115\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__115\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__115\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__116\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__116\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__116\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__116\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__116\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__116\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__116\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__117\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__117\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__117\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__117\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__117\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__117\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__117\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__118\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__118\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__118\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__118\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__118\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__118\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__118\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__119\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__119\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__119\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__119\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__119\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__119\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__119\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__12\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__12\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__12\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__12\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__12\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__12\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__120\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__120\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__120\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__120\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__120\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__120\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__120\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__121\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__121\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__121\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__121\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__121\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__121\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__121\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__122\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__122\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__122\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__122\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__122\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__122\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__122\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__123\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__123\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__123\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__123\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__123\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__123\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__123\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__124\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__124\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__124\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__124\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__124\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__124\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__124\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__125\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__125\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__125\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__125\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__125\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__125\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__125\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__126\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__126\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__126\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__126\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__126\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__126\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__126\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__127\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__127\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__127\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__127\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__127\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__127\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__127\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__128\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__128\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__128\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__128\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__128\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__128\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__128\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__129\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__129\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__129\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__129\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__129\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__129\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__129\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__13\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__13\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__13\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__13\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__13\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__13\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__130\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__130\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__130\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__130\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__130\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__130\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__130\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__131\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__131\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__131\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__131\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__131\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__131\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__131\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__132\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__132\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__132\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__132\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__132\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__132\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__132\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__133\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__133\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__133\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__133\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__133\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__133\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__133\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__134\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__134\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__134\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__134\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__134\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__134\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__134\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__135\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__135\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__135\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__135\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__135\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__135\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__135\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__136\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__136\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__136\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__136\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__136\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__136\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__136\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__137\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__137\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__137\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__137\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__137\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__137\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__137\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__138\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__138\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__138\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__138\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__138\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__138\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__138\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__139\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__139\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__139\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__139\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__139\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__139\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__139\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__14\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__14\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__14\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__14\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__14\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__14\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__140\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__140\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__140\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__140\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__140\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__140\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__140\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__141\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__141\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__141\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__141\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__141\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__141\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__141\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__142\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__142\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__142\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__142\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__142\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__142\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__142\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__143\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__143\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__143\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__143\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__143\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__143\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__143\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__144\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__144\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__144\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__144\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__144\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__144\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__144\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__145\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__145\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__145\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__145\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__145\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__145\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__145\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__146\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__146\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__146\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__146\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__146\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__146\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__146\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__147\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__147\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__147\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__147\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__147\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__147\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__147\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__148\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__148\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__148\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__148\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__148\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__148\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__148\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__149\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__149\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__149\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__149\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__149\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__149\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__149\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__15\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__15\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__15\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__15\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__15\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__15\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__150\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__150\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__150\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__150\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__150\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__150\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__150\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__151\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__151\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__151\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__151\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__151\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__151\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__151\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__152\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__152\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__152\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__152\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__152\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__152\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__152\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__153\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__153\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__153\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__153\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__153\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__153\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__153\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__154\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__154\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__154\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__154\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__154\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__154\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__154\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__155\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__155\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__155\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__155\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__155\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__155\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__155\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__156\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__156\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__156\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__156\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__156\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__156\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__156\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__157\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__157\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__157\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__157\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__157\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__157\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__157\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__158\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__158\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__158\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__158\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__158\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__158\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__158\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__159\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__159\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__159\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__159\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__159\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__159\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__159\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__16\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__16\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__16\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__16\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__16\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__16\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__160\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__160\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__160\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__160\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__160\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__160\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__160\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__161\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__161\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__161\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__161\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__161\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__161\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__161\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__162\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__162\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__162\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__162\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__162\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__162\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__162\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__163\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__163\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__163\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__163\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__163\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__163\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__163\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__164\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__164\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__164\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__164\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__164\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__164\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__164\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__165\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__165\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__165\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__165\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__165\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__165\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__165\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__166\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__166\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__166\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__166\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__166\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__166\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__166\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__167\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__167\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__167\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__167\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__167\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__167\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__167\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__168\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__168\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__168\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__168\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__168\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__168\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__168\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__169\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__169\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__169\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__169\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__169\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__169\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__169\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__17\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__17\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__17\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__17\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__17\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__17\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__170\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__170\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__170\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__170\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__170\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__170\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__170\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__171\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__171\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__171\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__171\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__171\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__171\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__171\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__172\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__172\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__172\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__172\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__172\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__172\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__172\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__173\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__173\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__173\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__173\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__173\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__173\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__173\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__174\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__174\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__174\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__174\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__174\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__174\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__174\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__175\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__175\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__175\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__175\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__175\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__175\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__175\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__176\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__176\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__176\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__176\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__176\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__176\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__176\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__177\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__177\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__177\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__177\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__177\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__177\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__177\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__178\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__178\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__178\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__178\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__178\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__178\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__178\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__179\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__179\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__179\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__179\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__179\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__179\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__179\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__18\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__18\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__18\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__18\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__18\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__18\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__180\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__180\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__180\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__180\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__180\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__180\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__180\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__181\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__181\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__181\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__181\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__181\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__181\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__181\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__182\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__182\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__182\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__182\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__182\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__182\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__182\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__183\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__183\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__183\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__183\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__183\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__183\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__183\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__184\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__184\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__184\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__184\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__184\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__184\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__184\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__185\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__185\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__185\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__185\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__185\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__185\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__185\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__186\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__186\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__186\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__186\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__186\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__186\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__186\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__187\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__187\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__187\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__187\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__187\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__187\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__187\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__188\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__188\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__188\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__188\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__188\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__188\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__188\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__189\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__189\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__189\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__189\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__189\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__189\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__189\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__19\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__19\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__19\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__19\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__19\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__19\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__190\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__190\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__190\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__190\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__190\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__190\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__190\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__191\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__191\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__191\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__191\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__191\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__191\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__191\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__192\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__192\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__192\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__192\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__192\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__192\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__192\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__193\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__193\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__193\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__193\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__193\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__193\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__193\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__194\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__194\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__194\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__194\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__194\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__194\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__194\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__195\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__195\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__195\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__195\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__195\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__195\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__195\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__196\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__196\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__196\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__196\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__196\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__196\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__196\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__197\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__197\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__197\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__197\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__197\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__197\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__197\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__198\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__198\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__198\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__198\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__198\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__198\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__198\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__199\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__199\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__199\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__199\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__199\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__199\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__199\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__2\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__2\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__2\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__2\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__2\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__2\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__20\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__20\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__20\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__20\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__20\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__20\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__200\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__200\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__200\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__200\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__200\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__200\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__200\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__201\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__201\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__201\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__201\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__201\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__201\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__201\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__202\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__202\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__202\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__202\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__202\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__202\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__202\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__203\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__203\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__203\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__203\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__203\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__203\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__203\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__204\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__204\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__204\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__204\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__204\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__204\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__204\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__205\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__205\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__205\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__205\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__205\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__205\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__205\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__206\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__206\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__206\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__206\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__206\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__206\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__206\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__207\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__207\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__207\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__207\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__207\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__207\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__207\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__208\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__208\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__208\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__208\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__208\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__208\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__208\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__209\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__209\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__209\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__209\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__209\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__209\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__209\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__21\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__21\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__21\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__21\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__21\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__21\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__210\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__210\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__210\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__210\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__210\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__210\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__210\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__211\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__211\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__211\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__211\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__211\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__211\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__211\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__212\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__212\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__212\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__212\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__212\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__212\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__212\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__213\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__213\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__213\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__213\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__213\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__213\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__213\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__214\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__214\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__214\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__214\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__214\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__214\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__214\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__215\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__215\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__215\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__215\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__215\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__215\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__215\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__216\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__216\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__216\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__216\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__216\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__216\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__216\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__217\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__217\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__217\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__217\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__217\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__217\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__217\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__218\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__218\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__218\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__218\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__218\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__218\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__218\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__219\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__219\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__219\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__219\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__219\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__219\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__219\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__22\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__22\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__22\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__22\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__22\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__22\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__220\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__220\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__220\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__220\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__220\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__220\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__220\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__221\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__221\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__221\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__221\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__221\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__221\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__221\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__222\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__222\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__222\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__222\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__222\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__222\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__222\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__223\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__223\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__223\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__223\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__223\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__223\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__223\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__224\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__224\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__224\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__224\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__224\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__224\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__224\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__225\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__225\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__225\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__225\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__225\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__225\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__225\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__226\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__226\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__226\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__226\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__226\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__226\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__226\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__227\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__227\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__227\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__227\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__227\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__227\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__227\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__228\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__228\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__228\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__228\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__228\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__228\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__228\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__229\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__229\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__229\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__229\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__229\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__229\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__229\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__23\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__23\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__23\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__23\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__23\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__23\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__230\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__230\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__230\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__230\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__230\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__230\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__230\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__231\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__231\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__231\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__231\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__231\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__231\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__231\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__232\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__232\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__232\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__232\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__232\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__232\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__232\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__233\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__233\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__233\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__233\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__233\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__233\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__233\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__234\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__234\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__234\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__234\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__234\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__234\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__234\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__235\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__235\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__235\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__235\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__235\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__235\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__235\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__236\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__236\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__236\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__236\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__236\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__236\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__236\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__237\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__237\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__237\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__237\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__237\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__237\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__237\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__238\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__238\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__238\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__238\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__238\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__238\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__238\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__239\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__239\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__239\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__239\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__239\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__239\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__239\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__24\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__24\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__24\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__24\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__24\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__24\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__240\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__240\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__240\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__240\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__240\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__240\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__240\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__241\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__241\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__241\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__241\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__241\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__241\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__241\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__242\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__242\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__242\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__242\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__242\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__242\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__242\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__243\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__243\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__243\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__243\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__243\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__243\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__243\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__244\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__244\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__244\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__244\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__244\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__244\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__244\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__245\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__245\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__245\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__245\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__245\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__245\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__245\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__246\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__246\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__246\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__246\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__246\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__246\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__246\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__247\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__247\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__247\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__247\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__247\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__247\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__247\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__248\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__248\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__248\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__248\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__248\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__248\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__248\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__249\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__249\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__249\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__249\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__249\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__249\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__249\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__25\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__25\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__25\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__25\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__25\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__25\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__250\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__250\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__250\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__250\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__250\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__250\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__250\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__251\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__251\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__251\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__251\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__251\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__251\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__251\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__252\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__252\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__252\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__252\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__252\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__252\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__252\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__253\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__253\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__253\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__253\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__253\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__253\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__253\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__254\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__254\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__254\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__254\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__254\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__254\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__254\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__255\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__255\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__255\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__255\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__255\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__255\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__255\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__26\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__26\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__26\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__26\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__26\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__26\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__27\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__27\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__27\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__27\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__27\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__27\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__28\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__28\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__28\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__28\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__28\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__28\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__29\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__29\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__29\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__29\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__29\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__29\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__3\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__3\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__3\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__3\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__3\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__3\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__30\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__30\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__30\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__30\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__30\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__30\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__31\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__31\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__31\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__31\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__31\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__31\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__32\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__32\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__32\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__32\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__32\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__32\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__33\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__33\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__33\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__33\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__33\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__33\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__34\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__34\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__34\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__34\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__34\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__34\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__35\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__35\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__35\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__35\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__35\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__35\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__36\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__36\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__36\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__36\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__36\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__36\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__37\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__37\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__37\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__37\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__37\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__37\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__38\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__38\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__38\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__38\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__38\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__38\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__39\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__39\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__39\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__39\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__39\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__39\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__4\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__4\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__4\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__4\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__4\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__4\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__40\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__40\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__40\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__40\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__40\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__40\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__40\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__41\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__41\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__41\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__41\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__41\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__41\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__42\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__42\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__42\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__42\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__42\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__42\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__43\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__43\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__43\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__43\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__43\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__43\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__44\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__44\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__44\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__44\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__44\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__44\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__45\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__45\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__45\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__45\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__45\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__45\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__46\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__46\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__46\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__46\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__46\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__46\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__47\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__47\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__47\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__47\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__47\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__47\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__48\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__48\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__48\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__48\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__48\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__48\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__49\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__49\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__49\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__49\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__49\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__49\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__5\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__5\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__5\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__5\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__5\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__5\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__50\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__50\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__50\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__50\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__50\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__50\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__51\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__51\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__51\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__51\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__51\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__51\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__52\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__52\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__52\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__52\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__52\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__52\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__53\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__53\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__53\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__53\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__53\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__53\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__54\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__54\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__54\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__54\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__54\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__54\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__55\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__55\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__55\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__55\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__55\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__55\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__56\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__56\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__56\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__56\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__56\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__56\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__56\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__57\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__57\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__57\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__57\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__57\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__57\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__58\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__58\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__58\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__58\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__58\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__58\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__58\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__59\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__59\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__59\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__59\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__59\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__59\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__6\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__6\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__6\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__6\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__6\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__6\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__60\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__60\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__60\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__60\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__60\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__60\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__60\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__61\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__61\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__61\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__61\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__61\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__61\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__61\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__62\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__62\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__62\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__62\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__62\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__62\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__62\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__63\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__63\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__63\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__63\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__63\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__63\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__63\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__64\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__64\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__64\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__64\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__64\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__64\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__64\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__65\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__65\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__65\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__65\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__65\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__65\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__65\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__66\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__66\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__66\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__66\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__66\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__66\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__66\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__67\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__67\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__67\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__67\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__67\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__67\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__67\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__68\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__68\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__68\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__68\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__68\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__68\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__68\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__69\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__69\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__69\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__69\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__69\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__69\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__69\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__7\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__7\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__7\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__7\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__7\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__7\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__70\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__70\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__70\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__70\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__70\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__70\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__70\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__71\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__71\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__71\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__71\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__71\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__71\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__71\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__72\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__72\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__72\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__72\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__72\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__72\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__72\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__73\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__73\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__73\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__73\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__73\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__73\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__73\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__74\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__74\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__74\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__74\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__74\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__74\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__74\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__75\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__75\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__75\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__75\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__75\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__75\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__75\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__76\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__76\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__76\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__76\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__76\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__76\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__76\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__77\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__77\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__77\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__77\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__77\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__77\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__77\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__78\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__78\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__78\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__78\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__78\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__78\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__78\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__79\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__79\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__79\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__79\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__79\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__79\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__79\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__8\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__8\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__8\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__8\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__8\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__8\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__80\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__80\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__80\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__80\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__80\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__80\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__80\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__81\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__81\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__81\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__81\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__81\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__81\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__81\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__82\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__82\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__82\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__82\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__82\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__82\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__82\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__83\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__83\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__83\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__83\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__83\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__83\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__83\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__84\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__84\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__84\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__84\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__84\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__84\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__84\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__85\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__85\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__85\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__85\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__85\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__85\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__85\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__86\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__86\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__86\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__86\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__86\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__86\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__86\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__87\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__87\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__87\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__87\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__87\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__87\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__87\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__88\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__88\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__88\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__88\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__88\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__88\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__88\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__89\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__89\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__89\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__89\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__89\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__89\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__89\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__9\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__9\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__9\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__9\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__9\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__9\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__90\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__90\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__90\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__90\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__90\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__90\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__90\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__91\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__91\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__91\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__91\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__91\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__91\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__91\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__92\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__92\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__92\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__92\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__92\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__92\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__92\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__93\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__93\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__93\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__93\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__93\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__93\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__93\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__94\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__94\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__94\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__94\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__94\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__94\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__94\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__95\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__95\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__95\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__95\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__95\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__95\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__95\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__96\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__96\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__96\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__96\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__96\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__96\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__96\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__97\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__97\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__97\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__97\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__97\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__97\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__97\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__98\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__98\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__98\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__98\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__98\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__98\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__98\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__99\ is
  port (
    ena : in STD_LOGIC;
    osc_out : out STD_LOGIC
  );
  attribute CONFIG : string;
  attribute CONFIG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__99\ : entity is "XIL";
  attribute NDE : integer;
  attribute NDE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__99\ : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__99\ : entity is "RO_core";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__99\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__99\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__99\ is
  signal I0 : STD_LOGIC;
  signal del_1 : STD_LOGIC;
  signal del_10 : STD_LOGIC;
  signal del_11 : STD_LOGIC;
  signal del_12 : STD_LOGIC;
  signal del_13 : STD_LOGIC;
  signal del_14 : STD_LOGIC;
  signal del_15 : STD_LOGIC;
  signal del_16 : STD_LOGIC;
  signal del_17 : STD_LOGIC;
  signal del_18 : STD_LOGIC;
  signal del_19 : STD_LOGIC;
  signal del_2 : STD_LOGIC;
  signal del_3 : STD_LOGIC;
  signal del_4 : STD_LOGIC;
  signal del_5 : STD_LOGIC;
  signal del_6 : STD_LOGIC;
  signal del_7 : STD_LOGIC;
  signal del_8 : STD_LOGIC;
  signal del_9 : STD_LOGIC;
  signal \^osc_out\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \Delay_cell[10].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \Delay_cell[10].U\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Delay_cell[10].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[11].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[11].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[11].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[12].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[12].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[12].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[13].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[13].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[13].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[14].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[14].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[14].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[15].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[15].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[15].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[16].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[16].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[16].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[17].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[17].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[17].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[18].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[18].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[18].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[19].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[19].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[19].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[1].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[1].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[1].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[20].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[20].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[20].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[2].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[2].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[2].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[3].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[3].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[3].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[4].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[4].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[4].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[5].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[5].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[5].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[6].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[6].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[6].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[7].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[7].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[7].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[8].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[8].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[8].U\ : label is "yes";
  attribute BOX_TYPE of \Delay_cell[9].U\ : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of \Delay_cell[9].U\ : label is std.standard.true;
  attribute KEEP of \Delay_cell[9].U\ : label is "yes";
begin
  osc_out <= \^osc_out\;
\Delay_cell[10].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_9,
      O => del_10
    );
\Delay_cell[11].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_10,
      O => del_11
    );
\Delay_cell[12].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_11,
      O => del_12
    );
\Delay_cell[13].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_12,
      O => del_13
    );
\Delay_cell[14].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_13,
      O => del_14
    );
\Delay_cell[15].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_14,
      O => del_15
    );
\Delay_cell[16].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_15,
      O => del_16
    );
\Delay_cell[17].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_16,
      O => del_17
    );
\Delay_cell[18].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_17,
      O => del_18
    );
\Delay_cell[19].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_18,
      O => del_19
    );
\Delay_cell[1].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => del_1
    );
\Delay_cell[1].U_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^osc_out\,
      I1 => ena,
      O => I0
    );
\Delay_cell[20].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_19,
      O => \^osc_out\
    );
\Delay_cell[2].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_1,
      O => del_2
    );
\Delay_cell[3].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_2,
      O => del_3
    );
\Delay_cell[4].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_3,
      O => del_4
    );
\Delay_cell[5].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_4,
      O => del_5
    );
\Delay_cell[6].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_5,
      O => del_6
    );
\Delay_cell[7].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_6,
      O => del_7
    );
\Delay_cell[8].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_7,
      O => del_8
    );
\Delay_cell[9].U\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => del_8,
      O => del_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_register is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \axi_rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \axi_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_ready_PUF : in STD_LOGIC;
    clk : in STD_LOGIC;
    \data_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_register;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_register is
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal data4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data[127]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_reg_n_0_[9]\ : STD_LOGIC;
begin
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg_n_0_[0]\,
      I1 => data2(0),
      I2 => \axi_rdata_reg[0]\(1),
      I3 => Q(0),
      I4 => \axi_rdata_reg[0]\(0),
      I5 => \axi_rdata_reg[31]\(0),
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(0),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(0),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(0),
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[10]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(10),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(10),
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(10),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(10),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(10),
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[11]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(11),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(11),
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(11),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(11),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(11),
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[12]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(12),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(12),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(12),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(12),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(12),
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[13]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(13),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(13),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(13),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(13),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(13),
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[14]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(14),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(14),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(14),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(14),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(14),
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[15]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(15),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(15),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(15),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(15),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(15),
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[16]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(16),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(16),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(16),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(16),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(16),
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[17]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(17),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(17),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(17),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(17),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(17),
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[18]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(18),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(18),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(18),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(18),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(18),
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[19]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(19),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(19),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(19),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(19),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(19),
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[1]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(1),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(1),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(1),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(1),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(1),
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[20]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(20),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(20),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(20),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(20),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(20),
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[21]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(21),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(21),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(21),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(21),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(21),
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[22]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(22),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(22),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(22),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(22),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(22),
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[23]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(23),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(23),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(23),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(23),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(23),
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[24]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(24),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(24),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(24),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(24),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(24),
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[25]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(25),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(25),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(25),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(25),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(25),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[26]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(26),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(26),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(26),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(26),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(26),
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[27]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(27),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(27),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(27),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(27),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(27),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[28]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(28),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(28),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(28),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(28),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(28),
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[29]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(29),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(29),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(29),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(29),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(29),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[2]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(2),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(2),
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(2),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(2),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(2),
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[30]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(30),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(30),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(30),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(30),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(30),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[31]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(31),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(31),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(31),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(31),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(31),
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[3]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(3),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(3),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(3),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(3),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(3),
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[4]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(4),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(4),
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(4),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(4),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(4),
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[5]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(5),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(5),
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(5),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(5),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(5),
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[6]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(6),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(6),
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(6),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(6),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(6),
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[7]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(7),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(7),
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(7),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(7),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(7),
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[8]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(8),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(8),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(8),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(8),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(8),
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \data_reg_n_0_[9]\,
      I1 => \axi_rdata_reg[0]\(1),
      I2 => Q(9),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => \axi_rdata_reg[31]\(9),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data6(9),
      I1 => \axi_rdata_reg[0]\(1),
      I2 => data5(9),
      I3 => \axi_rdata_reg[0]\(0),
      I4 => data4(9),
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => \axi_rdata[0]_i_3_n_0\,
      O => D(0),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => \axi_rdata[10]_i_3_n_0\,
      O => D(10),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_2_n_0\,
      I1 => \axi_rdata[11]_i_3_n_0\,
      O => D(11),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_2_n_0\,
      I1 => \axi_rdata[12]_i_3_n_0\,
      O => D(12),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_2_n_0\,
      I1 => \axi_rdata[13]_i_3_n_0\,
      O => D(13),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => \axi_rdata[14]_i_3_n_0\,
      O => D(14),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_2_n_0\,
      I1 => \axi_rdata[15]_i_3_n_0\,
      O => D(15),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => \axi_rdata[16]_i_3_n_0\,
      O => D(16),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => \axi_rdata[17]_i_3_n_0\,
      O => D(17),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => \axi_rdata[18]_i_3_n_0\,
      O => D(18),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => \axi_rdata[19]_i_3_n_0\,
      O => D(19),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_2_n_0\,
      I1 => \axi_rdata[1]_i_3_n_0\,
      O => D(1),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => \axi_rdata[20]_i_3_n_0\,
      O => D(20),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => \axi_rdata[21]_i_3_n_0\,
      O => D(21),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => \axi_rdata[22]_i_3_n_0\,
      O => D(22),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => \axi_rdata[23]_i_3_n_0\,
      O => D(23),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => \axi_rdata[24]_i_3_n_0\,
      O => D(24),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => \axi_rdata[25]_i_3_n_0\,
      O => D(25),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => \axi_rdata[26]_i_3_n_0\,
      O => D(26),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => \axi_rdata[27]_i_3_n_0\,
      O => D(27),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => \axi_rdata[28]_i_3_n_0\,
      O => D(28),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_2_n_0\,
      I1 => \axi_rdata[29]_i_3_n_0\,
      O => D(29),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_2_n_0\,
      I1 => \axi_rdata[2]_i_3_n_0\,
      O => D(2),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => \axi_rdata[30]_i_3_n_0\,
      O => D(30),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_3_n_0\,
      I1 => \axi_rdata[31]_i_4_n_0\,
      O => D(31),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_2_n_0\,
      I1 => \axi_rdata[3]_i_3_n_0\,
      O => D(3),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => \axi_rdata[4]_i_3_n_0\,
      O => D(4),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => \axi_rdata[5]_i_3_n_0\,
      O => D(5),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => \axi_rdata[6]_i_3_n_0\,
      O => D(6),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => \axi_rdata[7]_i_3_n_0\,
      O => D(7),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_2_n_0\,
      I1 => \axi_rdata[8]_i_3_n_0\,
      O => D(8),
      S => \axi_rdata_reg[0]\(2)
    );
\axi_rdata_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_2_n_0\,
      I1 => \axi_rdata[9]_i_3_n_0\,
      O => D(9),
      S => \axi_rdata_reg[0]\(2)
    );
\data[127]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_rdata_reg[31]\(0),
      O => \data[127]_i_1_n_0\
    );
\data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg[0]_0\(0),
      Q => \data_reg_n_0_[0]\
    );
\data_reg[100]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(3),
      Q => data6(4)
    );
\data_reg[101]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(4),
      Q => data6(5)
    );
\data_reg[102]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(5),
      Q => data6(6)
    );
\data_reg[103]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(6),
      Q => data6(7)
    );
\data_reg[104]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(7),
      Q => data6(8)
    );
\data_reg[105]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(8),
      Q => data6(9)
    );
\data_reg[106]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(9),
      Q => data6(10)
    );
\data_reg[107]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(10),
      Q => data6(11)
    );
\data_reg[108]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(11),
      Q => data6(12)
    );
\data_reg[109]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(12),
      Q => data6(13)
    );
\data_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[9]\,
      Q => \data_reg_n_0_[10]\
    );
\data_reg[110]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(13),
      Q => data6(14)
    );
\data_reg[111]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(14),
      Q => data6(15)
    );
\data_reg[112]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(15),
      Q => data6(16)
    );
\data_reg[113]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(16),
      Q => data6(17)
    );
\data_reg[114]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(17),
      Q => data6(18)
    );
\data_reg[115]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(18),
      Q => data6(19)
    );
\data_reg[116]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(19),
      Q => data6(20)
    );
\data_reg[117]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(20),
      Q => data6(21)
    );
\data_reg[118]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(21),
      Q => data6(22)
    );
\data_reg[119]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(22),
      Q => data6(23)
    );
\data_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[10]\,
      Q => \data_reg_n_0_[11]\
    );
\data_reg[120]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(23),
      Q => data6(24)
    );
\data_reg[121]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(24),
      Q => data6(25)
    );
\data_reg[122]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(25),
      Q => data6(26)
    );
\data_reg[123]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(26),
      Q => data6(27)
    );
\data_reg[124]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(27),
      Q => data6(28)
    );
\data_reg[125]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(28),
      Q => data6(29)
    );
\data_reg[126]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(29),
      Q => data6(30)
    );
\data_reg[127]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(30),
      Q => data6(31)
    );
\data_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[11]\,
      Q => \data_reg_n_0_[12]\
    );
\data_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[12]\,
      Q => \data_reg_n_0_[13]\
    );
\data_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[13]\,
      Q => \data_reg_n_0_[14]\
    );
\data_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[14]\,
      Q => \data_reg_n_0_[15]\
    );
\data_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[15]\,
      Q => \data_reg_n_0_[16]\
    );
\data_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[16]\,
      Q => \data_reg_n_0_[17]\
    );
\data_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[17]\,
      Q => \data_reg_n_0_[18]\
    );
\data_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[18]\,
      Q => \data_reg_n_0_[19]\
    );
\data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[0]\,
      Q => \data_reg_n_0_[1]\
    );
\data_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[19]\,
      Q => \data_reg_n_0_[20]\
    );
\data_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[20]\,
      Q => \data_reg_n_0_[21]\
    );
\data_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[21]\,
      Q => \data_reg_n_0_[22]\
    );
\data_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[22]\,
      Q => \data_reg_n_0_[23]\
    );
\data_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[23]\,
      Q => \data_reg_n_0_[24]\
    );
\data_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[24]\,
      Q => \data_reg_n_0_[25]\
    );
\data_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[25]\,
      Q => \data_reg_n_0_[26]\
    );
\data_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[26]\,
      Q => \data_reg_n_0_[27]\
    );
\data_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[27]\,
      Q => \data_reg_n_0_[28]\
    );
\data_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[28]\,
      Q => \data_reg_n_0_[29]\
    );
\data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[1]\,
      Q => \data_reg_n_0_[2]\
    );
\data_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[29]\,
      Q => \data_reg_n_0_[30]\
    );
\data_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[30]\,
      Q => \data_reg_n_0_[31]\
    );
\data_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[31]\,
      Q => data4(0)
    );
\data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(0),
      Q => data4(1)
    );
\data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(1),
      Q => data4(2)
    );
\data_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(2),
      Q => data4(3)
    );
\data_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(3),
      Q => data4(4)
    );
\data_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(4),
      Q => data4(5)
    );
\data_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(5),
      Q => data4(6)
    );
\data_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(6),
      Q => data4(7)
    );
\data_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[2]\,
      Q => \data_reg_n_0_[3]\
    );
\data_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(7),
      Q => data4(8)
    );
\data_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(8),
      Q => data4(9)
    );
\data_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(9),
      Q => data4(10)
    );
\data_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(10),
      Q => data4(11)
    );
\data_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(11),
      Q => data4(12)
    );
\data_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(12),
      Q => data4(13)
    );
\data_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(13),
      Q => data4(14)
    );
\data_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(14),
      Q => data4(15)
    );
\data_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(15),
      Q => data4(16)
    );
\data_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(16),
      Q => data4(17)
    );
\data_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[3]\,
      Q => \data_reg_n_0_[4]\
    );
\data_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(17),
      Q => data4(18)
    );
\data_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(18),
      Q => data4(19)
    );
\data_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(19),
      Q => data4(20)
    );
\data_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(20),
      Q => data4(21)
    );
\data_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(21),
      Q => data4(22)
    );
\data_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(22),
      Q => data4(23)
    );
\data_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(23),
      Q => data4(24)
    );
\data_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(24),
      Q => data4(25)
    );
\data_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(25),
      Q => data4(26)
    );
\data_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(26),
      Q => data4(27)
    );
\data_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[4]\,
      Q => \data_reg_n_0_[5]\
    );
\data_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(27),
      Q => data4(28)
    );
\data_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(28),
      Q => data4(29)
    );
\data_reg[62]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(29),
      Q => data4(30)
    );
\data_reg[63]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(30),
      Q => data4(31)
    );
\data_reg[64]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data4(31),
      Q => data5(0)
    );
\data_reg[65]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(0),
      Q => data5(1)
    );
\data_reg[66]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(1),
      Q => data5(2)
    );
\data_reg[67]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(2),
      Q => data5(3)
    );
\data_reg[68]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(3),
      Q => data5(4)
    );
\data_reg[69]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(4),
      Q => data5(5)
    );
\data_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[5]\,
      Q => \data_reg_n_0_[6]\
    );
\data_reg[70]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(5),
      Q => data5(6)
    );
\data_reg[71]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(6),
      Q => data5(7)
    );
\data_reg[72]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(7),
      Q => data5(8)
    );
\data_reg[73]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(8),
      Q => data5(9)
    );
\data_reg[74]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(9),
      Q => data5(10)
    );
\data_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(10),
      Q => data5(11)
    );
\data_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(11),
      Q => data5(12)
    );
\data_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(12),
      Q => data5(13)
    );
\data_reg[78]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(13),
      Q => data5(14)
    );
\data_reg[79]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(14),
      Q => data5(15)
    );
\data_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[6]\,
      Q => \data_reg_n_0_[7]\
    );
\data_reg[80]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(15),
      Q => data5(16)
    );
\data_reg[81]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(16),
      Q => data5(17)
    );
\data_reg[82]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(17),
      Q => data5(18)
    );
\data_reg[83]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(18),
      Q => data5(19)
    );
\data_reg[84]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(19),
      Q => data5(20)
    );
\data_reg[85]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(20),
      Q => data5(21)
    );
\data_reg[86]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(21),
      Q => data5(22)
    );
\data_reg[87]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(22),
      Q => data5(23)
    );
\data_reg[88]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(23),
      Q => data5(24)
    );
\data_reg[89]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(24),
      Q => data5(25)
    );
\data_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[7]\,
      Q => \data_reg_n_0_[8]\
    );
\data_reg[90]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(25),
      Q => data5(26)
    );
\data_reg[91]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(26),
      Q => data5(27)
    );
\data_reg[92]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(27),
      Q => data5(28)
    );
\data_reg[93]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(28),
      Q => data5(29)
    );
\data_reg[94]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(29),
      Q => data5(30)
    );
\data_reg[95]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(30),
      Q => data5(31)
    );
\data_reg[96]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data5(31),
      Q => data6(0)
    );
\data_reg[97]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(0),
      Q => data6(1)
    );
\data_reg[98]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(1),
      Q => data6(2)
    );
\data_reg[99]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => data6(2),
      Q => data6(3)
    );
\data_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => data_ready_PUF,
      CLR => \data[127]_i_1_n_0\,
      D => \data_reg_n_0_[8]\,
      Q => \data_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_bank is
  port (
    sel : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ro_out : out STD_LOGIC
  );
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_bank : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_bank;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_bank is
  signal \RO_gen[0].ro_i_2_n_0\ : STD_LOGIC;
  signal \RO_gen[112].ro_i_2_n_0\ : STD_LOGIC;
  signal \RO_gen[16].ro_i_2_n_0\ : STD_LOGIC;
  signal \RO_gen[32].ro_i_2_n_0\ : STD_LOGIC;
  signal \RO_gen[48].ro_i_2_n_0\ : STD_LOGIC;
  signal \RO_gen[64].ro_i_2_n_0\ : STD_LOGIC;
  signal \RO_gen[80].ro_i_2_n_0\ : STD_LOGIC;
  signal \RO_gen[96].ro_i_2_n_0\ : STD_LOGIC;
  signal ena_s : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal osc_out : STD_LOGIC;
  signal osc_s : STD_LOGIC_VECTOR ( 127 downto 1 );
  signal ro_out_INST_0_i_10_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_11_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_12_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_13_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_14_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_15_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_16_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_17_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_18_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_19_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_1_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_20_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_21_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_22_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_23_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_24_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_25_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_26_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_27_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_28_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_29_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_2_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_30_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_31_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_32_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_33_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_34_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_35_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_36_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_37_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_38_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_39_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_3_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_40_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_41_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_42_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_43_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_44_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_45_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_46_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_47_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_48_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_49_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_4_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_50_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_51_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_52_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_53_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_54_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_55_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_56_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_57_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_58_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_5_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_6_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_7_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_8_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_9_n_0 : STD_LOGIC;
  attribute CONFIG : string;
  attribute CONFIG of \RO_gen[0].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \RO_gen[0].ro\ : label is std.standard.true;
  attribute NDE : integer;
  attribute NDE of \RO_gen[0].ro\ : label is 20;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RO_gen[0].ro_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \RO_gen[0].ro_i_2\ : label is "soft_lutpair134";
  attribute CONFIG of \RO_gen[100].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[100].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[100].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[100].ro_i_1\ : label is "soft_lutpair77";
  attribute CONFIG of \RO_gen[101].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[101].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[101].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[101].ro_i_1\ : label is "soft_lutpair93";
  attribute CONFIG of \RO_gen[102].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[102].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[102].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[102].ro_i_1\ : label is "soft_lutpair101";
  attribute CONFIG of \RO_gen[103].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[103].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[103].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[103].ro_i_1\ : label is "soft_lutpair101";
  attribute CONFIG of \RO_gen[104].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[104].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[104].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[104].ro_i_1\ : label is "soft_lutpair69";
  attribute CONFIG of \RO_gen[105].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[105].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[105].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[105].ro_i_1\ : label is "soft_lutpair109";
  attribute CONFIG of \RO_gen[106].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[106].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[106].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[106].ro_i_1\ : label is "soft_lutpair109";
  attribute CONFIG of \RO_gen[107].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[107].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[107].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[107].ro_i_1\ : label is "soft_lutpair117";
  attribute CONFIG of \RO_gen[108].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[108].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[108].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[108].ro_i_1\ : label is "soft_lutpair69";
  attribute CONFIG of \RO_gen[109].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[109].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[109].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[109].ro_i_1\ : label is "soft_lutpair117";
  attribute CONFIG of \RO_gen[10].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[10].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[10].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[10].ro_i_1\ : label is "soft_lutpair115";
  attribute CONFIG of \RO_gen[110].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[110].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[110].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[110].ro_i_1\ : label is "soft_lutpair125";
  attribute CONFIG of \RO_gen[111].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[111].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[111].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[111].ro_i_1\ : label is "soft_lutpair125";
  attribute CONFIG of \RO_gen[112].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[112].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[112].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[112].ro_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \RO_gen[112].ro_i_2\ : label is "soft_lutpair133";
  attribute CONFIG of \RO_gen[113].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[113].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[113].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[113].ro_i_1\ : label is "soft_lutpair92";
  attribute CONFIG of \RO_gen[114].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[114].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[114].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[114].ro_i_1\ : label is "soft_lutpair84";
  attribute CONFIG of \RO_gen[115].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[115].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[115].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[115].ro_i_1\ : label is "soft_lutpair84";
  attribute CONFIG of \RO_gen[116].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[116].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[116].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[116].ro_i_1\ : label is "soft_lutpair76";
  attribute CONFIG of \RO_gen[117].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[117].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[117].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[117].ro_i_1\ : label is "soft_lutpair92";
  attribute CONFIG of \RO_gen[118].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[118].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[118].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[118].ro_i_1\ : label is "soft_lutpair100";
  attribute CONFIG of \RO_gen[119].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[119].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[119].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[119].ro_i_1\ : label is "soft_lutpair100";
  attribute CONFIG of \RO_gen[11].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[11].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[11].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[11].ro_i_1\ : label is "soft_lutpair123";
  attribute CONFIG of \RO_gen[120].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[120].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[120].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[120].ro_i_1\ : label is "soft_lutpair68";
  attribute CONFIG of \RO_gen[121].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[121].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[121].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[121].ro_i_1\ : label is "soft_lutpair108";
  attribute CONFIG of \RO_gen[122].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[122].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[122].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[122].ro_i_1\ : label is "soft_lutpair108";
  attribute CONFIG of \RO_gen[123].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[123].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[123].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[123].ro_i_1\ : label is "soft_lutpair116";
  attribute CONFIG of \RO_gen[124].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[124].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[124].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[124].ro_i_1\ : label is "soft_lutpair68";
  attribute CONFIG of \RO_gen[125].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[125].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[125].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[125].ro_i_1\ : label is "soft_lutpair116";
  attribute CONFIG of \RO_gen[126].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[126].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[126].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[126].ro_i_1\ : label is "soft_lutpair124";
  attribute CONFIG of \RO_gen[127].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[127].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[127].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[127].ro_i_1\ : label is "soft_lutpair124";
  attribute CONFIG of \RO_gen[12].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[12].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[12].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[12].ro_i_1\ : label is "soft_lutpair75";
  attribute CONFIG of \RO_gen[13].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[13].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[13].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[13].ro_i_1\ : label is "soft_lutpair123";
  attribute CONFIG of \RO_gen[14].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[14].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[14].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[14].ro_i_1\ : label is "soft_lutpair131";
  attribute CONFIG of \RO_gen[15].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[15].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[15].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[15].ro_i_1\ : label is "soft_lutpair131";
  attribute CONFIG of \RO_gen[16].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[16].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[16].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[16].ro_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \RO_gen[16].ro_i_2\ : label is "soft_lutpair134";
  attribute CONFIG of \RO_gen[17].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[17].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[17].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[17].ro_i_1\ : label is "soft_lutpair98";
  attribute CONFIG of \RO_gen[18].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[18].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[18].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[18].ro_i_1\ : label is "soft_lutpair90";
  attribute CONFIG of \RO_gen[19].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[19].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[19].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[19].ro_i_1\ : label is "soft_lutpair90";
  attribute CONFIG of \RO_gen[1].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[1].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[1].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[1].ro_i_1\ : label is "soft_lutpair99";
  attribute CONFIG of \RO_gen[20].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[20].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[20].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[20].ro_i_1\ : label is "soft_lutpair82";
  attribute CONFIG of \RO_gen[21].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[21].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[21].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[21].ro_i_1\ : label is "soft_lutpair98";
  attribute CONFIG of \RO_gen[22].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[22].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[22].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[22].ro_i_1\ : label is "soft_lutpair106";
  attribute CONFIG of \RO_gen[23].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[23].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[23].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[23].ro_i_1\ : label is "soft_lutpair106";
  attribute CONFIG of \RO_gen[24].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[24].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[24].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[24].ro_i_1\ : label is "soft_lutpair74";
  attribute CONFIG of \RO_gen[25].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[25].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[25].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[25].ro_i_1\ : label is "soft_lutpair114";
  attribute CONFIG of \RO_gen[26].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[26].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[26].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[26].ro_i_1\ : label is "soft_lutpair114";
  attribute CONFIG of \RO_gen[27].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[27].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[27].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[27].ro_i_1\ : label is "soft_lutpair122";
  attribute CONFIG of \RO_gen[28].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[28].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[28].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[28].ro_i_1\ : label is "soft_lutpair74";
  attribute CONFIG of \RO_gen[29].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[29].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[29].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[29].ro_i_1\ : label is "soft_lutpair122";
  attribute CONFIG of \RO_gen[2].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[2].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[2].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[2].ro_i_1\ : label is "soft_lutpair91";
  attribute CONFIG of \RO_gen[30].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[30].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[30].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[30].ro_i_1\ : label is "soft_lutpair130";
  attribute CONFIG of \RO_gen[31].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[31].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[31].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[31].ro_i_1\ : label is "soft_lutpair130";
  attribute CONFIG of \RO_gen[32].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[32].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[32].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[32].ro_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \RO_gen[32].ro_i_2\ : label is "soft_lutpair135";
  attribute CONFIG of \RO_gen[33].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[33].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[33].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[33].ro_i_1\ : label is "soft_lutpair97";
  attribute CONFIG of \RO_gen[34].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[34].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[34].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[34].ro_i_1\ : label is "soft_lutpair89";
  attribute CONFIG of \RO_gen[35].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[35].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[35].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[35].ro_i_1\ : label is "soft_lutpair89";
  attribute CONFIG of \RO_gen[36].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[36].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[36].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[36].ro_i_1\ : label is "soft_lutpair81";
  attribute CONFIG of \RO_gen[37].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[37].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[37].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[37].ro_i_1\ : label is "soft_lutpair97";
  attribute CONFIG of \RO_gen[38].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[38].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[38].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[38].ro_i_1\ : label is "soft_lutpair105";
  attribute CONFIG of \RO_gen[39].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[39].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[39].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[39].ro_i_1\ : label is "soft_lutpair105";
  attribute CONFIG of \RO_gen[3].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[3].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[3].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[3].ro_i_1\ : label is "soft_lutpair91";
  attribute CONFIG of \RO_gen[40].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[40].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[40].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[40].ro_i_1\ : label is "soft_lutpair73";
  attribute CONFIG of \RO_gen[41].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[41].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[41].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[41].ro_i_1\ : label is "soft_lutpair113";
  attribute CONFIG of \RO_gen[42].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[42].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[42].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[42].ro_i_1\ : label is "soft_lutpair113";
  attribute CONFIG of \RO_gen[43].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[43].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[43].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[43].ro_i_1\ : label is "soft_lutpair121";
  attribute CONFIG of \RO_gen[44].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[44].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[44].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[44].ro_i_1\ : label is "soft_lutpair73";
  attribute CONFIG of \RO_gen[45].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[45].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[45].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[45].ro_i_1\ : label is "soft_lutpair121";
  attribute CONFIG of \RO_gen[46].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[46].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[46].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[46].ro_i_1\ : label is "soft_lutpair129";
  attribute CONFIG of \RO_gen[47].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[47].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[47].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[47].ro_i_1\ : label is "soft_lutpair129";
  attribute CONFIG of \RO_gen[48].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[48].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[48].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[48].ro_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \RO_gen[48].ro_i_2\ : label is "soft_lutpair135";
  attribute CONFIG of \RO_gen[49].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[49].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[49].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[49].ro_i_1\ : label is "soft_lutpair96";
  attribute CONFIG of \RO_gen[4].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[4].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[4].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[4].ro_i_1\ : label is "soft_lutpair83";
  attribute CONFIG of \RO_gen[50].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[50].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[50].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[50].ro_i_1\ : label is "soft_lutpair88";
  attribute CONFIG of \RO_gen[51].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[51].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[51].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[51].ro_i_1\ : label is "soft_lutpair88";
  attribute CONFIG of \RO_gen[52].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[52].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[52].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[52].ro_i_1\ : label is "soft_lutpair80";
  attribute CONFIG of \RO_gen[53].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[53].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[53].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[53].ro_i_1\ : label is "soft_lutpair96";
  attribute CONFIG of \RO_gen[54].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[54].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[54].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[54].ro_i_1\ : label is "soft_lutpair104";
  attribute CONFIG of \RO_gen[55].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[55].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[55].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[55].ro_i_1\ : label is "soft_lutpair104";
  attribute CONFIG of \RO_gen[56].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[56].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[56].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[56].ro_i_1\ : label is "soft_lutpair72";
  attribute CONFIG of \RO_gen[57].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[57].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[57].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[57].ro_i_1\ : label is "soft_lutpair112";
  attribute CONFIG of \RO_gen[58].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[58].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[58].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[58].ro_i_1\ : label is "soft_lutpair112";
  attribute CONFIG of \RO_gen[59].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[59].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[59].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[59].ro_i_1\ : label is "soft_lutpair120";
  attribute CONFIG of \RO_gen[5].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[5].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[5].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[5].ro_i_1\ : label is "soft_lutpair99";
  attribute CONFIG of \RO_gen[60].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[60].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[60].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[60].ro_i_1\ : label is "soft_lutpair72";
  attribute CONFIG of \RO_gen[61].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[61].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[61].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[61].ro_i_1\ : label is "soft_lutpair120";
  attribute CONFIG of \RO_gen[62].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[62].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[62].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[62].ro_i_1\ : label is "soft_lutpair128";
  attribute CONFIG of \RO_gen[63].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[63].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[63].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[63].ro_i_1\ : label is "soft_lutpair128";
  attribute CONFIG of \RO_gen[64].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[64].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[64].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[64].ro_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \RO_gen[64].ro_i_2\ : label is "soft_lutpair132";
  attribute CONFIG of \RO_gen[65].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[65].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[65].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[65].ro_i_1\ : label is "soft_lutpair95";
  attribute CONFIG of \RO_gen[66].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[66].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[66].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[66].ro_i_1\ : label is "soft_lutpair87";
  attribute CONFIG of \RO_gen[67].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[67].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[67].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[67].ro_i_1\ : label is "soft_lutpair87";
  attribute CONFIG of \RO_gen[68].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[68].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[68].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[68].ro_i_1\ : label is "soft_lutpair79";
  attribute CONFIG of \RO_gen[69].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[69].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[69].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[69].ro_i_1\ : label is "soft_lutpair95";
  attribute CONFIG of \RO_gen[6].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[6].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[6].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[6].ro_i_1\ : label is "soft_lutpair107";
  attribute CONFIG of \RO_gen[70].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[70].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[70].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[70].ro_i_1\ : label is "soft_lutpair103";
  attribute CONFIG of \RO_gen[71].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[71].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[71].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[71].ro_i_1\ : label is "soft_lutpair103";
  attribute CONFIG of \RO_gen[72].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[72].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[72].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[72].ro_i_1\ : label is "soft_lutpair71";
  attribute CONFIG of \RO_gen[73].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[73].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[73].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[73].ro_i_1\ : label is "soft_lutpair111";
  attribute CONFIG of \RO_gen[74].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[74].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[74].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[74].ro_i_1\ : label is "soft_lutpair111";
  attribute CONFIG of \RO_gen[75].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[75].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[75].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[75].ro_i_1\ : label is "soft_lutpair119";
  attribute CONFIG of \RO_gen[76].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[76].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[76].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[76].ro_i_1\ : label is "soft_lutpair71";
  attribute CONFIG of \RO_gen[77].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[77].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[77].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[77].ro_i_1\ : label is "soft_lutpair119";
  attribute CONFIG of \RO_gen[78].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[78].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[78].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[78].ro_i_1\ : label is "soft_lutpair127";
  attribute CONFIG of \RO_gen[79].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[79].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[79].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[79].ro_i_1\ : label is "soft_lutpair127";
  attribute CONFIG of \RO_gen[7].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[7].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[7].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[7].ro_i_1\ : label is "soft_lutpair107";
  attribute CONFIG of \RO_gen[80].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[80].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[80].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[80].ro_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \RO_gen[80].ro_i_2\ : label is "soft_lutpair132";
  attribute CONFIG of \RO_gen[81].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[81].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[81].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[81].ro_i_1\ : label is "soft_lutpair94";
  attribute CONFIG of \RO_gen[82].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[82].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[82].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[82].ro_i_1\ : label is "soft_lutpair86";
  attribute CONFIG of \RO_gen[83].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[83].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[83].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[83].ro_i_1\ : label is "soft_lutpair86";
  attribute CONFIG of \RO_gen[84].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[84].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[84].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[84].ro_i_1\ : label is "soft_lutpair78";
  attribute CONFIG of \RO_gen[85].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[85].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[85].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[85].ro_i_1\ : label is "soft_lutpair94";
  attribute CONFIG of \RO_gen[86].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[86].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[86].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[86].ro_i_1\ : label is "soft_lutpair102";
  attribute CONFIG of \RO_gen[87].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[87].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[87].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[87].ro_i_1\ : label is "soft_lutpair102";
  attribute CONFIG of \RO_gen[88].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[88].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[88].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[88].ro_i_1\ : label is "soft_lutpair70";
  attribute CONFIG of \RO_gen[89].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[89].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[89].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[89].ro_i_1\ : label is "soft_lutpair110";
  attribute CONFIG of \RO_gen[8].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[8].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[8].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[8].ro_i_1\ : label is "soft_lutpair75";
  attribute CONFIG of \RO_gen[90].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[90].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[90].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[90].ro_i_1\ : label is "soft_lutpair110";
  attribute CONFIG of \RO_gen[91].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[91].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[91].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[91].ro_i_1\ : label is "soft_lutpair118";
  attribute CONFIG of \RO_gen[92].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[92].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[92].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[92].ro_i_1\ : label is "soft_lutpair70";
  attribute CONFIG of \RO_gen[93].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[93].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[93].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[93].ro_i_1\ : label is "soft_lutpair118";
  attribute CONFIG of \RO_gen[94].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[94].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[94].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[94].ro_i_1\ : label is "soft_lutpair126";
  attribute CONFIG of \RO_gen[95].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[95].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[95].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[95].ro_i_1\ : label is "soft_lutpair126";
  attribute CONFIG of \RO_gen[96].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[96].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[96].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[96].ro_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \RO_gen[96].ro_i_2\ : label is "soft_lutpair133";
  attribute CONFIG of \RO_gen[97].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[97].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[97].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[97].ro_i_1\ : label is "soft_lutpair93";
  attribute CONFIG of \RO_gen[98].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[98].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[98].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[98].ro_i_1\ : label is "soft_lutpair85";
  attribute CONFIG of \RO_gen[99].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[99].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[99].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[99].ro_i_1\ : label is "soft_lutpair85";
  attribute CONFIG of \RO_gen[9].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[9].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[9].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[9].ro_i_1\ : label is "soft_lutpair115";
begin
\RO_gen[0].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__1\
     port map (
      ena => ena_s(0),
      osc_out => osc_out
    );
\RO_gen[0].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(0)
    );
\RO_gen[0].ro_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sel(6),
      I1 => sel(4),
      I2 => sel(5),
      O => \RO_gen[0].ro_i_2_n_0\
    );
\RO_gen[100].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__101\
     port map (
      ena => ena_s(100),
      osc_out => osc_s(100)
    );
\RO_gen[100].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(100)
    );
\RO_gen[101].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__102\
     port map (
      ena => ena_s(101),
      osc_out => osc_s(101)
    );
\RO_gen[101].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(101)
    );
\RO_gen[102].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__103\
     port map (
      ena => ena_s(102),
      osc_out => osc_s(102)
    );
\RO_gen[102].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(102)
    );
\RO_gen[103].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__104\
     port map (
      ena => ena_s(103),
      osc_out => osc_s(103)
    );
\RO_gen[103].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(103)
    );
\RO_gen[104].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__105\
     port map (
      ena => ena_s(104),
      osc_out => osc_s(104)
    );
\RO_gen[104].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(104)
    );
\RO_gen[105].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__106\
     port map (
      ena => ena_s(105),
      osc_out => osc_s(105)
    );
\RO_gen[105].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(105)
    );
\RO_gen[106].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__107\
     port map (
      ena => ena_s(106),
      osc_out => osc_s(106)
    );
\RO_gen[106].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(106)
    );
\RO_gen[107].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__108\
     port map (
      ena => ena_s(107),
      osc_out => osc_s(107)
    );
\RO_gen[107].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(107)
    );
\RO_gen[108].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__109\
     port map (
      ena => ena_s(108),
      osc_out => osc_s(108)
    );
\RO_gen[108].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(108)
    );
\RO_gen[109].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__110\
     port map (
      ena => ena_s(109),
      osc_out => osc_s(109)
    );
\RO_gen[109].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(109)
    );
\RO_gen[10].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__11\
     port map (
      ena => ena_s(10),
      osc_out => osc_s(10)
    );
\RO_gen[10].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(10)
    );
\RO_gen[110].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__111\
     port map (
      ena => ena_s(110),
      osc_out => osc_s(110)
    );
\RO_gen[110].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(110)
    );
\RO_gen[111].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__112\
     port map (
      ena => ena_s(111),
      osc_out => osc_s(111)
    );
\RO_gen[111].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(111)
    );
\RO_gen[112].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__113\
     port map (
      ena => ena_s(112),
      osc_out => osc_s(112)
    );
\RO_gen[112].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(112)
    );
\RO_gen[112].ro_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sel(6),
      I1 => sel(4),
      I2 => sel(5),
      O => \RO_gen[112].ro_i_2_n_0\
    );
\RO_gen[113].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__114\
     port map (
      ena => ena_s(113),
      osc_out => osc_s(113)
    );
\RO_gen[113].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(113)
    );
\RO_gen[114].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__115\
     port map (
      ena => ena_s(114),
      osc_out => osc_s(114)
    );
\RO_gen[114].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(114)
    );
\RO_gen[115].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__116\
     port map (
      ena => ena_s(115),
      osc_out => osc_s(115)
    );
\RO_gen[115].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(115)
    );
\RO_gen[116].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__117\
     port map (
      ena => ena_s(116),
      osc_out => osc_s(116)
    );
\RO_gen[116].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(116)
    );
\RO_gen[117].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__118\
     port map (
      ena => ena_s(117),
      osc_out => osc_s(117)
    );
\RO_gen[117].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(117)
    );
\RO_gen[118].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__119\
     port map (
      ena => ena_s(118),
      osc_out => osc_s(118)
    );
\RO_gen[118].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(118)
    );
\RO_gen[119].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__120\
     port map (
      ena => ena_s(119),
      osc_out => osc_s(119)
    );
\RO_gen[119].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(119)
    );
\RO_gen[11].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__12\
     port map (
      ena => ena_s(11),
      osc_out => osc_s(11)
    );
\RO_gen[11].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(11)
    );
\RO_gen[120].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__121\
     port map (
      ena => ena_s(120),
      osc_out => osc_s(120)
    );
\RO_gen[120].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(120)
    );
\RO_gen[121].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__122\
     port map (
      ena => ena_s(121),
      osc_out => osc_s(121)
    );
\RO_gen[121].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(121)
    );
\RO_gen[122].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__123\
     port map (
      ena => ena_s(122),
      osc_out => osc_s(122)
    );
\RO_gen[122].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(122)
    );
\RO_gen[123].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__124\
     port map (
      ena => ena_s(123),
      osc_out => osc_s(123)
    );
\RO_gen[123].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(123)
    );
\RO_gen[124].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__125\
     port map (
      ena => ena_s(124),
      osc_out => osc_s(124)
    );
\RO_gen[124].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(124)
    );
\RO_gen[125].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__126\
     port map (
      ena => ena_s(125),
      osc_out => osc_s(125)
    );
\RO_gen[125].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(125)
    );
\RO_gen[126].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__127\
     port map (
      ena => ena_s(126),
      osc_out => osc_s(126)
    );
\RO_gen[126].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(126)
    );
\RO_gen[127].ro\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core
     port map (
      ena => ena_s(127),
      osc_out => osc_s(127)
    );
\RO_gen[127].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(127)
    );
\RO_gen[12].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__13\
     port map (
      ena => ena_s(12),
      osc_out => osc_s(12)
    );
\RO_gen[12].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(12)
    );
\RO_gen[13].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__14\
     port map (
      ena => ena_s(13),
      osc_out => osc_s(13)
    );
\RO_gen[13].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(13)
    );
\RO_gen[14].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__15\
     port map (
      ena => ena_s(14),
      osc_out => osc_s(14)
    );
\RO_gen[14].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(14)
    );
\RO_gen[15].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__16\
     port map (
      ena => ena_s(15),
      osc_out => osc_s(15)
    );
\RO_gen[15].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(15)
    );
\RO_gen[16].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__17\
     port map (
      ena => ena_s(16),
      osc_out => osc_s(16)
    );
\RO_gen[16].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(16)
    );
\RO_gen[16].ro_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => sel(6),
      I1 => sel(5),
      I2 => sel(4),
      O => \RO_gen[16].ro_i_2_n_0\
    );
\RO_gen[17].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__18\
     port map (
      ena => ena_s(17),
      osc_out => osc_s(17)
    );
\RO_gen[17].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(17)
    );
\RO_gen[18].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__19\
     port map (
      ena => ena_s(18),
      osc_out => osc_s(18)
    );
\RO_gen[18].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(18)
    );
\RO_gen[19].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__20\
     port map (
      ena => ena_s(19),
      osc_out => osc_s(19)
    );
\RO_gen[19].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(19)
    );
\RO_gen[1].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__2\
     port map (
      ena => ena_s(1),
      osc_out => osc_s(1)
    );
\RO_gen[1].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(1)
    );
\RO_gen[20].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__21\
     port map (
      ena => ena_s(20),
      osc_out => osc_s(20)
    );
\RO_gen[20].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(20)
    );
\RO_gen[21].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__22\
     port map (
      ena => ena_s(21),
      osc_out => osc_s(21)
    );
\RO_gen[21].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(21)
    );
\RO_gen[22].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__23\
     port map (
      ena => ena_s(22),
      osc_out => osc_s(22)
    );
\RO_gen[22].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(22)
    );
\RO_gen[23].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__24\
     port map (
      ena => ena_s(23),
      osc_out => osc_s(23)
    );
\RO_gen[23].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(23)
    );
\RO_gen[24].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__25\
     port map (
      ena => ena_s(24),
      osc_out => osc_s(24)
    );
\RO_gen[24].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(24)
    );
\RO_gen[25].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__26\
     port map (
      ena => ena_s(25),
      osc_out => osc_s(25)
    );
\RO_gen[25].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(25)
    );
\RO_gen[26].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__27\
     port map (
      ena => ena_s(26),
      osc_out => osc_s(26)
    );
\RO_gen[26].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(26)
    );
\RO_gen[27].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__28\
     port map (
      ena => ena_s(27),
      osc_out => osc_s(27)
    );
\RO_gen[27].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(27)
    );
\RO_gen[28].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__29\
     port map (
      ena => ena_s(28),
      osc_out => osc_s(28)
    );
\RO_gen[28].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(28)
    );
\RO_gen[29].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__30\
     port map (
      ena => ena_s(29),
      osc_out => osc_s(29)
    );
\RO_gen[29].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(29)
    );
\RO_gen[2].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__3\
     port map (
      ena => ena_s(2),
      osc_out => osc_s(2)
    );
\RO_gen[2].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(2)
    );
\RO_gen[30].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__31\
     port map (
      ena => ena_s(30),
      osc_out => osc_s(30)
    );
\RO_gen[30].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(30)
    );
\RO_gen[31].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__32\
     port map (
      ena => ena_s(31),
      osc_out => osc_s(31)
    );
\RO_gen[31].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(31)
    );
\RO_gen[32].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__33\
     port map (
      ena => ena_s(32),
      osc_out => osc_s(32)
    );
\RO_gen[32].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(32)
    );
\RO_gen[32].ro_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => sel(6),
      I1 => sel(4),
      I2 => sel(5),
      O => \RO_gen[32].ro_i_2_n_0\
    );
\RO_gen[33].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__34\
     port map (
      ena => ena_s(33),
      osc_out => osc_s(33)
    );
\RO_gen[33].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(33)
    );
\RO_gen[34].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__35\
     port map (
      ena => ena_s(34),
      osc_out => osc_s(34)
    );
\RO_gen[34].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(34)
    );
\RO_gen[35].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__36\
     port map (
      ena => ena_s(35),
      osc_out => osc_s(35)
    );
\RO_gen[35].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(35)
    );
\RO_gen[36].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__37\
     port map (
      ena => ena_s(36),
      osc_out => osc_s(36)
    );
\RO_gen[36].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(36)
    );
\RO_gen[37].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__38\
     port map (
      ena => ena_s(37),
      osc_out => osc_s(37)
    );
\RO_gen[37].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(37)
    );
\RO_gen[38].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__39\
     port map (
      ena => ena_s(38),
      osc_out => osc_s(38)
    );
\RO_gen[38].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(38)
    );
\RO_gen[39].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__40\
     port map (
      ena => ena_s(39),
      osc_out => osc_s(39)
    );
\RO_gen[39].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(39)
    );
\RO_gen[3].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__4\
     port map (
      ena => ena_s(3),
      osc_out => osc_s(3)
    );
\RO_gen[3].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(3)
    );
\RO_gen[40].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__41\
     port map (
      ena => ena_s(40),
      osc_out => osc_s(40)
    );
\RO_gen[40].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(40)
    );
\RO_gen[41].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__42\
     port map (
      ena => ena_s(41),
      osc_out => osc_s(41)
    );
\RO_gen[41].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(41)
    );
\RO_gen[42].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__43\
     port map (
      ena => ena_s(42),
      osc_out => osc_s(42)
    );
\RO_gen[42].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(42)
    );
\RO_gen[43].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__44\
     port map (
      ena => ena_s(43),
      osc_out => osc_s(43)
    );
\RO_gen[43].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(43)
    );
\RO_gen[44].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__45\
     port map (
      ena => ena_s(44),
      osc_out => osc_s(44)
    );
\RO_gen[44].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(44)
    );
\RO_gen[45].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__46\
     port map (
      ena => ena_s(45),
      osc_out => osc_s(45)
    );
\RO_gen[45].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(45)
    );
\RO_gen[46].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__47\
     port map (
      ena => ena_s(46),
      osc_out => osc_s(46)
    );
\RO_gen[46].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(46)
    );
\RO_gen[47].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__48\
     port map (
      ena => ena_s(47),
      osc_out => osc_s(47)
    );
\RO_gen[47].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(47)
    );
\RO_gen[48].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__49\
     port map (
      ena => ena_s(48),
      osc_out => osc_s(48)
    );
\RO_gen[48].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(48)
    );
\RO_gen[48].ro_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => sel(6),
      I1 => sel(4),
      I2 => sel(5),
      O => \RO_gen[48].ro_i_2_n_0\
    );
\RO_gen[49].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__50\
     port map (
      ena => ena_s(49),
      osc_out => osc_s(49)
    );
\RO_gen[49].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(49)
    );
\RO_gen[4].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__5\
     port map (
      ena => ena_s(4),
      osc_out => osc_s(4)
    );
\RO_gen[4].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(4)
    );
\RO_gen[50].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__51\
     port map (
      ena => ena_s(50),
      osc_out => osc_s(50)
    );
\RO_gen[50].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(50)
    );
\RO_gen[51].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__52\
     port map (
      ena => ena_s(51),
      osc_out => osc_s(51)
    );
\RO_gen[51].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(51)
    );
\RO_gen[52].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__53\
     port map (
      ena => ena_s(52),
      osc_out => osc_s(52)
    );
\RO_gen[52].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(52)
    );
\RO_gen[53].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__54\
     port map (
      ena => ena_s(53),
      osc_out => osc_s(53)
    );
\RO_gen[53].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(53)
    );
\RO_gen[54].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__55\
     port map (
      ena => ena_s(54),
      osc_out => osc_s(54)
    );
\RO_gen[54].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(54)
    );
\RO_gen[55].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__56\
     port map (
      ena => ena_s(55),
      osc_out => osc_s(55)
    );
\RO_gen[55].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(55)
    );
\RO_gen[56].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__57\
     port map (
      ena => ena_s(56),
      osc_out => osc_s(56)
    );
\RO_gen[56].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(56)
    );
\RO_gen[57].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__58\
     port map (
      ena => ena_s(57),
      osc_out => osc_s(57)
    );
\RO_gen[57].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(57)
    );
\RO_gen[58].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__59\
     port map (
      ena => ena_s(58),
      osc_out => osc_s(58)
    );
\RO_gen[58].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(58)
    );
\RO_gen[59].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__60\
     port map (
      ena => ena_s(59),
      osc_out => osc_s(59)
    );
\RO_gen[59].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(59)
    );
\RO_gen[5].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__6\
     port map (
      ena => ena_s(5),
      osc_out => osc_s(5)
    );
\RO_gen[5].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(5)
    );
\RO_gen[60].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__61\
     port map (
      ena => ena_s(60),
      osc_out => osc_s(60)
    );
\RO_gen[60].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(60)
    );
\RO_gen[61].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__62\
     port map (
      ena => ena_s(61),
      osc_out => osc_s(61)
    );
\RO_gen[61].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(61)
    );
\RO_gen[62].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__63\
     port map (
      ena => ena_s(62),
      osc_out => osc_s(62)
    );
\RO_gen[62].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(62)
    );
\RO_gen[63].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__64\
     port map (
      ena => ena_s(63),
      osc_out => osc_s(63)
    );
\RO_gen[63].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(63)
    );
\RO_gen[64].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__65\
     port map (
      ena => ena_s(64),
      osc_out => osc_s(64)
    );
\RO_gen[64].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(64)
    );
\RO_gen[64].ro_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => sel(6),
      I1 => sel(4),
      I2 => sel(5),
      O => \RO_gen[64].ro_i_2_n_0\
    );
\RO_gen[65].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__66\
     port map (
      ena => ena_s(65),
      osc_out => osc_s(65)
    );
\RO_gen[65].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(65)
    );
\RO_gen[66].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__67\
     port map (
      ena => ena_s(66),
      osc_out => osc_s(66)
    );
\RO_gen[66].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(66)
    );
\RO_gen[67].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__68\
     port map (
      ena => ena_s(67),
      osc_out => osc_s(67)
    );
\RO_gen[67].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(67)
    );
\RO_gen[68].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__69\
     port map (
      ena => ena_s(68),
      osc_out => osc_s(68)
    );
\RO_gen[68].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(68)
    );
\RO_gen[69].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__70\
     port map (
      ena => ena_s(69),
      osc_out => osc_s(69)
    );
\RO_gen[69].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(69)
    );
\RO_gen[6].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__7\
     port map (
      ena => ena_s(6),
      osc_out => osc_s(6)
    );
\RO_gen[6].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(6)
    );
\RO_gen[70].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__71\
     port map (
      ena => ena_s(70),
      osc_out => osc_s(70)
    );
\RO_gen[70].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(70)
    );
\RO_gen[71].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__72\
     port map (
      ena => ena_s(71),
      osc_out => osc_s(71)
    );
\RO_gen[71].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(71)
    );
\RO_gen[72].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__73\
     port map (
      ena => ena_s(72),
      osc_out => osc_s(72)
    );
\RO_gen[72].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(72)
    );
\RO_gen[73].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__74\
     port map (
      ena => ena_s(73),
      osc_out => osc_s(73)
    );
\RO_gen[73].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(73)
    );
\RO_gen[74].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__75\
     port map (
      ena => ena_s(74),
      osc_out => osc_s(74)
    );
\RO_gen[74].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(74)
    );
\RO_gen[75].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__76\
     port map (
      ena => ena_s(75),
      osc_out => osc_s(75)
    );
\RO_gen[75].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(75)
    );
\RO_gen[76].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__77\
     port map (
      ena => ena_s(76),
      osc_out => osc_s(76)
    );
\RO_gen[76].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(76)
    );
\RO_gen[77].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__78\
     port map (
      ena => ena_s(77),
      osc_out => osc_s(77)
    );
\RO_gen[77].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(77)
    );
\RO_gen[78].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__79\
     port map (
      ena => ena_s(78),
      osc_out => osc_s(78)
    );
\RO_gen[78].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(78)
    );
\RO_gen[79].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__80\
     port map (
      ena => ena_s(79),
      osc_out => osc_s(79)
    );
\RO_gen[79].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(79)
    );
\RO_gen[7].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__8\
     port map (
      ena => ena_s(7),
      osc_out => osc_s(7)
    );
\RO_gen[7].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(7)
    );
\RO_gen[80].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__81\
     port map (
      ena => ena_s(80),
      osc_out => osc_s(80)
    );
\RO_gen[80].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(80)
    );
\RO_gen[80].ro_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => sel(6),
      I1 => sel(5),
      I2 => sel(4),
      O => \RO_gen[80].ro_i_2_n_0\
    );
\RO_gen[81].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__82\
     port map (
      ena => ena_s(81),
      osc_out => osc_s(81)
    );
\RO_gen[81].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(81)
    );
\RO_gen[82].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__83\
     port map (
      ena => ena_s(82),
      osc_out => osc_s(82)
    );
\RO_gen[82].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(82)
    );
\RO_gen[83].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__84\
     port map (
      ena => ena_s(83),
      osc_out => osc_s(83)
    );
\RO_gen[83].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(83)
    );
\RO_gen[84].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__85\
     port map (
      ena => ena_s(84),
      osc_out => osc_s(84)
    );
\RO_gen[84].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(84)
    );
\RO_gen[85].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__86\
     port map (
      ena => ena_s(85),
      osc_out => osc_s(85)
    );
\RO_gen[85].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(85)
    );
\RO_gen[86].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__87\
     port map (
      ena => ena_s(86),
      osc_out => osc_s(86)
    );
\RO_gen[86].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(86)
    );
\RO_gen[87].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__88\
     port map (
      ena => ena_s(87),
      osc_out => osc_s(87)
    );
\RO_gen[87].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(87)
    );
\RO_gen[88].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__89\
     port map (
      ena => ena_s(88),
      osc_out => osc_s(88)
    );
\RO_gen[88].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(88)
    );
\RO_gen[89].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__90\
     port map (
      ena => ena_s(89),
      osc_out => osc_s(89)
    );
\RO_gen[89].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(89)
    );
\RO_gen[8].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__9\
     port map (
      ena => ena_s(8),
      osc_out => osc_s(8)
    );
\RO_gen[8].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(8)
    );
\RO_gen[90].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__91\
     port map (
      ena => ena_s(90),
      osc_out => osc_s(90)
    );
\RO_gen[90].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(90)
    );
\RO_gen[91].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__92\
     port map (
      ena => ena_s(91),
      osc_out => osc_s(91)
    );
\RO_gen[91].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(91)
    );
\RO_gen[92].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__93\
     port map (
      ena => ena_s(92),
      osc_out => osc_s(92)
    );
\RO_gen[92].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(92)
    );
\RO_gen[93].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__94\
     port map (
      ena => ena_s(93),
      osc_out => osc_s(93)
    );
\RO_gen[93].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(93)
    );
\RO_gen[94].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__95\
     port map (
      ena => ena_s(94),
      osc_out => osc_s(94)
    );
\RO_gen[94].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(94)
    );
\RO_gen[95].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__96\
     port map (
      ena => ena_s(95),
      osc_out => osc_s(95)
    );
\RO_gen[95].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(95)
    );
\RO_gen[96].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__97\
     port map (
      ena => ena_s(96),
      osc_out => osc_s(96)
    );
\RO_gen[96].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(96)
    );
\RO_gen[96].ro_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => sel(6),
      I1 => sel(4),
      I2 => sel(5),
      O => \RO_gen[96].ro_i_2_n_0\
    );
\RO_gen[97].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__98\
     port map (
      ena => ena_s(97),
      osc_out => osc_s(97)
    );
\RO_gen[97].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(97)
    );
\RO_gen[98].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__99\
     port map (
      ena => ena_s(98),
      osc_out => osc_s(98)
    );
\RO_gen[98].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(98)
    );
\RO_gen[99].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__100\
     port map (
      ena => ena_s(99),
      osc_out => osc_s(99)
    );
\RO_gen[99].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(99)
    );
\RO_gen[9].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__10\
     port map (
      ena => ena_s(9),
      osc_out => osc_s(9)
    );
\RO_gen[9].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(9)
    );
ro_out_INST_0: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_1_n_0,
      I1 => ro_out_INST_0_i_2_n_0,
      O => ro_out,
      S => sel(6)
    );
ro_out_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ro_out_INST_0_i_3_n_0,
      I1 => ro_out_INST_0_i_4_n_0,
      I2 => sel(5),
      I3 => ro_out_INST_0_i_5_n_0,
      I4 => sel(4),
      I5 => ro_out_INST_0_i_6_n_0,
      O => ro_out_INST_0_i_1_n_0
    );
ro_out_INST_0_i_10: unisim.vcomponents.MUXF8
     port map (
      I0 => ro_out_INST_0_i_25_n_0,
      I1 => ro_out_INST_0_i_26_n_0,
      O => ro_out_INST_0_i_10_n_0,
      S => sel(3)
    );
ro_out_INST_0_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_27_n_0,
      I1 => ro_out_INST_0_i_28_n_0,
      O => ro_out_INST_0_i_11_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_12: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_29_n_0,
      I1 => ro_out_INST_0_i_30_n_0,
      O => ro_out_INST_0_i_12_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_31_n_0,
      I1 => ro_out_INST_0_i_32_n_0,
      O => ro_out_INST_0_i_13_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_14: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_33_n_0,
      I1 => ro_out_INST_0_i_34_n_0,
      O => ro_out_INST_0_i_14_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_15: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_35_n_0,
      I1 => ro_out_INST_0_i_36_n_0,
      O => ro_out_INST_0_i_15_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_16: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_37_n_0,
      I1 => ro_out_INST_0_i_38_n_0,
      O => ro_out_INST_0_i_16_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_39_n_0,
      I1 => ro_out_INST_0_i_40_n_0,
      O => ro_out_INST_0_i_17_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_41_n_0,
      I1 => ro_out_INST_0_i_42_n_0,
      O => ro_out_INST_0_i_18_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_43_n_0,
      I1 => ro_out_INST_0_i_44_n_0,
      O => ro_out_INST_0_i_19_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ro_out_INST_0_i_7_n_0,
      I1 => ro_out_INST_0_i_8_n_0,
      I2 => sel(5),
      I3 => ro_out_INST_0_i_9_n_0,
      I4 => sel(4),
      I5 => ro_out_INST_0_i_10_n_0,
      O => ro_out_INST_0_i_2_n_0
    );
ro_out_INST_0_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_45_n_0,
      I1 => ro_out_INST_0_i_46_n_0,
      O => ro_out_INST_0_i_20_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_47_n_0,
      I1 => ro_out_INST_0_i_48_n_0,
      O => ro_out_INST_0_i_21_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_49_n_0,
      I1 => ro_out_INST_0_i_50_n_0,
      O => ro_out_INST_0_i_22_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_51_n_0,
      I1 => ro_out_INST_0_i_52_n_0,
      O => ro_out_INST_0_i_23_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_53_n_0,
      I1 => ro_out_INST_0_i_54_n_0,
      O => ro_out_INST_0_i_24_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_55_n_0,
      I1 => ro_out_INST_0_i_56_n_0,
      O => ro_out_INST_0_i_25_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_57_n_0,
      I1 => ro_out_INST_0_i_58_n_0,
      O => ro_out_INST_0_i_26_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(51),
      I1 => osc_s(50),
      I2 => sel(1),
      I3 => osc_s(49),
      I4 => sel(0),
      I5 => osc_s(48),
      O => ro_out_INST_0_i_27_n_0
    );
ro_out_INST_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(55),
      I1 => osc_s(54),
      I2 => sel(1),
      I3 => osc_s(53),
      I4 => sel(0),
      I5 => osc_s(52),
      O => ro_out_INST_0_i_28_n_0
    );
ro_out_INST_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(59),
      I1 => osc_s(58),
      I2 => sel(1),
      I3 => osc_s(57),
      I4 => sel(0),
      I5 => osc_s(56),
      O => ro_out_INST_0_i_29_n_0
    );
ro_out_INST_0_i_3: unisim.vcomponents.MUXF8
     port map (
      I0 => ro_out_INST_0_i_11_n_0,
      I1 => ro_out_INST_0_i_12_n_0,
      O => ro_out_INST_0_i_3_n_0,
      S => sel(3)
    );
ro_out_INST_0_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(63),
      I1 => osc_s(62),
      I2 => sel(1),
      I3 => osc_s(61),
      I4 => sel(0),
      I5 => osc_s(60),
      O => ro_out_INST_0_i_30_n_0
    );
ro_out_INST_0_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(35),
      I1 => osc_s(34),
      I2 => sel(1),
      I3 => osc_s(33),
      I4 => sel(0),
      I5 => osc_s(32),
      O => ro_out_INST_0_i_31_n_0
    );
ro_out_INST_0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(39),
      I1 => osc_s(38),
      I2 => sel(1),
      I3 => osc_s(37),
      I4 => sel(0),
      I5 => osc_s(36),
      O => ro_out_INST_0_i_32_n_0
    );
ro_out_INST_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(43),
      I1 => osc_s(42),
      I2 => sel(1),
      I3 => osc_s(41),
      I4 => sel(0),
      I5 => osc_s(40),
      O => ro_out_INST_0_i_33_n_0
    );
ro_out_INST_0_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(47),
      I1 => osc_s(46),
      I2 => sel(1),
      I3 => osc_s(45),
      I4 => sel(0),
      I5 => osc_s(44),
      O => ro_out_INST_0_i_34_n_0
    );
ro_out_INST_0_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(19),
      I1 => osc_s(18),
      I2 => sel(1),
      I3 => osc_s(17),
      I4 => sel(0),
      I5 => osc_s(16),
      O => ro_out_INST_0_i_35_n_0
    );
ro_out_INST_0_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(23),
      I1 => osc_s(22),
      I2 => sel(1),
      I3 => osc_s(21),
      I4 => sel(0),
      I5 => osc_s(20),
      O => ro_out_INST_0_i_36_n_0
    );
ro_out_INST_0_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(27),
      I1 => osc_s(26),
      I2 => sel(1),
      I3 => osc_s(25),
      I4 => sel(0),
      I5 => osc_s(24),
      O => ro_out_INST_0_i_37_n_0
    );
ro_out_INST_0_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(31),
      I1 => osc_s(30),
      I2 => sel(1),
      I3 => osc_s(29),
      I4 => sel(0),
      I5 => osc_s(28),
      O => ro_out_INST_0_i_38_n_0
    );
ro_out_INST_0_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(3),
      I1 => osc_s(2),
      I2 => sel(1),
      I3 => osc_s(1),
      I4 => sel(0),
      I5 => osc_out,
      O => ro_out_INST_0_i_39_n_0
    );
ro_out_INST_0_i_4: unisim.vcomponents.MUXF8
     port map (
      I0 => ro_out_INST_0_i_13_n_0,
      I1 => ro_out_INST_0_i_14_n_0,
      O => ro_out_INST_0_i_4_n_0,
      S => sel(3)
    );
ro_out_INST_0_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(7),
      I1 => osc_s(6),
      I2 => sel(1),
      I3 => osc_s(5),
      I4 => sel(0),
      I5 => osc_s(4),
      O => ro_out_INST_0_i_40_n_0
    );
ro_out_INST_0_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(11),
      I1 => osc_s(10),
      I2 => sel(1),
      I3 => osc_s(9),
      I4 => sel(0),
      I5 => osc_s(8),
      O => ro_out_INST_0_i_41_n_0
    );
ro_out_INST_0_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(15),
      I1 => osc_s(14),
      I2 => sel(1),
      I3 => osc_s(13),
      I4 => sel(0),
      I5 => osc_s(12),
      O => ro_out_INST_0_i_42_n_0
    );
ro_out_INST_0_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(115),
      I1 => osc_s(114),
      I2 => sel(1),
      I3 => osc_s(113),
      I4 => sel(0),
      I5 => osc_s(112),
      O => ro_out_INST_0_i_43_n_0
    );
ro_out_INST_0_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(119),
      I1 => osc_s(118),
      I2 => sel(1),
      I3 => osc_s(117),
      I4 => sel(0),
      I5 => osc_s(116),
      O => ro_out_INST_0_i_44_n_0
    );
ro_out_INST_0_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(123),
      I1 => osc_s(122),
      I2 => sel(1),
      I3 => osc_s(121),
      I4 => sel(0),
      I5 => osc_s(120),
      O => ro_out_INST_0_i_45_n_0
    );
ro_out_INST_0_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(127),
      I1 => osc_s(126),
      I2 => sel(1),
      I3 => osc_s(125),
      I4 => sel(0),
      I5 => osc_s(124),
      O => ro_out_INST_0_i_46_n_0
    );
ro_out_INST_0_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(99),
      I1 => osc_s(98),
      I2 => sel(1),
      I3 => osc_s(97),
      I4 => sel(0),
      I5 => osc_s(96),
      O => ro_out_INST_0_i_47_n_0
    );
ro_out_INST_0_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(103),
      I1 => osc_s(102),
      I2 => sel(1),
      I3 => osc_s(101),
      I4 => sel(0),
      I5 => osc_s(100),
      O => ro_out_INST_0_i_48_n_0
    );
ro_out_INST_0_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(107),
      I1 => osc_s(106),
      I2 => sel(1),
      I3 => osc_s(105),
      I4 => sel(0),
      I5 => osc_s(104),
      O => ro_out_INST_0_i_49_n_0
    );
ro_out_INST_0_i_5: unisim.vcomponents.MUXF8
     port map (
      I0 => ro_out_INST_0_i_15_n_0,
      I1 => ro_out_INST_0_i_16_n_0,
      O => ro_out_INST_0_i_5_n_0,
      S => sel(3)
    );
ro_out_INST_0_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(111),
      I1 => osc_s(110),
      I2 => sel(1),
      I3 => osc_s(109),
      I4 => sel(0),
      I5 => osc_s(108),
      O => ro_out_INST_0_i_50_n_0
    );
ro_out_INST_0_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(83),
      I1 => osc_s(82),
      I2 => sel(1),
      I3 => osc_s(81),
      I4 => sel(0),
      I5 => osc_s(80),
      O => ro_out_INST_0_i_51_n_0
    );
ro_out_INST_0_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(87),
      I1 => osc_s(86),
      I2 => sel(1),
      I3 => osc_s(85),
      I4 => sel(0),
      I5 => osc_s(84),
      O => ro_out_INST_0_i_52_n_0
    );
ro_out_INST_0_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(91),
      I1 => osc_s(90),
      I2 => sel(1),
      I3 => osc_s(89),
      I4 => sel(0),
      I5 => osc_s(88),
      O => ro_out_INST_0_i_53_n_0
    );
ro_out_INST_0_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(95),
      I1 => osc_s(94),
      I2 => sel(1),
      I3 => osc_s(93),
      I4 => sel(0),
      I5 => osc_s(92),
      O => ro_out_INST_0_i_54_n_0
    );
ro_out_INST_0_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(67),
      I1 => osc_s(66),
      I2 => sel(1),
      I3 => osc_s(65),
      I4 => sel(0),
      I5 => osc_s(64),
      O => ro_out_INST_0_i_55_n_0
    );
ro_out_INST_0_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(71),
      I1 => osc_s(70),
      I2 => sel(1),
      I3 => osc_s(69),
      I4 => sel(0),
      I5 => osc_s(68),
      O => ro_out_INST_0_i_56_n_0
    );
ro_out_INST_0_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(75),
      I1 => osc_s(74),
      I2 => sel(1),
      I3 => osc_s(73),
      I4 => sel(0),
      I5 => osc_s(72),
      O => ro_out_INST_0_i_57_n_0
    );
ro_out_INST_0_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(79),
      I1 => osc_s(78),
      I2 => sel(1),
      I3 => osc_s(77),
      I4 => sel(0),
      I5 => osc_s(76),
      O => ro_out_INST_0_i_58_n_0
    );
ro_out_INST_0_i_6: unisim.vcomponents.MUXF8
     port map (
      I0 => ro_out_INST_0_i_17_n_0,
      I1 => ro_out_INST_0_i_18_n_0,
      O => ro_out_INST_0_i_6_n_0,
      S => sel(3)
    );
ro_out_INST_0_i_7: unisim.vcomponents.MUXF8
     port map (
      I0 => ro_out_INST_0_i_19_n_0,
      I1 => ro_out_INST_0_i_20_n_0,
      O => ro_out_INST_0_i_7_n_0,
      S => sel(3)
    );
ro_out_INST_0_i_8: unisim.vcomponents.MUXF8
     port map (
      I0 => ro_out_INST_0_i_21_n_0,
      I1 => ro_out_INST_0_i_22_n_0,
      O => ro_out_INST_0_i_8_n_0,
      S => sel(3)
    );
ro_out_INST_0_i_9: unisim.vcomponents.MUXF8
     port map (
      I0 => ro_out_INST_0_i_23_n_0,
      I1 => ro_out_INST_0_i_24_n_0,
      O => ro_out_INST_0_i_9_n_0,
      S => sel(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_bank__1\ is
  port (
    sel : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ro_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_bank__1\ : entity is "RO_bank";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_bank__1\ : entity is "yes";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_bank__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_bank__1\ is
  signal \RO_gen[0].ro_i_2_n_0\ : STD_LOGIC;
  signal \RO_gen[112].ro_i_2_n_0\ : STD_LOGIC;
  signal \RO_gen[16].ro_i_2_n_0\ : STD_LOGIC;
  signal \RO_gen[32].ro_i_2_n_0\ : STD_LOGIC;
  signal \RO_gen[48].ro_i_2_n_0\ : STD_LOGIC;
  signal \RO_gen[64].ro_i_2_n_0\ : STD_LOGIC;
  signal \RO_gen[80].ro_i_2_n_0\ : STD_LOGIC;
  signal \RO_gen[96].ro_i_2_n_0\ : STD_LOGIC;
  signal ena_s : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal osc_out : STD_LOGIC;
  signal osc_s : STD_LOGIC_VECTOR ( 127 downto 1 );
  signal ro_out_INST_0_i_10_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_11_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_12_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_13_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_14_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_15_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_16_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_17_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_18_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_19_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_1_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_20_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_21_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_22_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_23_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_24_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_25_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_26_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_27_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_28_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_29_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_2_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_30_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_31_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_32_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_33_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_34_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_35_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_36_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_37_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_38_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_39_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_3_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_40_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_41_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_42_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_43_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_44_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_45_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_46_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_47_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_48_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_49_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_4_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_50_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_51_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_52_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_53_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_54_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_55_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_56_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_57_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_58_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_5_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_6_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_7_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_8_n_0 : STD_LOGIC;
  signal ro_out_INST_0_i_9_n_0 : STD_LOGIC;
  attribute CONFIG : string;
  attribute CONFIG of \RO_gen[0].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \RO_gen[0].ro\ : label is std.standard.true;
  attribute NDE : integer;
  attribute NDE of \RO_gen[0].ro\ : label is 20;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RO_gen[0].ro_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \RO_gen[0].ro_i_2\ : label is "soft_lutpair66";
  attribute CONFIG of \RO_gen[100].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[100].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[100].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[100].ro_i_1\ : label is "soft_lutpair9";
  attribute CONFIG of \RO_gen[101].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[101].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[101].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[101].ro_i_1\ : label is "soft_lutpair25";
  attribute CONFIG of \RO_gen[102].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[102].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[102].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[102].ro_i_1\ : label is "soft_lutpair33";
  attribute CONFIG of \RO_gen[103].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[103].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[103].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[103].ro_i_1\ : label is "soft_lutpair33";
  attribute CONFIG of \RO_gen[104].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[104].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[104].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[104].ro_i_1\ : label is "soft_lutpair1";
  attribute CONFIG of \RO_gen[105].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[105].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[105].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[105].ro_i_1\ : label is "soft_lutpair41";
  attribute CONFIG of \RO_gen[106].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[106].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[106].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[106].ro_i_1\ : label is "soft_lutpair41";
  attribute CONFIG of \RO_gen[107].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[107].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[107].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[107].ro_i_1\ : label is "soft_lutpair49";
  attribute CONFIG of \RO_gen[108].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[108].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[108].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[108].ro_i_1\ : label is "soft_lutpair1";
  attribute CONFIG of \RO_gen[109].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[109].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[109].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[109].ro_i_1\ : label is "soft_lutpair49";
  attribute CONFIG of \RO_gen[10].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[10].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[10].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[10].ro_i_1\ : label is "soft_lutpair47";
  attribute CONFIG of \RO_gen[110].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[110].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[110].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[110].ro_i_1\ : label is "soft_lutpair57";
  attribute CONFIG of \RO_gen[111].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[111].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[111].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[111].ro_i_1\ : label is "soft_lutpair57";
  attribute CONFIG of \RO_gen[112].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[112].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[112].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[112].ro_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \RO_gen[112].ro_i_2\ : label is "soft_lutpair65";
  attribute CONFIG of \RO_gen[113].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[113].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[113].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[113].ro_i_1\ : label is "soft_lutpair24";
  attribute CONFIG of \RO_gen[114].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[114].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[114].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[114].ro_i_1\ : label is "soft_lutpair16";
  attribute CONFIG of \RO_gen[115].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[115].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[115].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[115].ro_i_1\ : label is "soft_lutpair16";
  attribute CONFIG of \RO_gen[116].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[116].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[116].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[116].ro_i_1\ : label is "soft_lutpair8";
  attribute CONFIG of \RO_gen[117].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[117].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[117].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[117].ro_i_1\ : label is "soft_lutpair24";
  attribute CONFIG of \RO_gen[118].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[118].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[118].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[118].ro_i_1\ : label is "soft_lutpair32";
  attribute CONFIG of \RO_gen[119].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[119].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[119].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[119].ro_i_1\ : label is "soft_lutpair32";
  attribute CONFIG of \RO_gen[11].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[11].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[11].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[11].ro_i_1\ : label is "soft_lutpair55";
  attribute CONFIG of \RO_gen[120].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[120].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[120].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[120].ro_i_1\ : label is "soft_lutpair0";
  attribute CONFIG of \RO_gen[121].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[121].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[121].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[121].ro_i_1\ : label is "soft_lutpair40";
  attribute CONFIG of \RO_gen[122].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[122].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[122].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[122].ro_i_1\ : label is "soft_lutpair40";
  attribute CONFIG of \RO_gen[123].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[123].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[123].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[123].ro_i_1\ : label is "soft_lutpair48";
  attribute CONFIG of \RO_gen[124].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[124].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[124].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[124].ro_i_1\ : label is "soft_lutpair0";
  attribute CONFIG of \RO_gen[125].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[125].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[125].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[125].ro_i_1\ : label is "soft_lutpair48";
  attribute CONFIG of \RO_gen[126].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[126].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[126].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[126].ro_i_1\ : label is "soft_lutpair56";
  attribute CONFIG of \RO_gen[127].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[127].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[127].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[127].ro_i_1\ : label is "soft_lutpair56";
  attribute CONFIG of \RO_gen[12].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[12].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[12].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[12].ro_i_1\ : label is "soft_lutpair7";
  attribute CONFIG of \RO_gen[13].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[13].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[13].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[13].ro_i_1\ : label is "soft_lutpair55";
  attribute CONFIG of \RO_gen[14].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[14].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[14].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[14].ro_i_1\ : label is "soft_lutpair63";
  attribute CONFIG of \RO_gen[15].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[15].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[15].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[15].ro_i_1\ : label is "soft_lutpair63";
  attribute CONFIG of \RO_gen[16].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[16].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[16].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[16].ro_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \RO_gen[16].ro_i_2\ : label is "soft_lutpair66";
  attribute CONFIG of \RO_gen[17].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[17].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[17].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[17].ro_i_1\ : label is "soft_lutpair30";
  attribute CONFIG of \RO_gen[18].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[18].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[18].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[18].ro_i_1\ : label is "soft_lutpair22";
  attribute CONFIG of \RO_gen[19].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[19].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[19].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[19].ro_i_1\ : label is "soft_lutpair22";
  attribute CONFIG of \RO_gen[1].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[1].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[1].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[1].ro_i_1\ : label is "soft_lutpair31";
  attribute CONFIG of \RO_gen[20].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[20].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[20].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[20].ro_i_1\ : label is "soft_lutpair14";
  attribute CONFIG of \RO_gen[21].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[21].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[21].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[21].ro_i_1\ : label is "soft_lutpair30";
  attribute CONFIG of \RO_gen[22].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[22].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[22].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[22].ro_i_1\ : label is "soft_lutpair38";
  attribute CONFIG of \RO_gen[23].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[23].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[23].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[23].ro_i_1\ : label is "soft_lutpair38";
  attribute CONFIG of \RO_gen[24].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[24].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[24].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[24].ro_i_1\ : label is "soft_lutpair6";
  attribute CONFIG of \RO_gen[25].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[25].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[25].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[25].ro_i_1\ : label is "soft_lutpair46";
  attribute CONFIG of \RO_gen[26].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[26].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[26].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[26].ro_i_1\ : label is "soft_lutpair46";
  attribute CONFIG of \RO_gen[27].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[27].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[27].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[27].ro_i_1\ : label is "soft_lutpair54";
  attribute CONFIG of \RO_gen[28].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[28].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[28].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[28].ro_i_1\ : label is "soft_lutpair6";
  attribute CONFIG of \RO_gen[29].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[29].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[29].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[29].ro_i_1\ : label is "soft_lutpair54";
  attribute CONFIG of \RO_gen[2].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[2].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[2].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[2].ro_i_1\ : label is "soft_lutpair23";
  attribute CONFIG of \RO_gen[30].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[30].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[30].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[30].ro_i_1\ : label is "soft_lutpair62";
  attribute CONFIG of \RO_gen[31].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[31].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[31].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[31].ro_i_1\ : label is "soft_lutpair62";
  attribute CONFIG of \RO_gen[32].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[32].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[32].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[32].ro_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \RO_gen[32].ro_i_2\ : label is "soft_lutpair67";
  attribute CONFIG of \RO_gen[33].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[33].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[33].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[33].ro_i_1\ : label is "soft_lutpair29";
  attribute CONFIG of \RO_gen[34].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[34].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[34].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[34].ro_i_1\ : label is "soft_lutpair21";
  attribute CONFIG of \RO_gen[35].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[35].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[35].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[35].ro_i_1\ : label is "soft_lutpair21";
  attribute CONFIG of \RO_gen[36].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[36].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[36].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[36].ro_i_1\ : label is "soft_lutpair13";
  attribute CONFIG of \RO_gen[37].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[37].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[37].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[37].ro_i_1\ : label is "soft_lutpair29";
  attribute CONFIG of \RO_gen[38].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[38].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[38].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[38].ro_i_1\ : label is "soft_lutpair37";
  attribute CONFIG of \RO_gen[39].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[39].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[39].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[39].ro_i_1\ : label is "soft_lutpair37";
  attribute CONFIG of \RO_gen[3].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[3].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[3].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[3].ro_i_1\ : label is "soft_lutpair23";
  attribute CONFIG of \RO_gen[40].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[40].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[40].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[40].ro_i_1\ : label is "soft_lutpair5";
  attribute CONFIG of \RO_gen[41].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[41].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[41].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[41].ro_i_1\ : label is "soft_lutpair45";
  attribute CONFIG of \RO_gen[42].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[42].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[42].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[42].ro_i_1\ : label is "soft_lutpair45";
  attribute CONFIG of \RO_gen[43].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[43].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[43].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[43].ro_i_1\ : label is "soft_lutpair53";
  attribute CONFIG of \RO_gen[44].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[44].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[44].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[44].ro_i_1\ : label is "soft_lutpair5";
  attribute CONFIG of \RO_gen[45].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[45].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[45].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[45].ro_i_1\ : label is "soft_lutpair53";
  attribute CONFIG of \RO_gen[46].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[46].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[46].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[46].ro_i_1\ : label is "soft_lutpair61";
  attribute CONFIG of \RO_gen[47].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[47].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[47].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[47].ro_i_1\ : label is "soft_lutpair61";
  attribute CONFIG of \RO_gen[48].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[48].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[48].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[48].ro_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \RO_gen[48].ro_i_2\ : label is "soft_lutpair67";
  attribute CONFIG of \RO_gen[49].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[49].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[49].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[49].ro_i_1\ : label is "soft_lutpair28";
  attribute CONFIG of \RO_gen[4].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[4].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[4].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[4].ro_i_1\ : label is "soft_lutpair15";
  attribute CONFIG of \RO_gen[50].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[50].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[50].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[50].ro_i_1\ : label is "soft_lutpair20";
  attribute CONFIG of \RO_gen[51].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[51].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[51].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[51].ro_i_1\ : label is "soft_lutpair20";
  attribute CONFIG of \RO_gen[52].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[52].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[52].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[52].ro_i_1\ : label is "soft_lutpair12";
  attribute CONFIG of \RO_gen[53].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[53].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[53].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[53].ro_i_1\ : label is "soft_lutpair28";
  attribute CONFIG of \RO_gen[54].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[54].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[54].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[54].ro_i_1\ : label is "soft_lutpair36";
  attribute CONFIG of \RO_gen[55].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[55].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[55].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[55].ro_i_1\ : label is "soft_lutpair36";
  attribute CONFIG of \RO_gen[56].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[56].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[56].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[56].ro_i_1\ : label is "soft_lutpair4";
  attribute CONFIG of \RO_gen[57].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[57].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[57].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[57].ro_i_1\ : label is "soft_lutpair44";
  attribute CONFIG of \RO_gen[58].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[58].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[58].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[58].ro_i_1\ : label is "soft_lutpair44";
  attribute CONFIG of \RO_gen[59].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[59].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[59].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[59].ro_i_1\ : label is "soft_lutpair52";
  attribute CONFIG of \RO_gen[5].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[5].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[5].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[5].ro_i_1\ : label is "soft_lutpair31";
  attribute CONFIG of \RO_gen[60].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[60].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[60].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[60].ro_i_1\ : label is "soft_lutpair4";
  attribute CONFIG of \RO_gen[61].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[61].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[61].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[61].ro_i_1\ : label is "soft_lutpair52";
  attribute CONFIG of \RO_gen[62].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[62].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[62].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[62].ro_i_1\ : label is "soft_lutpair60";
  attribute CONFIG of \RO_gen[63].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[63].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[63].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[63].ro_i_1\ : label is "soft_lutpair60";
  attribute CONFIG of \RO_gen[64].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[64].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[64].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[64].ro_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \RO_gen[64].ro_i_2\ : label is "soft_lutpair64";
  attribute CONFIG of \RO_gen[65].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[65].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[65].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[65].ro_i_1\ : label is "soft_lutpair27";
  attribute CONFIG of \RO_gen[66].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[66].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[66].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[66].ro_i_1\ : label is "soft_lutpair19";
  attribute CONFIG of \RO_gen[67].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[67].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[67].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[67].ro_i_1\ : label is "soft_lutpair19";
  attribute CONFIG of \RO_gen[68].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[68].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[68].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[68].ro_i_1\ : label is "soft_lutpair11";
  attribute CONFIG of \RO_gen[69].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[69].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[69].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[69].ro_i_1\ : label is "soft_lutpair27";
  attribute CONFIG of \RO_gen[6].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[6].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[6].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[6].ro_i_1\ : label is "soft_lutpair39";
  attribute CONFIG of \RO_gen[70].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[70].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[70].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[70].ro_i_1\ : label is "soft_lutpair35";
  attribute CONFIG of \RO_gen[71].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[71].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[71].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[71].ro_i_1\ : label is "soft_lutpair35";
  attribute CONFIG of \RO_gen[72].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[72].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[72].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[72].ro_i_1\ : label is "soft_lutpair3";
  attribute CONFIG of \RO_gen[73].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[73].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[73].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[73].ro_i_1\ : label is "soft_lutpair43";
  attribute CONFIG of \RO_gen[74].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[74].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[74].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[74].ro_i_1\ : label is "soft_lutpair43";
  attribute CONFIG of \RO_gen[75].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[75].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[75].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[75].ro_i_1\ : label is "soft_lutpair51";
  attribute CONFIG of \RO_gen[76].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[76].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[76].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[76].ro_i_1\ : label is "soft_lutpair3";
  attribute CONFIG of \RO_gen[77].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[77].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[77].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[77].ro_i_1\ : label is "soft_lutpair51";
  attribute CONFIG of \RO_gen[78].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[78].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[78].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[78].ro_i_1\ : label is "soft_lutpair59";
  attribute CONFIG of \RO_gen[79].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[79].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[79].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[79].ro_i_1\ : label is "soft_lutpair59";
  attribute CONFIG of \RO_gen[7].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[7].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[7].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[7].ro_i_1\ : label is "soft_lutpair39";
  attribute CONFIG of \RO_gen[80].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[80].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[80].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[80].ro_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \RO_gen[80].ro_i_2\ : label is "soft_lutpair64";
  attribute CONFIG of \RO_gen[81].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[81].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[81].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[81].ro_i_1\ : label is "soft_lutpair26";
  attribute CONFIG of \RO_gen[82].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[82].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[82].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[82].ro_i_1\ : label is "soft_lutpair18";
  attribute CONFIG of \RO_gen[83].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[83].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[83].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[83].ro_i_1\ : label is "soft_lutpair18";
  attribute CONFIG of \RO_gen[84].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[84].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[84].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[84].ro_i_1\ : label is "soft_lutpair10";
  attribute CONFIG of \RO_gen[85].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[85].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[85].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[85].ro_i_1\ : label is "soft_lutpair26";
  attribute CONFIG of \RO_gen[86].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[86].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[86].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[86].ro_i_1\ : label is "soft_lutpair34";
  attribute CONFIG of \RO_gen[87].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[87].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[87].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[87].ro_i_1\ : label is "soft_lutpair34";
  attribute CONFIG of \RO_gen[88].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[88].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[88].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[88].ro_i_1\ : label is "soft_lutpair2";
  attribute CONFIG of \RO_gen[89].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[89].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[89].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[89].ro_i_1\ : label is "soft_lutpair42";
  attribute CONFIG of \RO_gen[8].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[8].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[8].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[8].ro_i_1\ : label is "soft_lutpair7";
  attribute CONFIG of \RO_gen[90].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[90].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[90].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[90].ro_i_1\ : label is "soft_lutpair42";
  attribute CONFIG of \RO_gen[91].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[91].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[91].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[91].ro_i_1\ : label is "soft_lutpair50";
  attribute CONFIG of \RO_gen[92].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[92].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[92].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[92].ro_i_1\ : label is "soft_lutpair2";
  attribute CONFIG of \RO_gen[93].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[93].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[93].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[93].ro_i_1\ : label is "soft_lutpair50";
  attribute CONFIG of \RO_gen[94].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[94].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[94].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[94].ro_i_1\ : label is "soft_lutpair58";
  attribute CONFIG of \RO_gen[95].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[95].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[95].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[95].ro_i_1\ : label is "soft_lutpair58";
  attribute CONFIG of \RO_gen[96].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[96].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[96].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[96].ro_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \RO_gen[96].ro_i_2\ : label is "soft_lutpair65";
  attribute CONFIG of \RO_gen[97].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[97].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[97].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[97].ro_i_1\ : label is "soft_lutpair25";
  attribute CONFIG of \RO_gen[98].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[98].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[98].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[98].ro_i_1\ : label is "soft_lutpair17";
  attribute CONFIG of \RO_gen[99].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[99].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[99].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[99].ro_i_1\ : label is "soft_lutpair17";
  attribute CONFIG of \RO_gen[9].ro\ : label is "XIL";
  attribute DONT_TOUCH_boolean of \RO_gen[9].ro\ : label is std.standard.true;
  attribute NDE of \RO_gen[9].ro\ : label is 20;
  attribute SOFT_HLUTNM of \RO_gen[9].ro_i_1\ : label is "soft_lutpair47";
begin
\RO_gen[0].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__255\
     port map (
      ena => ena_s(0),
      osc_out => osc_out
    );
\RO_gen[0].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(0)
    );
\RO_gen[0].ro_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sel(6),
      I1 => sel(4),
      I2 => sel(5),
      O => \RO_gen[0].ro_i_2_n_0\
    );
\RO_gen[100].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__155\
     port map (
      ena => ena_s(100),
      osc_out => osc_s(100)
    );
\RO_gen[100].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(100)
    );
\RO_gen[101].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__154\
     port map (
      ena => ena_s(101),
      osc_out => osc_s(101)
    );
\RO_gen[101].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(101)
    );
\RO_gen[102].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__153\
     port map (
      ena => ena_s(102),
      osc_out => osc_s(102)
    );
\RO_gen[102].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(102)
    );
\RO_gen[103].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__152\
     port map (
      ena => ena_s(103),
      osc_out => osc_s(103)
    );
\RO_gen[103].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(103)
    );
\RO_gen[104].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__151\
     port map (
      ena => ena_s(104),
      osc_out => osc_s(104)
    );
\RO_gen[104].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(104)
    );
\RO_gen[105].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__150\
     port map (
      ena => ena_s(105),
      osc_out => osc_s(105)
    );
\RO_gen[105].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(105)
    );
\RO_gen[106].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__149\
     port map (
      ena => ena_s(106),
      osc_out => osc_s(106)
    );
\RO_gen[106].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(106)
    );
\RO_gen[107].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__148\
     port map (
      ena => ena_s(107),
      osc_out => osc_s(107)
    );
\RO_gen[107].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(107)
    );
\RO_gen[108].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__147\
     port map (
      ena => ena_s(108),
      osc_out => osc_s(108)
    );
\RO_gen[108].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(108)
    );
\RO_gen[109].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__146\
     port map (
      ena => ena_s(109),
      osc_out => osc_s(109)
    );
\RO_gen[109].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(109)
    );
\RO_gen[10].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__245\
     port map (
      ena => ena_s(10),
      osc_out => osc_s(10)
    );
\RO_gen[10].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(10)
    );
\RO_gen[110].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__145\
     port map (
      ena => ena_s(110),
      osc_out => osc_s(110)
    );
\RO_gen[110].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(110)
    );
\RO_gen[111].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__144\
     port map (
      ena => ena_s(111),
      osc_out => osc_s(111)
    );
\RO_gen[111].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(111)
    );
\RO_gen[112].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__143\
     port map (
      ena => ena_s(112),
      osc_out => osc_s(112)
    );
\RO_gen[112].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(112)
    );
\RO_gen[112].ro_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sel(6),
      I1 => sel(4),
      I2 => sel(5),
      O => \RO_gen[112].ro_i_2_n_0\
    );
\RO_gen[113].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__142\
     port map (
      ena => ena_s(113),
      osc_out => osc_s(113)
    );
\RO_gen[113].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(113)
    );
\RO_gen[114].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__141\
     port map (
      ena => ena_s(114),
      osc_out => osc_s(114)
    );
\RO_gen[114].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(114)
    );
\RO_gen[115].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__140\
     port map (
      ena => ena_s(115),
      osc_out => osc_s(115)
    );
\RO_gen[115].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(115)
    );
\RO_gen[116].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__139\
     port map (
      ena => ena_s(116),
      osc_out => osc_s(116)
    );
\RO_gen[116].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(116)
    );
\RO_gen[117].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__138\
     port map (
      ena => ena_s(117),
      osc_out => osc_s(117)
    );
\RO_gen[117].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(117)
    );
\RO_gen[118].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__137\
     port map (
      ena => ena_s(118),
      osc_out => osc_s(118)
    );
\RO_gen[118].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(118)
    );
\RO_gen[119].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__136\
     port map (
      ena => ena_s(119),
      osc_out => osc_s(119)
    );
\RO_gen[119].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(119)
    );
\RO_gen[11].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__244\
     port map (
      ena => ena_s(11),
      osc_out => osc_s(11)
    );
\RO_gen[11].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(11)
    );
\RO_gen[120].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__135\
     port map (
      ena => ena_s(120),
      osc_out => osc_s(120)
    );
\RO_gen[120].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(120)
    );
\RO_gen[121].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__134\
     port map (
      ena => ena_s(121),
      osc_out => osc_s(121)
    );
\RO_gen[121].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(121)
    );
\RO_gen[122].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__133\
     port map (
      ena => ena_s(122),
      osc_out => osc_s(122)
    );
\RO_gen[122].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(122)
    );
\RO_gen[123].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__132\
     port map (
      ena => ena_s(123),
      osc_out => osc_s(123)
    );
\RO_gen[123].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(123)
    );
\RO_gen[124].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__131\
     port map (
      ena => ena_s(124),
      osc_out => osc_s(124)
    );
\RO_gen[124].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(124)
    );
\RO_gen[125].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__130\
     port map (
      ena => ena_s(125),
      osc_out => osc_s(125)
    );
\RO_gen[125].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(125)
    );
\RO_gen[126].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__129\
     port map (
      ena => ena_s(126),
      osc_out => osc_s(126)
    );
\RO_gen[126].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(126)
    );
\RO_gen[127].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__128\
     port map (
      ena => ena_s(127),
      osc_out => osc_s(127)
    );
\RO_gen[127].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \RO_gen[112].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(127)
    );
\RO_gen[12].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__243\
     port map (
      ena => ena_s(12),
      osc_out => osc_s(12)
    );
\RO_gen[12].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(12)
    );
\RO_gen[13].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__242\
     port map (
      ena => ena_s(13),
      osc_out => osc_s(13)
    );
\RO_gen[13].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(13)
    );
\RO_gen[14].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__241\
     port map (
      ena => ena_s(14),
      osc_out => osc_s(14)
    );
\RO_gen[14].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(14)
    );
\RO_gen[15].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__240\
     port map (
      ena => ena_s(15),
      osc_out => osc_s(15)
    );
\RO_gen[15].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(15)
    );
\RO_gen[16].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__239\
     port map (
      ena => ena_s(16),
      osc_out => osc_s(16)
    );
\RO_gen[16].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(16)
    );
\RO_gen[16].ro_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => sel(6),
      I1 => sel(5),
      I2 => sel(4),
      O => \RO_gen[16].ro_i_2_n_0\
    );
\RO_gen[17].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__238\
     port map (
      ena => ena_s(17),
      osc_out => osc_s(17)
    );
\RO_gen[17].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(17)
    );
\RO_gen[18].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__237\
     port map (
      ena => ena_s(18),
      osc_out => osc_s(18)
    );
\RO_gen[18].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(18)
    );
\RO_gen[19].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__236\
     port map (
      ena => ena_s(19),
      osc_out => osc_s(19)
    );
\RO_gen[19].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(19)
    );
\RO_gen[1].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__254\
     port map (
      ena => ena_s(1),
      osc_out => osc_s(1)
    );
\RO_gen[1].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(1)
    );
\RO_gen[20].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__235\
     port map (
      ena => ena_s(20),
      osc_out => osc_s(20)
    );
\RO_gen[20].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(20)
    );
\RO_gen[21].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__234\
     port map (
      ena => ena_s(21),
      osc_out => osc_s(21)
    );
\RO_gen[21].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(21)
    );
\RO_gen[22].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__233\
     port map (
      ena => ena_s(22),
      osc_out => osc_s(22)
    );
\RO_gen[22].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(22)
    );
\RO_gen[23].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__232\
     port map (
      ena => ena_s(23),
      osc_out => osc_s(23)
    );
\RO_gen[23].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(23)
    );
\RO_gen[24].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__231\
     port map (
      ena => ena_s(24),
      osc_out => osc_s(24)
    );
\RO_gen[24].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(24)
    );
\RO_gen[25].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__230\
     port map (
      ena => ena_s(25),
      osc_out => osc_s(25)
    );
\RO_gen[25].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(25)
    );
\RO_gen[26].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__229\
     port map (
      ena => ena_s(26),
      osc_out => osc_s(26)
    );
\RO_gen[26].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(26)
    );
\RO_gen[27].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__228\
     port map (
      ena => ena_s(27),
      osc_out => osc_s(27)
    );
\RO_gen[27].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(27)
    );
\RO_gen[28].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__227\
     port map (
      ena => ena_s(28),
      osc_out => osc_s(28)
    );
\RO_gen[28].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(28)
    );
\RO_gen[29].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__226\
     port map (
      ena => ena_s(29),
      osc_out => osc_s(29)
    );
\RO_gen[29].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(29)
    );
\RO_gen[2].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__253\
     port map (
      ena => ena_s(2),
      osc_out => osc_s(2)
    );
\RO_gen[2].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(2)
    );
\RO_gen[30].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__225\
     port map (
      ena => ena_s(30),
      osc_out => osc_s(30)
    );
\RO_gen[30].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(30)
    );
\RO_gen[31].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__224\
     port map (
      ena => ena_s(31),
      osc_out => osc_s(31)
    );
\RO_gen[31].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \RO_gen[16].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(31)
    );
\RO_gen[32].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__223\
     port map (
      ena => ena_s(32),
      osc_out => osc_s(32)
    );
\RO_gen[32].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(32)
    );
\RO_gen[32].ro_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => sel(6),
      I1 => sel(4),
      I2 => sel(5),
      O => \RO_gen[32].ro_i_2_n_0\
    );
\RO_gen[33].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__222\
     port map (
      ena => ena_s(33),
      osc_out => osc_s(33)
    );
\RO_gen[33].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(33)
    );
\RO_gen[34].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__221\
     port map (
      ena => ena_s(34),
      osc_out => osc_s(34)
    );
\RO_gen[34].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(34)
    );
\RO_gen[35].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__220\
     port map (
      ena => ena_s(35),
      osc_out => osc_s(35)
    );
\RO_gen[35].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(35)
    );
\RO_gen[36].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__219\
     port map (
      ena => ena_s(36),
      osc_out => osc_s(36)
    );
\RO_gen[36].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(36)
    );
\RO_gen[37].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__218\
     port map (
      ena => ena_s(37),
      osc_out => osc_s(37)
    );
\RO_gen[37].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(37)
    );
\RO_gen[38].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__217\
     port map (
      ena => ena_s(38),
      osc_out => osc_s(38)
    );
\RO_gen[38].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(38)
    );
\RO_gen[39].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__216\
     port map (
      ena => ena_s(39),
      osc_out => osc_s(39)
    );
\RO_gen[39].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(39)
    );
\RO_gen[3].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__252\
     port map (
      ena => ena_s(3),
      osc_out => osc_s(3)
    );
\RO_gen[3].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(3)
    );
\RO_gen[40].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__215\
     port map (
      ena => ena_s(40),
      osc_out => osc_s(40)
    );
\RO_gen[40].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(40)
    );
\RO_gen[41].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__214\
     port map (
      ena => ena_s(41),
      osc_out => osc_s(41)
    );
\RO_gen[41].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(41)
    );
\RO_gen[42].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__213\
     port map (
      ena => ena_s(42),
      osc_out => osc_s(42)
    );
\RO_gen[42].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(42)
    );
\RO_gen[43].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__212\
     port map (
      ena => ena_s(43),
      osc_out => osc_s(43)
    );
\RO_gen[43].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(43)
    );
\RO_gen[44].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__211\
     port map (
      ena => ena_s(44),
      osc_out => osc_s(44)
    );
\RO_gen[44].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(44)
    );
\RO_gen[45].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__210\
     port map (
      ena => ena_s(45),
      osc_out => osc_s(45)
    );
\RO_gen[45].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(45)
    );
\RO_gen[46].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__209\
     port map (
      ena => ena_s(46),
      osc_out => osc_s(46)
    );
\RO_gen[46].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(46)
    );
\RO_gen[47].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__208\
     port map (
      ena => ena_s(47),
      osc_out => osc_s(47)
    );
\RO_gen[47].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \RO_gen[32].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(47)
    );
\RO_gen[48].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__207\
     port map (
      ena => ena_s(48),
      osc_out => osc_s(48)
    );
\RO_gen[48].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(48)
    );
\RO_gen[48].ro_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => sel(6),
      I1 => sel(4),
      I2 => sel(5),
      O => \RO_gen[48].ro_i_2_n_0\
    );
\RO_gen[49].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__206\
     port map (
      ena => ena_s(49),
      osc_out => osc_s(49)
    );
\RO_gen[49].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(49)
    );
\RO_gen[4].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__251\
     port map (
      ena => ena_s(4),
      osc_out => osc_s(4)
    );
\RO_gen[4].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(4)
    );
\RO_gen[50].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__205\
     port map (
      ena => ena_s(50),
      osc_out => osc_s(50)
    );
\RO_gen[50].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(50)
    );
\RO_gen[51].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__204\
     port map (
      ena => ena_s(51),
      osc_out => osc_s(51)
    );
\RO_gen[51].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(51)
    );
\RO_gen[52].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__203\
     port map (
      ena => ena_s(52),
      osc_out => osc_s(52)
    );
\RO_gen[52].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(52)
    );
\RO_gen[53].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__202\
     port map (
      ena => ena_s(53),
      osc_out => osc_s(53)
    );
\RO_gen[53].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(53)
    );
\RO_gen[54].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__201\
     port map (
      ena => ena_s(54),
      osc_out => osc_s(54)
    );
\RO_gen[54].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(54)
    );
\RO_gen[55].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__200\
     port map (
      ena => ena_s(55),
      osc_out => osc_s(55)
    );
\RO_gen[55].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(55)
    );
\RO_gen[56].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__199\
     port map (
      ena => ena_s(56),
      osc_out => osc_s(56)
    );
\RO_gen[56].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(56)
    );
\RO_gen[57].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__198\
     port map (
      ena => ena_s(57),
      osc_out => osc_s(57)
    );
\RO_gen[57].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(57)
    );
\RO_gen[58].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__197\
     port map (
      ena => ena_s(58),
      osc_out => osc_s(58)
    );
\RO_gen[58].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(58)
    );
\RO_gen[59].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__196\
     port map (
      ena => ena_s(59),
      osc_out => osc_s(59)
    );
\RO_gen[59].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(59)
    );
\RO_gen[5].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__250\
     port map (
      ena => ena_s(5),
      osc_out => osc_s(5)
    );
\RO_gen[5].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(5)
    );
\RO_gen[60].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__195\
     port map (
      ena => ena_s(60),
      osc_out => osc_s(60)
    );
\RO_gen[60].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(60)
    );
\RO_gen[61].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__194\
     port map (
      ena => ena_s(61),
      osc_out => osc_s(61)
    );
\RO_gen[61].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(61)
    );
\RO_gen[62].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__193\
     port map (
      ena => ena_s(62),
      osc_out => osc_s(62)
    );
\RO_gen[62].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(62)
    );
\RO_gen[63].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__192\
     port map (
      ena => ena_s(63),
      osc_out => osc_s(63)
    );
\RO_gen[63].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \RO_gen[48].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(63)
    );
\RO_gen[64].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__191\
     port map (
      ena => ena_s(64),
      osc_out => osc_s(64)
    );
\RO_gen[64].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(64)
    );
\RO_gen[64].ro_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => sel(6),
      I1 => sel(4),
      I2 => sel(5),
      O => \RO_gen[64].ro_i_2_n_0\
    );
\RO_gen[65].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__190\
     port map (
      ena => ena_s(65),
      osc_out => osc_s(65)
    );
\RO_gen[65].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(65)
    );
\RO_gen[66].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__189\
     port map (
      ena => ena_s(66),
      osc_out => osc_s(66)
    );
\RO_gen[66].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(66)
    );
\RO_gen[67].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__188\
     port map (
      ena => ena_s(67),
      osc_out => osc_s(67)
    );
\RO_gen[67].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(67)
    );
\RO_gen[68].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__187\
     port map (
      ena => ena_s(68),
      osc_out => osc_s(68)
    );
\RO_gen[68].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(68)
    );
\RO_gen[69].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__186\
     port map (
      ena => ena_s(69),
      osc_out => osc_s(69)
    );
\RO_gen[69].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(69)
    );
\RO_gen[6].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__249\
     port map (
      ena => ena_s(6),
      osc_out => osc_s(6)
    );
\RO_gen[6].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(6)
    );
\RO_gen[70].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__185\
     port map (
      ena => ena_s(70),
      osc_out => osc_s(70)
    );
\RO_gen[70].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(70)
    );
\RO_gen[71].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__184\
     port map (
      ena => ena_s(71),
      osc_out => osc_s(71)
    );
\RO_gen[71].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(71)
    );
\RO_gen[72].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__183\
     port map (
      ena => ena_s(72),
      osc_out => osc_s(72)
    );
\RO_gen[72].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(72)
    );
\RO_gen[73].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__182\
     port map (
      ena => ena_s(73),
      osc_out => osc_s(73)
    );
\RO_gen[73].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(73)
    );
\RO_gen[74].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__181\
     port map (
      ena => ena_s(74),
      osc_out => osc_s(74)
    );
\RO_gen[74].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(74)
    );
\RO_gen[75].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__180\
     port map (
      ena => ena_s(75),
      osc_out => osc_s(75)
    );
\RO_gen[75].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(75)
    );
\RO_gen[76].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__179\
     port map (
      ena => ena_s(76),
      osc_out => osc_s(76)
    );
\RO_gen[76].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(76)
    );
\RO_gen[77].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__178\
     port map (
      ena => ena_s(77),
      osc_out => osc_s(77)
    );
\RO_gen[77].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(77)
    );
\RO_gen[78].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__177\
     port map (
      ena => ena_s(78),
      osc_out => osc_s(78)
    );
\RO_gen[78].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(78)
    );
\RO_gen[79].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__176\
     port map (
      ena => ena_s(79),
      osc_out => osc_s(79)
    );
\RO_gen[79].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \RO_gen[64].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(79)
    );
\RO_gen[7].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__248\
     port map (
      ena => ena_s(7),
      osc_out => osc_s(7)
    );
\RO_gen[7].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(7)
    );
\RO_gen[80].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__175\
     port map (
      ena => ena_s(80),
      osc_out => osc_s(80)
    );
\RO_gen[80].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(80)
    );
\RO_gen[80].ro_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => sel(6),
      I1 => sel(5),
      I2 => sel(4),
      O => \RO_gen[80].ro_i_2_n_0\
    );
\RO_gen[81].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__174\
     port map (
      ena => ena_s(81),
      osc_out => osc_s(81)
    );
\RO_gen[81].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(81)
    );
\RO_gen[82].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__173\
     port map (
      ena => ena_s(82),
      osc_out => osc_s(82)
    );
\RO_gen[82].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(82)
    );
\RO_gen[83].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__172\
     port map (
      ena => ena_s(83),
      osc_out => osc_s(83)
    );
\RO_gen[83].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(83)
    );
\RO_gen[84].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__171\
     port map (
      ena => ena_s(84),
      osc_out => osc_s(84)
    );
\RO_gen[84].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(84)
    );
\RO_gen[85].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__170\
     port map (
      ena => ena_s(85),
      osc_out => osc_s(85)
    );
\RO_gen[85].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(85)
    );
\RO_gen[86].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__169\
     port map (
      ena => ena_s(86),
      osc_out => osc_s(86)
    );
\RO_gen[86].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(86)
    );
\RO_gen[87].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__168\
     port map (
      ena => ena_s(87),
      osc_out => osc_s(87)
    );
\RO_gen[87].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(2),
      I4 => sel(3),
      O => ena_s(87)
    );
\RO_gen[88].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__167\
     port map (
      ena => ena_s(88),
      osc_out => osc_s(88)
    );
\RO_gen[88].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(88)
    );
\RO_gen[89].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__166\
     port map (
      ena => ena_s(89),
      osc_out => osc_s(89)
    );
\RO_gen[89].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(89)
    );
\RO_gen[8].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__247\
     port map (
      ena => ena_s(8),
      osc_out => osc_s(8)
    );
\RO_gen[8].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(8)
    );
\RO_gen[90].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__165\
     port map (
      ena => ena_s(90),
      osc_out => osc_s(90)
    );
\RO_gen[90].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(90)
    );
\RO_gen[91].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__164\
     port map (
      ena => ena_s(91),
      osc_out => osc_s(91)
    );
\RO_gen[91].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(91)
    );
\RO_gen[92].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__163\
     port map (
      ena => ena_s(92),
      osc_out => osc_s(92)
    );
\RO_gen[92].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(92)
    );
\RO_gen[93].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__162\
     port map (
      ena => ena_s(93),
      osc_out => osc_s(93)
    );
\RO_gen[93].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(93)
    );
\RO_gen[94].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__161\
     port map (
      ena => ena_s(94),
      osc_out => osc_s(94)
    );
\RO_gen[94].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(94)
    );
\RO_gen[95].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__160\
     port map (
      ena => ena_s(95),
      osc_out => osc_s(95)
    );
\RO_gen[95].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \RO_gen[80].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(95)
    );
\RO_gen[96].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__159\
     port map (
      ena => ena_s(96),
      osc_out => osc_s(96)
    );
\RO_gen[96].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(96)
    );
\RO_gen[96].ro_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => sel(6),
      I1 => sel(4),
      I2 => sel(5),
      O => \RO_gen[96].ro_i_2_n_0\
    );
\RO_gen[97].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__158\
     port map (
      ena => ena_s(97),
      osc_out => osc_s(97)
    );
\RO_gen[97].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(97)
    );
\RO_gen[98].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__157\
     port map (
      ena => ena_s(98),
      osc_out => osc_s(98)
    );
\RO_gen[98].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(98)
    );
\RO_gen[99].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__156\
     port map (
      ena => ena_s(99),
      osc_out => osc_s(99)
    );
\RO_gen[99].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \RO_gen[96].ro_i_2_n_0\,
      I1 => sel(1),
      I2 => sel(0),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(99)
    );
\RO_gen[9].ro\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_core__246\
     port map (
      ena => ena_s(9),
      osc_out => osc_s(9)
    );
\RO_gen[9].ro_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \RO_gen[0].ro_i_2_n_0\,
      I1 => sel(0),
      I2 => sel(1),
      I3 => sel(3),
      I4 => sel(2),
      O => ena_s(9)
    );
ro_out_INST_0: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_1_n_0,
      I1 => ro_out_INST_0_i_2_n_0,
      O => ro_out,
      S => sel(6)
    );
ro_out_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ro_out_INST_0_i_3_n_0,
      I1 => ro_out_INST_0_i_4_n_0,
      I2 => sel(5),
      I3 => ro_out_INST_0_i_5_n_0,
      I4 => sel(4),
      I5 => ro_out_INST_0_i_6_n_0,
      O => ro_out_INST_0_i_1_n_0
    );
ro_out_INST_0_i_10: unisim.vcomponents.MUXF8
     port map (
      I0 => ro_out_INST_0_i_25_n_0,
      I1 => ro_out_INST_0_i_26_n_0,
      O => ro_out_INST_0_i_10_n_0,
      S => sel(3)
    );
ro_out_INST_0_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_27_n_0,
      I1 => ro_out_INST_0_i_28_n_0,
      O => ro_out_INST_0_i_11_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_12: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_29_n_0,
      I1 => ro_out_INST_0_i_30_n_0,
      O => ro_out_INST_0_i_12_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_31_n_0,
      I1 => ro_out_INST_0_i_32_n_0,
      O => ro_out_INST_0_i_13_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_14: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_33_n_0,
      I1 => ro_out_INST_0_i_34_n_0,
      O => ro_out_INST_0_i_14_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_15: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_35_n_0,
      I1 => ro_out_INST_0_i_36_n_0,
      O => ro_out_INST_0_i_15_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_16: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_37_n_0,
      I1 => ro_out_INST_0_i_38_n_0,
      O => ro_out_INST_0_i_16_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_39_n_0,
      I1 => ro_out_INST_0_i_40_n_0,
      O => ro_out_INST_0_i_17_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_41_n_0,
      I1 => ro_out_INST_0_i_42_n_0,
      O => ro_out_INST_0_i_18_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_43_n_0,
      I1 => ro_out_INST_0_i_44_n_0,
      O => ro_out_INST_0_i_19_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ro_out_INST_0_i_7_n_0,
      I1 => ro_out_INST_0_i_8_n_0,
      I2 => sel(5),
      I3 => ro_out_INST_0_i_9_n_0,
      I4 => sel(4),
      I5 => ro_out_INST_0_i_10_n_0,
      O => ro_out_INST_0_i_2_n_0
    );
ro_out_INST_0_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_45_n_0,
      I1 => ro_out_INST_0_i_46_n_0,
      O => ro_out_INST_0_i_20_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_47_n_0,
      I1 => ro_out_INST_0_i_48_n_0,
      O => ro_out_INST_0_i_21_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_49_n_0,
      I1 => ro_out_INST_0_i_50_n_0,
      O => ro_out_INST_0_i_22_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_51_n_0,
      I1 => ro_out_INST_0_i_52_n_0,
      O => ro_out_INST_0_i_23_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_53_n_0,
      I1 => ro_out_INST_0_i_54_n_0,
      O => ro_out_INST_0_i_24_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_55_n_0,
      I1 => ro_out_INST_0_i_56_n_0,
      O => ro_out_INST_0_i_25_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => ro_out_INST_0_i_57_n_0,
      I1 => ro_out_INST_0_i_58_n_0,
      O => ro_out_INST_0_i_26_n_0,
      S => sel(2)
    );
ro_out_INST_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(51),
      I1 => osc_s(50),
      I2 => sel(1),
      I3 => osc_s(49),
      I4 => sel(0),
      I5 => osc_s(48),
      O => ro_out_INST_0_i_27_n_0
    );
ro_out_INST_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(55),
      I1 => osc_s(54),
      I2 => sel(1),
      I3 => osc_s(53),
      I4 => sel(0),
      I5 => osc_s(52),
      O => ro_out_INST_0_i_28_n_0
    );
ro_out_INST_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(59),
      I1 => osc_s(58),
      I2 => sel(1),
      I3 => osc_s(57),
      I4 => sel(0),
      I5 => osc_s(56),
      O => ro_out_INST_0_i_29_n_0
    );
ro_out_INST_0_i_3: unisim.vcomponents.MUXF8
     port map (
      I0 => ro_out_INST_0_i_11_n_0,
      I1 => ro_out_INST_0_i_12_n_0,
      O => ro_out_INST_0_i_3_n_0,
      S => sel(3)
    );
ro_out_INST_0_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(63),
      I1 => osc_s(62),
      I2 => sel(1),
      I3 => osc_s(61),
      I4 => sel(0),
      I5 => osc_s(60),
      O => ro_out_INST_0_i_30_n_0
    );
ro_out_INST_0_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(35),
      I1 => osc_s(34),
      I2 => sel(1),
      I3 => osc_s(33),
      I4 => sel(0),
      I5 => osc_s(32),
      O => ro_out_INST_0_i_31_n_0
    );
ro_out_INST_0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(39),
      I1 => osc_s(38),
      I2 => sel(1),
      I3 => osc_s(37),
      I4 => sel(0),
      I5 => osc_s(36),
      O => ro_out_INST_0_i_32_n_0
    );
ro_out_INST_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(43),
      I1 => osc_s(42),
      I2 => sel(1),
      I3 => osc_s(41),
      I4 => sel(0),
      I5 => osc_s(40),
      O => ro_out_INST_0_i_33_n_0
    );
ro_out_INST_0_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(47),
      I1 => osc_s(46),
      I2 => sel(1),
      I3 => osc_s(45),
      I4 => sel(0),
      I5 => osc_s(44),
      O => ro_out_INST_0_i_34_n_0
    );
ro_out_INST_0_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(19),
      I1 => osc_s(18),
      I2 => sel(1),
      I3 => osc_s(17),
      I4 => sel(0),
      I5 => osc_s(16),
      O => ro_out_INST_0_i_35_n_0
    );
ro_out_INST_0_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(23),
      I1 => osc_s(22),
      I2 => sel(1),
      I3 => osc_s(21),
      I4 => sel(0),
      I5 => osc_s(20),
      O => ro_out_INST_0_i_36_n_0
    );
ro_out_INST_0_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(27),
      I1 => osc_s(26),
      I2 => sel(1),
      I3 => osc_s(25),
      I4 => sel(0),
      I5 => osc_s(24),
      O => ro_out_INST_0_i_37_n_0
    );
ro_out_INST_0_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(31),
      I1 => osc_s(30),
      I2 => sel(1),
      I3 => osc_s(29),
      I4 => sel(0),
      I5 => osc_s(28),
      O => ro_out_INST_0_i_38_n_0
    );
ro_out_INST_0_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(3),
      I1 => osc_s(2),
      I2 => sel(1),
      I3 => osc_s(1),
      I4 => sel(0),
      I5 => osc_out,
      O => ro_out_INST_0_i_39_n_0
    );
ro_out_INST_0_i_4: unisim.vcomponents.MUXF8
     port map (
      I0 => ro_out_INST_0_i_13_n_0,
      I1 => ro_out_INST_0_i_14_n_0,
      O => ro_out_INST_0_i_4_n_0,
      S => sel(3)
    );
ro_out_INST_0_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(7),
      I1 => osc_s(6),
      I2 => sel(1),
      I3 => osc_s(5),
      I4 => sel(0),
      I5 => osc_s(4),
      O => ro_out_INST_0_i_40_n_0
    );
ro_out_INST_0_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(11),
      I1 => osc_s(10),
      I2 => sel(1),
      I3 => osc_s(9),
      I4 => sel(0),
      I5 => osc_s(8),
      O => ro_out_INST_0_i_41_n_0
    );
ro_out_INST_0_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(15),
      I1 => osc_s(14),
      I2 => sel(1),
      I3 => osc_s(13),
      I4 => sel(0),
      I5 => osc_s(12),
      O => ro_out_INST_0_i_42_n_0
    );
ro_out_INST_0_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(115),
      I1 => osc_s(114),
      I2 => sel(1),
      I3 => osc_s(113),
      I4 => sel(0),
      I5 => osc_s(112),
      O => ro_out_INST_0_i_43_n_0
    );
ro_out_INST_0_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(119),
      I1 => osc_s(118),
      I2 => sel(1),
      I3 => osc_s(117),
      I4 => sel(0),
      I5 => osc_s(116),
      O => ro_out_INST_0_i_44_n_0
    );
ro_out_INST_0_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(123),
      I1 => osc_s(122),
      I2 => sel(1),
      I3 => osc_s(121),
      I4 => sel(0),
      I5 => osc_s(120),
      O => ro_out_INST_0_i_45_n_0
    );
ro_out_INST_0_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(127),
      I1 => osc_s(126),
      I2 => sel(1),
      I3 => osc_s(125),
      I4 => sel(0),
      I5 => osc_s(124),
      O => ro_out_INST_0_i_46_n_0
    );
ro_out_INST_0_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(99),
      I1 => osc_s(98),
      I2 => sel(1),
      I3 => osc_s(97),
      I4 => sel(0),
      I5 => osc_s(96),
      O => ro_out_INST_0_i_47_n_0
    );
ro_out_INST_0_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(103),
      I1 => osc_s(102),
      I2 => sel(1),
      I3 => osc_s(101),
      I4 => sel(0),
      I5 => osc_s(100),
      O => ro_out_INST_0_i_48_n_0
    );
ro_out_INST_0_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(107),
      I1 => osc_s(106),
      I2 => sel(1),
      I3 => osc_s(105),
      I4 => sel(0),
      I5 => osc_s(104),
      O => ro_out_INST_0_i_49_n_0
    );
ro_out_INST_0_i_5: unisim.vcomponents.MUXF8
     port map (
      I0 => ro_out_INST_0_i_15_n_0,
      I1 => ro_out_INST_0_i_16_n_0,
      O => ro_out_INST_0_i_5_n_0,
      S => sel(3)
    );
ro_out_INST_0_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(111),
      I1 => osc_s(110),
      I2 => sel(1),
      I3 => osc_s(109),
      I4 => sel(0),
      I5 => osc_s(108),
      O => ro_out_INST_0_i_50_n_0
    );
ro_out_INST_0_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(83),
      I1 => osc_s(82),
      I2 => sel(1),
      I3 => osc_s(81),
      I4 => sel(0),
      I5 => osc_s(80),
      O => ro_out_INST_0_i_51_n_0
    );
ro_out_INST_0_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(87),
      I1 => osc_s(86),
      I2 => sel(1),
      I3 => osc_s(85),
      I4 => sel(0),
      I5 => osc_s(84),
      O => ro_out_INST_0_i_52_n_0
    );
ro_out_INST_0_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(91),
      I1 => osc_s(90),
      I2 => sel(1),
      I3 => osc_s(89),
      I4 => sel(0),
      I5 => osc_s(88),
      O => ro_out_INST_0_i_53_n_0
    );
ro_out_INST_0_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(95),
      I1 => osc_s(94),
      I2 => sel(1),
      I3 => osc_s(93),
      I4 => sel(0),
      I5 => osc_s(92),
      O => ro_out_INST_0_i_54_n_0
    );
ro_out_INST_0_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(67),
      I1 => osc_s(66),
      I2 => sel(1),
      I3 => osc_s(65),
      I4 => sel(0),
      I5 => osc_s(64),
      O => ro_out_INST_0_i_55_n_0
    );
ro_out_INST_0_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(71),
      I1 => osc_s(70),
      I2 => sel(1),
      I3 => osc_s(69),
      I4 => sel(0),
      I5 => osc_s(68),
      O => ro_out_INST_0_i_56_n_0
    );
ro_out_INST_0_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(75),
      I1 => osc_s(74),
      I2 => sel(1),
      I3 => osc_s(73),
      I4 => sel(0),
      I5 => osc_s(72),
      O => ro_out_INST_0_i_57_n_0
    );
ro_out_INST_0_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => osc_s(79),
      I1 => osc_s(78),
      I2 => sel(1),
      I3 => osc_s(77),
      I4 => sel(0),
      I5 => osc_s(76),
      O => ro_out_INST_0_i_58_n_0
    );
ro_out_INST_0_i_6: unisim.vcomponents.MUXF8
     port map (
      I0 => ro_out_INST_0_i_17_n_0,
      I1 => ro_out_INST_0_i_18_n_0,
      O => ro_out_INST_0_i_6_n_0,
      S => sel(3)
    );
ro_out_INST_0_i_7: unisim.vcomponents.MUXF8
     port map (
      I0 => ro_out_INST_0_i_19_n_0,
      I1 => ro_out_INST_0_i_20_n_0,
      O => ro_out_INST_0_i_7_n_0,
      S => sel(3)
    );
ro_out_INST_0_i_8: unisim.vcomponents.MUXF8
     port map (
      I0 => ro_out_INST_0_i_21_n_0,
      I1 => ro_out_INST_0_i_22_n_0,
      O => ro_out_INST_0_i_8_n_0,
      S => sel(3)
    );
ro_out_INST_0_i_9: unisim.vcomponents.MUXF8
     port map (
      I0 => ro_out_INST_0_i_23_n_0,
      I1 => ro_out_INST_0_i_24_n_0,
      O => ro_out_INST_0_i_9_n_0,
      S => sel(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_puf is
  port (
    data_out_s_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_ready_PUF : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    challenge_block2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \cnt2_reg[11]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clk : in STD_LOGIC;
    enable_PUF : in STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \challenge_block2_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_puf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_puf is
  signal \FSM_onehot_state[2]_i_3_n_0\ : STD_LOGIC;
  signal cnt110_in : STD_LOGIC;
  signal cnt111_out : STD_LOGIC;
  signal \cnt1[11]_i_2_n_0\ : STD_LOGIC;
  signal cnt1_reg : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \cnt1_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt1_reg_n_0_[10]\ : STD_LOGIC;
  signal \cnt1_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt1_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt1_reg_n_0_[3]\ : STD_LOGIC;
  signal \cnt1_reg_n_0_[4]\ : STD_LOGIC;
  signal \cnt1_reg_n_0_[5]\ : STD_LOGIC;
  signal \cnt1_reg_n_0_[6]\ : STD_LOGIC;
  signal \cnt1_reg_n_0_[7]\ : STD_LOGIC;
  signal \cnt1_reg_n_0_[8]\ : STD_LOGIC;
  signal \cnt1_reg_n_0_[9]\ : STD_LOGIC;
  signal cnt2_reg : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \cnt2_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt2_reg_n_0_[10]\ : STD_LOGIC;
  signal \cnt2_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt2_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt2_reg_n_0_[3]\ : STD_LOGIC;
  signal \cnt2_reg_n_0_[4]\ : STD_LOGIC;
  signal \cnt2_reg_n_0_[5]\ : STD_LOGIC;
  signal \cnt2_reg_n_0_[6]\ : STD_LOGIC;
  signal \cnt2_reg_n_0_[7]\ : STD_LOGIC;
  signal \cnt2_reg_n_0_[8]\ : STD_LOGIC;
  signal \cnt2_reg_n_0_[9]\ : STD_LOGIC;
  signal \count[10]_i_2_n_0\ : STD_LOGIC;
  signal \count[11]_i_2_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[6]_i_2_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_out_s_i_1_n_0 : STD_LOGIC;
  signal data_out_s_i_2_n_0 : STD_LOGIC;
  signal \^data_out_s_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_ready_puf\ : STD_LOGIC;
  signal finished : STD_LOGIC;
  signal finished_r : STD_LOGIC;
  signal osc1_s : STD_LOGIC;
  signal osc2_s : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp__20_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp__20_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp__20_carry_n_0\ : STD_LOGIC;
  signal \plusOp__20_carry_n_1\ : STD_LOGIC;
  signal \plusOp__20_carry_n_2\ : STD_LOGIC;
  signal \plusOp__20_carry_n_3\ : STD_LOGIC;
  signal \plusOp__20_carry_n_4\ : STD_LOGIC;
  signal \plusOp__20_carry_n_5\ : STD_LOGIC;
  signal \plusOp__20_carry_n_6\ : STD_LOGIC;
  signal \plusOp__20_carry_n_7\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal rst_mux : STD_LOGIC;
  signal rst_mux_i_1_n_0 : STD_LOGIC;
  signal rst_mux_i_3_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal shift_ena : STD_LOGIC;
  signal shift_ena0 : STD_LOGIC;
  signal \NLW_plusOp__20_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp__20_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of BANK1 : label is std.standard.true;
  attribute DONT_TOUCH of BANK2 : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \challenge_block2[6]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \count[13]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \count[14]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \count[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \count[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \count[6]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \count[8]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \count[9]_i_1\ : label is "soft_lutpair137";
  attribute inverted : string;
  attribute inverted of data_rdy_int_reg_inv : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \plusOp__20_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp__20_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of plusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__0\ : label is 35;
begin
  data_out_s_reg_0(0) <= \^data_out_s_reg_0\(0);
  data_ready_PUF <= \^data_ready_puf\;
BANK1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_bank__1\
     port map (
      ro_out => osc1_s,
      sel(6 downto 0) => Q(6 downto 0)
    );
BANK2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RO_bank
     port map (
      ro_out => osc2_s,
      sel(6 downto 0) => \cnt2_reg[11]_0\(6 downto 0)
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \FSM_onehot_state_reg[1]\(0),
      I1 => \FSM_onehot_state_reg[0]\(0),
      I2 => \^data_ready_puf\,
      I3 => \FSM_onehot_state_reg[0]\(1),
      O => D(0)
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFC"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_3_n_0\,
      I1 => \FSM_onehot_state_reg[0]\(2),
      I2 => \FSM_onehot_state_reg[0]\(0),
      I3 => \FSM_onehot_state_reg[0]\(1),
      O => E(0)
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \FSM_onehot_state_reg[1]\(0),
      I1 => \FSM_onehot_state_reg[0]\(2),
      I2 => \^data_ready_puf\,
      I3 => \FSM_onehot_state_reg[0]\(1),
      O => D(1)
    );
\FSM_onehot_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FFFFFF"
    )
        port map (
      I0 => \cnt2_reg[11]_0\(6),
      I1 => \cnt2_reg[11]_0\(5),
      I2 => \challenge_block2_reg[0]\,
      I3 => \FSM_onehot_state_reg[1]\(0),
      I4 => \^data_ready_puf\,
      O => \FSM_onehot_state[2]_i_3_n_0\
    );
\challenge_block2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[0]\(0),
      I1 => \FSM_onehot_state[2]_i_3_n_0\,
      I2 => \FSM_onehot_state_reg[0]\(1),
      O => challenge_block2
    );
\cnt1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt1_reg_n_0_[0]\,
      O => plusOp(0)
    );
\cnt1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cnt1_reg(11),
      I1 => cnt2_reg(11),
      O => sel
    );
\cnt1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => enable_PUF,
      I1 => rst_mux,
      O => \cnt1[11]_i_2_n_0\
    );
\cnt1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => osc1_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => plusOp(0),
      Q => \cnt1_reg_n_0_[0]\
    );
\cnt1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => osc1_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => plusOp(10),
      Q => \cnt1_reg_n_0_[10]\
    );
\cnt1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => osc1_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => plusOp(11),
      Q => cnt1_reg(11)
    );
\cnt1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => osc1_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => plusOp(1),
      Q => \cnt1_reg_n_0_[1]\
    );
\cnt1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => osc1_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => plusOp(2),
      Q => \cnt1_reg_n_0_[2]\
    );
\cnt1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => osc1_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => plusOp(3),
      Q => \cnt1_reg_n_0_[3]\
    );
\cnt1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => osc1_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => plusOp(4),
      Q => \cnt1_reg_n_0_[4]\
    );
\cnt1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => osc1_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => plusOp(5),
      Q => \cnt1_reg_n_0_[5]\
    );
\cnt1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => osc1_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => plusOp(6),
      Q => \cnt1_reg_n_0_[6]\
    );
\cnt1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => osc1_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => plusOp(7),
      Q => \cnt1_reg_n_0_[7]\
    );
\cnt1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => osc1_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => plusOp(8),
      Q => \cnt1_reg_n_0_[8]\
    );
\cnt1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => osc1_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => plusOp(9),
      Q => \cnt1_reg_n_0_[9]\
    );
\cnt2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt2_reg_n_0_[0]\,
      O => \plusOp__0\(0)
    );
\cnt2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => osc2_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => \plusOp__0\(0),
      Q => \cnt2_reg_n_0_[0]\
    );
\cnt2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => osc2_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => \plusOp__0\(10),
      Q => \cnt2_reg_n_0_[10]\
    );
\cnt2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => osc2_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => \plusOp__0\(11),
      Q => cnt2_reg(11)
    );
\cnt2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => osc2_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => \plusOp__0\(1),
      Q => \cnt2_reg_n_0_[1]\
    );
\cnt2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => osc2_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => \plusOp__0\(2),
      Q => \cnt2_reg_n_0_[2]\
    );
\cnt2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => osc2_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => \plusOp__0\(3),
      Q => \cnt2_reg_n_0_[3]\
    );
\cnt2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => osc2_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => \plusOp__0\(4),
      Q => \cnt2_reg_n_0_[4]\
    );
\cnt2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => osc2_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => \plusOp__0\(5),
      Q => \cnt2_reg_n_0_[5]\
    );
\cnt2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => osc2_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => \plusOp__0\(6),
      Q => \cnt2_reg_n_0_[6]\
    );
\cnt2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => osc2_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => \plusOp__0\(7),
      Q => \cnt2_reg_n_0_[7]\
    );
\cnt2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => osc2_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => \plusOp__0\(8),
      Q => \cnt2_reg_n_0_[8]\
    );
\cnt2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => osc2_s,
      CE => sel,
      CLR => \cnt1[11]_i_2_n_0\,
      D => \plusOp__0\(9),
      Q => \cnt2_reg_n_0_[9]\
    );
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => \p_0_in__0\(0)
    );
\count[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => count_reg(9),
      I1 => count_reg(7),
      I2 => \count[10]_i_2_n_0\,
      I3 => count_reg(6),
      I4 => count_reg(8),
      I5 => count_reg(10),
      O => \p_0_in__0\(10)
    );
\count[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => count_reg(4),
      I1 => count_reg(2),
      I2 => count_reg(0),
      I3 => count_reg(1),
      I4 => count_reg(3),
      I5 => count_reg(5),
      O => \count[10]_i_2_n_0\
    );
\count[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => count_reg(10),
      I1 => count_reg(8),
      I2 => \count[11]_i_2_n_0\,
      I3 => count_reg(7),
      I4 => count_reg(9),
      I5 => count_reg(11),
      O => \p_0_in__0\(11)
    );
\count[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => count_reg(5),
      I1 => count_reg(3),
      I2 => \count[6]_i_2_n_0\,
      I3 => count_reg(2),
      I4 => count_reg(4),
      I5 => count_reg(6),
      O => \count[11]_i_2_n_0\
    );
\count[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => count_reg(11),
      I1 => rst_mux_i_3_n_0,
      I2 => count_reg(12),
      O => \p_0_in__0\(12)
    );
\count[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => count_reg(12),
      I1 => rst_mux_i_3_n_0,
      I2 => count_reg(11),
      I3 => count_reg(13),
      O => \p_0_in__0\(13)
    );
\count[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => count_reg(13),
      I1 => count_reg(11),
      I2 => rst_mux_i_3_n_0,
      I3 => count_reg(12),
      I4 => count_reg(14),
      O => \p_0_in__0\(14)
    );
\count[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => count_reg(14),
      I1 => count_reg(12),
      I2 => rst_mux_i_3_n_0,
      I3 => count_reg(11),
      I4 => count_reg(13),
      I5 => count_reg(15),
      O => \p_0_in__0\(15)
    );
\count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_reg(0),
      I1 => count_reg(1),
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => count_reg(1),
      I1 => count_reg(0),
      I2 => count_reg(2),
      O => \p_0_in__0\(2)
    );
\count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => count_reg(2),
      I1 => count_reg(0),
      I2 => count_reg(1),
      I3 => count_reg(3),
      O => \p_0_in__0\(3)
    );
\count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => count_reg(3),
      I1 => count_reg(1),
      I2 => count_reg(0),
      I3 => count_reg(2),
      I4 => count_reg(4),
      O => \p_0_in__0\(4)
    );
\count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => count_reg(4),
      I1 => count_reg(2),
      I2 => count_reg(0),
      I3 => count_reg(1),
      I4 => count_reg(3),
      I5 => count_reg(5),
      O => \p_0_in__0\(5)
    );
\count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => count_reg(5),
      I1 => count_reg(3),
      I2 => \count[6]_i_2_n_0\,
      I3 => count_reg(2),
      I4 => count_reg(4),
      I5 => count_reg(6),
      O => \p_0_in__0\(6)
    );
\count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => count_reg(0),
      I1 => count_reg(1),
      O => \count[6]_i_2_n_0\
    );
\count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => count_reg(6),
      I1 => \count[10]_i_2_n_0\,
      I2 => count_reg(7),
      O => \p_0_in__0\(7)
    );
\count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => count_reg(7),
      I1 => \count[10]_i_2_n_0\,
      I2 => count_reg(6),
      I3 => count_reg(8),
      O => \p_0_in__0\(8)
    );
\count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => count_reg(8),
      I1 => count_reg(6),
      I2 => \count[10]_i_2_n_0\,
      I3 => count_reg(7),
      I4 => count_reg(9),
      O => \p_0_in__0\(9)
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => \p_0_in__0\(0),
      Q => count_reg(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => \p_0_in__0\(10),
      Q => count_reg(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => \p_0_in__0\(11),
      Q => count_reg(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => \p_0_in__0\(12),
      Q => count_reg(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => \p_0_in__0\(13),
      Q => count_reg(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => \p_0_in__0\(14),
      Q => count_reg(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => \p_0_in__0\(15),
      Q => count_reg(15)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => \count[1]_i_1_n_0\,
      Q => count_reg(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => \p_0_in__0\(2),
      Q => count_reg(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => \p_0_in__0\(3),
      Q => count_reg(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => \p_0_in__0\(4),
      Q => count_reg(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => \p_0_in__0\(5),
      Q => count_reg(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => \p_0_in__0\(6),
      Q => count_reg(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => \p_0_in__0\(7),
      Q => count_reg(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => \p_0_in__0\(8),
      Q => count_reg(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => \p_0_in__0\(9),
      Q => count_reg(9)
    );
data_out_s_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7000"
    )
        port map (
      I0 => data_out_s_i_2_n_0,
      I1 => cnt2_reg(11),
      I2 => enable_PUF,
      I3 => shift_ena,
      I4 => \^data_out_s_reg_0\(0),
      O => data_out_s_i_1_n_0
    );
data_out_s_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => cnt1_reg(11),
      I1 => cnt2_reg(11),
      I2 => data_out_s_i_2_n_0,
      O => data_out_s_i_2_n_0
    );
data_out_s_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data_out_s_i_1_n_0,
      Q => \^data_out_s_reg_0\(0),
      R => '0'
    );
data_rdy_int_reg_inv: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => shift_ena,
      Q => \^data_ready_puf\
    );
finished_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cnt2_reg(11),
      I1 => cnt1_reg(11),
      O => cnt111_out
    );
finished_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => finished,
      Q => finished_r,
      R => '0'
    );
finished_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cnt111_out,
      Q => finished,
      R => '0'
    );
\plusOp__20_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \cnt2_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => \plusOp__20_carry_n_0\,
      CO(6) => \plusOp__20_carry_n_1\,
      CO(5) => \plusOp__20_carry_n_2\,
      CO(4) => \plusOp__20_carry_n_3\,
      CO(3) => \plusOp__20_carry_n_4\,
      CO(2) => \plusOp__20_carry_n_5\,
      CO(1) => \plusOp__20_carry_n_6\,
      CO(0) => \plusOp__20_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \plusOp__0\(8 downto 1),
      S(7) => \cnt2_reg_n_0_[8]\,
      S(6) => \cnt2_reg_n_0_[7]\,
      S(5) => \cnt2_reg_n_0_[6]\,
      S(4) => \cnt2_reg_n_0_[5]\,
      S(3) => \cnt2_reg_n_0_[4]\,
      S(2) => \cnt2_reg_n_0_[3]\,
      S(1) => \cnt2_reg_n_0_[2]\,
      S(0) => \cnt2_reg_n_0_[1]\
    );
\plusOp__20_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp__20_carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp__20_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp__20_carry__0_n_6\,
      CO(0) => \plusOp__20_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_plusOp__20_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \plusOp__0\(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2) => cnt2_reg(11),
      S(1) => \cnt2_reg_n_0_[10]\,
      S(0) => \cnt2_reg_n_0_[9]\
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \cnt1_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => plusOp_carry_n_4,
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => plusOp(8 downto 1),
      S(7) => \cnt1_reg_n_0_[8]\,
      S(6) => \cnt1_reg_n_0_[7]\,
      S(5) => \cnt1_reg_n_0_[6]\,
      S(4) => \cnt1_reg_n_0_[5]\,
      S(3) => \cnt1_reg_n_0_[4]\,
      S(2) => \cnt1_reg_n_0_[3]\,
      S(1) => \cnt1_reg_n_0_[2]\,
      S(0) => \cnt1_reg_n_0_[1]\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_plusOp_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => plusOp(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2) => cnt1_reg(11),
      S(1) => \cnt1_reg_n_0_[10]\,
      S(0) => \cnt1_reg_n_0_[9]\
    );
rst_mux_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => count_reg(14),
      I1 => count_reg(12),
      I2 => rst_mux_i_3_n_0,
      I3 => count_reg(11),
      I4 => count_reg(13),
      I5 => count_reg(15),
      O => rst_mux_i_1_n_0
    );
rst_mux_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => enable_PUF,
      O => cnt110_in
    );
rst_mux_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => count_reg(9),
      I1 => count_reg(7),
      I2 => \count[10]_i_2_n_0\,
      I3 => count_reg(6),
      I4 => count_reg(8),
      I5 => count_reg(10),
      O => rst_mux_i_3_n_0
    );
rst_mux_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => cnt110_in,
      D => rst_mux_i_1_n_0,
      Q => rst_mux
    );
shift_ena_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => finished,
      I1 => finished_r,
      O => shift_ena0
    );
shift_ena_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => shift_ena0,
      Q => shift_ena,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_DB is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \axi_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \axi_rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_DB;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_DB is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal challenge_block2 : STD_LOGIC;
  signal \challenge_block2[0]_i_1_n_0\ : STD_LOGIC;
  signal \challenge_block2[1]_i_1_n_0\ : STD_LOGIC;
  signal \challenge_block2[2]_i_1_n_0\ : STD_LOGIC;
  signal \challenge_block2[3]_i_1_n_0\ : STD_LOGIC;
  signal \challenge_block2[4]_i_1_n_0\ : STD_LOGIC;
  signal \challenge_block2[5]_i_1_n_0\ : STD_LOGIC;
  signal \challenge_block2[5]_i_2_n_0\ : STD_LOGIC;
  signal \challenge_block2[6]_i_2_n_0\ : STD_LOGIC;
  signal \challenge_block2[6]_i_3_n_0\ : STD_LOGIC;
  signal \challenge_block2_reg_n_0_[0]\ : STD_LOGIC;
  signal \challenge_block2_reg_n_0_[1]\ : STD_LOGIC;
  signal \challenge_block2_reg_n_0_[2]\ : STD_LOGIC;
  signal \challenge_block2_reg_n_0_[3]\ : STD_LOGIC;
  signal \challenge_block2_reg_n_0_[4]\ : STD_LOGIC;
  signal \challenge_block2_reg_n_0_[5]\ : STD_LOGIC;
  signal \challenge_block2_reg_n_0_[6]\ : STD_LOGIC;
  signal data2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data_out_s : STD_LOGIC;
  signal data_ready_PUF : STD_LOGIC;
  signal enable_PUF : STD_LOGIC;
  signal enable_PUF_0 : STD_LOGIC;
  signal puf0_n_2 : STD_LOGIC;
  signal puf0_n_4 : STD_LOGIC;
  signal puf0_n_5 : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "run_state:010,reset_state:001,ready_state:100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "run_state:010,reset_state:001,ready_state:100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "run_state:010,reset_state:001,ready_state:100";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \challenge_block2[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \challenge_block2[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \challenge_block2[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \challenge_block2[3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \challenge_block2[4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \challenge_block2[6]_i_3\ : label is "soft_lutpair143";
begin
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \axi_rdata_reg[31]\(0),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => enable_PUF_0,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => puf0_n_2,
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => puf0_n_2,
      D => puf0_n_5,
      Q => enable_PUF_0,
      R => '0'
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => puf0_n_2,
      D => puf0_n_4,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => '0'
    );
SHIFT_REG: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_register
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      \axi_rdata_reg[0]\(2 downto 0) => \axi_rdata_reg[0]\(2 downto 0),
      \axi_rdata_reg[31]\(31 downto 0) => \axi_rdata_reg[31]\(31 downto 0),
      clk => clk,
      data2(0) => data2(0),
      data_ready_PUF => data_ready_PUF,
      \data_reg[0]_0\(0) => data_out_s
    );
\challenge_block2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \challenge_block2_reg_n_0_[0]\,
      O => \challenge_block2[0]_i_1_n_0\
    );
\challenge_block2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \challenge_block2_reg_n_0_[0]\,
      I1 => \challenge_block2_reg_n_0_[1]\,
      I2 => enable_PUF_0,
      O => \challenge_block2[1]_i_1_n_0\
    );
\challenge_block2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => \challenge_block2_reg_n_0_[1]\,
      I1 => \challenge_block2_reg_n_0_[0]\,
      I2 => \challenge_block2_reg_n_0_[2]\,
      I3 => enable_PUF_0,
      O => \challenge_block2[2]_i_1_n_0\
    );
\challenge_block2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \challenge_block2_reg_n_0_[3]\,
      I1 => \challenge_block2_reg_n_0_[1]\,
      I2 => \challenge_block2_reg_n_0_[0]\,
      I3 => \challenge_block2_reg_n_0_[2]\,
      O => \challenge_block2[3]_i_1_n_0\
    );
\challenge_block2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \challenge_block2_reg_n_0_[4]\,
      I1 => \challenge_block2_reg_n_0_[3]\,
      I2 => \challenge_block2_reg_n_0_[2]\,
      I3 => \challenge_block2_reg_n_0_[1]\,
      I4 => \challenge_block2_reg_n_0_[0]\,
      O => \challenge_block2[4]_i_1_n_0\
    );
\challenge_block2[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => enable_PUF_0,
      O => \challenge_block2[5]_i_1_n_0\
    );
\challenge_block2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \challenge_block2_reg_n_0_[5]\,
      I1 => \challenge_block2_reg_n_0_[4]\,
      I2 => \challenge_block2_reg_n_0_[0]\,
      I3 => \challenge_block2_reg_n_0_[1]\,
      I4 => \challenge_block2_reg_n_0_[2]\,
      I5 => \challenge_block2_reg_n_0_[3]\,
      O => \challenge_block2[5]_i_2_n_0\
    );
\challenge_block2[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => \challenge_block2[6]_i_3_n_0\,
      I1 => \challenge_block2_reg_n_0_[5]\,
      I2 => \challenge_block2_reg_n_0_[6]\,
      I3 => enable_PUF_0,
      O => \challenge_block2[6]_i_2_n_0\
    );
\challenge_block2[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \challenge_block2_reg_n_0_[3]\,
      I1 => \challenge_block2_reg_n_0_[2]\,
      I2 => \challenge_block2_reg_n_0_[1]\,
      I3 => \challenge_block2_reg_n_0_[0]\,
      I4 => \challenge_block2_reg_n_0_[4]\,
      O => \challenge_block2[6]_i_3_n_0\
    );
\challenge_block2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => challenge_block2,
      D => \challenge_block2[0]_i_1_n_0\,
      Q => \challenge_block2_reg_n_0_[0]\,
      R => \challenge_block2[5]_i_1_n_0\
    );
\challenge_block2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => challenge_block2,
      D => \challenge_block2[1]_i_1_n_0\,
      Q => \challenge_block2_reg_n_0_[1]\,
      R => '0'
    );
\challenge_block2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => challenge_block2,
      D => \challenge_block2[2]_i_1_n_0\,
      Q => \challenge_block2_reg_n_0_[2]\,
      R => '0'
    );
\challenge_block2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => challenge_block2,
      D => \challenge_block2[3]_i_1_n_0\,
      Q => \challenge_block2_reg_n_0_[3]\,
      R => \challenge_block2[5]_i_1_n_0\
    );
\challenge_block2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => challenge_block2,
      D => \challenge_block2[4]_i_1_n_0\,
      Q => \challenge_block2_reg_n_0_[4]\,
      R => \challenge_block2[5]_i_1_n_0\
    );
\challenge_block2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => challenge_block2,
      D => \challenge_block2[5]_i_2_n_0\,
      Q => \challenge_block2_reg_n_0_[5]\,
      R => \challenge_block2[5]_i_1_n_0\
    );
\challenge_block2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => challenge_block2,
      D => \challenge_block2[6]_i_2_n_0\,
      Q => \challenge_block2_reg_n_0_[6]\,
      R => '0'
    );
enable_PUF_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => enable_PUF_0,
      Q => enable_PUF,
      R => '0'
    );
puf0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_puf
     port map (
      D(1) => puf0_n_4,
      D(0) => puf0_n_5,
      E(0) => puf0_n_2,
      \FSM_onehot_state_reg[0]\(2) => \FSM_onehot_state_reg_n_0_[2]\,
      \FSM_onehot_state_reg[0]\(1) => enable_PUF_0,
      \FSM_onehot_state_reg[0]\(0) => \FSM_onehot_state_reg_n_0_[0]\,
      \FSM_onehot_state_reg[1]\(0) => \axi_rdata_reg[31]\(0),
      Q(6 downto 0) => Q(6 downto 0),
      challenge_block2 => challenge_block2,
      \challenge_block2_reg[0]\ => \challenge_block2[6]_i_3_n_0\,
      clk => clk,
      \cnt2_reg[11]_0\(6) => \challenge_block2_reg_n_0_[6]\,
      \cnt2_reg[11]_0\(5) => \challenge_block2_reg_n_0_[5]\,
      \cnt2_reg[11]_0\(4) => \challenge_block2_reg_n_0_[4]\,
      \cnt2_reg[11]_0\(3) => \challenge_block2_reg_n_0_[3]\,
      \cnt2_reg[11]_0\(2) => \challenge_block2_reg_n_0_[2]\,
      \cnt2_reg[11]_0\(1) => \challenge_block2_reg_n_0_[1]\,
      \cnt2_reg[11]_0\(0) => \challenge_block2_reg_n_0_[0]\,
      data_out_s_reg_0(0) => data_out_s,
      data_ready_PUF => data_ready_PUF,
      enable_PUF => enable_PUF
    );
ready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_state_reg_n_0_[2]\,
      Q => data2(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_POP_ro_puf_AXI4L_v1_0_PUF_AXI is
  port (
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    puf_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_rvalid : out STD_LOGIC;
    puf_axi_bvalid : out STD_LOGIC;
    clk : in STD_LOGIC;
    puf_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    puf_axi_aclk : in STD_LOGIC;
    puf_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    puf_axi_wvalid : in STD_LOGIC;
    puf_axi_awvalid : in STD_LOGIC;
    puf_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    puf_axi_arvalid : in STD_LOGIC;
    puf_axi_aresetn : in STD_LOGIC;
    puf_axi_bready : in STD_LOGIC;
    puf_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_POP_ro_puf_AXI4L_v1_0_PUF_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_POP_ro_puf_AXI4L_v1_0_PUF_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[4]\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \^puf_axi_bvalid\ : STD_LOGIC;
  signal \^puf_axi_rvalid\ : STD_LOGIC;
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal \slv_reg_wren__2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \slv_reg0[31]_i_2\ : label is "soft_lutpair146";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  puf_axi_bvalid <= \^puf_axi_bvalid\;
  puf_axi_rvalid <= \^puf_axi_rvalid\;
POP_RO_PUF: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_DB
     port map (
      D(31 downto 0) => reg_data_out(31 downto 0),
      Q(31) => \slv_reg1_reg_n_0_[31]\,
      Q(30) => \slv_reg1_reg_n_0_[30]\,
      Q(29) => \slv_reg1_reg_n_0_[29]\,
      Q(28) => \slv_reg1_reg_n_0_[28]\,
      Q(27) => \slv_reg1_reg_n_0_[27]\,
      Q(26) => \slv_reg1_reg_n_0_[26]\,
      Q(25) => \slv_reg1_reg_n_0_[25]\,
      Q(24) => \slv_reg1_reg_n_0_[24]\,
      Q(23) => \slv_reg1_reg_n_0_[23]\,
      Q(22) => \slv_reg1_reg_n_0_[22]\,
      Q(21) => \slv_reg1_reg_n_0_[21]\,
      Q(20) => \slv_reg1_reg_n_0_[20]\,
      Q(19) => \slv_reg1_reg_n_0_[19]\,
      Q(18) => \slv_reg1_reg_n_0_[18]\,
      Q(17) => \slv_reg1_reg_n_0_[17]\,
      Q(16) => \slv_reg1_reg_n_0_[16]\,
      Q(15) => \slv_reg1_reg_n_0_[15]\,
      Q(14) => \slv_reg1_reg_n_0_[14]\,
      Q(13) => \slv_reg1_reg_n_0_[13]\,
      Q(12) => \slv_reg1_reg_n_0_[12]\,
      Q(11) => \slv_reg1_reg_n_0_[11]\,
      Q(10) => \slv_reg1_reg_n_0_[10]\,
      Q(9) => \slv_reg1_reg_n_0_[9]\,
      Q(8) => \slv_reg1_reg_n_0_[8]\,
      Q(7) => \slv_reg1_reg_n_0_[7]\,
      Q(6 downto 0) => slv_reg1(6 downto 0),
      \axi_rdata_reg[0]\(2 downto 0) => sel0(2 downto 0),
      \axi_rdata_reg[31]\(31) => \slv_reg0_reg_n_0_[31]\,
      \axi_rdata_reg[31]\(30) => \slv_reg0_reg_n_0_[30]\,
      \axi_rdata_reg[31]\(29) => \slv_reg0_reg_n_0_[29]\,
      \axi_rdata_reg[31]\(28) => \slv_reg0_reg_n_0_[28]\,
      \axi_rdata_reg[31]\(27) => \slv_reg0_reg_n_0_[27]\,
      \axi_rdata_reg[31]\(26) => \slv_reg0_reg_n_0_[26]\,
      \axi_rdata_reg[31]\(25) => \slv_reg0_reg_n_0_[25]\,
      \axi_rdata_reg[31]\(24) => \slv_reg0_reg_n_0_[24]\,
      \axi_rdata_reg[31]\(23) => \slv_reg0_reg_n_0_[23]\,
      \axi_rdata_reg[31]\(22) => \slv_reg0_reg_n_0_[22]\,
      \axi_rdata_reg[31]\(21) => \slv_reg0_reg_n_0_[21]\,
      \axi_rdata_reg[31]\(20) => \slv_reg0_reg_n_0_[20]\,
      \axi_rdata_reg[31]\(19) => \slv_reg0_reg_n_0_[19]\,
      \axi_rdata_reg[31]\(18) => \slv_reg0_reg_n_0_[18]\,
      \axi_rdata_reg[31]\(17) => \slv_reg0_reg_n_0_[17]\,
      \axi_rdata_reg[31]\(16) => \slv_reg0_reg_n_0_[16]\,
      \axi_rdata_reg[31]\(15) => \slv_reg0_reg_n_0_[15]\,
      \axi_rdata_reg[31]\(14) => \slv_reg0_reg_n_0_[14]\,
      \axi_rdata_reg[31]\(13) => \slv_reg0_reg_n_0_[13]\,
      \axi_rdata_reg[31]\(12) => \slv_reg0_reg_n_0_[12]\,
      \axi_rdata_reg[31]\(11) => \slv_reg0_reg_n_0_[11]\,
      \axi_rdata_reg[31]\(10) => \slv_reg0_reg_n_0_[10]\,
      \axi_rdata_reg[31]\(9) => \slv_reg0_reg_n_0_[9]\,
      \axi_rdata_reg[31]\(8) => \slv_reg0_reg_n_0_[8]\,
      \axi_rdata_reg[31]\(7) => \slv_reg0_reg_n_0_[7]\,
      \axi_rdata_reg[31]\(6) => \slv_reg0_reg_n_0_[6]\,
      \axi_rdata_reg[31]\(5) => \slv_reg0_reg_n_0_[5]\,
      \axi_rdata_reg[31]\(4) => \slv_reg0_reg_n_0_[4]\,
      \axi_rdata_reg[31]\(3) => \slv_reg0_reg_n_0_[3]\,
      \axi_rdata_reg[31]\(2) => \slv_reg0_reg_n_0_[2]\,
      \axi_rdata_reg[31]\(1) => \slv_reg0_reg_n_0_[1]\,
      \axi_rdata_reg[31]\(0) => slv_reg0(0),
      clk => clk
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBF00BF00BF00"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => puf_axi_awvalid,
      I2 => puf_axi_wvalid,
      I3 => aw_en_reg_n_0,
      I4 => puf_axi_bready,
      I5 => \^puf_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => puf_axi_aclk,
      CE => axi_arready0,
      D => puf_axi_araddr(0),
      Q => sel0(0),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => puf_axi_aclk,
      CE => axi_arready0,
      D => puf_axi_araddr(1),
      Q => sel0(1),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => puf_axi_aclk,
      CE => axi_arready0,
      D => puf_axi_araddr(2),
      Q => sel0(2),
      S => axi_awready_i_1_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => puf_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => axi_awready0,
      D => puf_axi_awaddr(0),
      Q => p_0_in,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => axi_awready0,
      D => puf_axi_awaddr(1),
      Q => p_0_in0,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => axi_awready0,
      D => puf_axi_awaddr(2),
      Q => \axi_awaddr_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => puf_axi_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => puf_axi_wvalid,
      I2 => puf_axi_awvalid,
      I3 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => puf_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => puf_axi_wvalid,
      I4 => puf_axi_bready,
      I5 => \^puf_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^puf_axi_bvalid\,
      R => axi_awready_i_1_n_0
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => puf_axi_arvalid,
      I2 => \^puf_axi_rvalid\,
      O => slv_reg_rden
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => puf_axi_rdata(0),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => puf_axi_rdata(10),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => puf_axi_rdata(11),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => puf_axi_rdata(12),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => puf_axi_rdata(13),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => puf_axi_rdata(14),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => puf_axi_rdata(15),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => puf_axi_rdata(16),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => puf_axi_rdata(17),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => puf_axi_rdata(18),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => puf_axi_rdata(19),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => puf_axi_rdata(1),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => puf_axi_rdata(20),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => puf_axi_rdata(21),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => puf_axi_rdata(22),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => puf_axi_rdata(23),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => puf_axi_rdata(24),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => puf_axi_rdata(25),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => puf_axi_rdata(26),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => puf_axi_rdata(27),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => puf_axi_rdata(28),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => puf_axi_rdata(29),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => puf_axi_rdata(2),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => puf_axi_rdata(30),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => puf_axi_rdata(31),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => puf_axi_rdata(3),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => puf_axi_rdata(4),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => puf_axi_rdata(5),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => puf_axi_rdata(6),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => puf_axi_rdata(7),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => puf_axi_rdata(8),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => puf_axi_rdata(9),
      R => axi_awready_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => puf_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^puf_axi_rvalid\,
      I3 => puf_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^puf_axi_rvalid\,
      R => axi_awready_i_1_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => puf_axi_wvalid,
      I2 => puf_axi_awvalid,
      I3 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => p_0_in0,
      I3 => puf_axi_wstrb(1),
      I4 => p_0_in,
      O => p_1_in(15)
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => p_0_in0,
      I3 => puf_axi_wstrb(2),
      I4 => p_0_in,
      O => p_1_in(23)
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => p_0_in0,
      I3 => puf_axi_wstrb(3),
      I4 => p_0_in,
      O => p_1_in(31)
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => puf_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => puf_axi_wvalid,
      O => \slv_reg_wren__2\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => p_0_in0,
      I3 => puf_axi_wstrb(0),
      I4 => p_0_in,
      O => p_1_in(7)
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(0),
      Q => slv_reg0(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(10),
      Q => \slv_reg0_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(11),
      Q => \slv_reg0_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(12),
      Q => \slv_reg0_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(13),
      Q => \slv_reg0_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(14),
      Q => \slv_reg0_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(15),
      Q => \slv_reg0_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(16),
      Q => \slv_reg0_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(17),
      Q => \slv_reg0_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(18),
      Q => \slv_reg0_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(19),
      Q => \slv_reg0_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(1),
      Q => \slv_reg0_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(20),
      Q => \slv_reg0_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(21),
      Q => \slv_reg0_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(22),
      Q => \slv_reg0_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(23),
      Q => \slv_reg0_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(24),
      Q => \slv_reg0_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(25),
      Q => \slv_reg0_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(26),
      Q => \slv_reg0_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(27),
      Q => \slv_reg0_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(28),
      Q => \slv_reg0_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(29),
      Q => \slv_reg0_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(2),
      Q => \slv_reg0_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(30),
      Q => \slv_reg0_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(31),
      Q => \slv_reg0_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(3),
      Q => \slv_reg0_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(4),
      Q => \slv_reg0_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(5),
      Q => \slv_reg0_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(6),
      Q => \slv_reg0_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(7),
      Q => \slv_reg0_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(8),
      Q => \slv_reg0_reg_n_0_[8]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(9),
      Q => \slv_reg0_reg_n_0_[9]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => p_0_in0,
      I3 => p_0_in,
      I4 => puf_axi_wstrb(1),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => p_0_in0,
      I3 => p_0_in,
      I4 => puf_axi_wstrb(2),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => p_0_in0,
      I3 => p_0_in,
      I4 => puf_axi_wstrb(3),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => p_0_in0,
      I3 => p_0_in,
      I4 => puf_axi_wstrb(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => puf_axi_wdata(0),
      Q => slv_reg1(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => puf_axi_wdata(10),
      Q => \slv_reg1_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => puf_axi_wdata(11),
      Q => \slv_reg1_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => puf_axi_wdata(12),
      Q => \slv_reg1_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => puf_axi_wdata(13),
      Q => \slv_reg1_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => puf_axi_wdata(14),
      Q => \slv_reg1_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => puf_axi_wdata(15),
      Q => \slv_reg1_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => puf_axi_wdata(16),
      Q => \slv_reg1_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => puf_axi_wdata(17),
      Q => \slv_reg1_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => puf_axi_wdata(18),
      Q => \slv_reg1_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => puf_axi_wdata(19),
      Q => \slv_reg1_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => puf_axi_wdata(1),
      Q => slv_reg1(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => puf_axi_wdata(20),
      Q => \slv_reg1_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => puf_axi_wdata(21),
      Q => \slv_reg1_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => puf_axi_wdata(22),
      Q => \slv_reg1_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => puf_axi_wdata(23),
      Q => \slv_reg1_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => puf_axi_wdata(24),
      Q => \slv_reg1_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => puf_axi_wdata(25),
      Q => \slv_reg1_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => puf_axi_wdata(26),
      Q => \slv_reg1_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => puf_axi_wdata(27),
      Q => \slv_reg1_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => puf_axi_wdata(28),
      Q => \slv_reg1_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => puf_axi_wdata(29),
      Q => \slv_reg1_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => puf_axi_wdata(2),
      Q => slv_reg1(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => puf_axi_wdata(30),
      Q => \slv_reg1_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => puf_axi_wdata(31),
      Q => \slv_reg1_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => puf_axi_wdata(3),
      Q => slv_reg1(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => puf_axi_wdata(4),
      Q => slv_reg1(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => puf_axi_wdata(5),
      Q => slv_reg1(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => puf_axi_wdata(6),
      Q => slv_reg1(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => puf_axi_wdata(7),
      Q => \slv_reg1_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => puf_axi_wdata(8),
      Q => \slv_reg1_reg_n_0_[8]\,
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => puf_axi_wdata(9),
      Q => \slv_reg1_reg_n_0_[9]\,
      R => axi_awready_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_POP_ro_puf_AXI4L_v1_0 is
  port (
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    puf_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_rvalid : out STD_LOGIC;
    puf_axi_bvalid : out STD_LOGIC;
    clk : in STD_LOGIC;
    puf_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    puf_axi_aclk : in STD_LOGIC;
    puf_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    puf_axi_wvalid : in STD_LOGIC;
    puf_axi_awvalid : in STD_LOGIC;
    puf_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    puf_axi_arvalid : in STD_LOGIC;
    puf_axi_aresetn : in STD_LOGIC;
    puf_axi_bready : in STD_LOGIC;
    puf_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_POP_ro_puf_AXI4L_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_POP_ro_puf_AXI4L_v1_0 is
begin
POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_POP_ro_puf_AXI4L_v1_0_PUF_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      clk => clk,
      puf_axi_aclk => puf_axi_aclk,
      puf_axi_araddr(2 downto 0) => puf_axi_araddr(2 downto 0),
      puf_axi_aresetn => puf_axi_aresetn,
      puf_axi_arvalid => puf_axi_arvalid,
      puf_axi_awaddr(2 downto 0) => puf_axi_awaddr(2 downto 0),
      puf_axi_awvalid => puf_axi_awvalid,
      puf_axi_bready => puf_axi_bready,
      puf_axi_bvalid => puf_axi_bvalid,
      puf_axi_rdata(31 downto 0) => puf_axi_rdata(31 downto 0),
      puf_axi_rready => puf_axi_rready,
      puf_axi_rvalid => puf_axi_rvalid,
      puf_axi_wdata(31 downto 0) => puf_axi_wdata(31 downto 0),
      puf_axi_wstrb(3 downto 0) => puf_axi_wstrb(3 downto 0),
      puf_axi_wvalid => puf_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    puf_axi_aclk : in STD_LOGIC;
    puf_axi_aresetn : in STD_LOGIC;
    puf_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    puf_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    puf_axi_awvalid : in STD_LOGIC;
    puf_axi_awready : out STD_LOGIC;
    puf_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    puf_axi_wvalid : in STD_LOGIC;
    puf_axi_wready : out STD_LOGIC;
    puf_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    puf_axi_bvalid : out STD_LOGIC;
    puf_axi_bready : in STD_LOGIC;
    puf_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    puf_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    puf_axi_arvalid : in STD_LOGIC;
    puf_axi_arready : out STD_LOGIC;
    puf_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    puf_axi_rvalid : out STD_LOGIC;
    puf_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "u96_v2_pop_ropuf_POP_ro_puf_AXI4L_0_0,POP_ro_puf_AXI4L_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "POP_ro_puf_AXI4L_v1_0,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 25000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN u96_v2_pop_ropuf_zynq_ultra_ps_e_0_0_pl_clk1, INSERT_VIP 0";
  attribute x_interface_info of puf_axi_aclk : signal is "xilinx.com:signal:clock:1.0 PUF_AXI_CLK CLK";
  attribute x_interface_parameter of puf_axi_aclk : signal is "XIL_INTERFACENAME PUF_AXI_CLK, ASSOCIATED_BUSIF PUF_AXI, ASSOCIATED_RESET puf_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN u96_v2_pop_ropuf_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute x_interface_info of puf_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 PUF_AXI_RST RST";
  attribute x_interface_parameter of puf_axi_aresetn : signal is "XIL_INTERFACENAME PUF_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of puf_axi_arready : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI ARREADY";
  attribute x_interface_info of puf_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI ARVALID";
  attribute x_interface_info of puf_axi_awready : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI AWREADY";
  attribute x_interface_info of puf_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI AWVALID";
  attribute x_interface_info of puf_axi_bready : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI BREADY";
  attribute x_interface_info of puf_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI BVALID";
  attribute x_interface_info of puf_axi_rready : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI RREADY";
  attribute x_interface_info of puf_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI RVALID";
  attribute x_interface_info of puf_axi_wready : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI WREADY";
  attribute x_interface_info of puf_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI WVALID";
  attribute x_interface_info of puf_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI ARADDR";
  attribute x_interface_info of puf_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI ARPROT";
  attribute x_interface_info of puf_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI AWADDR";
  attribute x_interface_parameter of puf_axi_awaddr : signal is "XIL_INTERFACENAME PUF_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 7, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN u96_v2_pop_ropuf_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of puf_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI AWPROT";
  attribute x_interface_info of puf_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI BRESP";
  attribute x_interface_info of puf_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI RDATA";
  attribute x_interface_info of puf_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI RRESP";
  attribute x_interface_info of puf_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI WDATA";
  attribute x_interface_info of puf_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI WSTRB";
begin
  puf_axi_bresp(1) <= \<const0>\;
  puf_axi_bresp(0) <= \<const0>\;
  puf_axi_rresp(1) <= \<const0>\;
  puf_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_POP_ro_puf_AXI4L_v1_0
     port map (
      S_AXI_ARREADY => puf_axi_arready,
      S_AXI_AWREADY => puf_axi_awready,
      S_AXI_WREADY => puf_axi_wready,
      clk => clk,
      puf_axi_aclk => puf_axi_aclk,
      puf_axi_araddr(2 downto 0) => puf_axi_araddr(4 downto 2),
      puf_axi_aresetn => puf_axi_aresetn,
      puf_axi_arvalid => puf_axi_arvalid,
      puf_axi_awaddr(2 downto 0) => puf_axi_awaddr(4 downto 2),
      puf_axi_awvalid => puf_axi_awvalid,
      puf_axi_bready => puf_axi_bready,
      puf_axi_bvalid => puf_axi_bvalid,
      puf_axi_rdata(31 downto 0) => puf_axi_rdata(31 downto 0),
      puf_axi_rready => puf_axi_rready,
      puf_axi_rvalid => puf_axi_rvalid,
      puf_axi_wdata(31 downto 0) => puf_axi_wdata(31 downto 0),
      puf_axi_wstrb(3 downto 0) => puf_axi_wstrb(3 downto 0),
      puf_axi_wvalid => puf_axi_wvalid
    );
end STRUCTURE;
