{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732926485906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732926485906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 19:28:05 2024 " "Processing started: Fri Nov 29 19:28:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732926485906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732926485906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetYM -c projetYM " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetYM -c projetYM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732926485906 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732926486080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver-behavioral " "Found design unit 1: receiver-behavioral" {  } { { "receiver.vhd" "" { Text "C:/uottawa/ceg3555/projetfinal/receiver.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732926486490 ""} { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.vhd" "" { Text "C:/uottawa/ceg3555/projetfinal/receiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732926486490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732926486490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitShiftRegister-rtl " "Found design unit 1: threeBitShiftRegister-rtl" {  } { { "threeBitShiftRegister.vhd" "" { Text "C:/uottawa/ceg3555/projetfinal/threeBitShiftRegister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732926486490 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitShiftRegister " "Found entity 1: threeBitShiftRegister" {  } { { "threeBitShiftRegister.vhd" "" { Text "C:/uottawa/ceg3555/projetfinal/threeBitShiftRegister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732926486490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732926486490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitRegister-rtl " "Found design unit 1: threeBitRegister-rtl" {  } { { "threeBitRegister.vhd" "" { Text "C:/uottawa/ceg3555/projetfinal/threeBitRegister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732926486490 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitRegister " "Found entity 1: threeBitRegister" {  } { { "threeBitRegister.vhd" "" { Text "C:/uottawa/ceg3555/projetfinal/threeBitRegister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732926486490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732926486490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "C:/uottawa/ceg3555/projetfinal/enARdFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732926486505 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "C:/uottawa/ceg3555/projetfinal/enARdFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732926486505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732926486505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitShiftRegister-rtl " "Found design unit 1: eightBitShiftRegister-rtl" {  } { { "eightBitShiftRegister.vhd" "" { Text "C:/uottawa/ceg3555/projetfinal/eightBitShiftRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732926486505 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitShiftRegister " "Found entity 1: eightBitShiftRegister" {  } { { "eightBitShiftRegister.vhd" "" { Text "C:/uottawa/ceg3555/projetfinal/eightBitShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732926486505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732926486505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-structural " "Found design unit 1: counter-structural" {  } { { "counter.vhd" "" { Text "C:/uottawa/ceg3555/projetfinal/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732926486505 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/uottawa/ceg3555/projetfinal/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732926486505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732926486505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_input.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_input " "Found entity 1: timer_input" {  } { { "timer_input.v" "" { Text "C:/uottawa/ceg3555/projetfinal/timer_input.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732926486505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732926486505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_generator_behavior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baud_rate_generator_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_rate_generator_behavior-behavioral " "Found design unit 1: baud_rate_generator_behavior-behavioral" {  } { { "baud_rate_generator_behavior.vhd" "" { Text "C:/uottawa/ceg3555/projetfinal/baud_rate_generator_behavior.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732926486505 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_generator_behavior " "Found entity 1: baud_rate_generator_behavior" {  } { { "baud_rate_generator_behavior.vhd" "" { Text "C:/uottawa/ceg3555/projetfinal/baud_rate_generator_behavior.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732926486505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732926486505 ""}
{ "Error" "EVRFX_VHDL_UNSUPPORTED_FEATURE_IN_NON_VHDL08" "simplified sensitivity list VHDL_1993 receiver.vhd(114) " "VHDL error at receiver.vhd(114): simplified sensitivity list is not supported in VHDL_1993, and is only supported for VHDL 2008" {  } { { "receiver.vhd" "" { Text "C:/uottawa/ceg3555/projetfinal/receiver.vhd" 114 0 0 } }  } 0 10887 "VHDL error at %3!s!: %1!s! is not supported in %2!s!, and is only supported for VHDL 2008" 0 0 "Quartus II" 0 -1 1732926486505 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732926486600 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 29 19:28:06 2024 " "Processing ended: Fri Nov 29 19:28:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732926486600 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732926486600 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732926486600 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732926486600 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732926487185 ""}
