
7-Segmant.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000394  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  000003e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  000003e8  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000418  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000070  00000000  00000000  00000454  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000a38  00000000  00000000  000004c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000006cf  00000000  00000000  00000efc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000005f4  00000000  00000000  000015cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000a8  00000000  00000000  00001bc0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000445  00000000  00000000  00001c68  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000069b  00000000  00000000  000020ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  00002748  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   8:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  10:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  14:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  18:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  1c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  20:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  24:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  28:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  2c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  30:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  34:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  38:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  3c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  40:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  44:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  48:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  4c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  50:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61
  60:	0e 94 80 01 	call	0x300	; 0x300 <main>
  64:	0c 94 c8 01 	jmp	0x390	; 0x390 <_exit>

00000068 <__bad_interrupt>:
  68:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000006c <SET_Direction>:
			DDRD &= 0x0F; //set 4 LSB to zero
		}

		else if(direction == OUTPUT)
		{
			DDRD &= 0xF0;  //set 4 LSB to one's
  6c:	81 30       	cpi	r24, 0x01	; 1
  6e:	19 f1       	breq	.+70     	; 0xb6 <SET_Direction+0x4a>
  70:	30 f0       	brcs	.+12     	; 0x7e <SET_Direction+0x12>
  72:	82 30       	cpi	r24, 0x02	; 2
  74:	e1 f1       	breq	.+120    	; 0xee <SET_Direction+0x82>
  76:	83 30       	cpi	r24, 0x03	; 3
  78:	09 f4       	brne	.+2      	; 0x7c <SET_Direction+0x10>
  7a:	54 c0       	rjmp	.+168    	; 0x124 <SET_Direction+0xb8>
  7c:	08 95       	ret
  7e:	41 11       	cpse	r20, r1
  80:	0c c0       	rjmp	.+24     	; 0x9a <SET_Direction+0x2e>
  82:	2a b3       	in	r18, 0x1a	; 26
  84:	81 e0       	ldi	r24, 0x01	; 1
  86:	90 e0       	ldi	r25, 0x00	; 0
  88:	02 c0       	rjmp	.+4      	; 0x8e <SET_Direction+0x22>
  8a:	88 0f       	add	r24, r24
  8c:	99 1f       	adc	r25, r25
  8e:	6a 95       	dec	r22
  90:	e2 f7       	brpl	.-8      	; 0x8a <SET_Direction+0x1e>
  92:	80 95       	com	r24
  94:	82 23       	and	r24, r18
  96:	8a bb       	out	0x1a, r24	; 26
  98:	08 95       	ret
  9a:	41 30       	cpi	r20, 0x01	; 1
  9c:	09 f0       	breq	.+2      	; 0xa0 <SET_Direction+0x34>
  9e:	5c c0       	rjmp	.+184    	; 0x158 <SET_Direction+0xec>
  a0:	2a b3       	in	r18, 0x1a	; 26
  a2:	81 e0       	ldi	r24, 0x01	; 1
  a4:	90 e0       	ldi	r25, 0x00	; 0
  a6:	02 c0       	rjmp	.+4      	; 0xac <SET_Direction+0x40>
  a8:	88 0f       	add	r24, r24
  aa:	99 1f       	adc	r25, r25
  ac:	6a 95       	dec	r22
  ae:	e2 f7       	brpl	.-8      	; 0xa8 <SET_Direction+0x3c>
  b0:	82 2b       	or	r24, r18
  b2:	8a bb       	out	0x1a, r24	; 26
  b4:	08 95       	ret
  b6:	41 11       	cpse	r20, r1
  b8:	0c c0       	rjmp	.+24     	; 0xd2 <SET_Direction+0x66>
  ba:	27 b3       	in	r18, 0x17	; 23
  bc:	81 e0       	ldi	r24, 0x01	; 1
  be:	90 e0       	ldi	r25, 0x00	; 0
  c0:	02 c0       	rjmp	.+4      	; 0xc6 <SET_Direction+0x5a>
  c2:	88 0f       	add	r24, r24
  c4:	99 1f       	adc	r25, r25
  c6:	6a 95       	dec	r22
  c8:	e2 f7       	brpl	.-8      	; 0xc2 <SET_Direction+0x56>
  ca:	80 95       	com	r24
  cc:	82 23       	and	r24, r18
  ce:	87 bb       	out	0x17, r24	; 23
  d0:	08 95       	ret
  d2:	41 30       	cpi	r20, 0x01	; 1
  d4:	09 f0       	breq	.+2      	; 0xd8 <SET_Direction+0x6c>
  d6:	40 c0       	rjmp	.+128    	; 0x158 <SET_Direction+0xec>
  d8:	27 b3       	in	r18, 0x17	; 23
  da:	81 e0       	ldi	r24, 0x01	; 1
  dc:	90 e0       	ldi	r25, 0x00	; 0
  de:	02 c0       	rjmp	.+4      	; 0xe4 <SET_Direction+0x78>
  e0:	88 0f       	add	r24, r24
  e2:	99 1f       	adc	r25, r25
  e4:	6a 95       	dec	r22
  e6:	e2 f7       	brpl	.-8      	; 0xe0 <SET_Direction+0x74>
  e8:	82 2b       	or	r24, r18
  ea:	87 bb       	out	0x17, r24	; 23
  ec:	08 95       	ret
  ee:	41 11       	cpse	r20, r1
  f0:	0c c0       	rjmp	.+24     	; 0x10a <SET_Direction+0x9e>
  f2:	24 b3       	in	r18, 0x14	; 20
  f4:	81 e0       	ldi	r24, 0x01	; 1
  f6:	90 e0       	ldi	r25, 0x00	; 0
  f8:	02 c0       	rjmp	.+4      	; 0xfe <SET_Direction+0x92>
  fa:	88 0f       	add	r24, r24
  fc:	99 1f       	adc	r25, r25
  fe:	6a 95       	dec	r22
 100:	e2 f7       	brpl	.-8      	; 0xfa <SET_Direction+0x8e>
 102:	80 95       	com	r24
 104:	82 23       	and	r24, r18
 106:	84 bb       	out	0x14, r24	; 20
 108:	08 95       	ret
 10a:	41 30       	cpi	r20, 0x01	; 1
 10c:	29 f5       	brne	.+74     	; 0x158 <SET_Direction+0xec>
 10e:	24 b3       	in	r18, 0x14	; 20
 110:	81 e0       	ldi	r24, 0x01	; 1
 112:	90 e0       	ldi	r25, 0x00	; 0
 114:	02 c0       	rjmp	.+4      	; 0x11a <SET_Direction+0xae>
 116:	88 0f       	add	r24, r24
 118:	99 1f       	adc	r25, r25
 11a:	6a 95       	dec	r22
 11c:	e2 f7       	brpl	.-8      	; 0x116 <SET_Direction+0xaa>
 11e:	82 2b       	or	r24, r18
 120:	84 bb       	out	0x14, r24	; 20
 122:	08 95       	ret
 124:	41 11       	cpse	r20, r1
 126:	0c c0       	rjmp	.+24     	; 0x140 <SET_Direction+0xd4>
 128:	21 b3       	in	r18, 0x11	; 17
 12a:	81 e0       	ldi	r24, 0x01	; 1
 12c:	90 e0       	ldi	r25, 0x00	; 0
 12e:	02 c0       	rjmp	.+4      	; 0x134 <SET_Direction+0xc8>
 130:	88 0f       	add	r24, r24
 132:	99 1f       	adc	r25, r25
 134:	6a 95       	dec	r22
 136:	e2 f7       	brpl	.-8      	; 0x130 <SET_Direction+0xc4>
 138:	80 95       	com	r24
 13a:	82 23       	and	r24, r18
 13c:	81 bb       	out	0x11, r24	; 17
 13e:	08 95       	ret
 140:	41 30       	cpi	r20, 0x01	; 1
 142:	51 f4       	brne	.+20     	; 0x158 <SET_Direction+0xec>
 144:	21 b3       	in	r18, 0x11	; 17
 146:	81 e0       	ldi	r24, 0x01	; 1
 148:	90 e0       	ldi	r25, 0x00	; 0
 14a:	02 c0       	rjmp	.+4      	; 0x150 <SET_Direction+0xe4>
 14c:	88 0f       	add	r24, r24
 14e:	99 1f       	adc	r25, r25
 150:	6a 95       	dec	r22
 152:	e2 f7       	brpl	.-8      	; 0x14c <SET_Direction+0xe0>
 154:	82 2b       	or	r24, r18
 156:	81 bb       	out	0x11, r24	; 17
 158:	08 95       	ret

0000015a <SET_Value>:
 15a:	81 30       	cpi	r24, 0x01	; 1
 15c:	19 f1       	breq	.+70     	; 0x1a4 <SET_Value+0x4a>
 15e:	30 f0       	brcs	.+12     	; 0x16c <SET_Value+0x12>
 160:	82 30       	cpi	r24, 0x02	; 2
 162:	e1 f1       	breq	.+120    	; 0x1dc <SET_Value+0x82>
 164:	83 30       	cpi	r24, 0x03	; 3
 166:	09 f4       	brne	.+2      	; 0x16a <SET_Value+0x10>
 168:	54 c0       	rjmp	.+168    	; 0x212 <SET_Value+0xb8>
 16a:	08 95       	ret
 16c:	41 11       	cpse	r20, r1
 16e:	0c c0       	rjmp	.+24     	; 0x188 <SET_Value+0x2e>
 170:	2b b3       	in	r18, 0x1b	; 27
 172:	81 e0       	ldi	r24, 0x01	; 1
 174:	90 e0       	ldi	r25, 0x00	; 0
 176:	02 c0       	rjmp	.+4      	; 0x17c <SET_Value+0x22>
 178:	88 0f       	add	r24, r24
 17a:	99 1f       	adc	r25, r25
 17c:	6a 95       	dec	r22
 17e:	e2 f7       	brpl	.-8      	; 0x178 <SET_Value+0x1e>
 180:	80 95       	com	r24
 182:	82 23       	and	r24, r18
 184:	8b bb       	out	0x1b, r24	; 27
 186:	08 95       	ret
 188:	41 30       	cpi	r20, 0x01	; 1
 18a:	09 f0       	breq	.+2      	; 0x18e <SET_Value+0x34>
 18c:	5c c0       	rjmp	.+184    	; 0x246 <SET_Value+0xec>
 18e:	2b b3       	in	r18, 0x1b	; 27
 190:	81 e0       	ldi	r24, 0x01	; 1
 192:	90 e0       	ldi	r25, 0x00	; 0
 194:	02 c0       	rjmp	.+4      	; 0x19a <SET_Value+0x40>
 196:	88 0f       	add	r24, r24
 198:	99 1f       	adc	r25, r25
 19a:	6a 95       	dec	r22
 19c:	e2 f7       	brpl	.-8      	; 0x196 <SET_Value+0x3c>
 19e:	82 2b       	or	r24, r18
 1a0:	8b bb       	out	0x1b, r24	; 27
 1a2:	08 95       	ret
 1a4:	41 11       	cpse	r20, r1
 1a6:	0c c0       	rjmp	.+24     	; 0x1c0 <SET_Value+0x66>
 1a8:	28 b3       	in	r18, 0x18	; 24
 1aa:	81 e0       	ldi	r24, 0x01	; 1
 1ac:	90 e0       	ldi	r25, 0x00	; 0
 1ae:	02 c0       	rjmp	.+4      	; 0x1b4 <SET_Value+0x5a>
 1b0:	88 0f       	add	r24, r24
 1b2:	99 1f       	adc	r25, r25
 1b4:	6a 95       	dec	r22
 1b6:	e2 f7       	brpl	.-8      	; 0x1b0 <SET_Value+0x56>
 1b8:	80 95       	com	r24
 1ba:	82 23       	and	r24, r18
 1bc:	88 bb       	out	0x18, r24	; 24
 1be:	08 95       	ret
 1c0:	41 30       	cpi	r20, 0x01	; 1
 1c2:	09 f0       	breq	.+2      	; 0x1c6 <SET_Value+0x6c>
 1c4:	40 c0       	rjmp	.+128    	; 0x246 <SET_Value+0xec>
 1c6:	28 b3       	in	r18, 0x18	; 24
 1c8:	81 e0       	ldi	r24, 0x01	; 1
 1ca:	90 e0       	ldi	r25, 0x00	; 0
 1cc:	02 c0       	rjmp	.+4      	; 0x1d2 <SET_Value+0x78>
 1ce:	88 0f       	add	r24, r24
 1d0:	99 1f       	adc	r25, r25
 1d2:	6a 95       	dec	r22
 1d4:	e2 f7       	brpl	.-8      	; 0x1ce <SET_Value+0x74>
 1d6:	82 2b       	or	r24, r18
 1d8:	88 bb       	out	0x18, r24	; 24
 1da:	08 95       	ret
 1dc:	41 11       	cpse	r20, r1
 1de:	0c c0       	rjmp	.+24     	; 0x1f8 <SET_Value+0x9e>
 1e0:	25 b3       	in	r18, 0x15	; 21
 1e2:	81 e0       	ldi	r24, 0x01	; 1
 1e4:	90 e0       	ldi	r25, 0x00	; 0
 1e6:	02 c0       	rjmp	.+4      	; 0x1ec <SET_Value+0x92>
 1e8:	88 0f       	add	r24, r24
 1ea:	99 1f       	adc	r25, r25
 1ec:	6a 95       	dec	r22
 1ee:	e2 f7       	brpl	.-8      	; 0x1e8 <SET_Value+0x8e>
 1f0:	80 95       	com	r24
 1f2:	82 23       	and	r24, r18
 1f4:	85 bb       	out	0x15, r24	; 21
 1f6:	08 95       	ret
 1f8:	41 30       	cpi	r20, 0x01	; 1
 1fa:	29 f5       	brne	.+74     	; 0x246 <SET_Value+0xec>
 1fc:	25 b3       	in	r18, 0x15	; 21
 1fe:	81 e0       	ldi	r24, 0x01	; 1
 200:	90 e0       	ldi	r25, 0x00	; 0
 202:	02 c0       	rjmp	.+4      	; 0x208 <SET_Value+0xae>
 204:	88 0f       	add	r24, r24
 206:	99 1f       	adc	r25, r25
 208:	6a 95       	dec	r22
 20a:	e2 f7       	brpl	.-8      	; 0x204 <SET_Value+0xaa>
 20c:	82 2b       	or	r24, r18
 20e:	85 bb       	out	0x15, r24	; 21
 210:	08 95       	ret
 212:	41 11       	cpse	r20, r1
 214:	0c c0       	rjmp	.+24     	; 0x22e <SET_Value+0xd4>
 216:	22 b3       	in	r18, 0x12	; 18
 218:	81 e0       	ldi	r24, 0x01	; 1
 21a:	90 e0       	ldi	r25, 0x00	; 0
 21c:	02 c0       	rjmp	.+4      	; 0x222 <SET_Value+0xc8>
 21e:	88 0f       	add	r24, r24
 220:	99 1f       	adc	r25, r25
 222:	6a 95       	dec	r22
 224:	e2 f7       	brpl	.-8      	; 0x21e <SET_Value+0xc4>
 226:	80 95       	com	r24
 228:	82 23       	and	r24, r18
 22a:	82 bb       	out	0x12, r24	; 18
 22c:	08 95       	ret
 22e:	41 30       	cpi	r20, 0x01	; 1
 230:	51 f4       	brne	.+20     	; 0x246 <SET_Value+0xec>
 232:	22 b3       	in	r18, 0x12	; 18
 234:	81 e0       	ldi	r24, 0x01	; 1
 236:	90 e0       	ldi	r25, 0x00	; 0
 238:	02 c0       	rjmp	.+4      	; 0x23e <SET_Value+0xe4>
 23a:	88 0f       	add	r24, r24
 23c:	99 1f       	adc	r25, r25
 23e:	6a 95       	dec	r22
 240:	e2 f7       	brpl	.-8      	; 0x23a <SET_Value+0xe0>
 242:	82 2b       	or	r24, r18
 244:	82 bb       	out	0x12, r24	; 18
 246:	08 95       	ret

00000248 <SET_Direction_4LSB>:
 248:	81 30       	cpi	r24, 0x01	; 1
 24a:	91 f0       	breq	.+36     	; 0x270 <SET_Direction_4LSB+0x28>
 24c:	28 f0       	brcs	.+10     	; 0x258 <SET_Direction_4LSB+0x10>
 24e:	82 30       	cpi	r24, 0x02	; 2
 250:	d9 f0       	breq	.+54     	; 0x288 <SET_Direction_4LSB+0x40>
 252:	83 30       	cpi	r24, 0x03	; 3
 254:	29 f1       	breq	.+74     	; 0x2a0 <SET_Direction_4LSB+0x58>
 256:	08 95       	ret
 258:	61 11       	cpse	r22, r1
 25a:	04 c0       	rjmp	.+8      	; 0x264 <SET_Direction_4LSB+0x1c>
 25c:	8a b3       	in	r24, 0x1a	; 26
 25e:	80 7f       	andi	r24, 0xF0	; 240
 260:	8a bb       	out	0x1a, r24	; 26
 262:	08 95       	ret
 264:	61 30       	cpi	r22, 0x01	; 1
 266:	39 f5       	brne	.+78     	; 0x2b6 <SET_Direction_4LSB+0x6e>
 268:	8a b3       	in	r24, 0x1a	; 26
 26a:	8f 70       	andi	r24, 0x0F	; 15
 26c:	8a bb       	out	0x1a, r24	; 26
 26e:	08 95       	ret
 270:	61 11       	cpse	r22, r1
 272:	04 c0       	rjmp	.+8      	; 0x27c <SET_Direction_4LSB+0x34>
 274:	87 b3       	in	r24, 0x17	; 23
 276:	80 7f       	andi	r24, 0xF0	; 240
 278:	87 bb       	out	0x17, r24	; 23
 27a:	08 95       	ret
 27c:	61 30       	cpi	r22, 0x01	; 1
 27e:	d9 f4       	brne	.+54     	; 0x2b6 <SET_Direction_4LSB+0x6e>
 280:	87 b3       	in	r24, 0x17	; 23
 282:	8f 70       	andi	r24, 0x0F	; 15
 284:	87 bb       	out	0x17, r24	; 23
 286:	08 95       	ret
 288:	61 11       	cpse	r22, r1
 28a:	04 c0       	rjmp	.+8      	; 0x294 <SET_Direction_4LSB+0x4c>
 28c:	84 b3       	in	r24, 0x14	; 20
 28e:	80 7f       	andi	r24, 0xF0	; 240
 290:	84 bb       	out	0x14, r24	; 20
 292:	08 95       	ret
 294:	61 30       	cpi	r22, 0x01	; 1
 296:	79 f4       	brne	.+30     	; 0x2b6 <SET_Direction_4LSB+0x6e>
 298:	84 b3       	in	r24, 0x14	; 20
 29a:	8f 70       	andi	r24, 0x0F	; 15
 29c:	84 bb       	out	0x14, r24	; 20
 29e:	08 95       	ret
 2a0:	61 11       	cpse	r22, r1
 2a2:	04 c0       	rjmp	.+8      	; 0x2ac <SET_Direction_4LSB+0x64>
 2a4:	81 b3       	in	r24, 0x11	; 17
 2a6:	80 7f       	andi	r24, 0xF0	; 240
 2a8:	81 bb       	out	0x11, r24	; 17
 2aa:	08 95       	ret
 2ac:	61 30       	cpi	r22, 0x01	; 1
 2ae:	19 f4       	brne	.+6      	; 0x2b6 <SET_Direction_4LSB+0x6e>
 2b0:	81 b3       	in	r24, 0x11	; 17
 2b2:	8f 70       	andi	r24, 0x0F	; 15
 2b4:	81 bb       	out	0x11, r24	; 17
 2b6:	08 95       	ret

000002b8 <SET_Value_4LSB>:


/*   Function to set the value of the 4LSB pins    */
void SET_Value_4LSB(u8 port, u8 value)
{
	switch(port)
 2b8:	81 30       	cpi	r24, 0x01	; 1
 2ba:	69 f0       	breq	.+26     	; 0x2d6 <SET_Value_4LSB+0x1e>
 2bc:	28 f0       	brcs	.+10     	; 0x2c8 <SET_Value_4LSB+0x10>
 2be:	82 30       	cpi	r24, 0x02	; 2
 2c0:	89 f0       	breq	.+34     	; 0x2e4 <SET_Value_4LSB+0x2c>
 2c2:	83 30       	cpi	r24, 0x03	; 3
 2c4:	b1 f0       	breq	.+44     	; 0x2f2 <SET_Value_4LSB+0x3a>
 2c6:	08 95       	ret
	{
	case PORT_A:
			PORTA &= 0xF0;
 2c8:	8b b3       	in	r24, 0x1b	; 27
 2ca:	80 7f       	andi	r24, 0xF0	; 240
 2cc:	8b bb       	out	0x1b, r24	; 27
			PORTA |= value;
 2ce:	8b b3       	in	r24, 0x1b	; 27
 2d0:	68 2b       	or	r22, r24
 2d2:	6b bb       	out	0x1b, r22	; 27
		break;
 2d4:	08 95       	ret

	case PORT_B:
			PORTB &= 0xF0;
 2d6:	88 b3       	in	r24, 0x18	; 24
 2d8:	80 7f       	andi	r24, 0xF0	; 240
 2da:	88 bb       	out	0x18, r24	; 24
			PORTB |= value;
 2dc:	88 b3       	in	r24, 0x18	; 24
 2de:	68 2b       	or	r22, r24
 2e0:	68 bb       	out	0x18, r22	; 24
			break;
 2e2:	08 95       	ret
			
	case PORT_C:
			PORTC &= 0xF0;
 2e4:	85 b3       	in	r24, 0x15	; 21
 2e6:	80 7f       	andi	r24, 0xF0	; 240
 2e8:	85 bb       	out	0x15, r24	; 21
			PORTC |= value;
 2ea:	85 b3       	in	r24, 0x15	; 21
 2ec:	68 2b       	or	r22, r24
 2ee:	65 bb       	out	0x15, r22	; 21
			break;
 2f0:	08 95       	ret

	case PORT_D:
			PORTD &= 0xF0;
 2f2:	82 b3       	in	r24, 0x12	; 18
 2f4:	80 7f       	andi	r24, 0xF0	; 240
 2f6:	82 bb       	out	0x12, r24	; 18
			PORTD |= value;
 2f8:	82 b3       	in	r24, 0x12	; 18
 2fa:	68 2b       	or	r22, r24
 2fc:	62 bb       	out	0x12, r22	; 18
 2fe:	08 95       	ret

00000300 <main>:
#include"DIO_Interface.h"
#define F_CPU 8000000UL //1MHz Clock frequency
#include <util/delay.h>  // For delay function

int main(){
	SET_Direction_4LSB(PORT_C, OUTPUT);
 300:	61 e0       	ldi	r22, 0x01	; 1
 302:	82 e0       	ldi	r24, 0x02	; 2
 304:	0e 94 24 01 	call	0x248	; 0x248 <SET_Direction_4LSB>
	//Enable for the first 7-segment
	SET_Direction(PORT_C, PIN_4, OUTPUT);
 308:	41 e0       	ldi	r20, 0x01	; 1
 30a:	64 e0       	ldi	r22, 0x04	; 4
 30c:	82 e0       	ldi	r24, 0x02	; 2
 30e:	0e 94 36 00 	call	0x6c	; 0x6c <SET_Direction>
	//Enable for the second 7-segment
	SET_Direction(PORT_C, PIN_5, OUTPUT);
 312:	41 e0       	ldi	r20, 0x01	; 1
 314:	65 e0       	ldi	r22, 0x05	; 5
 316:	82 e0       	ldi	r24, 0x02	; 2
 318:	0e 94 36 00 	call	0x6c	; 0x6c <SET_Direction>
	u8 current_number1=0;
	u8 current_number2=0;
 31c:	10 e0       	ldi	r17, 0x00	; 0
	SET_Direction_4LSB(PORT_C, OUTPUT);
	//Enable for the first 7-segment
	SET_Direction(PORT_C, PIN_4, OUTPUT);
	//Enable for the second 7-segment
	SET_Direction(PORT_C, PIN_5, OUTPUT);
	u8 current_number1=0;
 31e:	d0 e0       	ldi	r29, 0x00	; 0
	u8 current_number2=0;
	while(1){
		if(current_number1==9){
 320:	d9 30       	cpi	r29, 0x09	; 9
 322:	19 f4       	brne	.+6      	; 0x32a <main+0x2a>
			current_number1=0;
			current_number2++;
 324:	1f 5f       	subi	r17, 0xFF	; 255
	SET_Direction(PORT_C, PIN_5, OUTPUT);
	u8 current_number1=0;
	u8 current_number2=0;
	while(1){
		if(current_number1==9){
			current_number1=0;
 326:	d0 e0       	ldi	r29, 0x00	; 0
 328:	01 c0       	rjmp	.+2      	; 0x32c <main+0x2c>
			current_number2++;
		}
		else{
			current_number1++;
 32a:	df 5f       	subi	r29, 0xFF	; 255
	SET_Direction(PORT_C, PIN_5, OUTPUT);
	u8 current_number1=0;
	u8 current_number2=0;
	while(1){
		if(current_number1==9){
			current_number1=0;
 32c:	cf e0       	ldi	r28, 0x0F	; 15
			current_number1++;
		}
		// A loop so that the same number keeps repeating before going to the next number
		for(u8 i=0;i<15;i++){
			//Since we are using common cathode displays, LOW will turn them on
			SET_Value(PORT_C, PIN_4, LOW);
 32e:	40 e0       	ldi	r20, 0x00	; 0
 330:	64 e0       	ldi	r22, 0x04	; 4
 332:	82 e0       	ldi	r24, 0x02	; 2
 334:	0e 94 ad 00 	call	0x15a	; 0x15a <SET_Value>
			SET_Value_4LSB(PORT_C,current_number1);
 338:	6d 2f       	mov	r22, r29
 33a:	82 e0       	ldi	r24, 0x02	; 2
 33c:	0e 94 5c 01 	call	0x2b8	; 0x2b8 <SET_Value_4LSB>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 340:	2f ef       	ldi	r18, 0xFF	; 255
 342:	80 e7       	ldi	r24, 0x70	; 112
 344:	92 e0       	ldi	r25, 0x02	; 2
 346:	21 50       	subi	r18, 0x01	; 1
 348:	80 40       	sbci	r24, 0x00	; 0
 34a:	90 40       	sbci	r25, 0x00	; 0
 34c:	e1 f7       	brne	.-8      	; 0x346 <main+0x46>
 34e:	00 c0       	rjmp	.+0      	; 0x350 <main+0x50>
 350:	00 00       	nop
			_delay_ms(100);
			SET_Value(PORT_C, PIN_4, HIGH);
 352:	41 e0       	ldi	r20, 0x01	; 1
 354:	64 e0       	ldi	r22, 0x04	; 4
 356:	82 e0       	ldi	r24, 0x02	; 2
 358:	0e 94 ad 00 	call	0x15a	; 0x15a <SET_Value>
			SET_Value(PORT_C, PIN_5, LOW);
 35c:	40 e0       	ldi	r20, 0x00	; 0
 35e:	65 e0       	ldi	r22, 0x05	; 5
 360:	82 e0       	ldi	r24, 0x02	; 2
 362:	0e 94 ad 00 	call	0x15a	; 0x15a <SET_Value>
			SET_Value_4LSB(PORT_C,current_number2);
 366:	61 2f       	mov	r22, r17
 368:	82 e0       	ldi	r24, 0x02	; 2
 36a:	0e 94 5c 01 	call	0x2b8	; 0x2b8 <SET_Value_4LSB>
 36e:	2f ef       	ldi	r18, 0xFF	; 255
 370:	80 e7       	ldi	r24, 0x70	; 112
 372:	92 e0       	ldi	r25, 0x02	; 2
 374:	21 50       	subi	r18, 0x01	; 1
 376:	80 40       	sbci	r24, 0x00	; 0
 378:	90 40       	sbci	r25, 0x00	; 0
 37a:	e1 f7       	brne	.-8      	; 0x374 <main+0x74>
 37c:	00 c0       	rjmp	.+0      	; 0x37e <main+0x7e>
 37e:	00 00       	nop
			_delay_ms(100);
			SET_Value(PORT_C, PIN_5, HIGH);
 380:	41 e0       	ldi	r20, 0x01	; 1
 382:	65 e0       	ldi	r22, 0x05	; 5
 384:	82 e0       	ldi	r24, 0x02	; 2
 386:	0e 94 ad 00 	call	0x15a	; 0x15a <SET_Value>
 38a:	c1 50       	subi	r28, 0x01	; 1
		}
		else{
			current_number1++;
		}
		// A loop so that the same number keeps repeating before going to the next number
		for(u8 i=0;i<15;i++){
 38c:	81 f6       	brne	.-96     	; 0x32e <main+0x2e>
 38e:	c8 cf       	rjmp	.-112    	; 0x320 <main+0x20>

00000390 <_exit>:
 390:	f8 94       	cli

00000392 <__stop_program>:
 392:	ff cf       	rjmp	.-2      	; 0x392 <__stop_program>
