<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="unioncvmx__sli__int__enb__portx.html">cvmx_sli_int_enb_portx</a>::<a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html">cvmx_sli_int_enb_portx_cn78xxp1</a>
  </div>
</div>
<div class="contents">
<h1>cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1 Struct Reference</h1><!-- doxytag: class="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1" -->
<p><code>#include &lt;<a class="el" href="cvmx-sli-defs_8h_source.html">cvmx-sli-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a767b08fa5a0250c9cc43865c41922412">rml_to</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aaee82209d52d571c66feac7e4bb77305">reserved_1_3</a>: 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aff173e109910d9fb48a6369e0869ce62">pcnt</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a749a6997ac5f5189bdcb4ffbf33d52ff">ptime</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a74a75702427f85c56e3d4d56fc03f5f2">mio_int2</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a8ac94c375f02f3866113df3dac83ab0e">mio_int3</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a73a0d7b9b81e0c6bd7753550e77260f1">m0_up_b0</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#affe87829a6d6beee95a296ad49c44493">m0_up_wi</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a66f44d967dcf9b1f0549e8527a1d5f6b">m0_un_b0</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5610c1f5d1e05c4c5e5db84eee8b39cc">m0_un_wi</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa5e76dd02c50d45cb155fd27ea46e8cb">m1_up_b0</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa344f183c8f253ac81f5c9d3a12ac3a2">m1_up_wi</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aee875eda8f4080787fce8e09bcd69731">m1_un_b0</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#ad8e89e1af063fd7f92ca6e1994983b63">m1_un_wi</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a91f505c3772a0aacf67aeef42dae6883">mio_int0</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa40f6c8c819d522aad6299733ffe8d89">mio_int1</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#ad27176d5a40a46389a71c3a1e4f58889">reserved_18_19</a>: 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a31aa335d3d27755605676edb16457758">m2_up_b0</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a454ed123ccba70fdd029ae63884e3a7f">m2_up_wi</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#ac4546388585f5f0451a76efa0c7b0993">m2_un_b0</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a6a3a3775b7c62e1c0d81e9d21c4fc77b">m2_un_wi</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aabe5d657a219c50b5e655415ee36d65a">m3_up_b0</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a62c48f3b3105dd5f8748c20a5bfc43bc">m3_up_wi</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a6ea52a938c8124b4141039aaf918a5a0">m3_un_b0</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a72c9a26b2db2dc47bde4bc6629d7a778">m3_un_wi</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a0d91d20321d523e455b18c7d161d646f">vf_err</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#acf3e8e379e38ebb7cd7514d0518c19d4">reserved_29_31</a>: 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5b71a5102d7d17a31b4c41a9baa23b5d">dmafi</a>: 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa6e2ff61b9741f0c9c97f3bc6dc5cd60">dcnt</a>: 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a05efac484219aceb8d4c43d6e76a5236">dtime</a>: 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5562771e465663dddc28d05eaffe8675">reserved_38_47</a>: 10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a81e28c42e5e06b7d3557d390913ebb2b">pidbof</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a93272b52c741c42eb7503fd47a542a18">psldbof</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a4be2bce7ef747f4e9aef65147abb6004">reserved_50_51</a>: 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5a60b8cdd2105253f47a066431fcabd0">pgl_err</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aff4452fbff41f94919969f05d1dc6935">pdi_err</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a9d5ad58c8731ca5513f6bec7c4928b33">pop_err</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a00123fbf6662b648480433e49e690f68">pins_err</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a30ec0e83cd049e8398a5201660ddbd4b">sprt0_err</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a176017d74fc99872eafc4ef1ba29e562">sprt1_err</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a49a67cc78f26c5c7cdcdf0a2c3a35e1e">sprt2_err</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#add877db0d5076ad41742c3f849c81c3a">sprt3_err</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a051a8110d6c65dc5fbaca8a065ebbd14">reserved_60_63</a>: 4</td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="aa6e2ff61b9741f0c9c97f3bc6dc5cd60"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::dcnt" ref="aa6e2ff61b9741f0c9c97f3bc6dc5cd60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa6e2ff61b9741f0c9c97f3bc6dc5cd60">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::dcnt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b71a5102d7d17a31b4c41a9baa23b5d"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::dmafi" ref="a5b71a5102d7d17a31b4c41a9baa23b5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5b71a5102d7d17a31b4c41a9baa23b5d">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::dmafi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a05efac484219aceb8d4c43d6e76a5236"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::dtime" ref="a05efac484219aceb8d4c43d6e76a5236" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a05efac484219aceb8d4c43d6e76a5236">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::dtime</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a66f44d967dcf9b1f0549e8527a1d5f6b"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m0_un_b0" ref="a66f44d967dcf9b1f0549e8527a1d5f6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a66f44d967dcf9b1f0549e8527a1d5f6b">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m0_un_b0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5610c1f5d1e05c4c5e5db84eee8b39cc"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m0_un_wi" ref="a5610c1f5d1e05c4c5e5db84eee8b39cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5610c1f5d1e05c4c5e5db84eee8b39cc">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m0_un_wi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a73a0d7b9b81e0c6bd7753550e77260f1"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m0_up_b0" ref="a73a0d7b9b81e0c6bd7753550e77260f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a73a0d7b9b81e0c6bd7753550e77260f1">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m0_up_b0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="affe87829a6d6beee95a296ad49c44493"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m0_up_wi" ref="affe87829a6d6beee95a296ad49c44493" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#affe87829a6d6beee95a296ad49c44493">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m0_up_wi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aee875eda8f4080787fce8e09bcd69731"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m1_un_b0" ref="aee875eda8f4080787fce8e09bcd69731" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aee875eda8f4080787fce8e09bcd69731">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m1_un_b0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad8e89e1af063fd7f92ca6e1994983b63"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m1_un_wi" ref="ad8e89e1af063fd7f92ca6e1994983b63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#ad8e89e1af063fd7f92ca6e1994983b63">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m1_un_wi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5e76dd02c50d45cb155fd27ea46e8cb"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m1_up_b0" ref="aa5e76dd02c50d45cb155fd27ea46e8cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa5e76dd02c50d45cb155fd27ea46e8cb">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m1_up_b0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa344f183c8f253ac81f5c9d3a12ac3a2"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m1_up_wi" ref="aa344f183c8f253ac81f5c9d3a12ac3a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa344f183c8f253ac81f5c9d3a12ac3a2">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m1_up_wi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4546388585f5f0451a76efa0c7b0993"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m2_un_b0" ref="ac4546388585f5f0451a76efa0c7b0993" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#ac4546388585f5f0451a76efa0c7b0993">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m2_un_b0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a3a3775b7c62e1c0d81e9d21c4fc77b"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m2_un_wi" ref="a6a3a3775b7c62e1c0d81e9d21c4fc77b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a6a3a3775b7c62e1c0d81e9d21c4fc77b">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m2_un_wi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a31aa335d3d27755605676edb16457758"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m2_up_b0" ref="a31aa335d3d27755605676edb16457758" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a31aa335d3d27755605676edb16457758">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m2_up_b0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a454ed123ccba70fdd029ae63884e3a7f"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m2_up_wi" ref="a454ed123ccba70fdd029ae63884e3a7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a454ed123ccba70fdd029ae63884e3a7f">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m2_up_wi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ea52a938c8124b4141039aaf918a5a0"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m3_un_b0" ref="a6ea52a938c8124b4141039aaf918a5a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a6ea52a938c8124b4141039aaf918a5a0">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m3_un_b0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a72c9a26b2db2dc47bde4bc6629d7a778"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m3_un_wi" ref="a72c9a26b2db2dc47bde4bc6629d7a778" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a72c9a26b2db2dc47bde4bc6629d7a778">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m3_un_wi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aabe5d657a219c50b5e655415ee36d65a"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m3_up_b0" ref="aabe5d657a219c50b5e655415ee36d65a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aabe5d657a219c50b5e655415ee36d65a">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m3_up_b0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a62c48f3b3105dd5f8748c20a5bfc43bc"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m3_up_wi" ref="a62c48f3b3105dd5f8748c20a5bfc43bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a62c48f3b3105dd5f8748c20a5bfc43bc">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::m3_up_wi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a91f505c3772a0aacf67aeef42dae6883"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::mio_int0" ref="a91f505c3772a0aacf67aeef42dae6883" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a91f505c3772a0aacf67aeef42dae6883">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::mio_int0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa40f6c8c819d522aad6299733ffe8d89"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::mio_int1" ref="aa40f6c8c819d522aad6299733ffe8d89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aa40f6c8c819d522aad6299733ffe8d89">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::mio_int1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a74a75702427f85c56e3d4d56fc03f5f2"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::mio_int2" ref="a74a75702427f85c56e3d4d56fc03f5f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a74a75702427f85c56e3d4d56fc03f5f2">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::mio_int2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ac94c375f02f3866113df3dac83ab0e"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::mio_int3" ref="a8ac94c375f02f3866113df3dac83ab0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a8ac94c375f02f3866113df3dac83ab0e">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::mio_int3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aff173e109910d9fb48a6369e0869ce62"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::pcnt" ref="aff173e109910d9fb48a6369e0869ce62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aff173e109910d9fb48a6369e0869ce62">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::pcnt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aff4452fbff41f94919969f05d1dc6935"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::pdi_err" ref="aff4452fbff41f94919969f05d1dc6935" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aff4452fbff41f94919969f05d1dc6935">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::pdi_err</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a60b8cdd2105253f47a066431fcabd0"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::pgl_err" ref="a5a60b8cdd2105253f47a066431fcabd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5a60b8cdd2105253f47a066431fcabd0">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::pgl_err</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a81e28c42e5e06b7d3557d390913ebb2b"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::pidbof" ref="a81e28c42e5e06b7d3557d390913ebb2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a81e28c42e5e06b7d3557d390913ebb2b">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::pidbof</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a00123fbf6662b648480433e49e690f68"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::pins_err" ref="a00123fbf6662b648480433e49e690f68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a00123fbf6662b648480433e49e690f68">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::pins_err</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d5ad58c8731ca5513f6bec7c4928b33"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::pop_err" ref="a9d5ad58c8731ca5513f6bec7c4928b33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a9d5ad58c8731ca5513f6bec7c4928b33">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::pop_err</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a93272b52c741c42eb7503fd47a542a18"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::psldbof" ref="a93272b52c741c42eb7503fd47a542a18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a93272b52c741c42eb7503fd47a542a18">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::psldbof</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a749a6997ac5f5189bdcb4ffbf33d52ff"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::ptime" ref="a749a6997ac5f5189bdcb4ffbf33d52ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a749a6997ac5f5189bdcb4ffbf33d52ff">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::ptime</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad27176d5a40a46389a71c3a1e4f58889"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::reserved_18_19" ref="ad27176d5a40a46389a71c3a1e4f58889" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#ad27176d5a40a46389a71c3a1e4f58889">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::reserved_18_19</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaee82209d52d571c66feac7e4bb77305"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::reserved_1_3" ref="aaee82209d52d571c66feac7e4bb77305" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#aaee82209d52d571c66feac7e4bb77305">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::reserved_1_3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acf3e8e379e38ebb7cd7514d0518c19d4"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::reserved_29_31" ref="acf3e8e379e38ebb7cd7514d0518c19d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#acf3e8e379e38ebb7cd7514d0518c19d4">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::reserved_29_31</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5562771e465663dddc28d05eaffe8675"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::reserved_38_47" ref="a5562771e465663dddc28d05eaffe8675" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a5562771e465663dddc28d05eaffe8675">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::reserved_38_47</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4be2bce7ef747f4e9aef65147abb6004"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::reserved_50_51" ref="a4be2bce7ef747f4e9aef65147abb6004" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a4be2bce7ef747f4e9aef65147abb6004">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::reserved_50_51</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a051a8110d6c65dc5fbaca8a065ebbd14"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::reserved_60_63" ref="a051a8110d6c65dc5fbaca8a065ebbd14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a051a8110d6c65dc5fbaca8a065ebbd14">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::reserved_60_63</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a767b08fa5a0250c9cc43865c41922412"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::rml_to" ref="a767b08fa5a0250c9cc43865c41922412" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a767b08fa5a0250c9cc43865c41922412">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::rml_to</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a30ec0e83cd049e8398a5201660ddbd4b"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::sprt0_err" ref="a30ec0e83cd049e8398a5201660ddbd4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a30ec0e83cd049e8398a5201660ddbd4b">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::sprt0_err</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a176017d74fc99872eafc4ef1ba29e562"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::sprt1_err" ref="a176017d74fc99872eafc4ef1ba29e562" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a176017d74fc99872eafc4ef1ba29e562">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::sprt1_err</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a49a67cc78f26c5c7cdcdf0a2c3a35e1e"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::sprt2_err" ref="a49a67cc78f26c5c7cdcdf0a2c3a35e1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a49a67cc78f26c5c7cdcdf0a2c3a35e1e">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::sprt2_err</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="add877db0d5076ad41742c3f849c81c3a"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::sprt3_err" ref="add877db0d5076ad41742c3f849c81c3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#add877db0d5076ad41742c3f849c81c3a">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::sprt3_err</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d91d20321d523e455b18c7d161d646f"></a><!-- doxytag: member="cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::vf_err" ref="a0d91d20321d523e455b18c7d161d646f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__sli__int__enb__portx_1_1cvmx__sli__int__enb__portx__cn78xxp1.html#a0d91d20321d523e455b18c7d161d646f">cvmx_sli_int_enb_portx::cvmx_sli_int_enb_portx_cn78xxp1::vf_err</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="cvmx-sli-defs_8h_source.html">cvmx-sli-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
