{
  "Top": "kernel_cholesky_0",
  "RtlTop": "kernel_cholesky_0",
  "RtlPrefix": "",
  "RtlSubPrefix": "kernel_cholesky_0_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "matrixAStrm": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::x_complex<ap_fixed<16, 1, AP_RND_CONV, AP_WRAP, 0> >, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "matrixAStrm",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "matrixLStrm": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::x_complex<ap_fixed<16, 1, AP_RND_CONV, AP_WRAP, 0> >, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "matrixLStrm",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=none",
      "config_export -rtl=verilog",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kernel_cholesky_0"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "7",
    "Uncertainty": "0.7",
    "IsCombinational": "0",
    "II": "137 ~ 374",
    "Latency": "136"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 7.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_cholesky_0",
    "Version": "1.0",
    "DisplayName": "Kernel_cholesky_0",
    "Revision": "2114329162",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kernel_cholesky_0_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/kernel\/kernel_cholesky_0.cpp"],
    "TestBench": ["..\/..\/..\/host\/test_cholesky.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kernel_cholesky_0_A_re_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.vhd",
      "impl\/vhdl\/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.vhd",
      "impl\/vhdl\/kernel_cholesky_0_ctlz_17_17_1_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols.vhd",
      "impl\/vhdl\/kernel_cholesky_0_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols.vhd",
      "impl\/vhdl\/kernel_cholesky_0_L_re_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_cholesky_0_mul_2s_2s_2_1_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_mul_2s_2s_3_1_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_mul_16s_16s_32_1_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_mul_34s_33s_67_3_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_sdiv_34ns_17s_34_38_seq_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_sparsemux_7_2_1_1_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_sparsemux_7_2_16_1_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0_sparsemux_7_2_34_1_1.vhd",
      "impl\/vhdl\/kernel_cholesky_0.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_cholesky_0_A_re_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1.v",
      "impl\/verilog\/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.v",
      "impl\/verilog\/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v",
      "impl\/verilog\/kernel_cholesky_0_ctlz_17_17_1_1.v",
      "impl\/verilog\/kernel_cholesky_0_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/kernel_cholesky_0_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols.v",
      "impl\/verilog\/kernel_cholesky_0_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols.v",
      "impl\/verilog\/kernel_cholesky_0_L_re_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_cholesky_0_mul_2s_2s_2_1_1.v",
      "impl\/verilog\/kernel_cholesky_0_mul_2s_2s_3_1_1.v",
      "impl\/verilog\/kernel_cholesky_0_mul_16s_16s_32_1_1.v",
      "impl\/verilog\/kernel_cholesky_0_mul_34s_33s_67_3_1.v",
      "impl\/verilog\/kernel_cholesky_0_sdiv_34ns_17s_34_38_seq_1.v",
      "impl\/verilog\/kernel_cholesky_0_sparsemux_7_2_1_1_1.v",
      "impl\/verilog\/kernel_cholesky_0_sparsemux_7_2_16_1_1.v",
      "impl\/verilog\/kernel_cholesky_0_sparsemux_7_2_34_1_1.v",
      "impl\/verilog\/kernel_cholesky_0.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/kernel_cholesky_0.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "matrixAStrm": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "matrixAStrm_",
      "portMap": {
        "matrixAStrm_dout": "RD_DATA",
        "matrixAStrm_empty_n": "EMPTY_N",
        "matrixAStrm_read": "RD_EN"
      },
      "ports": [
        "matrixAStrm_dout",
        "matrixAStrm_empty_n",
        "matrixAStrm_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "matrixAStrm"
        }]
    },
    "matrixLStrm": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "matrixLStrm_",
      "portMap": {
        "matrixLStrm_din": "WR_DATA",
        "matrixLStrm_full_n": "FULL_N",
        "matrixLStrm_write": "WR_EN"
      },
      "ports": [
        "matrixLStrm_din",
        "matrixLStrm_full_n",
        "matrixLStrm_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "matrixLStrm"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "matrixAStrm_dout": {
      "dir": "in",
      "width": "32"
    },
    "matrixAStrm_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "matrixAStrm_read": {
      "dir": "out",
      "width": "1"
    },
    "matrixLStrm_din": {
      "dir": "out",
      "width": "32"
    },
    "matrixLStrm_full_n": {
      "dir": "in",
      "width": "1"
    },
    "matrixLStrm_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel_cholesky_0",
      "BindInstances": "A_re_U A_im_U L_re_U L_im_U",
      "Instances": [
        {
          "ModuleName": "kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols",
          "InstanceName": "grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44",
          "BindInstances": "icmp_ln702_fu_114_p2 add_ln702_1_fu_120_p2 add_ln702_fu_137_p2 icmp_ln704_fu_143_p2 select_ln702_fu_149_p3 select_ln702_1_fu_157_p3 add_ln704_fu_165_p2"
        },
        {
          "ModuleName": "choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s",
          "InstanceName": "grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54",
          "BindInstances": "icmp_ln463_fu_476_p2 i_2_fu_482_p2 sub_ln506_fu_582_p2 i_sub1_fu_488_p2 mul_2s_2s_3_1_1_U29 sub_ln465_fu_504_p2 add_ln465_fu_514_p2 sub_ln465_1_fu_532_p2 sub_ln465_2_fu_595_p2 select_ln465_fu_600_p3 add_ln465_2_fu_610_p2 add_ln465_1_fu_615_p2 icmp_ln469_fu_631_p2 j_1_fu_636_p2 add_ln501_fu_677_p2 j_sub1_fu_686_p2 mul_2s_2s_2_1_1_U30 xor_ln472_fu_698_p2 add_ln472_fu_708_p2 sub_ln345_fu_743_p2 icmp_ln490_fu_722_p2 B_fu_728_p3 mul_34s_33s_67_3_1_U27 icmp_ln326_fu_884_p2 or_ln326_fu_954_p2 and_ln326_fu_959_p2 add_ln326_fu_969_p2 xor_ln326_fu_983_p2 and_ln326_1_fu_989_p2 icmp_ln326_1_fu_889_p2 icmp_ln326_2_fu_894_p2 icmp_ln326_3_fu_899_p2 select_ln326_fu_1002_p3 xor_ln326_1_fu_1008_p2 and_ln326_2_fu_1014_p2 select_ln326_1_fu_1019_p3 and_ln326_3_fu_1026_p2 xor_ln326_2_fu_1031_p2 or_ln326_1_fu_1037_p2 xor_ln326_3_fu_1043_p2 and_ln326_4_fu_1048_p2 and_ln326_5_fu_1054_p2 or_ln326_3_fu_1060_p2 xor_ln326_4_fu_1066_p2 and_ln326_6_fu_1072_p2 select_ln326_2_fu_1242_p3 or_ln326_2_fu_1077_p2 tmp_re_12_fu_1249_p3 mul_34s_33s_67_3_1_U28 icmp_ln327_fu_904_p2 or_ln327_fu_1113_p2 and_ln327_fu_1118_p2 add_ln327_fu_1128_p2 xor_ln327_fu_1142_p2 and_ln327_1_fu_1148_p2 icmp_ln327_1_fu_909_p2 icmp_ln327_2_fu_914_p2 icmp_ln327_3_fu_919_p2 select_ln327_fu_1161_p3 xor_ln327_1_fu_1167_p2 and_ln327_2_fu_1173_p2 select_ln327_1_fu_1178_p3 and_ln327_3_fu_1185_p2 xor_ln327_2_fu_1190_p2 or_ln327_1_fu_1196_p2 xor_ln327_3_fu_1202_p2 and_ln327_4_fu_1207_p2 and_ln327_5_fu_1213_p2 or_ln327_3_fu_1219_p2 xor_ln327_4_fu_1225_p2 and_ln327_6_fu_1231_p2 select_ln327_2_fu_1255_p3 or_ln327_2_fu_1236_p2 new_L_off_diag_im_fu_1262_p3 icmp_ln59_1_fu_1298_p2 or_ln59_1_fu_1320_p2 and_ln59_3_fu_1326_p2 add_ln59_1_fu_1336_p2 xor_ln59_1_fu_1432_p2 and_ln59_4_fu_1437_p2 xor_ln59_2_fu_1442_p2 select_ln59_3_fu_1447_p3 select_ln59_4_fu_1454_p3 xor_ln59_3_fu_1461_p2 or_ln59_2_fu_1466_p2 xor_ln59_4_fu_1471_p2 or_ln59_3_fu_1477_p2 and_ln59_6_fu_1482_p2 and_ln59_7_fu_1488_p2 xor_ln59_14_fu_1493_p2 and_ln59_8_fu_1499_p2 select_ln59_5_fu_1504_p3 or_ln59_4_fu_1512_p2 tmp2_re_20_fu_1518_p3 icmp_ln59_2_fu_1380_p2 or_ln59_5_fu_1402_p2 and_ln59_9_fu_1408_p2 add_ln59_2_fu_1418_p2 xor_ln59_6_fu_1525_p2 and_ln59_10_fu_1530_p2 xor_ln59_7_fu_1535_p2 select_ln59_7_fu_1540_p3 select_ln59_8_fu_1547_p3 xor_ln59_8_fu_1554_p2 or_ln59_6_fu_1559_p2 xor_ln59_9_fu_1564_p2 or_ln59_7_fu_1570_p2 and_ln59_12_fu_1575_p2 and_ln59_13_fu_1581_p2 xor_ln59_15_fu_1586_p2 and_ln59_14_fu_1592_p2 select_ln59_9_fu_1597_p3 or_ln59_8_fu_1605_p2 tmp2_im_6_fu_1611_p3 sub_ln345_1_fu_1622_p2 xor_ln345_fu_1648_p2 and_ln345_fu_1654_p2 xor_ln345_1_fu_1660_p2 select_ln345_fu_1666_p3 tmp_im_fu_1674_p3 mul_16s_16s_32_1_1_U32 icmp_ln99_fu_1817_p2 or_ln99_fu_1829_p2 and_ln99_fu_1835_p2 tmp1_1_fu_1845_p2 xor_ln99_fu_1859_p2 and_ln99_1_fu_1865_p2 xor_ln99_1_fu_1870_p2 select_ln99_fu_1875_p3 select_ln99_1_fu_1882_p3 xor_ln99_2_fu_1889_p2 or_ln99_1_fu_1894_p2 xor_ln99_3_fu_1900_p2 or_ln99_2_fu_1906_p2 and_ln99_2_fu_1912_p2 and_ln99_3_fu_1918_p2 xor_ln99_4_fu_1924_p2 and_ln99_4_fu_2028_p2 select_ln99_2_fu_2032_p3 or_ln99_3_fu_2039_p2 tmp1_2_fu_2044_p3 mul_16s_16s_32_1_1_U31 icmp_ln100_fu_1759_p2 or_ln100_fu_1771_p2 and_ln100_fu_1777_p2 tmp2_fu_1787_p2 xor_ln100_fu_1930_p2 and_ln100_1_fu_1935_p2 xor_ln100_1_fu_1940_p2 select_ln100_fu_1945_p3 select_ln100_1_fu_1952_p3 xor_ln100_2_fu_1959_p2 or_ln100_1_fu_1964_p2 xor_ln100_3_fu_1969_p2 or_ln100_2_fu_1975_p2 and_ln100_2_fu_1980_p2 and_ln100_3_fu_1986_p2 xor_ln100_4_fu_1991_p2 and_ln100_4_fu_1997_p2 select_ln100_2_fu_2002_p3 or_ln100_3_fu_2010_p2 tmp2_3_fu_2016_p3 sub_ln103_fu_2058_p2 xor_ln103_fu_2080_p2 and_ln103_fu_2086_p2 xor_ln103_1_fu_2092_p2 select_ln103_fu_2102_p3 select_ln103_1_fu_2114_p3 add_ln189_fu_2134_p2 xor_ln189_fu_2160_p2 and_ln189_fu_2166_p2 xor_ln189_1_fu_2172_p2 select_ln189_fu_2178_p3 tmp2_re_21_fu_2186_p3 add_ln495_fu_734_p2 sub_ln223_fu_2234_p2 xor_ln223_fu_2260_p2 and_ln223_fu_2266_p2 xor_ln223_1_fu_2272_p2 select_ln223_fu_2278_p3 tmp2_re_22_fu_2286_p3 icmp_ln59_fu_2322_p2 or_ln59_fu_2334_p2 and_ln59_fu_2340_p2 add_ln59_fu_2350_p2 and_ln59_1_fu_2364_p2 xor_ln59_fu_2369_p2 and_ln59_2_fu_2374_p2 select_ln59_fu_2380_p3 select_ln59_1_fu_2388_p3 tmp2_re_23_fu_2396_p3 icmp_ln222_fu_2412_p2 sub_ln222_fu_2417_p2 tmp_9_fu_2428_p1 ctlz_17_17_1_1_U33 add_ln222_fu_2440_p2 shl_ln222_fu_2452_p2 select_ln222_1_fu_2480_p3 sub_ln222_1_fu_2488_p2 add_ln222_1_fu_2497_p2 af_fu_2529_p3 fsqrt_32ns_32ns_32_16_no_dsp_1_U26 fpext_32ns_64_2_no_dsp_1_U25 sub_ln223_1_fu_2575_p2 select_ln223_2_fu_2589_p3 icmp_ln223_fu_2581_p2 sub_ln223_2_fu_2594_p2 icmp_ln223_1_fu_2604_p2 add_ln223_1_fu_2610_p2 sub_ln223_3_fu_2620_p2 select_ln223_3_fu_2626_p3 icmp_ln223_2_fu_2733_p2 icmp_ln223_3_fu_2738_p2 select_ln223_6_fu_2743_p3 ashr_ln223_fu_2753_p2 select_ln223_4_fu_2762_p3 icmp_ln223_4_fu_2638_p2 icmp_ln223_5_fu_2770_p2 shl_ln223_fu_2778_p2 select_ln223_5_fu_2783_p3 add_ln223_2_fu_2644_p2 bitselect_1ns_54ns_32s_1_1_1_U34 cond64_i_fu_2875_p3 icmp_ln223_6_fu_2791_p2 add_ln223_3_fu_2662_p2 icmp_ln223_7_fu_2668_p2 sub_ln223_4_fu_2678_p2 select_ln223_9_fu_2796_p3 lshr_ln223_2_fu_2806_p2 and_ln223_18_fu_2812_p2 icmp_ln223_8_fu_2817_p2 cond86_i_fu_2880_p2 or_ln223_fu_2894_p2 and_ln223_1_fu_2900_p2 add_ln223_4_fu_2910_p2 xor_ln223_2_fu_2923_p2 xor_ln223_4_fu_2929_p2 and_ln223_2_fu_2934_p2 sparsemux_7_2_34_1_1_U36 and_ln223_12_fu_2964_p2 carry_1_i_fu_2970_p2 select_ln223_10_fu_2823_p3 icmp_ln223_9_fu_2976_p2 add_ln223_6_fu_2684_p2 add_ln223_7_fu_2846_p2 icmp_ln223_10_fu_2694_p2 xor_ln223_11_fu_2989_p2 icmp_ln223_11_fu_2708_p2 bitselect_1ns_54ns_32s_1_1_1_U35 lD_0_i_fu_2722_p2 icmp_ln223_12_fu_2994_p2 icmp_ln223_13_fu_2999_p2 neg_src_0_i_fu_3184_p2 lshr_ln223_fu_2859_p2 lshr_ln223_1_fu_2864_p2 icmp_ln223_14_fu_3004_p2 xor_ln223_12_fu_3015_p2 Range2_all_ones_1_i_fu_3021_p3 and_ln223_4_fu_3043_p2 Range1_all_ones_2_i_fu_3088_p2 xor_ln223_3_fu_3051_p2 icmp_ln223_15_fu_3029_p2 Range1_all_zeros_2_i_fu_3106_p2 icmp_ln223_16_fu_3034_p2 icmp_ln223_17_fu_2870_p2 Range1_all_zeros_2_i_fu_3106_p6 xor_ln223_13_fu_3065_p2 or_ln223_6_fu_3070_p2 and_ln223_13_fu_3075_p2 sparsemux_7_2_1_1_1_U37 sparsemux_7_2_1_1_1_U38 select_ln223_7_fu_3126_p3 or_ln223_2_fu_3133_p2 and_ln223_7_fu_3138_p2 cond192_i_fu_3143_p3 and_ln223_8_fu_3150_p2 neg_src_0_i_fu_3184_p4 not_icmp_ln223_10136_fu_3161_p2 deleted_ones_0_i_fu_3166_p2 and_ln223_14_fu_3172_p2 sparsemux_7_2_1_1_1_U39 xor_ln223_7_fu_3204_p2 and_ln223_15_fu_3210_p2 or_ln223_3_fu_3215_p2 xor_ln223_8_fu_3220_p2 and_ln223_9_fu_3225_p2 and_ln223_10_fu_3231_p2 xor_ln223_9_fu_3236_p2 and_ln223_11_fu_3242_p2 or_ln223_4_fu_3248_p2 new_L_diag_re_s_fu_3290_p4 or_ln223_5_fu_3254_p2 xor_ln223_10_fu_3258_p2 and_ln223_16_fu_3264_p2 and_ln223_17_fu_3270_p2 sparsemux_7_2_34_1_1_U40 return_code_1_fu_3483_p3 icmp_ln59_3_fu_3338_p2 or_ln59_9_fu_3360_p2 and_ln59_5_fu_3366_p2 add_ln59_3_fu_3376_p2 xor_ln59_5_fu_3390_p2 and_ln59_11_fu_3395_p2 xor_ln59_10_fu_3400_p2 select_ln59_6_fu_3405_p3 select_ln59_10_fu_3412_p3 xor_ln59_11_fu_3419_p2 or_ln59_10_fu_3424_p2 xor_ln59_12_fu_3429_p2 or_ln59_11_fu_3435_p2 and_ln59_15_fu_3440_p2 and_ln59_16_fu_3446_p2 xor_ln59_13_fu_3451_p2 and_ln59_17_fu_3457_p2 select_ln59_11_fu_3462_p3 or_ln59_12_fu_3470_p2 tmp2_re_24_fu_3476_p3 icmp_ln310_fu_3497_p2 sdiv_34ns_17s_34_38_seq_1_U41 xor_ln313_fu_3532_p2 and_ln313_fu_3538_p2 select_ln313_fu_3544_p3 xor_ln313_1_fu_3552_p2 select_ln313_1_fu_3558_p3",
          "Instances": [{
              "ModuleName": "choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s",
              "InstanceName": "grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_fu_427",
              "BindInstances": "xor_ln481_1_fu_226_p2 add_ln484_fu_238_p2 sparsemux_7_2_16_1_1_U4 sparsemux_7_2_16_1_1_U5 tmp_re_5_fu_276_p2 tmp_im_5_fu_282_p2 icmp_ln352_fu_297_p2 tmp_re_2_fu_303_p3 tmp_im_2_fu_309_p3 sub_ln345_fu_315_p2 mul_16s_16s_32_1_1_U6 icmp_ln99_fu_420_p2 or_ln99_fu_432_p2 and_ln99_fu_438_p2 mul_16s_16s_32_1_1_U7 icmp_ln100_fu_455_p2 or_ln100_fu_467_p2 and_ln100_fu_473_p2 mul_16s_16s_32_1_1_U8 icmp_ln101_fu_486_p2 or_ln101_fu_498_p2 and_ln101_fu_504_p2 mul_16s_16s_32_1_1_U9 icmp_ln102_fu_521_p2 or_ln102_fu_533_p2 and_ln102_fu_539_p2 select_ln100_fu_549_p3 add_ln103_fu_557_p2 add_ln103_3_fu_563_p2 add_ln180_1_fu_631_p2 add_ln180_fu_637_p2 xor_ln180_fu_663_p2 and_ln180_fu_669_p2 xor_ln180_1_fu_675_p2 select_ln180_fu_681_p3 tmp2_re_5_fu_689_p3 add_ln181_1_fu_705_p2 add_ln181_fu_711_p2 xor_ln181_fu_737_p2 and_ln181_fu_743_p2 xor_ln181_1_fu_749_p2 select_ln181_fu_755_p3 tmp2_im_4_fu_763_p3 xor_ln481_fu_232_p2"
            }]
        },
        {
          "ModuleName": "kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols",
          "InstanceName": "grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62",
          "BindInstances": "icmp_ln713_fu_111_p2 add_ln713_1_fu_117_p2 add_ln713_fu_134_p2 icmp_ln715_fu_140_p2 select_ln713_fu_146_p3 select_ln713_1_fu_154_p3 add_ln715_fu_162_p2"
        }
      ]
    },
    "Info": {
      "kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_cholesky_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "5.711"
        },
        "Loops": [{
            "Name": "read_matrix_rows_read_matrix_cols",
            "TripCount": "9",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "141",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2",
          "PipelineII": "1 ~ 2",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "5.712"
        },
        "Loops": [{
            "Name": "sum_loop",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "5",
            "Latency": "0 ~ 5",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "556",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "731",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s": {
        "Latency": {
          "LatencyBest": "106",
          "LatencyAvg": "226",
          "LatencyWorst": "343",
          "PipelineIIMin": "106",
          "PipelineIIMax": "343",
          "PipelineII": "106 ~ 343",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "6.281"
        },
        "Loops": [{
            "Name": "row_loop",
            "TripCount": "3",
            "LatencyMin": "105",
            "LatencyMax": "342",
            "Latency": "105 ~ 342",
            "PipelineII": "",
            "PipelineDepthMin": "35",
            "PipelineDepthMax": "114",
            "PipelineDepth": "35 ~ 114",
            "Loops": [{
                "Name": "col_loop",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "42",
                "Latency": "0 ~ 42",
                "PipelineII": "",
                "PipelineDepthMin": "16",
                "PipelineDepthMax": "21",
                "PipelineDepth": "16 ~ 21"
              }]
          }],
        "Area": {
          "DSP": "14",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "6",
          "FF": "3296",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "5643",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "10",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "13",
          "LatencyWorst": "13",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "5.711"
        },
        "Loops": [{
            "Name": "write_matrix_rows_write_matrix_cols",
            "TripCount": "9",
            "Latency": "11",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "141",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kernel_cholesky_0": {
        "Latency": {
          "LatencyBest": "136",
          "LatencyAvg": "256",
          "LatencyWorst": "373",
          "PipelineIIMin": "137",
          "PipelineIIMax": "374",
          "PipelineII": "137 ~ 374",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.70",
          "Estimate": "6.281"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "14",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "6",
          "FF": "3469",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "6158",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "11",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-01 13:22:47 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
