#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 11 02:57:55 2025
# Process ID: 2457905
# Current directory: /mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new
# Command line: vivado -mode batch -source run.tcl
# Log file: /mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/vivado.log
# Journal file: /mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source run.tcl
# read_verilog -sv ./readout_ip.sv ./sum_signed.sv
# read_xdc ./constraints.xdc
# add_files -norecurse "./logicnets"
# synth_design -top nn_classifier_wrapper -part xczu7ev-ffvc1156-2-e -include_dirs "logicnets/"
Command: synth_design -top nn_classifier_wrapper -part xczu7ev-ffvc1156-2-e -include_dirs logicnets/
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2457987
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'sum_signed' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:1633]
INFO: [Synth 8-9937] previous definition of design element 'sum_signed' is here [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:1633]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3166.324 ; gain = 364.801 ; free physical = 64119 ; free virtual = 211023
Synthesis current peak Physical Memory [PSS] (MB): peak = 2778.947; parent = 2524.906; children = 254.041
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4163.207; parent = 3190.141; children = 973.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nn_classifier_wrapper' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:6]
INFO: [Synth 8-6157] synthesizing module 'nn_accelerator' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:245]
	Parameter WINDOW_SIZE bound to: 400 - type: integer 
	Parameter NUM_WINDOWS bound to: 4 - type: integer 
	Parameter IQ_WIDTH_OUT bound to: 7 - type: integer 
	Parameter PRED_BITS bound to: 2 - type: integer 
	Parameter SHIFT_N bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:7]
	Parameter M bound to: 200 - type: integer 
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/sum_signed.sv:7]
INFO: [Synth 8-6157] synthesizing module 'logicnet' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/logicnet.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N0' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N0.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N0' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N1' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N1' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N1.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N2' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N2' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N2.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N3' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N3' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N3.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N4' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N4' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N4.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N5' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N5' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N5.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N6' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N6' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N6.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N7' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N7' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N7.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N8' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N8' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N8.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N9' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N9' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N9.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N10' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N10.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N10' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N10.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N11' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N11.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N11' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N11.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N12' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N12.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N12' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N12.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N13' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N13.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N13' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N13.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N14' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N14.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N14' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N14.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N15' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N15.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N15' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N15.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N16' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N16' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N16.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N17' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N17.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N17' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N17.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N18' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N18.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N18' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N18.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N19' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N19.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N19' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N19.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N20' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N20.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N20' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N20.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N21' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N21.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N21' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N21.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N22' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N22.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N22' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N22.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N23' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N23.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N23' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N23.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N24' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N24.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N24' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N24.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N25' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N25.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N25' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N25.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N26' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N26.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N26' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N26.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N27' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N27.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N27' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N27.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N28' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N28.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N28' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N28.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N29' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N29.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N29' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N29.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N30' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N30.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N30' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N30.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N31' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N31.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N31' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N31.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N32' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N32' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N32.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N33' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N33.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N33' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N33.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N34' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N34.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N34' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N34.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N35' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N35.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N35' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N35.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N36' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N36.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N36' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N36.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N37' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N37.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N37' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N37.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N38' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N38.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N38' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N38.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N39' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N39.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N39' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N39.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N40' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N40.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N40' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N40.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N41' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N41.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N41' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N41.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N42' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N42.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N42' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N42.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N43' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N43.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N43' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N43.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N44' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N44.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N44' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N44.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N45' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N45.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N45' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N45.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N46' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N46.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N46' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N46.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N47' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N47.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N47' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N47.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N48' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N48.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N48' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N48.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N49' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N49.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N49' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N49.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N50' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N50.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N50' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N50.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N51' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N51.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N51' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N51.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N52' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N52.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N52' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N52.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N53' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N53.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N53' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N53.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N54' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N54.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N54' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N54.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N55' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N55.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N55' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N55.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N56' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N56.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N56' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N56.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N57' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N57.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N57' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N57.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N58' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N58.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N58' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N58.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N59' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N59.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N59' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N59.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N60' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N60.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N60' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N60.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N61' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N61.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N61' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N61.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N62' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N62.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N62' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N62.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N63' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N63.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N63' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N63.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N64' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N64.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N64' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N64.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N65' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N65.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N65' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N65.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N66' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N66.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N66' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N66.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N67' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N67.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N67' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N67.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N68' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N68.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N68' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N68.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N69' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N69.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N69' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N69.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N70' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N70.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N70' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N70.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N71' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N71.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N71' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N71.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N72' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N72.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N72' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N72.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N73' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N73.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N73' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N73.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N74' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N74.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N74' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N74.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N75' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N75.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N75' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N75.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N76' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N76.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N76' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N76.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N77' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N77.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N77' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N77.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N78' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N78.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N78' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N78.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N79' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N79.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N79' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N79.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N80' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N80.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N80' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N80.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N81' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N81.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N81' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N81.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N82' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N82.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N82' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N82.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N83' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N83.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N83' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N83.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N84' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N84.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N84' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N84.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N85' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N85.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N85' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N85.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N86' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N86.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N86' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N86.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N87' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N87.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N87' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N87.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N88' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N88.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N88' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N88.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N89' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N89.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N89' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N89.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N90' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N90.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N90' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N90.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N91' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N91.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N91' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N91.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N92' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N92.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N92' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N92.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N93' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N93.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N93' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N93.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N94' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N94.v:1]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'layer0_N94' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N94.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N95' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N95.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N96' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N96.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N97' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N97.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N98' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/logicnets/layer0_N98.v:1]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (300) of port connection 'M0' does not match port width (56) of module 'logicnet' [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:378]
WARNING: [Synth 8-7137] Register i_memory_reg[0] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[1] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[2] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[3] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[4] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[5] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[6] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[7] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[8] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[9] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[10] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[11] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[12] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[13] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[14] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[15] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[16] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[17] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[18] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[19] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[20] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[21] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[22] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[23] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[24] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[25] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[26] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[27] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[28] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[29] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[30] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[31] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[32] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[33] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[34] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[35] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[36] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[37] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[38] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[39] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[40] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[41] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[42] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[43] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[44] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[45] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[46] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[47] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[48] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[49] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[50] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[51] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[52] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[53] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[54] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[55] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[56] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[57] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[58] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[59] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[60] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[61] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[62] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[63] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[64] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[65] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[66] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[67] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[68] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[69] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[70] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[71] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[72] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[73] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[74] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[75] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[76] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[77] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[78] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[79] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[80] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[81] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[82] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[83] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[84] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[85] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[86] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[87] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[88] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[89] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[90] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[91] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[92] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[93] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[94] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[95] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[96] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[97] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[98] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[99] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/readout_ip.sv:147]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design nn_classifier_wrapper has port config_AWREADY driven by constant 0
WARNING: [Synth 8-7129] Port M0[29] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[28] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[27] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[26] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[21] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[20] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[17] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[16] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[15] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[14] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[13] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[12] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[7] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[6] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[51] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[50] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[41] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[40] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[37] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[36] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[261] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[260] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[241] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[240] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[239] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[238] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[233] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[232] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[231] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[230] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[223] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[222] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[211] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[210] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[203] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[202] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[173] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[172] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[171] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[170] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[157] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[156] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[155] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[154] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[153] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[152] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[145] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[144] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[135] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[134] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[129] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[128] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[119] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[118] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[117] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[116] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[81] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[80] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[77] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[76] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[63] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[62] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[55] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[54] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[53] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[52] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[37] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[36] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[29] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[28] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[23] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[22] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[15] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[14] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[11] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[10] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module logicnet is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module logicnet is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWADDR[3] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWADDR[2] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWADDR[1] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWADDR[0] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWVALID in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[31] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[30] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[29] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[28] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[27] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[26] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[25] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[24] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[23] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[22] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[21] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[13] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[12] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[11] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[10] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[9] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[8] in module nn_classifier_wrapper is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3898.277 ; gain = 1096.754 ; free physical = 63933 ; free virtual = 210851
Synthesis current peak Physical Memory [PSS] (MB): peak = 3348.932; parent = 3094.891; children = 254.041
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4871.348; parent = 3898.281; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3898.277 ; gain = 1096.754 ; free physical = 63965 ; free virtual = 210883
Synthesis current peak Physical Memory [PSS] (MB): peak = 3348.932; parent = 3094.891; children = 254.041
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4871.348; parent = 3898.281; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3898.277 ; gain = 1096.754 ; free physical = 63963 ; free virtual = 210880
Synthesis current peak Physical Memory [PSS] (MB): peak = 3348.932; parent = 3094.891; children = 254.041
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4871.348; parent = 3898.281; children = 973.066
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3898.277 ; gain = 0.000 ; free physical = 63971 ; free virtual = 210888
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/constraints.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/constraints.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/project_1/project_1.srcs/sources_1/new/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3962.309 ; gain = 0.000 ; free physical = 63946 ; free virtual = 210864
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3962.309 ; gain = 0.000 ; free physical = 63946 ; free virtual = 210864
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3962.309 ; gain = 1160.785 ; free physical = 63939 ; free virtual = 210857
Synthesis current peak Physical Memory [PSS] (MB): peak = 3348.932; parent = 3094.891; children = 254.041
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4903.363; parent = 3930.297; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3962.309 ; gain = 1160.785 ; free physical = 63940 ; free virtual = 210857
Synthesis current peak Physical Memory [PSS] (MB): peak = 3348.932; parent = 3094.891; children = 254.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4915.285; parent = 3934.215; children = 981.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 3962.309 ; gain = 1160.785 ; free physical = 63944 ; free virtual = 210861
Synthesis current peak Physical Memory [PSS] (MB): peak = 3348.932; parent = 3094.891; children = 254.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4935.047; parent = 3934.215; children = 1000.832
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'nn_classifier_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              000
                  S_LOAD |                               01 |                              001
               S_COMPUTE |                               10 |                              010
                 S_STORE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'nn_classifier_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 3962.309 ; gain = 1160.785 ; free physical = 54987 ; free virtual = 201918
Synthesis current peak Physical Memory [PSS] (MB): peak = 11219.646; parent = 3094.891; children = 8784.088
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17668.520; parent = 3934.215; children = 13738.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 9     
	   2 Input   13 Bit       Adders := 12    
	   2 Input   12 Bit       Adders := 24    
	   2 Input   11 Bit       Adders := 48    
	   2 Input   10 Bit       Adders := 101   
	   2 Input    9 Bit       Adders := 200   
	   2 Input    8 Bit       Adders := 400   
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 9     
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 24    
	               11 Bit    Registers := 48    
	               10 Bit    Registers := 112   
	                9 Bit    Registers := 200   
	                8 Bit    Registers := 400   
	                7 Bit    Registers := 800   
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 33    
+---Muxes : 
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 402   
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
