// Seed: 1633546206
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  logic id_4 (
      id_2 - id_0,
      1,
      id_1
  );
  assign id_0 = id_2;
endmodule
