
OpenSatellite.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a7fc  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001eec  0800a9e0  0800a9e0  0000b9e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c8cc  0800c8cc  0000e1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c8cc  0800c8cc  0000d8cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c8d4  0800c8d4  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c8d4  0800c8d4  0000d8d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c8d8  0800c8d8  0000d8d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800c8dc  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000016bc  200001d8  0800cab4  0000e1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001894  0800cab4  0000e894  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e07b  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023d2  00000000  00000000  0001c283  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea8  00000000  00000000  0001e658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b2c  00000000  00000000  0001f500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e18b  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ff02  00000000  00000000  0003e1b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b8923  00000000  00000000  0004e0b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001069dc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000518c  00000000  00000000  00106a20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  0010bbac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a9c4 	.word	0x0800a9c4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	0800a9c4 	.word	0x0800a9c4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_ldivmod>:
 8000cd8:	b97b      	cbnz	r3, 8000cfa <__aeabi_ldivmod+0x22>
 8000cda:	b972      	cbnz	r2, 8000cfa <__aeabi_ldivmod+0x22>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bfbe      	ittt	lt
 8000ce0:	2000      	movlt	r0, #0
 8000ce2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000ce6:	e006      	blt.n	8000cf6 <__aeabi_ldivmod+0x1e>
 8000ce8:	bf08      	it	eq
 8000cea:	2800      	cmpeq	r0, #0
 8000cec:	bf1c      	itt	ne
 8000cee:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000cf2:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cf6:	f000 b9d3 	b.w	80010a0 <__aeabi_idiv0>
 8000cfa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cfe:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d02:	2900      	cmp	r1, #0
 8000d04:	db09      	blt.n	8000d1a <__aeabi_ldivmod+0x42>
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	db1a      	blt.n	8000d40 <__aeabi_ldivmod+0x68>
 8000d0a:	f000 f86b 	bl	8000de4 <__udivmoddi4>
 8000d0e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d16:	b004      	add	sp, #16
 8000d18:	4770      	bx	lr
 8000d1a:	4240      	negs	r0, r0
 8000d1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	db1b      	blt.n	8000d5c <__aeabi_ldivmod+0x84>
 8000d24:	f000 f85e 	bl	8000de4 <__udivmoddi4>
 8000d28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d30:	b004      	add	sp, #16
 8000d32:	4240      	negs	r0, r0
 8000d34:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d38:	4252      	negs	r2, r2
 8000d3a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d3e:	4770      	bx	lr
 8000d40:	4252      	negs	r2, r2
 8000d42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d46:	f000 f84d 	bl	8000de4 <__udivmoddi4>
 8000d4a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d52:	b004      	add	sp, #16
 8000d54:	4240      	negs	r0, r0
 8000d56:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d5a:	4770      	bx	lr
 8000d5c:	4252      	negs	r2, r2
 8000d5e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d62:	f000 f83f 	bl	8000de4 <__udivmoddi4>
 8000d66:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d6e:	b004      	add	sp, #16
 8000d70:	4252      	negs	r2, r2
 8000d72:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d76:	4770      	bx	lr

08000d78 <__aeabi_d2lz>:
 8000d78:	b538      	push	{r3, r4, r5, lr}
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	4604      	mov	r4, r0
 8000d80:	460d      	mov	r5, r1
 8000d82:	f7ff fed3 	bl	8000b2c <__aeabi_dcmplt>
 8000d86:	b928      	cbnz	r0, 8000d94 <__aeabi_d2lz+0x1c>
 8000d88:	4620      	mov	r0, r4
 8000d8a:	4629      	mov	r1, r5
 8000d8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d90:	f000 b80a 	b.w	8000da8 <__aeabi_d2ulz>
 8000d94:	4620      	mov	r0, r4
 8000d96:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d9a:	f000 f805 	bl	8000da8 <__aeabi_d2ulz>
 8000d9e:	4240      	negs	r0, r0
 8000da0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da4:	bd38      	pop	{r3, r4, r5, pc}
 8000da6:	bf00      	nop

08000da8 <__aeabi_d2ulz>:
 8000da8:	b5d0      	push	{r4, r6, r7, lr}
 8000daa:	4b0c      	ldr	r3, [pc, #48]	@ (8000ddc <__aeabi_d2ulz+0x34>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	4606      	mov	r6, r0
 8000db0:	460f      	mov	r7, r1
 8000db2:	f7ff fc49 	bl	8000648 <__aeabi_dmul>
 8000db6:	f7ff ff1f 	bl	8000bf8 <__aeabi_d2uiz>
 8000dba:	4604      	mov	r4, r0
 8000dbc:	f7ff fbca 	bl	8000554 <__aeabi_ui2d>
 8000dc0:	4b07      	ldr	r3, [pc, #28]	@ (8000de0 <__aeabi_d2ulz+0x38>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	f7ff fc40 	bl	8000648 <__aeabi_dmul>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	460b      	mov	r3, r1
 8000dcc:	4630      	mov	r0, r6
 8000dce:	4639      	mov	r1, r7
 8000dd0:	f7ff fa82 	bl	80002d8 <__aeabi_dsub>
 8000dd4:	f7ff ff10 	bl	8000bf8 <__aeabi_d2uiz>
 8000dd8:	4621      	mov	r1, r4
 8000dda:	bdd0      	pop	{r4, r6, r7, pc}
 8000ddc:	3df00000 	.word	0x3df00000
 8000de0:	41f00000 	.word	0x41f00000

08000de4 <__udivmoddi4>:
 8000de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000de8:	9d08      	ldr	r5, [sp, #32]
 8000dea:	460c      	mov	r4, r1
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d14e      	bne.n	8000e8e <__udivmoddi4+0xaa>
 8000df0:	4694      	mov	ip, r2
 8000df2:	458c      	cmp	ip, r1
 8000df4:	4686      	mov	lr, r0
 8000df6:	fab2 f282 	clz	r2, r2
 8000dfa:	d962      	bls.n	8000ec2 <__udivmoddi4+0xde>
 8000dfc:	b14a      	cbz	r2, 8000e12 <__udivmoddi4+0x2e>
 8000dfe:	f1c2 0320 	rsb	r3, r2, #32
 8000e02:	4091      	lsls	r1, r2
 8000e04:	fa20 f303 	lsr.w	r3, r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	4319      	orrs	r1, r3
 8000e0e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e16:	fa1f f68c 	uxth.w	r6, ip
 8000e1a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e22:	fb07 1114 	mls	r1, r7, r4, r1
 8000e26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e2a:	fb04 f106 	mul.w	r1, r4, r6
 8000e2e:	4299      	cmp	r1, r3
 8000e30:	d90a      	bls.n	8000e48 <__udivmoddi4+0x64>
 8000e32:	eb1c 0303 	adds.w	r3, ip, r3
 8000e36:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000e3a:	f080 8112 	bcs.w	8001062 <__udivmoddi4+0x27e>
 8000e3e:	4299      	cmp	r1, r3
 8000e40:	f240 810f 	bls.w	8001062 <__udivmoddi4+0x27e>
 8000e44:	3c02      	subs	r4, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1a59      	subs	r1, r3, r1
 8000e4a:	fa1f f38e 	uxth.w	r3, lr
 8000e4e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e52:	fb07 1110 	mls	r1, r7, r0, r1
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f606 	mul.w	r6, r0, r6
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	d90a      	bls.n	8000e78 <__udivmoddi4+0x94>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000e6a:	f080 80fc 	bcs.w	8001066 <__udivmoddi4+0x282>
 8000e6e:	429e      	cmp	r6, r3
 8000e70:	f240 80f9 	bls.w	8001066 <__udivmoddi4+0x282>
 8000e74:	4463      	add	r3, ip
 8000e76:	3802      	subs	r0, #2
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e7e:	2100      	movs	r1, #0
 8000e80:	b11d      	cbz	r5, 8000e8a <__udivmoddi4+0xa6>
 8000e82:	40d3      	lsrs	r3, r2
 8000e84:	2200      	movs	r2, #0
 8000e86:	e9c5 3200 	strd	r3, r2, [r5]
 8000e8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	d905      	bls.n	8000e9e <__udivmoddi4+0xba>
 8000e92:	b10d      	cbz	r5, 8000e98 <__udivmoddi4+0xb4>
 8000e94:	e9c5 0100 	strd	r0, r1, [r5]
 8000e98:	2100      	movs	r1, #0
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e7f5      	b.n	8000e8a <__udivmoddi4+0xa6>
 8000e9e:	fab3 f183 	clz	r1, r3
 8000ea2:	2900      	cmp	r1, #0
 8000ea4:	d146      	bne.n	8000f34 <__udivmoddi4+0x150>
 8000ea6:	42a3      	cmp	r3, r4
 8000ea8:	d302      	bcc.n	8000eb0 <__udivmoddi4+0xcc>
 8000eaa:	4290      	cmp	r0, r2
 8000eac:	f0c0 80f0 	bcc.w	8001090 <__udivmoddi4+0x2ac>
 8000eb0:	1a86      	subs	r6, r0, r2
 8000eb2:	eb64 0303 	sbc.w	r3, r4, r3
 8000eb6:	2001      	movs	r0, #1
 8000eb8:	2d00      	cmp	r5, #0
 8000eba:	d0e6      	beq.n	8000e8a <__udivmoddi4+0xa6>
 8000ebc:	e9c5 6300 	strd	r6, r3, [r5]
 8000ec0:	e7e3      	b.n	8000e8a <__udivmoddi4+0xa6>
 8000ec2:	2a00      	cmp	r2, #0
 8000ec4:	f040 8090 	bne.w	8000fe8 <__udivmoddi4+0x204>
 8000ec8:	eba1 040c 	sub.w	r4, r1, ip
 8000ecc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed0:	fa1f f78c 	uxth.w	r7, ip
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000eda:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ede:	fb08 4416 	mls	r4, r8, r6, r4
 8000ee2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ee6:	fb07 f006 	mul.w	r0, r7, r6
 8000eea:	4298      	cmp	r0, r3
 8000eec:	d908      	bls.n	8000f00 <__udivmoddi4+0x11c>
 8000eee:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef2:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000ef6:	d202      	bcs.n	8000efe <__udivmoddi4+0x11a>
 8000ef8:	4298      	cmp	r0, r3
 8000efa:	f200 80cd 	bhi.w	8001098 <__udivmoddi4+0x2b4>
 8000efe:	4626      	mov	r6, r4
 8000f00:	1a1c      	subs	r4, r3, r0
 8000f02:	fa1f f38e 	uxth.w	r3, lr
 8000f06:	fbb4 f0f8 	udiv	r0, r4, r8
 8000f0a:	fb08 4410 	mls	r4, r8, r0, r4
 8000f0e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f12:	fb00 f707 	mul.w	r7, r0, r7
 8000f16:	429f      	cmp	r7, r3
 8000f18:	d908      	bls.n	8000f2c <__udivmoddi4+0x148>
 8000f1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1e:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000f22:	d202      	bcs.n	8000f2a <__udivmoddi4+0x146>
 8000f24:	429f      	cmp	r7, r3
 8000f26:	f200 80b0 	bhi.w	800108a <__udivmoddi4+0x2a6>
 8000f2a:	4620      	mov	r0, r4
 8000f2c:	1bdb      	subs	r3, r3, r7
 8000f2e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f32:	e7a5      	b.n	8000e80 <__udivmoddi4+0x9c>
 8000f34:	f1c1 0620 	rsb	r6, r1, #32
 8000f38:	408b      	lsls	r3, r1
 8000f3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000f3e:	431f      	orrs	r7, r3
 8000f40:	fa20 fc06 	lsr.w	ip, r0, r6
 8000f44:	fa04 f301 	lsl.w	r3, r4, r1
 8000f48:	ea43 030c 	orr.w	r3, r3, ip
 8000f4c:	40f4      	lsrs	r4, r6
 8000f4e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f52:	0c38      	lsrs	r0, r7, #16
 8000f54:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000f58:	fbb4 fef0 	udiv	lr, r4, r0
 8000f5c:	fa1f fc87 	uxth.w	ip, r7
 8000f60:	fb00 441e 	mls	r4, r0, lr, r4
 8000f64:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f68:	fb0e f90c 	mul.w	r9, lr, ip
 8000f6c:	45a1      	cmp	r9, r4
 8000f6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f72:	d90a      	bls.n	8000f8a <__udivmoddi4+0x1a6>
 8000f74:	193c      	adds	r4, r7, r4
 8000f76:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000f7a:	f080 8084 	bcs.w	8001086 <__udivmoddi4+0x2a2>
 8000f7e:	45a1      	cmp	r9, r4
 8000f80:	f240 8081 	bls.w	8001086 <__udivmoddi4+0x2a2>
 8000f84:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f88:	443c      	add	r4, r7
 8000f8a:	eba4 0409 	sub.w	r4, r4, r9
 8000f8e:	fa1f f983 	uxth.w	r9, r3
 8000f92:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f96:	fb00 4413 	mls	r4, r0, r3, r4
 8000f9a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f9e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fa2:	45a4      	cmp	ip, r4
 8000fa4:	d907      	bls.n	8000fb6 <__udivmoddi4+0x1d2>
 8000fa6:	193c      	adds	r4, r7, r4
 8000fa8:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000fac:	d267      	bcs.n	800107e <__udivmoddi4+0x29a>
 8000fae:	45a4      	cmp	ip, r4
 8000fb0:	d965      	bls.n	800107e <__udivmoddi4+0x29a>
 8000fb2:	3b02      	subs	r3, #2
 8000fb4:	443c      	add	r4, r7
 8000fb6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000fba:	fba0 9302 	umull	r9, r3, r0, r2
 8000fbe:	eba4 040c 	sub.w	r4, r4, ip
 8000fc2:	429c      	cmp	r4, r3
 8000fc4:	46ce      	mov	lr, r9
 8000fc6:	469c      	mov	ip, r3
 8000fc8:	d351      	bcc.n	800106e <__udivmoddi4+0x28a>
 8000fca:	d04e      	beq.n	800106a <__udivmoddi4+0x286>
 8000fcc:	b155      	cbz	r5, 8000fe4 <__udivmoddi4+0x200>
 8000fce:	ebb8 030e 	subs.w	r3, r8, lr
 8000fd2:	eb64 040c 	sbc.w	r4, r4, ip
 8000fd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000fda:	40cb      	lsrs	r3, r1
 8000fdc:	431e      	orrs	r6, r3
 8000fde:	40cc      	lsrs	r4, r1
 8000fe0:	e9c5 6400 	strd	r6, r4, [r5]
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	e750      	b.n	8000e8a <__udivmoddi4+0xa6>
 8000fe8:	f1c2 0320 	rsb	r3, r2, #32
 8000fec:	fa20 f103 	lsr.w	r1, r0, r3
 8000ff0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ff4:	fa24 f303 	lsr.w	r3, r4, r3
 8000ff8:	4094      	lsls	r4, r2
 8000ffa:	430c      	orrs	r4, r1
 8000ffc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001000:	fa00 fe02 	lsl.w	lr, r0, r2
 8001004:	fa1f f78c 	uxth.w	r7, ip
 8001008:	fbb3 f0f8 	udiv	r0, r3, r8
 800100c:	fb08 3110 	mls	r1, r8, r0, r3
 8001010:	0c23      	lsrs	r3, r4, #16
 8001012:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001016:	fb00 f107 	mul.w	r1, r0, r7
 800101a:	4299      	cmp	r1, r3
 800101c:	d908      	bls.n	8001030 <__udivmoddi4+0x24c>
 800101e:	eb1c 0303 	adds.w	r3, ip, r3
 8001022:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8001026:	d22c      	bcs.n	8001082 <__udivmoddi4+0x29e>
 8001028:	4299      	cmp	r1, r3
 800102a:	d92a      	bls.n	8001082 <__udivmoddi4+0x29e>
 800102c:	3802      	subs	r0, #2
 800102e:	4463      	add	r3, ip
 8001030:	1a5b      	subs	r3, r3, r1
 8001032:	b2a4      	uxth	r4, r4
 8001034:	fbb3 f1f8 	udiv	r1, r3, r8
 8001038:	fb08 3311 	mls	r3, r8, r1, r3
 800103c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001040:	fb01 f307 	mul.w	r3, r1, r7
 8001044:	42a3      	cmp	r3, r4
 8001046:	d908      	bls.n	800105a <__udivmoddi4+0x276>
 8001048:	eb1c 0404 	adds.w	r4, ip, r4
 800104c:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8001050:	d213      	bcs.n	800107a <__udivmoddi4+0x296>
 8001052:	42a3      	cmp	r3, r4
 8001054:	d911      	bls.n	800107a <__udivmoddi4+0x296>
 8001056:	3902      	subs	r1, #2
 8001058:	4464      	add	r4, ip
 800105a:	1ae4      	subs	r4, r4, r3
 800105c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001060:	e739      	b.n	8000ed6 <__udivmoddi4+0xf2>
 8001062:	4604      	mov	r4, r0
 8001064:	e6f0      	b.n	8000e48 <__udivmoddi4+0x64>
 8001066:	4608      	mov	r0, r1
 8001068:	e706      	b.n	8000e78 <__udivmoddi4+0x94>
 800106a:	45c8      	cmp	r8, r9
 800106c:	d2ae      	bcs.n	8000fcc <__udivmoddi4+0x1e8>
 800106e:	ebb9 0e02 	subs.w	lr, r9, r2
 8001072:	eb63 0c07 	sbc.w	ip, r3, r7
 8001076:	3801      	subs	r0, #1
 8001078:	e7a8      	b.n	8000fcc <__udivmoddi4+0x1e8>
 800107a:	4631      	mov	r1, r6
 800107c:	e7ed      	b.n	800105a <__udivmoddi4+0x276>
 800107e:	4603      	mov	r3, r0
 8001080:	e799      	b.n	8000fb6 <__udivmoddi4+0x1d2>
 8001082:	4630      	mov	r0, r6
 8001084:	e7d4      	b.n	8001030 <__udivmoddi4+0x24c>
 8001086:	46d6      	mov	lr, sl
 8001088:	e77f      	b.n	8000f8a <__udivmoddi4+0x1a6>
 800108a:	4463      	add	r3, ip
 800108c:	3802      	subs	r0, #2
 800108e:	e74d      	b.n	8000f2c <__udivmoddi4+0x148>
 8001090:	4606      	mov	r6, r0
 8001092:	4623      	mov	r3, r4
 8001094:	4608      	mov	r0, r1
 8001096:	e70f      	b.n	8000eb8 <__udivmoddi4+0xd4>
 8001098:	3e02      	subs	r6, #2
 800109a:	4463      	add	r3, ip
 800109c:	e730      	b.n	8000f00 <__udivmoddi4+0x11c>
 800109e:	bf00      	nop

080010a0 <__aeabi_idiv0>:
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop

080010a4 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 80010ac:	2305      	movs	r3, #5
 80010ae:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80010b4:	6878      	ldr	r0, [r7, #4]
 80010b6:	f001 facb 	bl	8002650 <null_ptr_check>
 80010ba:	4603      	mov	r3, r0
 80010bc:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 80010be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d133      	bne.n	800112e <bme280_init+0x8a>
		while (try_count) {
 80010c6:	e028      	b.n	800111a <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 80010c8:	f107 010d 	add.w	r1, r7, #13
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2201      	movs	r2, #1
 80010d0:	20d0      	movs	r0, #208	@ 0xd0
 80010d2:	f000 f832 	bl	800113a <bme280_get_regs>
 80010d6:	4603      	mov	r3, r0
 80010d8:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 80010da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d114      	bne.n	800110c <bme280_init+0x68>
 80010e2:	7b7b      	ldrb	r3, [r7, #13]
 80010e4:	2b60      	cmp	r3, #96	@ 0x60
 80010e6:	d111      	bne.n	800110c <bme280_init+0x68>
				dev->chip_id = chip_id;
 80010e8:	7b7a      	ldrb	r2, [r7, #13]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f000 f978 	bl	80013e4 <bme280_soft_reset>
 80010f4:	4603      	mov	r3, r0
 80010f6:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 80010f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d110      	bne.n	8001122 <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f001 f919 	bl	8002338 <get_calib_data>
 8001106:	4603      	mov	r3, r0
 8001108:	73fb      	strb	r3, [r7, #15]
				}
				break;
 800110a:	e00a      	b.n	8001122 <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	2001      	movs	r0, #1
 8001112:	4798      	blx	r3
			--try_count;
 8001114:	7bbb      	ldrb	r3, [r7, #14]
 8001116:	3b01      	subs	r3, #1
 8001118:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 800111a:	7bbb      	ldrb	r3, [r7, #14]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d1d3      	bne.n	80010c8 <bme280_init+0x24>
 8001120:	e000      	b.n	8001124 <bme280_init+0x80>
				break;
 8001122:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 8001124:	7bbb      	ldrb	r3, [r7, #14]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d101      	bne.n	800112e <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 800112a:	23fe      	movs	r3, #254	@ 0xfe
 800112c:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800112e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001132:	4618      	mov	r0, r3
 8001134:	3710      	adds	r7, #16
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 800113a:	b590      	push	{r4, r7, lr}
 800113c:	b087      	sub	sp, #28
 800113e:	af00      	add	r7, sp, #0
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	607b      	str	r3, [r7, #4]
 8001144:	4603      	mov	r3, r0
 8001146:	73fb      	strb	r3, [r7, #15]
 8001148:	4613      	mov	r3, r2
 800114a:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 800114c:	6878      	ldr	r0, [r7, #4]
 800114e:	f001 fa7f 	bl	8002650 <null_ptr_check>
 8001152:	4603      	mov	r3, r0
 8001154:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8001156:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d117      	bne.n	800118e <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	789b      	ldrb	r3, [r3, #2]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d003      	beq.n	800116e <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 8001166:	7bfb      	ldrb	r3, [r7, #15]
 8001168:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800116c:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685c      	ldr	r4, [r3, #4]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	7858      	ldrb	r0, [r3, #1]
 8001176:	89bb      	ldrh	r3, [r7, #12]
 8001178:	7bf9      	ldrb	r1, [r7, #15]
 800117a:	68ba      	ldr	r2, [r7, #8]
 800117c:	47a0      	blx	r4
 800117e:	4603      	mov	r3, r0
 8001180:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 8001182:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 800118a:	23fc      	movs	r3, #252	@ 0xfc
 800118c:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800118e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001192:	4618      	mov	r0, r3
 8001194:	371c      	adds	r7, #28
 8001196:	46bd      	mov	sp, r7
 8001198:	bd90      	pop	{r4, r7, pc}

0800119a <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 800119a:	b590      	push	{r4, r7, lr}
 800119c:	b08d      	sub	sp, #52	@ 0x34
 800119e:	af00      	add	r7, sp, #0
 80011a0:	60f8      	str	r0, [r7, #12]
 80011a2:	60b9      	str	r1, [r7, #8]
 80011a4:	603b      	str	r3, [r7, #0]
 80011a6:	4613      	mov	r3, r2
 80011a8:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	2b0a      	cmp	r3, #10
 80011ae:	d901      	bls.n	80011b4 <bme280_set_regs+0x1a>
		len = 10;
 80011b0:	230a      	movs	r3, #10
 80011b2:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80011b4:	6838      	ldr	r0, [r7, #0]
 80011b6:	f001 fa4b 	bl	8002650 <null_ptr_check>
 80011ba:	4603      	mov	r3, r0
 80011bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 80011c0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d156      	bne.n	8001276 <bme280_set_regs+0xdc>
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d053      	beq.n	8001276 <bme280_set_regs+0xdc>
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d050      	beq.n	8001276 <bme280_set_regs+0xdc>
		if (len != 0) {
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d049      	beq.n	800126e <bme280_set_regs+0xd4>
			temp_buff[0] = reg_data[0];
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	789b      	ldrb	r3, [r3, #2]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d01a      	beq.n	800121e <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80011e8:	2300      	movs	r3, #0
 80011ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80011ee:	e011      	b.n	8001214 <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80011f0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80011f4:	68fa      	ldr	r2, [r7, #12]
 80011f6:	4413      	add	r3, r2
 80011f8:	781a      	ldrb	r2, [r3, #0]
 80011fa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80011fe:	68f9      	ldr	r1, [r7, #12]
 8001200:	440b      	add	r3, r1
 8001202:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001206:	b2d2      	uxtb	r2, r2
 8001208:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800120a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800120e:	3301      	adds	r3, #1
 8001210:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001214:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	429a      	cmp	r2, r3
 800121c:	d3e8      	bcc.n	80011f0 <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	2b01      	cmp	r3, #1
 8001222:	d90d      	bls.n	8001240 <bme280_set_regs+0xa6>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 8001224:	79fb      	ldrb	r3, [r7, #7]
 8001226:	f107 0114 	add.w	r1, r7, #20
 800122a:	68ba      	ldr	r2, [r7, #8]
 800122c:	68f8      	ldr	r0, [r7, #12]
 800122e:	f001 f8c8 	bl	80023c2 <interleave_reg_addr>
				temp_len = ((len * 2) - 1);
 8001232:	79fb      	ldrb	r3, [r7, #7]
 8001234:	b29b      	uxth	r3, r3
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	b29b      	uxth	r3, r3
 800123a:	3b01      	subs	r3, #1
 800123c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800123e:	e001      	b.n	8001244 <bme280_set_regs+0xaa>
			} else {
				temp_len = len;
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	85bb      	strh	r3, [r7, #44]	@ 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	689c      	ldr	r4, [r3, #8]
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	7858      	ldrb	r0, [r3, #1]
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	7819      	ldrb	r1, [r3, #0]
 8001250:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001252:	f107 0214 	add.w	r2, r7, #20
 8001256:	47a0      	blx	r4
 8001258:	4603      	mov	r3, r0
 800125a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 800125e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001262:	2b00      	cmp	r3, #0
 8001264:	d00b      	beq.n	800127e <bme280_set_regs+0xe4>
				rslt = BME280_E_COMM_FAIL;
 8001266:	23fc      	movs	r3, #252	@ 0xfc
 8001268:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 800126c:	e007      	b.n	800127e <bme280_set_regs+0xe4>
		} else {
			rslt = BME280_E_INVALID_LEN;
 800126e:	23fd      	movs	r3, #253	@ 0xfd
 8001270:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 8001274:	e003      	b.n	800127e <bme280_set_regs+0xe4>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001276:	23ff      	movs	r3, #255	@ 0xff
 8001278:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800127c:	e000      	b.n	8001280 <bme280_set_regs+0xe6>
		if (len != 0) {
 800127e:	bf00      	nop
	}


	return rslt;
 8001280:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001284:	4618      	mov	r0, r3
 8001286:	3734      	adds	r7, #52	@ 0x34
 8001288:	46bd      	mov	sp, r7
 800128a:	bd90      	pop	{r4, r7, pc}

0800128c <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	6039      	str	r1, [r7, #0]
 8001296:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001298:	6838      	ldr	r0, [r7, #0]
 800129a:	f001 f9d9 	bl	8002650 <null_ptr_check>
 800129e:	4603      	mov	r3, r0
 80012a0:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 80012a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d13f      	bne.n	800132a <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 80012aa:	f107 030e 	add.w	r3, r7, #14
 80012ae:	6839      	ldr	r1, [r7, #0]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f000 f874 	bl	800139e <bme280_get_sensor_mode>
 80012b6:	4603      	mov	r3, r0
 80012b8:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 80012ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d107      	bne.n	80012d2 <bme280_set_sensor_settings+0x46>
 80012c2:	7bbb      	ldrb	r3, [r7, #14]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d004      	beq.n	80012d2 <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 80012c8:	6838      	ldr	r0, [r7, #0]
 80012ca:	f000 fb36 	bl	800193a <put_device_to_sleep>
 80012ce:	4603      	mov	r3, r0
 80012d0:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 80012d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d127      	bne.n	800132a <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 80012da:	79fb      	ldrb	r3, [r7, #7]
 80012dc:	4619      	mov	r1, r3
 80012de:	2007      	movs	r0, #7
 80012e0:	f001 f99a 	bl	8002618 <are_settings_changed>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d009      	beq.n	80012fe <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80012f0:	79fb      	ldrb	r3, [r7, #7]
 80012f2:	683a      	ldr	r2, [r7, #0]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f000 f972 	bl	80015de <set_osr_settings>
 80012fa:	4603      	mov	r3, r0
 80012fc:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 80012fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d111      	bne.n	800132a <bme280_set_sensor_settings+0x9e>
 8001306:	79fb      	ldrb	r3, [r7, #7]
 8001308:	4619      	mov	r1, r3
 800130a:	2018      	movs	r0, #24
 800130c:	f001 f984 	bl	8002618 <are_settings_changed>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d009      	beq.n	800132a <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	683a      	ldr	r2, [r7, #0]
 8001320:	4618      	mov	r0, r3
 8001322:	f000 f9f9 	bl	8001718 <set_filter_standby_settings>
 8001326:	4603      	mov	r3, r0
 8001328:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 800132a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800132e:	4618      	mov	r0, r3
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 8001336:	b580      	push	{r7, lr}
 8001338:	b084      	sub	sp, #16
 800133a:	af00      	add	r7, sp, #0
 800133c:	4603      	mov	r3, r0
 800133e:	6039      	str	r1, [r7, #0]
 8001340:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001342:	6838      	ldr	r0, [r7, #0]
 8001344:	f001 f984 	bl	8002650 <null_ptr_check>
 8001348:	4603      	mov	r3, r0
 800134a:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 800134c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d11e      	bne.n	8001392 <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8001354:	f107 030e 	add.w	r3, r7, #14
 8001358:	6839      	ldr	r1, [r7, #0]
 800135a:	4618      	mov	r0, r3
 800135c:	f000 f81f 	bl	800139e <bme280_get_sensor_mode>
 8001360:	4603      	mov	r3, r0
 8001362:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8001364:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d107      	bne.n	800137c <bme280_set_sensor_mode+0x46>
 800136c:	7bbb      	ldrb	r3, [r7, #14]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d004      	beq.n	800137c <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 8001372:	6838      	ldr	r0, [r7, #0]
 8001374:	f000 fae1 	bl	800193a <put_device_to_sleep>
 8001378:	4603      	mov	r3, r0
 800137a:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 800137c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d106      	bne.n	8001392 <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	6839      	ldr	r1, [r7, #0]
 8001388:	4618      	mov	r0, r3
 800138a:	f000 faa3 	bl	80018d4 <write_power_mode>
 800138e:	4603      	mov	r3, r0
 8001390:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001392:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001396:	4618      	mov	r0, r3
 8001398:	3710      	adds	r7, #16
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 800139e:	b580      	push	{r7, lr}
 80013a0:	b084      	sub	sp, #16
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
 80013a6:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80013a8:	6838      	ldr	r0, [r7, #0]
 80013aa:	f001 f951 	bl	8002650 <null_ptr_check>
 80013ae:	4603      	mov	r3, r0
 80013b0:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 80013b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d10e      	bne.n	80013d8 <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	2201      	movs	r2, #1
 80013be:	6879      	ldr	r1, [r7, #4]
 80013c0:	20f4      	movs	r0, #244	@ 0xf4
 80013c2:	f7ff feba 	bl	800113a <bme280_get_regs>
 80013c6:	4603      	mov	r3, r0
 80013c8:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	f003 0303 	and.w	r3, r3, #3
 80013d2:	b2da      	uxtb	r2, r3
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 80013d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3710      	adds	r7, #16
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 80013ec:	23e0      	movs	r3, #224	@ 0xe0
 80013ee:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 80013f0:	23b6      	movs	r3, #182	@ 0xb6
 80013f2:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f001 f92b 	bl	8002650 <null_ptr_check>
 80013fa:	4603      	mov	r3, r0
 80013fc:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 80013fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d10d      	bne.n	8001422 <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8001406:	f107 010d 	add.w	r1, r7, #13
 800140a:	f107 000e 	add.w	r0, r7, #14
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2201      	movs	r2, #1
 8001412:	f7ff fec2 	bl	800119a <bme280_set_regs>
 8001416:	4603      	mov	r3, r0
 8001418:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	68db      	ldr	r3, [r3, #12]
 800141e:	2002      	movs	r0, #2
 8001420:	4798      	blx	r3
	}

	return rslt;
 8001422:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001426:	4618      	mov	r0, r3
 8001428:	3710      	adds	r7, #16
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}

0800142e <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 800142e:	b580      	push	{r7, lr}
 8001430:	b08a      	sub	sp, #40	@ 0x28
 8001432:	af00      	add	r7, sp, #0
 8001434:	4603      	mov	r3, r0
 8001436:	60b9      	str	r1, [r7, #8]
 8001438:	607a      	str	r2, [r7, #4]
 800143a:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 800143c:	2300      	movs	r3, #0
 800143e:	61fb      	str	r3, [r7, #28]
 8001440:	2300      	movs	r3, #0
 8001442:	623b      	str	r3, [r7, #32]
	struct bme280_uncomp_data uncomp_data = {0};
 8001444:	f107 0310 	add.w	r3, r7, #16
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	605a      	str	r2, [r3, #4]
 800144e:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	f001 f8fd 	bl	8002650 <null_ptr_check>
 8001456:	4603      	mov	r3, r0
 8001458:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 800145c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001460:	2b00      	cmp	r3, #0
 8001462:	d124      	bne.n	80014ae <bme280_get_sensor_data+0x80>
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d021      	beq.n	80014ae <bme280_get_sensor_data+0x80>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 800146a:	f107 011c 	add.w	r1, r7, #28
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2208      	movs	r2, #8
 8001472:	20f7      	movs	r0, #247	@ 0xf7
 8001474:	f7ff fe61 	bl	800113a <bme280_get_regs>
 8001478:	4603      	mov	r3, r0
 800147a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		if (rslt == BME280_OK) {
 800147e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001482:	2b00      	cmp	r3, #0
 8001484:	d116      	bne.n	80014b4 <bme280_get_sensor_data+0x86>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 8001486:	f107 0210 	add.w	r2, r7, #16
 800148a:	f107 031c 	add.w	r3, r7, #28
 800148e:	4611      	mov	r1, r2
 8001490:	4618      	mov	r0, r3
 8001492:	f000 f815 	bl	80014c0 <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	3310      	adds	r3, #16
 800149a:	f107 0110 	add.w	r1, r7, #16
 800149e:	7bf8      	ldrb	r0, [r7, #15]
 80014a0:	68ba      	ldr	r2, [r7, #8]
 80014a2:	f000 f853 	bl	800154c <bme280_compensate_data>
 80014a6:	4603      	mov	r3, r0
 80014a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 80014ac:	e002      	b.n	80014b4 <bme280_get_sensor_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80014ae:	23ff      	movs	r3, #255	@ 0xff
 80014b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	return rslt;
 80014b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3728      	adds	r7, #40	@ 0x28
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b087      	sub	sp, #28
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	031b      	lsls	r3, r3, #12
 80014d0:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	3301      	adds	r3, #1
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	011b      	lsls	r3, r3, #4
 80014da:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	3302      	adds	r3, #2
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	091b      	lsrs	r3, r3, #4
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 80014e8:	697a      	ldr	r2, [r7, #20]
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	431a      	orrs	r2, r3
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	431a      	orrs	r2, r3
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	3303      	adds	r3, #3
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	031b      	lsls	r3, r3, #12
 80014fe:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	3304      	adds	r3, #4
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	011b      	lsls	r3, r3, #4
 8001508:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	3305      	adds	r3, #5
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	091b      	lsrs	r3, r3, #4
 8001512:	b2db      	uxtb	r3, r3
 8001514:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8001516:	697a      	ldr	r2, [r7, #20]
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	431a      	orrs	r2, r3
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	431a      	orrs	r2, r3
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	3306      	adds	r3, #6
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	021b      	lsls	r3, r3, #8
 800152c:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	3307      	adds	r3, #7
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 8001536:	697a      	ldr	r2, [r7, #20]
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	431a      	orrs	r2, r3
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	609a      	str	r2, [r3, #8]
}
 8001540:	bf00      	nop
 8001542:	371c      	adds	r7, #28
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr

0800154c <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b086      	sub	sp, #24
 8001550:	af00      	add	r7, sp, #0
 8001552:	60b9      	str	r1, [r7, #8]
 8001554:	607a      	str	r2, [r7, #4]
 8001556:	603b      	str	r3, [r7, #0]
 8001558:	4603      	mov	r3, r0
 800155a:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 800155c:	2300      	movs	r3, #0
 800155e:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d033      	beq.n	80015ce <bme280_compensate_data+0x82>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d030      	beq.n	80015ce <bme280_compensate_data+0x82>
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d02d      	beq.n	80015ce <bme280_compensate_data+0x82>
		/* Initialize to zero */
		comp_data->temperature = 0;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2200      	movs	r2, #0
 8001576:	605a      	str	r2, [r3, #4]
		comp_data->pressure = 0;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
		comp_data->humidity = 0;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2200      	movs	r2, #0
 8001582:	609a      	str	r2, [r3, #8]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 8001584:	7bfb      	ldrb	r3, [r7, #15]
 8001586:	f003 0307 	and.w	r3, r3, #7
 800158a:	2b00      	cmp	r3, #0
 800158c:	d006      	beq.n	800159c <bme280_compensate_data+0x50>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 800158e:	6839      	ldr	r1, [r7, #0]
 8001590:	68b8      	ldr	r0, [r7, #8]
 8001592:	f000 fa1f 	bl	80019d4 <compensate_temperature>
 8001596:	4602      	mov	r2, r0
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	605a      	str	r2, [r3, #4]
		}
		if (sensor_comp & BME280_PRESS) {
 800159c:	7bfb      	ldrb	r3, [r7, #15]
 800159e:	f003 0301 	and.w	r3, r3, #1
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d006      	beq.n	80015b4 <bme280_compensate_data+0x68>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 80015a6:	6839      	ldr	r1, [r7, #0]
 80015a8:	68b8      	ldr	r0, [r7, #8]
 80015aa:	f000 fa75 	bl	8001a98 <compensate_pressure>
 80015ae:	4602      	mov	r2, r0
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	601a      	str	r2, [r3, #0]
		}
		if (sensor_comp & BME280_HUM) {
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
 80015b6:	f003 0304 	and.w	r3, r3, #4
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d009      	beq.n	80015d2 <bme280_compensate_data+0x86>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 80015be:	6839      	ldr	r1, [r7, #0]
 80015c0:	68b8      	ldr	r0, [r7, #8]
 80015c2:	f000 fe0d 	bl	80021e0 <compensate_humidity>
 80015c6:	4602      	mov	r2, r0
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	609a      	str	r2, [r3, #8]
		if (sensor_comp & BME280_HUM) {
 80015cc:	e001      	b.n	80015d2 <bme280_compensate_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80015ce:	23ff      	movs	r3, #255	@ 0xff
 80015d0:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80015d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3718      	adds	r7, #24
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}

080015de <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	b086      	sub	sp, #24
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	4603      	mov	r3, r0
 80015e6:	60b9      	str	r1, [r7, #8]
 80015e8:	607a      	str	r2, [r7, #4]
 80015ea:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 80015ec:	2301      	movs	r3, #1
 80015ee:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 80015f0:	7bfb      	ldrb	r3, [r7, #15]
 80015f2:	f003 0304 	and.w	r3, r3, #4
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d005      	beq.n	8001606 <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 80015fa:	6879      	ldr	r1, [r7, #4]
 80015fc:	68b8      	ldr	r0, [r7, #8]
 80015fe:	f000 f815 	bl	800162c <set_osr_humidity_settings>
 8001602:	4603      	mov	r3, r0
 8001604:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 8001606:	7bfb      	ldrb	r3, [r7, #15]
 8001608:	f003 0303 	and.w	r3, r3, #3
 800160c:	2b00      	cmp	r3, #0
 800160e:	d007      	beq.n	8001620 <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 8001610:	7bfb      	ldrb	r3, [r7, #15]
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	68b9      	ldr	r1, [r7, #8]
 8001616:	4618      	mov	r0, r3
 8001618:	f000 f842 	bl	80016a0 <set_osr_press_temp_settings>
 800161c:	4603      	mov	r3, r0
 800161e:	75fb      	strb	r3, [r7, #23]

	return rslt;
 8001620:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001624:	4618      	mov	r0, r3
 8001626:	3718      	adds	r7, #24
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 8001636:	23f2      	movs	r3, #242	@ 0xf2
 8001638:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	789b      	ldrb	r3, [r3, #2]
 800163e:	f003 0307 	and.w	r3, r3, #7
 8001642:	b2db      	uxtb	r3, r3
 8001644:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 8001646:	f107 010e 	add.w	r1, r7, #14
 800164a:	f107 000c 	add.w	r0, r7, #12
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	2201      	movs	r2, #1
 8001652:	f7ff fda2 	bl	800119a <bme280_set_regs>
 8001656:	4603      	mov	r3, r0
 8001658:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 800165a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d118      	bne.n	8001694 <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 8001662:	23f4      	movs	r3, #244	@ 0xf4
 8001664:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 8001666:	7b38      	ldrb	r0, [r7, #12]
 8001668:	f107 010d 	add.w	r1, r7, #13
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	2201      	movs	r2, #1
 8001670:	f7ff fd63 	bl	800113a <bme280_get_regs>
 8001674:	4603      	mov	r3, r0
 8001676:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 8001678:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d109      	bne.n	8001694 <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 8001680:	f107 010d 	add.w	r1, r7, #13
 8001684:	f107 000c 	add.w	r0, r7, #12
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	2201      	movs	r2, #1
 800168c:	f7ff fd85 	bl	800119a <bme280_set_regs>
 8001690:	4603      	mov	r3, r0
 8001692:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001694:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001698:	4618      	mov	r0, r3
 800169a:	3710      	adds	r7, #16
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}

080016a0 <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b086      	sub	sp, #24
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	60b9      	str	r1, [r7, #8]
 80016aa:	607a      	str	r2, [r7, #4]
 80016ac:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 80016ae:	23f4      	movs	r3, #244	@ 0xf4
 80016b0:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 80016b2:	7db8      	ldrb	r0, [r7, #22]
 80016b4:	f107 0115 	add.w	r1, r7, #21
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2201      	movs	r2, #1
 80016bc:	f7ff fd3d 	bl	800113a <bme280_get_regs>
 80016c0:	4603      	mov	r3, r0
 80016c2:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 80016c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d11f      	bne.n	800170c <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 80016cc:	7bfb      	ldrb	r3, [r7, #15]
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d005      	beq.n	80016e2 <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 80016d6:	f107 0315 	add.w	r3, r7, #21
 80016da:	68b9      	ldr	r1, [r7, #8]
 80016dc:	4618      	mov	r0, r3
 80016de:	f000 f88e 	bl	80017fe <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 80016e2:	7bfb      	ldrb	r3, [r7, #15]
 80016e4:	f003 0302 	and.w	r3, r3, #2
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d005      	beq.n	80016f8 <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 80016ec:	f107 0315 	add.w	r3, r7, #21
 80016f0:	68b9      	ldr	r1, [r7, #8]
 80016f2:	4618      	mov	r0, r3
 80016f4:	f000 f8a0 	bl	8001838 <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80016f8:	f107 0115 	add.w	r1, r7, #21
 80016fc:	f107 0016 	add.w	r0, r7, #22
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2201      	movs	r2, #1
 8001704:	f7ff fd49 	bl	800119a <bme280_set_regs>
 8001708:	4603      	mov	r3, r0
 800170a:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800170c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001710:	4618      	mov	r0, r3
 8001712:	3718      	adds	r7, #24
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b086      	sub	sp, #24
 800171c:	af00      	add	r7, sp, #0
 800171e:	4603      	mov	r3, r0
 8001720:	60b9      	str	r1, [r7, #8]
 8001722:	607a      	str	r2, [r7, #4]
 8001724:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 8001726:	23f5      	movs	r3, #245	@ 0xf5
 8001728:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800172a:	7db8      	ldrb	r0, [r7, #22]
 800172c:	f107 0115 	add.w	r1, r7, #21
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2201      	movs	r2, #1
 8001734:	f7ff fd01 	bl	800113a <bme280_get_regs>
 8001738:	4603      	mov	r3, r0
 800173a:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 800173c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d11f      	bne.n	8001784 <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 8001744:	7bfb      	ldrb	r3, [r7, #15]
 8001746:	f003 0308 	and.w	r3, r3, #8
 800174a:	2b00      	cmp	r3, #0
 800174c:	d005      	beq.n	800175a <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 800174e:	f107 0315 	add.w	r3, r7, #21
 8001752:	68b9      	ldr	r1, [r7, #8]
 8001754:	4618      	mov	r0, r3
 8001756:	f000 f81b 	bl	8001790 <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 800175a:	7bfb      	ldrb	r3, [r7, #15]
 800175c:	f003 0310 	and.w	r3, r3, #16
 8001760:	2b00      	cmp	r3, #0
 8001762:	d005      	beq.n	8001770 <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 8001764:	f107 0315 	add.w	r3, r7, #21
 8001768:	68b9      	ldr	r1, [r7, #8]
 800176a:	4618      	mov	r0, r3
 800176c:	f000 f82d 	bl	80017ca <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8001770:	f107 0115 	add.w	r1, r7, #21
 8001774:	f107 0016 	add.w	r0, r7, #22
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2201      	movs	r2, #1
 800177c:	f7ff fd0d 	bl	800119a <bme280_set_regs>
 8001780:	4603      	mov	r3, r0
 8001782:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001784:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001788:	4618      	mov	r0, r3
 800178a:	3718      	adds	r7, #24
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	b25b      	sxtb	r3, r3
 80017a0:	f023 031c 	bic.w	r3, r3, #28
 80017a4:	b25a      	sxtb	r2, r3
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	78db      	ldrb	r3, [r3, #3]
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	b25b      	sxtb	r3, r3
 80017ae:	f003 031c 	and.w	r3, r3, #28
 80017b2:	b25b      	sxtb	r3, r3
 80017b4:	4313      	orrs	r3, r2
 80017b6:	b25b      	sxtb	r3, r3
 80017b8:	b2da      	uxtb	r2, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	701a      	strb	r2, [r3, #0]
}
 80017be:	bf00      	nop
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr

080017ca <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80017ca:	b480      	push	{r7}
 80017cc:	b083      	sub	sp, #12
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]
 80017d2:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	b25b      	sxtb	r3, r3
 80017da:	f003 031f 	and.w	r3, r3, #31
 80017de:	b25a      	sxtb	r2, r3
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	791b      	ldrb	r3, [r3, #4]
 80017e4:	015b      	lsls	r3, r3, #5
 80017e6:	b25b      	sxtb	r3, r3
 80017e8:	4313      	orrs	r3, r2
 80017ea:	b25b      	sxtb	r3, r3
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	701a      	strb	r2, [r3, #0]
}
 80017f2:	bf00      	nop
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr

080017fe <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80017fe:	b480      	push	{r7}
 8001800:	b083      	sub	sp, #12
 8001802:	af00      	add	r7, sp, #0
 8001804:	6078      	str	r0, [r7, #4]
 8001806:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	b25b      	sxtb	r3, r3
 800180e:	f023 031c 	bic.w	r3, r3, #28
 8001812:	b25a      	sxtb	r2, r3
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	b25b      	sxtb	r3, r3
 800181c:	f003 031c 	and.w	r3, r3, #28
 8001820:	b25b      	sxtb	r3, r3
 8001822:	4313      	orrs	r3, r2
 8001824:	b25b      	sxtb	r3, r3
 8001826:	b2da      	uxtb	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	701a      	strb	r2, [r3, #0]
}
 800182c:	bf00      	nop
 800182e:	370c      	adds	r7, #12
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr

08001838 <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	b25b      	sxtb	r3, r3
 8001848:	f003 031f 	and.w	r3, r3, #31
 800184c:	b25a      	sxtb	r2, r3
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	785b      	ldrb	r3, [r3, #1]
 8001852:	015b      	lsls	r3, r3, #5
 8001854:	b25b      	sxtb	r3, r3
 8001856:	4313      	orrs	r3, r2
 8001858:	b25b      	sxtb	r3, r3
 800185a:	b2da      	uxtb	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	701a      	strb	r2, [r3, #0]
}
 8001860:	bf00      	nop
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	f003 0307 	and.w	r3, r3, #7
 800187e:	b2da      	uxtb	r2, r3
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	3302      	adds	r3, #2
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	109b      	asrs	r3, r3, #2
 800188c:	b2db      	uxtb	r3, r3
 800188e:	f003 0307 	and.w	r3, r3, #7
 8001892:	b2da      	uxtb	r2, r3
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	3302      	adds	r3, #2
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	095b      	lsrs	r3, r3, #5
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	3303      	adds	r3, #3
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	109b      	asrs	r3, r3, #2
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	f003 0307 	and.w	r3, r3, #7
 80018b4:	b2da      	uxtb	r2, r3
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	3303      	adds	r3, #3
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	095b      	lsrs	r3, r3, #5
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	711a      	strb	r2, [r3, #4]
}
 80018c8:	bf00      	nop
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	6039      	str	r1, [r7, #0]
 80018de:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 80018e0:	23f4      	movs	r3, #244	@ 0xf4
 80018e2:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 80018e4:	7bb8      	ldrb	r0, [r7, #14]
 80018e6:	f107 010d 	add.w	r1, r7, #13
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	2201      	movs	r2, #1
 80018ee:	f7ff fc24 	bl	800113a <bme280_get_regs>
 80018f2:	4603      	mov	r3, r0
 80018f4:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 80018f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d117      	bne.n	800192e <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 80018fe:	7b7b      	ldrb	r3, [r7, #13]
 8001900:	b25b      	sxtb	r3, r3
 8001902:	f023 0303 	bic.w	r3, r3, #3
 8001906:	b25a      	sxtb	r2, r3
 8001908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190c:	f003 0303 	and.w	r3, r3, #3
 8001910:	b25b      	sxtb	r3, r3
 8001912:	4313      	orrs	r3, r2
 8001914:	b25b      	sxtb	r3, r3
 8001916:	b2db      	uxtb	r3, r3
 8001918:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 800191a:	f107 010d 	add.w	r1, r7, #13
 800191e:	f107 000e 	add.w	r0, r7, #14
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	2201      	movs	r2, #1
 8001926:	f7ff fc38 	bl	800119a <bme280_set_regs>
 800192a:	4603      	mov	r3, r0
 800192c:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 800192e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001932:	4618      	mov	r0, r3
 8001934:	3710      	adds	r7, #16
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b086      	sub	sp, #24
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 8001942:	f107 0110 	add.w	r1, r7, #16
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2204      	movs	r2, #4
 800194a:	20f2      	movs	r0, #242	@ 0xf2
 800194c:	f7ff fbf5 	bl	800113a <bme280_get_regs>
 8001950:	4603      	mov	r3, r0
 8001952:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 8001954:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d118      	bne.n	800198e <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 800195c:	f107 0208 	add.w	r2, r7, #8
 8001960:	f107 0310 	add.w	r3, r7, #16
 8001964:	4611      	mov	r1, r2
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff ff80 	bl	800186c <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f7ff fd39 	bl	80013e4 <bme280_soft_reset>
 8001972:	4603      	mov	r3, r0
 8001974:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 8001976:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d107      	bne.n	800198e <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 800197e:	f107 0308 	add.w	r3, r7, #8
 8001982:	6879      	ldr	r1, [r7, #4]
 8001984:	4618      	mov	r0, r3
 8001986:	f000 f808 	bl	800199a <reload_device_settings>
 800198a:	4603      	mov	r3, r0
 800198c:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 800198e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3718      	adds	r7, #24
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	b084      	sub	sp, #16
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
 80019a2:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 80019a4:	683a      	ldr	r2, [r7, #0]
 80019a6:	6879      	ldr	r1, [r7, #4]
 80019a8:	201f      	movs	r0, #31
 80019aa:	f7ff fe18 	bl	80015de <set_osr_settings>
 80019ae:	4603      	mov	r3, r0
 80019b0:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 80019b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d106      	bne.n	80019c8 <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 80019ba:	683a      	ldr	r2, [r7, #0]
 80019bc:	6879      	ldr	r1, [r7, #4]
 80019be:	201f      	movs	r0, #31
 80019c0:	f7ff feaa 	bl	8001718 <set_filter_standby_settings>
 80019c4:	4603      	mov	r3, r0
 80019c6:	73fb      	strb	r3, [r7, #15]

	return rslt;
 80019c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3710      	adds	r7, #16
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in integer data type.
 */
static int32_t compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b089      	sub	sp, #36	@ 0x24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	6039      	str	r1, [r7, #0]
	int32_t var1;
	int32_t var2;
	int32_t temperature;
	int32_t temperature_min = -4000;
 80019de:	4b2d      	ldr	r3, [pc, #180]	@ (8001a94 <compensate_temperature+0xc0>)
 80019e0:	61bb      	str	r3, [r7, #24]
	int32_t temperature_max = 8500;
 80019e2:	f242 1334 	movw	r3, #8500	@ 0x2134
 80019e6:	617b      	str	r3, [r7, #20]

	var1 = (int32_t)((uncomp_data->temperature / 8) - ((int32_t)calib_data->dig_T1 * 2));
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	08db      	lsrs	r3, r3, #3
 80019ee:	683a      	ldr	r2, [r7, #0]
 80019f0:	8812      	ldrh	r2, [r2, #0]
 80019f2:	0052      	lsls	r2, r2, #1
 80019f4:	1a9b      	subs	r3, r3, r2
 80019f6:	613b      	str	r3, [r7, #16]
	var1 = (var1 * ((int32_t)calib_data->dig_T2)) / 2048;
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80019fe:	461a      	mov	r2, r3
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	fb02 f303 	mul.w	r3, r2, r3
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	da01      	bge.n	8001a0e <compensate_temperature+0x3a>
 8001a0a:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8001a0e:	12db      	asrs	r3, r3, #11
 8001a10:	613b      	str	r3, [r7, #16]
	var2 = (int32_t)((uncomp_data->temperature / 16) - ((int32_t)calib_data->dig_T1));
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	091b      	lsrs	r3, r3, #4
 8001a18:	683a      	ldr	r2, [r7, #0]
 8001a1a:	8812      	ldrh	r2, [r2, #0]
 8001a1c:	1a9b      	subs	r3, r3, r2
 8001a1e:	60fb      	str	r3, [r7, #12]
	var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_T3)) / 16384;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	fb03 f303 	mul.w	r3, r3, r3
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	da01      	bge.n	8001a2e <compensate_temperature+0x5a>
 8001a2a:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8001a2e:	131b      	asrs	r3, r3, #12
 8001a30:	461a      	mov	r2, r3
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001a38:	fb02 f303 	mul.w	r3, r2, r3
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	da02      	bge.n	8001a46 <compensate_temperature+0x72>
 8001a40:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001a44:	333f      	adds	r3, #63	@ 0x3f
 8001a46:	139b      	asrs	r3, r3, #14
 8001a48:	60fb      	str	r3, [r7, #12]
	calib_data->t_fine = var1 + var2;
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	441a      	add	r2, r3
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	625a      	str	r2, [r3, #36]	@ 0x24
	temperature = (calib_data->t_fine * 5 + 128) / 256;
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a58:	4613      	mov	r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	4413      	add	r3, r2
 8001a5e:	3380      	adds	r3, #128	@ 0x80
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	da00      	bge.n	8001a66 <compensate_temperature+0x92>
 8001a64:	33ff      	adds	r3, #255	@ 0xff
 8001a66:	121b      	asrs	r3, r3, #8
 8001a68:	61fb      	str	r3, [r7, #28]

	if (temperature < temperature_min)
 8001a6a:	69fa      	ldr	r2, [r7, #28]
 8001a6c:	69bb      	ldr	r3, [r7, #24]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	da02      	bge.n	8001a78 <compensate_temperature+0xa4>
		temperature = temperature_min;
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	61fb      	str	r3, [r7, #28]
 8001a76:	e005      	b.n	8001a84 <compensate_temperature+0xb0>
	else if (temperature > temperature_max)
 8001a78:	69fa      	ldr	r2, [r7, #28]
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	dd01      	ble.n	8001a84 <compensate_temperature+0xb0>
		temperature = temperature_max;
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	61fb      	str	r3, [r7, #28]

	return temperature;
 8001a84:	69fb      	ldr	r3, [r7, #28]
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3724      	adds	r7, #36	@ 0x24
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	fffff060 	.word	0xfffff060

08001a98 <compensate_pressure>:
 * return the compensated pressure data in integer data type with higher
 * accuracy.
 */
static uint32_t compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8001a98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a9c:	b0ea      	sub	sp, #424	@ 0x1a8
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
 8001aa4:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
	int64_t var1;
	int64_t var2;
	int64_t var3;
	int64_t var4;
	uint32_t pressure;
	uint32_t pressure_min = 3000000;
 8001aa8:	4bbf      	ldr	r3, [pc, #764]	@ (8001da8 <compensate_pressure+0x310>)
 8001aaa:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
	uint32_t pressure_max = 11000000;
 8001aae:	4bbf      	ldr	r3, [pc, #764]	@ (8001dac <compensate_pressure+0x314>)
 8001ab0:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c

	var1 = ((int64_t)calib_data->t_fine) - 128000;
 8001ab4:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aba:	17da      	asrs	r2, r3, #31
 8001abc:	4698      	mov	r8, r3
 8001abe:	4691      	mov	r9, r2
 8001ac0:	f5b8 3afa 	subs.w	sl, r8, #128000	@ 0x1f400
 8001ac4:	f149 3bff 	adc.w	fp, r9, #4294967295	@ 0xffffffff
 8001ac8:	e9c7 ab64 	strd	sl, fp, [r7, #400]	@ 0x190
	var2 = var1 * var1 * (int64_t)calib_data->dig_P6;
 8001acc:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001ad0:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001ad4:	fb03 f102 	mul.w	r1, r3, r2
 8001ad8:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001adc:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001ae0:	fb02 f303 	mul.w	r3, r2, r3
 8001ae4:	18ca      	adds	r2, r1, r3
 8001ae6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001aea:	fba3 4503 	umull	r4, r5, r3, r3
 8001aee:	1953      	adds	r3, r2, r5
 8001af0:	461d      	mov	r5, r3
 8001af2:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001af6:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001afa:	b21b      	sxth	r3, r3
 8001afc:	17da      	asrs	r2, r3, #31
 8001afe:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001b02:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 8001b06:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	fb03 f205 	mul.w	r2, r3, r5
 8001b10:	460b      	mov	r3, r1
 8001b12:	fb04 f303 	mul.w	r3, r4, r3
 8001b16:	4413      	add	r3, r2
 8001b18:	4602      	mov	r2, r0
 8001b1a:	fba4 1202 	umull	r1, r2, r4, r2
 8001b1e:	f8c7 212c 	str.w	r2, [r7, #300]	@ 0x12c
 8001b22:	460a      	mov	r2, r1
 8001b24:	f8c7 2128 	str.w	r2, [r7, #296]	@ 0x128
 8001b28:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001b2c:	4413      	add	r3, r2
 8001b2e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001b32:	e9d7 344a 	ldrd	r3, r4, [r7, #296]	@ 0x128
 8001b36:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
 8001b3a:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5) * 131072);
 8001b3e:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001b42:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001b46:	b21b      	sxth	r3, r3
 8001b48:	17da      	asrs	r2, r3, #31
 8001b4a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8001b4e:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8001b52:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001b56:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 8001b5a:	462a      	mov	r2, r5
 8001b5c:	fb02 f203 	mul.w	r2, r2, r3
 8001b60:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001b64:	4621      	mov	r1, r4
 8001b66:	fb01 f303 	mul.w	r3, r1, r3
 8001b6a:	441a      	add	r2, r3
 8001b6c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001b70:	4621      	mov	r1, r4
 8001b72:	fba3 1301 	umull	r1, r3, r3, r1
 8001b76:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8001b7a:	460b      	mov	r3, r1
 8001b7c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001b80:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001b84:	18d3      	adds	r3, r2, r3
 8001b86:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8001b8a:	f04f 0000 	mov.w	r0, #0
 8001b8e:	f04f 0100 	mov.w	r1, #0
 8001b92:	e9d7 455a 	ldrd	r4, r5, [r7, #360]	@ 0x168
 8001b96:	462b      	mov	r3, r5
 8001b98:	0459      	lsls	r1, r3, #17
 8001b9a:	4623      	mov	r3, r4
 8001b9c:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001ba0:	4623      	mov	r3, r4
 8001ba2:	0458      	lsls	r0, r3, #17
 8001ba4:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001ba8:	1814      	adds	r4, r2, r0
 8001baa:	f8c7 40a8 	str.w	r4, [r7, #168]	@ 0xa8
 8001bae:	414b      	adcs	r3, r1
 8001bb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001bb4:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	@ 0xa8
 8001bb8:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var2 = var2 + (((int64_t)calib_data->dig_P4) * 34359738368);
 8001bbc:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001bc0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001bc4:	b21b      	sxth	r3, r3
 8001bc6:	17da      	asrs	r2, r3, #31
 8001bc8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001bcc:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 8001bd0:	f04f 0000 	mov.w	r0, #0
 8001bd4:	f04f 0100 	mov.w	r1, #0
 8001bd8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001bdc:	00d9      	lsls	r1, r3, #3
 8001bde:	2000      	movs	r0, #0
 8001be0:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001be4:	1814      	adds	r4, r2, r0
 8001be6:	f8c7 40a0 	str.w	r4, [r7, #160]	@ 0xa0
 8001bea:	414b      	adcs	r3, r1
 8001bec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001bf0:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	@ 0xa0
 8001bf4:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var1 = ((var1 * var1 * (int64_t)calib_data->dig_P3) / 256) + ((var1 * ((int64_t)calib_data->dig_P2) * 4096));
 8001bf8:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001bfc:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001c00:	fb03 f102 	mul.w	r1, r3, r2
 8001c04:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001c08:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001c0c:	fb02 f303 	mul.w	r3, r2, r3
 8001c10:	18ca      	adds	r2, r1, r3
 8001c12:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001c16:	fba3 1303 	umull	r1, r3, r3, r3
 8001c1a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001c1e:	460b      	mov	r3, r1
 8001c20:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8001c24:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001c28:	18d3      	adds	r3, r2, r3
 8001c2a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001c2e:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001c32:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001c36:	b21b      	sxth	r3, r3
 8001c38:	17da      	asrs	r2, r3, #31
 8001c3a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8001c3e:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8001c42:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	@ 0x160
 8001c46:	462b      	mov	r3, r5
 8001c48:	e9d7 8942 	ldrd	r8, r9, [r7, #264]	@ 0x108
 8001c4c:	4642      	mov	r2, r8
 8001c4e:	fb02 f203 	mul.w	r2, r2, r3
 8001c52:	464b      	mov	r3, r9
 8001c54:	4621      	mov	r1, r4
 8001c56:	fb01 f303 	mul.w	r3, r1, r3
 8001c5a:	4413      	add	r3, r2
 8001c5c:	4622      	mov	r2, r4
 8001c5e:	4641      	mov	r1, r8
 8001c60:	fba2 1201 	umull	r1, r2, r2, r1
 8001c64:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 8001c68:	460a      	mov	r2, r1
 8001c6a:	f8c7 2158 	str.w	r2, [r7, #344]	@ 0x158
 8001c6e:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8001c72:	4413      	add	r3, r2
 8001c74:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8001c78:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	@ 0x158
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	da09      	bge.n	8001c94 <compensate_pressure+0x1fc>
 8001c80:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8001c84:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8001c88:	f143 0300 	adc.w	r3, r3, #0
 8001c8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001c90:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001c94:	f04f 0000 	mov.w	r0, #0
 8001c98:	f04f 0100 	mov.w	r1, #0
 8001c9c:	0a10      	lsrs	r0, r2, #8
 8001c9e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001ca2:	1219      	asrs	r1, r3, #8
 8001ca4:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001ca8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001cac:	b21b      	sxth	r3, r3
 8001cae:	17da      	asrs	r2, r3, #31
 8001cb0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001cb4:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001cb8:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001cbc:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	@ 0x100
 8001cc0:	464a      	mov	r2, r9
 8001cc2:	fb02 f203 	mul.w	r2, r2, r3
 8001cc6:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001cca:	4644      	mov	r4, r8
 8001ccc:	fb04 f303 	mul.w	r3, r4, r3
 8001cd0:	441a      	add	r2, r3
 8001cd2:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001cd6:	4644      	mov	r4, r8
 8001cd8:	fba3 4304 	umull	r4, r3, r3, r4
 8001cdc:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001ce0:	4623      	mov	r3, r4
 8001ce2:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001ce6:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001cea:	18d3      	adds	r3, r2, r3
 8001cec:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001cf0:	f04f 0200 	mov.w	r2, #0
 8001cf4:	f04f 0300 	mov.w	r3, #0
 8001cf8:	e9d7 8954 	ldrd	r8, r9, [r7, #336]	@ 0x150
 8001cfc:	464c      	mov	r4, r9
 8001cfe:	0323      	lsls	r3, r4, #12
 8001d00:	4644      	mov	r4, r8
 8001d02:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001d06:	4644      	mov	r4, r8
 8001d08:	0322      	lsls	r2, r4, #12
 8001d0a:	1884      	adds	r4, r0, r2
 8001d0c:	f8c7 4090 	str.w	r4, [r7, #144]	@ 0x90
 8001d10:	eb41 0303 	adc.w	r3, r1, r3
 8001d14:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001d18:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 8001d1c:	e9c7 3464 	strd	r3, r4, [r7, #400]	@ 0x190
	var3 = ((int64_t)1) * 140737488355328;
 8001d20:	f04f 0200 	mov.w	r2, #0
 8001d24:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d28:	e9c7 2360 	strd	r2, r3, [r7, #384]	@ 0x180
	var1 = (var3 + var1) * ((int64_t)calib_data->dig_P1) / 8589934592;
 8001d2c:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	@ 0x180
 8001d30:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001d34:	1884      	adds	r4, r0, r2
 8001d36:	f8c7 40f8 	str.w	r4, [r7, #248]	@ 0xf8
 8001d3a:	eb41 0303 	adc.w	r3, r1, r3
 8001d3e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001d42:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001d46:	88db      	ldrh	r3, [r3, #6]
 8001d48:	b29b      	uxth	r3, r3
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8001d50:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001d54:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001d58:	462b      	mov	r3, r5
 8001d5a:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 8001d5e:	4642      	mov	r2, r8
 8001d60:	fb02 f203 	mul.w	r2, r2, r3
 8001d64:	464b      	mov	r3, r9
 8001d66:	4621      	mov	r1, r4
 8001d68:	fb01 f303 	mul.w	r3, r1, r3
 8001d6c:	4413      	add	r3, r2
 8001d6e:	4622      	mov	r2, r4
 8001d70:	4641      	mov	r1, r8
 8001d72:	fba2 1201 	umull	r1, r2, r2, r1
 8001d76:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8001d7a:	460a      	mov	r2, r1
 8001d7c:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001d80:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8001d84:	4413      	add	r3, r2
 8001d86:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001d8a:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	da0e      	bge.n	8001db0 <compensate_pressure+0x318>
 8001d92:	1e51      	subs	r1, r2, #1
 8001d94:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001d98:	f143 0301 	adc.w	r3, r3, #1
 8001d9c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001da0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001da4:	e004      	b.n	8001db0 <compensate_pressure+0x318>
 8001da6:	bf00      	nop
 8001da8:	002dc6c0 	.word	0x002dc6c0
 8001dac:	00a7d8c0 	.word	0x00a7d8c0
 8001db0:	f04f 0000 	mov.w	r0, #0
 8001db4:	f04f 0100 	mov.w	r1, #0
 8001db8:	1058      	asrs	r0, r3, #1
 8001dba:	17d9      	asrs	r1, r3, #31
 8001dbc:	e9c7 0164 	strd	r0, r1, [r7, #400]	@ 0x190

	/* To avoid divide by zero exception */
	if (var1 != 0) {
 8001dc0:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	f000 81fc 	beq.w	80021c2 <compensate_pressure+0x72a>
		var4 = 1048576 - uncomp_data->pressure;
 8001dca:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001dda:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001dde:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	@ 0x80
 8001de2:	e9c7 345e 	strd	r3, r4, [r7, #376]	@ 0x178
		var4 = (((var4 * 2147483648) - var2) * 3125) / var1;
 8001de6:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001dea:	f04f 0000 	mov.w	r0, #0
 8001dee:	f04f 0100 	mov.w	r1, #0
 8001df2:	07d9      	lsls	r1, r3, #31
 8001df4:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 8001df8:	07d0      	lsls	r0, r2, #31
 8001dfa:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001dfe:	1a84      	subs	r4, r0, r2
 8001e00:	f8c7 40e8 	str.w	r4, [r7, #232]	@ 0xe8
 8001e04:	eb61 0303 	sbc.w	r3, r1, r3
 8001e08:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001e0c:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001e10:	4622      	mov	r2, r4
 8001e12:	462b      	mov	r3, r5
 8001e14:	1891      	adds	r1, r2, r2
 8001e16:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001e18:	415b      	adcs	r3, r3
 8001e1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001e1c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8001e20:	4621      	mov	r1, r4
 8001e22:	1851      	adds	r1, r2, r1
 8001e24:	6739      	str	r1, [r7, #112]	@ 0x70
 8001e26:	4629      	mov	r1, r5
 8001e28:	414b      	adcs	r3, r1
 8001e2a:	677b      	str	r3, [r7, #116]	@ 0x74
 8001e2c:	f04f 0200 	mov.w	r2, #0
 8001e30:	f04f 0300 	mov.w	r3, #0
 8001e34:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8001e38:	4649      	mov	r1, r9
 8001e3a:	018b      	lsls	r3, r1, #6
 8001e3c:	4641      	mov	r1, r8
 8001e3e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e42:	4641      	mov	r1, r8
 8001e44:	018a      	lsls	r2, r1, #6
 8001e46:	4641      	mov	r1, r8
 8001e48:	1889      	adds	r1, r1, r2
 8001e4a:	66b9      	str	r1, [r7, #104]	@ 0x68
 8001e4c:	4649      	mov	r1, r9
 8001e4e:	eb43 0101 	adc.w	r1, r3, r1
 8001e52:	66f9      	str	r1, [r7, #108]	@ 0x6c
 8001e54:	f04f 0200 	mov.w	r2, #0
 8001e58:	f04f 0300 	mov.w	r3, #0
 8001e5c:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8001e60:	4649      	mov	r1, r9
 8001e62:	008b      	lsls	r3, r1, #2
 8001e64:	4641      	mov	r1, r8
 8001e66:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e6a:	4641      	mov	r1, r8
 8001e6c:	008a      	lsls	r2, r1, #2
 8001e6e:	4610      	mov	r0, r2
 8001e70:	4619      	mov	r1, r3
 8001e72:	4603      	mov	r3, r0
 8001e74:	4622      	mov	r2, r4
 8001e76:	189b      	adds	r3, r3, r2
 8001e78:	663b      	str	r3, [r7, #96]	@ 0x60
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	462a      	mov	r2, r5
 8001e7e:	eb42 0303 	adc.w	r3, r2, r3
 8001e82:	667b      	str	r3, [r7, #100]	@ 0x64
 8001e84:	f04f 0200 	mov.w	r2, #0
 8001e88:	f04f 0300 	mov.w	r3, #0
 8001e8c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8001e90:	4649      	mov	r1, r9
 8001e92:	008b      	lsls	r3, r1, #2
 8001e94:	4641      	mov	r1, r8
 8001e96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e9a:	4641      	mov	r1, r8
 8001e9c:	008a      	lsls	r2, r1, #2
 8001e9e:	4610      	mov	r0, r2
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	4622      	mov	r2, r4
 8001ea6:	189b      	adds	r3, r3, r2
 8001ea8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001eac:	462b      	mov	r3, r5
 8001eae:	460a      	mov	r2, r1
 8001eb0:	eb42 0303 	adc.w	r3, r2, r3
 8001eb4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001eb8:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001ebc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001ec0:	f7fe ff0a 	bl	8000cd8 <__aeabi_ldivmod>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	e9c7 235e 	strd	r2, r3, [r7, #376]	@ 0x178
		var1 = (((int64_t)calib_data->dig_P9) * (var4 / 8192) * (var4 / 8192)) / 33554432;
 8001ecc:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001ed0:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001ed4:	b21b      	sxth	r3, r3
 8001ed6:	17da      	asrs	r2, r3, #31
 8001ed8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001edc:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001ee0:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	da08      	bge.n	8001efa <compensate_pressure+0x462>
 8001ee8:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001eec:	1851      	adds	r1, r2, r1
 8001eee:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001ef0:	f143 0300 	adc.w	r3, r3, #0
 8001ef4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001ef6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001efa:	f04f 0000 	mov.w	r0, #0
 8001efe:	f04f 0100 	mov.w	r1, #0
 8001f02:	0b50      	lsrs	r0, r2, #13
 8001f04:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001f08:	1359      	asrs	r1, r3, #13
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	460b      	mov	r3, r1
 8001f0e:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001f12:	4629      	mov	r1, r5
 8001f14:	fb02 f001 	mul.w	r0, r2, r1
 8001f18:	4621      	mov	r1, r4
 8001f1a:	fb01 f103 	mul.w	r1, r1, r3
 8001f1e:	4401      	add	r1, r0
 8001f20:	4620      	mov	r0, r4
 8001f22:	fba0 2302 	umull	r2, r3, r0, r2
 8001f26:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8001f30:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001f34:	18cb      	adds	r3, r1, r3
 8001f36:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001f3a:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	da08      	bge.n	8001f54 <compensate_pressure+0x4bc>
 8001f42:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001f46:	1851      	adds	r1, r2, r1
 8001f48:	6539      	str	r1, [r7, #80]	@ 0x50
 8001f4a:	f143 0300 	adc.w	r3, r3, #0
 8001f4e:	657b      	str	r3, [r7, #84]	@ 0x54
 8001f50:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001f54:	f04f 0000 	mov.w	r0, #0
 8001f58:	f04f 0100 	mov.w	r1, #0
 8001f5c:	0b50      	lsrs	r0, r2, #13
 8001f5e:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001f62:	1359      	asrs	r1, r3, #13
 8001f64:	4602      	mov	r2, r0
 8001f66:	460b      	mov	r3, r1
 8001f68:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	@ 0x140
 8001f6c:	4629      	mov	r1, r5
 8001f6e:	fb02 f001 	mul.w	r0, r2, r1
 8001f72:	4621      	mov	r1, r4
 8001f74:	fb01 f103 	mul.w	r1, r1, r3
 8001f78:	4401      	add	r1, r0
 8001f7a:	4620      	mov	r0, r4
 8001f7c:	fba0 2302 	umull	r2, r3, r0, r2
 8001f80:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001f84:	4613      	mov	r3, r2
 8001f86:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8001f8a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001f8e:	18cb      	adds	r3, r1, r3
 8001f90:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001f94:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	da08      	bge.n	8001fae <compensate_pressure+0x516>
 8001f9c:	f06f 417e 	mvn.w	r1, #4261412864	@ 0xfe000000
 8001fa0:	1851      	adds	r1, r2, r1
 8001fa2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001fa4:	f143 0300 	adc.w	r3, r3, #0
 8001fa8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001faa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001fae:	f04f 0000 	mov.w	r0, #0
 8001fb2:	f04f 0100 	mov.w	r1, #0
 8001fb6:	0e50      	lsrs	r0, r2, #25
 8001fb8:	ea40 10c3 	orr.w	r0, r0, r3, lsl #7
 8001fbc:	1659      	asrs	r1, r3, #25
 8001fbe:	e9c7 0164 	strd	r0, r1, [r7, #400]	@ 0x190
		var2 = (((int64_t)calib_data->dig_P8) * var4) / 524288;
 8001fc2:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001fc6:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001fca:	b21b      	sxth	r3, r3
 8001fcc:	17da      	asrs	r2, r3, #31
 8001fce:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001fd2:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001fd6:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001fda:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001fde:	462a      	mov	r2, r5
 8001fe0:	fb02 f203 	mul.w	r2, r2, r3
 8001fe4:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001fe8:	4621      	mov	r1, r4
 8001fea:	fb01 f303 	mul.w	r3, r1, r3
 8001fee:	441a      	add	r2, r3
 8001ff0:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001ff4:	4621      	mov	r1, r4
 8001ff6:	fba3 1301 	umull	r1, r3, r3, r1
 8001ffa:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8001ffe:	460b      	mov	r3, r1
 8002000:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8002004:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002008:	18d3      	adds	r3, r2, r3
 800200a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800200e:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8002012:	2b00      	cmp	r3, #0
 8002014:	da07      	bge.n	8002026 <compensate_pressure+0x58e>
 8002016:	4971      	ldr	r1, [pc, #452]	@ (80021dc <compensate_pressure+0x744>)
 8002018:	1851      	adds	r1, r2, r1
 800201a:	6439      	str	r1, [r7, #64]	@ 0x40
 800201c:	f143 0300 	adc.w	r3, r3, #0
 8002020:	647b      	str	r3, [r7, #68]	@ 0x44
 8002022:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002026:	f04f 0000 	mov.w	r0, #0
 800202a:	f04f 0100 	mov.w	r1, #0
 800202e:	0cd0      	lsrs	r0, r2, #19
 8002030:	ea40 3043 	orr.w	r0, r0, r3, lsl #13
 8002034:	14d9      	asrs	r1, r3, #19
 8002036:	e9c7 0162 	strd	r0, r1, [r7, #392]	@ 0x188
		var4 = ((var4 + var1 + var2) / 256) + (((int64_t)calib_data->dig_P7) * 16);
 800203a:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
 800203e:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8002042:	1884      	adds	r4, r0, r2
 8002044:	f8c7 40c8 	str.w	r4, [r7, #200]	@ 0xc8
 8002048:	eb41 0303 	adc.w	r3, r1, r3
 800204c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002050:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8002054:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8002058:	4621      	mov	r1, r4
 800205a:	1889      	adds	r1, r1, r2
 800205c:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8002060:	4629      	mov	r1, r5
 8002062:	eb43 0101 	adc.w	r1, r3, r1
 8002066:	f8c7 10c4 	str.w	r1, [r7, #196]	@ 0xc4
 800206a:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800206e:	2b00      	cmp	r3, #0
 8002070:	da07      	bge.n	8002082 <compensate_pressure+0x5ea>
 8002072:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8002076:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002078:	f143 0300 	adc.w	r3, r3, #0
 800207c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800207e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002082:	f04f 0000 	mov.w	r0, #0
 8002086:	f04f 0100 	mov.w	r1, #0
 800208a:	0a10      	lsrs	r0, r2, #8
 800208c:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8002090:	1219      	asrs	r1, r3, #8
 8002092:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8002096:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800209a:	b21b      	sxth	r3, r3
 800209c:	17da      	asrs	r2, r3, #31
 800209e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80020a2:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80020a6:	f04f 0200 	mov.w	r2, #0
 80020aa:	f04f 0300 	mov.w	r3, #0
 80020ae:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80020b2:	464c      	mov	r4, r9
 80020b4:	0123      	lsls	r3, r4, #4
 80020b6:	4644      	mov	r4, r8
 80020b8:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80020bc:	4644      	mov	r4, r8
 80020be:	0122      	lsls	r2, r4, #4
 80020c0:	1884      	adds	r4, r0, r2
 80020c2:	633c      	str	r4, [r7, #48]	@ 0x30
 80020c4:	eb41 0303 	adc.w	r3, r1, r3
 80020c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80020ca:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80020ce:	e9c7 345e 	strd	r3, r4, [r7, #376]	@ 0x178
		pressure = (uint32_t)(((var4 / 2) * 100) / 128);
 80020d2:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 80020d6:	0fd9      	lsrs	r1, r3, #31
 80020d8:	2000      	movs	r0, #0
 80020da:	62b9      	str	r1, [r7, #40]	@ 0x28
 80020dc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80020de:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 80020e2:	4621      	mov	r1, r4
 80020e4:	1889      	adds	r1, r1, r2
 80020e6:	6239      	str	r1, [r7, #32]
 80020e8:	4629      	mov	r1, r5
 80020ea:	eb43 0101 	adc.w	r1, r3, r1
 80020ee:	6279      	str	r1, [r7, #36]	@ 0x24
 80020f0:	f04f 0200 	mov.w	r2, #0
 80020f4:	f04f 0300 	mov.w	r3, #0
 80020f8:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80020fc:	4621      	mov	r1, r4
 80020fe:	084a      	lsrs	r2, r1, #1
 8002100:	4629      	mov	r1, r5
 8002102:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8002106:	4629      	mov	r1, r5
 8002108:	104b      	asrs	r3, r1, #1
 800210a:	4610      	mov	r0, r2
 800210c:	4619      	mov	r1, r3
 800210e:	4602      	mov	r2, r0
 8002110:	460b      	mov	r3, r1
 8002112:	1894      	adds	r4, r2, r2
 8002114:	61bc      	str	r4, [r7, #24]
 8002116:	415b      	adcs	r3, r3
 8002118:	61fb      	str	r3, [r7, #28]
 800211a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800211e:	1814      	adds	r4, r2, r0
 8002120:	613c      	str	r4, [r7, #16]
 8002122:	414b      	adcs	r3, r1
 8002124:	617b      	str	r3, [r7, #20]
 8002126:	f04f 0200 	mov.w	r2, #0
 800212a:	f04f 0300 	mov.w	r3, #0
 800212e:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002132:	464c      	mov	r4, r9
 8002134:	0163      	lsls	r3, r4, #5
 8002136:	4644      	mov	r4, r8
 8002138:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 800213c:	4644      	mov	r4, r8
 800213e:	0162      	lsls	r2, r4, #5
 8002140:	4644      	mov	r4, r8
 8002142:	18a4      	adds	r4, r4, r2
 8002144:	60bc      	str	r4, [r7, #8]
 8002146:	464c      	mov	r4, r9
 8002148:	eb43 0404 	adc.w	r4, r3, r4
 800214c:	60fc      	str	r4, [r7, #12]
 800214e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002152:	4623      	mov	r3, r4
 8002154:	181b      	adds	r3, r3, r0
 8002156:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800215a:	462b      	mov	r3, r5
 800215c:	eb41 0303 	adc.w	r3, r1, r3
 8002160:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002164:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8002168:	2b00      	cmp	r3, #0
 800216a:	da07      	bge.n	800217c <compensate_pressure+0x6e4>
 800216c:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 8002170:	6039      	str	r1, [r7, #0]
 8002172:	f143 0300 	adc.w	r3, r3, #0
 8002176:	607b      	str	r3, [r7, #4]
 8002178:	e9d7 2300 	ldrd	r2, r3, [r7]
 800217c:	f04f 0000 	mov.w	r0, #0
 8002180:	f04f 0100 	mov.w	r1, #0
 8002184:	09d0      	lsrs	r0, r2, #7
 8002186:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 800218a:	11d9      	asrs	r1, r3, #7
 800218c:	4602      	mov	r2, r0
 800218e:	460b      	mov	r3, r1
 8002190:	4613      	mov	r3, r2
 8002192:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4

		if (pressure < pressure_min)
 8002196:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 800219a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800219e:	429a      	cmp	r2, r3
 80021a0:	d204      	bcs.n	80021ac <compensate_pressure+0x714>
			pressure = pressure_min;
 80021a2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80021a6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80021aa:	e00e      	b.n	80021ca <compensate_pressure+0x732>
		else if (pressure > pressure_max)
 80021ac:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 80021b0:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d908      	bls.n	80021ca <compensate_pressure+0x732>
			pressure = pressure_max;
 80021b8:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80021bc:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80021c0:	e003      	b.n	80021ca <compensate_pressure+0x732>
	} else {
		pressure = pressure_min;
 80021c2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80021c6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
	}

	return pressure;
 80021ca:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	f507 77d4 	add.w	r7, r7, #424	@ 0x1a8
 80021d4:	46bd      	mov	sp, r7
 80021d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021da:	bf00      	nop
 80021dc:	0007ffff 	.word	0x0007ffff

080021e0 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in integer data type.
 */
static uint32_t compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b08b      	sub	sp, #44	@ 0x2c
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
	int32_t var2;
	int32_t var3;
	int32_t var4;
	int32_t var5;
	uint32_t humidity;
	uint32_t humidity_max = 102400;
 80021ea:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 80021ee:	623b      	str	r3, [r7, #32]

	var1 = calib_data->t_fine - ((int32_t)76800);
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f4:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 80021f8:	61fb      	str	r3, [r7, #28]
	var2 = (int32_t)(uncomp_data->humidity * 16384);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	039b      	lsls	r3, r3, #14
 8002200:	61bb      	str	r3, [r7, #24]
	var3 = (int32_t)(((int32_t)calib_data->dig_H4) * 1048576);
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8002208:	051b      	lsls	r3, r3, #20
 800220a:	617b      	str	r3, [r7, #20]
	var4 = ((int32_t)calib_data->dig_H5) * var1;
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002212:	461a      	mov	r2, r3
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	fb02 f303 	mul.w	r3, r2, r3
 800221a:	613b      	str	r3, [r7, #16]
	var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	1ad2      	subs	r2, r2, r3
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800222a:	2b00      	cmp	r3, #0
 800222c:	da02      	bge.n	8002234 <compensate_humidity+0x54>
 800222e:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8002232:	337f      	adds	r3, #127	@ 0x7f
 8002234:	13db      	asrs	r3, r3, #15
 8002236:	60fb      	str	r3, [r7, #12]
	var2 = (var1 * ((int32_t)calib_data->dig_H6)) / 1024;
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 800223e:	461a      	mov	r2, r3
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	fb02 f303 	mul.w	r3, r2, r3
 8002246:	2b00      	cmp	r3, #0
 8002248:	da01      	bge.n	800224e <compensate_humidity+0x6e>
 800224a:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 800224e:	129b      	asrs	r3, r3, #10
 8002250:	61bb      	str	r3, [r7, #24]
	var3 = (var1 * ((int32_t)calib_data->dig_H3)) / 2048;
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	7f1b      	ldrb	r3, [r3, #28]
 8002256:	461a      	mov	r2, r3
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	fb02 f303 	mul.w	r3, r2, r3
 800225e:	2b00      	cmp	r3, #0
 8002260:	da01      	bge.n	8002266 <compensate_humidity+0x86>
 8002262:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8002266:	12db      	asrs	r3, r3, #11
 8002268:	617b      	str	r3, [r7, #20]
	var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	fb02 f303 	mul.w	r3, r2, r3
 8002276:	2b00      	cmp	r3, #0
 8002278:	da01      	bge.n	800227e <compensate_humidity+0x9e>
 800227a:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 800227e:	129b      	asrs	r3, r3, #10
 8002280:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8002284:	613b      	str	r3, [r7, #16]
	var2 = ((var4 * ((int32_t)calib_data->dig_H2)) + 8192) / 16384;
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800228c:	461a      	mov	r2, r3
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	fb02 f303 	mul.w	r3, r2, r3
 8002294:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002298:	2b00      	cmp	r3, #0
 800229a:	da02      	bge.n	80022a2 <compensate_humidity+0xc2>
 800229c:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80022a0:	333f      	adds	r3, #63	@ 0x3f
 80022a2:	139b      	asrs	r3, r3, #14
 80022a4:	61bb      	str	r3, [r7, #24]
	var3 = var5 * var2;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	69ba      	ldr	r2, [r7, #24]
 80022aa:	fb02 f303 	mul.w	r3, r2, r3
 80022ae:	617b      	str	r3, [r7, #20]
	var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	da02      	bge.n	80022bc <compensate_humidity+0xdc>
 80022b6:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 80022ba:	337f      	adds	r3, #127	@ 0x7f
 80022bc:	13db      	asrs	r3, r3, #15
 80022be:	461a      	mov	r2, r3
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	da02      	bge.n	80022cc <compensate_humidity+0xec>
 80022c6:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 80022ca:	337f      	adds	r3, #127	@ 0x7f
 80022cc:	13db      	asrs	r3, r3, #15
 80022ce:	fb02 f303 	mul.w	r3, r2, r3
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	da00      	bge.n	80022d8 <compensate_humidity+0xf8>
 80022d6:	337f      	adds	r3, #127	@ 0x7f
 80022d8:	11db      	asrs	r3, r3, #7
 80022da:	613b      	str	r3, [r7, #16]
	var5 = var3 - ((var4 * ((int32_t)calib_data->dig_H1)) / 16);
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	7e1b      	ldrb	r3, [r3, #24]
 80022e0:	461a      	mov	r2, r3
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	fb02 f303 	mul.w	r3, r2, r3
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	da00      	bge.n	80022ee <compensate_humidity+0x10e>
 80022ec:	330f      	adds	r3, #15
 80022ee:	111b      	asrs	r3, r3, #4
 80022f0:	425b      	negs	r3, r3
 80022f2:	461a      	mov	r2, r3
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	4413      	add	r3, r2
 80022f8:	60fb      	str	r3, [r7, #12]
	var5 = (var5 < 0 ? 0 : var5);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002300:	60fb      	str	r3, [r7, #12]
	var5 = (var5 > 419430400 ? 419430400 : var5);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8002308:	bfa8      	it	ge
 800230a:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 800230e:	60fb      	str	r3, [r7, #12]
	humidity = (uint32_t)(var5 / 4096);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2b00      	cmp	r3, #0
 8002314:	da01      	bge.n	800231a <compensate_humidity+0x13a>
 8002316:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800231a:	131b      	asrs	r3, r3, #12
 800231c:	627b      	str	r3, [r7, #36]	@ 0x24

	if (humidity > humidity_max)
 800231e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002320:	6a3b      	ldr	r3, [r7, #32]
 8002322:	429a      	cmp	r2, r3
 8002324:	d901      	bls.n	800232a <compensate_humidity+0x14a>
		humidity = humidity_max;
 8002326:	6a3b      	ldr	r3, [r7, #32]
 8002328:	627b      	str	r3, [r7, #36]	@ 0x24

	return humidity;
 800232a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800232c:	4618      	mov	r0, r3
 800232e:	372c      	adds	r7, #44	@ 0x2c
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b08a      	sub	sp, #40	@ 0x28
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8002340:	2388      	movs	r3, #136	@ 0x88
 8002342:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 8002346:	2300      	movs	r3, #0
 8002348:	60fb      	str	r3, [r7, #12]
 800234a:	f107 0310 	add.w	r3, r7, #16
 800234e:	2200      	movs	r2, #0
 8002350:	601a      	str	r2, [r3, #0]
 8002352:	605a      	str	r2, [r3, #4]
 8002354:	609a      	str	r2, [r3, #8]
 8002356:	60da      	str	r2, [r3, #12]
 8002358:	611a      	str	r2, [r3, #16]
 800235a:	829a      	strh	r2, [r3, #20]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 800235c:	f107 010c 	add.w	r1, r7, #12
 8002360:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	221a      	movs	r2, #26
 8002368:	f7fe fee7 	bl	800113a <bme280_get_regs>
 800236c:	4603      	mov	r3, r0
 800236e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (rslt == BME280_OK) {
 8002372:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002376:	2b00      	cmp	r3, #0
 8002378:	d11d      	bne.n	80023b6 <get_calib_data+0x7e>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 800237a:	f107 030c 	add.w	r3, r7, #12
 800237e:	6879      	ldr	r1, [r7, #4]
 8002380:	4618      	mov	r0, r3
 8002382:	f000 f84a 	bl	800241a <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 8002386:	23e1      	movs	r3, #225	@ 0xe1
 8002388:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 800238c:	f107 010c 	add.w	r1, r7, #12
 8002390:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2207      	movs	r2, #7
 8002398:	f7fe fecf 	bl	800113a <bme280_get_regs>
 800239c:	4603      	mov	r3, r0
 800239e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 80023a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d105      	bne.n	80023b6 <get_calib_data+0x7e>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 80023aa:	f107 030c 	add.w	r3, r7, #12
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	4618      	mov	r0, r3
 80023b2:	f000 f8e2 	bl	800257a <parse_humidity_calib_data>
		}
	}

	return rslt;
 80023b6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3728      	adds	r7, #40	@ 0x28
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 80023c2:	b480      	push	{r7}
 80023c4:	b087      	sub	sp, #28
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	60f8      	str	r0, [r7, #12]
 80023ca:	60b9      	str	r1, [r7, #8]
 80023cc:	607a      	str	r2, [r7, #4]
 80023ce:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 80023d0:	2301      	movs	r3, #1
 80023d2:	75fb      	strb	r3, [r7, #23]
 80023d4:	e016      	b.n	8002404 <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 80023d6:	7dfb      	ldrb	r3, [r7, #23]
 80023d8:	68fa      	ldr	r2, [r7, #12]
 80023da:	441a      	add	r2, r3
 80023dc:	7dfb      	ldrb	r3, [r7, #23]
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	3b01      	subs	r3, #1
 80023e2:	68b9      	ldr	r1, [r7, #8]
 80023e4:	440b      	add	r3, r1
 80023e6:	7812      	ldrb	r2, [r2, #0]
 80023e8:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 80023ea:	7dfb      	ldrb	r3, [r7, #23]
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	441a      	add	r2, r3
 80023f0:	7dfb      	ldrb	r3, [r7, #23]
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	4619      	mov	r1, r3
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	440b      	add	r3, r1
 80023fa:	7812      	ldrb	r2, [r2, #0]
 80023fc:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 80023fe:	7dfb      	ldrb	r3, [r7, #23]
 8002400:	3301      	adds	r3, #1
 8002402:	75fb      	strb	r3, [r7, #23]
 8002404:	7dfa      	ldrb	r2, [r7, #23]
 8002406:	78fb      	ldrb	r3, [r7, #3]
 8002408:	429a      	cmp	r2, r3
 800240a:	d3e4      	bcc.n	80023d6 <interleave_reg_addr+0x14>
	}
}
 800240c:	bf00      	nop
 800240e:	bf00      	nop
 8002410:	371c      	adds	r7, #28
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr

0800241a <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800241a:	b480      	push	{r7}
 800241c:	b085      	sub	sp, #20
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
 8002422:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	3310      	adds	r3, #16
 8002428:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	3301      	adds	r3, #1
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	021b      	lsls	r3, r3, #8
 8002432:	b21a      	sxth	r2, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	b21b      	sxth	r3, r3
 800243a:	4313      	orrs	r3, r2
 800243c:	b21b      	sxth	r3, r3
 800243e:	b29a      	uxth	r2, r3
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	3303      	adds	r3, #3
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	021b      	lsls	r3, r3, #8
 800244c:	b21a      	sxth	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	3302      	adds	r3, #2
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	b21b      	sxth	r3, r3
 8002456:	4313      	orrs	r3, r2
 8002458:	b21a      	sxth	r2, r3
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	3305      	adds	r3, #5
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	021b      	lsls	r3, r3, #8
 8002466:	b21a      	sxth	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	3304      	adds	r3, #4
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	b21b      	sxth	r3, r3
 8002470:	4313      	orrs	r3, r2
 8002472:	b21a      	sxth	r2, r3
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	3307      	adds	r3, #7
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	021b      	lsls	r3, r3, #8
 8002480:	b21a      	sxth	r2, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	3306      	adds	r3, #6
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	b21b      	sxth	r3, r3
 800248a:	4313      	orrs	r3, r2
 800248c:	b21b      	sxth	r3, r3
 800248e:	b29a      	uxth	r2, r3
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	3309      	adds	r3, #9
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	021b      	lsls	r3, r3, #8
 800249c:	b21a      	sxth	r2, r3
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	3308      	adds	r3, #8
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	b21b      	sxth	r3, r3
 80024a6:	4313      	orrs	r3, r2
 80024a8:	b21a      	sxth	r2, r3
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	330b      	adds	r3, #11
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	021b      	lsls	r3, r3, #8
 80024b6:	b21a      	sxth	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	330a      	adds	r3, #10
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	b21b      	sxth	r3, r3
 80024c0:	4313      	orrs	r3, r2
 80024c2:	b21a      	sxth	r2, r3
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	330d      	adds	r3, #13
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	021b      	lsls	r3, r3, #8
 80024d0:	b21a      	sxth	r2, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	330c      	adds	r3, #12
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	b21b      	sxth	r3, r3
 80024da:	4313      	orrs	r3, r2
 80024dc:	b21a      	sxth	r2, r3
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	330f      	adds	r3, #15
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	021b      	lsls	r3, r3, #8
 80024ea:	b21a      	sxth	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	330e      	adds	r3, #14
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	b21b      	sxth	r3, r3
 80024f4:	4313      	orrs	r3, r2
 80024f6:	b21a      	sxth	r2, r3
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	3311      	adds	r3, #17
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	021b      	lsls	r3, r3, #8
 8002504:	b21a      	sxth	r2, r3
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	3310      	adds	r3, #16
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	b21b      	sxth	r3, r3
 800250e:	4313      	orrs	r3, r2
 8002510:	b21a      	sxth	r2, r3
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3313      	adds	r3, #19
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	021b      	lsls	r3, r3, #8
 800251e:	b21a      	sxth	r2, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	3312      	adds	r3, #18
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	b21b      	sxth	r3, r3
 8002528:	4313      	orrs	r3, r2
 800252a:	b21a      	sxth	r2, r3
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	3315      	adds	r3, #21
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	021b      	lsls	r3, r3, #8
 8002538:	b21a      	sxth	r2, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	3314      	adds	r3, #20
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	b21b      	sxth	r3, r3
 8002542:	4313      	orrs	r3, r2
 8002544:	b21a      	sxth	r2, r3
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	3317      	adds	r3, #23
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	021b      	lsls	r3, r3, #8
 8002552:	b21a      	sxth	r2, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	3316      	adds	r3, #22
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	b21b      	sxth	r3, r3
 800255c:	4313      	orrs	r3, r2
 800255e:	b21a      	sxth	r2, r3
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	3319      	adds	r3, #25
 8002568:	781a      	ldrb	r2, [r3, #0]
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	761a      	strb	r2, [r3, #24]

}
 800256e:	bf00      	nop
 8002570:	3714      	adds	r7, #20
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr

0800257a <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800257a:	b480      	push	{r7}
 800257c:	b087      	sub	sp, #28
 800257e:	af00      	add	r7, sp, #0
 8002580:	6078      	str	r0, [r7, #4]
 8002582:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	3310      	adds	r3, #16
 8002588:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	3301      	adds	r3, #1
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	021b      	lsls	r3, r3, #8
 8002592:	b21a      	sxth	r2, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	b21b      	sxth	r3, r3
 800259a:	4313      	orrs	r3, r2
 800259c:	b21a      	sxth	r2, r3
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	3302      	adds	r3, #2
 80025a6:	781a      	ldrb	r2, [r3, #0]
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3303      	adds	r3, #3
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	b25b      	sxtb	r3, r3
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	011b      	lsls	r3, r3, #4
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	3304      	adds	r3, #4
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	b21b      	sxth	r3, r3
 80025c4:	f003 030f 	and.w	r3, r3, #15
 80025c8:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 80025ca:	8a7a      	ldrh	r2, [r7, #18]
 80025cc:	8a3b      	ldrh	r3, [r7, #16]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	b21a      	sxth	r2, r3
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	3305      	adds	r3, #5
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	b25b      	sxtb	r3, r3
 80025de:	b29b      	uxth	r3, r3
 80025e0:	011b      	lsls	r3, r3, #4
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	3304      	adds	r3, #4
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	091b      	lsrs	r3, r3, #4
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 80025f2:	89fa      	ldrh	r2, [r7, #14]
 80025f4:	89bb      	ldrh	r3, [r7, #12]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	b21a      	sxth	r2, r3
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	3306      	adds	r3, #6
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	b25a      	sxtb	r2, r3
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 800260c:	bf00      	nop
 800260e:	371c      	adds	r7, #28
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	4603      	mov	r3, r0
 8002620:	460a      	mov	r2, r1
 8002622:	71fb      	strb	r3, [r7, #7]
 8002624:	4613      	mov	r3, r2
 8002626:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 8002628:	2300      	movs	r3, #0
 800262a:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 800262c:	79fa      	ldrb	r2, [r7, #7]
 800262e:	79bb      	ldrb	r3, [r7, #6]
 8002630:	4013      	ands	r3, r2
 8002632:	b2db      	uxtb	r3, r3
 8002634:	2b00      	cmp	r3, #0
 8002636:	d002      	beq.n	800263e <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 8002638:	2301      	movs	r3, #1
 800263a:	73fb      	strb	r3, [r7, #15]
 800263c:	e001      	b.n	8002642 <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 800263e:	2300      	movs	r3, #0
 8002640:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 8002642:	7bfb      	ldrb	r3, [r7, #15]
}
 8002644:	4618      	mov	r0, r3
 8002646:	3714      	adds	r7, #20
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 8002650:	b480      	push	{r7}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d00b      	beq.n	8002676 <null_ptr_check+0x26>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d007      	beq.n	8002676 <null_ptr_check+0x26>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <null_ptr_check+0x26>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d102      	bne.n	800267c <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 8002676:	23ff      	movs	r3, #255	@ 0xff
 8002678:	73fb      	strb	r3, [r7, #15]
 800267a:	e001      	b.n	8002680 <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 800267c:	2300      	movs	r3, #0
 800267e:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8002680:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002684:	4618      	mov	r0, r3
 8002686:	3714      	adds	r7, #20
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <epd_delay>:
  0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0,
  0x22, 0x22, 0x22, 0x22, 0x22, 0x22, 0x0, 0x0, 0x0,
};

void epd_delay(uint16_t ms)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	4603      	mov	r3, r0
 8002698:	80fb      	strh	r3, [r7, #6]
  HAL_Delay(ms);
 800269a:	88fb      	ldrh	r3, [r7, #6]
 800269c:	4618      	mov	r0, r3
 800269e:	f001 f9f5 	bl	8003a8c <HAL_Delay>
}
 80026a2:	bf00      	nop
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}

080026aa <epd_res_set>:

void epd_res_set()
{
 80026aa:	b580      	push	{r7, lr}
 80026ac:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 80026ae:	2201      	movs	r2, #1
 80026b0:	2101      	movs	r1, #1
 80026b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026b6:	f001 fc89 	bl	8003fcc <HAL_GPIO_WritePin>
}
 80026ba:	bf00      	nop
 80026bc:	bd80      	pop	{r7, pc}

080026be <epd_res_reset>:

void epd_res_reset()
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 80026c2:	2200      	movs	r2, #0
 80026c4:	2101      	movs	r1, #1
 80026c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026ca:	f001 fc7f 	bl	8003fcc <HAL_GPIO_WritePin>
}
 80026ce:	bf00      	nop
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <epd_dc_set>:

void epd_dc_set()
{
 80026d2:	b580      	push	{r7, lr}
 80026d4:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 80026d6:	2201      	movs	r2, #1
 80026d8:	2102      	movs	r1, #2
 80026da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026de:	f001 fc75 	bl	8003fcc <HAL_GPIO_WritePin>
}
 80026e2:	bf00      	nop
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <epd_dc_reset>:

void epd_dc_reset()
{
 80026e6:	b580      	push	{r7, lr}
 80026e8:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 80026ea:	2200      	movs	r2, #0
 80026ec:	2102      	movs	r1, #2
 80026ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026f2:	f001 fc6b 	bl	8003fcc <HAL_GPIO_WritePin>
}
 80026f6:	bf00      	nop
 80026f8:	bd80      	pop	{r7, pc}

080026fa <epd_cs_set>:

void epd_cs_set()
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 80026fe:	2201      	movs	r2, #1
 8002700:	2108      	movs	r1, #8
 8002702:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002706:	f001 fc61 	bl	8003fcc <HAL_GPIO_WritePin>
}
 800270a:	bf00      	nop
 800270c:	bd80      	pop	{r7, pc}

0800270e <epd_cs_reset>:

void epd_cs_reset()
{
 800270e:	b580      	push	{r7, lr}
 8002710:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8002712:	2200      	movs	r2, #0
 8002714:	2108      	movs	r1, #8
 8002716:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800271a:	f001 fc57 	bl	8003fcc <HAL_GPIO_WritePin>
}
 800271e:	bf00      	nop
 8002720:	bd80      	pop	{r7, pc}

08002722 <epd_is_busy>:

uint8_t epd_is_busy()
{
 8002722:	b580      	push	{r7, lr}
 8002724:	af00      	add	r7, sp, #0
	HAL_GPIO_ReadPin(BUSY_GPIO_Port, BUSY_Pin) == RESET ? 0 : 1;
 8002726:	2104      	movs	r1, #4
 8002728:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800272c:	f001 fc36 	bl	8003f9c <HAL_GPIO_ReadPin>
}
 8002730:	bf00      	nop
 8002732:	4618      	mov	r0, r3
 8002734:	bd80      	pop	{r7, pc}
	...

08002738 <epd_write_reg>:

void epd_write_reg(uint8_t reg)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	71fb      	strb	r3, [r7, #7]
  epd_dc_reset();
 8002742:	f7ff ffd0 	bl	80026e6 <epd_dc_reset>
  epd_cs_reset();
 8002746:	f7ff ffe2 	bl	800270e <epd_cs_reset>

  HAL_SPI_Transmit(&hspi1, &reg, 1, 100);
 800274a:	1df9      	adds	r1, r7, #7
 800274c:	2364      	movs	r3, #100	@ 0x64
 800274e:	2201      	movs	r2, #1
 8002750:	4808      	ldr	r0, [pc, #32]	@ (8002774 <epd_write_reg+0x3c>)
 8002752:	f003 fa80 	bl	8005c56 <HAL_SPI_Transmit>
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 8002756:	bf00      	nop
 8002758:	4806      	ldr	r0, [pc, #24]	@ (8002774 <epd_write_reg+0x3c>)
 800275a:	f003 fbf1 	bl	8005f40 <HAL_SPI_GetState>
 800275e:	4603      	mov	r3, r0
 8002760:	2b01      	cmp	r3, #1
 8002762:	d1f9      	bne.n	8002758 <epd_write_reg+0x20>
	;

  epd_cs_set();
 8002764:	f7ff ffc9 	bl	80026fa <epd_cs_set>
  epd_dc_set();
 8002768:	f7ff ffb3 	bl	80026d2 <epd_dc_set>
}
 800276c:	bf00      	nop
 800276e:	3708      	adds	r7, #8
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	2000025c 	.word	0x2000025c

08002778 <epd_write_data>:

void epd_write_data(uint8_t data)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	4603      	mov	r3, r0
 8002780:	71fb      	strb	r3, [r7, #7]
  epd_cs_reset();
 8002782:	f7ff ffc4 	bl	800270e <epd_cs_reset>

  // Transmit data byte using SPI
  HAL_SPI_Transmit(&hspi1, &data, 1, 100);
 8002786:	1df9      	adds	r1, r7, #7
 8002788:	2364      	movs	r3, #100	@ 0x64
 800278a:	2201      	movs	r2, #1
 800278c:	4807      	ldr	r0, [pc, #28]	@ (80027ac <epd_write_data+0x34>)
 800278e:	f003 fa62 	bl	8005c56 <HAL_SPI_Transmit>

  // Wait until transmission is complete
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 8002792:	bf00      	nop
 8002794:	4805      	ldr	r0, [pc, #20]	@ (80027ac <epd_write_data+0x34>)
 8002796:	f003 fbd3 	bl	8005f40 <HAL_SPI_GetState>
 800279a:	4603      	mov	r3, r0
 800279c:	2b01      	cmp	r3, #1
 800279e:	d1f9      	bne.n	8002794 <epd_write_data+0x1c>
      ;

  epd_cs_set();
 80027a0:	f7ff ffab 	bl	80026fa <epd_cs_set>
}
 80027a4:	bf00      	nop
 80027a6:	3708      	adds	r7, #8
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	2000025c 	.word	0x2000025c

080027b0 <_epd_write_data>:

void _epd_write_data(uint8_t data)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	4603      	mov	r3, r0
 80027b8:	71fb      	strb	r3, [r7, #7]
	// Wait until transmit buffer is empty
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 80027ba:	bf00      	nop
 80027bc:	4807      	ldr	r0, [pc, #28]	@ (80027dc <_epd_write_data+0x2c>)
 80027be:	f003 fbbf 	bl	8005f40 <HAL_SPI_GetState>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d1f9      	bne.n	80027bc <_epd_write_data+0xc>
	  ;

  HAL_SPI_Transmit(&hspi1, &data, 1, 100);
 80027c8:	1df9      	adds	r1, r7, #7
 80027ca:	2364      	movs	r3, #100	@ 0x64
 80027cc:	2201      	movs	r2, #1
 80027ce:	4803      	ldr	r0, [pc, #12]	@ (80027dc <_epd_write_data+0x2c>)
 80027d0:	f003 fa41 	bl	8005c56 <HAL_SPI_Transmit>
}
 80027d4:	bf00      	nop
 80027d6:	3708      	adds	r7, #8
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	2000025c 	.word	0x2000025c

080027e0 <_epd_write_data_over>:

void _epd_write_data_over()
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 80027e4:	bf00      	nop
 80027e6:	4804      	ldr	r0, [pc, #16]	@ (80027f8 <_epd_write_data_over+0x18>)
 80027e8:	f003 fbaa 	bl	8005f40 <HAL_SPI_GetState>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d1f9      	bne.n	80027e6 <_epd_write_data_over+0x6>
	  ;
}
 80027f2:	bf00      	nop
 80027f4:	bf00      	nop
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	2000025c 	.word	0x2000025c

080027fc <epd_wait_busy>:

uint8_t epd_wait_busy()
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
  uint32_t timeout = 0;
 8002802:	2300      	movs	r3, #0
 8002804:	607b      	str	r3, [r7, #4]
  while (epd_is_busy())
 8002806:	e00c      	b.n	8002822 <epd_wait_busy+0x26>
  {
    timeout++;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	3301      	adds	r3, #1
 800280c:	607b      	str	r3, [r7, #4]
    if (timeout > 40000)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8002814:	4293      	cmp	r3, r2
 8002816:	d901      	bls.n	800281c <epd_wait_busy+0x20>
    {
      return 1;
 8002818:	2301      	movs	r3, #1
 800281a:	e008      	b.n	800282e <epd_wait_busy+0x32>
    }
    epd_delay(1);
 800281c:	2001      	movs	r0, #1
 800281e:	f7ff ff37 	bl	8002690 <epd_delay>
  while (epd_is_busy())
 8002822:	f7ff ff7e 	bl	8002722 <epd_is_busy>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d1ed      	bne.n	8002808 <epd_wait_busy+0xc>
  }
  return 0;
 800282c:	2300      	movs	r3, #0
}
 800282e:	4618      	mov	r0, r3
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
	...

08002838 <epd_reset>:

void epd_reset(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  epd_res_reset();
 800283c:	f7ff ff3f 	bl	80026be <epd_res_reset>
  epd_delay(50);
 8002840:	2032      	movs	r0, #50	@ 0x32
 8002842:	f7ff ff25 	bl	8002690 <epd_delay>
  epd_res_set();
 8002846:	f7ff ff30 	bl	80026aa <epd_res_set>
  epd_delay(50);
 800284a:	2032      	movs	r0, #50	@ 0x32
 800284c:	f7ff ff20 	bl	8002690 <epd_delay>
  _hibernating = 0;
 8002850:	4b02      	ldr	r3, [pc, #8]	@ (800285c <epd_reset+0x24>)
 8002852:	2200      	movs	r2, #0
 8002854:	701a      	strb	r2, [r3, #0]
}
 8002856:	bf00      	nop
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	20000000 	.word	0x20000000

08002860 <epd_init>:

uint8_t epd_init(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
  if (_hibernating)
 8002864:	4b2e      	ldr	r3, [pc, #184]	@ (8002920 <epd_init+0xc0>)
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d001      	beq.n	8002870 <epd_init+0x10>
    epd_reset();
 800286c:	f7ff ffe4 	bl	8002838 <epd_reset>

  if (epd_wait_busy())
 8002870:	f7ff ffc4 	bl	80027fc <epd_wait_busy>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <epd_init+0x1e>
    return 1;
 800287a:	2301      	movs	r3, #1
 800287c:	e04e      	b.n	800291c <epd_init+0xbc>

  epd_write_reg(0x12); // SWRESET
 800287e:	2012      	movs	r0, #18
 8002880:	f7ff ff5a 	bl	8002738 <epd_write_reg>

	epd_delay(10);
 8002884:	200a      	movs	r0, #10
 8002886:	f7ff ff03 	bl	8002690 <epd_delay>

  if (epd_wait_busy())
 800288a:	f7ff ffb7 	bl	80027fc <epd_wait_busy>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <epd_init+0x38>
    return 1;
 8002894:	2301      	movs	r3, #1
 8002896:	e041      	b.n	800291c <epd_init+0xbc>

	#if defined(EPD_29) || defined(EPD_213) || defined(EPD_154) 
  epd_write_reg(0x01); // Driver output control
 8002898:	2001      	movs	r0, #1
 800289a:	f7ff ff4d 	bl	8002738 <epd_write_reg>
#if defined(EPD_29) || defined(EPD_213)
  epd_write_data(0x27);
  epd_write_data(0x01);
  epd_write_data(0x01);
#else
  epd_write_data(0xC7);
 800289e:	20c7      	movs	r0, #199	@ 0xc7
 80028a0:	f7ff ff6a 	bl	8002778 <epd_write_data>
  epd_write_data(0x00);
 80028a4:	2000      	movs	r0, #0
 80028a6:	f7ff ff67 	bl	8002778 <epd_write_data>
  epd_write_data(0x01);
 80028aa:	2001      	movs	r0, #1
 80028ac:	f7ff ff64 	bl	8002778 <epd_write_data>
	#endif

  epd_write_reg(0x11); // data entry mode
 80028b0:	2011      	movs	r0, #17
 80028b2:	f7ff ff41 	bl	8002738 <epd_write_reg>
  epd_write_data(0x01);
 80028b6:	2001      	movs	r0, #1
 80028b8:	f7ff ff5e 	bl	8002778 <epd_write_data>

#ifdef EPD_154
	epd_write_reg(0x44); // set Ram-X address start/end position
 80028bc:	2044      	movs	r0, #68	@ 0x44
 80028be:	f7ff ff3b 	bl	8002738 <epd_write_reg>
  epd_write_data(0x00);
 80028c2:	2000      	movs	r0, #0
 80028c4:	f7ff ff58 	bl	8002778 <epd_write_data>
  epd_write_data(0x18);
 80028c8:	2018      	movs	r0, #24
 80028ca:	f7ff ff55 	bl	8002778 <epd_write_data>

  epd_write_reg(0x45);  // set Ram-Y address start/end position
 80028ce:	2045      	movs	r0, #69	@ 0x45
 80028d0:	f7ff ff32 	bl	8002738 <epd_write_reg>
  epd_write_data(0xC7);
 80028d4:	20c7      	movs	r0, #199	@ 0xc7
 80028d6:	f7ff ff4f 	bl	8002778 <epd_write_data>
  epd_write_data(0x00);
 80028da:	2000      	movs	r0, #0
 80028dc:	f7ff ff4c 	bl	8002778 <epd_write_data>
  epd_write_data(0x00);
 80028e0:	2000      	movs	r0, #0
 80028e2:	f7ff ff49 	bl	8002778 <epd_write_data>
  epd_write_data(0x00);
 80028e6:	2000      	movs	r0, #0
 80028e8:	f7ff ff46 	bl	8002778 <epd_write_data>
  epd_write_data(0x01);
  epd_write_data(0x00);
  epd_write_data(0x00);
#endif

  epd_write_reg(0x3C); // BorderWavefrom
 80028ec:	203c      	movs	r0, #60	@ 0x3c
 80028ee:	f7ff ff23 	bl	8002738 <epd_write_reg>
  epd_write_data(0x05);
 80028f2:	2005      	movs	r0, #5
 80028f4:	f7ff ff40 	bl	8002778 <epd_write_data>
		epd_write_reg(0x11);	// data  entry  mode
		epd_write_data(0x03);		// X-mode
		epd_address_set(0,0,EPD_W-1,EPD_H-1);
#endif

  epd_write_reg(0x18); // Read built-in temperature sensor
 80028f8:	2018      	movs	r0, #24
 80028fa:	f7ff ff1d 	bl	8002738 <epd_write_reg>
  epd_write_data(0x80);
 80028fe:	2080      	movs	r0, #128	@ 0x80
 8002900:	f7ff ff3a 	bl	8002778 <epd_write_data>

  epd_setpos(0,0);
 8002904:	2100      	movs	r1, #0
 8002906:	2000      	movs	r0, #0
 8002908:	f000 f846 	bl	8002998 <epd_setpos>

  if (epd_power_on())
 800290c:	f000 f816 	bl	800293c <epd_power_on>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <epd_init+0xba>
    return 1;
 8002916:	2301      	movs	r3, #1
 8002918:	e000      	b.n	800291c <epd_init+0xbc>

  return 0;
 800291a:	2300      	movs	r3, #0
}
 800291c:	4618      	mov	r0, r3
 800291e:	bd80      	pop	{r7, pc}
 8002920:	20000000 	.word	0x20000000

08002924 <epd_init_partial>:

uint8_t epd_init_partial(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
  if (epd_init())
 8002928:	f7ff ff9a 	bl	8002860 <epd_init>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <epd_init_partial+0x12>
    return 1;
 8002932:	2301      	movs	r3, #1
 8002934:	e000      	b.n	8002938 <epd_init_partial+0x14>
	epd_write_reg(0x21); // Display Update Controll
  epd_write_data(0x00);    // RED normal
  epd_write_data(0x00);    // single chip application
#endif

  return 0;
 8002936:	2300      	movs	r3, #0
}
 8002938:	4618      	mov	r0, r3
 800293a:	bd80      	pop	{r7, pc}

0800293c <epd_power_on>:
  epd_write_data(mode);
  _hibernating = 1;
}

uint8_t epd_power_on(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
	#if defined EPD_42
	epd_write_reg(0x22); // Display Update Control
	epd_write_data(0xe0);
	#else
	epd_write_reg(0x22); // Display Update Control
 8002940:	2022      	movs	r0, #34	@ 0x22
 8002942:	f7ff fef9 	bl	8002738 <epd_write_reg>
	epd_write_data(0xf8);
 8002946:	20f8      	movs	r0, #248	@ 0xf8
 8002948:	f7ff ff16 	bl	8002778 <epd_write_data>
	#endif
  epd_write_reg(0x20); // Activate Display Update Sequence
 800294c:	2020      	movs	r0, #32
 800294e:	f7ff fef3 	bl	8002738 <epd_write_reg>

  return epd_wait_busy();
 8002952:	f7ff ff53 	bl	80027fc <epd_wait_busy>
 8002956:	4603      	mov	r3, r0
}
 8002958:	4618      	mov	r0, r3
 800295a:	bd80      	pop	{r7, pc}

0800295c <epd_update>:
  epd_write_data(0x7F);
//  epd_write_data(0xF0);
}

void epd_update(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
  
	#ifdef EPD_154
  epd_write_reg(0x22); // Display Update Control
 8002960:	2022      	movs	r0, #34	@ 0x22
 8002962:	f7ff fee9 	bl	8002738 <epd_write_reg>
	epd_write_data(0xF4);
 8002966:	20f4      	movs	r0, #244	@ 0xf4
 8002968:	f7ff ff06 	bl	8002778 <epd_write_data>
  epd_write_data(0xF7);
	#else
	epd_write_reg(0x22); // Display Update Control
  epd_write_data(0xF7);
#endif
  epd_write_reg(0x20); // Activate Display Update Sequence
 800296c:	2020      	movs	r0, #32
 800296e:	f7ff fee3 	bl	8002738 <epd_write_reg>

  epd_wait_busy();
 8002972:	f7ff ff43 	bl	80027fc <epd_wait_busy>
}
 8002976:	bf00      	nop
 8002978:	bd80      	pop	{r7, pc}

0800297a <epd_update_partial>:

void epd_update_partial(void)
{
 800297a:	b580      	push	{r7, lr}
 800297c:	af00      	add	r7, sp, #0
  #ifdef EPD_154
  epd_write_reg(0x22); // Display Update Control
 800297e:	2022      	movs	r0, #34	@ 0x22
 8002980:	f7ff feda 	bl	8002738 <epd_write_reg>
	epd_write_data(0xFC);
 8002984:	20fc      	movs	r0, #252	@ 0xfc
 8002986:	f7ff fef7 	bl	8002778 <epd_write_data>
	epd_write_data(0xFF);
	#else
	epd_write_reg(0x22); // Display Update Control
  epd_write_data(0xCC);
#endif
  epd_write_reg(0x20); // Activate Display Update Sequence
 800298a:	2020      	movs	r0, #32
 800298c:	f7ff fed4 	bl	8002738 <epd_write_reg>

  epd_wait_busy();
 8002990:	f7ff ff34 	bl	80027fc <epd_wait_busy>
}
 8002994:	bf00      	nop
 8002996:	bd80      	pop	{r7, pc}

08002998 <epd_setpos>:
	epd_write_data(y_end & 0xFF);
	epd_write_data((y_end >> 8) & 0xFF);
}

void epd_setpos(uint16_t x, uint16_t y)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	4603      	mov	r3, r0
 80029a0:	460a      	mov	r2, r1
 80029a2:	80fb      	strh	r3, [r7, #6]
 80029a4:	4613      	mov	r3, r2
 80029a6:	80bb      	strh	r3, [r7, #4]
  uint8_t _x;
  uint16_t _y;

  _x = x / 8;
 80029a8:	88fb      	ldrh	r3, [r7, #6]
 80029aa:	08db      	lsrs	r3, r3, #3
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	73fb      	strb	r3, [r7, #15]

#ifdef EPD_154
	_y = 199 - y;
 80029b0:	88bb      	ldrh	r3, [r7, #4]
 80029b2:	f1c3 03c7 	rsb	r3, r3, #199	@ 0xc7
 80029b6:	81bb      	strh	r3, [r7, #12]
    _y = 295 - y;
	#elif defined(EPD_42)
	_y = y;
#endif

  epd_write_reg(0x4E); // set RAM x address count to 0;
 80029b8:	204e      	movs	r0, #78	@ 0x4e
 80029ba:	f7ff febd 	bl	8002738 <epd_write_reg>
  epd_write_data(_x);
 80029be:	7bfb      	ldrb	r3, [r7, #15]
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7ff fed9 	bl	8002778 <epd_write_data>
  epd_write_reg(0x4F); // set RAM y address count to 0x127;
 80029c6:	204f      	movs	r0, #79	@ 0x4f
 80029c8:	f7ff feb6 	bl	8002738 <epd_write_reg>
  epd_write_data(_y & 0xff);
 80029cc:	89bb      	ldrh	r3, [r7, #12]
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff fed1 	bl	8002778 <epd_write_data>
  epd_write_data(_y >> 8 & 0x01);
 80029d6:	89bb      	ldrh	r3, [r7, #12]
 80029d8:	0a1b      	lsrs	r3, r3, #8
 80029da:	b29b      	uxth	r3, r3
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7ff fec7 	bl	8002778 <epd_write_data>
}
 80029ea:	bf00      	nop
 80029ec:	3710      	adds	r7, #16
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <epd_writedata>:

void epd_writedata(uint8_t *Image1, uint32_t length)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b084      	sub	sp, #16
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
 80029fa:	6039      	str	r1, [r7, #0]
  epd_cs_reset();
 80029fc:	f7ff fe87 	bl	800270e <epd_cs_reset>
  for (uint32_t j = 0; j < length; j++)
 8002a00:	2300      	movs	r3, #0
 8002a02:	60fb      	str	r3, [r7, #12]
 8002a04:	e009      	b.n	8002a1a <epd_writedata+0x28>
  {
    _epd_write_data(Image1[j]);
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	4413      	add	r3, r2
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7ff fece 	bl	80027b0 <_epd_write_data>
  for (uint32_t j = 0; j < length; j++)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	3301      	adds	r3, #1
 8002a18:	60fb      	str	r3, [r7, #12]
 8002a1a:	68fa      	ldr	r2, [r7, #12]
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d3f1      	bcc.n	8002a06 <epd_writedata+0x14>
  }
  _epd_write_data_over();
 8002a22:	f7ff fedd 	bl	80027e0 <_epd_write_data_over>
  epd_cs_set();
 8002a26:	f7ff fe68 	bl	80026fa <epd_cs_set>
}
 8002a2a:	bf00      	nop
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}

08002a32 <epd_displayBW>:

  epd_update();
}

void epd_displayBW(uint8_t *Image)
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b084      	sub	sp, #16
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
  uint32_t Width, Height;
  
  Width = EPD_H;
 8002a3a:	23c8      	movs	r3, #200	@ 0xc8
 8002a3c:	60fb      	str	r3, [r7, #12]
  Height = EPD_W_BUFF_SIZE;
 8002a3e:	2319      	movs	r3, #25
 8002a40:	60bb      	str	r3, [r7, #8]

  epd_setpos(0, 0);
 8002a42:	2100      	movs	r1, #0
 8002a44:	2000      	movs	r0, #0
 8002a46:	f7ff ffa7 	bl	8002998 <epd_setpos>
  epd_write_reg(0x26);
 8002a4a:	2026      	movs	r0, #38	@ 0x26
 8002a4c:	f7ff fe74 	bl	8002738 <epd_write_reg>
  epd_writedata(Image, Width * Height);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	68ba      	ldr	r2, [r7, #8]
 8002a54:	fb02 f303 	mul.w	r3, r2, r3
 8002a58:	4619      	mov	r1, r3
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f7ff ffc9 	bl	80029f2 <epd_writedata>

  epd_setpos(0, 0);
 8002a60:	2100      	movs	r1, #0
 8002a62:	2000      	movs	r0, #0
 8002a64:	f7ff ff98 	bl	8002998 <epd_setpos>
  epd_write_reg(0x24);
 8002a68:	2024      	movs	r0, #36	@ 0x24
 8002a6a:	f7ff fe65 	bl	8002738 <epd_write_reg>
  epd_writedata(Image, Width * Height);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	68ba      	ldr	r2, [r7, #8]
 8002a72:	fb02 f303 	mul.w	r3, r2, r3
 8002a76:	4619      	mov	r1, r3
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f7ff ffba 	bl	80029f2 <epd_writedata>

  epd_update();
 8002a7e:	f7ff ff6d 	bl	800295c <epd_update>
}
 8002a82:	bf00      	nop
 8002a84:	3710      	adds	r7, #16
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <epd_displayBW_partial>:

void epd_displayBW_partial(uint8_t *Image)
{
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b084      	sub	sp, #16
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
  uint32_t Width, Height;

  Width = EPD_H;
 8002a92:	23c8      	movs	r3, #200	@ 0xc8
 8002a94:	60fb      	str	r3, [r7, #12]
  Height = EPD_W_BUFF_SIZE;
 8002a96:	2319      	movs	r3, #25
 8002a98:	60bb      	str	r3, [r7, #8]

  epd_setpos(0, 0);
 8002a9a:	2100      	movs	r1, #0
 8002a9c:	2000      	movs	r0, #0
 8002a9e:	f7ff ff7b 	bl	8002998 <epd_setpos>
  epd_write_reg(0x24);
 8002aa2:	2024      	movs	r0, #36	@ 0x24
 8002aa4:	f7ff fe48 	bl	8002738 <epd_write_reg>
  epd_writedata(Image, Width * Height);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	68ba      	ldr	r2, [r7, #8]
 8002aac:	fb02 f303 	mul.w	r3, r2, r3
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f7ff ff9d 	bl	80029f2 <epd_writedata>

  epd_update_partial();
 8002ab8:	f7ff ff5f 	bl	800297a <epd_update_partial>

  epd_setpos(0, 0);
 8002abc:	2100      	movs	r1, #0
 8002abe:	2000      	movs	r0, #0
 8002ac0:	f7ff ff6a 	bl	8002998 <epd_setpos>
  epd_write_reg(0x26);
 8002ac4:	2026      	movs	r0, #38	@ 0x26
 8002ac6:	f7ff fe37 	bl	8002738 <epd_write_reg>
  epd_writedata(Image, Width * Height);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	68ba      	ldr	r2, [r7, #8]
 8002ace:	fb02 f303 	mul.w	r3, r2, r3
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f7ff ff8c 	bl	80029f2 <epd_writedata>
    }
 8002ada:	bf00      	nop
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
	...

08002ae4 <epd_paint_newimage>:
	#endif
  epd_update();
}

void epd_paint_newimage(uint8_t *image, uint16_t Width, uint16_t Height, uint16_t Rotate, uint16_t Color)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b085      	sub	sp, #20
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	60f8      	str	r0, [r7, #12]
 8002aec:	4608      	mov	r0, r1
 8002aee:	4611      	mov	r1, r2
 8002af0:	461a      	mov	r2, r3
 8002af2:	4603      	mov	r3, r0
 8002af4:	817b      	strh	r3, [r7, #10]
 8002af6:	460b      	mov	r3, r1
 8002af8:	813b      	strh	r3, [r7, #8]
 8002afa:	4613      	mov	r3, r2
 8002afc:	80fb      	strh	r3, [r7, #6]
  EPD_Paint.Image = 0x00;
 8002afe:	4b20      	ldr	r3, [pc, #128]	@ (8002b80 <epd_paint_newimage+0x9c>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	601a      	str	r2, [r3, #0]
  EPD_Paint.Image = image;
 8002b04:	4a1e      	ldr	r2, [pc, #120]	@ (8002b80 <epd_paint_newimage+0x9c>)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	6013      	str	r3, [r2, #0]

  EPD_Paint.WidthMemory = Width;
 8002b0a:	4a1d      	ldr	r2, [pc, #116]	@ (8002b80 <epd_paint_newimage+0x9c>)
 8002b0c:	897b      	ldrh	r3, [r7, #10]
 8002b0e:	8113      	strh	r3, [r2, #8]
  EPD_Paint.HeightMemory = Height;
 8002b10:	4a1b      	ldr	r2, [pc, #108]	@ (8002b80 <epd_paint_newimage+0x9c>)
 8002b12:	893b      	ldrh	r3, [r7, #8]
 8002b14:	8153      	strh	r3, [r2, #10]
  EPD_Paint.Color = Color;
 8002b16:	4a1a      	ldr	r2, [pc, #104]	@ (8002b80 <epd_paint_newimage+0x9c>)
 8002b18:	8b3b      	ldrh	r3, [r7, #24]
 8002b1a:	8193      	strh	r3, [r2, #12]
  EPD_Paint.WidthByte = (Width % 8 == 0) ? (Width / 8) : (Width / 8 + 1);
 8002b1c:	897b      	ldrh	r3, [r7, #10]
 8002b1e:	f003 0307 	and.w	r3, r3, #7
 8002b22:	b29b      	uxth	r3, r3
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d103      	bne.n	8002b30 <epd_paint_newimage+0x4c>
 8002b28:	897b      	ldrh	r3, [r7, #10]
 8002b2a:	08db      	lsrs	r3, r3, #3
 8002b2c:	b29b      	uxth	r3, r3
 8002b2e:	e004      	b.n	8002b3a <epd_paint_newimage+0x56>
 8002b30:	897b      	ldrh	r3, [r7, #10]
 8002b32:	08db      	lsrs	r3, r3, #3
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	3301      	adds	r3, #1
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	4a11      	ldr	r2, [pc, #68]	@ (8002b80 <epd_paint_newimage+0x9c>)
 8002b3c:	8213      	strh	r3, [r2, #16]
  EPD_Paint.HeightByte = Height;
 8002b3e:	4a10      	ldr	r2, [pc, #64]	@ (8002b80 <epd_paint_newimage+0x9c>)
 8002b40:	893b      	ldrh	r3, [r7, #8]
 8002b42:	8253      	strh	r3, [r2, #18]
  EPD_Paint.Rotate = Rotate;
 8002b44:	4a0e      	ldr	r2, [pc, #56]	@ (8002b80 <epd_paint_newimage+0x9c>)
 8002b46:	88fb      	ldrh	r3, [r7, #6]
 8002b48:	81d3      	strh	r3, [r2, #14]
  if (Rotate == EPD_ROTATE_0 || Rotate == EPD_ROTATE_180)
 8002b4a:	88fb      	ldrh	r3, [r7, #6]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d002      	beq.n	8002b56 <epd_paint_newimage+0x72>
 8002b50:	88fb      	ldrh	r3, [r7, #6]
 8002b52:	2bb4      	cmp	r3, #180	@ 0xb4
 8002b54:	d106      	bne.n	8002b64 <epd_paint_newimage+0x80>
  {

    EPD_Paint.Width = Height;
 8002b56:	4a0a      	ldr	r2, [pc, #40]	@ (8002b80 <epd_paint_newimage+0x9c>)
 8002b58:	893b      	ldrh	r3, [r7, #8]
 8002b5a:	8093      	strh	r3, [r2, #4]
    EPD_Paint.Height = Width;
 8002b5c:	4a08      	ldr	r2, [pc, #32]	@ (8002b80 <epd_paint_newimage+0x9c>)
 8002b5e:	897b      	ldrh	r3, [r7, #10]
 8002b60:	80d3      	strh	r3, [r2, #6]
 8002b62:	e006      	b.n	8002b72 <epd_paint_newimage+0x8e>
  }
  else
  {
    EPD_Paint.Width = Width;
 8002b64:	4a06      	ldr	r2, [pc, #24]	@ (8002b80 <epd_paint_newimage+0x9c>)
 8002b66:	897b      	ldrh	r3, [r7, #10]
 8002b68:	8093      	strh	r3, [r2, #4]
    EPD_Paint.Height = Height;
 8002b6a:	4a05      	ldr	r2, [pc, #20]	@ (8002b80 <epd_paint_newimage+0x9c>)
 8002b6c:	893b      	ldrh	r3, [r7, #8]
 8002b6e:	80d3      	strh	r3, [r2, #6]
  }
}
 8002b70:	bf00      	nop
 8002b72:	bf00      	nop
 8002b74:	3714      	adds	r7, #20
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	200001f4 	.word	0x200001f4

08002b84 <epd_paint_setpixel>:

void epd_paint_setpixel(uint16_t Xpoint, uint16_t Ypoint, uint16_t Color)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b087      	sub	sp, #28
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	80fb      	strh	r3, [r7, #6]
 8002b8e:	460b      	mov	r3, r1
 8002b90:	80bb      	strh	r3, [r7, #4]
 8002b92:	4613      	mov	r3, r2
 8002b94:	807b      	strh	r3, [r7, #2]
  uint16_t X, Y;
  uint32_t Addr;
  uint8_t Rdata;
  switch (EPD_Paint.Rotate)
 8002b96:	4b3c      	ldr	r3, [pc, #240]	@ (8002c88 <epd_paint_setpixel+0x104>)
 8002b98:	89db      	ldrh	r3, [r3, #14]
 8002b9a:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8002b9e:	d02e      	beq.n	8002bfe <epd_paint_setpixel+0x7a>
 8002ba0:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8002ba4:	dc6a      	bgt.n	8002c7c <epd_paint_setpixel+0xf8>
 8002ba6:	2bb4      	cmp	r3, #180	@ 0xb4
 8002ba8:	d01f      	beq.n	8002bea <epd_paint_setpixel+0x66>
 8002baa:	2bb4      	cmp	r3, #180	@ 0xb4
 8002bac:	dc66      	bgt.n	8002c7c <epd_paint_setpixel+0xf8>
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d002      	beq.n	8002bb8 <epd_paint_setpixel+0x34>
 8002bb2:	2b5a      	cmp	r3, #90	@ 0x5a
 8002bb4:	d00a      	beq.n	8002bcc <epd_paint_setpixel+0x48>
  case 270:
    X = Xpoint;
    Y = Ypoint;
    break;
  default:
    return;
 8002bb6:	e061      	b.n	8002c7c <epd_paint_setpixel+0xf8>
    X = EPD_Paint.WidthMemory - Ypoint - 1;
 8002bb8:	4b33      	ldr	r3, [pc, #204]	@ (8002c88 <epd_paint_setpixel+0x104>)
 8002bba:	891a      	ldrh	r2, [r3, #8]
 8002bbc:	88bb      	ldrh	r3, [r7, #4]
 8002bbe:	1ad3      	subs	r3, r2, r3
 8002bc0:	b29b      	uxth	r3, r3
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	82fb      	strh	r3, [r7, #22]
    Y = Xpoint;
 8002bc6:	88fb      	ldrh	r3, [r7, #6]
 8002bc8:	82bb      	strh	r3, [r7, #20]
    break;
 8002bca:	e01d      	b.n	8002c08 <epd_paint_setpixel+0x84>
    X = EPD_Paint.WidthMemory - Xpoint - 1;
 8002bcc:	4b2e      	ldr	r3, [pc, #184]	@ (8002c88 <epd_paint_setpixel+0x104>)
 8002bce:	891a      	ldrh	r2, [r3, #8]
 8002bd0:	88fb      	ldrh	r3, [r7, #6]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	3b01      	subs	r3, #1
 8002bd8:	82fb      	strh	r3, [r7, #22]
    Y = EPD_Paint.HeightMemory - Ypoint - 1;
 8002bda:	4b2b      	ldr	r3, [pc, #172]	@ (8002c88 <epd_paint_setpixel+0x104>)
 8002bdc:	895a      	ldrh	r2, [r3, #10]
 8002bde:	88bb      	ldrh	r3, [r7, #4]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	3b01      	subs	r3, #1
 8002be6:	82bb      	strh	r3, [r7, #20]
    break;
 8002be8:	e00e      	b.n	8002c08 <epd_paint_setpixel+0x84>
    X = Ypoint;
 8002bea:	88bb      	ldrh	r3, [r7, #4]
 8002bec:	82fb      	strh	r3, [r7, #22]
    Y = EPD_Paint.HeightMemory - Xpoint - 1;
 8002bee:	4b26      	ldr	r3, [pc, #152]	@ (8002c88 <epd_paint_setpixel+0x104>)
 8002bf0:	895a      	ldrh	r2, [r3, #10]
 8002bf2:	88fb      	ldrh	r3, [r7, #6]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	3b01      	subs	r3, #1
 8002bfa:	82bb      	strh	r3, [r7, #20]
    break;
 8002bfc:	e004      	b.n	8002c08 <epd_paint_setpixel+0x84>
    X = Xpoint;
 8002bfe:	88fb      	ldrh	r3, [r7, #6]
 8002c00:	82fb      	strh	r3, [r7, #22]
    Y = Ypoint;
 8002c02:	88bb      	ldrh	r3, [r7, #4]
 8002c04:	82bb      	strh	r3, [r7, #20]
    break;
 8002c06:	bf00      	nop
  }
  Addr = X / 8 + Y * EPD_Paint.WidthByte;
 8002c08:	8afb      	ldrh	r3, [r7, #22]
 8002c0a:	08db      	lsrs	r3, r3, #3
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	4619      	mov	r1, r3
 8002c10:	8abb      	ldrh	r3, [r7, #20]
 8002c12:	4a1d      	ldr	r2, [pc, #116]	@ (8002c88 <epd_paint_setpixel+0x104>)
 8002c14:	8a12      	ldrh	r2, [r2, #16]
 8002c16:	fb02 f303 	mul.w	r3, r2, r3
 8002c1a:	440b      	add	r3, r1
 8002c1c:	613b      	str	r3, [r7, #16]
  Rdata = EPD_Paint.Image[Addr];
 8002c1e:	4b1a      	ldr	r3, [pc, #104]	@ (8002c88 <epd_paint_setpixel+0x104>)
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	4413      	add	r3, r2
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	73fb      	strb	r3, [r7, #15]
  if (Color == EPD_COLOR_BLACK)
 8002c2a:	887b      	ldrh	r3, [r7, #2]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d113      	bne.n	8002c58 <epd_paint_setpixel+0xd4>
  {
    EPD_Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 8002c30:	8afb      	ldrh	r3, [r7, #22]
 8002c32:	f003 0307 	and.w	r3, r3, #7
 8002c36:	2280      	movs	r2, #128	@ 0x80
 8002c38:	fa42 f303 	asr.w	r3, r2, r3
 8002c3c:	b25b      	sxtb	r3, r3
 8002c3e:	43db      	mvns	r3, r3
 8002c40:	b25a      	sxtb	r2, r3
 8002c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c46:	4013      	ands	r3, r2
 8002c48:	b259      	sxtb	r1, r3
 8002c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002c88 <epd_paint_setpixel+0x104>)
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	4413      	add	r3, r2
 8002c52:	b2ca      	uxtb	r2, r1
 8002c54:	701a      	strb	r2, [r3, #0]
 8002c56:	e012      	b.n	8002c7e <epd_paint_setpixel+0xfa>
  }
  else
    EPD_Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 8002c58:	8afb      	ldrh	r3, [r7, #22]
 8002c5a:	f003 0307 	and.w	r3, r3, #7
 8002c5e:	2280      	movs	r2, #128	@ 0x80
 8002c60:	fa42 f303 	asr.w	r3, r2, r3
 8002c64:	b25a      	sxtb	r2, r3
 8002c66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	b259      	sxtb	r1, r3
 8002c6e:	4b06      	ldr	r3, [pc, #24]	@ (8002c88 <epd_paint_setpixel+0x104>)
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	4413      	add	r3, r2
 8002c76:	b2ca      	uxtb	r2, r1
 8002c78:	701a      	strb	r2, [r3, #0]
 8002c7a:	e000      	b.n	8002c7e <epd_paint_setpixel+0xfa>
    return;
 8002c7c:	bf00      	nop
}
 8002c7e:	371c      	adds	r7, #28
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr
 8002c88:	200001f4 	.word	0x200001f4

08002c8c <epd_paint_clear>:

void epd_paint_clear(uint16_t color)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	80fb      	strh	r3, [r7, #6]
  uint16_t X, Y;
  uint32_t Addr;

  for (Y = 0; Y < EPD_Paint.HeightByte; Y++)
 8002c96:	2300      	movs	r3, #0
 8002c98:	81bb      	strh	r3, [r7, #12]
 8002c9a:	e01c      	b.n	8002cd6 <epd_paint_clear+0x4a>
  {
    for (X = 0; X < EPD_Paint.WidthByte; X++)
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	81fb      	strh	r3, [r7, #14]
 8002ca0:	e011      	b.n	8002cc6 <epd_paint_clear+0x3a>
    { // 8 pixel =  1 byte
      Addr = X + Y * EPD_Paint.WidthByte;
 8002ca2:	89fa      	ldrh	r2, [r7, #14]
 8002ca4:	89bb      	ldrh	r3, [r7, #12]
 8002ca6:	4912      	ldr	r1, [pc, #72]	@ (8002cf0 <epd_paint_clear+0x64>)
 8002ca8:	8a09      	ldrh	r1, [r1, #16]
 8002caa:	fb01 f303 	mul.w	r3, r1, r3
 8002cae:	4413      	add	r3, r2
 8002cb0:	60bb      	str	r3, [r7, #8]
      EPD_Paint.Image[Addr] = color;
 8002cb2:	4b0f      	ldr	r3, [pc, #60]	@ (8002cf0 <epd_paint_clear+0x64>)
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	4413      	add	r3, r2
 8002cba:	88fa      	ldrh	r2, [r7, #6]
 8002cbc:	b2d2      	uxtb	r2, r2
 8002cbe:	701a      	strb	r2, [r3, #0]
    for (X = 0; X < EPD_Paint.WidthByte; X++)
 8002cc0:	89fb      	ldrh	r3, [r7, #14]
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	81fb      	strh	r3, [r7, #14]
 8002cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf0 <epd_paint_clear+0x64>)
 8002cc8:	8a1b      	ldrh	r3, [r3, #16]
 8002cca:	89fa      	ldrh	r2, [r7, #14]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d3e8      	bcc.n	8002ca2 <epd_paint_clear+0x16>
  for (Y = 0; Y < EPD_Paint.HeightByte; Y++)
 8002cd0:	89bb      	ldrh	r3, [r7, #12]
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	81bb      	strh	r3, [r7, #12]
 8002cd6:	4b06      	ldr	r3, [pc, #24]	@ (8002cf0 <epd_paint_clear+0x64>)
 8002cd8:	8a5b      	ldrh	r3, [r3, #18]
 8002cda:	89ba      	ldrh	r2, [r7, #12]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d3dd      	bcc.n	8002c9c <epd_paint_clear+0x10>
    }
  }
}
 8002ce0:	bf00      	nop
 8002ce2:	bf00      	nop
 8002ce4:	3714      	adds	r7, #20
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	200001f4 	.word	0x200001f4

08002cf4 <epd_paint_selectimage>:

void epd_paint_selectimage(uint8_t *image)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  EPD_Paint.Image = image;
 8002cfc:	4a04      	ldr	r2, [pc, #16]	@ (8002d10 <epd_paint_selectimage+0x1c>)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6013      	str	r3, [r2, #0]
}
 8002d02:	bf00      	nop
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	200001f4 	.word	0x200001f4

08002d14 <epd_paint_drawPoint>:

void epd_paint_drawPoint(uint16_t Xpoint, uint16_t Ypoint, uint16_t Color)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	80fb      	strh	r3, [r7, #6]
 8002d1e:	460b      	mov	r3, r1
 8002d20:	80bb      	strh	r3, [r7, #4]
 8002d22:	4613      	mov	r3, r2
 8002d24:	807b      	strh	r3, [r7, #2]
  epd_paint_setpixel(Xpoint - 1, Ypoint - 1, Color);
 8002d26:	88fb      	ldrh	r3, [r7, #6]
 8002d28:	3b01      	subs	r3, #1
 8002d2a:	b298      	uxth	r0, r3
 8002d2c:	88bb      	ldrh	r3, [r7, #4]
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	887a      	ldrh	r2, [r7, #2]
 8002d34:	4619      	mov	r1, r3
 8002d36:	f7ff ff25 	bl	8002b84 <epd_paint_setpixel>
}
 8002d3a:	bf00      	nop
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
	...

08002d44 <epd_paint_showChar>:
    }
  }
}

void epd_paint_showChar(uint16_t x, uint16_t y, uint16_t chr, uint16_t size1, uint16_t color)
{
 8002d44:	b590      	push	{r4, r7, lr}
 8002d46:	b087      	sub	sp, #28
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	4604      	mov	r4, r0
 8002d4c:	4608      	mov	r0, r1
 8002d4e:	4611      	mov	r1, r2
 8002d50:	461a      	mov	r2, r3
 8002d52:	4623      	mov	r3, r4
 8002d54:	80fb      	strh	r3, [r7, #6]
 8002d56:	4603      	mov	r3, r0
 8002d58:	80bb      	strh	r3, [r7, #4]
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	807b      	strh	r3, [r7, #2]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	803b      	strh	r3, [r7, #0]
  uint16_t i, m, temp, size2, chr1;
  uint16_t x0, y0;
  x += 1, y += 1, x0 = x, y0 = y;
 8002d62:	88fb      	ldrh	r3, [r7, #6]
 8002d64:	3301      	adds	r3, #1
 8002d66:	80fb      	strh	r3, [r7, #6]
 8002d68:	88bb      	ldrh	r3, [r7, #4]
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	80bb      	strh	r3, [r7, #4]
 8002d6e:	88fb      	ldrh	r3, [r7, #6]
 8002d70:	81bb      	strh	r3, [r7, #12]
 8002d72:	88bb      	ldrh	r3, [r7, #4]
 8002d74:	81fb      	strh	r3, [r7, #14]
  if (x - size1 > EPD_H)
 8002d76:	88fa      	ldrh	r2, [r7, #6]
 8002d78:	883b      	ldrh	r3, [r7, #0]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	2bc8      	cmp	r3, #200	@ 0xc8
 8002d7e:	f300 809d 	bgt.w	8002ebc <epd_paint_showChar+0x178>
    return;
  if (size1 == 8)
 8002d82:	883b      	ldrh	r3, [r7, #0]
 8002d84:	2b08      	cmp	r3, #8
 8002d86:	d102      	bne.n	8002d8e <epd_paint_showChar+0x4a>
    size2 = 6;
 8002d88:	2306      	movs	r3, #6
 8002d8a:	823b      	strh	r3, [r7, #16]
 8002d8c:	e014      	b.n	8002db8 <epd_paint_showChar+0x74>
  else
    size2 = (size1 / 8 + ((size1 % 8) ? 1 : 0)) * (size1 / 2);
 8002d8e:	883b      	ldrh	r3, [r7, #0]
 8002d90:	08db      	lsrs	r3, r3, #3
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	461a      	mov	r2, r3
 8002d96:	883b      	ldrh	r3, [r7, #0]
 8002d98:	f003 0307 	and.w	r3, r3, #7
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	bf14      	ite	ne
 8002da2:	2301      	movne	r3, #1
 8002da4:	2300      	moveq	r3, #0
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	4413      	add	r3, r2
 8002daa:	b29a      	uxth	r2, r3
 8002dac:	883b      	ldrh	r3, [r7, #0]
 8002dae:	085b      	lsrs	r3, r3, #1
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	fb12 f303 	smulbb	r3, r2, r3
 8002db6:	823b      	strh	r3, [r7, #16]
  chr1 = chr - ' ';
 8002db8:	887b      	ldrh	r3, [r7, #2]
 8002dba:	3b20      	subs	r3, #32
 8002dbc:	817b      	strh	r3, [r7, #10]
  for (i = 0; i < size2; i++)
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	82fb      	strh	r3, [r7, #22]
 8002dc2:	e076      	b.n	8002eb2 <epd_paint_showChar+0x16e>
  {
    if (size1 == 8)
 8002dc4:	883b      	ldrh	r3, [r7, #0]
 8002dc6:	2b08      	cmp	r3, #8
 8002dc8:	d10b      	bne.n	8002de2 <epd_paint_showChar+0x9e>
    {
      temp = asc2_0806[chr1][i];
 8002dca:	897a      	ldrh	r2, [r7, #10]
 8002dcc:	8af9      	ldrh	r1, [r7, #22]
 8002dce:	483e      	ldr	r0, [pc, #248]	@ (8002ec8 <epd_paint_showChar+0x184>)
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	4413      	add	r3, r2
 8002dd6:	005b      	lsls	r3, r3, #1
 8002dd8:	4403      	add	r3, r0
 8002dda:	440b      	add	r3, r1
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	827b      	strh	r3, [r7, #18]
 8002de0:	e028      	b.n	8002e34 <epd_paint_showChar+0xf0>
    } // 0806
    else if (size1 == 12)
 8002de2:	883b      	ldrh	r3, [r7, #0]
 8002de4:	2b0c      	cmp	r3, #12
 8002de6:	d10b      	bne.n	8002e00 <epd_paint_showChar+0xbc>
    {
      temp = asc2_1206[chr1][i];
 8002de8:	897a      	ldrh	r2, [r7, #10]
 8002dea:	8af9      	ldrh	r1, [r7, #22]
 8002dec:	4837      	ldr	r0, [pc, #220]	@ (8002ecc <epd_paint_showChar+0x188>)
 8002dee:	4613      	mov	r3, r2
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	4413      	add	r3, r2
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	4403      	add	r3, r0
 8002df8:	440b      	add	r3, r1
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	827b      	strh	r3, [r7, #18]
 8002dfe:	e019      	b.n	8002e34 <epd_paint_showChar+0xf0>
    } // 1206
    else if (size1 == 16)
 8002e00:	883b      	ldrh	r3, [r7, #0]
 8002e02:	2b10      	cmp	r3, #16
 8002e04:	d108      	bne.n	8002e18 <epd_paint_showChar+0xd4>
    {
      temp = asc2_1608[chr1][i];
 8002e06:	897a      	ldrh	r2, [r7, #10]
 8002e08:	8afb      	ldrh	r3, [r7, #22]
 8002e0a:	4931      	ldr	r1, [pc, #196]	@ (8002ed0 <epd_paint_showChar+0x18c>)
 8002e0c:	0112      	lsls	r2, r2, #4
 8002e0e:	440a      	add	r2, r1
 8002e10:	4413      	add	r3, r2
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	827b      	strh	r3, [r7, #18]
 8002e16:	e00d      	b.n	8002e34 <epd_paint_showChar+0xf0>
    } // 1608
    else if (size1 == 24)
 8002e18:	883b      	ldrh	r3, [r7, #0]
 8002e1a:	2b18      	cmp	r3, #24
 8002e1c:	d150      	bne.n	8002ec0 <epd_paint_showChar+0x17c>
    {
      temp = asc2_2412[chr1][i];
 8002e1e:	897a      	ldrh	r2, [r7, #10]
 8002e20:	8af9      	ldrh	r1, [r7, #22]
 8002e22:	482c      	ldr	r0, [pc, #176]	@ (8002ed4 <epd_paint_showChar+0x190>)
 8002e24:	4613      	mov	r3, r2
 8002e26:	00db      	lsls	r3, r3, #3
 8002e28:	4413      	add	r3, r2
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	4403      	add	r3, r0
 8002e2e:	440b      	add	r3, r1
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	827b      	strh	r3, [r7, #18]
    } // 2412
    else
      return;
    for (m = 0; m < 8; m++)
 8002e34:	2300      	movs	r3, #0
 8002e36:	82bb      	strh	r3, [r7, #20]
 8002e38:	e020      	b.n	8002e7c <epd_paint_showChar+0x138>
    {
      if (temp & 0x01)
 8002e3a:	8a7b      	ldrh	r3, [r7, #18]
 8002e3c:	f003 0301 	and.w	r3, r3, #1
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d006      	beq.n	8002e52 <epd_paint_showChar+0x10e>
        epd_paint_drawPoint(x, y, color);
 8002e44:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002e46:	88b9      	ldrh	r1, [r7, #4]
 8002e48:	88fb      	ldrh	r3, [r7, #6]
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7ff ff62 	bl	8002d14 <epd_paint_drawPoint>
 8002e50:	e00b      	b.n	8002e6a <epd_paint_showChar+0x126>
      else
        epd_paint_drawPoint(x, y, !color);
 8002e52:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	bf0c      	ite	eq
 8002e58:	2301      	moveq	r3, #1
 8002e5a:	2300      	movne	r3, #0
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	461a      	mov	r2, r3
 8002e60:	88b9      	ldrh	r1, [r7, #4]
 8002e62:	88fb      	ldrh	r3, [r7, #6]
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7ff ff55 	bl	8002d14 <epd_paint_drawPoint>
      temp >>= 1;
 8002e6a:	8a7b      	ldrh	r3, [r7, #18]
 8002e6c:	085b      	lsrs	r3, r3, #1
 8002e6e:	827b      	strh	r3, [r7, #18]
      y++;
 8002e70:	88bb      	ldrh	r3, [r7, #4]
 8002e72:	3301      	adds	r3, #1
 8002e74:	80bb      	strh	r3, [r7, #4]
    for (m = 0; m < 8; m++)
 8002e76:	8abb      	ldrh	r3, [r7, #20]
 8002e78:	3301      	adds	r3, #1
 8002e7a:	82bb      	strh	r3, [r7, #20]
 8002e7c:	8abb      	ldrh	r3, [r7, #20]
 8002e7e:	2b07      	cmp	r3, #7
 8002e80:	d9db      	bls.n	8002e3a <epd_paint_showChar+0xf6>
    }
    x++;
 8002e82:	88fb      	ldrh	r3, [r7, #6]
 8002e84:	3301      	adds	r3, #1
 8002e86:	80fb      	strh	r3, [r7, #6]
    if ((size1 != 8) && ((x - x0) == size1 / 2))
 8002e88:	883b      	ldrh	r3, [r7, #0]
 8002e8a:	2b08      	cmp	r3, #8
 8002e8c:	d00c      	beq.n	8002ea8 <epd_paint_showChar+0x164>
 8002e8e:	88fa      	ldrh	r2, [r7, #6]
 8002e90:	89bb      	ldrh	r3, [r7, #12]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	883a      	ldrh	r2, [r7, #0]
 8002e96:	0852      	lsrs	r2, r2, #1
 8002e98:	b292      	uxth	r2, r2
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d104      	bne.n	8002ea8 <epd_paint_showChar+0x164>
    {
      x = x0;
 8002e9e:	89bb      	ldrh	r3, [r7, #12]
 8002ea0:	80fb      	strh	r3, [r7, #6]
      y0 = y0 + 8;
 8002ea2:	89fb      	ldrh	r3, [r7, #14]
 8002ea4:	3308      	adds	r3, #8
 8002ea6:	81fb      	strh	r3, [r7, #14]
    }
    y = y0;
 8002ea8:	89fb      	ldrh	r3, [r7, #14]
 8002eaa:	80bb      	strh	r3, [r7, #4]
  for (i = 0; i < size2; i++)
 8002eac:	8afb      	ldrh	r3, [r7, #22]
 8002eae:	3301      	adds	r3, #1
 8002eb0:	82fb      	strh	r3, [r7, #22]
 8002eb2:	8afa      	ldrh	r2, [r7, #22]
 8002eb4:	8a3b      	ldrh	r3, [r7, #16]
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d384      	bcc.n	8002dc4 <epd_paint_showChar+0x80>
 8002eba:	e002      	b.n	8002ec2 <epd_paint_showChar+0x17e>
    return;
 8002ebc:	bf00      	nop
 8002ebe:	e000      	b.n	8002ec2 <epd_paint_showChar+0x17e>
      return;
 8002ec0:	bf00      	nop
  }
}
 8002ec2:	371c      	adds	r7, #28
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd90      	pop	{r4, r7, pc}
 8002ec8:	0800aaac 	.word	0x0800aaac
 8002ecc:	0800acd4 	.word	0x0800acd4
 8002ed0:	0800b148 	.word	0x0800b148
 8002ed4:	0800b738 	.word	0x0800b738

08002ed8 <epd_paint_showString>:

void epd_paint_showString(uint16_t x, uint16_t y, uint8_t *chr, uint16_t size1, uint16_t color)
{
 8002ed8:	b590      	push	{r4, r7, lr}
 8002eda:	b087      	sub	sp, #28
 8002edc:	af02      	add	r7, sp, #8
 8002ede:	60ba      	str	r2, [r7, #8]
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	81fb      	strh	r3, [r7, #14]
 8002ee6:	460b      	mov	r3, r1
 8002ee8:	81bb      	strh	r3, [r7, #12]
 8002eea:	4613      	mov	r3, r2
 8002eec:	80fb      	strh	r3, [r7, #6]
  while (*chr != '\0')
 8002eee:	e026      	b.n	8002f3e <epd_paint_showString+0x66>
  {
    epd_paint_showChar(x, y, *chr, size1, color);
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	461c      	mov	r4, r3
 8002ef6:	88fa      	ldrh	r2, [r7, #6]
 8002ef8:	89b9      	ldrh	r1, [r7, #12]
 8002efa:	89f8      	ldrh	r0, [r7, #14]
 8002efc:	8c3b      	ldrh	r3, [r7, #32]
 8002efe:	9300      	str	r3, [sp, #0]
 8002f00:	4613      	mov	r3, r2
 8002f02:	4622      	mov	r2, r4
 8002f04:	f7ff ff1e 	bl	8002d44 <epd_paint_showChar>
    chr++;
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	60bb      	str	r3, [r7, #8]
    if (size1 == 8)
 8002f0e:	88fb      	ldrh	r3, [r7, #6]
 8002f10:	2b08      	cmp	r3, #8
 8002f12:	d106      	bne.n	8002f22 <epd_paint_showString+0x4a>
    {
      x += 6;
 8002f14:	89fb      	ldrh	r3, [r7, #14]
 8002f16:	3306      	adds	r3, #6
 8002f18:	81fb      	strh	r3, [r7, #14]
      if(x > EPD_H-6)
 8002f1a:	89fb      	ldrh	r3, [r7, #14]
 8002f1c:	2bc2      	cmp	r3, #194	@ 0xc2
 8002f1e:	d90e      	bls.n	8002f3e <epd_paint_showString+0x66>
				break;
 8002f20:	e013      	b.n	8002f4a <epd_paint_showString+0x72>
    }
    else
    {
      x += size1 / 2;
 8002f22:	88fb      	ldrh	r3, [r7, #6]
 8002f24:	085b      	lsrs	r3, r3, #1
 8002f26:	b29a      	uxth	r2, r3
 8002f28:	89fb      	ldrh	r3, [r7, #14]
 8002f2a:	4413      	add	r3, r2
 8002f2c:	81fb      	strh	r3, [r7, #14]
      if(x > EPD_H-size1 / 2)
 8002f2e:	89fa      	ldrh	r2, [r7, #14]
 8002f30:	88fb      	ldrh	r3, [r7, #6]
 8002f32:	085b      	lsrs	r3, r3, #1
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	f1c3 03c8 	rsb	r3, r3, #200	@ 0xc8
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	dc04      	bgt.n	8002f48 <epd_paint_showString+0x70>
  while (*chr != '\0')
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1d4      	bne.n	8002ef0 <epd_paint_showString+0x18>
				break;
    }
  }
}
 8002f46:	e000      	b.n	8002f4a <epd_paint_showString+0x72>
				break;
 8002f48:	bf00      	nop
}
 8002f4a:	bf00      	nop
 8002f4c:	3714      	adds	r7, #20
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd90      	pop	{r4, r7, pc}
	...

08002f54 <user_i2c_read>:
char hum_string[50];
char temp_string[50];
char press_string[50];

int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af02      	add	r7, sp, #8
 8002f5a:	603a      	str	r2, [r7, #0]
 8002f5c:	461a      	mov	r2, r3
 8002f5e:	4603      	mov	r3, r0
 8002f60:	71fb      	strb	r3, [r7, #7]
 8002f62:	460b      	mov	r3, r1
 8002f64:	71bb      	strb	r3, [r7, #6]
 8002f66:	4613      	mov	r3, r2
 8002f68:	80bb      	strh	r3, [r7, #4]
  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 8002f6a:	79fb      	ldrb	r3, [r7, #7]
 8002f6c:	b29b      	uxth	r3, r3
 8002f6e:	005b      	lsls	r3, r3, #1
 8002f70:	b299      	uxth	r1, r3
 8002f72:	1dba      	adds	r2, r7, #6
 8002f74:	230a      	movs	r3, #10
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	2301      	movs	r3, #1
 8002f7a:	4811      	ldr	r0, [pc, #68]	@ (8002fc0 <user_i2c_read+0x6c>)
 8002f7c:	f001 f8da 	bl	8004134 <HAL_I2C_Master_Transmit>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d002      	beq.n	8002f8c <user_i2c_read+0x38>
 8002f86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002f8a:	e014      	b.n	8002fb6 <user_i2c_read+0x62>
  if(HAL_I2C_Master_Receive(&hi2c1, (id << 1) | 0x01, data, len, 10) != HAL_OK) return -1;
 8002f8c:	79fb      	ldrb	r3, [r7, #7]
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	b21b      	sxth	r3, r3
 8002f92:	f043 0301 	orr.w	r3, r3, #1
 8002f96:	b21b      	sxth	r3, r3
 8002f98:	b299      	uxth	r1, r3
 8002f9a:	88bb      	ldrh	r3, [r7, #4]
 8002f9c:	220a      	movs	r2, #10
 8002f9e:	9200      	str	r2, [sp, #0]
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	4807      	ldr	r0, [pc, #28]	@ (8002fc0 <user_i2c_read+0x6c>)
 8002fa4:	f001 f9de 	bl	8004364 <HAL_I2C_Master_Receive>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d002      	beq.n	8002fb4 <user_i2c_read+0x60>
 8002fae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002fb2:	e000      	b.n	8002fb6 <user_i2c_read+0x62>

  return 0;
 8002fb4:	2300      	movs	r3, #0
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	20000208 	.word	0x20000208

08002fc4 <user_delay_ms>:

void user_delay_ms(uint32_t period)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  HAL_Delay(period);
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f000 fd5d 	bl	8003a8c <HAL_Delay>
}
 8002fd2:	bf00      	nop
 8002fd4:	3708      	adds	r7, #8
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
	...

08002fdc <user_i2c_write>:

int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af02      	add	r7, sp, #8
 8002fe2:	603a      	str	r2, [r7, #0]
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	71fb      	strb	r3, [r7, #7]
 8002fea:	460b      	mov	r3, r1
 8002fec:	71bb      	strb	r3, [r7, #6]
 8002fee:	4613      	mov	r3, r2
 8002ff0:	80bb      	strh	r3, [r7, #4]
  int8_t *buf;
  buf = malloc(len +1);
 8002ff2:	88bb      	ldrh	r3, [r7, #4]
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f003 fbde 	bl	80067b8 <malloc>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	60fb      	str	r3, [r7, #12]
  buf[0] = reg_addr;
 8003000:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	701a      	strb	r2, [r3, #0]
  memcpy(buf +1, data, len);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	3301      	adds	r3, #1
 800300c:	88ba      	ldrh	r2, [r7, #4]
 800300e:	6839      	ldr	r1, [r7, #0]
 8003010:	4618      	mov	r0, r3
 8003012:	f005 f852 	bl	80080ba <memcpy>

  if(HAL_I2C_Master_Transmit(&hi2c1, (id << 1), (uint8_t*)buf, len + 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 8003016:	79fb      	ldrb	r3, [r7, #7]
 8003018:	b29b      	uxth	r3, r3
 800301a:	005b      	lsls	r3, r3, #1
 800301c:	b299      	uxth	r1, r3
 800301e:	88bb      	ldrh	r3, [r7, #4]
 8003020:	3301      	adds	r3, #1
 8003022:	b29b      	uxth	r3, r3
 8003024:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003028:	9200      	str	r2, [sp, #0]
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	4808      	ldr	r0, [pc, #32]	@ (8003050 <user_i2c_write+0x74>)
 800302e:	f001 f881 	bl	8004134 <HAL_I2C_Master_Transmit>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d002      	beq.n	800303e <user_i2c_write+0x62>
 8003038:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800303c:	e003      	b.n	8003046 <user_i2c_write+0x6a>

  free(buf);
 800303e:	68f8      	ldr	r0, [r7, #12]
 8003040:	f003 fbc2 	bl	80067c8 <free>
  return 0;
 8003044:	2300      	movs	r3, #0
}
 8003046:	4618      	mov	r0, r3
 8003048:	3710      	adds	r7, #16
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	20000208 	.word	0x20000208
 8003054:	00000000 	.word	0x00000000

08003058 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800305e:	f000 fca4 	bl	80039aa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003062:	f000 f971 	bl	8003348 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
  
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003066:	f000 fa29 	bl	80034bc <MX_GPIO_Init>
  MX_SPI1_Init();
 800306a:	f000 f9e9 	bl	8003440 <MX_SPI1_Init>
  MX_I2C1_Init();
 800306e:	f000 f9a9 	bl	80033c4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  dev.dev_id = BME280_I2C_ADDR_PRIM;
 8003072:	4b9b      	ldr	r3, [pc, #620]	@ (80032e0 <main+0x288>)
 8003074:	2276      	movs	r2, #118	@ 0x76
 8003076:	705a      	strb	r2, [r3, #1]
   dev.intf = BME280_I2C_INTF;
 8003078:	4b99      	ldr	r3, [pc, #612]	@ (80032e0 <main+0x288>)
 800307a:	2201      	movs	r2, #1
 800307c:	709a      	strb	r2, [r3, #2]
   dev.read = user_i2c_read;
 800307e:	4b98      	ldr	r3, [pc, #608]	@ (80032e0 <main+0x288>)
 8003080:	4a98      	ldr	r2, [pc, #608]	@ (80032e4 <main+0x28c>)
 8003082:	605a      	str	r2, [r3, #4]
   dev.write = user_i2c_write;
 8003084:	4b96      	ldr	r3, [pc, #600]	@ (80032e0 <main+0x288>)
 8003086:	4a98      	ldr	r2, [pc, #608]	@ (80032e8 <main+0x290>)
 8003088:	609a      	str	r2, [r3, #8]
   dev.delay_ms = user_delay_ms;
 800308a:	4b95      	ldr	r3, [pc, #596]	@ (80032e0 <main+0x288>)
 800308c:	4a97      	ldr	r2, [pc, #604]	@ (80032ec <main+0x294>)
 800308e:	60da      	str	r2, [r3, #12]

   rslt = bme280_init(&dev);
 8003090:	4893      	ldr	r0, [pc, #588]	@ (80032e0 <main+0x288>)
 8003092:	f7fe f807 	bl	80010a4 <bme280_init>
 8003096:	4603      	mov	r3, r0
 8003098:	461a      	mov	r2, r3
 800309a:	4b95      	ldr	r3, [pc, #596]	@ (80032f0 <main+0x298>)
 800309c:	701a      	strb	r2, [r3, #0]

   /* BME280 settings */
   dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 800309e:	4b90      	ldr	r3, [pc, #576]	@ (80032e0 <main+0x288>)
 80030a0:	2201      	movs	r2, #1
 80030a2:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
   dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 80030a6:	4b8e      	ldr	r3, [pc, #568]	@ (80032e0 <main+0x288>)
 80030a8:	2205      	movs	r2, #5
 80030aa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
   dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 80030ae:	4b8c      	ldr	r3, [pc, #560]	@ (80032e0 <main+0x288>)
 80030b0:	2202      	movs	r2, #2
 80030b2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
   dev.settings.filter = BME280_FILTER_COEFF_16;
 80030b6:	4b8a      	ldr	r3, [pc, #552]	@ (80032e0 <main+0x288>)
 80030b8:	2204      	movs	r2, #4
 80030ba:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
   rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 80030be:	4988      	ldr	r1, [pc, #544]	@ (80032e0 <main+0x288>)
 80030c0:	200f      	movs	r0, #15
 80030c2:	f7fe f8e3 	bl	800128c <bme280_set_sensor_settings>
 80030c6:	4603      	mov	r3, r0
 80030c8:	461a      	mov	r2, r3
 80030ca:	4b89      	ldr	r3, [pc, #548]	@ (80032f0 <main+0x298>)
 80030cc:	701a      	strb	r2, [r3, #0]

  epd_init();
 80030ce:	f7ff fbc7 	bl	8002860 <epd_init>

      epd_paint_newimage(image_bw, EPD_W, EPD_H, EPD_ROTATE_180, EPD_COLOR_WHITE);
 80030d2:	23ff      	movs	r3, #255	@ 0xff
 80030d4:	9300      	str	r3, [sp, #0]
 80030d6:	23b4      	movs	r3, #180	@ 0xb4
 80030d8:	22c8      	movs	r2, #200	@ 0xc8
 80030da:	21c8      	movs	r1, #200	@ 0xc8
 80030dc:	4885      	ldr	r0, [pc, #532]	@ (80032f4 <main+0x29c>)
 80030de:	f7ff fd01 	bl	8002ae4 <epd_paint_newimage>

    epd_paint_selectimage(image_bw);
 80030e2:	4884      	ldr	r0, [pc, #528]	@ (80032f4 <main+0x29c>)
 80030e4:	f7ff fe06 	bl	8002cf4 <epd_paint_selectimage>

    epd_paint_clear(EPD_COLOR_WHITE);
 80030e8:	20ff      	movs	r0, #255	@ 0xff
 80030ea:	f7ff fdcf 	bl	8002c8c <epd_paint_clear>
  	// epd_paint_showPicture((EPD_H - 200) / 2,(EPD_W - 64) / 2,200,64,gImage_5,EPD_COLOR_WHITE);

      epd_displayBW(image_bw);
 80030ee:	4881      	ldr	r0, [pc, #516]	@ (80032f4 <main+0x29c>)
 80030f0:	f7ff fc9f 	bl	8002a32 <epd_displayBW>
  	// epd_enter_deepsleepmode(EPD_DEEPSLEEP_MODE1);

      // HAL_Delay(2500);

  	epd_init_partial();
 80030f4:	f7ff fc16 	bl	8002924 <epd_init_partial>

      epd_paint_selectimage(image_bw);
 80030f8:	487e      	ldr	r0, [pc, #504]	@ (80032f4 <main+0x29c>)
 80030fa:	f7ff fdfb 	bl	8002cf4 <epd_paint_selectimage>
      epd_paint_clear(EPD_COLOR_WHITE);
 80030fe:	20ff      	movs	r0, #255	@ 0xff
 8003100:	f7ff fdc4 	bl	8002c8c <epd_paint_clear>

    epd_paint_showString(10, 0, (uint8_t *)&"1.54 Inch", EPD_FONT_SIZE24x12, EPD_COLOR_BLACK);
 8003104:	2300      	movs	r3, #0
 8003106:	9300      	str	r3, [sp, #0]
 8003108:	2318      	movs	r3, #24
 800310a:	4a7b      	ldr	r2, [pc, #492]	@ (80032f8 <main+0x2a0>)
 800310c:	2100      	movs	r1, #0
 800310e:	200a      	movs	r0, #10
 8003110:	f7ff fee2 	bl	8002ed8 <epd_paint_showString>
  	epd_paint_showString(10, 23, (uint8_t *)&"Epaper Module", EPD_FONT_SIZE24x12, EPD_COLOR_BLACK);
 8003114:	2300      	movs	r3, #0
 8003116:	9300      	str	r3, [sp, #0]
 8003118:	2318      	movs	r3, #24
 800311a:	4a78      	ldr	r2, [pc, #480]	@ (80032fc <main+0x2a4>)
 800311c:	2117      	movs	r1, #23
 800311e:	200a      	movs	r0, #10
 8003120:	f7ff feda 	bl	8002ed8 <epd_paint_showString>
  	epd_paint_showString(10, 48, (uint8_t *)&"Designed By WeAct Studio", EPD_FONT_SIZE12x6, EPD_COLOR_BLACK);
 8003124:	2300      	movs	r3, #0
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	230c      	movs	r3, #12
 800312a:	4a75      	ldr	r2, [pc, #468]	@ (8003300 <main+0x2a8>)
 800312c:	2130      	movs	r1, #48	@ 0x30
 800312e:	200a      	movs	r0, #10
 8003130:	f7ff fed2 	bl	8002ed8 <epd_paint_showString>
  	epd_paint_showString(10, 60, (uint8_t *)&"with 200 x 200 resolution", EPD_FONT_SIZE12x6, EPD_COLOR_BLACK);
 8003134:	2300      	movs	r3, #0
 8003136:	9300      	str	r3, [sp, #0]
 8003138:	230c      	movs	r3, #12
 800313a:	4a72      	ldr	r2, [pc, #456]	@ (8003304 <main+0x2ac>)
 800313c:	213c      	movs	r1, #60	@ 0x3c
 800313e:	200a      	movs	r0, #10
 8003140:	f7ff feca 	bl	8002ed8 <epd_paint_showString>
  	// epd_paint_showPicture((EPD_H - 200) / 2,130,200,64,gImage_5,EPD_COLOR_WHITE);

      epd_paint_showString(10,100,(uint8_t *)&"STM32F103C8T6 Example",EPD_FONT_SIZE16x8,EPD_COLOR_BLACK);
 8003144:	2300      	movs	r3, #0
 8003146:	9300      	str	r3, [sp, #0]
 8003148:	2310      	movs	r3, #16
 800314a:	4a6f      	ldr	r2, [pc, #444]	@ (8003308 <main+0x2b0>)
 800314c:	2164      	movs	r1, #100	@ 0x64
 800314e:	200a      	movs	r0, #10
 8003150:	f7ff fec2 	bl	8002ed8 <epd_paint_showString>

  	// sprintf((char *)&text, ">> Partial Mode");
  	// epd_paint_showString(10, 71, text, EPD_FONT_SIZE24x12, EPD_COLOR_BLACK);

  	epd_displayBW_partial(image_bw);
 8003154:	4867      	ldr	r0, [pc, #412]	@ (80032f4 <main+0x29c>)
 8003156:	f7ff fc98 	bl	8002a8a <epd_displayBW_partial>

  	HAL_Delay(1000);
 800315a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800315e:	f000 fc95 	bl	8003a8c <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
     /* Forced mode setting, switched to SLEEP mode after measurement */
	    rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
 8003162:	495f      	ldr	r1, [pc, #380]	@ (80032e0 <main+0x288>)
 8003164:	2001      	movs	r0, #1
 8003166:	f7fe f8e6 	bl	8001336 <bme280_set_sensor_mode>
 800316a:	4603      	mov	r3, r0
 800316c:	461a      	mov	r2, r3
 800316e:	4b60      	ldr	r3, [pc, #384]	@ (80032f0 <main+0x298>)
 8003170:	701a      	strb	r2, [r3, #0]
	    dev.delay_ms(40);
 8003172:	4b5b      	ldr	r3, [pc, #364]	@ (80032e0 <main+0x288>)
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	2028      	movs	r0, #40	@ 0x28
 8003178:	4798      	blx	r3
	    /*Get Data */
	    rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 800317a:	4a59      	ldr	r2, [pc, #356]	@ (80032e0 <main+0x288>)
 800317c:	4963      	ldr	r1, [pc, #396]	@ (800330c <main+0x2b4>)
 800317e:	2007      	movs	r0, #7
 8003180:	f7fe f955 	bl	800142e <bme280_get_sensor_data>
 8003184:	4603      	mov	r3, r0
 8003186:	461a      	mov	r2, r3
 8003188:	4b59      	ldr	r3, [pc, #356]	@ (80032f0 <main+0x298>)
 800318a:	701a      	strb	r2, [r3, #0]
	    if(rslt == BME280_OK)
 800318c:	4b58      	ldr	r3, [pc, #352]	@ (80032f0 <main+0x298>)
 800318e:	f993 3000 	ldrsb.w	r3, [r3]
 8003192:	2b00      	cmp	r3, #0
 8003194:	f040 808b 	bne.w	80032ae <main+0x256>
	    {
	      temperature = comp_data.temperature / 100.0;
 8003198:	4b5c      	ldr	r3, [pc, #368]	@ (800330c <main+0x2b4>)
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	4618      	mov	r0, r3
 800319e:	f7fd f9e9 	bl	8000574 <__aeabi_i2d>
 80031a2:	f04f 0200 	mov.w	r2, #0
 80031a6:	4b5a      	ldr	r3, [pc, #360]	@ (8003310 <main+0x2b8>)
 80031a8:	f7fd fb78 	bl	800089c <__aeabi_ddiv>
 80031ac:	4602      	mov	r2, r0
 80031ae:	460b      	mov	r3, r1
 80031b0:	4610      	mov	r0, r2
 80031b2:	4619      	mov	r1, r3
 80031b4:	f7fd fd40 	bl	8000c38 <__aeabi_d2f>
 80031b8:	4603      	mov	r3, r0
 80031ba:	4a56      	ldr	r2, [pc, #344]	@ (8003314 <main+0x2bc>)
 80031bc:	6013      	str	r3, [r2, #0]
	      humidity = comp_data.humidity / 1024.0;
 80031be:	4b53      	ldr	r3, [pc, #332]	@ (800330c <main+0x2b4>)
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7fd f9c6 	bl	8000554 <__aeabi_ui2d>
 80031c8:	f04f 0200 	mov.w	r2, #0
 80031cc:	4b52      	ldr	r3, [pc, #328]	@ (8003318 <main+0x2c0>)
 80031ce:	f7fd fb65 	bl	800089c <__aeabi_ddiv>
 80031d2:	4602      	mov	r2, r0
 80031d4:	460b      	mov	r3, r1
 80031d6:	4610      	mov	r0, r2
 80031d8:	4619      	mov	r1, r3
 80031da:	f7fd fd2d 	bl	8000c38 <__aeabi_d2f>
 80031de:	4603      	mov	r3, r0
 80031e0:	4a4e      	ldr	r2, [pc, #312]	@ (800331c <main+0x2c4>)
 80031e2:	6013      	str	r3, [r2, #0]
	      pressure = comp_data.pressure / 10000.0 * 0.75;
 80031e4:	4b49      	ldr	r3, [pc, #292]	@ (800330c <main+0x2b4>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4618      	mov	r0, r3
 80031ea:	f7fd f9b3 	bl	8000554 <__aeabi_ui2d>
 80031ee:	a33a      	add	r3, pc, #232	@ (adr r3, 80032d8 <main+0x280>)
 80031f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f4:	f7fd fb52 	bl	800089c <__aeabi_ddiv>
 80031f8:	4602      	mov	r2, r0
 80031fa:	460b      	mov	r3, r1
 80031fc:	4610      	mov	r0, r2
 80031fe:	4619      	mov	r1, r3
 8003200:	f04f 0200 	mov.w	r2, #0
 8003204:	4b46      	ldr	r3, [pc, #280]	@ (8003320 <main+0x2c8>)
 8003206:	f7fd fa1f 	bl	8000648 <__aeabi_dmul>
 800320a:	4602      	mov	r2, r0
 800320c:	460b      	mov	r3, r1
 800320e:	4610      	mov	r0, r2
 8003210:	4619      	mov	r1, r3
 8003212:	f7fd fd11 	bl	8000c38 <__aeabi_d2f>
 8003216:	4603      	mov	r3, r0
 8003218:	4a42      	ldr	r2, [pc, #264]	@ (8003324 <main+0x2cc>)
 800321a:	6013      	str	r3, [r2, #0]

	      /*Display Data */
	      memset(hum_string, 0, sizeof(hum_string));
 800321c:	2232      	movs	r2, #50	@ 0x32
 800321e:	2100      	movs	r1, #0
 8003220:	4841      	ldr	r0, [pc, #260]	@ (8003328 <main+0x2d0>)
 8003222:	f004 ff01 	bl	8008028 <memset>
	      memset(temp_string, 0, sizeof(temp_string));
 8003226:	2232      	movs	r2, #50	@ 0x32
 8003228:	2100      	movs	r1, #0
 800322a:	4840      	ldr	r0, [pc, #256]	@ (800332c <main+0x2d4>)
 800322c:	f004 fefc 	bl	8008028 <memset>
	      memset(press_string, 0, sizeof(press_string));
 8003230:	2232      	movs	r2, #50	@ 0x32
 8003232:	2100      	movs	r1, #0
 8003234:	483e      	ldr	r0, [pc, #248]	@ (8003330 <main+0x2d8>)
 8003236:	f004 fef7 	bl	8008028 <memset>

	      sprintf(hum_string, "Humidity %03.1f %%", humidity);
 800323a:	4b38      	ldr	r3, [pc, #224]	@ (800331c <main+0x2c4>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4618      	mov	r0, r3
 8003240:	f7fd f9aa 	bl	8000598 <__aeabi_f2d>
 8003244:	4602      	mov	r2, r0
 8003246:	460b      	mov	r3, r1
 8003248:	493a      	ldr	r1, [pc, #232]	@ (8003334 <main+0x2dc>)
 800324a:	4837      	ldr	r0, [pc, #220]	@ (8003328 <main+0x2d0>)
 800324c:	f003 ff14 	bl	8007078 <siprintf>
	      sprintf(temp_string, "Temperature %03.1f C", temperature);
 8003250:	4b30      	ldr	r3, [pc, #192]	@ (8003314 <main+0x2bc>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4618      	mov	r0, r3
 8003256:	f7fd f99f 	bl	8000598 <__aeabi_f2d>
 800325a:	4602      	mov	r2, r0
 800325c:	460b      	mov	r3, r1
 800325e:	4936      	ldr	r1, [pc, #216]	@ (8003338 <main+0x2e0>)
 8003260:	4832      	ldr	r0, [pc, #200]	@ (800332c <main+0x2d4>)
 8003262:	f003 ff09 	bl	8007078 <siprintf>
	      sprintf(press_string, "Pressure %03.1f mm", pressure);
 8003266:	4b2f      	ldr	r3, [pc, #188]	@ (8003324 <main+0x2cc>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4618      	mov	r0, r3
 800326c:	f7fd f994 	bl	8000598 <__aeabi_f2d>
 8003270:	4602      	mov	r2, r0
 8003272:	460b      	mov	r3, r1
 8003274:	4931      	ldr	r1, [pc, #196]	@ (800333c <main+0x2e4>)
 8003276:	482e      	ldr	r0, [pc, #184]	@ (8003330 <main+0x2d8>)
 8003278:	f003 fefe 	bl	8007078 <siprintf>
	      //HAL_UART_Transmit(&huart1, (uint8_t*)press_string, strlen(press_string), 1000);
	      // printf(hum_string);
	      // printf(temp_string);
	      // printf(press_string);

        epd_paint_showString(10, 120, hum_string, EPD_FONT_SIZE16x8, EPD_COLOR_BLACK);
 800327c:	2300      	movs	r3, #0
 800327e:	9300      	str	r3, [sp, #0]
 8003280:	2310      	movs	r3, #16
 8003282:	4a29      	ldr	r2, [pc, #164]	@ (8003328 <main+0x2d0>)
 8003284:	2178      	movs	r1, #120	@ 0x78
 8003286:	200a      	movs	r0, #10
 8003288:	f7ff fe26 	bl	8002ed8 <epd_paint_showString>
        epd_paint_showString(10, 140, temp_string, EPD_FONT_SIZE16x8, EPD_COLOR_BLACK);
 800328c:	2300      	movs	r3, #0
 800328e:	9300      	str	r3, [sp, #0]
 8003290:	2310      	movs	r3, #16
 8003292:	4a26      	ldr	r2, [pc, #152]	@ (800332c <main+0x2d4>)
 8003294:	218c      	movs	r1, #140	@ 0x8c
 8003296:	200a      	movs	r0, #10
 8003298:	f7ff fe1e 	bl	8002ed8 <epd_paint_showString>
        epd_paint_showString(10, 160, press_string, EPD_FONT_SIZE16x8, EPD_COLOR_BLACK);
 800329c:	2300      	movs	r3, #0
 800329e:	9300      	str	r3, [sp, #0]
 80032a0:	2310      	movs	r3, #16
 80032a2:	4a23      	ldr	r2, [pc, #140]	@ (8003330 <main+0x2d8>)
 80032a4:	21a0      	movs	r1, #160	@ 0xa0
 80032a6:	200a      	movs	r0, #10
 80032a8:	f7ff fe16 	bl	8002ed8 <epd_paint_showString>
 80032ac:	e00a      	b.n	80032c4 <main+0x26c>

        
	    }
	    else
	    {
	    	printf("BME280 ERROR!\r\n");
 80032ae:	4824      	ldr	r0, [pc, #144]	@ (8003340 <main+0x2e8>)
 80032b0:	f004 fea0 	bl	8007ff4 <puts>
        epd_paint_showString(10, 180, "BME280 ERROR!", EPD_FONT_SIZE16x8, EPD_COLOR_BLACK);
 80032b4:	2300      	movs	r3, #0
 80032b6:	9300      	str	r3, [sp, #0]
 80032b8:	2310      	movs	r3, #16
 80032ba:	4a22      	ldr	r2, [pc, #136]	@ (8003344 <main+0x2ec>)
 80032bc:	21b4      	movs	r1, #180	@ 0xb4
 80032be:	200a      	movs	r0, #10
 80032c0:	f7ff fe0a 	bl	8002ed8 <epd_paint_showString>
	    }

      epd_displayBW_partial(image_bw);
 80032c4:	480b      	ldr	r0, [pc, #44]	@ (80032f4 <main+0x29c>)
 80032c6:	f7ff fbe0 	bl	8002a8a <epd_displayBW_partial>
      // epd_update();

	    HAL_Delay(1000);
 80032ca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80032ce:	f000 fbdd 	bl	8003a8c <HAL_Delay>
	    rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
 80032d2:	e746      	b.n	8003162 <main+0x10a>
 80032d4:	f3af 8000 	nop.w
 80032d8:	00000000 	.word	0x00000000
 80032dc:	40c38800 	.word	0x40c38800
 80032e0:	20001654 	.word	0x20001654
 80032e4:	08002f55 	.word	0x08002f55
 80032e8:	08002fdd 	.word	0x08002fdd
 80032ec:	08002fc5 	.word	0x08002fc5
 80032f0:	200016a0 	.word	0x200016a0
 80032f4:	200002c0 	.word	0x200002c0
 80032f8:	0800a9e0 	.word	0x0800a9e0
 80032fc:	0800a9ec 	.word	0x0800a9ec
 8003300:	0800a9fc 	.word	0x0800a9fc
 8003304:	0800aa18 	.word	0x0800aa18
 8003308:	0800aa34 	.word	0x0800aa34
 800330c:	20001694 	.word	0x20001694
 8003310:	40590000 	.word	0x40590000
 8003314:	20001648 	.word	0x20001648
 8003318:	40900000 	.word	0x40900000
 800331c:	2000164c 	.word	0x2000164c
 8003320:	3fe80000 	.word	0x3fe80000
 8003324:	20001650 	.word	0x20001650
 8003328:	200016a4 	.word	0x200016a4
 800332c:	200016d8 	.word	0x200016d8
 8003330:	2000170c 	.word	0x2000170c
 8003334:	0800aa4c 	.word	0x0800aa4c
 8003338:	0800aa60 	.word	0x0800aa60
 800333c:	0800aa78 	.word	0x0800aa78
 8003340:	0800aa8c 	.word	0x0800aa8c
 8003344:	0800aa9c 	.word	0x0800aa9c

08003348 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b094      	sub	sp, #80	@ 0x50
 800334c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800334e:	f107 0318 	add.w	r3, r7, #24
 8003352:	2238      	movs	r2, #56	@ 0x38
 8003354:	2100      	movs	r1, #0
 8003356:	4618      	mov	r0, r3
 8003358:	f004 fe66 	bl	8008028 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800335c:	1d3b      	adds	r3, r7, #4
 800335e:	2200      	movs	r2, #0
 8003360:	601a      	str	r2, [r3, #0]
 8003362:	605a      	str	r2, [r3, #4]
 8003364:	609a      	str	r2, [r3, #8]
 8003366:	60da      	str	r2, [r3, #12]
 8003368:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800336a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800336e:	f001 fc2d 	bl	8004bcc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003372:	2301      	movs	r3, #1
 8003374:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003376:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800337a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800337c:	2300      	movs	r3, #0
 800337e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003380:	f107 0318 	add.w	r3, r7, #24
 8003384:	4618      	mov	r0, r3
 8003386:	f001 fcd5 	bl	8004d34 <HAL_RCC_OscConfig>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <SystemClock_Config+0x4c>
  {
    Error_Handler();
 8003390:	f000 f8f8 	bl	8003584 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003394:	230f      	movs	r3, #15
 8003396:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8003398:	2302      	movs	r3, #2
 800339a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 800339c:	23a0      	movs	r3, #160	@ 0xa0
 800339e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80033a0:	2300      	movs	r3, #0
 80033a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80033a4:	2300      	movs	r3, #0
 80033a6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80033a8:	1d3b      	adds	r3, r7, #4
 80033aa:	2100      	movs	r1, #0
 80033ac:	4618      	mov	r0, r3
 80033ae:	f001 ffd3 	bl	8005358 <HAL_RCC_ClockConfig>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d001      	beq.n	80033bc <SystemClock_Config+0x74>
  {
    Error_Handler();
 80033b8:	f000 f8e4 	bl	8003584 <Error_Handler>
  }
}
 80033bc:	bf00      	nop
 80033be:	3750      	adds	r7, #80	@ 0x50
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80033c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003438 <MX_I2C1_Init+0x74>)
 80033ca:	4a1c      	ldr	r2, [pc, #112]	@ (800343c <MX_I2C1_Init+0x78>)
 80033cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000103;
 80033ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003438 <MX_I2C1_Init+0x74>)
 80033d0:	f240 1203 	movw	r2, #259	@ 0x103
 80033d4:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80033d6:	4b18      	ldr	r3, [pc, #96]	@ (8003438 <MX_I2C1_Init+0x74>)
 80033d8:	2200      	movs	r2, #0
 80033da:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80033dc:	4b16      	ldr	r3, [pc, #88]	@ (8003438 <MX_I2C1_Init+0x74>)
 80033de:	2201      	movs	r2, #1
 80033e0:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80033e2:	4b15      	ldr	r3, [pc, #84]	@ (8003438 <MX_I2C1_Init+0x74>)
 80033e4:	2200      	movs	r2, #0
 80033e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80033e8:	4b13      	ldr	r3, [pc, #76]	@ (8003438 <MX_I2C1_Init+0x74>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80033ee:	4b12      	ldr	r3, [pc, #72]	@ (8003438 <MX_I2C1_Init+0x74>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80033f4:	4b10      	ldr	r3, [pc, #64]	@ (8003438 <MX_I2C1_Init+0x74>)
 80033f6:	2200      	movs	r2, #0
 80033f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80033fa:	4b0f      	ldr	r3, [pc, #60]	@ (8003438 <MX_I2C1_Init+0x74>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003400:	480d      	ldr	r0, [pc, #52]	@ (8003438 <MX_I2C1_Init+0x74>)
 8003402:	f000 fdfb 	bl	8003ffc <HAL_I2C_Init>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d001      	beq.n	8003410 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800340c:	f000 f8ba 	bl	8003584 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003410:	2100      	movs	r1, #0
 8003412:	4809      	ldr	r0, [pc, #36]	@ (8003438 <MX_I2C1_Init+0x74>)
 8003414:	f001 fb42 	bl	8004a9c <HAL_I2CEx_ConfigAnalogFilter>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800341e:	f000 f8b1 	bl	8003584 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003422:	2100      	movs	r1, #0
 8003424:	4804      	ldr	r0, [pc, #16]	@ (8003438 <MX_I2C1_Init+0x74>)
 8003426:	f001 fb84 	bl	8004b32 <HAL_I2CEx_ConfigDigitalFilter>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d001      	beq.n	8003434 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8003430:	f000 f8a8 	bl	8003584 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003434:	bf00      	nop
 8003436:	bd80      	pop	{r7, pc}
 8003438:	20000208 	.word	0x20000208
 800343c:	40005400 	.word	0x40005400

08003440 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003444:	4b1b      	ldr	r3, [pc, #108]	@ (80034b4 <MX_SPI1_Init+0x74>)
 8003446:	4a1c      	ldr	r2, [pc, #112]	@ (80034b8 <MX_SPI1_Init+0x78>)
 8003448:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800344a:	4b1a      	ldr	r3, [pc, #104]	@ (80034b4 <MX_SPI1_Init+0x74>)
 800344c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003450:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8003452:	4b18      	ldr	r3, [pc, #96]	@ (80034b4 <MX_SPI1_Init+0x74>)
 8003454:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003458:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800345a:	4b16      	ldr	r3, [pc, #88]	@ (80034b4 <MX_SPI1_Init+0x74>)
 800345c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003460:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003462:	4b14      	ldr	r3, [pc, #80]	@ (80034b4 <MX_SPI1_Init+0x74>)
 8003464:	2200      	movs	r2, #0
 8003466:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003468:	4b12      	ldr	r3, [pc, #72]	@ (80034b4 <MX_SPI1_Init+0x74>)
 800346a:	2200      	movs	r2, #0
 800346c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800346e:	4b11      	ldr	r3, [pc, #68]	@ (80034b4 <MX_SPI1_Init+0x74>)
 8003470:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003474:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003476:	4b0f      	ldr	r3, [pc, #60]	@ (80034b4 <MX_SPI1_Init+0x74>)
 8003478:	2208      	movs	r2, #8
 800347a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800347c:	4b0d      	ldr	r3, [pc, #52]	@ (80034b4 <MX_SPI1_Init+0x74>)
 800347e:	2200      	movs	r2, #0
 8003480:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003482:	4b0c      	ldr	r3, [pc, #48]	@ (80034b4 <MX_SPI1_Init+0x74>)
 8003484:	2200      	movs	r2, #0
 8003486:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003488:	4b0a      	ldr	r3, [pc, #40]	@ (80034b4 <MX_SPI1_Init+0x74>)
 800348a:	2200      	movs	r2, #0
 800348c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800348e:	4b09      	ldr	r3, [pc, #36]	@ (80034b4 <MX_SPI1_Init+0x74>)
 8003490:	2207      	movs	r2, #7
 8003492:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003494:	4b07      	ldr	r3, [pc, #28]	@ (80034b4 <MX_SPI1_Init+0x74>)
 8003496:	2200      	movs	r2, #0
 8003498:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800349a:	4b06      	ldr	r3, [pc, #24]	@ (80034b4 <MX_SPI1_Init+0x74>)
 800349c:	2208      	movs	r2, #8
 800349e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80034a0:	4804      	ldr	r0, [pc, #16]	@ (80034b4 <MX_SPI1_Init+0x74>)
 80034a2:	f002 fb2d 	bl	8005b00 <HAL_SPI_Init>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d001      	beq.n	80034b0 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 80034ac:	f000 f86a 	bl	8003584 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80034b0:	bf00      	nop
 80034b2:	bd80      	pop	{r7, pc}
 80034b4:	2000025c 	.word	0x2000025c
 80034b8:	40013000 	.word	0x40013000

080034bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b08a      	sub	sp, #40	@ 0x28
 80034c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034c2:	f107 0314 	add.w	r3, r7, #20
 80034c6:	2200      	movs	r2, #0
 80034c8:	601a      	str	r2, [r3, #0]
 80034ca:	605a      	str	r2, [r3, #4]
 80034cc:	609a      	str	r2, [r3, #8]
 80034ce:	60da      	str	r2, [r3, #12]
 80034d0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80034d2:	4b2b      	ldr	r3, [pc, #172]	@ (8003580 <MX_GPIO_Init+0xc4>)
 80034d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034d6:	4a2a      	ldr	r2, [pc, #168]	@ (8003580 <MX_GPIO_Init+0xc4>)
 80034d8:	f043 0304 	orr.w	r3, r3, #4
 80034dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034de:	4b28      	ldr	r3, [pc, #160]	@ (8003580 <MX_GPIO_Init+0xc4>)
 80034e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034e2:	f003 0304 	and.w	r3, r3, #4
 80034e6:	613b      	str	r3, [r7, #16]
 80034e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80034ea:	4b25      	ldr	r3, [pc, #148]	@ (8003580 <MX_GPIO_Init+0xc4>)
 80034ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034ee:	4a24      	ldr	r2, [pc, #144]	@ (8003580 <MX_GPIO_Init+0xc4>)
 80034f0:	f043 0320 	orr.w	r3, r3, #32
 80034f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034f6:	4b22      	ldr	r3, [pc, #136]	@ (8003580 <MX_GPIO_Init+0xc4>)
 80034f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034fa:	f003 0320 	and.w	r3, r3, #32
 80034fe:	60fb      	str	r3, [r7, #12]
 8003500:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003502:	4b1f      	ldr	r3, [pc, #124]	@ (8003580 <MX_GPIO_Init+0xc4>)
 8003504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003506:	4a1e      	ldr	r2, [pc, #120]	@ (8003580 <MX_GPIO_Init+0xc4>)
 8003508:	f043 0301 	orr.w	r3, r3, #1
 800350c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800350e:	4b1c      	ldr	r3, [pc, #112]	@ (8003580 <MX_GPIO_Init+0xc4>)
 8003510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003512:	f003 0301 	and.w	r3, r3, #1
 8003516:	60bb      	str	r3, [r7, #8]
 8003518:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800351a:	4b19      	ldr	r3, [pc, #100]	@ (8003580 <MX_GPIO_Init+0xc4>)
 800351c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800351e:	4a18      	ldr	r2, [pc, #96]	@ (8003580 <MX_GPIO_Init+0xc4>)
 8003520:	f043 0302 	orr.w	r3, r3, #2
 8003524:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003526:	4b16      	ldr	r3, [pc, #88]	@ (8003580 <MX_GPIO_Init+0xc4>)
 8003528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	607b      	str	r3, [r7, #4]
 8003530:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RST_Pin|DC_Pin|CS_Pin, GPIO_PIN_RESET);
 8003532:	2200      	movs	r2, #0
 8003534:	210b      	movs	r1, #11
 8003536:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800353a:	f000 fd47 	bl	8003fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RST_Pin DC_Pin CS_Pin */
  GPIO_InitStruct.Pin = RST_Pin|DC_Pin|CS_Pin;
 800353e:	230b      	movs	r3, #11
 8003540:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003542:	2301      	movs	r3, #1
 8003544:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003546:	2300      	movs	r3, #0
 8003548:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800354a:	2300      	movs	r3, #0
 800354c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800354e:	f107 0314 	add.w	r3, r7, #20
 8003552:	4619      	mov	r1, r3
 8003554:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003558:	f000 fb9e 	bl	8003c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUSY_Pin */
  GPIO_InitStruct.Pin = BUSY_Pin;
 800355c:	2304      	movs	r3, #4
 800355e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003560:	2300      	movs	r3, #0
 8003562:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003564:	2300      	movs	r3, #0
 8003566:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUSY_GPIO_Port, &GPIO_InitStruct);
 8003568:	f107 0314 	add.w	r3, r7, #20
 800356c:	4619      	mov	r1, r3
 800356e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003572:	f000 fb91 	bl	8003c98 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003576:	bf00      	nop
 8003578:	3728      	adds	r7, #40	@ 0x28
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	40021000 	.word	0x40021000

08003584 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003584:	b480      	push	{r7}
 8003586:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003588:	b672      	cpsid	i
}
 800358a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800358c:	bf00      	nop
 800358e:	e7fd      	b.n	800358c <Error_Handler+0x8>

08003590 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b082      	sub	sp, #8
 8003594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003596:	4b0f      	ldr	r3, [pc, #60]	@ (80035d4 <HAL_MspInit+0x44>)
 8003598:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800359a:	4a0e      	ldr	r2, [pc, #56]	@ (80035d4 <HAL_MspInit+0x44>)
 800359c:	f043 0301 	orr.w	r3, r3, #1
 80035a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80035a2:	4b0c      	ldr	r3, [pc, #48]	@ (80035d4 <HAL_MspInit+0x44>)
 80035a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	607b      	str	r3, [r7, #4]
 80035ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80035ae:	4b09      	ldr	r3, [pc, #36]	@ (80035d4 <HAL_MspInit+0x44>)
 80035b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b2:	4a08      	ldr	r2, [pc, #32]	@ (80035d4 <HAL_MspInit+0x44>)
 80035b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80035ba:	4b06      	ldr	r3, [pc, #24]	@ (80035d4 <HAL_MspInit+0x44>)
 80035bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035c2:	603b      	str	r3, [r7, #0]
 80035c4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80035c6:	f001 fba5 	bl	8004d14 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035ca:	bf00      	nop
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	40021000 	.word	0x40021000

080035d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b09c      	sub	sp, #112	@ 0x70
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035e0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80035e4:	2200      	movs	r2, #0
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	605a      	str	r2, [r3, #4]
 80035ea:	609a      	str	r2, [r3, #8]
 80035ec:	60da      	str	r2, [r3, #12]
 80035ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80035f0:	f107 0318 	add.w	r3, r7, #24
 80035f4:	2244      	movs	r2, #68	@ 0x44
 80035f6:	2100      	movs	r1, #0
 80035f8:	4618      	mov	r0, r3
 80035fa:	f004 fd15 	bl	8008028 <memset>
  if(hi2c->Instance==I2C1)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a2d      	ldr	r2, [pc, #180]	@ (80036b8 <HAL_I2C_MspInit+0xe0>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d153      	bne.n	80036b0 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003608:	2340      	movs	r3, #64	@ 0x40
 800360a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800360c:	2300      	movs	r3, #0
 800360e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003610:	f107 0318 	add.w	r3, r7, #24
 8003614:	4618      	mov	r0, r3
 8003616:	f002 f883 	bl	8005720 <HAL_RCCEx_PeriphCLKConfig>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d001      	beq.n	8003624 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003620:	f7ff ffb0 	bl	8003584 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003624:	4b25      	ldr	r3, [pc, #148]	@ (80036bc <HAL_I2C_MspInit+0xe4>)
 8003626:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003628:	4a24      	ldr	r2, [pc, #144]	@ (80036bc <HAL_I2C_MspInit+0xe4>)
 800362a:	f043 0301 	orr.w	r3, r3, #1
 800362e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003630:	4b22      	ldr	r3, [pc, #136]	@ (80036bc <HAL_I2C_MspInit+0xe4>)
 8003632:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003634:	f003 0301 	and.w	r3, r3, #1
 8003638:	617b      	str	r3, [r7, #20]
 800363a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800363c:	4b1f      	ldr	r3, [pc, #124]	@ (80036bc <HAL_I2C_MspInit+0xe4>)
 800363e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003640:	4a1e      	ldr	r2, [pc, #120]	@ (80036bc <HAL_I2C_MspInit+0xe4>)
 8003642:	f043 0302 	orr.w	r3, r3, #2
 8003646:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003648:	4b1c      	ldr	r3, [pc, #112]	@ (80036bc <HAL_I2C_MspInit+0xe4>)
 800364a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800364c:	f003 0302 	and.w	r3, r3, #2
 8003650:	613b      	str	r3, [r7, #16]
 8003652:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003654:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003658:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800365a:	2312      	movs	r3, #18
 800365c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800365e:	2300      	movs	r3, #0
 8003660:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003662:	2300      	movs	r3, #0
 8003664:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003666:	2304      	movs	r3, #4
 8003668:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800366a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800366e:	4619      	mov	r1, r3
 8003670:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003674:	f000 fb10 	bl	8003c98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003678:	2380      	movs	r3, #128	@ 0x80
 800367a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800367c:	2312      	movs	r3, #18
 800367e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003680:	2300      	movs	r3, #0
 8003682:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003684:	2300      	movs	r3, #0
 8003686:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003688:	2304      	movs	r3, #4
 800368a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800368c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003690:	4619      	mov	r1, r3
 8003692:	480b      	ldr	r0, [pc, #44]	@ (80036c0 <HAL_I2C_MspInit+0xe8>)
 8003694:	f000 fb00 	bl	8003c98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003698:	4b08      	ldr	r3, [pc, #32]	@ (80036bc <HAL_I2C_MspInit+0xe4>)
 800369a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800369c:	4a07      	ldr	r2, [pc, #28]	@ (80036bc <HAL_I2C_MspInit+0xe4>)
 800369e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80036a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80036a4:	4b05      	ldr	r3, [pc, #20]	@ (80036bc <HAL_I2C_MspInit+0xe4>)
 80036a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036ac:	60fb      	str	r3, [r7, #12]
 80036ae:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80036b0:	bf00      	nop
 80036b2:	3770      	adds	r7, #112	@ 0x70
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	40005400 	.word	0x40005400
 80036bc:	40021000 	.word	0x40021000
 80036c0:	48000400 	.word	0x48000400

080036c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b08a      	sub	sp, #40	@ 0x28
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036cc:	f107 0314 	add.w	r3, r7, #20
 80036d0:	2200      	movs	r2, #0
 80036d2:	601a      	str	r2, [r3, #0]
 80036d4:	605a      	str	r2, [r3, #4]
 80036d6:	609a      	str	r2, [r3, #8]
 80036d8:	60da      	str	r2, [r3, #12]
 80036da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a17      	ldr	r2, [pc, #92]	@ (8003740 <HAL_SPI_MspInit+0x7c>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d128      	bne.n	8003738 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80036e6:	4b17      	ldr	r3, [pc, #92]	@ (8003744 <HAL_SPI_MspInit+0x80>)
 80036e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036ea:	4a16      	ldr	r2, [pc, #88]	@ (8003744 <HAL_SPI_MspInit+0x80>)
 80036ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80036f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80036f2:	4b14      	ldr	r3, [pc, #80]	@ (8003744 <HAL_SPI_MspInit+0x80>)
 80036f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036fa:	613b      	str	r3, [r7, #16]
 80036fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036fe:	4b11      	ldr	r3, [pc, #68]	@ (8003744 <HAL_SPI_MspInit+0x80>)
 8003700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003702:	4a10      	ldr	r2, [pc, #64]	@ (8003744 <HAL_SPI_MspInit+0x80>)
 8003704:	f043 0301 	orr.w	r3, r3, #1
 8003708:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800370a:	4b0e      	ldr	r3, [pc, #56]	@ (8003744 <HAL_SPI_MspInit+0x80>)
 800370c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800370e:	f003 0301 	and.w	r3, r3, #1
 8003712:	60fb      	str	r3, [r7, #12]
 8003714:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003716:	23a0      	movs	r3, #160	@ 0xa0
 8003718:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800371a:	2302      	movs	r3, #2
 800371c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800371e:	2300      	movs	r3, #0
 8003720:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003722:	2300      	movs	r3, #0
 8003724:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003726:	2305      	movs	r3, #5
 8003728:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800372a:	f107 0314 	add.w	r3, r7, #20
 800372e:	4619      	mov	r1, r3
 8003730:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003734:	f000 fab0 	bl	8003c98 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003738:	bf00      	nop
 800373a:	3728      	adds	r7, #40	@ 0x28
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}
 8003740:	40013000 	.word	0x40013000
 8003744:	40021000 	.word	0x40021000

08003748 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003748:	b480      	push	{r7}
 800374a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800374c:	bf00      	nop
 800374e:	e7fd      	b.n	800374c <NMI_Handler+0x4>

08003750 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003750:	b480      	push	{r7}
 8003752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003754:	bf00      	nop
 8003756:	e7fd      	b.n	8003754 <HardFault_Handler+0x4>

08003758 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800375c:	bf00      	nop
 800375e:	e7fd      	b.n	800375c <MemManage_Handler+0x4>

08003760 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003764:	bf00      	nop
 8003766:	e7fd      	b.n	8003764 <BusFault_Handler+0x4>

08003768 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003768:	b480      	push	{r7}
 800376a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800376c:	bf00      	nop
 800376e:	e7fd      	b.n	800376c <UsageFault_Handler+0x4>

08003770 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003770:	b480      	push	{r7}
 8003772:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003774:	bf00      	nop
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr

0800377e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800377e:	b480      	push	{r7}
 8003780:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003782:	bf00      	nop
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800378c:	b480      	push	{r7}
 800378e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003790:	bf00      	nop
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr

0800379a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800379a:	b580      	push	{r7, lr}
 800379c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800379e:	f000 f957 	bl	8003a50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037a2:	bf00      	nop
 80037a4:	bd80      	pop	{r7, pc}

080037a6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80037a6:	b480      	push	{r7}
 80037a8:	af00      	add	r7, sp, #0
  return 1;
 80037aa:	2301      	movs	r3, #1
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr

080037b6 <_kill>:

int _kill(int pid, int sig)
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b082      	sub	sp, #8
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	6078      	str	r0, [r7, #4]
 80037be:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80037c0:	f004 fc4e 	bl	8008060 <__errno>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2216      	movs	r2, #22
 80037c8:	601a      	str	r2, [r3, #0]
  return -1;
 80037ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3708      	adds	r7, #8
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}

080037d6 <_exit>:

void _exit (int status)
{
 80037d6:	b580      	push	{r7, lr}
 80037d8:	b082      	sub	sp, #8
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80037de:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f7ff ffe7 	bl	80037b6 <_kill>
  while (1) {}    /* Make sure we hang here */
 80037e8:	bf00      	nop
 80037ea:	e7fd      	b.n	80037e8 <_exit+0x12>

080037ec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	60b9      	str	r1, [r7, #8]
 80037f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037f8:	2300      	movs	r3, #0
 80037fa:	617b      	str	r3, [r7, #20]
 80037fc:	e00a      	b.n	8003814 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80037fe:	f3af 8000 	nop.w
 8003802:	4601      	mov	r1, r0
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	1c5a      	adds	r2, r3, #1
 8003808:	60ba      	str	r2, [r7, #8]
 800380a:	b2ca      	uxtb	r2, r1
 800380c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	3301      	adds	r3, #1
 8003812:	617b      	str	r3, [r7, #20]
 8003814:	697a      	ldr	r2, [r7, #20]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	429a      	cmp	r2, r3
 800381a:	dbf0      	blt.n	80037fe <_read+0x12>
  }

  return len;
 800381c:	687b      	ldr	r3, [r7, #4]
}
 800381e:	4618      	mov	r0, r3
 8003820:	3718      	adds	r7, #24
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}

08003826 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003826:	b580      	push	{r7, lr}
 8003828:	b086      	sub	sp, #24
 800382a:	af00      	add	r7, sp, #0
 800382c:	60f8      	str	r0, [r7, #12]
 800382e:	60b9      	str	r1, [r7, #8]
 8003830:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003832:	2300      	movs	r3, #0
 8003834:	617b      	str	r3, [r7, #20]
 8003836:	e009      	b.n	800384c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	1c5a      	adds	r2, r3, #1
 800383c:	60ba      	str	r2, [r7, #8]
 800383e:	781b      	ldrb	r3, [r3, #0]
 8003840:	4618      	mov	r0, r3
 8003842:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	3301      	adds	r3, #1
 800384a:	617b      	str	r3, [r7, #20]
 800384c:	697a      	ldr	r2, [r7, #20]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	429a      	cmp	r2, r3
 8003852:	dbf1      	blt.n	8003838 <_write+0x12>
  }
  return len;
 8003854:	687b      	ldr	r3, [r7, #4]
}
 8003856:	4618      	mov	r0, r3
 8003858:	3718      	adds	r7, #24
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}

0800385e <_close>:

int _close(int file)
{
 800385e:	b480      	push	{r7}
 8003860:	b083      	sub	sp, #12
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003866:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800386a:	4618      	mov	r0, r3
 800386c:	370c      	adds	r7, #12
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr

08003876 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003876:	b480      	push	{r7}
 8003878:	b083      	sub	sp, #12
 800387a:	af00      	add	r7, sp, #0
 800387c:	6078      	str	r0, [r7, #4]
 800387e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003886:	605a      	str	r2, [r3, #4]
  return 0;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr

08003896 <_isatty>:

int _isatty(int file)
{
 8003896:	b480      	push	{r7}
 8003898:	b083      	sub	sp, #12
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800389e:	2301      	movs	r3, #1
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	370c      	adds	r7, #12
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr

080038ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b085      	sub	sp, #20
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3714      	adds	r7, #20
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
	...

080038c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b086      	sub	sp, #24
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80038d0:	4a14      	ldr	r2, [pc, #80]	@ (8003924 <_sbrk+0x5c>)
 80038d2:	4b15      	ldr	r3, [pc, #84]	@ (8003928 <_sbrk+0x60>)
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80038dc:	4b13      	ldr	r3, [pc, #76]	@ (800392c <_sbrk+0x64>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d102      	bne.n	80038ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80038e4:	4b11      	ldr	r3, [pc, #68]	@ (800392c <_sbrk+0x64>)
 80038e6:	4a12      	ldr	r2, [pc, #72]	@ (8003930 <_sbrk+0x68>)
 80038e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038ea:	4b10      	ldr	r3, [pc, #64]	@ (800392c <_sbrk+0x64>)
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4413      	add	r3, r2
 80038f2:	693a      	ldr	r2, [r7, #16]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d207      	bcs.n	8003908 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80038f8:	f004 fbb2 	bl	8008060 <__errno>
 80038fc:	4603      	mov	r3, r0
 80038fe:	220c      	movs	r2, #12
 8003900:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003902:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003906:	e009      	b.n	800391c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003908:	4b08      	ldr	r3, [pc, #32]	@ (800392c <_sbrk+0x64>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800390e:	4b07      	ldr	r3, [pc, #28]	@ (800392c <_sbrk+0x64>)
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4413      	add	r3, r2
 8003916:	4a05      	ldr	r2, [pc, #20]	@ (800392c <_sbrk+0x64>)
 8003918:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800391a:	68fb      	ldr	r3, [r7, #12]
}
 800391c:	4618      	mov	r0, r3
 800391e:	3718      	adds	r7, #24
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}
 8003924:	20008000 	.word	0x20008000
 8003928:	00000400 	.word	0x00000400
 800392c:	20001740 	.word	0x20001740
 8003930:	20001898 	.word	0x20001898

08003934 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003934:	b480      	push	{r7}
 8003936:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003938:	4b06      	ldr	r3, [pc, #24]	@ (8003954 <SystemInit+0x20>)
 800393a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800393e:	4a05      	ldr	r2, [pc, #20]	@ (8003954 <SystemInit+0x20>)
 8003940:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003944:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003948:	bf00      	nop
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	e000ed00 	.word	0xe000ed00

08003958 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003958:	480d      	ldr	r0, [pc, #52]	@ (8003990 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800395a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800395c:	f7ff ffea 	bl	8003934 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003960:	480c      	ldr	r0, [pc, #48]	@ (8003994 <LoopForever+0x6>)
  ldr r1, =_edata
 8003962:	490d      	ldr	r1, [pc, #52]	@ (8003998 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003964:	4a0d      	ldr	r2, [pc, #52]	@ (800399c <LoopForever+0xe>)
  movs r3, #0
 8003966:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003968:	e002      	b.n	8003970 <LoopCopyDataInit>

0800396a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800396a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800396c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800396e:	3304      	adds	r3, #4

08003970 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003970:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003972:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003974:	d3f9      	bcc.n	800396a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003976:	4a0a      	ldr	r2, [pc, #40]	@ (80039a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003978:	4c0a      	ldr	r4, [pc, #40]	@ (80039a4 <LoopForever+0x16>)
  movs r3, #0
 800397a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800397c:	e001      	b.n	8003982 <LoopFillZerobss>

0800397e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800397e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003980:	3204      	adds	r2, #4

08003982 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003982:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003984:	d3fb      	bcc.n	800397e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8003986:	f004 fb71 	bl	800806c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800398a:	f7ff fb65 	bl	8003058 <main>

0800398e <LoopForever>:

LoopForever:
    b LoopForever
 800398e:	e7fe      	b.n	800398e <LoopForever>
  ldr   r0, =_estack
 8003990:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8003994:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003998:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 800399c:	0800c8dc 	.word	0x0800c8dc
  ldr r2, =_sbss
 80039a0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80039a4:	20001894 	.word	0x20001894

080039a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80039a8:	e7fe      	b.n	80039a8 <ADC1_2_IRQHandler>

080039aa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b082      	sub	sp, #8
 80039ae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80039b0:	2300      	movs	r3, #0
 80039b2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80039b4:	2003      	movs	r0, #3
 80039b6:	f000 f93d 	bl	8003c34 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80039ba:	200f      	movs	r0, #15
 80039bc:	f000 f80e 	bl	80039dc <HAL_InitTick>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d002      	beq.n	80039cc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	71fb      	strb	r3, [r7, #7]
 80039ca:	e001      	b.n	80039d0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80039cc:	f7ff fde0 	bl	8003590 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80039d0:	79fb      	ldrb	r3, [r7, #7]

}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3708      	adds	r7, #8
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
	...

080039dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80039e4:	2300      	movs	r3, #0
 80039e6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80039e8:	4b16      	ldr	r3, [pc, #88]	@ (8003a44 <HAL_InitTick+0x68>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d022      	beq.n	8003a36 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80039f0:	4b15      	ldr	r3, [pc, #84]	@ (8003a48 <HAL_InitTick+0x6c>)
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	4b13      	ldr	r3, [pc, #76]	@ (8003a44 <HAL_InitTick+0x68>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80039fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a04:	4618      	mov	r0, r3
 8003a06:	f000 f93a 	bl	8003c7e <HAL_SYSTICK_Config>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d10f      	bne.n	8003a30 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2b0f      	cmp	r3, #15
 8003a14:	d809      	bhi.n	8003a2a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a16:	2200      	movs	r2, #0
 8003a18:	6879      	ldr	r1, [r7, #4]
 8003a1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003a1e:	f000 f914 	bl	8003c4a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003a22:	4a0a      	ldr	r2, [pc, #40]	@ (8003a4c <HAL_InitTick+0x70>)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6013      	str	r3, [r2, #0]
 8003a28:	e007      	b.n	8003a3a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	73fb      	strb	r3, [r7, #15]
 8003a2e:	e004      	b.n	8003a3a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	73fb      	strb	r3, [r7, #15]
 8003a34:	e001      	b.n	8003a3a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3710      	adds	r7, #16
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	2000000c 	.word	0x2000000c
 8003a48:	20000004 	.word	0x20000004
 8003a4c:	20000008 	.word	0x20000008

08003a50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a50:	b480      	push	{r7}
 8003a52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a54:	4b05      	ldr	r3, [pc, #20]	@ (8003a6c <HAL_IncTick+0x1c>)
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	4b05      	ldr	r3, [pc, #20]	@ (8003a70 <HAL_IncTick+0x20>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	4a03      	ldr	r2, [pc, #12]	@ (8003a6c <HAL_IncTick+0x1c>)
 8003a60:	6013      	str	r3, [r2, #0]
}
 8003a62:	bf00      	nop
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr
 8003a6c:	20001744 	.word	0x20001744
 8003a70:	2000000c 	.word	0x2000000c

08003a74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
  return uwTick;
 8003a78:	4b03      	ldr	r3, [pc, #12]	@ (8003a88 <HAL_GetTick+0x14>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop
 8003a88:	20001744 	.word	0x20001744

08003a8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b084      	sub	sp, #16
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a94:	f7ff ffee 	bl	8003a74 <HAL_GetTick>
 8003a98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003aa4:	d004      	beq.n	8003ab0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003aa6:	4b09      	ldr	r3, [pc, #36]	@ (8003acc <HAL_Delay+0x40>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	68fa      	ldr	r2, [r7, #12]
 8003aac:	4413      	add	r3, r2
 8003aae:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003ab0:	bf00      	nop
 8003ab2:	f7ff ffdf 	bl	8003a74 <HAL_GetTick>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	68fa      	ldr	r2, [r7, #12]
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d8f7      	bhi.n	8003ab2 <HAL_Delay+0x26>
  {
  }
}
 8003ac2:	bf00      	nop
 8003ac4:	bf00      	nop
 8003ac6:	3710      	adds	r7, #16
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	2000000c 	.word	0x2000000c

08003ad0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b085      	sub	sp, #20
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	f003 0307 	and.w	r3, r3, #7
 8003ade:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8003b14 <__NVIC_SetPriorityGrouping+0x44>)
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ae6:	68ba      	ldr	r2, [r7, #8]
 8003ae8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003aec:	4013      	ands	r3, r2
 8003aee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003af8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003afc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b02:	4a04      	ldr	r2, [pc, #16]	@ (8003b14 <__NVIC_SetPriorityGrouping+0x44>)
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	60d3      	str	r3, [r2, #12]
}
 8003b08:	bf00      	nop
 8003b0a:	3714      	adds	r7, #20
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr
 8003b14:	e000ed00 	.word	0xe000ed00

08003b18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b1c:	4b04      	ldr	r3, [pc, #16]	@ (8003b30 <__NVIC_GetPriorityGrouping+0x18>)
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	0a1b      	lsrs	r3, r3, #8
 8003b22:	f003 0307 	and.w	r3, r3, #7
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr
 8003b30:	e000ed00 	.word	0xe000ed00

08003b34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	6039      	str	r1, [r7, #0]
 8003b3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	db0a      	blt.n	8003b5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	b2da      	uxtb	r2, r3
 8003b4c:	490c      	ldr	r1, [pc, #48]	@ (8003b80 <__NVIC_SetPriority+0x4c>)
 8003b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b52:	0112      	lsls	r2, r2, #4
 8003b54:	b2d2      	uxtb	r2, r2
 8003b56:	440b      	add	r3, r1
 8003b58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b5c:	e00a      	b.n	8003b74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	b2da      	uxtb	r2, r3
 8003b62:	4908      	ldr	r1, [pc, #32]	@ (8003b84 <__NVIC_SetPriority+0x50>)
 8003b64:	79fb      	ldrb	r3, [r7, #7]
 8003b66:	f003 030f 	and.w	r3, r3, #15
 8003b6a:	3b04      	subs	r3, #4
 8003b6c:	0112      	lsls	r2, r2, #4
 8003b6e:	b2d2      	uxtb	r2, r2
 8003b70:	440b      	add	r3, r1
 8003b72:	761a      	strb	r2, [r3, #24]
}
 8003b74:	bf00      	nop
 8003b76:	370c      	adds	r7, #12
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr
 8003b80:	e000e100 	.word	0xe000e100
 8003b84:	e000ed00 	.word	0xe000ed00

08003b88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b089      	sub	sp, #36	@ 0x24
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	60b9      	str	r1, [r7, #8]
 8003b92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f003 0307 	and.w	r3, r3, #7
 8003b9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	f1c3 0307 	rsb	r3, r3, #7
 8003ba2:	2b04      	cmp	r3, #4
 8003ba4:	bf28      	it	cs
 8003ba6:	2304      	movcs	r3, #4
 8003ba8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	3304      	adds	r3, #4
 8003bae:	2b06      	cmp	r3, #6
 8003bb0:	d902      	bls.n	8003bb8 <NVIC_EncodePriority+0x30>
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	3b03      	subs	r3, #3
 8003bb6:	e000      	b.n	8003bba <NVIC_EncodePriority+0x32>
 8003bb8:	2300      	movs	r3, #0
 8003bba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bbc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc6:	43da      	mvns	r2, r3
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	401a      	ands	r2, r3
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bd0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bda:	43d9      	mvns	r1, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003be0:	4313      	orrs	r3, r2
         );
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3724      	adds	r7, #36	@ 0x24
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr
	...

08003bf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b082      	sub	sp, #8
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c00:	d301      	bcc.n	8003c06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c02:	2301      	movs	r3, #1
 8003c04:	e00f      	b.n	8003c26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c06:	4a0a      	ldr	r2, [pc, #40]	@ (8003c30 <SysTick_Config+0x40>)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c0e:	210f      	movs	r1, #15
 8003c10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003c14:	f7ff ff8e 	bl	8003b34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c18:	4b05      	ldr	r3, [pc, #20]	@ (8003c30 <SysTick_Config+0x40>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c1e:	4b04      	ldr	r3, [pc, #16]	@ (8003c30 <SysTick_Config+0x40>)
 8003c20:	2207      	movs	r2, #7
 8003c22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3708      	adds	r7, #8
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	e000e010 	.word	0xe000e010

08003c34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f7ff ff47 	bl	8003ad0 <__NVIC_SetPriorityGrouping>
}
 8003c42:	bf00      	nop
 8003c44:	3708      	adds	r7, #8
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}

08003c4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c4a:	b580      	push	{r7, lr}
 8003c4c:	b086      	sub	sp, #24
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	4603      	mov	r3, r0
 8003c52:	60b9      	str	r1, [r7, #8]
 8003c54:	607a      	str	r2, [r7, #4]
 8003c56:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c58:	f7ff ff5e 	bl	8003b18 <__NVIC_GetPriorityGrouping>
 8003c5c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	68b9      	ldr	r1, [r7, #8]
 8003c62:	6978      	ldr	r0, [r7, #20]
 8003c64:	f7ff ff90 	bl	8003b88 <NVIC_EncodePriority>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c6e:	4611      	mov	r1, r2
 8003c70:	4618      	mov	r0, r3
 8003c72:	f7ff ff5f 	bl	8003b34 <__NVIC_SetPriority>
}
 8003c76:	bf00      	nop
 8003c78:	3718      	adds	r7, #24
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}

08003c7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c7e:	b580      	push	{r7, lr}
 8003c80:	b082      	sub	sp, #8
 8003c82:	af00      	add	r7, sp, #0
 8003c84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f7ff ffb2 	bl	8003bf0 <SysTick_Config>
 8003c8c:	4603      	mov	r3, r0
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3708      	adds	r7, #8
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
	...

08003c98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b087      	sub	sp, #28
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003ca6:	e15a      	b.n	8003f5e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	2101      	movs	r1, #1
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	fa01 f303 	lsl.w	r3, r1, r3
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f000 814c 	beq.w	8003f58 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f003 0303 	and.w	r3, r3, #3
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d005      	beq.n	8003cd8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d130      	bne.n	8003d3a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	005b      	lsls	r3, r3, #1
 8003ce2:	2203      	movs	r2, #3
 8003ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce8:	43db      	mvns	r3, r3
 8003cea:	693a      	ldr	r2, [r7, #16]
 8003cec:	4013      	ands	r3, r2
 8003cee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	68da      	ldr	r2, [r3, #12]
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	005b      	lsls	r3, r3, #1
 8003cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfc:	693a      	ldr	r2, [r7, #16]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	693a      	ldr	r2, [r7, #16]
 8003d06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d0e:	2201      	movs	r2, #1
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	fa02 f303 	lsl.w	r3, r2, r3
 8003d16:	43db      	mvns	r3, r3
 8003d18:	693a      	ldr	r2, [r7, #16]
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	091b      	lsrs	r3, r3, #4
 8003d24:	f003 0201 	and.w	r2, r3, #1
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2e:	693a      	ldr	r2, [r7, #16]
 8003d30:	4313      	orrs	r3, r2
 8003d32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	693a      	ldr	r2, [r7, #16]
 8003d38:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	f003 0303 	and.w	r3, r3, #3
 8003d42:	2b03      	cmp	r3, #3
 8003d44:	d017      	beq.n	8003d76 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	005b      	lsls	r3, r3, #1
 8003d50:	2203      	movs	r2, #3
 8003d52:	fa02 f303 	lsl.w	r3, r2, r3
 8003d56:	43db      	mvns	r3, r3
 8003d58:	693a      	ldr	r2, [r7, #16]
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	689a      	ldr	r2, [r3, #8]
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	005b      	lsls	r3, r3, #1
 8003d66:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6a:	693a      	ldr	r2, [r7, #16]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	693a      	ldr	r2, [r7, #16]
 8003d74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f003 0303 	and.w	r3, r3, #3
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d123      	bne.n	8003dca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	08da      	lsrs	r2, r3, #3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	3208      	adds	r2, #8
 8003d8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	f003 0307 	and.w	r3, r3, #7
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	220f      	movs	r2, #15
 8003d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9e:	43db      	mvns	r3, r3
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	4013      	ands	r3, r2
 8003da4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	691a      	ldr	r2, [r3, #16]
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	f003 0307 	and.w	r3, r3, #7
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	fa02 f303 	lsl.w	r3, r2, r3
 8003db6:	693a      	ldr	r2, [r7, #16]
 8003db8:	4313      	orrs	r3, r2
 8003dba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	08da      	lsrs	r2, r3, #3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	3208      	adds	r2, #8
 8003dc4:	6939      	ldr	r1, [r7, #16]
 8003dc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	005b      	lsls	r3, r3, #1
 8003dd4:	2203      	movs	r2, #3
 8003dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dda:	43db      	mvns	r3, r3
 8003ddc:	693a      	ldr	r2, [r7, #16]
 8003dde:	4013      	ands	r3, r2
 8003de0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f003 0203 	and.w	r2, r3, #3
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	005b      	lsls	r3, r3, #1
 8003dee:	fa02 f303 	lsl.w	r3, r2, r3
 8003df2:	693a      	ldr	r2, [r7, #16]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	693a      	ldr	r2, [r7, #16]
 8003dfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	f000 80a6 	beq.w	8003f58 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e0c:	4b5b      	ldr	r3, [pc, #364]	@ (8003f7c <HAL_GPIO_Init+0x2e4>)
 8003e0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e10:	4a5a      	ldr	r2, [pc, #360]	@ (8003f7c <HAL_GPIO_Init+0x2e4>)
 8003e12:	f043 0301 	orr.w	r3, r3, #1
 8003e16:	6613      	str	r3, [r2, #96]	@ 0x60
 8003e18:	4b58      	ldr	r3, [pc, #352]	@ (8003f7c <HAL_GPIO_Init+0x2e4>)
 8003e1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e1c:	f003 0301 	and.w	r3, r3, #1
 8003e20:	60bb      	str	r3, [r7, #8]
 8003e22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e24:	4a56      	ldr	r2, [pc, #344]	@ (8003f80 <HAL_GPIO_Init+0x2e8>)
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	089b      	lsrs	r3, r3, #2
 8003e2a:	3302      	adds	r3, #2
 8003e2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	f003 0303 	and.w	r3, r3, #3
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	220f      	movs	r2, #15
 8003e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e40:	43db      	mvns	r3, r3
 8003e42:	693a      	ldr	r2, [r7, #16]
 8003e44:	4013      	ands	r3, r2
 8003e46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003e4e:	d01f      	beq.n	8003e90 <HAL_GPIO_Init+0x1f8>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	4a4c      	ldr	r2, [pc, #304]	@ (8003f84 <HAL_GPIO_Init+0x2ec>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d019      	beq.n	8003e8c <HAL_GPIO_Init+0x1f4>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	4a4b      	ldr	r2, [pc, #300]	@ (8003f88 <HAL_GPIO_Init+0x2f0>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d013      	beq.n	8003e88 <HAL_GPIO_Init+0x1f0>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	4a4a      	ldr	r2, [pc, #296]	@ (8003f8c <HAL_GPIO_Init+0x2f4>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d00d      	beq.n	8003e84 <HAL_GPIO_Init+0x1ec>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	4a49      	ldr	r2, [pc, #292]	@ (8003f90 <HAL_GPIO_Init+0x2f8>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d007      	beq.n	8003e80 <HAL_GPIO_Init+0x1e8>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4a48      	ldr	r2, [pc, #288]	@ (8003f94 <HAL_GPIO_Init+0x2fc>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d101      	bne.n	8003e7c <HAL_GPIO_Init+0x1e4>
 8003e78:	2305      	movs	r3, #5
 8003e7a:	e00a      	b.n	8003e92 <HAL_GPIO_Init+0x1fa>
 8003e7c:	2306      	movs	r3, #6
 8003e7e:	e008      	b.n	8003e92 <HAL_GPIO_Init+0x1fa>
 8003e80:	2304      	movs	r3, #4
 8003e82:	e006      	b.n	8003e92 <HAL_GPIO_Init+0x1fa>
 8003e84:	2303      	movs	r3, #3
 8003e86:	e004      	b.n	8003e92 <HAL_GPIO_Init+0x1fa>
 8003e88:	2302      	movs	r3, #2
 8003e8a:	e002      	b.n	8003e92 <HAL_GPIO_Init+0x1fa>
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e000      	b.n	8003e92 <HAL_GPIO_Init+0x1fa>
 8003e90:	2300      	movs	r3, #0
 8003e92:	697a      	ldr	r2, [r7, #20]
 8003e94:	f002 0203 	and.w	r2, r2, #3
 8003e98:	0092      	lsls	r2, r2, #2
 8003e9a:	4093      	lsls	r3, r2
 8003e9c:	693a      	ldr	r2, [r7, #16]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ea2:	4937      	ldr	r1, [pc, #220]	@ (8003f80 <HAL_GPIO_Init+0x2e8>)
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	089b      	lsrs	r3, r3, #2
 8003ea8:	3302      	adds	r3, #2
 8003eaa:	693a      	ldr	r2, [r7, #16]
 8003eac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003eb0:	4b39      	ldr	r3, [pc, #228]	@ (8003f98 <HAL_GPIO_Init+0x300>)
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	43db      	mvns	r3, r3
 8003eba:	693a      	ldr	r2, [r7, #16]
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d003      	beq.n	8003ed4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003ed4:	4a30      	ldr	r2, [pc, #192]	@ (8003f98 <HAL_GPIO_Init+0x300>)
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003eda:	4b2f      	ldr	r3, [pc, #188]	@ (8003f98 <HAL_GPIO_Init+0x300>)
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	43db      	mvns	r3, r3
 8003ee4:	693a      	ldr	r2, [r7, #16]
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d003      	beq.n	8003efe <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003ef6:	693a      	ldr	r2, [r7, #16]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	4313      	orrs	r3, r2
 8003efc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003efe:	4a26      	ldr	r2, [pc, #152]	@ (8003f98 <HAL_GPIO_Init+0x300>)
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003f04:	4b24      	ldr	r3, [pc, #144]	@ (8003f98 <HAL_GPIO_Init+0x300>)
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	43db      	mvns	r3, r3
 8003f0e:	693a      	ldr	r2, [r7, #16]
 8003f10:	4013      	ands	r3, r2
 8003f12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d003      	beq.n	8003f28 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003f20:	693a      	ldr	r2, [r7, #16]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003f28:	4a1b      	ldr	r2, [pc, #108]	@ (8003f98 <HAL_GPIO_Init+0x300>)
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003f2e:	4b1a      	ldr	r3, [pc, #104]	@ (8003f98 <HAL_GPIO_Init+0x300>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	43db      	mvns	r3, r3
 8003f38:	693a      	ldr	r2, [r7, #16]
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d003      	beq.n	8003f52 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003f4a:	693a      	ldr	r2, [r7, #16]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003f52:	4a11      	ldr	r2, [pc, #68]	@ (8003f98 <HAL_GPIO_Init+0x300>)
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	3301      	adds	r3, #1
 8003f5c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	fa22 f303 	lsr.w	r3, r2, r3
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	f47f ae9d 	bne.w	8003ca8 <HAL_GPIO_Init+0x10>
  }
}
 8003f6e:	bf00      	nop
 8003f70:	bf00      	nop
 8003f72:	371c      	adds	r7, #28
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr
 8003f7c:	40021000 	.word	0x40021000
 8003f80:	40010000 	.word	0x40010000
 8003f84:	48000400 	.word	0x48000400
 8003f88:	48000800 	.word	0x48000800
 8003f8c:	48000c00 	.word	0x48000c00
 8003f90:	48001000 	.word	0x48001000
 8003f94:	48001400 	.word	0x48001400
 8003f98:	40010400 	.word	0x40010400

08003f9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b085      	sub	sp, #20
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	691a      	ldr	r2, [r3, #16]
 8003fac:	887b      	ldrh	r3, [r7, #2]
 8003fae:	4013      	ands	r3, r2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d002      	beq.n	8003fba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	73fb      	strb	r3, [r7, #15]
 8003fb8:	e001      	b.n	8003fbe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3714      	adds	r7, #20
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	807b      	strh	r3, [r7, #2]
 8003fd8:	4613      	mov	r3, r2
 8003fda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003fdc:	787b      	ldrb	r3, [r7, #1]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d003      	beq.n	8003fea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003fe2:	887a      	ldrh	r2, [r7, #2]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003fe8:	e002      	b.n	8003ff0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003fea:	887a      	ldrh	r2, [r7, #2]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003ff0:	bf00      	nop
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d101      	bne.n	800400e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e08d      	b.n	800412a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004014:	b2db      	uxtb	r3, r3
 8004016:	2b00      	cmp	r3, #0
 8004018:	d106      	bne.n	8004028 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f7ff fad8 	bl	80035d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2224      	movs	r2, #36	@ 0x24
 800402c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f022 0201 	bic.w	r2, r2, #1
 800403e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685a      	ldr	r2, [r3, #4]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800404c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	689a      	ldr	r2, [r3, #8]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800405c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	2b01      	cmp	r3, #1
 8004064:	d107      	bne.n	8004076 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	689a      	ldr	r2, [r3, #8]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004072:	609a      	str	r2, [r3, #8]
 8004074:	e006      	b.n	8004084 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	689a      	ldr	r2, [r3, #8]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004082:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	2b02      	cmp	r3, #2
 800408a:	d108      	bne.n	800409e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	685a      	ldr	r2, [r3, #4]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800409a:	605a      	str	r2, [r3, #4]
 800409c:	e007      	b.n	80040ae <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	685a      	ldr	r2, [r3, #4]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040ac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	6812      	ldr	r2, [r2, #0]
 80040b8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80040bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040c0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	68da      	ldr	r2, [r3, #12]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80040d0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	691a      	ldr	r2, [r3, #16]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	695b      	ldr	r3, [r3, #20]
 80040da:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	699b      	ldr	r3, [r3, #24]
 80040e2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	430a      	orrs	r2, r1
 80040ea:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	69d9      	ldr	r1, [r3, #28]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6a1a      	ldr	r2, [r3, #32]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f042 0201 	orr.w	r2, r2, #1
 800410a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2220      	movs	r2, #32
 8004116:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3708      	adds	r7, #8
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
	...

08004134 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b088      	sub	sp, #32
 8004138:	af02      	add	r7, sp, #8
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	607a      	str	r2, [r7, #4]
 800413e:	461a      	mov	r2, r3
 8004140:	460b      	mov	r3, r1
 8004142:	817b      	strh	r3, [r7, #10]
 8004144:	4613      	mov	r3, r2
 8004146:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b20      	cmp	r3, #32
 8004152:	f040 80fd 	bne.w	8004350 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800415c:	2b01      	cmp	r3, #1
 800415e:	d101      	bne.n	8004164 <HAL_I2C_Master_Transmit+0x30>
 8004160:	2302      	movs	r3, #2
 8004162:	e0f6      	b.n	8004352 <HAL_I2C_Master_Transmit+0x21e>
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800416c:	f7ff fc82 	bl	8003a74 <HAL_GetTick>
 8004170:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	9300      	str	r3, [sp, #0]
 8004176:	2319      	movs	r3, #25
 8004178:	2201      	movs	r2, #1
 800417a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800417e:	68f8      	ldr	r0, [r7, #12]
 8004180:	f000 fa0a 	bl	8004598 <I2C_WaitOnFlagUntilTimeout>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d001      	beq.n	800418e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e0e1      	b.n	8004352 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2221      	movs	r2, #33	@ 0x21
 8004192:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2210      	movs	r2, #16
 800419a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	893a      	ldrh	r2, [r7, #8]
 80041ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	2bff      	cmp	r3, #255	@ 0xff
 80041be:	d906      	bls.n	80041ce <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	22ff      	movs	r2, #255	@ 0xff
 80041c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80041c6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80041ca:	617b      	str	r3, [r7, #20]
 80041cc:	e007      	b.n	80041de <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041d2:	b29a      	uxth	r2, r3
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80041d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80041dc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d024      	beq.n	8004230 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ea:	781a      	ldrb	r2, [r3, #0]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f6:	1c5a      	adds	r2, r3, #1
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004200:	b29b      	uxth	r3, r3
 8004202:	3b01      	subs	r3, #1
 8004204:	b29a      	uxth	r2, r3
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800420e:	3b01      	subs	r3, #1
 8004210:	b29a      	uxth	r2, r3
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800421a:	b2db      	uxtb	r3, r3
 800421c:	3301      	adds	r3, #1
 800421e:	b2da      	uxtb	r2, r3
 8004220:	8979      	ldrh	r1, [r7, #10]
 8004222:	4b4e      	ldr	r3, [pc, #312]	@ (800435c <HAL_I2C_Master_Transmit+0x228>)
 8004224:	9300      	str	r3, [sp, #0]
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	68f8      	ldr	r0, [r7, #12]
 800422a:	f000 fc05 	bl	8004a38 <I2C_TransferConfig>
 800422e:	e066      	b.n	80042fe <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004234:	b2da      	uxtb	r2, r3
 8004236:	8979      	ldrh	r1, [r7, #10]
 8004238:	4b48      	ldr	r3, [pc, #288]	@ (800435c <HAL_I2C_Master_Transmit+0x228>)
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	68f8      	ldr	r0, [r7, #12]
 8004240:	f000 fbfa 	bl	8004a38 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004244:	e05b      	b.n	80042fe <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004246:	693a      	ldr	r2, [r7, #16]
 8004248:	6a39      	ldr	r1, [r7, #32]
 800424a:	68f8      	ldr	r0, [r7, #12]
 800424c:	f000 f9fd 	bl	800464a <I2C_WaitOnTXISFlagUntilTimeout>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e07b      	b.n	8004352 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425e:	781a      	ldrb	r2, [r3, #0]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426a:	1c5a      	adds	r2, r3, #1
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004274:	b29b      	uxth	r3, r3
 8004276:	3b01      	subs	r3, #1
 8004278:	b29a      	uxth	r2, r3
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004282:	3b01      	subs	r3, #1
 8004284:	b29a      	uxth	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800428e:	b29b      	uxth	r3, r3
 8004290:	2b00      	cmp	r3, #0
 8004292:	d034      	beq.n	80042fe <HAL_I2C_Master_Transmit+0x1ca>
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004298:	2b00      	cmp	r3, #0
 800429a:	d130      	bne.n	80042fe <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	9300      	str	r3, [sp, #0]
 80042a0:	6a3b      	ldr	r3, [r7, #32]
 80042a2:	2200      	movs	r2, #0
 80042a4:	2180      	movs	r1, #128	@ 0x80
 80042a6:	68f8      	ldr	r0, [r7, #12]
 80042a8:	f000 f976 	bl	8004598 <I2C_WaitOnFlagUntilTimeout>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d001      	beq.n	80042b6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e04d      	b.n	8004352 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	2bff      	cmp	r3, #255	@ 0xff
 80042be:	d90e      	bls.n	80042de <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	22ff      	movs	r2, #255	@ 0xff
 80042c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042ca:	b2da      	uxtb	r2, r3
 80042cc:	8979      	ldrh	r1, [r7, #10]
 80042ce:	2300      	movs	r3, #0
 80042d0:	9300      	str	r3, [sp, #0]
 80042d2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80042d6:	68f8      	ldr	r0, [r7, #12]
 80042d8:	f000 fbae 	bl	8004a38 <I2C_TransferConfig>
 80042dc:	e00f      	b.n	80042fe <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e2:	b29a      	uxth	r2, r3
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042ec:	b2da      	uxtb	r2, r3
 80042ee:	8979      	ldrh	r1, [r7, #10]
 80042f0:	2300      	movs	r3, #0
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80042f8:	68f8      	ldr	r0, [r7, #12]
 80042fa:	f000 fb9d 	bl	8004a38 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004302:	b29b      	uxth	r3, r3
 8004304:	2b00      	cmp	r3, #0
 8004306:	d19e      	bne.n	8004246 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004308:	693a      	ldr	r2, [r7, #16]
 800430a:	6a39      	ldr	r1, [r7, #32]
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 f9e3 	bl	80046d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d001      	beq.n	800431c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e01a      	b.n	8004352 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2220      	movs	r2, #32
 8004322:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6859      	ldr	r1, [r3, #4]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	4b0c      	ldr	r3, [pc, #48]	@ (8004360 <HAL_I2C_Master_Transmit+0x22c>)
 8004330:	400b      	ands	r3, r1
 8004332:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2220      	movs	r2, #32
 8004338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2200      	movs	r2, #0
 8004340:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800434c:	2300      	movs	r3, #0
 800434e:	e000      	b.n	8004352 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004350:	2302      	movs	r3, #2
  }
}
 8004352:	4618      	mov	r0, r3
 8004354:	3718      	adds	r7, #24
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	80002000 	.word	0x80002000
 8004360:	fe00e800 	.word	0xfe00e800

08004364 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b088      	sub	sp, #32
 8004368:	af02      	add	r7, sp, #8
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	607a      	str	r2, [r7, #4]
 800436e:	461a      	mov	r2, r3
 8004370:	460b      	mov	r3, r1
 8004372:	817b      	strh	r3, [r7, #10]
 8004374:	4613      	mov	r3, r2
 8004376:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800437e:	b2db      	uxtb	r3, r3
 8004380:	2b20      	cmp	r3, #32
 8004382:	f040 80db 	bne.w	800453c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800438c:	2b01      	cmp	r3, #1
 800438e:	d101      	bne.n	8004394 <HAL_I2C_Master_Receive+0x30>
 8004390:	2302      	movs	r3, #2
 8004392:	e0d4      	b.n	800453e <HAL_I2C_Master_Receive+0x1da>
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800439c:	f7ff fb6a 	bl	8003a74 <HAL_GetTick>
 80043a0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	9300      	str	r3, [sp, #0]
 80043a6:	2319      	movs	r3, #25
 80043a8:	2201      	movs	r2, #1
 80043aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f000 f8f2 	bl	8004598 <I2C_WaitOnFlagUntilTimeout>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d001      	beq.n	80043be <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e0bf      	b.n	800453e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2222      	movs	r2, #34	@ 0x22
 80043c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2210      	movs	r2, #16
 80043ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2200      	movs	r2, #0
 80043d2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	893a      	ldrh	r2, [r7, #8]
 80043de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2200      	movs	r2, #0
 80043e4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	2bff      	cmp	r3, #255	@ 0xff
 80043ee:	d90e      	bls.n	800440e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	22ff      	movs	r2, #255	@ 0xff
 80043f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043fa:	b2da      	uxtb	r2, r3
 80043fc:	8979      	ldrh	r1, [r7, #10]
 80043fe:	4b52      	ldr	r3, [pc, #328]	@ (8004548 <HAL_I2C_Master_Receive+0x1e4>)
 8004400:	9300      	str	r3, [sp, #0]
 8004402:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004406:	68f8      	ldr	r0, [r7, #12]
 8004408:	f000 fb16 	bl	8004a38 <I2C_TransferConfig>
 800440c:	e06d      	b.n	80044ea <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004412:	b29a      	uxth	r2, r3
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800441c:	b2da      	uxtb	r2, r3
 800441e:	8979      	ldrh	r1, [r7, #10]
 8004420:	4b49      	ldr	r3, [pc, #292]	@ (8004548 <HAL_I2C_Master_Receive+0x1e4>)
 8004422:	9300      	str	r3, [sp, #0]
 8004424:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004428:	68f8      	ldr	r0, [r7, #12]
 800442a:	f000 fb05 	bl	8004a38 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800442e:	e05c      	b.n	80044ea <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004430:	697a      	ldr	r2, [r7, #20]
 8004432:	6a39      	ldr	r1, [r7, #32]
 8004434:	68f8      	ldr	r0, [r7, #12]
 8004436:	f000 f993 	bl	8004760 <I2C_WaitOnRXNEFlagUntilTimeout>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d001      	beq.n	8004444 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e07c      	b.n	800453e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800444e:	b2d2      	uxtb	r2, r2
 8004450:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004456:	1c5a      	adds	r2, r3, #1
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004460:	3b01      	subs	r3, #1
 8004462:	b29a      	uxth	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800446c:	b29b      	uxth	r3, r3
 800446e:	3b01      	subs	r3, #1
 8004470:	b29a      	uxth	r2, r3
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800447a:	b29b      	uxth	r3, r3
 800447c:	2b00      	cmp	r3, #0
 800447e:	d034      	beq.n	80044ea <HAL_I2C_Master_Receive+0x186>
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004484:	2b00      	cmp	r3, #0
 8004486:	d130      	bne.n	80044ea <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	9300      	str	r3, [sp, #0]
 800448c:	6a3b      	ldr	r3, [r7, #32]
 800448e:	2200      	movs	r2, #0
 8004490:	2180      	movs	r1, #128	@ 0x80
 8004492:	68f8      	ldr	r0, [r7, #12]
 8004494:	f000 f880 	bl	8004598 <I2C_WaitOnFlagUntilTimeout>
 8004498:	4603      	mov	r3, r0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d001      	beq.n	80044a2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e04d      	b.n	800453e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	2bff      	cmp	r3, #255	@ 0xff
 80044aa:	d90e      	bls.n	80044ca <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	22ff      	movs	r2, #255	@ 0xff
 80044b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044b6:	b2da      	uxtb	r2, r3
 80044b8:	8979      	ldrh	r1, [r7, #10]
 80044ba:	2300      	movs	r3, #0
 80044bc:	9300      	str	r3, [sp, #0]
 80044be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80044c2:	68f8      	ldr	r0, [r7, #12]
 80044c4:	f000 fab8 	bl	8004a38 <I2C_TransferConfig>
 80044c8:	e00f      	b.n	80044ea <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ce:	b29a      	uxth	r2, r3
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044d8:	b2da      	uxtb	r2, r3
 80044da:	8979      	ldrh	r1, [r7, #10]
 80044dc:	2300      	movs	r3, #0
 80044de:	9300      	str	r3, [sp, #0]
 80044e0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044e4:	68f8      	ldr	r0, [r7, #12]
 80044e6:	f000 faa7 	bl	8004a38 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d19d      	bne.n	8004430 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044f4:	697a      	ldr	r2, [r7, #20]
 80044f6:	6a39      	ldr	r1, [r7, #32]
 80044f8:	68f8      	ldr	r0, [r7, #12]
 80044fa:	f000 f8ed 	bl	80046d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80044fe:	4603      	mov	r3, r0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d001      	beq.n	8004508 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e01a      	b.n	800453e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2220      	movs	r2, #32
 800450e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	6859      	ldr	r1, [r3, #4]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	4b0c      	ldr	r3, [pc, #48]	@ (800454c <HAL_I2C_Master_Receive+0x1e8>)
 800451c:	400b      	ands	r3, r1
 800451e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2220      	movs	r2, #32
 8004524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2200      	movs	r2, #0
 800452c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004538:	2300      	movs	r3, #0
 800453a:	e000      	b.n	800453e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800453c:	2302      	movs	r3, #2
  }
}
 800453e:	4618      	mov	r0, r3
 8004540:	3718      	adds	r7, #24
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	80002400 	.word	0x80002400
 800454c:	fe00e800 	.word	0xfe00e800

08004550 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	f003 0302 	and.w	r3, r3, #2
 8004562:	2b02      	cmp	r3, #2
 8004564:	d103      	bne.n	800456e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2200      	movs	r2, #0
 800456c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	699b      	ldr	r3, [r3, #24]
 8004574:	f003 0301 	and.w	r3, r3, #1
 8004578:	2b01      	cmp	r3, #1
 800457a:	d007      	beq.n	800458c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	699a      	ldr	r2, [r3, #24]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f042 0201 	orr.w	r2, r2, #1
 800458a:	619a      	str	r2, [r3, #24]
  }
}
 800458c:	bf00      	nop
 800458e:	370c      	adds	r7, #12
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr

08004598 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	603b      	str	r3, [r7, #0]
 80045a4:	4613      	mov	r3, r2
 80045a6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045a8:	e03b      	b.n	8004622 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80045aa:	69ba      	ldr	r2, [r7, #24]
 80045ac:	6839      	ldr	r1, [r7, #0]
 80045ae:	68f8      	ldr	r0, [r7, #12]
 80045b0:	f000 f962 	bl	8004878 <I2C_IsErrorOccurred>
 80045b4:	4603      	mov	r3, r0
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d001      	beq.n	80045be <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e041      	b.n	8004642 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045c4:	d02d      	beq.n	8004622 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045c6:	f7ff fa55 	bl	8003a74 <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	683a      	ldr	r2, [r7, #0]
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d302      	bcc.n	80045dc <I2C_WaitOnFlagUntilTimeout+0x44>
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d122      	bne.n	8004622 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	699a      	ldr	r2, [r3, #24]
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	4013      	ands	r3, r2
 80045e6:	68ba      	ldr	r2, [r7, #8]
 80045e8:	429a      	cmp	r2, r3
 80045ea:	bf0c      	ite	eq
 80045ec:	2301      	moveq	r3, #1
 80045ee:	2300      	movne	r3, #0
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	461a      	mov	r2, r3
 80045f4:	79fb      	ldrb	r3, [r7, #7]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d113      	bne.n	8004622 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045fe:	f043 0220 	orr.w	r2, r3, #32
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2220      	movs	r2, #32
 800460a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2200      	movs	r2, #0
 8004612:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2200      	movs	r2, #0
 800461a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e00f      	b.n	8004642 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	699a      	ldr	r2, [r3, #24]
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	4013      	ands	r3, r2
 800462c:	68ba      	ldr	r2, [r7, #8]
 800462e:	429a      	cmp	r2, r3
 8004630:	bf0c      	ite	eq
 8004632:	2301      	moveq	r3, #1
 8004634:	2300      	movne	r3, #0
 8004636:	b2db      	uxtb	r3, r3
 8004638:	461a      	mov	r2, r3
 800463a:	79fb      	ldrb	r3, [r7, #7]
 800463c:	429a      	cmp	r2, r3
 800463e:	d0b4      	beq.n	80045aa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800464a:	b580      	push	{r7, lr}
 800464c:	b084      	sub	sp, #16
 800464e:	af00      	add	r7, sp, #0
 8004650:	60f8      	str	r0, [r7, #12]
 8004652:	60b9      	str	r1, [r7, #8]
 8004654:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004656:	e033      	b.n	80046c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	68b9      	ldr	r1, [r7, #8]
 800465c:	68f8      	ldr	r0, [r7, #12]
 800465e:	f000 f90b 	bl	8004878 <I2C_IsErrorOccurred>
 8004662:	4603      	mov	r3, r0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d001      	beq.n	800466c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e031      	b.n	80046d0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004672:	d025      	beq.n	80046c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004674:	f7ff f9fe 	bl	8003a74 <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	68ba      	ldr	r2, [r7, #8]
 8004680:	429a      	cmp	r2, r3
 8004682:	d302      	bcc.n	800468a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d11a      	bne.n	80046c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	f003 0302 	and.w	r3, r3, #2
 8004694:	2b02      	cmp	r3, #2
 8004696:	d013      	beq.n	80046c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800469c:	f043 0220 	orr.w	r2, r3, #32
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2220      	movs	r2, #32
 80046a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2200      	movs	r2, #0
 80046b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2200      	movs	r2, #0
 80046b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e007      	b.n	80046d0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	699b      	ldr	r3, [r3, #24]
 80046c6:	f003 0302 	and.w	r3, r3, #2
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d1c4      	bne.n	8004658 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80046ce:	2300      	movs	r3, #0
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3710      	adds	r7, #16
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}

080046d8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	60b9      	str	r1, [r7, #8]
 80046e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046e4:	e02f      	b.n	8004746 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	68b9      	ldr	r1, [r7, #8]
 80046ea:	68f8      	ldr	r0, [r7, #12]
 80046ec:	f000 f8c4 	bl	8004878 <I2C_IsErrorOccurred>
 80046f0:	4603      	mov	r3, r0
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d001      	beq.n	80046fa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e02d      	b.n	8004756 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046fa:	f7ff f9bb 	bl	8003a74 <HAL_GetTick>
 80046fe:	4602      	mov	r2, r0
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	68ba      	ldr	r2, [r7, #8]
 8004706:	429a      	cmp	r2, r3
 8004708:	d302      	bcc.n	8004710 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d11a      	bne.n	8004746 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	699b      	ldr	r3, [r3, #24]
 8004716:	f003 0320 	and.w	r3, r3, #32
 800471a:	2b20      	cmp	r3, #32
 800471c:	d013      	beq.n	8004746 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004722:	f043 0220 	orr.w	r2, r3, #32
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2220      	movs	r2, #32
 800472e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2200      	movs	r2, #0
 8004736:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2200      	movs	r2, #0
 800473e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e007      	b.n	8004756 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	699b      	ldr	r3, [r3, #24]
 800474c:	f003 0320 	and.w	r3, r3, #32
 8004750:	2b20      	cmp	r3, #32
 8004752:	d1c8      	bne.n	80046e6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004754:	2300      	movs	r3, #0
}
 8004756:	4618      	mov	r0, r3
 8004758:	3710      	adds	r7, #16
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
	...

08004760 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b086      	sub	sp, #24
 8004764:	af00      	add	r7, sp, #0
 8004766:	60f8      	str	r0, [r7, #12]
 8004768:	60b9      	str	r1, [r7, #8]
 800476a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800476c:	2300      	movs	r3, #0
 800476e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004770:	e071      	b.n	8004856 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	68b9      	ldr	r1, [r7, #8]
 8004776:	68f8      	ldr	r0, [r7, #12]
 8004778:	f000 f87e 	bl	8004878 <I2C_IsErrorOccurred>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d001      	beq.n	8004786 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	699b      	ldr	r3, [r3, #24]
 800478c:	f003 0320 	and.w	r3, r3, #32
 8004790:	2b20      	cmp	r3, #32
 8004792:	d13b      	bne.n	800480c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8004794:	7dfb      	ldrb	r3, [r7, #23]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d138      	bne.n	800480c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	699b      	ldr	r3, [r3, #24]
 80047a0:	f003 0304 	and.w	r3, r3, #4
 80047a4:	2b04      	cmp	r3, #4
 80047a6:	d105      	bne.n	80047b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d001      	beq.n	80047b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80047b0:	2300      	movs	r3, #0
 80047b2:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	f003 0310 	and.w	r3, r3, #16
 80047be:	2b10      	cmp	r3, #16
 80047c0:	d121      	bne.n	8004806 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	2210      	movs	r2, #16
 80047c8:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2204      	movs	r2, #4
 80047ce:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2220      	movs	r2, #32
 80047d6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	6859      	ldr	r1, [r3, #4]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	4b24      	ldr	r3, [pc, #144]	@ (8004874 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80047e4:	400b      	ands	r3, r1
 80047e6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2220      	movs	r2, #32
 80047ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2200      	movs	r2, #0
 80047f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	75fb      	strb	r3, [r7, #23]
 8004804:	e002      	b.n	800480c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800480c:	f7ff f932 	bl	8003a74 <HAL_GetTick>
 8004810:	4602      	mov	r2, r0
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	68ba      	ldr	r2, [r7, #8]
 8004818:	429a      	cmp	r2, r3
 800481a:	d302      	bcc.n	8004822 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d119      	bne.n	8004856 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8004822:	7dfb      	ldrb	r3, [r7, #23]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d116      	bne.n	8004856 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	699b      	ldr	r3, [r3, #24]
 800482e:	f003 0304 	and.w	r3, r3, #4
 8004832:	2b04      	cmp	r3, #4
 8004834:	d00f      	beq.n	8004856 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800483a:	f043 0220 	orr.w	r2, r3, #32
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	2220      	movs	r2, #32
 8004846:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	699b      	ldr	r3, [r3, #24]
 800485c:	f003 0304 	and.w	r3, r3, #4
 8004860:	2b04      	cmp	r3, #4
 8004862:	d002      	beq.n	800486a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8004864:	7dfb      	ldrb	r3, [r7, #23]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d083      	beq.n	8004772 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800486a:	7dfb      	ldrb	r3, [r7, #23]
}
 800486c:	4618      	mov	r0, r3
 800486e:	3718      	adds	r7, #24
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}
 8004874:	fe00e800 	.word	0xfe00e800

08004878 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b08a      	sub	sp, #40	@ 0x28
 800487c:	af00      	add	r7, sp, #0
 800487e:	60f8      	str	r0, [r7, #12]
 8004880:	60b9      	str	r1, [r7, #8]
 8004882:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004884:	2300      	movs	r3, #0
 8004886:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	699b      	ldr	r3, [r3, #24]
 8004890:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004892:	2300      	movs	r3, #0
 8004894:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800489a:	69bb      	ldr	r3, [r7, #24]
 800489c:	f003 0310 	and.w	r3, r3, #16
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d068      	beq.n	8004976 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	2210      	movs	r2, #16
 80048aa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80048ac:	e049      	b.n	8004942 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048b4:	d045      	beq.n	8004942 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80048b6:	f7ff f8dd 	bl	8003a74 <HAL_GetTick>
 80048ba:	4602      	mov	r2, r0
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	68ba      	ldr	r2, [r7, #8]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d302      	bcc.n	80048cc <I2C_IsErrorOccurred+0x54>
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d13a      	bne.n	8004942 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048d6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048de:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	699b      	ldr	r3, [r3, #24]
 80048e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048ee:	d121      	bne.n	8004934 <I2C_IsErrorOccurred+0xbc>
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048f6:	d01d      	beq.n	8004934 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80048f8:	7cfb      	ldrb	r3, [r7, #19]
 80048fa:	2b20      	cmp	r3, #32
 80048fc:	d01a      	beq.n	8004934 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	685a      	ldr	r2, [r3, #4]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800490c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800490e:	f7ff f8b1 	bl	8003a74 <HAL_GetTick>
 8004912:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004914:	e00e      	b.n	8004934 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004916:	f7ff f8ad 	bl	8003a74 <HAL_GetTick>
 800491a:	4602      	mov	r2, r0
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	2b19      	cmp	r3, #25
 8004922:	d907      	bls.n	8004934 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004924:	6a3b      	ldr	r3, [r7, #32]
 8004926:	f043 0320 	orr.w	r3, r3, #32
 800492a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004932:	e006      	b.n	8004942 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	699b      	ldr	r3, [r3, #24]
 800493a:	f003 0320 	and.w	r3, r3, #32
 800493e:	2b20      	cmp	r3, #32
 8004940:	d1e9      	bne.n	8004916 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	f003 0320 	and.w	r3, r3, #32
 800494c:	2b20      	cmp	r3, #32
 800494e:	d003      	beq.n	8004958 <I2C_IsErrorOccurred+0xe0>
 8004950:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004954:	2b00      	cmp	r3, #0
 8004956:	d0aa      	beq.n	80048ae <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004958:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800495c:	2b00      	cmp	r3, #0
 800495e:	d103      	bne.n	8004968 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	2220      	movs	r2, #32
 8004966:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004968:	6a3b      	ldr	r3, [r7, #32]
 800496a:	f043 0304 	orr.w	r3, r3, #4
 800496e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	699b      	ldr	r3, [r3, #24]
 800497c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800497e:	69bb      	ldr	r3, [r7, #24]
 8004980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00b      	beq.n	80049a0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004988:	6a3b      	ldr	r3, [r7, #32]
 800498a:	f043 0301 	orr.w	r3, r3, #1
 800498e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004998:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80049a0:	69bb      	ldr	r3, [r7, #24]
 80049a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00b      	beq.n	80049c2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80049aa:	6a3b      	ldr	r3, [r7, #32]
 80049ac:	f043 0308 	orr.w	r3, r3, #8
 80049b0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80049ba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80049c2:	69bb      	ldr	r3, [r7, #24]
 80049c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d00b      	beq.n	80049e4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80049cc:	6a3b      	ldr	r3, [r7, #32]
 80049ce:	f043 0302 	orr.w	r3, r3, #2
 80049d2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80049dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80049e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d01c      	beq.n	8004a26 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80049ec:	68f8      	ldr	r0, [r7, #12]
 80049ee:	f7ff fdaf 	bl	8004550 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	6859      	ldr	r1, [r3, #4]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	4b0d      	ldr	r3, [pc, #52]	@ (8004a34 <I2C_IsErrorOccurred+0x1bc>)
 80049fe:	400b      	ands	r3, r1
 8004a00:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a06:	6a3b      	ldr	r3, [r7, #32]
 8004a08:	431a      	orrs	r2, r3
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2220      	movs	r2, #32
 8004a12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2200      	movs	r2, #0
 8004a22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004a26:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3728      	adds	r7, #40	@ 0x28
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	fe00e800 	.word	0xfe00e800

08004a38 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b087      	sub	sp, #28
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	60f8      	str	r0, [r7, #12]
 8004a40:	607b      	str	r3, [r7, #4]
 8004a42:	460b      	mov	r3, r1
 8004a44:	817b      	strh	r3, [r7, #10]
 8004a46:	4613      	mov	r3, r2
 8004a48:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a4a:	897b      	ldrh	r3, [r7, #10]
 8004a4c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a50:	7a7b      	ldrb	r3, [r7, #9]
 8004a52:	041b      	lsls	r3, r3, #16
 8004a54:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a58:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a5e:	6a3b      	ldr	r3, [r7, #32]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004a66:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	685a      	ldr	r2, [r3, #4]
 8004a6e:	6a3b      	ldr	r3, [r7, #32]
 8004a70:	0d5b      	lsrs	r3, r3, #21
 8004a72:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004a76:	4b08      	ldr	r3, [pc, #32]	@ (8004a98 <I2C_TransferConfig+0x60>)
 8004a78:	430b      	orrs	r3, r1
 8004a7a:	43db      	mvns	r3, r3
 8004a7c:	ea02 0103 	and.w	r1, r2, r3
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	697a      	ldr	r2, [r7, #20]
 8004a86:	430a      	orrs	r2, r1
 8004a88:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004a8a:	bf00      	nop
 8004a8c:	371c      	adds	r7, #28
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a94:	4770      	bx	lr
 8004a96:	bf00      	nop
 8004a98:	03ff63ff 	.word	0x03ff63ff

08004a9c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	2b20      	cmp	r3, #32
 8004ab0:	d138      	bne.n	8004b24 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d101      	bne.n	8004ac0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004abc:	2302      	movs	r3, #2
 8004abe:	e032      	b.n	8004b26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2224      	movs	r2, #36	@ 0x24
 8004acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f022 0201 	bic.w	r2, r2, #1
 8004ade:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004aee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	6819      	ldr	r1, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	683a      	ldr	r2, [r7, #0]
 8004afc:	430a      	orrs	r2, r1
 8004afe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f042 0201 	orr.w	r2, r2, #1
 8004b0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2220      	movs	r2, #32
 8004b14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004b20:	2300      	movs	r3, #0
 8004b22:	e000      	b.n	8004b26 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004b24:	2302      	movs	r3, #2
  }
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	370c      	adds	r7, #12
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr

08004b32 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004b32:	b480      	push	{r7}
 8004b34:	b085      	sub	sp, #20
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
 8004b3a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	2b20      	cmp	r3, #32
 8004b46:	d139      	bne.n	8004bbc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d101      	bne.n	8004b56 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004b52:	2302      	movs	r3, #2
 8004b54:	e033      	b.n	8004bbe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2201      	movs	r2, #1
 8004b5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2224      	movs	r2, #36	@ 0x24
 8004b62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f022 0201 	bic.w	r2, r2, #1
 8004b74:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004b84:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	021b      	lsls	r3, r3, #8
 8004b8a:	68fa      	ldr	r2, [r7, #12]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68fa      	ldr	r2, [r7, #12]
 8004b96:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f042 0201 	orr.w	r2, r2, #1
 8004ba6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2220      	movs	r2, #32
 8004bac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	e000      	b.n	8004bbe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004bbc:	2302      	movs	r3, #2
  }
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3714      	adds	r7, #20
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr
	...

08004bcc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b085      	sub	sp, #20
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d141      	bne.n	8004c5e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004bda:	4b4b      	ldr	r3, [pc, #300]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004be2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004be6:	d131      	bne.n	8004c4c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004be8:	4b47      	ldr	r3, [pc, #284]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bee:	4a46      	ldr	r2, [pc, #280]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bf0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bf4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004bf8:	4b43      	ldr	r3, [pc, #268]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004c00:	4a41      	ldr	r2, [pc, #260]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c06:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004c08:	4b40      	ldr	r3, [pc, #256]	@ (8004d0c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2232      	movs	r2, #50	@ 0x32
 8004c0e:	fb02 f303 	mul.w	r3, r2, r3
 8004c12:	4a3f      	ldr	r2, [pc, #252]	@ (8004d10 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004c14:	fba2 2303 	umull	r2, r3, r2, r3
 8004c18:	0c9b      	lsrs	r3, r3, #18
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c1e:	e002      	b.n	8004c26 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	3b01      	subs	r3, #1
 8004c24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c26:	4b38      	ldr	r3, [pc, #224]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c28:	695b      	ldr	r3, [r3, #20]
 8004c2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c32:	d102      	bne.n	8004c3a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d1f2      	bne.n	8004c20 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004c3a:	4b33      	ldr	r3, [pc, #204]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c46:	d158      	bne.n	8004cfa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004c48:	2303      	movs	r3, #3
 8004c4a:	e057      	b.n	8004cfc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c4c:	4b2e      	ldr	r3, [pc, #184]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c52:	4a2d      	ldr	r2, [pc, #180]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c58:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004c5c:	e04d      	b.n	8004cfa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c64:	d141      	bne.n	8004cea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004c66:	4b28      	ldr	r3, [pc, #160]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004c6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c72:	d131      	bne.n	8004cd8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c74:	4b24      	ldr	r3, [pc, #144]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c7a:	4a23      	ldr	r2, [pc, #140]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c80:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c84:	4b20      	ldr	r3, [pc, #128]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004c8c:	4a1e      	ldr	r2, [pc, #120]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c92:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004c94:	4b1d      	ldr	r3, [pc, #116]	@ (8004d0c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2232      	movs	r2, #50	@ 0x32
 8004c9a:	fb02 f303 	mul.w	r3, r2, r3
 8004c9e:	4a1c      	ldr	r2, [pc, #112]	@ (8004d10 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca4:	0c9b      	lsrs	r3, r3, #18
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004caa:	e002      	b.n	8004cb2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004cb2:	4b15      	ldr	r3, [pc, #84]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cbe:	d102      	bne.n	8004cc6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d1f2      	bne.n	8004cac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004cc6:	4b10      	ldr	r3, [pc, #64]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cd2:	d112      	bne.n	8004cfa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	e011      	b.n	8004cfc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004cde:	4a0a      	ldr	r2, [pc, #40]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ce0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ce4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004ce8:	e007      	b.n	8004cfa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004cea:	4b07      	ldr	r3, [pc, #28]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004cf2:	4a05      	ldr	r2, [pc, #20]	@ (8004d08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cf4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004cf8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004cfa:	2300      	movs	r3, #0
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3714      	adds	r7, #20
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr
 8004d08:	40007000 	.word	0x40007000
 8004d0c:	20000004 	.word	0x20000004
 8004d10:	431bde83 	.word	0x431bde83

08004d14 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004d14:	b480      	push	{r7}
 8004d16:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004d18:	4b05      	ldr	r3, [pc, #20]	@ (8004d30 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	4a04      	ldr	r2, [pc, #16]	@ (8004d30 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004d1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d22:	6093      	str	r3, [r2, #8]
}
 8004d24:	bf00      	nop
 8004d26:	46bd      	mov	sp, r7
 8004d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2c:	4770      	bx	lr
 8004d2e:	bf00      	nop
 8004d30:	40007000 	.word	0x40007000

08004d34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b088      	sub	sp, #32
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d101      	bne.n	8004d46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e2fe      	b.n	8005344 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 0301 	and.w	r3, r3, #1
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d075      	beq.n	8004e3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d52:	4b97      	ldr	r3, [pc, #604]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	f003 030c 	and.w	r3, r3, #12
 8004d5a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d5c:	4b94      	ldr	r3, [pc, #592]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	f003 0303 	and.w	r3, r3, #3
 8004d64:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004d66:	69bb      	ldr	r3, [r7, #24]
 8004d68:	2b0c      	cmp	r3, #12
 8004d6a:	d102      	bne.n	8004d72 <HAL_RCC_OscConfig+0x3e>
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	2b03      	cmp	r3, #3
 8004d70:	d002      	beq.n	8004d78 <HAL_RCC_OscConfig+0x44>
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	2b08      	cmp	r3, #8
 8004d76:	d10b      	bne.n	8004d90 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d78:	4b8d      	ldr	r3, [pc, #564]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d05b      	beq.n	8004e3c <HAL_RCC_OscConfig+0x108>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d157      	bne.n	8004e3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e2d9      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d98:	d106      	bne.n	8004da8 <HAL_RCC_OscConfig+0x74>
 8004d9a:	4b85      	ldr	r3, [pc, #532]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a84      	ldr	r2, [pc, #528]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004da0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004da4:	6013      	str	r3, [r2, #0]
 8004da6:	e01d      	b.n	8004de4 <HAL_RCC_OscConfig+0xb0>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004db0:	d10c      	bne.n	8004dcc <HAL_RCC_OscConfig+0x98>
 8004db2:	4b7f      	ldr	r3, [pc, #508]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a7e      	ldr	r2, [pc, #504]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004db8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004dbc:	6013      	str	r3, [r2, #0]
 8004dbe:	4b7c      	ldr	r3, [pc, #496]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a7b      	ldr	r2, [pc, #492]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004dc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dc8:	6013      	str	r3, [r2, #0]
 8004dca:	e00b      	b.n	8004de4 <HAL_RCC_OscConfig+0xb0>
 8004dcc:	4b78      	ldr	r3, [pc, #480]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a77      	ldr	r2, [pc, #476]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004dd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dd6:	6013      	str	r3, [r2, #0]
 8004dd8:	4b75      	ldr	r3, [pc, #468]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a74      	ldr	r2, [pc, #464]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004dde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004de2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d013      	beq.n	8004e14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dec:	f7fe fe42 	bl	8003a74 <HAL_GetTick>
 8004df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004df2:	e008      	b.n	8004e06 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004df4:	f7fe fe3e 	bl	8003a74 <HAL_GetTick>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	2b64      	cmp	r3, #100	@ 0x64
 8004e00:	d901      	bls.n	8004e06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004e02:	2303      	movs	r3, #3
 8004e04:	e29e      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e06:	4b6a      	ldr	r3, [pc, #424]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d0f0      	beq.n	8004df4 <HAL_RCC_OscConfig+0xc0>
 8004e12:	e014      	b.n	8004e3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e14:	f7fe fe2e 	bl	8003a74 <HAL_GetTick>
 8004e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e1a:	e008      	b.n	8004e2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e1c:	f7fe fe2a 	bl	8003a74 <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	2b64      	cmp	r3, #100	@ 0x64
 8004e28:	d901      	bls.n	8004e2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e28a      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e2e:	4b60      	ldr	r3, [pc, #384]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d1f0      	bne.n	8004e1c <HAL_RCC_OscConfig+0xe8>
 8004e3a:	e000      	b.n	8004e3e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0302 	and.w	r3, r3, #2
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d075      	beq.n	8004f36 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e4a:	4b59      	ldr	r3, [pc, #356]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	f003 030c 	and.w	r3, r3, #12
 8004e52:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e54:	4b56      	ldr	r3, [pc, #344]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	f003 0303 	and.w	r3, r3, #3
 8004e5c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004e5e:	69bb      	ldr	r3, [r7, #24]
 8004e60:	2b0c      	cmp	r3, #12
 8004e62:	d102      	bne.n	8004e6a <HAL_RCC_OscConfig+0x136>
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d002      	beq.n	8004e70 <HAL_RCC_OscConfig+0x13c>
 8004e6a:	69bb      	ldr	r3, [r7, #24]
 8004e6c:	2b04      	cmp	r3, #4
 8004e6e:	d11f      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e70:	4b4f      	ldr	r3, [pc, #316]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d005      	beq.n	8004e88 <HAL_RCC_OscConfig+0x154>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d101      	bne.n	8004e88 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	e25d      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e88:	4b49      	ldr	r3, [pc, #292]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	061b      	lsls	r3, r3, #24
 8004e96:	4946      	ldr	r1, [pc, #280]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004e9c:	4b45      	ldr	r3, [pc, #276]	@ (8004fb4 <HAL_RCC_OscConfig+0x280>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f7fe fd9b 	bl	80039dc <HAL_InitTick>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d043      	beq.n	8004f34 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004eac:	2301      	movs	r3, #1
 8004eae:	e249      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d023      	beq.n	8004f00 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004eb8:	4b3d      	ldr	r3, [pc, #244]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a3c      	ldr	r2, [pc, #240]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004ebe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ec2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ec4:	f7fe fdd6 	bl	8003a74 <HAL_GetTick>
 8004ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004eca:	e008      	b.n	8004ede <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ecc:	f7fe fdd2 	bl	8003a74 <HAL_GetTick>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	1ad3      	subs	r3, r2, r3
 8004ed6:	2b02      	cmp	r3, #2
 8004ed8:	d901      	bls.n	8004ede <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e232      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ede:	4b34      	ldr	r3, [pc, #208]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d0f0      	beq.n	8004ecc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004eea:	4b31      	ldr	r3, [pc, #196]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	061b      	lsls	r3, r3, #24
 8004ef8:	492d      	ldr	r1, [pc, #180]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004efa:	4313      	orrs	r3, r2
 8004efc:	604b      	str	r3, [r1, #4]
 8004efe:	e01a      	b.n	8004f36 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f00:	4b2b      	ldr	r3, [pc, #172]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a2a      	ldr	r2, [pc, #168]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004f06:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f0c:	f7fe fdb2 	bl	8003a74 <HAL_GetTick>
 8004f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f12:	e008      	b.n	8004f26 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f14:	f7fe fdae 	bl	8003a74 <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d901      	bls.n	8004f26 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e20e      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f26:	4b22      	ldr	r3, [pc, #136]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d1f0      	bne.n	8004f14 <HAL_RCC_OscConfig+0x1e0>
 8004f32:	e000      	b.n	8004f36 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f34:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f003 0308 	and.w	r3, r3, #8
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d041      	beq.n	8004fc6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	695b      	ldr	r3, [r3, #20]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d01c      	beq.n	8004f84 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f4a:	4b19      	ldr	r3, [pc, #100]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004f4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f50:	4a17      	ldr	r2, [pc, #92]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004f52:	f043 0301 	orr.w	r3, r3, #1
 8004f56:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f5a:	f7fe fd8b 	bl	8003a74 <HAL_GetTick>
 8004f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f60:	e008      	b.n	8004f74 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f62:	f7fe fd87 	bl	8003a74 <HAL_GetTick>
 8004f66:	4602      	mov	r2, r0
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	1ad3      	subs	r3, r2, r3
 8004f6c:	2b02      	cmp	r3, #2
 8004f6e:	d901      	bls.n	8004f74 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e1e7      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f74:	4b0e      	ldr	r3, [pc, #56]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004f76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f7a:	f003 0302 	and.w	r3, r3, #2
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d0ef      	beq.n	8004f62 <HAL_RCC_OscConfig+0x22e>
 8004f82:	e020      	b.n	8004fc6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f84:	4b0a      	ldr	r3, [pc, #40]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004f86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f8a:	4a09      	ldr	r2, [pc, #36]	@ (8004fb0 <HAL_RCC_OscConfig+0x27c>)
 8004f8c:	f023 0301 	bic.w	r3, r3, #1
 8004f90:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f94:	f7fe fd6e 	bl	8003a74 <HAL_GetTick>
 8004f98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f9a:	e00d      	b.n	8004fb8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f9c:	f7fe fd6a 	bl	8003a74 <HAL_GetTick>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	1ad3      	subs	r3, r2, r3
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d906      	bls.n	8004fb8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004faa:	2303      	movs	r3, #3
 8004fac:	e1ca      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
 8004fae:	bf00      	nop
 8004fb0:	40021000 	.word	0x40021000
 8004fb4:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004fb8:	4b8c      	ldr	r3, [pc, #560]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 8004fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fbe:	f003 0302 	and.w	r3, r3, #2
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d1ea      	bne.n	8004f9c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 0304 	and.w	r3, r3, #4
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	f000 80a6 	beq.w	8005120 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004fd8:	4b84      	ldr	r3, [pc, #528]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 8004fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d101      	bne.n	8004fe8 <HAL_RCC_OscConfig+0x2b4>
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e000      	b.n	8004fea <HAL_RCC_OscConfig+0x2b6>
 8004fe8:	2300      	movs	r3, #0
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d00d      	beq.n	800500a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fee:	4b7f      	ldr	r3, [pc, #508]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 8004ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ff2:	4a7e      	ldr	r2, [pc, #504]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 8004ff4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ff8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ffa:	4b7c      	ldr	r3, [pc, #496]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 8004ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ffe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005002:	60fb      	str	r3, [r7, #12]
 8005004:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005006:	2301      	movs	r3, #1
 8005008:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800500a:	4b79      	ldr	r3, [pc, #484]	@ (80051f0 <HAL_RCC_OscConfig+0x4bc>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005012:	2b00      	cmp	r3, #0
 8005014:	d118      	bne.n	8005048 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005016:	4b76      	ldr	r3, [pc, #472]	@ (80051f0 <HAL_RCC_OscConfig+0x4bc>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a75      	ldr	r2, [pc, #468]	@ (80051f0 <HAL_RCC_OscConfig+0x4bc>)
 800501c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005020:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005022:	f7fe fd27 	bl	8003a74 <HAL_GetTick>
 8005026:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005028:	e008      	b.n	800503c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800502a:	f7fe fd23 	bl	8003a74 <HAL_GetTick>
 800502e:	4602      	mov	r2, r0
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	1ad3      	subs	r3, r2, r3
 8005034:	2b02      	cmp	r3, #2
 8005036:	d901      	bls.n	800503c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005038:	2303      	movs	r3, #3
 800503a:	e183      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800503c:	4b6c      	ldr	r3, [pc, #432]	@ (80051f0 <HAL_RCC_OscConfig+0x4bc>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005044:	2b00      	cmp	r3, #0
 8005046:	d0f0      	beq.n	800502a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	2b01      	cmp	r3, #1
 800504e:	d108      	bne.n	8005062 <HAL_RCC_OscConfig+0x32e>
 8005050:	4b66      	ldr	r3, [pc, #408]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 8005052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005056:	4a65      	ldr	r2, [pc, #404]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 8005058:	f043 0301 	orr.w	r3, r3, #1
 800505c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005060:	e024      	b.n	80050ac <HAL_RCC_OscConfig+0x378>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	2b05      	cmp	r3, #5
 8005068:	d110      	bne.n	800508c <HAL_RCC_OscConfig+0x358>
 800506a:	4b60      	ldr	r3, [pc, #384]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 800506c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005070:	4a5e      	ldr	r2, [pc, #376]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 8005072:	f043 0304 	orr.w	r3, r3, #4
 8005076:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800507a:	4b5c      	ldr	r3, [pc, #368]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 800507c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005080:	4a5a      	ldr	r2, [pc, #360]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 8005082:	f043 0301 	orr.w	r3, r3, #1
 8005086:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800508a:	e00f      	b.n	80050ac <HAL_RCC_OscConfig+0x378>
 800508c:	4b57      	ldr	r3, [pc, #348]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 800508e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005092:	4a56      	ldr	r2, [pc, #344]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 8005094:	f023 0301 	bic.w	r3, r3, #1
 8005098:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800509c:	4b53      	ldr	r3, [pc, #332]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 800509e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050a2:	4a52      	ldr	r2, [pc, #328]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 80050a4:	f023 0304 	bic.w	r3, r3, #4
 80050a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d016      	beq.n	80050e2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050b4:	f7fe fcde 	bl	8003a74 <HAL_GetTick>
 80050b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050ba:	e00a      	b.n	80050d2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050bc:	f7fe fcda 	bl	8003a74 <HAL_GetTick>
 80050c0:	4602      	mov	r2, r0
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d901      	bls.n	80050d2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80050ce:	2303      	movs	r3, #3
 80050d0:	e138      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050d2:	4b46      	ldr	r3, [pc, #280]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 80050d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050d8:	f003 0302 	and.w	r3, r3, #2
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d0ed      	beq.n	80050bc <HAL_RCC_OscConfig+0x388>
 80050e0:	e015      	b.n	800510e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050e2:	f7fe fcc7 	bl	8003a74 <HAL_GetTick>
 80050e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050e8:	e00a      	b.n	8005100 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050ea:	f7fe fcc3 	bl	8003a74 <HAL_GetTick>
 80050ee:	4602      	mov	r2, r0
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	1ad3      	subs	r3, r2, r3
 80050f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d901      	bls.n	8005100 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80050fc:	2303      	movs	r3, #3
 80050fe:	e121      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005100:	4b3a      	ldr	r3, [pc, #232]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 8005102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005106:	f003 0302 	and.w	r3, r3, #2
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1ed      	bne.n	80050ea <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800510e:	7ffb      	ldrb	r3, [r7, #31]
 8005110:	2b01      	cmp	r3, #1
 8005112:	d105      	bne.n	8005120 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005114:	4b35      	ldr	r3, [pc, #212]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 8005116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005118:	4a34      	ldr	r2, [pc, #208]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 800511a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800511e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 0320 	and.w	r3, r3, #32
 8005128:	2b00      	cmp	r3, #0
 800512a:	d03c      	beq.n	80051a6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	699b      	ldr	r3, [r3, #24]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d01c      	beq.n	800516e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005134:	4b2d      	ldr	r3, [pc, #180]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 8005136:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800513a:	4a2c      	ldr	r2, [pc, #176]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 800513c:	f043 0301 	orr.w	r3, r3, #1
 8005140:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005144:	f7fe fc96 	bl	8003a74 <HAL_GetTick>
 8005148:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800514a:	e008      	b.n	800515e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800514c:	f7fe fc92 	bl	8003a74 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	2b02      	cmp	r3, #2
 8005158:	d901      	bls.n	800515e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	e0f2      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800515e:	4b23      	ldr	r3, [pc, #140]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 8005160:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005164:	f003 0302 	and.w	r3, r3, #2
 8005168:	2b00      	cmp	r3, #0
 800516a:	d0ef      	beq.n	800514c <HAL_RCC_OscConfig+0x418>
 800516c:	e01b      	b.n	80051a6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800516e:	4b1f      	ldr	r3, [pc, #124]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 8005170:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005174:	4a1d      	ldr	r2, [pc, #116]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 8005176:	f023 0301 	bic.w	r3, r3, #1
 800517a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800517e:	f7fe fc79 	bl	8003a74 <HAL_GetTick>
 8005182:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005184:	e008      	b.n	8005198 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005186:	f7fe fc75 	bl	8003a74 <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	2b02      	cmp	r3, #2
 8005192:	d901      	bls.n	8005198 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	e0d5      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005198:	4b14      	ldr	r3, [pc, #80]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 800519a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800519e:	f003 0302 	and.w	r3, r3, #2
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1ef      	bne.n	8005186 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	69db      	ldr	r3, [r3, #28]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	f000 80c9 	beq.w	8005342 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051b0:	4b0e      	ldr	r3, [pc, #56]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	f003 030c 	and.w	r3, r3, #12
 80051b8:	2b0c      	cmp	r3, #12
 80051ba:	f000 8083 	beq.w	80052c4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	69db      	ldr	r3, [r3, #28]
 80051c2:	2b02      	cmp	r3, #2
 80051c4:	d15e      	bne.n	8005284 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051c6:	4b09      	ldr	r3, [pc, #36]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a08      	ldr	r2, [pc, #32]	@ (80051ec <HAL_RCC_OscConfig+0x4b8>)
 80051cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d2:	f7fe fc4f 	bl	8003a74 <HAL_GetTick>
 80051d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051d8:	e00c      	b.n	80051f4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051da:	f7fe fc4b 	bl	8003a74 <HAL_GetTick>
 80051de:	4602      	mov	r2, r0
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	1ad3      	subs	r3, r2, r3
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	d905      	bls.n	80051f4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80051e8:	2303      	movs	r3, #3
 80051ea:	e0ab      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
 80051ec:	40021000 	.word	0x40021000
 80051f0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051f4:	4b55      	ldr	r3, [pc, #340]	@ (800534c <HAL_RCC_OscConfig+0x618>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d1ec      	bne.n	80051da <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005200:	4b52      	ldr	r3, [pc, #328]	@ (800534c <HAL_RCC_OscConfig+0x618>)
 8005202:	68da      	ldr	r2, [r3, #12]
 8005204:	4b52      	ldr	r3, [pc, #328]	@ (8005350 <HAL_RCC_OscConfig+0x61c>)
 8005206:	4013      	ands	r3, r2
 8005208:	687a      	ldr	r2, [r7, #4]
 800520a:	6a11      	ldr	r1, [r2, #32]
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005210:	3a01      	subs	r2, #1
 8005212:	0112      	lsls	r2, r2, #4
 8005214:	4311      	orrs	r1, r2
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800521a:	0212      	lsls	r2, r2, #8
 800521c:	4311      	orrs	r1, r2
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005222:	0852      	lsrs	r2, r2, #1
 8005224:	3a01      	subs	r2, #1
 8005226:	0552      	lsls	r2, r2, #21
 8005228:	4311      	orrs	r1, r2
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800522e:	0852      	lsrs	r2, r2, #1
 8005230:	3a01      	subs	r2, #1
 8005232:	0652      	lsls	r2, r2, #25
 8005234:	4311      	orrs	r1, r2
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800523a:	06d2      	lsls	r2, r2, #27
 800523c:	430a      	orrs	r2, r1
 800523e:	4943      	ldr	r1, [pc, #268]	@ (800534c <HAL_RCC_OscConfig+0x618>)
 8005240:	4313      	orrs	r3, r2
 8005242:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005244:	4b41      	ldr	r3, [pc, #260]	@ (800534c <HAL_RCC_OscConfig+0x618>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a40      	ldr	r2, [pc, #256]	@ (800534c <HAL_RCC_OscConfig+0x618>)
 800524a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800524e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005250:	4b3e      	ldr	r3, [pc, #248]	@ (800534c <HAL_RCC_OscConfig+0x618>)
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	4a3d      	ldr	r2, [pc, #244]	@ (800534c <HAL_RCC_OscConfig+0x618>)
 8005256:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800525a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800525c:	f7fe fc0a 	bl	8003a74 <HAL_GetTick>
 8005260:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005262:	e008      	b.n	8005276 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005264:	f7fe fc06 	bl	8003a74 <HAL_GetTick>
 8005268:	4602      	mov	r2, r0
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	1ad3      	subs	r3, r2, r3
 800526e:	2b02      	cmp	r3, #2
 8005270:	d901      	bls.n	8005276 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005272:	2303      	movs	r3, #3
 8005274:	e066      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005276:	4b35      	ldr	r3, [pc, #212]	@ (800534c <HAL_RCC_OscConfig+0x618>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800527e:	2b00      	cmp	r3, #0
 8005280:	d0f0      	beq.n	8005264 <HAL_RCC_OscConfig+0x530>
 8005282:	e05e      	b.n	8005342 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005284:	4b31      	ldr	r3, [pc, #196]	@ (800534c <HAL_RCC_OscConfig+0x618>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a30      	ldr	r2, [pc, #192]	@ (800534c <HAL_RCC_OscConfig+0x618>)
 800528a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800528e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005290:	f7fe fbf0 	bl	8003a74 <HAL_GetTick>
 8005294:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005296:	e008      	b.n	80052aa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005298:	f7fe fbec 	bl	8003a74 <HAL_GetTick>
 800529c:	4602      	mov	r2, r0
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	2b02      	cmp	r3, #2
 80052a4:	d901      	bls.n	80052aa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e04c      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052aa:	4b28      	ldr	r3, [pc, #160]	@ (800534c <HAL_RCC_OscConfig+0x618>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d1f0      	bne.n	8005298 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80052b6:	4b25      	ldr	r3, [pc, #148]	@ (800534c <HAL_RCC_OscConfig+0x618>)
 80052b8:	68da      	ldr	r2, [r3, #12]
 80052ba:	4924      	ldr	r1, [pc, #144]	@ (800534c <HAL_RCC_OscConfig+0x618>)
 80052bc:	4b25      	ldr	r3, [pc, #148]	@ (8005354 <HAL_RCC_OscConfig+0x620>)
 80052be:	4013      	ands	r3, r2
 80052c0:	60cb      	str	r3, [r1, #12]
 80052c2:	e03e      	b.n	8005342 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	69db      	ldr	r3, [r3, #28]
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d101      	bne.n	80052d0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	e039      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80052d0:	4b1e      	ldr	r3, [pc, #120]	@ (800534c <HAL_RCC_OscConfig+0x618>)
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	f003 0203 	and.w	r2, r3, #3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6a1b      	ldr	r3, [r3, #32]
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d12c      	bne.n	800533e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ee:	3b01      	subs	r3, #1
 80052f0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d123      	bne.n	800533e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005300:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005302:	429a      	cmp	r2, r3
 8005304:	d11b      	bne.n	800533e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005310:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005312:	429a      	cmp	r2, r3
 8005314:	d113      	bne.n	800533e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005320:	085b      	lsrs	r3, r3, #1
 8005322:	3b01      	subs	r3, #1
 8005324:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005326:	429a      	cmp	r2, r3
 8005328:	d109      	bne.n	800533e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005334:	085b      	lsrs	r3, r3, #1
 8005336:	3b01      	subs	r3, #1
 8005338:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800533a:	429a      	cmp	r2, r3
 800533c:	d001      	beq.n	8005342 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e000      	b.n	8005344 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005342:	2300      	movs	r3, #0
}
 8005344:	4618      	mov	r0, r3
 8005346:	3720      	adds	r7, #32
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}
 800534c:	40021000 	.word	0x40021000
 8005350:	019f800c 	.word	0x019f800c
 8005354:	feeefffc 	.word	0xfeeefffc

08005358 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b086      	sub	sp, #24
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005362:	2300      	movs	r3, #0
 8005364:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d101      	bne.n	8005370 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	e11e      	b.n	80055ae <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005370:	4b91      	ldr	r3, [pc, #580]	@ (80055b8 <HAL_RCC_ClockConfig+0x260>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 030f 	and.w	r3, r3, #15
 8005378:	683a      	ldr	r2, [r7, #0]
 800537a:	429a      	cmp	r2, r3
 800537c:	d910      	bls.n	80053a0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800537e:	4b8e      	ldr	r3, [pc, #568]	@ (80055b8 <HAL_RCC_ClockConfig+0x260>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f023 020f 	bic.w	r2, r3, #15
 8005386:	498c      	ldr	r1, [pc, #560]	@ (80055b8 <HAL_RCC_ClockConfig+0x260>)
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	4313      	orrs	r3, r2
 800538c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800538e:	4b8a      	ldr	r3, [pc, #552]	@ (80055b8 <HAL_RCC_ClockConfig+0x260>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f003 030f 	and.w	r3, r3, #15
 8005396:	683a      	ldr	r2, [r7, #0]
 8005398:	429a      	cmp	r2, r3
 800539a:	d001      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	e106      	b.n	80055ae <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 0301 	and.w	r3, r3, #1
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d073      	beq.n	8005494 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	2b03      	cmp	r3, #3
 80053b2:	d129      	bne.n	8005408 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053b4:	4b81      	ldr	r3, [pc, #516]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d101      	bne.n	80053c4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e0f4      	b.n	80055ae <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80053c4:	f000 f966 	bl	8005694 <RCC_GetSysClockFreqFromPLLSource>
 80053c8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	4a7c      	ldr	r2, [pc, #496]	@ (80055c0 <HAL_RCC_ClockConfig+0x268>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d93f      	bls.n	8005452 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80053d2:	4b7a      	ldr	r3, [pc, #488]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d009      	beq.n	80053f2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d033      	beq.n	8005452 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d12f      	bne.n	8005452 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80053f2:	4b72      	ldr	r3, [pc, #456]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80053fa:	4a70      	ldr	r2, [pc, #448]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 80053fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005400:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005402:	2380      	movs	r3, #128	@ 0x80
 8005404:	617b      	str	r3, [r7, #20]
 8005406:	e024      	b.n	8005452 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	2b02      	cmp	r3, #2
 800540e:	d107      	bne.n	8005420 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005410:	4b6a      	ldr	r3, [pc, #424]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005418:	2b00      	cmp	r3, #0
 800541a:	d109      	bne.n	8005430 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e0c6      	b.n	80055ae <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005420:	4b66      	ldr	r3, [pc, #408]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005428:	2b00      	cmp	r3, #0
 800542a:	d101      	bne.n	8005430 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e0be      	b.n	80055ae <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005430:	f000 f8ce 	bl	80055d0 <HAL_RCC_GetSysClockFreq>
 8005434:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	4a61      	ldr	r2, [pc, #388]	@ (80055c0 <HAL_RCC_ClockConfig+0x268>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d909      	bls.n	8005452 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800543e:	4b5f      	ldr	r3, [pc, #380]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005446:	4a5d      	ldr	r2, [pc, #372]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 8005448:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800544c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800544e:	2380      	movs	r3, #128	@ 0x80
 8005450:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005452:	4b5a      	ldr	r3, [pc, #360]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f023 0203 	bic.w	r2, r3, #3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	4957      	ldr	r1, [pc, #348]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 8005460:	4313      	orrs	r3, r2
 8005462:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005464:	f7fe fb06 	bl	8003a74 <HAL_GetTick>
 8005468:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800546a:	e00a      	b.n	8005482 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800546c:	f7fe fb02 	bl	8003a74 <HAL_GetTick>
 8005470:	4602      	mov	r2, r0
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	f241 3288 	movw	r2, #5000	@ 0x1388
 800547a:	4293      	cmp	r3, r2
 800547c:	d901      	bls.n	8005482 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e095      	b.n	80055ae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005482:	4b4e      	ldr	r3, [pc, #312]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	f003 020c 	and.w	r2, r3, #12
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	009b      	lsls	r3, r3, #2
 8005490:	429a      	cmp	r2, r3
 8005492:	d1eb      	bne.n	800546c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 0302 	and.w	r3, r3, #2
 800549c:	2b00      	cmp	r3, #0
 800549e:	d023      	beq.n	80054e8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0304 	and.w	r3, r3, #4
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d005      	beq.n	80054b8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80054ac:	4b43      	ldr	r3, [pc, #268]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	4a42      	ldr	r2, [pc, #264]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 80054b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80054b6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 0308 	and.w	r3, r3, #8
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d007      	beq.n	80054d4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80054c4:	4b3d      	ldr	r3, [pc, #244]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80054cc:	4a3b      	ldr	r2, [pc, #236]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 80054ce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80054d2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054d4:	4b39      	ldr	r3, [pc, #228]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	4936      	ldr	r1, [pc, #216]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 80054e2:	4313      	orrs	r3, r2
 80054e4:	608b      	str	r3, [r1, #8]
 80054e6:	e008      	b.n	80054fa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	2b80      	cmp	r3, #128	@ 0x80
 80054ec:	d105      	bne.n	80054fa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80054ee:	4b33      	ldr	r3, [pc, #204]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	4a32      	ldr	r2, [pc, #200]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 80054f4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054f8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80054fa:	4b2f      	ldr	r3, [pc, #188]	@ (80055b8 <HAL_RCC_ClockConfig+0x260>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f003 030f 	and.w	r3, r3, #15
 8005502:	683a      	ldr	r2, [r7, #0]
 8005504:	429a      	cmp	r2, r3
 8005506:	d21d      	bcs.n	8005544 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005508:	4b2b      	ldr	r3, [pc, #172]	@ (80055b8 <HAL_RCC_ClockConfig+0x260>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f023 020f 	bic.w	r2, r3, #15
 8005510:	4929      	ldr	r1, [pc, #164]	@ (80055b8 <HAL_RCC_ClockConfig+0x260>)
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	4313      	orrs	r3, r2
 8005516:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005518:	f7fe faac 	bl	8003a74 <HAL_GetTick>
 800551c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800551e:	e00a      	b.n	8005536 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005520:	f7fe faa8 	bl	8003a74 <HAL_GetTick>
 8005524:	4602      	mov	r2, r0
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800552e:	4293      	cmp	r3, r2
 8005530:	d901      	bls.n	8005536 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005532:	2303      	movs	r3, #3
 8005534:	e03b      	b.n	80055ae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005536:	4b20      	ldr	r3, [pc, #128]	@ (80055b8 <HAL_RCC_ClockConfig+0x260>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 030f 	and.w	r3, r3, #15
 800553e:	683a      	ldr	r2, [r7, #0]
 8005540:	429a      	cmp	r2, r3
 8005542:	d1ed      	bne.n	8005520 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0304 	and.w	r3, r3, #4
 800554c:	2b00      	cmp	r3, #0
 800554e:	d008      	beq.n	8005562 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005550:	4b1a      	ldr	r3, [pc, #104]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	4917      	ldr	r1, [pc, #92]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 800555e:	4313      	orrs	r3, r2
 8005560:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f003 0308 	and.w	r3, r3, #8
 800556a:	2b00      	cmp	r3, #0
 800556c:	d009      	beq.n	8005582 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800556e:	4b13      	ldr	r3, [pc, #76]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	691b      	ldr	r3, [r3, #16]
 800557a:	00db      	lsls	r3, r3, #3
 800557c:	490f      	ldr	r1, [pc, #60]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 800557e:	4313      	orrs	r3, r2
 8005580:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005582:	f000 f825 	bl	80055d0 <HAL_RCC_GetSysClockFreq>
 8005586:	4602      	mov	r2, r0
 8005588:	4b0c      	ldr	r3, [pc, #48]	@ (80055bc <HAL_RCC_ClockConfig+0x264>)
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	091b      	lsrs	r3, r3, #4
 800558e:	f003 030f 	and.w	r3, r3, #15
 8005592:	490c      	ldr	r1, [pc, #48]	@ (80055c4 <HAL_RCC_ClockConfig+0x26c>)
 8005594:	5ccb      	ldrb	r3, [r1, r3]
 8005596:	f003 031f 	and.w	r3, r3, #31
 800559a:	fa22 f303 	lsr.w	r3, r2, r3
 800559e:	4a0a      	ldr	r2, [pc, #40]	@ (80055c8 <HAL_RCC_ClockConfig+0x270>)
 80055a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80055a2:	4b0a      	ldr	r3, [pc, #40]	@ (80055cc <HAL_RCC_ClockConfig+0x274>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4618      	mov	r0, r3
 80055a8:	f7fe fa18 	bl	80039dc <HAL_InitTick>
 80055ac:	4603      	mov	r3, r0
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3718      	adds	r7, #24
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	40022000 	.word	0x40022000
 80055bc:	40021000 	.word	0x40021000
 80055c0:	04c4b400 	.word	0x04c4b400
 80055c4:	0800c494 	.word	0x0800c494
 80055c8:	20000004 	.word	0x20000004
 80055cc:	20000008 	.word	0x20000008

080055d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b087      	sub	sp, #28
 80055d4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80055d6:	4b2c      	ldr	r3, [pc, #176]	@ (8005688 <HAL_RCC_GetSysClockFreq+0xb8>)
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	f003 030c 	and.w	r3, r3, #12
 80055de:	2b04      	cmp	r3, #4
 80055e0:	d102      	bne.n	80055e8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80055e2:	4b2a      	ldr	r3, [pc, #168]	@ (800568c <HAL_RCC_GetSysClockFreq+0xbc>)
 80055e4:	613b      	str	r3, [r7, #16]
 80055e6:	e047      	b.n	8005678 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80055e8:	4b27      	ldr	r3, [pc, #156]	@ (8005688 <HAL_RCC_GetSysClockFreq+0xb8>)
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	f003 030c 	and.w	r3, r3, #12
 80055f0:	2b08      	cmp	r3, #8
 80055f2:	d102      	bne.n	80055fa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80055f4:	4b26      	ldr	r3, [pc, #152]	@ (8005690 <HAL_RCC_GetSysClockFreq+0xc0>)
 80055f6:	613b      	str	r3, [r7, #16]
 80055f8:	e03e      	b.n	8005678 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80055fa:	4b23      	ldr	r3, [pc, #140]	@ (8005688 <HAL_RCC_GetSysClockFreq+0xb8>)
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	f003 030c 	and.w	r3, r3, #12
 8005602:	2b0c      	cmp	r3, #12
 8005604:	d136      	bne.n	8005674 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005606:	4b20      	ldr	r3, [pc, #128]	@ (8005688 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005608:	68db      	ldr	r3, [r3, #12]
 800560a:	f003 0303 	and.w	r3, r3, #3
 800560e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005610:	4b1d      	ldr	r3, [pc, #116]	@ (8005688 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	091b      	lsrs	r3, r3, #4
 8005616:	f003 030f 	and.w	r3, r3, #15
 800561a:	3301      	adds	r3, #1
 800561c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2b03      	cmp	r3, #3
 8005622:	d10c      	bne.n	800563e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005624:	4a1a      	ldr	r2, [pc, #104]	@ (8005690 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	fbb2 f3f3 	udiv	r3, r2, r3
 800562c:	4a16      	ldr	r2, [pc, #88]	@ (8005688 <HAL_RCC_GetSysClockFreq+0xb8>)
 800562e:	68d2      	ldr	r2, [r2, #12]
 8005630:	0a12      	lsrs	r2, r2, #8
 8005632:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005636:	fb02 f303 	mul.w	r3, r2, r3
 800563a:	617b      	str	r3, [r7, #20]
      break;
 800563c:	e00c      	b.n	8005658 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800563e:	4a13      	ldr	r2, [pc, #76]	@ (800568c <HAL_RCC_GetSysClockFreq+0xbc>)
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	fbb2 f3f3 	udiv	r3, r2, r3
 8005646:	4a10      	ldr	r2, [pc, #64]	@ (8005688 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005648:	68d2      	ldr	r2, [r2, #12]
 800564a:	0a12      	lsrs	r2, r2, #8
 800564c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005650:	fb02 f303 	mul.w	r3, r2, r3
 8005654:	617b      	str	r3, [r7, #20]
      break;
 8005656:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005658:	4b0b      	ldr	r3, [pc, #44]	@ (8005688 <HAL_RCC_GetSysClockFreq+0xb8>)
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	0e5b      	lsrs	r3, r3, #25
 800565e:	f003 0303 	and.w	r3, r3, #3
 8005662:	3301      	adds	r3, #1
 8005664:	005b      	lsls	r3, r3, #1
 8005666:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005668:	697a      	ldr	r2, [r7, #20]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005670:	613b      	str	r3, [r7, #16]
 8005672:	e001      	b.n	8005678 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005674:	2300      	movs	r3, #0
 8005676:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005678:	693b      	ldr	r3, [r7, #16]
}
 800567a:	4618      	mov	r0, r3
 800567c:	371c      	adds	r7, #28
 800567e:	46bd      	mov	sp, r7
 8005680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005684:	4770      	bx	lr
 8005686:	bf00      	nop
 8005688:	40021000 	.word	0x40021000
 800568c:	00f42400 	.word	0x00f42400
 8005690:	007a1200 	.word	0x007a1200

08005694 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005694:	b480      	push	{r7}
 8005696:	b087      	sub	sp, #28
 8005698:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800569a:	4b1e      	ldr	r3, [pc, #120]	@ (8005714 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	f003 0303 	and.w	r3, r3, #3
 80056a2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80056a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005714 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	091b      	lsrs	r3, r3, #4
 80056aa:	f003 030f 	and.w	r3, r3, #15
 80056ae:	3301      	adds	r3, #1
 80056b0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	2b03      	cmp	r3, #3
 80056b6:	d10c      	bne.n	80056d2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80056b8:	4a17      	ldr	r2, [pc, #92]	@ (8005718 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80056c0:	4a14      	ldr	r2, [pc, #80]	@ (8005714 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80056c2:	68d2      	ldr	r2, [r2, #12]
 80056c4:	0a12      	lsrs	r2, r2, #8
 80056c6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80056ca:	fb02 f303 	mul.w	r3, r2, r3
 80056ce:	617b      	str	r3, [r7, #20]
    break;
 80056d0:	e00c      	b.n	80056ec <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80056d2:	4a12      	ldr	r2, [pc, #72]	@ (800571c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80056da:	4a0e      	ldr	r2, [pc, #56]	@ (8005714 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80056dc:	68d2      	ldr	r2, [r2, #12]
 80056de:	0a12      	lsrs	r2, r2, #8
 80056e0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80056e4:	fb02 f303 	mul.w	r3, r2, r3
 80056e8:	617b      	str	r3, [r7, #20]
    break;
 80056ea:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80056ec:	4b09      	ldr	r3, [pc, #36]	@ (8005714 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	0e5b      	lsrs	r3, r3, #25
 80056f2:	f003 0303 	and.w	r3, r3, #3
 80056f6:	3301      	adds	r3, #1
 80056f8:	005b      	lsls	r3, r3, #1
 80056fa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80056fc:	697a      	ldr	r2, [r7, #20]
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	fbb2 f3f3 	udiv	r3, r2, r3
 8005704:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005706:	687b      	ldr	r3, [r7, #4]
}
 8005708:	4618      	mov	r0, r3
 800570a:	371c      	adds	r7, #28
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr
 8005714:	40021000 	.word	0x40021000
 8005718:	007a1200 	.word	0x007a1200
 800571c:	00f42400 	.word	0x00f42400

08005720 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b086      	sub	sp, #24
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005728:	2300      	movs	r3, #0
 800572a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800572c:	2300      	movs	r3, #0
 800572e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005738:	2b00      	cmp	r3, #0
 800573a:	f000 8098 	beq.w	800586e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800573e:	2300      	movs	r3, #0
 8005740:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005742:	4b43      	ldr	r3, [pc, #268]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d10d      	bne.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800574e:	4b40      	ldr	r3, [pc, #256]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005752:	4a3f      	ldr	r2, [pc, #252]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005754:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005758:	6593      	str	r3, [r2, #88]	@ 0x58
 800575a:	4b3d      	ldr	r3, [pc, #244]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800575c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800575e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005762:	60bb      	str	r3, [r7, #8]
 8005764:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005766:	2301      	movs	r3, #1
 8005768:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800576a:	4b3a      	ldr	r3, [pc, #232]	@ (8005854 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a39      	ldr	r2, [pc, #228]	@ (8005854 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005770:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005774:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005776:	f7fe f97d 	bl	8003a74 <HAL_GetTick>
 800577a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800577c:	e009      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800577e:	f7fe f979 	bl	8003a74 <HAL_GetTick>
 8005782:	4602      	mov	r2, r0
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	2b02      	cmp	r3, #2
 800578a:	d902      	bls.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800578c:	2303      	movs	r3, #3
 800578e:	74fb      	strb	r3, [r7, #19]
        break;
 8005790:	e005      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005792:	4b30      	ldr	r3, [pc, #192]	@ (8005854 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800579a:	2b00      	cmp	r3, #0
 800579c:	d0ef      	beq.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800579e:	7cfb      	ldrb	r3, [r7, #19]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d159      	bne.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80057a4:	4b2a      	ldr	r3, [pc, #168]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80057a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057ae:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d01e      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ba:	697a      	ldr	r2, [r7, #20]
 80057bc:	429a      	cmp	r2, r3
 80057be:	d019      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80057c0:	4b23      	ldr	r3, [pc, #140]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80057c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057ca:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80057cc:	4b20      	ldr	r3, [pc, #128]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80057ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057d2:	4a1f      	ldr	r2, [pc, #124]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80057d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80057dc:	4b1c      	ldr	r3, [pc, #112]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80057de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057e2:	4a1b      	ldr	r2, [pc, #108]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80057e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80057ec:	4a18      	ldr	r2, [pc, #96]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	f003 0301 	and.w	r3, r3, #1
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d016      	beq.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057fe:	f7fe f939 	bl	8003a74 <HAL_GetTick>
 8005802:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005804:	e00b      	b.n	800581e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005806:	f7fe f935 	bl	8003a74 <HAL_GetTick>
 800580a:	4602      	mov	r2, r0
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	1ad3      	subs	r3, r2, r3
 8005810:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005814:	4293      	cmp	r3, r2
 8005816:	d902      	bls.n	800581e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	74fb      	strb	r3, [r7, #19]
            break;
 800581c:	e006      	b.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800581e:	4b0c      	ldr	r3, [pc, #48]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005820:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005824:	f003 0302 	and.w	r3, r3, #2
 8005828:	2b00      	cmp	r3, #0
 800582a:	d0ec      	beq.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800582c:	7cfb      	ldrb	r3, [r7, #19]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d10b      	bne.n	800584a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005832:	4b07      	ldr	r3, [pc, #28]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005834:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005838:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005840:	4903      	ldr	r1, [pc, #12]	@ (8005850 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005842:	4313      	orrs	r3, r2
 8005844:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005848:	e008      	b.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800584a:	7cfb      	ldrb	r3, [r7, #19]
 800584c:	74bb      	strb	r3, [r7, #18]
 800584e:	e005      	b.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005850:	40021000 	.word	0x40021000
 8005854:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005858:	7cfb      	ldrb	r3, [r7, #19]
 800585a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800585c:	7c7b      	ldrb	r3, [r7, #17]
 800585e:	2b01      	cmp	r3, #1
 8005860:	d105      	bne.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005862:	4ba6      	ldr	r3, [pc, #664]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005866:	4aa5      	ldr	r2, [pc, #660]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005868:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800586c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f003 0301 	and.w	r3, r3, #1
 8005876:	2b00      	cmp	r3, #0
 8005878:	d00a      	beq.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800587a:	4ba0      	ldr	r3, [pc, #640]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800587c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005880:	f023 0203 	bic.w	r2, r3, #3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	499c      	ldr	r1, [pc, #624]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800588a:	4313      	orrs	r3, r2
 800588c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f003 0302 	and.w	r3, r3, #2
 8005898:	2b00      	cmp	r3, #0
 800589a:	d00a      	beq.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800589c:	4b97      	ldr	r3, [pc, #604]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800589e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058a2:	f023 020c 	bic.w	r2, r3, #12
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	4994      	ldr	r1, [pc, #592]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058ac:	4313      	orrs	r3, r2
 80058ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f003 0304 	and.w	r3, r3, #4
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d00a      	beq.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80058be:	4b8f      	ldr	r3, [pc, #572]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058c4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	498b      	ldr	r1, [pc, #556]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058ce:	4313      	orrs	r3, r2
 80058d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 0308 	and.w	r3, r3, #8
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d00a      	beq.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80058e0:	4b86      	ldr	r3, [pc, #536]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058e6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	691b      	ldr	r3, [r3, #16]
 80058ee:	4983      	ldr	r1, [pc, #524]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058f0:	4313      	orrs	r3, r2
 80058f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f003 0320 	and.w	r3, r3, #32
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d00a      	beq.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005902:	4b7e      	ldr	r3, [pc, #504]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005904:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005908:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	695b      	ldr	r3, [r3, #20]
 8005910:	497a      	ldr	r1, [pc, #488]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005912:	4313      	orrs	r3, r2
 8005914:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005920:	2b00      	cmp	r3, #0
 8005922:	d00a      	beq.n	800593a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005924:	4b75      	ldr	r3, [pc, #468]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800592a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	699b      	ldr	r3, [r3, #24]
 8005932:	4972      	ldr	r1, [pc, #456]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005934:	4313      	orrs	r3, r2
 8005936:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005942:	2b00      	cmp	r3, #0
 8005944:	d00a      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005946:	4b6d      	ldr	r3, [pc, #436]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800594c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	69db      	ldr	r3, [r3, #28]
 8005954:	4969      	ldr	r1, [pc, #420]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005956:	4313      	orrs	r3, r2
 8005958:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005964:	2b00      	cmp	r3, #0
 8005966:	d00a      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005968:	4b64      	ldr	r3, [pc, #400]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800596a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800596e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a1b      	ldr	r3, [r3, #32]
 8005976:	4961      	ldr	r1, [pc, #388]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005978:	4313      	orrs	r3, r2
 800597a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005986:	2b00      	cmp	r3, #0
 8005988:	d00a      	beq.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800598a:	4b5c      	ldr	r3, [pc, #368]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800598c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005990:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005998:	4958      	ldr	r1, [pc, #352]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800599a:	4313      	orrs	r3, r2
 800599c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d015      	beq.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80059ac:	4b53      	ldr	r3, [pc, #332]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059ba:	4950      	ldr	r1, [pc, #320]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059bc:	4313      	orrs	r3, r2
 80059be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059ca:	d105      	bne.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059cc:	4b4b      	ldr	r3, [pc, #300]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	4a4a      	ldr	r2, [pc, #296]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059d6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d015      	beq.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80059e4:	4b45      	ldr	r3, [pc, #276]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059ea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f2:	4942      	ldr	r1, [pc, #264]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059f4:	4313      	orrs	r3, r2
 80059f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a02:	d105      	bne.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a04:	4b3d      	ldr	r3, [pc, #244]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	4a3c      	ldr	r2, [pc, #240]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a0e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d015      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005a1c:	4b37      	ldr	r3, [pc, #220]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a22:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a2a:	4934      	ldr	r1, [pc, #208]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005a3a:	d105      	bne.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a3c:	4b2f      	ldr	r3, [pc, #188]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	4a2e      	ldr	r2, [pc, #184]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a46:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d015      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a54:	4b29      	ldr	r3, [pc, #164]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a5a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a62:	4926      	ldr	r1, [pc, #152]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a64:	4313      	orrs	r3, r2
 8005a66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a72:	d105      	bne.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a74:	4b21      	ldr	r3, [pc, #132]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	4a20      	ldr	r2, [pc, #128]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a7e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d015      	beq.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a92:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a9a:	4918      	ldr	r1, [pc, #96]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aa6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005aaa:	d105      	bne.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005aac:	4b13      	ldr	r3, [pc, #76]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005aae:	68db      	ldr	r3, [r3, #12]
 8005ab0:	4a12      	ldr	r2, [pc, #72]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ab2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ab6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d015      	beq.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005ac4:	4b0d      	ldr	r3, [pc, #52]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aca:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ad2:	490a      	ldr	r1, [pc, #40]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ade:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ae2:	d105      	bne.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005ae4:	4b05      	ldr	r3, [pc, #20]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	4a04      	ldr	r2, [pc, #16]	@ (8005afc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005aea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005aee:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005af0:	7cbb      	ldrb	r3, [r7, #18]
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3718      	adds	r7, #24
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop
 8005afc:	40021000 	.word	0x40021000

08005b00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b084      	sub	sp, #16
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d101      	bne.n	8005b12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e09d      	b.n	8005c4e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d108      	bne.n	8005b2c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b22:	d009      	beq.n	8005b38 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	61da      	str	r2, [r3, #28]
 8005b2a:	e005      	b.n	8005b38 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d106      	bne.n	8005b58 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f7fd fdb6 	bl	80036c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2202      	movs	r2, #2
 8005b5c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b6e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b78:	d902      	bls.n	8005b80 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	60fb      	str	r3, [r7, #12]
 8005b7e:	e002      	b.n	8005b86 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005b80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b84:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	68db      	ldr	r3, [r3, #12]
 8005b8a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005b8e:	d007      	beq.n	8005ba0 <HAL_SPI_Init+0xa0>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b98:	d002      	beq.n	8005ba0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005bb0:	431a      	orrs	r2, r3
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	f003 0302 	and.w	r3, r3, #2
 8005bba:	431a      	orrs	r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	695b      	ldr	r3, [r3, #20]
 8005bc0:	f003 0301 	and.w	r3, r3, #1
 8005bc4:	431a      	orrs	r2, r3
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	699b      	ldr	r3, [r3, #24]
 8005bca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005bce:	431a      	orrs	r2, r3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	69db      	ldr	r3, [r3, #28]
 8005bd4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005bd8:	431a      	orrs	r2, r3
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6a1b      	ldr	r3, [r3, #32]
 8005bde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005be2:	ea42 0103 	orr.w	r1, r2, r3
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bea:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	430a      	orrs	r2, r1
 8005bf4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	699b      	ldr	r3, [r3, #24]
 8005bfa:	0c1b      	lsrs	r3, r3, #16
 8005bfc:	f003 0204 	and.w	r2, r3, #4
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c04:	f003 0310 	and.w	r3, r3, #16
 8005c08:	431a      	orrs	r2, r3
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c0e:	f003 0308 	and.w	r3, r3, #8
 8005c12:	431a      	orrs	r2, r3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	68db      	ldr	r3, [r3, #12]
 8005c18:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005c1c:	ea42 0103 	orr.w	r1, r2, r3
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	430a      	orrs	r2, r1
 8005c2c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	69da      	ldr	r2, [r3, #28]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c3c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005c4c:	2300      	movs	r3, #0
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3710      	adds	r7, #16
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}

08005c56 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c56:	b580      	push	{r7, lr}
 8005c58:	b088      	sub	sp, #32
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	60f8      	str	r0, [r7, #12]
 8005c5e:	60b9      	str	r1, [r7, #8]
 8005c60:	603b      	str	r3, [r7, #0]
 8005c62:	4613      	mov	r3, r2
 8005c64:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c66:	2300      	movs	r3, #0
 8005c68:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d101      	bne.n	8005c78 <HAL_SPI_Transmit+0x22>
 8005c74:	2302      	movs	r3, #2
 8005c76:	e15f      	b.n	8005f38 <HAL_SPI_Transmit+0x2e2>
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c80:	f7fd fef8 	bl	8003a74 <HAL_GetTick>
 8005c84:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005c86:	88fb      	ldrh	r3, [r7, #6]
 8005c88:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d002      	beq.n	8005c9c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005c96:	2302      	movs	r3, #2
 8005c98:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005c9a:	e148      	b.n	8005f2e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d002      	beq.n	8005ca8 <HAL_SPI_Transmit+0x52>
 8005ca2:	88fb      	ldrh	r3, [r7, #6]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d102      	bne.n	8005cae <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005cac:	e13f      	b.n	8005f2e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2203      	movs	r2, #3
 8005cb2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	68ba      	ldr	r2, [r7, #8]
 8005cc0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	88fa      	ldrh	r2, [r7, #6]
 8005cc6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	88fa      	ldrh	r2, [r7, #6]
 8005ccc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2200      	movs	r2, #0
 8005cee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cf8:	d10f      	bne.n	8005d1a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d08:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005d18:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d24:	2b40      	cmp	r3, #64	@ 0x40
 8005d26:	d007      	beq.n	8005d38 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d36:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d40:	d94f      	bls.n	8005de2 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d002      	beq.n	8005d50 <HAL_SPI_Transmit+0xfa>
 8005d4a:	8afb      	ldrh	r3, [r7, #22]
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d142      	bne.n	8005dd6 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d54:	881a      	ldrh	r2, [r3, #0]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d60:	1c9a      	adds	r2, r3, #2
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	3b01      	subs	r3, #1
 8005d6e:	b29a      	uxth	r2, r3
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005d74:	e02f      	b.n	8005dd6 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	f003 0302 	and.w	r3, r3, #2
 8005d80:	2b02      	cmp	r3, #2
 8005d82:	d112      	bne.n	8005daa <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d88:	881a      	ldrh	r2, [r3, #0]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d94:	1c9a      	adds	r2, r3, #2
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	3b01      	subs	r3, #1
 8005da2:	b29a      	uxth	r2, r3
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005da8:	e015      	b.n	8005dd6 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005daa:	f7fd fe63 	bl	8003a74 <HAL_GetTick>
 8005dae:	4602      	mov	r2, r0
 8005db0:	69bb      	ldr	r3, [r7, #24]
 8005db2:	1ad3      	subs	r3, r2, r3
 8005db4:	683a      	ldr	r2, [r7, #0]
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d803      	bhi.n	8005dc2 <HAL_SPI_Transmit+0x16c>
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005dc0:	d102      	bne.n	8005dc8 <HAL_SPI_Transmit+0x172>
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d106      	bne.n	8005dd6 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8005dc8:	2303      	movs	r3, #3
 8005dca:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005dd4:	e0ab      	b.n	8005f2e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dda:	b29b      	uxth	r3, r3
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d1ca      	bne.n	8005d76 <HAL_SPI_Transmit+0x120>
 8005de0:	e080      	b.n	8005ee4 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d002      	beq.n	8005df0 <HAL_SPI_Transmit+0x19a>
 8005dea:	8afb      	ldrh	r3, [r7, #22]
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d174      	bne.n	8005eda <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d912      	bls.n	8005e20 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dfe:	881a      	ldrh	r2, [r3, #0]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e0a:	1c9a      	adds	r2, r3, #2
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e14:	b29b      	uxth	r3, r3
 8005e16:	3b02      	subs	r3, #2
 8005e18:	b29a      	uxth	r2, r3
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e1e:	e05c      	b.n	8005eda <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	330c      	adds	r3, #12
 8005e2a:	7812      	ldrb	r2, [r2, #0]
 8005e2c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e32:	1c5a      	adds	r2, r3, #1
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e3c:	b29b      	uxth	r3, r3
 8005e3e:	3b01      	subs	r3, #1
 8005e40:	b29a      	uxth	r2, r3
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005e46:	e048      	b.n	8005eda <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	f003 0302 	and.w	r3, r3, #2
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	d12b      	bne.n	8005eae <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e5a:	b29b      	uxth	r3, r3
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d912      	bls.n	8005e86 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e64:	881a      	ldrh	r2, [r3, #0]
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e70:	1c9a      	adds	r2, r3, #2
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	3b02      	subs	r3, #2
 8005e7e:	b29a      	uxth	r2, r3
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005e84:	e029      	b.n	8005eda <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	330c      	adds	r3, #12
 8005e90:	7812      	ldrb	r2, [r2, #0]
 8005e92:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e98:	1c5a      	adds	r2, r3, #1
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	3b01      	subs	r3, #1
 8005ea6:	b29a      	uxth	r2, r3
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005eac:	e015      	b.n	8005eda <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005eae:	f7fd fde1 	bl	8003a74 <HAL_GetTick>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	1ad3      	subs	r3, r2, r3
 8005eb8:	683a      	ldr	r2, [r7, #0]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d803      	bhi.n	8005ec6 <HAL_SPI_Transmit+0x270>
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ec4:	d102      	bne.n	8005ecc <HAL_SPI_Transmit+0x276>
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d106      	bne.n	8005eda <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8005ecc:	2303      	movs	r3, #3
 8005ece:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005ed8:	e029      	b.n	8005f2e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d1b1      	bne.n	8005e48 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ee4:	69ba      	ldr	r2, [r7, #24]
 8005ee6:	6839      	ldr	r1, [r7, #0]
 8005ee8:	68f8      	ldr	r0, [r7, #12]
 8005eea:	f000 f955 	bl	8006198 <SPI_EndRxTxTransaction>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d002      	beq.n	8005efa <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2220      	movs	r2, #32
 8005ef8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d10a      	bne.n	8005f18 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f02:	2300      	movs	r3, #0
 8005f04:	613b      	str	r3, [r7, #16]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	68db      	ldr	r3, [r3, #12]
 8005f0c:	613b      	str	r3, [r7, #16]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	613b      	str	r3, [r7, #16]
 8005f16:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d002      	beq.n	8005f26 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	77fb      	strb	r3, [r7, #31]
 8005f24:	e003      	b.n	8005f2e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2201      	movs	r2, #1
 8005f2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005f36:	7ffb      	ldrb	r3, [r7, #31]
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3720      	adds	r7, #32
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005f4e:	b2db      	uxtb	r3, r3
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	370c      	adds	r7, #12
 8005f54:	46bd      	mov	sp, r7
 8005f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5a:	4770      	bx	lr

08005f5c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b088      	sub	sp, #32
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	60f8      	str	r0, [r7, #12]
 8005f64:	60b9      	str	r1, [r7, #8]
 8005f66:	603b      	str	r3, [r7, #0]
 8005f68:	4613      	mov	r3, r2
 8005f6a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005f6c:	f7fd fd82 	bl	8003a74 <HAL_GetTick>
 8005f70:	4602      	mov	r2, r0
 8005f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f74:	1a9b      	subs	r3, r3, r2
 8005f76:	683a      	ldr	r2, [r7, #0]
 8005f78:	4413      	add	r3, r2
 8005f7a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005f7c:	f7fd fd7a 	bl	8003a74 <HAL_GetTick>
 8005f80:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005f82:	4b39      	ldr	r3, [pc, #228]	@ (8006068 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	015b      	lsls	r3, r3, #5
 8005f88:	0d1b      	lsrs	r3, r3, #20
 8005f8a:	69fa      	ldr	r2, [r7, #28]
 8005f8c:	fb02 f303 	mul.w	r3, r2, r3
 8005f90:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f92:	e054      	b.n	800603e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f9a:	d050      	beq.n	800603e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f9c:	f7fd fd6a 	bl	8003a74 <HAL_GetTick>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	69bb      	ldr	r3, [r7, #24]
 8005fa4:	1ad3      	subs	r3, r2, r3
 8005fa6:	69fa      	ldr	r2, [r7, #28]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d902      	bls.n	8005fb2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d13d      	bne.n	800602e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	685a      	ldr	r2, [r3, #4]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005fc0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005fca:	d111      	bne.n	8005ff0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fd4:	d004      	beq.n	8005fe0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fde:	d107      	bne.n	8005ff0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ff4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ff8:	d10f      	bne.n	800601a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006008:	601a      	str	r2, [r3, #0]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006018:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2201      	movs	r2, #1
 800601e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e017      	b.n	800605e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d101      	bne.n	8006038 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006034:	2300      	movs	r3, #0
 8006036:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	3b01      	subs	r3, #1
 800603c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	689a      	ldr	r2, [r3, #8]
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	4013      	ands	r3, r2
 8006048:	68ba      	ldr	r2, [r7, #8]
 800604a:	429a      	cmp	r2, r3
 800604c:	bf0c      	ite	eq
 800604e:	2301      	moveq	r3, #1
 8006050:	2300      	movne	r3, #0
 8006052:	b2db      	uxtb	r3, r3
 8006054:	461a      	mov	r2, r3
 8006056:	79fb      	ldrb	r3, [r7, #7]
 8006058:	429a      	cmp	r2, r3
 800605a:	d19b      	bne.n	8005f94 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800605c:	2300      	movs	r3, #0
}
 800605e:	4618      	mov	r0, r3
 8006060:	3720      	adds	r7, #32
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	20000004 	.word	0x20000004

0800606c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b08a      	sub	sp, #40	@ 0x28
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	607a      	str	r2, [r7, #4]
 8006078:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800607a:	2300      	movs	r3, #0
 800607c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800607e:	f7fd fcf9 	bl	8003a74 <HAL_GetTick>
 8006082:	4602      	mov	r2, r0
 8006084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006086:	1a9b      	subs	r3, r3, r2
 8006088:	683a      	ldr	r2, [r7, #0]
 800608a:	4413      	add	r3, r2
 800608c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800608e:	f7fd fcf1 	bl	8003a74 <HAL_GetTick>
 8006092:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	330c      	adds	r3, #12
 800609a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800609c:	4b3d      	ldr	r3, [pc, #244]	@ (8006194 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	4613      	mov	r3, r2
 80060a2:	009b      	lsls	r3, r3, #2
 80060a4:	4413      	add	r3, r2
 80060a6:	00da      	lsls	r2, r3, #3
 80060a8:	1ad3      	subs	r3, r2, r3
 80060aa:	0d1b      	lsrs	r3, r3, #20
 80060ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060ae:	fb02 f303 	mul.w	r3, r2, r3
 80060b2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80060b4:	e060      	b.n	8006178 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80060bc:	d107      	bne.n	80060ce <SPI_WaitFifoStateUntilTimeout+0x62>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d104      	bne.n	80060ce <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	781b      	ldrb	r3, [r3, #0]
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80060cc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80060d4:	d050      	beq.n	8006178 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80060d6:	f7fd fccd 	bl	8003a74 <HAL_GetTick>
 80060da:	4602      	mov	r2, r0
 80060dc:	6a3b      	ldr	r3, [r7, #32]
 80060de:	1ad3      	subs	r3, r2, r3
 80060e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d902      	bls.n	80060ec <SPI_WaitFifoStateUntilTimeout+0x80>
 80060e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d13d      	bne.n	8006168 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	685a      	ldr	r2, [r3, #4]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80060fa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006104:	d111      	bne.n	800612a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800610e:	d004      	beq.n	800611a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006118:	d107      	bne.n	800612a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006128:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800612e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006132:	d10f      	bne.n	8006154 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006142:	601a      	str	r2, [r3, #0]
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	681a      	ldr	r2, [r3, #0]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006152:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2200      	movs	r2, #0
 8006160:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006164:	2303      	movs	r3, #3
 8006166:	e010      	b.n	800618a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d101      	bne.n	8006172 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800616e:	2300      	movs	r3, #0
 8006170:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006172:	69bb      	ldr	r3, [r7, #24]
 8006174:	3b01      	subs	r3, #1
 8006176:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	689a      	ldr	r2, [r3, #8]
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	4013      	ands	r3, r2
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	429a      	cmp	r2, r3
 8006186:	d196      	bne.n	80060b6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006188:	2300      	movs	r3, #0
}
 800618a:	4618      	mov	r0, r3
 800618c:	3728      	adds	r7, #40	@ 0x28
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	20000004 	.word	0x20000004

08006198 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b086      	sub	sp, #24
 800619c:	af02      	add	r7, sp, #8
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	9300      	str	r3, [sp, #0]
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	2200      	movs	r2, #0
 80061ac:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80061b0:	68f8      	ldr	r0, [r7, #12]
 80061b2:	f7ff ff5b 	bl	800606c <SPI_WaitFifoStateUntilTimeout>
 80061b6:	4603      	mov	r3, r0
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d007      	beq.n	80061cc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061c0:	f043 0220 	orr.w	r2, r3, #32
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80061c8:	2303      	movs	r3, #3
 80061ca:	e027      	b.n	800621c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	9300      	str	r3, [sp, #0]
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	2200      	movs	r2, #0
 80061d4:	2180      	movs	r1, #128	@ 0x80
 80061d6:	68f8      	ldr	r0, [r7, #12]
 80061d8:	f7ff fec0 	bl	8005f5c <SPI_WaitFlagStateUntilTimeout>
 80061dc:	4603      	mov	r3, r0
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d007      	beq.n	80061f2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061e6:	f043 0220 	orr.w	r2, r3, #32
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80061ee:	2303      	movs	r3, #3
 80061f0:	e014      	b.n	800621c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	9300      	str	r3, [sp, #0]
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80061fe:	68f8      	ldr	r0, [r7, #12]
 8006200:	f7ff ff34 	bl	800606c <SPI_WaitFifoStateUntilTimeout>
 8006204:	4603      	mov	r3, r0
 8006206:	2b00      	cmp	r3, #0
 8006208:	d007      	beq.n	800621a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800620e:	f043 0220 	orr.w	r2, r3, #32
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006216:	2303      	movs	r3, #3
 8006218:	e000      	b.n	800621c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800621a:	2300      	movs	r3, #0
}
 800621c:	4618      	mov	r0, r3
 800621e:	3710      	adds	r7, #16
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}

08006224 <__cvt>:
 8006224:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006228:	ec57 6b10 	vmov	r6, r7, d0
 800622c:	2f00      	cmp	r7, #0
 800622e:	460c      	mov	r4, r1
 8006230:	4619      	mov	r1, r3
 8006232:	463b      	mov	r3, r7
 8006234:	bfbb      	ittet	lt
 8006236:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800623a:	461f      	movlt	r7, r3
 800623c:	2300      	movge	r3, #0
 800623e:	232d      	movlt	r3, #45	@ 0x2d
 8006240:	700b      	strb	r3, [r1, #0]
 8006242:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006244:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006248:	4691      	mov	r9, r2
 800624a:	f023 0820 	bic.w	r8, r3, #32
 800624e:	bfbc      	itt	lt
 8006250:	4632      	movlt	r2, r6
 8006252:	4616      	movlt	r6, r2
 8006254:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006258:	d005      	beq.n	8006266 <__cvt+0x42>
 800625a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800625e:	d100      	bne.n	8006262 <__cvt+0x3e>
 8006260:	3401      	adds	r4, #1
 8006262:	2102      	movs	r1, #2
 8006264:	e000      	b.n	8006268 <__cvt+0x44>
 8006266:	2103      	movs	r1, #3
 8006268:	ab03      	add	r3, sp, #12
 800626a:	9301      	str	r3, [sp, #4]
 800626c:	ab02      	add	r3, sp, #8
 800626e:	9300      	str	r3, [sp, #0]
 8006270:	ec47 6b10 	vmov	d0, r6, r7
 8006274:	4653      	mov	r3, sl
 8006276:	4622      	mov	r2, r4
 8006278:	f001 ffc6 	bl	8008208 <_dtoa_r>
 800627c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006280:	4605      	mov	r5, r0
 8006282:	d119      	bne.n	80062b8 <__cvt+0x94>
 8006284:	f019 0f01 	tst.w	r9, #1
 8006288:	d00e      	beq.n	80062a8 <__cvt+0x84>
 800628a:	eb00 0904 	add.w	r9, r0, r4
 800628e:	2200      	movs	r2, #0
 8006290:	2300      	movs	r3, #0
 8006292:	4630      	mov	r0, r6
 8006294:	4639      	mov	r1, r7
 8006296:	f7fa fc3f 	bl	8000b18 <__aeabi_dcmpeq>
 800629a:	b108      	cbz	r0, 80062a0 <__cvt+0x7c>
 800629c:	f8cd 900c 	str.w	r9, [sp, #12]
 80062a0:	2230      	movs	r2, #48	@ 0x30
 80062a2:	9b03      	ldr	r3, [sp, #12]
 80062a4:	454b      	cmp	r3, r9
 80062a6:	d31e      	bcc.n	80062e6 <__cvt+0xc2>
 80062a8:	9b03      	ldr	r3, [sp, #12]
 80062aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80062ac:	1b5b      	subs	r3, r3, r5
 80062ae:	4628      	mov	r0, r5
 80062b0:	6013      	str	r3, [r2, #0]
 80062b2:	b004      	add	sp, #16
 80062b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80062bc:	eb00 0904 	add.w	r9, r0, r4
 80062c0:	d1e5      	bne.n	800628e <__cvt+0x6a>
 80062c2:	7803      	ldrb	r3, [r0, #0]
 80062c4:	2b30      	cmp	r3, #48	@ 0x30
 80062c6:	d10a      	bne.n	80062de <__cvt+0xba>
 80062c8:	2200      	movs	r2, #0
 80062ca:	2300      	movs	r3, #0
 80062cc:	4630      	mov	r0, r6
 80062ce:	4639      	mov	r1, r7
 80062d0:	f7fa fc22 	bl	8000b18 <__aeabi_dcmpeq>
 80062d4:	b918      	cbnz	r0, 80062de <__cvt+0xba>
 80062d6:	f1c4 0401 	rsb	r4, r4, #1
 80062da:	f8ca 4000 	str.w	r4, [sl]
 80062de:	f8da 3000 	ldr.w	r3, [sl]
 80062e2:	4499      	add	r9, r3
 80062e4:	e7d3      	b.n	800628e <__cvt+0x6a>
 80062e6:	1c59      	adds	r1, r3, #1
 80062e8:	9103      	str	r1, [sp, #12]
 80062ea:	701a      	strb	r2, [r3, #0]
 80062ec:	e7d9      	b.n	80062a2 <__cvt+0x7e>

080062ee <__exponent>:
 80062ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062f0:	2900      	cmp	r1, #0
 80062f2:	bfba      	itte	lt
 80062f4:	4249      	neglt	r1, r1
 80062f6:	232d      	movlt	r3, #45	@ 0x2d
 80062f8:	232b      	movge	r3, #43	@ 0x2b
 80062fa:	2909      	cmp	r1, #9
 80062fc:	7002      	strb	r2, [r0, #0]
 80062fe:	7043      	strb	r3, [r0, #1]
 8006300:	dd29      	ble.n	8006356 <__exponent+0x68>
 8006302:	f10d 0307 	add.w	r3, sp, #7
 8006306:	461d      	mov	r5, r3
 8006308:	270a      	movs	r7, #10
 800630a:	461a      	mov	r2, r3
 800630c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006310:	fb07 1416 	mls	r4, r7, r6, r1
 8006314:	3430      	adds	r4, #48	@ 0x30
 8006316:	f802 4c01 	strb.w	r4, [r2, #-1]
 800631a:	460c      	mov	r4, r1
 800631c:	2c63      	cmp	r4, #99	@ 0x63
 800631e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006322:	4631      	mov	r1, r6
 8006324:	dcf1      	bgt.n	800630a <__exponent+0x1c>
 8006326:	3130      	adds	r1, #48	@ 0x30
 8006328:	1e94      	subs	r4, r2, #2
 800632a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800632e:	1c41      	adds	r1, r0, #1
 8006330:	4623      	mov	r3, r4
 8006332:	42ab      	cmp	r3, r5
 8006334:	d30a      	bcc.n	800634c <__exponent+0x5e>
 8006336:	f10d 0309 	add.w	r3, sp, #9
 800633a:	1a9b      	subs	r3, r3, r2
 800633c:	42ac      	cmp	r4, r5
 800633e:	bf88      	it	hi
 8006340:	2300      	movhi	r3, #0
 8006342:	3302      	adds	r3, #2
 8006344:	4403      	add	r3, r0
 8006346:	1a18      	subs	r0, r3, r0
 8006348:	b003      	add	sp, #12
 800634a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800634c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006350:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006354:	e7ed      	b.n	8006332 <__exponent+0x44>
 8006356:	2330      	movs	r3, #48	@ 0x30
 8006358:	3130      	adds	r1, #48	@ 0x30
 800635a:	7083      	strb	r3, [r0, #2]
 800635c:	70c1      	strb	r1, [r0, #3]
 800635e:	1d03      	adds	r3, r0, #4
 8006360:	e7f1      	b.n	8006346 <__exponent+0x58>
	...

08006364 <_printf_float>:
 8006364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006368:	b08d      	sub	sp, #52	@ 0x34
 800636a:	460c      	mov	r4, r1
 800636c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006370:	4616      	mov	r6, r2
 8006372:	461f      	mov	r7, r3
 8006374:	4605      	mov	r5, r0
 8006376:	f001 fe5f 	bl	8008038 <_localeconv_r>
 800637a:	6803      	ldr	r3, [r0, #0]
 800637c:	9304      	str	r3, [sp, #16]
 800637e:	4618      	mov	r0, r3
 8006380:	f7f9 ff9e 	bl	80002c0 <strlen>
 8006384:	2300      	movs	r3, #0
 8006386:	930a      	str	r3, [sp, #40]	@ 0x28
 8006388:	f8d8 3000 	ldr.w	r3, [r8]
 800638c:	9005      	str	r0, [sp, #20]
 800638e:	3307      	adds	r3, #7
 8006390:	f023 0307 	bic.w	r3, r3, #7
 8006394:	f103 0208 	add.w	r2, r3, #8
 8006398:	f894 a018 	ldrb.w	sl, [r4, #24]
 800639c:	f8d4 b000 	ldr.w	fp, [r4]
 80063a0:	f8c8 2000 	str.w	r2, [r8]
 80063a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80063a8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80063ac:	9307      	str	r3, [sp, #28]
 80063ae:	f8cd 8018 	str.w	r8, [sp, #24]
 80063b2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80063b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063ba:	4b9c      	ldr	r3, [pc, #624]	@ (800662c <_printf_float+0x2c8>)
 80063bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80063c0:	f7fa fbdc 	bl	8000b7c <__aeabi_dcmpun>
 80063c4:	bb70      	cbnz	r0, 8006424 <_printf_float+0xc0>
 80063c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063ca:	4b98      	ldr	r3, [pc, #608]	@ (800662c <_printf_float+0x2c8>)
 80063cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80063d0:	f7fa fbb6 	bl	8000b40 <__aeabi_dcmple>
 80063d4:	bb30      	cbnz	r0, 8006424 <_printf_float+0xc0>
 80063d6:	2200      	movs	r2, #0
 80063d8:	2300      	movs	r3, #0
 80063da:	4640      	mov	r0, r8
 80063dc:	4649      	mov	r1, r9
 80063de:	f7fa fba5 	bl	8000b2c <__aeabi_dcmplt>
 80063e2:	b110      	cbz	r0, 80063ea <_printf_float+0x86>
 80063e4:	232d      	movs	r3, #45	@ 0x2d
 80063e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063ea:	4a91      	ldr	r2, [pc, #580]	@ (8006630 <_printf_float+0x2cc>)
 80063ec:	4b91      	ldr	r3, [pc, #580]	@ (8006634 <_printf_float+0x2d0>)
 80063ee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80063f2:	bf94      	ite	ls
 80063f4:	4690      	movls	r8, r2
 80063f6:	4698      	movhi	r8, r3
 80063f8:	2303      	movs	r3, #3
 80063fa:	6123      	str	r3, [r4, #16]
 80063fc:	f02b 0304 	bic.w	r3, fp, #4
 8006400:	6023      	str	r3, [r4, #0]
 8006402:	f04f 0900 	mov.w	r9, #0
 8006406:	9700      	str	r7, [sp, #0]
 8006408:	4633      	mov	r3, r6
 800640a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800640c:	4621      	mov	r1, r4
 800640e:	4628      	mov	r0, r5
 8006410:	f000 fa84 	bl	800691c <_printf_common>
 8006414:	3001      	adds	r0, #1
 8006416:	f040 808d 	bne.w	8006534 <_printf_float+0x1d0>
 800641a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800641e:	b00d      	add	sp, #52	@ 0x34
 8006420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006424:	4642      	mov	r2, r8
 8006426:	464b      	mov	r3, r9
 8006428:	4640      	mov	r0, r8
 800642a:	4649      	mov	r1, r9
 800642c:	f7fa fba6 	bl	8000b7c <__aeabi_dcmpun>
 8006430:	b140      	cbz	r0, 8006444 <_printf_float+0xe0>
 8006432:	464b      	mov	r3, r9
 8006434:	2b00      	cmp	r3, #0
 8006436:	bfbc      	itt	lt
 8006438:	232d      	movlt	r3, #45	@ 0x2d
 800643a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800643e:	4a7e      	ldr	r2, [pc, #504]	@ (8006638 <_printf_float+0x2d4>)
 8006440:	4b7e      	ldr	r3, [pc, #504]	@ (800663c <_printf_float+0x2d8>)
 8006442:	e7d4      	b.n	80063ee <_printf_float+0x8a>
 8006444:	6863      	ldr	r3, [r4, #4]
 8006446:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800644a:	9206      	str	r2, [sp, #24]
 800644c:	1c5a      	adds	r2, r3, #1
 800644e:	d13b      	bne.n	80064c8 <_printf_float+0x164>
 8006450:	2306      	movs	r3, #6
 8006452:	6063      	str	r3, [r4, #4]
 8006454:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006458:	2300      	movs	r3, #0
 800645a:	6022      	str	r2, [r4, #0]
 800645c:	9303      	str	r3, [sp, #12]
 800645e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006460:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006464:	ab09      	add	r3, sp, #36	@ 0x24
 8006466:	9300      	str	r3, [sp, #0]
 8006468:	6861      	ldr	r1, [r4, #4]
 800646a:	ec49 8b10 	vmov	d0, r8, r9
 800646e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006472:	4628      	mov	r0, r5
 8006474:	f7ff fed6 	bl	8006224 <__cvt>
 8006478:	9b06      	ldr	r3, [sp, #24]
 800647a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800647c:	2b47      	cmp	r3, #71	@ 0x47
 800647e:	4680      	mov	r8, r0
 8006480:	d129      	bne.n	80064d6 <_printf_float+0x172>
 8006482:	1cc8      	adds	r0, r1, #3
 8006484:	db02      	blt.n	800648c <_printf_float+0x128>
 8006486:	6863      	ldr	r3, [r4, #4]
 8006488:	4299      	cmp	r1, r3
 800648a:	dd41      	ble.n	8006510 <_printf_float+0x1ac>
 800648c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006490:	fa5f fa8a 	uxtb.w	sl, sl
 8006494:	3901      	subs	r1, #1
 8006496:	4652      	mov	r2, sl
 8006498:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800649c:	9109      	str	r1, [sp, #36]	@ 0x24
 800649e:	f7ff ff26 	bl	80062ee <__exponent>
 80064a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80064a4:	1813      	adds	r3, r2, r0
 80064a6:	2a01      	cmp	r2, #1
 80064a8:	4681      	mov	r9, r0
 80064aa:	6123      	str	r3, [r4, #16]
 80064ac:	dc02      	bgt.n	80064b4 <_printf_float+0x150>
 80064ae:	6822      	ldr	r2, [r4, #0]
 80064b0:	07d2      	lsls	r2, r2, #31
 80064b2:	d501      	bpl.n	80064b8 <_printf_float+0x154>
 80064b4:	3301      	adds	r3, #1
 80064b6:	6123      	str	r3, [r4, #16]
 80064b8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d0a2      	beq.n	8006406 <_printf_float+0xa2>
 80064c0:	232d      	movs	r3, #45	@ 0x2d
 80064c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064c6:	e79e      	b.n	8006406 <_printf_float+0xa2>
 80064c8:	9a06      	ldr	r2, [sp, #24]
 80064ca:	2a47      	cmp	r2, #71	@ 0x47
 80064cc:	d1c2      	bne.n	8006454 <_printf_float+0xf0>
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d1c0      	bne.n	8006454 <_printf_float+0xf0>
 80064d2:	2301      	movs	r3, #1
 80064d4:	e7bd      	b.n	8006452 <_printf_float+0xee>
 80064d6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80064da:	d9db      	bls.n	8006494 <_printf_float+0x130>
 80064dc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80064e0:	d118      	bne.n	8006514 <_printf_float+0x1b0>
 80064e2:	2900      	cmp	r1, #0
 80064e4:	6863      	ldr	r3, [r4, #4]
 80064e6:	dd0b      	ble.n	8006500 <_printf_float+0x19c>
 80064e8:	6121      	str	r1, [r4, #16]
 80064ea:	b913      	cbnz	r3, 80064f2 <_printf_float+0x18e>
 80064ec:	6822      	ldr	r2, [r4, #0]
 80064ee:	07d0      	lsls	r0, r2, #31
 80064f0:	d502      	bpl.n	80064f8 <_printf_float+0x194>
 80064f2:	3301      	adds	r3, #1
 80064f4:	440b      	add	r3, r1
 80064f6:	6123      	str	r3, [r4, #16]
 80064f8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80064fa:	f04f 0900 	mov.w	r9, #0
 80064fe:	e7db      	b.n	80064b8 <_printf_float+0x154>
 8006500:	b913      	cbnz	r3, 8006508 <_printf_float+0x1a4>
 8006502:	6822      	ldr	r2, [r4, #0]
 8006504:	07d2      	lsls	r2, r2, #31
 8006506:	d501      	bpl.n	800650c <_printf_float+0x1a8>
 8006508:	3302      	adds	r3, #2
 800650a:	e7f4      	b.n	80064f6 <_printf_float+0x192>
 800650c:	2301      	movs	r3, #1
 800650e:	e7f2      	b.n	80064f6 <_printf_float+0x192>
 8006510:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006514:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006516:	4299      	cmp	r1, r3
 8006518:	db05      	blt.n	8006526 <_printf_float+0x1c2>
 800651a:	6823      	ldr	r3, [r4, #0]
 800651c:	6121      	str	r1, [r4, #16]
 800651e:	07d8      	lsls	r0, r3, #31
 8006520:	d5ea      	bpl.n	80064f8 <_printf_float+0x194>
 8006522:	1c4b      	adds	r3, r1, #1
 8006524:	e7e7      	b.n	80064f6 <_printf_float+0x192>
 8006526:	2900      	cmp	r1, #0
 8006528:	bfd4      	ite	le
 800652a:	f1c1 0202 	rsble	r2, r1, #2
 800652e:	2201      	movgt	r2, #1
 8006530:	4413      	add	r3, r2
 8006532:	e7e0      	b.n	80064f6 <_printf_float+0x192>
 8006534:	6823      	ldr	r3, [r4, #0]
 8006536:	055a      	lsls	r2, r3, #21
 8006538:	d407      	bmi.n	800654a <_printf_float+0x1e6>
 800653a:	6923      	ldr	r3, [r4, #16]
 800653c:	4642      	mov	r2, r8
 800653e:	4631      	mov	r1, r6
 8006540:	4628      	mov	r0, r5
 8006542:	47b8      	blx	r7
 8006544:	3001      	adds	r0, #1
 8006546:	d12b      	bne.n	80065a0 <_printf_float+0x23c>
 8006548:	e767      	b.n	800641a <_printf_float+0xb6>
 800654a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800654e:	f240 80dd 	bls.w	800670c <_printf_float+0x3a8>
 8006552:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006556:	2200      	movs	r2, #0
 8006558:	2300      	movs	r3, #0
 800655a:	f7fa fadd 	bl	8000b18 <__aeabi_dcmpeq>
 800655e:	2800      	cmp	r0, #0
 8006560:	d033      	beq.n	80065ca <_printf_float+0x266>
 8006562:	4a37      	ldr	r2, [pc, #220]	@ (8006640 <_printf_float+0x2dc>)
 8006564:	2301      	movs	r3, #1
 8006566:	4631      	mov	r1, r6
 8006568:	4628      	mov	r0, r5
 800656a:	47b8      	blx	r7
 800656c:	3001      	adds	r0, #1
 800656e:	f43f af54 	beq.w	800641a <_printf_float+0xb6>
 8006572:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006576:	4543      	cmp	r3, r8
 8006578:	db02      	blt.n	8006580 <_printf_float+0x21c>
 800657a:	6823      	ldr	r3, [r4, #0]
 800657c:	07d8      	lsls	r0, r3, #31
 800657e:	d50f      	bpl.n	80065a0 <_printf_float+0x23c>
 8006580:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006584:	4631      	mov	r1, r6
 8006586:	4628      	mov	r0, r5
 8006588:	47b8      	blx	r7
 800658a:	3001      	adds	r0, #1
 800658c:	f43f af45 	beq.w	800641a <_printf_float+0xb6>
 8006590:	f04f 0900 	mov.w	r9, #0
 8006594:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006598:	f104 0a1a 	add.w	sl, r4, #26
 800659c:	45c8      	cmp	r8, r9
 800659e:	dc09      	bgt.n	80065b4 <_printf_float+0x250>
 80065a0:	6823      	ldr	r3, [r4, #0]
 80065a2:	079b      	lsls	r3, r3, #30
 80065a4:	f100 8103 	bmi.w	80067ae <_printf_float+0x44a>
 80065a8:	68e0      	ldr	r0, [r4, #12]
 80065aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065ac:	4298      	cmp	r0, r3
 80065ae:	bfb8      	it	lt
 80065b0:	4618      	movlt	r0, r3
 80065b2:	e734      	b.n	800641e <_printf_float+0xba>
 80065b4:	2301      	movs	r3, #1
 80065b6:	4652      	mov	r2, sl
 80065b8:	4631      	mov	r1, r6
 80065ba:	4628      	mov	r0, r5
 80065bc:	47b8      	blx	r7
 80065be:	3001      	adds	r0, #1
 80065c0:	f43f af2b 	beq.w	800641a <_printf_float+0xb6>
 80065c4:	f109 0901 	add.w	r9, r9, #1
 80065c8:	e7e8      	b.n	800659c <_printf_float+0x238>
 80065ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	dc39      	bgt.n	8006644 <_printf_float+0x2e0>
 80065d0:	4a1b      	ldr	r2, [pc, #108]	@ (8006640 <_printf_float+0x2dc>)
 80065d2:	2301      	movs	r3, #1
 80065d4:	4631      	mov	r1, r6
 80065d6:	4628      	mov	r0, r5
 80065d8:	47b8      	blx	r7
 80065da:	3001      	adds	r0, #1
 80065dc:	f43f af1d 	beq.w	800641a <_printf_float+0xb6>
 80065e0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80065e4:	ea59 0303 	orrs.w	r3, r9, r3
 80065e8:	d102      	bne.n	80065f0 <_printf_float+0x28c>
 80065ea:	6823      	ldr	r3, [r4, #0]
 80065ec:	07d9      	lsls	r1, r3, #31
 80065ee:	d5d7      	bpl.n	80065a0 <_printf_float+0x23c>
 80065f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065f4:	4631      	mov	r1, r6
 80065f6:	4628      	mov	r0, r5
 80065f8:	47b8      	blx	r7
 80065fa:	3001      	adds	r0, #1
 80065fc:	f43f af0d 	beq.w	800641a <_printf_float+0xb6>
 8006600:	f04f 0a00 	mov.w	sl, #0
 8006604:	f104 0b1a 	add.w	fp, r4, #26
 8006608:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800660a:	425b      	negs	r3, r3
 800660c:	4553      	cmp	r3, sl
 800660e:	dc01      	bgt.n	8006614 <_printf_float+0x2b0>
 8006610:	464b      	mov	r3, r9
 8006612:	e793      	b.n	800653c <_printf_float+0x1d8>
 8006614:	2301      	movs	r3, #1
 8006616:	465a      	mov	r2, fp
 8006618:	4631      	mov	r1, r6
 800661a:	4628      	mov	r0, r5
 800661c:	47b8      	blx	r7
 800661e:	3001      	adds	r0, #1
 8006620:	f43f aefb 	beq.w	800641a <_printf_float+0xb6>
 8006624:	f10a 0a01 	add.w	sl, sl, #1
 8006628:	e7ee      	b.n	8006608 <_printf_float+0x2a4>
 800662a:	bf00      	nop
 800662c:	7fefffff 	.word	0x7fefffff
 8006630:	0800c4a4 	.word	0x0800c4a4
 8006634:	0800c4a8 	.word	0x0800c4a8
 8006638:	0800c4ac 	.word	0x0800c4ac
 800663c:	0800c4b0 	.word	0x0800c4b0
 8006640:	0800c4b4 	.word	0x0800c4b4
 8006644:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006646:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800664a:	4553      	cmp	r3, sl
 800664c:	bfa8      	it	ge
 800664e:	4653      	movge	r3, sl
 8006650:	2b00      	cmp	r3, #0
 8006652:	4699      	mov	r9, r3
 8006654:	dc36      	bgt.n	80066c4 <_printf_float+0x360>
 8006656:	f04f 0b00 	mov.w	fp, #0
 800665a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800665e:	f104 021a 	add.w	r2, r4, #26
 8006662:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006664:	9306      	str	r3, [sp, #24]
 8006666:	eba3 0309 	sub.w	r3, r3, r9
 800666a:	455b      	cmp	r3, fp
 800666c:	dc31      	bgt.n	80066d2 <_printf_float+0x36e>
 800666e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006670:	459a      	cmp	sl, r3
 8006672:	dc3a      	bgt.n	80066ea <_printf_float+0x386>
 8006674:	6823      	ldr	r3, [r4, #0]
 8006676:	07da      	lsls	r2, r3, #31
 8006678:	d437      	bmi.n	80066ea <_printf_float+0x386>
 800667a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800667c:	ebaa 0903 	sub.w	r9, sl, r3
 8006680:	9b06      	ldr	r3, [sp, #24]
 8006682:	ebaa 0303 	sub.w	r3, sl, r3
 8006686:	4599      	cmp	r9, r3
 8006688:	bfa8      	it	ge
 800668a:	4699      	movge	r9, r3
 800668c:	f1b9 0f00 	cmp.w	r9, #0
 8006690:	dc33      	bgt.n	80066fa <_printf_float+0x396>
 8006692:	f04f 0800 	mov.w	r8, #0
 8006696:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800669a:	f104 0b1a 	add.w	fp, r4, #26
 800669e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066a0:	ebaa 0303 	sub.w	r3, sl, r3
 80066a4:	eba3 0309 	sub.w	r3, r3, r9
 80066a8:	4543      	cmp	r3, r8
 80066aa:	f77f af79 	ble.w	80065a0 <_printf_float+0x23c>
 80066ae:	2301      	movs	r3, #1
 80066b0:	465a      	mov	r2, fp
 80066b2:	4631      	mov	r1, r6
 80066b4:	4628      	mov	r0, r5
 80066b6:	47b8      	blx	r7
 80066b8:	3001      	adds	r0, #1
 80066ba:	f43f aeae 	beq.w	800641a <_printf_float+0xb6>
 80066be:	f108 0801 	add.w	r8, r8, #1
 80066c2:	e7ec      	b.n	800669e <_printf_float+0x33a>
 80066c4:	4642      	mov	r2, r8
 80066c6:	4631      	mov	r1, r6
 80066c8:	4628      	mov	r0, r5
 80066ca:	47b8      	blx	r7
 80066cc:	3001      	adds	r0, #1
 80066ce:	d1c2      	bne.n	8006656 <_printf_float+0x2f2>
 80066d0:	e6a3      	b.n	800641a <_printf_float+0xb6>
 80066d2:	2301      	movs	r3, #1
 80066d4:	4631      	mov	r1, r6
 80066d6:	4628      	mov	r0, r5
 80066d8:	9206      	str	r2, [sp, #24]
 80066da:	47b8      	blx	r7
 80066dc:	3001      	adds	r0, #1
 80066de:	f43f ae9c 	beq.w	800641a <_printf_float+0xb6>
 80066e2:	9a06      	ldr	r2, [sp, #24]
 80066e4:	f10b 0b01 	add.w	fp, fp, #1
 80066e8:	e7bb      	b.n	8006662 <_printf_float+0x2fe>
 80066ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066ee:	4631      	mov	r1, r6
 80066f0:	4628      	mov	r0, r5
 80066f2:	47b8      	blx	r7
 80066f4:	3001      	adds	r0, #1
 80066f6:	d1c0      	bne.n	800667a <_printf_float+0x316>
 80066f8:	e68f      	b.n	800641a <_printf_float+0xb6>
 80066fa:	9a06      	ldr	r2, [sp, #24]
 80066fc:	464b      	mov	r3, r9
 80066fe:	4442      	add	r2, r8
 8006700:	4631      	mov	r1, r6
 8006702:	4628      	mov	r0, r5
 8006704:	47b8      	blx	r7
 8006706:	3001      	adds	r0, #1
 8006708:	d1c3      	bne.n	8006692 <_printf_float+0x32e>
 800670a:	e686      	b.n	800641a <_printf_float+0xb6>
 800670c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006710:	f1ba 0f01 	cmp.w	sl, #1
 8006714:	dc01      	bgt.n	800671a <_printf_float+0x3b6>
 8006716:	07db      	lsls	r3, r3, #31
 8006718:	d536      	bpl.n	8006788 <_printf_float+0x424>
 800671a:	2301      	movs	r3, #1
 800671c:	4642      	mov	r2, r8
 800671e:	4631      	mov	r1, r6
 8006720:	4628      	mov	r0, r5
 8006722:	47b8      	blx	r7
 8006724:	3001      	adds	r0, #1
 8006726:	f43f ae78 	beq.w	800641a <_printf_float+0xb6>
 800672a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800672e:	4631      	mov	r1, r6
 8006730:	4628      	mov	r0, r5
 8006732:	47b8      	blx	r7
 8006734:	3001      	adds	r0, #1
 8006736:	f43f ae70 	beq.w	800641a <_printf_float+0xb6>
 800673a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800673e:	2200      	movs	r2, #0
 8006740:	2300      	movs	r3, #0
 8006742:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006746:	f7fa f9e7 	bl	8000b18 <__aeabi_dcmpeq>
 800674a:	b9c0      	cbnz	r0, 800677e <_printf_float+0x41a>
 800674c:	4653      	mov	r3, sl
 800674e:	f108 0201 	add.w	r2, r8, #1
 8006752:	4631      	mov	r1, r6
 8006754:	4628      	mov	r0, r5
 8006756:	47b8      	blx	r7
 8006758:	3001      	adds	r0, #1
 800675a:	d10c      	bne.n	8006776 <_printf_float+0x412>
 800675c:	e65d      	b.n	800641a <_printf_float+0xb6>
 800675e:	2301      	movs	r3, #1
 8006760:	465a      	mov	r2, fp
 8006762:	4631      	mov	r1, r6
 8006764:	4628      	mov	r0, r5
 8006766:	47b8      	blx	r7
 8006768:	3001      	adds	r0, #1
 800676a:	f43f ae56 	beq.w	800641a <_printf_float+0xb6>
 800676e:	f108 0801 	add.w	r8, r8, #1
 8006772:	45d0      	cmp	r8, sl
 8006774:	dbf3      	blt.n	800675e <_printf_float+0x3fa>
 8006776:	464b      	mov	r3, r9
 8006778:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800677c:	e6df      	b.n	800653e <_printf_float+0x1da>
 800677e:	f04f 0800 	mov.w	r8, #0
 8006782:	f104 0b1a 	add.w	fp, r4, #26
 8006786:	e7f4      	b.n	8006772 <_printf_float+0x40e>
 8006788:	2301      	movs	r3, #1
 800678a:	4642      	mov	r2, r8
 800678c:	e7e1      	b.n	8006752 <_printf_float+0x3ee>
 800678e:	2301      	movs	r3, #1
 8006790:	464a      	mov	r2, r9
 8006792:	4631      	mov	r1, r6
 8006794:	4628      	mov	r0, r5
 8006796:	47b8      	blx	r7
 8006798:	3001      	adds	r0, #1
 800679a:	f43f ae3e 	beq.w	800641a <_printf_float+0xb6>
 800679e:	f108 0801 	add.w	r8, r8, #1
 80067a2:	68e3      	ldr	r3, [r4, #12]
 80067a4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80067a6:	1a5b      	subs	r3, r3, r1
 80067a8:	4543      	cmp	r3, r8
 80067aa:	dcf0      	bgt.n	800678e <_printf_float+0x42a>
 80067ac:	e6fc      	b.n	80065a8 <_printf_float+0x244>
 80067ae:	f04f 0800 	mov.w	r8, #0
 80067b2:	f104 0919 	add.w	r9, r4, #25
 80067b6:	e7f4      	b.n	80067a2 <_printf_float+0x43e>

080067b8 <malloc>:
 80067b8:	4b02      	ldr	r3, [pc, #8]	@ (80067c4 <malloc+0xc>)
 80067ba:	4601      	mov	r1, r0
 80067bc:	6818      	ldr	r0, [r3, #0]
 80067be:	f000 b82d 	b.w	800681c <_malloc_r>
 80067c2:	bf00      	nop
 80067c4:	20000188 	.word	0x20000188

080067c8 <free>:
 80067c8:	4b02      	ldr	r3, [pc, #8]	@ (80067d4 <free+0xc>)
 80067ca:	4601      	mov	r1, r0
 80067cc:	6818      	ldr	r0, [r3, #0]
 80067ce:	f002 badf 	b.w	8008d90 <_free_r>
 80067d2:	bf00      	nop
 80067d4:	20000188 	.word	0x20000188

080067d8 <sbrk_aligned>:
 80067d8:	b570      	push	{r4, r5, r6, lr}
 80067da:	4e0f      	ldr	r6, [pc, #60]	@ (8006818 <sbrk_aligned+0x40>)
 80067dc:	460c      	mov	r4, r1
 80067de:	6831      	ldr	r1, [r6, #0]
 80067e0:	4605      	mov	r5, r0
 80067e2:	b911      	cbnz	r1, 80067ea <sbrk_aligned+0x12>
 80067e4:	f001 fc2c 	bl	8008040 <_sbrk_r>
 80067e8:	6030      	str	r0, [r6, #0]
 80067ea:	4621      	mov	r1, r4
 80067ec:	4628      	mov	r0, r5
 80067ee:	f001 fc27 	bl	8008040 <_sbrk_r>
 80067f2:	1c43      	adds	r3, r0, #1
 80067f4:	d103      	bne.n	80067fe <sbrk_aligned+0x26>
 80067f6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80067fa:	4620      	mov	r0, r4
 80067fc:	bd70      	pop	{r4, r5, r6, pc}
 80067fe:	1cc4      	adds	r4, r0, #3
 8006800:	f024 0403 	bic.w	r4, r4, #3
 8006804:	42a0      	cmp	r0, r4
 8006806:	d0f8      	beq.n	80067fa <sbrk_aligned+0x22>
 8006808:	1a21      	subs	r1, r4, r0
 800680a:	4628      	mov	r0, r5
 800680c:	f001 fc18 	bl	8008040 <_sbrk_r>
 8006810:	3001      	adds	r0, #1
 8006812:	d1f2      	bne.n	80067fa <sbrk_aligned+0x22>
 8006814:	e7ef      	b.n	80067f6 <sbrk_aligned+0x1e>
 8006816:	bf00      	nop
 8006818:	20001748 	.word	0x20001748

0800681c <_malloc_r>:
 800681c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006820:	1ccd      	adds	r5, r1, #3
 8006822:	f025 0503 	bic.w	r5, r5, #3
 8006826:	3508      	adds	r5, #8
 8006828:	2d0c      	cmp	r5, #12
 800682a:	bf38      	it	cc
 800682c:	250c      	movcc	r5, #12
 800682e:	2d00      	cmp	r5, #0
 8006830:	4606      	mov	r6, r0
 8006832:	db01      	blt.n	8006838 <_malloc_r+0x1c>
 8006834:	42a9      	cmp	r1, r5
 8006836:	d904      	bls.n	8006842 <_malloc_r+0x26>
 8006838:	230c      	movs	r3, #12
 800683a:	6033      	str	r3, [r6, #0]
 800683c:	2000      	movs	r0, #0
 800683e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006842:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006918 <_malloc_r+0xfc>
 8006846:	f000 fc0b 	bl	8007060 <__malloc_lock>
 800684a:	f8d8 3000 	ldr.w	r3, [r8]
 800684e:	461c      	mov	r4, r3
 8006850:	bb44      	cbnz	r4, 80068a4 <_malloc_r+0x88>
 8006852:	4629      	mov	r1, r5
 8006854:	4630      	mov	r0, r6
 8006856:	f7ff ffbf 	bl	80067d8 <sbrk_aligned>
 800685a:	1c43      	adds	r3, r0, #1
 800685c:	4604      	mov	r4, r0
 800685e:	d158      	bne.n	8006912 <_malloc_r+0xf6>
 8006860:	f8d8 4000 	ldr.w	r4, [r8]
 8006864:	4627      	mov	r7, r4
 8006866:	2f00      	cmp	r7, #0
 8006868:	d143      	bne.n	80068f2 <_malloc_r+0xd6>
 800686a:	2c00      	cmp	r4, #0
 800686c:	d04b      	beq.n	8006906 <_malloc_r+0xea>
 800686e:	6823      	ldr	r3, [r4, #0]
 8006870:	4639      	mov	r1, r7
 8006872:	4630      	mov	r0, r6
 8006874:	eb04 0903 	add.w	r9, r4, r3
 8006878:	f001 fbe2 	bl	8008040 <_sbrk_r>
 800687c:	4581      	cmp	r9, r0
 800687e:	d142      	bne.n	8006906 <_malloc_r+0xea>
 8006880:	6821      	ldr	r1, [r4, #0]
 8006882:	1a6d      	subs	r5, r5, r1
 8006884:	4629      	mov	r1, r5
 8006886:	4630      	mov	r0, r6
 8006888:	f7ff ffa6 	bl	80067d8 <sbrk_aligned>
 800688c:	3001      	adds	r0, #1
 800688e:	d03a      	beq.n	8006906 <_malloc_r+0xea>
 8006890:	6823      	ldr	r3, [r4, #0]
 8006892:	442b      	add	r3, r5
 8006894:	6023      	str	r3, [r4, #0]
 8006896:	f8d8 3000 	ldr.w	r3, [r8]
 800689a:	685a      	ldr	r2, [r3, #4]
 800689c:	bb62      	cbnz	r2, 80068f8 <_malloc_r+0xdc>
 800689e:	f8c8 7000 	str.w	r7, [r8]
 80068a2:	e00f      	b.n	80068c4 <_malloc_r+0xa8>
 80068a4:	6822      	ldr	r2, [r4, #0]
 80068a6:	1b52      	subs	r2, r2, r5
 80068a8:	d420      	bmi.n	80068ec <_malloc_r+0xd0>
 80068aa:	2a0b      	cmp	r2, #11
 80068ac:	d917      	bls.n	80068de <_malloc_r+0xc2>
 80068ae:	1961      	adds	r1, r4, r5
 80068b0:	42a3      	cmp	r3, r4
 80068b2:	6025      	str	r5, [r4, #0]
 80068b4:	bf18      	it	ne
 80068b6:	6059      	strne	r1, [r3, #4]
 80068b8:	6863      	ldr	r3, [r4, #4]
 80068ba:	bf08      	it	eq
 80068bc:	f8c8 1000 	streq.w	r1, [r8]
 80068c0:	5162      	str	r2, [r4, r5]
 80068c2:	604b      	str	r3, [r1, #4]
 80068c4:	4630      	mov	r0, r6
 80068c6:	f000 fbd1 	bl	800706c <__malloc_unlock>
 80068ca:	f104 000b 	add.w	r0, r4, #11
 80068ce:	1d23      	adds	r3, r4, #4
 80068d0:	f020 0007 	bic.w	r0, r0, #7
 80068d4:	1ac2      	subs	r2, r0, r3
 80068d6:	bf1c      	itt	ne
 80068d8:	1a1b      	subne	r3, r3, r0
 80068da:	50a3      	strne	r3, [r4, r2]
 80068dc:	e7af      	b.n	800683e <_malloc_r+0x22>
 80068de:	6862      	ldr	r2, [r4, #4]
 80068e0:	42a3      	cmp	r3, r4
 80068e2:	bf0c      	ite	eq
 80068e4:	f8c8 2000 	streq.w	r2, [r8]
 80068e8:	605a      	strne	r2, [r3, #4]
 80068ea:	e7eb      	b.n	80068c4 <_malloc_r+0xa8>
 80068ec:	4623      	mov	r3, r4
 80068ee:	6864      	ldr	r4, [r4, #4]
 80068f0:	e7ae      	b.n	8006850 <_malloc_r+0x34>
 80068f2:	463c      	mov	r4, r7
 80068f4:	687f      	ldr	r7, [r7, #4]
 80068f6:	e7b6      	b.n	8006866 <_malloc_r+0x4a>
 80068f8:	461a      	mov	r2, r3
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	42a3      	cmp	r3, r4
 80068fe:	d1fb      	bne.n	80068f8 <_malloc_r+0xdc>
 8006900:	2300      	movs	r3, #0
 8006902:	6053      	str	r3, [r2, #4]
 8006904:	e7de      	b.n	80068c4 <_malloc_r+0xa8>
 8006906:	230c      	movs	r3, #12
 8006908:	6033      	str	r3, [r6, #0]
 800690a:	4630      	mov	r0, r6
 800690c:	f000 fbae 	bl	800706c <__malloc_unlock>
 8006910:	e794      	b.n	800683c <_malloc_r+0x20>
 8006912:	6005      	str	r5, [r0, #0]
 8006914:	e7d6      	b.n	80068c4 <_malloc_r+0xa8>
 8006916:	bf00      	nop
 8006918:	2000174c 	.word	0x2000174c

0800691c <_printf_common>:
 800691c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006920:	4616      	mov	r6, r2
 8006922:	4698      	mov	r8, r3
 8006924:	688a      	ldr	r2, [r1, #8]
 8006926:	690b      	ldr	r3, [r1, #16]
 8006928:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800692c:	4293      	cmp	r3, r2
 800692e:	bfb8      	it	lt
 8006930:	4613      	movlt	r3, r2
 8006932:	6033      	str	r3, [r6, #0]
 8006934:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006938:	4607      	mov	r7, r0
 800693a:	460c      	mov	r4, r1
 800693c:	b10a      	cbz	r2, 8006942 <_printf_common+0x26>
 800693e:	3301      	adds	r3, #1
 8006940:	6033      	str	r3, [r6, #0]
 8006942:	6823      	ldr	r3, [r4, #0]
 8006944:	0699      	lsls	r1, r3, #26
 8006946:	bf42      	ittt	mi
 8006948:	6833      	ldrmi	r3, [r6, #0]
 800694a:	3302      	addmi	r3, #2
 800694c:	6033      	strmi	r3, [r6, #0]
 800694e:	6825      	ldr	r5, [r4, #0]
 8006950:	f015 0506 	ands.w	r5, r5, #6
 8006954:	d106      	bne.n	8006964 <_printf_common+0x48>
 8006956:	f104 0a19 	add.w	sl, r4, #25
 800695a:	68e3      	ldr	r3, [r4, #12]
 800695c:	6832      	ldr	r2, [r6, #0]
 800695e:	1a9b      	subs	r3, r3, r2
 8006960:	42ab      	cmp	r3, r5
 8006962:	dc26      	bgt.n	80069b2 <_printf_common+0x96>
 8006964:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006968:	6822      	ldr	r2, [r4, #0]
 800696a:	3b00      	subs	r3, #0
 800696c:	bf18      	it	ne
 800696e:	2301      	movne	r3, #1
 8006970:	0692      	lsls	r2, r2, #26
 8006972:	d42b      	bmi.n	80069cc <_printf_common+0xb0>
 8006974:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006978:	4641      	mov	r1, r8
 800697a:	4638      	mov	r0, r7
 800697c:	47c8      	blx	r9
 800697e:	3001      	adds	r0, #1
 8006980:	d01e      	beq.n	80069c0 <_printf_common+0xa4>
 8006982:	6823      	ldr	r3, [r4, #0]
 8006984:	6922      	ldr	r2, [r4, #16]
 8006986:	f003 0306 	and.w	r3, r3, #6
 800698a:	2b04      	cmp	r3, #4
 800698c:	bf02      	ittt	eq
 800698e:	68e5      	ldreq	r5, [r4, #12]
 8006990:	6833      	ldreq	r3, [r6, #0]
 8006992:	1aed      	subeq	r5, r5, r3
 8006994:	68a3      	ldr	r3, [r4, #8]
 8006996:	bf0c      	ite	eq
 8006998:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800699c:	2500      	movne	r5, #0
 800699e:	4293      	cmp	r3, r2
 80069a0:	bfc4      	itt	gt
 80069a2:	1a9b      	subgt	r3, r3, r2
 80069a4:	18ed      	addgt	r5, r5, r3
 80069a6:	2600      	movs	r6, #0
 80069a8:	341a      	adds	r4, #26
 80069aa:	42b5      	cmp	r5, r6
 80069ac:	d11a      	bne.n	80069e4 <_printf_common+0xc8>
 80069ae:	2000      	movs	r0, #0
 80069b0:	e008      	b.n	80069c4 <_printf_common+0xa8>
 80069b2:	2301      	movs	r3, #1
 80069b4:	4652      	mov	r2, sl
 80069b6:	4641      	mov	r1, r8
 80069b8:	4638      	mov	r0, r7
 80069ba:	47c8      	blx	r9
 80069bc:	3001      	adds	r0, #1
 80069be:	d103      	bne.n	80069c8 <_printf_common+0xac>
 80069c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80069c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069c8:	3501      	adds	r5, #1
 80069ca:	e7c6      	b.n	800695a <_printf_common+0x3e>
 80069cc:	18e1      	adds	r1, r4, r3
 80069ce:	1c5a      	adds	r2, r3, #1
 80069d0:	2030      	movs	r0, #48	@ 0x30
 80069d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80069d6:	4422      	add	r2, r4
 80069d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80069dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80069e0:	3302      	adds	r3, #2
 80069e2:	e7c7      	b.n	8006974 <_printf_common+0x58>
 80069e4:	2301      	movs	r3, #1
 80069e6:	4622      	mov	r2, r4
 80069e8:	4641      	mov	r1, r8
 80069ea:	4638      	mov	r0, r7
 80069ec:	47c8      	blx	r9
 80069ee:	3001      	adds	r0, #1
 80069f0:	d0e6      	beq.n	80069c0 <_printf_common+0xa4>
 80069f2:	3601      	adds	r6, #1
 80069f4:	e7d9      	b.n	80069aa <_printf_common+0x8e>
	...

080069f8 <_printf_i>:
 80069f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80069fc:	7e0f      	ldrb	r7, [r1, #24]
 80069fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006a00:	2f78      	cmp	r7, #120	@ 0x78
 8006a02:	4691      	mov	r9, r2
 8006a04:	4680      	mov	r8, r0
 8006a06:	460c      	mov	r4, r1
 8006a08:	469a      	mov	sl, r3
 8006a0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a0e:	d807      	bhi.n	8006a20 <_printf_i+0x28>
 8006a10:	2f62      	cmp	r7, #98	@ 0x62
 8006a12:	d80a      	bhi.n	8006a2a <_printf_i+0x32>
 8006a14:	2f00      	cmp	r7, #0
 8006a16:	f000 80d2 	beq.w	8006bbe <_printf_i+0x1c6>
 8006a1a:	2f58      	cmp	r7, #88	@ 0x58
 8006a1c:	f000 80b9 	beq.w	8006b92 <_printf_i+0x19a>
 8006a20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a28:	e03a      	b.n	8006aa0 <_printf_i+0xa8>
 8006a2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a2e:	2b15      	cmp	r3, #21
 8006a30:	d8f6      	bhi.n	8006a20 <_printf_i+0x28>
 8006a32:	a101      	add	r1, pc, #4	@ (adr r1, 8006a38 <_printf_i+0x40>)
 8006a34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a38:	08006a91 	.word	0x08006a91
 8006a3c:	08006aa5 	.word	0x08006aa5
 8006a40:	08006a21 	.word	0x08006a21
 8006a44:	08006a21 	.word	0x08006a21
 8006a48:	08006a21 	.word	0x08006a21
 8006a4c:	08006a21 	.word	0x08006a21
 8006a50:	08006aa5 	.word	0x08006aa5
 8006a54:	08006a21 	.word	0x08006a21
 8006a58:	08006a21 	.word	0x08006a21
 8006a5c:	08006a21 	.word	0x08006a21
 8006a60:	08006a21 	.word	0x08006a21
 8006a64:	08006ba5 	.word	0x08006ba5
 8006a68:	08006acf 	.word	0x08006acf
 8006a6c:	08006b5f 	.word	0x08006b5f
 8006a70:	08006a21 	.word	0x08006a21
 8006a74:	08006a21 	.word	0x08006a21
 8006a78:	08006bc7 	.word	0x08006bc7
 8006a7c:	08006a21 	.word	0x08006a21
 8006a80:	08006acf 	.word	0x08006acf
 8006a84:	08006a21 	.word	0x08006a21
 8006a88:	08006a21 	.word	0x08006a21
 8006a8c:	08006b67 	.word	0x08006b67
 8006a90:	6833      	ldr	r3, [r6, #0]
 8006a92:	1d1a      	adds	r2, r3, #4
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	6032      	str	r2, [r6, #0]
 8006a98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	e09d      	b.n	8006be0 <_printf_i+0x1e8>
 8006aa4:	6833      	ldr	r3, [r6, #0]
 8006aa6:	6820      	ldr	r0, [r4, #0]
 8006aa8:	1d19      	adds	r1, r3, #4
 8006aaa:	6031      	str	r1, [r6, #0]
 8006aac:	0606      	lsls	r6, r0, #24
 8006aae:	d501      	bpl.n	8006ab4 <_printf_i+0xbc>
 8006ab0:	681d      	ldr	r5, [r3, #0]
 8006ab2:	e003      	b.n	8006abc <_printf_i+0xc4>
 8006ab4:	0645      	lsls	r5, r0, #25
 8006ab6:	d5fb      	bpl.n	8006ab0 <_printf_i+0xb8>
 8006ab8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006abc:	2d00      	cmp	r5, #0
 8006abe:	da03      	bge.n	8006ac8 <_printf_i+0xd0>
 8006ac0:	232d      	movs	r3, #45	@ 0x2d
 8006ac2:	426d      	negs	r5, r5
 8006ac4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ac8:	4859      	ldr	r0, [pc, #356]	@ (8006c30 <_printf_i+0x238>)
 8006aca:	230a      	movs	r3, #10
 8006acc:	e011      	b.n	8006af2 <_printf_i+0xfa>
 8006ace:	6821      	ldr	r1, [r4, #0]
 8006ad0:	6833      	ldr	r3, [r6, #0]
 8006ad2:	0608      	lsls	r0, r1, #24
 8006ad4:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ad8:	d402      	bmi.n	8006ae0 <_printf_i+0xe8>
 8006ada:	0649      	lsls	r1, r1, #25
 8006adc:	bf48      	it	mi
 8006ade:	b2ad      	uxthmi	r5, r5
 8006ae0:	2f6f      	cmp	r7, #111	@ 0x6f
 8006ae2:	4853      	ldr	r0, [pc, #332]	@ (8006c30 <_printf_i+0x238>)
 8006ae4:	6033      	str	r3, [r6, #0]
 8006ae6:	bf14      	ite	ne
 8006ae8:	230a      	movne	r3, #10
 8006aea:	2308      	moveq	r3, #8
 8006aec:	2100      	movs	r1, #0
 8006aee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006af2:	6866      	ldr	r6, [r4, #4]
 8006af4:	60a6      	str	r6, [r4, #8]
 8006af6:	2e00      	cmp	r6, #0
 8006af8:	bfa2      	ittt	ge
 8006afa:	6821      	ldrge	r1, [r4, #0]
 8006afc:	f021 0104 	bicge.w	r1, r1, #4
 8006b00:	6021      	strge	r1, [r4, #0]
 8006b02:	b90d      	cbnz	r5, 8006b08 <_printf_i+0x110>
 8006b04:	2e00      	cmp	r6, #0
 8006b06:	d04b      	beq.n	8006ba0 <_printf_i+0x1a8>
 8006b08:	4616      	mov	r6, r2
 8006b0a:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b0e:	fb03 5711 	mls	r7, r3, r1, r5
 8006b12:	5dc7      	ldrb	r7, [r0, r7]
 8006b14:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b18:	462f      	mov	r7, r5
 8006b1a:	42bb      	cmp	r3, r7
 8006b1c:	460d      	mov	r5, r1
 8006b1e:	d9f4      	bls.n	8006b0a <_printf_i+0x112>
 8006b20:	2b08      	cmp	r3, #8
 8006b22:	d10b      	bne.n	8006b3c <_printf_i+0x144>
 8006b24:	6823      	ldr	r3, [r4, #0]
 8006b26:	07df      	lsls	r7, r3, #31
 8006b28:	d508      	bpl.n	8006b3c <_printf_i+0x144>
 8006b2a:	6923      	ldr	r3, [r4, #16]
 8006b2c:	6861      	ldr	r1, [r4, #4]
 8006b2e:	4299      	cmp	r1, r3
 8006b30:	bfde      	ittt	le
 8006b32:	2330      	movle	r3, #48	@ 0x30
 8006b34:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b38:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006b3c:	1b92      	subs	r2, r2, r6
 8006b3e:	6122      	str	r2, [r4, #16]
 8006b40:	f8cd a000 	str.w	sl, [sp]
 8006b44:	464b      	mov	r3, r9
 8006b46:	aa03      	add	r2, sp, #12
 8006b48:	4621      	mov	r1, r4
 8006b4a:	4640      	mov	r0, r8
 8006b4c:	f7ff fee6 	bl	800691c <_printf_common>
 8006b50:	3001      	adds	r0, #1
 8006b52:	d14a      	bne.n	8006bea <_printf_i+0x1f2>
 8006b54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006b58:	b004      	add	sp, #16
 8006b5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b5e:	6823      	ldr	r3, [r4, #0]
 8006b60:	f043 0320 	orr.w	r3, r3, #32
 8006b64:	6023      	str	r3, [r4, #0]
 8006b66:	4833      	ldr	r0, [pc, #204]	@ (8006c34 <_printf_i+0x23c>)
 8006b68:	2778      	movs	r7, #120	@ 0x78
 8006b6a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006b6e:	6823      	ldr	r3, [r4, #0]
 8006b70:	6831      	ldr	r1, [r6, #0]
 8006b72:	061f      	lsls	r7, r3, #24
 8006b74:	f851 5b04 	ldr.w	r5, [r1], #4
 8006b78:	d402      	bmi.n	8006b80 <_printf_i+0x188>
 8006b7a:	065f      	lsls	r7, r3, #25
 8006b7c:	bf48      	it	mi
 8006b7e:	b2ad      	uxthmi	r5, r5
 8006b80:	6031      	str	r1, [r6, #0]
 8006b82:	07d9      	lsls	r1, r3, #31
 8006b84:	bf44      	itt	mi
 8006b86:	f043 0320 	orrmi.w	r3, r3, #32
 8006b8a:	6023      	strmi	r3, [r4, #0]
 8006b8c:	b11d      	cbz	r5, 8006b96 <_printf_i+0x19e>
 8006b8e:	2310      	movs	r3, #16
 8006b90:	e7ac      	b.n	8006aec <_printf_i+0xf4>
 8006b92:	4827      	ldr	r0, [pc, #156]	@ (8006c30 <_printf_i+0x238>)
 8006b94:	e7e9      	b.n	8006b6a <_printf_i+0x172>
 8006b96:	6823      	ldr	r3, [r4, #0]
 8006b98:	f023 0320 	bic.w	r3, r3, #32
 8006b9c:	6023      	str	r3, [r4, #0]
 8006b9e:	e7f6      	b.n	8006b8e <_printf_i+0x196>
 8006ba0:	4616      	mov	r6, r2
 8006ba2:	e7bd      	b.n	8006b20 <_printf_i+0x128>
 8006ba4:	6833      	ldr	r3, [r6, #0]
 8006ba6:	6825      	ldr	r5, [r4, #0]
 8006ba8:	6961      	ldr	r1, [r4, #20]
 8006baa:	1d18      	adds	r0, r3, #4
 8006bac:	6030      	str	r0, [r6, #0]
 8006bae:	062e      	lsls	r6, r5, #24
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	d501      	bpl.n	8006bb8 <_printf_i+0x1c0>
 8006bb4:	6019      	str	r1, [r3, #0]
 8006bb6:	e002      	b.n	8006bbe <_printf_i+0x1c6>
 8006bb8:	0668      	lsls	r0, r5, #25
 8006bba:	d5fb      	bpl.n	8006bb4 <_printf_i+0x1bc>
 8006bbc:	8019      	strh	r1, [r3, #0]
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	6123      	str	r3, [r4, #16]
 8006bc2:	4616      	mov	r6, r2
 8006bc4:	e7bc      	b.n	8006b40 <_printf_i+0x148>
 8006bc6:	6833      	ldr	r3, [r6, #0]
 8006bc8:	1d1a      	adds	r2, r3, #4
 8006bca:	6032      	str	r2, [r6, #0]
 8006bcc:	681e      	ldr	r6, [r3, #0]
 8006bce:	6862      	ldr	r2, [r4, #4]
 8006bd0:	2100      	movs	r1, #0
 8006bd2:	4630      	mov	r0, r6
 8006bd4:	f7f9 fb24 	bl	8000220 <memchr>
 8006bd8:	b108      	cbz	r0, 8006bde <_printf_i+0x1e6>
 8006bda:	1b80      	subs	r0, r0, r6
 8006bdc:	6060      	str	r0, [r4, #4]
 8006bde:	6863      	ldr	r3, [r4, #4]
 8006be0:	6123      	str	r3, [r4, #16]
 8006be2:	2300      	movs	r3, #0
 8006be4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006be8:	e7aa      	b.n	8006b40 <_printf_i+0x148>
 8006bea:	6923      	ldr	r3, [r4, #16]
 8006bec:	4632      	mov	r2, r6
 8006bee:	4649      	mov	r1, r9
 8006bf0:	4640      	mov	r0, r8
 8006bf2:	47d0      	blx	sl
 8006bf4:	3001      	adds	r0, #1
 8006bf6:	d0ad      	beq.n	8006b54 <_printf_i+0x15c>
 8006bf8:	6823      	ldr	r3, [r4, #0]
 8006bfa:	079b      	lsls	r3, r3, #30
 8006bfc:	d413      	bmi.n	8006c26 <_printf_i+0x22e>
 8006bfe:	68e0      	ldr	r0, [r4, #12]
 8006c00:	9b03      	ldr	r3, [sp, #12]
 8006c02:	4298      	cmp	r0, r3
 8006c04:	bfb8      	it	lt
 8006c06:	4618      	movlt	r0, r3
 8006c08:	e7a6      	b.n	8006b58 <_printf_i+0x160>
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	4632      	mov	r2, r6
 8006c0e:	4649      	mov	r1, r9
 8006c10:	4640      	mov	r0, r8
 8006c12:	47d0      	blx	sl
 8006c14:	3001      	adds	r0, #1
 8006c16:	d09d      	beq.n	8006b54 <_printf_i+0x15c>
 8006c18:	3501      	adds	r5, #1
 8006c1a:	68e3      	ldr	r3, [r4, #12]
 8006c1c:	9903      	ldr	r1, [sp, #12]
 8006c1e:	1a5b      	subs	r3, r3, r1
 8006c20:	42ab      	cmp	r3, r5
 8006c22:	dcf2      	bgt.n	8006c0a <_printf_i+0x212>
 8006c24:	e7eb      	b.n	8006bfe <_printf_i+0x206>
 8006c26:	2500      	movs	r5, #0
 8006c28:	f104 0619 	add.w	r6, r4, #25
 8006c2c:	e7f5      	b.n	8006c1a <_printf_i+0x222>
 8006c2e:	bf00      	nop
 8006c30:	0800c4b6 	.word	0x0800c4b6
 8006c34:	0800c4c7 	.word	0x0800c4c7

08006c38 <_scanf_float>:
 8006c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c3c:	b087      	sub	sp, #28
 8006c3e:	4617      	mov	r7, r2
 8006c40:	9303      	str	r3, [sp, #12]
 8006c42:	688b      	ldr	r3, [r1, #8]
 8006c44:	1e5a      	subs	r2, r3, #1
 8006c46:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006c4a:	bf81      	itttt	hi
 8006c4c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006c50:	eb03 0b05 	addhi.w	fp, r3, r5
 8006c54:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006c58:	608b      	strhi	r3, [r1, #8]
 8006c5a:	680b      	ldr	r3, [r1, #0]
 8006c5c:	460a      	mov	r2, r1
 8006c5e:	f04f 0500 	mov.w	r5, #0
 8006c62:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006c66:	f842 3b1c 	str.w	r3, [r2], #28
 8006c6a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006c6e:	4680      	mov	r8, r0
 8006c70:	460c      	mov	r4, r1
 8006c72:	bf98      	it	ls
 8006c74:	f04f 0b00 	movls.w	fp, #0
 8006c78:	9201      	str	r2, [sp, #4]
 8006c7a:	4616      	mov	r6, r2
 8006c7c:	46aa      	mov	sl, r5
 8006c7e:	46a9      	mov	r9, r5
 8006c80:	9502      	str	r5, [sp, #8]
 8006c82:	68a2      	ldr	r2, [r4, #8]
 8006c84:	b152      	cbz	r2, 8006c9c <_scanf_float+0x64>
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	781b      	ldrb	r3, [r3, #0]
 8006c8a:	2b4e      	cmp	r3, #78	@ 0x4e
 8006c8c:	d864      	bhi.n	8006d58 <_scanf_float+0x120>
 8006c8e:	2b40      	cmp	r3, #64	@ 0x40
 8006c90:	d83c      	bhi.n	8006d0c <_scanf_float+0xd4>
 8006c92:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006c96:	b2c8      	uxtb	r0, r1
 8006c98:	280e      	cmp	r0, #14
 8006c9a:	d93a      	bls.n	8006d12 <_scanf_float+0xda>
 8006c9c:	f1b9 0f00 	cmp.w	r9, #0
 8006ca0:	d003      	beq.n	8006caa <_scanf_float+0x72>
 8006ca2:	6823      	ldr	r3, [r4, #0]
 8006ca4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ca8:	6023      	str	r3, [r4, #0]
 8006caa:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006cae:	f1ba 0f01 	cmp.w	sl, #1
 8006cb2:	f200 8117 	bhi.w	8006ee4 <_scanf_float+0x2ac>
 8006cb6:	9b01      	ldr	r3, [sp, #4]
 8006cb8:	429e      	cmp	r6, r3
 8006cba:	f200 8108 	bhi.w	8006ece <_scanf_float+0x296>
 8006cbe:	2001      	movs	r0, #1
 8006cc0:	b007      	add	sp, #28
 8006cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cc6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006cca:	2a0d      	cmp	r2, #13
 8006ccc:	d8e6      	bhi.n	8006c9c <_scanf_float+0x64>
 8006cce:	a101      	add	r1, pc, #4	@ (adr r1, 8006cd4 <_scanf_float+0x9c>)
 8006cd0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006cd4:	08006e1b 	.word	0x08006e1b
 8006cd8:	08006c9d 	.word	0x08006c9d
 8006cdc:	08006c9d 	.word	0x08006c9d
 8006ce0:	08006c9d 	.word	0x08006c9d
 8006ce4:	08006e7b 	.word	0x08006e7b
 8006ce8:	08006e53 	.word	0x08006e53
 8006cec:	08006c9d 	.word	0x08006c9d
 8006cf0:	08006c9d 	.word	0x08006c9d
 8006cf4:	08006e29 	.word	0x08006e29
 8006cf8:	08006c9d 	.word	0x08006c9d
 8006cfc:	08006c9d 	.word	0x08006c9d
 8006d00:	08006c9d 	.word	0x08006c9d
 8006d04:	08006c9d 	.word	0x08006c9d
 8006d08:	08006de1 	.word	0x08006de1
 8006d0c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006d10:	e7db      	b.n	8006cca <_scanf_float+0x92>
 8006d12:	290e      	cmp	r1, #14
 8006d14:	d8c2      	bhi.n	8006c9c <_scanf_float+0x64>
 8006d16:	a001      	add	r0, pc, #4	@ (adr r0, 8006d1c <_scanf_float+0xe4>)
 8006d18:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006d1c:	08006dd1 	.word	0x08006dd1
 8006d20:	08006c9d 	.word	0x08006c9d
 8006d24:	08006dd1 	.word	0x08006dd1
 8006d28:	08006e67 	.word	0x08006e67
 8006d2c:	08006c9d 	.word	0x08006c9d
 8006d30:	08006d79 	.word	0x08006d79
 8006d34:	08006db7 	.word	0x08006db7
 8006d38:	08006db7 	.word	0x08006db7
 8006d3c:	08006db7 	.word	0x08006db7
 8006d40:	08006db7 	.word	0x08006db7
 8006d44:	08006db7 	.word	0x08006db7
 8006d48:	08006db7 	.word	0x08006db7
 8006d4c:	08006db7 	.word	0x08006db7
 8006d50:	08006db7 	.word	0x08006db7
 8006d54:	08006db7 	.word	0x08006db7
 8006d58:	2b6e      	cmp	r3, #110	@ 0x6e
 8006d5a:	d809      	bhi.n	8006d70 <_scanf_float+0x138>
 8006d5c:	2b60      	cmp	r3, #96	@ 0x60
 8006d5e:	d8b2      	bhi.n	8006cc6 <_scanf_float+0x8e>
 8006d60:	2b54      	cmp	r3, #84	@ 0x54
 8006d62:	d07b      	beq.n	8006e5c <_scanf_float+0x224>
 8006d64:	2b59      	cmp	r3, #89	@ 0x59
 8006d66:	d199      	bne.n	8006c9c <_scanf_float+0x64>
 8006d68:	2d07      	cmp	r5, #7
 8006d6a:	d197      	bne.n	8006c9c <_scanf_float+0x64>
 8006d6c:	2508      	movs	r5, #8
 8006d6e:	e02c      	b.n	8006dca <_scanf_float+0x192>
 8006d70:	2b74      	cmp	r3, #116	@ 0x74
 8006d72:	d073      	beq.n	8006e5c <_scanf_float+0x224>
 8006d74:	2b79      	cmp	r3, #121	@ 0x79
 8006d76:	e7f6      	b.n	8006d66 <_scanf_float+0x12e>
 8006d78:	6821      	ldr	r1, [r4, #0]
 8006d7a:	05c8      	lsls	r0, r1, #23
 8006d7c:	d51b      	bpl.n	8006db6 <_scanf_float+0x17e>
 8006d7e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006d82:	6021      	str	r1, [r4, #0]
 8006d84:	f109 0901 	add.w	r9, r9, #1
 8006d88:	f1bb 0f00 	cmp.w	fp, #0
 8006d8c:	d003      	beq.n	8006d96 <_scanf_float+0x15e>
 8006d8e:	3201      	adds	r2, #1
 8006d90:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8006d94:	60a2      	str	r2, [r4, #8]
 8006d96:	68a3      	ldr	r3, [r4, #8]
 8006d98:	3b01      	subs	r3, #1
 8006d9a:	60a3      	str	r3, [r4, #8]
 8006d9c:	6923      	ldr	r3, [r4, #16]
 8006d9e:	3301      	adds	r3, #1
 8006da0:	6123      	str	r3, [r4, #16]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	3b01      	subs	r3, #1
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	607b      	str	r3, [r7, #4]
 8006daa:	f340 8087 	ble.w	8006ebc <_scanf_float+0x284>
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	3301      	adds	r3, #1
 8006db2:	603b      	str	r3, [r7, #0]
 8006db4:	e765      	b.n	8006c82 <_scanf_float+0x4a>
 8006db6:	eb1a 0105 	adds.w	r1, sl, r5
 8006dba:	f47f af6f 	bne.w	8006c9c <_scanf_float+0x64>
 8006dbe:	6822      	ldr	r2, [r4, #0]
 8006dc0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006dc4:	6022      	str	r2, [r4, #0]
 8006dc6:	460d      	mov	r5, r1
 8006dc8:	468a      	mov	sl, r1
 8006dca:	f806 3b01 	strb.w	r3, [r6], #1
 8006dce:	e7e2      	b.n	8006d96 <_scanf_float+0x15e>
 8006dd0:	6822      	ldr	r2, [r4, #0]
 8006dd2:	0610      	lsls	r0, r2, #24
 8006dd4:	f57f af62 	bpl.w	8006c9c <_scanf_float+0x64>
 8006dd8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006ddc:	6022      	str	r2, [r4, #0]
 8006dde:	e7f4      	b.n	8006dca <_scanf_float+0x192>
 8006de0:	f1ba 0f00 	cmp.w	sl, #0
 8006de4:	d10e      	bne.n	8006e04 <_scanf_float+0x1cc>
 8006de6:	f1b9 0f00 	cmp.w	r9, #0
 8006dea:	d10e      	bne.n	8006e0a <_scanf_float+0x1d2>
 8006dec:	6822      	ldr	r2, [r4, #0]
 8006dee:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006df2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006df6:	d108      	bne.n	8006e0a <_scanf_float+0x1d2>
 8006df8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006dfc:	6022      	str	r2, [r4, #0]
 8006dfe:	f04f 0a01 	mov.w	sl, #1
 8006e02:	e7e2      	b.n	8006dca <_scanf_float+0x192>
 8006e04:	f1ba 0f02 	cmp.w	sl, #2
 8006e08:	d055      	beq.n	8006eb6 <_scanf_float+0x27e>
 8006e0a:	2d01      	cmp	r5, #1
 8006e0c:	d002      	beq.n	8006e14 <_scanf_float+0x1dc>
 8006e0e:	2d04      	cmp	r5, #4
 8006e10:	f47f af44 	bne.w	8006c9c <_scanf_float+0x64>
 8006e14:	3501      	adds	r5, #1
 8006e16:	b2ed      	uxtb	r5, r5
 8006e18:	e7d7      	b.n	8006dca <_scanf_float+0x192>
 8006e1a:	f1ba 0f01 	cmp.w	sl, #1
 8006e1e:	f47f af3d 	bne.w	8006c9c <_scanf_float+0x64>
 8006e22:	f04f 0a02 	mov.w	sl, #2
 8006e26:	e7d0      	b.n	8006dca <_scanf_float+0x192>
 8006e28:	b97d      	cbnz	r5, 8006e4a <_scanf_float+0x212>
 8006e2a:	f1b9 0f00 	cmp.w	r9, #0
 8006e2e:	f47f af38 	bne.w	8006ca2 <_scanf_float+0x6a>
 8006e32:	6822      	ldr	r2, [r4, #0]
 8006e34:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006e38:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006e3c:	f040 8108 	bne.w	8007050 <_scanf_float+0x418>
 8006e40:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006e44:	6022      	str	r2, [r4, #0]
 8006e46:	2501      	movs	r5, #1
 8006e48:	e7bf      	b.n	8006dca <_scanf_float+0x192>
 8006e4a:	2d03      	cmp	r5, #3
 8006e4c:	d0e2      	beq.n	8006e14 <_scanf_float+0x1dc>
 8006e4e:	2d05      	cmp	r5, #5
 8006e50:	e7de      	b.n	8006e10 <_scanf_float+0x1d8>
 8006e52:	2d02      	cmp	r5, #2
 8006e54:	f47f af22 	bne.w	8006c9c <_scanf_float+0x64>
 8006e58:	2503      	movs	r5, #3
 8006e5a:	e7b6      	b.n	8006dca <_scanf_float+0x192>
 8006e5c:	2d06      	cmp	r5, #6
 8006e5e:	f47f af1d 	bne.w	8006c9c <_scanf_float+0x64>
 8006e62:	2507      	movs	r5, #7
 8006e64:	e7b1      	b.n	8006dca <_scanf_float+0x192>
 8006e66:	6822      	ldr	r2, [r4, #0]
 8006e68:	0591      	lsls	r1, r2, #22
 8006e6a:	f57f af17 	bpl.w	8006c9c <_scanf_float+0x64>
 8006e6e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006e72:	6022      	str	r2, [r4, #0]
 8006e74:	f8cd 9008 	str.w	r9, [sp, #8]
 8006e78:	e7a7      	b.n	8006dca <_scanf_float+0x192>
 8006e7a:	6822      	ldr	r2, [r4, #0]
 8006e7c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006e80:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006e84:	d006      	beq.n	8006e94 <_scanf_float+0x25c>
 8006e86:	0550      	lsls	r0, r2, #21
 8006e88:	f57f af08 	bpl.w	8006c9c <_scanf_float+0x64>
 8006e8c:	f1b9 0f00 	cmp.w	r9, #0
 8006e90:	f000 80de 	beq.w	8007050 <_scanf_float+0x418>
 8006e94:	0591      	lsls	r1, r2, #22
 8006e96:	bf58      	it	pl
 8006e98:	9902      	ldrpl	r1, [sp, #8]
 8006e9a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006e9e:	bf58      	it	pl
 8006ea0:	eba9 0101 	subpl.w	r1, r9, r1
 8006ea4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006ea8:	bf58      	it	pl
 8006eaa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006eae:	6022      	str	r2, [r4, #0]
 8006eb0:	f04f 0900 	mov.w	r9, #0
 8006eb4:	e789      	b.n	8006dca <_scanf_float+0x192>
 8006eb6:	f04f 0a03 	mov.w	sl, #3
 8006eba:	e786      	b.n	8006dca <_scanf_float+0x192>
 8006ebc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006ec0:	4639      	mov	r1, r7
 8006ec2:	4640      	mov	r0, r8
 8006ec4:	4798      	blx	r3
 8006ec6:	2800      	cmp	r0, #0
 8006ec8:	f43f aedb 	beq.w	8006c82 <_scanf_float+0x4a>
 8006ecc:	e6e6      	b.n	8006c9c <_scanf_float+0x64>
 8006ece:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006ed2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006ed6:	463a      	mov	r2, r7
 8006ed8:	4640      	mov	r0, r8
 8006eda:	4798      	blx	r3
 8006edc:	6923      	ldr	r3, [r4, #16]
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	6123      	str	r3, [r4, #16]
 8006ee2:	e6e8      	b.n	8006cb6 <_scanf_float+0x7e>
 8006ee4:	1e6b      	subs	r3, r5, #1
 8006ee6:	2b06      	cmp	r3, #6
 8006ee8:	d824      	bhi.n	8006f34 <_scanf_float+0x2fc>
 8006eea:	2d02      	cmp	r5, #2
 8006eec:	d836      	bhi.n	8006f5c <_scanf_float+0x324>
 8006eee:	9b01      	ldr	r3, [sp, #4]
 8006ef0:	429e      	cmp	r6, r3
 8006ef2:	f67f aee4 	bls.w	8006cbe <_scanf_float+0x86>
 8006ef6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006efa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006efe:	463a      	mov	r2, r7
 8006f00:	4640      	mov	r0, r8
 8006f02:	4798      	blx	r3
 8006f04:	6923      	ldr	r3, [r4, #16]
 8006f06:	3b01      	subs	r3, #1
 8006f08:	6123      	str	r3, [r4, #16]
 8006f0a:	e7f0      	b.n	8006eee <_scanf_float+0x2b6>
 8006f0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006f10:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006f14:	463a      	mov	r2, r7
 8006f16:	4640      	mov	r0, r8
 8006f18:	4798      	blx	r3
 8006f1a:	6923      	ldr	r3, [r4, #16]
 8006f1c:	3b01      	subs	r3, #1
 8006f1e:	6123      	str	r3, [r4, #16]
 8006f20:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006f24:	fa5f fa8a 	uxtb.w	sl, sl
 8006f28:	f1ba 0f02 	cmp.w	sl, #2
 8006f2c:	d1ee      	bne.n	8006f0c <_scanf_float+0x2d4>
 8006f2e:	3d03      	subs	r5, #3
 8006f30:	b2ed      	uxtb	r5, r5
 8006f32:	1b76      	subs	r6, r6, r5
 8006f34:	6823      	ldr	r3, [r4, #0]
 8006f36:	05da      	lsls	r2, r3, #23
 8006f38:	d530      	bpl.n	8006f9c <_scanf_float+0x364>
 8006f3a:	055b      	lsls	r3, r3, #21
 8006f3c:	d511      	bpl.n	8006f62 <_scanf_float+0x32a>
 8006f3e:	9b01      	ldr	r3, [sp, #4]
 8006f40:	429e      	cmp	r6, r3
 8006f42:	f67f aebc 	bls.w	8006cbe <_scanf_float+0x86>
 8006f46:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006f4a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f4e:	463a      	mov	r2, r7
 8006f50:	4640      	mov	r0, r8
 8006f52:	4798      	blx	r3
 8006f54:	6923      	ldr	r3, [r4, #16]
 8006f56:	3b01      	subs	r3, #1
 8006f58:	6123      	str	r3, [r4, #16]
 8006f5a:	e7f0      	b.n	8006f3e <_scanf_float+0x306>
 8006f5c:	46aa      	mov	sl, r5
 8006f5e:	46b3      	mov	fp, r6
 8006f60:	e7de      	b.n	8006f20 <_scanf_float+0x2e8>
 8006f62:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006f66:	6923      	ldr	r3, [r4, #16]
 8006f68:	2965      	cmp	r1, #101	@ 0x65
 8006f6a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006f6e:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8006f72:	6123      	str	r3, [r4, #16]
 8006f74:	d00c      	beq.n	8006f90 <_scanf_float+0x358>
 8006f76:	2945      	cmp	r1, #69	@ 0x45
 8006f78:	d00a      	beq.n	8006f90 <_scanf_float+0x358>
 8006f7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006f7e:	463a      	mov	r2, r7
 8006f80:	4640      	mov	r0, r8
 8006f82:	4798      	blx	r3
 8006f84:	6923      	ldr	r3, [r4, #16]
 8006f86:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006f8a:	3b01      	subs	r3, #1
 8006f8c:	1eb5      	subs	r5, r6, #2
 8006f8e:	6123      	str	r3, [r4, #16]
 8006f90:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006f94:	463a      	mov	r2, r7
 8006f96:	4640      	mov	r0, r8
 8006f98:	4798      	blx	r3
 8006f9a:	462e      	mov	r6, r5
 8006f9c:	6822      	ldr	r2, [r4, #0]
 8006f9e:	f012 0210 	ands.w	r2, r2, #16
 8006fa2:	d001      	beq.n	8006fa8 <_scanf_float+0x370>
 8006fa4:	2000      	movs	r0, #0
 8006fa6:	e68b      	b.n	8006cc0 <_scanf_float+0x88>
 8006fa8:	7032      	strb	r2, [r6, #0]
 8006faa:	6823      	ldr	r3, [r4, #0]
 8006fac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006fb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fb4:	d11c      	bne.n	8006ff0 <_scanf_float+0x3b8>
 8006fb6:	9b02      	ldr	r3, [sp, #8]
 8006fb8:	454b      	cmp	r3, r9
 8006fba:	eba3 0209 	sub.w	r2, r3, r9
 8006fbe:	d123      	bne.n	8007008 <_scanf_float+0x3d0>
 8006fc0:	9901      	ldr	r1, [sp, #4]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	4640      	mov	r0, r8
 8006fc6:	f000 ff1f 	bl	8007e08 <_strtod_r>
 8006fca:	9b03      	ldr	r3, [sp, #12]
 8006fcc:	6821      	ldr	r1, [r4, #0]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f011 0f02 	tst.w	r1, #2
 8006fd4:	ec57 6b10 	vmov	r6, r7, d0
 8006fd8:	f103 0204 	add.w	r2, r3, #4
 8006fdc:	d01f      	beq.n	800701e <_scanf_float+0x3e6>
 8006fde:	9903      	ldr	r1, [sp, #12]
 8006fe0:	600a      	str	r2, [r1, #0]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	e9c3 6700 	strd	r6, r7, [r3]
 8006fe8:	68e3      	ldr	r3, [r4, #12]
 8006fea:	3301      	adds	r3, #1
 8006fec:	60e3      	str	r3, [r4, #12]
 8006fee:	e7d9      	b.n	8006fa4 <_scanf_float+0x36c>
 8006ff0:	9b04      	ldr	r3, [sp, #16]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d0e4      	beq.n	8006fc0 <_scanf_float+0x388>
 8006ff6:	9905      	ldr	r1, [sp, #20]
 8006ff8:	230a      	movs	r3, #10
 8006ffa:	3101      	adds	r1, #1
 8006ffc:	4640      	mov	r0, r8
 8006ffe:	f000 ff83 	bl	8007f08 <_strtol_r>
 8007002:	9b04      	ldr	r3, [sp, #16]
 8007004:	9e05      	ldr	r6, [sp, #20]
 8007006:	1ac2      	subs	r2, r0, r3
 8007008:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800700c:	429e      	cmp	r6, r3
 800700e:	bf28      	it	cs
 8007010:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007014:	4910      	ldr	r1, [pc, #64]	@ (8007058 <_scanf_float+0x420>)
 8007016:	4630      	mov	r0, r6
 8007018:	f000 f82e 	bl	8007078 <siprintf>
 800701c:	e7d0      	b.n	8006fc0 <_scanf_float+0x388>
 800701e:	f011 0f04 	tst.w	r1, #4
 8007022:	9903      	ldr	r1, [sp, #12]
 8007024:	600a      	str	r2, [r1, #0]
 8007026:	d1dc      	bne.n	8006fe2 <_scanf_float+0x3aa>
 8007028:	681d      	ldr	r5, [r3, #0]
 800702a:	4632      	mov	r2, r6
 800702c:	463b      	mov	r3, r7
 800702e:	4630      	mov	r0, r6
 8007030:	4639      	mov	r1, r7
 8007032:	f7f9 fda3 	bl	8000b7c <__aeabi_dcmpun>
 8007036:	b128      	cbz	r0, 8007044 <_scanf_float+0x40c>
 8007038:	4808      	ldr	r0, [pc, #32]	@ (800705c <_scanf_float+0x424>)
 800703a:	f001 f855 	bl	80080e8 <nanf>
 800703e:	ed85 0a00 	vstr	s0, [r5]
 8007042:	e7d1      	b.n	8006fe8 <_scanf_float+0x3b0>
 8007044:	4630      	mov	r0, r6
 8007046:	4639      	mov	r1, r7
 8007048:	f7f9 fdf6 	bl	8000c38 <__aeabi_d2f>
 800704c:	6028      	str	r0, [r5, #0]
 800704e:	e7cb      	b.n	8006fe8 <_scanf_float+0x3b0>
 8007050:	f04f 0900 	mov.w	r9, #0
 8007054:	e629      	b.n	8006caa <_scanf_float+0x72>
 8007056:	bf00      	nop
 8007058:	0800c4d8 	.word	0x0800c4d8
 800705c:	0800c8cb 	.word	0x0800c8cb

08007060 <__malloc_lock>:
 8007060:	4801      	ldr	r0, [pc, #4]	@ (8007068 <__malloc_lock+0x8>)
 8007062:	f001 b828 	b.w	80080b6 <__retarget_lock_acquire_recursive>
 8007066:	bf00      	nop
 8007068:	2000188c 	.word	0x2000188c

0800706c <__malloc_unlock>:
 800706c:	4801      	ldr	r0, [pc, #4]	@ (8007074 <__malloc_unlock+0x8>)
 800706e:	f001 b823 	b.w	80080b8 <__retarget_lock_release_recursive>
 8007072:	bf00      	nop
 8007074:	2000188c 	.word	0x2000188c

08007078 <siprintf>:
 8007078:	b40e      	push	{r1, r2, r3}
 800707a:	b500      	push	{lr}
 800707c:	b09c      	sub	sp, #112	@ 0x70
 800707e:	ab1d      	add	r3, sp, #116	@ 0x74
 8007080:	9002      	str	r0, [sp, #8]
 8007082:	9006      	str	r0, [sp, #24]
 8007084:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007088:	4809      	ldr	r0, [pc, #36]	@ (80070b0 <siprintf+0x38>)
 800708a:	9107      	str	r1, [sp, #28]
 800708c:	9104      	str	r1, [sp, #16]
 800708e:	4909      	ldr	r1, [pc, #36]	@ (80070b4 <siprintf+0x3c>)
 8007090:	f853 2b04 	ldr.w	r2, [r3], #4
 8007094:	9105      	str	r1, [sp, #20]
 8007096:	6800      	ldr	r0, [r0, #0]
 8007098:	9301      	str	r3, [sp, #4]
 800709a:	a902      	add	r1, sp, #8
 800709c:	f002 fa56 	bl	800954c <_svfiprintf_r>
 80070a0:	9b02      	ldr	r3, [sp, #8]
 80070a2:	2200      	movs	r2, #0
 80070a4:	701a      	strb	r2, [r3, #0]
 80070a6:	b01c      	add	sp, #112	@ 0x70
 80070a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80070ac:	b003      	add	sp, #12
 80070ae:	4770      	bx	lr
 80070b0:	20000188 	.word	0x20000188
 80070b4:	ffff0208 	.word	0xffff0208

080070b8 <std>:
 80070b8:	2300      	movs	r3, #0
 80070ba:	b510      	push	{r4, lr}
 80070bc:	4604      	mov	r4, r0
 80070be:	e9c0 3300 	strd	r3, r3, [r0]
 80070c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80070c6:	6083      	str	r3, [r0, #8]
 80070c8:	8181      	strh	r1, [r0, #12]
 80070ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80070cc:	81c2      	strh	r2, [r0, #14]
 80070ce:	6183      	str	r3, [r0, #24]
 80070d0:	4619      	mov	r1, r3
 80070d2:	2208      	movs	r2, #8
 80070d4:	305c      	adds	r0, #92	@ 0x5c
 80070d6:	f000 ffa7 	bl	8008028 <memset>
 80070da:	4b0d      	ldr	r3, [pc, #52]	@ (8007110 <std+0x58>)
 80070dc:	6263      	str	r3, [r4, #36]	@ 0x24
 80070de:	4b0d      	ldr	r3, [pc, #52]	@ (8007114 <std+0x5c>)
 80070e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80070e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007118 <std+0x60>)
 80070e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80070e6:	4b0d      	ldr	r3, [pc, #52]	@ (800711c <std+0x64>)
 80070e8:	6323      	str	r3, [r4, #48]	@ 0x30
 80070ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007120 <std+0x68>)
 80070ec:	6224      	str	r4, [r4, #32]
 80070ee:	429c      	cmp	r4, r3
 80070f0:	d006      	beq.n	8007100 <std+0x48>
 80070f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80070f6:	4294      	cmp	r4, r2
 80070f8:	d002      	beq.n	8007100 <std+0x48>
 80070fa:	33d0      	adds	r3, #208	@ 0xd0
 80070fc:	429c      	cmp	r4, r3
 80070fe:	d105      	bne.n	800710c <std+0x54>
 8007100:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007104:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007108:	f000 bfd4 	b.w	80080b4 <__retarget_lock_init_recursive>
 800710c:	bd10      	pop	{r4, pc}
 800710e:	bf00      	nop
 8007110:	0800a225 	.word	0x0800a225
 8007114:	0800a247 	.word	0x0800a247
 8007118:	0800a27f 	.word	0x0800a27f
 800711c:	0800a2a3 	.word	0x0800a2a3
 8007120:	20001750 	.word	0x20001750

08007124 <stdio_exit_handler>:
 8007124:	4a02      	ldr	r2, [pc, #8]	@ (8007130 <stdio_exit_handler+0xc>)
 8007126:	4903      	ldr	r1, [pc, #12]	@ (8007134 <stdio_exit_handler+0x10>)
 8007128:	4803      	ldr	r0, [pc, #12]	@ (8007138 <stdio_exit_handler+0x14>)
 800712a:	f000 beef 	b.w	8007f0c <_fwalk_sglue>
 800712e:	bf00      	nop
 8007130:	20000010 	.word	0x20000010
 8007134:	08009871 	.word	0x08009871
 8007138:	2000018c 	.word	0x2000018c

0800713c <cleanup_stdio>:
 800713c:	6841      	ldr	r1, [r0, #4]
 800713e:	4b0c      	ldr	r3, [pc, #48]	@ (8007170 <cleanup_stdio+0x34>)
 8007140:	4299      	cmp	r1, r3
 8007142:	b510      	push	{r4, lr}
 8007144:	4604      	mov	r4, r0
 8007146:	d001      	beq.n	800714c <cleanup_stdio+0x10>
 8007148:	f002 fb92 	bl	8009870 <_fflush_r>
 800714c:	68a1      	ldr	r1, [r4, #8]
 800714e:	4b09      	ldr	r3, [pc, #36]	@ (8007174 <cleanup_stdio+0x38>)
 8007150:	4299      	cmp	r1, r3
 8007152:	d002      	beq.n	800715a <cleanup_stdio+0x1e>
 8007154:	4620      	mov	r0, r4
 8007156:	f002 fb8b 	bl	8009870 <_fflush_r>
 800715a:	68e1      	ldr	r1, [r4, #12]
 800715c:	4b06      	ldr	r3, [pc, #24]	@ (8007178 <cleanup_stdio+0x3c>)
 800715e:	4299      	cmp	r1, r3
 8007160:	d004      	beq.n	800716c <cleanup_stdio+0x30>
 8007162:	4620      	mov	r0, r4
 8007164:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007168:	f002 bb82 	b.w	8009870 <_fflush_r>
 800716c:	bd10      	pop	{r4, pc}
 800716e:	bf00      	nop
 8007170:	20001750 	.word	0x20001750
 8007174:	200017b8 	.word	0x200017b8
 8007178:	20001820 	.word	0x20001820

0800717c <global_stdio_init.part.0>:
 800717c:	b510      	push	{r4, lr}
 800717e:	4b0b      	ldr	r3, [pc, #44]	@ (80071ac <global_stdio_init.part.0+0x30>)
 8007180:	4c0b      	ldr	r4, [pc, #44]	@ (80071b0 <global_stdio_init.part.0+0x34>)
 8007182:	4a0c      	ldr	r2, [pc, #48]	@ (80071b4 <global_stdio_init.part.0+0x38>)
 8007184:	601a      	str	r2, [r3, #0]
 8007186:	4620      	mov	r0, r4
 8007188:	2200      	movs	r2, #0
 800718a:	2104      	movs	r1, #4
 800718c:	f7ff ff94 	bl	80070b8 <std>
 8007190:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007194:	2201      	movs	r2, #1
 8007196:	2109      	movs	r1, #9
 8007198:	f7ff ff8e 	bl	80070b8 <std>
 800719c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80071a0:	2202      	movs	r2, #2
 80071a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071a6:	2112      	movs	r1, #18
 80071a8:	f7ff bf86 	b.w	80070b8 <std>
 80071ac:	20001888 	.word	0x20001888
 80071b0:	20001750 	.word	0x20001750
 80071b4:	08007125 	.word	0x08007125

080071b8 <__sfp_lock_acquire>:
 80071b8:	4801      	ldr	r0, [pc, #4]	@ (80071c0 <__sfp_lock_acquire+0x8>)
 80071ba:	f000 bf7c 	b.w	80080b6 <__retarget_lock_acquire_recursive>
 80071be:	bf00      	nop
 80071c0:	2000188d 	.word	0x2000188d

080071c4 <__sfp_lock_release>:
 80071c4:	4801      	ldr	r0, [pc, #4]	@ (80071cc <__sfp_lock_release+0x8>)
 80071c6:	f000 bf77 	b.w	80080b8 <__retarget_lock_release_recursive>
 80071ca:	bf00      	nop
 80071cc:	2000188d 	.word	0x2000188d

080071d0 <__sinit>:
 80071d0:	b510      	push	{r4, lr}
 80071d2:	4604      	mov	r4, r0
 80071d4:	f7ff fff0 	bl	80071b8 <__sfp_lock_acquire>
 80071d8:	6a23      	ldr	r3, [r4, #32]
 80071da:	b11b      	cbz	r3, 80071e4 <__sinit+0x14>
 80071dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071e0:	f7ff bff0 	b.w	80071c4 <__sfp_lock_release>
 80071e4:	4b04      	ldr	r3, [pc, #16]	@ (80071f8 <__sinit+0x28>)
 80071e6:	6223      	str	r3, [r4, #32]
 80071e8:	4b04      	ldr	r3, [pc, #16]	@ (80071fc <__sinit+0x2c>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d1f5      	bne.n	80071dc <__sinit+0xc>
 80071f0:	f7ff ffc4 	bl	800717c <global_stdio_init.part.0>
 80071f4:	e7f2      	b.n	80071dc <__sinit+0xc>
 80071f6:	bf00      	nop
 80071f8:	0800713d 	.word	0x0800713d
 80071fc:	20001888 	.word	0x20001888

08007200 <sulp>:
 8007200:	b570      	push	{r4, r5, r6, lr}
 8007202:	4604      	mov	r4, r0
 8007204:	460d      	mov	r5, r1
 8007206:	ec45 4b10 	vmov	d0, r4, r5
 800720a:	4616      	mov	r6, r2
 800720c:	f002 fecc 	bl	8009fa8 <__ulp>
 8007210:	ec51 0b10 	vmov	r0, r1, d0
 8007214:	b17e      	cbz	r6, 8007236 <sulp+0x36>
 8007216:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800721a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800721e:	2b00      	cmp	r3, #0
 8007220:	dd09      	ble.n	8007236 <sulp+0x36>
 8007222:	051b      	lsls	r3, r3, #20
 8007224:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007228:	2400      	movs	r4, #0
 800722a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800722e:	4622      	mov	r2, r4
 8007230:	462b      	mov	r3, r5
 8007232:	f7f9 fa09 	bl	8000648 <__aeabi_dmul>
 8007236:	ec41 0b10 	vmov	d0, r0, r1
 800723a:	bd70      	pop	{r4, r5, r6, pc}
 800723c:	0000      	movs	r0, r0
	...

08007240 <_strtod_l>:
 8007240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007244:	b09f      	sub	sp, #124	@ 0x7c
 8007246:	460c      	mov	r4, r1
 8007248:	9217      	str	r2, [sp, #92]	@ 0x5c
 800724a:	2200      	movs	r2, #0
 800724c:	921a      	str	r2, [sp, #104]	@ 0x68
 800724e:	9005      	str	r0, [sp, #20]
 8007250:	f04f 0a00 	mov.w	sl, #0
 8007254:	f04f 0b00 	mov.w	fp, #0
 8007258:	460a      	mov	r2, r1
 800725a:	9219      	str	r2, [sp, #100]	@ 0x64
 800725c:	7811      	ldrb	r1, [r2, #0]
 800725e:	292b      	cmp	r1, #43	@ 0x2b
 8007260:	d04a      	beq.n	80072f8 <_strtod_l+0xb8>
 8007262:	d838      	bhi.n	80072d6 <_strtod_l+0x96>
 8007264:	290d      	cmp	r1, #13
 8007266:	d832      	bhi.n	80072ce <_strtod_l+0x8e>
 8007268:	2908      	cmp	r1, #8
 800726a:	d832      	bhi.n	80072d2 <_strtod_l+0x92>
 800726c:	2900      	cmp	r1, #0
 800726e:	d03b      	beq.n	80072e8 <_strtod_l+0xa8>
 8007270:	2200      	movs	r2, #0
 8007272:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007274:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007276:	782a      	ldrb	r2, [r5, #0]
 8007278:	2a30      	cmp	r2, #48	@ 0x30
 800727a:	f040 80b3 	bne.w	80073e4 <_strtod_l+0x1a4>
 800727e:	786a      	ldrb	r2, [r5, #1]
 8007280:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007284:	2a58      	cmp	r2, #88	@ 0x58
 8007286:	d16e      	bne.n	8007366 <_strtod_l+0x126>
 8007288:	9302      	str	r3, [sp, #8]
 800728a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800728c:	9301      	str	r3, [sp, #4]
 800728e:	ab1a      	add	r3, sp, #104	@ 0x68
 8007290:	9300      	str	r3, [sp, #0]
 8007292:	4a8e      	ldr	r2, [pc, #568]	@ (80074cc <_strtod_l+0x28c>)
 8007294:	9805      	ldr	r0, [sp, #20]
 8007296:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007298:	a919      	add	r1, sp, #100	@ 0x64
 800729a:	f001 fe2b 	bl	8008ef4 <__gethex>
 800729e:	f010 060f 	ands.w	r6, r0, #15
 80072a2:	4604      	mov	r4, r0
 80072a4:	d005      	beq.n	80072b2 <_strtod_l+0x72>
 80072a6:	2e06      	cmp	r6, #6
 80072a8:	d128      	bne.n	80072fc <_strtod_l+0xbc>
 80072aa:	3501      	adds	r5, #1
 80072ac:	2300      	movs	r3, #0
 80072ae:	9519      	str	r5, [sp, #100]	@ 0x64
 80072b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072b2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f040 858e 	bne.w	8007dd6 <_strtod_l+0xb96>
 80072ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072bc:	b1cb      	cbz	r3, 80072f2 <_strtod_l+0xb2>
 80072be:	4652      	mov	r2, sl
 80072c0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80072c4:	ec43 2b10 	vmov	d0, r2, r3
 80072c8:	b01f      	add	sp, #124	@ 0x7c
 80072ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072ce:	2920      	cmp	r1, #32
 80072d0:	d1ce      	bne.n	8007270 <_strtod_l+0x30>
 80072d2:	3201      	adds	r2, #1
 80072d4:	e7c1      	b.n	800725a <_strtod_l+0x1a>
 80072d6:	292d      	cmp	r1, #45	@ 0x2d
 80072d8:	d1ca      	bne.n	8007270 <_strtod_l+0x30>
 80072da:	2101      	movs	r1, #1
 80072dc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80072de:	1c51      	adds	r1, r2, #1
 80072e0:	9119      	str	r1, [sp, #100]	@ 0x64
 80072e2:	7852      	ldrb	r2, [r2, #1]
 80072e4:	2a00      	cmp	r2, #0
 80072e6:	d1c5      	bne.n	8007274 <_strtod_l+0x34>
 80072e8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80072ea:	9419      	str	r4, [sp, #100]	@ 0x64
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	f040 8570 	bne.w	8007dd2 <_strtod_l+0xb92>
 80072f2:	4652      	mov	r2, sl
 80072f4:	465b      	mov	r3, fp
 80072f6:	e7e5      	b.n	80072c4 <_strtod_l+0x84>
 80072f8:	2100      	movs	r1, #0
 80072fa:	e7ef      	b.n	80072dc <_strtod_l+0x9c>
 80072fc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80072fe:	b13a      	cbz	r2, 8007310 <_strtod_l+0xd0>
 8007300:	2135      	movs	r1, #53	@ 0x35
 8007302:	a81c      	add	r0, sp, #112	@ 0x70
 8007304:	f002 ff4a 	bl	800a19c <__copybits>
 8007308:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800730a:	9805      	ldr	r0, [sp, #20]
 800730c:	f002 fb18 	bl	8009940 <_Bfree>
 8007310:	3e01      	subs	r6, #1
 8007312:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007314:	2e04      	cmp	r6, #4
 8007316:	d806      	bhi.n	8007326 <_strtod_l+0xe6>
 8007318:	e8df f006 	tbb	[pc, r6]
 800731c:	201d0314 	.word	0x201d0314
 8007320:	14          	.byte	0x14
 8007321:	00          	.byte	0x00
 8007322:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007326:	05e1      	lsls	r1, r4, #23
 8007328:	bf48      	it	mi
 800732a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800732e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007332:	0d1b      	lsrs	r3, r3, #20
 8007334:	051b      	lsls	r3, r3, #20
 8007336:	2b00      	cmp	r3, #0
 8007338:	d1bb      	bne.n	80072b2 <_strtod_l+0x72>
 800733a:	f000 fe91 	bl	8008060 <__errno>
 800733e:	2322      	movs	r3, #34	@ 0x22
 8007340:	6003      	str	r3, [r0, #0]
 8007342:	e7b6      	b.n	80072b2 <_strtod_l+0x72>
 8007344:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007348:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800734c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007350:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007354:	e7e7      	b.n	8007326 <_strtod_l+0xe6>
 8007356:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80074d4 <_strtod_l+0x294>
 800735a:	e7e4      	b.n	8007326 <_strtod_l+0xe6>
 800735c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007360:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007364:	e7df      	b.n	8007326 <_strtod_l+0xe6>
 8007366:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007368:	1c5a      	adds	r2, r3, #1
 800736a:	9219      	str	r2, [sp, #100]	@ 0x64
 800736c:	785b      	ldrb	r3, [r3, #1]
 800736e:	2b30      	cmp	r3, #48	@ 0x30
 8007370:	d0f9      	beq.n	8007366 <_strtod_l+0x126>
 8007372:	2b00      	cmp	r3, #0
 8007374:	d09d      	beq.n	80072b2 <_strtod_l+0x72>
 8007376:	2301      	movs	r3, #1
 8007378:	9309      	str	r3, [sp, #36]	@ 0x24
 800737a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800737c:	930c      	str	r3, [sp, #48]	@ 0x30
 800737e:	2300      	movs	r3, #0
 8007380:	9308      	str	r3, [sp, #32]
 8007382:	930a      	str	r3, [sp, #40]	@ 0x28
 8007384:	461f      	mov	r7, r3
 8007386:	220a      	movs	r2, #10
 8007388:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800738a:	7805      	ldrb	r5, [r0, #0]
 800738c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007390:	b2d9      	uxtb	r1, r3
 8007392:	2909      	cmp	r1, #9
 8007394:	d928      	bls.n	80073e8 <_strtod_l+0x1a8>
 8007396:	494e      	ldr	r1, [pc, #312]	@ (80074d0 <_strtod_l+0x290>)
 8007398:	2201      	movs	r2, #1
 800739a:	f000 fe33 	bl	8008004 <strncmp>
 800739e:	2800      	cmp	r0, #0
 80073a0:	d032      	beq.n	8007408 <_strtod_l+0x1c8>
 80073a2:	2000      	movs	r0, #0
 80073a4:	462a      	mov	r2, r5
 80073a6:	4681      	mov	r9, r0
 80073a8:	463d      	mov	r5, r7
 80073aa:	4603      	mov	r3, r0
 80073ac:	2a65      	cmp	r2, #101	@ 0x65
 80073ae:	d001      	beq.n	80073b4 <_strtod_l+0x174>
 80073b0:	2a45      	cmp	r2, #69	@ 0x45
 80073b2:	d114      	bne.n	80073de <_strtod_l+0x19e>
 80073b4:	b91d      	cbnz	r5, 80073be <_strtod_l+0x17e>
 80073b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073b8:	4302      	orrs	r2, r0
 80073ba:	d095      	beq.n	80072e8 <_strtod_l+0xa8>
 80073bc:	2500      	movs	r5, #0
 80073be:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80073c0:	1c62      	adds	r2, r4, #1
 80073c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80073c4:	7862      	ldrb	r2, [r4, #1]
 80073c6:	2a2b      	cmp	r2, #43	@ 0x2b
 80073c8:	d077      	beq.n	80074ba <_strtod_l+0x27a>
 80073ca:	2a2d      	cmp	r2, #45	@ 0x2d
 80073cc:	d07b      	beq.n	80074c6 <_strtod_l+0x286>
 80073ce:	f04f 0c00 	mov.w	ip, #0
 80073d2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80073d6:	2909      	cmp	r1, #9
 80073d8:	f240 8082 	bls.w	80074e0 <_strtod_l+0x2a0>
 80073dc:	9419      	str	r4, [sp, #100]	@ 0x64
 80073de:	f04f 0800 	mov.w	r8, #0
 80073e2:	e0a2      	b.n	800752a <_strtod_l+0x2ea>
 80073e4:	2300      	movs	r3, #0
 80073e6:	e7c7      	b.n	8007378 <_strtod_l+0x138>
 80073e8:	2f08      	cmp	r7, #8
 80073ea:	bfd5      	itete	le
 80073ec:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80073ee:	9908      	ldrgt	r1, [sp, #32]
 80073f0:	fb02 3301 	mlale	r3, r2, r1, r3
 80073f4:	fb02 3301 	mlagt	r3, r2, r1, r3
 80073f8:	f100 0001 	add.w	r0, r0, #1
 80073fc:	bfd4      	ite	le
 80073fe:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007400:	9308      	strgt	r3, [sp, #32]
 8007402:	3701      	adds	r7, #1
 8007404:	9019      	str	r0, [sp, #100]	@ 0x64
 8007406:	e7bf      	b.n	8007388 <_strtod_l+0x148>
 8007408:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800740a:	1c5a      	adds	r2, r3, #1
 800740c:	9219      	str	r2, [sp, #100]	@ 0x64
 800740e:	785a      	ldrb	r2, [r3, #1]
 8007410:	b37f      	cbz	r7, 8007472 <_strtod_l+0x232>
 8007412:	4681      	mov	r9, r0
 8007414:	463d      	mov	r5, r7
 8007416:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800741a:	2b09      	cmp	r3, #9
 800741c:	d912      	bls.n	8007444 <_strtod_l+0x204>
 800741e:	2301      	movs	r3, #1
 8007420:	e7c4      	b.n	80073ac <_strtod_l+0x16c>
 8007422:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007424:	1c5a      	adds	r2, r3, #1
 8007426:	9219      	str	r2, [sp, #100]	@ 0x64
 8007428:	785a      	ldrb	r2, [r3, #1]
 800742a:	3001      	adds	r0, #1
 800742c:	2a30      	cmp	r2, #48	@ 0x30
 800742e:	d0f8      	beq.n	8007422 <_strtod_l+0x1e2>
 8007430:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007434:	2b08      	cmp	r3, #8
 8007436:	f200 84d3 	bhi.w	8007de0 <_strtod_l+0xba0>
 800743a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800743c:	930c      	str	r3, [sp, #48]	@ 0x30
 800743e:	4681      	mov	r9, r0
 8007440:	2000      	movs	r0, #0
 8007442:	4605      	mov	r5, r0
 8007444:	3a30      	subs	r2, #48	@ 0x30
 8007446:	f100 0301 	add.w	r3, r0, #1
 800744a:	d02a      	beq.n	80074a2 <_strtod_l+0x262>
 800744c:	4499      	add	r9, r3
 800744e:	eb00 0c05 	add.w	ip, r0, r5
 8007452:	462b      	mov	r3, r5
 8007454:	210a      	movs	r1, #10
 8007456:	4563      	cmp	r3, ip
 8007458:	d10d      	bne.n	8007476 <_strtod_l+0x236>
 800745a:	1c69      	adds	r1, r5, #1
 800745c:	4401      	add	r1, r0
 800745e:	4428      	add	r0, r5
 8007460:	2808      	cmp	r0, #8
 8007462:	dc16      	bgt.n	8007492 <_strtod_l+0x252>
 8007464:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007466:	230a      	movs	r3, #10
 8007468:	fb03 2300 	mla	r3, r3, r0, r2
 800746c:	930a      	str	r3, [sp, #40]	@ 0x28
 800746e:	2300      	movs	r3, #0
 8007470:	e018      	b.n	80074a4 <_strtod_l+0x264>
 8007472:	4638      	mov	r0, r7
 8007474:	e7da      	b.n	800742c <_strtod_l+0x1ec>
 8007476:	2b08      	cmp	r3, #8
 8007478:	f103 0301 	add.w	r3, r3, #1
 800747c:	dc03      	bgt.n	8007486 <_strtod_l+0x246>
 800747e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007480:	434e      	muls	r6, r1
 8007482:	960a      	str	r6, [sp, #40]	@ 0x28
 8007484:	e7e7      	b.n	8007456 <_strtod_l+0x216>
 8007486:	2b10      	cmp	r3, #16
 8007488:	bfde      	ittt	le
 800748a:	9e08      	ldrle	r6, [sp, #32]
 800748c:	434e      	mulle	r6, r1
 800748e:	9608      	strle	r6, [sp, #32]
 8007490:	e7e1      	b.n	8007456 <_strtod_l+0x216>
 8007492:	280f      	cmp	r0, #15
 8007494:	dceb      	bgt.n	800746e <_strtod_l+0x22e>
 8007496:	9808      	ldr	r0, [sp, #32]
 8007498:	230a      	movs	r3, #10
 800749a:	fb03 2300 	mla	r3, r3, r0, r2
 800749e:	9308      	str	r3, [sp, #32]
 80074a0:	e7e5      	b.n	800746e <_strtod_l+0x22e>
 80074a2:	4629      	mov	r1, r5
 80074a4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80074a6:	1c50      	adds	r0, r2, #1
 80074a8:	9019      	str	r0, [sp, #100]	@ 0x64
 80074aa:	7852      	ldrb	r2, [r2, #1]
 80074ac:	4618      	mov	r0, r3
 80074ae:	460d      	mov	r5, r1
 80074b0:	e7b1      	b.n	8007416 <_strtod_l+0x1d6>
 80074b2:	f04f 0900 	mov.w	r9, #0
 80074b6:	2301      	movs	r3, #1
 80074b8:	e77d      	b.n	80073b6 <_strtod_l+0x176>
 80074ba:	f04f 0c00 	mov.w	ip, #0
 80074be:	1ca2      	adds	r2, r4, #2
 80074c0:	9219      	str	r2, [sp, #100]	@ 0x64
 80074c2:	78a2      	ldrb	r2, [r4, #2]
 80074c4:	e785      	b.n	80073d2 <_strtod_l+0x192>
 80074c6:	f04f 0c01 	mov.w	ip, #1
 80074ca:	e7f8      	b.n	80074be <_strtod_l+0x27e>
 80074cc:	0800c4f4 	.word	0x0800c4f4
 80074d0:	0800c4dd 	.word	0x0800c4dd
 80074d4:	7ff00000 	.word	0x7ff00000
 80074d8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80074da:	1c51      	adds	r1, r2, #1
 80074dc:	9119      	str	r1, [sp, #100]	@ 0x64
 80074de:	7852      	ldrb	r2, [r2, #1]
 80074e0:	2a30      	cmp	r2, #48	@ 0x30
 80074e2:	d0f9      	beq.n	80074d8 <_strtod_l+0x298>
 80074e4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80074e8:	2908      	cmp	r1, #8
 80074ea:	f63f af78 	bhi.w	80073de <_strtod_l+0x19e>
 80074ee:	3a30      	subs	r2, #48	@ 0x30
 80074f0:	920e      	str	r2, [sp, #56]	@ 0x38
 80074f2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80074f4:	920f      	str	r2, [sp, #60]	@ 0x3c
 80074f6:	f04f 080a 	mov.w	r8, #10
 80074fa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80074fc:	1c56      	adds	r6, r2, #1
 80074fe:	9619      	str	r6, [sp, #100]	@ 0x64
 8007500:	7852      	ldrb	r2, [r2, #1]
 8007502:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007506:	f1be 0f09 	cmp.w	lr, #9
 800750a:	d939      	bls.n	8007580 <_strtod_l+0x340>
 800750c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800750e:	1a76      	subs	r6, r6, r1
 8007510:	2e08      	cmp	r6, #8
 8007512:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007516:	dc03      	bgt.n	8007520 <_strtod_l+0x2e0>
 8007518:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800751a:	4588      	cmp	r8, r1
 800751c:	bfa8      	it	ge
 800751e:	4688      	movge	r8, r1
 8007520:	f1bc 0f00 	cmp.w	ip, #0
 8007524:	d001      	beq.n	800752a <_strtod_l+0x2ea>
 8007526:	f1c8 0800 	rsb	r8, r8, #0
 800752a:	2d00      	cmp	r5, #0
 800752c:	d14e      	bne.n	80075cc <_strtod_l+0x38c>
 800752e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007530:	4308      	orrs	r0, r1
 8007532:	f47f aebe 	bne.w	80072b2 <_strtod_l+0x72>
 8007536:	2b00      	cmp	r3, #0
 8007538:	f47f aed6 	bne.w	80072e8 <_strtod_l+0xa8>
 800753c:	2a69      	cmp	r2, #105	@ 0x69
 800753e:	d028      	beq.n	8007592 <_strtod_l+0x352>
 8007540:	dc25      	bgt.n	800758e <_strtod_l+0x34e>
 8007542:	2a49      	cmp	r2, #73	@ 0x49
 8007544:	d025      	beq.n	8007592 <_strtod_l+0x352>
 8007546:	2a4e      	cmp	r2, #78	@ 0x4e
 8007548:	f47f aece 	bne.w	80072e8 <_strtod_l+0xa8>
 800754c:	499b      	ldr	r1, [pc, #620]	@ (80077bc <_strtod_l+0x57c>)
 800754e:	a819      	add	r0, sp, #100	@ 0x64
 8007550:	f001 fef2 	bl	8009338 <__match>
 8007554:	2800      	cmp	r0, #0
 8007556:	f43f aec7 	beq.w	80072e8 <_strtod_l+0xa8>
 800755a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800755c:	781b      	ldrb	r3, [r3, #0]
 800755e:	2b28      	cmp	r3, #40	@ 0x28
 8007560:	d12e      	bne.n	80075c0 <_strtod_l+0x380>
 8007562:	4997      	ldr	r1, [pc, #604]	@ (80077c0 <_strtod_l+0x580>)
 8007564:	aa1c      	add	r2, sp, #112	@ 0x70
 8007566:	a819      	add	r0, sp, #100	@ 0x64
 8007568:	f001 fefa 	bl	8009360 <__hexnan>
 800756c:	2805      	cmp	r0, #5
 800756e:	d127      	bne.n	80075c0 <_strtod_l+0x380>
 8007570:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007572:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007576:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800757a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800757e:	e698      	b.n	80072b2 <_strtod_l+0x72>
 8007580:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007582:	fb08 2101 	mla	r1, r8, r1, r2
 8007586:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800758a:	920e      	str	r2, [sp, #56]	@ 0x38
 800758c:	e7b5      	b.n	80074fa <_strtod_l+0x2ba>
 800758e:	2a6e      	cmp	r2, #110	@ 0x6e
 8007590:	e7da      	b.n	8007548 <_strtod_l+0x308>
 8007592:	498c      	ldr	r1, [pc, #560]	@ (80077c4 <_strtod_l+0x584>)
 8007594:	a819      	add	r0, sp, #100	@ 0x64
 8007596:	f001 fecf 	bl	8009338 <__match>
 800759a:	2800      	cmp	r0, #0
 800759c:	f43f aea4 	beq.w	80072e8 <_strtod_l+0xa8>
 80075a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80075a2:	4989      	ldr	r1, [pc, #548]	@ (80077c8 <_strtod_l+0x588>)
 80075a4:	3b01      	subs	r3, #1
 80075a6:	a819      	add	r0, sp, #100	@ 0x64
 80075a8:	9319      	str	r3, [sp, #100]	@ 0x64
 80075aa:	f001 fec5 	bl	8009338 <__match>
 80075ae:	b910      	cbnz	r0, 80075b6 <_strtod_l+0x376>
 80075b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80075b2:	3301      	adds	r3, #1
 80075b4:	9319      	str	r3, [sp, #100]	@ 0x64
 80075b6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80077d8 <_strtod_l+0x598>
 80075ba:	f04f 0a00 	mov.w	sl, #0
 80075be:	e678      	b.n	80072b2 <_strtod_l+0x72>
 80075c0:	4882      	ldr	r0, [pc, #520]	@ (80077cc <_strtod_l+0x58c>)
 80075c2:	f000 fd89 	bl	80080d8 <nan>
 80075c6:	ec5b ab10 	vmov	sl, fp, d0
 80075ca:	e672      	b.n	80072b2 <_strtod_l+0x72>
 80075cc:	eba8 0309 	sub.w	r3, r8, r9
 80075d0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80075d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80075d4:	2f00      	cmp	r7, #0
 80075d6:	bf08      	it	eq
 80075d8:	462f      	moveq	r7, r5
 80075da:	2d10      	cmp	r5, #16
 80075dc:	462c      	mov	r4, r5
 80075de:	bfa8      	it	ge
 80075e0:	2410      	movge	r4, #16
 80075e2:	f7f8 ffb7 	bl	8000554 <__aeabi_ui2d>
 80075e6:	2d09      	cmp	r5, #9
 80075e8:	4682      	mov	sl, r0
 80075ea:	468b      	mov	fp, r1
 80075ec:	dc13      	bgt.n	8007616 <_strtod_l+0x3d6>
 80075ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f43f ae5e 	beq.w	80072b2 <_strtod_l+0x72>
 80075f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075f8:	dd78      	ble.n	80076ec <_strtod_l+0x4ac>
 80075fa:	2b16      	cmp	r3, #22
 80075fc:	dc5f      	bgt.n	80076be <_strtod_l+0x47e>
 80075fe:	4974      	ldr	r1, [pc, #464]	@ (80077d0 <_strtod_l+0x590>)
 8007600:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007604:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007608:	4652      	mov	r2, sl
 800760a:	465b      	mov	r3, fp
 800760c:	f7f9 f81c 	bl	8000648 <__aeabi_dmul>
 8007610:	4682      	mov	sl, r0
 8007612:	468b      	mov	fp, r1
 8007614:	e64d      	b.n	80072b2 <_strtod_l+0x72>
 8007616:	4b6e      	ldr	r3, [pc, #440]	@ (80077d0 <_strtod_l+0x590>)
 8007618:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800761c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007620:	f7f9 f812 	bl	8000648 <__aeabi_dmul>
 8007624:	4682      	mov	sl, r0
 8007626:	9808      	ldr	r0, [sp, #32]
 8007628:	468b      	mov	fp, r1
 800762a:	f7f8 ff93 	bl	8000554 <__aeabi_ui2d>
 800762e:	4602      	mov	r2, r0
 8007630:	460b      	mov	r3, r1
 8007632:	4650      	mov	r0, sl
 8007634:	4659      	mov	r1, fp
 8007636:	f7f8 fe51 	bl	80002dc <__adddf3>
 800763a:	2d0f      	cmp	r5, #15
 800763c:	4682      	mov	sl, r0
 800763e:	468b      	mov	fp, r1
 8007640:	ddd5      	ble.n	80075ee <_strtod_l+0x3ae>
 8007642:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007644:	1b2c      	subs	r4, r5, r4
 8007646:	441c      	add	r4, r3
 8007648:	2c00      	cmp	r4, #0
 800764a:	f340 8096 	ble.w	800777a <_strtod_l+0x53a>
 800764e:	f014 030f 	ands.w	r3, r4, #15
 8007652:	d00a      	beq.n	800766a <_strtod_l+0x42a>
 8007654:	495e      	ldr	r1, [pc, #376]	@ (80077d0 <_strtod_l+0x590>)
 8007656:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800765a:	4652      	mov	r2, sl
 800765c:	465b      	mov	r3, fp
 800765e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007662:	f7f8 fff1 	bl	8000648 <__aeabi_dmul>
 8007666:	4682      	mov	sl, r0
 8007668:	468b      	mov	fp, r1
 800766a:	f034 040f 	bics.w	r4, r4, #15
 800766e:	d073      	beq.n	8007758 <_strtod_l+0x518>
 8007670:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007674:	dd48      	ble.n	8007708 <_strtod_l+0x4c8>
 8007676:	2400      	movs	r4, #0
 8007678:	46a0      	mov	r8, r4
 800767a:	940a      	str	r4, [sp, #40]	@ 0x28
 800767c:	46a1      	mov	r9, r4
 800767e:	9a05      	ldr	r2, [sp, #20]
 8007680:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80077d8 <_strtod_l+0x598>
 8007684:	2322      	movs	r3, #34	@ 0x22
 8007686:	6013      	str	r3, [r2, #0]
 8007688:	f04f 0a00 	mov.w	sl, #0
 800768c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800768e:	2b00      	cmp	r3, #0
 8007690:	f43f ae0f 	beq.w	80072b2 <_strtod_l+0x72>
 8007694:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007696:	9805      	ldr	r0, [sp, #20]
 8007698:	f002 f952 	bl	8009940 <_Bfree>
 800769c:	9805      	ldr	r0, [sp, #20]
 800769e:	4649      	mov	r1, r9
 80076a0:	f002 f94e 	bl	8009940 <_Bfree>
 80076a4:	9805      	ldr	r0, [sp, #20]
 80076a6:	4641      	mov	r1, r8
 80076a8:	f002 f94a 	bl	8009940 <_Bfree>
 80076ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80076ae:	9805      	ldr	r0, [sp, #20]
 80076b0:	f002 f946 	bl	8009940 <_Bfree>
 80076b4:	9805      	ldr	r0, [sp, #20]
 80076b6:	4621      	mov	r1, r4
 80076b8:	f002 f942 	bl	8009940 <_Bfree>
 80076bc:	e5f9      	b.n	80072b2 <_strtod_l+0x72>
 80076be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076c0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80076c4:	4293      	cmp	r3, r2
 80076c6:	dbbc      	blt.n	8007642 <_strtod_l+0x402>
 80076c8:	4c41      	ldr	r4, [pc, #260]	@ (80077d0 <_strtod_l+0x590>)
 80076ca:	f1c5 050f 	rsb	r5, r5, #15
 80076ce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80076d2:	4652      	mov	r2, sl
 80076d4:	465b      	mov	r3, fp
 80076d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076da:	f7f8 ffb5 	bl	8000648 <__aeabi_dmul>
 80076de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076e0:	1b5d      	subs	r5, r3, r5
 80076e2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80076e6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80076ea:	e78f      	b.n	800760c <_strtod_l+0x3cc>
 80076ec:	3316      	adds	r3, #22
 80076ee:	dba8      	blt.n	8007642 <_strtod_l+0x402>
 80076f0:	4b37      	ldr	r3, [pc, #220]	@ (80077d0 <_strtod_l+0x590>)
 80076f2:	eba9 0808 	sub.w	r8, r9, r8
 80076f6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80076fa:	e9d8 2300 	ldrd	r2, r3, [r8]
 80076fe:	4650      	mov	r0, sl
 8007700:	4659      	mov	r1, fp
 8007702:	f7f9 f8cb 	bl	800089c <__aeabi_ddiv>
 8007706:	e783      	b.n	8007610 <_strtod_l+0x3d0>
 8007708:	4b32      	ldr	r3, [pc, #200]	@ (80077d4 <_strtod_l+0x594>)
 800770a:	9308      	str	r3, [sp, #32]
 800770c:	2300      	movs	r3, #0
 800770e:	1124      	asrs	r4, r4, #4
 8007710:	4650      	mov	r0, sl
 8007712:	4659      	mov	r1, fp
 8007714:	461e      	mov	r6, r3
 8007716:	2c01      	cmp	r4, #1
 8007718:	dc21      	bgt.n	800775e <_strtod_l+0x51e>
 800771a:	b10b      	cbz	r3, 8007720 <_strtod_l+0x4e0>
 800771c:	4682      	mov	sl, r0
 800771e:	468b      	mov	fp, r1
 8007720:	492c      	ldr	r1, [pc, #176]	@ (80077d4 <_strtod_l+0x594>)
 8007722:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007726:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800772a:	4652      	mov	r2, sl
 800772c:	465b      	mov	r3, fp
 800772e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007732:	f7f8 ff89 	bl	8000648 <__aeabi_dmul>
 8007736:	4b28      	ldr	r3, [pc, #160]	@ (80077d8 <_strtod_l+0x598>)
 8007738:	460a      	mov	r2, r1
 800773a:	400b      	ands	r3, r1
 800773c:	4927      	ldr	r1, [pc, #156]	@ (80077dc <_strtod_l+0x59c>)
 800773e:	428b      	cmp	r3, r1
 8007740:	4682      	mov	sl, r0
 8007742:	d898      	bhi.n	8007676 <_strtod_l+0x436>
 8007744:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007748:	428b      	cmp	r3, r1
 800774a:	bf86      	itte	hi
 800774c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80077e0 <_strtod_l+0x5a0>
 8007750:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8007754:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007758:	2300      	movs	r3, #0
 800775a:	9308      	str	r3, [sp, #32]
 800775c:	e07a      	b.n	8007854 <_strtod_l+0x614>
 800775e:	07e2      	lsls	r2, r4, #31
 8007760:	d505      	bpl.n	800776e <_strtod_l+0x52e>
 8007762:	9b08      	ldr	r3, [sp, #32]
 8007764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007768:	f7f8 ff6e 	bl	8000648 <__aeabi_dmul>
 800776c:	2301      	movs	r3, #1
 800776e:	9a08      	ldr	r2, [sp, #32]
 8007770:	3208      	adds	r2, #8
 8007772:	3601      	adds	r6, #1
 8007774:	1064      	asrs	r4, r4, #1
 8007776:	9208      	str	r2, [sp, #32]
 8007778:	e7cd      	b.n	8007716 <_strtod_l+0x4d6>
 800777a:	d0ed      	beq.n	8007758 <_strtod_l+0x518>
 800777c:	4264      	negs	r4, r4
 800777e:	f014 020f 	ands.w	r2, r4, #15
 8007782:	d00a      	beq.n	800779a <_strtod_l+0x55a>
 8007784:	4b12      	ldr	r3, [pc, #72]	@ (80077d0 <_strtod_l+0x590>)
 8007786:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800778a:	4650      	mov	r0, sl
 800778c:	4659      	mov	r1, fp
 800778e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007792:	f7f9 f883 	bl	800089c <__aeabi_ddiv>
 8007796:	4682      	mov	sl, r0
 8007798:	468b      	mov	fp, r1
 800779a:	1124      	asrs	r4, r4, #4
 800779c:	d0dc      	beq.n	8007758 <_strtod_l+0x518>
 800779e:	2c1f      	cmp	r4, #31
 80077a0:	dd20      	ble.n	80077e4 <_strtod_l+0x5a4>
 80077a2:	2400      	movs	r4, #0
 80077a4:	46a0      	mov	r8, r4
 80077a6:	940a      	str	r4, [sp, #40]	@ 0x28
 80077a8:	46a1      	mov	r9, r4
 80077aa:	9a05      	ldr	r2, [sp, #20]
 80077ac:	2322      	movs	r3, #34	@ 0x22
 80077ae:	f04f 0a00 	mov.w	sl, #0
 80077b2:	f04f 0b00 	mov.w	fp, #0
 80077b6:	6013      	str	r3, [r2, #0]
 80077b8:	e768      	b.n	800768c <_strtod_l+0x44c>
 80077ba:	bf00      	nop
 80077bc:	0800c4b1 	.word	0x0800c4b1
 80077c0:	0800c4e0 	.word	0x0800c4e0
 80077c4:	0800c4a9 	.word	0x0800c4a9
 80077c8:	0800c63c 	.word	0x0800c63c
 80077cc:	0800c8cb 	.word	0x0800c8cb
 80077d0:	0800c7c8 	.word	0x0800c7c8
 80077d4:	0800c7a0 	.word	0x0800c7a0
 80077d8:	7ff00000 	.word	0x7ff00000
 80077dc:	7ca00000 	.word	0x7ca00000
 80077e0:	7fefffff 	.word	0x7fefffff
 80077e4:	f014 0310 	ands.w	r3, r4, #16
 80077e8:	bf18      	it	ne
 80077ea:	236a      	movne	r3, #106	@ 0x6a
 80077ec:	4ea9      	ldr	r6, [pc, #676]	@ (8007a94 <_strtod_l+0x854>)
 80077ee:	9308      	str	r3, [sp, #32]
 80077f0:	4650      	mov	r0, sl
 80077f2:	4659      	mov	r1, fp
 80077f4:	2300      	movs	r3, #0
 80077f6:	07e2      	lsls	r2, r4, #31
 80077f8:	d504      	bpl.n	8007804 <_strtod_l+0x5c4>
 80077fa:	e9d6 2300 	ldrd	r2, r3, [r6]
 80077fe:	f7f8 ff23 	bl	8000648 <__aeabi_dmul>
 8007802:	2301      	movs	r3, #1
 8007804:	1064      	asrs	r4, r4, #1
 8007806:	f106 0608 	add.w	r6, r6, #8
 800780a:	d1f4      	bne.n	80077f6 <_strtod_l+0x5b6>
 800780c:	b10b      	cbz	r3, 8007812 <_strtod_l+0x5d2>
 800780e:	4682      	mov	sl, r0
 8007810:	468b      	mov	fp, r1
 8007812:	9b08      	ldr	r3, [sp, #32]
 8007814:	b1b3      	cbz	r3, 8007844 <_strtod_l+0x604>
 8007816:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800781a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800781e:	2b00      	cmp	r3, #0
 8007820:	4659      	mov	r1, fp
 8007822:	dd0f      	ble.n	8007844 <_strtod_l+0x604>
 8007824:	2b1f      	cmp	r3, #31
 8007826:	dd55      	ble.n	80078d4 <_strtod_l+0x694>
 8007828:	2b34      	cmp	r3, #52	@ 0x34
 800782a:	bfde      	ittt	le
 800782c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8007830:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007834:	4093      	lslle	r3, r2
 8007836:	f04f 0a00 	mov.w	sl, #0
 800783a:	bfcc      	ite	gt
 800783c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007840:	ea03 0b01 	andle.w	fp, r3, r1
 8007844:	2200      	movs	r2, #0
 8007846:	2300      	movs	r3, #0
 8007848:	4650      	mov	r0, sl
 800784a:	4659      	mov	r1, fp
 800784c:	f7f9 f964 	bl	8000b18 <__aeabi_dcmpeq>
 8007850:	2800      	cmp	r0, #0
 8007852:	d1a6      	bne.n	80077a2 <_strtod_l+0x562>
 8007854:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007856:	9300      	str	r3, [sp, #0]
 8007858:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800785a:	9805      	ldr	r0, [sp, #20]
 800785c:	462b      	mov	r3, r5
 800785e:	463a      	mov	r2, r7
 8007860:	f002 f8d6 	bl	8009a10 <__s2b>
 8007864:	900a      	str	r0, [sp, #40]	@ 0x28
 8007866:	2800      	cmp	r0, #0
 8007868:	f43f af05 	beq.w	8007676 <_strtod_l+0x436>
 800786c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800786e:	2a00      	cmp	r2, #0
 8007870:	eba9 0308 	sub.w	r3, r9, r8
 8007874:	bfa8      	it	ge
 8007876:	2300      	movge	r3, #0
 8007878:	9312      	str	r3, [sp, #72]	@ 0x48
 800787a:	2400      	movs	r4, #0
 800787c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007880:	9316      	str	r3, [sp, #88]	@ 0x58
 8007882:	46a0      	mov	r8, r4
 8007884:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007886:	9805      	ldr	r0, [sp, #20]
 8007888:	6859      	ldr	r1, [r3, #4]
 800788a:	f002 f819 	bl	80098c0 <_Balloc>
 800788e:	4681      	mov	r9, r0
 8007890:	2800      	cmp	r0, #0
 8007892:	f43f aef4 	beq.w	800767e <_strtod_l+0x43e>
 8007896:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007898:	691a      	ldr	r2, [r3, #16]
 800789a:	3202      	adds	r2, #2
 800789c:	f103 010c 	add.w	r1, r3, #12
 80078a0:	0092      	lsls	r2, r2, #2
 80078a2:	300c      	adds	r0, #12
 80078a4:	f000 fc09 	bl	80080ba <memcpy>
 80078a8:	ec4b ab10 	vmov	d0, sl, fp
 80078ac:	9805      	ldr	r0, [sp, #20]
 80078ae:	aa1c      	add	r2, sp, #112	@ 0x70
 80078b0:	a91b      	add	r1, sp, #108	@ 0x6c
 80078b2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80078b6:	f002 fbe7 	bl	800a088 <__d2b>
 80078ba:	901a      	str	r0, [sp, #104]	@ 0x68
 80078bc:	2800      	cmp	r0, #0
 80078be:	f43f aede 	beq.w	800767e <_strtod_l+0x43e>
 80078c2:	9805      	ldr	r0, [sp, #20]
 80078c4:	2101      	movs	r1, #1
 80078c6:	f002 f939 	bl	8009b3c <__i2b>
 80078ca:	4680      	mov	r8, r0
 80078cc:	b948      	cbnz	r0, 80078e2 <_strtod_l+0x6a2>
 80078ce:	f04f 0800 	mov.w	r8, #0
 80078d2:	e6d4      	b.n	800767e <_strtod_l+0x43e>
 80078d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80078d8:	fa02 f303 	lsl.w	r3, r2, r3
 80078dc:	ea03 0a0a 	and.w	sl, r3, sl
 80078e0:	e7b0      	b.n	8007844 <_strtod_l+0x604>
 80078e2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80078e4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80078e6:	2d00      	cmp	r5, #0
 80078e8:	bfab      	itete	ge
 80078ea:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80078ec:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80078ee:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80078f0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80078f2:	bfac      	ite	ge
 80078f4:	18ef      	addge	r7, r5, r3
 80078f6:	1b5e      	sublt	r6, r3, r5
 80078f8:	9b08      	ldr	r3, [sp, #32]
 80078fa:	1aed      	subs	r5, r5, r3
 80078fc:	4415      	add	r5, r2
 80078fe:	4b66      	ldr	r3, [pc, #408]	@ (8007a98 <_strtod_l+0x858>)
 8007900:	3d01      	subs	r5, #1
 8007902:	429d      	cmp	r5, r3
 8007904:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007908:	da50      	bge.n	80079ac <_strtod_l+0x76c>
 800790a:	1b5b      	subs	r3, r3, r5
 800790c:	2b1f      	cmp	r3, #31
 800790e:	eba2 0203 	sub.w	r2, r2, r3
 8007912:	f04f 0101 	mov.w	r1, #1
 8007916:	dc3d      	bgt.n	8007994 <_strtod_l+0x754>
 8007918:	fa01 f303 	lsl.w	r3, r1, r3
 800791c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800791e:	2300      	movs	r3, #0
 8007920:	9310      	str	r3, [sp, #64]	@ 0x40
 8007922:	18bd      	adds	r5, r7, r2
 8007924:	9b08      	ldr	r3, [sp, #32]
 8007926:	42af      	cmp	r7, r5
 8007928:	4416      	add	r6, r2
 800792a:	441e      	add	r6, r3
 800792c:	463b      	mov	r3, r7
 800792e:	bfa8      	it	ge
 8007930:	462b      	movge	r3, r5
 8007932:	42b3      	cmp	r3, r6
 8007934:	bfa8      	it	ge
 8007936:	4633      	movge	r3, r6
 8007938:	2b00      	cmp	r3, #0
 800793a:	bfc2      	ittt	gt
 800793c:	1aed      	subgt	r5, r5, r3
 800793e:	1af6      	subgt	r6, r6, r3
 8007940:	1aff      	subgt	r7, r7, r3
 8007942:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007944:	2b00      	cmp	r3, #0
 8007946:	dd16      	ble.n	8007976 <_strtod_l+0x736>
 8007948:	4641      	mov	r1, r8
 800794a:	9805      	ldr	r0, [sp, #20]
 800794c:	461a      	mov	r2, r3
 800794e:	f002 f9b5 	bl	8009cbc <__pow5mult>
 8007952:	4680      	mov	r8, r0
 8007954:	2800      	cmp	r0, #0
 8007956:	d0ba      	beq.n	80078ce <_strtod_l+0x68e>
 8007958:	4601      	mov	r1, r0
 800795a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800795c:	9805      	ldr	r0, [sp, #20]
 800795e:	f002 f903 	bl	8009b68 <__multiply>
 8007962:	900e      	str	r0, [sp, #56]	@ 0x38
 8007964:	2800      	cmp	r0, #0
 8007966:	f43f ae8a 	beq.w	800767e <_strtod_l+0x43e>
 800796a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800796c:	9805      	ldr	r0, [sp, #20]
 800796e:	f001 ffe7 	bl	8009940 <_Bfree>
 8007972:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007974:	931a      	str	r3, [sp, #104]	@ 0x68
 8007976:	2d00      	cmp	r5, #0
 8007978:	dc1d      	bgt.n	80079b6 <_strtod_l+0x776>
 800797a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800797c:	2b00      	cmp	r3, #0
 800797e:	dd23      	ble.n	80079c8 <_strtod_l+0x788>
 8007980:	4649      	mov	r1, r9
 8007982:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007984:	9805      	ldr	r0, [sp, #20]
 8007986:	f002 f999 	bl	8009cbc <__pow5mult>
 800798a:	4681      	mov	r9, r0
 800798c:	b9e0      	cbnz	r0, 80079c8 <_strtod_l+0x788>
 800798e:	f04f 0900 	mov.w	r9, #0
 8007992:	e674      	b.n	800767e <_strtod_l+0x43e>
 8007994:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007998:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800799c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80079a0:	35e2      	adds	r5, #226	@ 0xe2
 80079a2:	fa01 f305 	lsl.w	r3, r1, r5
 80079a6:	9310      	str	r3, [sp, #64]	@ 0x40
 80079a8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80079aa:	e7ba      	b.n	8007922 <_strtod_l+0x6e2>
 80079ac:	2300      	movs	r3, #0
 80079ae:	9310      	str	r3, [sp, #64]	@ 0x40
 80079b0:	2301      	movs	r3, #1
 80079b2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80079b4:	e7b5      	b.n	8007922 <_strtod_l+0x6e2>
 80079b6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80079b8:	9805      	ldr	r0, [sp, #20]
 80079ba:	462a      	mov	r2, r5
 80079bc:	f002 f9d8 	bl	8009d70 <__lshift>
 80079c0:	901a      	str	r0, [sp, #104]	@ 0x68
 80079c2:	2800      	cmp	r0, #0
 80079c4:	d1d9      	bne.n	800797a <_strtod_l+0x73a>
 80079c6:	e65a      	b.n	800767e <_strtod_l+0x43e>
 80079c8:	2e00      	cmp	r6, #0
 80079ca:	dd07      	ble.n	80079dc <_strtod_l+0x79c>
 80079cc:	4649      	mov	r1, r9
 80079ce:	9805      	ldr	r0, [sp, #20]
 80079d0:	4632      	mov	r2, r6
 80079d2:	f002 f9cd 	bl	8009d70 <__lshift>
 80079d6:	4681      	mov	r9, r0
 80079d8:	2800      	cmp	r0, #0
 80079da:	d0d8      	beq.n	800798e <_strtod_l+0x74e>
 80079dc:	2f00      	cmp	r7, #0
 80079de:	dd08      	ble.n	80079f2 <_strtod_l+0x7b2>
 80079e0:	4641      	mov	r1, r8
 80079e2:	9805      	ldr	r0, [sp, #20]
 80079e4:	463a      	mov	r2, r7
 80079e6:	f002 f9c3 	bl	8009d70 <__lshift>
 80079ea:	4680      	mov	r8, r0
 80079ec:	2800      	cmp	r0, #0
 80079ee:	f43f ae46 	beq.w	800767e <_strtod_l+0x43e>
 80079f2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80079f4:	9805      	ldr	r0, [sp, #20]
 80079f6:	464a      	mov	r2, r9
 80079f8:	f002 fa42 	bl	8009e80 <__mdiff>
 80079fc:	4604      	mov	r4, r0
 80079fe:	2800      	cmp	r0, #0
 8007a00:	f43f ae3d 	beq.w	800767e <_strtod_l+0x43e>
 8007a04:	68c3      	ldr	r3, [r0, #12]
 8007a06:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007a08:	2300      	movs	r3, #0
 8007a0a:	60c3      	str	r3, [r0, #12]
 8007a0c:	4641      	mov	r1, r8
 8007a0e:	f002 fa1b 	bl	8009e48 <__mcmp>
 8007a12:	2800      	cmp	r0, #0
 8007a14:	da46      	bge.n	8007aa4 <_strtod_l+0x864>
 8007a16:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a18:	ea53 030a 	orrs.w	r3, r3, sl
 8007a1c:	d16c      	bne.n	8007af8 <_strtod_l+0x8b8>
 8007a1e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d168      	bne.n	8007af8 <_strtod_l+0x8b8>
 8007a26:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007a2a:	0d1b      	lsrs	r3, r3, #20
 8007a2c:	051b      	lsls	r3, r3, #20
 8007a2e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007a32:	d961      	bls.n	8007af8 <_strtod_l+0x8b8>
 8007a34:	6963      	ldr	r3, [r4, #20]
 8007a36:	b913      	cbnz	r3, 8007a3e <_strtod_l+0x7fe>
 8007a38:	6923      	ldr	r3, [r4, #16]
 8007a3a:	2b01      	cmp	r3, #1
 8007a3c:	dd5c      	ble.n	8007af8 <_strtod_l+0x8b8>
 8007a3e:	4621      	mov	r1, r4
 8007a40:	2201      	movs	r2, #1
 8007a42:	9805      	ldr	r0, [sp, #20]
 8007a44:	f002 f994 	bl	8009d70 <__lshift>
 8007a48:	4641      	mov	r1, r8
 8007a4a:	4604      	mov	r4, r0
 8007a4c:	f002 f9fc 	bl	8009e48 <__mcmp>
 8007a50:	2800      	cmp	r0, #0
 8007a52:	dd51      	ble.n	8007af8 <_strtod_l+0x8b8>
 8007a54:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007a58:	9a08      	ldr	r2, [sp, #32]
 8007a5a:	0d1b      	lsrs	r3, r3, #20
 8007a5c:	051b      	lsls	r3, r3, #20
 8007a5e:	2a00      	cmp	r2, #0
 8007a60:	d06b      	beq.n	8007b3a <_strtod_l+0x8fa>
 8007a62:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007a66:	d868      	bhi.n	8007b3a <_strtod_l+0x8fa>
 8007a68:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007a6c:	f67f ae9d 	bls.w	80077aa <_strtod_l+0x56a>
 8007a70:	4b0a      	ldr	r3, [pc, #40]	@ (8007a9c <_strtod_l+0x85c>)
 8007a72:	4650      	mov	r0, sl
 8007a74:	4659      	mov	r1, fp
 8007a76:	2200      	movs	r2, #0
 8007a78:	f7f8 fde6 	bl	8000648 <__aeabi_dmul>
 8007a7c:	4b08      	ldr	r3, [pc, #32]	@ (8007aa0 <_strtod_l+0x860>)
 8007a7e:	400b      	ands	r3, r1
 8007a80:	4682      	mov	sl, r0
 8007a82:	468b      	mov	fp, r1
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	f47f ae05 	bne.w	8007694 <_strtod_l+0x454>
 8007a8a:	9a05      	ldr	r2, [sp, #20]
 8007a8c:	2322      	movs	r3, #34	@ 0x22
 8007a8e:	6013      	str	r3, [r2, #0]
 8007a90:	e600      	b.n	8007694 <_strtod_l+0x454>
 8007a92:	bf00      	nop
 8007a94:	0800c508 	.word	0x0800c508
 8007a98:	fffffc02 	.word	0xfffffc02
 8007a9c:	39500000 	.word	0x39500000
 8007aa0:	7ff00000 	.word	0x7ff00000
 8007aa4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007aa8:	d165      	bne.n	8007b76 <_strtod_l+0x936>
 8007aaa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007aac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007ab0:	b35a      	cbz	r2, 8007b0a <_strtod_l+0x8ca>
 8007ab2:	4a9f      	ldr	r2, [pc, #636]	@ (8007d30 <_strtod_l+0xaf0>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d12b      	bne.n	8007b10 <_strtod_l+0x8d0>
 8007ab8:	9b08      	ldr	r3, [sp, #32]
 8007aba:	4651      	mov	r1, sl
 8007abc:	b303      	cbz	r3, 8007b00 <_strtod_l+0x8c0>
 8007abe:	4b9d      	ldr	r3, [pc, #628]	@ (8007d34 <_strtod_l+0xaf4>)
 8007ac0:	465a      	mov	r2, fp
 8007ac2:	4013      	ands	r3, r2
 8007ac4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007ac8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007acc:	d81b      	bhi.n	8007b06 <_strtod_l+0x8c6>
 8007ace:	0d1b      	lsrs	r3, r3, #20
 8007ad0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ad8:	4299      	cmp	r1, r3
 8007ada:	d119      	bne.n	8007b10 <_strtod_l+0x8d0>
 8007adc:	4b96      	ldr	r3, [pc, #600]	@ (8007d38 <_strtod_l+0xaf8>)
 8007ade:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007ae0:	429a      	cmp	r2, r3
 8007ae2:	d102      	bne.n	8007aea <_strtod_l+0x8aa>
 8007ae4:	3101      	adds	r1, #1
 8007ae6:	f43f adca 	beq.w	800767e <_strtod_l+0x43e>
 8007aea:	4b92      	ldr	r3, [pc, #584]	@ (8007d34 <_strtod_l+0xaf4>)
 8007aec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007aee:	401a      	ands	r2, r3
 8007af0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007af4:	f04f 0a00 	mov.w	sl, #0
 8007af8:	9b08      	ldr	r3, [sp, #32]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1b8      	bne.n	8007a70 <_strtod_l+0x830>
 8007afe:	e5c9      	b.n	8007694 <_strtod_l+0x454>
 8007b00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007b04:	e7e8      	b.n	8007ad8 <_strtod_l+0x898>
 8007b06:	4613      	mov	r3, r2
 8007b08:	e7e6      	b.n	8007ad8 <_strtod_l+0x898>
 8007b0a:	ea53 030a 	orrs.w	r3, r3, sl
 8007b0e:	d0a1      	beq.n	8007a54 <_strtod_l+0x814>
 8007b10:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007b12:	b1db      	cbz	r3, 8007b4c <_strtod_l+0x90c>
 8007b14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007b16:	4213      	tst	r3, r2
 8007b18:	d0ee      	beq.n	8007af8 <_strtod_l+0x8b8>
 8007b1a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b1c:	9a08      	ldr	r2, [sp, #32]
 8007b1e:	4650      	mov	r0, sl
 8007b20:	4659      	mov	r1, fp
 8007b22:	b1bb      	cbz	r3, 8007b54 <_strtod_l+0x914>
 8007b24:	f7ff fb6c 	bl	8007200 <sulp>
 8007b28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b2c:	ec53 2b10 	vmov	r2, r3, d0
 8007b30:	f7f8 fbd4 	bl	80002dc <__adddf3>
 8007b34:	4682      	mov	sl, r0
 8007b36:	468b      	mov	fp, r1
 8007b38:	e7de      	b.n	8007af8 <_strtod_l+0x8b8>
 8007b3a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007b3e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007b42:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007b46:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007b4a:	e7d5      	b.n	8007af8 <_strtod_l+0x8b8>
 8007b4c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007b4e:	ea13 0f0a 	tst.w	r3, sl
 8007b52:	e7e1      	b.n	8007b18 <_strtod_l+0x8d8>
 8007b54:	f7ff fb54 	bl	8007200 <sulp>
 8007b58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b5c:	ec53 2b10 	vmov	r2, r3, d0
 8007b60:	f7f8 fbba 	bl	80002d8 <__aeabi_dsub>
 8007b64:	2200      	movs	r2, #0
 8007b66:	2300      	movs	r3, #0
 8007b68:	4682      	mov	sl, r0
 8007b6a:	468b      	mov	fp, r1
 8007b6c:	f7f8 ffd4 	bl	8000b18 <__aeabi_dcmpeq>
 8007b70:	2800      	cmp	r0, #0
 8007b72:	d0c1      	beq.n	8007af8 <_strtod_l+0x8b8>
 8007b74:	e619      	b.n	80077aa <_strtod_l+0x56a>
 8007b76:	4641      	mov	r1, r8
 8007b78:	4620      	mov	r0, r4
 8007b7a:	f002 fadd 	bl	800a138 <__ratio>
 8007b7e:	ec57 6b10 	vmov	r6, r7, d0
 8007b82:	2200      	movs	r2, #0
 8007b84:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007b88:	4630      	mov	r0, r6
 8007b8a:	4639      	mov	r1, r7
 8007b8c:	f7f8 ffd8 	bl	8000b40 <__aeabi_dcmple>
 8007b90:	2800      	cmp	r0, #0
 8007b92:	d06f      	beq.n	8007c74 <_strtod_l+0xa34>
 8007b94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d17a      	bne.n	8007c90 <_strtod_l+0xa50>
 8007b9a:	f1ba 0f00 	cmp.w	sl, #0
 8007b9e:	d158      	bne.n	8007c52 <_strtod_l+0xa12>
 8007ba0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ba2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d15a      	bne.n	8007c60 <_strtod_l+0xa20>
 8007baa:	4b64      	ldr	r3, [pc, #400]	@ (8007d3c <_strtod_l+0xafc>)
 8007bac:	2200      	movs	r2, #0
 8007bae:	4630      	mov	r0, r6
 8007bb0:	4639      	mov	r1, r7
 8007bb2:	f7f8 ffbb 	bl	8000b2c <__aeabi_dcmplt>
 8007bb6:	2800      	cmp	r0, #0
 8007bb8:	d159      	bne.n	8007c6e <_strtod_l+0xa2e>
 8007bba:	4630      	mov	r0, r6
 8007bbc:	4639      	mov	r1, r7
 8007bbe:	4b60      	ldr	r3, [pc, #384]	@ (8007d40 <_strtod_l+0xb00>)
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f7f8 fd41 	bl	8000648 <__aeabi_dmul>
 8007bc6:	4606      	mov	r6, r0
 8007bc8:	460f      	mov	r7, r1
 8007bca:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007bce:	9606      	str	r6, [sp, #24]
 8007bd0:	9307      	str	r3, [sp, #28]
 8007bd2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007bd6:	4d57      	ldr	r5, [pc, #348]	@ (8007d34 <_strtod_l+0xaf4>)
 8007bd8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007bdc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007bde:	401d      	ands	r5, r3
 8007be0:	4b58      	ldr	r3, [pc, #352]	@ (8007d44 <_strtod_l+0xb04>)
 8007be2:	429d      	cmp	r5, r3
 8007be4:	f040 80b2 	bne.w	8007d4c <_strtod_l+0xb0c>
 8007be8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007bea:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007bee:	ec4b ab10 	vmov	d0, sl, fp
 8007bf2:	f002 f9d9 	bl	8009fa8 <__ulp>
 8007bf6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007bfa:	ec51 0b10 	vmov	r0, r1, d0
 8007bfe:	f7f8 fd23 	bl	8000648 <__aeabi_dmul>
 8007c02:	4652      	mov	r2, sl
 8007c04:	465b      	mov	r3, fp
 8007c06:	f7f8 fb69 	bl	80002dc <__adddf3>
 8007c0a:	460b      	mov	r3, r1
 8007c0c:	4949      	ldr	r1, [pc, #292]	@ (8007d34 <_strtod_l+0xaf4>)
 8007c0e:	4a4e      	ldr	r2, [pc, #312]	@ (8007d48 <_strtod_l+0xb08>)
 8007c10:	4019      	ands	r1, r3
 8007c12:	4291      	cmp	r1, r2
 8007c14:	4682      	mov	sl, r0
 8007c16:	d942      	bls.n	8007c9e <_strtod_l+0xa5e>
 8007c18:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007c1a:	4b47      	ldr	r3, [pc, #284]	@ (8007d38 <_strtod_l+0xaf8>)
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d103      	bne.n	8007c28 <_strtod_l+0x9e8>
 8007c20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007c22:	3301      	adds	r3, #1
 8007c24:	f43f ad2b 	beq.w	800767e <_strtod_l+0x43e>
 8007c28:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007d38 <_strtod_l+0xaf8>
 8007c2c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007c30:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007c32:	9805      	ldr	r0, [sp, #20]
 8007c34:	f001 fe84 	bl	8009940 <_Bfree>
 8007c38:	9805      	ldr	r0, [sp, #20]
 8007c3a:	4649      	mov	r1, r9
 8007c3c:	f001 fe80 	bl	8009940 <_Bfree>
 8007c40:	9805      	ldr	r0, [sp, #20]
 8007c42:	4641      	mov	r1, r8
 8007c44:	f001 fe7c 	bl	8009940 <_Bfree>
 8007c48:	9805      	ldr	r0, [sp, #20]
 8007c4a:	4621      	mov	r1, r4
 8007c4c:	f001 fe78 	bl	8009940 <_Bfree>
 8007c50:	e618      	b.n	8007884 <_strtod_l+0x644>
 8007c52:	f1ba 0f01 	cmp.w	sl, #1
 8007c56:	d103      	bne.n	8007c60 <_strtod_l+0xa20>
 8007c58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	f43f ada5 	beq.w	80077aa <_strtod_l+0x56a>
 8007c60:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007d10 <_strtod_l+0xad0>
 8007c64:	4f35      	ldr	r7, [pc, #212]	@ (8007d3c <_strtod_l+0xafc>)
 8007c66:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007c6a:	2600      	movs	r6, #0
 8007c6c:	e7b1      	b.n	8007bd2 <_strtod_l+0x992>
 8007c6e:	4f34      	ldr	r7, [pc, #208]	@ (8007d40 <_strtod_l+0xb00>)
 8007c70:	2600      	movs	r6, #0
 8007c72:	e7aa      	b.n	8007bca <_strtod_l+0x98a>
 8007c74:	4b32      	ldr	r3, [pc, #200]	@ (8007d40 <_strtod_l+0xb00>)
 8007c76:	4630      	mov	r0, r6
 8007c78:	4639      	mov	r1, r7
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	f7f8 fce4 	bl	8000648 <__aeabi_dmul>
 8007c80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c82:	4606      	mov	r6, r0
 8007c84:	460f      	mov	r7, r1
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d09f      	beq.n	8007bca <_strtod_l+0x98a>
 8007c8a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007c8e:	e7a0      	b.n	8007bd2 <_strtod_l+0x992>
 8007c90:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007d18 <_strtod_l+0xad8>
 8007c94:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007c98:	ec57 6b17 	vmov	r6, r7, d7
 8007c9c:	e799      	b.n	8007bd2 <_strtod_l+0x992>
 8007c9e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007ca2:	9b08      	ldr	r3, [sp, #32]
 8007ca4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d1c1      	bne.n	8007c30 <_strtod_l+0x9f0>
 8007cac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007cb0:	0d1b      	lsrs	r3, r3, #20
 8007cb2:	051b      	lsls	r3, r3, #20
 8007cb4:	429d      	cmp	r5, r3
 8007cb6:	d1bb      	bne.n	8007c30 <_strtod_l+0x9f0>
 8007cb8:	4630      	mov	r0, r6
 8007cba:	4639      	mov	r1, r7
 8007cbc:	f7f9 f85c 	bl	8000d78 <__aeabi_d2lz>
 8007cc0:	f7f8 fc94 	bl	80005ec <__aeabi_l2d>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	460b      	mov	r3, r1
 8007cc8:	4630      	mov	r0, r6
 8007cca:	4639      	mov	r1, r7
 8007ccc:	f7f8 fb04 	bl	80002d8 <__aeabi_dsub>
 8007cd0:	460b      	mov	r3, r1
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007cd8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007cdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cde:	ea46 060a 	orr.w	r6, r6, sl
 8007ce2:	431e      	orrs	r6, r3
 8007ce4:	d06f      	beq.n	8007dc6 <_strtod_l+0xb86>
 8007ce6:	a30e      	add	r3, pc, #56	@ (adr r3, 8007d20 <_strtod_l+0xae0>)
 8007ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cec:	f7f8 ff1e 	bl	8000b2c <__aeabi_dcmplt>
 8007cf0:	2800      	cmp	r0, #0
 8007cf2:	f47f accf 	bne.w	8007694 <_strtod_l+0x454>
 8007cf6:	a30c      	add	r3, pc, #48	@ (adr r3, 8007d28 <_strtod_l+0xae8>)
 8007cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cfc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d00:	f7f8 ff32 	bl	8000b68 <__aeabi_dcmpgt>
 8007d04:	2800      	cmp	r0, #0
 8007d06:	d093      	beq.n	8007c30 <_strtod_l+0x9f0>
 8007d08:	e4c4      	b.n	8007694 <_strtod_l+0x454>
 8007d0a:	bf00      	nop
 8007d0c:	f3af 8000 	nop.w
 8007d10:	00000000 	.word	0x00000000
 8007d14:	bff00000 	.word	0xbff00000
 8007d18:	00000000 	.word	0x00000000
 8007d1c:	3ff00000 	.word	0x3ff00000
 8007d20:	94a03595 	.word	0x94a03595
 8007d24:	3fdfffff 	.word	0x3fdfffff
 8007d28:	35afe535 	.word	0x35afe535
 8007d2c:	3fe00000 	.word	0x3fe00000
 8007d30:	000fffff 	.word	0x000fffff
 8007d34:	7ff00000 	.word	0x7ff00000
 8007d38:	7fefffff 	.word	0x7fefffff
 8007d3c:	3ff00000 	.word	0x3ff00000
 8007d40:	3fe00000 	.word	0x3fe00000
 8007d44:	7fe00000 	.word	0x7fe00000
 8007d48:	7c9fffff 	.word	0x7c9fffff
 8007d4c:	9b08      	ldr	r3, [sp, #32]
 8007d4e:	b323      	cbz	r3, 8007d9a <_strtod_l+0xb5a>
 8007d50:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007d54:	d821      	bhi.n	8007d9a <_strtod_l+0xb5a>
 8007d56:	a328      	add	r3, pc, #160	@ (adr r3, 8007df8 <_strtod_l+0xbb8>)
 8007d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d5c:	4630      	mov	r0, r6
 8007d5e:	4639      	mov	r1, r7
 8007d60:	f7f8 feee 	bl	8000b40 <__aeabi_dcmple>
 8007d64:	b1a0      	cbz	r0, 8007d90 <_strtod_l+0xb50>
 8007d66:	4639      	mov	r1, r7
 8007d68:	4630      	mov	r0, r6
 8007d6a:	f7f8 ff45 	bl	8000bf8 <__aeabi_d2uiz>
 8007d6e:	2801      	cmp	r0, #1
 8007d70:	bf38      	it	cc
 8007d72:	2001      	movcc	r0, #1
 8007d74:	f7f8 fbee 	bl	8000554 <__aeabi_ui2d>
 8007d78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d7a:	4606      	mov	r6, r0
 8007d7c:	460f      	mov	r7, r1
 8007d7e:	b9fb      	cbnz	r3, 8007dc0 <_strtod_l+0xb80>
 8007d80:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007d84:	9014      	str	r0, [sp, #80]	@ 0x50
 8007d86:	9315      	str	r3, [sp, #84]	@ 0x54
 8007d88:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007d8c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007d90:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007d92:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007d96:	1b5b      	subs	r3, r3, r5
 8007d98:	9311      	str	r3, [sp, #68]	@ 0x44
 8007d9a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007d9e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007da2:	f002 f901 	bl	8009fa8 <__ulp>
 8007da6:	4650      	mov	r0, sl
 8007da8:	ec53 2b10 	vmov	r2, r3, d0
 8007dac:	4659      	mov	r1, fp
 8007dae:	f7f8 fc4b 	bl	8000648 <__aeabi_dmul>
 8007db2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007db6:	f7f8 fa91 	bl	80002dc <__adddf3>
 8007dba:	4682      	mov	sl, r0
 8007dbc:	468b      	mov	fp, r1
 8007dbe:	e770      	b.n	8007ca2 <_strtod_l+0xa62>
 8007dc0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007dc4:	e7e0      	b.n	8007d88 <_strtod_l+0xb48>
 8007dc6:	a30e      	add	r3, pc, #56	@ (adr r3, 8007e00 <_strtod_l+0xbc0>)
 8007dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dcc:	f7f8 feae 	bl	8000b2c <__aeabi_dcmplt>
 8007dd0:	e798      	b.n	8007d04 <_strtod_l+0xac4>
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007dd6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007dd8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007dda:	6013      	str	r3, [r2, #0]
 8007ddc:	f7ff ba6d 	b.w	80072ba <_strtod_l+0x7a>
 8007de0:	2a65      	cmp	r2, #101	@ 0x65
 8007de2:	f43f ab66 	beq.w	80074b2 <_strtod_l+0x272>
 8007de6:	2a45      	cmp	r2, #69	@ 0x45
 8007de8:	f43f ab63 	beq.w	80074b2 <_strtod_l+0x272>
 8007dec:	2301      	movs	r3, #1
 8007dee:	f7ff bb9e 	b.w	800752e <_strtod_l+0x2ee>
 8007df2:	bf00      	nop
 8007df4:	f3af 8000 	nop.w
 8007df8:	ffc00000 	.word	0xffc00000
 8007dfc:	41dfffff 	.word	0x41dfffff
 8007e00:	94a03595 	.word	0x94a03595
 8007e04:	3fcfffff 	.word	0x3fcfffff

08007e08 <_strtod_r>:
 8007e08:	4b01      	ldr	r3, [pc, #4]	@ (8007e10 <_strtod_r+0x8>)
 8007e0a:	f7ff ba19 	b.w	8007240 <_strtod_l>
 8007e0e:	bf00      	nop
 8007e10:	2000001c 	.word	0x2000001c

08007e14 <_strtol_l.constprop.0>:
 8007e14:	2b24      	cmp	r3, #36	@ 0x24
 8007e16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e1a:	4686      	mov	lr, r0
 8007e1c:	4690      	mov	r8, r2
 8007e1e:	d801      	bhi.n	8007e24 <_strtol_l.constprop.0+0x10>
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d106      	bne.n	8007e32 <_strtol_l.constprop.0+0x1e>
 8007e24:	f000 f91c 	bl	8008060 <__errno>
 8007e28:	2316      	movs	r3, #22
 8007e2a:	6003      	str	r3, [r0, #0]
 8007e2c:	2000      	movs	r0, #0
 8007e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e32:	4834      	ldr	r0, [pc, #208]	@ (8007f04 <_strtol_l.constprop.0+0xf0>)
 8007e34:	460d      	mov	r5, r1
 8007e36:	462a      	mov	r2, r5
 8007e38:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007e3c:	5d06      	ldrb	r6, [r0, r4]
 8007e3e:	f016 0608 	ands.w	r6, r6, #8
 8007e42:	d1f8      	bne.n	8007e36 <_strtol_l.constprop.0+0x22>
 8007e44:	2c2d      	cmp	r4, #45	@ 0x2d
 8007e46:	d12d      	bne.n	8007ea4 <_strtol_l.constprop.0+0x90>
 8007e48:	782c      	ldrb	r4, [r5, #0]
 8007e4a:	2601      	movs	r6, #1
 8007e4c:	1c95      	adds	r5, r2, #2
 8007e4e:	f033 0210 	bics.w	r2, r3, #16
 8007e52:	d109      	bne.n	8007e68 <_strtol_l.constprop.0+0x54>
 8007e54:	2c30      	cmp	r4, #48	@ 0x30
 8007e56:	d12a      	bne.n	8007eae <_strtol_l.constprop.0+0x9a>
 8007e58:	782a      	ldrb	r2, [r5, #0]
 8007e5a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007e5e:	2a58      	cmp	r2, #88	@ 0x58
 8007e60:	d125      	bne.n	8007eae <_strtol_l.constprop.0+0x9a>
 8007e62:	786c      	ldrb	r4, [r5, #1]
 8007e64:	2310      	movs	r3, #16
 8007e66:	3502      	adds	r5, #2
 8007e68:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007e6c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8007e70:	2200      	movs	r2, #0
 8007e72:	fbbc f9f3 	udiv	r9, ip, r3
 8007e76:	4610      	mov	r0, r2
 8007e78:	fb03 ca19 	mls	sl, r3, r9, ip
 8007e7c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007e80:	2f09      	cmp	r7, #9
 8007e82:	d81b      	bhi.n	8007ebc <_strtol_l.constprop.0+0xa8>
 8007e84:	463c      	mov	r4, r7
 8007e86:	42a3      	cmp	r3, r4
 8007e88:	dd27      	ble.n	8007eda <_strtol_l.constprop.0+0xc6>
 8007e8a:	1c57      	adds	r7, r2, #1
 8007e8c:	d007      	beq.n	8007e9e <_strtol_l.constprop.0+0x8a>
 8007e8e:	4581      	cmp	r9, r0
 8007e90:	d320      	bcc.n	8007ed4 <_strtol_l.constprop.0+0xc0>
 8007e92:	d101      	bne.n	8007e98 <_strtol_l.constprop.0+0x84>
 8007e94:	45a2      	cmp	sl, r4
 8007e96:	db1d      	blt.n	8007ed4 <_strtol_l.constprop.0+0xc0>
 8007e98:	fb00 4003 	mla	r0, r0, r3, r4
 8007e9c:	2201      	movs	r2, #1
 8007e9e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ea2:	e7eb      	b.n	8007e7c <_strtol_l.constprop.0+0x68>
 8007ea4:	2c2b      	cmp	r4, #43	@ 0x2b
 8007ea6:	bf04      	itt	eq
 8007ea8:	782c      	ldrbeq	r4, [r5, #0]
 8007eaa:	1c95      	addeq	r5, r2, #2
 8007eac:	e7cf      	b.n	8007e4e <_strtol_l.constprop.0+0x3a>
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d1da      	bne.n	8007e68 <_strtol_l.constprop.0+0x54>
 8007eb2:	2c30      	cmp	r4, #48	@ 0x30
 8007eb4:	bf0c      	ite	eq
 8007eb6:	2308      	moveq	r3, #8
 8007eb8:	230a      	movne	r3, #10
 8007eba:	e7d5      	b.n	8007e68 <_strtol_l.constprop.0+0x54>
 8007ebc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007ec0:	2f19      	cmp	r7, #25
 8007ec2:	d801      	bhi.n	8007ec8 <_strtol_l.constprop.0+0xb4>
 8007ec4:	3c37      	subs	r4, #55	@ 0x37
 8007ec6:	e7de      	b.n	8007e86 <_strtol_l.constprop.0+0x72>
 8007ec8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007ecc:	2f19      	cmp	r7, #25
 8007ece:	d804      	bhi.n	8007eda <_strtol_l.constprop.0+0xc6>
 8007ed0:	3c57      	subs	r4, #87	@ 0x57
 8007ed2:	e7d8      	b.n	8007e86 <_strtol_l.constprop.0+0x72>
 8007ed4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007ed8:	e7e1      	b.n	8007e9e <_strtol_l.constprop.0+0x8a>
 8007eda:	1c53      	adds	r3, r2, #1
 8007edc:	d108      	bne.n	8007ef0 <_strtol_l.constprop.0+0xdc>
 8007ede:	2322      	movs	r3, #34	@ 0x22
 8007ee0:	f8ce 3000 	str.w	r3, [lr]
 8007ee4:	4660      	mov	r0, ip
 8007ee6:	f1b8 0f00 	cmp.w	r8, #0
 8007eea:	d0a0      	beq.n	8007e2e <_strtol_l.constprop.0+0x1a>
 8007eec:	1e69      	subs	r1, r5, #1
 8007eee:	e006      	b.n	8007efe <_strtol_l.constprop.0+0xea>
 8007ef0:	b106      	cbz	r6, 8007ef4 <_strtol_l.constprop.0+0xe0>
 8007ef2:	4240      	negs	r0, r0
 8007ef4:	f1b8 0f00 	cmp.w	r8, #0
 8007ef8:	d099      	beq.n	8007e2e <_strtol_l.constprop.0+0x1a>
 8007efa:	2a00      	cmp	r2, #0
 8007efc:	d1f6      	bne.n	8007eec <_strtol_l.constprop.0+0xd8>
 8007efe:	f8c8 1000 	str.w	r1, [r8]
 8007f02:	e794      	b.n	8007e2e <_strtol_l.constprop.0+0x1a>
 8007f04:	0800c539 	.word	0x0800c539

08007f08 <_strtol_r>:
 8007f08:	f7ff bf84 	b.w	8007e14 <_strtol_l.constprop.0>

08007f0c <_fwalk_sglue>:
 8007f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f10:	4607      	mov	r7, r0
 8007f12:	4688      	mov	r8, r1
 8007f14:	4614      	mov	r4, r2
 8007f16:	2600      	movs	r6, #0
 8007f18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f1c:	f1b9 0901 	subs.w	r9, r9, #1
 8007f20:	d505      	bpl.n	8007f2e <_fwalk_sglue+0x22>
 8007f22:	6824      	ldr	r4, [r4, #0]
 8007f24:	2c00      	cmp	r4, #0
 8007f26:	d1f7      	bne.n	8007f18 <_fwalk_sglue+0xc>
 8007f28:	4630      	mov	r0, r6
 8007f2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f2e:	89ab      	ldrh	r3, [r5, #12]
 8007f30:	2b01      	cmp	r3, #1
 8007f32:	d907      	bls.n	8007f44 <_fwalk_sglue+0x38>
 8007f34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f38:	3301      	adds	r3, #1
 8007f3a:	d003      	beq.n	8007f44 <_fwalk_sglue+0x38>
 8007f3c:	4629      	mov	r1, r5
 8007f3e:	4638      	mov	r0, r7
 8007f40:	47c0      	blx	r8
 8007f42:	4306      	orrs	r6, r0
 8007f44:	3568      	adds	r5, #104	@ 0x68
 8007f46:	e7e9      	b.n	8007f1c <_fwalk_sglue+0x10>

08007f48 <_puts_r>:
 8007f48:	6a03      	ldr	r3, [r0, #32]
 8007f4a:	b570      	push	{r4, r5, r6, lr}
 8007f4c:	6884      	ldr	r4, [r0, #8]
 8007f4e:	4605      	mov	r5, r0
 8007f50:	460e      	mov	r6, r1
 8007f52:	b90b      	cbnz	r3, 8007f58 <_puts_r+0x10>
 8007f54:	f7ff f93c 	bl	80071d0 <__sinit>
 8007f58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f5a:	07db      	lsls	r3, r3, #31
 8007f5c:	d405      	bmi.n	8007f6a <_puts_r+0x22>
 8007f5e:	89a3      	ldrh	r3, [r4, #12]
 8007f60:	0598      	lsls	r0, r3, #22
 8007f62:	d402      	bmi.n	8007f6a <_puts_r+0x22>
 8007f64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f66:	f000 f8a6 	bl	80080b6 <__retarget_lock_acquire_recursive>
 8007f6a:	89a3      	ldrh	r3, [r4, #12]
 8007f6c:	0719      	lsls	r1, r3, #28
 8007f6e:	d502      	bpl.n	8007f76 <_puts_r+0x2e>
 8007f70:	6923      	ldr	r3, [r4, #16]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d135      	bne.n	8007fe2 <_puts_r+0x9a>
 8007f76:	4621      	mov	r1, r4
 8007f78:	4628      	mov	r0, r5
 8007f7a:	f002 fa03 	bl	800a384 <__swsetup_r>
 8007f7e:	b380      	cbz	r0, 8007fe2 <_puts_r+0x9a>
 8007f80:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007f84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f86:	07da      	lsls	r2, r3, #31
 8007f88:	d405      	bmi.n	8007f96 <_puts_r+0x4e>
 8007f8a:	89a3      	ldrh	r3, [r4, #12]
 8007f8c:	059b      	lsls	r3, r3, #22
 8007f8e:	d402      	bmi.n	8007f96 <_puts_r+0x4e>
 8007f90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f92:	f000 f891 	bl	80080b8 <__retarget_lock_release_recursive>
 8007f96:	4628      	mov	r0, r5
 8007f98:	bd70      	pop	{r4, r5, r6, pc}
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	da04      	bge.n	8007fa8 <_puts_r+0x60>
 8007f9e:	69a2      	ldr	r2, [r4, #24]
 8007fa0:	429a      	cmp	r2, r3
 8007fa2:	dc17      	bgt.n	8007fd4 <_puts_r+0x8c>
 8007fa4:	290a      	cmp	r1, #10
 8007fa6:	d015      	beq.n	8007fd4 <_puts_r+0x8c>
 8007fa8:	6823      	ldr	r3, [r4, #0]
 8007faa:	1c5a      	adds	r2, r3, #1
 8007fac:	6022      	str	r2, [r4, #0]
 8007fae:	7019      	strb	r1, [r3, #0]
 8007fb0:	68a3      	ldr	r3, [r4, #8]
 8007fb2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007fb6:	3b01      	subs	r3, #1
 8007fb8:	60a3      	str	r3, [r4, #8]
 8007fba:	2900      	cmp	r1, #0
 8007fbc:	d1ed      	bne.n	8007f9a <_puts_r+0x52>
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	da11      	bge.n	8007fe6 <_puts_r+0x9e>
 8007fc2:	4622      	mov	r2, r4
 8007fc4:	210a      	movs	r1, #10
 8007fc6:	4628      	mov	r0, r5
 8007fc8:	f002 f99d 	bl	800a306 <__swbuf_r>
 8007fcc:	3001      	adds	r0, #1
 8007fce:	d0d7      	beq.n	8007f80 <_puts_r+0x38>
 8007fd0:	250a      	movs	r5, #10
 8007fd2:	e7d7      	b.n	8007f84 <_puts_r+0x3c>
 8007fd4:	4622      	mov	r2, r4
 8007fd6:	4628      	mov	r0, r5
 8007fd8:	f002 f995 	bl	800a306 <__swbuf_r>
 8007fdc:	3001      	adds	r0, #1
 8007fde:	d1e7      	bne.n	8007fb0 <_puts_r+0x68>
 8007fe0:	e7ce      	b.n	8007f80 <_puts_r+0x38>
 8007fe2:	3e01      	subs	r6, #1
 8007fe4:	e7e4      	b.n	8007fb0 <_puts_r+0x68>
 8007fe6:	6823      	ldr	r3, [r4, #0]
 8007fe8:	1c5a      	adds	r2, r3, #1
 8007fea:	6022      	str	r2, [r4, #0]
 8007fec:	220a      	movs	r2, #10
 8007fee:	701a      	strb	r2, [r3, #0]
 8007ff0:	e7ee      	b.n	8007fd0 <_puts_r+0x88>
	...

08007ff4 <puts>:
 8007ff4:	4b02      	ldr	r3, [pc, #8]	@ (8008000 <puts+0xc>)
 8007ff6:	4601      	mov	r1, r0
 8007ff8:	6818      	ldr	r0, [r3, #0]
 8007ffa:	f7ff bfa5 	b.w	8007f48 <_puts_r>
 8007ffe:	bf00      	nop
 8008000:	20000188 	.word	0x20000188

08008004 <strncmp>:
 8008004:	b510      	push	{r4, lr}
 8008006:	b16a      	cbz	r2, 8008024 <strncmp+0x20>
 8008008:	3901      	subs	r1, #1
 800800a:	1884      	adds	r4, r0, r2
 800800c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008010:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008014:	429a      	cmp	r2, r3
 8008016:	d103      	bne.n	8008020 <strncmp+0x1c>
 8008018:	42a0      	cmp	r0, r4
 800801a:	d001      	beq.n	8008020 <strncmp+0x1c>
 800801c:	2a00      	cmp	r2, #0
 800801e:	d1f5      	bne.n	800800c <strncmp+0x8>
 8008020:	1ad0      	subs	r0, r2, r3
 8008022:	bd10      	pop	{r4, pc}
 8008024:	4610      	mov	r0, r2
 8008026:	e7fc      	b.n	8008022 <strncmp+0x1e>

08008028 <memset>:
 8008028:	4402      	add	r2, r0
 800802a:	4603      	mov	r3, r0
 800802c:	4293      	cmp	r3, r2
 800802e:	d100      	bne.n	8008032 <memset+0xa>
 8008030:	4770      	bx	lr
 8008032:	f803 1b01 	strb.w	r1, [r3], #1
 8008036:	e7f9      	b.n	800802c <memset+0x4>

08008038 <_localeconv_r>:
 8008038:	4800      	ldr	r0, [pc, #0]	@ (800803c <_localeconv_r+0x4>)
 800803a:	4770      	bx	lr
 800803c:	2000010c 	.word	0x2000010c

08008040 <_sbrk_r>:
 8008040:	b538      	push	{r3, r4, r5, lr}
 8008042:	4d06      	ldr	r5, [pc, #24]	@ (800805c <_sbrk_r+0x1c>)
 8008044:	2300      	movs	r3, #0
 8008046:	4604      	mov	r4, r0
 8008048:	4608      	mov	r0, r1
 800804a:	602b      	str	r3, [r5, #0]
 800804c:	f7fb fc3c 	bl	80038c8 <_sbrk>
 8008050:	1c43      	adds	r3, r0, #1
 8008052:	d102      	bne.n	800805a <_sbrk_r+0x1a>
 8008054:	682b      	ldr	r3, [r5, #0]
 8008056:	b103      	cbz	r3, 800805a <_sbrk_r+0x1a>
 8008058:	6023      	str	r3, [r4, #0]
 800805a:	bd38      	pop	{r3, r4, r5, pc}
 800805c:	20001890 	.word	0x20001890

08008060 <__errno>:
 8008060:	4b01      	ldr	r3, [pc, #4]	@ (8008068 <__errno+0x8>)
 8008062:	6818      	ldr	r0, [r3, #0]
 8008064:	4770      	bx	lr
 8008066:	bf00      	nop
 8008068:	20000188 	.word	0x20000188

0800806c <__libc_init_array>:
 800806c:	b570      	push	{r4, r5, r6, lr}
 800806e:	4d0d      	ldr	r5, [pc, #52]	@ (80080a4 <__libc_init_array+0x38>)
 8008070:	4c0d      	ldr	r4, [pc, #52]	@ (80080a8 <__libc_init_array+0x3c>)
 8008072:	1b64      	subs	r4, r4, r5
 8008074:	10a4      	asrs	r4, r4, #2
 8008076:	2600      	movs	r6, #0
 8008078:	42a6      	cmp	r6, r4
 800807a:	d109      	bne.n	8008090 <__libc_init_array+0x24>
 800807c:	4d0b      	ldr	r5, [pc, #44]	@ (80080ac <__libc_init_array+0x40>)
 800807e:	4c0c      	ldr	r4, [pc, #48]	@ (80080b0 <__libc_init_array+0x44>)
 8008080:	f002 fca0 	bl	800a9c4 <_init>
 8008084:	1b64      	subs	r4, r4, r5
 8008086:	10a4      	asrs	r4, r4, #2
 8008088:	2600      	movs	r6, #0
 800808a:	42a6      	cmp	r6, r4
 800808c:	d105      	bne.n	800809a <__libc_init_array+0x2e>
 800808e:	bd70      	pop	{r4, r5, r6, pc}
 8008090:	f855 3b04 	ldr.w	r3, [r5], #4
 8008094:	4798      	blx	r3
 8008096:	3601      	adds	r6, #1
 8008098:	e7ee      	b.n	8008078 <__libc_init_array+0xc>
 800809a:	f855 3b04 	ldr.w	r3, [r5], #4
 800809e:	4798      	blx	r3
 80080a0:	3601      	adds	r6, #1
 80080a2:	e7f2      	b.n	800808a <__libc_init_array+0x1e>
 80080a4:	0800c8d4 	.word	0x0800c8d4
 80080a8:	0800c8d4 	.word	0x0800c8d4
 80080ac:	0800c8d4 	.word	0x0800c8d4
 80080b0:	0800c8d8 	.word	0x0800c8d8

080080b4 <__retarget_lock_init_recursive>:
 80080b4:	4770      	bx	lr

080080b6 <__retarget_lock_acquire_recursive>:
 80080b6:	4770      	bx	lr

080080b8 <__retarget_lock_release_recursive>:
 80080b8:	4770      	bx	lr

080080ba <memcpy>:
 80080ba:	440a      	add	r2, r1
 80080bc:	4291      	cmp	r1, r2
 80080be:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80080c2:	d100      	bne.n	80080c6 <memcpy+0xc>
 80080c4:	4770      	bx	lr
 80080c6:	b510      	push	{r4, lr}
 80080c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080d0:	4291      	cmp	r1, r2
 80080d2:	d1f9      	bne.n	80080c8 <memcpy+0xe>
 80080d4:	bd10      	pop	{r4, pc}
	...

080080d8 <nan>:
 80080d8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80080e0 <nan+0x8>
 80080dc:	4770      	bx	lr
 80080de:	bf00      	nop
 80080e0:	00000000 	.word	0x00000000
 80080e4:	7ff80000 	.word	0x7ff80000

080080e8 <nanf>:
 80080e8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80080f0 <nanf+0x8>
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop
 80080f0:	7fc00000 	.word	0x7fc00000

080080f4 <quorem>:
 80080f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080f8:	6903      	ldr	r3, [r0, #16]
 80080fa:	690c      	ldr	r4, [r1, #16]
 80080fc:	42a3      	cmp	r3, r4
 80080fe:	4607      	mov	r7, r0
 8008100:	db7e      	blt.n	8008200 <quorem+0x10c>
 8008102:	3c01      	subs	r4, #1
 8008104:	f101 0814 	add.w	r8, r1, #20
 8008108:	00a3      	lsls	r3, r4, #2
 800810a:	f100 0514 	add.w	r5, r0, #20
 800810e:	9300      	str	r3, [sp, #0]
 8008110:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008114:	9301      	str	r3, [sp, #4]
 8008116:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800811a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800811e:	3301      	adds	r3, #1
 8008120:	429a      	cmp	r2, r3
 8008122:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008126:	fbb2 f6f3 	udiv	r6, r2, r3
 800812a:	d32e      	bcc.n	800818a <quorem+0x96>
 800812c:	f04f 0a00 	mov.w	sl, #0
 8008130:	46c4      	mov	ip, r8
 8008132:	46ae      	mov	lr, r5
 8008134:	46d3      	mov	fp, sl
 8008136:	f85c 3b04 	ldr.w	r3, [ip], #4
 800813a:	b298      	uxth	r0, r3
 800813c:	fb06 a000 	mla	r0, r6, r0, sl
 8008140:	0c02      	lsrs	r2, r0, #16
 8008142:	0c1b      	lsrs	r3, r3, #16
 8008144:	fb06 2303 	mla	r3, r6, r3, r2
 8008148:	f8de 2000 	ldr.w	r2, [lr]
 800814c:	b280      	uxth	r0, r0
 800814e:	b292      	uxth	r2, r2
 8008150:	1a12      	subs	r2, r2, r0
 8008152:	445a      	add	r2, fp
 8008154:	f8de 0000 	ldr.w	r0, [lr]
 8008158:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800815c:	b29b      	uxth	r3, r3
 800815e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008162:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008166:	b292      	uxth	r2, r2
 8008168:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800816c:	45e1      	cmp	r9, ip
 800816e:	f84e 2b04 	str.w	r2, [lr], #4
 8008172:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008176:	d2de      	bcs.n	8008136 <quorem+0x42>
 8008178:	9b00      	ldr	r3, [sp, #0]
 800817a:	58eb      	ldr	r3, [r5, r3]
 800817c:	b92b      	cbnz	r3, 800818a <quorem+0x96>
 800817e:	9b01      	ldr	r3, [sp, #4]
 8008180:	3b04      	subs	r3, #4
 8008182:	429d      	cmp	r5, r3
 8008184:	461a      	mov	r2, r3
 8008186:	d32f      	bcc.n	80081e8 <quorem+0xf4>
 8008188:	613c      	str	r4, [r7, #16]
 800818a:	4638      	mov	r0, r7
 800818c:	f001 fe5c 	bl	8009e48 <__mcmp>
 8008190:	2800      	cmp	r0, #0
 8008192:	db25      	blt.n	80081e0 <quorem+0xec>
 8008194:	4629      	mov	r1, r5
 8008196:	2000      	movs	r0, #0
 8008198:	f858 2b04 	ldr.w	r2, [r8], #4
 800819c:	f8d1 c000 	ldr.w	ip, [r1]
 80081a0:	fa1f fe82 	uxth.w	lr, r2
 80081a4:	fa1f f38c 	uxth.w	r3, ip
 80081a8:	eba3 030e 	sub.w	r3, r3, lr
 80081ac:	4403      	add	r3, r0
 80081ae:	0c12      	lsrs	r2, r2, #16
 80081b0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80081b4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80081b8:	b29b      	uxth	r3, r3
 80081ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081be:	45c1      	cmp	r9, r8
 80081c0:	f841 3b04 	str.w	r3, [r1], #4
 80081c4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80081c8:	d2e6      	bcs.n	8008198 <quorem+0xa4>
 80081ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80081ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081d2:	b922      	cbnz	r2, 80081de <quorem+0xea>
 80081d4:	3b04      	subs	r3, #4
 80081d6:	429d      	cmp	r5, r3
 80081d8:	461a      	mov	r2, r3
 80081da:	d30b      	bcc.n	80081f4 <quorem+0x100>
 80081dc:	613c      	str	r4, [r7, #16]
 80081de:	3601      	adds	r6, #1
 80081e0:	4630      	mov	r0, r6
 80081e2:	b003      	add	sp, #12
 80081e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081e8:	6812      	ldr	r2, [r2, #0]
 80081ea:	3b04      	subs	r3, #4
 80081ec:	2a00      	cmp	r2, #0
 80081ee:	d1cb      	bne.n	8008188 <quorem+0x94>
 80081f0:	3c01      	subs	r4, #1
 80081f2:	e7c6      	b.n	8008182 <quorem+0x8e>
 80081f4:	6812      	ldr	r2, [r2, #0]
 80081f6:	3b04      	subs	r3, #4
 80081f8:	2a00      	cmp	r2, #0
 80081fa:	d1ef      	bne.n	80081dc <quorem+0xe8>
 80081fc:	3c01      	subs	r4, #1
 80081fe:	e7ea      	b.n	80081d6 <quorem+0xe2>
 8008200:	2000      	movs	r0, #0
 8008202:	e7ee      	b.n	80081e2 <quorem+0xee>
 8008204:	0000      	movs	r0, r0
	...

08008208 <_dtoa_r>:
 8008208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800820c:	69c7      	ldr	r7, [r0, #28]
 800820e:	b099      	sub	sp, #100	@ 0x64
 8008210:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008214:	ec55 4b10 	vmov	r4, r5, d0
 8008218:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800821a:	9109      	str	r1, [sp, #36]	@ 0x24
 800821c:	4683      	mov	fp, r0
 800821e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008220:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008222:	b97f      	cbnz	r7, 8008244 <_dtoa_r+0x3c>
 8008224:	2010      	movs	r0, #16
 8008226:	f7fe fac7 	bl	80067b8 <malloc>
 800822a:	4602      	mov	r2, r0
 800822c:	f8cb 001c 	str.w	r0, [fp, #28]
 8008230:	b920      	cbnz	r0, 800823c <_dtoa_r+0x34>
 8008232:	4ba7      	ldr	r3, [pc, #668]	@ (80084d0 <_dtoa_r+0x2c8>)
 8008234:	21ef      	movs	r1, #239	@ 0xef
 8008236:	48a7      	ldr	r0, [pc, #668]	@ (80084d4 <_dtoa_r+0x2cc>)
 8008238:	f002 f9ec 	bl	800a614 <__assert_func>
 800823c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008240:	6007      	str	r7, [r0, #0]
 8008242:	60c7      	str	r7, [r0, #12]
 8008244:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008248:	6819      	ldr	r1, [r3, #0]
 800824a:	b159      	cbz	r1, 8008264 <_dtoa_r+0x5c>
 800824c:	685a      	ldr	r2, [r3, #4]
 800824e:	604a      	str	r2, [r1, #4]
 8008250:	2301      	movs	r3, #1
 8008252:	4093      	lsls	r3, r2
 8008254:	608b      	str	r3, [r1, #8]
 8008256:	4658      	mov	r0, fp
 8008258:	f001 fb72 	bl	8009940 <_Bfree>
 800825c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008260:	2200      	movs	r2, #0
 8008262:	601a      	str	r2, [r3, #0]
 8008264:	1e2b      	subs	r3, r5, #0
 8008266:	bfb9      	ittee	lt
 8008268:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800826c:	9303      	strlt	r3, [sp, #12]
 800826e:	2300      	movge	r3, #0
 8008270:	6033      	strge	r3, [r6, #0]
 8008272:	9f03      	ldr	r7, [sp, #12]
 8008274:	4b98      	ldr	r3, [pc, #608]	@ (80084d8 <_dtoa_r+0x2d0>)
 8008276:	bfbc      	itt	lt
 8008278:	2201      	movlt	r2, #1
 800827a:	6032      	strlt	r2, [r6, #0]
 800827c:	43bb      	bics	r3, r7
 800827e:	d112      	bne.n	80082a6 <_dtoa_r+0x9e>
 8008280:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008282:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008286:	6013      	str	r3, [r2, #0]
 8008288:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800828c:	4323      	orrs	r3, r4
 800828e:	f000 854d 	beq.w	8008d2c <_dtoa_r+0xb24>
 8008292:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008294:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80084ec <_dtoa_r+0x2e4>
 8008298:	2b00      	cmp	r3, #0
 800829a:	f000 854f 	beq.w	8008d3c <_dtoa_r+0xb34>
 800829e:	f10a 0303 	add.w	r3, sl, #3
 80082a2:	f000 bd49 	b.w	8008d38 <_dtoa_r+0xb30>
 80082a6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80082aa:	2200      	movs	r2, #0
 80082ac:	ec51 0b17 	vmov	r0, r1, d7
 80082b0:	2300      	movs	r3, #0
 80082b2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80082b6:	f7f8 fc2f 	bl	8000b18 <__aeabi_dcmpeq>
 80082ba:	4680      	mov	r8, r0
 80082bc:	b158      	cbz	r0, 80082d6 <_dtoa_r+0xce>
 80082be:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80082c0:	2301      	movs	r3, #1
 80082c2:	6013      	str	r3, [r2, #0]
 80082c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80082c6:	b113      	cbz	r3, 80082ce <_dtoa_r+0xc6>
 80082c8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80082ca:	4b84      	ldr	r3, [pc, #528]	@ (80084dc <_dtoa_r+0x2d4>)
 80082cc:	6013      	str	r3, [r2, #0]
 80082ce:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80084f0 <_dtoa_r+0x2e8>
 80082d2:	f000 bd33 	b.w	8008d3c <_dtoa_r+0xb34>
 80082d6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80082da:	aa16      	add	r2, sp, #88	@ 0x58
 80082dc:	a917      	add	r1, sp, #92	@ 0x5c
 80082de:	4658      	mov	r0, fp
 80082e0:	f001 fed2 	bl	800a088 <__d2b>
 80082e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80082e8:	4681      	mov	r9, r0
 80082ea:	2e00      	cmp	r6, #0
 80082ec:	d077      	beq.n	80083de <_dtoa_r+0x1d6>
 80082ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082f0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80082f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80082fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008300:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008304:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008308:	4619      	mov	r1, r3
 800830a:	2200      	movs	r2, #0
 800830c:	4b74      	ldr	r3, [pc, #464]	@ (80084e0 <_dtoa_r+0x2d8>)
 800830e:	f7f7 ffe3 	bl	80002d8 <__aeabi_dsub>
 8008312:	a369      	add	r3, pc, #420	@ (adr r3, 80084b8 <_dtoa_r+0x2b0>)
 8008314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008318:	f7f8 f996 	bl	8000648 <__aeabi_dmul>
 800831c:	a368      	add	r3, pc, #416	@ (adr r3, 80084c0 <_dtoa_r+0x2b8>)
 800831e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008322:	f7f7 ffdb 	bl	80002dc <__adddf3>
 8008326:	4604      	mov	r4, r0
 8008328:	4630      	mov	r0, r6
 800832a:	460d      	mov	r5, r1
 800832c:	f7f8 f922 	bl	8000574 <__aeabi_i2d>
 8008330:	a365      	add	r3, pc, #404	@ (adr r3, 80084c8 <_dtoa_r+0x2c0>)
 8008332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008336:	f7f8 f987 	bl	8000648 <__aeabi_dmul>
 800833a:	4602      	mov	r2, r0
 800833c:	460b      	mov	r3, r1
 800833e:	4620      	mov	r0, r4
 8008340:	4629      	mov	r1, r5
 8008342:	f7f7 ffcb 	bl	80002dc <__adddf3>
 8008346:	4604      	mov	r4, r0
 8008348:	460d      	mov	r5, r1
 800834a:	f7f8 fc2d 	bl	8000ba8 <__aeabi_d2iz>
 800834e:	2200      	movs	r2, #0
 8008350:	4607      	mov	r7, r0
 8008352:	2300      	movs	r3, #0
 8008354:	4620      	mov	r0, r4
 8008356:	4629      	mov	r1, r5
 8008358:	f7f8 fbe8 	bl	8000b2c <__aeabi_dcmplt>
 800835c:	b140      	cbz	r0, 8008370 <_dtoa_r+0x168>
 800835e:	4638      	mov	r0, r7
 8008360:	f7f8 f908 	bl	8000574 <__aeabi_i2d>
 8008364:	4622      	mov	r2, r4
 8008366:	462b      	mov	r3, r5
 8008368:	f7f8 fbd6 	bl	8000b18 <__aeabi_dcmpeq>
 800836c:	b900      	cbnz	r0, 8008370 <_dtoa_r+0x168>
 800836e:	3f01      	subs	r7, #1
 8008370:	2f16      	cmp	r7, #22
 8008372:	d851      	bhi.n	8008418 <_dtoa_r+0x210>
 8008374:	4b5b      	ldr	r3, [pc, #364]	@ (80084e4 <_dtoa_r+0x2dc>)
 8008376:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800837a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800837e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008382:	f7f8 fbd3 	bl	8000b2c <__aeabi_dcmplt>
 8008386:	2800      	cmp	r0, #0
 8008388:	d048      	beq.n	800841c <_dtoa_r+0x214>
 800838a:	3f01      	subs	r7, #1
 800838c:	2300      	movs	r3, #0
 800838e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008390:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008392:	1b9b      	subs	r3, r3, r6
 8008394:	1e5a      	subs	r2, r3, #1
 8008396:	bf44      	itt	mi
 8008398:	f1c3 0801 	rsbmi	r8, r3, #1
 800839c:	2300      	movmi	r3, #0
 800839e:	9208      	str	r2, [sp, #32]
 80083a0:	bf54      	ite	pl
 80083a2:	f04f 0800 	movpl.w	r8, #0
 80083a6:	9308      	strmi	r3, [sp, #32]
 80083a8:	2f00      	cmp	r7, #0
 80083aa:	db39      	blt.n	8008420 <_dtoa_r+0x218>
 80083ac:	9b08      	ldr	r3, [sp, #32]
 80083ae:	970f      	str	r7, [sp, #60]	@ 0x3c
 80083b0:	443b      	add	r3, r7
 80083b2:	9308      	str	r3, [sp, #32]
 80083b4:	2300      	movs	r3, #0
 80083b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80083b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083ba:	2b09      	cmp	r3, #9
 80083bc:	d864      	bhi.n	8008488 <_dtoa_r+0x280>
 80083be:	2b05      	cmp	r3, #5
 80083c0:	bfc4      	itt	gt
 80083c2:	3b04      	subgt	r3, #4
 80083c4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80083c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083c8:	f1a3 0302 	sub.w	r3, r3, #2
 80083cc:	bfcc      	ite	gt
 80083ce:	2400      	movgt	r4, #0
 80083d0:	2401      	movle	r4, #1
 80083d2:	2b03      	cmp	r3, #3
 80083d4:	d863      	bhi.n	800849e <_dtoa_r+0x296>
 80083d6:	e8df f003 	tbb	[pc, r3]
 80083da:	372a      	.short	0x372a
 80083dc:	5535      	.short	0x5535
 80083de:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80083e2:	441e      	add	r6, r3
 80083e4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80083e8:	2b20      	cmp	r3, #32
 80083ea:	bfc1      	itttt	gt
 80083ec:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80083f0:	409f      	lslgt	r7, r3
 80083f2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80083f6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80083fa:	bfd6      	itet	le
 80083fc:	f1c3 0320 	rsble	r3, r3, #32
 8008400:	ea47 0003 	orrgt.w	r0, r7, r3
 8008404:	fa04 f003 	lslle.w	r0, r4, r3
 8008408:	f7f8 f8a4 	bl	8000554 <__aeabi_ui2d>
 800840c:	2201      	movs	r2, #1
 800840e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008412:	3e01      	subs	r6, #1
 8008414:	9214      	str	r2, [sp, #80]	@ 0x50
 8008416:	e777      	b.n	8008308 <_dtoa_r+0x100>
 8008418:	2301      	movs	r3, #1
 800841a:	e7b8      	b.n	800838e <_dtoa_r+0x186>
 800841c:	9012      	str	r0, [sp, #72]	@ 0x48
 800841e:	e7b7      	b.n	8008390 <_dtoa_r+0x188>
 8008420:	427b      	negs	r3, r7
 8008422:	930a      	str	r3, [sp, #40]	@ 0x28
 8008424:	2300      	movs	r3, #0
 8008426:	eba8 0807 	sub.w	r8, r8, r7
 800842a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800842c:	e7c4      	b.n	80083b8 <_dtoa_r+0x1b0>
 800842e:	2300      	movs	r3, #0
 8008430:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008432:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008434:	2b00      	cmp	r3, #0
 8008436:	dc35      	bgt.n	80084a4 <_dtoa_r+0x29c>
 8008438:	2301      	movs	r3, #1
 800843a:	9300      	str	r3, [sp, #0]
 800843c:	9307      	str	r3, [sp, #28]
 800843e:	461a      	mov	r2, r3
 8008440:	920e      	str	r2, [sp, #56]	@ 0x38
 8008442:	e00b      	b.n	800845c <_dtoa_r+0x254>
 8008444:	2301      	movs	r3, #1
 8008446:	e7f3      	b.n	8008430 <_dtoa_r+0x228>
 8008448:	2300      	movs	r3, #0
 800844a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800844c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800844e:	18fb      	adds	r3, r7, r3
 8008450:	9300      	str	r3, [sp, #0]
 8008452:	3301      	adds	r3, #1
 8008454:	2b01      	cmp	r3, #1
 8008456:	9307      	str	r3, [sp, #28]
 8008458:	bfb8      	it	lt
 800845a:	2301      	movlt	r3, #1
 800845c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008460:	2100      	movs	r1, #0
 8008462:	2204      	movs	r2, #4
 8008464:	f102 0514 	add.w	r5, r2, #20
 8008468:	429d      	cmp	r5, r3
 800846a:	d91f      	bls.n	80084ac <_dtoa_r+0x2a4>
 800846c:	6041      	str	r1, [r0, #4]
 800846e:	4658      	mov	r0, fp
 8008470:	f001 fa26 	bl	80098c0 <_Balloc>
 8008474:	4682      	mov	sl, r0
 8008476:	2800      	cmp	r0, #0
 8008478:	d13c      	bne.n	80084f4 <_dtoa_r+0x2ec>
 800847a:	4b1b      	ldr	r3, [pc, #108]	@ (80084e8 <_dtoa_r+0x2e0>)
 800847c:	4602      	mov	r2, r0
 800847e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008482:	e6d8      	b.n	8008236 <_dtoa_r+0x2e>
 8008484:	2301      	movs	r3, #1
 8008486:	e7e0      	b.n	800844a <_dtoa_r+0x242>
 8008488:	2401      	movs	r4, #1
 800848a:	2300      	movs	r3, #0
 800848c:	9309      	str	r3, [sp, #36]	@ 0x24
 800848e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008490:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008494:	9300      	str	r3, [sp, #0]
 8008496:	9307      	str	r3, [sp, #28]
 8008498:	2200      	movs	r2, #0
 800849a:	2312      	movs	r3, #18
 800849c:	e7d0      	b.n	8008440 <_dtoa_r+0x238>
 800849e:	2301      	movs	r3, #1
 80084a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80084a2:	e7f5      	b.n	8008490 <_dtoa_r+0x288>
 80084a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084a6:	9300      	str	r3, [sp, #0]
 80084a8:	9307      	str	r3, [sp, #28]
 80084aa:	e7d7      	b.n	800845c <_dtoa_r+0x254>
 80084ac:	3101      	adds	r1, #1
 80084ae:	0052      	lsls	r2, r2, #1
 80084b0:	e7d8      	b.n	8008464 <_dtoa_r+0x25c>
 80084b2:	bf00      	nop
 80084b4:	f3af 8000 	nop.w
 80084b8:	636f4361 	.word	0x636f4361
 80084bc:	3fd287a7 	.word	0x3fd287a7
 80084c0:	8b60c8b3 	.word	0x8b60c8b3
 80084c4:	3fc68a28 	.word	0x3fc68a28
 80084c8:	509f79fb 	.word	0x509f79fb
 80084cc:	3fd34413 	.word	0x3fd34413
 80084d0:	0800c646 	.word	0x0800c646
 80084d4:	0800c65d 	.word	0x0800c65d
 80084d8:	7ff00000 	.word	0x7ff00000
 80084dc:	0800c4b5 	.word	0x0800c4b5
 80084e0:	3ff80000 	.word	0x3ff80000
 80084e4:	0800c7c8 	.word	0x0800c7c8
 80084e8:	0800c6b5 	.word	0x0800c6b5
 80084ec:	0800c642 	.word	0x0800c642
 80084f0:	0800c4b4 	.word	0x0800c4b4
 80084f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80084f8:	6018      	str	r0, [r3, #0]
 80084fa:	9b07      	ldr	r3, [sp, #28]
 80084fc:	2b0e      	cmp	r3, #14
 80084fe:	f200 80a4 	bhi.w	800864a <_dtoa_r+0x442>
 8008502:	2c00      	cmp	r4, #0
 8008504:	f000 80a1 	beq.w	800864a <_dtoa_r+0x442>
 8008508:	2f00      	cmp	r7, #0
 800850a:	dd33      	ble.n	8008574 <_dtoa_r+0x36c>
 800850c:	4bad      	ldr	r3, [pc, #692]	@ (80087c4 <_dtoa_r+0x5bc>)
 800850e:	f007 020f 	and.w	r2, r7, #15
 8008512:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008516:	ed93 7b00 	vldr	d7, [r3]
 800851a:	05f8      	lsls	r0, r7, #23
 800851c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008520:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008524:	d516      	bpl.n	8008554 <_dtoa_r+0x34c>
 8008526:	4ba8      	ldr	r3, [pc, #672]	@ (80087c8 <_dtoa_r+0x5c0>)
 8008528:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800852c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008530:	f7f8 f9b4 	bl	800089c <__aeabi_ddiv>
 8008534:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008538:	f004 040f 	and.w	r4, r4, #15
 800853c:	2603      	movs	r6, #3
 800853e:	4da2      	ldr	r5, [pc, #648]	@ (80087c8 <_dtoa_r+0x5c0>)
 8008540:	b954      	cbnz	r4, 8008558 <_dtoa_r+0x350>
 8008542:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008546:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800854a:	f7f8 f9a7 	bl	800089c <__aeabi_ddiv>
 800854e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008552:	e028      	b.n	80085a6 <_dtoa_r+0x39e>
 8008554:	2602      	movs	r6, #2
 8008556:	e7f2      	b.n	800853e <_dtoa_r+0x336>
 8008558:	07e1      	lsls	r1, r4, #31
 800855a:	d508      	bpl.n	800856e <_dtoa_r+0x366>
 800855c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008560:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008564:	f7f8 f870 	bl	8000648 <__aeabi_dmul>
 8008568:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800856c:	3601      	adds	r6, #1
 800856e:	1064      	asrs	r4, r4, #1
 8008570:	3508      	adds	r5, #8
 8008572:	e7e5      	b.n	8008540 <_dtoa_r+0x338>
 8008574:	f000 80d2 	beq.w	800871c <_dtoa_r+0x514>
 8008578:	427c      	negs	r4, r7
 800857a:	4b92      	ldr	r3, [pc, #584]	@ (80087c4 <_dtoa_r+0x5bc>)
 800857c:	4d92      	ldr	r5, [pc, #584]	@ (80087c8 <_dtoa_r+0x5c0>)
 800857e:	f004 020f 	and.w	r2, r4, #15
 8008582:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800858a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800858e:	f7f8 f85b 	bl	8000648 <__aeabi_dmul>
 8008592:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008596:	1124      	asrs	r4, r4, #4
 8008598:	2300      	movs	r3, #0
 800859a:	2602      	movs	r6, #2
 800859c:	2c00      	cmp	r4, #0
 800859e:	f040 80b2 	bne.w	8008706 <_dtoa_r+0x4fe>
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d1d3      	bne.n	800854e <_dtoa_r+0x346>
 80085a6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80085a8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	f000 80b7 	beq.w	8008720 <_dtoa_r+0x518>
 80085b2:	4b86      	ldr	r3, [pc, #536]	@ (80087cc <_dtoa_r+0x5c4>)
 80085b4:	2200      	movs	r2, #0
 80085b6:	4620      	mov	r0, r4
 80085b8:	4629      	mov	r1, r5
 80085ba:	f7f8 fab7 	bl	8000b2c <__aeabi_dcmplt>
 80085be:	2800      	cmp	r0, #0
 80085c0:	f000 80ae 	beq.w	8008720 <_dtoa_r+0x518>
 80085c4:	9b07      	ldr	r3, [sp, #28]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	f000 80aa 	beq.w	8008720 <_dtoa_r+0x518>
 80085cc:	9b00      	ldr	r3, [sp, #0]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	dd37      	ble.n	8008642 <_dtoa_r+0x43a>
 80085d2:	1e7b      	subs	r3, r7, #1
 80085d4:	9304      	str	r3, [sp, #16]
 80085d6:	4620      	mov	r0, r4
 80085d8:	4b7d      	ldr	r3, [pc, #500]	@ (80087d0 <_dtoa_r+0x5c8>)
 80085da:	2200      	movs	r2, #0
 80085dc:	4629      	mov	r1, r5
 80085de:	f7f8 f833 	bl	8000648 <__aeabi_dmul>
 80085e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085e6:	9c00      	ldr	r4, [sp, #0]
 80085e8:	3601      	adds	r6, #1
 80085ea:	4630      	mov	r0, r6
 80085ec:	f7f7 ffc2 	bl	8000574 <__aeabi_i2d>
 80085f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80085f4:	f7f8 f828 	bl	8000648 <__aeabi_dmul>
 80085f8:	4b76      	ldr	r3, [pc, #472]	@ (80087d4 <_dtoa_r+0x5cc>)
 80085fa:	2200      	movs	r2, #0
 80085fc:	f7f7 fe6e 	bl	80002dc <__adddf3>
 8008600:	4605      	mov	r5, r0
 8008602:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008606:	2c00      	cmp	r4, #0
 8008608:	f040 808d 	bne.w	8008726 <_dtoa_r+0x51e>
 800860c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008610:	4b71      	ldr	r3, [pc, #452]	@ (80087d8 <_dtoa_r+0x5d0>)
 8008612:	2200      	movs	r2, #0
 8008614:	f7f7 fe60 	bl	80002d8 <__aeabi_dsub>
 8008618:	4602      	mov	r2, r0
 800861a:	460b      	mov	r3, r1
 800861c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008620:	462a      	mov	r2, r5
 8008622:	4633      	mov	r3, r6
 8008624:	f7f8 faa0 	bl	8000b68 <__aeabi_dcmpgt>
 8008628:	2800      	cmp	r0, #0
 800862a:	f040 828b 	bne.w	8008b44 <_dtoa_r+0x93c>
 800862e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008632:	462a      	mov	r2, r5
 8008634:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008638:	f7f8 fa78 	bl	8000b2c <__aeabi_dcmplt>
 800863c:	2800      	cmp	r0, #0
 800863e:	f040 8128 	bne.w	8008892 <_dtoa_r+0x68a>
 8008642:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008646:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800864a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800864c:	2b00      	cmp	r3, #0
 800864e:	f2c0 815a 	blt.w	8008906 <_dtoa_r+0x6fe>
 8008652:	2f0e      	cmp	r7, #14
 8008654:	f300 8157 	bgt.w	8008906 <_dtoa_r+0x6fe>
 8008658:	4b5a      	ldr	r3, [pc, #360]	@ (80087c4 <_dtoa_r+0x5bc>)
 800865a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800865e:	ed93 7b00 	vldr	d7, [r3]
 8008662:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008664:	2b00      	cmp	r3, #0
 8008666:	ed8d 7b00 	vstr	d7, [sp]
 800866a:	da03      	bge.n	8008674 <_dtoa_r+0x46c>
 800866c:	9b07      	ldr	r3, [sp, #28]
 800866e:	2b00      	cmp	r3, #0
 8008670:	f340 8101 	ble.w	8008876 <_dtoa_r+0x66e>
 8008674:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008678:	4656      	mov	r6, sl
 800867a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800867e:	4620      	mov	r0, r4
 8008680:	4629      	mov	r1, r5
 8008682:	f7f8 f90b 	bl	800089c <__aeabi_ddiv>
 8008686:	f7f8 fa8f 	bl	8000ba8 <__aeabi_d2iz>
 800868a:	4680      	mov	r8, r0
 800868c:	f7f7 ff72 	bl	8000574 <__aeabi_i2d>
 8008690:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008694:	f7f7 ffd8 	bl	8000648 <__aeabi_dmul>
 8008698:	4602      	mov	r2, r0
 800869a:	460b      	mov	r3, r1
 800869c:	4620      	mov	r0, r4
 800869e:	4629      	mov	r1, r5
 80086a0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80086a4:	f7f7 fe18 	bl	80002d8 <__aeabi_dsub>
 80086a8:	f806 4b01 	strb.w	r4, [r6], #1
 80086ac:	9d07      	ldr	r5, [sp, #28]
 80086ae:	eba6 040a 	sub.w	r4, r6, sl
 80086b2:	42a5      	cmp	r5, r4
 80086b4:	4602      	mov	r2, r0
 80086b6:	460b      	mov	r3, r1
 80086b8:	f040 8117 	bne.w	80088ea <_dtoa_r+0x6e2>
 80086bc:	f7f7 fe0e 	bl	80002dc <__adddf3>
 80086c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086c4:	4604      	mov	r4, r0
 80086c6:	460d      	mov	r5, r1
 80086c8:	f7f8 fa4e 	bl	8000b68 <__aeabi_dcmpgt>
 80086cc:	2800      	cmp	r0, #0
 80086ce:	f040 80f9 	bne.w	80088c4 <_dtoa_r+0x6bc>
 80086d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086d6:	4620      	mov	r0, r4
 80086d8:	4629      	mov	r1, r5
 80086da:	f7f8 fa1d 	bl	8000b18 <__aeabi_dcmpeq>
 80086de:	b118      	cbz	r0, 80086e8 <_dtoa_r+0x4e0>
 80086e0:	f018 0f01 	tst.w	r8, #1
 80086e4:	f040 80ee 	bne.w	80088c4 <_dtoa_r+0x6bc>
 80086e8:	4649      	mov	r1, r9
 80086ea:	4658      	mov	r0, fp
 80086ec:	f001 f928 	bl	8009940 <_Bfree>
 80086f0:	2300      	movs	r3, #0
 80086f2:	7033      	strb	r3, [r6, #0]
 80086f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80086f6:	3701      	adds	r7, #1
 80086f8:	601f      	str	r7, [r3, #0]
 80086fa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	f000 831d 	beq.w	8008d3c <_dtoa_r+0xb34>
 8008702:	601e      	str	r6, [r3, #0]
 8008704:	e31a      	b.n	8008d3c <_dtoa_r+0xb34>
 8008706:	07e2      	lsls	r2, r4, #31
 8008708:	d505      	bpl.n	8008716 <_dtoa_r+0x50e>
 800870a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800870e:	f7f7 ff9b 	bl	8000648 <__aeabi_dmul>
 8008712:	3601      	adds	r6, #1
 8008714:	2301      	movs	r3, #1
 8008716:	1064      	asrs	r4, r4, #1
 8008718:	3508      	adds	r5, #8
 800871a:	e73f      	b.n	800859c <_dtoa_r+0x394>
 800871c:	2602      	movs	r6, #2
 800871e:	e742      	b.n	80085a6 <_dtoa_r+0x39e>
 8008720:	9c07      	ldr	r4, [sp, #28]
 8008722:	9704      	str	r7, [sp, #16]
 8008724:	e761      	b.n	80085ea <_dtoa_r+0x3e2>
 8008726:	4b27      	ldr	r3, [pc, #156]	@ (80087c4 <_dtoa_r+0x5bc>)
 8008728:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800872a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800872e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008732:	4454      	add	r4, sl
 8008734:	2900      	cmp	r1, #0
 8008736:	d053      	beq.n	80087e0 <_dtoa_r+0x5d8>
 8008738:	4928      	ldr	r1, [pc, #160]	@ (80087dc <_dtoa_r+0x5d4>)
 800873a:	2000      	movs	r0, #0
 800873c:	f7f8 f8ae 	bl	800089c <__aeabi_ddiv>
 8008740:	4633      	mov	r3, r6
 8008742:	462a      	mov	r2, r5
 8008744:	f7f7 fdc8 	bl	80002d8 <__aeabi_dsub>
 8008748:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800874c:	4656      	mov	r6, sl
 800874e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008752:	f7f8 fa29 	bl	8000ba8 <__aeabi_d2iz>
 8008756:	4605      	mov	r5, r0
 8008758:	f7f7 ff0c 	bl	8000574 <__aeabi_i2d>
 800875c:	4602      	mov	r2, r0
 800875e:	460b      	mov	r3, r1
 8008760:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008764:	f7f7 fdb8 	bl	80002d8 <__aeabi_dsub>
 8008768:	3530      	adds	r5, #48	@ 0x30
 800876a:	4602      	mov	r2, r0
 800876c:	460b      	mov	r3, r1
 800876e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008772:	f806 5b01 	strb.w	r5, [r6], #1
 8008776:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800877a:	f7f8 f9d7 	bl	8000b2c <__aeabi_dcmplt>
 800877e:	2800      	cmp	r0, #0
 8008780:	d171      	bne.n	8008866 <_dtoa_r+0x65e>
 8008782:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008786:	4911      	ldr	r1, [pc, #68]	@ (80087cc <_dtoa_r+0x5c4>)
 8008788:	2000      	movs	r0, #0
 800878a:	f7f7 fda5 	bl	80002d8 <__aeabi_dsub>
 800878e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008792:	f7f8 f9cb 	bl	8000b2c <__aeabi_dcmplt>
 8008796:	2800      	cmp	r0, #0
 8008798:	f040 8095 	bne.w	80088c6 <_dtoa_r+0x6be>
 800879c:	42a6      	cmp	r6, r4
 800879e:	f43f af50 	beq.w	8008642 <_dtoa_r+0x43a>
 80087a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80087a6:	4b0a      	ldr	r3, [pc, #40]	@ (80087d0 <_dtoa_r+0x5c8>)
 80087a8:	2200      	movs	r2, #0
 80087aa:	f7f7 ff4d 	bl	8000648 <__aeabi_dmul>
 80087ae:	4b08      	ldr	r3, [pc, #32]	@ (80087d0 <_dtoa_r+0x5c8>)
 80087b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80087b4:	2200      	movs	r2, #0
 80087b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087ba:	f7f7 ff45 	bl	8000648 <__aeabi_dmul>
 80087be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087c2:	e7c4      	b.n	800874e <_dtoa_r+0x546>
 80087c4:	0800c7c8 	.word	0x0800c7c8
 80087c8:	0800c7a0 	.word	0x0800c7a0
 80087cc:	3ff00000 	.word	0x3ff00000
 80087d0:	40240000 	.word	0x40240000
 80087d4:	401c0000 	.word	0x401c0000
 80087d8:	40140000 	.word	0x40140000
 80087dc:	3fe00000 	.word	0x3fe00000
 80087e0:	4631      	mov	r1, r6
 80087e2:	4628      	mov	r0, r5
 80087e4:	f7f7 ff30 	bl	8000648 <__aeabi_dmul>
 80087e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80087ec:	9415      	str	r4, [sp, #84]	@ 0x54
 80087ee:	4656      	mov	r6, sl
 80087f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087f4:	f7f8 f9d8 	bl	8000ba8 <__aeabi_d2iz>
 80087f8:	4605      	mov	r5, r0
 80087fa:	f7f7 febb 	bl	8000574 <__aeabi_i2d>
 80087fe:	4602      	mov	r2, r0
 8008800:	460b      	mov	r3, r1
 8008802:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008806:	f7f7 fd67 	bl	80002d8 <__aeabi_dsub>
 800880a:	3530      	adds	r5, #48	@ 0x30
 800880c:	f806 5b01 	strb.w	r5, [r6], #1
 8008810:	4602      	mov	r2, r0
 8008812:	460b      	mov	r3, r1
 8008814:	42a6      	cmp	r6, r4
 8008816:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800881a:	f04f 0200 	mov.w	r2, #0
 800881e:	d124      	bne.n	800886a <_dtoa_r+0x662>
 8008820:	4bac      	ldr	r3, [pc, #688]	@ (8008ad4 <_dtoa_r+0x8cc>)
 8008822:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008826:	f7f7 fd59 	bl	80002dc <__adddf3>
 800882a:	4602      	mov	r2, r0
 800882c:	460b      	mov	r3, r1
 800882e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008832:	f7f8 f999 	bl	8000b68 <__aeabi_dcmpgt>
 8008836:	2800      	cmp	r0, #0
 8008838:	d145      	bne.n	80088c6 <_dtoa_r+0x6be>
 800883a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800883e:	49a5      	ldr	r1, [pc, #660]	@ (8008ad4 <_dtoa_r+0x8cc>)
 8008840:	2000      	movs	r0, #0
 8008842:	f7f7 fd49 	bl	80002d8 <__aeabi_dsub>
 8008846:	4602      	mov	r2, r0
 8008848:	460b      	mov	r3, r1
 800884a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800884e:	f7f8 f96d 	bl	8000b2c <__aeabi_dcmplt>
 8008852:	2800      	cmp	r0, #0
 8008854:	f43f aef5 	beq.w	8008642 <_dtoa_r+0x43a>
 8008858:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800885a:	1e73      	subs	r3, r6, #1
 800885c:	9315      	str	r3, [sp, #84]	@ 0x54
 800885e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008862:	2b30      	cmp	r3, #48	@ 0x30
 8008864:	d0f8      	beq.n	8008858 <_dtoa_r+0x650>
 8008866:	9f04      	ldr	r7, [sp, #16]
 8008868:	e73e      	b.n	80086e8 <_dtoa_r+0x4e0>
 800886a:	4b9b      	ldr	r3, [pc, #620]	@ (8008ad8 <_dtoa_r+0x8d0>)
 800886c:	f7f7 feec 	bl	8000648 <__aeabi_dmul>
 8008870:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008874:	e7bc      	b.n	80087f0 <_dtoa_r+0x5e8>
 8008876:	d10c      	bne.n	8008892 <_dtoa_r+0x68a>
 8008878:	4b98      	ldr	r3, [pc, #608]	@ (8008adc <_dtoa_r+0x8d4>)
 800887a:	2200      	movs	r2, #0
 800887c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008880:	f7f7 fee2 	bl	8000648 <__aeabi_dmul>
 8008884:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008888:	f7f8 f964 	bl	8000b54 <__aeabi_dcmpge>
 800888c:	2800      	cmp	r0, #0
 800888e:	f000 8157 	beq.w	8008b40 <_dtoa_r+0x938>
 8008892:	2400      	movs	r4, #0
 8008894:	4625      	mov	r5, r4
 8008896:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008898:	43db      	mvns	r3, r3
 800889a:	9304      	str	r3, [sp, #16]
 800889c:	4656      	mov	r6, sl
 800889e:	2700      	movs	r7, #0
 80088a0:	4621      	mov	r1, r4
 80088a2:	4658      	mov	r0, fp
 80088a4:	f001 f84c 	bl	8009940 <_Bfree>
 80088a8:	2d00      	cmp	r5, #0
 80088aa:	d0dc      	beq.n	8008866 <_dtoa_r+0x65e>
 80088ac:	b12f      	cbz	r7, 80088ba <_dtoa_r+0x6b2>
 80088ae:	42af      	cmp	r7, r5
 80088b0:	d003      	beq.n	80088ba <_dtoa_r+0x6b2>
 80088b2:	4639      	mov	r1, r7
 80088b4:	4658      	mov	r0, fp
 80088b6:	f001 f843 	bl	8009940 <_Bfree>
 80088ba:	4629      	mov	r1, r5
 80088bc:	4658      	mov	r0, fp
 80088be:	f001 f83f 	bl	8009940 <_Bfree>
 80088c2:	e7d0      	b.n	8008866 <_dtoa_r+0x65e>
 80088c4:	9704      	str	r7, [sp, #16]
 80088c6:	4633      	mov	r3, r6
 80088c8:	461e      	mov	r6, r3
 80088ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088ce:	2a39      	cmp	r2, #57	@ 0x39
 80088d0:	d107      	bne.n	80088e2 <_dtoa_r+0x6da>
 80088d2:	459a      	cmp	sl, r3
 80088d4:	d1f8      	bne.n	80088c8 <_dtoa_r+0x6c0>
 80088d6:	9a04      	ldr	r2, [sp, #16]
 80088d8:	3201      	adds	r2, #1
 80088da:	9204      	str	r2, [sp, #16]
 80088dc:	2230      	movs	r2, #48	@ 0x30
 80088de:	f88a 2000 	strb.w	r2, [sl]
 80088e2:	781a      	ldrb	r2, [r3, #0]
 80088e4:	3201      	adds	r2, #1
 80088e6:	701a      	strb	r2, [r3, #0]
 80088e8:	e7bd      	b.n	8008866 <_dtoa_r+0x65e>
 80088ea:	4b7b      	ldr	r3, [pc, #492]	@ (8008ad8 <_dtoa_r+0x8d0>)
 80088ec:	2200      	movs	r2, #0
 80088ee:	f7f7 feab 	bl	8000648 <__aeabi_dmul>
 80088f2:	2200      	movs	r2, #0
 80088f4:	2300      	movs	r3, #0
 80088f6:	4604      	mov	r4, r0
 80088f8:	460d      	mov	r5, r1
 80088fa:	f7f8 f90d 	bl	8000b18 <__aeabi_dcmpeq>
 80088fe:	2800      	cmp	r0, #0
 8008900:	f43f aebb 	beq.w	800867a <_dtoa_r+0x472>
 8008904:	e6f0      	b.n	80086e8 <_dtoa_r+0x4e0>
 8008906:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008908:	2a00      	cmp	r2, #0
 800890a:	f000 80db 	beq.w	8008ac4 <_dtoa_r+0x8bc>
 800890e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008910:	2a01      	cmp	r2, #1
 8008912:	f300 80bf 	bgt.w	8008a94 <_dtoa_r+0x88c>
 8008916:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008918:	2a00      	cmp	r2, #0
 800891a:	f000 80b7 	beq.w	8008a8c <_dtoa_r+0x884>
 800891e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008922:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008924:	4646      	mov	r6, r8
 8008926:	9a08      	ldr	r2, [sp, #32]
 8008928:	2101      	movs	r1, #1
 800892a:	441a      	add	r2, r3
 800892c:	4658      	mov	r0, fp
 800892e:	4498      	add	r8, r3
 8008930:	9208      	str	r2, [sp, #32]
 8008932:	f001 f903 	bl	8009b3c <__i2b>
 8008936:	4605      	mov	r5, r0
 8008938:	b15e      	cbz	r6, 8008952 <_dtoa_r+0x74a>
 800893a:	9b08      	ldr	r3, [sp, #32]
 800893c:	2b00      	cmp	r3, #0
 800893e:	dd08      	ble.n	8008952 <_dtoa_r+0x74a>
 8008940:	42b3      	cmp	r3, r6
 8008942:	9a08      	ldr	r2, [sp, #32]
 8008944:	bfa8      	it	ge
 8008946:	4633      	movge	r3, r6
 8008948:	eba8 0803 	sub.w	r8, r8, r3
 800894c:	1af6      	subs	r6, r6, r3
 800894e:	1ad3      	subs	r3, r2, r3
 8008950:	9308      	str	r3, [sp, #32]
 8008952:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008954:	b1f3      	cbz	r3, 8008994 <_dtoa_r+0x78c>
 8008956:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008958:	2b00      	cmp	r3, #0
 800895a:	f000 80b7 	beq.w	8008acc <_dtoa_r+0x8c4>
 800895e:	b18c      	cbz	r4, 8008984 <_dtoa_r+0x77c>
 8008960:	4629      	mov	r1, r5
 8008962:	4622      	mov	r2, r4
 8008964:	4658      	mov	r0, fp
 8008966:	f001 f9a9 	bl	8009cbc <__pow5mult>
 800896a:	464a      	mov	r2, r9
 800896c:	4601      	mov	r1, r0
 800896e:	4605      	mov	r5, r0
 8008970:	4658      	mov	r0, fp
 8008972:	f001 f8f9 	bl	8009b68 <__multiply>
 8008976:	4649      	mov	r1, r9
 8008978:	9004      	str	r0, [sp, #16]
 800897a:	4658      	mov	r0, fp
 800897c:	f000 ffe0 	bl	8009940 <_Bfree>
 8008980:	9b04      	ldr	r3, [sp, #16]
 8008982:	4699      	mov	r9, r3
 8008984:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008986:	1b1a      	subs	r2, r3, r4
 8008988:	d004      	beq.n	8008994 <_dtoa_r+0x78c>
 800898a:	4649      	mov	r1, r9
 800898c:	4658      	mov	r0, fp
 800898e:	f001 f995 	bl	8009cbc <__pow5mult>
 8008992:	4681      	mov	r9, r0
 8008994:	2101      	movs	r1, #1
 8008996:	4658      	mov	r0, fp
 8008998:	f001 f8d0 	bl	8009b3c <__i2b>
 800899c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800899e:	4604      	mov	r4, r0
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	f000 81cf 	beq.w	8008d44 <_dtoa_r+0xb3c>
 80089a6:	461a      	mov	r2, r3
 80089a8:	4601      	mov	r1, r0
 80089aa:	4658      	mov	r0, fp
 80089ac:	f001 f986 	bl	8009cbc <__pow5mult>
 80089b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089b2:	2b01      	cmp	r3, #1
 80089b4:	4604      	mov	r4, r0
 80089b6:	f300 8095 	bgt.w	8008ae4 <_dtoa_r+0x8dc>
 80089ba:	9b02      	ldr	r3, [sp, #8]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	f040 8087 	bne.w	8008ad0 <_dtoa_r+0x8c8>
 80089c2:	9b03      	ldr	r3, [sp, #12]
 80089c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	f040 8089 	bne.w	8008ae0 <_dtoa_r+0x8d8>
 80089ce:	9b03      	ldr	r3, [sp, #12]
 80089d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80089d4:	0d1b      	lsrs	r3, r3, #20
 80089d6:	051b      	lsls	r3, r3, #20
 80089d8:	b12b      	cbz	r3, 80089e6 <_dtoa_r+0x7de>
 80089da:	9b08      	ldr	r3, [sp, #32]
 80089dc:	3301      	adds	r3, #1
 80089de:	9308      	str	r3, [sp, #32]
 80089e0:	f108 0801 	add.w	r8, r8, #1
 80089e4:	2301      	movs	r3, #1
 80089e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80089e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	f000 81b0 	beq.w	8008d50 <_dtoa_r+0xb48>
 80089f0:	6923      	ldr	r3, [r4, #16]
 80089f2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80089f6:	6918      	ldr	r0, [r3, #16]
 80089f8:	f001 f854 	bl	8009aa4 <__hi0bits>
 80089fc:	f1c0 0020 	rsb	r0, r0, #32
 8008a00:	9b08      	ldr	r3, [sp, #32]
 8008a02:	4418      	add	r0, r3
 8008a04:	f010 001f 	ands.w	r0, r0, #31
 8008a08:	d077      	beq.n	8008afa <_dtoa_r+0x8f2>
 8008a0a:	f1c0 0320 	rsb	r3, r0, #32
 8008a0e:	2b04      	cmp	r3, #4
 8008a10:	dd6b      	ble.n	8008aea <_dtoa_r+0x8e2>
 8008a12:	9b08      	ldr	r3, [sp, #32]
 8008a14:	f1c0 001c 	rsb	r0, r0, #28
 8008a18:	4403      	add	r3, r0
 8008a1a:	4480      	add	r8, r0
 8008a1c:	4406      	add	r6, r0
 8008a1e:	9308      	str	r3, [sp, #32]
 8008a20:	f1b8 0f00 	cmp.w	r8, #0
 8008a24:	dd05      	ble.n	8008a32 <_dtoa_r+0x82a>
 8008a26:	4649      	mov	r1, r9
 8008a28:	4642      	mov	r2, r8
 8008a2a:	4658      	mov	r0, fp
 8008a2c:	f001 f9a0 	bl	8009d70 <__lshift>
 8008a30:	4681      	mov	r9, r0
 8008a32:	9b08      	ldr	r3, [sp, #32]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	dd05      	ble.n	8008a44 <_dtoa_r+0x83c>
 8008a38:	4621      	mov	r1, r4
 8008a3a:	461a      	mov	r2, r3
 8008a3c:	4658      	mov	r0, fp
 8008a3e:	f001 f997 	bl	8009d70 <__lshift>
 8008a42:	4604      	mov	r4, r0
 8008a44:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d059      	beq.n	8008afe <_dtoa_r+0x8f6>
 8008a4a:	4621      	mov	r1, r4
 8008a4c:	4648      	mov	r0, r9
 8008a4e:	f001 f9fb 	bl	8009e48 <__mcmp>
 8008a52:	2800      	cmp	r0, #0
 8008a54:	da53      	bge.n	8008afe <_dtoa_r+0x8f6>
 8008a56:	1e7b      	subs	r3, r7, #1
 8008a58:	9304      	str	r3, [sp, #16]
 8008a5a:	4649      	mov	r1, r9
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	220a      	movs	r2, #10
 8008a60:	4658      	mov	r0, fp
 8008a62:	f000 ff8f 	bl	8009984 <__multadd>
 8008a66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a68:	4681      	mov	r9, r0
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	f000 8172 	beq.w	8008d54 <_dtoa_r+0xb4c>
 8008a70:	2300      	movs	r3, #0
 8008a72:	4629      	mov	r1, r5
 8008a74:	220a      	movs	r2, #10
 8008a76:	4658      	mov	r0, fp
 8008a78:	f000 ff84 	bl	8009984 <__multadd>
 8008a7c:	9b00      	ldr	r3, [sp, #0]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	4605      	mov	r5, r0
 8008a82:	dc67      	bgt.n	8008b54 <_dtoa_r+0x94c>
 8008a84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a86:	2b02      	cmp	r3, #2
 8008a88:	dc41      	bgt.n	8008b0e <_dtoa_r+0x906>
 8008a8a:	e063      	b.n	8008b54 <_dtoa_r+0x94c>
 8008a8c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008a8e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008a92:	e746      	b.n	8008922 <_dtoa_r+0x71a>
 8008a94:	9b07      	ldr	r3, [sp, #28]
 8008a96:	1e5c      	subs	r4, r3, #1
 8008a98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a9a:	42a3      	cmp	r3, r4
 8008a9c:	bfbf      	itttt	lt
 8008a9e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008aa0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008aa2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008aa4:	1ae3      	sublt	r3, r4, r3
 8008aa6:	bfb4      	ite	lt
 8008aa8:	18d2      	addlt	r2, r2, r3
 8008aaa:	1b1c      	subge	r4, r3, r4
 8008aac:	9b07      	ldr	r3, [sp, #28]
 8008aae:	bfbc      	itt	lt
 8008ab0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008ab2:	2400      	movlt	r4, #0
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	bfb5      	itete	lt
 8008ab8:	eba8 0603 	sublt.w	r6, r8, r3
 8008abc:	9b07      	ldrge	r3, [sp, #28]
 8008abe:	2300      	movlt	r3, #0
 8008ac0:	4646      	movge	r6, r8
 8008ac2:	e730      	b.n	8008926 <_dtoa_r+0x71e>
 8008ac4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008ac6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008ac8:	4646      	mov	r6, r8
 8008aca:	e735      	b.n	8008938 <_dtoa_r+0x730>
 8008acc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008ace:	e75c      	b.n	800898a <_dtoa_r+0x782>
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	e788      	b.n	80089e6 <_dtoa_r+0x7de>
 8008ad4:	3fe00000 	.word	0x3fe00000
 8008ad8:	40240000 	.word	0x40240000
 8008adc:	40140000 	.word	0x40140000
 8008ae0:	9b02      	ldr	r3, [sp, #8]
 8008ae2:	e780      	b.n	80089e6 <_dtoa_r+0x7de>
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ae8:	e782      	b.n	80089f0 <_dtoa_r+0x7e8>
 8008aea:	d099      	beq.n	8008a20 <_dtoa_r+0x818>
 8008aec:	9a08      	ldr	r2, [sp, #32]
 8008aee:	331c      	adds	r3, #28
 8008af0:	441a      	add	r2, r3
 8008af2:	4498      	add	r8, r3
 8008af4:	441e      	add	r6, r3
 8008af6:	9208      	str	r2, [sp, #32]
 8008af8:	e792      	b.n	8008a20 <_dtoa_r+0x818>
 8008afa:	4603      	mov	r3, r0
 8008afc:	e7f6      	b.n	8008aec <_dtoa_r+0x8e4>
 8008afe:	9b07      	ldr	r3, [sp, #28]
 8008b00:	9704      	str	r7, [sp, #16]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	dc20      	bgt.n	8008b48 <_dtoa_r+0x940>
 8008b06:	9300      	str	r3, [sp, #0]
 8008b08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b0a:	2b02      	cmp	r3, #2
 8008b0c:	dd1e      	ble.n	8008b4c <_dtoa_r+0x944>
 8008b0e:	9b00      	ldr	r3, [sp, #0]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	f47f aec0 	bne.w	8008896 <_dtoa_r+0x68e>
 8008b16:	4621      	mov	r1, r4
 8008b18:	2205      	movs	r2, #5
 8008b1a:	4658      	mov	r0, fp
 8008b1c:	f000 ff32 	bl	8009984 <__multadd>
 8008b20:	4601      	mov	r1, r0
 8008b22:	4604      	mov	r4, r0
 8008b24:	4648      	mov	r0, r9
 8008b26:	f001 f98f 	bl	8009e48 <__mcmp>
 8008b2a:	2800      	cmp	r0, #0
 8008b2c:	f77f aeb3 	ble.w	8008896 <_dtoa_r+0x68e>
 8008b30:	4656      	mov	r6, sl
 8008b32:	2331      	movs	r3, #49	@ 0x31
 8008b34:	f806 3b01 	strb.w	r3, [r6], #1
 8008b38:	9b04      	ldr	r3, [sp, #16]
 8008b3a:	3301      	adds	r3, #1
 8008b3c:	9304      	str	r3, [sp, #16]
 8008b3e:	e6ae      	b.n	800889e <_dtoa_r+0x696>
 8008b40:	9c07      	ldr	r4, [sp, #28]
 8008b42:	9704      	str	r7, [sp, #16]
 8008b44:	4625      	mov	r5, r4
 8008b46:	e7f3      	b.n	8008b30 <_dtoa_r+0x928>
 8008b48:	9b07      	ldr	r3, [sp, #28]
 8008b4a:	9300      	str	r3, [sp, #0]
 8008b4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	f000 8104 	beq.w	8008d5c <_dtoa_r+0xb54>
 8008b54:	2e00      	cmp	r6, #0
 8008b56:	dd05      	ble.n	8008b64 <_dtoa_r+0x95c>
 8008b58:	4629      	mov	r1, r5
 8008b5a:	4632      	mov	r2, r6
 8008b5c:	4658      	mov	r0, fp
 8008b5e:	f001 f907 	bl	8009d70 <__lshift>
 8008b62:	4605      	mov	r5, r0
 8008b64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d05a      	beq.n	8008c20 <_dtoa_r+0xa18>
 8008b6a:	6869      	ldr	r1, [r5, #4]
 8008b6c:	4658      	mov	r0, fp
 8008b6e:	f000 fea7 	bl	80098c0 <_Balloc>
 8008b72:	4606      	mov	r6, r0
 8008b74:	b928      	cbnz	r0, 8008b82 <_dtoa_r+0x97a>
 8008b76:	4b84      	ldr	r3, [pc, #528]	@ (8008d88 <_dtoa_r+0xb80>)
 8008b78:	4602      	mov	r2, r0
 8008b7a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008b7e:	f7ff bb5a 	b.w	8008236 <_dtoa_r+0x2e>
 8008b82:	692a      	ldr	r2, [r5, #16]
 8008b84:	3202      	adds	r2, #2
 8008b86:	0092      	lsls	r2, r2, #2
 8008b88:	f105 010c 	add.w	r1, r5, #12
 8008b8c:	300c      	adds	r0, #12
 8008b8e:	f7ff fa94 	bl	80080ba <memcpy>
 8008b92:	2201      	movs	r2, #1
 8008b94:	4631      	mov	r1, r6
 8008b96:	4658      	mov	r0, fp
 8008b98:	f001 f8ea 	bl	8009d70 <__lshift>
 8008b9c:	f10a 0301 	add.w	r3, sl, #1
 8008ba0:	9307      	str	r3, [sp, #28]
 8008ba2:	9b00      	ldr	r3, [sp, #0]
 8008ba4:	4453      	add	r3, sl
 8008ba6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ba8:	9b02      	ldr	r3, [sp, #8]
 8008baa:	f003 0301 	and.w	r3, r3, #1
 8008bae:	462f      	mov	r7, r5
 8008bb0:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bb2:	4605      	mov	r5, r0
 8008bb4:	9b07      	ldr	r3, [sp, #28]
 8008bb6:	4621      	mov	r1, r4
 8008bb8:	3b01      	subs	r3, #1
 8008bba:	4648      	mov	r0, r9
 8008bbc:	9300      	str	r3, [sp, #0]
 8008bbe:	f7ff fa99 	bl	80080f4 <quorem>
 8008bc2:	4639      	mov	r1, r7
 8008bc4:	9002      	str	r0, [sp, #8]
 8008bc6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008bca:	4648      	mov	r0, r9
 8008bcc:	f001 f93c 	bl	8009e48 <__mcmp>
 8008bd0:	462a      	mov	r2, r5
 8008bd2:	9008      	str	r0, [sp, #32]
 8008bd4:	4621      	mov	r1, r4
 8008bd6:	4658      	mov	r0, fp
 8008bd8:	f001 f952 	bl	8009e80 <__mdiff>
 8008bdc:	68c2      	ldr	r2, [r0, #12]
 8008bde:	4606      	mov	r6, r0
 8008be0:	bb02      	cbnz	r2, 8008c24 <_dtoa_r+0xa1c>
 8008be2:	4601      	mov	r1, r0
 8008be4:	4648      	mov	r0, r9
 8008be6:	f001 f92f 	bl	8009e48 <__mcmp>
 8008bea:	4602      	mov	r2, r0
 8008bec:	4631      	mov	r1, r6
 8008bee:	4658      	mov	r0, fp
 8008bf0:	920e      	str	r2, [sp, #56]	@ 0x38
 8008bf2:	f000 fea5 	bl	8009940 <_Bfree>
 8008bf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bf8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008bfa:	9e07      	ldr	r6, [sp, #28]
 8008bfc:	ea43 0102 	orr.w	r1, r3, r2
 8008c00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c02:	4319      	orrs	r1, r3
 8008c04:	d110      	bne.n	8008c28 <_dtoa_r+0xa20>
 8008c06:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008c0a:	d029      	beq.n	8008c60 <_dtoa_r+0xa58>
 8008c0c:	9b08      	ldr	r3, [sp, #32]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	dd02      	ble.n	8008c18 <_dtoa_r+0xa10>
 8008c12:	9b02      	ldr	r3, [sp, #8]
 8008c14:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008c18:	9b00      	ldr	r3, [sp, #0]
 8008c1a:	f883 8000 	strb.w	r8, [r3]
 8008c1e:	e63f      	b.n	80088a0 <_dtoa_r+0x698>
 8008c20:	4628      	mov	r0, r5
 8008c22:	e7bb      	b.n	8008b9c <_dtoa_r+0x994>
 8008c24:	2201      	movs	r2, #1
 8008c26:	e7e1      	b.n	8008bec <_dtoa_r+0x9e4>
 8008c28:	9b08      	ldr	r3, [sp, #32]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	db04      	blt.n	8008c38 <_dtoa_r+0xa30>
 8008c2e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008c30:	430b      	orrs	r3, r1
 8008c32:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008c34:	430b      	orrs	r3, r1
 8008c36:	d120      	bne.n	8008c7a <_dtoa_r+0xa72>
 8008c38:	2a00      	cmp	r2, #0
 8008c3a:	dded      	ble.n	8008c18 <_dtoa_r+0xa10>
 8008c3c:	4649      	mov	r1, r9
 8008c3e:	2201      	movs	r2, #1
 8008c40:	4658      	mov	r0, fp
 8008c42:	f001 f895 	bl	8009d70 <__lshift>
 8008c46:	4621      	mov	r1, r4
 8008c48:	4681      	mov	r9, r0
 8008c4a:	f001 f8fd 	bl	8009e48 <__mcmp>
 8008c4e:	2800      	cmp	r0, #0
 8008c50:	dc03      	bgt.n	8008c5a <_dtoa_r+0xa52>
 8008c52:	d1e1      	bne.n	8008c18 <_dtoa_r+0xa10>
 8008c54:	f018 0f01 	tst.w	r8, #1
 8008c58:	d0de      	beq.n	8008c18 <_dtoa_r+0xa10>
 8008c5a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008c5e:	d1d8      	bne.n	8008c12 <_dtoa_r+0xa0a>
 8008c60:	9a00      	ldr	r2, [sp, #0]
 8008c62:	2339      	movs	r3, #57	@ 0x39
 8008c64:	7013      	strb	r3, [r2, #0]
 8008c66:	4633      	mov	r3, r6
 8008c68:	461e      	mov	r6, r3
 8008c6a:	3b01      	subs	r3, #1
 8008c6c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008c70:	2a39      	cmp	r2, #57	@ 0x39
 8008c72:	d052      	beq.n	8008d1a <_dtoa_r+0xb12>
 8008c74:	3201      	adds	r2, #1
 8008c76:	701a      	strb	r2, [r3, #0]
 8008c78:	e612      	b.n	80088a0 <_dtoa_r+0x698>
 8008c7a:	2a00      	cmp	r2, #0
 8008c7c:	dd07      	ble.n	8008c8e <_dtoa_r+0xa86>
 8008c7e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008c82:	d0ed      	beq.n	8008c60 <_dtoa_r+0xa58>
 8008c84:	9a00      	ldr	r2, [sp, #0]
 8008c86:	f108 0301 	add.w	r3, r8, #1
 8008c8a:	7013      	strb	r3, [r2, #0]
 8008c8c:	e608      	b.n	80088a0 <_dtoa_r+0x698>
 8008c8e:	9b07      	ldr	r3, [sp, #28]
 8008c90:	9a07      	ldr	r2, [sp, #28]
 8008c92:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008c96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	d028      	beq.n	8008cee <_dtoa_r+0xae6>
 8008c9c:	4649      	mov	r1, r9
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	220a      	movs	r2, #10
 8008ca2:	4658      	mov	r0, fp
 8008ca4:	f000 fe6e 	bl	8009984 <__multadd>
 8008ca8:	42af      	cmp	r7, r5
 8008caa:	4681      	mov	r9, r0
 8008cac:	f04f 0300 	mov.w	r3, #0
 8008cb0:	f04f 020a 	mov.w	r2, #10
 8008cb4:	4639      	mov	r1, r7
 8008cb6:	4658      	mov	r0, fp
 8008cb8:	d107      	bne.n	8008cca <_dtoa_r+0xac2>
 8008cba:	f000 fe63 	bl	8009984 <__multadd>
 8008cbe:	4607      	mov	r7, r0
 8008cc0:	4605      	mov	r5, r0
 8008cc2:	9b07      	ldr	r3, [sp, #28]
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	9307      	str	r3, [sp, #28]
 8008cc8:	e774      	b.n	8008bb4 <_dtoa_r+0x9ac>
 8008cca:	f000 fe5b 	bl	8009984 <__multadd>
 8008cce:	4629      	mov	r1, r5
 8008cd0:	4607      	mov	r7, r0
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	220a      	movs	r2, #10
 8008cd6:	4658      	mov	r0, fp
 8008cd8:	f000 fe54 	bl	8009984 <__multadd>
 8008cdc:	4605      	mov	r5, r0
 8008cde:	e7f0      	b.n	8008cc2 <_dtoa_r+0xaba>
 8008ce0:	9b00      	ldr	r3, [sp, #0]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	bfcc      	ite	gt
 8008ce6:	461e      	movgt	r6, r3
 8008ce8:	2601      	movle	r6, #1
 8008cea:	4456      	add	r6, sl
 8008cec:	2700      	movs	r7, #0
 8008cee:	4649      	mov	r1, r9
 8008cf0:	2201      	movs	r2, #1
 8008cf2:	4658      	mov	r0, fp
 8008cf4:	f001 f83c 	bl	8009d70 <__lshift>
 8008cf8:	4621      	mov	r1, r4
 8008cfa:	4681      	mov	r9, r0
 8008cfc:	f001 f8a4 	bl	8009e48 <__mcmp>
 8008d00:	2800      	cmp	r0, #0
 8008d02:	dcb0      	bgt.n	8008c66 <_dtoa_r+0xa5e>
 8008d04:	d102      	bne.n	8008d0c <_dtoa_r+0xb04>
 8008d06:	f018 0f01 	tst.w	r8, #1
 8008d0a:	d1ac      	bne.n	8008c66 <_dtoa_r+0xa5e>
 8008d0c:	4633      	mov	r3, r6
 8008d0e:	461e      	mov	r6, r3
 8008d10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d14:	2a30      	cmp	r2, #48	@ 0x30
 8008d16:	d0fa      	beq.n	8008d0e <_dtoa_r+0xb06>
 8008d18:	e5c2      	b.n	80088a0 <_dtoa_r+0x698>
 8008d1a:	459a      	cmp	sl, r3
 8008d1c:	d1a4      	bne.n	8008c68 <_dtoa_r+0xa60>
 8008d1e:	9b04      	ldr	r3, [sp, #16]
 8008d20:	3301      	adds	r3, #1
 8008d22:	9304      	str	r3, [sp, #16]
 8008d24:	2331      	movs	r3, #49	@ 0x31
 8008d26:	f88a 3000 	strb.w	r3, [sl]
 8008d2a:	e5b9      	b.n	80088a0 <_dtoa_r+0x698>
 8008d2c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008d2e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008d8c <_dtoa_r+0xb84>
 8008d32:	b11b      	cbz	r3, 8008d3c <_dtoa_r+0xb34>
 8008d34:	f10a 0308 	add.w	r3, sl, #8
 8008d38:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008d3a:	6013      	str	r3, [r2, #0]
 8008d3c:	4650      	mov	r0, sl
 8008d3e:	b019      	add	sp, #100	@ 0x64
 8008d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d46:	2b01      	cmp	r3, #1
 8008d48:	f77f ae37 	ble.w	80089ba <_dtoa_r+0x7b2>
 8008d4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d50:	2001      	movs	r0, #1
 8008d52:	e655      	b.n	8008a00 <_dtoa_r+0x7f8>
 8008d54:	9b00      	ldr	r3, [sp, #0]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	f77f aed6 	ble.w	8008b08 <_dtoa_r+0x900>
 8008d5c:	4656      	mov	r6, sl
 8008d5e:	4621      	mov	r1, r4
 8008d60:	4648      	mov	r0, r9
 8008d62:	f7ff f9c7 	bl	80080f4 <quorem>
 8008d66:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008d6a:	f806 8b01 	strb.w	r8, [r6], #1
 8008d6e:	9b00      	ldr	r3, [sp, #0]
 8008d70:	eba6 020a 	sub.w	r2, r6, sl
 8008d74:	4293      	cmp	r3, r2
 8008d76:	ddb3      	ble.n	8008ce0 <_dtoa_r+0xad8>
 8008d78:	4649      	mov	r1, r9
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	220a      	movs	r2, #10
 8008d7e:	4658      	mov	r0, fp
 8008d80:	f000 fe00 	bl	8009984 <__multadd>
 8008d84:	4681      	mov	r9, r0
 8008d86:	e7ea      	b.n	8008d5e <_dtoa_r+0xb56>
 8008d88:	0800c6b5 	.word	0x0800c6b5
 8008d8c:	0800c639 	.word	0x0800c639

08008d90 <_free_r>:
 8008d90:	b538      	push	{r3, r4, r5, lr}
 8008d92:	4605      	mov	r5, r0
 8008d94:	2900      	cmp	r1, #0
 8008d96:	d041      	beq.n	8008e1c <_free_r+0x8c>
 8008d98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d9c:	1f0c      	subs	r4, r1, #4
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	bfb8      	it	lt
 8008da2:	18e4      	addlt	r4, r4, r3
 8008da4:	f7fe f95c 	bl	8007060 <__malloc_lock>
 8008da8:	4a1d      	ldr	r2, [pc, #116]	@ (8008e20 <_free_r+0x90>)
 8008daa:	6813      	ldr	r3, [r2, #0]
 8008dac:	b933      	cbnz	r3, 8008dbc <_free_r+0x2c>
 8008dae:	6063      	str	r3, [r4, #4]
 8008db0:	6014      	str	r4, [r2, #0]
 8008db2:	4628      	mov	r0, r5
 8008db4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008db8:	f7fe b958 	b.w	800706c <__malloc_unlock>
 8008dbc:	42a3      	cmp	r3, r4
 8008dbe:	d908      	bls.n	8008dd2 <_free_r+0x42>
 8008dc0:	6820      	ldr	r0, [r4, #0]
 8008dc2:	1821      	adds	r1, r4, r0
 8008dc4:	428b      	cmp	r3, r1
 8008dc6:	bf01      	itttt	eq
 8008dc8:	6819      	ldreq	r1, [r3, #0]
 8008dca:	685b      	ldreq	r3, [r3, #4]
 8008dcc:	1809      	addeq	r1, r1, r0
 8008dce:	6021      	streq	r1, [r4, #0]
 8008dd0:	e7ed      	b.n	8008dae <_free_r+0x1e>
 8008dd2:	461a      	mov	r2, r3
 8008dd4:	685b      	ldr	r3, [r3, #4]
 8008dd6:	b10b      	cbz	r3, 8008ddc <_free_r+0x4c>
 8008dd8:	42a3      	cmp	r3, r4
 8008dda:	d9fa      	bls.n	8008dd2 <_free_r+0x42>
 8008ddc:	6811      	ldr	r1, [r2, #0]
 8008dde:	1850      	adds	r0, r2, r1
 8008de0:	42a0      	cmp	r0, r4
 8008de2:	d10b      	bne.n	8008dfc <_free_r+0x6c>
 8008de4:	6820      	ldr	r0, [r4, #0]
 8008de6:	4401      	add	r1, r0
 8008de8:	1850      	adds	r0, r2, r1
 8008dea:	4283      	cmp	r3, r0
 8008dec:	6011      	str	r1, [r2, #0]
 8008dee:	d1e0      	bne.n	8008db2 <_free_r+0x22>
 8008df0:	6818      	ldr	r0, [r3, #0]
 8008df2:	685b      	ldr	r3, [r3, #4]
 8008df4:	6053      	str	r3, [r2, #4]
 8008df6:	4408      	add	r0, r1
 8008df8:	6010      	str	r0, [r2, #0]
 8008dfa:	e7da      	b.n	8008db2 <_free_r+0x22>
 8008dfc:	d902      	bls.n	8008e04 <_free_r+0x74>
 8008dfe:	230c      	movs	r3, #12
 8008e00:	602b      	str	r3, [r5, #0]
 8008e02:	e7d6      	b.n	8008db2 <_free_r+0x22>
 8008e04:	6820      	ldr	r0, [r4, #0]
 8008e06:	1821      	adds	r1, r4, r0
 8008e08:	428b      	cmp	r3, r1
 8008e0a:	bf04      	itt	eq
 8008e0c:	6819      	ldreq	r1, [r3, #0]
 8008e0e:	685b      	ldreq	r3, [r3, #4]
 8008e10:	6063      	str	r3, [r4, #4]
 8008e12:	bf04      	itt	eq
 8008e14:	1809      	addeq	r1, r1, r0
 8008e16:	6021      	streq	r1, [r4, #0]
 8008e18:	6054      	str	r4, [r2, #4]
 8008e1a:	e7ca      	b.n	8008db2 <_free_r+0x22>
 8008e1c:	bd38      	pop	{r3, r4, r5, pc}
 8008e1e:	bf00      	nop
 8008e20:	2000174c 	.word	0x2000174c

08008e24 <rshift>:
 8008e24:	6903      	ldr	r3, [r0, #16]
 8008e26:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008e2a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008e2e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008e32:	f100 0414 	add.w	r4, r0, #20
 8008e36:	dd45      	ble.n	8008ec4 <rshift+0xa0>
 8008e38:	f011 011f 	ands.w	r1, r1, #31
 8008e3c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008e40:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008e44:	d10c      	bne.n	8008e60 <rshift+0x3c>
 8008e46:	f100 0710 	add.w	r7, r0, #16
 8008e4a:	4629      	mov	r1, r5
 8008e4c:	42b1      	cmp	r1, r6
 8008e4e:	d334      	bcc.n	8008eba <rshift+0x96>
 8008e50:	1a9b      	subs	r3, r3, r2
 8008e52:	009b      	lsls	r3, r3, #2
 8008e54:	1eea      	subs	r2, r5, #3
 8008e56:	4296      	cmp	r6, r2
 8008e58:	bf38      	it	cc
 8008e5a:	2300      	movcc	r3, #0
 8008e5c:	4423      	add	r3, r4
 8008e5e:	e015      	b.n	8008e8c <rshift+0x68>
 8008e60:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008e64:	f1c1 0820 	rsb	r8, r1, #32
 8008e68:	40cf      	lsrs	r7, r1
 8008e6a:	f105 0e04 	add.w	lr, r5, #4
 8008e6e:	46a1      	mov	r9, r4
 8008e70:	4576      	cmp	r6, lr
 8008e72:	46f4      	mov	ip, lr
 8008e74:	d815      	bhi.n	8008ea2 <rshift+0x7e>
 8008e76:	1a9a      	subs	r2, r3, r2
 8008e78:	0092      	lsls	r2, r2, #2
 8008e7a:	3a04      	subs	r2, #4
 8008e7c:	3501      	adds	r5, #1
 8008e7e:	42ae      	cmp	r6, r5
 8008e80:	bf38      	it	cc
 8008e82:	2200      	movcc	r2, #0
 8008e84:	18a3      	adds	r3, r4, r2
 8008e86:	50a7      	str	r7, [r4, r2]
 8008e88:	b107      	cbz	r7, 8008e8c <rshift+0x68>
 8008e8a:	3304      	adds	r3, #4
 8008e8c:	1b1a      	subs	r2, r3, r4
 8008e8e:	42a3      	cmp	r3, r4
 8008e90:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008e94:	bf08      	it	eq
 8008e96:	2300      	moveq	r3, #0
 8008e98:	6102      	str	r2, [r0, #16]
 8008e9a:	bf08      	it	eq
 8008e9c:	6143      	streq	r3, [r0, #20]
 8008e9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ea2:	f8dc c000 	ldr.w	ip, [ip]
 8008ea6:	fa0c fc08 	lsl.w	ip, ip, r8
 8008eaa:	ea4c 0707 	orr.w	r7, ip, r7
 8008eae:	f849 7b04 	str.w	r7, [r9], #4
 8008eb2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008eb6:	40cf      	lsrs	r7, r1
 8008eb8:	e7da      	b.n	8008e70 <rshift+0x4c>
 8008eba:	f851 cb04 	ldr.w	ip, [r1], #4
 8008ebe:	f847 cf04 	str.w	ip, [r7, #4]!
 8008ec2:	e7c3      	b.n	8008e4c <rshift+0x28>
 8008ec4:	4623      	mov	r3, r4
 8008ec6:	e7e1      	b.n	8008e8c <rshift+0x68>

08008ec8 <__hexdig_fun>:
 8008ec8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008ecc:	2b09      	cmp	r3, #9
 8008ece:	d802      	bhi.n	8008ed6 <__hexdig_fun+0xe>
 8008ed0:	3820      	subs	r0, #32
 8008ed2:	b2c0      	uxtb	r0, r0
 8008ed4:	4770      	bx	lr
 8008ed6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008eda:	2b05      	cmp	r3, #5
 8008edc:	d801      	bhi.n	8008ee2 <__hexdig_fun+0x1a>
 8008ede:	3847      	subs	r0, #71	@ 0x47
 8008ee0:	e7f7      	b.n	8008ed2 <__hexdig_fun+0xa>
 8008ee2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008ee6:	2b05      	cmp	r3, #5
 8008ee8:	d801      	bhi.n	8008eee <__hexdig_fun+0x26>
 8008eea:	3827      	subs	r0, #39	@ 0x27
 8008eec:	e7f1      	b.n	8008ed2 <__hexdig_fun+0xa>
 8008eee:	2000      	movs	r0, #0
 8008ef0:	4770      	bx	lr
	...

08008ef4 <__gethex>:
 8008ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ef8:	b085      	sub	sp, #20
 8008efa:	468a      	mov	sl, r1
 8008efc:	9302      	str	r3, [sp, #8]
 8008efe:	680b      	ldr	r3, [r1, #0]
 8008f00:	9001      	str	r0, [sp, #4]
 8008f02:	4690      	mov	r8, r2
 8008f04:	1c9c      	adds	r4, r3, #2
 8008f06:	46a1      	mov	r9, r4
 8008f08:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008f0c:	2830      	cmp	r0, #48	@ 0x30
 8008f0e:	d0fa      	beq.n	8008f06 <__gethex+0x12>
 8008f10:	eba9 0303 	sub.w	r3, r9, r3
 8008f14:	f1a3 0b02 	sub.w	fp, r3, #2
 8008f18:	f7ff ffd6 	bl	8008ec8 <__hexdig_fun>
 8008f1c:	4605      	mov	r5, r0
 8008f1e:	2800      	cmp	r0, #0
 8008f20:	d168      	bne.n	8008ff4 <__gethex+0x100>
 8008f22:	49a0      	ldr	r1, [pc, #640]	@ (80091a4 <__gethex+0x2b0>)
 8008f24:	2201      	movs	r2, #1
 8008f26:	4648      	mov	r0, r9
 8008f28:	f7ff f86c 	bl	8008004 <strncmp>
 8008f2c:	4607      	mov	r7, r0
 8008f2e:	2800      	cmp	r0, #0
 8008f30:	d167      	bne.n	8009002 <__gethex+0x10e>
 8008f32:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008f36:	4626      	mov	r6, r4
 8008f38:	f7ff ffc6 	bl	8008ec8 <__hexdig_fun>
 8008f3c:	2800      	cmp	r0, #0
 8008f3e:	d062      	beq.n	8009006 <__gethex+0x112>
 8008f40:	4623      	mov	r3, r4
 8008f42:	7818      	ldrb	r0, [r3, #0]
 8008f44:	2830      	cmp	r0, #48	@ 0x30
 8008f46:	4699      	mov	r9, r3
 8008f48:	f103 0301 	add.w	r3, r3, #1
 8008f4c:	d0f9      	beq.n	8008f42 <__gethex+0x4e>
 8008f4e:	f7ff ffbb 	bl	8008ec8 <__hexdig_fun>
 8008f52:	fab0 f580 	clz	r5, r0
 8008f56:	096d      	lsrs	r5, r5, #5
 8008f58:	f04f 0b01 	mov.w	fp, #1
 8008f5c:	464a      	mov	r2, r9
 8008f5e:	4616      	mov	r6, r2
 8008f60:	3201      	adds	r2, #1
 8008f62:	7830      	ldrb	r0, [r6, #0]
 8008f64:	f7ff ffb0 	bl	8008ec8 <__hexdig_fun>
 8008f68:	2800      	cmp	r0, #0
 8008f6a:	d1f8      	bne.n	8008f5e <__gethex+0x6a>
 8008f6c:	498d      	ldr	r1, [pc, #564]	@ (80091a4 <__gethex+0x2b0>)
 8008f6e:	2201      	movs	r2, #1
 8008f70:	4630      	mov	r0, r6
 8008f72:	f7ff f847 	bl	8008004 <strncmp>
 8008f76:	2800      	cmp	r0, #0
 8008f78:	d13f      	bne.n	8008ffa <__gethex+0x106>
 8008f7a:	b944      	cbnz	r4, 8008f8e <__gethex+0x9a>
 8008f7c:	1c74      	adds	r4, r6, #1
 8008f7e:	4622      	mov	r2, r4
 8008f80:	4616      	mov	r6, r2
 8008f82:	3201      	adds	r2, #1
 8008f84:	7830      	ldrb	r0, [r6, #0]
 8008f86:	f7ff ff9f 	bl	8008ec8 <__hexdig_fun>
 8008f8a:	2800      	cmp	r0, #0
 8008f8c:	d1f8      	bne.n	8008f80 <__gethex+0x8c>
 8008f8e:	1ba4      	subs	r4, r4, r6
 8008f90:	00a7      	lsls	r7, r4, #2
 8008f92:	7833      	ldrb	r3, [r6, #0]
 8008f94:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008f98:	2b50      	cmp	r3, #80	@ 0x50
 8008f9a:	d13e      	bne.n	800901a <__gethex+0x126>
 8008f9c:	7873      	ldrb	r3, [r6, #1]
 8008f9e:	2b2b      	cmp	r3, #43	@ 0x2b
 8008fa0:	d033      	beq.n	800900a <__gethex+0x116>
 8008fa2:	2b2d      	cmp	r3, #45	@ 0x2d
 8008fa4:	d034      	beq.n	8009010 <__gethex+0x11c>
 8008fa6:	1c71      	adds	r1, r6, #1
 8008fa8:	2400      	movs	r4, #0
 8008faa:	7808      	ldrb	r0, [r1, #0]
 8008fac:	f7ff ff8c 	bl	8008ec8 <__hexdig_fun>
 8008fb0:	1e43      	subs	r3, r0, #1
 8008fb2:	b2db      	uxtb	r3, r3
 8008fb4:	2b18      	cmp	r3, #24
 8008fb6:	d830      	bhi.n	800901a <__gethex+0x126>
 8008fb8:	f1a0 0210 	sub.w	r2, r0, #16
 8008fbc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008fc0:	f7ff ff82 	bl	8008ec8 <__hexdig_fun>
 8008fc4:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8008fc8:	fa5f fc8c 	uxtb.w	ip, ip
 8008fcc:	f1bc 0f18 	cmp.w	ip, #24
 8008fd0:	f04f 030a 	mov.w	r3, #10
 8008fd4:	d91e      	bls.n	8009014 <__gethex+0x120>
 8008fd6:	b104      	cbz	r4, 8008fda <__gethex+0xe6>
 8008fd8:	4252      	negs	r2, r2
 8008fda:	4417      	add	r7, r2
 8008fdc:	f8ca 1000 	str.w	r1, [sl]
 8008fe0:	b1ed      	cbz	r5, 800901e <__gethex+0x12a>
 8008fe2:	f1bb 0f00 	cmp.w	fp, #0
 8008fe6:	bf0c      	ite	eq
 8008fe8:	2506      	moveq	r5, #6
 8008fea:	2500      	movne	r5, #0
 8008fec:	4628      	mov	r0, r5
 8008fee:	b005      	add	sp, #20
 8008ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ff4:	2500      	movs	r5, #0
 8008ff6:	462c      	mov	r4, r5
 8008ff8:	e7b0      	b.n	8008f5c <__gethex+0x68>
 8008ffa:	2c00      	cmp	r4, #0
 8008ffc:	d1c7      	bne.n	8008f8e <__gethex+0x9a>
 8008ffe:	4627      	mov	r7, r4
 8009000:	e7c7      	b.n	8008f92 <__gethex+0x9e>
 8009002:	464e      	mov	r6, r9
 8009004:	462f      	mov	r7, r5
 8009006:	2501      	movs	r5, #1
 8009008:	e7c3      	b.n	8008f92 <__gethex+0x9e>
 800900a:	2400      	movs	r4, #0
 800900c:	1cb1      	adds	r1, r6, #2
 800900e:	e7cc      	b.n	8008faa <__gethex+0xb6>
 8009010:	2401      	movs	r4, #1
 8009012:	e7fb      	b.n	800900c <__gethex+0x118>
 8009014:	fb03 0002 	mla	r0, r3, r2, r0
 8009018:	e7ce      	b.n	8008fb8 <__gethex+0xc4>
 800901a:	4631      	mov	r1, r6
 800901c:	e7de      	b.n	8008fdc <__gethex+0xe8>
 800901e:	eba6 0309 	sub.w	r3, r6, r9
 8009022:	3b01      	subs	r3, #1
 8009024:	4629      	mov	r1, r5
 8009026:	2b07      	cmp	r3, #7
 8009028:	dc0a      	bgt.n	8009040 <__gethex+0x14c>
 800902a:	9801      	ldr	r0, [sp, #4]
 800902c:	f000 fc48 	bl	80098c0 <_Balloc>
 8009030:	4604      	mov	r4, r0
 8009032:	b940      	cbnz	r0, 8009046 <__gethex+0x152>
 8009034:	4b5c      	ldr	r3, [pc, #368]	@ (80091a8 <__gethex+0x2b4>)
 8009036:	4602      	mov	r2, r0
 8009038:	21e4      	movs	r1, #228	@ 0xe4
 800903a:	485c      	ldr	r0, [pc, #368]	@ (80091ac <__gethex+0x2b8>)
 800903c:	f001 faea 	bl	800a614 <__assert_func>
 8009040:	3101      	adds	r1, #1
 8009042:	105b      	asrs	r3, r3, #1
 8009044:	e7ef      	b.n	8009026 <__gethex+0x132>
 8009046:	f100 0a14 	add.w	sl, r0, #20
 800904a:	2300      	movs	r3, #0
 800904c:	4655      	mov	r5, sl
 800904e:	469b      	mov	fp, r3
 8009050:	45b1      	cmp	r9, r6
 8009052:	d337      	bcc.n	80090c4 <__gethex+0x1d0>
 8009054:	f845 bb04 	str.w	fp, [r5], #4
 8009058:	eba5 050a 	sub.w	r5, r5, sl
 800905c:	10ad      	asrs	r5, r5, #2
 800905e:	6125      	str	r5, [r4, #16]
 8009060:	4658      	mov	r0, fp
 8009062:	f000 fd1f 	bl	8009aa4 <__hi0bits>
 8009066:	016d      	lsls	r5, r5, #5
 8009068:	f8d8 6000 	ldr.w	r6, [r8]
 800906c:	1a2d      	subs	r5, r5, r0
 800906e:	42b5      	cmp	r5, r6
 8009070:	dd54      	ble.n	800911c <__gethex+0x228>
 8009072:	1bad      	subs	r5, r5, r6
 8009074:	4629      	mov	r1, r5
 8009076:	4620      	mov	r0, r4
 8009078:	f001 f8b3 	bl	800a1e2 <__any_on>
 800907c:	4681      	mov	r9, r0
 800907e:	b178      	cbz	r0, 80090a0 <__gethex+0x1ac>
 8009080:	1e6b      	subs	r3, r5, #1
 8009082:	1159      	asrs	r1, r3, #5
 8009084:	f003 021f 	and.w	r2, r3, #31
 8009088:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800908c:	f04f 0901 	mov.w	r9, #1
 8009090:	fa09 f202 	lsl.w	r2, r9, r2
 8009094:	420a      	tst	r2, r1
 8009096:	d003      	beq.n	80090a0 <__gethex+0x1ac>
 8009098:	454b      	cmp	r3, r9
 800909a:	dc36      	bgt.n	800910a <__gethex+0x216>
 800909c:	f04f 0902 	mov.w	r9, #2
 80090a0:	4629      	mov	r1, r5
 80090a2:	4620      	mov	r0, r4
 80090a4:	f7ff febe 	bl	8008e24 <rshift>
 80090a8:	442f      	add	r7, r5
 80090aa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80090ae:	42bb      	cmp	r3, r7
 80090b0:	da42      	bge.n	8009138 <__gethex+0x244>
 80090b2:	9801      	ldr	r0, [sp, #4]
 80090b4:	4621      	mov	r1, r4
 80090b6:	f000 fc43 	bl	8009940 <_Bfree>
 80090ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80090bc:	2300      	movs	r3, #0
 80090be:	6013      	str	r3, [r2, #0]
 80090c0:	25a3      	movs	r5, #163	@ 0xa3
 80090c2:	e793      	b.n	8008fec <__gethex+0xf8>
 80090c4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80090c8:	2a2e      	cmp	r2, #46	@ 0x2e
 80090ca:	d012      	beq.n	80090f2 <__gethex+0x1fe>
 80090cc:	2b20      	cmp	r3, #32
 80090ce:	d104      	bne.n	80090da <__gethex+0x1e6>
 80090d0:	f845 bb04 	str.w	fp, [r5], #4
 80090d4:	f04f 0b00 	mov.w	fp, #0
 80090d8:	465b      	mov	r3, fp
 80090da:	7830      	ldrb	r0, [r6, #0]
 80090dc:	9303      	str	r3, [sp, #12]
 80090de:	f7ff fef3 	bl	8008ec8 <__hexdig_fun>
 80090e2:	9b03      	ldr	r3, [sp, #12]
 80090e4:	f000 000f 	and.w	r0, r0, #15
 80090e8:	4098      	lsls	r0, r3
 80090ea:	ea4b 0b00 	orr.w	fp, fp, r0
 80090ee:	3304      	adds	r3, #4
 80090f0:	e7ae      	b.n	8009050 <__gethex+0x15c>
 80090f2:	45b1      	cmp	r9, r6
 80090f4:	d8ea      	bhi.n	80090cc <__gethex+0x1d8>
 80090f6:	492b      	ldr	r1, [pc, #172]	@ (80091a4 <__gethex+0x2b0>)
 80090f8:	9303      	str	r3, [sp, #12]
 80090fa:	2201      	movs	r2, #1
 80090fc:	4630      	mov	r0, r6
 80090fe:	f7fe ff81 	bl	8008004 <strncmp>
 8009102:	9b03      	ldr	r3, [sp, #12]
 8009104:	2800      	cmp	r0, #0
 8009106:	d1e1      	bne.n	80090cc <__gethex+0x1d8>
 8009108:	e7a2      	b.n	8009050 <__gethex+0x15c>
 800910a:	1ea9      	subs	r1, r5, #2
 800910c:	4620      	mov	r0, r4
 800910e:	f001 f868 	bl	800a1e2 <__any_on>
 8009112:	2800      	cmp	r0, #0
 8009114:	d0c2      	beq.n	800909c <__gethex+0x1a8>
 8009116:	f04f 0903 	mov.w	r9, #3
 800911a:	e7c1      	b.n	80090a0 <__gethex+0x1ac>
 800911c:	da09      	bge.n	8009132 <__gethex+0x23e>
 800911e:	1b75      	subs	r5, r6, r5
 8009120:	4621      	mov	r1, r4
 8009122:	9801      	ldr	r0, [sp, #4]
 8009124:	462a      	mov	r2, r5
 8009126:	f000 fe23 	bl	8009d70 <__lshift>
 800912a:	1b7f      	subs	r7, r7, r5
 800912c:	4604      	mov	r4, r0
 800912e:	f100 0a14 	add.w	sl, r0, #20
 8009132:	f04f 0900 	mov.w	r9, #0
 8009136:	e7b8      	b.n	80090aa <__gethex+0x1b6>
 8009138:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800913c:	42bd      	cmp	r5, r7
 800913e:	dd6f      	ble.n	8009220 <__gethex+0x32c>
 8009140:	1bed      	subs	r5, r5, r7
 8009142:	42ae      	cmp	r6, r5
 8009144:	dc34      	bgt.n	80091b0 <__gethex+0x2bc>
 8009146:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800914a:	2b02      	cmp	r3, #2
 800914c:	d022      	beq.n	8009194 <__gethex+0x2a0>
 800914e:	2b03      	cmp	r3, #3
 8009150:	d024      	beq.n	800919c <__gethex+0x2a8>
 8009152:	2b01      	cmp	r3, #1
 8009154:	d115      	bne.n	8009182 <__gethex+0x28e>
 8009156:	42ae      	cmp	r6, r5
 8009158:	d113      	bne.n	8009182 <__gethex+0x28e>
 800915a:	2e01      	cmp	r6, #1
 800915c:	d10b      	bne.n	8009176 <__gethex+0x282>
 800915e:	9a02      	ldr	r2, [sp, #8]
 8009160:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009164:	6013      	str	r3, [r2, #0]
 8009166:	2301      	movs	r3, #1
 8009168:	6123      	str	r3, [r4, #16]
 800916a:	f8ca 3000 	str.w	r3, [sl]
 800916e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009170:	2562      	movs	r5, #98	@ 0x62
 8009172:	601c      	str	r4, [r3, #0]
 8009174:	e73a      	b.n	8008fec <__gethex+0xf8>
 8009176:	1e71      	subs	r1, r6, #1
 8009178:	4620      	mov	r0, r4
 800917a:	f001 f832 	bl	800a1e2 <__any_on>
 800917e:	2800      	cmp	r0, #0
 8009180:	d1ed      	bne.n	800915e <__gethex+0x26a>
 8009182:	9801      	ldr	r0, [sp, #4]
 8009184:	4621      	mov	r1, r4
 8009186:	f000 fbdb 	bl	8009940 <_Bfree>
 800918a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800918c:	2300      	movs	r3, #0
 800918e:	6013      	str	r3, [r2, #0]
 8009190:	2550      	movs	r5, #80	@ 0x50
 8009192:	e72b      	b.n	8008fec <__gethex+0xf8>
 8009194:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009196:	2b00      	cmp	r3, #0
 8009198:	d1f3      	bne.n	8009182 <__gethex+0x28e>
 800919a:	e7e0      	b.n	800915e <__gethex+0x26a>
 800919c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d1dd      	bne.n	800915e <__gethex+0x26a>
 80091a2:	e7ee      	b.n	8009182 <__gethex+0x28e>
 80091a4:	0800c4dd 	.word	0x0800c4dd
 80091a8:	0800c6b5 	.word	0x0800c6b5
 80091ac:	0800c6c6 	.word	0x0800c6c6
 80091b0:	1e6f      	subs	r7, r5, #1
 80091b2:	f1b9 0f00 	cmp.w	r9, #0
 80091b6:	d130      	bne.n	800921a <__gethex+0x326>
 80091b8:	b127      	cbz	r7, 80091c4 <__gethex+0x2d0>
 80091ba:	4639      	mov	r1, r7
 80091bc:	4620      	mov	r0, r4
 80091be:	f001 f810 	bl	800a1e2 <__any_on>
 80091c2:	4681      	mov	r9, r0
 80091c4:	117a      	asrs	r2, r7, #5
 80091c6:	2301      	movs	r3, #1
 80091c8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80091cc:	f007 071f 	and.w	r7, r7, #31
 80091d0:	40bb      	lsls	r3, r7
 80091d2:	4213      	tst	r3, r2
 80091d4:	4629      	mov	r1, r5
 80091d6:	4620      	mov	r0, r4
 80091d8:	bf18      	it	ne
 80091da:	f049 0902 	orrne.w	r9, r9, #2
 80091de:	f7ff fe21 	bl	8008e24 <rshift>
 80091e2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80091e6:	1b76      	subs	r6, r6, r5
 80091e8:	2502      	movs	r5, #2
 80091ea:	f1b9 0f00 	cmp.w	r9, #0
 80091ee:	d047      	beq.n	8009280 <__gethex+0x38c>
 80091f0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80091f4:	2b02      	cmp	r3, #2
 80091f6:	d015      	beq.n	8009224 <__gethex+0x330>
 80091f8:	2b03      	cmp	r3, #3
 80091fa:	d017      	beq.n	800922c <__gethex+0x338>
 80091fc:	2b01      	cmp	r3, #1
 80091fe:	d109      	bne.n	8009214 <__gethex+0x320>
 8009200:	f019 0f02 	tst.w	r9, #2
 8009204:	d006      	beq.n	8009214 <__gethex+0x320>
 8009206:	f8da 3000 	ldr.w	r3, [sl]
 800920a:	ea49 0903 	orr.w	r9, r9, r3
 800920e:	f019 0f01 	tst.w	r9, #1
 8009212:	d10e      	bne.n	8009232 <__gethex+0x33e>
 8009214:	f045 0510 	orr.w	r5, r5, #16
 8009218:	e032      	b.n	8009280 <__gethex+0x38c>
 800921a:	f04f 0901 	mov.w	r9, #1
 800921e:	e7d1      	b.n	80091c4 <__gethex+0x2d0>
 8009220:	2501      	movs	r5, #1
 8009222:	e7e2      	b.n	80091ea <__gethex+0x2f6>
 8009224:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009226:	f1c3 0301 	rsb	r3, r3, #1
 800922a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800922c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800922e:	2b00      	cmp	r3, #0
 8009230:	d0f0      	beq.n	8009214 <__gethex+0x320>
 8009232:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009236:	f104 0314 	add.w	r3, r4, #20
 800923a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800923e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009242:	f04f 0c00 	mov.w	ip, #0
 8009246:	4618      	mov	r0, r3
 8009248:	f853 2b04 	ldr.w	r2, [r3], #4
 800924c:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8009250:	d01b      	beq.n	800928a <__gethex+0x396>
 8009252:	3201      	adds	r2, #1
 8009254:	6002      	str	r2, [r0, #0]
 8009256:	2d02      	cmp	r5, #2
 8009258:	f104 0314 	add.w	r3, r4, #20
 800925c:	d13c      	bne.n	80092d8 <__gethex+0x3e4>
 800925e:	f8d8 2000 	ldr.w	r2, [r8]
 8009262:	3a01      	subs	r2, #1
 8009264:	42b2      	cmp	r2, r6
 8009266:	d109      	bne.n	800927c <__gethex+0x388>
 8009268:	1171      	asrs	r1, r6, #5
 800926a:	2201      	movs	r2, #1
 800926c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009270:	f006 061f 	and.w	r6, r6, #31
 8009274:	fa02 f606 	lsl.w	r6, r2, r6
 8009278:	421e      	tst	r6, r3
 800927a:	d13a      	bne.n	80092f2 <__gethex+0x3fe>
 800927c:	f045 0520 	orr.w	r5, r5, #32
 8009280:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009282:	601c      	str	r4, [r3, #0]
 8009284:	9b02      	ldr	r3, [sp, #8]
 8009286:	601f      	str	r7, [r3, #0]
 8009288:	e6b0      	b.n	8008fec <__gethex+0xf8>
 800928a:	4299      	cmp	r1, r3
 800928c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009290:	d8d9      	bhi.n	8009246 <__gethex+0x352>
 8009292:	68a3      	ldr	r3, [r4, #8]
 8009294:	459b      	cmp	fp, r3
 8009296:	db17      	blt.n	80092c8 <__gethex+0x3d4>
 8009298:	6861      	ldr	r1, [r4, #4]
 800929a:	9801      	ldr	r0, [sp, #4]
 800929c:	3101      	adds	r1, #1
 800929e:	f000 fb0f 	bl	80098c0 <_Balloc>
 80092a2:	4681      	mov	r9, r0
 80092a4:	b918      	cbnz	r0, 80092ae <__gethex+0x3ba>
 80092a6:	4b1a      	ldr	r3, [pc, #104]	@ (8009310 <__gethex+0x41c>)
 80092a8:	4602      	mov	r2, r0
 80092aa:	2184      	movs	r1, #132	@ 0x84
 80092ac:	e6c5      	b.n	800903a <__gethex+0x146>
 80092ae:	6922      	ldr	r2, [r4, #16]
 80092b0:	3202      	adds	r2, #2
 80092b2:	f104 010c 	add.w	r1, r4, #12
 80092b6:	0092      	lsls	r2, r2, #2
 80092b8:	300c      	adds	r0, #12
 80092ba:	f7fe fefe 	bl	80080ba <memcpy>
 80092be:	4621      	mov	r1, r4
 80092c0:	9801      	ldr	r0, [sp, #4]
 80092c2:	f000 fb3d 	bl	8009940 <_Bfree>
 80092c6:	464c      	mov	r4, r9
 80092c8:	6923      	ldr	r3, [r4, #16]
 80092ca:	1c5a      	adds	r2, r3, #1
 80092cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80092d0:	6122      	str	r2, [r4, #16]
 80092d2:	2201      	movs	r2, #1
 80092d4:	615a      	str	r2, [r3, #20]
 80092d6:	e7be      	b.n	8009256 <__gethex+0x362>
 80092d8:	6922      	ldr	r2, [r4, #16]
 80092da:	455a      	cmp	r2, fp
 80092dc:	dd0b      	ble.n	80092f6 <__gethex+0x402>
 80092de:	2101      	movs	r1, #1
 80092e0:	4620      	mov	r0, r4
 80092e2:	f7ff fd9f 	bl	8008e24 <rshift>
 80092e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80092ea:	3701      	adds	r7, #1
 80092ec:	42bb      	cmp	r3, r7
 80092ee:	f6ff aee0 	blt.w	80090b2 <__gethex+0x1be>
 80092f2:	2501      	movs	r5, #1
 80092f4:	e7c2      	b.n	800927c <__gethex+0x388>
 80092f6:	f016 061f 	ands.w	r6, r6, #31
 80092fa:	d0fa      	beq.n	80092f2 <__gethex+0x3fe>
 80092fc:	4453      	add	r3, sl
 80092fe:	f1c6 0620 	rsb	r6, r6, #32
 8009302:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009306:	f000 fbcd 	bl	8009aa4 <__hi0bits>
 800930a:	42b0      	cmp	r0, r6
 800930c:	dbe7      	blt.n	80092de <__gethex+0x3ea>
 800930e:	e7f0      	b.n	80092f2 <__gethex+0x3fe>
 8009310:	0800c6b5 	.word	0x0800c6b5

08009314 <L_shift>:
 8009314:	f1c2 0208 	rsb	r2, r2, #8
 8009318:	0092      	lsls	r2, r2, #2
 800931a:	b570      	push	{r4, r5, r6, lr}
 800931c:	f1c2 0620 	rsb	r6, r2, #32
 8009320:	6843      	ldr	r3, [r0, #4]
 8009322:	6804      	ldr	r4, [r0, #0]
 8009324:	fa03 f506 	lsl.w	r5, r3, r6
 8009328:	432c      	orrs	r4, r5
 800932a:	40d3      	lsrs	r3, r2
 800932c:	6004      	str	r4, [r0, #0]
 800932e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009332:	4288      	cmp	r0, r1
 8009334:	d3f4      	bcc.n	8009320 <L_shift+0xc>
 8009336:	bd70      	pop	{r4, r5, r6, pc}

08009338 <__match>:
 8009338:	b530      	push	{r4, r5, lr}
 800933a:	6803      	ldr	r3, [r0, #0]
 800933c:	3301      	adds	r3, #1
 800933e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009342:	b914      	cbnz	r4, 800934a <__match+0x12>
 8009344:	6003      	str	r3, [r0, #0]
 8009346:	2001      	movs	r0, #1
 8009348:	bd30      	pop	{r4, r5, pc}
 800934a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800934e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009352:	2d19      	cmp	r5, #25
 8009354:	bf98      	it	ls
 8009356:	3220      	addls	r2, #32
 8009358:	42a2      	cmp	r2, r4
 800935a:	d0f0      	beq.n	800933e <__match+0x6>
 800935c:	2000      	movs	r0, #0
 800935e:	e7f3      	b.n	8009348 <__match+0x10>

08009360 <__hexnan>:
 8009360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009364:	680b      	ldr	r3, [r1, #0]
 8009366:	6801      	ldr	r1, [r0, #0]
 8009368:	115e      	asrs	r6, r3, #5
 800936a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800936e:	f013 031f 	ands.w	r3, r3, #31
 8009372:	b087      	sub	sp, #28
 8009374:	bf18      	it	ne
 8009376:	3604      	addne	r6, #4
 8009378:	2500      	movs	r5, #0
 800937a:	1f37      	subs	r7, r6, #4
 800937c:	4682      	mov	sl, r0
 800937e:	4690      	mov	r8, r2
 8009380:	9301      	str	r3, [sp, #4]
 8009382:	f846 5c04 	str.w	r5, [r6, #-4]
 8009386:	46b9      	mov	r9, r7
 8009388:	463c      	mov	r4, r7
 800938a:	9502      	str	r5, [sp, #8]
 800938c:	46ab      	mov	fp, r5
 800938e:	784a      	ldrb	r2, [r1, #1]
 8009390:	1c4b      	adds	r3, r1, #1
 8009392:	9303      	str	r3, [sp, #12]
 8009394:	b342      	cbz	r2, 80093e8 <__hexnan+0x88>
 8009396:	4610      	mov	r0, r2
 8009398:	9105      	str	r1, [sp, #20]
 800939a:	9204      	str	r2, [sp, #16]
 800939c:	f7ff fd94 	bl	8008ec8 <__hexdig_fun>
 80093a0:	2800      	cmp	r0, #0
 80093a2:	d151      	bne.n	8009448 <__hexnan+0xe8>
 80093a4:	9a04      	ldr	r2, [sp, #16]
 80093a6:	9905      	ldr	r1, [sp, #20]
 80093a8:	2a20      	cmp	r2, #32
 80093aa:	d818      	bhi.n	80093de <__hexnan+0x7e>
 80093ac:	9b02      	ldr	r3, [sp, #8]
 80093ae:	459b      	cmp	fp, r3
 80093b0:	dd13      	ble.n	80093da <__hexnan+0x7a>
 80093b2:	454c      	cmp	r4, r9
 80093b4:	d206      	bcs.n	80093c4 <__hexnan+0x64>
 80093b6:	2d07      	cmp	r5, #7
 80093b8:	dc04      	bgt.n	80093c4 <__hexnan+0x64>
 80093ba:	462a      	mov	r2, r5
 80093bc:	4649      	mov	r1, r9
 80093be:	4620      	mov	r0, r4
 80093c0:	f7ff ffa8 	bl	8009314 <L_shift>
 80093c4:	4544      	cmp	r4, r8
 80093c6:	d952      	bls.n	800946e <__hexnan+0x10e>
 80093c8:	2300      	movs	r3, #0
 80093ca:	f1a4 0904 	sub.w	r9, r4, #4
 80093ce:	f844 3c04 	str.w	r3, [r4, #-4]
 80093d2:	f8cd b008 	str.w	fp, [sp, #8]
 80093d6:	464c      	mov	r4, r9
 80093d8:	461d      	mov	r5, r3
 80093da:	9903      	ldr	r1, [sp, #12]
 80093dc:	e7d7      	b.n	800938e <__hexnan+0x2e>
 80093de:	2a29      	cmp	r2, #41	@ 0x29
 80093e0:	d157      	bne.n	8009492 <__hexnan+0x132>
 80093e2:	3102      	adds	r1, #2
 80093e4:	f8ca 1000 	str.w	r1, [sl]
 80093e8:	f1bb 0f00 	cmp.w	fp, #0
 80093ec:	d051      	beq.n	8009492 <__hexnan+0x132>
 80093ee:	454c      	cmp	r4, r9
 80093f0:	d206      	bcs.n	8009400 <__hexnan+0xa0>
 80093f2:	2d07      	cmp	r5, #7
 80093f4:	dc04      	bgt.n	8009400 <__hexnan+0xa0>
 80093f6:	462a      	mov	r2, r5
 80093f8:	4649      	mov	r1, r9
 80093fa:	4620      	mov	r0, r4
 80093fc:	f7ff ff8a 	bl	8009314 <L_shift>
 8009400:	4544      	cmp	r4, r8
 8009402:	d936      	bls.n	8009472 <__hexnan+0x112>
 8009404:	f1a8 0204 	sub.w	r2, r8, #4
 8009408:	4623      	mov	r3, r4
 800940a:	f853 1b04 	ldr.w	r1, [r3], #4
 800940e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009412:	429f      	cmp	r7, r3
 8009414:	d2f9      	bcs.n	800940a <__hexnan+0xaa>
 8009416:	1b3b      	subs	r3, r7, r4
 8009418:	f023 0303 	bic.w	r3, r3, #3
 800941c:	3304      	adds	r3, #4
 800941e:	3401      	adds	r4, #1
 8009420:	3e03      	subs	r6, #3
 8009422:	42b4      	cmp	r4, r6
 8009424:	bf88      	it	hi
 8009426:	2304      	movhi	r3, #4
 8009428:	4443      	add	r3, r8
 800942a:	2200      	movs	r2, #0
 800942c:	f843 2b04 	str.w	r2, [r3], #4
 8009430:	429f      	cmp	r7, r3
 8009432:	d2fb      	bcs.n	800942c <__hexnan+0xcc>
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	b91b      	cbnz	r3, 8009440 <__hexnan+0xe0>
 8009438:	4547      	cmp	r7, r8
 800943a:	d128      	bne.n	800948e <__hexnan+0x12e>
 800943c:	2301      	movs	r3, #1
 800943e:	603b      	str	r3, [r7, #0]
 8009440:	2005      	movs	r0, #5
 8009442:	b007      	add	sp, #28
 8009444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009448:	3501      	adds	r5, #1
 800944a:	2d08      	cmp	r5, #8
 800944c:	f10b 0b01 	add.w	fp, fp, #1
 8009450:	dd06      	ble.n	8009460 <__hexnan+0x100>
 8009452:	4544      	cmp	r4, r8
 8009454:	d9c1      	bls.n	80093da <__hexnan+0x7a>
 8009456:	2300      	movs	r3, #0
 8009458:	f844 3c04 	str.w	r3, [r4, #-4]
 800945c:	2501      	movs	r5, #1
 800945e:	3c04      	subs	r4, #4
 8009460:	6822      	ldr	r2, [r4, #0]
 8009462:	f000 000f 	and.w	r0, r0, #15
 8009466:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800946a:	6020      	str	r0, [r4, #0]
 800946c:	e7b5      	b.n	80093da <__hexnan+0x7a>
 800946e:	2508      	movs	r5, #8
 8009470:	e7b3      	b.n	80093da <__hexnan+0x7a>
 8009472:	9b01      	ldr	r3, [sp, #4]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d0dd      	beq.n	8009434 <__hexnan+0xd4>
 8009478:	f1c3 0320 	rsb	r3, r3, #32
 800947c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009480:	40da      	lsrs	r2, r3
 8009482:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009486:	4013      	ands	r3, r2
 8009488:	f846 3c04 	str.w	r3, [r6, #-4]
 800948c:	e7d2      	b.n	8009434 <__hexnan+0xd4>
 800948e:	3f04      	subs	r7, #4
 8009490:	e7d0      	b.n	8009434 <__hexnan+0xd4>
 8009492:	2004      	movs	r0, #4
 8009494:	e7d5      	b.n	8009442 <__hexnan+0xe2>

08009496 <__ssputs_r>:
 8009496:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800949a:	688e      	ldr	r6, [r1, #8]
 800949c:	461f      	mov	r7, r3
 800949e:	42be      	cmp	r6, r7
 80094a0:	680b      	ldr	r3, [r1, #0]
 80094a2:	4682      	mov	sl, r0
 80094a4:	460c      	mov	r4, r1
 80094a6:	4690      	mov	r8, r2
 80094a8:	d82d      	bhi.n	8009506 <__ssputs_r+0x70>
 80094aa:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80094ae:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80094b2:	d026      	beq.n	8009502 <__ssputs_r+0x6c>
 80094b4:	6965      	ldr	r5, [r4, #20]
 80094b6:	6909      	ldr	r1, [r1, #16]
 80094b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80094bc:	eba3 0901 	sub.w	r9, r3, r1
 80094c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80094c4:	1c7b      	adds	r3, r7, #1
 80094c6:	444b      	add	r3, r9
 80094c8:	106d      	asrs	r5, r5, #1
 80094ca:	429d      	cmp	r5, r3
 80094cc:	bf38      	it	cc
 80094ce:	461d      	movcc	r5, r3
 80094d0:	0553      	lsls	r3, r2, #21
 80094d2:	d527      	bpl.n	8009524 <__ssputs_r+0x8e>
 80094d4:	4629      	mov	r1, r5
 80094d6:	f7fd f9a1 	bl	800681c <_malloc_r>
 80094da:	4606      	mov	r6, r0
 80094dc:	b360      	cbz	r0, 8009538 <__ssputs_r+0xa2>
 80094de:	6921      	ldr	r1, [r4, #16]
 80094e0:	464a      	mov	r2, r9
 80094e2:	f7fe fdea 	bl	80080ba <memcpy>
 80094e6:	89a3      	ldrh	r3, [r4, #12]
 80094e8:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80094ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094f0:	81a3      	strh	r3, [r4, #12]
 80094f2:	6126      	str	r6, [r4, #16]
 80094f4:	6165      	str	r5, [r4, #20]
 80094f6:	444e      	add	r6, r9
 80094f8:	eba5 0509 	sub.w	r5, r5, r9
 80094fc:	6026      	str	r6, [r4, #0]
 80094fe:	60a5      	str	r5, [r4, #8]
 8009500:	463e      	mov	r6, r7
 8009502:	42be      	cmp	r6, r7
 8009504:	d900      	bls.n	8009508 <__ssputs_r+0x72>
 8009506:	463e      	mov	r6, r7
 8009508:	6820      	ldr	r0, [r4, #0]
 800950a:	4632      	mov	r2, r6
 800950c:	4641      	mov	r1, r8
 800950e:	f000 fffe 	bl	800a50e <memmove>
 8009512:	68a3      	ldr	r3, [r4, #8]
 8009514:	1b9b      	subs	r3, r3, r6
 8009516:	60a3      	str	r3, [r4, #8]
 8009518:	6823      	ldr	r3, [r4, #0]
 800951a:	4433      	add	r3, r6
 800951c:	6023      	str	r3, [r4, #0]
 800951e:	2000      	movs	r0, #0
 8009520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009524:	462a      	mov	r2, r5
 8009526:	f000 fec0 	bl	800a2aa <_realloc_r>
 800952a:	4606      	mov	r6, r0
 800952c:	2800      	cmp	r0, #0
 800952e:	d1e0      	bne.n	80094f2 <__ssputs_r+0x5c>
 8009530:	6921      	ldr	r1, [r4, #16]
 8009532:	4650      	mov	r0, sl
 8009534:	f7ff fc2c 	bl	8008d90 <_free_r>
 8009538:	230c      	movs	r3, #12
 800953a:	f8ca 3000 	str.w	r3, [sl]
 800953e:	89a3      	ldrh	r3, [r4, #12]
 8009540:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009544:	81a3      	strh	r3, [r4, #12]
 8009546:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800954a:	e7e9      	b.n	8009520 <__ssputs_r+0x8a>

0800954c <_svfiprintf_r>:
 800954c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009550:	4698      	mov	r8, r3
 8009552:	898b      	ldrh	r3, [r1, #12]
 8009554:	061b      	lsls	r3, r3, #24
 8009556:	b09d      	sub	sp, #116	@ 0x74
 8009558:	4607      	mov	r7, r0
 800955a:	460d      	mov	r5, r1
 800955c:	4614      	mov	r4, r2
 800955e:	d510      	bpl.n	8009582 <_svfiprintf_r+0x36>
 8009560:	690b      	ldr	r3, [r1, #16]
 8009562:	b973      	cbnz	r3, 8009582 <_svfiprintf_r+0x36>
 8009564:	2140      	movs	r1, #64	@ 0x40
 8009566:	f7fd f959 	bl	800681c <_malloc_r>
 800956a:	6028      	str	r0, [r5, #0]
 800956c:	6128      	str	r0, [r5, #16]
 800956e:	b930      	cbnz	r0, 800957e <_svfiprintf_r+0x32>
 8009570:	230c      	movs	r3, #12
 8009572:	603b      	str	r3, [r7, #0]
 8009574:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009578:	b01d      	add	sp, #116	@ 0x74
 800957a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800957e:	2340      	movs	r3, #64	@ 0x40
 8009580:	616b      	str	r3, [r5, #20]
 8009582:	2300      	movs	r3, #0
 8009584:	9309      	str	r3, [sp, #36]	@ 0x24
 8009586:	2320      	movs	r3, #32
 8009588:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800958c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009590:	2330      	movs	r3, #48	@ 0x30
 8009592:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009730 <_svfiprintf_r+0x1e4>
 8009596:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800959a:	f04f 0901 	mov.w	r9, #1
 800959e:	4623      	mov	r3, r4
 80095a0:	469a      	mov	sl, r3
 80095a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095a6:	b10a      	cbz	r2, 80095ac <_svfiprintf_r+0x60>
 80095a8:	2a25      	cmp	r2, #37	@ 0x25
 80095aa:	d1f9      	bne.n	80095a0 <_svfiprintf_r+0x54>
 80095ac:	ebba 0b04 	subs.w	fp, sl, r4
 80095b0:	d00b      	beq.n	80095ca <_svfiprintf_r+0x7e>
 80095b2:	465b      	mov	r3, fp
 80095b4:	4622      	mov	r2, r4
 80095b6:	4629      	mov	r1, r5
 80095b8:	4638      	mov	r0, r7
 80095ba:	f7ff ff6c 	bl	8009496 <__ssputs_r>
 80095be:	3001      	adds	r0, #1
 80095c0:	f000 80a7 	beq.w	8009712 <_svfiprintf_r+0x1c6>
 80095c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095c6:	445a      	add	r2, fp
 80095c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80095ca:	f89a 3000 	ldrb.w	r3, [sl]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	f000 809f 	beq.w	8009712 <_svfiprintf_r+0x1c6>
 80095d4:	2300      	movs	r3, #0
 80095d6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80095da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095de:	f10a 0a01 	add.w	sl, sl, #1
 80095e2:	9304      	str	r3, [sp, #16]
 80095e4:	9307      	str	r3, [sp, #28]
 80095e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80095ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80095ec:	4654      	mov	r4, sl
 80095ee:	2205      	movs	r2, #5
 80095f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095f4:	484e      	ldr	r0, [pc, #312]	@ (8009730 <_svfiprintf_r+0x1e4>)
 80095f6:	f7f6 fe13 	bl	8000220 <memchr>
 80095fa:	9a04      	ldr	r2, [sp, #16]
 80095fc:	b9d8      	cbnz	r0, 8009636 <_svfiprintf_r+0xea>
 80095fe:	06d0      	lsls	r0, r2, #27
 8009600:	bf44      	itt	mi
 8009602:	2320      	movmi	r3, #32
 8009604:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009608:	0711      	lsls	r1, r2, #28
 800960a:	bf44      	itt	mi
 800960c:	232b      	movmi	r3, #43	@ 0x2b
 800960e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009612:	f89a 3000 	ldrb.w	r3, [sl]
 8009616:	2b2a      	cmp	r3, #42	@ 0x2a
 8009618:	d015      	beq.n	8009646 <_svfiprintf_r+0xfa>
 800961a:	9a07      	ldr	r2, [sp, #28]
 800961c:	4654      	mov	r4, sl
 800961e:	2000      	movs	r0, #0
 8009620:	f04f 0c0a 	mov.w	ip, #10
 8009624:	4621      	mov	r1, r4
 8009626:	f811 3b01 	ldrb.w	r3, [r1], #1
 800962a:	3b30      	subs	r3, #48	@ 0x30
 800962c:	2b09      	cmp	r3, #9
 800962e:	d94b      	bls.n	80096c8 <_svfiprintf_r+0x17c>
 8009630:	b1b0      	cbz	r0, 8009660 <_svfiprintf_r+0x114>
 8009632:	9207      	str	r2, [sp, #28]
 8009634:	e014      	b.n	8009660 <_svfiprintf_r+0x114>
 8009636:	eba0 0308 	sub.w	r3, r0, r8
 800963a:	fa09 f303 	lsl.w	r3, r9, r3
 800963e:	4313      	orrs	r3, r2
 8009640:	9304      	str	r3, [sp, #16]
 8009642:	46a2      	mov	sl, r4
 8009644:	e7d2      	b.n	80095ec <_svfiprintf_r+0xa0>
 8009646:	9b03      	ldr	r3, [sp, #12]
 8009648:	1d19      	adds	r1, r3, #4
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	9103      	str	r1, [sp, #12]
 800964e:	2b00      	cmp	r3, #0
 8009650:	bfbb      	ittet	lt
 8009652:	425b      	neglt	r3, r3
 8009654:	f042 0202 	orrlt.w	r2, r2, #2
 8009658:	9307      	strge	r3, [sp, #28]
 800965a:	9307      	strlt	r3, [sp, #28]
 800965c:	bfb8      	it	lt
 800965e:	9204      	strlt	r2, [sp, #16]
 8009660:	7823      	ldrb	r3, [r4, #0]
 8009662:	2b2e      	cmp	r3, #46	@ 0x2e
 8009664:	d10a      	bne.n	800967c <_svfiprintf_r+0x130>
 8009666:	7863      	ldrb	r3, [r4, #1]
 8009668:	2b2a      	cmp	r3, #42	@ 0x2a
 800966a:	d132      	bne.n	80096d2 <_svfiprintf_r+0x186>
 800966c:	9b03      	ldr	r3, [sp, #12]
 800966e:	1d1a      	adds	r2, r3, #4
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	9203      	str	r2, [sp, #12]
 8009674:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009678:	3402      	adds	r4, #2
 800967a:	9305      	str	r3, [sp, #20]
 800967c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009740 <_svfiprintf_r+0x1f4>
 8009680:	7821      	ldrb	r1, [r4, #0]
 8009682:	2203      	movs	r2, #3
 8009684:	4650      	mov	r0, sl
 8009686:	f7f6 fdcb 	bl	8000220 <memchr>
 800968a:	b138      	cbz	r0, 800969c <_svfiprintf_r+0x150>
 800968c:	9b04      	ldr	r3, [sp, #16]
 800968e:	eba0 000a 	sub.w	r0, r0, sl
 8009692:	2240      	movs	r2, #64	@ 0x40
 8009694:	4082      	lsls	r2, r0
 8009696:	4313      	orrs	r3, r2
 8009698:	3401      	adds	r4, #1
 800969a:	9304      	str	r3, [sp, #16]
 800969c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096a0:	4824      	ldr	r0, [pc, #144]	@ (8009734 <_svfiprintf_r+0x1e8>)
 80096a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80096a6:	2206      	movs	r2, #6
 80096a8:	f7f6 fdba 	bl	8000220 <memchr>
 80096ac:	2800      	cmp	r0, #0
 80096ae:	d036      	beq.n	800971e <_svfiprintf_r+0x1d2>
 80096b0:	4b21      	ldr	r3, [pc, #132]	@ (8009738 <_svfiprintf_r+0x1ec>)
 80096b2:	bb1b      	cbnz	r3, 80096fc <_svfiprintf_r+0x1b0>
 80096b4:	9b03      	ldr	r3, [sp, #12]
 80096b6:	3307      	adds	r3, #7
 80096b8:	f023 0307 	bic.w	r3, r3, #7
 80096bc:	3308      	adds	r3, #8
 80096be:	9303      	str	r3, [sp, #12]
 80096c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096c2:	4433      	add	r3, r6
 80096c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80096c6:	e76a      	b.n	800959e <_svfiprintf_r+0x52>
 80096c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80096cc:	460c      	mov	r4, r1
 80096ce:	2001      	movs	r0, #1
 80096d0:	e7a8      	b.n	8009624 <_svfiprintf_r+0xd8>
 80096d2:	2300      	movs	r3, #0
 80096d4:	3401      	adds	r4, #1
 80096d6:	9305      	str	r3, [sp, #20]
 80096d8:	4619      	mov	r1, r3
 80096da:	f04f 0c0a 	mov.w	ip, #10
 80096de:	4620      	mov	r0, r4
 80096e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096e4:	3a30      	subs	r2, #48	@ 0x30
 80096e6:	2a09      	cmp	r2, #9
 80096e8:	d903      	bls.n	80096f2 <_svfiprintf_r+0x1a6>
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d0c6      	beq.n	800967c <_svfiprintf_r+0x130>
 80096ee:	9105      	str	r1, [sp, #20]
 80096f0:	e7c4      	b.n	800967c <_svfiprintf_r+0x130>
 80096f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80096f6:	4604      	mov	r4, r0
 80096f8:	2301      	movs	r3, #1
 80096fa:	e7f0      	b.n	80096de <_svfiprintf_r+0x192>
 80096fc:	ab03      	add	r3, sp, #12
 80096fe:	9300      	str	r3, [sp, #0]
 8009700:	462a      	mov	r2, r5
 8009702:	4b0e      	ldr	r3, [pc, #56]	@ (800973c <_svfiprintf_r+0x1f0>)
 8009704:	a904      	add	r1, sp, #16
 8009706:	4638      	mov	r0, r7
 8009708:	f7fc fe2c 	bl	8006364 <_printf_float>
 800970c:	1c42      	adds	r2, r0, #1
 800970e:	4606      	mov	r6, r0
 8009710:	d1d6      	bne.n	80096c0 <_svfiprintf_r+0x174>
 8009712:	89ab      	ldrh	r3, [r5, #12]
 8009714:	065b      	lsls	r3, r3, #25
 8009716:	f53f af2d 	bmi.w	8009574 <_svfiprintf_r+0x28>
 800971a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800971c:	e72c      	b.n	8009578 <_svfiprintf_r+0x2c>
 800971e:	ab03      	add	r3, sp, #12
 8009720:	9300      	str	r3, [sp, #0]
 8009722:	462a      	mov	r2, r5
 8009724:	4b05      	ldr	r3, [pc, #20]	@ (800973c <_svfiprintf_r+0x1f0>)
 8009726:	a904      	add	r1, sp, #16
 8009728:	4638      	mov	r0, r7
 800972a:	f7fd f965 	bl	80069f8 <_printf_i>
 800972e:	e7ed      	b.n	800970c <_svfiprintf_r+0x1c0>
 8009730:	0800c726 	.word	0x0800c726
 8009734:	0800c730 	.word	0x0800c730
 8009738:	08006365 	.word	0x08006365
 800973c:	08009497 	.word	0x08009497
 8009740:	0800c72c 	.word	0x0800c72c

08009744 <__ascii_mbtowc>:
 8009744:	b082      	sub	sp, #8
 8009746:	b901      	cbnz	r1, 800974a <__ascii_mbtowc+0x6>
 8009748:	a901      	add	r1, sp, #4
 800974a:	b142      	cbz	r2, 800975e <__ascii_mbtowc+0x1a>
 800974c:	b14b      	cbz	r3, 8009762 <__ascii_mbtowc+0x1e>
 800974e:	7813      	ldrb	r3, [r2, #0]
 8009750:	600b      	str	r3, [r1, #0]
 8009752:	7812      	ldrb	r2, [r2, #0]
 8009754:	1e10      	subs	r0, r2, #0
 8009756:	bf18      	it	ne
 8009758:	2001      	movne	r0, #1
 800975a:	b002      	add	sp, #8
 800975c:	4770      	bx	lr
 800975e:	4610      	mov	r0, r2
 8009760:	e7fb      	b.n	800975a <__ascii_mbtowc+0x16>
 8009762:	f06f 0001 	mvn.w	r0, #1
 8009766:	e7f8      	b.n	800975a <__ascii_mbtowc+0x16>

08009768 <__sflush_r>:
 8009768:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800976c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009770:	0716      	lsls	r6, r2, #28
 8009772:	4605      	mov	r5, r0
 8009774:	460c      	mov	r4, r1
 8009776:	d454      	bmi.n	8009822 <__sflush_r+0xba>
 8009778:	684b      	ldr	r3, [r1, #4]
 800977a:	2b00      	cmp	r3, #0
 800977c:	dc02      	bgt.n	8009784 <__sflush_r+0x1c>
 800977e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009780:	2b00      	cmp	r3, #0
 8009782:	dd48      	ble.n	8009816 <__sflush_r+0xae>
 8009784:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009786:	2e00      	cmp	r6, #0
 8009788:	d045      	beq.n	8009816 <__sflush_r+0xae>
 800978a:	2300      	movs	r3, #0
 800978c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009790:	682f      	ldr	r7, [r5, #0]
 8009792:	6a21      	ldr	r1, [r4, #32]
 8009794:	602b      	str	r3, [r5, #0]
 8009796:	d030      	beq.n	80097fa <__sflush_r+0x92>
 8009798:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800979a:	89a3      	ldrh	r3, [r4, #12]
 800979c:	0759      	lsls	r1, r3, #29
 800979e:	d505      	bpl.n	80097ac <__sflush_r+0x44>
 80097a0:	6863      	ldr	r3, [r4, #4]
 80097a2:	1ad2      	subs	r2, r2, r3
 80097a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80097a6:	b10b      	cbz	r3, 80097ac <__sflush_r+0x44>
 80097a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80097aa:	1ad2      	subs	r2, r2, r3
 80097ac:	2300      	movs	r3, #0
 80097ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80097b0:	6a21      	ldr	r1, [r4, #32]
 80097b2:	4628      	mov	r0, r5
 80097b4:	47b0      	blx	r6
 80097b6:	1c43      	adds	r3, r0, #1
 80097b8:	89a3      	ldrh	r3, [r4, #12]
 80097ba:	d106      	bne.n	80097ca <__sflush_r+0x62>
 80097bc:	6829      	ldr	r1, [r5, #0]
 80097be:	291d      	cmp	r1, #29
 80097c0:	d82b      	bhi.n	800981a <__sflush_r+0xb2>
 80097c2:	4a2a      	ldr	r2, [pc, #168]	@ (800986c <__sflush_r+0x104>)
 80097c4:	410a      	asrs	r2, r1
 80097c6:	07d6      	lsls	r6, r2, #31
 80097c8:	d427      	bmi.n	800981a <__sflush_r+0xb2>
 80097ca:	2200      	movs	r2, #0
 80097cc:	6062      	str	r2, [r4, #4]
 80097ce:	04d9      	lsls	r1, r3, #19
 80097d0:	6922      	ldr	r2, [r4, #16]
 80097d2:	6022      	str	r2, [r4, #0]
 80097d4:	d504      	bpl.n	80097e0 <__sflush_r+0x78>
 80097d6:	1c42      	adds	r2, r0, #1
 80097d8:	d101      	bne.n	80097de <__sflush_r+0x76>
 80097da:	682b      	ldr	r3, [r5, #0]
 80097dc:	b903      	cbnz	r3, 80097e0 <__sflush_r+0x78>
 80097de:	6560      	str	r0, [r4, #84]	@ 0x54
 80097e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80097e2:	602f      	str	r7, [r5, #0]
 80097e4:	b1b9      	cbz	r1, 8009816 <__sflush_r+0xae>
 80097e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80097ea:	4299      	cmp	r1, r3
 80097ec:	d002      	beq.n	80097f4 <__sflush_r+0x8c>
 80097ee:	4628      	mov	r0, r5
 80097f0:	f7ff face 	bl	8008d90 <_free_r>
 80097f4:	2300      	movs	r3, #0
 80097f6:	6363      	str	r3, [r4, #52]	@ 0x34
 80097f8:	e00d      	b.n	8009816 <__sflush_r+0xae>
 80097fa:	2301      	movs	r3, #1
 80097fc:	4628      	mov	r0, r5
 80097fe:	47b0      	blx	r6
 8009800:	4602      	mov	r2, r0
 8009802:	1c50      	adds	r0, r2, #1
 8009804:	d1c9      	bne.n	800979a <__sflush_r+0x32>
 8009806:	682b      	ldr	r3, [r5, #0]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d0c6      	beq.n	800979a <__sflush_r+0x32>
 800980c:	2b1d      	cmp	r3, #29
 800980e:	d001      	beq.n	8009814 <__sflush_r+0xac>
 8009810:	2b16      	cmp	r3, #22
 8009812:	d11e      	bne.n	8009852 <__sflush_r+0xea>
 8009814:	602f      	str	r7, [r5, #0]
 8009816:	2000      	movs	r0, #0
 8009818:	e022      	b.n	8009860 <__sflush_r+0xf8>
 800981a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800981e:	b21b      	sxth	r3, r3
 8009820:	e01b      	b.n	800985a <__sflush_r+0xf2>
 8009822:	690f      	ldr	r7, [r1, #16]
 8009824:	2f00      	cmp	r7, #0
 8009826:	d0f6      	beq.n	8009816 <__sflush_r+0xae>
 8009828:	0793      	lsls	r3, r2, #30
 800982a:	680e      	ldr	r6, [r1, #0]
 800982c:	bf08      	it	eq
 800982e:	694b      	ldreq	r3, [r1, #20]
 8009830:	600f      	str	r7, [r1, #0]
 8009832:	bf18      	it	ne
 8009834:	2300      	movne	r3, #0
 8009836:	eba6 0807 	sub.w	r8, r6, r7
 800983a:	608b      	str	r3, [r1, #8]
 800983c:	f1b8 0f00 	cmp.w	r8, #0
 8009840:	dde9      	ble.n	8009816 <__sflush_r+0xae>
 8009842:	6a21      	ldr	r1, [r4, #32]
 8009844:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009846:	4643      	mov	r3, r8
 8009848:	463a      	mov	r2, r7
 800984a:	4628      	mov	r0, r5
 800984c:	47b0      	blx	r6
 800984e:	2800      	cmp	r0, #0
 8009850:	dc08      	bgt.n	8009864 <__sflush_r+0xfc>
 8009852:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009856:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800985a:	81a3      	strh	r3, [r4, #12]
 800985c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009864:	4407      	add	r7, r0
 8009866:	eba8 0800 	sub.w	r8, r8, r0
 800986a:	e7e7      	b.n	800983c <__sflush_r+0xd4>
 800986c:	dfbffffe 	.word	0xdfbffffe

08009870 <_fflush_r>:
 8009870:	b538      	push	{r3, r4, r5, lr}
 8009872:	690b      	ldr	r3, [r1, #16]
 8009874:	4605      	mov	r5, r0
 8009876:	460c      	mov	r4, r1
 8009878:	b913      	cbnz	r3, 8009880 <_fflush_r+0x10>
 800987a:	2500      	movs	r5, #0
 800987c:	4628      	mov	r0, r5
 800987e:	bd38      	pop	{r3, r4, r5, pc}
 8009880:	b118      	cbz	r0, 800988a <_fflush_r+0x1a>
 8009882:	6a03      	ldr	r3, [r0, #32]
 8009884:	b90b      	cbnz	r3, 800988a <_fflush_r+0x1a>
 8009886:	f7fd fca3 	bl	80071d0 <__sinit>
 800988a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d0f3      	beq.n	800987a <_fflush_r+0xa>
 8009892:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009894:	07d0      	lsls	r0, r2, #31
 8009896:	d404      	bmi.n	80098a2 <_fflush_r+0x32>
 8009898:	0599      	lsls	r1, r3, #22
 800989a:	d402      	bmi.n	80098a2 <_fflush_r+0x32>
 800989c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800989e:	f7fe fc0a 	bl	80080b6 <__retarget_lock_acquire_recursive>
 80098a2:	4628      	mov	r0, r5
 80098a4:	4621      	mov	r1, r4
 80098a6:	f7ff ff5f 	bl	8009768 <__sflush_r>
 80098aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80098ac:	07da      	lsls	r2, r3, #31
 80098ae:	4605      	mov	r5, r0
 80098b0:	d4e4      	bmi.n	800987c <_fflush_r+0xc>
 80098b2:	89a3      	ldrh	r3, [r4, #12]
 80098b4:	059b      	lsls	r3, r3, #22
 80098b6:	d4e1      	bmi.n	800987c <_fflush_r+0xc>
 80098b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098ba:	f7fe fbfd 	bl	80080b8 <__retarget_lock_release_recursive>
 80098be:	e7dd      	b.n	800987c <_fflush_r+0xc>

080098c0 <_Balloc>:
 80098c0:	b570      	push	{r4, r5, r6, lr}
 80098c2:	69c6      	ldr	r6, [r0, #28]
 80098c4:	4604      	mov	r4, r0
 80098c6:	460d      	mov	r5, r1
 80098c8:	b976      	cbnz	r6, 80098e8 <_Balloc+0x28>
 80098ca:	2010      	movs	r0, #16
 80098cc:	f7fc ff74 	bl	80067b8 <malloc>
 80098d0:	4602      	mov	r2, r0
 80098d2:	61e0      	str	r0, [r4, #28]
 80098d4:	b920      	cbnz	r0, 80098e0 <_Balloc+0x20>
 80098d6:	4b18      	ldr	r3, [pc, #96]	@ (8009938 <_Balloc+0x78>)
 80098d8:	4818      	ldr	r0, [pc, #96]	@ (800993c <_Balloc+0x7c>)
 80098da:	216b      	movs	r1, #107	@ 0x6b
 80098dc:	f000 fe9a 	bl	800a614 <__assert_func>
 80098e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80098e4:	6006      	str	r6, [r0, #0]
 80098e6:	60c6      	str	r6, [r0, #12]
 80098e8:	69e6      	ldr	r6, [r4, #28]
 80098ea:	68f3      	ldr	r3, [r6, #12]
 80098ec:	b183      	cbz	r3, 8009910 <_Balloc+0x50>
 80098ee:	69e3      	ldr	r3, [r4, #28]
 80098f0:	68db      	ldr	r3, [r3, #12]
 80098f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80098f6:	b9b8      	cbnz	r0, 8009928 <_Balloc+0x68>
 80098f8:	2101      	movs	r1, #1
 80098fa:	fa01 f605 	lsl.w	r6, r1, r5
 80098fe:	1d72      	adds	r2, r6, #5
 8009900:	0092      	lsls	r2, r2, #2
 8009902:	4620      	mov	r0, r4
 8009904:	f000 fea4 	bl	800a650 <_calloc_r>
 8009908:	b160      	cbz	r0, 8009924 <_Balloc+0x64>
 800990a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800990e:	e00e      	b.n	800992e <_Balloc+0x6e>
 8009910:	2221      	movs	r2, #33	@ 0x21
 8009912:	2104      	movs	r1, #4
 8009914:	4620      	mov	r0, r4
 8009916:	f000 fe9b 	bl	800a650 <_calloc_r>
 800991a:	69e3      	ldr	r3, [r4, #28]
 800991c:	60f0      	str	r0, [r6, #12]
 800991e:	68db      	ldr	r3, [r3, #12]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d1e4      	bne.n	80098ee <_Balloc+0x2e>
 8009924:	2000      	movs	r0, #0
 8009926:	bd70      	pop	{r4, r5, r6, pc}
 8009928:	6802      	ldr	r2, [r0, #0]
 800992a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800992e:	2300      	movs	r3, #0
 8009930:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009934:	e7f7      	b.n	8009926 <_Balloc+0x66>
 8009936:	bf00      	nop
 8009938:	0800c646 	.word	0x0800c646
 800993c:	0800c737 	.word	0x0800c737

08009940 <_Bfree>:
 8009940:	b570      	push	{r4, r5, r6, lr}
 8009942:	69c6      	ldr	r6, [r0, #28]
 8009944:	4605      	mov	r5, r0
 8009946:	460c      	mov	r4, r1
 8009948:	b976      	cbnz	r6, 8009968 <_Bfree+0x28>
 800994a:	2010      	movs	r0, #16
 800994c:	f7fc ff34 	bl	80067b8 <malloc>
 8009950:	4602      	mov	r2, r0
 8009952:	61e8      	str	r0, [r5, #28]
 8009954:	b920      	cbnz	r0, 8009960 <_Bfree+0x20>
 8009956:	4b09      	ldr	r3, [pc, #36]	@ (800997c <_Bfree+0x3c>)
 8009958:	4809      	ldr	r0, [pc, #36]	@ (8009980 <_Bfree+0x40>)
 800995a:	218f      	movs	r1, #143	@ 0x8f
 800995c:	f000 fe5a 	bl	800a614 <__assert_func>
 8009960:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009964:	6006      	str	r6, [r0, #0]
 8009966:	60c6      	str	r6, [r0, #12]
 8009968:	b13c      	cbz	r4, 800997a <_Bfree+0x3a>
 800996a:	69eb      	ldr	r3, [r5, #28]
 800996c:	6862      	ldr	r2, [r4, #4]
 800996e:	68db      	ldr	r3, [r3, #12]
 8009970:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009974:	6021      	str	r1, [r4, #0]
 8009976:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800997a:	bd70      	pop	{r4, r5, r6, pc}
 800997c:	0800c646 	.word	0x0800c646
 8009980:	0800c737 	.word	0x0800c737

08009984 <__multadd>:
 8009984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009988:	690d      	ldr	r5, [r1, #16]
 800998a:	4607      	mov	r7, r0
 800998c:	460c      	mov	r4, r1
 800998e:	461e      	mov	r6, r3
 8009990:	f101 0c14 	add.w	ip, r1, #20
 8009994:	2000      	movs	r0, #0
 8009996:	f8dc 3000 	ldr.w	r3, [ip]
 800999a:	b299      	uxth	r1, r3
 800999c:	fb02 6101 	mla	r1, r2, r1, r6
 80099a0:	0c1e      	lsrs	r6, r3, #16
 80099a2:	0c0b      	lsrs	r3, r1, #16
 80099a4:	fb02 3306 	mla	r3, r2, r6, r3
 80099a8:	b289      	uxth	r1, r1
 80099aa:	3001      	adds	r0, #1
 80099ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80099b0:	4285      	cmp	r5, r0
 80099b2:	f84c 1b04 	str.w	r1, [ip], #4
 80099b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80099ba:	dcec      	bgt.n	8009996 <__multadd+0x12>
 80099bc:	b30e      	cbz	r6, 8009a02 <__multadd+0x7e>
 80099be:	68a3      	ldr	r3, [r4, #8]
 80099c0:	42ab      	cmp	r3, r5
 80099c2:	dc19      	bgt.n	80099f8 <__multadd+0x74>
 80099c4:	6861      	ldr	r1, [r4, #4]
 80099c6:	4638      	mov	r0, r7
 80099c8:	3101      	adds	r1, #1
 80099ca:	f7ff ff79 	bl	80098c0 <_Balloc>
 80099ce:	4680      	mov	r8, r0
 80099d0:	b928      	cbnz	r0, 80099de <__multadd+0x5a>
 80099d2:	4602      	mov	r2, r0
 80099d4:	4b0c      	ldr	r3, [pc, #48]	@ (8009a08 <__multadd+0x84>)
 80099d6:	480d      	ldr	r0, [pc, #52]	@ (8009a0c <__multadd+0x88>)
 80099d8:	21ba      	movs	r1, #186	@ 0xba
 80099da:	f000 fe1b 	bl	800a614 <__assert_func>
 80099de:	6922      	ldr	r2, [r4, #16]
 80099e0:	3202      	adds	r2, #2
 80099e2:	f104 010c 	add.w	r1, r4, #12
 80099e6:	0092      	lsls	r2, r2, #2
 80099e8:	300c      	adds	r0, #12
 80099ea:	f7fe fb66 	bl	80080ba <memcpy>
 80099ee:	4621      	mov	r1, r4
 80099f0:	4638      	mov	r0, r7
 80099f2:	f7ff ffa5 	bl	8009940 <_Bfree>
 80099f6:	4644      	mov	r4, r8
 80099f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80099fc:	3501      	adds	r5, #1
 80099fe:	615e      	str	r6, [r3, #20]
 8009a00:	6125      	str	r5, [r4, #16]
 8009a02:	4620      	mov	r0, r4
 8009a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a08:	0800c6b5 	.word	0x0800c6b5
 8009a0c:	0800c737 	.word	0x0800c737

08009a10 <__s2b>:
 8009a10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a14:	460c      	mov	r4, r1
 8009a16:	4615      	mov	r5, r2
 8009a18:	461f      	mov	r7, r3
 8009a1a:	2209      	movs	r2, #9
 8009a1c:	3308      	adds	r3, #8
 8009a1e:	4606      	mov	r6, r0
 8009a20:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a24:	2100      	movs	r1, #0
 8009a26:	2201      	movs	r2, #1
 8009a28:	429a      	cmp	r2, r3
 8009a2a:	db09      	blt.n	8009a40 <__s2b+0x30>
 8009a2c:	4630      	mov	r0, r6
 8009a2e:	f7ff ff47 	bl	80098c0 <_Balloc>
 8009a32:	b940      	cbnz	r0, 8009a46 <__s2b+0x36>
 8009a34:	4602      	mov	r2, r0
 8009a36:	4b19      	ldr	r3, [pc, #100]	@ (8009a9c <__s2b+0x8c>)
 8009a38:	4819      	ldr	r0, [pc, #100]	@ (8009aa0 <__s2b+0x90>)
 8009a3a:	21d3      	movs	r1, #211	@ 0xd3
 8009a3c:	f000 fdea 	bl	800a614 <__assert_func>
 8009a40:	0052      	lsls	r2, r2, #1
 8009a42:	3101      	adds	r1, #1
 8009a44:	e7f0      	b.n	8009a28 <__s2b+0x18>
 8009a46:	9b08      	ldr	r3, [sp, #32]
 8009a48:	6143      	str	r3, [r0, #20]
 8009a4a:	2d09      	cmp	r5, #9
 8009a4c:	f04f 0301 	mov.w	r3, #1
 8009a50:	6103      	str	r3, [r0, #16]
 8009a52:	dd16      	ble.n	8009a82 <__s2b+0x72>
 8009a54:	f104 0909 	add.w	r9, r4, #9
 8009a58:	46c8      	mov	r8, r9
 8009a5a:	442c      	add	r4, r5
 8009a5c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009a60:	4601      	mov	r1, r0
 8009a62:	3b30      	subs	r3, #48	@ 0x30
 8009a64:	220a      	movs	r2, #10
 8009a66:	4630      	mov	r0, r6
 8009a68:	f7ff ff8c 	bl	8009984 <__multadd>
 8009a6c:	45a0      	cmp	r8, r4
 8009a6e:	d1f5      	bne.n	8009a5c <__s2b+0x4c>
 8009a70:	f1a5 0408 	sub.w	r4, r5, #8
 8009a74:	444c      	add	r4, r9
 8009a76:	1b2d      	subs	r5, r5, r4
 8009a78:	1963      	adds	r3, r4, r5
 8009a7a:	42bb      	cmp	r3, r7
 8009a7c:	db04      	blt.n	8009a88 <__s2b+0x78>
 8009a7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a82:	340a      	adds	r4, #10
 8009a84:	2509      	movs	r5, #9
 8009a86:	e7f6      	b.n	8009a76 <__s2b+0x66>
 8009a88:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009a8c:	4601      	mov	r1, r0
 8009a8e:	3b30      	subs	r3, #48	@ 0x30
 8009a90:	220a      	movs	r2, #10
 8009a92:	4630      	mov	r0, r6
 8009a94:	f7ff ff76 	bl	8009984 <__multadd>
 8009a98:	e7ee      	b.n	8009a78 <__s2b+0x68>
 8009a9a:	bf00      	nop
 8009a9c:	0800c6b5 	.word	0x0800c6b5
 8009aa0:	0800c737 	.word	0x0800c737

08009aa4 <__hi0bits>:
 8009aa4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	bf36      	itet	cc
 8009aac:	0403      	lslcc	r3, r0, #16
 8009aae:	2000      	movcs	r0, #0
 8009ab0:	2010      	movcc	r0, #16
 8009ab2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009ab6:	bf3c      	itt	cc
 8009ab8:	021b      	lslcc	r3, r3, #8
 8009aba:	3008      	addcc	r0, #8
 8009abc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009ac0:	bf3c      	itt	cc
 8009ac2:	011b      	lslcc	r3, r3, #4
 8009ac4:	3004      	addcc	r0, #4
 8009ac6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009aca:	bf3c      	itt	cc
 8009acc:	009b      	lslcc	r3, r3, #2
 8009ace:	3002      	addcc	r0, #2
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	db05      	blt.n	8009ae0 <__hi0bits+0x3c>
 8009ad4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009ad8:	f100 0001 	add.w	r0, r0, #1
 8009adc:	bf08      	it	eq
 8009ade:	2020      	moveq	r0, #32
 8009ae0:	4770      	bx	lr

08009ae2 <__lo0bits>:
 8009ae2:	6803      	ldr	r3, [r0, #0]
 8009ae4:	4602      	mov	r2, r0
 8009ae6:	f013 0007 	ands.w	r0, r3, #7
 8009aea:	d00b      	beq.n	8009b04 <__lo0bits+0x22>
 8009aec:	07d9      	lsls	r1, r3, #31
 8009aee:	d421      	bmi.n	8009b34 <__lo0bits+0x52>
 8009af0:	0798      	lsls	r0, r3, #30
 8009af2:	bf49      	itett	mi
 8009af4:	085b      	lsrmi	r3, r3, #1
 8009af6:	089b      	lsrpl	r3, r3, #2
 8009af8:	2001      	movmi	r0, #1
 8009afa:	6013      	strmi	r3, [r2, #0]
 8009afc:	bf5c      	itt	pl
 8009afe:	6013      	strpl	r3, [r2, #0]
 8009b00:	2002      	movpl	r0, #2
 8009b02:	4770      	bx	lr
 8009b04:	b299      	uxth	r1, r3
 8009b06:	b909      	cbnz	r1, 8009b0c <__lo0bits+0x2a>
 8009b08:	0c1b      	lsrs	r3, r3, #16
 8009b0a:	2010      	movs	r0, #16
 8009b0c:	b2d9      	uxtb	r1, r3
 8009b0e:	b909      	cbnz	r1, 8009b14 <__lo0bits+0x32>
 8009b10:	3008      	adds	r0, #8
 8009b12:	0a1b      	lsrs	r3, r3, #8
 8009b14:	0719      	lsls	r1, r3, #28
 8009b16:	bf04      	itt	eq
 8009b18:	091b      	lsreq	r3, r3, #4
 8009b1a:	3004      	addeq	r0, #4
 8009b1c:	0799      	lsls	r1, r3, #30
 8009b1e:	bf04      	itt	eq
 8009b20:	089b      	lsreq	r3, r3, #2
 8009b22:	3002      	addeq	r0, #2
 8009b24:	07d9      	lsls	r1, r3, #31
 8009b26:	d403      	bmi.n	8009b30 <__lo0bits+0x4e>
 8009b28:	085b      	lsrs	r3, r3, #1
 8009b2a:	f100 0001 	add.w	r0, r0, #1
 8009b2e:	d003      	beq.n	8009b38 <__lo0bits+0x56>
 8009b30:	6013      	str	r3, [r2, #0]
 8009b32:	4770      	bx	lr
 8009b34:	2000      	movs	r0, #0
 8009b36:	4770      	bx	lr
 8009b38:	2020      	movs	r0, #32
 8009b3a:	4770      	bx	lr

08009b3c <__i2b>:
 8009b3c:	b510      	push	{r4, lr}
 8009b3e:	460c      	mov	r4, r1
 8009b40:	2101      	movs	r1, #1
 8009b42:	f7ff febd 	bl	80098c0 <_Balloc>
 8009b46:	4602      	mov	r2, r0
 8009b48:	b928      	cbnz	r0, 8009b56 <__i2b+0x1a>
 8009b4a:	4b05      	ldr	r3, [pc, #20]	@ (8009b60 <__i2b+0x24>)
 8009b4c:	4805      	ldr	r0, [pc, #20]	@ (8009b64 <__i2b+0x28>)
 8009b4e:	f240 1145 	movw	r1, #325	@ 0x145
 8009b52:	f000 fd5f 	bl	800a614 <__assert_func>
 8009b56:	2301      	movs	r3, #1
 8009b58:	6144      	str	r4, [r0, #20]
 8009b5a:	6103      	str	r3, [r0, #16]
 8009b5c:	bd10      	pop	{r4, pc}
 8009b5e:	bf00      	nop
 8009b60:	0800c6b5 	.word	0x0800c6b5
 8009b64:	0800c737 	.word	0x0800c737

08009b68 <__multiply>:
 8009b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b6c:	4614      	mov	r4, r2
 8009b6e:	690a      	ldr	r2, [r1, #16]
 8009b70:	6923      	ldr	r3, [r4, #16]
 8009b72:	429a      	cmp	r2, r3
 8009b74:	bfa8      	it	ge
 8009b76:	4623      	movge	r3, r4
 8009b78:	460f      	mov	r7, r1
 8009b7a:	bfa4      	itt	ge
 8009b7c:	460c      	movge	r4, r1
 8009b7e:	461f      	movge	r7, r3
 8009b80:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009b84:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009b88:	68a3      	ldr	r3, [r4, #8]
 8009b8a:	6861      	ldr	r1, [r4, #4]
 8009b8c:	eb0a 0609 	add.w	r6, sl, r9
 8009b90:	42b3      	cmp	r3, r6
 8009b92:	b085      	sub	sp, #20
 8009b94:	bfb8      	it	lt
 8009b96:	3101      	addlt	r1, #1
 8009b98:	f7ff fe92 	bl	80098c0 <_Balloc>
 8009b9c:	b930      	cbnz	r0, 8009bac <__multiply+0x44>
 8009b9e:	4602      	mov	r2, r0
 8009ba0:	4b44      	ldr	r3, [pc, #272]	@ (8009cb4 <__multiply+0x14c>)
 8009ba2:	4845      	ldr	r0, [pc, #276]	@ (8009cb8 <__multiply+0x150>)
 8009ba4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009ba8:	f000 fd34 	bl	800a614 <__assert_func>
 8009bac:	f100 0514 	add.w	r5, r0, #20
 8009bb0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009bb4:	462b      	mov	r3, r5
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	4543      	cmp	r3, r8
 8009bba:	d321      	bcc.n	8009c00 <__multiply+0x98>
 8009bbc:	f107 0114 	add.w	r1, r7, #20
 8009bc0:	f104 0214 	add.w	r2, r4, #20
 8009bc4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009bc8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009bcc:	9302      	str	r3, [sp, #8]
 8009bce:	1b13      	subs	r3, r2, r4
 8009bd0:	3b15      	subs	r3, #21
 8009bd2:	f023 0303 	bic.w	r3, r3, #3
 8009bd6:	3304      	adds	r3, #4
 8009bd8:	f104 0715 	add.w	r7, r4, #21
 8009bdc:	42ba      	cmp	r2, r7
 8009bde:	bf38      	it	cc
 8009be0:	2304      	movcc	r3, #4
 8009be2:	9301      	str	r3, [sp, #4]
 8009be4:	9b02      	ldr	r3, [sp, #8]
 8009be6:	9103      	str	r1, [sp, #12]
 8009be8:	428b      	cmp	r3, r1
 8009bea:	d80c      	bhi.n	8009c06 <__multiply+0x9e>
 8009bec:	2e00      	cmp	r6, #0
 8009bee:	dd03      	ble.n	8009bf8 <__multiply+0x90>
 8009bf0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d05b      	beq.n	8009cb0 <__multiply+0x148>
 8009bf8:	6106      	str	r6, [r0, #16]
 8009bfa:	b005      	add	sp, #20
 8009bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c00:	f843 2b04 	str.w	r2, [r3], #4
 8009c04:	e7d8      	b.n	8009bb8 <__multiply+0x50>
 8009c06:	f8b1 a000 	ldrh.w	sl, [r1]
 8009c0a:	f1ba 0f00 	cmp.w	sl, #0
 8009c0e:	d024      	beq.n	8009c5a <__multiply+0xf2>
 8009c10:	f104 0e14 	add.w	lr, r4, #20
 8009c14:	46a9      	mov	r9, r5
 8009c16:	f04f 0c00 	mov.w	ip, #0
 8009c1a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009c1e:	f8d9 3000 	ldr.w	r3, [r9]
 8009c22:	fa1f fb87 	uxth.w	fp, r7
 8009c26:	b29b      	uxth	r3, r3
 8009c28:	fb0a 330b 	mla	r3, sl, fp, r3
 8009c2c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009c30:	f8d9 7000 	ldr.w	r7, [r9]
 8009c34:	4463      	add	r3, ip
 8009c36:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009c3a:	fb0a c70b 	mla	r7, sl, fp, ip
 8009c3e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009c42:	b29b      	uxth	r3, r3
 8009c44:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009c48:	4572      	cmp	r2, lr
 8009c4a:	f849 3b04 	str.w	r3, [r9], #4
 8009c4e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009c52:	d8e2      	bhi.n	8009c1a <__multiply+0xb2>
 8009c54:	9b01      	ldr	r3, [sp, #4]
 8009c56:	f845 c003 	str.w	ip, [r5, r3]
 8009c5a:	9b03      	ldr	r3, [sp, #12]
 8009c5c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009c60:	3104      	adds	r1, #4
 8009c62:	f1b9 0f00 	cmp.w	r9, #0
 8009c66:	d021      	beq.n	8009cac <__multiply+0x144>
 8009c68:	682b      	ldr	r3, [r5, #0]
 8009c6a:	f104 0c14 	add.w	ip, r4, #20
 8009c6e:	46ae      	mov	lr, r5
 8009c70:	f04f 0a00 	mov.w	sl, #0
 8009c74:	f8bc b000 	ldrh.w	fp, [ip]
 8009c78:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009c7c:	fb09 770b 	mla	r7, r9, fp, r7
 8009c80:	4457      	add	r7, sl
 8009c82:	b29b      	uxth	r3, r3
 8009c84:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009c88:	f84e 3b04 	str.w	r3, [lr], #4
 8009c8c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009c90:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c94:	f8be 3000 	ldrh.w	r3, [lr]
 8009c98:	fb09 330a 	mla	r3, r9, sl, r3
 8009c9c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009ca0:	4562      	cmp	r2, ip
 8009ca2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ca6:	d8e5      	bhi.n	8009c74 <__multiply+0x10c>
 8009ca8:	9f01      	ldr	r7, [sp, #4]
 8009caa:	51eb      	str	r3, [r5, r7]
 8009cac:	3504      	adds	r5, #4
 8009cae:	e799      	b.n	8009be4 <__multiply+0x7c>
 8009cb0:	3e01      	subs	r6, #1
 8009cb2:	e79b      	b.n	8009bec <__multiply+0x84>
 8009cb4:	0800c6b5 	.word	0x0800c6b5
 8009cb8:	0800c737 	.word	0x0800c737

08009cbc <__pow5mult>:
 8009cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cc0:	4615      	mov	r5, r2
 8009cc2:	f012 0203 	ands.w	r2, r2, #3
 8009cc6:	4607      	mov	r7, r0
 8009cc8:	460e      	mov	r6, r1
 8009cca:	d007      	beq.n	8009cdc <__pow5mult+0x20>
 8009ccc:	4c25      	ldr	r4, [pc, #148]	@ (8009d64 <__pow5mult+0xa8>)
 8009cce:	3a01      	subs	r2, #1
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009cd6:	f7ff fe55 	bl	8009984 <__multadd>
 8009cda:	4606      	mov	r6, r0
 8009cdc:	10ad      	asrs	r5, r5, #2
 8009cde:	d03d      	beq.n	8009d5c <__pow5mult+0xa0>
 8009ce0:	69fc      	ldr	r4, [r7, #28]
 8009ce2:	b97c      	cbnz	r4, 8009d04 <__pow5mult+0x48>
 8009ce4:	2010      	movs	r0, #16
 8009ce6:	f7fc fd67 	bl	80067b8 <malloc>
 8009cea:	4602      	mov	r2, r0
 8009cec:	61f8      	str	r0, [r7, #28]
 8009cee:	b928      	cbnz	r0, 8009cfc <__pow5mult+0x40>
 8009cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8009d68 <__pow5mult+0xac>)
 8009cf2:	481e      	ldr	r0, [pc, #120]	@ (8009d6c <__pow5mult+0xb0>)
 8009cf4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009cf8:	f000 fc8c 	bl	800a614 <__assert_func>
 8009cfc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009d00:	6004      	str	r4, [r0, #0]
 8009d02:	60c4      	str	r4, [r0, #12]
 8009d04:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009d08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009d0c:	b94c      	cbnz	r4, 8009d22 <__pow5mult+0x66>
 8009d0e:	f240 2171 	movw	r1, #625	@ 0x271
 8009d12:	4638      	mov	r0, r7
 8009d14:	f7ff ff12 	bl	8009b3c <__i2b>
 8009d18:	2300      	movs	r3, #0
 8009d1a:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d1e:	4604      	mov	r4, r0
 8009d20:	6003      	str	r3, [r0, #0]
 8009d22:	f04f 0900 	mov.w	r9, #0
 8009d26:	07eb      	lsls	r3, r5, #31
 8009d28:	d50a      	bpl.n	8009d40 <__pow5mult+0x84>
 8009d2a:	4631      	mov	r1, r6
 8009d2c:	4622      	mov	r2, r4
 8009d2e:	4638      	mov	r0, r7
 8009d30:	f7ff ff1a 	bl	8009b68 <__multiply>
 8009d34:	4631      	mov	r1, r6
 8009d36:	4680      	mov	r8, r0
 8009d38:	4638      	mov	r0, r7
 8009d3a:	f7ff fe01 	bl	8009940 <_Bfree>
 8009d3e:	4646      	mov	r6, r8
 8009d40:	106d      	asrs	r5, r5, #1
 8009d42:	d00b      	beq.n	8009d5c <__pow5mult+0xa0>
 8009d44:	6820      	ldr	r0, [r4, #0]
 8009d46:	b938      	cbnz	r0, 8009d58 <__pow5mult+0x9c>
 8009d48:	4622      	mov	r2, r4
 8009d4a:	4621      	mov	r1, r4
 8009d4c:	4638      	mov	r0, r7
 8009d4e:	f7ff ff0b 	bl	8009b68 <__multiply>
 8009d52:	6020      	str	r0, [r4, #0]
 8009d54:	f8c0 9000 	str.w	r9, [r0]
 8009d58:	4604      	mov	r4, r0
 8009d5a:	e7e4      	b.n	8009d26 <__pow5mult+0x6a>
 8009d5c:	4630      	mov	r0, r6
 8009d5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d62:	bf00      	nop
 8009d64:	0800c790 	.word	0x0800c790
 8009d68:	0800c646 	.word	0x0800c646
 8009d6c:	0800c737 	.word	0x0800c737

08009d70 <__lshift>:
 8009d70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d74:	460c      	mov	r4, r1
 8009d76:	6849      	ldr	r1, [r1, #4]
 8009d78:	6923      	ldr	r3, [r4, #16]
 8009d7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009d7e:	68a3      	ldr	r3, [r4, #8]
 8009d80:	4607      	mov	r7, r0
 8009d82:	4691      	mov	r9, r2
 8009d84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009d88:	f108 0601 	add.w	r6, r8, #1
 8009d8c:	42b3      	cmp	r3, r6
 8009d8e:	db0b      	blt.n	8009da8 <__lshift+0x38>
 8009d90:	4638      	mov	r0, r7
 8009d92:	f7ff fd95 	bl	80098c0 <_Balloc>
 8009d96:	4605      	mov	r5, r0
 8009d98:	b948      	cbnz	r0, 8009dae <__lshift+0x3e>
 8009d9a:	4602      	mov	r2, r0
 8009d9c:	4b28      	ldr	r3, [pc, #160]	@ (8009e40 <__lshift+0xd0>)
 8009d9e:	4829      	ldr	r0, [pc, #164]	@ (8009e44 <__lshift+0xd4>)
 8009da0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009da4:	f000 fc36 	bl	800a614 <__assert_func>
 8009da8:	3101      	adds	r1, #1
 8009daa:	005b      	lsls	r3, r3, #1
 8009dac:	e7ee      	b.n	8009d8c <__lshift+0x1c>
 8009dae:	2300      	movs	r3, #0
 8009db0:	f100 0114 	add.w	r1, r0, #20
 8009db4:	f100 0210 	add.w	r2, r0, #16
 8009db8:	4618      	mov	r0, r3
 8009dba:	4553      	cmp	r3, sl
 8009dbc:	db33      	blt.n	8009e26 <__lshift+0xb6>
 8009dbe:	6920      	ldr	r0, [r4, #16]
 8009dc0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009dc4:	f104 0314 	add.w	r3, r4, #20
 8009dc8:	f019 091f 	ands.w	r9, r9, #31
 8009dcc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009dd0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009dd4:	d02b      	beq.n	8009e2e <__lshift+0xbe>
 8009dd6:	f1c9 0e20 	rsb	lr, r9, #32
 8009dda:	468a      	mov	sl, r1
 8009ddc:	2200      	movs	r2, #0
 8009dde:	6818      	ldr	r0, [r3, #0]
 8009de0:	fa00 f009 	lsl.w	r0, r0, r9
 8009de4:	4310      	orrs	r0, r2
 8009de6:	f84a 0b04 	str.w	r0, [sl], #4
 8009dea:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dee:	459c      	cmp	ip, r3
 8009df0:	fa22 f20e 	lsr.w	r2, r2, lr
 8009df4:	d8f3      	bhi.n	8009dde <__lshift+0x6e>
 8009df6:	ebac 0304 	sub.w	r3, ip, r4
 8009dfa:	3b15      	subs	r3, #21
 8009dfc:	f023 0303 	bic.w	r3, r3, #3
 8009e00:	3304      	adds	r3, #4
 8009e02:	f104 0015 	add.w	r0, r4, #21
 8009e06:	4584      	cmp	ip, r0
 8009e08:	bf38      	it	cc
 8009e0a:	2304      	movcc	r3, #4
 8009e0c:	50ca      	str	r2, [r1, r3]
 8009e0e:	b10a      	cbz	r2, 8009e14 <__lshift+0xa4>
 8009e10:	f108 0602 	add.w	r6, r8, #2
 8009e14:	3e01      	subs	r6, #1
 8009e16:	4638      	mov	r0, r7
 8009e18:	612e      	str	r6, [r5, #16]
 8009e1a:	4621      	mov	r1, r4
 8009e1c:	f7ff fd90 	bl	8009940 <_Bfree>
 8009e20:	4628      	mov	r0, r5
 8009e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e26:	f842 0f04 	str.w	r0, [r2, #4]!
 8009e2a:	3301      	adds	r3, #1
 8009e2c:	e7c5      	b.n	8009dba <__lshift+0x4a>
 8009e2e:	3904      	subs	r1, #4
 8009e30:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e34:	f841 2f04 	str.w	r2, [r1, #4]!
 8009e38:	459c      	cmp	ip, r3
 8009e3a:	d8f9      	bhi.n	8009e30 <__lshift+0xc0>
 8009e3c:	e7ea      	b.n	8009e14 <__lshift+0xa4>
 8009e3e:	bf00      	nop
 8009e40:	0800c6b5 	.word	0x0800c6b5
 8009e44:	0800c737 	.word	0x0800c737

08009e48 <__mcmp>:
 8009e48:	690a      	ldr	r2, [r1, #16]
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	6900      	ldr	r0, [r0, #16]
 8009e4e:	1a80      	subs	r0, r0, r2
 8009e50:	b530      	push	{r4, r5, lr}
 8009e52:	d10e      	bne.n	8009e72 <__mcmp+0x2a>
 8009e54:	3314      	adds	r3, #20
 8009e56:	3114      	adds	r1, #20
 8009e58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009e5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009e60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009e64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009e68:	4295      	cmp	r5, r2
 8009e6a:	d003      	beq.n	8009e74 <__mcmp+0x2c>
 8009e6c:	d205      	bcs.n	8009e7a <__mcmp+0x32>
 8009e6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e72:	bd30      	pop	{r4, r5, pc}
 8009e74:	42a3      	cmp	r3, r4
 8009e76:	d3f3      	bcc.n	8009e60 <__mcmp+0x18>
 8009e78:	e7fb      	b.n	8009e72 <__mcmp+0x2a>
 8009e7a:	2001      	movs	r0, #1
 8009e7c:	e7f9      	b.n	8009e72 <__mcmp+0x2a>
	...

08009e80 <__mdiff>:
 8009e80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e84:	4689      	mov	r9, r1
 8009e86:	4606      	mov	r6, r0
 8009e88:	4611      	mov	r1, r2
 8009e8a:	4648      	mov	r0, r9
 8009e8c:	4614      	mov	r4, r2
 8009e8e:	f7ff ffdb 	bl	8009e48 <__mcmp>
 8009e92:	1e05      	subs	r5, r0, #0
 8009e94:	d112      	bne.n	8009ebc <__mdiff+0x3c>
 8009e96:	4629      	mov	r1, r5
 8009e98:	4630      	mov	r0, r6
 8009e9a:	f7ff fd11 	bl	80098c0 <_Balloc>
 8009e9e:	4602      	mov	r2, r0
 8009ea0:	b928      	cbnz	r0, 8009eae <__mdiff+0x2e>
 8009ea2:	4b3f      	ldr	r3, [pc, #252]	@ (8009fa0 <__mdiff+0x120>)
 8009ea4:	f240 2137 	movw	r1, #567	@ 0x237
 8009ea8:	483e      	ldr	r0, [pc, #248]	@ (8009fa4 <__mdiff+0x124>)
 8009eaa:	f000 fbb3 	bl	800a614 <__assert_func>
 8009eae:	2301      	movs	r3, #1
 8009eb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009eb4:	4610      	mov	r0, r2
 8009eb6:	b003      	add	sp, #12
 8009eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ebc:	bfbc      	itt	lt
 8009ebe:	464b      	movlt	r3, r9
 8009ec0:	46a1      	movlt	r9, r4
 8009ec2:	4630      	mov	r0, r6
 8009ec4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009ec8:	bfba      	itte	lt
 8009eca:	461c      	movlt	r4, r3
 8009ecc:	2501      	movlt	r5, #1
 8009ece:	2500      	movge	r5, #0
 8009ed0:	f7ff fcf6 	bl	80098c0 <_Balloc>
 8009ed4:	4602      	mov	r2, r0
 8009ed6:	b918      	cbnz	r0, 8009ee0 <__mdiff+0x60>
 8009ed8:	4b31      	ldr	r3, [pc, #196]	@ (8009fa0 <__mdiff+0x120>)
 8009eda:	f240 2145 	movw	r1, #581	@ 0x245
 8009ede:	e7e3      	b.n	8009ea8 <__mdiff+0x28>
 8009ee0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009ee4:	6926      	ldr	r6, [r4, #16]
 8009ee6:	60c5      	str	r5, [r0, #12]
 8009ee8:	f109 0310 	add.w	r3, r9, #16
 8009eec:	f109 0514 	add.w	r5, r9, #20
 8009ef0:	f104 0e14 	add.w	lr, r4, #20
 8009ef4:	f100 0b14 	add.w	fp, r0, #20
 8009ef8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009efc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009f00:	9301      	str	r3, [sp, #4]
 8009f02:	46d9      	mov	r9, fp
 8009f04:	f04f 0c00 	mov.w	ip, #0
 8009f08:	9b01      	ldr	r3, [sp, #4]
 8009f0a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009f0e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009f12:	9301      	str	r3, [sp, #4]
 8009f14:	fa1f f38a 	uxth.w	r3, sl
 8009f18:	4619      	mov	r1, r3
 8009f1a:	b283      	uxth	r3, r0
 8009f1c:	1acb      	subs	r3, r1, r3
 8009f1e:	0c00      	lsrs	r0, r0, #16
 8009f20:	4463      	add	r3, ip
 8009f22:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009f26:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009f2a:	b29b      	uxth	r3, r3
 8009f2c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009f30:	4576      	cmp	r6, lr
 8009f32:	f849 3b04 	str.w	r3, [r9], #4
 8009f36:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009f3a:	d8e5      	bhi.n	8009f08 <__mdiff+0x88>
 8009f3c:	1b33      	subs	r3, r6, r4
 8009f3e:	3b15      	subs	r3, #21
 8009f40:	f023 0303 	bic.w	r3, r3, #3
 8009f44:	3415      	adds	r4, #21
 8009f46:	3304      	adds	r3, #4
 8009f48:	42a6      	cmp	r6, r4
 8009f4a:	bf38      	it	cc
 8009f4c:	2304      	movcc	r3, #4
 8009f4e:	441d      	add	r5, r3
 8009f50:	445b      	add	r3, fp
 8009f52:	461e      	mov	r6, r3
 8009f54:	462c      	mov	r4, r5
 8009f56:	4544      	cmp	r4, r8
 8009f58:	d30e      	bcc.n	8009f78 <__mdiff+0xf8>
 8009f5a:	f108 0103 	add.w	r1, r8, #3
 8009f5e:	1b49      	subs	r1, r1, r5
 8009f60:	f021 0103 	bic.w	r1, r1, #3
 8009f64:	3d03      	subs	r5, #3
 8009f66:	45a8      	cmp	r8, r5
 8009f68:	bf38      	it	cc
 8009f6a:	2100      	movcc	r1, #0
 8009f6c:	440b      	add	r3, r1
 8009f6e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009f72:	b191      	cbz	r1, 8009f9a <__mdiff+0x11a>
 8009f74:	6117      	str	r7, [r2, #16]
 8009f76:	e79d      	b.n	8009eb4 <__mdiff+0x34>
 8009f78:	f854 1b04 	ldr.w	r1, [r4], #4
 8009f7c:	46e6      	mov	lr, ip
 8009f7e:	0c08      	lsrs	r0, r1, #16
 8009f80:	fa1c fc81 	uxtah	ip, ip, r1
 8009f84:	4471      	add	r1, lr
 8009f86:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009f8a:	b289      	uxth	r1, r1
 8009f8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009f90:	f846 1b04 	str.w	r1, [r6], #4
 8009f94:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009f98:	e7dd      	b.n	8009f56 <__mdiff+0xd6>
 8009f9a:	3f01      	subs	r7, #1
 8009f9c:	e7e7      	b.n	8009f6e <__mdiff+0xee>
 8009f9e:	bf00      	nop
 8009fa0:	0800c6b5 	.word	0x0800c6b5
 8009fa4:	0800c737 	.word	0x0800c737

08009fa8 <__ulp>:
 8009fa8:	b082      	sub	sp, #8
 8009faa:	ed8d 0b00 	vstr	d0, [sp]
 8009fae:	9a01      	ldr	r2, [sp, #4]
 8009fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8009ff0 <__ulp+0x48>)
 8009fb2:	4013      	ands	r3, r2
 8009fb4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	dc08      	bgt.n	8009fce <__ulp+0x26>
 8009fbc:	425b      	negs	r3, r3
 8009fbe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009fc2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009fc6:	da04      	bge.n	8009fd2 <__ulp+0x2a>
 8009fc8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009fcc:	4113      	asrs	r3, r2
 8009fce:	2200      	movs	r2, #0
 8009fd0:	e008      	b.n	8009fe4 <__ulp+0x3c>
 8009fd2:	f1a2 0314 	sub.w	r3, r2, #20
 8009fd6:	2b1e      	cmp	r3, #30
 8009fd8:	bfda      	itte	le
 8009fda:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009fde:	40da      	lsrle	r2, r3
 8009fe0:	2201      	movgt	r2, #1
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	4619      	mov	r1, r3
 8009fe6:	4610      	mov	r0, r2
 8009fe8:	ec41 0b10 	vmov	d0, r0, r1
 8009fec:	b002      	add	sp, #8
 8009fee:	4770      	bx	lr
 8009ff0:	7ff00000 	.word	0x7ff00000

08009ff4 <__b2d>:
 8009ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ff8:	6906      	ldr	r6, [r0, #16]
 8009ffa:	f100 0814 	add.w	r8, r0, #20
 8009ffe:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a002:	1f37      	subs	r7, r6, #4
 800a004:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a008:	4610      	mov	r0, r2
 800a00a:	f7ff fd4b 	bl	8009aa4 <__hi0bits>
 800a00e:	f1c0 0320 	rsb	r3, r0, #32
 800a012:	280a      	cmp	r0, #10
 800a014:	600b      	str	r3, [r1, #0]
 800a016:	491b      	ldr	r1, [pc, #108]	@ (800a084 <__b2d+0x90>)
 800a018:	dc15      	bgt.n	800a046 <__b2d+0x52>
 800a01a:	f1c0 0c0b 	rsb	ip, r0, #11
 800a01e:	fa22 f30c 	lsr.w	r3, r2, ip
 800a022:	45b8      	cmp	r8, r7
 800a024:	ea43 0501 	orr.w	r5, r3, r1
 800a028:	bf34      	ite	cc
 800a02a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a02e:	2300      	movcs	r3, #0
 800a030:	3015      	adds	r0, #21
 800a032:	fa02 f000 	lsl.w	r0, r2, r0
 800a036:	fa23 f30c 	lsr.w	r3, r3, ip
 800a03a:	4303      	orrs	r3, r0
 800a03c:	461c      	mov	r4, r3
 800a03e:	ec45 4b10 	vmov	d0, r4, r5
 800a042:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a046:	45b8      	cmp	r8, r7
 800a048:	bf3a      	itte	cc
 800a04a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a04e:	f1a6 0708 	subcc.w	r7, r6, #8
 800a052:	2300      	movcs	r3, #0
 800a054:	380b      	subs	r0, #11
 800a056:	d012      	beq.n	800a07e <__b2d+0x8a>
 800a058:	f1c0 0120 	rsb	r1, r0, #32
 800a05c:	fa23 f401 	lsr.w	r4, r3, r1
 800a060:	4082      	lsls	r2, r0
 800a062:	4322      	orrs	r2, r4
 800a064:	4547      	cmp	r7, r8
 800a066:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a06a:	bf8c      	ite	hi
 800a06c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a070:	2200      	movls	r2, #0
 800a072:	4083      	lsls	r3, r0
 800a074:	40ca      	lsrs	r2, r1
 800a076:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a07a:	4313      	orrs	r3, r2
 800a07c:	e7de      	b.n	800a03c <__b2d+0x48>
 800a07e:	ea42 0501 	orr.w	r5, r2, r1
 800a082:	e7db      	b.n	800a03c <__b2d+0x48>
 800a084:	3ff00000 	.word	0x3ff00000

0800a088 <__d2b>:
 800a088:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a08c:	460f      	mov	r7, r1
 800a08e:	2101      	movs	r1, #1
 800a090:	ec59 8b10 	vmov	r8, r9, d0
 800a094:	4616      	mov	r6, r2
 800a096:	f7ff fc13 	bl	80098c0 <_Balloc>
 800a09a:	4604      	mov	r4, r0
 800a09c:	b930      	cbnz	r0, 800a0ac <__d2b+0x24>
 800a09e:	4602      	mov	r2, r0
 800a0a0:	4b23      	ldr	r3, [pc, #140]	@ (800a130 <__d2b+0xa8>)
 800a0a2:	4824      	ldr	r0, [pc, #144]	@ (800a134 <__d2b+0xac>)
 800a0a4:	f240 310f 	movw	r1, #783	@ 0x30f
 800a0a8:	f000 fab4 	bl	800a614 <__assert_func>
 800a0ac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a0b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a0b4:	b10d      	cbz	r5, 800a0ba <__d2b+0x32>
 800a0b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a0ba:	9301      	str	r3, [sp, #4]
 800a0bc:	f1b8 0300 	subs.w	r3, r8, #0
 800a0c0:	d023      	beq.n	800a10a <__d2b+0x82>
 800a0c2:	4668      	mov	r0, sp
 800a0c4:	9300      	str	r3, [sp, #0]
 800a0c6:	f7ff fd0c 	bl	8009ae2 <__lo0bits>
 800a0ca:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a0ce:	b1d0      	cbz	r0, 800a106 <__d2b+0x7e>
 800a0d0:	f1c0 0320 	rsb	r3, r0, #32
 800a0d4:	fa02 f303 	lsl.w	r3, r2, r3
 800a0d8:	430b      	orrs	r3, r1
 800a0da:	40c2      	lsrs	r2, r0
 800a0dc:	6163      	str	r3, [r4, #20]
 800a0de:	9201      	str	r2, [sp, #4]
 800a0e0:	9b01      	ldr	r3, [sp, #4]
 800a0e2:	61a3      	str	r3, [r4, #24]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	bf0c      	ite	eq
 800a0e8:	2201      	moveq	r2, #1
 800a0ea:	2202      	movne	r2, #2
 800a0ec:	6122      	str	r2, [r4, #16]
 800a0ee:	b1a5      	cbz	r5, 800a11a <__d2b+0x92>
 800a0f0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a0f4:	4405      	add	r5, r0
 800a0f6:	603d      	str	r5, [r7, #0]
 800a0f8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a0fc:	6030      	str	r0, [r6, #0]
 800a0fe:	4620      	mov	r0, r4
 800a100:	b003      	add	sp, #12
 800a102:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a106:	6161      	str	r1, [r4, #20]
 800a108:	e7ea      	b.n	800a0e0 <__d2b+0x58>
 800a10a:	a801      	add	r0, sp, #4
 800a10c:	f7ff fce9 	bl	8009ae2 <__lo0bits>
 800a110:	9b01      	ldr	r3, [sp, #4]
 800a112:	6163      	str	r3, [r4, #20]
 800a114:	3020      	adds	r0, #32
 800a116:	2201      	movs	r2, #1
 800a118:	e7e8      	b.n	800a0ec <__d2b+0x64>
 800a11a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a11e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a122:	6038      	str	r0, [r7, #0]
 800a124:	6918      	ldr	r0, [r3, #16]
 800a126:	f7ff fcbd 	bl	8009aa4 <__hi0bits>
 800a12a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a12e:	e7e5      	b.n	800a0fc <__d2b+0x74>
 800a130:	0800c6b5 	.word	0x0800c6b5
 800a134:	0800c737 	.word	0x0800c737

0800a138 <__ratio>:
 800a138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a13c:	b085      	sub	sp, #20
 800a13e:	e9cd 1000 	strd	r1, r0, [sp]
 800a142:	a902      	add	r1, sp, #8
 800a144:	f7ff ff56 	bl	8009ff4 <__b2d>
 800a148:	9800      	ldr	r0, [sp, #0]
 800a14a:	a903      	add	r1, sp, #12
 800a14c:	ec55 4b10 	vmov	r4, r5, d0
 800a150:	f7ff ff50 	bl	8009ff4 <__b2d>
 800a154:	9b01      	ldr	r3, [sp, #4]
 800a156:	6919      	ldr	r1, [r3, #16]
 800a158:	9b00      	ldr	r3, [sp, #0]
 800a15a:	691b      	ldr	r3, [r3, #16]
 800a15c:	1ac9      	subs	r1, r1, r3
 800a15e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a162:	1a9b      	subs	r3, r3, r2
 800a164:	ec5b ab10 	vmov	sl, fp, d0
 800a168:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	bfce      	itee	gt
 800a170:	462a      	movgt	r2, r5
 800a172:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a176:	465a      	movle	r2, fp
 800a178:	462f      	mov	r7, r5
 800a17a:	46d9      	mov	r9, fp
 800a17c:	bfcc      	ite	gt
 800a17e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a182:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a186:	464b      	mov	r3, r9
 800a188:	4652      	mov	r2, sl
 800a18a:	4620      	mov	r0, r4
 800a18c:	4639      	mov	r1, r7
 800a18e:	f7f6 fb85 	bl	800089c <__aeabi_ddiv>
 800a192:	ec41 0b10 	vmov	d0, r0, r1
 800a196:	b005      	add	sp, #20
 800a198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a19c <__copybits>:
 800a19c:	3901      	subs	r1, #1
 800a19e:	b570      	push	{r4, r5, r6, lr}
 800a1a0:	1149      	asrs	r1, r1, #5
 800a1a2:	6914      	ldr	r4, [r2, #16]
 800a1a4:	3101      	adds	r1, #1
 800a1a6:	f102 0314 	add.w	r3, r2, #20
 800a1aa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a1ae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a1b2:	1f05      	subs	r5, r0, #4
 800a1b4:	42a3      	cmp	r3, r4
 800a1b6:	d30c      	bcc.n	800a1d2 <__copybits+0x36>
 800a1b8:	1aa3      	subs	r3, r4, r2
 800a1ba:	3b11      	subs	r3, #17
 800a1bc:	f023 0303 	bic.w	r3, r3, #3
 800a1c0:	3211      	adds	r2, #17
 800a1c2:	42a2      	cmp	r2, r4
 800a1c4:	bf88      	it	hi
 800a1c6:	2300      	movhi	r3, #0
 800a1c8:	4418      	add	r0, r3
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	4288      	cmp	r0, r1
 800a1ce:	d305      	bcc.n	800a1dc <__copybits+0x40>
 800a1d0:	bd70      	pop	{r4, r5, r6, pc}
 800a1d2:	f853 6b04 	ldr.w	r6, [r3], #4
 800a1d6:	f845 6f04 	str.w	r6, [r5, #4]!
 800a1da:	e7eb      	b.n	800a1b4 <__copybits+0x18>
 800a1dc:	f840 3b04 	str.w	r3, [r0], #4
 800a1e0:	e7f4      	b.n	800a1cc <__copybits+0x30>

0800a1e2 <__any_on>:
 800a1e2:	f100 0214 	add.w	r2, r0, #20
 800a1e6:	6900      	ldr	r0, [r0, #16]
 800a1e8:	114b      	asrs	r3, r1, #5
 800a1ea:	4298      	cmp	r0, r3
 800a1ec:	b510      	push	{r4, lr}
 800a1ee:	db11      	blt.n	800a214 <__any_on+0x32>
 800a1f0:	dd0a      	ble.n	800a208 <__any_on+0x26>
 800a1f2:	f011 011f 	ands.w	r1, r1, #31
 800a1f6:	d007      	beq.n	800a208 <__any_on+0x26>
 800a1f8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a1fc:	fa24 f001 	lsr.w	r0, r4, r1
 800a200:	fa00 f101 	lsl.w	r1, r0, r1
 800a204:	428c      	cmp	r4, r1
 800a206:	d10b      	bne.n	800a220 <__any_on+0x3e>
 800a208:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a20c:	4293      	cmp	r3, r2
 800a20e:	d803      	bhi.n	800a218 <__any_on+0x36>
 800a210:	2000      	movs	r0, #0
 800a212:	bd10      	pop	{r4, pc}
 800a214:	4603      	mov	r3, r0
 800a216:	e7f7      	b.n	800a208 <__any_on+0x26>
 800a218:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a21c:	2900      	cmp	r1, #0
 800a21e:	d0f5      	beq.n	800a20c <__any_on+0x2a>
 800a220:	2001      	movs	r0, #1
 800a222:	e7f6      	b.n	800a212 <__any_on+0x30>

0800a224 <__sread>:
 800a224:	b510      	push	{r4, lr}
 800a226:	460c      	mov	r4, r1
 800a228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a22c:	f000 f9ce 	bl	800a5cc <_read_r>
 800a230:	2800      	cmp	r0, #0
 800a232:	bfab      	itete	ge
 800a234:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a236:	89a3      	ldrhlt	r3, [r4, #12]
 800a238:	181b      	addge	r3, r3, r0
 800a23a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a23e:	bfac      	ite	ge
 800a240:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a242:	81a3      	strhlt	r3, [r4, #12]
 800a244:	bd10      	pop	{r4, pc}

0800a246 <__swrite>:
 800a246:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a24a:	461f      	mov	r7, r3
 800a24c:	898b      	ldrh	r3, [r1, #12]
 800a24e:	05db      	lsls	r3, r3, #23
 800a250:	4605      	mov	r5, r0
 800a252:	460c      	mov	r4, r1
 800a254:	4616      	mov	r6, r2
 800a256:	d505      	bpl.n	800a264 <__swrite+0x1e>
 800a258:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a25c:	2302      	movs	r3, #2
 800a25e:	2200      	movs	r2, #0
 800a260:	f000 f9a2 	bl	800a5a8 <_lseek_r>
 800a264:	89a3      	ldrh	r3, [r4, #12]
 800a266:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a26a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a26e:	81a3      	strh	r3, [r4, #12]
 800a270:	4632      	mov	r2, r6
 800a272:	463b      	mov	r3, r7
 800a274:	4628      	mov	r0, r5
 800a276:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a27a:	f000 b9b9 	b.w	800a5f0 <_write_r>

0800a27e <__sseek>:
 800a27e:	b510      	push	{r4, lr}
 800a280:	460c      	mov	r4, r1
 800a282:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a286:	f000 f98f 	bl	800a5a8 <_lseek_r>
 800a28a:	1c43      	adds	r3, r0, #1
 800a28c:	89a3      	ldrh	r3, [r4, #12]
 800a28e:	bf15      	itete	ne
 800a290:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a292:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a296:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a29a:	81a3      	strheq	r3, [r4, #12]
 800a29c:	bf18      	it	ne
 800a29e:	81a3      	strhne	r3, [r4, #12]
 800a2a0:	bd10      	pop	{r4, pc}

0800a2a2 <__sclose>:
 800a2a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2a6:	f000 b94d 	b.w	800a544 <_close_r>

0800a2aa <_realloc_r>:
 800a2aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2ae:	4680      	mov	r8, r0
 800a2b0:	4615      	mov	r5, r2
 800a2b2:	460c      	mov	r4, r1
 800a2b4:	b921      	cbnz	r1, 800a2c0 <_realloc_r+0x16>
 800a2b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2ba:	4611      	mov	r1, r2
 800a2bc:	f7fc baae 	b.w	800681c <_malloc_r>
 800a2c0:	b92a      	cbnz	r2, 800a2ce <_realloc_r+0x24>
 800a2c2:	f7fe fd65 	bl	8008d90 <_free_r>
 800a2c6:	2400      	movs	r4, #0
 800a2c8:	4620      	mov	r0, r4
 800a2ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2ce:	f000 f9d3 	bl	800a678 <_malloc_usable_size_r>
 800a2d2:	4285      	cmp	r5, r0
 800a2d4:	4606      	mov	r6, r0
 800a2d6:	d802      	bhi.n	800a2de <_realloc_r+0x34>
 800a2d8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a2dc:	d8f4      	bhi.n	800a2c8 <_realloc_r+0x1e>
 800a2de:	4629      	mov	r1, r5
 800a2e0:	4640      	mov	r0, r8
 800a2e2:	f7fc fa9b 	bl	800681c <_malloc_r>
 800a2e6:	4607      	mov	r7, r0
 800a2e8:	2800      	cmp	r0, #0
 800a2ea:	d0ec      	beq.n	800a2c6 <_realloc_r+0x1c>
 800a2ec:	42b5      	cmp	r5, r6
 800a2ee:	462a      	mov	r2, r5
 800a2f0:	4621      	mov	r1, r4
 800a2f2:	bf28      	it	cs
 800a2f4:	4632      	movcs	r2, r6
 800a2f6:	f7fd fee0 	bl	80080ba <memcpy>
 800a2fa:	4621      	mov	r1, r4
 800a2fc:	4640      	mov	r0, r8
 800a2fe:	f7fe fd47 	bl	8008d90 <_free_r>
 800a302:	463c      	mov	r4, r7
 800a304:	e7e0      	b.n	800a2c8 <_realloc_r+0x1e>

0800a306 <__swbuf_r>:
 800a306:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a308:	460e      	mov	r6, r1
 800a30a:	4614      	mov	r4, r2
 800a30c:	4605      	mov	r5, r0
 800a30e:	b118      	cbz	r0, 800a318 <__swbuf_r+0x12>
 800a310:	6a03      	ldr	r3, [r0, #32]
 800a312:	b90b      	cbnz	r3, 800a318 <__swbuf_r+0x12>
 800a314:	f7fc ff5c 	bl	80071d0 <__sinit>
 800a318:	69a3      	ldr	r3, [r4, #24]
 800a31a:	60a3      	str	r3, [r4, #8]
 800a31c:	89a3      	ldrh	r3, [r4, #12]
 800a31e:	071a      	lsls	r2, r3, #28
 800a320:	d501      	bpl.n	800a326 <__swbuf_r+0x20>
 800a322:	6923      	ldr	r3, [r4, #16]
 800a324:	b943      	cbnz	r3, 800a338 <__swbuf_r+0x32>
 800a326:	4621      	mov	r1, r4
 800a328:	4628      	mov	r0, r5
 800a32a:	f000 f82b 	bl	800a384 <__swsetup_r>
 800a32e:	b118      	cbz	r0, 800a338 <__swbuf_r+0x32>
 800a330:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a334:	4638      	mov	r0, r7
 800a336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a338:	6823      	ldr	r3, [r4, #0]
 800a33a:	6922      	ldr	r2, [r4, #16]
 800a33c:	1a98      	subs	r0, r3, r2
 800a33e:	6963      	ldr	r3, [r4, #20]
 800a340:	b2f6      	uxtb	r6, r6
 800a342:	4283      	cmp	r3, r0
 800a344:	4637      	mov	r7, r6
 800a346:	dc05      	bgt.n	800a354 <__swbuf_r+0x4e>
 800a348:	4621      	mov	r1, r4
 800a34a:	4628      	mov	r0, r5
 800a34c:	f7ff fa90 	bl	8009870 <_fflush_r>
 800a350:	2800      	cmp	r0, #0
 800a352:	d1ed      	bne.n	800a330 <__swbuf_r+0x2a>
 800a354:	68a3      	ldr	r3, [r4, #8]
 800a356:	3b01      	subs	r3, #1
 800a358:	60a3      	str	r3, [r4, #8]
 800a35a:	6823      	ldr	r3, [r4, #0]
 800a35c:	1c5a      	adds	r2, r3, #1
 800a35e:	6022      	str	r2, [r4, #0]
 800a360:	701e      	strb	r6, [r3, #0]
 800a362:	6962      	ldr	r2, [r4, #20]
 800a364:	1c43      	adds	r3, r0, #1
 800a366:	429a      	cmp	r2, r3
 800a368:	d004      	beq.n	800a374 <__swbuf_r+0x6e>
 800a36a:	89a3      	ldrh	r3, [r4, #12]
 800a36c:	07db      	lsls	r3, r3, #31
 800a36e:	d5e1      	bpl.n	800a334 <__swbuf_r+0x2e>
 800a370:	2e0a      	cmp	r6, #10
 800a372:	d1df      	bne.n	800a334 <__swbuf_r+0x2e>
 800a374:	4621      	mov	r1, r4
 800a376:	4628      	mov	r0, r5
 800a378:	f7ff fa7a 	bl	8009870 <_fflush_r>
 800a37c:	2800      	cmp	r0, #0
 800a37e:	d0d9      	beq.n	800a334 <__swbuf_r+0x2e>
 800a380:	e7d6      	b.n	800a330 <__swbuf_r+0x2a>
	...

0800a384 <__swsetup_r>:
 800a384:	b538      	push	{r3, r4, r5, lr}
 800a386:	4b29      	ldr	r3, [pc, #164]	@ (800a42c <__swsetup_r+0xa8>)
 800a388:	4605      	mov	r5, r0
 800a38a:	6818      	ldr	r0, [r3, #0]
 800a38c:	460c      	mov	r4, r1
 800a38e:	b118      	cbz	r0, 800a398 <__swsetup_r+0x14>
 800a390:	6a03      	ldr	r3, [r0, #32]
 800a392:	b90b      	cbnz	r3, 800a398 <__swsetup_r+0x14>
 800a394:	f7fc ff1c 	bl	80071d0 <__sinit>
 800a398:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a39c:	0719      	lsls	r1, r3, #28
 800a39e:	d422      	bmi.n	800a3e6 <__swsetup_r+0x62>
 800a3a0:	06da      	lsls	r2, r3, #27
 800a3a2:	d407      	bmi.n	800a3b4 <__swsetup_r+0x30>
 800a3a4:	2209      	movs	r2, #9
 800a3a6:	602a      	str	r2, [r5, #0]
 800a3a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3ac:	81a3      	strh	r3, [r4, #12]
 800a3ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a3b2:	e033      	b.n	800a41c <__swsetup_r+0x98>
 800a3b4:	0758      	lsls	r0, r3, #29
 800a3b6:	d512      	bpl.n	800a3de <__swsetup_r+0x5a>
 800a3b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a3ba:	b141      	cbz	r1, 800a3ce <__swsetup_r+0x4a>
 800a3bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a3c0:	4299      	cmp	r1, r3
 800a3c2:	d002      	beq.n	800a3ca <__swsetup_r+0x46>
 800a3c4:	4628      	mov	r0, r5
 800a3c6:	f7fe fce3 	bl	8008d90 <_free_r>
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	6363      	str	r3, [r4, #52]	@ 0x34
 800a3ce:	89a3      	ldrh	r3, [r4, #12]
 800a3d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a3d4:	81a3      	strh	r3, [r4, #12]
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	6063      	str	r3, [r4, #4]
 800a3da:	6923      	ldr	r3, [r4, #16]
 800a3dc:	6023      	str	r3, [r4, #0]
 800a3de:	89a3      	ldrh	r3, [r4, #12]
 800a3e0:	f043 0308 	orr.w	r3, r3, #8
 800a3e4:	81a3      	strh	r3, [r4, #12]
 800a3e6:	6923      	ldr	r3, [r4, #16]
 800a3e8:	b94b      	cbnz	r3, 800a3fe <__swsetup_r+0x7a>
 800a3ea:	89a3      	ldrh	r3, [r4, #12]
 800a3ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a3f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3f4:	d003      	beq.n	800a3fe <__swsetup_r+0x7a>
 800a3f6:	4621      	mov	r1, r4
 800a3f8:	4628      	mov	r0, r5
 800a3fa:	f000 f84c 	bl	800a496 <__smakebuf_r>
 800a3fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a402:	f013 0201 	ands.w	r2, r3, #1
 800a406:	d00a      	beq.n	800a41e <__swsetup_r+0x9a>
 800a408:	2200      	movs	r2, #0
 800a40a:	60a2      	str	r2, [r4, #8]
 800a40c:	6962      	ldr	r2, [r4, #20]
 800a40e:	4252      	negs	r2, r2
 800a410:	61a2      	str	r2, [r4, #24]
 800a412:	6922      	ldr	r2, [r4, #16]
 800a414:	b942      	cbnz	r2, 800a428 <__swsetup_r+0xa4>
 800a416:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a41a:	d1c5      	bne.n	800a3a8 <__swsetup_r+0x24>
 800a41c:	bd38      	pop	{r3, r4, r5, pc}
 800a41e:	0799      	lsls	r1, r3, #30
 800a420:	bf58      	it	pl
 800a422:	6962      	ldrpl	r2, [r4, #20]
 800a424:	60a2      	str	r2, [r4, #8]
 800a426:	e7f4      	b.n	800a412 <__swsetup_r+0x8e>
 800a428:	2000      	movs	r0, #0
 800a42a:	e7f7      	b.n	800a41c <__swsetup_r+0x98>
 800a42c:	20000188 	.word	0x20000188

0800a430 <__ascii_wctomb>:
 800a430:	4603      	mov	r3, r0
 800a432:	4608      	mov	r0, r1
 800a434:	b141      	cbz	r1, 800a448 <__ascii_wctomb+0x18>
 800a436:	2aff      	cmp	r2, #255	@ 0xff
 800a438:	d904      	bls.n	800a444 <__ascii_wctomb+0x14>
 800a43a:	228a      	movs	r2, #138	@ 0x8a
 800a43c:	601a      	str	r2, [r3, #0]
 800a43e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a442:	4770      	bx	lr
 800a444:	700a      	strb	r2, [r1, #0]
 800a446:	2001      	movs	r0, #1
 800a448:	4770      	bx	lr

0800a44a <__swhatbuf_r>:
 800a44a:	b570      	push	{r4, r5, r6, lr}
 800a44c:	460c      	mov	r4, r1
 800a44e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a452:	2900      	cmp	r1, #0
 800a454:	b096      	sub	sp, #88	@ 0x58
 800a456:	4615      	mov	r5, r2
 800a458:	461e      	mov	r6, r3
 800a45a:	da0d      	bge.n	800a478 <__swhatbuf_r+0x2e>
 800a45c:	89a3      	ldrh	r3, [r4, #12]
 800a45e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a462:	f04f 0100 	mov.w	r1, #0
 800a466:	bf14      	ite	ne
 800a468:	2340      	movne	r3, #64	@ 0x40
 800a46a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a46e:	2000      	movs	r0, #0
 800a470:	6031      	str	r1, [r6, #0]
 800a472:	602b      	str	r3, [r5, #0]
 800a474:	b016      	add	sp, #88	@ 0x58
 800a476:	bd70      	pop	{r4, r5, r6, pc}
 800a478:	466a      	mov	r2, sp
 800a47a:	f000 f873 	bl	800a564 <_fstat_r>
 800a47e:	2800      	cmp	r0, #0
 800a480:	dbec      	blt.n	800a45c <__swhatbuf_r+0x12>
 800a482:	9901      	ldr	r1, [sp, #4]
 800a484:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a488:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a48c:	4259      	negs	r1, r3
 800a48e:	4159      	adcs	r1, r3
 800a490:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a494:	e7eb      	b.n	800a46e <__swhatbuf_r+0x24>

0800a496 <__smakebuf_r>:
 800a496:	898b      	ldrh	r3, [r1, #12]
 800a498:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a49a:	079d      	lsls	r5, r3, #30
 800a49c:	4606      	mov	r6, r0
 800a49e:	460c      	mov	r4, r1
 800a4a0:	d507      	bpl.n	800a4b2 <__smakebuf_r+0x1c>
 800a4a2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a4a6:	6023      	str	r3, [r4, #0]
 800a4a8:	6123      	str	r3, [r4, #16]
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	6163      	str	r3, [r4, #20]
 800a4ae:	b003      	add	sp, #12
 800a4b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4b2:	ab01      	add	r3, sp, #4
 800a4b4:	466a      	mov	r2, sp
 800a4b6:	f7ff ffc8 	bl	800a44a <__swhatbuf_r>
 800a4ba:	9f00      	ldr	r7, [sp, #0]
 800a4bc:	4605      	mov	r5, r0
 800a4be:	4639      	mov	r1, r7
 800a4c0:	4630      	mov	r0, r6
 800a4c2:	f7fc f9ab 	bl	800681c <_malloc_r>
 800a4c6:	b948      	cbnz	r0, 800a4dc <__smakebuf_r+0x46>
 800a4c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4cc:	059a      	lsls	r2, r3, #22
 800a4ce:	d4ee      	bmi.n	800a4ae <__smakebuf_r+0x18>
 800a4d0:	f023 0303 	bic.w	r3, r3, #3
 800a4d4:	f043 0302 	orr.w	r3, r3, #2
 800a4d8:	81a3      	strh	r3, [r4, #12]
 800a4da:	e7e2      	b.n	800a4a2 <__smakebuf_r+0xc>
 800a4dc:	89a3      	ldrh	r3, [r4, #12]
 800a4de:	6020      	str	r0, [r4, #0]
 800a4e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4e4:	81a3      	strh	r3, [r4, #12]
 800a4e6:	9b01      	ldr	r3, [sp, #4]
 800a4e8:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a4ec:	b15b      	cbz	r3, 800a506 <__smakebuf_r+0x70>
 800a4ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a4f2:	4630      	mov	r0, r6
 800a4f4:	f000 f848 	bl	800a588 <_isatty_r>
 800a4f8:	b128      	cbz	r0, 800a506 <__smakebuf_r+0x70>
 800a4fa:	89a3      	ldrh	r3, [r4, #12]
 800a4fc:	f023 0303 	bic.w	r3, r3, #3
 800a500:	f043 0301 	orr.w	r3, r3, #1
 800a504:	81a3      	strh	r3, [r4, #12]
 800a506:	89a3      	ldrh	r3, [r4, #12]
 800a508:	431d      	orrs	r5, r3
 800a50a:	81a5      	strh	r5, [r4, #12]
 800a50c:	e7cf      	b.n	800a4ae <__smakebuf_r+0x18>

0800a50e <memmove>:
 800a50e:	4288      	cmp	r0, r1
 800a510:	b510      	push	{r4, lr}
 800a512:	eb01 0402 	add.w	r4, r1, r2
 800a516:	d902      	bls.n	800a51e <memmove+0x10>
 800a518:	4284      	cmp	r4, r0
 800a51a:	4623      	mov	r3, r4
 800a51c:	d807      	bhi.n	800a52e <memmove+0x20>
 800a51e:	1e43      	subs	r3, r0, #1
 800a520:	42a1      	cmp	r1, r4
 800a522:	d008      	beq.n	800a536 <memmove+0x28>
 800a524:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a528:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a52c:	e7f8      	b.n	800a520 <memmove+0x12>
 800a52e:	4402      	add	r2, r0
 800a530:	4601      	mov	r1, r0
 800a532:	428a      	cmp	r2, r1
 800a534:	d100      	bne.n	800a538 <memmove+0x2a>
 800a536:	bd10      	pop	{r4, pc}
 800a538:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a53c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a540:	e7f7      	b.n	800a532 <memmove+0x24>
	...

0800a544 <_close_r>:
 800a544:	b538      	push	{r3, r4, r5, lr}
 800a546:	4d06      	ldr	r5, [pc, #24]	@ (800a560 <_close_r+0x1c>)
 800a548:	2300      	movs	r3, #0
 800a54a:	4604      	mov	r4, r0
 800a54c:	4608      	mov	r0, r1
 800a54e:	602b      	str	r3, [r5, #0]
 800a550:	f7f9 f985 	bl	800385e <_close>
 800a554:	1c43      	adds	r3, r0, #1
 800a556:	d102      	bne.n	800a55e <_close_r+0x1a>
 800a558:	682b      	ldr	r3, [r5, #0]
 800a55a:	b103      	cbz	r3, 800a55e <_close_r+0x1a>
 800a55c:	6023      	str	r3, [r4, #0]
 800a55e:	bd38      	pop	{r3, r4, r5, pc}
 800a560:	20001890 	.word	0x20001890

0800a564 <_fstat_r>:
 800a564:	b538      	push	{r3, r4, r5, lr}
 800a566:	4d07      	ldr	r5, [pc, #28]	@ (800a584 <_fstat_r+0x20>)
 800a568:	2300      	movs	r3, #0
 800a56a:	4604      	mov	r4, r0
 800a56c:	4608      	mov	r0, r1
 800a56e:	4611      	mov	r1, r2
 800a570:	602b      	str	r3, [r5, #0]
 800a572:	f7f9 f980 	bl	8003876 <_fstat>
 800a576:	1c43      	adds	r3, r0, #1
 800a578:	d102      	bne.n	800a580 <_fstat_r+0x1c>
 800a57a:	682b      	ldr	r3, [r5, #0]
 800a57c:	b103      	cbz	r3, 800a580 <_fstat_r+0x1c>
 800a57e:	6023      	str	r3, [r4, #0]
 800a580:	bd38      	pop	{r3, r4, r5, pc}
 800a582:	bf00      	nop
 800a584:	20001890 	.word	0x20001890

0800a588 <_isatty_r>:
 800a588:	b538      	push	{r3, r4, r5, lr}
 800a58a:	4d06      	ldr	r5, [pc, #24]	@ (800a5a4 <_isatty_r+0x1c>)
 800a58c:	2300      	movs	r3, #0
 800a58e:	4604      	mov	r4, r0
 800a590:	4608      	mov	r0, r1
 800a592:	602b      	str	r3, [r5, #0]
 800a594:	f7f9 f97f 	bl	8003896 <_isatty>
 800a598:	1c43      	adds	r3, r0, #1
 800a59a:	d102      	bne.n	800a5a2 <_isatty_r+0x1a>
 800a59c:	682b      	ldr	r3, [r5, #0]
 800a59e:	b103      	cbz	r3, 800a5a2 <_isatty_r+0x1a>
 800a5a0:	6023      	str	r3, [r4, #0]
 800a5a2:	bd38      	pop	{r3, r4, r5, pc}
 800a5a4:	20001890 	.word	0x20001890

0800a5a8 <_lseek_r>:
 800a5a8:	b538      	push	{r3, r4, r5, lr}
 800a5aa:	4d07      	ldr	r5, [pc, #28]	@ (800a5c8 <_lseek_r+0x20>)
 800a5ac:	4604      	mov	r4, r0
 800a5ae:	4608      	mov	r0, r1
 800a5b0:	4611      	mov	r1, r2
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	602a      	str	r2, [r5, #0]
 800a5b6:	461a      	mov	r2, r3
 800a5b8:	f7f9 f978 	bl	80038ac <_lseek>
 800a5bc:	1c43      	adds	r3, r0, #1
 800a5be:	d102      	bne.n	800a5c6 <_lseek_r+0x1e>
 800a5c0:	682b      	ldr	r3, [r5, #0]
 800a5c2:	b103      	cbz	r3, 800a5c6 <_lseek_r+0x1e>
 800a5c4:	6023      	str	r3, [r4, #0]
 800a5c6:	bd38      	pop	{r3, r4, r5, pc}
 800a5c8:	20001890 	.word	0x20001890

0800a5cc <_read_r>:
 800a5cc:	b538      	push	{r3, r4, r5, lr}
 800a5ce:	4d07      	ldr	r5, [pc, #28]	@ (800a5ec <_read_r+0x20>)
 800a5d0:	4604      	mov	r4, r0
 800a5d2:	4608      	mov	r0, r1
 800a5d4:	4611      	mov	r1, r2
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	602a      	str	r2, [r5, #0]
 800a5da:	461a      	mov	r2, r3
 800a5dc:	f7f9 f906 	bl	80037ec <_read>
 800a5e0:	1c43      	adds	r3, r0, #1
 800a5e2:	d102      	bne.n	800a5ea <_read_r+0x1e>
 800a5e4:	682b      	ldr	r3, [r5, #0]
 800a5e6:	b103      	cbz	r3, 800a5ea <_read_r+0x1e>
 800a5e8:	6023      	str	r3, [r4, #0]
 800a5ea:	bd38      	pop	{r3, r4, r5, pc}
 800a5ec:	20001890 	.word	0x20001890

0800a5f0 <_write_r>:
 800a5f0:	b538      	push	{r3, r4, r5, lr}
 800a5f2:	4d07      	ldr	r5, [pc, #28]	@ (800a610 <_write_r+0x20>)
 800a5f4:	4604      	mov	r4, r0
 800a5f6:	4608      	mov	r0, r1
 800a5f8:	4611      	mov	r1, r2
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	602a      	str	r2, [r5, #0]
 800a5fe:	461a      	mov	r2, r3
 800a600:	f7f9 f911 	bl	8003826 <_write>
 800a604:	1c43      	adds	r3, r0, #1
 800a606:	d102      	bne.n	800a60e <_write_r+0x1e>
 800a608:	682b      	ldr	r3, [r5, #0]
 800a60a:	b103      	cbz	r3, 800a60e <_write_r+0x1e>
 800a60c:	6023      	str	r3, [r4, #0]
 800a60e:	bd38      	pop	{r3, r4, r5, pc}
 800a610:	20001890 	.word	0x20001890

0800a614 <__assert_func>:
 800a614:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a616:	4614      	mov	r4, r2
 800a618:	461a      	mov	r2, r3
 800a61a:	4b09      	ldr	r3, [pc, #36]	@ (800a640 <__assert_func+0x2c>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	4605      	mov	r5, r0
 800a620:	68d8      	ldr	r0, [r3, #12]
 800a622:	b954      	cbnz	r4, 800a63a <__assert_func+0x26>
 800a624:	4b07      	ldr	r3, [pc, #28]	@ (800a644 <__assert_func+0x30>)
 800a626:	461c      	mov	r4, r3
 800a628:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a62c:	9100      	str	r1, [sp, #0]
 800a62e:	462b      	mov	r3, r5
 800a630:	4905      	ldr	r1, [pc, #20]	@ (800a648 <__assert_func+0x34>)
 800a632:	f000 f829 	bl	800a688 <fiprintf>
 800a636:	f000 f839 	bl	800a6ac <abort>
 800a63a:	4b04      	ldr	r3, [pc, #16]	@ (800a64c <__assert_func+0x38>)
 800a63c:	e7f4      	b.n	800a628 <__assert_func+0x14>
 800a63e:	bf00      	nop
 800a640:	20000188 	.word	0x20000188
 800a644:	0800c8cb 	.word	0x0800c8cb
 800a648:	0800c89d 	.word	0x0800c89d
 800a64c:	0800c890 	.word	0x0800c890

0800a650 <_calloc_r>:
 800a650:	b570      	push	{r4, r5, r6, lr}
 800a652:	fba1 5402 	umull	r5, r4, r1, r2
 800a656:	b93c      	cbnz	r4, 800a668 <_calloc_r+0x18>
 800a658:	4629      	mov	r1, r5
 800a65a:	f7fc f8df 	bl	800681c <_malloc_r>
 800a65e:	4606      	mov	r6, r0
 800a660:	b928      	cbnz	r0, 800a66e <_calloc_r+0x1e>
 800a662:	2600      	movs	r6, #0
 800a664:	4630      	mov	r0, r6
 800a666:	bd70      	pop	{r4, r5, r6, pc}
 800a668:	220c      	movs	r2, #12
 800a66a:	6002      	str	r2, [r0, #0]
 800a66c:	e7f9      	b.n	800a662 <_calloc_r+0x12>
 800a66e:	462a      	mov	r2, r5
 800a670:	4621      	mov	r1, r4
 800a672:	f7fd fcd9 	bl	8008028 <memset>
 800a676:	e7f5      	b.n	800a664 <_calloc_r+0x14>

0800a678 <_malloc_usable_size_r>:
 800a678:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a67c:	1f18      	subs	r0, r3, #4
 800a67e:	2b00      	cmp	r3, #0
 800a680:	bfbc      	itt	lt
 800a682:	580b      	ldrlt	r3, [r1, r0]
 800a684:	18c0      	addlt	r0, r0, r3
 800a686:	4770      	bx	lr

0800a688 <fiprintf>:
 800a688:	b40e      	push	{r1, r2, r3}
 800a68a:	b503      	push	{r0, r1, lr}
 800a68c:	4601      	mov	r1, r0
 800a68e:	ab03      	add	r3, sp, #12
 800a690:	4805      	ldr	r0, [pc, #20]	@ (800a6a8 <fiprintf+0x20>)
 800a692:	f853 2b04 	ldr.w	r2, [r3], #4
 800a696:	6800      	ldr	r0, [r0, #0]
 800a698:	9301      	str	r3, [sp, #4]
 800a69a:	f000 f837 	bl	800a70c <_vfiprintf_r>
 800a69e:	b002      	add	sp, #8
 800a6a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a6a4:	b003      	add	sp, #12
 800a6a6:	4770      	bx	lr
 800a6a8:	20000188 	.word	0x20000188

0800a6ac <abort>:
 800a6ac:	b508      	push	{r3, lr}
 800a6ae:	2006      	movs	r0, #6
 800a6b0:	f000 f96c 	bl	800a98c <raise>
 800a6b4:	2001      	movs	r0, #1
 800a6b6:	f7f9 f88e 	bl	80037d6 <_exit>

0800a6ba <__sfputc_r>:
 800a6ba:	6893      	ldr	r3, [r2, #8]
 800a6bc:	3b01      	subs	r3, #1
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	b410      	push	{r4}
 800a6c2:	6093      	str	r3, [r2, #8]
 800a6c4:	da08      	bge.n	800a6d8 <__sfputc_r+0x1e>
 800a6c6:	6994      	ldr	r4, [r2, #24]
 800a6c8:	42a3      	cmp	r3, r4
 800a6ca:	db01      	blt.n	800a6d0 <__sfputc_r+0x16>
 800a6cc:	290a      	cmp	r1, #10
 800a6ce:	d103      	bne.n	800a6d8 <__sfputc_r+0x1e>
 800a6d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a6d4:	f7ff be17 	b.w	800a306 <__swbuf_r>
 800a6d8:	6813      	ldr	r3, [r2, #0]
 800a6da:	1c58      	adds	r0, r3, #1
 800a6dc:	6010      	str	r0, [r2, #0]
 800a6de:	7019      	strb	r1, [r3, #0]
 800a6e0:	4608      	mov	r0, r1
 800a6e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a6e6:	4770      	bx	lr

0800a6e8 <__sfputs_r>:
 800a6e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ea:	4606      	mov	r6, r0
 800a6ec:	460f      	mov	r7, r1
 800a6ee:	4614      	mov	r4, r2
 800a6f0:	18d5      	adds	r5, r2, r3
 800a6f2:	42ac      	cmp	r4, r5
 800a6f4:	d101      	bne.n	800a6fa <__sfputs_r+0x12>
 800a6f6:	2000      	movs	r0, #0
 800a6f8:	e007      	b.n	800a70a <__sfputs_r+0x22>
 800a6fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6fe:	463a      	mov	r2, r7
 800a700:	4630      	mov	r0, r6
 800a702:	f7ff ffda 	bl	800a6ba <__sfputc_r>
 800a706:	1c43      	adds	r3, r0, #1
 800a708:	d1f3      	bne.n	800a6f2 <__sfputs_r+0xa>
 800a70a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a70c <_vfiprintf_r>:
 800a70c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a710:	460d      	mov	r5, r1
 800a712:	b09d      	sub	sp, #116	@ 0x74
 800a714:	4614      	mov	r4, r2
 800a716:	4698      	mov	r8, r3
 800a718:	4606      	mov	r6, r0
 800a71a:	b118      	cbz	r0, 800a724 <_vfiprintf_r+0x18>
 800a71c:	6a03      	ldr	r3, [r0, #32]
 800a71e:	b90b      	cbnz	r3, 800a724 <_vfiprintf_r+0x18>
 800a720:	f7fc fd56 	bl	80071d0 <__sinit>
 800a724:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a726:	07d9      	lsls	r1, r3, #31
 800a728:	d405      	bmi.n	800a736 <_vfiprintf_r+0x2a>
 800a72a:	89ab      	ldrh	r3, [r5, #12]
 800a72c:	059a      	lsls	r2, r3, #22
 800a72e:	d402      	bmi.n	800a736 <_vfiprintf_r+0x2a>
 800a730:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a732:	f7fd fcc0 	bl	80080b6 <__retarget_lock_acquire_recursive>
 800a736:	89ab      	ldrh	r3, [r5, #12]
 800a738:	071b      	lsls	r3, r3, #28
 800a73a:	d501      	bpl.n	800a740 <_vfiprintf_r+0x34>
 800a73c:	692b      	ldr	r3, [r5, #16]
 800a73e:	b99b      	cbnz	r3, 800a768 <_vfiprintf_r+0x5c>
 800a740:	4629      	mov	r1, r5
 800a742:	4630      	mov	r0, r6
 800a744:	f7ff fe1e 	bl	800a384 <__swsetup_r>
 800a748:	b170      	cbz	r0, 800a768 <_vfiprintf_r+0x5c>
 800a74a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a74c:	07dc      	lsls	r4, r3, #31
 800a74e:	d504      	bpl.n	800a75a <_vfiprintf_r+0x4e>
 800a750:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a754:	b01d      	add	sp, #116	@ 0x74
 800a756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a75a:	89ab      	ldrh	r3, [r5, #12]
 800a75c:	0598      	lsls	r0, r3, #22
 800a75e:	d4f7      	bmi.n	800a750 <_vfiprintf_r+0x44>
 800a760:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a762:	f7fd fca9 	bl	80080b8 <__retarget_lock_release_recursive>
 800a766:	e7f3      	b.n	800a750 <_vfiprintf_r+0x44>
 800a768:	2300      	movs	r3, #0
 800a76a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a76c:	2320      	movs	r3, #32
 800a76e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a772:	f8cd 800c 	str.w	r8, [sp, #12]
 800a776:	2330      	movs	r3, #48	@ 0x30
 800a778:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a928 <_vfiprintf_r+0x21c>
 800a77c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a780:	f04f 0901 	mov.w	r9, #1
 800a784:	4623      	mov	r3, r4
 800a786:	469a      	mov	sl, r3
 800a788:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a78c:	b10a      	cbz	r2, 800a792 <_vfiprintf_r+0x86>
 800a78e:	2a25      	cmp	r2, #37	@ 0x25
 800a790:	d1f9      	bne.n	800a786 <_vfiprintf_r+0x7a>
 800a792:	ebba 0b04 	subs.w	fp, sl, r4
 800a796:	d00b      	beq.n	800a7b0 <_vfiprintf_r+0xa4>
 800a798:	465b      	mov	r3, fp
 800a79a:	4622      	mov	r2, r4
 800a79c:	4629      	mov	r1, r5
 800a79e:	4630      	mov	r0, r6
 800a7a0:	f7ff ffa2 	bl	800a6e8 <__sfputs_r>
 800a7a4:	3001      	adds	r0, #1
 800a7a6:	f000 80a7 	beq.w	800a8f8 <_vfiprintf_r+0x1ec>
 800a7aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a7ac:	445a      	add	r2, fp
 800a7ae:	9209      	str	r2, [sp, #36]	@ 0x24
 800a7b0:	f89a 3000 	ldrb.w	r3, [sl]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	f000 809f 	beq.w	800a8f8 <_vfiprintf_r+0x1ec>
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a7c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a7c4:	f10a 0a01 	add.w	sl, sl, #1
 800a7c8:	9304      	str	r3, [sp, #16]
 800a7ca:	9307      	str	r3, [sp, #28]
 800a7cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a7d0:	931a      	str	r3, [sp, #104]	@ 0x68
 800a7d2:	4654      	mov	r4, sl
 800a7d4:	2205      	movs	r2, #5
 800a7d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7da:	4853      	ldr	r0, [pc, #332]	@ (800a928 <_vfiprintf_r+0x21c>)
 800a7dc:	f7f5 fd20 	bl	8000220 <memchr>
 800a7e0:	9a04      	ldr	r2, [sp, #16]
 800a7e2:	b9d8      	cbnz	r0, 800a81c <_vfiprintf_r+0x110>
 800a7e4:	06d1      	lsls	r1, r2, #27
 800a7e6:	bf44      	itt	mi
 800a7e8:	2320      	movmi	r3, #32
 800a7ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a7ee:	0713      	lsls	r3, r2, #28
 800a7f0:	bf44      	itt	mi
 800a7f2:	232b      	movmi	r3, #43	@ 0x2b
 800a7f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a7f8:	f89a 3000 	ldrb.w	r3, [sl]
 800a7fc:	2b2a      	cmp	r3, #42	@ 0x2a
 800a7fe:	d015      	beq.n	800a82c <_vfiprintf_r+0x120>
 800a800:	9a07      	ldr	r2, [sp, #28]
 800a802:	4654      	mov	r4, sl
 800a804:	2000      	movs	r0, #0
 800a806:	f04f 0c0a 	mov.w	ip, #10
 800a80a:	4621      	mov	r1, r4
 800a80c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a810:	3b30      	subs	r3, #48	@ 0x30
 800a812:	2b09      	cmp	r3, #9
 800a814:	d94b      	bls.n	800a8ae <_vfiprintf_r+0x1a2>
 800a816:	b1b0      	cbz	r0, 800a846 <_vfiprintf_r+0x13a>
 800a818:	9207      	str	r2, [sp, #28]
 800a81a:	e014      	b.n	800a846 <_vfiprintf_r+0x13a>
 800a81c:	eba0 0308 	sub.w	r3, r0, r8
 800a820:	fa09 f303 	lsl.w	r3, r9, r3
 800a824:	4313      	orrs	r3, r2
 800a826:	9304      	str	r3, [sp, #16]
 800a828:	46a2      	mov	sl, r4
 800a82a:	e7d2      	b.n	800a7d2 <_vfiprintf_r+0xc6>
 800a82c:	9b03      	ldr	r3, [sp, #12]
 800a82e:	1d19      	adds	r1, r3, #4
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	9103      	str	r1, [sp, #12]
 800a834:	2b00      	cmp	r3, #0
 800a836:	bfbb      	ittet	lt
 800a838:	425b      	neglt	r3, r3
 800a83a:	f042 0202 	orrlt.w	r2, r2, #2
 800a83e:	9307      	strge	r3, [sp, #28]
 800a840:	9307      	strlt	r3, [sp, #28]
 800a842:	bfb8      	it	lt
 800a844:	9204      	strlt	r2, [sp, #16]
 800a846:	7823      	ldrb	r3, [r4, #0]
 800a848:	2b2e      	cmp	r3, #46	@ 0x2e
 800a84a:	d10a      	bne.n	800a862 <_vfiprintf_r+0x156>
 800a84c:	7863      	ldrb	r3, [r4, #1]
 800a84e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a850:	d132      	bne.n	800a8b8 <_vfiprintf_r+0x1ac>
 800a852:	9b03      	ldr	r3, [sp, #12]
 800a854:	1d1a      	adds	r2, r3, #4
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	9203      	str	r2, [sp, #12]
 800a85a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a85e:	3402      	adds	r4, #2
 800a860:	9305      	str	r3, [sp, #20]
 800a862:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a938 <_vfiprintf_r+0x22c>
 800a866:	7821      	ldrb	r1, [r4, #0]
 800a868:	2203      	movs	r2, #3
 800a86a:	4650      	mov	r0, sl
 800a86c:	f7f5 fcd8 	bl	8000220 <memchr>
 800a870:	b138      	cbz	r0, 800a882 <_vfiprintf_r+0x176>
 800a872:	9b04      	ldr	r3, [sp, #16]
 800a874:	eba0 000a 	sub.w	r0, r0, sl
 800a878:	2240      	movs	r2, #64	@ 0x40
 800a87a:	4082      	lsls	r2, r0
 800a87c:	4313      	orrs	r3, r2
 800a87e:	3401      	adds	r4, #1
 800a880:	9304      	str	r3, [sp, #16]
 800a882:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a886:	4829      	ldr	r0, [pc, #164]	@ (800a92c <_vfiprintf_r+0x220>)
 800a888:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a88c:	2206      	movs	r2, #6
 800a88e:	f7f5 fcc7 	bl	8000220 <memchr>
 800a892:	2800      	cmp	r0, #0
 800a894:	d03f      	beq.n	800a916 <_vfiprintf_r+0x20a>
 800a896:	4b26      	ldr	r3, [pc, #152]	@ (800a930 <_vfiprintf_r+0x224>)
 800a898:	bb1b      	cbnz	r3, 800a8e2 <_vfiprintf_r+0x1d6>
 800a89a:	9b03      	ldr	r3, [sp, #12]
 800a89c:	3307      	adds	r3, #7
 800a89e:	f023 0307 	bic.w	r3, r3, #7
 800a8a2:	3308      	adds	r3, #8
 800a8a4:	9303      	str	r3, [sp, #12]
 800a8a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8a8:	443b      	add	r3, r7
 800a8aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8ac:	e76a      	b.n	800a784 <_vfiprintf_r+0x78>
 800a8ae:	fb0c 3202 	mla	r2, ip, r2, r3
 800a8b2:	460c      	mov	r4, r1
 800a8b4:	2001      	movs	r0, #1
 800a8b6:	e7a8      	b.n	800a80a <_vfiprintf_r+0xfe>
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	3401      	adds	r4, #1
 800a8bc:	9305      	str	r3, [sp, #20]
 800a8be:	4619      	mov	r1, r3
 800a8c0:	f04f 0c0a 	mov.w	ip, #10
 800a8c4:	4620      	mov	r0, r4
 800a8c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a8ca:	3a30      	subs	r2, #48	@ 0x30
 800a8cc:	2a09      	cmp	r2, #9
 800a8ce:	d903      	bls.n	800a8d8 <_vfiprintf_r+0x1cc>
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d0c6      	beq.n	800a862 <_vfiprintf_r+0x156>
 800a8d4:	9105      	str	r1, [sp, #20]
 800a8d6:	e7c4      	b.n	800a862 <_vfiprintf_r+0x156>
 800a8d8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a8dc:	4604      	mov	r4, r0
 800a8de:	2301      	movs	r3, #1
 800a8e0:	e7f0      	b.n	800a8c4 <_vfiprintf_r+0x1b8>
 800a8e2:	ab03      	add	r3, sp, #12
 800a8e4:	9300      	str	r3, [sp, #0]
 800a8e6:	462a      	mov	r2, r5
 800a8e8:	4b12      	ldr	r3, [pc, #72]	@ (800a934 <_vfiprintf_r+0x228>)
 800a8ea:	a904      	add	r1, sp, #16
 800a8ec:	4630      	mov	r0, r6
 800a8ee:	f7fb fd39 	bl	8006364 <_printf_float>
 800a8f2:	4607      	mov	r7, r0
 800a8f4:	1c78      	adds	r0, r7, #1
 800a8f6:	d1d6      	bne.n	800a8a6 <_vfiprintf_r+0x19a>
 800a8f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8fa:	07d9      	lsls	r1, r3, #31
 800a8fc:	d405      	bmi.n	800a90a <_vfiprintf_r+0x1fe>
 800a8fe:	89ab      	ldrh	r3, [r5, #12]
 800a900:	059a      	lsls	r2, r3, #22
 800a902:	d402      	bmi.n	800a90a <_vfiprintf_r+0x1fe>
 800a904:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a906:	f7fd fbd7 	bl	80080b8 <__retarget_lock_release_recursive>
 800a90a:	89ab      	ldrh	r3, [r5, #12]
 800a90c:	065b      	lsls	r3, r3, #25
 800a90e:	f53f af1f 	bmi.w	800a750 <_vfiprintf_r+0x44>
 800a912:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a914:	e71e      	b.n	800a754 <_vfiprintf_r+0x48>
 800a916:	ab03      	add	r3, sp, #12
 800a918:	9300      	str	r3, [sp, #0]
 800a91a:	462a      	mov	r2, r5
 800a91c:	4b05      	ldr	r3, [pc, #20]	@ (800a934 <_vfiprintf_r+0x228>)
 800a91e:	a904      	add	r1, sp, #16
 800a920:	4630      	mov	r0, r6
 800a922:	f7fc f869 	bl	80069f8 <_printf_i>
 800a926:	e7e4      	b.n	800a8f2 <_vfiprintf_r+0x1e6>
 800a928:	0800c726 	.word	0x0800c726
 800a92c:	0800c730 	.word	0x0800c730
 800a930:	08006365 	.word	0x08006365
 800a934:	0800a6e9 	.word	0x0800a6e9
 800a938:	0800c72c 	.word	0x0800c72c

0800a93c <_raise_r>:
 800a93c:	291f      	cmp	r1, #31
 800a93e:	b538      	push	{r3, r4, r5, lr}
 800a940:	4605      	mov	r5, r0
 800a942:	460c      	mov	r4, r1
 800a944:	d904      	bls.n	800a950 <_raise_r+0x14>
 800a946:	2316      	movs	r3, #22
 800a948:	6003      	str	r3, [r0, #0]
 800a94a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a94e:	bd38      	pop	{r3, r4, r5, pc}
 800a950:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a952:	b112      	cbz	r2, 800a95a <_raise_r+0x1e>
 800a954:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a958:	b94b      	cbnz	r3, 800a96e <_raise_r+0x32>
 800a95a:	4628      	mov	r0, r5
 800a95c:	f000 f830 	bl	800a9c0 <_getpid_r>
 800a960:	4622      	mov	r2, r4
 800a962:	4601      	mov	r1, r0
 800a964:	4628      	mov	r0, r5
 800a966:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a96a:	f000 b817 	b.w	800a99c <_kill_r>
 800a96e:	2b01      	cmp	r3, #1
 800a970:	d00a      	beq.n	800a988 <_raise_r+0x4c>
 800a972:	1c59      	adds	r1, r3, #1
 800a974:	d103      	bne.n	800a97e <_raise_r+0x42>
 800a976:	2316      	movs	r3, #22
 800a978:	6003      	str	r3, [r0, #0]
 800a97a:	2001      	movs	r0, #1
 800a97c:	e7e7      	b.n	800a94e <_raise_r+0x12>
 800a97e:	2100      	movs	r1, #0
 800a980:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a984:	4620      	mov	r0, r4
 800a986:	4798      	blx	r3
 800a988:	2000      	movs	r0, #0
 800a98a:	e7e0      	b.n	800a94e <_raise_r+0x12>

0800a98c <raise>:
 800a98c:	4b02      	ldr	r3, [pc, #8]	@ (800a998 <raise+0xc>)
 800a98e:	4601      	mov	r1, r0
 800a990:	6818      	ldr	r0, [r3, #0]
 800a992:	f7ff bfd3 	b.w	800a93c <_raise_r>
 800a996:	bf00      	nop
 800a998:	20000188 	.word	0x20000188

0800a99c <_kill_r>:
 800a99c:	b538      	push	{r3, r4, r5, lr}
 800a99e:	4d07      	ldr	r5, [pc, #28]	@ (800a9bc <_kill_r+0x20>)
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	4604      	mov	r4, r0
 800a9a4:	4608      	mov	r0, r1
 800a9a6:	4611      	mov	r1, r2
 800a9a8:	602b      	str	r3, [r5, #0]
 800a9aa:	f7f8 ff04 	bl	80037b6 <_kill>
 800a9ae:	1c43      	adds	r3, r0, #1
 800a9b0:	d102      	bne.n	800a9b8 <_kill_r+0x1c>
 800a9b2:	682b      	ldr	r3, [r5, #0]
 800a9b4:	b103      	cbz	r3, 800a9b8 <_kill_r+0x1c>
 800a9b6:	6023      	str	r3, [r4, #0]
 800a9b8:	bd38      	pop	{r3, r4, r5, pc}
 800a9ba:	bf00      	nop
 800a9bc:	20001890 	.word	0x20001890

0800a9c0 <_getpid_r>:
 800a9c0:	f7f8 bef1 	b.w	80037a6 <_getpid>

0800a9c4 <_init>:
 800a9c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9c6:	bf00      	nop
 800a9c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9ca:	bc08      	pop	{r3}
 800a9cc:	469e      	mov	lr, r3
 800a9ce:	4770      	bx	lr

0800a9d0 <_fini>:
 800a9d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9d2:	bf00      	nop
 800a9d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9d6:	bc08      	pop	{r3}
 800a9d8:	469e      	mov	lr, r3
 800a9da:	4770      	bx	lr
