{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691984945717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691984945717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 14 13:49:05 2023 " "Processing started: Mon Aug 14 13:49:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691984945717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691984945717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CYC10-project -c CYC10-project " "Command: quartus_map --read_settings_files=on --write_settings_files=off CYC10-project -c CYC10-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691984945718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691984946099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691984946099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/simon_cipher/simon.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/simon_cipher/simon.v" { { "Info" "ISGN_ENTITY_NAME" "1 simon " "Found entity 1: simon" {  } { { "../DE2-FSM2-project/src/Simon_cipher/simon.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/Simon_cipher/simon.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691984953739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691984953739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/simon_cipher/round.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/simon_cipher/round.v" { { "Info" "ISGN_ENTITY_NAME" "1 round " "Found entity 1: round" {  } { { "../DE2-FSM2-project/src/Simon_cipher/round.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/Simon_cipher/round.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691984953742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691984953742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/simon_cipher/key_expansion.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/simon_cipher/key_expansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_expansion " "Found entity 1: key_expansion" {  } { { "../DE2-FSM2-project/src/Simon_cipher/key_expansion.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/Simon_cipher/key_expansion.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691984953745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691984953745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691984953747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691984953747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/uartrx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/uartrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691984953748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691984953748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691984953750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691984953750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/lattice_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/lattice_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdc_decode-beh " "Found design unit 1: tdc_decode-beh" {  } { { "../DE2-FSM2-project/src/lattice_sensor.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/lattice_sensor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691984954132 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdc_decode " "Found entity 1: tdc_decode" {  } { { "../DE2-FSM2-project/src/lattice_sensor.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/lattice_sensor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691984954132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691984954132 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do aes_composite_enc.v(184) " "Verilog HDL Declaration warning at aes_composite_enc.v(184): \"do\" is SystemVerilog-2005 keyword" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 184 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1691984954134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/aes_composite_enc.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/aes_composite_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Composite_enc " "Found entity 1: AES_Composite_enc" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691984954134 ""} { "Info" "ISGN_ENTITY_NAME" "2 SubBytes " "Found entity 2: SubBytes" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691984954134 ""} { "Info" "ISGN_ENTITY_NAME" "3 AES_Comp_MixColumns " "Found entity 3: AES_Comp_MixColumns" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691984954134 ""} { "Info" "ISGN_ENTITY_NAME" "4 AES_Comp_EncCore " "Found entity 4: AES_Comp_EncCore" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691984954134 ""} { "Info" "ISGN_ENTITY_NAME" "5 AES_Comp_ENC " "Found entity 5: AES_Comp_ENC" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691984954134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691984954134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691984954136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691984954136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/clock.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691984954138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691984954138 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(47) " "Verilog HDL Parameter Declaration warning at uartTX.v(47): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1691984954139 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(48) " "Verilog HDL Parameter Declaration warning at uartTX.v(48): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1691984954139 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(49) " "Verilog HDL Parameter Declaration warning at uartTX.v(49): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1691984954139 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(50) " "Verilog HDL Parameter Declaration warning at uartTX.v(50): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1691984954139 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(51) " "Verilog HDL Parameter Declaration warning at uartTX.v(51): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1691984954139 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(23) " "Verilog HDL Parameter Declaration warning at uartrx.v(23): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1691984954139 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(24) " "Verilog HDL Parameter Declaration warning at uartrx.v(24): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1691984954139 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(25) " "Verilog HDL Parameter Declaration warning at uartrx.v(25): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1691984954139 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(26) " "Verilog HDL Parameter Declaration warning at uartrx.v(26): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1691984954140 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(27) " "Verilog HDL Parameter Declaration warning at uartrx.v(27): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1691984954140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691984954197 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SensorBusy top.v(56) " "Verilog HDL or VHDL warning at top.v(56): object \"SensorBusy\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691984954205 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fsm1 top.v(62) " "Verilog HDL or VHDL warning at top.v(62): object \"fsm1\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691984954205 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Krdy top.v(68) " "Verilog HDL or VHDL warning at top.v(68): object \"Krdy\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691984954205 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CE top.v(72) " "Verilog HDL or VHDL warning at top.v(72): object \"CE\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691984954205 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adjust top.v(79) " "Verilog HDL or VHDL warning at top.v(79): object \"adjust\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691984954205 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adj top.v(86) " "Verilog HDL or VHDL warning at top.v(86): object \"adj\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691984954205 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adjEN top.v(86) " "Verilog HDL or VHDL warning at top.v(86): object \"adjEN\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691984954206 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top.v(217) " "Verilog HDL assignment warning at top.v(217): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954206 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(304) " "Verilog HDL assignment warning at top.v(304): truncated value with size 32 to match size of target (8)" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954206 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top.v(354) " "Verilog HDL assignment warning at top.v(354): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954206 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top.v(374) " "Verilog HDL assignment warning at top.v(374): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954206 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top.v(399) " "Verilog HDL assignment warning at top.v(399): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954206 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top.v(423) " "Verilog HDL assignment warning at top.v(423): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954206 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top.v(465) " "Verilog HDL assignment warning at top.v(465): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954206 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clock " "Elaborating entity \"clock\" for hierarchy \"clock:clock\"" {  } { { "../DE2-FSM2-project/src/top.v" "clock" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691984954212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock:clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock:clock\|altpll:altpll_component\"" {  } { { "clock.v" "altpll_component" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/clock.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691984954250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock:clock\|altpll:altpll_component\"" {  } { { "clock.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/clock.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691984954252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:clock\|altpll:altpll_component " "Instantiated megafunction \"clock:clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 24 " "Parameter \"clk0_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984954252 ""}  } { { "clock.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/clock.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691984954252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_altpll " "Found entity 1: clock_altpll" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/db/clock_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691984954299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691984954299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_altpll clock:clock\|altpll:altpll_component\|clock_altpll:auto_generated " "Elaborating entity \"clock_altpll\" for hierarchy \"clock:clock\|altpll:altpll_component\|clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691984954299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uartTX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uartTX\"" {  } { { "../DE2-FSM2-project/src/top.v" "uartTX" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691984954307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartTX.v(91) " "Verilog HDL assignment warning at uartTX.v(91): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954308 "|top|uart_tx:uartTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartTX.v(109) " "Verilog HDL assignment warning at uartTX.v(109): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954308 "|top|uart_tx:uartTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uartTX.v(119) " "Verilog HDL assignment warning at uartTX.v(119): truncated value with size 32 to match size of target (3)" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954308 "|top|uart_tx:uartTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartTX.v(139) " "Verilog HDL assignment warning at uartTX.v(139): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954308 "|top|uart_tx:uartTX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uartRX " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uartRX\"" {  } { { "../DE2-FSM2-project/src/top.v" "uartRX" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691984954309 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uartrx.v(81) " "Verilog HDL assignment warning at uartrx.v(81): truncated value with size 32 to match size of target (8)" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954310 "|top|uart_rx:uartRX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uartrx.v(92) " "Verilog HDL assignment warning at uartrx.v(92): truncated value with size 32 to match size of target (8)" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954310 "|top|uart_rx:uartRX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uartrx.v(103) " "Verilog HDL assignment warning at uartrx.v(103): truncated value with size 32 to match size of target (3)" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954310 "|top|uart_rx:uartRX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uartrx.v(121) " "Verilog HDL assignment warning at uartrx.v(121): truncated value with size 32 to match size of target (8)" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954310 "|top|uart_rx:uartRX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdc_decode tdc_decode:tdc_decode " "Elaborating entity \"tdc_decode\" for hierarchy \"tdc_decode:tdc_decode\"" {  } { { "../DE2-FSM2-project/src/top.v" "tdc_decode" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691984954311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simon simon:gen_code_label\[0\].simon_inst " "Elaborating entity \"simon\" for hierarchy \"simon:gen_code_label\[0\].simon_inst\"" {  } { { "../DE2-FSM2-project/src/top.v" "gen_code_label\[0\].simon_inst" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691984954314 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "init_counter simon.v(70) " "Verilog HDL or VHDL warning at simon.v(70): object \"init_counter\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/Simon_cipher/simon.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/Simon_cipher/simon.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691984954320 "|top|simon:gen_code_label[0].simon_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 simon.v(95) " "Verilog HDL assignment warning at simon.v(95): truncated value with size 32 to match size of target (7)" {  } { { "../DE2-FSM2-project/src/Simon_cipher/simon.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/Simon_cipher/simon.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954320 "|top|simon:gen_code_label[0].simon_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 simon.v(102) " "Verilog HDL assignment warning at simon.v(102): truncated value with size 32 to match size of target (1)" {  } { { "../DE2-FSM2-project/src/Simon_cipher/simon.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/Simon_cipher/simon.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954320 "|top|simon:gen_code_label[0].simon_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "round simon:gen_code_label\[0\].simon_inst\|round:r " "Elaborating entity \"round\" for hierarchy \"simon:gen_code_label\[0\].simon_inst\|round:r\"" {  } { { "../DE2-FSM2-project/src/Simon_cipher/simon.v" "r" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/Simon_cipher/simon.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691984954321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_expansion simon:gen_code_label\[0\].simon_inst\|key_expansion:key_ex " "Elaborating entity \"key_expansion\" for hierarchy \"simon:gen_code_label\[0\].simon_inst\|key_expansion:key_ex\"" {  } { { "../DE2-FSM2-project/src/Simon_cipher/simon.v" "key_ex" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/Simon_cipher/simon.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691984954322 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ror3 key_expansion.v(53) " "Verilog HDL or VHDL warning at key_expansion.v(53): object \"ror3\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/Simon_cipher/key_expansion.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/Simon_cipher/key_expansion.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691984954323 "|top|simon:gen_code_label[0].simon_inst|key_expansion:key_ex"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 key_expansion.v(76) " "Verilog HDL assignment warning at key_expansion.v(76): truncated value with size 32 to match size of target (8)" {  } { { "../DE2-FSM2-project/src/Simon_cipher/key_expansion.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/Simon_cipher/key_expansion.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691984954323 "|top|simon:gen_code_label[0].simon_inst|key_expansion:key_ex"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z key_expansion.v(77) " "Verilog HDL Always Construct warning at key_expansion.v(77): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../DE2-FSM2-project/src/Simon_cipher/key_expansion.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/Simon_cipher/key_expansion.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1691984954323 "|top|simon:gen_code_label[0].simon_inst|key_expansion:key_ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp key_expansion.v(61) " "Verilog HDL Always Construct warning at key_expansion.v(61): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "../DE2-FSM2-project/src/Simon_cipher/key_expansion.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/Simon_cipher/key_expansion.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1691984954323 "|top|simon:gen_code_label[0].simon_inst|key_expansion:key_ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp2 key_expansion.v(61) " "Verilog HDL Always Construct warning at key_expansion.v(61): inferring latch(es) for variable \"tmp2\", which holds its previous value in one or more paths through the always construct" {  } { { "../DE2-FSM2-project/src/Simon_cipher/key_expansion.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/Simon_cipher/key_expansion.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1691984954323 "|top|simon:gen_code_label[0].simon_inst|key_expansion:key_ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ror1 key_expansion.v(61) " "Verilog HDL Always Construct warning at key_expansion.v(61): inferring latch(es) for variable \"ror1\", which holds its previous value in one or more paths through the always construct" {  } { { "../DE2-FSM2-project/src/Simon_cipher/key_expansion.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/Simon_cipher/key_expansion.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1691984954323 "|top|simon:gen_code_label[0].simon_inst|key_expansion:key_ex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index key_expansion.v(61) " "Verilog HDL Always Construct warning at key_expansion.v(61): inferring latch(es) for variable \"index\", which holds its previous value in one or more paths through the always construct" {  } { { "../DE2-FSM2-project/src/Simon_cipher/key_expansion.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/Simon_cipher/key_expansion.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1691984954323 "|top|simon:gen_code_label[0].simon_inst|key_expansion:key_ex"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "pow_trace_rtl_0 " "Inferred dual-clock RAM node \"pow_trace_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1691984956159 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pow_trace_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pow_trace_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691984959078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691984959078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691984959078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691984959078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691984959078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691984959078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691984959078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691984959078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691984959078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691984959078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691984959078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691984959078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691984959078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691984959078 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1691984959078 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1691984959078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:pow_trace_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:pow_trace_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691984959125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:pow_trace_rtl_0 " "Instantiated megafunction \"altsyncram:pow_trace_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984959125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984959125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984959125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984959125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984959125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984959125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984959125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984959125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984959125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984959125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984959125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984959125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984959125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691984959125 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691984959125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mke1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mke1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mke1 " "Found entity 1: altsyncram_mke1" {  } { { "db/altsyncram_mke1.tdf" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/db/altsyncram_mke1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691984959165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691984959165 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691984963167 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "47 " "47 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1691984968887 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691984969437 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691984969437 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c10_resetn " "No output dependent on input pin \"c10_resetn\"" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691984969890 "|top|c10_resetn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1691984969890 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10000 " "Implemented 10000 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691984969890 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691984969890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9984 " "Implemented 9984 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691984969890 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1691984969890 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1691984969890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691984969890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691984969919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 14 13:49:29 2023 " "Processing ended: Mon Aug 14 13:49:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691984969919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691984969919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691984969919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691984969919 ""}
