
# Verilog Samples

Some verilog examples to run on a [Digilent Nexys2 1200](https://reference.digilentinc.com/reference/programmable-logic/nexys-2/start).

__counter__ and __sevenseg__ are verilog ports of the VHDL examples taken from [FPGA-Nexys-2-Beginner](https://github.com/duncanspumpkin/FPGA-Nexys-2-Beginner)


## Examples

- counter: Use on-board leds to binary count. Speed is determined by switches.
- sevenseg: Stopwatch which uses `btn0` for on/off.


Digilent Adept 2 can be found [here](https://reference.digilentinc.com/reference/software/adept/start)
Digilent Adept runtime found [here](https://reference.digilentinc.com/reference/software/adept/start?redirect=1#software_downloads)
Digilent Plugin for Xilinx Tools can be found [here](https://reference.digilentinc.com/reference/software/digilent-plugin-xilinx-tools/start?redirect=1)
A version with all tools are also in the [tools](./tools) folder.


[Digilent cable driver install](https://lighttomorrow.wordpress.com/2011/12/18/how-to-install-digilent-cable-driver-for-xilinx-design-suite-on-ubuntu-11-10/)

[Some insteresting digilent instructions](https://wiki.gentoo.org/wiki/Xilinx_USB_JTAG_Programmers)


## Extra Examples

[UART](https://github.com/FPGAwars/FPGA-peripherals/wiki/Asynchronous-serial-receiver-unit) maneira com Wiki, exemplos e tudo

[UART2](https://github.com/BrandonTorres/UARTNexys2)
