 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SIPISOALU_N32
Version: F-2011.09-SP3
Date   : Sat May  4 15:19:01 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: PIPO_reg[10]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU_N32      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  PIPO_reg[10]/CK (DFFR_X1)                               0.00       0.00 r
  PIPO_reg[10]/Q (DFFR_X1)                                0.09       0.09 f
  add_88/A[10] (SIPISOALU_N32_DW01_add_3)                 0.00       0.09 f
  add_88/U145/ZN (OR2_X1)                                 0.06       0.15 f
  add_88/U146/ZN (AND2_X1)                                0.04       0.19 f
  add_88/U171/ZN (NAND2_X1)                               0.03       0.22 r
  add_88/U161/ZN (NOR2_X1)                                0.03       0.25 f
  add_88/U96/ZN (AND3_X1)                                 0.04       0.29 f
  add_88/U193/ZN (OR2_X1)                                 0.05       0.34 f
  add_88/U194/ZN (NOR2_X1)                                0.05       0.39 r
  add_88/U355/ZN (OAI211_X1)                              0.05       0.43 f
  add_88/U367/ZN (AOI21_X1)                               0.05       0.48 r
  add_88/U357/ZN (XNOR2_X1)                               0.06       0.54 r
  add_88/SUM[30] (SIPISOALU_N32_DW01_add_3)               0.00       0.54 r
  U560/ZN (NAND2_X1)                                      0.03       0.57 f
  U501/ZN (NAND3_X1)                                      0.03       0.60 r
  PISO_reg[30]/D (DFFR_X2)                                0.01       0.61 r
  data arrival time                                                  0.61

  clock CLK (rise edge)                                   0.38       0.38
  clock network delay (ideal)                             0.00       0.38
  PISO_reg[30]/CK (DFFR_X2)                               0.00       0.38 r
  library setup time                                     -0.03       0.35
  data required time                                                 0.35
  --------------------------------------------------------------------------
  data required time                                                 0.35
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


1
