# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {D:/3rd Year/VLSI/VLSI project/RAM.vhd}
