
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122691                       # Number of seconds simulated
sim_ticks                                122691012290                       # Number of ticks simulated
final_tick                               1177257539381                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  97606                       # Simulator instruction rate (inst/s)
host_op_rate                                   123233                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3621351                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908304                       # Number of bytes of host memory used
host_seconds                                 33879.90                       # Real time elapsed on the host
sim_insts                                  3306891723                       # Number of instructions simulated
sim_ops                                    4175113219                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1133184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2256384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       475648                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3870336                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1629312                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1629312                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8853                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17628                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3716                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30237                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12729                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12729                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13563                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9236080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10433                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18390785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17736                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3876796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31545391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13563                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10433                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17736                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13279799                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13279799                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13279799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13563                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9236080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18390785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17736                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3876796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44825191                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147288131                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22801251                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18801462                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2027932                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9084553                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8719555                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2382452                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        88865                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110836711                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125308185                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22801251                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11102007                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26162588                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6042975                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3434143                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12858243                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1678698                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144414880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.065165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.485973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       118252292     81.88%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1354151      0.94%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1924852      1.33%     84.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2518976      1.74%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2832634      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2109608      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1207247      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1778184      1.23%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12436936      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144414880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.154807                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.850769                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109606916                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5074119                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25691598                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        61058                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3981183                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3637909                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     151160252                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1329                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3981183                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110370538                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1093309                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2608831                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24991761                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1369253                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     150161313                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          789                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        275171                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       566867                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          566                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    209390507                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    701509199                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    701509199                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38641470                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39378                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22709                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4144621                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14261236                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7408339                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122841                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1613889                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         145986528                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39339                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136430461                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26030                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21307167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     50485847                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6003                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144414880                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.944712                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.505443                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86715797     60.05%     60.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23217128     16.08%     76.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12861591      8.91%     85.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8315433      5.76%     90.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7637882      5.29%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3042544      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1844742      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       526952      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       252811      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144414880                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65368     22.48%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         99000     34.05%     56.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126388     43.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114545423     83.96%     83.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2088510      1.53%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12428743      9.11%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7351116      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136430461                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.926283                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             290756                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002131                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417592585                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    167333369                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133840429                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136721217                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       333203                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2993308                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          134                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          335                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       185895                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           95                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3981183                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         825266                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       112467                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146025868                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1365957                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14261236                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7408339                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22671                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         85777                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          335                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1184996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1157278                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2342274                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134597645                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12260310                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1832813                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19610067                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18853142                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7349757                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.913839                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133840706                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133840429                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78411271                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213078109                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.908698                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367993                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23130573                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2060956                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140433697                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.875178                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.682749                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90618145     64.53%     64.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23954648     17.06%     81.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9403392      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4837414      3.44%     91.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4225189      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2025645      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1762393      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       827558      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2779313      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140433697                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2779313                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283689380                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296051242                       # The number of ROB writes
system.switch_cpus0.timesIdled                  47333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2873251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.472881                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.472881                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.678941                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.678941                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606462605                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185693944                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141615326                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147288131                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23662254                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19495040                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1963837                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9228980                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8822644                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2480426                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89456                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106327501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130614436                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23662254                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11303070                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27721863                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6336784                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5935452                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12319837                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1597798                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    144327877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.102327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.545039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116606014     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2840682      1.97%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2421082      1.68%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2417021      1.67%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2297852      1.59%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1126815      0.78%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          789937      0.55%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2030262      1.41%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13798212      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    144327877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.160653                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.886795                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105156782                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7354623                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27365900                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       114092                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4336478                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3804990                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6583                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157552740                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        52138                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4336478                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105685537                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4828074                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1337495                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26938158                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1202133                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156085723                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          738                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        425820                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       630931                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         6973                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    218400168                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    727404446                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    727404446                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171854376                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46545792                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33347                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16984                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3922710                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15469249                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8063848                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       317942                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1773559                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152103313                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33344                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141932001                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       107721                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25541768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58350805                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          620                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    144327877                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.983400                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.582704                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85844481     59.48%     59.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24187130     16.76%     76.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12155611      8.42%     84.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7961103      5.52%     90.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7052960      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2761148      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3124148      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1142496      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        98800      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    144327877                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         998516     74.83%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        159857     11.98%     86.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       176042     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117226261     82.59%     82.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2046750      1.44%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16363      0.01%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14630207     10.31%     94.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8012420      5.65%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141932001                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.963635                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1334415                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009402                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    429634015                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    177679137                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137748256                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143266416                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       199882                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2986911                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          807                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          729                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       150101                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          612                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4336478                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        4108528                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       281111                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152136657                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1215866                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15469249                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8063848                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16982                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        228767                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13477                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          729                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1164518                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1105615                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2270133                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139519828                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14383189                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2412173                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22394188                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19678768                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8010999                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.947258                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137754255                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137748256                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83066818                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        225531491                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.935230                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368316                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102148659                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125049569                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27096413                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32724                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1986578                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    139991399                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.893266                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.710492                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89851234     64.18%     64.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22983473     16.42%     80.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11027702      7.88%     88.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4921650      3.52%     91.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3852519      2.75%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1567782      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1592985      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1113586      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3080468      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    139991399                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102148659                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125049569                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20396085                       # Number of memory references committed
system.switch_cpus1.commit.loads             12482338                       # Number of loads committed
system.switch_cpus1.commit.membars              16362                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17950186                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112509922                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2464618                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3080468                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           289056913                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          308628778                       # The number of ROB writes
system.switch_cpus1.timesIdled                  53883                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2960254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102148659                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125049569                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102148659                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.441900                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.441900                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.693529                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.693529                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       630404831                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190062116                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148744131                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32724                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147288131                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24788633                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20305174                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2097907                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10216407                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9817864                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2538101                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96963                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    110030721                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             133044488                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24788633                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12355965                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28829715                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6264669                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3749956                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12870698                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1638662                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    146759034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.108981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.533141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       117929319     80.36%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2315039      1.58%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3967844      2.70%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2297605      1.57%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1804908      1.23%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1594047      1.09%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          970342      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2441893      1.66%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13438037      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    146759034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168300                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.903294                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109360709                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4953396                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28222400                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        74164                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4148363                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4066486                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     160329089                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1619                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4148363                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109898351                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         626798                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3409220                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27740990                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       935308                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     159255046                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         97484                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       542145                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    224838566                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    740934757                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    740934757                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180307236                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44531322                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35871                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17960                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2737629                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14761564                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7571967                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        73450                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1725835                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         154047892                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35872                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144722062                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        91236                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22744741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     50309179                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    146759034                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.986120                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546778                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     87689661     59.75%     59.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22680011     15.45%     75.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12206536      8.32%     83.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9071314      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8841243      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3278264      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2472119      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       333057      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       186829      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    146759034                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         128681     28.02%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        171586     37.36%     65.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       158953     34.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122146589     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1959832      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17911      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13052334      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7545396      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144722062                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.982578                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             459220                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003173                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    436753614                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    176828753                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141640566                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145181282                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       296557                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3045332                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       121526                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4148363                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         419577                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        56160                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    154083764                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       796765                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14761564                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7571967                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17960                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45611                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1209102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1110918                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2320020                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142471434                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12728475                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2250628                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20273658                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20167749                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7545183                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.967297                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141640623                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141640566                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83741469                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231921525                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.961656                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361077                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104835784                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129224986                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24859043                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35824                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2115588                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    142610671                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.906138                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.714569                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     90353449     63.36%     63.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25176660     17.65%     81.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9849149      6.91%     87.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5188115      3.64%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4414451      3.10%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2126077      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       989146      0.69%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1546374      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2967250      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    142610671                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104835784                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129224986                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19166673                       # Number of memory references committed
system.switch_cpus2.commit.loads             11716232                       # Number of loads committed
system.switch_cpus2.commit.membars              17912                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18749228                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116335695                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2672742                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2967250                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           293727450                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312318037                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 529097                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104835784                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129224986                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104835784                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.404941                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.404941                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.711773                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.711773                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       640730017                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197745338                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149742532                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35824                       # number of misc regfile writes
system.l20.replacements                          8866                       # number of replacements
system.l20.tagsinuse                     10239.970266                       # Cycle average of tags in use
system.l20.total_refs                          554547                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19106                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.024757                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          564.843748                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.902889                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3792.662743                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5874.560887                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055161                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000772                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370377                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.573688                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43573                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43573                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25498                       # number of Writeback hits
system.l20.Writeback_hits::total                25498                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43573                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43573                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43573                       # number of overall hits
system.l20.overall_hits::total                  43573                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8847                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8860                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            6                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8853                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8866                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8853                       # number of overall misses
system.l20.overall_misses::total                 8866                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3167152                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2448014164                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2451181316                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1542858                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1542858                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3167152                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2449557022                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2452724174                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3167152                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2449557022                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2452724174                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52420                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52433                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25498                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25498                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52426                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52439                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52426                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52439                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.168771                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.168978                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.168867                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169073                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.168867                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169073                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 243627.076923                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 276705.568441                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 276657.033409                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       257143                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       257143                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 243627.076923                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 276692.310177                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 276643.827431                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 243627.076923                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 276692.310177                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 276643.827431                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5934                       # number of writebacks
system.l20.writebacks::total                     5934                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8847                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8860                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            6                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8853                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8866                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8853                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8866                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2362310                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1900081698                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1902444008                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1170805                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1170805                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2362310                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1901252503                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1903614813                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2362310                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1901252503                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1903614813                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168771                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.168978                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.168867                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169073                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.168867                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169073                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 181716.153846                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 214771.300780                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 214722.800000                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 195134.166667                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 195134.166667                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 181716.153846                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 214757.991980                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 214709.543537                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 181716.153846                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 214757.991980                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 214709.543537                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17638                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          678257                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27878                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.329471                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           13.935465                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.083566                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5943.212115                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4278.768853                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001361                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000399                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.580392                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.417849                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        82205                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  82205                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           18383                       # number of Writeback hits
system.l21.Writeback_hits::total                18383                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        82205                       # number of demand (read+write) hits
system.l21.demand_hits::total                   82205                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        82205                       # number of overall hits
system.l21.overall_hits::total                  82205                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17628                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17638                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17628                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17638                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17628                       # number of overall misses
system.l21.overall_misses::total                17638                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2567746                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5039046639                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5041614385                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2567746                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5039046639                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5041614385                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2567746                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5039046639                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5041614385                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        99833                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              99843                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        18383                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            18383                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        99833                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               99843                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        99833                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              99843                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.176575                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.176657                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.176575                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.176657                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.176575                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.176657                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 256774.600000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 285854.699285                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 285838.212099                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 256774.600000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 285854.699285                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 285838.212099                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 256774.600000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 285854.699285                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 285838.212099                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4337                       # number of writebacks
system.l21.writebacks::total                     4337                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17628                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17638                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17628                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17638                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17628                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17638                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1948961                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3947518118                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3949467079                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1948961                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3947518118                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3949467079                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1948961                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3947518118                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3949467079                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.176575                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.176657                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.176575                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.176657                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.176575                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.176657                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 194896.100000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223934.542659                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 223918.079091                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 194896.100000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 223934.542659                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 223918.079091                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 194896.100000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 223934.542659                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 223918.079091                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3733                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          335856                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16021                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.963485                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          692.609135                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.010276                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1780.443822                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.521128                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9794.415639                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056365                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001303                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.144893                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000368                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.797072                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30793                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30793                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10117                       # number of Writeback hits
system.l22.Writeback_hits::total                10117                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30793                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30793                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30793                       # number of overall hits
system.l22.overall_hits::total                  30793                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3716                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3733                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3716                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3733                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3716                       # number of overall misses
system.l22.overall_misses::total                 3733                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4555699                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1065098144                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1069653843                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4555699                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1065098144                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1069653843                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4555699                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1065098144                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1069653843                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34509                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34526                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10117                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10117                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34509                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34526                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34509                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34526                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.107682                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108121                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.107682                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108121                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.107682                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108121                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 267982.294118                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 286624.904198                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 286540.006161                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 267982.294118                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 286624.904198                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 286540.006161                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 267982.294118                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 286624.904198                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 286540.006161                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2458                       # number of writebacks
system.l22.writebacks::total                     2458                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3716                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3733                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3716                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3733                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3716                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3733                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3503667                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    834953002                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    838456669                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3503667                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    834953002                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    838456669                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3503667                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    834953002                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    838456669                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.107682                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108121                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.107682                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108121                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.107682                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108121                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 206098.058824                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 224691.335307                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 224606.661934                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 206098.058824                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 224691.335307                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 224606.661934                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 206098.058824                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 224691.335307                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 224606.661934                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.995323                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012865841                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042068.227823                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.995323                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020826                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794864                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12858224                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12858224                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12858224                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12858224                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12858224                       # number of overall hits
system.cpu0.icache.overall_hits::total       12858224                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4287213                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4287213                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4287213                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4287213                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4287213                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4287213                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12858243                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12858243                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12858243                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12858243                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12858243                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12858243                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 225642.789474                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 225642.789474                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 225642.789474                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 225642.789474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 225642.789474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 225642.789474                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3275052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3275052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3275052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3275052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3275052                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3275052                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 251927.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 251927.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52426                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172323149                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52682                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3271.006207                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.287202                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.712798                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911278                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088722                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9130916                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9130916                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7184845                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7184845                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17550                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17550                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16315761                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16315761                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16315761                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16315761                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       149754                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       149754                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3257                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3257                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153011                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153011                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153011                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153011                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18428829945                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18428829945                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    699887912                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    699887912                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19128717857                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19128717857                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19128717857                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19128717857                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9280670                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9280670                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16468772                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16468772                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16468772                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16468772                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016136                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016136                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000453                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000453                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009291                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009291                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009291                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009291                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123060.685825                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123060.685825                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 214887.292601                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 214887.292601                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 125015.311690                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 125015.311690                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 125015.311690                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 125015.311690                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1370524                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 195789.142857                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25498                       # number of writebacks
system.cpu0.dcache.writebacks::total            25498                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        97334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        97334                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3251                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3251                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       100585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       100585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       100585                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       100585                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52420                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52420                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52426                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52426                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52426                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52426                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5373862080                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5373862080                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1592658                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1592658                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5375454738                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5375454738                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5375454738                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5375454738                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005648                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003183                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003183                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003183                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003183                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102515.491797                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102515.491797                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data       265443                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total       265443                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 102534.138366                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102534.138366                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 102534.138366                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102534.138366                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.785139                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009098152                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1834723.912727                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.785139                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015681                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881066                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12319827                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12319827                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12319827                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12319827                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12319827                       # number of overall hits
system.cpu1.icache.overall_hits::total       12319827                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.cpu1.icache.overall_misses::total           10                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2771003                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2771003                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2771003                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2771003                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2771003                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2771003                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12319837                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12319837                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12319837                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12319837                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12319837                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12319837                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 277100.300000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 277100.300000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 277100.300000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 277100.300000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 277100.300000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 277100.300000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2666003                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2666003                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2666003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2666003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2666003                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2666003                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 266600.300000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 266600.300000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 266600.300000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 266600.300000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 266600.300000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 266600.300000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 99833                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191086793                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                100089                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1909.168770                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.583929                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.416071                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916343                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083657                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11166290                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11166290                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7880817                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7880817                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16802                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16802                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16362                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16362                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19047107                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19047107                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19047107                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19047107                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       419399                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       419399                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          100                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       419499                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        419499                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       419499                       # number of overall misses
system.cpu1.dcache.overall_misses::total       419499                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  46441783351                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  46441783351                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     14747020                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     14747020                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  46456530371                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  46456530371                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  46456530371                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  46456530371                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11585689                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11585689                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7880917                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7880917                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19466606                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19466606                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19466606                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19466606                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036200                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036200                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021550                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021550                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021550                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021550                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110734.129912                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110734.129912                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 147470.200000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 147470.200000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110742.887041                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110742.887041                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110742.887041                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110742.887041                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        18383                       # number of writebacks
system.cpu1.dcache.writebacks::total            18383                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       319566                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       319566                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          100                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       319666                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       319666                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       319666                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       319666                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        99833                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        99833                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        99833                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        99833                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        99833                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        99833                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10680492150                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10680492150                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10680492150                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10680492150                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10680492150                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10680492150                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008617                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008617                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005128                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005128                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005128                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005128                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106983.584085                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106983.584085                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 106983.584085                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106983.584085                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 106983.584085                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106983.584085                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.010267                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016014944                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2194416.725702                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.010267                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025657                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740401                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12870678                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12870678                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12870678                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12870678                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12870678                       # number of overall hits
system.cpu2.icache.overall_hits::total       12870678                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5426758                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5426758                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5426758                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5426758                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5426758                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5426758                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12870698                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12870698                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12870698                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12870698                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12870698                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12870698                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 271337.900000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 271337.900000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 271337.900000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 271337.900000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 271337.900000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 271337.900000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4696799                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4696799                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4696799                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4696799                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4696799                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4696799                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 276282.294118                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 276282.294118                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 276282.294118                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 276282.294118                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 276282.294118                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 276282.294118                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34509                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163593011                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34765                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4705.681317                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.714962                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.285038                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901230                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098770                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9491299                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9491299                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7414618                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7414618                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17940                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17940                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17912                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17912                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16905917                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16905917                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16905917                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16905917                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        88307                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        88307                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        88307                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         88307                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        88307                       # number of overall misses
system.cpu2.dcache.overall_misses::total        88307                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8609284347                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8609284347                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8609284347                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8609284347                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8609284347                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8609284347                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9579606                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9579606                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7414618                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7414618                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17912                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17912                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16994224                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16994224                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16994224                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16994224                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009218                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009218                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005196                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005196                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005196                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005196                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97492.660231                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97492.660231                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97492.660231                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97492.660231                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97492.660231                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97492.660231                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10117                       # number of writebacks
system.cpu2.dcache.writebacks::total            10117                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        53798                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        53798                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        53798                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        53798                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        53798                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        53798                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34509                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34509                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34509                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34509                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34509                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34509                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3105240088                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3105240088                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3105240088                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3105240088                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3105240088                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3105240088                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89983.485120                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89983.485120                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89983.485120                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89983.485120                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89983.485120                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89983.485120                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
