module wideexpr_00378(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s5;
  assign y1 = s0;
  assign y2 = ((({3{s1}})^({(^(4'sb0111))>>(((ctrl[1]?(5'sb10010)>=(s0):(s7)<<(s2)))>(6'sb111101)),((((6'sb101101)>>(s2))<<(+(2'sb00)))-((ctrl[4]?$signed(s7):3'sb000)))>>((4'sb0110)<=((ctrl[7]?(2'sb11)<<(6'sb110001):s7))),6'sb101101}))^((2'b10)>>($unsigned((ctrl[1]?6'sb110100:4'sb0000)))))-(4'b1101);
  assign y3 = ($signed(3'b100))|(s4);
  assign y4 = ((($signed((~(s6))<<<(({4{(s3)>>>(u3)}})<(~|(u6)))))&((ctrl[1]?(s6)^(s4):s5)))^~(4'sb1101))>>>(5'sb10001);
  assign y5 = (-((ctrl[1]?2'sb01:-(s2))))==((4'sb1010)+(s5));
  assign y6 = u7;
  assign y7 = (((~(($signed(2'sb10))^((s4)+(3'sb110))))>>($signed(2'sb10)))>>>(($signed(+($unsigned(s3))))>>(s3)))<<(+($signed({4{($signed(u3))^~(2'sb10)}})));
endmodule
