# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../git/AdComputadoras_2019/Tp4_MIPSIV/Src/datapath.v" \
"../../../../../../git/AdComputadoras_2019/Tp4_MIPSIV/Testbenches/test_bench_datapath.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
