<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>uart-loopback: XMEGA USART Register Definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XMEGA USART Register Definitions<br/>
<small>
[<a class="el" href="group__regs__group.html">Internal Register Definitions</a>]</small>
</h1>
<p><div class="dynheader">
Collaboration diagram for XMEGA USART Register Definitions:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xmega__usart__regs__group.png" border="0" alt="" usemap="#group____xmega____usart____regs____group_map"/>
<map name="group____xmega____usart____regs____group_map" id="group____xmega____usart____regs____group">
<area shape="rect" href="group__regs__group.html" title="Internal Register Definitions" alt="" coords="5,5,187,35"/></map></td></tr></table></center>
</div>
</p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Register Offsets</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp665a126a077bee4fbd71ca638bc0a265"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga651e3bf2978b3217e852778259f82f9c">USART_DATA</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TX/RX Data Register.  <a href="#ga651e3bf2978b3217e852778259f82f9c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga3387cdfaede0a0dd1db711fbff25cff6">USART_STATUS</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status Register.  <a href="#ga3387cdfaede0a0dd1db711fbff25cff6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gafefeff621a1d0d39323781b23950051f">USART_CTRLA</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register A.  <a href="#gafefeff621a1d0d39323781b23950051f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga2b69d762cf1e0df9f7d000f2a91d370d">USART_CTRLB</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register B.  <a href="#ga2b69d762cf1e0df9f7d000f2a91d370d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga2c8e5017538fb05e3191f2b22cbc7732">USART_CTRLC</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register C.  <a href="#ga2c8e5017538fb05e3191f2b22cbc7732"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gab045e8f672dcc023893e1c67810fe7d1">USART_BAUDCTRLA</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Baud Rate Register A.  <a href="#gab045e8f672dcc023893e1c67810fe7d1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga009f168529c44de365c41d879e3c85e1">USART_BAUDCTRLB</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Baud Rate Register B.  <a href="#ga009f168529c44de365c41d879e3c85e1"></a><br/></td></tr>
<tr><td colspan="2"><h2>STATUS register bits</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp8e480da5b8202c2791b00838471996d0"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gaa212542bb5509a6b827c0db8aa2fe958">USART_RXB8_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Bit 8.  <a href="#gaa212542bb5509a6b827c0db8aa2fe958"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gaf4edafcc5fe679b0802374afb1d6d358">USART_PERR_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parity Error.  <a href="#gaf4edafcc5fe679b0802374afb1d6d358"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga03aca497658466fe2a290b5495de1aa0">USART_BUFOVF_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Buffer Overflow.  <a href="#ga03aca497658466fe2a290b5495de1aa0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gace8bc8dcc9c625797bb69a02a2eb8da8">USART_FERR_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame Error.  <a href="#gace8bc8dcc9c625797bb69a02a2eb8da8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga4c63554d9c1089ff06de17c4fc548760">USART_DREIF_BIT</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Register Empty.  <a href="#ga4c63554d9c1089ff06de17c4fc548760"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gaa660713900a7e59214e924542064e1fc">USART_TXCIF_BIT</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit Complete.  <a href="#gaa660713900a7e59214e924542064e1fc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga4e1182e363651f626ec7ef0aa369a94f">USART_RXCIF_BIT</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Complete.  <a href="#ga4e1182e363651f626ec7ef0aa369a94f"></a><br/></td></tr>
<tr><td colspan="2"><h2>CTRLA register bits</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp0932bcc555c163e99c3dba474c0f313e"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga9692605d5a47ba783d58d26120467a14">USART_DREINTLVL_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Reg Empty Interrupt Level.  <a href="#ga9692605d5a47ba783d58d26120467a14"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga764d3618b08d254b78cb215f738498b5">USART_DREINTLVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Reg Empty Interrupt Level.  <a href="#ga764d3618b08d254b78cb215f738498b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga39b8309411c3c278f90ac208d99293a1">USART_TXCINTLVL_START</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TX Complete Interrupt Level.  <a href="#ga39b8309411c3c278f90ac208d99293a1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga6ebcc9e8fd5b58fede42cfd47b52b23b">USART_TXCINTLVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TX Complete Interrupt Level.  <a href="#ga6ebcc9e8fd5b58fede42cfd47b52b23b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gaabfd0221de7a71dff625f35c882d55ee">USART_RXCINTLVL_START</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RX Complete Interrupt Level.  <a href="#gaabfd0221de7a71dff625f35c882d55ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga1079ac19b3b92f571c8a31a566436b4c">USART_RXCINTLVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RX Complete Interrupt Level.  <a href="#ga1079ac19b3b92f571c8a31a566436b4c"></a><br/></td></tr>
<tr><td colspan="2"><h2>CTRLB register bits</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrpaab21f170fd85a2cba3e98a32d569ae8"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga053247740dc39df98701d8c5233d1244">USART_TXB8_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit Bit 8.  <a href="#ga053247740dc39df98701d8c5233d1244"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga07f4a7b7d3d7785d87398b375051bdf0">USART_MPCM_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multi-processor Communication Mode.  <a href="#ga07f4a7b7d3d7785d87398b375051bdf0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga42af34b8356ba6d97280f70b943a805d">USART_CLK2X_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Double Transmission Speed.  <a href="#ga42af34b8356ba6d97280f70b943a805d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gaf68afb66d6873fb6447d344e117b28ff">USART_TXEN_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter Enable.  <a href="#gaf68afb66d6873fb6447d344e117b28ff"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga549d30f4420318f5c56d5af684f8f9a8">USART_RXEN_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver Enable.  <a href="#ga549d30f4420318f5c56d5af684f8f9a8"></a><br/></td></tr>
<tr><td colspan="2"><h2>CTRLC register bits</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp4afc9bbca2c8031eafbebda137a6283f"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga88f63ed042f6dd9f5c2c329269cbb34f">USART_CHSIZE_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Character Size.  <a href="#ga88f63ed042f6dd9f5c2c329269cbb34f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga69085e17d4e574dee7849eaed216cde3">USART_CHSIZE_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Character Size.  <a href="#ga69085e17d4e574dee7849eaed216cde3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga410db2ce5469b4c9c9663507af47846a">USART_SBMODE_START</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stop Bit Mode.  <a href="#ga410db2ce5469b4c9c9663507af47846a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga51edffa4948f85f0e3792941e93bb98a">USART_SBMODE_SIZE</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stop Bit Mode.  <a href="#ga51edffa4948f85f0e3792941e93bb98a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga3a190117cd2e5cdcede0065b302d760f">USART_PMODE_START</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parity Mode.  <a href="#ga3a190117cd2e5cdcede0065b302d760f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga7bc02668ac05a80782aa8dd3b3026e3f">USART_PMODE_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parity Mode.  <a href="#ga7bc02668ac05a80782aa8dd3b3026e3f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gafcb975f7e47bd7e3010d039781672247">USART_CMODE_START</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Communication Mode.  <a href="#gafcb975f7e47bd7e3010d039781672247"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gae333dd43d00225c8a6e4329aab69cee2">USART_CMODE_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Communication Mode.  <a href="#gae333dd43d00225c8a6e4329aab69cee2"></a><br/></td></tr>
<tr><td colspan="2"><h2>BAUDCTRLB register bits</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp3ae4fad91803a7182934332613894ad2"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga6b8682a6f15c19034d1a393fbfa72794">USART_BSELB_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Baud Rate bits 8..11.  <a href="#ga6b8682a6f15c19034d1a393fbfa72794"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga94c91defb08913589635f99ac535f606">USART_BSELB_SIZE</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Baud Rate bits 8..11.  <a href="#ga94c91defb08913589635f99ac535f606"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga5ef61fd434fda8624dd738fc532ec03c">USART_BSCALE_START</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Baud Rate Scale factor.  <a href="#ga5ef61fd434fda8624dd738fc532ec03c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga107d41085c054940744f0bb7149ffa00">USART_BSCALE_SIZE</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Baud Rate Scale factor.  <a href="#ga107d41085c054940744f0bb7149ffa00"></a><br/></td></tr>
<tr><td colspan="2"><h2>Bit manipulation macros</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp985364f9862511c06835e6b4d720df5f"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gaca52c91c78dbbf583a3860fefc8ab75b">USART_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1U &lt;&lt; USART_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="#gaca52c91c78dbbf583a3860fefc8ab75b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gad8426c8a2abecd1f1f7a3eb25550a6ca">USART_BF</a>(name, value)&nbsp;&nbsp;&nbsp;((value) &lt;&lt; USART_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bitfield <em>name</em> set to <em>value</em>.  <a href="#gad8426c8a2abecd1f1f7a3eb25550a6ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gab735c839e105bf84e0d44bae2bf7aea0">USART_BFEXT</a>(name, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the value of bitfield <em>name</em> from <em>regval</em>.  <a href="#gab735c839e105bf84e0d44bae2bf7aea0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga036ee4f2d423bbf0466ebf72185ac21a">USART_BFINS</a>(name, value, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>.  <a href="#ga036ee4f2d423bbf0466ebf72185ac21a"></a><br/></td></tr>
<tr><td colspan="2"><h2>Register access macros</h2></td></tr>
<tr><td colspan="2"><p><a class="anchor" id="amgrp7dbcd9758a0808fd96aaaf6d942fa607"></a> </p>
<br/><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga0e21bebe8ccac689a169b61217620943">usart_read_reg</a>(usart, reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(usart) + USART_##reg))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the value of <em>reg</em> on <em>usart</em>.  <a href="#ga0e21bebe8ccac689a169b61217620943"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gab6d879ea979d3d448b3491bd9838b6b9">usart_write_reg</a>(usart, reg, value)&nbsp;&nbsp;&nbsp;mmio_write8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(usart) + USART_##reg), value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to <em>reg</em> on <em>usart</em>.  <a href="#gab6d879ea979d3d448b3491bd9838b6b9"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This is the register interface to the XMEGA USART. The registers are defined as offsets relative to the base address of the module, so they may be easily reused across several modules on the same chip, or across different types of chips. </p>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gab045e8f672dcc023893e1c67810fe7d1"></a><!-- doxytag: member="xmega_usart.h::USART_BAUDCTRLA" ref="gab045e8f672dcc023893e1c67810fe7d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BAUDCTRLA&nbsp;&nbsp;&nbsp;0x06</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Baud Rate Register A. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00063">63</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga009f168529c44de365c41d879e3c85e1"></a><!-- doxytag: member="xmega_usart.h::USART_BAUDCTRLB" ref="ga009f168529c44de365c41d879e3c85e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BAUDCTRLB&nbsp;&nbsp;&nbsp;0x07</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Baud Rate Register B. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00064">64</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8426c8a2abecd1f1f7a3eb25550a6ca"></a><!-- doxytag: member="xmega_usart.h::USART_BF" ref="gad8426c8a2abecd1f1f7a3eb25550a6ca" args="(name, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BF</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((value) &lt;&lt; USART_##name##_START)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create a mask with bitfield <em>name</em> set to <em>value</em>. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00123">123</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab735c839e105bf84e0d44bae2bf7aea0"></a><!-- doxytag: member="xmega_usart.h::USART_BFEXT" ref="gab735c839e105bf84e0d44bae2bf7aea0" args="(name, regval)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BFEXT</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">regval&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((regval) &gt;&gt; USART_##name##_START)                     \
                &amp; ((1U &lt;&lt; USART_##name##_SIZE) - 1))
</pre></div>
<p>Extract the value of bitfield <em>name</em> from <em>regval</em>. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00126">126</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga036ee4f2d423bbf0466ebf72185ac21a"></a><!-- doxytag: member="xmega_usart.h::USART_BFINS" ref="ga036ee4f2d423bbf0466ebf72185ac21a" args="(name, value, regval)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BFINS</td>
          <td>(</td>
          <td class="paramtype">name, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">regval&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(((regval) &amp; ~(((1U &lt;&lt; USART_##name##_SIZE) - 1)        \
                        &lt;&lt; USART_##name##_START))               \
                | <a class="code" href="group__xmega__usart__regs__group.html#gad8426c8a2abecd1f1f7a3eb25550a6ca" title="Create a mask with bitfield name set to value.">USART_BF</a>(name, value))
</pre></div>
<p>Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00130">130</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca52c91c78dbbf583a3860fefc8ab75b"></a><!-- doxytag: member="xmega_usart.h::USART_BIT" ref="gaca52c91c78dbbf583a3860fefc8ab75b" args="(name)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BIT</td>
          <td>(</td>
          <td class="paramtype">name&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;(1U &lt;&lt; USART_##name##_BIT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create a mask with bit <em>name</em> set. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00120">120</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

<p>Referenced by <a class="el" href="uart__xmega_8h_source.html#l00190">uart_get_byte_priv()</a>, <a class="el" href="uart__xmega_8h_source.html#l00168">uart_put_byte_priv()</a>, <a class="el" href="uart__xmega_8h_source.html#l00137">uart_rx_buffer_is_full_priv()</a>, <a class="el" href="uart__xmega_8h_source.html#l00105">uart_transmit_is_complete_priv()</a>, and <a class="el" href="uart__xmega_8h_source.html#l00121">uart_tx_buffer_is_empty_priv()</a>.</p>

</div>
</div>
<a class="anchor" id="ga107d41085c054940744f0bb7149ffa00"></a><!-- doxytag: member="xmega_usart.h::USART_BSCALE_SIZE" ref="ga107d41085c054940744f0bb7149ffa00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BSCALE_SIZE&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Baud Rate Scale factor. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00114">114</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ef61fd434fda8624dd738fc532ec03c"></a><!-- doxytag: member="xmega_usart.h::USART_BSCALE_START" ref="ga5ef61fd434fda8624dd738fc532ec03c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BSCALE_START&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Baud Rate Scale factor. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00113">113</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94c91defb08913589635f99ac535f606"></a><!-- doxytag: member="xmega_usart.h::USART_BSELB_SIZE" ref="ga94c91defb08913589635f99ac535f606" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BSELB_SIZE&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Baud Rate bits 8..11. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00112">112</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b8682a6f15c19034d1a393fbfa72794"></a><!-- doxytag: member="xmega_usart.h::USART_BSELB_START" ref="ga6b8682a6f15c19034d1a393fbfa72794" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BSELB_START&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Baud Rate bits 8..11. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00111">111</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga03aca497658466fe2a290b5495de1aa0"></a><!-- doxytag: member="xmega_usart.h::USART_BUFOVF_BIT" ref="ga03aca497658466fe2a290b5495de1aa0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BUFOVF_BIT&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Buffer Overflow. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00071">71</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga69085e17d4e574dee7849eaed216cde3"></a><!-- doxytag: member="xmega_usart.h::USART_CHSIZE_SIZE" ref="ga69085e17d4e574dee7849eaed216cde3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CHSIZE_SIZE&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Character Size. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00100">100</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88f63ed042f6dd9f5c2c329269cbb34f"></a><!-- doxytag: member="xmega_usart.h::USART_CHSIZE_START" ref="ga88f63ed042f6dd9f5c2c329269cbb34f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CHSIZE_START&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Character Size. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00099">99</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42af34b8356ba6d97280f70b943a805d"></a><!-- doxytag: member="xmega_usart.h::USART_CLK2X_BIT" ref="ga42af34b8356ba6d97280f70b943a805d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CLK2X_BIT&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Double Transmission Speed. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00092">92</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae333dd43d00225c8a6e4329aab69cee2"></a><!-- doxytag: member="xmega_usart.h::USART_CMODE_SIZE" ref="gae333dd43d00225c8a6e4329aab69cee2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CMODE_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Communication Mode. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00106">106</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafcb975f7e47bd7e3010d039781672247"></a><!-- doxytag: member="xmega_usart.h::USART_CMODE_START" ref="gafcb975f7e47bd7e3010d039781672247" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CMODE_START&nbsp;&nbsp;&nbsp;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Communication Mode. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00105">105</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafefeff621a1d0d39323781b23950051f"></a><!-- doxytag: member="xmega_usart.h::USART_CTRLA" ref="gafefeff621a1d0d39323781b23950051f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CTRLA&nbsp;&nbsp;&nbsp;0x03</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Control Register A. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00060">60</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b69d762cf1e0df9f7d000f2a91d370d"></a><!-- doxytag: member="xmega_usart.h::USART_CTRLB" ref="ga2b69d762cf1e0df9f7d000f2a91d370d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CTRLB&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Control Register B. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00061">61</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c8e5017538fb05e3191f2b22cbc7732"></a><!-- doxytag: member="xmega_usart.h::USART_CTRLC" ref="ga2c8e5017538fb05e3191f2b22cbc7732" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CTRLC&nbsp;&nbsp;&nbsp;0x05</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Control Register C. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00062">62</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga651e3bf2978b3217e852778259f82f9c"></a><!-- doxytag: member="xmega_usart.h::USART_DATA" ref="ga651e3bf2978b3217e852778259f82f9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_DATA&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TX/RX Data Register. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00058">58</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c63554d9c1089ff06de17c4fc548760"></a><!-- doxytag: member="xmega_usart.h::USART_DREIF_BIT" ref="ga4c63554d9c1089ff06de17c4fc548760" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_DREIF_BIT&nbsp;&nbsp;&nbsp;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data Register Empty. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00073">73</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga764d3618b08d254b78cb215f738498b5"></a><!-- doxytag: member="xmega_usart.h::USART_DREINTLVL_SIZE" ref="ga764d3618b08d254b78cb215f738498b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_DREINTLVL_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data Reg Empty Interrupt Level. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00081">81</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9692605d5a47ba783d58d26120467a14"></a><!-- doxytag: member="xmega_usart.h::USART_DREINTLVL_START" ref="ga9692605d5a47ba783d58d26120467a14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_DREINTLVL_START&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data Reg Empty Interrupt Level. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00080">80</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace8bc8dcc9c625797bb69a02a2eb8da8"></a><!-- doxytag: member="xmega_usart.h::USART_FERR_BIT" ref="gace8bc8dcc9c625797bb69a02a2eb8da8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_FERR_BIT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Frame Error. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00072">72</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga07f4a7b7d3d7785d87398b375051bdf0"></a><!-- doxytag: member="xmega_usart.h::USART_MPCM_BIT" ref="ga07f4a7b7d3d7785d87398b375051bdf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_MPCM_BIT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Multi-processor Communication Mode. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00091">91</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4edafcc5fe679b0802374afb1d6d358"></a><!-- doxytag: member="xmega_usart.h::USART_PERR_BIT" ref="gaf4edafcc5fe679b0802374afb1d6d358" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_PERR_BIT&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Parity Error. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00070">70</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7bc02668ac05a80782aa8dd3b3026e3f"></a><!-- doxytag: member="xmega_usart.h::USART_PMODE_SIZE" ref="ga7bc02668ac05a80782aa8dd3b3026e3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_PMODE_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Parity Mode. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00104">104</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a190117cd2e5cdcede0065b302d760f"></a><!-- doxytag: member="xmega_usart.h::USART_PMODE_START" ref="ga3a190117cd2e5cdcede0065b302d760f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_PMODE_START&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Parity Mode. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00103">103</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e21bebe8ccac689a169b61217620943"></a><!-- doxytag: member="xmega_usart.h::usart_read_reg" ref="ga0e21bebe8ccac689a169b61217620943" args="(usart, reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart_read_reg</td>
          <td>(</td>
          <td class="paramtype">usart, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">reg&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;mmio_read8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(usart) + USART_##reg))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read the value of <em>reg</em> on <em>usart</em>. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00140">140</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

<p>Referenced by <a class="el" href="uart__xmega_8h_source.html#l00190">uart_get_byte_priv()</a>, <a class="el" href="uart__xmega_8h_source.html#l00168">uart_put_byte_priv()</a>, <a class="el" href="uart__xmega_8h_source.html#l00137">uart_rx_buffer_is_full_priv()</a>, <a class="el" href="uart__xmega_8h_source.html#l00105">uart_transmit_is_complete_priv()</a>, and <a class="el" href="uart__xmega_8h_source.html#l00121">uart_tx_buffer_is_empty_priv()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa212542bb5509a6b827c0db8aa2fe958"></a><!-- doxytag: member="xmega_usart.h::USART_RXB8_BIT" ref="gaa212542bb5509a6b827c0db8aa2fe958" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RXB8_BIT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive Bit 8. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00069">69</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e1182e363651f626ec7ef0aa369a94f"></a><!-- doxytag: member="xmega_usart.h::USART_RXCIF_BIT" ref="ga4e1182e363651f626ec7ef0aa369a94f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RXCIF_BIT&nbsp;&nbsp;&nbsp;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive Complete. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00075">75</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1079ac19b3b92f571c8a31a566436b4c"></a><!-- doxytag: member="xmega_usart.h::USART_RXCINTLVL_SIZE" ref="ga1079ac19b3b92f571c8a31a566436b4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RXCINTLVL_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>RX Complete Interrupt Level. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00085">85</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabfd0221de7a71dff625f35c882d55ee"></a><!-- doxytag: member="xmega_usart.h::USART_RXCINTLVL_START" ref="gaabfd0221de7a71dff625f35c882d55ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RXCINTLVL_START&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>RX Complete Interrupt Level. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00084">84</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga549d30f4420318f5c56d5af684f8f9a8"></a><!-- doxytag: member="xmega_usart.h::USART_RXEN_BIT" ref="ga549d30f4420318f5c56d5af684f8f9a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RXEN_BIT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receiver Enable. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00094">94</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51edffa4948f85f0e3792941e93bb98a"></a><!-- doxytag: member="xmega_usart.h::USART_SBMODE_SIZE" ref="ga51edffa4948f85f0e3792941e93bb98a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SBMODE_SIZE&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stop Bit Mode. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00102">102</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga410db2ce5469b4c9c9663507af47846a"></a><!-- doxytag: member="xmega_usart.h::USART_SBMODE_START" ref="ga410db2ce5469b4c9c9663507af47846a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SBMODE_START&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stop Bit Mode. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00101">101</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3387cdfaede0a0dd1db711fbff25cff6"></a><!-- doxytag: member="xmega_usart.h::USART_STATUS" ref="ga3387cdfaede0a0dd1db711fbff25cff6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_STATUS&nbsp;&nbsp;&nbsp;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Status Register. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00059">59</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga053247740dc39df98701d8c5233d1244"></a><!-- doxytag: member="xmega_usart.h::USART_TXB8_BIT" ref="ga053247740dc39df98701d8c5233d1244" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_TXB8_BIT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit Bit 8. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00090">90</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa660713900a7e59214e924542064e1fc"></a><!-- doxytag: member="xmega_usart.h::USART_TXCIF_BIT" ref="gaa660713900a7e59214e924542064e1fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_TXCIF_BIT&nbsp;&nbsp;&nbsp;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit Complete. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00074">74</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ebcc9e8fd5b58fede42cfd47b52b23b"></a><!-- doxytag: member="xmega_usart.h::USART_TXCINTLVL_SIZE" ref="ga6ebcc9e8fd5b58fede42cfd47b52b23b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_TXCINTLVL_SIZE&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TX Complete Interrupt Level. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00083">83</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39b8309411c3c278f90ac208d99293a1"></a><!-- doxytag: member="xmega_usart.h::USART_TXCINTLVL_START" ref="ga39b8309411c3c278f90ac208d99293a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_TXCINTLVL_START&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TX Complete Interrupt Level. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00082">82</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf68afb66d6873fb6447d344e117b28ff"></a><!-- doxytag: member="xmega_usart.h::USART_TXEN_BIT" ref="gaf68afb66d6873fb6447d344e117b28ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_TXEN_BIT&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmitter Enable. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00093">93</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6d879ea979d3d448b3491bd9838b6b9"></a><!-- doxytag: member="xmega_usart.h::usart_write_reg" ref="gab6d879ea979d3d448b3491bd9838b6b9" args="(usart, reg, value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define usart_write_reg</td>
          <td>(</td>
          <td class="paramtype">usart, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">value&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;mmio_write8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(usart) + USART_##reg), value)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write <em>value</em> to <em>reg</em> on <em>usart</em>. </p>

<p>Definition at line <a class="el" href="xmega__usart_8h_source.html#l00143">143</a> of file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>

<p>Referenced by <a class="el" href="uart__xmega_8h_source.html#l00168">uart_put_byte_priv()</a>, and <a class="el" href="uart__xmega_8h_source.html#l00151">uart_send_byte_priv()</a>.</p>

</div>
</div>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:09:43 2010 for uart-loopback by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
