{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713101537483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713101537483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 15:32:17 2024 " "Processing started: Sun Apr 14 15:32:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713101537483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101537483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MOTOR_PWM_test -c MOTOR_PWM_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off MOTOR_PWM_test -c MOTOR_PWM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101537483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713101537809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713101537810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_module-beh " "Found design unit 1: PWM_module-beh" {  } { { "PWM_module.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/PWM_module.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713101543559 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_module " "Found entity 1: PWM_module" {  } { { "PWM_module.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/PWM_module.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713101543559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101543559 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" MOTOR_PWM_test.vhd(21) " "VHDL syntax error at MOTOR_PWM_test.vhd(21) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101543561 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" MOTOR_PWM_test.vhd(33) " "VHDL syntax error at MOTOR_PWM_test.vhd(33) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101543561 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "MOTOR_PWM_test MOTOR_PWM_test.vhd(76) " "VHDL syntax error at MOTOR_PWM_test.vhd(76): name used in construct must match previously specified name \"MOTOR_PWM_test\"" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 76 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713101543562 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "MOTOR_PWM_test MOTOR_PWM_test.vhd(5) " "Ignored construct MOTOR_PWM_test at MOTOR_PWM_test.vhd(5) due to previous errors" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1713101543562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_pwm_test.vhd 0 0 " "Found 0 design units, including 0 entities, in source file motor_pwm_test.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101543562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-beh " "Found design unit 1: clk_div-beh" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713101543585 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713101543585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101543585 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713101543796 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 14 15:32:23 2024 " "Processing ended: Sun Apr 14 15:32:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713101543796 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713101543796 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713101543796 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101543796 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101545607 ""}
