{'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['r_reg']],
       'DLines': ['16:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb8996ce550>]},
 'r_next': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['r_reg', 'r_reg', 'r_reg']],
            'DLines': ['15:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb8997234d0>]},
 'r_reg': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
           'CLines': [[None, None, '20:C'], [None, None, '20:C']],
           'Clocked': True,
           'DDeps': [['r_next'], []],
           'DLines': ['23:D', '21:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb899726ad0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb89973dd10>]}}
