// Seed: 1241266701
module module_0 (
    input tri1 id_0,
    output tri id_1,
    output uwire id_2,
    output supply0 id_3,
    output supply1 id_4
);
  wire id_6, id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd87,
    parameter id_5 = 32'd4
) (
    output wand id_0,
    input  tri0 _id_1,
    input  wand id_2
);
  logic [7:0][-1 : id_1] id_4;
  wire _id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_4[id_5] = -1;
  parameter id_6 = 1 == -1;
  assign id_0 = id_4;
endmodule
