// Seed: 3007578719
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4#(
        .id_5(id_6 - 1),
        .id_7(1 + -1 == -1)
    ),
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = 1;
  id_19(
      -1'b0, id_11 - -1, -1, id_18, id_5
  );
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_12
  );
  assign id_14[1] = id_9;
  wire id_21;
endmodule
