Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cache_lru.v" into library work
Parsing module <mor1kx_cache_lru>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 18.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_execute_ctrl_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 22.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 22.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 37.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_tcm_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 20.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_lsu_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_rf_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v" into library work
Parsing module <mor1kx_simple_dpram_sclk>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ticktimer.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ticktimer>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_true_dpram_sclk.v" into library work
Parsing module <mor1kx_true_dpram_sclk>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_wb_mux_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_wb_mux_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" into library work
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 16.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_branch_prediction>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_avalon.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 13.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_bus_if_avalon>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_bus_if_wb32>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 22.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cfgrs>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 19.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_cpu_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 27.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ctrl_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_espresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 28.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ctrl_espresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_prontoespresso.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 28.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_ctrl_prontoespresso>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 23.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_decode>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 20.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_decode_execute_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dmmu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 13.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_dmmu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_execute_alu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 19.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_fetch_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_immu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 13.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_immu>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 19.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_lsu_cappuccino>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_pic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 15.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_pic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 17.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_rf_cappuccino>.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" included at line 78.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 14.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <mor1kx_store_buffer>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" into library work
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 25: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 37: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 53: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 69: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh" Line 83: Root scope declaration is not allowed in verilog 95/2K mode
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 45.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_cmp.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 42.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_fcmp>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_f2i.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 35.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_f2i>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_i2f.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 35.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_i2f>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_muldiv.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 39.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_muldiv>.
Parsing module <arecip_lut>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_rnd.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 38.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_rnd>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_top.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-defines.v" included at line 47.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v" included at line 234.
Parsing module <pfpu32_top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11104: Port avm_d_address_o is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11229: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11238: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11294: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11335: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11441: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11472: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11500: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11531: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11559: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11590: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11618: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11649: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11677: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11708: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11736: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11767: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11795: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11826: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11854: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11885: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11913: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11944: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11972: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12003: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12031: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12062: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12090: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12121: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12149: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12180: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12208: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12239: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12267: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12298: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12326: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12357: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12385: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12411: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 42: Using initial value of netsoc_netsoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 86: Using initial value of netsoc_netsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 99: Using initial value of netsoc_netsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 118: Using initial value of netsoc_netsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 135: Using initial value of netsoc_netsoc_uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 136: Using initial value of netsoc_netsoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 172: Using initial value of netsoc_netsoc_uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 173: Using initial value of netsoc_netsoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 187: Using initial value of netsoc_netsoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 220: Using initial value of netsoc_netsoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 236: Using initial value of netsoc_netsoc_uart_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 248: Using initial value of netsoc_netsoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 276: Using initial value of netsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 280: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 287: Using initial value of netsoc_crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 322: Using initial value of netsoc_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 525: Using initial value of netsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 541: Using initial value of netsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 649: Using initial value of netsoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 650: Using initial value of netsoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 681: Using initial value of netsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 682: Using initial value of netsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 698: Using initial value of netsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 766: Using initial value of netsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 767: Using initial value of netsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 783: Using initial value of netsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 851: Using initial value of netsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 852: Using initial value of netsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 868: Using initial value of netsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 936: Using initial value of netsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 937: Using initial value of netsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 953: Using initial value of netsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1021: Using initial value of netsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1022: Using initial value of netsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1038: Using initial value of netsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1106: Using initial value of netsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1107: Using initial value of netsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1123: Using initial value of netsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1191: Using initial value of netsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1192: Using initial value of netsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1208: Using initial value of netsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1276: Using initial value of netsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1277: Using initial value of netsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1293: Using initial value of netsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1339: Using initial value of netsoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1340: Using initial value of netsoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1341: Using initial value of netsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1359: Using initial value of netsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1360: Using initial value of netsoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1375: Using initial value of netsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1376: Using initial value of netsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1377: Using initial value of netsoc_sdram_nop_cas since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1378: Using initial value of netsoc_sdram_nop_ras since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1379: Using initial value of netsoc_sdram_nop_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1383: Using initial value of netsoc_sdram_trrdcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1385: Using initial value of netsoc_sdram_tfawcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1387: Using initial value of netsoc_sdram_tccdcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1402: Using initial value of netsoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1405: Using initial value of netsoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1518: Using initial value of ethphy_liteethphygmiimiitx_converter_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1519: Using initial value of ethphy_liteethphygmiimiitx_converter_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1578: Using initial value of ethphy_liteethphygmiimiirx_gmii_rx_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1581: Using initial value of ethphy_liteethphygmiimiirx_gmii_rx_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1582: Using initial value of ethphy_liteethphygmiimiirx_gmii_rx_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1589: Using initial value of ethphy_liteethphygmiimiirx_source_source_payload_last_be1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1590: Using initial value of ethphy_liteethphygmiimiirx_source_source_payload_error1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1593: Using initial value of ethphy_liteethphygmiimiirx_converter_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1667: Using initial value of ethmac_preamble_crc_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1684: Using initial value of ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1739: Using initial value of ethmac_crc32_checker_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1775: Using initial value of ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1850: Using initial value of ethmac_tx_last_be_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1853: Using initial value of ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 1854: Using initial value of ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 2058: Using initial value of ethmac_writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 2090: Using initial value of ethmac_writer_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 2091: Using initial value of ethmac_writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 2107: Using initial value of ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 2135: Using initial value of ethmac_reader_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 2139: Using initial value of ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 2142: Using initial value of ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 2167: Using initial value of ethmac_reader_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 2168: Using initial value of ethmac_reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 2184: Using initial value of ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 2222: Using initial value of ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 2235: Using initial value of ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 2248: Using initial value of ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 2263: Using initial value of ethmac_sram1_bus_err1 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11165: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3049: Assignment to netsoc_netsoc_uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3050: Assignment to netsoc_netsoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3054: Assignment to netsoc_netsoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3122: Assignment to netsoc_netsoc_uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3123: Assignment to netsoc_netsoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3187: Assignment to netsoc_ddrphy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3188: Assignment to netsoc_ddrphy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3191: Assignment to netsoc_ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3192: Assignment to netsoc_ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3248: Assignment to netsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3263: Assignment to netsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3565: Assignment to netsoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3566: Assignment to netsoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3567: Assignment to netsoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3726: Assignment to netsoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3727: Assignment to netsoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3728: Assignment to netsoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3887: Assignment to netsoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3888: Assignment to netsoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 3889: Assignment to netsoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4048: Assignment to netsoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4049: Assignment to netsoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4050: Assignment to netsoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4209: Assignment to netsoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4210: Assignment to netsoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4211: Assignment to netsoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4370: Assignment to netsoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4371: Assignment to netsoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4372: Assignment to netsoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4531: Assignment to netsoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4532: Assignment to netsoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4533: Assignment to netsoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4692: Assignment to netsoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4693: Assignment to netsoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4694: Assignment to netsoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4790: Assignment to netsoc_sdram_trrdcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4791: Assignment to netsoc_sdram_tfawcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4801: Assignment to netsoc_sdram_tccdcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4845: Assignment to netsoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 4882: Assignment to netsoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5058: Assignment to roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5059: Assignment to roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5063: Assignment to roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5064: Assignment to roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5068: Assignment to roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5069: Assignment to roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5073: Assignment to roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5074: Assignment to roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5078: Assignment to roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5079: Assignment to roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5083: Assignment to roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5084: Assignment to roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5088: Assignment to roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5089: Assignment to roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5093: Assignment to roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5094: Assignment to roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5155: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5156: Assignment to netsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5223: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5227: Assignment to netsoc_port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5320: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5321: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5323: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5324: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5327: Assignment to ethphy_liteethphygmiimiitx_sink_sink_first1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5328: Assignment to ethphy_liteethphygmiimiitx_sink_sink_last1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5330: Assignment to ethphy_liteethphygmiimiitx_sink_sink_payload_last_be1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5331: Assignment to ethphy_liteethphygmiimiitx_sink_sink_payload_error1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5347: Assignment to ethphy_liteethphygmiimiitx_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5348: Assignment to ethphy_liteethphygmiimiitx_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5373: Assignment to ethphy_liteethphygmiimiitx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5411: Assignment to ethphy_liteethphygmiimiirx_gmii_rx_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5441: Assignment to ethphy_liteethphygmiimiirx_converter_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5650: Assignment to ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5784: Assignment to ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5830: Assignment to ethmac_crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5831: Assignment to ethmac_crc32_checker_syncfifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 5832: Assignment to ethmac_crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6004: Assignment to ethmac_tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6138: Assignment to ethmac_tx_last_be_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6142: Assignment to ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6222: Assignment to ethmac_writer_sink_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6265: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6268: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6272: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6275: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6300: Assignment to ethmac_writer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6301: Assignment to ethmac_writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6434: Assignment to ethmac_reader_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6435: Assignment to ethmac_reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6525: Assignment to ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6526: Assignment to ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6528: Assignment to ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6529: Assignment to ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6530: Assignment to ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6532: Assignment to ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6533: Assignment to ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6535: Assignment to ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6536: Assignment to ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6537: Assignment to ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6543: Assignment to ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6544: Assignment to ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6550: Assignment to ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6551: Assignment to ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6565: Assignment to netsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6566: Assignment to netsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6570: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6597: Assignment to netsoc_netsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6598: Assignment to netsoc_netsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6600: Assignment to netsoc_netsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6601: Assignment to netsoc_netsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6602: Assignment to netsoc_netsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6608: Assignment to netsoc_netsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6609: Assignment to netsoc_netsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6612: Assignment to netsoc_netsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6615: Assignment to netsoc_netsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6616: Assignment to netsoc_netsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6618: Assignment to netsoc_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6619: Assignment to netsoc_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6621: Assignment to netsoc_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6622: Assignment to netsoc_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6623: Assignment to netsoc_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6660: Assignment to netsoc_netsoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6670: Assignment to netsoc_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6671: Assignment to netsoc_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6672: Assignment to netsoc_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6673: Assignment to netsoc_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6674: Assignment to netsoc_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6675: Assignment to netsoc_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6676: Assignment to netsoc_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6677: Assignment to netsoc_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6678: Assignment to netsoc_netsoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6688: Assignment to netsoc_csrbank1_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6689: Assignment to netsoc_csrbank1_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6690: Assignment to netsoc_csrbank1_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6691: Assignment to netsoc_csrbank1_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6692: Assignment to netsoc_csrbank1_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6693: Assignment to netsoc_csrbank1_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6694: Assignment to netsoc_csrbank1_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6695: Assignment to netsoc_csrbank1_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6696: Assignment to netsoc_csrbank1_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6697: Assignment to netsoc_csrbank1_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6698: Assignment to netsoc_csrbank1_sram_writer_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6699: Assignment to netsoc_csrbank1_sram_writer_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6700: Assignment to netsoc_csrbank1_sram_writer_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6701: Assignment to netsoc_csrbank1_sram_writer_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6702: Assignment to netsoc_csrbank1_sram_writer_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6703: Assignment to netsoc_csrbank1_sram_writer_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6704: Assignment to netsoc_csrbank1_sram_writer_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6705: Assignment to netsoc_csrbank1_sram_writer_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6706: Assignment to ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6707: Assignment to ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6712: Assignment to ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6714: Assignment to netsoc_csrbank1_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6715: Assignment to netsoc_csrbank1_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6716: Assignment to netsoc_csrbank1_sram_reader_level_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6717: Assignment to netsoc_csrbank1_sram_reader_level_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6724: Assignment to ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6725: Assignment to ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6730: Assignment to netsoc_csrbank1_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6731: Assignment to netsoc_csrbank1_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6732: Assignment to netsoc_csrbank1_preamble_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6733: Assignment to netsoc_csrbank1_preamble_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6734: Assignment to netsoc_csrbank1_preamble_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6735: Assignment to netsoc_csrbank1_preamble_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6736: Assignment to netsoc_csrbank1_preamble_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6737: Assignment to netsoc_csrbank1_preamble_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6738: Assignment to netsoc_csrbank1_preamble_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6739: Assignment to netsoc_csrbank1_preamble_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6740: Assignment to netsoc_csrbank1_crc_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6741: Assignment to netsoc_csrbank1_crc_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6742: Assignment to netsoc_csrbank1_crc_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6743: Assignment to netsoc_csrbank1_crc_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6744: Assignment to netsoc_csrbank1_crc_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6745: Assignment to netsoc_csrbank1_crc_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6746: Assignment to netsoc_csrbank1_crc_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6747: Assignment to netsoc_csrbank1_crc_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6778: Assignment to netsoc_csrbank2_mode_detection_mode_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6779: Assignment to netsoc_csrbank2_mode_detection_mode_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6784: Assignment to netsoc_csrbank2_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6785: Assignment to netsoc_csrbank2_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6801: Assignment to netsoc_csrbank3_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6802: Assignment to netsoc_csrbank3_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6803: Assignment to netsoc_csrbank3_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6804: Assignment to netsoc_csrbank3_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6805: Assignment to netsoc_csrbank3_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6806: Assignment to netsoc_csrbank3_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6807: Assignment to netsoc_csrbank3_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6808: Assignment to netsoc_csrbank3_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6809: Assignment to netsoc_csrbank3_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6810: Assignment to netsoc_csrbank3_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6811: Assignment to netsoc_csrbank3_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6812: Assignment to netsoc_csrbank3_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6813: Assignment to netsoc_csrbank3_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6814: Assignment to netsoc_csrbank3_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6815: Assignment to netsoc_csrbank3_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6816: Assignment to netsoc_csrbank3_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6817: Assignment to netsoc_csrbank3_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6818: Assignment to netsoc_csrbank3_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6819: Assignment to netsoc_csrbank3_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6820: Assignment to netsoc_csrbank3_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6821: Assignment to netsoc_csrbank3_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6822: Assignment to netsoc_csrbank3_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6823: Assignment to netsoc_csrbank3_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6824: Assignment to netsoc_csrbank3_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6825: Assignment to netsoc_csrbank3_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6826: Assignment to netsoc_csrbank3_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6827: Assignment to netsoc_csrbank3_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6828: Assignment to netsoc_csrbank3_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6829: Assignment to netsoc_csrbank3_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6830: Assignment to netsoc_csrbank3_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6831: Assignment to netsoc_csrbank3_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6832: Assignment to netsoc_csrbank3_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6833: Assignment to netsoc_csrbank3_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6834: Assignment to netsoc_csrbank3_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6835: Assignment to netsoc_csrbank3_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6836: Assignment to netsoc_csrbank3_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6837: Assignment to netsoc_csrbank3_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6838: Assignment to netsoc_csrbank3_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6839: Assignment to netsoc_csrbank3_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6840: Assignment to netsoc_csrbank3_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6841: Assignment to netsoc_csrbank3_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6842: Assignment to netsoc_csrbank3_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6843: Assignment to netsoc_csrbank3_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6844: Assignment to netsoc_csrbank3_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6845: Assignment to netsoc_csrbank3_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6846: Assignment to netsoc_csrbank3_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6847: Assignment to netsoc_csrbank3_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6848: Assignment to netsoc_csrbank3_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6849: Assignment to netsoc_csrbank3_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6850: Assignment to netsoc_csrbank3_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6851: Assignment to netsoc_csrbank3_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6852: Assignment to netsoc_csrbank3_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6853: Assignment to netsoc_csrbank3_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6854: Assignment to netsoc_csrbank3_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6855: Assignment to netsoc_csrbank3_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6856: Assignment to netsoc_csrbank3_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6857: Assignment to netsoc_csrbank3_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6858: Assignment to netsoc_csrbank3_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6859: Assignment to netsoc_csrbank3_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6860: Assignment to netsoc_csrbank3_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6861: Assignment to netsoc_csrbank3_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6862: Assignment to netsoc_csrbank3_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6863: Assignment to netsoc_csrbank3_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6864: Assignment to netsoc_csrbank3_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6865: Assignment to netsoc_csrbank3_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6866: Assignment to netsoc_csrbank3_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6867: Assignment to netsoc_csrbank3_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6868: Assignment to netsoc_csrbank3_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6869: Assignment to netsoc_csrbank3_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6870: Assignment to netsoc_csrbank3_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6871: Assignment to netsoc_csrbank3_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6872: Assignment to netsoc_csrbank3_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6873: Assignment to netsoc_csrbank3_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6874: Assignment to netsoc_csrbank3_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6875: Assignment to netsoc_csrbank3_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6876: Assignment to netsoc_csrbank3_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6877: Assignment to netsoc_csrbank3_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6878: Assignment to netsoc_csrbank3_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6879: Assignment to netsoc_csrbank3_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6880: Assignment to netsoc_csrbank3_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6881: Assignment to netsoc_csrbank3_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6882: Assignment to netsoc_csrbank3_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6883: Assignment to netsoc_csrbank3_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6884: Assignment to netsoc_csrbank3_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6885: Assignment to netsoc_csrbank3_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6886: Assignment to netsoc_csrbank3_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6887: Assignment to netsoc_csrbank3_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6888: Assignment to netsoc_csrbank3_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6938: Assignment to netsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6954: Assignment to netsoc_csrbank4_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6955: Assignment to netsoc_csrbank4_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6956: Assignment to netsoc_csrbank4_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6957: Assignment to netsoc_csrbank4_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6958: Assignment to netsoc_csrbank4_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6959: Assignment to netsoc_csrbank4_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6960: Assignment to netsoc_csrbank4_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6961: Assignment to netsoc_csrbank4_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6964: Assignment to netsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6980: Assignment to netsoc_csrbank4_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6981: Assignment to netsoc_csrbank4_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6982: Assignment to netsoc_csrbank4_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6983: Assignment to netsoc_csrbank4_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6984: Assignment to netsoc_csrbank4_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6985: Assignment to netsoc_csrbank4_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6986: Assignment to netsoc_csrbank4_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6987: Assignment to netsoc_csrbank4_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6988: Assignment to netsoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6990: Assignment to netsoc_csrbank4_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6991: Assignment to netsoc_csrbank4_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6992: Assignment to netsoc_csrbank4_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6993: Assignment to netsoc_csrbank4_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6994: Assignment to netsoc_csrbank4_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6995: Assignment to netsoc_csrbank4_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6996: Assignment to netsoc_csrbank4_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6997: Assignment to netsoc_csrbank4_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6998: Assignment to netsoc_csrbank4_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 6999: Assignment to netsoc_csrbank4_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7000: Assignment to netsoc_csrbank4_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7001: Assignment to netsoc_csrbank4_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7002: Assignment to netsoc_csrbank4_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7003: Assignment to netsoc_csrbank4_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7048: Assignment to netsoc_csrbank5_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7049: Assignment to netsoc_csrbank5_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7076: Assignment to netsoc_netsoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7078: Assignment to netsoc_csrbank6_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7079: Assignment to netsoc_csrbank6_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7080: Assignment to netsoc_csrbank6_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7081: Assignment to netsoc_csrbank6_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7082: Assignment to netsoc_csrbank6_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7083: Assignment to netsoc_csrbank6_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7084: Assignment to netsoc_csrbank6_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7085: Assignment to netsoc_csrbank6_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7086: Assignment to netsoc_netsoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7087: Assignment to netsoc_netsoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7113: Assignment to netsoc_csrbank7_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7114: Assignment to netsoc_csrbank7_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7115: Assignment to netsoc_csrbank7_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7116: Assignment to netsoc_csrbank7_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7117: Assignment to netsoc_netsoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7118: Assignment to netsoc_netsoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7160: Assignment to netsoc_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 7170: Assignment to netsoc_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 8450: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 8438: Assignment to ethphy_liteethphygmiimiirx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 8617: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_er ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 8756: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 8723: Assignment to netsoc_ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 8805: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 8806: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 8962: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 8982: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 8790: Assignment to wbank ignored, since the identifier is never used

Elaborating module <mor1kx(DBUS_WB_TYPE="B3_REGISTERED_FEEDBACK",FEATURE_ADDC="ENABLED",FEATURE_CMOV="ENABLED",FEATURE_DATACACHE="ENABLED",FEATURE_DMMU="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_IMMU="ENABLED",FEATURE_INSTRUCTIONCACHE="ENABLED",FEATURE_TIMER="ENABLED",IBUS_WB_TYPE="B3_REGISTERED_FEEDBACK",OPTION_CPU0="CAPPUCCINO",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_PIC_TRIGGER="LEVEL",OPTION_RESET_PC=1'b0)>.

Elaborating module <mor1kx_bus_if_wb32(BUS_IF_TYPE="B3_REGISTERED_FEEDBACK",BURST_LENGTH=4)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v" Line 57. $display mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK

Elaborating module
<mor1kx_cpu(OPTION_OPERAND_WIDTH=32,OPTION_CPU="CAPPUCCINO",FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE",FEATURE_DMMU="ENABLED",FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,FEATURE_IMMU="ENABLED",FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_PIC="ENABLED",FEATURE_TIMER="ENABLED",FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_RANGE="ENABLED",OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0,FEATURE_DSX="ENABLED",FEATURE_OVERFLOW="ENABLED",FEATURE_CARRY_FLAG="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_CLEAR_ON_INIT=0,OPTION_RF_NUM_SHADOW_GPR=0,OPTION_RF_ADDR_WIDTH=5,OPT
ION_RF_WORDS=32,OPTION_RESET_PC=1'b0,FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_ATOMIC="ENABLED",FEATURE_FPU="NONE",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE",OPTION_SHIFTER="BARREL",FEATURE_STORE_BUFFER="ENABLED",OPTION_STORE_BUFFER_DEPTH_WIDTH=8,FEATURE_MULTICORE="NONE",FEATURE_TRACEPORT_EXEC="NONE")>.

Elaborating module
<mor1kx_cpu_cappuccino(OPTION_OPERAND_WIDTH=32,FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE",FEATURE_DMMU="ENABLED",FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,FEATURE_IMMU="ENABLED",FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_PIC="ENABLED",FEATURE_TIMER="ENABLED",FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_MULTICORE="NONE",FEATURE_TRACEPORT_EXEC="NONE",FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_RANGE="ENABLED",OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0,FEATURE_DSX="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_CLEAR_ON_INIT=0,OPTION_RF_NUM_SHADOW_GPR=0,FEATURE_OVERFLOW="ENABLED",FEATURE_CARRY
_FLAG="ENABLED",OPTION_RF_ADDR_WIDTH=5,OPTION_RF_WORDS=32,OPTION_RESET_PC=1'b0,FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_MSYNC="ENABLED",FEATURE_PSYNC="NONE",FEATURE_CSYNC="NONE",FEATURE_ATOMIC="ENABLED",FEATURE_FPU="NONE",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE",OPTION_SHIFTER="BARREL",FEATURE_STORE_BUFFER="ENABLED",OPTION_STORE_BUFFER_DEPTH_WIDTH=8)>.

Elaborating module <mor1kx_fetch_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=1'b0,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111,FEATURE_IMMU="ENABLED",FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1)>.

Elaborating module <mor1kx_icache(OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,OPTION_ICACHE_LIMIT_WIDTH=5'b11111)>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=32'b01010,DATA_WIDTH=32,ENABLE_BYPASS=0)>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=4'b1000,DATA_WIDTH=32'b010100,ENABLE_BYPASS=0)>.

Elaborating module <mor1kx_immu(FEATURE_IMMU_HW_TLB_RELOAD="NONE",OPTION_OPERAND_WIDTH=32,OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1)>.

Elaborating module <mor1kx_true_dpram_sclk(ADDR_WIDTH=6,DATA_WIDTH=32)>.

Elaborating module <mor1kx_decode(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=1'b0,OPTION_RF_ADDR_WIDTH=5,FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_RANGE="ENABLED",FEATURE_MAC="NONE",FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_MSYNC="ENABLED",FEATURE_PSYNC="NONE",FEATURE_CSYNC="NONE",FEATURE_ATOMIC="ENABLED",FEATURE_FPU="NONE",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE")>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v" Line 296: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <mor1kx_decode_execute_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=1'b0,OPTION_RF_ADDR_WIDTH=5,FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_FPU="NONE",FEATURE_MULTIPLIER="THREESTAGE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" Line 669: Assignment to execute_opc_insn_o ignored, since the identifier is never used

Elaborating module <mor1kx_branch_prediction(OPTION_OPERAND_WIDTH=32)>.

Elaborating module <mor1kx_execute_alu(OPTION_OPERAND_WIDTH=32,FEATURE_OVERFLOW="ENABLED",FEATURE_CARRY_FLAG="ENABLED",FEATURE_MULTIPLIER="THREESTAGE",FEATURE_DIVIDER="SERIAL",FEATURE_ADDC="ENABLED",FEATURE_SRA="ENABLED",FEATURE_ROR="NONE",FEATURE_EXT="NONE",FEATURE_CMOV="ENABLED",FEATURE_FFL1="ENABLED",FEATURE_CUST1="NONE",FEATURE_CUST2="NONE",FEATURE_CUST3="NONE",FEATURE_CUST4="NONE",FEATURE_CUST5="NONE",FEATURE_CUST6="NONE",FEATURE_CUST7="NONE",FEATURE_CUST8="NONE",FEATURE_FPU="NONE",OPTION_SHIFTER="BARREL",CALCULATE_BRANCH_DEST="FALSE")>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v" Line 430: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v" Line 640: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <mor1kx_lsu_cappuccino(FEATURE_DATACACHE="ENABLED",OPTION_OPERAND_WIDTH=32,OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE",FEATURE_DMMU="ENABLED",FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_STORE_BUFFER="ENABLED",OPTION_STORE_BUFFER_DEPTH_WIDTH=8,FEATURE_ATOMIC="ENABLED")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" Line 264: Assignment to except_dtlb_miss_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" Line 272: Assignment to except_dpagefault_r ignored, since the identifier is never used

Elaborating module <mor1kx_store_buffer(DEPTH_WIDTH=8,OPTION_OPERAND_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v" Line 64: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v" Line 70: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=8,DATA_WIDTH=32'sb01100101,ENABLE_BYPASS=1)>.

Elaborating module <mor1kx_dcache(OPTION_OPERAND_WIDTH=32,OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,OPTION_DCACHE_LIMIT_WIDTH=5'b11111,OPTION_DCACHE_SNOOP="NONE")>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=32'b01010,DATA_WIDTH=32,ENABLE_BYPASS=1)>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=4'b1000,DATA_WIDTH=32'b010100,ENABLE_BYPASS=1'b0)>.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v" Line 204: Net <snoop_way_out[0][19]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v" Line 212: Net <snoop_way_hit[0]> does not have a driver.

Elaborating module <mor1kx_dmmu(FEATURE_DMMU_HW_TLB_RELOAD="NONE",OPTION_OPERAND_WIDTH=32,OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1)>.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dmmu.v" Line 99: Net <tlb_reload_huge> does not have a driver.

Elaborating module <mor1kx_wb_mux_cappuccino(OPTION_OPERAND_WIDTH=32)>.

Elaborating module <mor1kx_rf_cappuccino(OPTION_OPERAND_WIDTH=32,FEATURE_FASTCONTEXTS="NONE",OPTION_RF_CLEAR_ON_INIT=0,OPTION_RF_NUM_SHADOW_GPR=0,OPTION_RF_ADDR_WIDTH=5,OPTION_RF_WORDS=32,FEATURE_DEBUGUNIT="NONE")>.

Elaborating module <mor1kx_simple_dpram_sclk(ADDR_WIDTH=32'sb0101,DATA_WIDTH=32,CLEAR_ON_INIT=0,ENABLE_BYPASS=0)>.

Elaborating module <mor1kx_execute_ctrl_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=1'b0,FEATURE_FPU="NONE",FEATURE_MULTIPLIER="THREESTAGE")>.

Elaborating module <mor1kx_ctrl_cappuccino(OPTION_OPERAND_WIDTH=32,OPTION_RESET_PC=1'b0,FEATURE_PIC="ENABLED",FEATURE_TIMER="ENABLED",OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0,FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,FEATURE_DMMU="ENABLED",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,FEATURE_IMMU="ENABLED",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_FPU="NONE",FEATURE_MULTICORE="NONE",FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_RANGE="ENABLED",FEATURE_DSX="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_NUM_SHADOW_GPR=0,FEATURE_OVERFLOW="ENABLED",FEATURE_CARRY_FLAG="ENABLED")>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 713: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 718: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 722: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <mor1kx_cfgrs(FEATURE_PIC="ENABLED",FEATURE_TIMER="ENABLED",OPTION_PIC_TRIGGER="LEVEL",FEATURE_DSX="ENABLED",FEATURE_FASTCONTEXTS="NONE",OPTION_RF_NUM_SHADOW_GPR=0,FEATURE_OVERFLOW="ENABLED",FEATURE_DATACACHE="ENABLED",OPTION_DCACHE_BLOCK_WIDTH=3'b100,OPTION_DCACHE_SET_WIDTH=4'b1000,OPTION_DCACHE_WAYS=1'b1,FEATURE_DMMU="ENABLED",OPTION_DMMU_SET_WIDTH=6,OPTION_DMMU_WAYS=1,FEATURE_INSTRUCTIONCACHE="ENABLED",OPTION_ICACHE_BLOCK_WIDTH=3'b100,OPTION_ICACHE_SET_WIDTH=4'b1000,OPTION_ICACHE_WAYS=1'b1,FEATURE_IMMU="ENABLED",OPTION_IMMU_SET_WIDTH=6,OPTION_IMMU_WAYS=1,FEATURE_DEBUGUNIT="NONE",FEATURE_PERFCOUNTERS="NONE",FEATURE_MAC="NONE",FEATURE_FPU="NONE",FEATURE_SYSCALL="ENABLED",FEATURE_TRAP="ENABLED",FEATURE_RANGE="ENABLED",FEATURE_DELAYSLOT="ENABLED",FEATURE_EVBAR="ENABLED")>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 995: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <mor1kx_pic(OPTION_PIC_TRIGGER="LEVEL",OPTION_PIC_NMI_WIDTH=0)>.

Elaborating module <mor1kx_ticktimer>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 1117: Assignment to spr_read ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 301: Net <pstep[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 304: Net <stepped_into_exception> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 305: Net <stepped_into_rfe> does not have a driver.
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" Line 308: Net <stall_on_trap> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 542: Assignment to spr_bus_addr_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 543: Assignment to spr_bus_we_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 544: Assignment to spr_bus_stb_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 545: Assignment to spr_bus_dat_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 546: Assignment to spr_sr_o ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" Line 521: Input port spr_bus_dat_dmmu_i[31] is not connected on this instance
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11195: Assignment to netsoc_netsoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11209: Assignment to netsoc_netsoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b110,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=4'b1001,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11272: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11275: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11284: Assignment to netsoc_crg_unbuf_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12448: Assignment to netsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12462: Assignment to netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12476: Assignment to netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12490: Assignment to netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12504: Assignment to netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12518: Assignment to netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12532: Assignment to netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12546: Assignment to netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <BUFGMUX>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12604: Assignment to ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12620: Assignment to ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12636: Assignment to ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12650: Assignment to ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12666: Assignment to ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12682: Assignment to ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12696: Assignment to ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12884: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 12904: Assignment to encoder_rst ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" Line 11126: Input port avm_d_readdata_i[31] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v".
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <netsoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <netsoc_sdram_twtrcon_ready>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
WARNING:Xst:2898 - Port 'avm_d_readdata_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_i_readdata_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_addr_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_dat_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'multicore_coreid_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'multicore_numcores_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'snoop_adr_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_d_waitrequest_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_d_readdatavalid_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_i_waitrequest_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'avm_i_readdatavalid_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_stb_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_we_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'du_stall_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:2898 - Port 'snoop_en_i', unconnected in block instance 'mor1kx', is tied to GND.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_rx_er> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <iwbm_cti_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <iwbm_bte_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <dwbm_cti_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <dwbm_bte_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <avm_d_address_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <avm_d_byteenable_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <avm_d_burstcount_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <avm_d_writedata_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <avm_i_address_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <avm_i_byteenable_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <avm_i_burstcount_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <du_dat_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <traceport_exec_pc_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <traceport_exec_insn_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <traceport_exec_wbdata_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <traceport_exec_wbreg_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <avm_d_read_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <avm_d_write_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <avm_i_read_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <du_ack_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <du_stall_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <traceport_exec_valid_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_or1k.linux/gateware/top.v" line 11126: Output port <traceport_exec_wben_o> of the instance <mor1kx> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 16384x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 7x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 64x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x35-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_3>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_4>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 2x14-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Register <memadr_27> equivalent to <memadr_13> has been removed
    Register <memadr_25> equivalent to <memadr_13> has been removed
    Register <memadr_23> equivalent to <memadr_13> has been removed
    Register <memadr_21> equivalent to <memadr_13> has been removed
    Register <memadr_19> equivalent to <memadr_13> has been removed
    Register <memadr_17> equivalent to <memadr_13> has been removed
    Register <memadr_15> equivalent to <memadr_13> has been removed
    Register <netsoc_ddrphy_record1_cke> equivalent to <netsoc_ddrphy_record0_cke> has been removed
    Register <memadr_28> equivalent to <memadr_10> has been removed
    Register <memadr_26> equivalent to <memadr_10> has been removed
    Register <memadr_24> equivalent to <memadr_10> has been removed
    Register <memadr_22> equivalent to <memadr_10> has been removed
    Register <memadr_20> equivalent to <memadr_10> has been removed
    Register <memadr_18> equivalent to <memadr_10> has been removed
    Register <memadr_16> equivalent to <memadr_10> has been removed
    Register <memadr_14> equivalent to <memadr_10> has been removed
    Register <memadr_12> equivalent to <memadr_10> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <ethphy_liteethphygmiimiirx_gmii_rx_source_valid> equivalent to <ethphy_liteethphygmiimiirx_gmii_rx_dv_d> has been removed
    Register <netsoc_ddrphy_record1_odt> equivalent to <netsoc_ddrphy_record0_odt> has been removed
    Found 1-bit register for signal <ethphy_toggle_i>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_pads_d_rx_dv>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiirx_pads_d_rx_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_gmii_rx_dv_d>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_reset>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_sink_valid>.
    Found 4-bit register for signal <ethphy_liteethphygmiimiirx_converter_sink_payload_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_strobe_all>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_demux>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_source_first>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_source_last>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_source_payload_data>.
    Found 1-bit register for signal <liteethmacpreamblechecker_state>.
    Found 32-bit register for signal <ethmac_crc32_checker_crc_reg>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_consume>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_level>.
    Found 2-bit register for signal <liteethmaccrc32checker_state>.
    Found 1-bit register for signal <ethmac_ps_preamble_error_toggle_i>.
    Found 1-bit register for signal <ethmac_ps_crc_error_toggle_i>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_strobe_all>.
    Found 2-bit register for signal <ethmac_rx_converter_converter_demux>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_source_first>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_source_last>.
    Found 40-bit register for signal <ethmac_rx_converter_converter_source_payload_data>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <eth_tx_en>.
    Found 8-bit register for signal <eth_tx_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_gmii_tx_sink_ready>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_en>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_converter_converter_sink_ready>.
    Found 4-bit register for signal <ethmac_tx_gap_inserter_counter>.
    Found 1-bit register for signal <ethmac_tx_gap_inserter_counter_ce>.
    Found 3-bit register for signal <ethmac_preamble_inserter_cnt>.
    Found 2-bit register for signal <liteethmacpreambleinserter_state>.
    Found 2-bit register for signal <ethmac_crc32_inserter_cnt>.
    Found 32-bit register for signal <ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <liteethmaccrc32inserter_state>.
    Found 16-bit register for signal <ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <liteethmacpaddinginserter_state>.
    Found 1-bit register for signal <ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <ethmac_tx_converter_converter_mux>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 11-bit register for signal <netsoc_crg_por>.
    Found 1-bit register for signal <netsoc_ddrphy_phase_sel>.
    Found 1-bit register for signal <netsoc_ddrphy_phase_half>.
    Found 1-bit register for signal <netsoc_ddrphy_record0_odt>.
    Found 13-bit register for signal <netsoc_ddrphy_record0_address>.
    Found 3-bit register for signal <netsoc_ddrphy_record0_bank>.
    Found 1-bit register for signal <netsoc_ddrphy_record0_cke>.
    Found 1-bit register for signal <netsoc_ddrphy_record0_cas_n>.
    Found 1-bit register for signal <netsoc_ddrphy_record0_ras_n>.
    Found 1-bit register for signal <netsoc_ddrphy_record0_we_n>.
    Found 13-bit register for signal <netsoc_ddrphy_record1_address>.
    Found 3-bit register for signal <netsoc_ddrphy_record1_bank>.
    Found 1-bit register for signal <netsoc_ddrphy_record1_cas_n>.
    Found 1-bit register for signal <netsoc_ddrphy_record1_ras_n>.
    Found 1-bit register for signal <netsoc_ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <netsoc_ddrphy_postamble>.
    Found 2-bit register for signal <netsoc_ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 32-bit register for signal <netsoc_netsoc_ctrl_bus_errors>.
    Found 1-bit register for signal <netsoc_netsoc_rom_bus_ack>.
    Found 1-bit register for signal <netsoc_netsoc_sram_bus_ack>.
    Found 1-bit register for signal <netsoc_netsoc_interface_we>.
    Found 8-bit register for signal <netsoc_netsoc_interface_dat_w>.
    Found 14-bit register for signal <netsoc_netsoc_interface_adr>.
    Found 32-bit register for signal <netsoc_netsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <netsoc_netsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <netsoc_netsoc_counter>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_sink_ready>.
    Found 8-bit register for signal <netsoc_netsoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <netsoc_netsoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <netsoc_netsoc_uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_source_valid>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_rx_r>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_rx_busy>.
    Found 4-bit register for signal <netsoc_netsoc_uart_phy_rx_bitcount>.
    Found 8-bit register for signal <netsoc_netsoc_uart_phy_source_payload_data>.
    Found 8-bit register for signal <netsoc_netsoc_uart_phy_rx_reg>.
    Found 32-bit register for signal <netsoc_netsoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <netsoc_netsoc_uart_tx_pending>.
    Found 1-bit register for signal <netsoc_netsoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <netsoc_netsoc_uart_rx_pending>.
    Found 1-bit register for signal <netsoc_netsoc_uart_rx_old_trigger>.
    Found 4-bit register for signal <netsoc_netsoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <netsoc_netsoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <netsoc_netsoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <netsoc_netsoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <netsoc_netsoc_uart_rx_fifo_consume>.
    Found 5-bit register for signal <netsoc_netsoc_uart_rx_fifo_level>.
    Found 32-bit register for signal <netsoc_netsoc_timer0_value>.
    Found 32-bit register for signal <netsoc_netsoc_timer0_value_status>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_zero_pending>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_zero_old_trigger>.
    Found 7-bit register for signal <netsoc_dna_cnt>.
    Found 57-bit register for signal <netsoc_dna_status>.
    Found 1-bit register for signal <netsoc_clk>.
    Found 4-bit register for signal <netsoc_dqi>.
    Found 2-bit register for signal <netsoc_i1>.
    Found 32-bit register for signal <netsoc_sr>.
    Found 1-bit register for signal <netsoc_dq_oe>.
    Found 1-bit register for signal <netsoc_cs_n>.
    Found 1-bit register for signal <netsoc_bus_ack>.
    Found 8-bit register for signal <netsoc_counter>.
    Found 1-bit register for signal <netsoc_ddrphy_phase_sys>.
    Found 1-bit register for signal <netsoc_ddrphy_bitslip_inc>.
    Found 4-bit register for signal <netsoc_ddrphy_bitslip_cnt>.
    Found 32-bit register for signal <netsoc_ddrphy_record2_wrdata>.
    Found 4-bit register for signal <netsoc_ddrphy_record2_wrdata_mask>.
    Found 32-bit register for signal <netsoc_ddrphy_record3_wrdata>.
    Found 4-bit register for signal <netsoc_ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <netsoc_ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <netsoc_ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <netsoc_ddrphy_rddata_sr>.
    Found 32-bit register for signal <netsoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <netsoc_sdram_phaseinjector1_status>.
    Found 13-bit register for signal <netsoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <netsoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <netsoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <netsoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <netsoc_sdram_seq_done>.
    Found 4-bit register for signal <netsoc_sdram_counter>.
    Found 10-bit register for signal <netsoc_sdram_count>.
    Found 2-bit register for signal <refresher_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine0_has_openrow>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine0_openrow>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine0_cmd_buffer_source_payload_adr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine0_count>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine1_has_openrow>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine1_openrow>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine1_cmd_buffer_source_payload_adr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine1_count>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine2_has_openrow>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine2_openrow>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine2_cmd_buffer_source_payload_adr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine2_count>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine3_has_openrow>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine3_openrow>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine3_cmd_buffer_source_payload_adr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine3_count>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine4_has_openrow>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine4_openrow>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine4_cmd_buffer_source_payload_adr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine4_count>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine5_has_openrow>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine5_openrow>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine5_cmd_buffer_source_payload_adr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine5_count>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine6_has_openrow>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine6_openrow>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine6_cmd_buffer_source_payload_adr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine6_count>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine7_has_openrow>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine7_openrow>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <netsoc_sdram_bankmachine7_cmd_buffer_source_payload_adr>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine7_count>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 5-bit register for signal <netsoc_sdram_time0>.
    Found 4-bit register for signal <netsoc_sdram_time1>.
    Found 3-bit register for signal <netsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <netsoc_sdram_choose_req_grant>.
    Found 13-bit register for signal <netsoc_sdram_dfi_p0_address>.
    Found 3-bit register for signal <netsoc_sdram_dfi_p0_bank>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_wrdata_en>.
    Found 13-bit register for signal <netsoc_sdram_dfi_p1_address>.
    Found 3-bit register for signal <netsoc_sdram_dfi_p1_bank>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <netsoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <netsoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <new_master_wdata_ready>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 1-bit register for signal <new_master_rdata_valid5>.
    Found 1-bit register for signal <netsoc_adr_offset_r>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbone2native_state>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_mux_sel>.
    Found 24-bit register for signal <ethphy_sys_counter>.
    Found 1-bit register for signal <ethphy_toggle_o_r>.
    Found 2-bit register for signal <liteethphygmiimii_state>.
    Found 9-bit register for signal <ethphy_counter>.
    Found 32-bit register for signal <ethmac_preamble_errors_status>.
    Found 32-bit register for signal <ethmac_crc_errors_status>.
    Found 1-bit register for signal <ethmac_ps_preamble_error_toggle_o_r>.
    Found 1-bit register for signal <ethmac_ps_crc_error_toggle_o_r>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q>.
    Found 32-bit register for signal <ethmac_writer_counter>.
    Found 1-bit register for signal <ethmac_writer_slot>.
    Found 1-bit register for signal <ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <ethmac_writer_fifo_consume>.
    Found 2-bit register for signal <ethmac_writer_fifo_level>.
    Found 3-bit register for signal <liteethmacsramwriter_state>.
    Found 32-bit register for signal <ethmac_writer_errors_status>.
    Found 11-bit register for signal <ethmac_reader_counter>.
    Found 1-bit register for signal <ethmac_reader_last_d>.
    Found 1-bit register for signal <ethmac_reader_done_pending>.
    Found 1-bit register for signal <ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <ethmac_reader_fifo_consume>.
    Found 2-bit register for signal <ethmac_reader_fifo_level>.
    Found 2-bit register for signal <liteethmacsramreader_state>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <ethmac_slave_sel_r>.
    Found 1-bit register for signal <netsoc_grant>.
    Found 6-bit register for signal <netsoc_slave_sel_r>.
    Found 17-bit register for signal <netsoc_count>.
    Found 8-bit register for signal <netsoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <netsoc_netsoc_ctrl_storage_full<0>>.
    Found 8-bit register for signal <netsoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <ethmac_writer_storage_full>.
    Found 1-bit register for signal <ethmac_reader_slot_storage_full>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<10>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<9>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<8>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<7>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<6>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<5>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<4>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<3>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<2>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<1>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<0>>.
    Found 1-bit register for signal <ethmac_reader_eventmanager_storage_full>.
    Found 8-bit register for signal <netsoc_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <ethphy_reset_storage_full>.
    Found 3-bit register for signal <ethphy_storage_full>.
    Found 1-bit register for signal <netsoc_sel_r>.
    Found 8-bit register for signal <netsoc_interface3_bank_bus_dat_r>.
    Found 8-bit register for signal <netsoc_interface4_bank_bus_dat_r>.
    Found 4-bit register for signal <netsoc_sdram_storage_full>.
    Found 6-bit register for signal <netsoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <netsoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <netsoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <netsoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 8-bit register for signal <netsoc_interface5_bank_bus_dat_r>.
    Found 4-bit register for signal <netsoc_bitbang_storage_full>.
    Found 1-bit register for signal <netsoc_bitbang_en_storage_full>.
    Found 8-bit register for signal <netsoc_interface6_bank_bus_dat_r>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_en_storage_full>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <netsoc_interface7_bank_bus_dat_r>.
    Found 2-bit register for signal <netsoc_netsoc_uart_storage_full>.
    Found 8-bit register for signal <netsoc_interface8_bank_bus_dat_r>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 14-bit register for signal <memadr>.
    Found 13-bit register for signal <memadr_1>.
    Found 3-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memadr_3>.
    Found 6-bit register for signal <memadr_6>.
    Found 6-bit register for signal <memadr_8>.
    Found 9-bit register for signal <memadr_10>.
    Found 9-bit register for signal <memadr_13>.
    Found 10-bit register for signal <ethphy_eth_counter>.
    Found 4-bit register for signal <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data>.
    Found finite state machine <FSM_0> for signal <liteethmaccrc32checker_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <liteethmacpreambleinserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <liteethmaccrc32inserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <netsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <netsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <liteethphygmiimii_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_1796_OUT> created at line 8524.
    Found 2-bit subtractor for signal <ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_1852_OUT> created at line 8659.
    Found 11-bit subtractor for signal <netsoc_crg_por[10]_GND_1_o_sub_1888_OUT> created at line 8716.
    Found 5-bit subtractor for signal <netsoc_netsoc_uart_tx_fifo_level[4]_GND_1_o_sub_1949_OUT> created at line 8910.
    Found 5-bit subtractor for signal <netsoc_netsoc_uart_rx_fifo_level[4]_GND_1_o_sub_1958_OUT> created at line 8925.
    Found 32-bit subtractor for signal <netsoc_netsoc_timer0_value[31]_GND_1_o_sub_1962_OUT> created at line 8944.
    Found 10-bit subtractor for signal <netsoc_sdram_count[9]_GND_1_o_sub_2006_OUT> created at line 9057.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2017_OUT> created at line 9083.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine0_count[2]_GND_1_o_sub_2021_OUT> created at line 9099.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2032_OUT> created at line 9125.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine1_count[2]_GND_1_o_sub_2036_OUT> created at line 9141.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2047_OUT> created at line 9167.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine2_count[2]_GND_1_o_sub_2051_OUT> created at line 9183.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2062_OUT> created at line 9209.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine3_count[2]_GND_1_o_sub_2066_OUT> created at line 9225.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2077_OUT> created at line 9251.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine4_count[2]_GND_1_o_sub_2081_OUT> created at line 9267.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2092_OUT> created at line 9293.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine5_count[2]_GND_1_o_sub_2096_OUT> created at line 9309.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2107_OUT> created at line 9335.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine6_count[2]_GND_1_o_sub_2111_OUT> created at line 9351.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2122_OUT> created at line 9377.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine7_count[2]_GND_1_o_sub_2126_OUT> created at line 9393.
    Found 5-bit subtractor for signal <netsoc_sdram_time0[4]_GND_1_o_sub_2129_OUT> created at line 9403.
    Found 4-bit subtractor for signal <netsoc_sdram_time1[3]_GND_1_o_sub_2132_OUT> created at line 9410.
    Found 2-bit subtractor for signal <ethmac_writer_fifo_level[1]_GND_1_o_sub_2331_OUT> created at line 10051.
    Found 2-bit subtractor for signal <ethmac_reader_fifo_level[1]_GND_1_o_sub_2342_OUT> created at line 10084.
    Found 17-bit subtractor for signal <netsoc_count[16]_GND_1_o_sub_2345_OUT> created at line 10124.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_872_OUT> created at line 6071.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_875_OUT> created at line 6080.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_894_OUT> created at line 6114.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_897_OUT> created at line 6123.
    Found 32-bit adder for signal <ethmac_writer_errors_status[31]_GND_1_o_add_948_OUT> created at line 6370.
    Found 11-bit adder for signal <ethmac_reader_counter[10]_GND_1_o_add_977_OUT> created at line 6401.
    Found 10-bit adder for signal <ethphy_eth_counter[9]_GND_1_o_add_1774_OUT> created at line 8439.
    Found 1-bit adder for signal <ethphy_liteethphygmiimiirx_converter_converter_demux_PWR_1_o_add_1776_OUT<0>> created at line 8459.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_1786_OUT> created at line 8508.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_1790_OUT> created at line 8515.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_1793_OUT> created at line 8520.
    Found 2-bit adder for signal <ethmac_rx_converter_converter_demux[1]_GND_1_o_add_1802_OUT> created at line 8547.
    Found 1-bit adder for signal <ethphy_liteethphygmiimiitx_converter_converter_mux_PWR_1_o_add_1844_OUT<0>> created at line 8636.
    Found 4-bit adder for signal <ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_1845_OUT> created at line 8643.
    Found 3-bit adder for signal <ethmac_preamble_inserter_cnt[2]_GND_1_o_add_1848_OUT> created at line 8651.
    Found 16-bit adder for signal <ethmac_padding_inserter_counter[15]_GND_1_o_add_1856_OUT> created at line 8673.
    Found 2-bit adder for signal <ethmac_tx_converter_converter_mux[1]_GND_1_o_add_1859_OUT> created at line 8690.
    Found 1-bit adder for signal <netsoc_ddrphy_phase_sel_PWR_1_o_add_1893_OUT<0>> created at line 8727.
    Found 1-bit adder for signal <netsoc_ddrphy_phase_half_PWR_1_o_add_1894_OUT<0>> created at line 8729.
    Found 32-bit adder for signal <netsoc_netsoc_ctrl_bus_errors[31]_GND_1_o_add_1904_OUT> created at line 8793.
    Found 2-bit adder for signal <netsoc_netsoc_counter[1]_GND_1_o_add_1911_OUT> created at line 8818.
    Found 4-bit adder for signal <netsoc_netsoc_uart_phy_tx_bitcount[3]_GND_1_o_add_1914_OUT> created at line 8832.
    Found 33-bit adder for signal <n6849> created at line 8848.
    Found 4-bit adder for signal <netsoc_netsoc_uart_phy_rx_bitcount[3]_GND_1_o_add_1926_OUT> created at line 8861.
    Found 33-bit adder for signal <n6854> created at line 8880.
    Found 4-bit adder for signal <netsoc_netsoc_uart_tx_fifo_produce[3]_GND_1_o_add_1942_OUT> created at line 8899.
    Found 4-bit adder for signal <netsoc_netsoc_uart_tx_fifo_consume[3]_GND_1_o_add_1944_OUT> created at line 8902.
    Found 5-bit adder for signal <netsoc_netsoc_uart_tx_fifo_level[4]_GND_1_o_add_1946_OUT> created at line 8906.
    Found 4-bit adder for signal <netsoc_netsoc_uart_rx_fifo_produce[3]_GND_1_o_add_1951_OUT> created at line 8914.
    Found 4-bit adder for signal <netsoc_netsoc_uart_rx_fifo_consume[3]_GND_1_o_add_1953_OUT> created at line 8917.
    Found 5-bit adder for signal <netsoc_netsoc_uart_rx_fifo_level[4]_GND_1_o_add_1955_OUT> created at line 8921.
    Found 7-bit adder for signal <netsoc_dna_cnt[6]_GND_1_o_add_1966_OUT> created at line 8960.
    Found 2-bit adder for signal <netsoc_i1[1]_GND_1_o_add_1973_OUT> created at line 8974.
    Found 8-bit adder for signal <netsoc_counter[7]_GND_1_o_add_1986_OUT> created at line 9000.
    Found 4-bit adder for signal <netsoc_ddrphy_bitslip_cnt[3]_GND_1_o_add_1992_OUT> created at line 9011.
    Found 4-bit adder for signal <netsoc_sdram_counter[3]_GND_1_o_add_2001_OUT> created at line 9048.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2010_OUT> created at line 9072.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2012_OUT> created at line 9075.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_2014_OUT> created at line 9079.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2025_OUT> created at line 9114.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2027_OUT> created at line 9117.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_2029_OUT> created at line 9121.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2040_OUT> created at line 9156.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2042_OUT> created at line 9159.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_2044_OUT> created at line 9163.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2055_OUT> created at line 9198.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2057_OUT> created at line 9201.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_2059_OUT> created at line 9205.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2070_OUT> created at line 9240.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2072_OUT> created at line 9243.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_2074_OUT> created at line 9247.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2085_OUT> created at line 9282.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2087_OUT> created at line 9285.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_2089_OUT> created at line 9289.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2100_OUT> created at line 9324.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2102_OUT> created at line 9327.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_2104_OUT> created at line 9331.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2115_OUT> created at line 9366.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2117_OUT> created at line 9369.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_2119_OUT> created at line 9373.
    Found 1-bit adder for signal <netsoc_sdram_twtrcon_count_GND_1_o_add_2250_OUT<0>> created at line 9907.
    Found 25-bit adder for signal <n6928> created at line 9919.
    Found 24-bit adder for signal <netsoc_sdram_bandwidth_nreads[23]_GND_1_o_add_2253_OUT> created at line 9928.
    Found 24-bit adder for signal <netsoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_2255_OUT> created at line 9931.
    Found 24-bit adder for signal <ethphy_sys_counter[23]_GND_1_o_add_2313_OUT> created at line 10009.
    Found 9-bit adder for signal <ethphy_counter[8]_GND_1_o_add_2316_OUT> created at line 10015.
    Found 32-bit adder for signal <ethmac_preamble_errors_status[31]_GND_1_o_add_2318_OUT> created at line 10018.
    Found 32-bit adder for signal <ethmac_crc_errors_status[31]_GND_1_o_add_2320_OUT> created at line 10021.
    Found 32-bit adder for signal <ethmac_writer_counter[31]_GND_1_o_add_2322_OUT> created at line 10033.
    Found 1-bit adder for signal <ethmac_writer_slot_PWR_1_o_add_2325_OUT<0>> created at line 10037.
    Found 1-bit adder for signal <ethmac_writer_fifo_produce_PWR_1_o_add_2326_OUT<0>> created at line 10040.
    Found 1-bit adder for signal <ethmac_writer_fifo_consume_PWR_1_o_add_2327_OUT<0>> created at line 10043.
    Found 2-bit adder for signal <ethmac_writer_fifo_level[1]_GND_1_o_add_2328_OUT> created at line 10047.
    Found 1-bit adder for signal <ethmac_reader_fifo_produce_PWR_1_o_add_2337_OUT<0>> created at line 10073.
    Found 1-bit adder for signal <ethmac_reader_fifo_consume_PWR_1_o_add_2338_OUT<0>> created at line 10076.
    Found 2-bit adder for signal <ethmac_reader_fifo_level[1]_GND_1_o_add_2339_OUT> created at line 10080.
    Found 8x8-bit Read Only RAM for signal <ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_779_OUT>
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 1-bit 3-to-1 multiplexer for signal <netsoc_interface_ack> created at line 5235.
    Found 8-bit 4-to-1 multiplexer for signal <ethmac_crc32_inserter_cnt[1]_ethmac_crc32_inserter_value[7]_wide_mux_801_OUT> created at line 5719.
    Found 10-bit 4-to-1 multiplexer for signal <ethmac_tx_converter_converter_source_payload_data> created at line 5989.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed0> created at line 7246.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed1> created at line 7275.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed3> created at line 7333.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed4> created at line 7362.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed0> created at line 7420.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed1> created at line 7449.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed2> created at line 7478.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed6> created at line 7507.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed7> created at line 7536.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed9> created at line 7594.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed10> created at line 7623.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed3> created at line 7681.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed4> created at line 7710.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed5> created at line 7739.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 8189.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 8206.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 8223.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 8240.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 8257.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 8274.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 8291.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 8308.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 8325.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 8342.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 8359.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 8376.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 8393.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed20> created at line 8410.
    Found 40-bit 4-to-1 multiplexer for signal <ethmac_rx_converter_converter_demux[1]_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_1805_OUT> created at line 8565.
    Found 8-bit 12-to-1 multiplexer for signal <netsoc_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_2347_OUT> created at line 10131.
    Found 8-bit 31-to-1 multiplexer for signal <netsoc_interface1_bank_bus_adr[4]_GND_1_o_wide_mux_2349_OUT> created at line 10176.
    Found 8-bit 4-to-1 multiplexer for signal <netsoc_interface2_bank_bus_adr[1]_GND_1_o_wide_mux_2351_OUT> created at line 10290.
    Found 8-bit 4-to-1 multiplexer for signal <netsoc_interface5_bank_bus_adr[1]_GND_1_o_wide_mux_2363_OUT> created at line 10623.
    Found 8-bit 21-to-1 multiplexer for signal <netsoc_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2366_OUT> created at line 10645.
    Found 8-bit 7-to-1 multiplexer for signal <netsoc_interface7_bank_bus_adr[2]_GND_1_o_wide_mux_2368_OUT> created at line 10735.
    Found 8-bit 4-to-1 multiplexer for signal <netsoc_interface8_bank_bus_adr[1]_netsoc_csrbank8_tuning_word0_w[7]_wide_mux_2371_OUT> created at line 10762.
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 11364
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 11364
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 11364
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 11364
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 12590
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine0_hit> created at line 3514
    Found 13-bit comparator not equal for signal <n0273> created at line 3528
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine1_hit> created at line 3675
    Found 13-bit comparator not equal for signal <n0371> created at line 3689
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine2_hit> created at line 3836
    Found 13-bit comparator not equal for signal <n0464> created at line 3850
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine3_hit> created at line 3997
    Found 13-bit comparator not equal for signal <n0557> created at line 4011
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine4_hit> created at line 4158
    Found 13-bit comparator not equal for signal <n0650> created at line 4172
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine5_hit> created at line 4319
    Found 13-bit comparator not equal for signal <n0743> created at line 4333
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine6_hit> created at line 4480
    Found 13-bit comparator not equal for signal <n0836> created at line 4494
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine7_hit> created at line 4641
    Found 13-bit comparator not equal for signal <n0929> created at line 4655
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine0_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_481_o> created at line 4867
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine0_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_482_o> created at line 4867
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine1_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_483_o> created at line 4868
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine1_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_484_o> created at line 4868
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine2_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_485_o> created at line 4869
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine2_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_486_o> created at line 4869
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine3_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_487_o> created at line 4870
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine3_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_488_o> created at line 4870
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine4_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_489_o> created at line 4871
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine4_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_490_o> created at line 4871
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine5_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_491_o> created at line 4872
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine5_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_492_o> created at line 4872
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine6_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_493_o> created at line 4873
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine6_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_494_o> created at line 4873
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine7_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_495_o> created at line 4874
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine7_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_496_o> created at line 4874
    Found 21-bit comparator equal for signal <netsoc_tag_do_tag[20]_GND_1_o_equal_702_o> created at line 5171
    Found 24-bit comparator greater for signal <GND_1_o_ethphy_sys_counter[23]_LessThan_741_o> created at line 5289
    Found 16-bit comparator greater for signal <_n10263> created at line 5882
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[6]_ethmac_tx_cdc_consume_wdomain[6]_equal_865_o> created at line 6061
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[5]_ethmac_tx_cdc_consume_wdomain[5]_equal_866_o> created at line 6061
    Found 5-bit comparator not equal for signal <n2066> created at line 6061
    Found 7-bit comparator not equal for signal <n2069> created at line 6062
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[6]_ethmac_rx_cdc_consume_wdomain[6]_equal_887_o> created at line 6104
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[5]_ethmac_rx_cdc_consume_wdomain[5]_equal_888_o> created at line 6104
    Found 5-bit comparator not equal for signal <n2101> created at line 6104
    Found 7-bit comparator equal for signal <n2104> created at line 6105
    Found 11-bit comparator greater for signal <ethmac_reader_last_INV_235_o> created at line 6401
    Found 11-bit comparator greater for signal <GND_1_o_netsoc_crg_por[10]_LessThan_1769_o> created at line 8427
    Found 1-bit comparator equal for signal <netsoc_ddrphy_phase_half_netsoc_ddrphy_phase_sys_equal_1893_o> created at line 8724
    Found 7-bit comparator greater for signal <netsoc_dna_cnt[6]_PWR_1_o_LessThan_1966_o> created at line 8959
    Found 7-bit comparator greater for signal <netsoc_dna_cnt[6]_GND_1_o_LessThan_2744_o> created at line 11359
    WARNING:Xst:2404 -  FFs/Latches <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data<7:4>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <netsoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
    Summary:
	inferred  39 RAM(s).
	inferred  91 Adder/Subtractor(s).
	inferred 2271 D-type flip-flop(s).
	inferred  48 Comparator(s).
	inferred 654 Multiplexer(s).
	inferred   5 Tristate(s).
	inferred  20 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <mor1kx>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_CPU0 = "CAPPUCCINO"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "ENABLED"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "ENABLED"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "ENABLED"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        OPTION_RESET_PC = 1'b0
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_FPU = "NONE"
        OPTION_SHIFTER = "BARREL"
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_MULTICORE = "NONE"
        FEATURE_TRACEPORT_EXEC = "NONE"
        BUS_IF_TYPE = "WISHBONE32"
        IBUS_WB_TYPE = "B3_REGISTERED_FEEDBACK"
        DBUS_WB_TYPE = "B3_REGISTERED_FEEDBACK"
WARNING:Xst:2898 - Port 'spr_bus_dat_dmmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_immu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_mac_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_pmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_pcu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_dat_fpu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_dmmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_immu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_mac_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_pmu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_pcu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:2898 - Port 'spr_bus_ack_fpu_i', unconnected in block instance 'mor1kx_cpu', is tied to GND.
WARNING:Xst:647 - Input <avm_d_readdata_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_i_readdata_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_d_waitrequest_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_d_readdatavalid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_i_waitrequest_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avm_i_readdatavalid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_addr_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_dat_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_sr_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_we_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx.v" line 521: Output port <spr_bus_stb_o> of the instance <mor1kx_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <avm_d_address_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_byteenable_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_burstcount_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_writedata_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_address_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_byteenable_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_burstcount_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_read_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_d_write_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <avm_i_read_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mor1kx> synthesized.

Synthesizing Unit <mor1kx_bus_if_wb32>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v".
        BUS_IF_TYPE = "B3_REGISTERED_FEEDBACK"
        BURST_LENGTH = 4
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wbm_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mor1kx_bus_if_wb32> synthesized.

Synthesizing Unit <mor1kx_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_CPU = "CAPPUCCINO"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "ENABLED"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "ENABLED"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "ENABLED"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        OPTION_RESET_PC = 1'b0
        OPTION_TCM_FETCHER = "DISABLED"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        OPTION_SHIFTER = "BARREL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_MSYNC = "ENABLED"
        FEATURE_PSYNC = "NONE"
        FEATURE_CSYNC = "NONE"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_FPU = "NONE"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_MULTICORE = "NONE"
        FEATURE_TRACEPORT_EXEC = "NONE"
WARNING:Xst:647 - Input <spr_bus_dat_dmmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_immu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_dmmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_immu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mor1kx_cpu> synthesized.

Synthesizing Unit <mor1kx_cpu_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "ENABLED"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "ENABLED"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "ENABLED"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        OPTION_RESET_PC = 1'b0
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        OPTION_SHIFTER = "BARREL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_MSYNC = "ENABLED"
        FEATURE_PSYNC = "NONE"
        FEATURE_CSYNC = "NONE"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_FPU = "NONE"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_MULTICORE = "NONE"
        FEATURE_TRACEPORT_EXEC = "NONE"
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" line 626: Output port <execute_opc_insn_o> of the instance <mor1kx_decode_execute_cappuccino> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v" line 1374: Output port <ctrl_bubble_o> of the instance <mor1kx_ctrl_cappuccino> is unconnected or connected to loadless signal.
    WARNING:Xst:2404 -  FFs/Latches <traceport_exec_insn_o<31:0>> (without init value) have a constant value of 0 in block <mor1kx_cpu_cappuccino>.
    WARNING:Xst:2404 -  FFs/Latches <traceport_exec_pc_o<31:0>> (without init value) have a constant value of 0 in block <mor1kx_cpu_cappuccino>.
    WARNING:Xst:2404 -  FFs/Latches <traceport_exec_valid_o<0:0>> (without init value) have a constant value of 0 in block <mor1kx_cpu_cappuccino>.
    Summary:
	no macro.
Unit <mor1kx_cpu_cappuccino> synthesized.

Synthesizing Unit <mor1kx_fetch_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 1'b0
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
        FEATURE_IMMU = "ENABLED"
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
    Found 1-bit register for signal <fetching_brcond>.
    Found 1-bit register for signal <fetching_mispredicted_branch>.
    Found 1-bit register for signal <ctrl_branch_exception_r>.
    Found 32-bit register for signal <pc_fetch>.
    Found 1-bit register for signal <fetch_exception_taken_o>.
    Found 1-bit register for signal <fetch_valid_o>.
    Found 32-bit register for signal <decode_insn_o>.
    Found 32-bit register for signal <pc_decode_o>.
    Found 1-bit register for signal <decode_except_ibus_err_o>.
    Found 1-bit register for signal <decode_except_itlb_miss_o>.
    Found 1-bit register for signal <decode_except_ipagefault_o>.
    Found 1-bit register for signal <nop_ack>.
    Found 1-bit register for signal <imem_err>.
    Found 1-bit register for signal <ibus_ack>.
    Found 1-bit register for signal <exception_while_tlb_reload>.
    Found 1-bit register for signal <tlb_reload_ack>.
    Found 1-bit register for signal <ibus_req>.
    Found 32-bit register for signal <ibus_adr>.
    Found 3-bit register for signal <state>.
    Found 32-bit register for signal <ibus_dat>.
    Found 32-bit register for signal <tlb_reload_data>.
    Found 1-bit register for signal <ic_enable_r>.
    Found 1-bit register for signal <flush>.
    Found finite state machine <FSM_20> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 24                                             |
    | Inputs             | 15                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <pc_fetch[31]_GND_7_o_add_6_OUT> created at line 241.
    Found 4-bit adder for signal <next_ibus_adr<3:0>> created at line 371.
    Found 1-bit 4-to-1 multiplexer for signal <_n0375> created at line 384.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 208 D-type flip-flop(s).
	inferred  26 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_fetch_cappuccino> synthesized.

Synthesizing Unit <mor1kx_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_icache.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        OPTION_ICACHE_LIMIT_WIDTH = 5'b11111
WARNING:Xst:647 - Input <cpu_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wradr_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <spr_bus_dat_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <spr_bus_ack_o>.
    Found 4-bit register for signal <state>.
    Found 4-bit register for signal <refill_valid>.
    Found 8-bit register for signal <invalidate_adr>.
    Found 4-bit register for signal <refill_valid_r>.
    Found finite state machine <FSM_21> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 38                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <n0107> created at line 230.
    Found 1-bit 4-to-1 multiplexer for signal <refill_done> created at line 233.
    Found 1-bit 4-to-1 multiplexer for signal <cpu_adr_match_i[3]_refill_valid_r[3]_Mux_16_o> created at line 234.
    Found 19-bit comparator equal for signal <check_way_match> created at line 203
    Found 27-bit comparator equal for signal <cpu_adr_match_i[30]_wradr_i[30]_equal_18_o> created at line 235
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_icache> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 32'b00000000000000000000000000001010
        DATA_WIDTH = 32
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 0
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_1> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 4'b1000
        DATA_WIDTH = 32'b00000000000000000000000000010100
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 0
    Found 256x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 20-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  20 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_2> synthesized.

Synthesizing Unit <mor1kx_immu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_immu.v".
        FEATURE_IMMU_HW_TLB_RELOAD = "NONE"
        OPTION_OPERAND_WIDTH = 32
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
WARNING:Xst:647 - Input <virt_addr_i<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <virt_addr_i<23:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <virt_addr_i<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_addr_i<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_pagefault_clear_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <spr_bus_ack_r>.
    Found 32-bit register for signal <spr_bus_dat_r>.
    Found 1-bit register for signal <itlb_match_spr_cs_r>.
    Found 1-bit register for signal <itlb_trans_spr_cs_r>.
    Found 1-bit register for signal <spr_way_idx_r<0>>.
    Found 1-bit register for signal <spr_bus_ack>.
    Found 19-bit comparator equal for signal <itlb_match_dout[0][31]_virt_addr_match_i[31]_equal_9_o> created at line 136
    Found 8-bit comparator equal for signal <itlb_match_huge_dout[0][31]_virt_addr_match_i[31]_equal_10_o> created at line 139
    WARNING:Xst:2404 -  FFs/Latches <immucr<1:32>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_req_o<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_addr_o<31:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_huge<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_pagefault<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <itlb_trans_reload_we<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <itlb_trans_reload_din<31:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <itlb_match_reload_we<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <itlb_match_reload_din<31:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    WARNING:Xst:2404 -  FFs/Latches <immucr_spr_cs_r<0:0>> (without init value) have a constant value of 0 in block <mor1kx_immu>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  55 Multiplexer(s).
Unit <mor1kx_immu> synthesized.

Synthesizing Unit <mor1kx_true_dpram_sclk>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_true_dpram_sclk.v".
        ADDR_WIDTH = 6
        DATA_WIDTH = 32
    Found 64x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <rdata_b>.
    Found 32-bit register for signal <rdata_a>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mor1kx_true_dpram_sclk> synthesized.

Synthesizing Unit <mor1kx_decode>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 1'b0
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_MAC = "NONE"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_ATOMIC = "ENABLED"
        FEATURE_MSYNC = "ENABLED"
        FEATURE_PSYNC = "NONE"
        FEATURE_CSYNC = "NONE"
        FEATURE_FPU = "NONE"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator greater for signal <decode_op_jbr_o> created at line 212
    Summary:
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <mor1kx_decode> synthesized.

Synthesizing Unit <mor1kx_decode_execute_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 1'b0
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_DELAY_SLOT = "ENABLED"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_FPU = "NONE"
        FEATURE_INBUILT_CHECKERS = "ENABLED"
WARNING:Xst:647 - Input <decode_op_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_op_mul_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <execute_op_add_o>.
    Found 1-bit register for signal <execute_op_mul_o>.
    Found 1-bit register for signal <execute_op_mul_signed_o>.
    Found 1-bit register for signal <execute_op_mul_unsigned_o>.
    Found 1-bit register for signal <execute_op_div_o>.
    Found 1-bit register for signal <execute_op_div_signed_o>.
    Found 1-bit register for signal <execute_op_div_unsigned_o>.
    Found 1-bit register for signal <execute_op_shift_o>.
    Found 1-bit register for signal <execute_op_ffl1_o>.
    Found 1-bit register for signal <execute_op_movhi_o>.
    Found 1-bit register for signal <execute_op_msync_o>.
    Found 1-bit register for signal <execute_op_mfspr_o>.
    Found 1-bit register for signal <execute_op_mtspr_o>.
    Found 1-bit register for signal <execute_op_lsu_load_o>.
    Found 1-bit register for signal <execute_op_lsu_store_o>.
    Found 1-bit register for signal <execute_op_lsu_atomic_o>.
    Found 1-bit register for signal <execute_op_setflag_o>.
    Found 1-bit register for signal <execute_op_jbr_o>.
    Found 1-bit register for signal <execute_op_jr_o>.
    Found 1-bit register for signal <execute_op_jal_o>.
    Found 1-bit register for signal <execute_op_brcond_o>.
    Found 1-bit register for signal <execute_op_branch_o>.
    Found 1-bit register for signal <execute_op_rfe_o>.
    Found 1-bit register for signal <execute_rf_wb_o>.
    Found 5-bit register for signal <execute_rfd_adr_o>.
    Found 2-bit register for signal <execute_lsu_length_o>.
    Found 1-bit register for signal <execute_lsu_zext_o>.
    Found 16-bit register for signal <execute_imm16_o>.
    Found 32-bit register for signal <execute_immediate_o>.
    Found 1-bit register for signal <execute_immediate_sel_o>.
    Found 10-bit register for signal <execute_immjbr_upper_o>.
    Found 4-bit register for signal <execute_opc_alu_o>.
    Found 4-bit register for signal <execute_opc_alu_secondary_o>.
    Found 6-bit register for signal <execute_opc_insn_o>.
    Found 1-bit register for signal <execute_adder_do_sub_o>.
    Found 1-bit register for signal <execute_adder_do_carry_o>.
    Found 1-bit register for signal <execute_except_syscall_o>.
    Found 1-bit register for signal <execute_except_trap_o>.
    Found 1-bit register for signal <execute_except_illegal_o>.
    Found 1-bit register for signal <execute_except_ibus_err_o>.
    Found 1-bit register for signal <execute_except_itlb_miss_o>.
    Found 1-bit register for signal <execute_except_ipagefault_o>.
    Found 1-bit register for signal <execute_except_ibus_align_o>.
    Found 1-bit register for signal <decode_valid_o>.
    Found 32-bit register for signal <pc_execute_o>.
    Found 32-bit register for signal <execute_mispredict_target_o>.
    Found 1-bit register for signal <execute_predicted_flag_o>.
    Found 32-bit register for signal <execute_jal_result_o>.
    Found 1-bit register for signal <execute_bubble_o>.
    Found 1-bit register for signal <execute_op_alu_o>.
    Found 32-bit adder for signal <branch_to_imm_target> created at line 486.
    Found 32-bit adder for signal <next_pc_after_branch_insn> created at line 511.
    Found 5-bit comparator equal for signal <decode_rfa_adr_i[4]_ctrl_rfd_adr_i[4]_equal_42_o> created at line 477
    Found 5-bit comparator equal for signal <decode_rfb_adr_i[4]_ctrl_rfd_adr_i[4]_equal_43_o> created at line 478
    Found 1-bit comparator equal for signal <decode_opc_insn_i[2]_predicted_flag_i_equal_45_o> created at line 484
    Found 5-bit comparator equal for signal <decode_rfa_adr_i[4]_execute_rfd_adr_o[4]_equal_60_o> created at line 551
    Found 5-bit comparator equal for signal <decode_rfb_adr_i[4]_execute_rfd_adr_o[4]_equal_61_o> created at line 552
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  58 Multiplexer(s).
Unit <mor1kx_decode_execute_cappuccino> synthesized.

Synthesizing Unit <mor1kx_branch_prediction>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v".
        OPTION_OPERAND_WIDTH = 32
WARNING:Xst:647 - Input <immjbr_upper_i<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit comparator not equal for signal <n0000> created at line 45
    Summary:
	inferred   1 Comparator(s).
Unit <mor1kx_branch_prediction> synthesized.

Synthesizing Unit <mor1kx_execute_alu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v".
        OPTION_OPERAND_WIDTH = 32
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_CARRY_FLAG = "ENABLED"
        FEATURE_MULTIPLIER = "THREESTAGE"
        FEATURE_DIVIDER = "SERIAL"
        FEATURE_ADDC = "ENABLED"
        FEATURE_SRA = "ENABLED"
        FEATURE_ROR = "NONE"
        FEATURE_EXT = "NONE"
        FEATURE_CMOV = "ENABLED"
        FEATURE_FFL1 = "ENABLED"
        FEATURE_CUST1 = "NONE"
        FEATURE_CUST2 = "NONE"
        FEATURE_CUST3 = "NONE"
        FEATURE_CUST4 = "NONE"
        FEATURE_CUST5 = "NONE"
        FEATURE_CUST6 = "NONE"
        FEATURE_CUST7 = "NONE"
        FEATURE_CUST8 = "NONE"
        FEATURE_FPU = "NONE"
        OPTION_SHIFTER = "BARREL"
        CALCULATE_BRANCH_DEST = "FALSE"
WARNING:Xst:647 - Input <imm16_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_immediate_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fpu_round_mode_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <immjbr_upper_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pc_execute_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_rfa_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_rfb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_decode_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_execute_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_ctrl_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipeline_flush_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_immediate_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decode_op_mul_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_jbr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_jr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <threestagemultiply.mul_opb>.
    Found 32-bit register for signal <threestagemultiply.mul_result1>.
    Found 32-bit register for signal <threestagemultiply.mul_result2>.
    Found 3-bit register for signal <threestagemultiply.mul_valid_shr>.
    Found 1-bit register for signal <div_done>.
    Found 6-bit register for signal <div_count>.
    Found 32-bit register for signal <div_n>.
    Found 32-bit register for signal <div_d>.
    Found 32-bit register for signal <div_r>.
    Found 1-bit register for signal <div_neg>.
    Found 1-bit register for signal <div_by_zero_r>.
    Found 32-bit register for signal <threestagemultiply.mul_opa>.
    Found 33-bit subtractor for signal <div_sub> created at line 416.
    Found 33-bit adder for signal <n0428> created at line 203.
    Found 33-bit adder for signal <n0282> created at line 203.
    Found 32-bit adder for signal <rfa_i[31]_GND_16_o_add_38_OUT> created at line 451.
    Found 32-bit adder for signal <rfb_i[31]_GND_16_o_add_41_OUT> created at line 454.
    Found 32-bit adder for signal <div_n[31]_GND_16_o_add_55_OUT> created at line 469.
    Found 6-bit subtractor for signal <GND_16_o_GND_16_o_sub_30_OUT<5:0>> created at line 430.
    Found 32x32-bit multiplier for signal <n0310> created at line 236.
    Found 64-bit shifter logical right for signal <n0303> created at line 640
    Found 1-bit 13-to-1 multiplexer for signal <flag_set> created at line 714.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<0>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<1>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<2>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<3>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<4>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<5>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<6>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<7>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<8>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<9>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<10>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<11>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<12>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<13>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<14>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<15>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<16>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<17>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<18>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<19>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<20>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<21>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<22>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<23>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<24>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<25>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<26>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<27>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<28>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<29>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<30>> created at line 766.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result<31>> created at line 766.
    Found 1-bit comparator equal for signal <a[31]_b_mux[31]_equal_10_o> created at line 210
    Found 1-bit comparator equal for signal <a[31]_b[31]_equal_25_o> created at line 391
    Found 32-bit comparator equal for signal <a_eq_b> created at line 599
    Found 1-bit comparator equal for signal <adder_result_sign_adder_signed_overflow_equal_127_o> created at line 601
    Summary:
	inferred   1 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred 236 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred 120 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <mor1kx_execute_alu> synthesized.

Synthesizing Unit <mor1kx_lsu_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v".
        FEATURE_DATACACHE = "ENABLED"
        OPTION_OPERAND_WIDTH = 32
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
        FEATURE_DMMU = "ENABLED"
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_STORE_BUFFER = "ENABLED"
        OPTION_STORE_BUFFER_DEPTH_WIDTH = 8
        FEATURE_ATOMIC = "ENABLED"
WARNING:Xst:647 - Input <decode_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snoop_en_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v" line 730: Output port <cpu_err_o> of the instance <dcache_gen.mor1kx_dcache> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <except_dbus>.
    Found 1-bit register for signal <store_buffer_err_o>.
    Found 1-bit register for signal <dc_refill_r>.
    Found 1-bit register for signal <dbus_err>.
    Found 1-bit register for signal <dbus_ack>.
    Found 1-bit register for signal <write_done>.
    Found 1-bit register for signal <tlb_reload_ack>.
    Found 1-bit register for signal <tlb_reload_done>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <dbus_req_o>.
    Found 32-bit register for signal <dbus_adr>.
    Found 32-bit register for signal <tlb_reload_data>.
    Found 1-bit register for signal <dbus_we>.
    Found 4-bit register for signal <dbus_bsel_o>.
    Found 32-bit register for signal <dbus_dat>.
    Found 1-bit register for signal <dbus_atomic>.
    Found 1-bit register for signal <last_write>.
    Found 1-bit register for signal <atomic_reserve>.
    Found 32-bit register for signal <atomic_addr>.
    Found 1-bit register for signal <atomic_gen.atomic_flag_set>.
    Found 1-bit register for signal <atomic_gen.atomic_flag_clear>.
    Found 1-bit register for signal <store_buffer_write_pending>.
    Found 1-bit register for signal <dc_enable_r>.
    Found 1-bit register for signal <access_done>.
    Found finite state machine <FSM_22> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 40                                             |
    | Inputs             | 27                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <next_dbus_adr<3:0>> created at line 389.
    Found 4-bit 3-to-1 multiplexer for signal <dbus_bsel> created at line 290.
    Found 32-bit 4-to-1 multiplexer for signal <dbus_dat_aligned> created at line 316.
    Found 32-bit 4-to-1 multiplexer for signal <_n0550> created at line 117.
    Found 32-bit comparator equal for signal <store_buffer_wadr[31]_atomic_addr[31]_equal_88_o> created at line 537
    Found 32-bit comparator equal for signal <dbus_adr[31]_atomic_addr[31]_equal_94_o> created at line 548
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 150 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  61 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_lsu_cappuccino> synthesized.

Synthesizing Unit <mor1kx_store_buffer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v".
        DEPTH_WIDTH = 8
        OPTION_OPERAND_WIDTH = 32
    Found 9-bit register for signal <read_pointer>.
    Found 9-bit register for signal <write_pointer>.
    Found 9-bit adder for signal <write_pointer[8]_GND_20_o_add_6_OUT> created at line 64.
    Found 9-bit adder for signal <read_pointer[8]_GND_20_o_add_11_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0002> created at line 56
    Found 8-bit comparator equal for signal <write_pointer[7]_read_pointer[7]_equal_4_o> created at line 57
    Found 9-bit comparator equal for signal <empty_o> created at line 58
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <mor1kx_store_buffer> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 8
        DATA_WIDTH = 101
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 1
    Found 256x101-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <bypass_gen.bypass>.
    Found 101-bit register for signal <rdata>.
    Found 101-bit register for signal <bypass_gen.din_r>.
    Found 8-bit comparator equal for signal <waddr[7]_raddr[7]_equal_6_o> created at line 56
    Summary:
	inferred   1 RAM(s).
	inferred 203 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mor1kx_simple_dpram_sclk_3> synthesized.

Synthesizing Unit <mor1kx_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        OPTION_DCACHE_LIMIT_WIDTH = 5'b11111
        OPTION_DCACHE_SNOOP = "NONE"
WARNING:Xst:647 - Input <cpu_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_adr_match_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wradr_i<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snoop_adr_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snoop_adr_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <spr_bus_dat_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <snoop_way_out<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <snoop_way_hit> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cpu_err_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <write_pending>.
    Found 4-bit register for signal <refill_valid_r>.
    Found 8-bit register for signal <invalidate_adr>.
    Found 4-bit register for signal <refill_valid>.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_23> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 53                                             |
    | Inputs             | 17                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <n0210> created at line 285.
    Found 1-bit 4-to-1 multiplexer for signal <refill_done> created at line 288.
    Found 1-bit 4-to-1 multiplexer for signal <cpu_adr_match_i[3]_refill_valid_r[3]_Mux_15_o> created at line 289.
    Found 19-bit comparator equal for signal <check_way_match> created at line 244
    Found 27-bit comparator equal for signal <cpu_adr_match_i[30]_wradr_i[30]_equal_17_o> created at line 290
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  56 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mor1kx_dcache> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 32'b00000000000000000000000000001010
        DATA_WIDTH = 32
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 1
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <bypass_gen.bypass>.
    Found 32-bit register for signal <rdata>.
    Found 32-bit register for signal <bypass_gen.din_r>.
    Found 10-bit comparator equal for signal <waddr[9]_raddr[9]_equal_6_o> created at line 56
    Summary:
	inferred   1 RAM(s).
	inferred  65 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mor1kx_simple_dpram_sclk_4> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_5>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 4'b1000
        DATA_WIDTH = 32'b00000000000000000000000000010100
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 1'b0
    Found 256x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 20-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  20 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_5> synthesized.

Synthesizing Unit <mor1kx_dmmu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_dmmu.v".
        FEATURE_DMMU_HW_TLB_RELOAD = "NONE"
        OPTION_OPERAND_WIDTH = 32
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
WARNING:Xst:647 - Input <virt_addr_i<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <virt_addr_i<23:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <virt_addr_i<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_addr_i<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_reload_pagefault_clear_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <tlb_reload_huge> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <dtlb_match_spr_cs_r>.
    Found 1-bit register for signal <dtlb_trans_spr_cs_r>.
    Found 1-bit register for signal <spr_way_idx_r<0>>.
    Found 1-bit register for signal <spr_bus_ack>.
    Found 19-bit comparator equal for signal <dtlb_match_dout[0][31]_virt_addr_match_i[31]_equal_5_o> created at line 129
    Found 8-bit comparator equal for signal <dtlb_match_huge_dout[0][31]_virt_addr_match_i[31]_equal_6_o> created at line 132
    WARNING:Xst:2404 -  FFs/Latches <dmmucr<1:32>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_req_o<0:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_addr_o<31:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <tlb_reload_pagefault<0:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <dtlb_trans_reload_we<0:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <dtlb_trans_reload_din<31:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <dtlb_match_reload_we<0:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <dtlb_match_reload_din<31:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    WARNING:Xst:2404 -  FFs/Latches <dmmucr_spr_cs_r<0:0>> (without init value) have a constant value of 0 in block <mor1kx_dmmu>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  55 Multiplexer(s).
Unit <mor1kx_dmmu> synthesized.

Synthesizing Unit <mor1kx_wb_mux_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_op_mul>.
    Found 32-bit register for signal <rf_result>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <mor1kx_wb_mux_cappuccino> synthesized.

Synthesizing Unit <mor1kx_rf_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v".
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_CLEAR_ON_INIT = 0
        OPTION_RF_NUM_SHADOW_GPR = 0
        OPTION_RF_ADDR_WIDTH = 5
        OPTION_RF_WORDS = 32
        FEATURE_DEBUGUNIT = "NONE"
        OPTION_OPERAND_WIDTH = 32
WARNING:Xst:647 - Input <spr_bus_addr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_execute_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <padv_ctrl_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <execute_hazard_a>.
    Found 1-bit register for signal <execute_hazard_b>.
    Found 32-bit register for signal <execute_hazard_result_r>.
    Found 1-bit register for signal <ctrl_hazard_a>.
    Found 1-bit register for signal <ctrl_hazard_b>.
    Found 32-bit register for signal <ctrl_hazard_result_r>.
    Found 1-bit register for signal <wb_hazard_a>.
    Found 1-bit register for signal <wb_hazard_b>.
    Found 32-bit register for signal <wb_hazard_result>.
    Found 32-bit register for signal <wb_to_decode_result_a>.
    Found 1-bit register for signal <wb_to_decode_bypass_a>.
    Found 1-bit register for signal <use_last_wb_a>.
    Found 32-bit register for signal <wb_to_decode_result_b>.
    Found 1-bit register for signal <wb_to_decode_bypass_b>.
    Found 1-bit register for signal <use_last_wb_b>.
    Found 32-bit register for signal <execute_rfa>.
    Found 32-bit register for signal <execute_rfb>.
    Found 1-bit register for signal <flushing>.
    Found 5-bit comparator equal for signal <execute_rfd_adr_i[4]_decode_rfa_adr_i[4]_equal_3_o> created at line 123
    Found 5-bit comparator equal for signal <execute_rfd_adr_i[4]_decode_rfb_adr_i[4]_equal_4_o> created at line 125
    Found 5-bit comparator equal for signal <wb_rfd_adr_i[4]_fetch_rfa_adr_i[4]_equal_23_o> created at line 183
    Found 5-bit comparator equal for signal <decode_rfa_adr_i[4]_wb_rfd_adr_i[4]_equal_24_o> created at line 186
    Found 5-bit comparator equal for signal <ctrl_rfd_adr_i[4]_decode_rfa_adr_i[4]_equal_29_o> created at line 194
    Found 5-bit comparator equal for signal <wb_rfd_adr_i[4]_fetch_rfb_adr_i[4]_equal_33_o> created at line 211
    Found 5-bit comparator equal for signal <decode_rfb_adr_i[4]_wb_rfd_adr_i[4]_equal_34_o> created at line 214
    Found 5-bit comparator equal for signal <ctrl_rfd_adr_i[4]_decode_rfb_adr_i[4]_equal_39_o> created at line 222
    Summary:
	inferred 235 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <mor1kx_rf_cappuccino> synthesized.

Synthesizing Unit <mor1kx_simple_dpram_sclk_6>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v".
        ADDR_WIDTH = 5
        DATA_WIDTH = 32
        CLEAR_ON_INIT = 0
        ENABLE_BYPASS = 0
    Found 32x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <mor1kx_simple_dpram_sclk_6> synthesized.

Synthesizing Unit <mor1kx_execute_ctrl_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 1'b0
        OPTION_RF_ADDR_WIDTH = 5
        FEATURE_FPU = "NONE"
        FEATURE_MULTIPLIER = "THREESTAGE"
WARNING:Xst:647 - Input <fpcsr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_mul_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_jr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fpcsr_set_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ctrl_except_itlb_miss_o>.
    Found 1-bit register for signal <ctrl_except_ipagefault_o>.
    Found 1-bit register for signal <ctrl_except_ibus_align_o>.
    Found 1-bit register for signal <ctrl_except_illegal_o>.
    Found 1-bit register for signal <ctrl_except_syscall_o>.
    Found 1-bit register for signal <ctrl_except_trap_o>.
    Found 1-bit register for signal <ctrl_except_dbus_o>.
    Found 1-bit register for signal <ctrl_except_align_o>.
    Found 1-bit register for signal <ctrl_except_dtlb_miss_o>.
    Found 1-bit register for signal <ctrl_except_dpagefault_o>.
    Found 32-bit register for signal <ctrl_alu_result_o>.
    Found 32-bit register for signal <ctrl_lsu_adr_o>.
    Found 32-bit register for signal <ctrl_rfb_o>.
    Found 1-bit register for signal <ctrl_flag_set_o>.
    Found 1-bit register for signal <ctrl_flag_clear_o>.
    Found 1-bit register for signal <ctrl_carry_set_o>.
    Found 1-bit register for signal <ctrl_carry_clear_o>.
    Found 1-bit register for signal <ctrl_overflow_set_o>.
    Found 1-bit register for signal <ctrl_overflow_clear_o>.
    Found 32-bit register for signal <pc_ctrl_o>.
    Found 12-bit register for signal <ctrl_fpcsr_o>.
    Found 1-bit register for signal <ctrl_fpcsr_set_o>.
    Found 1-bit register for signal <ctrl_op_mfspr_o>.
    Found 1-bit register for signal <ctrl_op_mtspr_o>.
    Found 1-bit register for signal <ctrl_op_rfe_o>.
    Found 1-bit register for signal <ctrl_op_msync_o>.
    Found 1-bit register for signal <ctrl_op_lsu_load_o>.
    Found 1-bit register for signal <ctrl_op_lsu_store_o>.
    Found 1-bit register for signal <ctrl_op_lsu_atomic_o>.
    Found 2-bit register for signal <ctrl_lsu_length_o>.
    Found 1-bit register for signal <ctrl_lsu_zext_o>.
    Found 1-bit register for signal <ctrl_rf_wb_o>.
    Found 5-bit register for signal <ctrl_rfd_adr_o>.
    Found 1-bit register for signal <wb_rf_wb_o>.
    Found 5-bit register for signal <wb_rfd_adr_o>.
    Found 1-bit register for signal <ctrl_except_ibus_err_o>.
    WARNING:Xst:2404 -  FFs/Latches <ctrl_op_mul_o<0:0>> (without init value) have a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
Unit <mor1kx_execute_ctrl_cappuccino> synthesized.

Synthesizing Unit <mor1kx_ctrl_cappuccino>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v".
        OPTION_OPERAND_WIDTH = 32
        OPTION_RESET_PC = 1'b0
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        FEATURE_DMMU = "ENABLED"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        FEATURE_IMMU = "ENABLED"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_TIMER = "ENABLED"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_PMU = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_FPU = "NONE"
        FEATURE_MULTICORE = "NONE"
        FEATURE_PIC = "ENABLED"
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
        FEATURE_DSX = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_NUM_SHADOW_GPR = 0
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_CARRY_FLAG = "ENABLED"
        SPR_SR_WIDTH = 16
        SPR_SR_RESET_VALUE = 16'b1000000000000001
WARNING:Xst:647 - Input <ctrl_alu_result_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_fpcsr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_mac_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_pmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_pcu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_dat_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <multicore_coreid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <multicore_numcores_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_fpcsr_set_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <du_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <du_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_mac_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_pmu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_pcu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spr_bus_ack_fpu_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" line 1038: Output port <spr_picmr_o> of the instance <pic.mor1kx_pic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v" line 1082: Output port <spr_ttcr_o> of the instance <tt.mor1kx_ticktimer> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pstep<2:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stepped_into_exception> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stepped_into_rfe> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stall_on_trap> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <exception_pc_addr>.
    Found 1-bit register for signal <padv_ctrl>.
    Found 1-bit register for signal <execute_waiting_r>.
    Found 1-bit register for signal <decode_execute_halt>.
    Found 1-bit register for signal <exception_r>.
    Found 1-bit register for signal <exception_taken>.
    Found 32-bit register for signal <last_branch_insn_pc>.
    Found 1-bit register for signal <waiting_for_fetch>.
    Found 1-bit register for signal <doing_rfe_r>.
    Found 12-bit register for signal <spr_fpcsr>.
    Found 1-bit register for signal <spr_sr<14>>.
    Found 1-bit register for signal <spr_sr<13>>.
    Found 1-bit register for signal <spr_sr<12>>.
    Found 1-bit register for signal <spr_sr<11>>.
    Found 1-bit register for signal <spr_sr<10>>.
    Found 1-bit register for signal <spr_sr<9>>.
    Found 1-bit register for signal <spr_sr<8>>.
    Found 1-bit register for signal <spr_sr<7>>.
    Found 1-bit register for signal <spr_sr<6>>.
    Found 1-bit register for signal <spr_sr<5>>.
    Found 1-bit register for signal <spr_sr<4>>.
    Found 1-bit register for signal <spr_sr<3>>.
    Found 1-bit register for signal <spr_sr<2>>.
    Found 1-bit register for signal <spr_sr<1>>.
    Found 1-bit register for signal <spr_sr<0>>.
    Found 16-bit register for signal <spr_esr>.
    Found 1-bit register for signal <ctrl_bubble_o>.
    Found 32-bit register for signal <spr_epcr>.
    Found 32-bit register for signal <spr_eear>.
    Found 32-bit register for signal <spr_ppc>.
    Found 32-bit register for signal <spr_npc>.
    Found 32-bit register for signal <spr_evbar>.
    Found 1-bit register for signal <execute_delay_slot>.
    Found 1-bit register for signal <ctrl_delay_slot>.
    Found 1-bit register for signal <ctrl_stage_exceptions>.
    Found 32-bit subtractor for signal <pc_ctrl_i[31]_GND_30_o_sub_3_OUT> created at line 365.
    Found 32-bit adder for signal <pc_ctrl_i[31]_spr_epcr[31]_mux_100_OUT> created at line 770.
    WARNING:Xst:2404 -  FFs/Latches <du_npc_written<0:0>> (without init value) have a constant value of 0 in block <mor1kx_ctrl_cappuccino>.
    WARNING:Xst:2404 -  FFs/Latches <cpu_stall<0:0>> (without init value) have a constant value of 0 in block <mor1kx_ctrl_cappuccino>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 278 D-type flip-flop(s).
	inferred  41 Multiplexer(s).
Unit <mor1kx_ctrl_cappuccino> synthesized.

Synthesizing Unit <mor1kx_cfgrs>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v".
        FEATURE_SYSCALL = "ENABLED"
        FEATURE_TRAP = "ENABLED"
        FEATURE_RANGE = "ENABLED"
        FEATURE_DATACACHE = "ENABLED"
        OPTION_DCACHE_BLOCK_WIDTH = 3'b100
        OPTION_DCACHE_SET_WIDTH = 4'b1000
        OPTION_DCACHE_WAYS = 1'b1
        FEATURE_DMMU = "ENABLED"
        OPTION_DMMU_SET_WIDTH = 6
        OPTION_DMMU_WAYS = 1
        FEATURE_INSTRUCTIONCACHE = "ENABLED"
        OPTION_ICACHE_BLOCK_WIDTH = 3'b100
        OPTION_ICACHE_SET_WIDTH = 4'b1000
        OPTION_ICACHE_WAYS = 1'b1
        FEATURE_IMMU = "ENABLED"
        OPTION_IMMU_SET_WIDTH = 6
        OPTION_IMMU_WAYS = 1
        FEATURE_PIC = "ENABLED"
        FEATURE_TIMER = "ENABLED"
        FEATURE_DEBUGUNIT = "NONE"
        FEATURE_PERFCOUNTERS = "NONE"
        FEATURE_PMU = "NONE"
        FEATURE_MAC = "NONE"
        FEATURE_FPU = "NONE"
        OPTION_PIC_TRIGGER = "LEVEL"
        FEATURE_DSX = "ENABLED"
        FEATURE_FASTCONTEXTS = "NONE"
        OPTION_RF_NUM_SHADOW_GPR = 0
        FEATURE_OVERFLOW = "ENABLED"
        FEATURE_DELAYSLOT = "ENABLED"
        FEATURE_EVBAR = "ENABLED"
        FEATURE_AECSR = "NONE"
WARNING:Xst:653 - Signal <spr_dmmucfgr<14:12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <spr_immucfgr<14:12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mor1kx_cfgrs> synthesized.

Synthesizing Unit <mor1kx_pic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_pic.v".
        OPTION_PIC_TRIGGER = "LEVEL"
        OPTION_PIC_NMI_WIDTH = 0
WARNING:Xst:647 - Input <spr_addr_i<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <spr_picmr>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mor1kx_pic> synthesized.

Synthesizing Unit <mor1kx_ticktimer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/mor1kx/verilog/rtl/verilog/mor1kx_ticktimer.v".
WARNING:Xst:647 - Input <spr_addr_i<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <spr_ttmr<30>>.
    Found 1-bit register for signal <spr_ttmr<29>>.
    Found 1-bit register for signal <spr_ttmr<28>>.
    Found 1-bit register for signal <spr_ttmr<27>>.
    Found 1-bit register for signal <spr_ttmr<26>>.
    Found 1-bit register for signal <spr_ttmr<25>>.
    Found 1-bit register for signal <spr_ttmr<24>>.
    Found 1-bit register for signal <spr_ttmr<23>>.
    Found 1-bit register for signal <spr_ttmr<22>>.
    Found 1-bit register for signal <spr_ttmr<21>>.
    Found 1-bit register for signal <spr_ttmr<20>>.
    Found 1-bit register for signal <spr_ttmr<19>>.
    Found 1-bit register for signal <spr_ttmr<18>>.
    Found 1-bit register for signal <spr_ttmr<17>>.
    Found 1-bit register for signal <spr_ttmr<16>>.
    Found 1-bit register for signal <spr_ttmr<15>>.
    Found 1-bit register for signal <spr_ttmr<14>>.
    Found 1-bit register for signal <spr_ttmr<13>>.
    Found 1-bit register for signal <spr_ttmr<12>>.
    Found 1-bit register for signal <spr_ttmr<11>>.
    Found 1-bit register for signal <spr_ttmr<10>>.
    Found 1-bit register for signal <spr_ttmr<9>>.
    Found 1-bit register for signal <spr_ttmr<8>>.
    Found 1-bit register for signal <spr_ttmr<7>>.
    Found 1-bit register for signal <spr_ttmr<6>>.
    Found 1-bit register for signal <spr_ttmr<5>>.
    Found 1-bit register for signal <spr_ttmr<4>>.
    Found 1-bit register for signal <spr_ttmr<3>>.
    Found 1-bit register for signal <spr_ttmr<2>>.
    Found 1-bit register for signal <spr_ttmr<1>>.
    Found 1-bit register for signal <spr_ttmr<0>>.
    Found 32-bit register for signal <spr_ttcr>.
    Found 1-bit register for signal <spr_ttmr<31>>.
    Found 32-bit adder for signal <spr_ttcr[31]_GND_33_o_add_14_OUT> created at line 88.
    Found 28-bit comparator equal for signal <ttcr_match> created at line 60
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <mor1kx_ticktimer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 50
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 2
 1024x64-bit dual-port RAM                             : 1
 16384x32-bit single-port Read Only RAM                : 1
 16x10-bit dual-port RAM                               : 2
 256x101-bit dual-port RAM                             : 1
 256x20-bit dual-port RAM                              : 2
 2x14-bit dual-port RAM                                : 1
 2x35-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 382x32-bit dual-port RAM                              : 2
 382x8-bit dual-port RAM                               : 16
 5x12-bit dual-port RAM                                : 1
 64x32-bit dual-port RAM                               : 4
 64x42-bit dual-port RAM                               : 2
 7x8-bit single-port Read Only RAM                     : 1
 8192x32-bit dual-port RAM                             : 1
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 110
 1-bit adder                                           : 10
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 17-bit subtractor                                     : 1
 2-bit adder                                           : 4
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 1
 24-bit adder                                          : 3
 25-bit adder                                          : 1
 3-bit adder                                           : 19
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 8
 32-bit adder                                          : 13
 32-bit subtractor                                     : 2
 33-bit adder                                          : 4
 33-bit subtractor                                     : 1
 4-bit adder                                           : 13
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 5
 8-bit adder                                           : 1
 9-bit adder                                           : 3
# Registers                                            : 658
 1-bit register                                        : 371
 10-bit register                                       : 4
 101-bit register                                      : 2
 11-bit register                                       : 2
 12-bit register                                       : 2
 13-bit register                                       : 15
 14-bit register                                       : 2
 16-bit register                                       : 3
 17-bit register                                       : 1
 2-bit register                                        : 14
 20-bit register                                       : 2
 21-bit register                                       : 8
 24-bit register                                       : 7
 25-bit register                                       : 1
 28-bit register                                       : 1
 3-bit register                                        : 38
 32-bit register                                       : 73
 4-bit register                                        : 33
 40-bit register                                       : 1
 5-bit register                                        : 7
 57-bit register                                       : 1
 6-bit register                                        : 7
 7-bit register                                        : 17
 8-bit register                                        : 41
 9-bit register                                        : 5
# Comparators                                          : 83
 1-bit comparator equal                                : 25
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 1
 11-bit comparator greater                             : 2
 13-bit comparator equal                               : 8
 13-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 19-bit comparator equal                               : 4
 21-bit comparator equal                               : 1
 24-bit comparator greater                             : 1
 27-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 32-bit comparator equal                               : 3
 5-bit comparator equal                                : 12
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 4
 9-bit comparator equal                                : 1
# Multiplexers                                         : 1220
 1-bit 13-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 774
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 47
 1-bit 8-to-1 multiplexer                              : 12
 10-bit 2-to-1 multiplexer                             : 2
 10-bit 4-to-1 multiplexer                             : 1
 101-bit 2-to-1 multiplexer                            : 1
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 11
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 3
 20-bit 2-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 16
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 204
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 33
 4-bit 3-to-1 multiplexer                              : 1
 40-bit 4-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 8
 64-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 68
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 31-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 4
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 5
 1-bit tristate buffer                                 : 5
# FSMs                                                 : 24
# Xors                                                 : 114
 1-bit xor2                                            : 72
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mor1kx_execute_alu>.
The following registers are absorbed into counter <div_count>: 1 register on signal <div_count>.
	Found pipelined multiplier on signal <n0310>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0310 by adding 5 register level(s).
Unit <mor1kx_execute_alu> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_1> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_2> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_3>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 101-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 101-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <re>            | high     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_3> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_4> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_5>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_5> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_simple_dpram_sclk_6>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <re>            | high     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_simple_dpram_sclk_6> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_store_buffer>.
The following registers are absorbed into counter <read_pointer>: 1 register on signal <read_pointer>.
The following registers are absorbed into counter <write_pointer>: 1 register on signal <write_pointer>.
Unit <mor1kx_store_buffer> synthesized (advanced).

Synthesizing (advanced) Unit <mor1kx_true_dpram_sclk>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <rdata_a> <rdata_b>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we_a>          | high     |
    |     addrA          | connected to signal <addr_a>        |          |
    |     diA            | connected to signal <din_a>         |          |
    |     doA            | connected to signal <rdata_a>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     weB            | connected to signal <we_b>          | high     |
    |     addrB          | connected to signal <addr_b>        |          |
    |     diB            | connected to signal <din_b>         |          |
    |     doB            | connected to signal <rdata_b>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mor1kx_true_dpram_sclk> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <ethmac_writer_counter>: 1 register on signal <ethmac_writer_counter>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <ethphy_eth_counter>: 1 register on signal <ethphy_eth_counter>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <ethphy_liteethphygmiimiirx_converter_converter_demux>: 1 register on signal <ethphy_liteethphygmiimiirx_converter_converter_demux>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_produce>: 1 register on signal <ethmac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_consume>: 1 register on signal <ethmac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_level>: 1 register on signal <ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <ethmac_rx_converter_converter_demux>: 1 register on signal <ethmac_rx_converter_converter_demux>.
The following registers are absorbed into counter <ethmac_tx_gap_inserter_counter>: 1 register on signal <ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into counter <ethmac_preamble_inserter_cnt>: 1 register on signal <ethmac_preamble_inserter_cnt>.
The following registers are absorbed into accumulator <ethmac_crc32_inserter_cnt>: 1 register on signal <ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <ethphy_liteethphygmiimiitx_converter_converter_mux>: 1 register on signal <ethphy_liteethphygmiimiitx_converter_converter_mux>.
The following registers are absorbed into counter <ethmac_padding_inserter_counter>: 1 register on signal <ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <ethmac_tx_converter_converter_mux>: 1 register on signal <ethmac_tx_converter_converter_mux>.
The following registers are absorbed into counter <netsoc_crg_por>: 1 register on signal <netsoc_crg_por>.
The following registers are absorbed into counter <ethmac_writer_fifo_level>: 1 register on signal <ethmac_writer_fifo_level>.
The following registers are absorbed into counter <ethmac_writer_slot>: 1 register on signal <ethmac_writer_slot>.
The following registers are absorbed into counter <netsoc_ddrphy_phase_half>: 1 register on signal <netsoc_ddrphy_phase_half>.
The following registers are absorbed into counter <netsoc_ddrphy_phase_sel>: 1 register on signal <netsoc_ddrphy_phase_sel>.
The following registers are absorbed into counter <netsoc_i1>: 1 register on signal <netsoc_i1>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <netsoc_sdram_count>: 1 register on signal <netsoc_sdram_count>.
The following registers are absorbed into counter <netsoc_netsoc_ctrl_bus_errors>: 1 register on signal <netsoc_netsoc_ctrl_bus_errors>.
The following registers are absorbed into counter <netsoc_netsoc_uart_phy_tx_bitcount>: 1 register on signal <netsoc_netsoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <netsoc_netsoc_counter>: 1 register on signal <netsoc_netsoc_counter>.
The following registers are absorbed into counter <netsoc_netsoc_uart_phy_rx_bitcount>: 1 register on signal <netsoc_netsoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <netsoc_netsoc_uart_tx_fifo_consume>: 1 register on signal <netsoc_netsoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <netsoc_netsoc_uart_tx_fifo_produce>: 1 register on signal <netsoc_netsoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <netsoc_netsoc_uart_tx_fifo_level>: 1 register on signal <netsoc_netsoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <netsoc_netsoc_uart_rx_fifo_consume>: 1 register on signal <netsoc_netsoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <netsoc_netsoc_uart_rx_fifo_produce>: 1 register on signal <netsoc_netsoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <netsoc_netsoc_uart_rx_fifo_level>: 1 register on signal <netsoc_netsoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <netsoc_dna_cnt>: 1 register on signal <netsoc_dna_cnt>.
The following registers are absorbed into counter <netsoc_ddrphy_bitslip_cnt>: 1 register on signal <netsoc_ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <netsoc_sdram_bandwidth_nreads>: 1 register on signal <netsoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <netsoc_sdram_bandwidth_nwrites>: 1 register on signal <netsoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <ethphy_sys_counter>: 1 register on signal <ethphy_sys_counter>.
The following registers are absorbed into counter <ethphy_counter>: 1 register on signal <ethphy_counter>.
The following registers are absorbed into counter <ethmac_crc_errors_status>: 1 register on signal <ethmac_crc_errors_status>.
The following registers are absorbed into counter <ethmac_preamble_errors_status>: 1 register on signal <ethmac_preamble_errors_status>.
The following registers are absorbed into counter <ethmac_writer_fifo_produce>: 1 register on signal <ethmac_writer_fifo_produce>.
The following registers are absorbed into counter <ethmac_writer_fifo_consume>: 1 register on signal <ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <ethmac_reader_fifo_consume>: 1 register on signal <ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <ethmac_reader_fifo_produce>: 1 register on signal <ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <ethmac_reader_fifo_level>: 1 register on signal <ethmac_reader_fifo_level>.
The following registers are absorbed into counter <netsoc_sdram_time0>: 1 register on signal <netsoc_sdram_time0>.
The following registers are absorbed into counter <netsoc_sdram_time1>: 1 register on signal <netsoc_sdram_time1>.
The following registers are absorbed into counter <netsoc_sdram_twtrcon_count>: 1 register on signal <netsoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_count>: 1 register on signal <netsoc_sdram_bankmachine1_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_count>: 1 register on signal <netsoc_sdram_bankmachine0_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_count>: 1 register on signal <netsoc_sdram_bankmachine2_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_count>: 1 register on signal <netsoc_sdram_bankmachine3_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_count>: 1 register on signal <netsoc_sdram_bankmachine4_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_count>: 1 register on signal <netsoc_sdram_bankmachine6_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_count>: 1 register on signal <netsoc_sdram_bankmachine5_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_count>: 1 register on signal <netsoc_sdram_bankmachine7_count>.
The following registers are absorbed into counter <netsoc_count>: 1 register on signal <netsoc_count>.
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_sink_sink_valid_ethmac_writer_ongoing_AND_434_o_0> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <ethmac_sram1_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <ethmac_sram0_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_reader_source_source_last,"00000",ethmac_reader_source_source_payload_last_be,ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_tx_clk>    | rise     |
    |     addrB          | connected to signal <ethmac_tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <ethmac_tx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_rx_converter_converter_source_last,ethmac_rx_converter_converter_source_first,ethmac_rx_converter_converter_source_payload_data<39>,ethmac_rx_converter_converter_source_payload_data<29>,ethmac_rx_converter_converter_source_payload_data<19>,ethmac_rx_converter_converter_source_payload_data<9>,ethmac_rx_converter_converter_source_payload_data<38>,ethmac_rx_converter_converter_source_payload_data<28>,ethmac_rx_converter_converter_source_payload_data<18>,ethmac_rx_converter_converter_source_payload_data<8>,ethmac_rx_converter_converter_source_payload_data<37:30>,ethmac_rx_converter_converter_source_payload_data<27:20>,ethmac_rx_converter_converter_source_payload_data<17:10>,ethmac_rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <ethmac_rx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<10:1>> |          |
    |     diA            | connected to signal <netsoc_data_port_dat_w> |          |
    |     doA            | connected to signal <netsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 7-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_netsoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_netsoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",netsoc_netsoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <netsoc_netsoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <netsoc_netsoc_uart_tx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <netsoc_netsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <netsoc_netsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <netsoc_netsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <netsoc_netsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45> |          |
    |     doA            | connected to signal <netsoc_netsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<10:1>> |          |
    |     diA            | connected to signal <(netsoc_tag_di_dirty,"00",rhs_array_muxed44<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain01>, combined with <Mram_mem_grain0>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain11>, combined with <Mram_mem_grain1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain21>, combined with <Mram_mem_grain2>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain31>, combined with <Mram_mem_grain3>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain0_11>, combined with <Mram_mem_grain0_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain1_11>, combined with <Mram_mem_grain1_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain2_11>, combined with <Mram_mem_grain2_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain3_11>, combined with <Mram_mem_grain3_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<13:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <netsoc_netsoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(ethmac_preamble_checker_source_last,ethmac_preamble_checker_source_first,"00",ethphy_liteethphygmiimiirx_mux_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <ethmac_crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_779_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_netsoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_netsoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",netsoc_netsoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <netsoc_netsoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <netsoc_netsoc_uart_rx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",_n7223<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",_n7223<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",_n7223<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",_n7223<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",_n7223<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",_n7223<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",_n7223<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",_n7223<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <("00",ethmac_writer_counter,ethmac_writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     addrB          | connected to signal <ethmac_writer_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",ethmac_reader_length_storage_full,ethmac_reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     addrB          | connected to signal <ethmac_reader_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <div_r_31> of sequential type is unconnected in block <mor1kx_execute_alu>.
WARNING:Xst:2677 - Node <netsoc_netsoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <netsoc_netsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <netsoc_netsoc_interface_adr_8> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 42
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x64-bit single-port block RAM                     : 1
 16384x32-bit single-port block Read Only RAM          : 1
 16x10-bit dual-port distributed RAM                   : 2
 256x101-bit dual-port block RAM                       : 1
 256x20-bit dual-port block RAM                        : 2
 2x14-bit dual-port distributed RAM                    : 1
 2x35-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port block RAM                         : 2
 382x32-bit dual-port block RAM                        : 2
 382x8-bit dual-port block RAM                         : 8
 5x12-bit dual-port distributed RAM                    : 1
 64x32-bit dual-port block RAM                         : 4
 64x42-bit dual-port block RAM                         : 2
 7x8-bit single-port distributed Read Only RAM         : 1
 8192x32-bit single-port block RAM                     : 1
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 27
 11-bit adder                                          : 1
 25-bit adder                                          : 1
 32-bit adder                                          : 9
 32-bit subtractor                                     : 2
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 4-bit adder                                           : 5
 7-bit adder                                           : 4
 8-bit adder                                           : 1
# Counters                                             : 84
 1-bit up counter                                      : 10
 10-bit down counter                                   : 1
 10-bit up counter                                     : 1
 11-bit down counter                                   : 1
 16-bit up counter                                     : 1
 17-bit down counter                                   : 1
 2-bit up counter                                      : 4
 2-bit updown counter                                  : 2
 24-bit up counter                                     : 3
 3-bit down counter                                    : 8
 3-bit up counter                                      : 19
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 3
 4-bit down counter                                    : 1
 4-bit up counter                                      : 8
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 5
 9-bit up counter                                      : 3
# Accumulators                                         : 2
 2-bit down loadable accumulator                       : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 3481
 Flip-Flops                                            : 3481
# Comparators                                          : 83
 1-bit comparator equal                                : 25
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 1
 11-bit comparator greater                             : 2
 13-bit comparator equal                               : 8
 13-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 19-bit comparator equal                               : 4
 21-bit comparator equal                               : 1
 24-bit comparator greater                             : 1
 27-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 32-bit comparator equal                               : 3
 5-bit comparator equal                                : 12
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 4
 9-bit comparator equal                                : 1
# Multiplexers                                         : 1714
 1-bit 13-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1306
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 31-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 73
 1-bit 8-to-1 multiplexer                              : 12
 10-bit 2-to-1 multiplexer                             : 1
 10-bit 4-to-1 multiplexer                             : 1
 101-bit 2-to-1 multiplexer                            : 1
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 9
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 2
 20-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 4
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 182
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 31
 4-bit 3-to-1 multiplexer                              : 1
 40-bit 4-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 7
 64-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 45
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 4
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 24
# Xors                                                 : 114
 1-bit xor2                                            : 72
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <exception_pc_addr_5> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_6> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_7> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_12> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_0> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_1> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_2> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_3> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_4> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_5> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_6> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_7> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_8> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_9> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_10> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_11> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_evbar_12> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_0> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_1> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_2> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_3> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_4> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_5> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_6> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_7> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_8> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_9> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_10> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spr_fpcsr_11> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_0> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_1> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_2> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_3> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <exception_pc_addr_4> (without init value) has a constant value of 0 in block <mor1kx_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl_fpcsr_o_0> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_1> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_2> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_3> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_4> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_5> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_6> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_7> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_8> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_9> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_10> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_o_11> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_fpcsr_set_o> (without init value) has a constant value of 0 in block <mor1kx_execute_ctrl_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ethphy_liteethphygmiimiirx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ethmac_rx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_1> 
INFO:Xst:2261 - The FF/Latch <netsoc_netsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <netsoc_adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_0> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_3> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_2> 
WARNING:Xst:1710 - FF/Latch <imem_err> (without init value) has a constant value of 0 in block <mor1kx_fetch_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decode_except_ibus_err_o> (without init value) has a constant value of 0 in block <mor1kx_fetch_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbus_err> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <store_buffer_err_o> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <except_dbus> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <liteethmaccrc32checker_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <litedramwishbone2native_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <multiplexer_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 010   | 011
 011   | 010
 101   | 110
 110   | 111
 111   | 101
 001   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <liteethphygmiimii_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <liteethmacsramwriter_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <liteethmaccrc32inserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <liteethmacpreambleinserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <netsoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <netsoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/FSM_20> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 001   | 10
 010   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/FSM_21> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0100  | 00
 0001  | 01
 0010  | 10
 1000  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/FSM_22> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 001   | 001
 011   | 011
 010   | 010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/FSM_23> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 01000 | 011
 00100 | 010
 10000 | 110
-------------------
WARNING:Xst:2677 - Node <Mmult_n03103> of sequential type is unconnected in block <mor1kx_execute_alu>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_113> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_114> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1413> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1414> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1335> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1334> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <atomic_addr_0> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <atomic_addr_1> (without init value) has a constant value of 0 in block <mor1kx_lsu_cappuccino>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface2_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface2_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface2_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface2_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface2_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface5_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface5_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface5_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface5_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <netsoc_ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <netsoc_ddrphy_record2_wrdata_mask_1> <netsoc_ddrphy_record2_wrdata_mask_2> <netsoc_ddrphy_record2_wrdata_mask_3> <netsoc_ddrphy_record3_wrdata_mask_0> <netsoc_ddrphy_record3_wrdata_mask_1> <netsoc_ddrphy_record3_wrdata_mask_2> <netsoc_ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <pc_execute_o_0> in Unit <mor1kx_decode_execute_cappuccino> is equivalent to the following FF/Latch, which will be removed : <execute_jal_result_o_0> 
INFO:Xst:2261 - The FF/Latch <pc_execute_o_1> in Unit <mor1kx_decode_execute_cappuccino> is equivalent to the following FF/Latch, which will be removed : <execute_jal_result_o_1> 
INFO:Xst:2261 - The FF/Latch <pc_execute_o_2> in Unit <mor1kx_decode_execute_cappuccino> is equivalent to the following FF/Latch, which will be removed : <execute_jal_result_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter1_q_binary_6> 

Optimizing unit <mor1kx_cpu_cappuccino> ...

Optimizing unit <mor1kx_fetch_cappuccino> ...

Optimizing unit <mor1kx_icache> ...

Optimizing unit <mor1kx_immu> ...

Optimizing unit <mor1kx_lsu_cappuccino> ...

Optimizing unit <mor1kx_dmmu> ...

Optimizing unit <mor1kx_simple_dpram_sclk_3> ...

Optimizing unit <mor1kx_dcache> ...

Optimizing unit <mor1kx_simple_dpram_sclk_4> ...

Optimizing unit <mor1kx_ctrl_cappuccino> ...

Optimizing unit <mor1kx_pic> ...

Optimizing unit <mor1kx_ticktimer> ...

Optimizing unit <mor1kx_decode> ...

Optimizing unit <mor1kx_decode_execute_cappuccino> ...

Optimizing unit <mor1kx_execute_alu> ...

Optimizing unit <mor1kx_wb_mux_cappuccino> ...

Optimizing unit <mor1kx_rf_cappuccino> ...

Optimizing unit <mor1kx_execute_ctrl_cappuccino> ...
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_ack> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_ack> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_70> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_69> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_err_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/wb_op_mul> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_ibus_err_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_dbus_o> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/tlb_reload_data_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/tlb_reload_data_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_insn_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jbr_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immjbr_upper_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_imm16_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_32> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/last_branch_insn_pc_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <netsoc_ddrphy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_ddrphy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <netsoc_clk> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <netsoc_sdram_bandwidth_counter_0> <netsoc_i1_1> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_period> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <netsoc_i1_0> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:3203 - The FF/Latch <netsoc_sdram_twtrcon_ready> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <netsoc_sdram_twtrcon_count> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 33.
Forward register balancing over carry chain mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/Mcount_read_pointer_cy<0>
Forward register balancing over carry chain mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/Mcount_write_pointer_cy<0>
INFO:Xst:2261 - The FF/Latch <memadr_2_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <netsoc_ddrphy_rddata_sr_4_BRB3> 
INFO:Xst:2261 - The FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o_BRB0> <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_msync_o_BRB0> <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mfspr_o_BRB0> <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mtspr_o_BRB0> 
INFO:Xst:2261 - The FF/Latch <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_rfe_o_BRB0> 
INFO:Xst:2261 - The FF/Latch <memadr_2_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <netsoc_ddrphy_rddata_sr_4_BRB8> 
INFO:Xst:2261 - The FF/Latch <memadr_2_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <netsoc_ddrphy_rddata_sr_4_BRB9> 
INFO:Xst:2261 - The FF/Latch <memadr_2_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB15> 
INFO:Xst:2261 - The FF/Latch <memadr_2_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB16> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) ethmac_writer_fifo_level_0 ethmac_writer_fifo_level_1 has(ve) been forward balanced into : ethmac_writer_fifo_syncfifo_readable1_FRB.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jal_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/waiting_for_fetch_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_a_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_rfe_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_a_BRB5 has(ve) been forward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_a_rstpot_FRB.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jal_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/waiting_for_fetch_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_b_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_rfe_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_b_BRB5 has(ve) been forward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_b_rstpot_FRB.
	Register(s) refresher_state_FSM_FFd1 netsoc_sdram_seq_done has(ve) been forward balanced into : netsoc_sdram_choose_cmd_grant_netsoc_sdram_choose_cmd_cmd_payload_cas11_FRB.
	Register(s) bankmachine0_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine0_state_FSM_FFd2_BRB0 bankmachine0_state_FSM_FFd2_BRB1 bankmachine0_state_FSM_FFd2_BRB2 bankmachine0_state_FSM_FFd2_BRB3 bankmachine0_state_FSM_FFd2_BRB4.
	Register(s) bankmachine1_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine1_state_FSM_FFd2_BRB0 bankmachine1_state_FSM_FFd2_BRB1 bankmachine1_state_FSM_FFd2_BRB2 bankmachine1_state_FSM_FFd2_BRB3 bankmachine1_state_FSM_FFd2_BRB4.
	Register(s) bankmachine2_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine2_state_FSM_FFd2_BRB0 bankmachine2_state_FSM_FFd2_BRB1 bankmachine2_state_FSM_FFd2_BRB2 bankmachine2_state_FSM_FFd2_BRB3 bankmachine2_state_FSM_FFd2_BRB4.
	Register(s) bankmachine3_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine3_state_FSM_FFd2_BRB0 bankmachine3_state_FSM_FFd2_BRB1 bankmachine3_state_FSM_FFd2_BRB2 bankmachine3_state_FSM_FFd2_BRB3 bankmachine3_state_FSM_FFd2_BRB4.
	Register(s) bankmachine4_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine4_state_FSM_FFd2_BRB0 bankmachine4_state_FSM_FFd2_BRB1 bankmachine4_state_FSM_FFd2_BRB2 bankmachine4_state_FSM_FFd2_BRB3 bankmachine4_state_FSM_FFd2_BRB4.
	Register(s) bankmachine5_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine5_state_FSM_FFd2_BRB0 bankmachine5_state_FSM_FFd2_BRB1 bankmachine5_state_FSM_FFd2_BRB2 bankmachine5_state_FSM_FFd2_BRB3 bankmachine5_state_FSM_FFd2_BRB4.
	Register(s) bankmachine6_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine6_state_FSM_FFd2_BRB0 bankmachine6_state_FSM_FFd2_BRB1 bankmachine6_state_FSM_FFd2_BRB2 bankmachine6_state_FSM_FFd2_BRB3 bankmachine6_state_FSM_FFd2_BRB4.
	Register(s) bankmachine7_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine7_state_FSM_FFd2_BRB0 bankmachine7_state_FSM_FFd2_BRB1 bankmachine7_state_FSM_FFd2_BRB2 bankmachine7_state_FSM_FFd2_BRB3 bankmachine7_state_FSM_FFd2_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_10 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_10_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_10_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_10_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_10_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_10_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_11 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_11_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_11_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_11_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_11_BRB4 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_8 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_8_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_8_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_waiting_r has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_waiting_r_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_waiting_r_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_waiting_r_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/waiting_for_fetch has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/waiting_for_fetch_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/waiting_for_fetch_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/waiting_for_fetch_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_carry_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_carry_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_carry_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_carry_o_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_carry_o_BRB9 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_carry_o_BRB10 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_carry_o_BRB15.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_sub_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_sub_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_sub_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_bubble_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_bubble_o_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_align_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_align_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_align_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_align_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_0_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_1_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_1_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_10 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_10_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_10_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_10_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_11 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_11_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_11_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_11_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_12 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_12_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_12_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_12_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_13 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_13_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_13_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_13_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_14 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_14_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_14_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_14_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_15 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_15_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_15_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_15_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_16 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_16_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_16_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_16_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_17 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_17_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_17_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_17_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_18 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_18_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_18_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_18_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_19 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_19_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_19_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_19_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_2_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_2_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_2_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_20 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_20_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_20_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_20_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_21 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_21_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_21_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_21_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_22 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_22_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_22_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_22_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_23 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_23_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_23_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_23_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_24 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_24_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_24_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_24_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_25 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_25_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_25_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_25_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_26 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_26_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_26_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_26_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_27 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_27_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_27_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_27_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_28 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_28_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_28_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_28_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_29 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_29_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_29_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_29_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_3_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_3_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_3_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_30 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_30_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_30_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_30_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_31 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_31_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_31_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_31_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_31_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_31_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_31_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_31_BRB7
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_31_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_31_BRB10.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_4 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_4_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_4_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_4_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_5 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_5_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_5_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_5_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_6 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_6_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_6_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_6_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_7 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_7_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_7_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_7_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_8 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_8_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_8_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_8_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_9 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_9_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_9_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_9_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_add_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_add_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_add_o_BRB7 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB10 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB12 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB13 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB14 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB9.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_brcond_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_brcond_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_brcond_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB9.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_ffl1_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_ffl1_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_ffl1_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_ffl1_o_BRB9.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jal_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jal_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jal_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jal_o_BRB7 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jr_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jr_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jr_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_atomic_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_atomic_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_atomic_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_atomic_o_BRB5 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_BRB9 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_BRB10 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_BRB14.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_store_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_store_o_BRB4 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB9
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB10.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_movhi_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_movhi_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_movhi_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_movhi_o_BRB5 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_msync_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_msync_o_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_msync_o_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_msync_o_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_msync_o_BRB10 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_msync_o_BRB11 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_msync_o_BRB12 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_msync_o_BRB13 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_msync_o_BRB14 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mtspr_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mtspr_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mtspr_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mtspr_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_signed_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_signed_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_signed_o_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_signed_o_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_signed_o_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_signed_o_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_signed_o_BRB9.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_unsigned_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_unsigned_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_unsigned_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_unsigned_o_BRB5 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_rfe_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_rfe_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_rfe_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_rfe_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_setflag_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_setflag_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_setflag_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_setflag_o_BRB9 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_setflag_o_BRB13.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_shift_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_shift_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_shift_o_BRB2 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rf_wb_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rf_wb_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rf_wb_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_0_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_1_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_10 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_10_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_11 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_11_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_12 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_12_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_13 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_13_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_14 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_14_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_15 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_15_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_16 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_16_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_17 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_17_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_18 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_18_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_19 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_19_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_2_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_20 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_20_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_21 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_21_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_22 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_22_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_23 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_23_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_24 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_24_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_25 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_25_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_26 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_26_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_27 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_27_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_28 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_28_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_29 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_29_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_3_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_30 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_30_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_31 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_31_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_31_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_4 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_4_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_5 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_5_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_6 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_6_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_7 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_7_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_8 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_8_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_9 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_9_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_0_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_0_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_1_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_1_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_10 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_10_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_10_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_11 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_11_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_11_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_12 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_12_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_12_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_13 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_13_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_13_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_14 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_14_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_14_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_15 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_15_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_15_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_16 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_16_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_16_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_17 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_17_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_17_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_18 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_18_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_18_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_19 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_19_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_19_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_2_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_2_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_20 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_20_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_20_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_21 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_21_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_21_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_22 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_22_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_22_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_23 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_23_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_23_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_24 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_24_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_24_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_25 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_25_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_25_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_26 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_26_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_26_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_27 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_27_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_27_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_28 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_28_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_28_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_29 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_29_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_29_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_3_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_3_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_30 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_30_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_30_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_31 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_31_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_31_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_31_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_4 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_4_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_4_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_5 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_5_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_5_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_6 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_6_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_6_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_7 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_7_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_7_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_8 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_8_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_8_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_9 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_9_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_9_BRB3.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_31 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_31_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_31_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_31_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_31_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_31_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_31_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_valid_shr_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_valid_shr_0_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_valid_shr_0_BRB1.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_valid_shr_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_valid_shr_1_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_26 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_26_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_26_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_29 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_29_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_29_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_30 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_30_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_30_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_30_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_ibus_align_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_ibus_align_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_illegal_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_illegal_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_illegal_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_ipagefault_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_ipagefault_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_ipagefault_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_ipagefault_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_itlb_miss_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_itlb_miss_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_itlb_miss_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_syscall_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_syscall_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_syscall_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_trap_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_trap_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_trap_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_flag_clear_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_flag_clear_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_flag_clear_o_BRB1.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB9 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB10 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB11 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB12
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB13 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o_BRB14 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_load_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_load_o_BRB2 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_store_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_store_o_BRB2 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mfspr_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mfspr_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_msync_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_msync_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_msync_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mtspr_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mtspr_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mtspr_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_overflow_clear_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_overflow_clear_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_overflow_clear_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_overflow_clear_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_overflow_clear_o_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_overflow_clear_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_overflow_clear_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o_BRB5 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_except_ipagefault_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_except_ipagefault_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_except_ipagefault_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_except_ipagefault_o_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_except_itlb_miss_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_except_itlb_miss_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_except_itlb_miss_o_BRB1.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_14 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_14_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_14_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_14_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_14_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_15 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_15_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_15_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_15_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_15_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_16 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_16_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_16_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_16_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_16_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_17 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_17_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_17_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_17_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_17_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_18 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_18_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_18_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_18_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_18_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_19 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_19_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_19_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_19_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_19_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_26 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_26_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_26_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_26_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_26_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB9 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB10 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB11 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB12 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB13 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB17 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB18
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB19 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB20 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB22 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB24.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_exception_taken_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_exception_taken_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_exception_taken_o_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_exception_taken_o_BRB3 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_valid_o has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_valid_o_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_valid_o_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_valid_o_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_mispredicted_branch has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_mispredicted_branch_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_mispredicted_branch_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_mispredicted_branch_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/flush has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/flush_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/flush_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/flush_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/flush_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB9 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB10 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB11
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB12 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB13 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB14 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB15 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req_BRB16.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB5 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_0_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_1_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_2_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB9 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB10 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd1_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd1_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd1_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd1_BRB6 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB6.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/nop_ack has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/nop_ack_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/nop_ack_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/nop_ack_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/nop_ack_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_0_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_0_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_1_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_1_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_10 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_10_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_10_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_11 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_11_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_11_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_12 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_12_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_12_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_13 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_13_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_13_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_14 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_14_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_14_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_15 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_15_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_15_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_16 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_16_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_16_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_17 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_17_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_17_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_18 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_18_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_18_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_19 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_19_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_19_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_2_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_2_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_20 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_20_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_20_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_21 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_21_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_21_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_22 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_22_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_22_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_23 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_23_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_23_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_24 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_24_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_24_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_25 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_25_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_25_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_26 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_26_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_26_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_27 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_27_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_27_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_28 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_28_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_28_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_29 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_29_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_29_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_3_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_3_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_30 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_30_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_30_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_31 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_31_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_31_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_31_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_31_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_31_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_31_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_31_BRB8.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_4 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_4_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_4_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_5 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_5_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_5_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_6 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_6_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_6_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_7 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_7_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_7_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_8 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_8_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_8_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_9 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_9_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_9_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_0_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_0_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_0_BRB7 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB9 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB10 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB11 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB13 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB14 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB15
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1_BRB16.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_10 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_10_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_10_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_11 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_11_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_11_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_11_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_11_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_12 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_12_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_12_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_12_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_13 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_13_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_13_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_14 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_14_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_14_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_15 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_15_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_15_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_16 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_16_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_16_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_17 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_17_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_17_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_18 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_18_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_18_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_19 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_19_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_19_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_2_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_2_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_20 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_20_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_20_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_21 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_21_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_21_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_22 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_22_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_22_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_23 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_23_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_23_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_24 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_24_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_24_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_25 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_25_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_25_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_26 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_26_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_26_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_27 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_27_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_27_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_28 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_28_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_28_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_29 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_29_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_29_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_3_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_3_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_30 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_30_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_30_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_4 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_4_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_4_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_5 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_5_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_5_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_6 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_6_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_6_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_7 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_7_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_7_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_8 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_8_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_8_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_9 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_9_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_9_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB10 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB11
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB13 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB14 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2_BRB15 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/access_done has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/access_done_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/access_done_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/access_done_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_clear has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_clear_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_clear_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_clear_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_clear_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_clear_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_clear_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_set has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_set_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_set_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_set_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_0_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_0_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_1_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_1_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_2_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_2_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_0_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_1_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_2_BRB0 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB5 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB8
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB11.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB9 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB10 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB11
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB15.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB7
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB9 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB10 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB11 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB12 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB13 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB14
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB15 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB16 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB17 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB18 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB19 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB20 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB21
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB26 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB27 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB28 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd1_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd1_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd1_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd1_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd1_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd1_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/flushing has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/flushing_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/flushing_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/flushing_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/flushing_BRB4.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_a has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_a_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_a_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_b has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_b_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_b_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_b_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB7 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB8 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB9 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB12 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB15
mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB18 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB21 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB23 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB24 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB25 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a_BRB26.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b_BRB0 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b_BRB6 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b_BRB9 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b_BRB12.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_0_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_1_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_10 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_10_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_11 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_11_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_12 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_12_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_13 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_13_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_14 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_14_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_15 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_15_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_16 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_16_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_17 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_17_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_18 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_18_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_19 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_19_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_2_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_20 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_20_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_21 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_21_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_22 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_22_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_23 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_23_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_24 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_24_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_25 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_25_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_26 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_26_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_27 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_27_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_28 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_28_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_29 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_29_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_3_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_30 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_30_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_31 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_31_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_4 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_4_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_5 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_5_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_6 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_6_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_7 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_7_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_8 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_8_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_9 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_9_BRB1 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_0 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_0_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_0_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_1 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_1_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_1_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_10 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_10_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_10_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_11 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_11_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_11_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_12 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_12_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_12_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_13 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_13_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_13_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_14 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_14_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_14_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_15 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_15_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_15_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_16 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_16_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_16_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_17 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_17_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_17_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_18 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_18_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_18_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_19 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_19_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_19_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_2 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_2_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_2_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_20 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_20_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_20_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_21 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_21_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_21_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_22 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_22_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_22_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_23 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_23_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_23_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_24 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_24_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_24_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_25 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_25_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_25_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_26 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_26_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_26_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_27 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_27_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_27_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_28 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_28_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_28_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_29 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_29_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_29_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_3 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_3_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_3_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_30 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_30_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_30_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_31 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_31_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_31_BRB2 .
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_4 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_4_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_4_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_5 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_5_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_5_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_6 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_6_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_6_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_7 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_7_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_7_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_8 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_8_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_8_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_9 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_9_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_9_BRB2.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_29 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_29_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_29_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_29_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_29_BRB5.
	Register(s) mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_30 has(ve) been backward balanced into : mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_30_BRB1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_30_BRB2 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_30_BRB3 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_30_BRB4 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_30_BRB5.
	Register(s) netsoc_ddrphy_rddata_sr_1 has(ve) been backward balanced into : netsoc_ddrphy_rddata_sr_1_BRB0 netsoc_ddrphy_rddata_sr_1_BRB1 netsoc_ddrphy_rddata_sr_1_BRB2 netsoc_ddrphy_rddata_sr_1_BRB3 netsoc_ddrphy_rddata_sr_1_BRB4 netsoc_ddrphy_rddata_sr_1_BRB5.
	Register(s) netsoc_ddrphy_rddata_sr_2 has(ve) been backward balanced into : netsoc_ddrphy_rddata_sr_2_BRB0 netsoc_ddrphy_rddata_sr_2_BRB1 netsoc_ddrphy_rddata_sr_2_BRB2 netsoc_ddrphy_rddata_sr_2_BRB3 netsoc_ddrphy_rddata_sr_2_BRB5 netsoc_ddrphy_rddata_sr_2_BRB6 netsoc_ddrphy_rddata_sr_2_BRB7 netsoc_ddrphy_rddata_sr_2_BRB8 netsoc_ddrphy_rddata_sr_2_BRB9 netsoc_ddrphy_rddata_sr_2_BRB10 netsoc_ddrphy_rddata_sr_2_BRB11 netsoc_ddrphy_rddata_sr_2_BRB12 netsoc_ddrphy_rddata_sr_2_BRB13.
	Register(s) netsoc_ddrphy_rddata_sr_3 has(ve) been backward balanced into : netsoc_ddrphy_rddata_sr_3_BRB0 netsoc_ddrphy_rddata_sr_3_BRB1 netsoc_ddrphy_rddata_sr_3_BRB2 netsoc_ddrphy_rddata_sr_3_BRB3 netsoc_ddrphy_rddata_sr_3_BRB4 netsoc_ddrphy_rddata_sr_3_BRB5 netsoc_ddrphy_rddata_sr_3_BRB6 netsoc_ddrphy_rddata_sr_3_BRB7 netsoc_ddrphy_rddata_sr_3_BRB9 netsoc_ddrphy_rddata_sr_3_BRB10 netsoc_ddrphy_rddata_sr_3_BRB11 netsoc_ddrphy_rddata_sr_3_BRB12 netsoc_ddrphy_rddata_sr_3_BRB13 netsoc_ddrphy_rddata_sr_3_BRB14 netsoc_ddrphy_rddata_sr_3_BRB15 netsoc_ddrphy_rddata_sr_3_BRB16 netsoc_ddrphy_rddata_sr_3_BRB17 netsoc_ddrphy_rddata_sr_3_BRB18 netsoc_ddrphy_rddata_sr_3_BRB19 netsoc_ddrphy_rddata_sr_3_BRB20 netsoc_ddrphy_rddata_sr_3_BRB21 netsoc_ddrphy_rddata_sr_3_BRB22 netsoc_ddrphy_rddata_sr_3_BRB23.
	Register(s) netsoc_ddrphy_rddata_sr_4 has(ve) been backward balanced into : netsoc_ddrphy_rddata_sr_4_BRB0 netsoc_ddrphy_rddata_sr_4_BRB1 netsoc_ddrphy_rddata_sr_4_BRB2 netsoc_ddrphy_rddata_sr_4_BRB3 netsoc_ddrphy_rddata_sr_4_BRB4 netsoc_ddrphy_rddata_sr_4_BRB5 netsoc_ddrphy_rddata_sr_4_BRB6 netsoc_ddrphy_rddata_sr_4_BRB7 netsoc_ddrphy_rddata_sr_4_BRB8 netsoc_ddrphy_rddata_sr_4_BRB9 netsoc_ddrphy_rddata_sr_4_BRB10 netsoc_ddrphy_rddata_sr_4_BRB11 netsoc_ddrphy_rddata_sr_4_BRB12 netsoc_ddrphy_rddata_sr_4_BRB13 netsoc_ddrphy_rddata_sr_4_BRB15 netsoc_ddrphy_rddata_sr_4_BRB16 netsoc_ddrphy_rddata_sr_4_BRB17 netsoc_ddrphy_rddata_sr_4_BRB18 netsoc_ddrphy_rddata_sr_4_BRB19 netsoc_ddrphy_rddata_sr_4_BRB20 netsoc_ddrphy_rddata_sr_4_BRB21 netsoc_ddrphy_rddata_sr_4_BRB22 netsoc_ddrphy_rddata_sr_4_BRB23 netsoc_ddrphy_rddata_sr_4_BRB24 netsoc_ddrphy_rddata_sr_4_BRB25 netsoc_ddrphy_rddata_sr_4_BRB26 netsoc_ddrphy_rddata_sr_4_BRB27 netsoc_ddrphy_rddata_sr_4_BRB28 netsoc_ddrphy_rddata_sr_4_BRB29
netsoc_ddrphy_rddata_sr_4_BRB30 netsoc_ddrphy_rddata_sr_4_BRB31 netsoc_ddrphy_rddata_sr_4_BRB32.
	Register(s) netsoc_ddrphy_record0_cas_n has(ve) been backward balanced into : netsoc_ddrphy_record0_cas_n_BRB0 netsoc_ddrphy_record0_cas_n_BRB1.
	Register(s) netsoc_ddrphy_record0_cke has(ve) been backward balanced into : netsoc_ddrphy_record0_cke_BRB0 .
	Register(s) netsoc_ddrphy_record0_odt has(ve) been backward balanced into : netsoc_ddrphy_record0_odt_BRB0 netsoc_ddrphy_record0_odt_BRB1.
	Register(s) netsoc_ddrphy_record0_ras_n has(ve) been backward balanced into : netsoc_ddrphy_record0_ras_n_BRB0 .
	Register(s) netsoc_ddrphy_record0_we_n has(ve) been backward balanced into : netsoc_ddrphy_record0_we_n_BRB0 .
	Register(s) netsoc_ddrphy_record1_cas_n has(ve) been backward balanced into : netsoc_ddrphy_record1_cas_n_BRB0 netsoc_ddrphy_record1_cas_n_BRB1.
	Register(s) netsoc_ddrphy_record1_ras_n has(ve) been backward balanced into : netsoc_ddrphy_record1_ras_n_BRB0 .
	Register(s) netsoc_ddrphy_record1_we_n has(ve) been backward balanced into : netsoc_ddrphy_record1_we_n_BRB0 .
	Register(s) netsoc_sdram_choose_cmd_grant_FSM_FFd5 has(ve) been backward balanced into : netsoc_sdram_choose_cmd_grant_FSM_FFd5_BRB0 netsoc_sdram_choose_cmd_grant_FSM_FFd5_BRB1 netsoc_sdram_choose_cmd_grant_FSM_FFd5_BRB2 netsoc_sdram_choose_cmd_grant_FSM_FFd5_BRB3 netsoc_sdram_choose_cmd_grant_FSM_FFd5_BRB4 netsoc_sdram_choose_cmd_grant_FSM_FFd5_BRB5.
	Register(s) netsoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : netsoc_sdram_dfi_p0_rddata_en_BRB0 netsoc_sdram_dfi_p0_rddata_en_BRB1 netsoc_sdram_dfi_p0_rddata_en_BRB2 netsoc_sdram_dfi_p0_rddata_en_BRB3 netsoc_sdram_dfi_p0_rddata_en_BRB4 netsoc_sdram_dfi_p0_rddata_en_BRB5 netsoc_sdram_dfi_p0_rddata_en_BRB6 netsoc_sdram_dfi_p0_rddata_en_BRB8 netsoc_sdram_dfi_p0_rddata_en_BRB9 netsoc_sdram_dfi_p0_rddata_en_BRB10 netsoc_sdram_dfi_p0_rddata_en_BRB11 netsoc_sdram_dfi_p0_rddata_en_BRB12 netsoc_sdram_dfi_p0_rddata_en_BRB13 netsoc_sdram_dfi_p0_rddata_en_BRB14 netsoc_sdram_dfi_p0_rddata_en_BRB15 netsoc_sdram_dfi_p0_rddata_en_BRB16 netsoc_sdram_dfi_p0_rddata_en_BRB17 netsoc_sdram_dfi_p0_rddata_en_BRB18 netsoc_sdram_dfi_p0_rddata_en_BRB19 netsoc_sdram_dfi_p0_rddata_en_BRB20 netsoc_sdram_dfi_p0_rddata_en_BRB21 netsoc_sdram_dfi_p0_rddata_en_BRB22 netsoc_sdram_dfi_p0_rddata_en_BRB23 netsoc_sdram_dfi_p0_rddata_en_BRB24 netsoc_sdram_dfi_p0_rddata_en_BRB25.
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB1 new_master_rdata_valid0_BRB2 new_master_rdata_valid0_BRB3 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB6 new_master_rdata_valid0_BRB7 new_master_rdata_valid0_BRB8 new_master_rdata_valid0_BRB9 new_master_rdata_valid0_BRB10 new_master_rdata_valid0_BRB11 new_master_rdata_valid0_BRB12 new_master_rdata_valid0_BRB13 new_master_rdata_valid0_BRB14 new_master_rdata_valid0_BRB15 new_master_rdata_valid0_BRB16 new_master_rdata_valid0_BRB17 new_master_rdata_valid0_BRB18 new_master_rdata_valid0_BRB19 new_master_rdata_valid0_BRB20 new_master_rdata_valid0_BRB21 new_master_rdata_valid0_BRB22 new_master_rdata_valid0_BRB23 new_master_rdata_valid0_BRB24 new_master_rdata_valid0_BRB25 new_master_rdata_valid0_BRB26 new_master_rdata_valid0_BRB27 new_master_rdata_valid0_BRB28 new_master_rdata_valid0_BRB29 new_master_rdata_valid0_BRB30.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB1 new_master_rdata_valid1_BRB2 new_master_rdata_valid1_BRB3 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB9 new_master_rdata_valid1_BRB10 new_master_rdata_valid1_BRB11 new_master_rdata_valid1_BRB12 new_master_rdata_valid1_BRB13 new_master_rdata_valid1_BRB14 new_master_rdata_valid1_BRB15 new_master_rdata_valid1_BRB16 new_master_rdata_valid1_BRB17 new_master_rdata_valid1_BRB18 new_master_rdata_valid1_BRB19 new_master_rdata_valid1_BRB20 new_master_rdata_valid1_BRB21 new_master_rdata_valid1_BRB22 new_master_rdata_valid1_BRB23 new_master_rdata_valid1_BRB24 new_master_rdata_valid1_BRB25 new_master_rdata_valid1_BRB26 new_master_rdata_valid1_BRB27 new_master_rdata_valid1_BRB28 new_master_rdata_valid1_BRB29 new_master_rdata_valid1_BRB30 new_master_rdata_valid1_BRB31.
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB1 new_master_rdata_valid2_BRB2 new_master_rdata_valid2_BRB3 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB9 new_master_rdata_valid2_BRB10 new_master_rdata_valid2_BRB11 new_master_rdata_valid2_BRB12 new_master_rdata_valid2_BRB13 new_master_rdata_valid2_BRB14 new_master_rdata_valid2_BRB15 new_master_rdata_valid2_BRB16 new_master_rdata_valid2_BRB17 new_master_rdata_valid2_BRB18 new_master_rdata_valid2_BRB19 new_master_rdata_valid2_BRB20 new_master_rdata_valid2_BRB21 new_master_rdata_valid2_BRB22 new_master_rdata_valid2_BRB23 new_master_rdata_valid2_BRB24 new_master_rdata_valid2_BRB25 new_master_rdata_valid2_BRB26 new_master_rdata_valid2_BRB27 new_master_rdata_valid2_BRB28 new_master_rdata_valid2_BRB29 new_master_rdata_valid2_BRB30 new_master_rdata_valid2_BRB31.
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB1 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB3 new_master_rdata_valid3_BRB4 new_master_rdata_valid3_BRB6 new_master_rdata_valid3_BRB7 new_master_rdata_valid3_BRB8 new_master_rdata_valid3_BRB9 new_master_rdata_valid3_BRB10 new_master_rdata_valid3_BRB11 new_master_rdata_valid3_BRB12 new_master_rdata_valid3_BRB13 new_master_rdata_valid3_BRB14 new_master_rdata_valid3_BRB15 new_master_rdata_valid3_BRB16 new_master_rdata_valid3_BRB17 new_master_rdata_valid3_BRB18 new_master_rdata_valid3_BRB19 new_master_rdata_valid3_BRB20 new_master_rdata_valid3_BRB21 new_master_rdata_valid3_BRB22 new_master_rdata_valid3_BRB23 new_master_rdata_valid3_BRB24 new_master_rdata_valid3_BRB25 new_master_rdata_valid3_BRB26 new_master_rdata_valid3_BRB27 new_master_rdata_valid3_BRB28 new_master_rdata_valid3_BRB29 new_master_rdata_valid3_BRB30 new_master_rdata_valid3_BRB31.
	Register(s) new_master_rdata_valid4 has(ve) been backward balanced into : new_master_rdata_valid4_BRB0 new_master_rdata_valid4_BRB1 new_master_rdata_valid4_BRB2 new_master_rdata_valid4_BRB3 new_master_rdata_valid4_BRB4 new_master_rdata_valid4_BRB5.
	Register(s) new_master_wdata_ready has(ve) been backward balanced into : new_master_wdata_ready_BRB0 new_master_wdata_ready_BRB1 new_master_wdata_ready_BRB2 new_master_wdata_ready_BRB3 new_master_wdata_ready_BRB4 new_master_wdata_ready_BRB5.
Unit <top> processed.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <netsoc_ddrphy_r_dfi_wrdata_en_1>.
	Found 4-bit shift register for signal <netsoc_ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <netsoc_ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <netsoc_ddrphy_rddata_sr_1_BRB2>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_1_BRB3>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <new_master_rdata_valid4_BRB0>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_2_BRB5>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_2_BRB9>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_2_BRB10>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_2_BRB11>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_2_BRB12>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_2_BRB13>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB14>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB16>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB7>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB19>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB20>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB21>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB22>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB23>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB6>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB7>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB8>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB9>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB10>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB11>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB1>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB12>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB13>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB14>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB15>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB16>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB2>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB17>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB18>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB19>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB20>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB21>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB3>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB22>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB23>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB24>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB25>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB26>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB4>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB27>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB28>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB29>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB30>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB31>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB7>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB21>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB22>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB15>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB23>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB24>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB25>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB26>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB27>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB4>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB28>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB29>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB30>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB31>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB32>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4396
 Flip-Flops                                            : 4396
# Shift Registers                                      : 67
 2-bit shift register                                  : 18
 3-bit shift register                                  : 15
 4-bit shift register                                  : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9646
#      GND                         : 1
#      INV                         : 163
#      LUT1                        : 339
#      LUT2                        : 596
#      LUT3                        : 1094
#      LUT4                        : 880
#      LUT5                        : 1395
#      LUT6                        : 3236
#      MUXCY                       : 987
#      MUXF7                       : 139
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 783
# FlipFlops/Latches                : 4475
#      FD                          : 1039
#      FDE                         : 1039
#      FDP                         : 10
#      FDPE                        : 2
#      FDR                         : 649
#      FDRE                        : 1513
#      FDS                         : 96
#      FDSE                        : 121
#      ODDR2                       : 6
# RAMS                             : 328
#      RAM16X1D                    : 245
#      RAMB16BWER                  : 63
#      RAMB8BWER                   : 20
# Shift Registers                  : 67
#      SRLC16E                     : 67
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGMUX                     : 1
# IO Buffers                       : 78
#      BUFIO2                      : 1
#      IBUF                        : 11
#      IBUFG                       : 3
#      IOBUF                       : 21
#      OBUF                        : 39
#      OBUFDS                      : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            4475  out of  54576     8%  
 Number of Slice LUTs:                 8260  out of  27288    30%  
    Number used as Logic:              7703  out of  27288    28%  
    Number used as Memory:              557  out of   6408     8%  
       Number used as RAM:              490
       Number used as SRL:               67

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9768
   Number with an unused Flip Flop:    5293  out of   9768    54%  
   Number with an unused LUT:          1508  out of   9768    15%  
   Number of fully used LUT-FF pairs:  2967  out of   9768    30%  
   Number of unique control sets:       187

IO Utilization: 
 Number of IOs:                          84
 Number of bonded IOBs:                  80  out of    218    36%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               73  out of    116    62%  
    Number using Block RAM only:         73
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of DSP48A1s:                      3  out of     58     5%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
eth_clocks_rx                      | IBUFG+BUFGMUX          | 295   |
clk100                             | PLL_ADV:CLKOUT5        | 4505  |
clk100                             | PLL_ADV:CLKOUT2        | 77    |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT1        | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 19.495ns (Maximum Frequency: 51.294MHz)
   Minimum input arrival time before clock: 3.387ns
   Maximum output required time after clock: 6.411ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 8.297ns (frequency: 120.530MHz)
  Total number of paths / destination ports: 12174 / 740
-------------------------------------------------------------------------
Delay:               8.297ns (Levels of Logic = 7)
  Source:            ethmac_rx_cdc_graycounter0_q_5 (FF)
  Destination:       ethphy_liteethphygmiimiirx_converter_converter_strobe_all (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: ethmac_rx_cdc_graycounter0_q_5 to ethphy_liteethphygmiimiirx_converter_converter_strobe_all
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  ethmac_rx_cdc_graycounter0_q_5 (ethmac_rx_cdc_graycounter0_q_5)
     LUT6:I0->O            1   0.203   0.808  ethmac_rx_cdc_asyncfifo_writable3_SW0 (N4354)
     LUT5:I2->O            1   0.205   0.944  ethmac_rx_cdc_asyncfifo_writable3 (ethmac_rx_cdc_asyncfifo_writable3)
     LUT6:I0->O           21   0.203   1.342  ethmac_rx_cdc_asyncfifo_writable5 (ethmac_rx_cdc_asyncfifo_writable)
     LUT5:I2->O            5   0.205   0.943  _n10219_inv11 (_n10219_inv1)
     LUT4:I1->O            2   0.205   0.721  _n968221 (_n96822)
     LUT4:I2->O            1   0.203   0.580  ethphy_liteethphygmiimiirx_converter_converter_strobe_all_glue_set_SW1 (N4550)
     LUT6:I5->O            1   0.205   0.000  ethphy_liteethphygmiimiirx_converter_converter_strobe_all_glue_set (ethphy_liteethphygmiimiirx_converter_converter_strobe_all_glue_set)
     FDR:D                     0.102          ethphy_liteethphygmiimiirx_converter_converter_strobe_all
    ----------------------------------------
    Total                      8.297ns (1.978ns logic, 6.319ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 19.495ns (frequency: 51.294MHz)
  Total number of paths / destination ports: 11895226 / 13183
-------------------------------------------------------------------------
Delay:               3.249ns (Levels of Logic = 0)
  Source:            FDPE_3 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      clk100 rising 0.8X
  Destination Clock: clk100 rising 0.7X

  Data Path: FDPE_3 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q           1690   0.447   2.372  FDPE_3 (sys_rst)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      3.249ns (0.877ns logic, 2.372ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_4 (xilinxasyncresetsynchronizerimpl2_rst_meta)
     FDPE:D                    0.102          FDPE_5
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            eth_rx_data<0> (PAD)
  Destination:       ethphy_liteethphygmiimiirx_pads_d_rx_data_0 (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: eth_rx_data<0> to ethphy_liteethphygmiimiirx_pads_d_rx_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  eth_rx_data_0_IBUF (eth_rx_data_0_IBUF)
     FD:D                      0.102          ethphy_liteethphygmiimiirx_pads_d_rx_data_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 202 / 202
-------------------------------------------------------------------------
Offset:              3.387ns (Levels of Logic = 3)
  Source:            spiflash4x_dq<1> (PAD)
  Destination:       netsoc_interface5_bank_bus_dat_r_0 (FF)
  Destination Clock: clk100 rising 0.8X

  Data Path: spiflash4x_dq<1> to netsoc_interface5_bank_bus_dat_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.222   0.845  spiflash4x_dq_1_IOBUF (N5961)
     LUT6:I3->O            1   0.205   0.808  Mmux_GND_1_o_netsoc_interface5_bank_bus_adr[1]_mux_2364_OUT11 (Mmux_GND_1_o_netsoc_interface5_bank_bus_adr[1]_mux_2364_OUT1)
     LUT6:I3->O            1   0.205   0.000  Mmux_GND_1_o_netsoc_interface5_bank_bus_adr[1]_mux_2364_OUT12 (GND_1_o_netsoc_interface5_bank_bus_adr[1]_mux_2364_OUT<0>)
     FDR:D                     0.102          netsoc_interface5_bank_bus_dat_r_0
    ----------------------------------------
    Total                      3.387ns (1.734ns logic, 1.653ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  crg_periph_dcm_clkgen (netsoc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  xilinxasyncresetsynchronizerimpl21 (xilinxasyncresetsynchronizerimpl2)
     FDPE:PRE                  0.430          FDPE_5
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 224 / 188
-------------------------------------------------------------------------
Offset:              6.411ns (Levels of Logic = 4)
  Source:            ethphy_counter_5 (FF)
  Destination:       eth_rst_n (PAD)
  Source Clock:      clk100 rising 0.8X

  Data Path: ethphy_counter_5 to eth_rst_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.864  ethphy_counter_5 (ethphy_counter_5)
     LUT4:I0->O            2   0.203   0.617  ethphy_counter_done<8>_SW0 (N4810)
     LUT6:I5->O            2   0.205   0.721  ethphy_counter_done<8> (ethphy_counter_done)
     LUT2:I0->O            1   0.203   0.579  eth_rst_n1 (eth_rst_n_OBUF)
     OBUF:I->O                 2.571          eth_rst_n_OBUF (eth_rst_n)
    ----------------------------------------
    Total                      6.411ns (3.629ns logic, 2.782ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            eth_tx_data_7 (FF)
  Destination:       eth_tx_data<7> (PAD)
  Source Clock:      eth_clocks_rx rising

  Data Path: eth_tx_data_7 to eth_tx_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  eth_tx_data_7 (eth_tx_data_7)
     OBUF:I->O                 2.571          eth_tx_data_7_OBUF (eth_tx_data<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 126 / 110
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (netsoc_ddrphy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.071|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   19.291|         |    1.919|         |
eth_clocks_rx  |    1.263|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    9.202|         |    2.093|         |
eth_clocks_rx  |    8.297|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 123.00 secs
Total CPU time to Xst completion: 121.23 secs
 
--> 


Total memory usage is 565440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1023 (   0 filtered)
Number of infos    :   98 (   0 filtered)

