#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun 24 16:01:27 2025
# Process ID: 5960
# Current directory: C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20208 C:\Users\XPC\Desktop\TallerDigitales\Lab4\cpu2\pipeline\pipeline.xpr
# Log file: C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/vivado.log
# Journal file: C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Full_Adder_1_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Banco_Registros.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Control_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Extensor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend_Imm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ID_IE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_IE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IE_IM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IE_IM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IF_ID.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IM_IW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_IW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Memoria_datos.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Program_Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/memoria_instrucciones.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
"xelab -wto b493a55b3d434716a8632aae73b64cea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b493a55b3d434716a8632aae73b64cea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu.sv" Line 2. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Control_Unit.sv" Line 2. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/memoria_instrucciones.sv" Line 3. Module instrmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Banco_Registros.sv" Line 1. Module Register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ALU.sv" Line 3. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Memoria_datos.sv" Line 3. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [XSIM 43-3980] File "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Memoria_datos.sv" Line 30 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.Register_bank
Compiling module xil_defaultlib.Full_Adder_1_bit
Compiling module xil_defaultlib.Adder_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MUX_2
Compiling module xil_defaultlib.Extend_Imm
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_IE
Compiling module xil_defaultlib.IE_IM
Compiling module xil_defaultlib.IM_IW
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 24 16:03:14 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 688.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
               20000: 00000000
               40000: 00000000
               60000: 00000000
               80000: 00000000
              100000: 21212121
              120000: 23232323
              140000: 00000000
              160000: 00000000
              180000: 00000000
              200000: 00000000
              220000: 44444444
              240000: fdfdfdfe
              260000: 21212121
              280000: 23232323
              300000: 44444444
              320000: 44444444
              340000: 44444444
              360000: 44444444
              380000: 44444444
              400000: 44444444
              420000: 44444444
              440000: 44444444
              460000: 44444444
              480000: 44444444
              500000: 44444444
              520000: 44444444
              540000: 44444444
              560000: 44444444
              580000: 44444444
              600000: 44444444
              620000: 44444444
$finish called at time : 640 ns : File "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu_tb.sv" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 718.344 ; gain = 29.602
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Full_Adder_1_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Banco_Registros.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Control_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Extensor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend_Imm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ID_IE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_IE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IE_IM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IE_IM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IF_ID.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IM_IW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_IW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Memoria_datos.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Program_Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/memoria_instrucciones.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
"xelab -wto b493a55b3d434716a8632aae73b64cea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b493a55b3d434716a8632aae73b64cea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 1000 into 'mem' is out of bounds [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Memoria_datos.sv:23]
WARNING: [VRFC 10-3705] select index 1004 into 'mem' is out of bounds [C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Memoria_datos.sv:24]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu.sv" Line 2. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Control_Unit.sv" Line 2. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/memoria_instrucciones.sv" Line 3. Module instrmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Banco_Registros.sv" Line 1. Module Register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ALU.sv" Line 3. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Memoria_datos.sv" Line 3. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.Register_bank
Compiling module xil_defaultlib.Full_Adder_1_bit
Compiling module xil_defaultlib.Adder_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MUX_2
Compiling module xil_defaultlib.Extend_Imm
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_IE
Compiling module xil_defaultlib.IE_IM
Compiling module xil_defaultlib.IM_IW
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1001.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
               20000: 00000000
               40000: 00000000
               60000: 00000000
               80000: 00000000
              100000: xxxxxxxx
              120000: xxxxxxxx
              140000: 00000000
              160000: 00000000
              180000: 00000000
              200000: 00000000
              220000: xxxxxxxx
              240000: xxxxxxxx
              260000: xxxxxxxx
              280000: xxxxxxxx
              300000: xxxxxxxx
              320000: xxxxxxxx
              340000: xxxxxxxx
              360000: xxxxxxxx
              380000: xxxxxxxx
              400000: xxxxxxxx
              420000: xxxxxxxx
              440000: xxxxxxxx
              460000: xxxxxxxx
              480000: xxxxxxxx
              500000: xxxxxxxx
              520000: xxxxxxxx
              540000: xxxxxxxx
              560000: xxxxxxxx
              580000: xxxxxxxx
              600000: xxxxxxxx
              620000: xxxxxxxx
$finish called at time : 640 ns : File "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu_tb.sv" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1001.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Full_Adder_1_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Banco_Registros.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Control_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Extensor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend_Imm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ID_IE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_IE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IE_IM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IE_IM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IF_ID.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IM_IW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_IW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Memoria_datos.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Program_Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/memoria_instrucciones.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
"xelab -wto b493a55b3d434716a8632aae73b64cea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b493a55b3d434716a8632aae73b64cea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu.sv" Line 2. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Control_Unit.sv" Line 2. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/memoria_instrucciones.sv" Line 3. Module instrmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Banco_Registros.sv" Line 1. Module Register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ALU.sv" Line 3. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Memoria_datos.sv" Line 3. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.Register_bank
Compiling module xil_defaultlib.Full_Adder_1_bit
Compiling module xil_defaultlib.Adder_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MUX_2
Compiling module xil_defaultlib.Extend_Imm
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_IE
Compiling module xil_defaultlib.IE_IM
Compiling module xil_defaultlib.IM_IW
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1001.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
               20000: 00000000
               40000: 00000000
               60000: 00000000
               80000: 00000000
              100000: 21212121
              120000: 23232323
              140000: 00000000
              160000: 00000000
              180000: 00000000
              200000: 00000000
              220000: 44444444
              240000: fdfdfdfe
              260000: 21212121
              280000: 23232323
              300000: 44444444
              320000: 44444444
              340000: 44444444
              360000: 44444444
              380000: 44444444
              400000: 44444444
              420000: 44444444
              440000: 44444444
              460000: 44444444
              480000: 44444444
              500000: 44444444
              520000: 44444444
              540000: 44444444
              560000: 44444444
              580000: 44444444
              600000: 44444444
              620000: 44444444
$finish called at time : 640 ns : File "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu_tb.sv" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1001.258 ; gain = 0.000
launch_runs synth_1 -jobs 6
[Tue Jun 24 16:16:06 2025] Launched synth_1...
Run output will be captured here: C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Full_Adder_1_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Banco_Registros.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Control_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Extensor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend_Imm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ID_IE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_IE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IE_IM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IE_IM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IF_ID.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IM_IW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_IW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Memoria_datos.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Program_Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/memoria_instrucciones.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
"xelab -wto b493a55b3d434716a8632aae73b64cea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b493a55b3d434716a8632aae73b64cea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu.sv" Line 2. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Control_Unit.sv" Line 2. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/memoria_instrucciones.sv" Line 3. Module instrmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Banco_Registros.sv" Line 1. Module Register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ALU.sv" Line 3. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Memoria_datos.sv" Line 3. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.Register_bank
Compiling module xil_defaultlib.Full_Adder_1_bit
Compiling module xil_defaultlib.Adder_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MUX_2
Compiling module xil_defaultlib.Extend_Imm
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_IE
Compiling module xil_defaultlib.IE_IM
Compiling module xil_defaultlib.IM_IW
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1001.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
               20000: 00000000
               40000: 00000000
               60000: 00000000
               80000: 00000000
              100000: 00000000
              120000: 00000000
              140000: 00000000
              160000: 00000000
              180000: 00000000
              200000: 00000000
              220000: 00000000
              240000: 00000000
              260000: 00000000
              280000: 00000000
              300000: 00000000
              320000: 00000000
              340000: 00000000
              360000: 00000000
              380000: 00000000
              400000: 00000000
              420000: 00000000
              440000: 00000000
              460000: 00000000
              480000: 00000000
              500000: 00000000
              520000: 00000000
              540000: 00000000
              560000: 00000000
              580000: 00000000
              600000: 00000000
              620000: 00000000
$finish called at time : 640 ns : File "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu_tb.sv" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1001.258 ; gain = 0.000
save_wave_config {C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/cpu_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/cpu_tb_behav.wcfg
set_property xsim.view C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/cpu_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Full_Adder_1_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Banco_Registros.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Control_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Extensor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend_Imm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ID_IE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_IE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IE_IM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IE_IM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IF_ID.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IM_IW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_IW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Memoria_datos.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Program_Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/memoria_instrucciones.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
"xelab -wto b493a55b3d434716a8632aae73b64cea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b493a55b3d434716a8632aae73b64cea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu.sv" Line 2. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Control_Unit.sv" Line 2. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/memoria_instrucciones.sv" Line 3. Module instrmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Banco_Registros.sv" Line 1. Module Register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ALU.sv" Line 3. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Memoria_datos.sv" Line 3. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.Register_bank
Compiling module xil_defaultlib.Full_Adder_1_bit
Compiling module xil_defaultlib.Adder_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MUX_2
Compiling module xil_defaultlib.Extend_Imm
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_IE
Compiling module xil_defaultlib.IE_IM
Compiling module xil_defaultlib.IM_IW
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1001.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -view {C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/cpu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/cpu_tb_behav.wcfg
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
               20000: 00000000
               40000: 00000000
               60000: 00000000
               80000: 00000000
              100000: 00000000
              120000: 00000000
              140000: 00000000
              160000: 00000000
              180000: 00000000
              200000: 00000000
              220000: 00000000
              240000: 00000000
              260000: 00000000
              280000: 00000000
              300000: 00000000
              320000: 00000000
              340000: 00000000
              360000: 00000000
              380000: 00000000
              400000: 00000000
              420000: 00000000
              440000: 00000000
              460000: 00000000
              480000: 00000000
              500000: 00000000
              520000: 00000000
              540000: 00000000
              560000: 00000000
              580000: 00000000
              600000: 00000000
              620000: 00000000
$finish called at time : 640 ns : File "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu_tb.sv" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1001.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Full_Adder_1_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Banco_Registros.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Control_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Extensor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend_Imm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ID_IE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_IE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IE_IM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IE_IM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IF_ID.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/IM_IW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_IW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Memoria_datos.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Program_Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/memoria_instrucciones.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
"xelab -wto b493a55b3d434716a8632aae73b64cea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b493a55b3d434716a8632aae73b64cea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu.sv" Line 2. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Control_Unit.sv" Line 2. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/memoria_instrucciones.sv" Line 3. Module instrmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Banco_Registros.sv" Line 1. Module Register_bank doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/ALU.sv" Line 3. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Memoria_datos.sv" Line 3. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/MUX_2.sv" Line 3. Module MUX_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 3. Module Adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/Adder.sv" Line 43. Module Full_Adder_1_bit doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.Register_bank
Compiling module xil_defaultlib.Full_Adder_1_bit
Compiling module xil_defaultlib.Adder_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MUX_2
Compiling module xil_defaultlib.Extend_Imm
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_IE
Compiling module xil_defaultlib.IE_IM
Compiling module xil_defaultlib.IM_IW
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1001.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -view {C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/cpu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/cpu_tb_behav.wcfg
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
               20000: 00000000
               40000: 00000000
               60000: 00000000
               80000: 00000000
              100000: 21212121
              120000: 23232323
              140000: 00000000
              160000: 00000000
              180000: 00000000
              200000: 00000000
              220000: 44444444
              240000: fdfdfdfe
              260000: 21212121
              280000: 23232323
              300000: 44444444
              320000: 44444444
              340000: 44444444
              360000: 44444444
              380000: 44444444
              400000: 44444444
              420000: 44444444
              440000: 44444444
              460000: 44444444
              480000: 44444444
              500000: 44444444
              520000: 44444444
              540000: 44444444
              560000: 44444444
              580000: 44444444
              600000: 44444444
              620000: 44444444
$finish called at time : 640 ns : File "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu_tb.sv" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1001.258 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Jun 24 16:28:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.runs/synth_1/runme.log
reset_simulation -simset sim_1 -mode post-synthesis -type timing
reset_simulation -simset sim_1 -mode post-synthesis -type timing
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 3328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'cpu' is not ideal for floorplanning, since the cellview 'data_memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1239.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1342.750 ; gain = 341.492
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/synth/timing/xsim/cpu_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/synth/timing/xsim/cpu_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1797.699 ; gain = 339.641
INFO: [SIM-utils-36] Netlist generated:C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/synth/timing/xsim/cpu_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/synth/timing/xsim/cpu_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/synth/timing/xsim/cpu_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_IE
INFO: [VRFC 10-311] analyzing module IE_IM
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-311] analyzing module IM_IW
INFO: [VRFC 10-311] analyzing module MUX_2
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module Register_bank
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/XPC/Desktop/TallerDigitales/Lab4/cpu2/pipeline/pipeline.sim/sim_1/synth/timing/xsim'
"xelab -wto b493a55b3d434716a8632aae73b64cea --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot cpu_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b493a55b3d434716a8632aae73b64cea --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot cpu_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:38 ; elapsed = 00:19:18 . Memory (MB): peak = 1800.301 ; gain = 2.602
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:01:03 ; elapsed = 00:19:40 . Memory (MB): peak = 1800.301 ; gain = 799.043
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 16:51:00 2025...
