Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Nov 10 16:51:10 2022
| Host         : PARALED03 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file VGACounter_timing_summary_routed.rpt -pb VGACounter_timing_summary_routed.pb -rpx VGACounter_timing_summary_routed.rpx -warn_on_violation
| Design       : VGACounter
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 84 register/latch pins with no clock driven by root clock pin: Inst_vga_ctrl_640x480_60Hz/clk_25MHz_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Teclado/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)

 There are 1291 register/latch pins with no clock driven by root clock pin: clk_interno_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2833 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.397        0.000                      0                  642        0.139        0.000                      0                  642        4.500        0.000                       0                   340  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.397        0.000                      0                  642        0.139        0.000                      0                  642        4.500        0.000                       0                   340  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.375ns (25.058%)  route 4.112ns (74.942%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.639     5.160    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.478     5.638 f  Teclado/ps2_keyboard_0/ps2_code_reg[4]/Q
                         net (fo=105, routed)         1.866     7.505    Teclado/ps2_keyboard_0/ps2_code[4]
    SLICE_X11Y3          LUT3 (Prop_lut3_I2_O)        0.323     7.828 r  Teclado/ps2_keyboard_0/ascii[6]_i_39/O
                         net (fo=1, routed)           0.652     8.479    Teclado/ps2_keyboard_0/ascii[6]_i_39_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I4_O)        0.326     8.805 r  Teclado/ps2_keyboard_0/ascii[6]_i_27/O
                         net (fo=2, routed)           0.790     9.595    Teclado/ps2_keyboard_0/ascii[6]_i_27_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I0_O)        0.124     9.719 r  Teclado/ps2_keyboard_0/ascii[5]_i_2/O
                         net (fo=1, routed)           0.804    10.523    Teclado/ps2_keyboard_0/ascii[5]_i_2_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I0_O)        0.124    10.647 r  Teclado/ps2_keyboard_0/ascii[5]_i_1/O
                         net (fo=1, routed)           0.000    10.647    Teclado/ps2_keyboard_0_n_1
    SLICE_X9Y5           FDRE                                         r  Teclado/ascii_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.450    14.791    Teclado/CLK_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  Teclado/ascii_reg[5]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)        0.029    15.045    Teclado/ascii_reg[5]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.647    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 1.145ns (20.816%)  route 4.355ns (79.184%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.639     5.160    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.478     5.638 r  Teclado/ps2_keyboard_0/ps2_code_reg[4]/Q
                         net (fo=105, routed)         2.019     7.657    Teclado/ps2_keyboard_0/ps2_code[4]
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.295     7.952 r  Teclado/ps2_keyboard_0/caps_lock_i_3/O
                         net (fo=2, routed)           1.012     8.964    Teclado/ps2_keyboard_0/caps_lock_i_3_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.124     9.088 r  Teclado/ps2_keyboard_0/ascii[0]_i_13/O
                         net (fo=1, routed)           0.676     9.764    Teclado/ps2_keyboard_0/ascii[0]_i_13_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I2_O)        0.124     9.888 r  Teclado/ps2_keyboard_0/ascii[0]_i_4/O
                         net (fo=1, routed)           0.649    10.537    Teclado/ps2_keyboard_0/ascii[0]_i_4_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I2_O)        0.124    10.661 r  Teclado/ps2_keyboard_0/ascii[0]_i_1/O
                         net (fo=1, routed)           0.000    10.661    Teclado/ps2_keyboard_0_n_6
    SLICE_X6Y3           FDRE                                         r  Teclado/ascii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.517    14.858    Teclado/CLK_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  Teclado/ascii_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)        0.077    15.160    Teclado/ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.242ns (23.457%)  route 4.053ns (76.543%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.639     5.160    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  Teclado/ps2_keyboard_0/ps2_code_reg[0]/Q
                         net (fo=84, routed)          1.739     7.417    Teclado/ps2_keyboard_0/ps2_code[0]
    SLICE_X8Y1           LUT2 (Prop_lut2_I1_O)        0.148     7.565 f  Teclado/ps2_keyboard_0/ascii[6]_i_32/O
                         net (fo=4, routed)           1.003     8.568    Teclado/ps2_keyboard_0/ascii[6]_i_32_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.328     8.896 r  Teclado/ps2_keyboard_0/ascii[6]_i_24/O
                         net (fo=1, routed)           0.886     9.782    Teclado/ps2_keyboard_0/ascii[6]_i_24_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.906 r  Teclado/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.425    10.331    Teclado/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  Teclado/ps2_keyboard_0/ascii[6]_i_2/O
                         net (fo=1, routed)           0.000    10.455    Teclado/ps2_keyboard_0_n_5
    SLICE_X8Y5           FDRE                                         r  Teclado/ascii_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.450    14.791    Teclado/CLK_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  Teclado/ascii_reg[6]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y5           FDRE (Setup_fdre_C_D)        0.077    15.093    Teclado/ascii_reg[6]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 2.667ns (50.543%)  route 2.610ns (49.457%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.545     5.066    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.456     5.522 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.188     6.710    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I1_O)        0.124     6.834 r  Inst_MouseCtl/gtOp_carry_i_15/O
                         net (fo=1, routed)           0.000     6.834    Inst_MouseCtl/gtOp_carry_i_15_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.384 r  Inst_MouseCtl/gtOp_carry_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.384    Inst_MouseCtl/gtOp_carry_i_3__2_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  Inst_MouseCtl/gtOp_carry_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.498    Inst_MouseCtl/gtOp_carry_i_1__2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.832 r  Inst_MouseCtl/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.788     8.620    Inst_MouseCtl/plusOp6[9]
    SLICE_X7Y80          LUT2 (Prop_lut2_I0_O)        0.303     8.923 r  Inst_MouseCtl/gtOp_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     8.923    Inst_MouseCtl/gtOp_carry__0_i_4__2_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.380 f  Inst_MouseCtl/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.633    10.014    Inst_MouseCtl/gtOp__27
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.329    10.343 r  Inst_MouseCtl/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    10.343    Inst_MouseCtl/x_pos[8]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  Inst_MouseCtl/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.498    14.839    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  Inst_MouseCtl/x_pos_reg[8]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X3Y80          FDRE (Setup_fdre_C_D)        0.031    15.093    Inst_MouseCtl/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 2.667ns (50.581%)  route 2.606ns (49.419%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.545     5.066    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.456     5.522 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.188     6.710    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I1_O)        0.124     6.834 r  Inst_MouseCtl/gtOp_carry_i_15/O
                         net (fo=1, routed)           0.000     6.834    Inst_MouseCtl/gtOp_carry_i_15_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.384 r  Inst_MouseCtl/gtOp_carry_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.384    Inst_MouseCtl/gtOp_carry_i_3__2_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  Inst_MouseCtl/gtOp_carry_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.498    Inst_MouseCtl/gtOp_carry_i_1__2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.832 r  Inst_MouseCtl/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.788     8.620    Inst_MouseCtl/plusOp6[9]
    SLICE_X7Y80          LUT2 (Prop_lut2_I0_O)        0.303     8.923 r  Inst_MouseCtl/gtOp_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     8.923    Inst_MouseCtl/gtOp_carry__0_i_4__2_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.380 f  Inst_MouseCtl/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.629    10.010    Inst_MouseCtl/gtOp__27
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.329    10.339 r  Inst_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    10.339    Inst_MouseCtl/x_pos[10]_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  Inst_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.498    14.839    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  Inst_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X3Y80          FDRE (Setup_fdre_C_D)        0.029    15.091    Inst_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 0.890ns (18.358%)  route 3.958ns (81.642%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.639     5.160    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  Teclado/ps2_keyboard_0/ps2_code_reg[3]/Q
                         net (fo=102, routed)         2.176     7.854    Teclado/ps2_keyboard_0/ps2_code[3]
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.124     7.978 f  Teclado/ps2_keyboard_0/ascii[6]_i_19/O
                         net (fo=2, routed)           0.747     8.726    Teclado/ps2_keyboard_0/ascii[6]_i_19_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I3_O)        0.124     8.850 r  Teclado/ps2_keyboard_0/ascii[6]_i_4/O
                         net (fo=1, routed)           0.295     9.144    Teclado/ps2_keyboard_0/ascii[6]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.124     9.268 r  Teclado/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=8, routed)           0.740    10.008    Teclado/ps2_keyboard_0_n_2
    SLICE_X9Y3           FDRE                                         r  Teclado/ascii_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.450    14.791    Teclado/CLK_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  Teclado/ascii_reg[4]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y3           FDRE (Setup_fdre_C_CE)      -0.205    14.811    Teclado/ascii_reg[4]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 1.382ns (26.668%)  route 3.800ns (73.332%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.639     5.160    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.478     5.638 f  Teclado/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=80, routed)          1.968     7.606    Teclado/ps2_keyboard_0/ps2_code[6]
    SLICE_X9Y5           LUT5 (Prop_lut5_I2_O)        0.324     7.930 r  Teclado/ps2_keyboard_0/ascii[1]_i_16/O
                         net (fo=1, routed)           0.643     8.573    Teclado/ps2_keyboard_0/ascii[1]_i_16_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.332     8.905 r  Teclado/ps2_keyboard_0/ascii[1]_i_5/O
                         net (fo=1, routed)           0.433     9.338    Teclado/ps2_keyboard_0/ascii[1]_i_5_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I0_O)        0.124     9.462 f  Teclado/ps2_keyboard_0/ascii[1]_i_2/O
                         net (fo=1, routed)           0.756    10.219    Teclado/ps2_keyboard_0/ascii[1]_i_2_n_0
    SLICE_X6Y1           LUT4 (Prop_lut4_I0_O)        0.124    10.343 r  Teclado/ps2_keyboard_0/ascii[1]_i_1/O
                         net (fo=1, routed)           0.000    10.343    Teclado/ps2_keyboard_0_n_10
    SLICE_X6Y1           FDRE                                         r  Teclado/ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.518    14.859    Teclado/CLK_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  Teclado/ascii_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y1           FDRE (Setup_fdre_C_D)        0.077    15.161    Teclado/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 2.667ns (51.353%)  route 2.527ns (48.647%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.545     5.066    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.456     5.522 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.188     6.710    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I1_O)        0.124     6.834 r  Inst_MouseCtl/gtOp_carry_i_15/O
                         net (fo=1, routed)           0.000     6.834    Inst_MouseCtl/gtOp_carry_i_15_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.384 r  Inst_MouseCtl/gtOp_carry_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.384    Inst_MouseCtl/gtOp_carry_i_3__2_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  Inst_MouseCtl/gtOp_carry_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.498    Inst_MouseCtl/gtOp_carry_i_1__2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.832 r  Inst_MouseCtl/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.788     8.620    Inst_MouseCtl/plusOp6[9]
    SLICE_X7Y80          LUT2 (Prop_lut2_I0_O)        0.303     8.923 r  Inst_MouseCtl/gtOp_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     8.923    Inst_MouseCtl/gtOp_carry__0_i_4__2_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.380 f  Inst_MouseCtl/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.550     9.930    Inst_MouseCtl/gtOp__27
    SLICE_X7Y78          LUT5 (Prop_lut5_I4_O)        0.329    10.259 r  Inst_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.259    Inst_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  Inst_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.495    14.836    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  Inst_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)        0.029    15.088    Inst_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 2.667ns (51.382%)  route 2.524ns (48.618%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.545     5.066    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.456     5.522 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.188     6.710    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I1_O)        0.124     6.834 r  Inst_MouseCtl/gtOp_carry_i_15/O
                         net (fo=1, routed)           0.000     6.834    Inst_MouseCtl/gtOp_carry_i_15_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.384 r  Inst_MouseCtl/gtOp_carry_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.384    Inst_MouseCtl/gtOp_carry_i_3__2_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  Inst_MouseCtl/gtOp_carry_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.498    Inst_MouseCtl/gtOp_carry_i_1__2_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.832 r  Inst_MouseCtl/x_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.788     8.620    Inst_MouseCtl/plusOp6[9]
    SLICE_X7Y80          LUT2 (Prop_lut2_I0_O)        0.303     8.923 r  Inst_MouseCtl/gtOp_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     8.923    Inst_MouseCtl/gtOp_carry__0_i_4__2_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.380 r  Inst_MouseCtl/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.547     9.927    Inst_MouseCtl/gtOp__27
    SLICE_X7Y78          LUT5 (Prop_lut5_I3_O)        0.329    10.256 r  Inst_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.256    Inst_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  Inst_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.495    14.836    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  Inst_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)        0.031    15.090    Inst_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 Teclado/ps2_keyboard_0/ps2_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/shift_l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.260ns (24.627%)  route 3.856ns (75.373%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.639     5.160    Teclado/ps2_keyboard_0/CLK_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  Teclado/ps2_keyboard_0/ps2_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.478     5.638 f  Teclado/ps2_keyboard_0/ps2_code_reg[7]/Q
                         net (fo=21, routed)          2.243     7.881    Teclado/ps2_keyboard_0/ps2_code[7]
    SLICE_X3Y5           LUT3 (Prop_lut3_I2_O)        0.326     8.207 r  Teclado/ps2_keyboard_0/shift_l_i_3/O
                         net (fo=2, routed)           1.193     9.401    Teclado/ps2_keyboard_0/shift_l_i_3_n_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I0_O)        0.332     9.733 r  Teclado/ps2_keyboard_0/shift_l_i_2/O
                         net (fo=1, routed)           0.420    10.153    Teclado/ps2_keyboard_0/shift_l_i_2_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.124    10.277 r  Teclado/ps2_keyboard_0/shift_l_i_1/O
                         net (fo=1, routed)           0.000    10.277    Teclado/ps2_keyboard_0_n_14
    SLICE_X4Y4           FDRE                                         r  Teclado/shift_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.517    14.858    Teclado/CLK_IBUF_BUFG
    SLICE_X4Y4           FDRE                                         r  Teclado/shift_l_reg/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y4           FDRE (Setup_fdre_C_D)        0.031    15.114    Teclado/shift_l_reg
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.591     1.474    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.069     1.684    Inst_MouseCtl/Inst_Ps2Interface/ps2_data_clean
    SLICE_X0Y88          FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.861     1.989    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.071     1.545    Inst_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.591     1.474    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.076     1.692    Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X0Y88          FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.861     1.989    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.075     1.549    Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.052%)  route 0.062ns (24.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.596     1.479    Teclado/ps2_keyboard_0/debounce_ps2_clk/CLK_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[2]/Q
                         net (fo=5, routed)           0.062     1.682    Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg_n_0_[2]
    SLICE_X1Y2           LUT6 (Prop_lut6_I1_O)        0.045     1.727 r  Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.727    Teclado/ps2_keyboard_0/debounce_ps2_clk/plusOp[5]
    SLICE_X1Y2           FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.867     1.994    Teclado/ps2_keyboard_0/debounce_ps2_clk/CLK_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[5]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.092     1.584    Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.800%)  route 0.088ns (32.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.590     1.473    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[1]/Q
                         net (fo=7, routed)           0.088     1.703    Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg__0[1]
    SLICE_X5Y91          LUT6 (Prop_lut6_I3_O)        0.045     1.748 r  Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.748    Inst_MouseCtl/Inst_Ps2Interface/plusOp__2[5]
    SLICE_X5Y91          FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.860     1.988    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.092     1.578    Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.409%)  route 0.107ns (36.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.587     1.470    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  Inst_MouseCtl/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Inst_MouseCtl/tx_data_reg[5]/Q
                         net (fo=2, routed)           0.107     1.719    Inst_MouseCtl/Inst_Ps2Interface/Q[5]
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.045     1.764 r  Inst_MouseCtl/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.764    Inst_MouseCtl/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.856     1.984    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.092     1.577    Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Teclado/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.626%)  route 0.138ns (49.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.592     1.475    Teclado/ps2_keyboard_0/debounce_ps2_data/CLK_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Teclado/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.138     1.754    Teclado/ps2_keyboard_0/debounce_ps2_data/flipflops_reg_n_0_[0]
    SLICE_X0Y11          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.864     1.991    Teclado/ps2_keyboard_0/debounce_ps2_data/CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.075     1.567    Teclado/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Teclado/prev_ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.595     1.478    Teclado/CLK_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  Teclado/prev_ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.128     1.606 f  Teclado/prev_ps2_code_new_reg/Q
                         net (fo=1, routed)           0.054     1.661    Teclado/ps2_keyboard_0/prev_ps2_code_new_reg
    SLICE_X3Y5           LUT5 (Prop_lut5_I1_O)        0.099     1.760 r  Teclado/ps2_keyboard_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.760    Teclado/ps2_keyboard_0_n_8
    SLICE_X3Y5           FDRE                                         r  Teclado/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.866     1.993    Teclado/CLK_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  Teclado/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.091     1.569    Teclado/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.596     1.479    Teclado/ps2_keyboard_0/debounce_ps2_clk/CLK_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[0]/Q
                         net (fo=7, routed)           0.109     1.729    Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg_n_0_[0]
    SLICE_X1Y2           LUT5 (Prop_lut5_I1_O)        0.045     1.774 r  Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.774    Teclado/ps2_keyboard_0/debounce_ps2_clk/plusOp[4]
    SLICE_X1Y2           FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.867     1.994    Teclado/ps2_keyboard_0/debounce_ps2_clk/CLK_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[4]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.091     1.583    Teclado/ps2_keyboard_0/debounce_ps2_clk/counter_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.591     1.474    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=2, routed)           0.109     1.724    Inst_MouseCtl/Inst_Ps2Interface/clk_inter
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.045     1.769 r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.769    Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.861     1.989    Inst_MouseCtl/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism             -0.502     1.487    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.091     1.578    Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/x_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/xpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.585     1.468    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  Inst_MouseCtl/x_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Inst_MouseCtl/x_pos_reg[8]/Q
                         net (fo=5, routed)           0.128     1.738    Inst_MouseCtl/x_pos[8]
    SLICE_X3Y78          FDRE                                         r  Inst_MouseCtl/xpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.851     1.979    Inst_MouseCtl/CLK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  Inst_MouseCtl/xpos_reg[8]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.066     1.546    Inst_MouseCtl/xpos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y8     Teclado/sig_ascii_new_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y8     Teclado/st1_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y81    Inst_MouseCtl/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81    Inst_MouseCtl/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81    Inst_MouseCtl/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81    Inst_MouseCtl/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81    Inst_MouseCtl/FSM_onehot_state_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81    Inst_MouseCtl/FSM_onehot_state_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80    Inst_MouseCtl/FSM_onehot_state_reg[15]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85    Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86    Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85    Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85    Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85    Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85    Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86    Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85    Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85    Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86    Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y81    Inst_MouseCtl/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81    Inst_MouseCtl/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81    Inst_MouseCtl/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81    Inst_MouseCtl/FSM_onehot_state_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81    Inst_MouseCtl/FSM_onehot_state_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81    Inst_MouseCtl/FSM_onehot_state_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80    Inst_MouseCtl/FSM_onehot_state_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80    Inst_MouseCtl/FSM_onehot_state_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81    Inst_MouseCtl/FSM_onehot_state_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y81    Inst_MouseCtl/FSM_onehot_state_reg[18]/C



