Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,197
design__inferred_latch__count,0
design__instance__count,27494
design__instance__area,225669
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,339
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00883686076849699
power__switching__total,0.003126739989966154
power__leakage__total,2.99917957136131E-7
power__total,0.011963900178670883
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.3187671883345755
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2505447586980148
timing__hold__ws__corner:nom_tt_025C_1v80,0.39141713200740874
timing__setup__ws__corner:nom_tt_025C_1v80,9.786379983388843
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.391417
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,11.161716
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,339
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.44973837038573256
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.30066605611800074
timing__hold__ws__corner:nom_ss_100C_1v60,0.9003658073947295
timing__setup__ws__corner:nom_ss_100C_1v60,3.35127490799304
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.900366
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,3.351275
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,339
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2648141780813325
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2537086168519203
timing__hold__ws__corner:nom_ff_n40C_1v95,0.21589641796522982
timing__setup__ws__corner:nom_ff_n40C_1v95,11.77908737222304
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.215896
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.379230
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,6
design__max_fanout_violation__count,339
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.2527239600235323
clock__skew__worst_setup,0.23438862625328918
timing__hold__ws,0.21496199873012686
timing__setup__ws,2.7579397324295822
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.214962
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.757940
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 580.0 580.0
design__core__bbox,5.52 10.88 574.08 568.48
design__io,158
design__die__area,336400
design__core__area,317029
design__instance__count__stdcell,27494
design__instance__area__stdcell,225669
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.711824
design__instance__utilization__stdcell,0.711824
design__instance__count__class:inverter,158
design__instance__count__class:sequential_cell,3367
design__instance__count__class:multi_input_combinational_cell,10158
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,28255
design__instance__count__class:tap_cell,4554
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,319.02
design__instance__displacement__mean,0.011
design__instance__displacement__max,24.18
route__wirelength__estimated,616410
design__violations,0
design__instance__count__class:timing_repair_buffer,3632
design__instance__count__class:clock_buffer,136
design__instance__count__class:clock_inverter,29
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2
antenna__violating__nets,20
antenna__violating__pins,21
route__antenna_violation__count,20
design__instance__count__class:antenna_cell,5460
antenna_diodes_count,66
route__net,17543
route__net__special,2
route__drc_errors__iter:1,24841
route__wirelength__iter:1,789478
route__drc_errors__iter:2,14480
route__wirelength__iter:2,783472
route__drc_errors__iter:3,13900
route__wirelength__iter:3,781873
route__drc_errors__iter:4,2716
route__wirelength__iter:4,778496
route__drc_errors__iter:5,872
route__wirelength__iter:5,778235
route__drc_errors__iter:6,514
route__wirelength__iter:6,778213
route__drc_errors__iter:7,206
route__wirelength__iter:7,778326
route__drc_errors__iter:8,85
route__wirelength__iter:8,778249
route__drc_errors__iter:9,67
route__wirelength__iter:9,778260
route__drc_errors__iter:10,63
route__wirelength__iter:10,778261
route__drc_errors__iter:11,57
route__wirelength__iter:11,778268
route__drc_errors__iter:12,37
route__wirelength__iter:12,778282
route__drc_errors__iter:13,17
route__wirelength__iter:13,778282
route__drc_errors__iter:14,16
route__wirelength__iter:14,778282
route__drc_errors__iter:15,16
route__wirelength__iter:15,778282
route__drc_errors__iter:16,16
route__wirelength__iter:16,778282
route__drc_errors__iter:17,16
route__wirelength__iter:17,778282
route__drc_errors__iter:18,16
route__wirelength__iter:18,778282
route__drc_errors__iter:19,13
route__wirelength__iter:19,778283
route__drc_errors__iter:20,4
route__wirelength__iter:20,778302
route__drc_errors__iter:21,4
route__wirelength__iter:21,778302
route__drc_errors__iter:22,4
route__wirelength__iter:22,778302
route__drc_errors__iter:23,4
route__wirelength__iter:23,778302
route__drc_errors__iter:24,4
route__wirelength__iter:24,778302
route__drc_errors__iter:25,4
route__wirelength__iter:25,778302
route__drc_errors__iter:26,4
route__wirelength__iter:26,778302
route__drc_errors__iter:27,4
route__wirelength__iter:27,778295
route__drc_errors__iter:28,3
route__wirelength__iter:28,778295
route__drc_errors__iter:29,3
route__wirelength__iter:29,778295
route__drc_errors__iter:30,3
route__wirelength__iter:30,778295
route__drc_errors__iter:31,3
route__wirelength__iter:31,778295
route__drc_errors__iter:32,3
route__wirelength__iter:32,778295
route__drc_errors__iter:33,3
route__wirelength__iter:33,778295
route__drc_errors__iter:34,3
route__wirelength__iter:34,778295
route__drc_errors__iter:35,2
route__wirelength__iter:35,778321
route__drc_errors__iter:36,2
route__wirelength__iter:36,778321
route__drc_errors__iter:37,2
route__wirelength__iter:37,778321
route__drc_errors__iter:38,2
route__wirelength__iter:38,778321
route__drc_errors__iter:39,2
route__wirelength__iter:39,778321
route__drc_errors__iter:40,2
route__wirelength__iter:40,778321
route__drc_errors__iter:41,2
route__wirelength__iter:41,778321
route__drc_errors__iter:42,2
route__wirelength__iter:42,778321
route__drc_errors__iter:43,0
route__wirelength__iter:43,778331
route__drc_errors,0
route__wirelength,778331
route__vias,160742
route__vias__singlecut,160742
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,897.52
timing__unannotated_net__count__corner:nom_tt_025C_1v80,67
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,67
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,67
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,339
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3054278028052894
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.23438862625328918
timing__hold__ws__corner:min_tt_025C_1v80,0.3868124818825475
timing__setup__ws__corner:min_tt_025C_1v80,9.990947907335011
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.386812
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,11.489675
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,67
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,339
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.4294993926524772
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.28042968740892704
timing__hold__ws__corner:min_ss_100C_1v60,0.8937117965307528
timing__setup__ws__corner:min_ss_100C_1v60,3.9386095499832967
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.893712
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,3.938610
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,67
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,339
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2527239600235323
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.24481484199472
timing__hold__ws__corner:min_ff_n40C_1v95,0.21496199873012686
timing__setup__ws__corner:min_ff_n40C_1v95,11.912909218503998
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.214962
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.583611
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,67
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,339
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3350760319606573
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.27078040576210205
timing__hold__ws__corner:max_tt_025C_1v80,0.3953312233914228
timing__setup__ws__corner:max_tt_025C_1v80,9.62167261986773
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.395331
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,10.825862
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,67
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,6
design__max_fanout_violation__count__corner:max_ss_100C_1v60,339
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.4744654803341194
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3289865140095162
timing__hold__ws__corner:max_ss_100C_1v60,0.905801459477025
timing__setup__ws__corner:max_ss_100C_1v60,2.7579397324295822
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.905801
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,2.757940
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,67
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,339
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2798963917639657
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2669243790439181
timing__hold__ws__corner:max_ff_n40C_1v95,0.21512042756022154
timing__setup__ws__corner:max_ff_n40C_1v95,11.670410745893369
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.215120
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,14.163362
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,67
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,67
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79955
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000454064
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000459627
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000402027
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000459627
design_powergrid__voltage__worst,0.000459627
design_powergrid__voltage__worst__net:VPWR,1.79955
design_powergrid__drop__worst,0.000459627
design_powergrid__drop__worst__net:VPWR,0.000454064
design_powergrid__voltage__worst__net:VGND,0.000459627
design_powergrid__drop__worst__net:VGND,0.000459627
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000408999999999999980433186552719604378580697812139987945556640625
ir__drop__worst,0.0004539999999999999764910274535623102565295994281768798828125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
