Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 28 17:07:03 2020
| Host         : Adam-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CLK50KHZ/desired_CLK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: CLK762HZ/desired_CLK_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fast_animation_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: led_count_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: led_count_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: led_count_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: led_count_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: led_count_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: med_animation_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line72/sclk_reg/Q (HIGH)

 There are 232 register/latch pins with no clock driven by root clock pin: oled_clock/desired_CLK_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: sample_clock/desired_CLK_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: slow_animation_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 760 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.442        0.000                      0                  158        0.066        0.000                      0                  158        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.442        0.000                      0                  158        0.066        0.000                      0                  158        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 nolabel_line72/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.244ns (27.554%)  route 3.271ns (72.446%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.622     5.143    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  nolabel_line72/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  nolabel_line72/count2_reg[11]/Q
                         net (fo=4, routed)           1.008     6.669    nolabel_line72/count2_reg[11]
    SLICE_X61Y59         LUT3 (Prop_lut3_I0_O)        0.152     6.821 r  nolabel_line72/sclk_i_12/O
                         net (fo=4, routed)           1.051     7.872    nolabel_line72/sclk_i_12_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I4_O)        0.326     8.198 r  nolabel_line72/sclk_i_10/O
                         net (fo=1, routed)           0.669     8.867    nolabel_line72/sclk_i_10_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.991 r  nolabel_line72/sclk_i_4/O
                         net (fo=1, routed)           0.542     9.534    nolabel_line72/sclk_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.658 r  nolabel_line72/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.658    nolabel_line72/sclk_i_1_n_0
    SLICE_X63Y60         FDRE                                         r  nolabel_line72/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.507    14.848    nolabel_line72/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  nolabel_line72/sclk_reg/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y60         FDRE (Setup_fdre_C_D)        0.029    15.100    nolabel_line72/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 CLK762HZ/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK762HZ/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.890ns (23.208%)  route 2.945ns (76.792%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.630     5.151    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y33         FDRE                                         r  CLK762HZ/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  CLK762HZ/counter_reg[18]/Q
                         net (fo=2, routed)           1.154     6.823    CLK762HZ/counter_reg[18]
    SLICE_X65Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.947 f  CLK762HZ/counter[0]_i_9/O
                         net (fo=1, routed)           0.295     7.242    CLK762HZ/counter[0]_i_9_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  CLK762HZ/counter[0]_i_4/O
                         net (fo=2, routed)           0.582     7.948    CLK762HZ/counter[0]_i_4_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.072 r  CLK762HZ/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.915     8.986    CLK762HZ/clear
    SLICE_X64Y35         FDRE                                         r  CLK762HZ/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.514    14.855    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  CLK762HZ/counter_reg[24]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y35         FDRE (Setup_fdre_C_R)       -0.524    14.570    CLK762HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 CLK762HZ/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK762HZ/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.890ns (23.208%)  route 2.945ns (76.792%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.630     5.151    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y33         FDRE                                         r  CLK762HZ/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  CLK762HZ/counter_reg[18]/Q
                         net (fo=2, routed)           1.154     6.823    CLK762HZ/counter_reg[18]
    SLICE_X65Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.947 f  CLK762HZ/counter[0]_i_9/O
                         net (fo=1, routed)           0.295     7.242    CLK762HZ/counter[0]_i_9_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  CLK762HZ/counter[0]_i_4/O
                         net (fo=2, routed)           0.582     7.948    CLK762HZ/counter[0]_i_4_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.072 r  CLK762HZ/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.915     8.986    CLK762HZ/clear
    SLICE_X64Y35         FDRE                                         r  CLK762HZ/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.514    14.855    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  CLK762HZ/counter_reg[25]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y35         FDRE (Setup_fdre_C_R)       -0.524    14.570    CLK762HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 CLK762HZ/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK762HZ/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.890ns (23.208%)  route 2.945ns (76.792%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.630     5.151    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y33         FDRE                                         r  CLK762HZ/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  CLK762HZ/counter_reg[18]/Q
                         net (fo=2, routed)           1.154     6.823    CLK762HZ/counter_reg[18]
    SLICE_X65Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.947 f  CLK762HZ/counter[0]_i_9/O
                         net (fo=1, routed)           0.295     7.242    CLK762HZ/counter[0]_i_9_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  CLK762HZ/counter[0]_i_4/O
                         net (fo=2, routed)           0.582     7.948    CLK762HZ/counter[0]_i_4_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.072 r  CLK762HZ/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.915     8.986    CLK762HZ/clear
    SLICE_X64Y35         FDRE                                         r  CLK762HZ/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.514    14.855    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  CLK762HZ/counter_reg[26]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y35         FDRE (Setup_fdre_C_R)       -0.524    14.570    CLK762HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 CLK762HZ/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK762HZ/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.890ns (23.208%)  route 2.945ns (76.792%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.630     5.151    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y33         FDRE                                         r  CLK762HZ/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  CLK762HZ/counter_reg[18]/Q
                         net (fo=2, routed)           1.154     6.823    CLK762HZ/counter_reg[18]
    SLICE_X65Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.947 f  CLK762HZ/counter[0]_i_9/O
                         net (fo=1, routed)           0.295     7.242    CLK762HZ/counter[0]_i_9_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  CLK762HZ/counter[0]_i_4/O
                         net (fo=2, routed)           0.582     7.948    CLK762HZ/counter[0]_i_4_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.072 r  CLK762HZ/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.915     8.986    CLK762HZ/clear
    SLICE_X64Y35         FDRE                                         r  CLK762HZ/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.514    14.855    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  CLK762HZ/counter_reg[27]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y35         FDRE (Setup_fdre_C_R)       -0.524    14.570    CLK762HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 CLK762HZ/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK762HZ/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.890ns (24.077%)  route 2.806ns (75.923%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.630     5.151    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y33         FDRE                                         r  CLK762HZ/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  CLK762HZ/counter_reg[18]/Q
                         net (fo=2, routed)           1.154     6.823    CLK762HZ/counter_reg[18]
    SLICE_X65Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.947 f  CLK762HZ/counter[0]_i_9/O
                         net (fo=1, routed)           0.295     7.242    CLK762HZ/counter[0]_i_9_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  CLK762HZ/counter[0]_i_4/O
                         net (fo=2, routed)           0.582     7.948    CLK762HZ/counter[0]_i_4_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.072 r  CLK762HZ/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.776     8.848    CLK762HZ/clear
    SLICE_X64Y34         FDRE                                         r  CLK762HZ/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.513    14.854    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  CLK762HZ/counter_reg[20]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X64Y34         FDRE (Setup_fdre_C_R)       -0.524    14.569    CLK762HZ/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 CLK762HZ/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK762HZ/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.890ns (24.077%)  route 2.806ns (75.923%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.630     5.151    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y33         FDRE                                         r  CLK762HZ/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  CLK762HZ/counter_reg[18]/Q
                         net (fo=2, routed)           1.154     6.823    CLK762HZ/counter_reg[18]
    SLICE_X65Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.947 f  CLK762HZ/counter[0]_i_9/O
                         net (fo=1, routed)           0.295     7.242    CLK762HZ/counter[0]_i_9_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  CLK762HZ/counter[0]_i_4/O
                         net (fo=2, routed)           0.582     7.948    CLK762HZ/counter[0]_i_4_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.072 r  CLK762HZ/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.776     8.848    CLK762HZ/clear
    SLICE_X64Y34         FDRE                                         r  CLK762HZ/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.513    14.854    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  CLK762HZ/counter_reg[21]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X64Y34         FDRE (Setup_fdre_C_R)       -0.524    14.569    CLK762HZ/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 CLK762HZ/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK762HZ/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.890ns (24.077%)  route 2.806ns (75.923%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.630     5.151    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y33         FDRE                                         r  CLK762HZ/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  CLK762HZ/counter_reg[18]/Q
                         net (fo=2, routed)           1.154     6.823    CLK762HZ/counter_reg[18]
    SLICE_X65Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.947 f  CLK762HZ/counter[0]_i_9/O
                         net (fo=1, routed)           0.295     7.242    CLK762HZ/counter[0]_i_9_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  CLK762HZ/counter[0]_i_4/O
                         net (fo=2, routed)           0.582     7.948    CLK762HZ/counter[0]_i_4_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.072 r  CLK762HZ/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.776     8.848    CLK762HZ/clear
    SLICE_X64Y34         FDRE                                         r  CLK762HZ/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.513    14.854    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  CLK762HZ/counter_reg[22]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X64Y34         FDRE (Setup_fdre_C_R)       -0.524    14.569    CLK762HZ/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 CLK762HZ/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK762HZ/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.890ns (24.077%)  route 2.806ns (75.923%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.630     5.151    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y33         FDRE                                         r  CLK762HZ/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  CLK762HZ/counter_reg[18]/Q
                         net (fo=2, routed)           1.154     6.823    CLK762HZ/counter_reg[18]
    SLICE_X65Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.947 f  CLK762HZ/counter[0]_i_9/O
                         net (fo=1, routed)           0.295     7.242    CLK762HZ/counter[0]_i_9_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  CLK762HZ/counter[0]_i_4/O
                         net (fo=2, routed)           0.582     7.948    CLK762HZ/counter[0]_i_4_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.072 r  CLK762HZ/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.776     8.848    CLK762HZ/clear
    SLICE_X64Y34         FDRE                                         r  CLK762HZ/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.513    14.854    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  CLK762HZ/counter_reg[23]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X64Y34         FDRE (Setup_fdre_C_R)       -0.524    14.569    CLK762HZ/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 CLK762HZ/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK762HZ/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.890ns (24.759%)  route 2.705ns (75.241%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.630     5.151    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y33         FDRE                                         r  CLK762HZ/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  CLK762HZ/counter_reg[18]/Q
                         net (fo=2, routed)           1.154     6.823    CLK762HZ/counter_reg[18]
    SLICE_X65Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.947 f  CLK762HZ/counter[0]_i_9/O
                         net (fo=1, routed)           0.295     7.242    CLK762HZ/counter[0]_i_9_n_0
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  CLK762HZ/counter[0]_i_4/O
                         net (fo=2, routed)           0.582     7.948    CLK762HZ/counter[0]_i_4_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.072 r  CLK762HZ/counter[0]_i_1__0/O
                         net (fo=32, routed)          0.674     8.746    CLK762HZ/clear
    SLICE_X64Y32         FDRE                                         r  CLK762HZ/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.511    14.852    CLK762HZ/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  CLK762HZ/counter_reg[12]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDRE (Setup_fdre_C_R)       -0.524    14.567    CLK762HZ/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  5.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sample_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clock/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.288ns (66.094%)  route 0.148ns (33.906%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  sample_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sample_clock/counter_reg[0]/Q
                         net (fo=4, routed)           0.148     1.733    sample_clock/counter_reg_n_0_[0]
    SLICE_X37Y50         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.880 r  sample_clock/counter_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.880    sample_clock/counter_reg[4]_i_1__1_n_7
    SLICE_X37Y50         FDRE                                         r  sample_clock/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     1.958    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  sample_clock/counter_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.814    sample_clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sample_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.308ns (67.582%)  route 0.148ns (32.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  sample_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sample_clock/counter_reg[0]/Q
                         net (fo=4, routed)           0.148     1.733    sample_clock/counter_reg_n_0_[0]
    SLICE_X37Y50         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.900 r  sample_clock/counter_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.900    sample_clock/counter_reg[4]_i_1__1_n_5
    SLICE_X37Y50         FDRE                                         r  sample_clock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     1.958    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  sample_clock/counter_reg[3]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.814    sample_clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sample_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clock/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.316ns (68.141%)  route 0.148ns (31.859%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  sample_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sample_clock/counter_reg[0]/Q
                         net (fo=4, routed)           0.148     1.733    sample_clock/counter_reg_n_0_[0]
    SLICE_X37Y50         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.908 r  sample_clock/counter_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.908    sample_clock/counter_reg[4]_i_1__1_n_6
    SLICE_X37Y50         FDRE                                         r  sample_clock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     1.958    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  sample_clock/counter_reg[2]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.814    sample_clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sample_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.330ns (69.075%)  route 0.148ns (30.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  sample_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sample_clock/counter_reg[0]/Q
                         net (fo=4, routed)           0.148     1.733    sample_clock/counter_reg_n_0_[0]
    SLICE_X37Y50         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189     1.922 r  sample_clock/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.922    sample_clock/counter_reg[4]_i_1__1_n_4
    SLICE_X37Y50         FDRE                                         r  sample_clock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     1.958    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  sample_clock/counter_reg[4]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.814    sample_clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 sample_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.368ns (71.353%)  route 0.148ns (28.647%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  sample_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sample_clock/counter_reg[0]/Q
                         net (fo=4, routed)           0.148     1.733    sample_clock/counter_reg_n_0_[0]
    SLICE_X37Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.906 r  sample_clock/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.906    sample_clock/counter_reg[4]_i_1__1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  sample_clock/counter_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.960    sample_clock/counter_reg[8]_i_1__1_n_7
    SLICE_X37Y51         FDRE                                         r  sample_clock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     1.958    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  sample_clock/counter_reg[5]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.814    sample_clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sample_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clock/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.379ns (71.952%)  route 0.148ns (28.048%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  sample_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sample_clock/counter_reg[0]/Q
                         net (fo=4, routed)           0.148     1.733    sample_clock/counter_reg_n_0_[0]
    SLICE_X37Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.906 r  sample_clock/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.906    sample_clock/counter_reg[4]_i_1__1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.971 r  sample_clock/counter_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.971    sample_clock/counter_reg[8]_i_1__1_n_5
    SLICE_X37Y51         FDRE                                         r  sample_clock/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     1.958    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  sample_clock/counter_reg[7]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.814    sample_clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sample_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clock/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.404ns (73.222%)  route 0.148ns (26.778%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  sample_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sample_clock/counter_reg[0]/Q
                         net (fo=4, routed)           0.148     1.733    sample_clock/counter_reg_n_0_[0]
    SLICE_X37Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.906 r  sample_clock/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.906    sample_clock/counter_reg[4]_i_1__1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.996 r  sample_clock/counter_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.996    sample_clock/counter_reg[8]_i_1__1_n_6
    SLICE_X37Y51         FDRE                                         r  sample_clock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     1.958    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  sample_clock/counter_reg[6]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.814    sample_clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sample_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clock/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.404ns (73.222%)  route 0.148ns (26.778%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  sample_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sample_clock/counter_reg[0]/Q
                         net (fo=4, routed)           0.148     1.733    sample_clock/counter_reg_n_0_[0]
    SLICE_X37Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.906 r  sample_clock/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.906    sample_clock/counter_reg[4]_i_1__1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.996 r  sample_clock/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.996    sample_clock/counter_reg[8]_i_1__1_n_4
    SLICE_X37Y51         FDRE                                         r  sample_clock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     1.958    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  sample_clock/counter_reg[8]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.814    sample_clock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sample_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clock/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.407ns (73.367%)  route 0.148ns (26.633%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  sample_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sample_clock/counter_reg[0]/Q
                         net (fo=4, routed)           0.148     1.733    sample_clock/counter_reg_n_0_[0]
    SLICE_X37Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.906 r  sample_clock/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.906    sample_clock/counter_reg[4]_i_1__1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  sample_clock/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.945    sample_clock/counter_reg[8]_i_1__1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  sample_clock/counter_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.999    sample_clock/counter_reg[11]_i_2_n_7
    SLICE_X37Y52         FDRE                                         r  sample_clock/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     1.958    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  sample_clock/counter_reg[9]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.105     1.814    sample_clock/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 sample_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clock/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.418ns (73.885%)  route 0.148ns (26.115%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     1.444    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  sample_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sample_clock/counter_reg[0]/Q
                         net (fo=4, routed)           0.148     1.733    sample_clock/counter_reg_n_0_[0]
    SLICE_X37Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.906 r  sample_clock/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.906    sample_clock/counter_reg[4]_i_1__1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  sample_clock/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.945    sample_clock/counter_reg[8]_i_1__1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  sample_clock/counter_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.010    sample_clock/counter_reg[11]_i_2_n_5
    SLICE_X37Y52         FDRE                                         r  sample_clock/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     1.958    sample_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  sample_clock/counter_reg[11]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.105     1.814    sample_clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24    CLK50KHZ/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24    CLK50KHZ/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24    CLK50KHZ/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    CLK50KHZ/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24    CLK50KHZ/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    CLK50KHZ/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    CLK50KHZ/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    CLK50KHZ/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    CLK50KHZ/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   sample_clock/desired_CLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y59   nolabel_line72/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   nolabel_line72/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y61   nolabel_line72/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y59   nolabel_line72/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y59   nolabel_line72/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y59   nolabel_line72/count2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y60   nolabel_line72/count2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y60   nolabel_line72/count2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y60   nolabel_line72/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    CLK50KHZ/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    CLK50KHZ/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    CLK50KHZ/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    CLK50KHZ/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    CLK50KHZ/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    CLK50KHZ/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    CLK50KHZ/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    CLK50KHZ/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    CLK50KHZ/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    CLK50KHZ/counter_reg[9]/C



