#-----------------------------------------------------------
# Webtalk v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Nov  8 14:57:47 2020
# Process ID: 18592
# Current directory: C:/Users/cansuge/Documents/FPGA/SPI/test_serial/test_serial.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source C:/Users/cansuge/Documents/FPGA/SPI/test_serial/test_serial.sim/sim_1/behav/xsim/xsim.dir/test_serial_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/cansuge/Documents/FPGA/SPI/test_serial/test_serial.sim/sim_1/behav/xsim/webtalk.log
# Journal file: C:/Users/cansuge/Documents/FPGA/SPI/test_serial/test_serial.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/Users/cansuge/Documents/FPGA/SPI/test_serial/test_serial.sim/sim_1/behav/xsim/xsim.dir/test_serial_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/cansuge/Documents/FPGA/SPI/test_serial/test_serial.sim/sim_1/behav/xsim/xsim.dir/test_serial_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov  8 14:57:52 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov  8 14:57:52 2020...
