Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_dataflow/SevenSegmentDecoder_datafow_tb_isim_beh.exe -prj C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_dataflow/SevenSegmentDecoder_datafow_tb_beh.prj work.SevenSegmentDecoder_datafow_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_dataflow/Seven_segment_decoder_dataflow.vhd" into library work
Parsing VHDL file "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_dataflow/SevenSegmentDecoder_dataflow_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package std_logic_textio
Compiling architecture dataflow of entity SevenSegmentDecoder_dataflow_src [sevensegmentdecoder_dataflow_src...]
Compiling architecture testbench_arch of entity sevensegmentdecoder_datafow_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_dataflow/SevenSegmentDecoder_datafow_tb_isim_beh.exe
Fuse Memory Usage: 35200 KB
Fuse CPU Usage: 906 ms
