{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677819584048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677819584048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  2 22:59:43 2023 " "Processing started: Thu Mar  2 22:59:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677819584048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677819584048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fulladder_4 -c Fulladder_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fulladder_4 -c Fulladder_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677819584048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677819584342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677819584342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder_1-Structural " "Found design unit 1: Fulladder_1-Structural" {  } { { "Fulladder_1.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677819589918 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder_1 " "Found entity 1: Fulladder_1" {  } { { "Fulladder_1.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677819589918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677819589918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_1tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder_1tb-behavior " "Found design unit 1: Fulladder_1tb-behavior" {  } { { "Fulladder_1tb.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_1tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677819589920 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder_1tb " "Found entity 1: Fulladder_1tb" {  } { { "Fulladder_1tb.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_1tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677819589920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677819589920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder_4-Structural " "Found design unit 1: Fulladder_4-Structural" {  } { { "Fulladder_4.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677819589921 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder_4 " "Found entity 1: Fulladder_4" {  } { { "Fulladder_4.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677819589921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677819589921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_4tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_4tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder_4tb-behavior " "Found design unit 1: Fulladder_4tb-behavior" {  } { { "Fulladder_4tb.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_4tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677819589922 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder_4tb " "Found entity 1: Fulladder_4tb" {  } { { "Fulladder_4tb.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_4tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677819589922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677819589922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codec7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codec7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec7seg-Behavioral " "Found design unit 1: codec7seg-Behavioral" {  } { { "codec7seg.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/codec7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677819589923 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec7seg " "Found entity 1: codec7seg" {  } { { "codec7seg.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/codec7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677819589923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677819589923 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "A codec7seg.vhd(20) " "VHDL error at codec7seg.vhd(20): object \"A\" is used but not declared" {  } { { "codec7seg.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/codec7seg.vhd" 20 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1677819589925 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677819590018 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar  2 22:59:50 2023 " "Processing ended: Thu Mar  2 22:59:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677819590018 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677819590018 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677819590018 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677819590018 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677819590643 ""}
