Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "F:/Edu/FPGA/CDC/tb_isim_par.exe" -prj "F:/Edu/FPGA/CDC/tb_par.prj" "work.tb" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/Edu/FPGA/CDC/netgen/par/top_timesim.vhd" into library work
Parsing VHDL file "F:/Edu/FPGA/CDC/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package vital_timing
Compiling package vcomponents
Compiling package vital_primitives
Compiling package vpackage
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture x_bufio2_v of entity X_BUFIO2 [\X_BUFIO2(true,"*",true,true,"UN...]
Compiling architecture x_bufio2fb_v of entity X_BUFIO2FB [\X_BUFIO2FB(true,true,true,"UNPL...]
Compiling architecture x_ckbuf_v of entity X_CKBUF [\X_CKBUF(true,true,"UNPLACED",(0...]
Compiling architecture x_buf_v of entity X_BUF [\X_BUF(true,true,"UNPLACED",(0,0...]
Compiling architecture x_ff_v of entity X_FF [\X_FF(true,true,true,"UNPLACED",...]
Compiling architecture x_srlc16e_v of entity X_SRLC16E [\X_SRLC16E(true,true,true,"UNPLA...]
Compiling architecture x_obuf_v of entity X_OBUF [\X_OBUF(true,true,"DONT_CARE",12...]
Compiling architecture x_lut6_v of entity X_LUT6 [\X_LUT6(true,true,"UNPLACED",(0,...]
Compiling architecture x_lut5_v of entity X_LUT5 [\X_LUT5(true,true,"UNPLACED",(0,...]
Compiling architecture x_zero_v of entity X_ZERO [\X_ZERO("UNPLACED")(1,8)\]
Compiling architecture x_carry4_v of entity X_CARRY4 [\X_CARRY4(true,"*",true,true,"UN...]
Compiling architecture x_dcm_sp_clock_divide_by_2_v of entity x_dcm_sp_clock_divide_by_2 [x_dcm_sp_clock_divide_by_2_defau...]
Compiling architecture x_dcm_sp_maximum_period_check_v of entity x_dcm_sp_maximum_period_check [\x_dcm_sp_maximum_period_check("...]
Compiling architecture x_dcm_sp_maximum_period_check_v of entity x_dcm_sp_maximum_period_check [\x_dcm_sp_maximum_period_check("...]
Compiling architecture x_dcm_sp_clock_lost_v of entity x_dcm_sp_clock_lost [x_dcm_sp_clock_lost_default]
Compiling architecture x_dcm_sp_v of entity X_DCM_SP [\X_DCM_SP(true,"*",true,false,"U...]
Compiling architecture x_one_v of entity X_ONE [\X_ONE("UNPLACED")(1,8)\]
Compiling architecture x_roc_v of entity X_ROC [\X_ROC("UNPLACED",100000,"*")(1,...]
Compiling architecture x_toc_v of entity X_TOC [\X_TOC("UNPLACED",0,"*")(1,8,1,1...]
Compiling architecture structure of entity top [top_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 20 sub-compilation(s) to finish...
Compiled 90 VHDL Units
Built simulation executable F:/Edu/FPGA/CDC/tb_isim_par.exe
Fuse Memory Usage: 84712 KB
Fuse CPU Usage: 1249 ms
