
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c4e8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001aec  0800c5f8  0800c5f8  0001c5f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e0e4  0800e0e4  0001e0e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800e0ec  0800e0ec  0001e0ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800e0f4  0800e0f4  0001e0f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009f0  20000000  0800e0f8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000006c0  200009f0  0800eae8  000209f0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200010b0  0800eae8  000210b0  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209f0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00017b6c  00000000  00000000  00020a19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003f22  00000000  00000000  00038585  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001360  00000000  00000000  0003c4a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000011d8  00000000  00000000  0003d808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00018773  00000000  00000000  0003e9e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015b31  00000000  00000000  00057153  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00082804  00000000  00000000  0006cc84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000ef488  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000066bc  00000000  00000000  000ef4dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009f0 	.word	0x200009f0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c5e0 	.word	0x0800c5e0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009f4 	.word	0x200009f4
 800014c:	0800c5e0 	.word	0x0800c5e0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9b9 	b.w	8000e1c <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b96e 	b.w	8000e1c <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 8083 	bne.w	8000c70 <__udivmoddi4+0x118>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4617      	mov	r7, r2
 8000b6e:	d947      	bls.n	8000c00 <__udivmoddi4+0xa8>
 8000b70:	fab2 f382 	clz	r3, r2
 8000b74:	b14b      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b76:	f1c3 0120 	rsb	r1, r3, #32
 8000b7a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	409f      	lsls	r7, r3
 8000b84:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	fbbe fcf8 	udiv	ip, lr, r8
 8000b92:	fa1f f987 	uxth.w	r9, r7
 8000b96:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b9a:	fb0c f009 	mul.w	r0, ip, r9
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	18ba      	adds	r2, r7, r2
 8000baa:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000bae:	f080 8118 	bcs.w	8000de2 <__udivmoddi4+0x28a>
 8000bb2:	4290      	cmp	r0, r2
 8000bb4:	f240 8115 	bls.w	8000de2 <__udivmoddi4+0x28a>
 8000bb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bc4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bc8:	fb00 f109 	mul.w	r1, r0, r9
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a1      	cmp	r1, r4
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x92>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bdc:	f080 8103 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000be0:	42a1      	cmp	r1, r4
 8000be2:	f240 8100 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000be6:	3802      	subs	r0, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	1a64      	subs	r4, r4, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa4>
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	e9c6 4200 	strd	r4, r2, [r6]
 8000bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xac>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14f      	bne.n	8000cac <__udivmoddi4+0x154>
 8000c0c:	1a8d      	subs	r5, r1, r2
 8000c0e:	2101      	movs	r1, #1
 8000c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c14:	fa1f f882 	uxth.w	r8, r2
 8000c18:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c1c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c20:	fb08 f00c 	mul.w	r0, r8, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c2a:	42a8      	cmp	r0, r5
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000c2e:	197d      	adds	r5, r7, r5
 8000c30:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0xe4>
 8000c36:	42a8      	cmp	r0, r5
 8000c38:	f200 80e9 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	1a2d      	subs	r5, r5, r0
 8000c40:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c44:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c48:	fb08 f800 	mul.w	r8, r8, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c52:	45a0      	cmp	r8, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x10e>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5c:	d202      	bcs.n	8000c64 <__udivmoddi4+0x10c>
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	f200 80d9 	bhi.w	8000e16 <__udivmoddi4+0x2be>
 8000c64:	4610      	mov	r0, r2
 8000c66:	eba4 0408 	sub.w	r4, r4, r8
 8000c6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6e:	e7c0      	b.n	8000bf2 <__udivmoddi4+0x9a>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x12e>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	f000 80b1 	beq.w	8000ddc <__udivmoddi4+0x284>
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c80:	4608      	mov	r0, r1
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14b      	bne.n	8000d26 <__udivmoddi4+0x1ce>
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0x140>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80b9 	bhi.w	8000e0a <__udivmoddi4+0x2b2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0aa      	beq.n	8000bfc <__udivmoddi4+0xa4>
 8000ca6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000caa:	e7a7      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000cac:	409f      	lsls	r7, r3
 8000cae:	f1c3 0220 	rsb	r2, r3, #32
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cbc:	fa1f f887 	uxth.w	r8, r7
 8000cc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cc8:	409d      	lsls	r5, r3
 8000cca:	fb00 fc08 	mul.w	ip, r0, r8
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	0c15      	lsrs	r5, r2, #16
 8000cd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cd6:	45ac      	cmp	ip, r5
 8000cd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x19a>
 8000cde:	197d      	adds	r5, r7, r5
 8000ce0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ce4:	f080 808f 	bcs.w	8000e06 <__udivmoddi4+0x2ae>
 8000ce8:	45ac      	cmp	ip, r5
 8000cea:	f240 808c 	bls.w	8000e06 <__udivmoddi4+0x2ae>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	eba5 050c 	sub.w	r5, r5, ip
 8000cf6:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cfa:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cfe:	fb01 f908 	mul.w	r9, r1, r8
 8000d02:	b295      	uxth	r5, r2
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	45a9      	cmp	r9, r5
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x1c4>
 8000d0c:	197d      	adds	r5, r7, r5
 8000d0e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d12:	d274      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000d14:	45a9      	cmp	r9, r5
 8000d16:	d972      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000d18:	3902      	subs	r1, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	eba5 0509 	sub.w	r5, r5, r9
 8000d20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d24:	e778      	b.n	8000c18 <__udivmoddi4+0xc0>
 8000d26:	f1c1 0720 	rsb	r7, r1, #32
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d30:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d34:	fa25 f407 	lsr.w	r4, r5, r7
 8000d38:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d40:	fa1f f88c 	uxth.w	r8, ip
 8000d44:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d48:	fa20 f307 	lsr.w	r3, r0, r7
 8000d4c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d50:	408d      	lsls	r5, r1
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c2b      	lsrs	r3, r5, #16
 8000d56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5a:	45a2      	cmp	sl, r4
 8000d5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d60:	fa00 f301 	lsl.w	r3, r0, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x222>
 8000d66:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d6e:	d248      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d946      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d74:	f1a9 0902 	sub.w	r9, r9, #2
 8000d78:	4464      	add	r4, ip
 8000d7a:	eba4 040a 	sub.w	r4, r4, sl
 8000d7e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d82:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d86:	fb00 fa08 	mul.w	sl, r0, r8
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d90:	45a2      	cmp	sl, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x24e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d9c:	d22d      	bcs.n	8000dfa <__udivmoddi4+0x2a2>
 8000d9e:	45a2      	cmp	sl, r4
 8000da0:	d92b      	bls.n	8000dfa <__udivmoddi4+0x2a2>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4464      	add	r4, ip
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dae:	eba4 040a 	sub.w	r4, r4, sl
 8000db2:	454c      	cmp	r4, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	464d      	mov	r5, r9
 8000db8:	d319      	bcc.n	8000dee <__udivmoddi4+0x296>
 8000dba:	d016      	beq.n	8000dea <__udivmoddi4+0x292>
 8000dbc:	b15e      	cbz	r6, 8000dd6 <__udivmoddi4+0x27e>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb64 0405 	sbc.w	r4, r4, r5
 8000dc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ddc:	4631      	mov	r1, r6
 8000dde:	4630      	mov	r0, r6
 8000de0:	e70c      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000de2:	468c      	mov	ip, r1
 8000de4:	e6eb      	b.n	8000bbe <__udivmoddi4+0x66>
 8000de6:	4610      	mov	r0, r2
 8000de8:	e6ff      	b.n	8000bea <__udivmoddi4+0x92>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	d2e6      	bcs.n	8000dbc <__udivmoddi4+0x264>
 8000dee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df2:	eb69 050c 	sbc.w	r5, r9, ip
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7e0      	b.n	8000dbc <__udivmoddi4+0x264>
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	e7d3      	b.n	8000da6 <__udivmoddi4+0x24e>
 8000dfe:	4611      	mov	r1, r2
 8000e00:	e78c      	b.n	8000d1c <__udivmoddi4+0x1c4>
 8000e02:	4681      	mov	r9, r0
 8000e04:	e7b9      	b.n	8000d7a <__udivmoddi4+0x222>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e773      	b.n	8000cf2 <__udivmoddi4+0x19a>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e749      	b.n	8000ca2 <__udivmoddi4+0x14a>
 8000e0e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e12:	443d      	add	r5, r7
 8000e14:	e713      	b.n	8000c3e <__udivmoddi4+0xe6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	e724      	b.n	8000c66 <__udivmoddi4+0x10e>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <process_ms>:
static void state_machine(void);

static volatile uint32_t t = 0;

void process_ms(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
	if(t)
 8000e24:	4b06      	ldr	r3, [pc, #24]	; (8000e40 <process_ms+0x20>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d004      	beq.n	8000e36 <process_ms+0x16>
		t--;
 8000e2c:	4b04      	ldr	r3, [pc, #16]	; (8000e40 <process_ms+0x20>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	3b01      	subs	r3, #1
 8000e32:	4a03      	ldr	r2, [pc, #12]	; (8000e40 <process_ms+0x20>)
 8000e34:	6013      	str	r3, [r2, #0]
}
 8000e36:	bf00      	nop
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bc80      	pop	{r7}
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	20000a0c 	.word	0x20000a0c

08000e44 <getWater_level>:

bool_e getWater_level(uint8_t id_sensor, uint16_t * distance)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	6039      	str	r1, [r7, #0]
 8000e4e:	71fb      	strb	r3, [r7, #7]
	static uint32_t tlocal;
	uint16_t PERIOD_MEASURE = 100;
 8000e50:	2364      	movs	r3, #100	; 0x64
 8000e52:	817b      	strh	r3, [r7, #10]
			LAUNCH_MEASURE,
			WAIT_DURING_MEASURE,
			WAIT_BEFORE_NEXT_MEASURE
	}state_hcsr04;
	static state_hcsr04 state_capteur = LAUNCH_MEASURE;
	bool_e ret = FALSE;
 8000e54:	2300      	movs	r3, #0
 8000e56:	60fb      	str	r3, [r7, #12]

	switch(state_capteur){
 8000e58:	4b2e      	ldr	r3, [pc, #184]	; (8000f14 <getWater_level+0xd0>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	2b02      	cmp	r3, #2
 8000e5e:	d041      	beq.n	8000ee4 <getWater_level+0xa0>
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	dc4c      	bgt.n	8000efe <getWater_level+0xba>
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d002      	beq.n	8000e6e <getWater_level+0x2a>
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d00d      	beq.n	8000e88 <getWater_level+0x44>
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
				state_capteur = LAUNCH_MEASURE;
			break;

		default:
			break;
 8000e6c:	e047      	b.n	8000efe <getWater_level+0xba>
			HCSR04_run_measure(id_sensor);
 8000e6e:	79fb      	ldrb	r3, [r7, #7]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f000 f9e3 	bl	800123c <HCSR04_run_measure>
			tlocal = HAL_GetTick();
 8000e76:	f003 fa7b 	bl	8004370 <HAL_GetTick>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	4a26      	ldr	r2, [pc, #152]	; (8000f18 <getWater_level+0xd4>)
 8000e7e:	6013      	str	r3, [r2, #0]
			state_capteur = WAIT_DURING_MEASURE;
 8000e80:	4b24      	ldr	r3, [pc, #144]	; (8000f14 <getWater_level+0xd0>)
 8000e82:	2201      	movs	r2, #1
 8000e84:	701a      	strb	r2, [r3, #0]
			break;
 8000e86:	e03f      	b.n	8000f08 <getWater_level+0xc4>
			switch(HCSR04_get_value(id_sensor, distance))
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	6839      	ldr	r1, [r7, #0]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f000 fbe1 	bl	8001654 <HCSR04_get_value>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b03      	cmp	r3, #3
 8000e96:	d834      	bhi.n	8000f02 <getWater_level+0xbe>
 8000e98:	a201      	add	r2, pc, #4	; (adr r2, 8000ea0 <getWater_level+0x5c>)
 8000e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e9e:	bf00      	nop
 8000ea0:	08000eb1 	.word	0x08000eb1
 8000ea4:	08000ebd 	.word	0x08000ebd
 8000ea8:	08000ee1 	.word	0x08000ee1
 8000eac:	08000ecf 	.word	0x08000ecf
					ret = TRUE;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	60fb      	str	r3, [r7, #12]
					state_capteur = WAIT_BEFORE_NEXT_MEASURE;
 8000eb4:	4b17      	ldr	r3, [pc, #92]	; (8000f14 <getWater_level+0xd0>)
 8000eb6:	2202      	movs	r2, #2
 8000eb8:	701a      	strb	r2, [r3, #0]
					break;
 8000eba:	e012      	b.n	8000ee2 <getWater_level+0x9e>
					printf("sensor %d - erreur ou mesure non lance\n", id_sensor);
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	4816      	ldr	r0, [pc, #88]	; (8000f1c <getWater_level+0xd8>)
 8000ec2:	f005 fcd5 	bl	8006870 <printf>
					state_capteur = WAIT_BEFORE_NEXT_MEASURE;
 8000ec6:	4b13      	ldr	r3, [pc, #76]	; (8000f14 <getWater_level+0xd0>)
 8000ec8:	2202      	movs	r2, #2
 8000eca:	701a      	strb	r2, [r3, #0]
					break;
 8000ecc:	e009      	b.n	8000ee2 <getWater_level+0x9e>
					printf("sensor %d - timeout\n", id_sensor);
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4813      	ldr	r0, [pc, #76]	; (8000f20 <getWater_level+0xdc>)
 8000ed4:	f005 fccc 	bl	8006870 <printf>
					state_capteur = WAIT_BEFORE_NEXT_MEASURE;
 8000ed8:	4b0e      	ldr	r3, [pc, #56]	; (8000f14 <getWater_level+0xd0>)
 8000eda:	2202      	movs	r2, #2
 8000edc:	701a      	strb	r2, [r3, #0]
					break;
 8000ede:	e000      	b.n	8000ee2 <getWater_level+0x9e>
					break;
 8000ee0:	bf00      	nop
			break;
 8000ee2:	e00e      	b.n	8000f02 <getWater_level+0xbe>
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 8000ee4:	f003 fa44 	bl	8004370 <HAL_GetTick>
 8000ee8:	4601      	mov	r1, r0
 8000eea:	897a      	ldrh	r2, [r7, #10]
 8000eec:	4b0a      	ldr	r3, [pc, #40]	; (8000f18 <getWater_level+0xd4>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	4299      	cmp	r1, r3
 8000ef4:	d907      	bls.n	8000f06 <getWater_level+0xc2>
				state_capteur = LAUNCH_MEASURE;
 8000ef6:	4b07      	ldr	r3, [pc, #28]	; (8000f14 <getWater_level+0xd0>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	701a      	strb	r2, [r3, #0]
			break;
 8000efc:	e003      	b.n	8000f06 <getWater_level+0xc2>
			break;
 8000efe:	bf00      	nop
 8000f00:	e002      	b.n	8000f08 <getWater_level+0xc4>
			break;
 8000f02:	bf00      	nop
 8000f04:	e000      	b.n	8000f08 <getWater_level+0xc4>
			break;
 8000f06:	bf00      	nop
	}

	return ret;
 8000f08:	68fb      	ldr	r3, [r7, #12]
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3710      	adds	r7, #16
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000a10 	.word	0x20000a10
 8000f18:	20000a14 	.word	0x20000a14
 8000f1c:	0800c5f8 	.word	0x0800c5f8
 8000f20:	0800c624 	.word	0x0800c624

08000f24 <main>:


int main(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
	HAL_Init();
 8000f28:	f003 f9ca 	bl	80042c0 <HAL_Init>

	//Initialisation de l'UART2  la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas relies jusqu'au connecteur de la Nucleo.
		//Ces broches sont rediriges vers la sonde de dbogage, la liaison UART tant ensuite encapsule sur l'USB vers le PC de dveloppement.
	UART_init(UART2_ID,115200);
 8000f2c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000f30:	2001      	movs	r0, #1
 8000f32:	f001 fda3 	bl	8002a7c <UART_init>

	//"Indique que les printf sortent vers le priphrique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8000f36:	2201      	movs	r2, #1
 8000f38:	2101      	movs	r1, #1
 8000f3a:	2001      	movs	r0, #1
 8000f3c:	f001 f93c 	bl	80021b8 <SYS_set_std_usart>


	//On ajoute la fonction process_ms  la liste des fonctions appeles automatiquement chaque ms par la routine d'interruption du priphrique SYSTICK
	Systick_add_callback_function(&process_ms);
 8000f40:	4804      	ldr	r0, [pc, #16]	; (8000f54 <main+0x30>)
 8000f42:	f002 fb31 	bl	80035a8 <Systick_add_callback_function>


	TFT_Init();
 8000f46:	f000 f863 	bl	8001010 <TFT_Init>

	while(1)	//boucle de tche de fond
	{
		HCSR04_process_main();
 8000f4a:	f000 fa83 	bl	8001454 <HCSR04_process_main>
		state_machine();
 8000f4e:	f000 f803 	bl	8000f58 <state_machine>
		HCSR04_process_main();
 8000f52:	e7fa      	b.n	8000f4a <main+0x26>
 8000f54:	08000e21 	.word	0x08000e21

08000f58 <state_machine>:
	}
}

static void state_machine(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af02      	add	r7, sp, #8

	static state_e state = INIT;

	static uint16_t water_level;

	switch(state)
 8000f5e:	4b27      	ldr	r3, [pc, #156]	; (8000ffc <state_machine+0xa4>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b05      	cmp	r3, #5
 8000f64:	d846      	bhi.n	8000ff4 <state_machine+0x9c>
 8000f66:	a201      	add	r2, pc, #4	; (adr r2, 8000f6c <state_machine+0x14>)
 8000f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f6c:	08000f85 	.word	0x08000f85
 8000f70:	08000fc5 	.word	0x08000fc5
 8000f74:	08000fef 	.word	0x08000fef
 8000f78:	08000fef 	.word	0x08000fef
 8000f7c:	08000fef 	.word	0x08000fef
 8000f80:	08000fef 	.word	0x08000fef
			//struct electrovanne_s electrovanne_eau_courante = {"Electrovanne eau courante", ELECTROVANNE0_GPIO, ELECTROVANNE0_PIN, 0};
			//struct electrovanne_s electrovanne_eau_pluie = {"Electrovanne eau pluie", ELECTROVANNE0_GPIO, ELECTROVANNE0_PIN, 1};
			//static float temperature = 0.0;

			// Ecran TFT
			TFT_Init();
 8000f84:	f000 f844 	bl	8001010 <TFT_Init>

			// HCSRO4
			static uint8_t id_sensor;
			HCSR04_add(&id_sensor, GPIOB, GPIO_PIN_6, GPIOB, GPIO_PIN_7);
 8000f88:	2380      	movs	r3, #128	; 0x80
 8000f8a:	9300      	str	r3, [sp, #0]
 8000f8c:	4b1c      	ldr	r3, [pc, #112]	; (8001000 <state_machine+0xa8>)
 8000f8e:	2240      	movs	r2, #64	; 0x40
 8000f90:	491b      	ldr	r1, [pc, #108]	; (8001000 <state_machine+0xa8>)
 8000f92:	481c      	ldr	r0, [pc, #112]	; (8001004 <state_machine+0xac>)
 8000f94:	f000 f8ea 	bl	800116c <HCSR04_add>

			// Electrovannes
			BSP_GPIO_PinCfg(ELECTROVANNE0_GPIO, ELECTROVANNE0_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000f98:	2303      	movs	r3, #3
 8000f9a:	9300      	str	r3, [sp, #0]
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fa4:	4816      	ldr	r0, [pc, #88]	; (8001000 <state_machine+0xa8>)
 8000fa6:	f000 fdd1 	bl	8001b4c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(ELECTROVANNE1_GPIO, ELECTROVANNE1_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000faa:	2303      	movs	r3, #3
 8000fac:	9300      	str	r3, [sp, #0]
 8000fae:	2300      	movs	r3, #0
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fb6:	4812      	ldr	r0, [pc, #72]	; (8001000 <state_machine+0xa8>)
 8000fb8:	f000 fdc8 	bl	8001b4c <BSP_GPIO_PinCfg>

			// Boutons


			// Changement d'tat
			state = ACCUEIL;
 8000fbc:	4b0f      	ldr	r3, [pc, #60]	; (8000ffc <state_machine+0xa4>)
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	701a      	strb	r2, [r3, #0]
			break;
 8000fc2:	e017      	b.n	8000ff4 <state_machine+0x9c>

		case ACCUEIL :
			if(getWater_level(id_sensor, &water_level))
 8000fc4:	4b0f      	ldr	r3, [pc, #60]	; (8001004 <state_machine+0xac>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	490f      	ldr	r1, [pc, #60]	; (8001008 <state_machine+0xb0>)
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff ff3a 	bl	8000e44 <getWater_level>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d00d      	beq.n	8000ff2 <state_machine+0x9a>
			{
				printf("distance : %d\n", water_level);
 8000fd6:	4b0c      	ldr	r3, [pc, #48]	; (8001008 <state_machine+0xb0>)
 8000fd8:	881b      	ldrh	r3, [r3, #0]
 8000fda:	4619      	mov	r1, r3
 8000fdc:	480b      	ldr	r0, [pc, #44]	; (800100c <state_machine+0xb4>)
 8000fde:	f005 fc47 	bl	8006870 <printf>
				TFT_Acceuil(water_level);
 8000fe2:	4b09      	ldr	r3, [pc, #36]	; (8001008 <state_machine+0xb0>)
 8000fe4:	881b      	ldrh	r3, [r3, #0]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f000 f820 	bl	800102c <TFT_Acceuil>
			}
			break;
 8000fec:	e001      	b.n	8000ff2 <state_machine+0x9a>

		case ACTUALISATION :

			break;
 8000fee:	bf00      	nop
 8000ff0:	e000      	b.n	8000ff4 <state_machine+0x9c>
			break;
 8000ff2:	bf00      	nop
			break;
		case MODE_OFF:
			break;
	}

}
 8000ff4:	bf00      	nop
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000a18 	.word	0x20000a18
 8001000:	40010c00 	.word	0x40010c00
 8001004:	20000a19 	.word	0x20000a19
 8001008:	20000a1a 	.word	0x20000a1a
 800100c:	0800c63c 	.word	0x0800c63c

08001010 <TFT_Init>:
#include <stdio.h>



void TFT_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
	ILI9341_Init();
 8001014:	f002 faf2 	bl	80035fc <ILI9341_Init>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_2);
 8001018:	2003      	movs	r0, #3
 800101a:	f002 fd93 	bl	8003b44 <ILI9341_Rotate>
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 800101e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001022:	f002 fd19 	bl	8003a58 <ILI9341_Fill>

}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
	...

0800102c <TFT_Acceuil>:

void TFT_Acceuil(uint16_t water_level)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b08e      	sub	sp, #56	; 0x38
 8001030:	af04      	add	r7, sp, #16
 8001032:	4603      	mov	r3, r0
 8001034:	80fb      	strh	r3, [r7, #6]
	// Conversion des donnes en char
	char water_level_char[30];
	//sprintf(water_level_char, "%d", water_level);
	snprintf(water_level_char, sizeof(water_level_char), "Niveau de la cuve : %d", water_level);
 8001036:	88fb      	ldrh	r3, [r7, #6]
 8001038:	f107 0008 	add.w	r0, r7, #8
 800103c:	4a40      	ldr	r2, [pc, #256]	; (8001140 <TFT_Acceuil+0x114>)
 800103e:	211e      	movs	r1, #30
 8001040:	f005 fce0 	bl	8006a04 <snprintf>
	// SOUCIS : ECRITURE SUR 2/3/4 CHIFFRES SE CHAUVAUCHENT, SOIT METTRE DES 0 DEVANT POUR COMPLETER LES 4 CHIFFRE
	// SOIT METTRE DES ESPACES

	// Informations systme
	ILI9341_PutBigs(100, 20, "HYDRESEO", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE, 2, 2);
 8001044:	2302      	movs	r3, #2
 8001046:	9303      	str	r3, [sp, #12]
 8001048:	2302      	movs	r3, #2
 800104a:	9302      	str	r3, [sp, #8]
 800104c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001050:	9301      	str	r3, [sp, #4]
 8001052:	2300      	movs	r3, #0
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	4b3b      	ldr	r3, [pc, #236]	; (8001144 <TFT_Acceuil+0x118>)
 8001058:	4a3b      	ldr	r2, [pc, #236]	; (8001148 <TFT_Acceuil+0x11c>)
 800105a:	2114      	movs	r1, #20
 800105c:	2064      	movs	r0, #100	; 0x64
 800105e:	f002 fe27 	bl	8003cb0 <ILI9341_PutBigs>

	ILI9341_DrawLine(0, 50, 400, 50, ILI9341_COLOR_BLACK);
 8001062:	2300      	movs	r3, #0
 8001064:	9300      	str	r3, [sp, #0]
 8001066:	2332      	movs	r3, #50	; 0x32
 8001068:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800106c:	2132      	movs	r1, #50	; 0x32
 800106e:	2000      	movs	r0, #0
 8001070:	f003 f846 	bl	8004100 <ILI9341_DrawLine>

	ILI9341_Puts(30,60, "Mode actif : Mode Auto", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001074:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001078:	9301      	str	r3, [sp, #4]
 800107a:	2300      	movs	r3, #0
 800107c:	9300      	str	r3, [sp, #0]
 800107e:	4b33      	ldr	r3, [pc, #204]	; (800114c <TFT_Acceuil+0x120>)
 8001080:	4a33      	ldr	r2, [pc, #204]	; (8001150 <TFT_Acceuil+0x124>)
 8001082:	213c      	movs	r1, #60	; 0x3c
 8001084:	201e      	movs	r0, #30
 8001086:	f002 fd9f 	bl	8003bc8 <ILI9341_Puts>
	ILI9341_Puts(30,90, " - Mode Auto", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 800108a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800108e:	9301      	str	r3, [sp, #4]
 8001090:	2300      	movs	r3, #0
 8001092:	9300      	str	r3, [sp, #0]
 8001094:	4b2d      	ldr	r3, [pc, #180]	; (800114c <TFT_Acceuil+0x120>)
 8001096:	4a2f      	ldr	r2, [pc, #188]	; (8001154 <TFT_Acceuil+0x128>)
 8001098:	215a      	movs	r1, #90	; 0x5a
 800109a:	201e      	movs	r0, #30
 800109c:	f002 fd94 	bl	8003bc8 <ILI9341_Puts>
	ILI9341_Puts(30,110, " - Mode Manuel", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80010a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010a4:	9301      	str	r3, [sp, #4]
 80010a6:	2300      	movs	r3, #0
 80010a8:	9300      	str	r3, [sp, #0]
 80010aa:	4b28      	ldr	r3, [pc, #160]	; (800114c <TFT_Acceuil+0x120>)
 80010ac:	4a2a      	ldr	r2, [pc, #168]	; (8001158 <TFT_Acceuil+0x12c>)
 80010ae:	216e      	movs	r1, #110	; 0x6e
 80010b0:	201e      	movs	r0, #30
 80010b2:	f002 fd89 	bl	8003bc8 <ILI9341_Puts>
	ILI9341_Puts(30,130, " - Mode Off", &Font_11x18, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80010b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010ba:	9301      	str	r3, [sp, #4]
 80010bc:	2300      	movs	r3, #0
 80010be:	9300      	str	r3, [sp, #0]
 80010c0:	4b22      	ldr	r3, [pc, #136]	; (800114c <TFT_Acceuil+0x120>)
 80010c2:	4a26      	ldr	r2, [pc, #152]	; (800115c <TFT_Acceuil+0x130>)
 80010c4:	2182      	movs	r1, #130	; 0x82
 80010c6:	201e      	movs	r0, #30
 80010c8:	f002 fd7e 	bl	8003bc8 <ILI9341_Puts>

	ILI9341_DrawLine(0, 160, 400, 160, ILI9341_COLOR_BLACK);
 80010cc:	2300      	movs	r3, #0
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	23a0      	movs	r3, #160	; 0xa0
 80010d2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80010d6:	21a0      	movs	r1, #160	; 0xa0
 80010d8:	2000      	movs	r0, #0
 80010da:	f003 f811 	bl	8004100 <ILI9341_DrawLine>

	ILI9341_Puts(30,170, water_level_char, &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80010de:	f107 0208 	add.w	r2, r7, #8
 80010e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010e6:	9301      	str	r3, [sp, #4]
 80010e8:	2300      	movs	r3, #0
 80010ea:	9300      	str	r3, [sp, #0]
 80010ec:	4b15      	ldr	r3, [pc, #84]	; (8001144 <TFT_Acceuil+0x118>)
 80010ee:	21aa      	movs	r1, #170	; 0xaa
 80010f0:	201e      	movs	r0, #30
 80010f2:	f002 fd69 	bl	8003bc8 <ILI9341_Puts>
	ILI9341_Puts(30,185, "Electrovanne Cuve : Ouverte", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80010f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010fa:	9301      	str	r3, [sp, #4]
 80010fc:	2300      	movs	r3, #0
 80010fe:	9300      	str	r3, [sp, #0]
 8001100:	4b10      	ldr	r3, [pc, #64]	; (8001144 <TFT_Acceuil+0x118>)
 8001102:	4a17      	ldr	r2, [pc, #92]	; (8001160 <TFT_Acceuil+0x134>)
 8001104:	21b9      	movs	r1, #185	; 0xb9
 8001106:	201e      	movs	r0, #30
 8001108:	f002 fd5e 	bl	8003bc8 <ILI9341_Puts>
	ILI9341_Puts(30,200, "Electrovanne Eau Courante : Ouverte", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 800110c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001110:	9301      	str	r3, [sp, #4]
 8001112:	2300      	movs	r3, #0
 8001114:	9300      	str	r3, [sp, #0]
 8001116:	4b0b      	ldr	r3, [pc, #44]	; (8001144 <TFT_Acceuil+0x118>)
 8001118:	4a12      	ldr	r2, [pc, #72]	; (8001164 <TFT_Acceuil+0x138>)
 800111a:	21c8      	movs	r1, #200	; 0xc8
 800111c:	201e      	movs	r0, #30
 800111e:	f002 fd53 	bl	8003bc8 <ILI9341_Puts>

	ILI9341_Puts(30,215, "Temperature de l'eau : 20 C", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001122:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001126:	9301      	str	r3, [sp, #4]
 8001128:	2300      	movs	r3, #0
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	4b05      	ldr	r3, [pc, #20]	; (8001144 <TFT_Acceuil+0x118>)
 800112e:	4a0e      	ldr	r2, [pc, #56]	; (8001168 <TFT_Acceuil+0x13c>)
 8001130:	21d7      	movs	r1, #215	; 0xd7
 8001132:	201e      	movs	r0, #30
 8001134:	f002 fd48 	bl	8003bc8 <ILI9341_Puts>



}
 8001138:	bf00      	nop
 800113a:	3728      	adds	r7, #40	; 0x28
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	0800c64c 	.word	0x0800c64c
 8001144:	20000024 	.word	0x20000024
 8001148:	0800c664 	.word	0x0800c664
 800114c:	20000030 	.word	0x20000030
 8001150:	0800c670 	.word	0x0800c670
 8001154:	0800c688 	.word	0x0800c688
 8001158:	0800c698 	.word	0x0800c698
 800115c:	0800c6a8 	.word	0x0800c6a8
 8001160:	0800c6b4 	.word	0x0800c6b4
 8001164:	0800c6d0 	.word	0x0800c6d0
 8001168:	0800c6f4 	.word	0x0800c6f4

0800116c <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un mme numro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b088      	sub	sp, #32
 8001170:	af02      	add	r7, sp, #8
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	60b9      	str	r1, [r7, #8]
 8001176:	603b      	str	r3, [r7, #0]
 8001178:	4613      	mov	r3, r2
 800117a:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8001180:	2300      	movs	r3, #0
 8001182:	75bb      	strb	r3, [r7, #22]
 8001184:	e04c      	b.n	8001220 <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 8001186:	7dbb      	ldrb	r3, [r7, #22]
 8001188:	4a29      	ldr	r2, [pc, #164]	; (8001230 <HCSR04_add+0xc4>)
 800118a:	015b      	lsls	r3, r3, #5
 800118c:	4413      	add	r3, r2
 800118e:	330e      	adds	r3, #14
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d141      	bne.n	800121a <HCSR04_add+0xae>
		{
			//on a trouv une case libre.
			*id = i;
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	7dba      	ldrb	r2, [r7, #22]
 800119a:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 800119c:	7dbb      	ldrb	r3, [r7, #22]
 800119e:	4a24      	ldr	r2, [pc, #144]	; (8001230 <HCSR04_add+0xc4>)
 80011a0:	015b      	lsls	r3, r3, #5
 80011a2:	4413      	add	r3, r2
 80011a4:	330e      	adds	r3, #14
 80011a6:	2201      	movs	r2, #1
 80011a8:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 80011aa:	7dbb      	ldrb	r3, [r7, #22]
 80011ac:	4a20      	ldr	r2, [pc, #128]	; (8001230 <HCSR04_add+0xc4>)
 80011ae:	015b      	lsls	r3, r3, #5
 80011b0:	4413      	add	r3, r2
 80011b2:	68ba      	ldr	r2, [r7, #8]
 80011b4:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 80011b6:	7dbb      	ldrb	r3, [r7, #22]
 80011b8:	4a1d      	ldr	r2, [pc, #116]	; (8001230 <HCSR04_add+0xc4>)
 80011ba:	015b      	lsls	r3, r3, #5
 80011bc:	4413      	add	r3, r2
 80011be:	3304      	adds	r3, #4
 80011c0:	88fa      	ldrh	r2, [r7, #6]
 80011c2:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 80011c4:	7dbb      	ldrb	r3, [r7, #22]
 80011c6:	4a1a      	ldr	r2, [pc, #104]	; (8001230 <HCSR04_add+0xc4>)
 80011c8:	015b      	lsls	r3, r3, #5
 80011ca:	4413      	add	r3, r2
 80011cc:	3308      	adds	r3, #8
 80011ce:	683a      	ldr	r2, [r7, #0]
 80011d0:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 80011d2:	7dbb      	ldrb	r3, [r7, #22]
 80011d4:	4a16      	ldr	r2, [pc, #88]	; (8001230 <HCSR04_add+0xc4>)
 80011d6:	015b      	lsls	r3, r3, #5
 80011d8:	4413      	add	r3, r2
 80011da:	330c      	adds	r3, #12
 80011dc:	8c3a      	ldrh	r2, [r7, #32]
 80011de:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 80011e0:	8c39      	ldrh	r1, [r7, #32]
 80011e2:	2303      	movs	r3, #3
 80011e4:	9300      	str	r3, [sp, #0]
 80011e6:	2302      	movs	r3, #2
 80011e8:	4a12      	ldr	r2, [pc, #72]	; (8001234 <HCSR04_add+0xc8>)
 80011ea:	6838      	ldr	r0, [r7, #0]
 80011ec:	f000 fcae 	bl	8001b4c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 80011f0:	88f9      	ldrh	r1, [r7, #6]
 80011f2:	2303      	movs	r3, #3
 80011f4:	9300      	str	r3, [sp, #0]
 80011f6:	2300      	movs	r3, #0
 80011f8:	2201      	movs	r2, #1
 80011fa:	68b8      	ldr	r0, [r7, #8]
 80011fc:	f000 fca6 	bl	8001b4c <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 8001200:	8c3b      	ldrh	r3, [r7, #32]
 8001202:	4618      	mov	r0, r3
 8001204:	f000 fb04 	bl	8001810 <EXTI_gpiopin_to_pin_number>
 8001208:	4603      	mov	r3, r0
 800120a:	2201      	movs	r2, #1
 800120c:	4619      	mov	r1, r3
 800120e:	480a      	ldr	r0, [pc, #40]	; (8001238 <HCSR04_add+0xcc>)
 8001210:	f000 fa96 	bl	8001740 <EXTIT_set_callback>
			ret = HAL_OK;
 8001214:	2300      	movs	r3, #0
 8001216:	75fb      	strb	r3, [r7, #23]
			break;
 8001218:	e005      	b.n	8001226 <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 800121a:	7dbb      	ldrb	r3, [r7, #22]
 800121c:	3301      	adds	r3, #1
 800121e:	75bb      	strb	r3, [r7, #22]
 8001220:	7dbb      	ldrb	r3, [r7, #22]
 8001222:	2b04      	cmp	r3, #4
 8001224:	d9af      	bls.n	8001186 <HCSR04_add+0x1a>
		}
	}

	return ret;
 8001226:	7dfb      	ldrb	r3, [r7, #23]
}
 8001228:	4618      	mov	r0, r3
 800122a:	3718      	adds	r7, #24
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20000a1c 	.word	0x20000a1c
 8001234:	10310000 	.word	0x10310000
 8001238:	0800127d 	.word	0x0800127d

0800123c <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	4603      	mov	r3, r0
 8001244:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	4a0a      	ldr	r2, [pc, #40]	; (8001274 <HCSR04_run_measure+0x38>)
 800124a:	015b      	lsls	r3, r3, #5
 800124c:	4413      	add	r3, r2
 800124e:	330e      	adds	r3, #14
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d009      	beq.n	800126a <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 8001256:	4b08      	ldr	r3, [pc, #32]	; (8001278 <HCSR04_run_measure+0x3c>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d101      	bne.n	8001262 <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 800125e:	f000 f8e1 	bl	8001424 <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	4618      	mov	r0, r3
 8001266:	f000 f881 	bl	800136c <HCSR04_trig>
	}
}
 800126a:	bf00      	nop
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20000a1c 	.word	0x20000a1c
 8001278:	20000abc 	.word	0x20000abc

0800127c <HCSR04_callback>:

/*
 * @brief Fonction de callback devant tre appele uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 800127c:	b590      	push	{r4, r7, lr}
 800127e:	b085      	sub	sp, #20
 8001280:	af00      	add	r7, sp, #0
 8001282:	4603      	mov	r3, r0
 8001284:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001286:	2300      	movs	r3, #0
 8001288:	73fb      	strb	r3, [r7, #15]
 800128a:	e063      	b.n	8001354 <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv !
 800128c:	7bfb      	ldrb	r3, [r7, #15]
 800128e:	4a36      	ldr	r2, [pc, #216]	; (8001368 <HCSR04_callback+0xec>)
 8001290:	015b      	lsls	r3, r3, #5
 8001292:	4413      	add	r3, r2
 8001294:	330c      	adds	r3, #12
 8001296:	881b      	ldrh	r3, [r3, #0]
 8001298:	88fa      	ldrh	r2, [r7, #6]
 800129a:	429a      	cmp	r2, r3
 800129c:	d157      	bne.n	800134e <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 800129e:	7bfb      	ldrb	r3, [r7, #15]
 80012a0:	4a31      	ldr	r2, [pc, #196]	; (8001368 <HCSR04_callback+0xec>)
 80012a2:	015b      	lsls	r3, r3, #5
 80012a4:	4413      	add	r3, r2
 80012a6:	330e      	adds	r3, #14
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	2b03      	cmp	r3, #3
 80012ac:	d123      	bne.n	80012f6 <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 80012ae:	7bfb      	ldrb	r3, [r7, #15]
 80012b0:	4a2d      	ldr	r2, [pc, #180]	; (8001368 <HCSR04_callback+0xec>)
 80012b2:	015b      	lsls	r3, r3, #5
 80012b4:	4413      	add	r3, r2
 80012b6:	3308      	adds	r3, #8
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	7bfb      	ldrb	r3, [r7, #15]
 80012bc:	492a      	ldr	r1, [pc, #168]	; (8001368 <HCSR04_callback+0xec>)
 80012be:	015b      	lsls	r3, r3, #5
 80012c0:	440b      	add	r3, r1
 80012c2:	330c      	adds	r3, #12
 80012c4:	881b      	ldrh	r3, [r3, #0]
 80012c6:	4619      	mov	r1, r3
 80012c8:	4610      	mov	r0, r2
 80012ca:	f003 fc99 	bl	8004c00 <HAL_GPIO_ReadPin>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d143      	bne.n	800135c <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 80012d4:	7bfc      	ldrb	r4, [r7, #15]
 80012d6:	f000 f89d 	bl	8001414 <HCSR04_ReadTimerUs>
 80012da:	4602      	mov	r2, r0
 80012dc:	4922      	ldr	r1, [pc, #136]	; (8001368 <HCSR04_callback+0xec>)
 80012de:	0163      	lsls	r3, r4, #5
 80012e0:	440b      	add	r3, r1
 80012e2:	3318      	adds	r3, #24
 80012e4:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 80012e6:	7bfb      	ldrb	r3, [r7, #15]
 80012e8:	4a1f      	ldr	r2, [pc, #124]	; (8001368 <HCSR04_callback+0xec>)
 80012ea:	015b      	lsls	r3, r3, #5
 80012ec:	4413      	add	r3, r2
 80012ee:	330e      	adds	r3, #14
 80012f0:	2204      	movs	r2, #4
 80012f2:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 80012f4:	e032      	b.n	800135c <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 80012f6:	7bfb      	ldrb	r3, [r7, #15]
 80012f8:	4a1b      	ldr	r2, [pc, #108]	; (8001368 <HCSR04_callback+0xec>)
 80012fa:	015b      	lsls	r3, r3, #5
 80012fc:	4413      	add	r3, r2
 80012fe:	330e      	adds	r3, #14
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	2b04      	cmp	r3, #4
 8001304:	d12a      	bne.n	800135c <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 8001306:	7bfb      	ldrb	r3, [r7, #15]
 8001308:	4a17      	ldr	r2, [pc, #92]	; (8001368 <HCSR04_callback+0xec>)
 800130a:	015b      	lsls	r3, r3, #5
 800130c:	4413      	add	r3, r2
 800130e:	3308      	adds	r3, #8
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	7bfb      	ldrb	r3, [r7, #15]
 8001314:	4914      	ldr	r1, [pc, #80]	; (8001368 <HCSR04_callback+0xec>)
 8001316:	015b      	lsls	r3, r3, #5
 8001318:	440b      	add	r3, r1
 800131a:	330c      	adds	r3, #12
 800131c:	881b      	ldrh	r3, [r3, #0]
 800131e:	4619      	mov	r1, r3
 8001320:	4610      	mov	r0, r2
 8001322:	f003 fc6d 	bl	8004c00 <HAL_GPIO_ReadPin>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d117      	bne.n	800135c <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 800132c:	7bfc      	ldrb	r4, [r7, #15]
 800132e:	f000 f871 	bl	8001414 <HCSR04_ReadTimerUs>
 8001332:	4602      	mov	r2, r0
 8001334:	490c      	ldr	r1, [pc, #48]	; (8001368 <HCSR04_callback+0xec>)
 8001336:	0163      	lsls	r3, r4, #5
 8001338:	440b      	add	r3, r1
 800133a:	3314      	adds	r3, #20
 800133c:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 800133e:	7bfb      	ldrb	r3, [r7, #15]
 8001340:	4a09      	ldr	r2, [pc, #36]	; (8001368 <HCSR04_callback+0xec>)
 8001342:	015b      	lsls	r3, r3, #5
 8001344:	4413      	add	r3, r2
 8001346:	330e      	adds	r3, #14
 8001348:	2205      	movs	r2, #5
 800134a:	701a      	strb	r2, [r3, #0]
			break;
 800134c:	e006      	b.n	800135c <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 800134e:	7bfb      	ldrb	r3, [r7, #15]
 8001350:	3301      	adds	r3, #1
 8001352:	73fb      	strb	r3, [r7, #15]
 8001354:	7bfb      	ldrb	r3, [r7, #15]
 8001356:	2b04      	cmp	r3, #4
 8001358:	d998      	bls.n	800128c <HCSR04_callback+0x10>
		}
	}
}
 800135a:	e000      	b.n	800135e <HCSR04_callback+0xe2>
			break;
 800135c:	bf00      	nop
}
 800135e:	bf00      	nop
 8001360:	3714      	adds	r7, #20
 8001362:	46bd      	mov	sp, r7
 8001364:	bd90      	pop	{r4, r7, pc}
 8001366:	bf00      	nop
 8001368:	20000a1c 	.word	0x20000a1c

0800136c <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 800136c:	b590      	push	{r4, r7, lr}
 800136e:	b085      	sub	sp, #20
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	4a25      	ldr	r2, [pc, #148]	; (8001410 <HCSR04_trig+0xa4>)
 800137a:	015b      	lsls	r3, r3, #5
 800137c:	4413      	add	r3, r2
 800137e:	330e      	adds	r3, #14
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d03f      	beq.n	8001406 <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	4a21      	ldr	r2, [pc, #132]	; (8001410 <HCSR04_trig+0xa4>)
 800138a:	015b      	lsls	r3, r3, #5
 800138c:	4413      	add	r3, r2
 800138e:	330e      	adds	r3, #14
 8001390:	2202      	movs	r2, #2
 8001392:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	4a1e      	ldr	r2, [pc, #120]	; (8001410 <HCSR04_trig+0xa4>)
 8001398:	015b      	lsls	r3, r3, #5
 800139a:	4413      	add	r3, r2
 800139c:	6818      	ldr	r0, [r3, #0]
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	4a1b      	ldr	r2, [pc, #108]	; (8001410 <HCSR04_trig+0xa4>)
 80013a2:	015b      	lsls	r3, r3, #5
 80013a4:	4413      	add	r3, r2
 80013a6:	3304      	adds	r3, #4
 80013a8:	881b      	ldrh	r3, [r3, #0]
 80013aa:	2201      	movs	r2, #1
 80013ac:	4619      	mov	r1, r3
 80013ae:	f003 fc3e 	bl	8004c2e <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 80013b2:	f000 f82f 	bl	8001414 <HCSR04_ReadTimerUs>
 80013b6:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//dlai d'au moins 10us
 80013b8:	bf00      	nop
 80013ba:	f000 f82b 	bl	8001414 <HCSR04_ReadTimerUs>
 80013be:	4602      	mov	r2, r0
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	2b09      	cmp	r3, #9
 80013c6:	d9f8      	bls.n	80013ba <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 80013c8:	79fb      	ldrb	r3, [r7, #7]
 80013ca:	4a11      	ldr	r2, [pc, #68]	; (8001410 <HCSR04_trig+0xa4>)
 80013cc:	015b      	lsls	r3, r3, #5
 80013ce:	4413      	add	r3, r2
 80013d0:	6818      	ldr	r0, [r3, #0]
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	4a0e      	ldr	r2, [pc, #56]	; (8001410 <HCSR04_trig+0xa4>)
 80013d6:	015b      	lsls	r3, r3, #5
 80013d8:	4413      	add	r3, r2
 80013da:	3304      	adds	r3, #4
 80013dc:	881b      	ldrh	r3, [r3, #0]
 80013de:	2200      	movs	r2, #0
 80013e0:	4619      	mov	r1, r3
 80013e2:	f003 fc24 	bl	8004c2e <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	4a09      	ldr	r2, [pc, #36]	; (8001410 <HCSR04_trig+0xa4>)
 80013ea:	015b      	lsls	r3, r3, #5
 80013ec:	4413      	add	r3, r2
 80013ee:	330e      	adds	r3, #14
 80013f0:	2203      	movs	r2, #3
 80013f2:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 80013f4:	79fc      	ldrb	r4, [r7, #7]
 80013f6:	f002 ffbb 	bl	8004370 <HAL_GetTick>
 80013fa:	4602      	mov	r2, r0
 80013fc:	4904      	ldr	r1, [pc, #16]	; (8001410 <HCSR04_trig+0xa4>)
 80013fe:	0163      	lsls	r3, r4, #5
 8001400:	440b      	add	r3, r1
 8001402:	3310      	adds	r3, #16
 8001404:	601a      	str	r2, [r3, #0]
	}
}
 8001406:	bf00      	nop
 8001408:	3714      	adds	r7, #20
 800140a:	46bd      	mov	sp, r7
 800140c:	bd90      	pop	{r4, r7, pc}
 800140e:	bf00      	nop
 8001410:	20000a1c 	.word	0x20000a1c

08001414 <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu' 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette rsolution correspond  0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 8001418:	2000      	movs	r0, #0
 800141a:	f001 f9e9 	bl	80027f0 <TIMER_read>
 800141e:	4603      	mov	r3, r0
}
 8001420:	4618      	mov	r0, r3
 8001422:	bd80      	pop	{r7, pc}

08001424 <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 8001428:	2200      	movs	r2, #0
 800142a:	f242 7110 	movw	r1, #10000	; 0x2710
 800142e:	2000      	movs	r0, #0
 8001430:	f001 f896 	bl	8002560 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 8001434:	21a0      	movs	r1, #160	; 0xa0
 8001436:	2000      	movs	r0, #0
 8001438:	f001 fa10 	bl	800285c <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 800143c:	f649 4140 	movw	r1, #40000	; 0x9c40
 8001440:	2000      	movs	r0, #0
 8001442:	f001 f9e9 	bl	8002818 <TIMER_set_period>
	timer_is_running = TRUE;
 8001446:	4b02      	ldr	r3, [pc, #8]	; (8001450 <HCSR04_RunTimerUs+0x2c>)
 8001448:	2201      	movs	r2, #1
 800144a:	601a      	str	r2, [r3, #0]
}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20000abc 	.word	0x20000abc

08001454 <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 800145a:	2300      	movs	r3, #0
 800145c:	71fb      	strb	r3, [r7, #7]
 800145e:	e04e      	b.n	80014fe <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 8001460:	79fb      	ldrb	r3, [r7, #7]
 8001462:	4a2b      	ldr	r2, [pc, #172]	; (8001510 <HCSR04_process_main+0xbc>)
 8001464:	015b      	lsls	r3, r3, #5
 8001466:	4413      	add	r3, r2
 8001468:	330e      	adds	r3, #14
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	2b08      	cmp	r3, #8
 800146e:	d840      	bhi.n	80014f2 <HCSR04_process_main+0x9e>
 8001470:	a201      	add	r2, pc, #4	; (adr r2, 8001478 <HCSR04_process_main+0x24>)
 8001472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001476:	bf00      	nop
 8001478:	080014f3 	.word	0x080014f3
 800147c:	080014f3 	.word	0x080014f3
 8001480:	080014f3 	.word	0x080014f3
 8001484:	0800149d 	.word	0x0800149d
 8001488:	0800149d 	.word	0x0800149d
 800148c:	080014c5 	.word	0x080014c5
 8001490:	080014f3 	.word	0x080014f3
 8001494:	080014f3 	.word	0x080014f3
 8001498:	080014f3 	.word	0x080014f3
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 800149c:	f002 ff68 	bl	8004370 <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	491a      	ldr	r1, [pc, #104]	; (8001510 <HCSR04_process_main+0xbc>)
 80014a6:	015b      	lsls	r3, r3, #5
 80014a8:	440b      	add	r3, r1
 80014aa:	3310      	adds	r3, #16
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	2b96      	cmp	r3, #150	; 0x96
 80014b2:	d920      	bls.n	80014f6 <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 80014b4:	79fb      	ldrb	r3, [r7, #7]
 80014b6:	4a16      	ldr	r2, [pc, #88]	; (8001510 <HCSR04_process_main+0xbc>)
 80014b8:	015b      	lsls	r3, r3, #5
 80014ba:	4413      	add	r3, r2
 80014bc:	330e      	adds	r3, #14
 80014be:	2206      	movs	r2, #6
 80014c0:	701a      	strb	r2, [r3, #0]
				}
				break;
 80014c2:	e018      	b.n	80014f6 <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement reu un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 80014c4:	79fb      	ldrb	r3, [r7, #7]
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 f824 	bl	8001514 <HCSR04_compute_distance>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d107      	bne.n	80014e2 <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 80014d2:	79fb      	ldrb	r3, [r7, #7]
 80014d4:	4a0e      	ldr	r2, [pc, #56]	; (8001510 <HCSR04_process_main+0xbc>)
 80014d6:	015b      	lsls	r3, r3, #5
 80014d8:	4413      	add	r3, r2
 80014da:	330e      	adds	r3, #14
 80014dc:	2208      	movs	r2, #8
 80014de:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 80014e0:	e00a      	b.n	80014f8 <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	4a0a      	ldr	r2, [pc, #40]	; (8001510 <HCSR04_process_main+0xbc>)
 80014e6:	015b      	lsls	r3, r3, #5
 80014e8:	4413      	add	r3, r2
 80014ea:	330e      	adds	r3, #14
 80014ec:	2207      	movs	r2, #7
 80014ee:	701a      	strb	r2, [r3, #0]
				break;
 80014f0:	e002      	b.n	80014f8 <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien  faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 80014f2:	bf00      	nop
 80014f4:	e000      	b.n	80014f8 <HCSR04_process_main+0xa4>
				break;
 80014f6:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80014f8:	79fb      	ldrb	r3, [r7, #7]
 80014fa:	3301      	adds	r3, #1
 80014fc:	71fb      	strb	r3, [r7, #7]
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	2b04      	cmp	r3, #4
 8001502:	d9ad      	bls.n	8001460 <HCSR04_process_main+0xc>
		}
	}
}
 8001504:	bf00      	nop
 8001506:	bf00      	nop
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	20000a1c 	.word	0x20000a1c

08001514 <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypothse tant qu'on a pas une valeur correcte.
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	4a48      	ldr	r2, [pc, #288]	; (8001644 <HCSR04_compute_distance+0x130>)
 8001522:	015b      	lsls	r3, r3, #5
 8001524:	4413      	add	r3, r2
 8001526:	331c      	adds	r3, #28
 8001528:	2200      	movs	r2, #0
 800152a:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 800152c:	79fb      	ldrb	r3, [r7, #7]
 800152e:	4a45      	ldr	r2, [pc, #276]	; (8001644 <HCSR04_compute_distance+0x130>)
 8001530:	015b      	lsls	r3, r3, #5
 8001532:	4413      	add	r3, r2
 8001534:	330e      	adds	r3, #14
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	2b05      	cmp	r3, #5
 800153a:	d001      	beq.n	8001540 <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 800153c:	2301      	movs	r3, #1
 800153e:	e07d      	b.n	800163c <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 8001540:	79fb      	ldrb	r3, [r7, #7]
 8001542:	4a40      	ldr	r2, [pc, #256]	; (8001644 <HCSR04_compute_distance+0x130>)
 8001544:	015b      	lsls	r3, r3, #5
 8001546:	4413      	add	r3, r2
 8001548:	3314      	adds	r3, #20
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	79fb      	ldrb	r3, [r7, #7]
 800154e:	493d      	ldr	r1, [pc, #244]	; (8001644 <HCSR04_compute_distance+0x130>)
 8001550:	015b      	lsls	r3, r3, #5
 8001552:	440b      	add	r3, r1
 8001554:	3318      	adds	r3, #24
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	429a      	cmp	r2, r3
 800155a:	d20e      	bcs.n	800157a <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	4a39      	ldr	r2, [pc, #228]	; (8001644 <HCSR04_compute_distance+0x130>)
 8001560:	015b      	lsls	r3, r3, #5
 8001562:	4413      	add	r3, r2
 8001564:	3314      	adds	r3, #20
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	79fa      	ldrb	r2, [r7, #7]
 800156a:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 800156e:	3340      	adds	r3, #64	; 0x40
 8001570:	4934      	ldr	r1, [pc, #208]	; (8001644 <HCSR04_compute_distance+0x130>)
 8001572:	0152      	lsls	r2, r2, #5
 8001574:	440a      	add	r2, r1
 8001576:	3214      	adds	r2, #20
 8001578:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 800157a:	79fb      	ldrb	r3, [r7, #7]
 800157c:	4a31      	ldr	r2, [pc, #196]	; (8001644 <HCSR04_compute_distance+0x130>)
 800157e:	015b      	lsls	r3, r3, #5
 8001580:	4413      	add	r3, r2
 8001582:	3314      	adds	r3, #20
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	492e      	ldr	r1, [pc, #184]	; (8001644 <HCSR04_compute_distance+0x130>)
 800158a:	015b      	lsls	r3, r3, #5
 800158c:	440b      	add	r3, r1
 800158e:	3318      	adds	r3, #24
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	429a      	cmp	r2, r3
 8001594:	d201      	bcs.n	800159a <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e050      	b.n	800163c <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 800159a:	79fb      	ldrb	r3, [r7, #7]
 800159c:	4a29      	ldr	r2, [pc, #164]	; (8001644 <HCSR04_compute_distance+0x130>)
 800159e:	015b      	lsls	r3, r3, #5
 80015a0:	4413      	add	r3, r2
 80015a2:	3314      	adds	r3, #20
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	4926      	ldr	r1, [pc, #152]	; (8001644 <HCSR04_compute_distance+0x130>)
 80015aa:	015b      	lsls	r3, r3, #5
 80015ac:	440b      	add	r3, r1
 80015ae:	3318      	adds	r3, #24
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim ici en pulses de timer purs
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	4613      	mov	r3, r2
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	4413      	add	r3, r2
 80015be:	015b      	lsls	r3, r3, #5
 80015c0:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 80015c2:	f003 ff35 	bl	8005430 <HAL_RCC_GetPCLK2Freq>
 80015c6:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 80015c8:	4b1f      	ldr	r3, [pc, #124]	; (8001648 <HCSR04_compute_distance+0x134>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	0adb      	lsrs	r3, r3, #11
 80015ce:	f003 0307 	and.w	r3, r3, #7
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d002      	beq.n	80015dc <HCSR04_compute_distance+0xc8>
			freq *= 2;
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	60bb      	str	r3, [r7, #8]
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//frquence exprime en MHz
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	4a1b      	ldr	r2, [pc, #108]	; (800164c <HCSR04_compute_distance+0x138>)
 80015e0:	fba2 2303 	umull	r2, r3, r2, r3
 80015e4:	0c9b      	lsrs	r3, r3, #18
 80015e6:	60bb      	str	r3, [r7, #8]
	if(!freq)
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d101      	bne.n	80015f2 <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e024      	b.n	800163c <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 80015f2:	68fa      	ldr	r2, [r7, #12]
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fa:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8001602:	fb02 f303 	mul.w	r3, r2, r3
 8001606:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	4a11      	ldr	r2, [pc, #68]	; (8001650 <HCSR04_compute_distance+0x13c>)
 800160c:	fba2 2303 	umull	r2, r3, r2, r3
 8001610:	099b      	lsrs	r3, r3, #6
 8001612:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	085b      	lsrs	r3, r3, #1
 8001618:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del 5m, on considre que la distance n'a pas t acquise (ou bien est infinie)
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001620:	4293      	cmp	r3, r2
 8001622:	d901      	bls.n	8001628 <HCSR04_compute_distance+0x114>
		distance = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 8001628:	79fb      	ldrb	r3, [r7, #7]
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	b291      	uxth	r1, r2
 800162e:	4a05      	ldr	r2, [pc, #20]	; (8001644 <HCSR04_compute_distance+0x130>)
 8001630:	015b      	lsls	r3, r3, #5
 8001632:	4413      	add	r3, r2
 8001634:	331c      	adds	r3, #28
 8001636:	460a      	mov	r2, r1
 8001638:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 800163a:	2300      	movs	r3, #0
}
 800163c:	4618      	mov	r0, r3
 800163e:	3710      	adds	r7, #16
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000a1c 	.word	0x20000a1c
 8001648:	40021000 	.word	0x40021000
 800164c:	431bde83 	.word	0x431bde83
 8001650:	10624dd3 	.word	0x10624dd3

08001654 <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir t initialis pralablement
 * @pre		distance doit tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 8001654:	b480      	push	{r7}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	6039      	str	r1, [r7, #0]
 800165e:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 8001660:	2302      	movs	r3, #2
 8001662:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 8001664:	79fb      	ldrb	r3, [r7, #7]
 8001666:	4a1b      	ldr	r2, [pc, #108]	; (80016d4 <HCSR04_get_value+0x80>)
 8001668:	015b      	lsls	r3, r3, #5
 800166a:	4413      	add	r3, r2
 800166c:	330e      	adds	r3, #14
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2b08      	cmp	r3, #8
 8001672:	d826      	bhi.n	80016c2 <HCSR04_get_value+0x6e>
 8001674:	a201      	add	r2, pc, #4	; (adr r2, 800167c <HCSR04_get_value+0x28>)
 8001676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800167a:	bf00      	nop
 800167c:	080016bd 	.word	0x080016bd
 8001680:	080016bd 	.word	0x080016bd
 8001684:	080016c3 	.word	0x080016c3
 8001688:	080016c3 	.word	0x080016c3
 800168c:	080016c3 	.word	0x080016c3
 8001690:	080016c3 	.word	0x080016c3
 8001694:	080016b7 	.word	0x080016b7
 8001698:	080016bd 	.word	0x080016bd
 800169c:	080016a1 	.word	0x080016a1
	{
		case HCSR04_STATE_IDLE:	//on a reu une distance
			*distance = sensors[id].distance;
 80016a0:	79fb      	ldrb	r3, [r7, #7]
 80016a2:	4a0c      	ldr	r2, [pc, #48]	; (80016d4 <HCSR04_get_value+0x80>)
 80016a4:	015b      	lsls	r3, r3, #5
 80016a6:	4413      	add	r3, r2
 80016a8:	331c      	adds	r3, #28
 80016aa:	881a      	ldrh	r2, [r3, #0]
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 80016b0:	2300      	movs	r3, #0
 80016b2:	73fb      	strb	r3, [r7, #15]
			break;
 80016b4:	e008      	b.n	80016c8 <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 80016b6:	2303      	movs	r3, #3
 80016b8:	73fb      	strb	r3, [r7, #15]
			break;
 80016ba:	e005      	b.n	80016c8 <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc en mesure.
		case HCSR04_STATE_ERROR:	//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	73fb      	strb	r3, [r7, #15]
			break;
 80016c0:	e002      	b.n	80016c8 <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 80016c2:	2302      	movs	r3, #2
 80016c4:	73fb      	strb	r3, [r7, #15]
			break;
 80016c6:	bf00      	nop
	}
	return ret;
 80016c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3714      	adds	r7, #20
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bc80      	pop	{r7}
 80016d2:	4770      	bx	lr
 80016d4:	20000a1c 	.word	0x20000a1c

080016d8 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 80016dc:	4b07      	ldr	r3, [pc, #28]	; (80016fc <DMA1_Channel1_IRQHandler+0x24>)
 80016de:	2201      	movs	r2, #1
 80016e0:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 80016e2:	4807      	ldr	r0, [pc, #28]	; (8001700 <DMA1_Channel1_IRQHandler+0x28>)
 80016e4:	f003 f802 	bl	80046ec <HAL_DMA_IRQHandler>
	if(callback_function)
 80016e8:	4b06      	ldr	r3, [pc, #24]	; (8001704 <DMA1_Channel1_IRQHandler+0x2c>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d002      	beq.n	80016f6 <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 80016f0:	4b04      	ldr	r3, [pc, #16]	; (8001704 <DMA1_Channel1_IRQHandler+0x2c>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4798      	blx	r3
}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	20000b08 	.word	0x20000b08
 8001700:	20000ac0 	.word	0x20000ac0
 8001704:	20000b04 	.word	0x20000b04

08001708 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	4603      	mov	r3, r0
 8001710:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001716:	2b00      	cmp	r3, #0
 8001718:	db0b      	blt.n	8001732 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800171a:	79fb      	ldrb	r3, [r7, #7]
 800171c:	f003 021f 	and.w	r2, r3, #31
 8001720:	4906      	ldr	r1, [pc, #24]	; (800173c <__NVIC_EnableIRQ+0x34>)
 8001722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001726:	095b      	lsrs	r3, r3, #5
 8001728:	2001      	movs	r0, #1
 800172a:	fa00 f202 	lsl.w	r2, r0, r2
 800172e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001732:	bf00      	nop
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	bc80      	pop	{r7}
 800173a:	4770      	bx	lr
 800173c:	e000e100 	.word	0xe000e100

08001740 <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	460b      	mov	r3, r1
 800174a:	607a      	str	r2, [r7, #4]
 800174c:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 800174e:	7afb      	ldrb	r3, [r7, #11]
 8001750:	4907      	ldr	r1, [pc, #28]	; (8001770 <EXTIT_set_callback+0x30>)
 8001752:	68fa      	ldr	r2, [r7, #12]
 8001754:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d003      	beq.n	8001766 <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 800175e:	7afb      	ldrb	r3, [r7, #11]
 8001760:	4618      	mov	r0, r3
 8001762:	f000 f807 	bl	8001774 <EXTIT_enable>
}
 8001766:	bf00      	nop
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20000b0c 	.word	0x20000b0c

08001774 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 800177e:	79fb      	ldrb	r3, [r7, #7]
 8001780:	2b0f      	cmp	r3, #15
 8001782:	d80c      	bhi.n	800179e <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	2201      	movs	r2, #1
 8001788:	fa02 f303 	lsl.w	r3, r2, r3
 800178c:	b21a      	sxth	r2, r3
 800178e:	4b1f      	ldr	r3, [pc, #124]	; (800180c <EXTIT_enable+0x98>)
 8001790:	881b      	ldrh	r3, [r3, #0]
 8001792:	b21b      	sxth	r3, r3
 8001794:	4313      	orrs	r3, r2
 8001796:	b21b      	sxth	r3, r3
 8001798:	b29a      	uxth	r2, r3
 800179a:	4b1c      	ldr	r3, [pc, #112]	; (800180c <EXTIT_enable+0x98>)
 800179c:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 800179e:	79fb      	ldrb	r3, [r7, #7]
 80017a0:	2b04      	cmp	r3, #4
 80017a2:	d821      	bhi.n	80017e8 <EXTIT_enable+0x74>
 80017a4:	a201      	add	r2, pc, #4	; (adr r2, 80017ac <EXTIT_enable+0x38>)
 80017a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017aa:	bf00      	nop
 80017ac:	080017c1 	.word	0x080017c1
 80017b0:	080017c9 	.word	0x080017c9
 80017b4:	080017d1 	.word	0x080017d1
 80017b8:	080017d9 	.word	0x080017d9
 80017bc:	080017e1 	.word	0x080017e1
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 80017c0:	2006      	movs	r0, #6
 80017c2:	f7ff ffa1 	bl	8001708 <__NVIC_EnableIRQ>
 80017c6:	e01d      	b.n	8001804 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 80017c8:	2007      	movs	r0, #7
 80017ca:	f7ff ff9d 	bl	8001708 <__NVIC_EnableIRQ>
 80017ce:	e019      	b.n	8001804 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 80017d0:	2008      	movs	r0, #8
 80017d2:	f7ff ff99 	bl	8001708 <__NVIC_EnableIRQ>
 80017d6:	e015      	b.n	8001804 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 80017d8:	2009      	movs	r0, #9
 80017da:	f7ff ff95 	bl	8001708 <__NVIC_EnableIRQ>
 80017de:	e011      	b.n	8001804 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 80017e0:	200a      	movs	r0, #10
 80017e2:	f7ff ff91 	bl	8001708 <__NVIC_EnableIRQ>
 80017e6:	e00d      	b.n	8001804 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 80017e8:	79fb      	ldrb	r3, [r7, #7]
 80017ea:	2b09      	cmp	r3, #9
 80017ec:	d803      	bhi.n	80017f6 <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 80017ee:	2017      	movs	r0, #23
 80017f0:	f7ff ff8a 	bl	8001708 <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 80017f4:	e005      	b.n	8001802 <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 80017f6:	79fb      	ldrb	r3, [r7, #7]
 80017f8:	2b0f      	cmp	r3, #15
 80017fa:	d802      	bhi.n	8001802 <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017fc:	2028      	movs	r0, #40	; 0x28
 80017fe:	f7ff ff83 	bl	8001708 <__NVIC_EnableIRQ>
			break;
 8001802:	bf00      	nop
	}
}
 8001804:	bf00      	nop
 8001806:	3708      	adds	r7, #8
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	20000b4c 	.word	0x20000b4c

08001810 <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 8001810:	b480      	push	{r7}
 8001812:	b085      	sub	sp, #20
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 800181a:	23ff      	movs	r3, #255	; 0xff
 800181c:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 800181e:	88fb      	ldrh	r3, [r7, #6]
 8001820:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001824:	f000 80b8 	beq.w	8001998 <EXTI_gpiopin_to_pin_number+0x188>
 8001828:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800182c:	f300 80b7 	bgt.w	800199e <EXTI_gpiopin_to_pin_number+0x18e>
 8001830:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001834:	f000 80ad 	beq.w	8001992 <EXTI_gpiopin_to_pin_number+0x182>
 8001838:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800183c:	f300 80af 	bgt.w	800199e <EXTI_gpiopin_to_pin_number+0x18e>
 8001840:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001844:	f000 80a2 	beq.w	800198c <EXTI_gpiopin_to_pin_number+0x17c>
 8001848:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800184c:	f300 80a7 	bgt.w	800199e <EXTI_gpiopin_to_pin_number+0x18e>
 8001850:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001854:	f000 8097 	beq.w	8001986 <EXTI_gpiopin_to_pin_number+0x176>
 8001858:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800185c:	f300 809f 	bgt.w	800199e <EXTI_gpiopin_to_pin_number+0x18e>
 8001860:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001864:	f000 808c 	beq.w	8001980 <EXTI_gpiopin_to_pin_number+0x170>
 8001868:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800186c:	f300 8097 	bgt.w	800199e <EXTI_gpiopin_to_pin_number+0x18e>
 8001870:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001874:	f000 8081 	beq.w	800197a <EXTI_gpiopin_to_pin_number+0x16a>
 8001878:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800187c:	f300 808f 	bgt.w	800199e <EXTI_gpiopin_to_pin_number+0x18e>
 8001880:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001884:	d076      	beq.n	8001974 <EXTI_gpiopin_to_pin_number+0x164>
 8001886:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800188a:	f300 8088 	bgt.w	800199e <EXTI_gpiopin_to_pin_number+0x18e>
 800188e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001892:	d06c      	beq.n	800196e <EXTI_gpiopin_to_pin_number+0x15e>
 8001894:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001898:	f300 8081 	bgt.w	800199e <EXTI_gpiopin_to_pin_number+0x18e>
 800189c:	2b80      	cmp	r3, #128	; 0x80
 800189e:	d063      	beq.n	8001968 <EXTI_gpiopin_to_pin_number+0x158>
 80018a0:	2b80      	cmp	r3, #128	; 0x80
 80018a2:	dc7c      	bgt.n	800199e <EXTI_gpiopin_to_pin_number+0x18e>
 80018a4:	2b20      	cmp	r3, #32
 80018a6:	dc47      	bgt.n	8001938 <EXTI_gpiopin_to_pin_number+0x128>
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	dd78      	ble.n	800199e <EXTI_gpiopin_to_pin_number+0x18e>
 80018ac:	3b01      	subs	r3, #1
 80018ae:	2b1f      	cmp	r3, #31
 80018b0:	d875      	bhi.n	800199e <EXTI_gpiopin_to_pin_number+0x18e>
 80018b2:	a201      	add	r2, pc, #4	; (adr r2, 80018b8 <EXTI_gpiopin_to_pin_number+0xa8>)
 80018b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018b8:	0800193f 	.word	0x0800193f
 80018bc:	08001945 	.word	0x08001945
 80018c0:	0800199f 	.word	0x0800199f
 80018c4:	0800194b 	.word	0x0800194b
 80018c8:	0800199f 	.word	0x0800199f
 80018cc:	0800199f 	.word	0x0800199f
 80018d0:	0800199f 	.word	0x0800199f
 80018d4:	08001951 	.word	0x08001951
 80018d8:	0800199f 	.word	0x0800199f
 80018dc:	0800199f 	.word	0x0800199f
 80018e0:	0800199f 	.word	0x0800199f
 80018e4:	0800199f 	.word	0x0800199f
 80018e8:	0800199f 	.word	0x0800199f
 80018ec:	0800199f 	.word	0x0800199f
 80018f0:	0800199f 	.word	0x0800199f
 80018f4:	08001957 	.word	0x08001957
 80018f8:	0800199f 	.word	0x0800199f
 80018fc:	0800199f 	.word	0x0800199f
 8001900:	0800199f 	.word	0x0800199f
 8001904:	0800199f 	.word	0x0800199f
 8001908:	0800199f 	.word	0x0800199f
 800190c:	0800199f 	.word	0x0800199f
 8001910:	0800199f 	.word	0x0800199f
 8001914:	0800199f 	.word	0x0800199f
 8001918:	0800199f 	.word	0x0800199f
 800191c:	0800199f 	.word	0x0800199f
 8001920:	0800199f 	.word	0x0800199f
 8001924:	0800199f 	.word	0x0800199f
 8001928:	0800199f 	.word	0x0800199f
 800192c:	0800199f 	.word	0x0800199f
 8001930:	0800199f 	.word	0x0800199f
 8001934:	0800195d 	.word	0x0800195d
 8001938:	2b40      	cmp	r3, #64	; 0x40
 800193a:	d012      	beq.n	8001962 <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 800193c:	e02f      	b.n	800199e <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 800193e:	2300      	movs	r3, #0
 8001940:	73fb      	strb	r3, [r7, #15]
 8001942:	e02d      	b.n	80019a0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 8001944:	2301      	movs	r3, #1
 8001946:	73fb      	strb	r3, [r7, #15]
 8001948:	e02a      	b.n	80019a0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 800194a:	2302      	movs	r3, #2
 800194c:	73fb      	strb	r3, [r7, #15]
 800194e:	e027      	b.n	80019a0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 8001950:	2303      	movs	r3, #3
 8001952:	73fb      	strb	r3, [r7, #15]
 8001954:	e024      	b.n	80019a0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 8001956:	2304      	movs	r3, #4
 8001958:	73fb      	strb	r3, [r7, #15]
 800195a:	e021      	b.n	80019a0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 800195c:	2305      	movs	r3, #5
 800195e:	73fb      	strb	r3, [r7, #15]
 8001960:	e01e      	b.n	80019a0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 8001962:	2306      	movs	r3, #6
 8001964:	73fb      	strb	r3, [r7, #15]
 8001966:	e01b      	b.n	80019a0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 8001968:	2307      	movs	r3, #7
 800196a:	73fb      	strb	r3, [r7, #15]
 800196c:	e018      	b.n	80019a0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 800196e:	2308      	movs	r3, #8
 8001970:	73fb      	strb	r3, [r7, #15]
 8001972:	e015      	b.n	80019a0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 8001974:	2309      	movs	r3, #9
 8001976:	73fb      	strb	r3, [r7, #15]
 8001978:	e012      	b.n	80019a0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 800197a:	230a      	movs	r3, #10
 800197c:	73fb      	strb	r3, [r7, #15]
 800197e:	e00f      	b.n	80019a0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 8001980:	230b      	movs	r3, #11
 8001982:	73fb      	strb	r3, [r7, #15]
 8001984:	e00c      	b.n	80019a0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 8001986:	230c      	movs	r3, #12
 8001988:	73fb      	strb	r3, [r7, #15]
 800198a:	e009      	b.n	80019a0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 800198c:	230d      	movs	r3, #13
 800198e:	73fb      	strb	r3, [r7, #15]
 8001990:	e006      	b.n	80019a0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 8001992:	230e      	movs	r3, #14
 8001994:	73fb      	strb	r3, [r7, #15]
 8001996:	e003      	b.n	80019a0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 8001998:	230f      	movs	r3, #15
 800199a:	73fb      	strb	r3, [r7, #15]
 800199c:	e000      	b.n	80019a0 <EXTI_gpiopin_to_pin_number+0x190>
			break;
 800199e:	bf00      	nop
	}
	return ret;
 80019a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3714      	adds	r7, #20
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bc80      	pop	{r7}
 80019aa:	4770      	bx	lr

080019ac <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	4603      	mov	r3, r0
 80019b4:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 80019b6:	79fb      	ldrb	r3, [r7, #7]
 80019b8:	2201      	movs	r2, #1
 80019ba:	fa02 f303 	lsl.w	r3, r2, r3
 80019be:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 80019c0:	4b10      	ldr	r3, [pc, #64]	; (8001a04 <EXTI_call+0x58>)
 80019c2:	695a      	ldr	r2, [r3, #20]
 80019c4:	89fb      	ldrh	r3, [r7, #14]
 80019c6:	4013      	ands	r3, r2
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d016      	beq.n	80019fa <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 80019cc:	4a0d      	ldr	r2, [pc, #52]	; (8001a04 <EXTI_call+0x58>)
 80019ce:	89fb      	ldrh	r3, [r7, #14]
 80019d0:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 80019d2:	4b0d      	ldr	r3, [pc, #52]	; (8001a08 <EXTI_call+0x5c>)
 80019d4:	881a      	ldrh	r2, [r3, #0]
 80019d6:	89fb      	ldrh	r3, [r7, #14]
 80019d8:	4013      	ands	r3, r2
 80019da:	b29b      	uxth	r3, r3
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d00c      	beq.n	80019fa <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 80019e0:	79fb      	ldrb	r3, [r7, #7]
 80019e2:	4a0a      	ldr	r2, [pc, #40]	; (8001a0c <EXTI_call+0x60>)
 80019e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d006      	beq.n	80019fa <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 80019ec:	79fb      	ldrb	r3, [r7, #7]
 80019ee:	4a07      	ldr	r2, [pc, #28]	; (8001a0c <EXTI_call+0x60>)
 80019f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019f4:	89fa      	ldrh	r2, [r7, #14]
 80019f6:	4610      	mov	r0, r2
 80019f8:	4798      	blx	r3
		}
	}
}
 80019fa:	bf00      	nop
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40010400 	.word	0x40010400
 8001a08:	20000b4c 	.word	0x20000b4c
 8001a0c:	20000b0c 	.word	0x20000b0c

08001a10 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001a14:	2000      	movs	r0, #0
 8001a16:	f7ff ffc9 	bl	80019ac <EXTI_call>
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8001a22:	2001      	movs	r0, #1
 8001a24:	f7ff ffc2 	bl	80019ac <EXTI_call>
}
 8001a28:	bf00      	nop
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8001a30:	2002      	movs	r0, #2
 8001a32:	f7ff ffbb 	bl	80019ac <EXTI_call>
}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8001a3e:	2003      	movs	r0, #3
 8001a40:	f7ff ffb4 	bl	80019ac <EXTI_call>
}
 8001a44:	bf00      	nop
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8001a4c:	2004      	movs	r0, #4
 8001a4e:	f7ff ffad 	bl	80019ac <EXTI_call>
}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8001a56:	b580      	push	{r7, lr}
 8001a58:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8001a5a:	2005      	movs	r0, #5
 8001a5c:	f7ff ffa6 	bl	80019ac <EXTI_call>
	EXTI_call(6);
 8001a60:	2006      	movs	r0, #6
 8001a62:	f7ff ffa3 	bl	80019ac <EXTI_call>
	EXTI_call(7);
 8001a66:	2007      	movs	r0, #7
 8001a68:	f7ff ffa0 	bl	80019ac <EXTI_call>
	EXTI_call(8);
 8001a6c:	2008      	movs	r0, #8
 8001a6e:	f7ff ff9d 	bl	80019ac <EXTI_call>
	EXTI_call(9);
 8001a72:	2009      	movs	r0, #9
 8001a74:	f7ff ff9a 	bl	80019ac <EXTI_call>
}
 8001a78:	bf00      	nop
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001a80:	200a      	movs	r0, #10
 8001a82:	f7ff ff93 	bl	80019ac <EXTI_call>
	EXTI_call(11);
 8001a86:	200b      	movs	r0, #11
 8001a88:	f7ff ff90 	bl	80019ac <EXTI_call>
	EXTI_call(12);
 8001a8c:	200c      	movs	r0, #12
 8001a8e:	f7ff ff8d 	bl	80019ac <EXTI_call>
	EXTI_call(13);
 8001a92:	200d      	movs	r0, #13
 8001a94:	f7ff ff8a 	bl	80019ac <EXTI_call>
	EXTI_call(14);
 8001a98:	200e      	movs	r0, #14
 8001a9a:	f7ff ff87 	bl	80019ac <EXTI_call>
	EXTI_call(15);
 8001a9e:	200f      	movs	r0, #15
 8001aa0:	f7ff ff84 	bl	80019ac <EXTI_call>
}
 8001aa4:	bf00      	nop
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b087      	sub	sp, #28
 8001aac:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8001aae:	4b26      	ldr	r3, [pc, #152]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001ab0:	699b      	ldr	r3, [r3, #24]
 8001ab2:	4a25      	ldr	r2, [pc, #148]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001ab4:	f043 0304 	orr.w	r3, r3, #4
 8001ab8:	6193      	str	r3, [r2, #24]
 8001aba:	4b23      	ldr	r3, [pc, #140]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001abc:	699b      	ldr	r3, [r3, #24]
 8001abe:	f003 0304 	and.w	r3, r3, #4
 8001ac2:	617b      	str	r3, [r7, #20]
 8001ac4:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac6:	4b20      	ldr	r3, [pc, #128]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001ac8:	699b      	ldr	r3, [r3, #24]
 8001aca:	4a1f      	ldr	r2, [pc, #124]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001acc:	f043 0308 	orr.w	r3, r3, #8
 8001ad0:	6193      	str	r3, [r2, #24]
 8001ad2:	4b1d      	ldr	r3, [pc, #116]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001ad4:	699b      	ldr	r3, [r3, #24]
 8001ad6:	f003 0308 	and.w	r3, r3, #8
 8001ada:	613b      	str	r3, [r7, #16]
 8001adc:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001ade:	4b1a      	ldr	r3, [pc, #104]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001ae0:	699b      	ldr	r3, [r3, #24]
 8001ae2:	4a19      	ldr	r2, [pc, #100]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001ae4:	f043 0310 	orr.w	r3, r3, #16
 8001ae8:	6193      	str	r3, [r2, #24]
 8001aea:	4b17      	ldr	r3, [pc, #92]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001aec:	699b      	ldr	r3, [r3, #24]
 8001aee:	f003 0310 	and.w	r3, r3, #16
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001af6:	4b14      	ldr	r3, [pc, #80]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001af8:	699b      	ldr	r3, [r3, #24]
 8001afa:	4a13      	ldr	r2, [pc, #76]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001afc:	f043 0320 	orr.w	r3, r3, #32
 8001b00:	6193      	str	r3, [r2, #24]
 8001b02:	4b11      	ldr	r3, [pc, #68]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001b04:	699b      	ldr	r3, [r3, #24]
 8001b06:	f003 0320 	and.w	r3, r3, #32
 8001b0a:	60bb      	str	r3, [r7, #8]
 8001b0c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001b0e:	4b0e      	ldr	r3, [pc, #56]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001b10:	699b      	ldr	r3, [r3, #24]
 8001b12:	4a0d      	ldr	r2, [pc, #52]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001b14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b18:	6193      	str	r3, [r2, #24]
 8001b1a:	4b0b      	ldr	r3, [pc, #44]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001b1c:	699b      	ldr	r3, [r3, #24]
 8001b1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b22:	607b      	str	r3, [r7, #4]
 8001b24:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8001b26:	4b08      	ldr	r3, [pc, #32]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001b28:	699b      	ldr	r3, [r3, #24]
 8001b2a:	4a07      	ldr	r2, [pc, #28]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	6193      	str	r3, [r2, #24]
 8001b32:	4b05      	ldr	r3, [pc, #20]	; (8001b48 <BSP_GPIO_Enable+0xa0>)
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	603b      	str	r3, [r7, #0]
 8001b3c:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 8001b3e:	bf00      	nop
 8001b40:	371c      	adds	r7, #28
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bc80      	pop	{r7}
 8001b46:	4770      	bx	lr
 8001b48:	40021000 	.word	0x40021000

08001b4c <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b088      	sub	sp, #32
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	60f8      	str	r0, [r7, #12]
 8001b54:	60b9      	str	r1, [r7, #8]
 8001b56:	607a      	str	r2, [r7, #4]
 8001b58:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b68:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001b6a:	f107 0310 	add.w	r3, r7, #16
 8001b6e:	4619      	mov	r1, r3
 8001b70:	68f8      	ldr	r0, [r7, #12]
 8001b72:	f002 fec1 	bl	80048f8 <HAL_GPIO_Init>
}
 8001b76:	bf00      	nop
 8001b78:	3720      	adds	r7, #32
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
	...

08001b80 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001b84:	f3bf 8f4f 	dsb	sy
}
 8001b88:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001b8a:	4b06      	ldr	r3, [pc, #24]	; (8001ba4 <__NVIC_SystemReset+0x24>)
 8001b8c:	68db      	ldr	r3, [r3, #12]
 8001b8e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001b92:	4904      	ldr	r1, [pc, #16]	; (8001ba4 <__NVIC_SystemReset+0x24>)
 8001b94:	4b04      	ldr	r3, [pc, #16]	; (8001ba8 <__NVIC_SystemReset+0x28>)
 8001b96:	4313      	orrs	r3, r2
 8001b98:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b9a:	f3bf 8f4f 	dsb	sy
}
 8001b9e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <__NVIC_SystemReset+0x20>
 8001ba4:	e000ed00 	.word	0xe000ed00
 8001ba8:	05fa0004 	.word	0x05fa0004

08001bac <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b08a      	sub	sp, #40	; 0x28
 8001bb0:	af02      	add	r7, sp, #8
 8001bb2:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	4a80      	ldr	r2, [pc, #512]	; (8001db8 <SPI_Init+0x20c>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d00a      	beq.n	8001bd2 <SPI_Init+0x26>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	4a7f      	ldr	r2, [pc, #508]	; (8001dbc <SPI_Init+0x210>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d006      	beq.n	8001bd2 <SPI_Init+0x26>
 8001bc4:	4a7e      	ldr	r2, [pc, #504]	; (8001dc0 <SPI_Init+0x214>)
 8001bc6:	211e      	movs	r1, #30
 8001bc8:	487e      	ldr	r0, [pc, #504]	; (8001dc4 <SPI_Init+0x218>)
 8001bca:	f004 fe51 	bl	8006870 <printf>
 8001bce:	f7ff ffd7 	bl	8001b80 <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4a79      	ldr	r2, [pc, #484]	; (8001dbc <SPI_Init+0x210>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	bf0c      	ite	eq
 8001bda:	2301      	moveq	r3, #1
 8001bdc:	2300      	movne	r3, #0
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 8001be2:	7ffb      	ldrb	r3, [r7, #31]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d130      	bne.n	8001c4a <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 8001be8:	4b77      	ldr	r3, [pc, #476]	; (8001dc8 <SPI_Init+0x21c>)
 8001bea:	699b      	ldr	r3, [r3, #24]
 8001bec:	4a76      	ldr	r2, [pc, #472]	; (8001dc8 <SPI_Init+0x21c>)
 8001bee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001bf2:	6193      	str	r3, [r2, #24]
 8001bf4:	4b74      	ldr	r3, [pc, #464]	; (8001dc8 <SPI_Init+0x21c>)
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bfc:	61bb      	str	r3, [r7, #24]
 8001bfe:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8001c00:	4b71      	ldr	r3, [pc, #452]	; (8001dc8 <SPI_Init+0x21c>)
 8001c02:	699b      	ldr	r3, [r3, #24]
 8001c04:	4a70      	ldr	r2, [pc, #448]	; (8001dc8 <SPI_Init+0x21c>)
 8001c06:	f043 0304 	orr.w	r3, r3, #4
 8001c0a:	6193      	str	r3, [r2, #24]
 8001c0c:	4b6e      	ldr	r3, [pc, #440]	; (8001dc8 <SPI_Init+0x21c>)
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	f003 0304 	and.w	r3, r3, #4
 8001c14:	617b      	str	r3, [r7, #20]
 8001c16:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001c18:	2303      	movs	r3, #3
 8001c1a:	9300      	str	r3, [sp, #0]
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	2202      	movs	r2, #2
 8001c20:	2120      	movs	r1, #32
 8001c22:	486a      	ldr	r0, [pc, #424]	; (8001dcc <SPI_Init+0x220>)
 8001c24:	f7ff ff92 	bl	8001b4c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001c28:	2303      	movs	r3, #3
 8001c2a:	9300      	str	r3, [sp, #0]
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	2200      	movs	r2, #0
 8001c30:	2140      	movs	r1, #64	; 0x40
 8001c32:	4866      	ldr	r0, [pc, #408]	; (8001dcc <SPI_Init+0x220>)
 8001c34:	f7ff ff8a 	bl	8001b4c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001c38:	2303      	movs	r3, #3
 8001c3a:	9300      	str	r3, [sp, #0]
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	2202      	movs	r2, #2
 8001c40:	2180      	movs	r1, #128	; 0x80
 8001c42:	4862      	ldr	r0, [pc, #392]	; (8001dcc <SPI_Init+0x220>)
 8001c44:	f7ff ff82 	bl	8001b4c <BSP_GPIO_PinCfg>
 8001c48:	e032      	b.n	8001cb0 <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 8001c4a:	4b5f      	ldr	r3, [pc, #380]	; (8001dc8 <SPI_Init+0x21c>)
 8001c4c:	69db      	ldr	r3, [r3, #28]
 8001c4e:	4a5e      	ldr	r2, [pc, #376]	; (8001dc8 <SPI_Init+0x21c>)
 8001c50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c54:	61d3      	str	r3, [r2, #28]
 8001c56:	4b5c      	ldr	r3, [pc, #368]	; (8001dc8 <SPI_Init+0x21c>)
 8001c58:	69db      	ldr	r3, [r3, #28]
 8001c5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c5e:	613b      	str	r3, [r7, #16]
 8001c60:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001c62:	4b59      	ldr	r3, [pc, #356]	; (8001dc8 <SPI_Init+0x21c>)
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	4a58      	ldr	r2, [pc, #352]	; (8001dc8 <SPI_Init+0x21c>)
 8001c68:	f043 0308 	orr.w	r3, r3, #8
 8001c6c:	6193      	str	r3, [r2, #24]
 8001c6e:	4b56      	ldr	r3, [pc, #344]	; (8001dc8 <SPI_Init+0x21c>)
 8001c70:	699b      	ldr	r3, [r3, #24]
 8001c72:	f003 0308 	and.w	r3, r3, #8
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	9300      	str	r3, [sp, #0]
 8001c7e:	2301      	movs	r3, #1
 8001c80:	2202      	movs	r2, #2
 8001c82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c86:	4852      	ldr	r0, [pc, #328]	; (8001dd0 <SPI_Init+0x224>)
 8001c88:	f7ff ff60 	bl	8001b4c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	2301      	movs	r3, #1
 8001c92:	2200      	movs	r2, #0
 8001c94:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c98:	484d      	ldr	r0, [pc, #308]	; (8001dd0 <SPI_Init+0x224>)
 8001c9a:	f7ff ff57 	bl	8001b4c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	9300      	str	r3, [sp, #0]
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	2202      	movs	r2, #2
 8001ca6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001caa:	4849      	ldr	r0, [pc, #292]	; (8001dd0 <SPI_Init+0x224>)
 8001cac:	f7ff ff4e 	bl	8001b4c <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 8001cb0:	7ffb      	ldrb	r3, [r7, #31]
 8001cb2:	4a48      	ldr	r2, [pc, #288]	; (8001dd4 <SPI_Init+0x228>)
 8001cb4:	2158      	movs	r1, #88	; 0x58
 8001cb6:	fb01 f303 	mul.w	r3, r1, r3
 8001cba:	4413      	add	r3, r2
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001cc0:	7ffb      	ldrb	r3, [r7, #31]
 8001cc2:	4a44      	ldr	r2, [pc, #272]	; (8001dd4 <SPI_Init+0x228>)
 8001cc4:	2158      	movs	r1, #88	; 0x58
 8001cc6:	fb01 f303 	mul.w	r3, r1, r3
 8001cca:	4413      	add	r3, r2
 8001ccc:	331c      	adds	r3, #28
 8001cce:	2210      	movs	r2, #16
 8001cd0:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cd2:	7ffb      	ldrb	r3, [r7, #31]
 8001cd4:	4a3f      	ldr	r2, [pc, #252]	; (8001dd4 <SPI_Init+0x228>)
 8001cd6:	2158      	movs	r1, #88	; 0x58
 8001cd8:	fb01 f303 	mul.w	r3, r1, r3
 8001cdc:	4413      	add	r3, r2
 8001cde:	3314      	adds	r3, #20
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ce4:	7ffb      	ldrb	r3, [r7, #31]
 8001ce6:	4a3b      	ldr	r2, [pc, #236]	; (8001dd4 <SPI_Init+0x228>)
 8001ce8:	2158      	movs	r1, #88	; 0x58
 8001cea:	fb01 f303 	mul.w	r3, r1, r3
 8001cee:	4413      	add	r3, r2
 8001cf0:	3310      	adds	r3, #16
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cf6:	7ffb      	ldrb	r3, [r7, #31]
 8001cf8:	4a36      	ldr	r2, [pc, #216]	; (8001dd4 <SPI_Init+0x228>)
 8001cfa:	2158      	movs	r1, #88	; 0x58
 8001cfc:	fb01 f303 	mul.w	r3, r1, r3
 8001d00:	4413      	add	r3, r2
 8001d02:	3328      	adds	r3, #40	; 0x28
 8001d04:	2200      	movs	r2, #0
 8001d06:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 8001d08:	7ffb      	ldrb	r3, [r7, #31]
 8001d0a:	4a32      	ldr	r2, [pc, #200]	; (8001dd4 <SPI_Init+0x228>)
 8001d0c:	2158      	movs	r1, #88	; 0x58
 8001d0e:	fb01 f303 	mul.w	r3, r1, r3
 8001d12:	4413      	add	r3, r2
 8001d14:	332c      	adds	r3, #44	; 0x2c
 8001d16:	2200      	movs	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8001d1a:	7ffb      	ldrb	r3, [r7, #31]
 8001d1c:	4a2d      	ldr	r2, [pc, #180]	; (8001dd4 <SPI_Init+0x228>)
 8001d1e:	2158      	movs	r1, #88	; 0x58
 8001d20:	fb01 f303 	mul.w	r3, r1, r3
 8001d24:	4413      	add	r3, r2
 8001d26:	330c      	adds	r3, #12
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8001d2c:	7ffb      	ldrb	r3, [r7, #31]
 8001d2e:	4a29      	ldr	r2, [pc, #164]	; (8001dd4 <SPI_Init+0x228>)
 8001d30:	2158      	movs	r1, #88	; 0x58
 8001d32:	fb01 f303 	mul.w	r3, r1, r3
 8001d36:	4413      	add	r3, r2
 8001d38:	3308      	adds	r3, #8
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d3e:	7ffb      	ldrb	r3, [r7, #31]
 8001d40:	4a24      	ldr	r2, [pc, #144]	; (8001dd4 <SPI_Init+0x228>)
 8001d42:	2158      	movs	r1, #88	; 0x58
 8001d44:	fb01 f303 	mul.w	r3, r1, r3
 8001d48:	4413      	add	r3, r2
 8001d4a:	3320      	adds	r3, #32
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8001d50:	7ffb      	ldrb	r3, [r7, #31]
 8001d52:	4a20      	ldr	r2, [pc, #128]	; (8001dd4 <SPI_Init+0x228>)
 8001d54:	2158      	movs	r1, #88	; 0x58
 8001d56:	fb01 f303 	mul.w	r3, r1, r3
 8001d5a:	4413      	add	r3, r2
 8001d5c:	3304      	adds	r3, #4
 8001d5e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d62:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 8001d64:	7ffb      	ldrb	r3, [r7, #31]
 8001d66:	4a1b      	ldr	r2, [pc, #108]	; (8001dd4 <SPI_Init+0x228>)
 8001d68:	2158      	movs	r1, #88	; 0x58
 8001d6a:	fb01 f303 	mul.w	r3, r1, r3
 8001d6e:	4413      	add	r3, r2
 8001d70:	3318      	adds	r3, #24
 8001d72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d76:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 8001d78:	7ffb      	ldrb	r3, [r7, #31]
 8001d7a:	4a16      	ldr	r2, [pc, #88]	; (8001dd4 <SPI_Init+0x228>)
 8001d7c:	2158      	movs	r1, #88	; 0x58
 8001d7e:	fb01 f303 	mul.w	r3, r1, r3
 8001d82:	4413      	add	r3, r2
 8001d84:	3324      	adds	r3, #36	; 0x24
 8001d86:	2200      	movs	r2, #0
 8001d88:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 8001d8a:	7ffb      	ldrb	r3, [r7, #31]
 8001d8c:	4a11      	ldr	r2, [pc, #68]	; (8001dd4 <SPI_Init+0x228>)
 8001d8e:	2158      	movs	r1, #88	; 0x58
 8001d90:	fb01 f303 	mul.w	r3, r1, r3
 8001d94:	4413      	add	r3, r2
 8001d96:	3351      	adds	r3, #81	; 0x51
 8001d98:	2200      	movs	r2, #0
 8001d9a:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 8001d9c:	7ffb      	ldrb	r3, [r7, #31]
 8001d9e:	2258      	movs	r2, #88	; 0x58
 8001da0:	fb02 f303 	mul.w	r3, r2, r3
 8001da4:	4a0b      	ldr	r2, [pc, #44]	; (8001dd4 <SPI_Init+0x228>)
 8001da6:	4413      	add	r3, r2
 8001da8:	4618      	mov	r0, r3
 8001daa:	f003 fd63 	bl	8005874 <HAL_SPI_Init>
}
 8001dae:	bf00      	nop
 8001db0:	3720      	adds	r7, #32
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	40013000 	.word	0x40013000
 8001dbc:	40003800 	.word	0x40003800
 8001dc0:	0800c710 	.word	0x0800c710
 8001dc4:	0800c730 	.word	0x0800c730
 8001dc8:	40021000 	.word	0x40021000
 8001dcc:	40010800 	.word	0x40010800
 8001dd0:	40010c00 	.word	0x40010c00
 8001dd4:	20000b50 	.word	0x20000b50

08001dd8 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	460b      	mov	r3, r1
 8001de2:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	4a12      	ldr	r2, [pc, #72]	; (8001e30 <SPI_WriteNoRegister+0x58>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d00a      	beq.n	8001e02 <SPI_WriteNoRegister+0x2a>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a11      	ldr	r2, [pc, #68]	; (8001e34 <SPI_WriteNoRegister+0x5c>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d006      	beq.n	8001e02 <SPI_WriteNoRegister+0x2a>
 8001df4:	4a10      	ldr	r2, [pc, #64]	; (8001e38 <SPI_WriteNoRegister+0x60>)
 8001df6:	217f      	movs	r1, #127	; 0x7f
 8001df8:	4810      	ldr	r0, [pc, #64]	; (8001e3c <SPI_WriteNoRegister+0x64>)
 8001dfa:	f004 fd39 	bl	8006870 <printf>
 8001dfe:	f7ff febf 	bl	8001b80 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4a0b      	ldr	r2, [pc, #44]	; (8001e34 <SPI_WriteNoRegister+0x5c>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	bf0c      	ite	eq
 8001e0a:	2301      	moveq	r3, #1
 8001e0c:	2300      	movne	r3, #0
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 8001e12:	7bfb      	ldrb	r3, [r7, #15]
 8001e14:	2258      	movs	r2, #88	; 0x58
 8001e16:	fb02 f303 	mul.w	r3, r2, r3
 8001e1a:	4a09      	ldr	r2, [pc, #36]	; (8001e40 <SPI_WriteNoRegister+0x68>)
 8001e1c:	1898      	adds	r0, r3, r2
 8001e1e:	1cf9      	adds	r1, r7, #3
 8001e20:	2364      	movs	r3, #100	; 0x64
 8001e22:	2201      	movs	r2, #1
 8001e24:	f003 fb3f 	bl	80054a6 <HAL_SPI_Transmit>
}
 8001e28:	bf00      	nop
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	40013000 	.word	0x40013000
 8001e34:	40003800 	.word	0x40003800
 8001e38:	0800c710 	.word	0x0800c710
 8001e3c:	0800c730 	.word	0x0800c730
 8001e40:	20000b50 	.word	0x20000b50

08001e44 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	4613      	mov	r3, r2
 8001e50:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	4a12      	ldr	r2, [pc, #72]	; (8001ea0 <SPI_WriteMultiNoRegister+0x5c>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d00a      	beq.n	8001e70 <SPI_WriteMultiNoRegister+0x2c>
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	4a11      	ldr	r2, [pc, #68]	; (8001ea4 <SPI_WriteMultiNoRegister+0x60>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d006      	beq.n	8001e70 <SPI_WriteMultiNoRegister+0x2c>
 8001e62:	4a11      	ldr	r2, [pc, #68]	; (8001ea8 <SPI_WriteMultiNoRegister+0x64>)
 8001e64:	218c      	movs	r1, #140	; 0x8c
 8001e66:	4811      	ldr	r0, [pc, #68]	; (8001eac <SPI_WriteMultiNoRegister+0x68>)
 8001e68:	f004 fd02 	bl	8006870 <printf>
 8001e6c:	f7ff fe88 	bl	8001b80 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	4a0c      	ldr	r2, [pc, #48]	; (8001ea4 <SPI_WriteMultiNoRegister+0x60>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	bf0c      	ite	eq
 8001e78:	2301      	moveq	r3, #1
 8001e7a:	2300      	movne	r3, #0
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 8001e80:	7dfb      	ldrb	r3, [r7, #23]
 8001e82:	2258      	movs	r2, #88	; 0x58
 8001e84:	fb02 f303 	mul.w	r3, r2, r3
 8001e88:	4a09      	ldr	r2, [pc, #36]	; (8001eb0 <SPI_WriteMultiNoRegister+0x6c>)
 8001e8a:	1898      	adds	r0, r3, r2
 8001e8c:	88fa      	ldrh	r2, [r7, #6]
 8001e8e:	2364      	movs	r3, #100	; 0x64
 8001e90:	68b9      	ldr	r1, [r7, #8]
 8001e92:	f003 fb08 	bl	80054a6 <HAL_SPI_Transmit>
}
 8001e96:	bf00      	nop
 8001e98:	3718      	adds	r7, #24
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40013000 	.word	0x40013000
 8001ea4:	40003800 	.word	0x40003800
 8001ea8:	0800c710 	.word	0x0800c710
 8001eac:	0800c730 	.word	0x0800c730
 8001eb0:	20000b50 	.word	0x20000b50

08001eb4 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 8001eb4:	b480      	push	{r7}
 8001eb6:	b085      	sub	sp, #20
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	bf14      	ite	ne
 8001ecc:	2301      	movne	r3, #1
 8001ece:	2300      	moveq	r3, #0
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	4a1e      	ldr	r2, [pc, #120]	; (8001f50 <TM_SPI_SetDataSize+0x9c>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	bf0c      	ite	eq
 8001edc:	2301      	moveq	r3, #1
 8001ede:	2300      	movne	r3, #0
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 8001ef0:	78fb      	ldrb	r3, [r7, #3]
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d110      	bne.n	8001f18 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 8001ef6:	7bbb      	ldrb	r3, [r7, #14]
 8001ef8:	4a16      	ldr	r2, [pc, #88]	; (8001f54 <TM_SPI_SetDataSize+0xa0>)
 8001efa:	2158      	movs	r1, #88	; 0x58
 8001efc:	fb01 f303 	mul.w	r3, r1, r3
 8001f00:	4413      	add	r3, r2
 8001f02:	330c      	adds	r3, #12
 8001f04:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f08:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	601a      	str	r2, [r3, #0]
 8001f16:	e00e      	b.n	8001f36 <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8001f18:	7bbb      	ldrb	r3, [r7, #14]
 8001f1a:	4a0e      	ldr	r2, [pc, #56]	; (8001f54 <TM_SPI_SetDataSize+0xa0>)
 8001f1c:	2158      	movs	r1, #88	; 0x58
 8001f1e:	fb01 f303 	mul.w	r3, r1, r3
 8001f22:	4413      	add	r3, r2
 8001f24:	330c      	adds	r3, #12
 8001f26:	2200      	movs	r2, #0
 8001f28:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 8001f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3714      	adds	r7, #20
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bc80      	pop	{r7}
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop
 8001f50:	40003800 	.word	0x40003800
 8001f54:	20000b50 	.word	0x20000b50

08001f58 <__NVIC_SystemReset>:
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001f5c:	f3bf 8f4f 	dsb	sy
}
 8001f60:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001f62:	4b06      	ldr	r3, [pc, #24]	; (8001f7c <__NVIC_SystemReset+0x24>)
 8001f64:	68db      	ldr	r3, [r3, #12]
 8001f66:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001f6a:	4904      	ldr	r1, [pc, #16]	; (8001f7c <__NVIC_SystemReset+0x24>)
 8001f6c:	4b04      	ldr	r3, [pc, #16]	; (8001f80 <__NVIC_SystemReset+0x28>)
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001f72:	f3bf 8f4f 	dsb	sy
}
 8001f76:	bf00      	nop
    __NOP();
 8001f78:	bf00      	nop
 8001f7a:	e7fd      	b.n	8001f78 <__NVIC_SystemReset+0x20>
 8001f7c:	e000ed00 	.word	0xe000ed00
 8001f80:	05fa0004 	.word	0x05fa0004

08001f84 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8001f88:	f7ff fd8e 	bl	8001aa8 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 8001f8c:	4b25      	ldr	r3, [pc, #148]	; (8002024 <HAL_MspInit+0xa0>)
 8001f8e:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001f92:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 8001f94:	4b23      	ldr	r3, [pc, #140]	; (8002024 <HAL_MspInit+0xa0>)
 8001f96:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001f9a:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 8001f9c:	4b21      	ldr	r3, [pc, #132]	; (8002024 <HAL_MspInit+0xa0>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 8001fa2:	4b20      	ldr	r3, [pc, #128]	; (8002024 <HAL_MspInit+0xa0>)
 8001fa4:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001fa8:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001faa:	4b1f      	ldr	r3, [pc, #124]	; (8002028 <HAL_MspInit+0xa4>)
 8001fac:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001fb0:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 8001fb2:	4b1d      	ldr	r3, [pc, #116]	; (8002028 <HAL_MspInit+0xa4>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 8001fb8:	4b1b      	ldr	r3, [pc, #108]	; (8002028 <HAL_MspInit+0xa4>)
 8001fba:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001fbe:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001fc0:	4b19      	ldr	r3, [pc, #100]	; (8002028 <HAL_MspInit+0xa4>)
 8001fc2:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001fc6:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001fc8:	4b18      	ldr	r3, [pc, #96]	; (800202c <HAL_MspInit+0xa8>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 8001fce:	4b17      	ldr	r3, [pc, #92]	; (800202c <HAL_MspInit+0xa8>)
 8001fd0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001fd4:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 8001fd6:	4b15      	ldr	r3, [pc, #84]	; (800202c <HAL_MspInit+0xa8>)
 8001fd8:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001fdc:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001fde:	4b13      	ldr	r3, [pc, #76]	; (800202c <HAL_MspInit+0xa8>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8001fe4:	4b12      	ldr	r3, [pc, #72]	; (8002030 <HAL_MspInit+0xac>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 8001fea:	4b11      	ldr	r3, [pc, #68]	; (8002030 <HAL_MspInit+0xac>)
 8001fec:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001ff0:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 8001ff2:	4b0f      	ldr	r3, [pc, #60]	; (8002030 <HAL_MspInit+0xac>)
 8001ff4:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001ff8:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 8001ffa:	4b0d      	ldr	r3, [pc, #52]	; (8002030 <HAL_MspInit+0xac>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 8002000:	4b0c      	ldr	r3, [pc, #48]	; (8002034 <HAL_MspInit+0xb0>)
 8002002:	2200      	movs	r2, #0
 8002004:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 8002006:	4b0b      	ldr	r3, [pc, #44]	; (8002034 <HAL_MspInit+0xb0>)
 8002008:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800200c:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 800200e:	4b09      	ldr	r3, [pc, #36]	; (8002034 <HAL_MspInit+0xb0>)
 8002010:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8002014:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 8002016:	4b07      	ldr	r3, [pc, #28]	; (8002034 <HAL_MspInit+0xb0>)
 8002018:	2200      	movs	r2, #0
 800201a:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 800201c:	f000 f813 	bl	8002046 <SYS_ClockConfig>
}
 8002020:	bf00      	nop
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40010800 	.word	0x40010800
 8002028:	40010c00 	.word	0x40010c00
 800202c:	40011000 	.word	0x40011000
 8002030:	40011400 	.word	0x40011400
 8002034:	40011800 	.word	0x40011800

08002038 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800203c:	2003      	movs	r0, #3
 800203e:	f002 fa91 	bl	8004564 <HAL_NVIC_SetPriorityGrouping>
}
 8002042:	bf00      	nop
 8002044:	bd80      	pop	{r7, pc}

08002046 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	b090      	sub	sp, #64	; 0x40
 800204a:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 800204c:	f107 0318 	add.w	r3, r7, #24
 8002050:	2228      	movs	r2, #40	; 0x28
 8002052:	2100      	movs	r1, #0
 8002054:	4618      	mov	r0, r3
 8002056:	f004 fbf7 	bl	8006848 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 800205a:	2302      	movs	r3, #2
 800205c:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800205e:	2300      	movs	r3, #0
 8002060:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8002062:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002066:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002068:	2302      	movs	r3, #2
 800206a:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800206c:	2310      	movs	r3, #16
 800206e:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8002070:	2301      	movs	r3, #1
 8002072:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8002074:	2300      	movs	r3, #0
 8002076:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8002078:	2300      	movs	r3, #0
 800207a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 800207c:	f107 0318 	add.w	r3, r7, #24
 8002080:	4618      	mov	r0, r3
 8002082:	f002 fded 	bl	8004c60 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002086:	2300      	movs	r3, #0
 8002088:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 800208a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800208e:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8002090:	2300      	movs	r3, #0
 8002092:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002094:	2302      	movs	r3, #2
 8002096:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8002098:	230f      	movs	r3, #15
 800209a:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 800209c:	1d3b      	adds	r3, r7, #4
 800209e:	2102      	movs	r1, #2
 80020a0:	4618      	mov	r0, r3
 80020a2:	f003 f85d 	bl	8005160 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 80020a6:	f001 f9c1 	bl	800342c <SystemCoreClockUpdate>
}
 80020aa:	bf00      	nop
 80020ac:	3740      	adds	r7, #64	; 0x40
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
	...

080020b4 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80020bc:	2204      	movs	r2, #4
 80020be:	4902      	ldr	r1, [pc, #8]	; (80020c8 <_exit+0x14>)
 80020c0:	2001      	movs	r0, #1
 80020c2:	f000 f8db 	bl	800227c <_write>
	while (1) {
 80020c6:	e7fe      	b.n	80020c6 <_exit+0x12>
 80020c8:	0800c76c 	.word	0x0800c76c

080020cc <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020dc:	605a      	str	r2, [r3, #4]
	return 0;
 80020de:	2300      	movs	r3, #0
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bc80      	pop	{r7}
 80020e8:	4770      	bx	lr

080020ea <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 80020ea:	b480      	push	{r7}
 80020ec:	af00      	add	r7, sp, #0
	return 1;
 80020ee:	2301      	movs	r3, #1
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bc80      	pop	{r7}
 80020f6:	4770      	bx	lr

080020f8 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002102:	f004 f92d 	bl	8006360 <__errno>
 8002106:	4603      	mov	r3, r0
 8002108:	2216      	movs	r2, #22
 800210a:	601a      	str	r2, [r3, #0]
	return (-1);
 800210c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002110:	4618      	mov	r0, r3
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}

08002118 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002120:	4b11      	ldr	r3, [pc, #68]	; (8002168 <_sbrk+0x50>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d102      	bne.n	800212e <_sbrk+0x16>
		heap_end = &end;
 8002128:	4b0f      	ldr	r3, [pc, #60]	; (8002168 <_sbrk+0x50>)
 800212a:	4a10      	ldr	r2, [pc, #64]	; (800216c <_sbrk+0x54>)
 800212c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800212e:	4b0e      	ldr	r3, [pc, #56]	; (8002168 <_sbrk+0x50>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002134:	4b0c      	ldr	r3, [pc, #48]	; (8002168 <_sbrk+0x50>)
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4413      	add	r3, r2
 800213c:	466a      	mov	r2, sp
 800213e:	4293      	cmp	r3, r2
 8002140:	d907      	bls.n	8002152 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002142:	f004 f90d 	bl	8006360 <__errno>
 8002146:	4603      	mov	r3, r0
 8002148:	220c      	movs	r2, #12
 800214a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800214c:	f04f 33ff 	mov.w	r3, #4294967295
 8002150:	e006      	b.n	8002160 <_sbrk+0x48>
	}

	heap_end += incr;
 8002152:	4b05      	ldr	r3, [pc, #20]	; (8002168 <_sbrk+0x50>)
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4413      	add	r3, r2
 800215a:	4a03      	ldr	r2, [pc, #12]	; (8002168 <_sbrk+0x50>)
 800215c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800215e:	68fb      	ldr	r3, [r7, #12]
}
 8002160:	4618      	mov	r0, r3
 8002162:	3710      	adds	r7, #16
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	20000c08 	.word	0x20000c08
 800216c:	200010b0 	.word	0x200010b0

08002170 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 800217a:	f004 f8f1 	bl	8006360 <__errno>
 800217e:	4603      	mov	r3, r0
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8002184:	6838      	ldr	r0, [r7, #0]
 8002186:	f7ff ffc7 	bl	8002118 <_sbrk>
 800218a:	60f8      	str	r0, [r7, #12]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002192:	d10b      	bne.n	80021ac <_sbrk_r+0x3c>
 8002194:	f004 f8e4 	bl	8006360 <__errno>
 8002198:	4603      	mov	r3, r0
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d005      	beq.n	80021ac <_sbrk_r+0x3c>
    ptr->_errno = errno;
 80021a0:	f004 f8de 	bl	8006360 <__errno>
 80021a4:	4603      	mov	r3, r0
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	601a      	str	r2, [r3, #0]
  return ret;
 80021ac:	68fb      	ldr	r3, [r7, #12]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
	...

080021b8 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	4603      	mov	r3, r0
 80021c0:	71fb      	strb	r3, [r7, #7]
 80021c2:	460b      	mov	r3, r1
 80021c4:	71bb      	strb	r3, [r7, #6]
 80021c6:	4613      	mov	r3, r2
 80021c8:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 80021ca:	4b08      	ldr	r3, [pc, #32]	; (80021ec <SYS_set_std_usart+0x34>)
 80021cc:	4a08      	ldr	r2, [pc, #32]	; (80021f0 <SYS_set_std_usart+0x38>)
 80021ce:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 80021d0:	4a08      	ldr	r2, [pc, #32]	; (80021f4 <SYS_set_std_usart+0x3c>)
 80021d2:	79fb      	ldrb	r3, [r7, #7]
 80021d4:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 80021d6:	4a08      	ldr	r2, [pc, #32]	; (80021f8 <SYS_set_std_usart+0x40>)
 80021d8:	79bb      	ldrb	r3, [r7, #6]
 80021da:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 80021dc:	4a07      	ldr	r2, [pc, #28]	; (80021fc <SYS_set_std_usart+0x44>)
 80021de:	797b      	ldrb	r3, [r7, #5]
 80021e0:	7013      	strb	r3, [r2, #0]
}
 80021e2:	bf00      	nop
 80021e4:	370c      	adds	r7, #12
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bc80      	pop	{r7}
 80021ea:	4770      	bx	lr
 80021ec:	20000c04 	.word	0x20000c04
 80021f0:	e5e0e5e0 	.word	0xe5e0e5e0
 80021f4:	20000c02 	.word	0x20000c02
 80021f8:	20000c00 	.word	0x20000c00
 80021fc:	20000c01 	.word	0x20000c01

08002200 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8002200:	b580      	push	{r7, lr}
 8002202:	b088      	sub	sp, #32
 8002204:	af00      	add	r7, sp, #0
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	60b9      	str	r1, [r7, #8]
 800220a:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 800220c:	2300      	movs	r3, #0
 800220e:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d122      	bne.n	800225c <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8002216:	2300      	movs	r3, #0
 8002218:	61fb      	str	r3, [r7, #28]
 800221a:	e01a      	b.n	8002252 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 800221c:	bf00      	nop
 800221e:	4b16      	ldr	r3, [pc, #88]	; (8002278 <_read+0x78>)
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	4618      	mov	r0, r3
 8002224:	f000 fcfa 	bl	8002c1c <UART_data_ready>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d0f7      	beq.n	800221e <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 800222e:	4b12      	ldr	r3, [pc, #72]	; (8002278 <_read+0x78>)
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	4618      	mov	r0, r3
 8002234:	f000 fd10 	bl	8002c58 <UART_get_next_byte>
 8002238:	4603      	mov	r3, r0
 800223a:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	1c5a      	adds	r2, r3, #1
 8002240:	60ba      	str	r2, [r7, #8]
 8002242:	7dfa      	ldrb	r2, [r7, #23]
 8002244:	701a      	strb	r2, [r3, #0]
				num++;
 8002246:	69bb      	ldr	r3, [r7, #24]
 8002248:	3301      	adds	r3, #1
 800224a:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	3301      	adds	r3, #1
 8002250:	61fb      	str	r3, [r7, #28]
 8002252:	69fa      	ldr	r2, [r7, #28]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	429a      	cmp	r2, r3
 8002258:	dbe0      	blt.n	800221c <_read+0x1c>
			}
			break;
 800225a:	e007      	b.n	800226c <_read+0x6c>
		default:
			errno = EBADF;
 800225c:	f004 f880 	bl	8006360 <__errno>
 8002260:	4603      	mov	r3, r0
 8002262:	2209      	movs	r2, #9
 8002264:	601a      	str	r2, [r3, #0]
			return -1;
 8002266:	f04f 33ff 	mov.w	r3, #4294967295
 800226a:	e000      	b.n	800226e <_read+0x6e>
	}
	return num;
 800226c:	69bb      	ldr	r3, [r7, #24]
}
 800226e:	4618      	mov	r0, r3
 8002270:	3720      	adds	r7, #32
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000c02 	.word	0x20000c02

0800227c <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 800227c:	b580      	push	{r7, lr}
 800227e:	b086      	sub	sp, #24
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d003      	beq.n	8002296 <_write+0x1a>
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	2b02      	cmp	r3, #2
 8002292:	d014      	beq.n	80022be <_write+0x42>
 8002294:	e027      	b.n	80022e6 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8002296:	2300      	movs	r3, #0
 8002298:	617b      	str	r3, [r7, #20]
 800229a:	e00b      	b.n	80022b4 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 800229c:	4b18      	ldr	r3, [pc, #96]	; (8002300 <_write+0x84>)
 800229e:	7818      	ldrb	r0, [r3, #0]
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	1c5a      	adds	r2, r3, #1
 80022a4:	60ba      	str	r2, [r7, #8]
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	4619      	mov	r1, r3
 80022aa:	f000 fd31 	bl	8002d10 <UART_putc>
			for (n = 0; n < len; n++)
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	3301      	adds	r3, #1
 80022b2:	617b      	str	r3, [r7, #20]
 80022b4:	697a      	ldr	r2, [r7, #20]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	dbef      	blt.n	800229c <_write+0x20>
#endif
			}
			break;
 80022bc:	e01b      	b.n	80022f6 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 80022be:	2300      	movs	r3, #0
 80022c0:	617b      	str	r3, [r7, #20]
 80022c2:	e00b      	b.n	80022dc <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 80022c4:	4b0f      	ldr	r3, [pc, #60]	; (8002304 <_write+0x88>)
 80022c6:	7818      	ldrb	r0, [r3, #0]
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	1c5a      	adds	r2, r3, #1
 80022cc:	60ba      	str	r2, [r7, #8]
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	4619      	mov	r1, r3
 80022d2:	f000 fd1d 	bl	8002d10 <UART_putc>
			for (n = 0; n < len; n++)
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	3301      	adds	r3, #1
 80022da:	617b      	str	r3, [r7, #20]
 80022dc:	697a      	ldr	r2, [r7, #20]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	dbef      	blt.n	80022c4 <_write+0x48>
#endif
			}
			break;
 80022e4:	e007      	b.n	80022f6 <_write+0x7a>
		default:
			errno = EBADF;
 80022e6:	f004 f83b 	bl	8006360 <__errno>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2209      	movs	r2, #9
 80022ee:	601a      	str	r2, [r3, #0]
			return -1;
 80022f0:	f04f 33ff 	mov.w	r3, #4294967295
 80022f4:	e000      	b.n	80022f8 <_write+0x7c>
	}
	return len;
 80022f6:	687b      	ldr	r3, [r7, #4]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3718      	adds	r7, #24
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	20000c00 	.word	0x20000c00
 8002304:	20000c01 	.word	0x20000c01

08002308 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8002308:	b40f      	push	{r0, r1, r2, r3}
 800230a:	b580      	push	{r7, lr}
 800230c:	b0c2      	sub	sp, #264	; 0x108
 800230e:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8002310:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002314:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8002318:	4638      	mov	r0, r7
 800231a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800231e:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002322:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002326:	f007 f811 	bl	800934c <vsnprintf>
 800232a:	4603      	mov	r3, r0
 800232c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8002330:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002334:	2bff      	cmp	r3, #255	; 0xff
 8002336:	d902      	bls.n	800233e <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8002338:	23ff      	movs	r3, #255	; 0xff
 800233a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 800233e:	463b      	mov	r3, r7
 8002340:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8002344:	4619      	mov	r1, r3
 8002346:	2001      	movs	r0, #1
 8002348:	f000 fd24 	bl	8002d94 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 800234c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8002350:	4618      	mov	r0, r3
 8002352:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8002356:	46bd      	mov	sp, r7
 8002358:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800235c:	b004      	add	sp, #16
 800235e:	4770      	bx	lr

08002360 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 800236a:	4b51      	ldr	r3, [pc, #324]	; (80024b0 <dump_trap_info+0x150>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a51      	ldr	r2, [pc, #324]	; (80024b4 <dump_trap_info+0x154>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d001      	beq.n	8002378 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8002374:	f7ff fdf0 	bl	8001f58 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002378:	f3ef 8305 	mrs	r3, IPSR
 800237c:	60fb      	str	r3, [r7, #12]
  return(result);
 800237e:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8002380:	b2db      	uxtb	r3, r3
 8002382:	4619      	mov	r1, r3
 8002384:	484c      	ldr	r0, [pc, #304]	; (80024b8 <dump_trap_info+0x158>)
 8002386:	f7ff ffbf 	bl	8002308 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	f003 0308 	and.w	r3, r3, #8
 8002390:	2b00      	cmp	r3, #0
 8002392:	d003      	beq.n	800239c <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8002394:	4849      	ldr	r0, [pc, #292]	; (80024bc <dump_trap_info+0x15c>)
 8002396:	f7ff ffb7 	bl	8002308 <dump_printf>
 800239a:	e002      	b.n	80023a2 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 800239c:	4848      	ldr	r0, [pc, #288]	; (80024c0 <dump_trap_info+0x160>)
 800239e:	f7ff ffb3 	bl	8002308 <dump_printf>

	int offset, i;
	offset = 0;
 80023a2:	2300      	movs	r3, #0
 80023a4:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80023a6:	4847      	ldr	r0, [pc, #284]	; (80024c4 <dump_trap_info+0x164>)
 80023a8:	f7ff ffae 	bl	8002308 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	687a      	ldr	r2, [r7, #4]
 80023b2:	4413      	add	r3, r2
 80023b4:	6819      	ldr	r1, [r3, #0]
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	3301      	adds	r3, #1
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	687a      	ldr	r2, [r7, #4]
 80023be:	4413      	add	r3, r2
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	461a      	mov	r2, r3
 80023c4:	4840      	ldr	r0, [pc, #256]	; (80024c8 <dump_trap_info+0x168>)
 80023c6:	f7ff ff9f 	bl	8002308 <dump_printf>
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	3302      	adds	r3, #2
 80023ce:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	4413      	add	r3, r2
 80023d8:	6819      	ldr	r1, [r3, #0]
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	3301      	adds	r3, #1
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	4413      	add	r3, r2
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	461a      	mov	r2, r3
 80023e8:	4838      	ldr	r0, [pc, #224]	; (80024cc <dump_trap_info+0x16c>)
 80023ea:	f7ff ff8d 	bl	8002308 <dump_printf>
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	3302      	adds	r3, #2
 80023f2:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	1c5a      	adds	r2, r3, #1
 80023f8:	617a      	str	r2, [r7, #20]
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	4413      	add	r3, r2
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4619      	mov	r1, r3
 8002404:	4832      	ldr	r0, [pc, #200]	; (80024d0 <dump_trap_info+0x170>)
 8002406:	f7ff ff7f 	bl	8002308 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	1c5a      	adds	r2, r3, #1
 800240e:	617a      	str	r2, [r7, #20]
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	4413      	add	r3, r2
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4619      	mov	r1, r3
 800241a:	482e      	ldr	r0, [pc, #184]	; (80024d4 <dump_trap_info+0x174>)
 800241c:	f7ff ff74 	bl	8002308 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	1c5a      	adds	r2, r3, #1
 8002424:	617a      	str	r2, [r7, #20]
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	687a      	ldr	r2, [r7, #4]
 800242a:	4413      	add	r3, r2
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4619      	mov	r1, r3
 8002430:	4829      	ldr	r0, [pc, #164]	; (80024d8 <dump_trap_info+0x178>)
 8002432:	f7ff ff69 	bl	8002308 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	1c5a      	adds	r2, r3, #1
 800243a:	617a      	str	r2, [r7, #20]
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	4413      	add	r3, r2
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4619      	mov	r1, r3
 8002446:	4825      	ldr	r0, [pc, #148]	; (80024dc <dump_trap_info+0x17c>)
 8002448:	f7ff ff5e 	bl	8002308 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 800244c:	4824      	ldr	r0, [pc, #144]	; (80024e0 <dump_trap_info+0x180>)
 800244e:	f7ff ff5b 	bl	8002308 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8002452:	2300      	movs	r3, #0
 8002454:	613b      	str	r3, [r7, #16]
 8002456:	e019      	b.n	800248c <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	3301      	adds	r3, #1
 800245c:	f003 0303 	and.w	r3, r3, #3
 8002460:	2b00      	cmp	r3, #0
 8002462:	d105      	bne.n	8002470 <dump_trap_info+0x110>
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d002      	beq.n	8002470 <dump_trap_info+0x110>
			dump_printf("\n");
 800246a:	481e      	ldr	r0, [pc, #120]	; (80024e4 <dump_trap_info+0x184>)
 800246c:	f7ff ff4c 	bl	8002308 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	1c5a      	adds	r2, r3, #1
 8002474:	617a      	str	r2, [r7, #20]
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	687a      	ldr	r2, [r7, #4]
 800247a:	4413      	add	r3, r2
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4619      	mov	r1, r3
 8002480:	4819      	ldr	r0, [pc, #100]	; (80024e8 <dump_trap_info+0x188>)
 8002482:	f7ff ff41 	bl	8002308 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	3301      	adds	r3, #1
 800248a:	613b      	str	r3, [r7, #16]
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	2b1f      	cmp	r3, #31
 8002490:	dc06      	bgt.n	80024a0 <dump_trap_info+0x140>
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	4413      	add	r3, r2
 800249a:	4a14      	ldr	r2, [pc, #80]	; (80024ec <dump_trap_info+0x18c>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d3db      	bcc.n	8002458 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 80024a0:	4810      	ldr	r0, [pc, #64]	; (80024e4 <dump_trap_info+0x184>)
 80024a2:	f7ff ff31 	bl	8002308 <dump_printf>
	dump_printf("END of Fault Handler\n");
 80024a6:	4812      	ldr	r0, [pc, #72]	; (80024f0 <dump_trap_info+0x190>)
 80024a8:	f7ff ff2e 	bl	8002308 <dump_printf>
	while(1);
 80024ac:	e7fe      	b.n	80024ac <dump_trap_info+0x14c>
 80024ae:	bf00      	nop
 80024b0:	20000c04 	.word	0x20000c04
 80024b4:	e5e0e5e0 	.word	0xe5e0e5e0
 80024b8:	0800c7b0 	.word	0x0800c7b0
 80024bc:	0800c7d0 	.word	0x0800c7d0
 80024c0:	0800c7e8 	.word	0x0800c7e8
 80024c4:	0800c804 	.word	0x0800c804
 80024c8:	0800c818 	.word	0x0800c818
 80024cc:	0800c838 	.word	0x0800c838
 80024d0:	0800c858 	.word	0x0800c858
 80024d4:	0800c868 	.word	0x0800c868
 80024d8:	0800c87c 	.word	0x0800c87c
 80024dc:	0800c890 	.word	0x0800c890
 80024e0:	0800c8a4 	.word	0x0800c8a4
 80024e4:	0800c8b4 	.word	0x0800c8b4
 80024e8:	0800c8b8 	.word	0x0800c8b8
 80024ec:	20005000 	.word	0x20005000
 80024f0:	0800c8c4 	.word	0x0800c8c4

080024f4 <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 80024f4:	f01e 0f04 	tst.w	lr, #4
 80024f8:	bf0c      	ite	eq
 80024fa:	f3ef 8008 	mrseq	r0, MSP
 80024fe:	f3ef 8009 	mrsne	r0, PSP
 8002502:	4671      	mov	r1, lr
 8002504:	f7ff bf2c 	b.w	8002360 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8002508:	bf00      	nop
	...

0800250c <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8002510:	4802      	ldr	r0, [pc, #8]	; (800251c <NMI_Handler+0x10>)
 8002512:	f7ff fef9 	bl	8002308 <dump_printf>
}
 8002516:	bf00      	nop
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	0800c8dc 	.word	0x0800c8dc

08002520 <SVC_Handler>:

void SVC_Handler(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8002524:	4802      	ldr	r0, [pc, #8]	; (8002530 <SVC_Handler+0x10>)
 8002526:	f7ff feef 	bl	8002308 <dump_printf>
}
 800252a:	bf00      	nop
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	0800c8f0 	.word	0x0800c8f0

08002534 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8002538:	4802      	ldr	r0, [pc, #8]	; (8002544 <DebugMon_Handler+0x10>)
 800253a:	f7ff fee5 	bl	8002308 <dump_printf>
}
 800253e:	bf00      	nop
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	0800c910 	.word	0x0800c910

08002548 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 800254c:	4802      	ldr	r0, [pc, #8]	; (8002558 <PendSV_Handler+0x10>)
 800254e:	f7ff fedb 	bl	8002308 <dump_printf>
}
 8002552:	bf00      	nop
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	0800c92c 	.word	0x0800c92c
 800255c:	00000000 	.word	0x00000000

08002560 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8002560:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002564:	b090      	sub	sp, #64	; 0x40
 8002566:	af00      	add	r7, sp, #0
 8002568:	4603      	mov	r3, r0
 800256a:	60b9      	str	r1, [r7, #8]
 800256c:	607a      	str	r2, [r7, #4]
 800256e:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8002570:	7bfb      	ldrb	r3, [r7, #15]
 8002572:	2b03      	cmp	r3, #3
 8002574:	d83e      	bhi.n	80025f4 <TIMER_run_us+0x94>
 8002576:	a201      	add	r2, pc, #4	; (adr r2, 800257c <TIMER_run_us+0x1c>)
 8002578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800257c:	0800258d 	.word	0x0800258d
 8002580:	080025a7 	.word	0x080025a7
 8002584:	080025c1 	.word	0x080025c1
 8002588:	080025db 	.word	0x080025db
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 800258c:	4b94      	ldr	r3, [pc, #592]	; (80027e0 <TIMER_run_us+0x280>)
 800258e:	699b      	ldr	r3, [r3, #24]
 8002590:	4a93      	ldr	r2, [pc, #588]	; (80027e0 <TIMER_run_us+0x280>)
 8002592:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002596:	6193      	str	r3, [r2, #24]
 8002598:	4b91      	ldr	r3, [pc, #580]	; (80027e0 <TIMER_run_us+0x280>)
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80025a0:	61fb      	str	r3, [r7, #28]
 80025a2:	69fb      	ldr	r3, [r7, #28]
			break;
 80025a4:	e027      	b.n	80025f6 <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 80025a6:	4b8e      	ldr	r3, [pc, #568]	; (80027e0 <TIMER_run_us+0x280>)
 80025a8:	69db      	ldr	r3, [r3, #28]
 80025aa:	4a8d      	ldr	r2, [pc, #564]	; (80027e0 <TIMER_run_us+0x280>)
 80025ac:	f043 0301 	orr.w	r3, r3, #1
 80025b0:	61d3      	str	r3, [r2, #28]
 80025b2:	4b8b      	ldr	r3, [pc, #556]	; (80027e0 <TIMER_run_us+0x280>)
 80025b4:	69db      	ldr	r3, [r3, #28]
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	61bb      	str	r3, [r7, #24]
 80025bc:	69bb      	ldr	r3, [r7, #24]
			break;
 80025be:	e01a      	b.n	80025f6 <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 80025c0:	4b87      	ldr	r3, [pc, #540]	; (80027e0 <TIMER_run_us+0x280>)
 80025c2:	69db      	ldr	r3, [r3, #28]
 80025c4:	4a86      	ldr	r2, [pc, #536]	; (80027e0 <TIMER_run_us+0x280>)
 80025c6:	f043 0302 	orr.w	r3, r3, #2
 80025ca:	61d3      	str	r3, [r2, #28]
 80025cc:	4b84      	ldr	r3, [pc, #528]	; (80027e0 <TIMER_run_us+0x280>)
 80025ce:	69db      	ldr	r3, [r3, #28]
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	617b      	str	r3, [r7, #20]
 80025d6:	697b      	ldr	r3, [r7, #20]
			break;
 80025d8:	e00d      	b.n	80025f6 <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 80025da:	4b81      	ldr	r3, [pc, #516]	; (80027e0 <TIMER_run_us+0x280>)
 80025dc:	69db      	ldr	r3, [r3, #28]
 80025de:	4a80      	ldr	r2, [pc, #512]	; (80027e0 <TIMER_run_us+0x280>)
 80025e0:	f043 0304 	orr.w	r3, r3, #4
 80025e4:	61d3      	str	r3, [r2, #28]
 80025e6:	4b7e      	ldr	r3, [pc, #504]	; (80027e0 <TIMER_run_us+0x280>)
 80025e8:	69db      	ldr	r3, [r3, #28]
 80025ea:	f003 0304 	and.w	r3, r3, #4
 80025ee:	613b      	str	r3, [r7, #16]
 80025f0:	693b      	ldr	r3, [r7, #16]
			break;
 80025f2:	e000      	b.n	80025f6 <TIMER_run_us+0x96>
		default:
			break;
 80025f4:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 80025f6:	7bfa      	ldrb	r2, [r7, #15]
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
 80025fa:	497a      	ldr	r1, [pc, #488]	; (80027e4 <TIMER_run_us+0x284>)
 80025fc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002600:	4979      	ldr	r1, [pc, #484]	; (80027e8 <TIMER_run_us+0x288>)
 8002602:	019b      	lsls	r3, r3, #6
 8002604:	440b      	add	r3, r1
 8002606:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8002608:	7bfb      	ldrb	r3, [r7, #15]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d10d      	bne.n	800262a <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 800260e:	f002 ff0f 	bl	8005430 <HAL_RCC_GetPCLK2Freq>
 8002612:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8002614:	4b72      	ldr	r3, [pc, #456]	; (80027e0 <TIMER_run_us+0x280>)
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	0adb      	lsrs	r3, r3, #11
 800261a:	f003 0307 	and.w	r3, r3, #7
 800261e:	2b00      	cmp	r3, #0
 8002620:	d010      	beq.n	8002644 <TIMER_run_us+0xe4>
			freq *= 2;
 8002622:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002628:	e00c      	b.n	8002644 <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 800262a:	f002 feed 	bl	8005408 <HAL_RCC_GetPCLK1Freq>
 800262e:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8002630:	4b6b      	ldr	r3, [pc, #428]	; (80027e0 <TIMER_run_us+0x280>)
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	0a1b      	lsrs	r3, r3, #8
 8002636:	f003 0307 	and.w	r3, r3, #7
 800263a:	2b00      	cmp	r3, #0
 800263c:	d002      	beq.n	8002644 <TIMER_run_us+0xe4>
			freq *= 2;
 800263e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002640:	005b      	lsls	r3, r3, #1
 8002642:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8002644:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002646:	461a      	mov	r2, r3
 8002648:	f04f 0300 	mov.w	r3, #0
 800264c:	a162      	add	r1, pc, #392	; (adr r1, 80027d8 <TIMER_run_us+0x278>)
 800264e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002652:	f7fe fa19 	bl	8000a88 <__aeabi_ldivmod>
 8002656:	4602      	mov	r2, r0
 8002658:	460b      	mov	r3, r1
 800265a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	461c      	mov	r4, r3
 8002662:	f04f 0500 	mov.w	r5, #0
 8002666:	4622      	mov	r2, r4
 8002668:	462b      	mov	r3, r5
 800266a:	f04f 0000 	mov.w	r0, #0
 800266e:	f04f 0100 	mov.w	r1, #0
 8002672:	0159      	lsls	r1, r3, #5
 8002674:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002678:	0150      	lsls	r0, r2, #5
 800267a:	4602      	mov	r2, r0
 800267c:	460b      	mov	r3, r1
 800267e:	1b12      	subs	r2, r2, r4
 8002680:	eb63 0305 	sbc.w	r3, r3, r5
 8002684:	f04f 0000 	mov.w	r0, #0
 8002688:	f04f 0100 	mov.w	r1, #0
 800268c:	0259      	lsls	r1, r3, #9
 800268e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002692:	0250      	lsls	r0, r2, #9
 8002694:	4602      	mov	r2, r0
 8002696:	460b      	mov	r3, r1
 8002698:	1912      	adds	r2, r2, r4
 800269a:	eb45 0303 	adc.w	r3, r5, r3
 800269e:	f04f 0000 	mov.w	r0, #0
 80026a2:	f04f 0100 	mov.w	r1, #0
 80026a6:	0199      	lsls	r1, r3, #6
 80026a8:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 80026ac:	0190      	lsls	r0, r2, #6
 80026ae:	1a80      	subs	r0, r0, r2
 80026b0:	eb61 0103 	sbc.w	r1, r1, r3
 80026b4:	eb10 0804 	adds.w	r8, r0, r4
 80026b8:	eb41 0905 	adc.w	r9, r1, r5
 80026bc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80026c0:	4640      	mov	r0, r8
 80026c2:	4649      	mov	r1, r9
 80026c4:	f7fe fa30 	bl	8000b28 <__aeabi_uldivmod>
 80026c8:	4602      	mov	r2, r0
 80026ca:	460b      	mov	r3, r1
 80026cc:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 80026d0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	bf08      	it	eq
 80026d8:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 80026dc:	d329      	bcc.n	8002732 <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 80026de:	2301      	movs	r3, #1
 80026e0:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 80026e2:	e00e      	b.n	8002702 <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 80026e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 80026ea:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80026ee:	f04f 0200 	mov.w	r2, #0
 80026f2:	f04f 0300 	mov.w	r3, #0
 80026f6:	0842      	lsrs	r2, r0, #1
 80026f8:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 80026fc:	084b      	lsrs	r3, r1, #1
 80026fe:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8002702:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002706:	2b00      	cmp	r3, #0
 8002708:	bf08      	it	eq
 800270a:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 800270e:	d2e9      	bcs.n	80026e4 <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8002710:	7bfb      	ldrb	r3, [r7, #15]
 8002712:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002714:	3a01      	subs	r2, #1
 8002716:	4934      	ldr	r1, [pc, #208]	; (80027e8 <TIMER_run_us+0x288>)
 8002718:	019b      	lsls	r3, r3, #6
 800271a:	440b      	add	r3, r1
 800271c:	3304      	adds	r3, #4
 800271e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8002720:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002722:	7bfb      	ldrb	r3, [r7, #15]
 8002724:	3a01      	subs	r2, #1
 8002726:	4930      	ldr	r1, [pc, #192]	; (80027e8 <TIMER_run_us+0x288>)
 8002728:	019b      	lsls	r3, r3, #6
 800272a:	440b      	add	r3, r1
 800272c:	330c      	adds	r3, #12
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	e00e      	b.n	8002750 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8002732:	7bfb      	ldrb	r3, [r7, #15]
 8002734:	4a2c      	ldr	r2, [pc, #176]	; (80027e8 <TIMER_run_us+0x288>)
 8002736:	019b      	lsls	r3, r3, #6
 8002738:	4413      	add	r3, r2
 800273a:	3304      	adds	r3, #4
 800273c:	2200      	movs	r2, #0
 800273e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8002740:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002742:	7bfb      	ldrb	r3, [r7, #15]
 8002744:	3a01      	subs	r2, #1
 8002746:	4928      	ldr	r1, [pc, #160]	; (80027e8 <TIMER_run_us+0x288>)
 8002748:	019b      	lsls	r3, r3, #6
 800274a:	440b      	add	r3, r1
 800274c:	330c      	adds	r3, #12
 800274e:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002750:	7bfb      	ldrb	r3, [r7, #15]
 8002752:	4a25      	ldr	r2, [pc, #148]	; (80027e8 <TIMER_run_us+0x288>)
 8002754:	019b      	lsls	r3, r3, #6
 8002756:	4413      	add	r3, r2
 8002758:	3310      	adds	r3, #16
 800275a:	2200      	movs	r2, #0
 800275c:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 800275e:	7bfb      	ldrb	r3, [r7, #15]
 8002760:	4a21      	ldr	r2, [pc, #132]	; (80027e8 <TIMER_run_us+0x288>)
 8002762:	019b      	lsls	r3, r3, #6
 8002764:	4413      	add	r3, r2
 8002766:	3308      	adds	r3, #8
 8002768:	2200      	movs	r2, #0
 800276a:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 800276c:	7bfb      	ldrb	r3, [r7, #15]
 800276e:	019b      	lsls	r3, r3, #6
 8002770:	4a1d      	ldr	r2, [pc, #116]	; (80027e8 <TIMER_run_us+0x288>)
 8002772:	4413      	add	r3, r2
 8002774:	4618      	mov	r0, r3
 8002776:	f003 f8e5 	bl	8005944 <HAL_TIM_Base_Init>

	if(enable_irq)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d011      	beq.n	80027a4 <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8002780:	7bfb      	ldrb	r3, [r7, #15]
 8002782:	4618      	mov	r0, r3
 8002784:	f000 f8ee 	bl	8002964 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8002788:	7bfb      	ldrb	r3, [r7, #15]
 800278a:	4a18      	ldr	r2, [pc, #96]	; (80027ec <TIMER_run_us+0x28c>)
 800278c:	56d3      	ldrsb	r3, [r2, r3]
 800278e:	2201      	movs	r2, #1
 8002790:	2104      	movs	r1, #4
 8002792:	4618      	mov	r0, r3
 8002794:	f001 fef1 	bl	800457a <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8002798:	7bfb      	ldrb	r3, [r7, #15]
 800279a:	4a14      	ldr	r2, [pc, #80]	; (80027ec <TIMER_run_us+0x28c>)
 800279c:	56d3      	ldrsb	r3, [r2, r3]
 800279e:	4618      	mov	r0, r3
 80027a0:	f001 ff07 	bl	80045b2 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 80027a4:	7bfb      	ldrb	r3, [r7, #15]
 80027a6:	019b      	lsls	r3, r3, #6
 80027a8:	4a0f      	ldr	r2, [pc, #60]	; (80027e8 <TIMER_run_us+0x288>)
 80027aa:	4413      	add	r3, r2
 80027ac:	4618      	mov	r0, r3
 80027ae:	f003 f8fd 	bl	80059ac <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 80027b2:	7bfb      	ldrb	r3, [r7, #15]
 80027b4:	4a0c      	ldr	r2, [pc, #48]	; (80027e8 <TIMER_run_us+0x288>)
 80027b6:	019b      	lsls	r3, r3, #6
 80027b8:	4413      	add	r3, r2
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	7bfb      	ldrb	r3, [r7, #15]
 80027c0:	4909      	ldr	r1, [pc, #36]	; (80027e8 <TIMER_run_us+0x288>)
 80027c2:	019b      	lsls	r3, r3, #6
 80027c4:	440b      	add	r3, r1
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f042 0201 	orr.w	r2, r2, #1
 80027cc:	601a      	str	r2, [r3, #0]
}
 80027ce:	bf00      	nop
 80027d0:	3740      	adds	r7, #64	; 0x40
 80027d2:	46bd      	mov	sp, r7
 80027d4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80027d8:	d4a51000 	.word	0xd4a51000
 80027dc:	000000e8 	.word	0x000000e8
 80027e0:	40021000 	.word	0x40021000
 80027e4:	20000000 	.word	0x20000000
 80027e8:	20000c0c 	.word	0x20000c0c
 80027ec:	0800cbf4 	.word	0x0800cbf4

080027f0 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	4603      	mov	r3, r0
 80027f8:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 80027fa:	79fb      	ldrb	r3, [r7, #7]
 80027fc:	4a05      	ldr	r2, [pc, #20]	; (8002814 <TIMER_read+0x24>)
 80027fe:	019b      	lsls	r3, r3, #6
 8002800:	4413      	add	r3, r2
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002806:	b29b      	uxth	r3, r3
}
 8002808:	4618      	mov	r0, r3
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	bc80      	pop	{r7}
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	20000c0c 	.word	0x20000c0c

08002818 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	4603      	mov	r3, r0
 8002820:	460a      	mov	r2, r1
 8002822:	71fb      	strb	r3, [r7, #7]
 8002824:	4613      	mov	r3, r2
 8002826:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8002828:	88bb      	ldrh	r3, [r7, #4]
 800282a:	1e59      	subs	r1, r3, #1
 800282c:	79fb      	ldrb	r3, [r7, #7]
 800282e:	4a0a      	ldr	r2, [pc, #40]	; (8002858 <TIMER_set_period+0x40>)
 8002830:	019b      	lsls	r3, r3, #6
 8002832:	4413      	add	r3, r2
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	460a      	mov	r2, r1
 8002838:	62da      	str	r2, [r3, #44]	; 0x2c
 800283a:	88bb      	ldrh	r3, [r7, #4]
 800283c:	1e5a      	subs	r2, r3, #1
 800283e:	79fb      	ldrb	r3, [r7, #7]
 8002840:	4611      	mov	r1, r2
 8002842:	4a05      	ldr	r2, [pc, #20]	; (8002858 <TIMER_set_period+0x40>)
 8002844:	019b      	lsls	r3, r3, #6
 8002846:	4413      	add	r3, r2
 8002848:	330c      	adds	r3, #12
 800284a:	6019      	str	r1, [r3, #0]
}
 800284c:	bf00      	nop
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	bc80      	pop	{r7}
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	20000c0c 	.word	0x20000c0c

0800285c <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	4603      	mov	r3, r0
 8002864:	460a      	mov	r2, r1
 8002866:	71fb      	strb	r3, [r7, #7]
 8002868:	4613      	mov	r3, r2
 800286a:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 800286c:	88bb      	ldrh	r3, [r7, #4]
 800286e:	1e59      	subs	r1, r3, #1
 8002870:	79fb      	ldrb	r3, [r7, #7]
 8002872:	4a05      	ldr	r2, [pc, #20]	; (8002888 <TIMER_set_prescaler+0x2c>)
 8002874:	019b      	lsls	r3, r3, #6
 8002876:	4413      	add	r3, r2
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	460a      	mov	r2, r1
 800287c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr
 8002888:	20000c0c 	.word	0x20000c0c

0800288c <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0

}
 8002890:	bf00      	nop
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr

08002898 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0

}
 800289c:	bf00      	nop
 800289e:	46bd      	mov	sp, r7
 80028a0:	bc80      	pop	{r7}
 80028a2:	4770      	bx	lr

080028a4 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0

}
 80028a8:	bf00      	nop
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr

080028b0 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0

}
 80028b4:	bf00      	nop
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bc80      	pop	{r7}
 80028ba:	4770      	bx	lr

080028bc <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80028c0:	4b07      	ldr	r3, [pc, #28]	; (80028e0 <TIM1_UP_IRQHandler+0x24>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	f003 0301 	and.w	r3, r3, #1
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d106      	bne.n	80028dc <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80028ce:	4b04      	ldr	r3, [pc, #16]	; (80028e0 <TIM1_UP_IRQHandler+0x24>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f06f 0201 	mvn.w	r2, #1
 80028d6:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80028d8:	f7ff ffd8 	bl	800288c <TIMER1_user_handler_it>
	}
}
 80028dc:	bf00      	nop
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	20000c0c 	.word	0x20000c0c

080028e4 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80028e8:	4b07      	ldr	r3, [pc, #28]	; (8002908 <TIM2_IRQHandler+0x24>)
 80028ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	f003 0301 	and.w	r3, r3, #1
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d106      	bne.n	8002904 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80028f6:	4b04      	ldr	r3, [pc, #16]	; (8002908 <TIM2_IRQHandler+0x24>)
 80028f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fa:	f06f 0201 	mvn.w	r2, #1
 80028fe:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002900:	f7ff ffca 	bl	8002898 <TIMER2_user_handler_it>
	}
}
 8002904:	bf00      	nop
 8002906:	bd80      	pop	{r7, pc}
 8002908:	20000c0c 	.word	0x20000c0c

0800290c <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002910:	4b08      	ldr	r3, [pc, #32]	; (8002934 <TIM3_IRQHandler+0x28>)
 8002912:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	2b01      	cmp	r3, #1
 800291e:	d107      	bne.n	8002930 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002920:	4b04      	ldr	r3, [pc, #16]	; (8002934 <TIM3_IRQHandler+0x28>)
 8002922:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002926:	f06f 0201 	mvn.w	r2, #1
 800292a:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 800292c:	f7ff ffba 	bl	80028a4 <TIMER3_user_handler_it>
	}
}
 8002930:	bf00      	nop
 8002932:	bd80      	pop	{r7, pc}
 8002934:	20000c0c 	.word	0x20000c0c

08002938 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 800293c:	4b08      	ldr	r3, [pc, #32]	; (8002960 <TIM4_IRQHandler+0x28>)
 800293e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	f003 0301 	and.w	r3, r3, #1
 8002948:	2b01      	cmp	r3, #1
 800294a:	d107      	bne.n	800295c <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800294c:	4b04      	ldr	r3, [pc, #16]	; (8002960 <TIM4_IRQHandler+0x28>)
 800294e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002952:	f06f 0201 	mvn.w	r2, #1
 8002956:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002958:	f7ff ffaa 	bl	80028b0 <TIMER4_user_handler_it>
	}
}
 800295c:	bf00      	nop
 800295e:	bd80      	pop	{r7, pc}
 8002960:	20000c0c 	.word	0x20000c0c

08002964 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	4603      	mov	r3, r0
 800296c:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 800296e:	79fb      	ldrb	r3, [r7, #7]
 8002970:	2b03      	cmp	r3, #3
 8002972:	d825      	bhi.n	80029c0 <clear_it_status+0x5c>
 8002974:	a201      	add	r2, pc, #4	; (adr r2, 800297c <clear_it_status+0x18>)
 8002976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800297a:	bf00      	nop
 800297c:	0800298d 	.word	0x0800298d
 8002980:	08002999 	.word	0x08002999
 8002984:	080029a5 	.word	0x080029a5
 8002988:	080029b3 	.word	0x080029b3
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 800298c:	4b0f      	ldr	r3, [pc, #60]	; (80029cc <clear_it_status+0x68>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f06f 0201 	mvn.w	r2, #1
 8002994:	611a      	str	r2, [r3, #16]
			break;
 8002996:	e014      	b.n	80029c2 <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8002998:	4b0c      	ldr	r3, [pc, #48]	; (80029cc <clear_it_status+0x68>)
 800299a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299c:	f06f 0201 	mvn.w	r2, #1
 80029a0:	611a      	str	r2, [r3, #16]
			break;
 80029a2:	e00e      	b.n	80029c2 <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 80029a4:	4b09      	ldr	r3, [pc, #36]	; (80029cc <clear_it_status+0x68>)
 80029a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80029aa:	f06f 0201 	mvn.w	r2, #1
 80029ae:	611a      	str	r2, [r3, #16]
			break;
 80029b0:	e007      	b.n	80029c2 <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80029b2:	4b06      	ldr	r3, [pc, #24]	; (80029cc <clear_it_status+0x68>)
 80029b4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80029b8:	f06f 0201 	mvn.w	r2, #1
 80029bc:	611a      	str	r2, [r3, #16]
			break;
 80029be:	e000      	b.n	80029c2 <clear_it_status+0x5e>
		default:
			break;
 80029c0:	bf00      	nop

	}
}
 80029c2:	bf00      	nop
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr
 80029cc:	20000c0c 	.word	0x20000c0c

080029d0 <__NVIC_EnableIRQ>:
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	4603      	mov	r3, r0
 80029d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	db0b      	blt.n	80029fa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	f003 021f 	and.w	r2, r3, #31
 80029e8:	4906      	ldr	r1, [pc, #24]	; (8002a04 <__NVIC_EnableIRQ+0x34>)
 80029ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ee:	095b      	lsrs	r3, r3, #5
 80029f0:	2001      	movs	r0, #1
 80029f2:	fa00 f202 	lsl.w	r2, r0, r2
 80029f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80029fa:	bf00      	nop
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bc80      	pop	{r7}
 8002a02:	4770      	bx	lr
 8002a04:	e000e100 	.word	0xe000e100

08002a08 <__NVIC_DisableIRQ>:
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	db12      	blt.n	8002a40 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a1a:	79fb      	ldrb	r3, [r7, #7]
 8002a1c:	f003 021f 	and.w	r2, r3, #31
 8002a20:	490a      	ldr	r1, [pc, #40]	; (8002a4c <__NVIC_DisableIRQ+0x44>)
 8002a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a26:	095b      	lsrs	r3, r3, #5
 8002a28:	2001      	movs	r0, #1
 8002a2a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a2e:	3320      	adds	r3, #32
 8002a30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002a34:	f3bf 8f4f 	dsb	sy
}
 8002a38:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002a3a:	f3bf 8f6f 	isb	sy
}
 8002a3e:	bf00      	nop
}
 8002a40:	bf00      	nop
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bc80      	pop	{r7}
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	e000e100 	.word	0xe000e100

08002a50 <__NVIC_SystemReset>:
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002a54:	f3bf 8f4f 	dsb	sy
}
 8002a58:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002a5a:	4b06      	ldr	r3, [pc, #24]	; (8002a74 <__NVIC_SystemReset+0x24>)
 8002a5c:	68db      	ldr	r3, [r3, #12]
 8002a5e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002a62:	4904      	ldr	r1, [pc, #16]	; (8002a74 <__NVIC_SystemReset+0x24>)
 8002a64:	4b04      	ldr	r3, [pc, #16]	; (8002a78 <__NVIC_SystemReset+0x28>)
 8002a66:	4313      	orrs	r3, r2
 8002a68:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002a6a:	f3bf 8f4f 	dsb	sy
}
 8002a6e:	bf00      	nop
    __NOP();
 8002a70:	bf00      	nop
 8002a72:	e7fd      	b.n	8002a70 <__NVIC_SystemReset+0x20>
 8002a74:	e000ed00 	.word	0xe000ed00
 8002a78:	05fa0004 	.word	0x05fa0004

08002a7c <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	4603      	mov	r3, r0
 8002a84:	6039      	str	r1, [r7, #0]
 8002a86:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a8e:	d806      	bhi.n	8002a9e <UART_init+0x22>
 8002a90:	4a56      	ldr	r2, [pc, #344]	; (8002bec <UART_init+0x170>)
 8002a92:	218a      	movs	r1, #138	; 0x8a
 8002a94:	4856      	ldr	r0, [pc, #344]	; (8002bf0 <UART_init+0x174>)
 8002a96:	f003 feeb 	bl	8006870 <printf>
 8002a9a:	f7ff ffd9 	bl	8002a50 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8002a9e:	79fb      	ldrb	r3, [r7, #7]
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d906      	bls.n	8002ab2 <UART_init+0x36>
 8002aa4:	4a53      	ldr	r2, [pc, #332]	; (8002bf4 <UART_init+0x178>)
 8002aa6:	218b      	movs	r1, #139	; 0x8b
 8002aa8:	4851      	ldr	r0, [pc, #324]	; (8002bf0 <UART_init+0x174>)
 8002aaa:	f003 fee1 	bl	8006870 <printf>
 8002aae:	f7ff ffcf 	bl	8002a50 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8002ab2:	79fb      	ldrb	r3, [r7, #7]
 8002ab4:	4a50      	ldr	r2, [pc, #320]	; (8002bf8 <UART_init+0x17c>)
 8002ab6:	2100      	movs	r1, #0
 8002ab8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8002abc:	79fb      	ldrb	r3, [r7, #7]
 8002abe:	4a4f      	ldr	r2, [pc, #316]	; (8002bfc <UART_init+0x180>)
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8002ac4:	79fb      	ldrb	r3, [r7, #7]
 8002ac6:	4a4e      	ldr	r2, [pc, #312]	; (8002c00 <UART_init+0x184>)
 8002ac8:	2100      	movs	r1, #0
 8002aca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8002ace:	79fa      	ldrb	r2, [r7, #7]
 8002ad0:	79fb      	ldrb	r3, [r7, #7]
 8002ad2:	494c      	ldr	r1, [pc, #304]	; (8002c04 <UART_init+0x188>)
 8002ad4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002ad8:	494b      	ldr	r1, [pc, #300]	; (8002c08 <UART_init+0x18c>)
 8002ada:	019b      	lsls	r3, r3, #6
 8002adc:	440b      	add	r3, r1
 8002ade:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8002ae0:	79fb      	ldrb	r3, [r7, #7]
 8002ae2:	4a49      	ldr	r2, [pc, #292]	; (8002c08 <UART_init+0x18c>)
 8002ae4:	019b      	lsls	r3, r3, #6
 8002ae6:	4413      	add	r3, r2
 8002ae8:	3304      	adds	r3, #4
 8002aea:	683a      	ldr	r2, [r7, #0]
 8002aec:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8002aee:	79fb      	ldrb	r3, [r7, #7]
 8002af0:	4a45      	ldr	r2, [pc, #276]	; (8002c08 <UART_init+0x18c>)
 8002af2:	019b      	lsls	r3, r3, #6
 8002af4:	4413      	add	r3, r2
 8002af6:	3308      	adds	r3, #8
 8002af8:	2200      	movs	r2, #0
 8002afa:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8002afc:	79fb      	ldrb	r3, [r7, #7]
 8002afe:	4a42      	ldr	r2, [pc, #264]	; (8002c08 <UART_init+0x18c>)
 8002b00:	019b      	lsls	r3, r3, #6
 8002b02:	4413      	add	r3, r2
 8002b04:	330c      	adds	r3, #12
 8002b06:	2200      	movs	r2, #0
 8002b08:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8002b0a:	79fb      	ldrb	r3, [r7, #7]
 8002b0c:	4a3e      	ldr	r2, [pc, #248]	; (8002c08 <UART_init+0x18c>)
 8002b0e:	019b      	lsls	r3, r3, #6
 8002b10:	4413      	add	r3, r2
 8002b12:	3310      	adds	r3, #16
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8002b18:	79fb      	ldrb	r3, [r7, #7]
 8002b1a:	4a3b      	ldr	r2, [pc, #236]	; (8002c08 <UART_init+0x18c>)
 8002b1c:	019b      	lsls	r3, r3, #6
 8002b1e:	4413      	add	r3, r2
 8002b20:	3318      	adds	r3, #24
 8002b22:	2200      	movs	r2, #0
 8002b24:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8002b26:	79fb      	ldrb	r3, [r7, #7]
 8002b28:	4a37      	ldr	r2, [pc, #220]	; (8002c08 <UART_init+0x18c>)
 8002b2a:	019b      	lsls	r3, r3, #6
 8002b2c:	4413      	add	r3, r2
 8002b2e:	3314      	adds	r3, #20
 8002b30:	220c      	movs	r2, #12
 8002b32:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8002b34:	79fb      	ldrb	r3, [r7, #7]
 8002b36:	4a34      	ldr	r2, [pc, #208]	; (8002c08 <UART_init+0x18c>)
 8002b38:	019b      	lsls	r3, r3, #6
 8002b3a:	4413      	add	r3, r2
 8002b3c:	331c      	adds	r3, #28
 8002b3e:	2200      	movs	r2, #0
 8002b40:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8002b42:	79fb      	ldrb	r3, [r7, #7]
 8002b44:	019b      	lsls	r3, r3, #6
 8002b46:	4a30      	ldr	r2, [pc, #192]	; (8002c08 <UART_init+0x18c>)
 8002b48:	4413      	add	r3, r2
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f002 ffb4 	bl	8005ab8 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8002b50:	79fb      	ldrb	r3, [r7, #7]
 8002b52:	4a2d      	ldr	r2, [pc, #180]	; (8002c08 <UART_init+0x18c>)
 8002b54:	019b      	lsls	r3, r3, #6
 8002b56:	4413      	add	r3, r2
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	68da      	ldr	r2, [r3, #12]
 8002b5c:	79fb      	ldrb	r3, [r7, #7]
 8002b5e:	492a      	ldr	r1, [pc, #168]	; (8002c08 <UART_init+0x18c>)
 8002b60:	019b      	lsls	r3, r3, #6
 8002b62:	440b      	add	r3, r1
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b6a:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8002b6c:	79fb      	ldrb	r3, [r7, #7]
 8002b6e:	4a27      	ldr	r2, [pc, #156]	; (8002c0c <UART_init+0x190>)
 8002b70:	56d3      	ldrsb	r3, [r2, r3]
 8002b72:	2201      	movs	r2, #1
 8002b74:	2101      	movs	r1, #1
 8002b76:	4618      	mov	r0, r3
 8002b78:	f001 fcff 	bl	800457a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002b7c:	79fb      	ldrb	r3, [r7, #7]
 8002b7e:	4a23      	ldr	r2, [pc, #140]	; (8002c0c <UART_init+0x190>)
 8002b80:	56d3      	ldrsb	r3, [r2, r3]
 8002b82:	4618      	mov	r0, r3
 8002b84:	f001 fd15 	bl	80045b2 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8002b88:	79fb      	ldrb	r3, [r7, #7]
 8002b8a:	019b      	lsls	r3, r3, #6
 8002b8c:	4a1e      	ldr	r2, [pc, #120]	; (8002c08 <UART_init+0x18c>)
 8002b8e:	1898      	adds	r0, r3, r2
 8002b90:	79fb      	ldrb	r3, [r7, #7]
 8002b92:	79fa      	ldrb	r2, [r7, #7]
 8002b94:	4919      	ldr	r1, [pc, #100]	; (8002bfc <UART_init+0x180>)
 8002b96:	5c8a      	ldrb	r2, [r1, r2]
 8002b98:	01db      	lsls	r3, r3, #7
 8002b9a:	4413      	add	r3, r2
 8002b9c:	4a1c      	ldr	r2, [pc, #112]	; (8002c10 <UART_init+0x194>)
 8002b9e:	4413      	add	r3, r2
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	f003 f819 	bl	8005bda <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8002ba8:	4b1a      	ldr	r3, [pc, #104]	; (8002c14 <UART_init+0x198>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	6898      	ldr	r0, [r3, #8]
 8002bae:	2300      	movs	r3, #0
 8002bb0:	2202      	movs	r2, #2
 8002bb2:	2100      	movs	r1, #0
 8002bb4:	f003 fe6e 	bl	8006894 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8002bb8:	4b16      	ldr	r3, [pc, #88]	; (8002c14 <UART_init+0x198>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	68d8      	ldr	r0, [r3, #12]
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	2202      	movs	r2, #2
 8002bc2:	2100      	movs	r1, #0
 8002bc4:	f003 fe66 	bl	8006894 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8002bc8:	4b12      	ldr	r3, [pc, #72]	; (8002c14 <UART_init+0x198>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6858      	ldr	r0, [r3, #4]
 8002bce:	2300      	movs	r3, #0
 8002bd0:	2202      	movs	r2, #2
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	f003 fe5e 	bl	8006894 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8002bd8:	79fb      	ldrb	r3, [r7, #7]
 8002bda:	4a0f      	ldr	r2, [pc, #60]	; (8002c18 <UART_init+0x19c>)
 8002bdc:	2101      	movs	r1, #1
 8002bde:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002be2:	bf00      	nop
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	0800c954 	.word	0x0800c954
 8002bf0:	0800c964 	.word	0x0800c964
 8002bf4:	0800c9a0 	.word	0x0800c9a0
 8002bf8:	20000f50 	.word	0x20000f50
 8002bfc:	20000f4c 	.word	0x20000f4c
 8002c00:	20000f5c 	.word	0x20000f5c
 8002c04:	20000010 	.word	0x20000010
 8002c08:	20000d0c 	.word	0x20000d0c
 8002c0c:	0800cbf8 	.word	0x0800cbf8
 8002c10:	20000dcc 	.word	0x20000dcc
 8002c14:	20000044 	.word	0x20000044
 8002c18:	20000f68 	.word	0x20000f68

08002c1c <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8002c26:	79fb      	ldrb	r3, [r7, #7]
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d906      	bls.n	8002c3a <UART_data_ready+0x1e>
 8002c2c:	4a07      	ldr	r2, [pc, #28]	; (8002c4c <UART_data_ready+0x30>)
 8002c2e:	21c8      	movs	r1, #200	; 0xc8
 8002c30:	4807      	ldr	r0, [pc, #28]	; (8002c50 <UART_data_ready+0x34>)
 8002c32:	f003 fe1d 	bl	8006870 <printf>
 8002c36:	f7ff ff0b 	bl	8002a50 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8002c3a:	79fb      	ldrb	r3, [r7, #7]
 8002c3c:	4a05      	ldr	r2, [pc, #20]	; (8002c54 <UART_data_ready+0x38>)
 8002c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3708      	adds	r7, #8
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	0800c9a0 	.word	0x0800c9a0
 8002c50:	0800c964 	.word	0x0800c964
 8002c54:	20000f5c 	.word	0x20000f5c

08002c58 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	4603      	mov	r3, r0
 8002c60:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8002c62:	79fb      	ldrb	r3, [r7, #7]
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d906      	bls.n	8002c76 <UART_get_next_byte+0x1e>
 8002c68:	4a22      	ldr	r2, [pc, #136]	; (8002cf4 <UART_get_next_byte+0x9c>)
 8002c6a:	21d4      	movs	r1, #212	; 0xd4
 8002c6c:	4822      	ldr	r0, [pc, #136]	; (8002cf8 <UART_get_next_byte+0xa0>)
 8002c6e:	f003 fdff 	bl	8006870 <printf>
 8002c72:	f7ff feed 	bl	8002a50 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8002c76:	79fb      	ldrb	r3, [r7, #7]
 8002c78:	4a20      	ldr	r2, [pc, #128]	; (8002cfc <UART_get_next_byte+0xa4>)
 8002c7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d101      	bne.n	8002c86 <UART_get_next_byte+0x2e>
		return 0;
 8002c82:	2300      	movs	r3, #0
 8002c84:	e031      	b.n	8002cea <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8002c86:	79fa      	ldrb	r2, [r7, #7]
 8002c88:	79fb      	ldrb	r3, [r7, #7]
 8002c8a:	491d      	ldr	r1, [pc, #116]	; (8002d00 <UART_get_next_byte+0xa8>)
 8002c8c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002c90:	491c      	ldr	r1, [pc, #112]	; (8002d04 <UART_get_next_byte+0xac>)
 8002c92:	01d2      	lsls	r2, r2, #7
 8002c94:	440a      	add	r2, r1
 8002c96:	4413      	add	r3, r2
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8002c9c:	79fb      	ldrb	r3, [r7, #7]
 8002c9e:	4a18      	ldr	r2, [pc, #96]	; (8002d00 <UART_get_next_byte+0xa8>)
 8002ca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ca4:	1c5a      	adds	r2, r3, #1
 8002ca6:	79fb      	ldrb	r3, [r7, #7]
 8002ca8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002cac:	4914      	ldr	r1, [pc, #80]	; (8002d00 <UART_get_next_byte+0xa8>)
 8002cae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002cb2:	79fb      	ldrb	r3, [r7, #7]
 8002cb4:	4a14      	ldr	r2, [pc, #80]	; (8002d08 <UART_get_next_byte+0xb0>)
 8002cb6:	56d3      	ldrsb	r3, [r2, r3]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7ff fea5 	bl	8002a08 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8002cbe:	79fb      	ldrb	r3, [r7, #7]
 8002cc0:	4a12      	ldr	r2, [pc, #72]	; (8002d0c <UART_get_next_byte+0xb4>)
 8002cc2:	5cd3      	ldrb	r3, [r2, r3]
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	79fb      	ldrb	r3, [r7, #7]
 8002cc8:	4a0d      	ldr	r2, [pc, #52]	; (8002d00 <UART_get_next_byte+0xa8>)
 8002cca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cce:	4299      	cmp	r1, r3
 8002cd0:	d104      	bne.n	8002cdc <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8002cd2:	79fb      	ldrb	r3, [r7, #7]
 8002cd4:	4a09      	ldr	r2, [pc, #36]	; (8002cfc <UART_get_next_byte+0xa4>)
 8002cd6:	2100      	movs	r1, #0
 8002cd8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002cdc:	79fb      	ldrb	r3, [r7, #7]
 8002cde:	4a0a      	ldr	r2, [pc, #40]	; (8002d08 <UART_get_next_byte+0xb0>)
 8002ce0:	56d3      	ldrsb	r3, [r2, r3]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7ff fe74 	bl	80029d0 <__NVIC_EnableIRQ>
	return ret;
 8002ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3710      	adds	r7, #16
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	0800c9a0 	.word	0x0800c9a0
 8002cf8:	0800c964 	.word	0x0800c964
 8002cfc:	20000f5c 	.word	0x20000f5c
 8002d00:	20000f50 	.word	0x20000f50
 8002d04:	20000dcc 	.word	0x20000dcc
 8002d08:	0800cbf8 	.word	0x0800cbf8
 8002d0c:	20000f4c 	.word	0x20000f4c

08002d10 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	4603      	mov	r3, r0
 8002d18:	460a      	mov	r2, r1
 8002d1a:	71fb      	strb	r3, [r7, #7]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8002d20:	79fb      	ldrb	r3, [r7, #7]
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d907      	bls.n	8002d36 <UART_putc+0x26>
 8002d26:	4a16      	ldr	r2, [pc, #88]	; (8002d80 <UART_putc+0x70>)
 8002d28:	f240 113d 	movw	r1, #317	; 0x13d
 8002d2c:	4815      	ldr	r0, [pc, #84]	; (8002d84 <UART_putc+0x74>)
 8002d2e:	f003 fd9f 	bl	8006870 <printf>
 8002d32:	f7ff fe8d 	bl	8002a50 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8002d36:	79fb      	ldrb	r3, [r7, #7]
 8002d38:	4a13      	ldr	r2, [pc, #76]	; (8002d88 <UART_putc+0x78>)
 8002d3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d019      	beq.n	8002d76 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002d42:	79fb      	ldrb	r3, [r7, #7]
 8002d44:	4a11      	ldr	r2, [pc, #68]	; (8002d8c <UART_putc+0x7c>)
 8002d46:	56d3      	ldrsb	r3, [r2, r3]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7ff fe5d 	bl	8002a08 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8002d4e:	79fb      	ldrb	r3, [r7, #7]
 8002d50:	019b      	lsls	r3, r3, #6
 8002d52:	4a0f      	ldr	r2, [pc, #60]	; (8002d90 <UART_putc+0x80>)
 8002d54:	4413      	add	r3, r2
 8002d56:	1db9      	adds	r1, r7, #6
 8002d58:	2201      	movs	r2, #1
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f002 fef9 	bl	8005b52 <HAL_UART_Transmit_IT>
 8002d60:	4603      	mov	r3, r0
 8002d62:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002d64:	79fb      	ldrb	r3, [r7, #7]
 8002d66:	4a09      	ldr	r2, [pc, #36]	; (8002d8c <UART_putc+0x7c>)
 8002d68:	56d3      	ldrsb	r3, [r2, r3]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7ff fe30 	bl	80029d0 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8002d70:	7bfb      	ldrb	r3, [r7, #15]
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d0e5      	beq.n	8002d42 <UART_putc+0x32>
	}
}
 8002d76:	bf00      	nop
 8002d78:	3710      	adds	r7, #16
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	0800c9a0 	.word	0x0800c9a0
 8002d84:	0800c964 	.word	0x0800c964
 8002d88:	20000f68 	.word	0x20000f68
 8002d8c:	0800cbf8 	.word	0x0800cbf8
 8002d90:	20000d0c 	.word	0x20000d0c

08002d94 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b087      	sub	sp, #28
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	607a      	str	r2, [r7, #4]
 8002da0:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8002da2:	7bfb      	ldrb	r3, [r7, #15]
 8002da4:	4a13      	ldr	r2, [pc, #76]	; (8002df4 <UART_impolite_force_puts_on_uart+0x60>)
 8002da6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d01d      	beq.n	8002dea <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8002dae:	7bfb      	ldrb	r3, [r7, #15]
 8002db0:	4a11      	ldr	r2, [pc, #68]	; (8002df8 <UART_impolite_force_puts_on_uart+0x64>)
 8002db2:	019b      	lsls	r3, r3, #6
 8002db4:	4413      	add	r3, r2
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8002dba:	2300      	movs	r3, #0
 8002dbc:	617b      	str	r3, [r7, #20]
 8002dbe:	e010      	b.n	8002de2 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8002dc0:	bf00      	nop
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d0f9      	beq.n	8002dc2 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8002dce:	68ba      	ldr	r2, [r7, #8]
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	4413      	add	r3, r2
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	3301      	adds	r3, #1
 8002de0:	617b      	str	r3, [r7, #20]
 8002de2:	697a      	ldr	r2, [r7, #20]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d3ea      	bcc.n	8002dc0 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8002dea:	bf00      	nop
 8002dec:	371c      	adds	r7, #28
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bc80      	pop	{r7}
 8002df2:	4770      	bx	lr
 8002df4:	20000f68 	.word	0x20000f68
 8002df8:	20000d0c 	.word	0x20000d0c

08002dfc <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8002e00:	4802      	ldr	r0, [pc, #8]	; (8002e0c <USART1_IRQHandler+0x10>)
 8002e02:	f002 ff3f 	bl	8005c84 <HAL_UART_IRQHandler>
}
 8002e06:	bf00      	nop
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	20000d0c 	.word	0x20000d0c

08002e10 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8002e14:	4802      	ldr	r0, [pc, #8]	; (8002e20 <USART2_IRQHandler+0x10>)
 8002e16:	f002 ff35 	bl	8005c84 <HAL_UART_IRQHandler>
}
 8002e1a:	bf00      	nop
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	20000d4c 	.word	0x20000d4c

08002e24 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8002e28:	4802      	ldr	r0, [pc, #8]	; (8002e34 <USART3_IRQHandler+0x10>)
 8002e2a:	f002 ff2b 	bl	8005c84 <HAL_UART_IRQHandler>
}
 8002e2e:	bf00      	nop
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	20000d8c 	.word	0x20000d8c

08002e38 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a1e      	ldr	r2, [pc, #120]	; (8002ec0 <HAL_UART_RxCpltCallback+0x88>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d102      	bne.n	8002e50 <HAL_UART_RxCpltCallback+0x18>
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	73fb      	strb	r3, [r7, #15]
 8002e4e:	e00e      	b.n	8002e6e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a1b      	ldr	r2, [pc, #108]	; (8002ec4 <HAL_UART_RxCpltCallback+0x8c>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d102      	bne.n	8002e60 <HAL_UART_RxCpltCallback+0x28>
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	73fb      	strb	r3, [r7, #15]
 8002e5e:	e006      	b.n	8002e6e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a18      	ldr	r2, [pc, #96]	; (8002ec8 <HAL_UART_RxCpltCallback+0x90>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d126      	bne.n	8002eb8 <HAL_UART_RxCpltCallback+0x80>
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8002e6e:	7bfb      	ldrb	r3, [r7, #15]
 8002e70:	4a16      	ldr	r2, [pc, #88]	; (8002ecc <HAL_UART_RxCpltCallback+0x94>)
 8002e72:	2101      	movs	r1, #1
 8002e74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8002e78:	7bfb      	ldrb	r3, [r7, #15]
 8002e7a:	4a15      	ldr	r2, [pc, #84]	; (8002ed0 <HAL_UART_RxCpltCallback+0x98>)
 8002e7c:	5cd3      	ldrb	r3, [r2, r3]
 8002e7e:	3301      	adds	r3, #1
 8002e80:	425a      	negs	r2, r3
 8002e82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e86:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002e8a:	bf58      	it	pl
 8002e8c:	4253      	negpl	r3, r2
 8002e8e:	7bfa      	ldrb	r2, [r7, #15]
 8002e90:	b2d9      	uxtb	r1, r3
 8002e92:	4b0f      	ldr	r3, [pc, #60]	; (8002ed0 <HAL_UART_RxCpltCallback+0x98>)
 8002e94:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8002e96:	7bfb      	ldrb	r3, [r7, #15]
 8002e98:	019b      	lsls	r3, r3, #6
 8002e9a:	4a0e      	ldr	r2, [pc, #56]	; (8002ed4 <HAL_UART_RxCpltCallback+0x9c>)
 8002e9c:	1898      	adds	r0, r3, r2
 8002e9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ea0:	7bfa      	ldrb	r2, [r7, #15]
 8002ea2:	490b      	ldr	r1, [pc, #44]	; (8002ed0 <HAL_UART_RxCpltCallback+0x98>)
 8002ea4:	5c8a      	ldrb	r2, [r1, r2]
 8002ea6:	01db      	lsls	r3, r3, #7
 8002ea8:	4413      	add	r3, r2
 8002eaa:	4a0b      	ldr	r2, [pc, #44]	; (8002ed8 <HAL_UART_RxCpltCallback+0xa0>)
 8002eac:	4413      	add	r3, r2
 8002eae:	2201      	movs	r2, #1
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	f002 fe92 	bl	8005bda <HAL_UART_Receive_IT>
 8002eb6:	e000      	b.n	8002eba <HAL_UART_RxCpltCallback+0x82>
	else return;
 8002eb8:	bf00      	nop
}
 8002eba:	3710      	adds	r7, #16
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	40013800 	.word	0x40013800
 8002ec4:	40004400 	.word	0x40004400
 8002ec8:	40004800 	.word	0x40004800
 8002ecc:	20000f5c 	.word	0x20000f5c
 8002ed0:	20000f4c 	.word	0x20000f4c
 8002ed4:	20000d0c 	.word	0x20000d0c
 8002ed8:	20000dcc 	.word	0x20000dcc

08002edc <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b08c      	sub	sp, #48	; 0x30
 8002ee0:	af02      	add	r7, sp, #8
 8002ee2:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	22c0      	movs	r2, #192	; 0xc0
 8002eea:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2200      	movs	r2, #0
 8002f02:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2200      	movs	r2, #0
 8002f12:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a53      	ldr	r2, [pc, #332]	; (8003070 <HAL_UART_MspInit+0x194>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d142      	bne.n	8002fac <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8002f26:	4b53      	ldr	r3, [pc, #332]	; (8003074 <HAL_UART_MspInit+0x198>)
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	4a52      	ldr	r2, [pc, #328]	; (8003074 <HAL_UART_MspInit+0x198>)
 8002f2c:	f043 0301 	orr.w	r3, r3, #1
 8002f30:	6193      	str	r3, [r2, #24]
 8002f32:	4b50      	ldr	r3, [pc, #320]	; (8003074 <HAL_UART_MspInit+0x198>)
 8002f34:	699b      	ldr	r3, [r3, #24]
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	623b      	str	r3, [r7, #32]
 8002f3c:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002f3e:	4b4d      	ldr	r3, [pc, #308]	; (8003074 <HAL_UART_MspInit+0x198>)
 8002f40:	699b      	ldr	r3, [r3, #24]
 8002f42:	4a4c      	ldr	r2, [pc, #304]	; (8003074 <HAL_UART_MspInit+0x198>)
 8002f44:	f043 0308 	orr.w	r3, r3, #8
 8002f48:	6193      	str	r3, [r2, #24]
 8002f4a:	4b4a      	ldr	r3, [pc, #296]	; (8003074 <HAL_UART_MspInit+0x198>)
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	f003 0308 	and.w	r3, r3, #8
 8002f52:	61fb      	str	r3, [r7, #28]
 8002f54:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8002f56:	2303      	movs	r3, #3
 8002f58:	9300      	str	r3, [sp, #0]
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	2202      	movs	r2, #2
 8002f5e:	2140      	movs	r1, #64	; 0x40
 8002f60:	4845      	ldr	r0, [pc, #276]	; (8003078 <HAL_UART_MspInit+0x19c>)
 8002f62:	f7fe fdf3 	bl	8001b4c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002f66:	2303      	movs	r3, #3
 8002f68:	9300      	str	r3, [sp, #0]
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	2180      	movs	r1, #128	; 0x80
 8002f70:	4841      	ldr	r0, [pc, #260]	; (8003078 <HAL_UART_MspInit+0x19c>)
 8002f72:	f7fe fdeb 	bl	8001b4c <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8002f76:	4b41      	ldr	r3, [pc, #260]	; (800307c <HAL_UART_MspInit+0x1a0>)
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	627b      	str	r3, [r7, #36]	; 0x24
 8002f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f7e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002f82:	627b      	str	r3, [r7, #36]	; 0x24
 8002f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f86:	f043 0304 	orr.w	r3, r3, #4
 8002f8a:	627b      	str	r3, [r7, #36]	; 0x24
 8002f8c:	4a3b      	ldr	r2, [pc, #236]	; (800307c <HAL_UART_MspInit+0x1a0>)
 8002f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f90:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8002f92:	4b38      	ldr	r3, [pc, #224]	; (8003074 <HAL_UART_MspInit+0x198>)
 8002f94:	699b      	ldr	r3, [r3, #24]
 8002f96:	4a37      	ldr	r2, [pc, #220]	; (8003074 <HAL_UART_MspInit+0x198>)
 8002f98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f9c:	6193      	str	r3, [r2, #24]
 8002f9e:	4b35      	ldr	r3, [pc, #212]	; (8003074 <HAL_UART_MspInit+0x198>)
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fa6:	61bb      	str	r3, [r7, #24]
 8002fa8:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8002faa:	e05c      	b.n	8003066 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a33      	ldr	r2, [pc, #204]	; (8003080 <HAL_UART_MspInit+0x1a4>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d128      	bne.n	8003008 <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8002fb6:	4b2f      	ldr	r3, [pc, #188]	; (8003074 <HAL_UART_MspInit+0x198>)
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	4a2e      	ldr	r2, [pc, #184]	; (8003074 <HAL_UART_MspInit+0x198>)
 8002fbc:	f043 0304 	orr.w	r3, r3, #4
 8002fc0:	6193      	str	r3, [r2, #24]
 8002fc2:	4b2c      	ldr	r3, [pc, #176]	; (8003074 <HAL_UART_MspInit+0x198>)
 8002fc4:	699b      	ldr	r3, [r3, #24]
 8002fc6:	f003 0304 	and.w	r3, r3, #4
 8002fca:	617b      	str	r3, [r7, #20]
 8002fcc:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002fce:	2303      	movs	r3, #3
 8002fd0:	9300      	str	r3, [sp, #0]
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	2202      	movs	r2, #2
 8002fd6:	2104      	movs	r1, #4
 8002fd8:	482a      	ldr	r0, [pc, #168]	; (8003084 <HAL_UART_MspInit+0x1a8>)
 8002fda:	f7fe fdb7 	bl	8001b4c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002fde:	2303      	movs	r3, #3
 8002fe0:	9300      	str	r3, [sp, #0]
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	2108      	movs	r1, #8
 8002fe8:	4826      	ldr	r0, [pc, #152]	; (8003084 <HAL_UART_MspInit+0x1a8>)
 8002fea:	f7fe fdaf 	bl	8001b4c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8002fee:	4b21      	ldr	r3, [pc, #132]	; (8003074 <HAL_UART_MspInit+0x198>)
 8002ff0:	69db      	ldr	r3, [r3, #28]
 8002ff2:	4a20      	ldr	r2, [pc, #128]	; (8003074 <HAL_UART_MspInit+0x198>)
 8002ff4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ff8:	61d3      	str	r3, [r2, #28]
 8002ffa:	4b1e      	ldr	r3, [pc, #120]	; (8003074 <HAL_UART_MspInit+0x198>)
 8002ffc:	69db      	ldr	r3, [r3, #28]
 8002ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003002:	613b      	str	r3, [r7, #16]
 8003004:	693b      	ldr	r3, [r7, #16]
}
 8003006:	e02e      	b.n	8003066 <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a1e      	ldr	r2, [pc, #120]	; (8003088 <HAL_UART_MspInit+0x1ac>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d129      	bne.n	8003066 <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8003012:	4b18      	ldr	r3, [pc, #96]	; (8003074 <HAL_UART_MspInit+0x198>)
 8003014:	699b      	ldr	r3, [r3, #24]
 8003016:	4a17      	ldr	r2, [pc, #92]	; (8003074 <HAL_UART_MspInit+0x198>)
 8003018:	f043 0308 	orr.w	r3, r3, #8
 800301c:	6193      	str	r3, [r2, #24]
 800301e:	4b15      	ldr	r3, [pc, #84]	; (8003074 <HAL_UART_MspInit+0x198>)
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	f003 0308 	and.w	r3, r3, #8
 8003026:	60fb      	str	r3, [r7, #12]
 8003028:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800302a:	2303      	movs	r3, #3
 800302c:	9300      	str	r3, [sp, #0]
 800302e:	2301      	movs	r3, #1
 8003030:	2202      	movs	r2, #2
 8003032:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003036:	4810      	ldr	r0, [pc, #64]	; (8003078 <HAL_UART_MspInit+0x19c>)
 8003038:	f7fe fd88 	bl	8001b4c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800303c:	2303      	movs	r3, #3
 800303e:	9300      	str	r3, [sp, #0]
 8003040:	2301      	movs	r3, #1
 8003042:	2200      	movs	r2, #0
 8003044:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003048:	480b      	ldr	r0, [pc, #44]	; (8003078 <HAL_UART_MspInit+0x19c>)
 800304a:	f7fe fd7f 	bl	8001b4c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 800304e:	4b09      	ldr	r3, [pc, #36]	; (8003074 <HAL_UART_MspInit+0x198>)
 8003050:	69db      	ldr	r3, [r3, #28]
 8003052:	4a08      	ldr	r2, [pc, #32]	; (8003074 <HAL_UART_MspInit+0x198>)
 8003054:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003058:	61d3      	str	r3, [r2, #28]
 800305a:	4b06      	ldr	r3, [pc, #24]	; (8003074 <HAL_UART_MspInit+0x198>)
 800305c:	69db      	ldr	r3, [r3, #28]
 800305e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003062:	60bb      	str	r3, [r7, #8]
 8003064:	68bb      	ldr	r3, [r7, #8]
}
 8003066:	bf00      	nop
 8003068:	3728      	adds	r7, #40	; 0x28
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	40013800 	.word	0x40013800
 8003074:	40021000 	.word	0x40021000
 8003078:	40010c00 	.word	0x40010c00
 800307c:	40010000 	.word	0x40010000
 8003080:	40004400 	.word	0x40004400
 8003084:	40010800 	.word	0x40010800
 8003088:	40004800 	.word	0x40004800

0800308c <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003098:	2b08      	cmp	r3, #8
 800309a:	d106      	bne.n	80030aa <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2222      	movs	r2, #34	; 0x22
 80030a6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 80030aa:	bf00      	nop
 80030ac:	370c      	adds	r7, #12
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bc80      	pop	{r7}
 80030b2:	4770      	bx	lr

080030b4 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 80030b8:	4b03      	ldr	r3, [pc, #12]	; (80030c8 <WWDG_IRQHandler+0x14>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4903      	ldr	r1, [pc, #12]	; (80030cc <WWDG_IRQHandler+0x18>)
 80030be:	4618      	mov	r0, r3
 80030c0:	f7ff f922 	bl	8002308 <dump_printf>
	while(1);
 80030c4:	e7fe      	b.n	80030c4 <WWDG_IRQHandler+0x10>
 80030c6:	bf00      	nop
 80030c8:	2000001c 	.word	0x2000001c
 80030cc:	0800ca30 	.word	0x0800ca30

080030d0 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 80030d4:	4b03      	ldr	r3, [pc, #12]	; (80030e4 <PVD_IRQHandler+0x14>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4903      	ldr	r1, [pc, #12]	; (80030e8 <PVD_IRQHandler+0x18>)
 80030da:	4618      	mov	r0, r3
 80030dc:	f7ff f914 	bl	8002308 <dump_printf>
	while(1);
 80030e0:	e7fe      	b.n	80030e0 <PVD_IRQHandler+0x10>
 80030e2:	bf00      	nop
 80030e4:	2000001c 	.word	0x2000001c
 80030e8:	0800ca38 	.word	0x0800ca38

080030ec <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 80030f0:	4b03      	ldr	r3, [pc, #12]	; (8003100 <TAMPER_IRQHandler+0x14>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4903      	ldr	r1, [pc, #12]	; (8003104 <TAMPER_IRQHandler+0x18>)
 80030f6:	4618      	mov	r0, r3
 80030f8:	f7ff f906 	bl	8002308 <dump_printf>
	while(1);
 80030fc:	e7fe      	b.n	80030fc <TAMPER_IRQHandler+0x10>
 80030fe:	bf00      	nop
 8003100:	2000001c 	.word	0x2000001c
 8003104:	0800ca3c 	.word	0x0800ca3c

08003108 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 800310c:	4b03      	ldr	r3, [pc, #12]	; (800311c <RTC_IRQHandler+0x14>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4903      	ldr	r1, [pc, #12]	; (8003120 <RTC_IRQHandler+0x18>)
 8003112:	4618      	mov	r0, r3
 8003114:	f7ff f8f8 	bl	8002308 <dump_printf>
	while(1);
 8003118:	e7fe      	b.n	8003118 <RTC_IRQHandler+0x10>
 800311a:	bf00      	nop
 800311c:	2000001c 	.word	0x2000001c
 8003120:	0800ca44 	.word	0x0800ca44

08003124 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8003128:	4b03      	ldr	r3, [pc, #12]	; (8003138 <FLASH_IRQHandler+0x14>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4903      	ldr	r1, [pc, #12]	; (800313c <FLASH_IRQHandler+0x18>)
 800312e:	4618      	mov	r0, r3
 8003130:	f7ff f8ea 	bl	8002308 <dump_printf>
	while(1);
 8003134:	e7fe      	b.n	8003134 <FLASH_IRQHandler+0x10>
 8003136:	bf00      	nop
 8003138:	2000001c 	.word	0x2000001c
 800313c:	0800ca48 	.word	0x0800ca48

08003140 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8003144:	4b03      	ldr	r3, [pc, #12]	; (8003154 <RCC_IRQHandler+0x14>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4903      	ldr	r1, [pc, #12]	; (8003158 <RCC_IRQHandler+0x18>)
 800314a:	4618      	mov	r0, r3
 800314c:	f7ff f8dc 	bl	8002308 <dump_printf>
	while(1);
 8003150:	e7fe      	b.n	8003150 <RCC_IRQHandler+0x10>
 8003152:	bf00      	nop
 8003154:	2000001c 	.word	0x2000001c
 8003158:	0800ca50 	.word	0x0800ca50

0800315c <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8003160:	4b03      	ldr	r3, [pc, #12]	; (8003170 <DMA1_Channel2_IRQHandler+0x14>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4903      	ldr	r1, [pc, #12]	; (8003174 <DMA1_Channel2_IRQHandler+0x18>)
 8003166:	4618      	mov	r0, r3
 8003168:	f7ff f8ce 	bl	8002308 <dump_printf>
	while(1);
 800316c:	e7fe      	b.n	800316c <DMA1_Channel2_IRQHandler+0x10>
 800316e:	bf00      	nop
 8003170:	2000001c 	.word	0x2000001c
 8003174:	0800ca8c 	.word	0x0800ca8c

08003178 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 800317c:	4b03      	ldr	r3, [pc, #12]	; (800318c <DMA1_Channel3_IRQHandler+0x14>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4903      	ldr	r1, [pc, #12]	; (8003190 <DMA1_Channel3_IRQHandler+0x18>)
 8003182:	4618      	mov	r0, r3
 8003184:	f7ff f8c0 	bl	8002308 <dump_printf>
	while(1);
 8003188:	e7fe      	b.n	8003188 <DMA1_Channel3_IRQHandler+0x10>
 800318a:	bf00      	nop
 800318c:	2000001c 	.word	0x2000001c
 8003190:	0800ca9c 	.word	0x0800ca9c

08003194 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8003198:	4b03      	ldr	r3, [pc, #12]	; (80031a8 <DMA1_Channel4_IRQHandler+0x14>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4903      	ldr	r1, [pc, #12]	; (80031ac <DMA1_Channel4_IRQHandler+0x18>)
 800319e:	4618      	mov	r0, r3
 80031a0:	f7ff f8b2 	bl	8002308 <dump_printf>
	while(1);
 80031a4:	e7fe      	b.n	80031a4 <DMA1_Channel4_IRQHandler+0x10>
 80031a6:	bf00      	nop
 80031a8:	2000001c 	.word	0x2000001c
 80031ac:	0800caac 	.word	0x0800caac

080031b0 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 80031b4:	4b03      	ldr	r3, [pc, #12]	; (80031c4 <DMA1_Channel5_IRQHandler+0x14>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4903      	ldr	r1, [pc, #12]	; (80031c8 <DMA1_Channel5_IRQHandler+0x18>)
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7ff f8a4 	bl	8002308 <dump_printf>
	while(1);
 80031c0:	e7fe      	b.n	80031c0 <DMA1_Channel5_IRQHandler+0x10>
 80031c2:	bf00      	nop
 80031c4:	2000001c 	.word	0x2000001c
 80031c8:	0800cabc 	.word	0x0800cabc

080031cc <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 80031d0:	4b03      	ldr	r3, [pc, #12]	; (80031e0 <DMA1_Channel6_IRQHandler+0x14>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4903      	ldr	r1, [pc, #12]	; (80031e4 <DMA1_Channel6_IRQHandler+0x18>)
 80031d6:	4618      	mov	r0, r3
 80031d8:	f7ff f896 	bl	8002308 <dump_printf>
	while(1);
 80031dc:	e7fe      	b.n	80031dc <DMA1_Channel6_IRQHandler+0x10>
 80031de:	bf00      	nop
 80031e0:	2000001c 	.word	0x2000001c
 80031e4:	0800cacc 	.word	0x0800cacc

080031e8 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 80031ec:	4b03      	ldr	r3, [pc, #12]	; (80031fc <DMA1_Channel7_IRQHandler+0x14>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4903      	ldr	r1, [pc, #12]	; (8003200 <DMA1_Channel7_IRQHandler+0x18>)
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7ff f888 	bl	8002308 <dump_printf>
	while(1);
 80031f8:	e7fe      	b.n	80031f8 <DMA1_Channel7_IRQHandler+0x10>
 80031fa:	bf00      	nop
 80031fc:	2000001c 	.word	0x2000001c
 8003200:	0800cadc 	.word	0x0800cadc

08003204 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8003208:	4b03      	ldr	r3, [pc, #12]	; (8003218 <ADC1_2_IRQHandler+0x14>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4903      	ldr	r1, [pc, #12]	; (800321c <ADC1_2_IRQHandler+0x18>)
 800320e:	4618      	mov	r0, r3
 8003210:	f7ff f87a 	bl	8002308 <dump_printf>
	while(1);
 8003214:	e7fe      	b.n	8003214 <ADC1_2_IRQHandler+0x10>
 8003216:	bf00      	nop
 8003218:	2000001c 	.word	0x2000001c
 800321c:	0800caec 	.word	0x0800caec

08003220 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8003224:	4b03      	ldr	r3, [pc, #12]	; (8003234 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4903      	ldr	r1, [pc, #12]	; (8003238 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 800322a:	4618      	mov	r0, r3
 800322c:	f7ff f86c 	bl	8002308 <dump_printf>
	while(1);
 8003230:	e7fe      	b.n	8003230 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8003232:	bf00      	nop
 8003234:	2000001c 	.word	0x2000001c
 8003238:	0800caf4 	.word	0x0800caf4

0800323c <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8003240:	4b03      	ldr	r3, [pc, #12]	; (8003250 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4903      	ldr	r1, [pc, #12]	; (8003254 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8003246:	4618      	mov	r0, r3
 8003248:	f7ff f85e 	bl	8002308 <dump_printf>
	while(1);
 800324c:	e7fe      	b.n	800324c <USB_LP_CAN1_RX0_IRQHandler+0x10>
 800324e:	bf00      	nop
 8003250:	2000001c 	.word	0x2000001c
 8003254:	0800cb04 	.word	0x0800cb04

08003258 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 800325c:	4b03      	ldr	r3, [pc, #12]	; (800326c <CAN1_RX1_IRQHandler+0x14>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4903      	ldr	r1, [pc, #12]	; (8003270 <CAN1_RX1_IRQHandler+0x18>)
 8003262:	4618      	mov	r0, r3
 8003264:	f7ff f850 	bl	8002308 <dump_printf>
	while(1);
 8003268:	e7fe      	b.n	8003268 <CAN1_RX1_IRQHandler+0x10>
 800326a:	bf00      	nop
 800326c:	2000001c 	.word	0x2000001c
 8003270:	0800cb14 	.word	0x0800cb14

08003274 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8003278:	4b03      	ldr	r3, [pc, #12]	; (8003288 <CAN1_SCE_IRQHandler+0x14>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4903      	ldr	r1, [pc, #12]	; (800328c <CAN1_SCE_IRQHandler+0x18>)
 800327e:	4618      	mov	r0, r3
 8003280:	f7ff f842 	bl	8002308 <dump_printf>
	while(1);
 8003284:	e7fe      	b.n	8003284 <CAN1_SCE_IRQHandler+0x10>
 8003286:	bf00      	nop
 8003288:	2000001c 	.word	0x2000001c
 800328c:	0800cb20 	.word	0x0800cb20

08003290 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8003294:	4b03      	ldr	r3, [pc, #12]	; (80032a4 <TIM1_BRK_IRQHandler+0x14>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4903      	ldr	r1, [pc, #12]	; (80032a8 <TIM1_BRK_IRQHandler+0x18>)
 800329a:	4618      	mov	r0, r3
 800329c:	f7ff f834 	bl	8002308 <dump_printf>
	while(1);
 80032a0:	e7fe      	b.n	80032a0 <TIM1_BRK_IRQHandler+0x10>
 80032a2:	bf00      	nop
 80032a4:	2000001c 	.word	0x2000001c
 80032a8:	0800cb34 	.word	0x0800cb34

080032ac <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 80032b0:	4b03      	ldr	r3, [pc, #12]	; (80032c0 <TIM1_TRG_COM_IRQHandler+0x14>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4903      	ldr	r1, [pc, #12]	; (80032c4 <TIM1_TRG_COM_IRQHandler+0x18>)
 80032b6:	4618      	mov	r0, r3
 80032b8:	f7ff f826 	bl	8002308 <dump_printf>
	while(1);
 80032bc:	e7fe      	b.n	80032bc <TIM1_TRG_COM_IRQHandler+0x10>
 80032be:	bf00      	nop
 80032c0:	2000001c 	.word	0x2000001c
 80032c4:	0800cb48 	.word	0x0800cb48

080032c8 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 80032cc:	4b03      	ldr	r3, [pc, #12]	; (80032dc <TIM1_CC_IRQHandler+0x14>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4903      	ldr	r1, [pc, #12]	; (80032e0 <TIM1_CC_IRQHandler+0x18>)
 80032d2:	4618      	mov	r0, r3
 80032d4:	f7ff f818 	bl	8002308 <dump_printf>
	while(1);
 80032d8:	e7fe      	b.n	80032d8 <TIM1_CC_IRQHandler+0x10>
 80032da:	bf00      	nop
 80032dc:	2000001c 	.word	0x2000001c
 80032e0:	0800cb58 	.word	0x0800cb58

080032e4 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 80032e8:	4b03      	ldr	r3, [pc, #12]	; (80032f8 <I2C1_EV_IRQHandler+0x14>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4903      	ldr	r1, [pc, #12]	; (80032fc <I2C1_EV_IRQHandler+0x18>)
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7ff f80a 	bl	8002308 <dump_printf>
	while(1);
 80032f4:	e7fe      	b.n	80032f4 <I2C1_EV_IRQHandler+0x10>
 80032f6:	bf00      	nop
 80032f8:	2000001c 	.word	0x2000001c
 80032fc:	0800cb78 	.word	0x0800cb78

08003300 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8003304:	4b03      	ldr	r3, [pc, #12]	; (8003314 <I2C1_ER_IRQHandler+0x14>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4903      	ldr	r1, [pc, #12]	; (8003318 <I2C1_ER_IRQHandler+0x18>)
 800330a:	4618      	mov	r0, r3
 800330c:	f7fe fffc 	bl	8002308 <dump_printf>
	while(1);
 8003310:	e7fe      	b.n	8003310 <I2C1_ER_IRQHandler+0x10>
 8003312:	bf00      	nop
 8003314:	2000001c 	.word	0x2000001c
 8003318:	0800cb80 	.word	0x0800cb80

0800331c <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8003320:	4b03      	ldr	r3, [pc, #12]	; (8003330 <I2C2_EV_IRQHandler+0x14>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4903      	ldr	r1, [pc, #12]	; (8003334 <I2C2_EV_IRQHandler+0x18>)
 8003326:	4618      	mov	r0, r3
 8003328:	f7fe ffee 	bl	8002308 <dump_printf>
	while(1);
 800332c:	e7fe      	b.n	800332c <I2C2_EV_IRQHandler+0x10>
 800332e:	bf00      	nop
 8003330:	2000001c 	.word	0x2000001c
 8003334:	0800cb88 	.word	0x0800cb88

08003338 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 800333c:	4b03      	ldr	r3, [pc, #12]	; (800334c <I2C2_ER_IRQHandler+0x14>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4903      	ldr	r1, [pc, #12]	; (8003350 <I2C2_ER_IRQHandler+0x18>)
 8003342:	4618      	mov	r0, r3
 8003344:	f7fe ffe0 	bl	8002308 <dump_printf>
	while(1);
 8003348:	e7fe      	b.n	8003348 <I2C2_ER_IRQHandler+0x10>
 800334a:	bf00      	nop
 800334c:	2000001c 	.word	0x2000001c
 8003350:	0800cb90 	.word	0x0800cb90

08003354 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8003358:	4b03      	ldr	r3, [pc, #12]	; (8003368 <SPI1_IRQHandler+0x14>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4903      	ldr	r1, [pc, #12]	; (800336c <SPI1_IRQHandler+0x18>)
 800335e:	4618      	mov	r0, r3
 8003360:	f7fe ffd2 	bl	8002308 <dump_printf>
	while(1);
 8003364:	e7fe      	b.n	8003364 <SPI1_IRQHandler+0x10>
 8003366:	bf00      	nop
 8003368:	2000001c 	.word	0x2000001c
 800336c:	0800cb98 	.word	0x0800cb98

08003370 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8003374:	4b03      	ldr	r3, [pc, #12]	; (8003384 <SPI2_IRQHandler+0x14>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4903      	ldr	r1, [pc, #12]	; (8003388 <SPI2_IRQHandler+0x18>)
 800337a:	4618      	mov	r0, r3
 800337c:	f7fe ffc4 	bl	8002308 <dump_printf>
	while(1);
 8003380:	e7fe      	b.n	8003380 <SPI2_IRQHandler+0x10>
 8003382:	bf00      	nop
 8003384:	2000001c 	.word	0x2000001c
 8003388:	0800cba0 	.word	0x0800cba0

0800338c <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8003390:	4b03      	ldr	r3, [pc, #12]	; (80033a0 <RTC_Alarm_IRQHandler+0x14>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4903      	ldr	r1, [pc, #12]	; (80033a4 <RTC_Alarm_IRQHandler+0x18>)
 8003396:	4618      	mov	r0, r3
 8003398:	f7fe ffb6 	bl	8002308 <dump_printf>
	while(1);
 800339c:	e7fe      	b.n	800339c <RTC_Alarm_IRQHandler+0x10>
 800339e:	bf00      	nop
 80033a0:	2000001c 	.word	0x2000001c
 80033a4:	0800cbcc 	.word	0x0800cbcc

080033a8 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 80033ac:	4b03      	ldr	r3, [pc, #12]	; (80033bc <USBWakeUp_IRQHandler+0x14>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4903      	ldr	r1, [pc, #12]	; (80033c0 <USBWakeUp_IRQHandler+0x18>)
 80033b2:	4618      	mov	r0, r3
 80033b4:	f7fe ffa8 	bl	8002308 <dump_printf>
}
 80033b8:	bf00      	nop
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	2000001c 	.word	0x2000001c
 80033c0:	0800cbd8 	.word	0x0800cbd8

080033c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80033c8:	4b15      	ldr	r3, [pc, #84]	; (8003420 <SystemInit+0x5c>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a14      	ldr	r2, [pc, #80]	; (8003420 <SystemInit+0x5c>)
 80033ce:	f043 0301 	orr.w	r3, r3, #1
 80033d2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80033d4:	4b12      	ldr	r3, [pc, #72]	; (8003420 <SystemInit+0x5c>)
 80033d6:	685a      	ldr	r2, [r3, #4]
 80033d8:	4911      	ldr	r1, [pc, #68]	; (8003420 <SystemInit+0x5c>)
 80033da:	4b12      	ldr	r3, [pc, #72]	; (8003424 <SystemInit+0x60>)
 80033dc:	4013      	ands	r3, r2
 80033de:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80033e0:	4b0f      	ldr	r3, [pc, #60]	; (8003420 <SystemInit+0x5c>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a0e      	ldr	r2, [pc, #56]	; (8003420 <SystemInit+0x5c>)
 80033e6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80033ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033ee:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80033f0:	4b0b      	ldr	r3, [pc, #44]	; (8003420 <SystemInit+0x5c>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a0a      	ldr	r2, [pc, #40]	; (8003420 <SystemInit+0x5c>)
 80033f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033fa:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80033fc:	4b08      	ldr	r3, [pc, #32]	; (8003420 <SystemInit+0x5c>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	4a07      	ldr	r2, [pc, #28]	; (8003420 <SystemInit+0x5c>)
 8003402:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003406:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8003408:	4b05      	ldr	r3, [pc, #20]	; (8003420 <SystemInit+0x5c>)
 800340a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800340e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003410:	4b05      	ldr	r3, [pc, #20]	; (8003428 <SystemInit+0x64>)
 8003412:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003416:	609a      	str	r2, [r3, #8]
#endif 
}
 8003418:	bf00      	nop
 800341a:	46bd      	mov	sp, r7
 800341c:	bc80      	pop	{r7}
 800341e:	4770      	bx	lr
 8003420:	40021000 	.word	0x40021000
 8003424:	f8ff0000 	.word	0xf8ff0000
 8003428:	e000ed00 	.word	0xe000ed00

0800342c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 800342c:	b480      	push	{r7}
 800342e:	b085      	sub	sp, #20
 8003430:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8003432:	2300      	movs	r3, #0
 8003434:	60fb      	str	r3, [r7, #12]
 8003436:	2300      	movs	r3, #0
 8003438:	60bb      	str	r3, [r7, #8]
 800343a:	2300      	movs	r3, #0
 800343c:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800343e:	4b2f      	ldr	r3, [pc, #188]	; (80034fc <SystemCoreClockUpdate+0xd0>)
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f003 030c 	and.w	r3, r3, #12
 8003446:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2b08      	cmp	r3, #8
 800344c:	d011      	beq.n	8003472 <SystemCoreClockUpdate+0x46>
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2b08      	cmp	r3, #8
 8003452:	d83a      	bhi.n	80034ca <SystemCoreClockUpdate+0x9e>
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d003      	beq.n	8003462 <SystemCoreClockUpdate+0x36>
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2b04      	cmp	r3, #4
 800345e:	d004      	beq.n	800346a <SystemCoreClockUpdate+0x3e>
 8003460:	e033      	b.n	80034ca <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8003462:	4b27      	ldr	r3, [pc, #156]	; (8003500 <SystemCoreClockUpdate+0xd4>)
 8003464:	4a27      	ldr	r2, [pc, #156]	; (8003504 <SystemCoreClockUpdate+0xd8>)
 8003466:	601a      	str	r2, [r3, #0]
      break;
 8003468:	e033      	b.n	80034d2 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 800346a:	4b25      	ldr	r3, [pc, #148]	; (8003500 <SystemCoreClockUpdate+0xd4>)
 800346c:	4a25      	ldr	r2, [pc, #148]	; (8003504 <SystemCoreClockUpdate+0xd8>)
 800346e:	601a      	str	r2, [r3, #0]
      break;
 8003470:	e02f      	b.n	80034d2 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8003472:	4b22      	ldr	r3, [pc, #136]	; (80034fc <SystemCoreClockUpdate+0xd0>)
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800347a:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800347c:	4b1f      	ldr	r3, [pc, #124]	; (80034fc <SystemCoreClockUpdate+0xd0>)
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003484:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	0c9b      	lsrs	r3, r3, #18
 800348a:	3302      	adds	r3, #2
 800348c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d106      	bne.n	80034a2 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	4a1c      	ldr	r2, [pc, #112]	; (8003508 <SystemCoreClockUpdate+0xdc>)
 8003498:	fb02 f303 	mul.w	r3, r2, r3
 800349c:	4a18      	ldr	r2, [pc, #96]	; (8003500 <SystemCoreClockUpdate+0xd4>)
 800349e:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 80034a0:	e017      	b.n	80034d2 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 80034a2:	4b16      	ldr	r3, [pc, #88]	; (80034fc <SystemCoreClockUpdate+0xd0>)
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d006      	beq.n	80034bc <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	4a15      	ldr	r2, [pc, #84]	; (8003508 <SystemCoreClockUpdate+0xdc>)
 80034b2:	fb02 f303 	mul.w	r3, r2, r3
 80034b6:	4a12      	ldr	r2, [pc, #72]	; (8003500 <SystemCoreClockUpdate+0xd4>)
 80034b8:	6013      	str	r3, [r2, #0]
      break;
 80034ba:	e00a      	b.n	80034d2 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	4a11      	ldr	r2, [pc, #68]	; (8003504 <SystemCoreClockUpdate+0xd8>)
 80034c0:	fb02 f303 	mul.w	r3, r2, r3
 80034c4:	4a0e      	ldr	r2, [pc, #56]	; (8003500 <SystemCoreClockUpdate+0xd4>)
 80034c6:	6013      	str	r3, [r2, #0]
      break;
 80034c8:	e003      	b.n	80034d2 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 80034ca:	4b0d      	ldr	r3, [pc, #52]	; (8003500 <SystemCoreClockUpdate+0xd4>)
 80034cc:	4a0d      	ldr	r2, [pc, #52]	; (8003504 <SystemCoreClockUpdate+0xd8>)
 80034ce:	601a      	str	r2, [r3, #0]
      break;
 80034d0:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80034d2:	4b0a      	ldr	r3, [pc, #40]	; (80034fc <SystemCoreClockUpdate+0xd0>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	091b      	lsrs	r3, r3, #4
 80034d8:	f003 030f 	and.w	r3, r3, #15
 80034dc:	4a0b      	ldr	r2, [pc, #44]	; (800350c <SystemCoreClockUpdate+0xe0>)
 80034de:	5cd3      	ldrb	r3, [r2, r3]
 80034e0:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80034e2:	4b07      	ldr	r3, [pc, #28]	; (8003500 <SystemCoreClockUpdate+0xd4>)
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	fa22 f303 	lsr.w	r3, r2, r3
 80034ec:	4a04      	ldr	r2, [pc, #16]	; (8003500 <SystemCoreClockUpdate+0xd4>)
 80034ee:	6013      	str	r3, [r2, #0]
}
 80034f0:	bf00      	nop
 80034f2:	3714      	adds	r7, #20
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bc80      	pop	{r7}
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	40021000 	.word	0x40021000
 8003500:	20000020 	.word	0x20000020
 8003504:	007a1200 	.word	0x007a1200
 8003508:	003d0900 	.word	0x003d0900
 800350c:	0800cbfc 	.word	0x0800cbfc

08003510 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003516:	2300      	movs	r3, #0
 8003518:	71fb      	strb	r3, [r7, #7]
 800351a:	e007      	b.n	800352c <Systick_init+0x1c>
		callback_functions[i] = NULL;
 800351c:	79fb      	ldrb	r3, [r7, #7]
 800351e:	4a0b      	ldr	r2, [pc, #44]	; (800354c <Systick_init+0x3c>)
 8003520:	2100      	movs	r1, #0
 8003522:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003526:	79fb      	ldrb	r3, [r7, #7]
 8003528:	3301      	adds	r3, #1
 800352a:	71fb      	strb	r3, [r7, #7]
 800352c:	79fb      	ldrb	r3, [r7, #7]
 800352e:	2b0f      	cmp	r3, #15
 8003530:	d9f4      	bls.n	800351c <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8003532:	2200      	movs	r2, #0
 8003534:	2100      	movs	r1, #0
 8003536:	f04f 30ff 	mov.w	r0, #4294967295
 800353a:	f001 f81e 	bl	800457a <HAL_NVIC_SetPriority>
	initialized = TRUE;
 800353e:	4b04      	ldr	r3, [pc, #16]	; (8003550 <Systick_init+0x40>)
 8003540:	2201      	movs	r2, #1
 8003542:	601a      	str	r2, [r3, #0]
}
 8003544:	bf00      	nop
 8003546:	3708      	adds	r7, #8
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	20000f74 	.word	0x20000f74
 8003550:	20000fb4 	.word	0x20000fb4

08003554 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 800355a:	f000 fef7 	bl	800434c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 800355e:	f001 f842 	bl	80045e6 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8003562:	4b0f      	ldr	r3, [pc, #60]	; (80035a0 <SysTick_Handler+0x4c>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d101      	bne.n	800356e <SysTick_Handler+0x1a>
		Systick_init();
 800356a:	f7ff ffd1 	bl	8003510 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800356e:	2300      	movs	r3, #0
 8003570:	71fb      	strb	r3, [r7, #7]
 8003572:	e00d      	b.n	8003590 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8003574:	79fb      	ldrb	r3, [r7, #7]
 8003576:	4a0b      	ldr	r2, [pc, #44]	; (80035a4 <SysTick_Handler+0x50>)
 8003578:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d004      	beq.n	800358a <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8003580:	79fb      	ldrb	r3, [r7, #7]
 8003582:	4a08      	ldr	r2, [pc, #32]	; (80035a4 <SysTick_Handler+0x50>)
 8003584:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003588:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800358a:	79fb      	ldrb	r3, [r7, #7]
 800358c:	3301      	adds	r3, #1
 800358e:	71fb      	strb	r3, [r7, #7]
 8003590:	79fb      	ldrb	r3, [r7, #7]
 8003592:	2b0f      	cmp	r3, #15
 8003594:	d9ee      	bls.n	8003574 <SysTick_Handler+0x20>
	}
}
 8003596:	bf00      	nop
 8003598:	bf00      	nop
 800359a:	3708      	adds	r7, #8
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	20000fb4 	.word	0x20000fb4
 80035a4:	20000f74 	.word	0x20000f74

080035a8 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 80035b0:	4b10      	ldr	r3, [pc, #64]	; (80035f4 <Systick_add_callback_function+0x4c>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d101      	bne.n	80035bc <Systick_add_callback_function+0x14>
		Systick_init();
 80035b8:	f7ff ffaa 	bl	8003510 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80035bc:	2300      	movs	r3, #0
 80035be:	73fb      	strb	r3, [r7, #15]
 80035c0:	e00f      	b.n	80035e2 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 80035c2:	7bfb      	ldrb	r3, [r7, #15]
 80035c4:	4a0c      	ldr	r2, [pc, #48]	; (80035f8 <Systick_add_callback_function+0x50>)
 80035c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d106      	bne.n	80035dc <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 80035ce:	7bfb      	ldrb	r3, [r7, #15]
 80035d0:	4909      	ldr	r1, [pc, #36]	; (80035f8 <Systick_add_callback_function+0x50>)
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 80035d8:	2301      	movs	r3, #1
 80035da:	e006      	b.n	80035ea <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80035dc:	7bfb      	ldrb	r3, [r7, #15]
 80035de:	3301      	adds	r3, #1
 80035e0:	73fb      	strb	r3, [r7, #15]
 80035e2:	7bfb      	ldrb	r3, [r7, #15]
 80035e4:	2b0f      	cmp	r3, #15
 80035e6:	d9ec      	bls.n	80035c2 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 80035e8:	2300      	movs	r3, #0

}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3710      	adds	r7, #16
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	20000fb4 	.word	0x20000fb4
 80035f8:	20000f74 	.word	0x20000f74

080035fc <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8003602:	2301      	movs	r3, #1
 8003604:	9300      	str	r3, [sp, #0]
 8003606:	2300      	movs	r3, #0
 8003608:	2201      	movs	r2, #1
 800360a:	2102      	movs	r1, #2
 800360c:	4818      	ldr	r0, [pc, #96]	; (8003670 <ILI9341_Init+0x74>)
 800360e:	f7fe fa9d 	bl	8001b4c <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8003612:	2301      	movs	r3, #1
 8003614:	9300      	str	r3, [sp, #0]
 8003616:	2300      	movs	r3, #0
 8003618:	2201      	movs	r2, #1
 800361a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800361e:	4814      	ldr	r0, [pc, #80]	; (8003670 <ILI9341_Init+0x74>)
 8003620:	f7fe fa94 	bl	8001b4c <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 8003624:	2302      	movs	r3, #2
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	2301      	movs	r3, #1
 800362a:	2201      	movs	r2, #1
 800362c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003630:	480f      	ldr	r0, [pc, #60]	; (8003670 <ILI9341_Init+0x74>)
 8003632:	f7fe fa8b 	bl	8001b4c <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 8003636:	2201      	movs	r2, #1
 8003638:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800363c:	480c      	ldr	r0, [pc, #48]	; (8003670 <ILI9341_Init+0x74>)
 800363e:	f001 faf6 	bl	8004c2e <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 8003642:	480c      	ldr	r0, [pc, #48]	; (8003674 <ILI9341_Init+0x78>)
 8003644:	f7fe fab2 	bl	8001bac <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 8003648:	f000 f81a 	bl	8003680 <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 800364c:	4b0a      	ldr	r3, [pc, #40]	; (8003678 <ILI9341_Init+0x7c>)
 800364e:	2200      	movs	r2, #0
 8003650:	801a      	strh	r2, [r3, #0]
 8003652:	4b09      	ldr	r3, [pc, #36]	; (8003678 <ILI9341_Init+0x7c>)
 8003654:	881a      	ldrh	r2, [r3, #0]
 8003656:	4b09      	ldr	r3, [pc, #36]	; (800367c <ILI9341_Init+0x80>)
 8003658:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 800365a:	2000      	movs	r0, #0
 800365c:	f000 fa72 	bl	8003b44 <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8003660:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003664:	f000 f9f8 	bl	8003a58 <ILI9341_Fill>
}
 8003668:	bf00      	nop
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	40010c00 	.word	0x40010c00
 8003674:	40013000 	.word	0x40013000
 8003678:	2000109a 	.word	0x2000109a
 800367c:	20001090 	.word	0x20001090

08003680 <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 8003680:	b580      	push	{r7, lr}
 8003682:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 8003684:	2200      	movs	r2, #0
 8003686:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800368a:	4898      	ldr	r0, [pc, #608]	; (80038ec <ILI9341_InitLCD+0x26c>)
 800368c:	f001 facf 	bl	8004c2e <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8003690:	2014      	movs	r0, #20
 8003692:	f000 fe77 	bl	8004384 <HAL_Delay>
	ILI9341_RST_SET();
 8003696:	2201      	movs	r2, #1
 8003698:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800369c:	4893      	ldr	r0, [pc, #588]	; (80038ec <ILI9341_InitLCD+0x26c>)
 800369e:	f001 fac6 	bl	8004c2e <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	HAL_Delay(20);
 80036a2:	2014      	movs	r0, #20
 80036a4:	f000 fe6e 	bl	8004384 <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 80036a8:	2001      	movs	r0, #1
 80036aa:	f000 f921 	bl	80038f0 <ILI9341_SendCommand>
	HAL_Delay(50);
 80036ae:	2032      	movs	r0, #50	; 0x32
 80036b0:	f000 fe68 	bl	8004384 <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 80036b4:	20cb      	movs	r0, #203	; 0xcb
 80036b6:	f000 f91b 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 80036ba:	2039      	movs	r0, #57	; 0x39
 80036bc:	f000 f93c 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 80036c0:	202c      	movs	r0, #44	; 0x2c
 80036c2:	f000 f939 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80036c6:	2000      	movs	r0, #0
 80036c8:	f000 f936 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 80036cc:	2034      	movs	r0, #52	; 0x34
 80036ce:	f000 f933 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 80036d2:	2002      	movs	r0, #2
 80036d4:	f000 f930 	bl	8003938 <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 80036d8:	20cf      	movs	r0, #207	; 0xcf
 80036da:	f000 f909 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80036de:	2000      	movs	r0, #0
 80036e0:	f000 f92a 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 80036e4:	20c1      	movs	r0, #193	; 0xc1
 80036e6:	f000 f927 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 80036ea:	2030      	movs	r0, #48	; 0x30
 80036ec:	f000 f924 	bl	8003938 <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 80036f0:	20e8      	movs	r0, #232	; 0xe8
 80036f2:	f000 f8fd 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 80036f6:	2085      	movs	r0, #133	; 0x85
 80036f8:	f000 f91e 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80036fc:	2000      	movs	r0, #0
 80036fe:	f000 f91b 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8003702:	2078      	movs	r0, #120	; 0x78
 8003704:	f000 f918 	bl	8003938 <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 8003708:	20ea      	movs	r0, #234	; 0xea
 800370a:	f000 f8f1 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800370e:	2000      	movs	r0, #0
 8003710:	f000 f912 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8003714:	2000      	movs	r0, #0
 8003716:	f000 f90f 	bl	8003938 <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 800371a:	20ed      	movs	r0, #237	; 0xed
 800371c:	f000 f8e8 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8003720:	2064      	movs	r0, #100	; 0x64
 8003722:	f000 f909 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8003726:	2003      	movs	r0, #3
 8003728:	f000 f906 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 800372c:	2012      	movs	r0, #18
 800372e:	f000 f903 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8003732:	2081      	movs	r0, #129	; 0x81
 8003734:	f000 f900 	bl	8003938 <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8003738:	20f7      	movs	r0, #247	; 0xf7
 800373a:	f000 f8d9 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 800373e:	2020      	movs	r0, #32
 8003740:	f000 f8fa 	bl	8003938 <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8003744:	20c0      	movs	r0, #192	; 0xc0
 8003746:	f000 f8d3 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 800374a:	2023      	movs	r0, #35	; 0x23
 800374c:	f000 f8f4 	bl	8003938 <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 8003750:	20c1      	movs	r0, #193	; 0xc1
 8003752:	f000 f8cd 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8003756:	2010      	movs	r0, #16
 8003758:	f000 f8ee 	bl	8003938 <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 800375c:	20c5      	movs	r0, #197	; 0xc5
 800375e:	f000 f8c7 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8003762:	203e      	movs	r0, #62	; 0x3e
 8003764:	f000 f8e8 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8003768:	2028      	movs	r0, #40	; 0x28
 800376a:	f000 f8e5 	bl	8003938 <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 800376e:	20c7      	movs	r0, #199	; 0xc7
 8003770:	f000 f8be 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8003774:	2086      	movs	r0, #134	; 0x86
 8003776:	f000 f8df 	bl	8003938 <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 800377a:	2036      	movs	r0, #54	; 0x36
 800377c:	f000 f8b8 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8003780:	2048      	movs	r0, #72	; 0x48
 8003782:	f000 f8d9 	bl	8003938 <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8003786:	203a      	movs	r0, #58	; 0x3a
 8003788:	f000 f8b2 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 800378c:	2055      	movs	r0, #85	; 0x55
 800378e:	f000 f8d3 	bl	8003938 <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 8003792:	20b1      	movs	r0, #177	; 0xb1
 8003794:	f000 f8ac 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003798:	2000      	movs	r0, #0
 800379a:	f000 f8cd 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 800379e:	2018      	movs	r0, #24
 80037a0:	f000 f8ca 	bl	8003938 <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 80037a4:	20b6      	movs	r0, #182	; 0xb6
 80037a6:	f000 f8a3 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 80037aa:	2008      	movs	r0, #8
 80037ac:	f000 f8c4 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 80037b0:	2082      	movs	r0, #130	; 0x82
 80037b2:	f000 f8c1 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 80037b6:	2027      	movs	r0, #39	; 0x27
 80037b8:	f000 f8be 	bl	8003938 <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 80037bc:	20f2      	movs	r0, #242	; 0xf2
 80037be:	f000 f897 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80037c2:	2000      	movs	r0, #0
 80037c4:	f000 f8b8 	bl	8003938 <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 80037c8:	202a      	movs	r0, #42	; 0x2a
 80037ca:	f000 f891 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80037ce:	2000      	movs	r0, #0
 80037d0:	f000 f8b2 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80037d4:	2000      	movs	r0, #0
 80037d6:	f000 f8af 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80037da:	2000      	movs	r0, #0
 80037dc:	f000 f8ac 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 80037e0:	20ef      	movs	r0, #239	; 0xef
 80037e2:	f000 f8a9 	bl	8003938 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 80037e6:	202b      	movs	r0, #43	; 0x2b
 80037e8:	f000 f882 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80037ec:	2000      	movs	r0, #0
 80037ee:	f000 f8a3 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80037f2:	2000      	movs	r0, #0
 80037f4:	f000 f8a0 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 80037f8:	2001      	movs	r0, #1
 80037fa:	f000 f89d 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 80037fe:	203f      	movs	r0, #63	; 0x3f
 8003800:	f000 f89a 	bl	8003938 <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8003804:	2026      	movs	r0, #38	; 0x26
 8003806:	f000 f873 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 800380a:	2001      	movs	r0, #1
 800380c:	f000 f894 	bl	8003938 <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8003810:	20e0      	movs	r0, #224	; 0xe0
 8003812:	f000 f86d 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8003816:	200f      	movs	r0, #15
 8003818:	f000 f88e 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 800381c:	2031      	movs	r0, #49	; 0x31
 800381e:	f000 f88b 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8003822:	202b      	movs	r0, #43	; 0x2b
 8003824:	f000 f888 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8003828:	200c      	movs	r0, #12
 800382a:	f000 f885 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800382e:	200e      	movs	r0, #14
 8003830:	f000 f882 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8003834:	2008      	movs	r0, #8
 8003836:	f000 f87f 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 800383a:	204e      	movs	r0, #78	; 0x4e
 800383c:	f000 f87c 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 8003840:	20f1      	movs	r0, #241	; 0xf1
 8003842:	f000 f879 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8003846:	2037      	movs	r0, #55	; 0x37
 8003848:	f000 f876 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 800384c:	2007      	movs	r0, #7
 800384e:	f000 f873 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 8003852:	2010      	movs	r0, #16
 8003854:	f000 f870 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8003858:	2003      	movs	r0, #3
 800385a:	f000 f86d 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800385e:	200e      	movs	r0, #14
 8003860:	f000 f86a 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8003864:	2009      	movs	r0, #9
 8003866:	f000 f867 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 800386a:	2000      	movs	r0, #0
 800386c:	f000 f864 	bl	8003938 <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 8003870:	20e1      	movs	r0, #225	; 0xe1
 8003872:	f000 f83d 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8003876:	2000      	movs	r0, #0
 8003878:	f000 f85e 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 800387c:	200e      	movs	r0, #14
 800387e:	f000 f85b 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 8003882:	2014      	movs	r0, #20
 8003884:	f000 f858 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8003888:	2003      	movs	r0, #3
 800388a:	f000 f855 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 800388e:	2011      	movs	r0, #17
 8003890:	f000 f852 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8003894:	2007      	movs	r0, #7
 8003896:	f000 f84f 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 800389a:	2031      	movs	r0, #49	; 0x31
 800389c:	f000 f84c 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 80038a0:	20c1      	movs	r0, #193	; 0xc1
 80038a2:	f000 f849 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 80038a6:	2048      	movs	r0, #72	; 0x48
 80038a8:	f000 f846 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 80038ac:	2008      	movs	r0, #8
 80038ae:	f000 f843 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 80038b2:	200f      	movs	r0, #15
 80038b4:	f000 f840 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 80038b8:	200c      	movs	r0, #12
 80038ba:	f000 f83d 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 80038be:	2031      	movs	r0, #49	; 0x31
 80038c0:	f000 f83a 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 80038c4:	2036      	movs	r0, #54	; 0x36
 80038c6:	f000 f837 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 80038ca:	200f      	movs	r0, #15
 80038cc:	f000 f834 	bl	8003938 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 80038d0:	2011      	movs	r0, #17
 80038d2:	f000 f80d 	bl	80038f0 <ILI9341_SendCommand>

	HAL_Delay(10);
 80038d6:	200a      	movs	r0, #10
 80038d8:	f000 fd54 	bl	8004384 <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 80038dc:	2029      	movs	r0, #41	; 0x29
 80038de:	f000 f807 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 80038e2:	202c      	movs	r0, #44	; 0x2c
 80038e4:	f000 f804 	bl	80038f0 <ILI9341_SendCommand>
}
 80038e8:	bf00      	nop
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	40010c00 	.word	0x40010c00

080038f0 <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	4603      	mov	r3, r0
 80038f8:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 80038fa:	2200      	movs	r2, #0
 80038fc:	2102      	movs	r1, #2
 80038fe:	480c      	ldr	r0, [pc, #48]	; (8003930 <ILI9341_SendCommand+0x40>)
 8003900:	f001 f995 	bl	8004c2e <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8003904:	2200      	movs	r2, #0
 8003906:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800390a:	4809      	ldr	r0, [pc, #36]	; (8003930 <ILI9341_SendCommand+0x40>)
 800390c:	f001 f98f 	bl	8004c2e <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 8003910:	79fb      	ldrb	r3, [r7, #7]
 8003912:	4619      	mov	r1, r3
 8003914:	4807      	ldr	r0, [pc, #28]	; (8003934 <ILI9341_SendCommand+0x44>)
 8003916:	f7fe fa5f 	bl	8001dd8 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 800391a:	2201      	movs	r2, #1
 800391c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003920:	4803      	ldr	r0, [pc, #12]	; (8003930 <ILI9341_SendCommand+0x40>)
 8003922:	f001 f984 	bl	8004c2e <HAL_GPIO_WritePin>
}
 8003926:	bf00      	nop
 8003928:	3708      	adds	r7, #8
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	40010c00 	.word	0x40010c00
 8003934:	40013000 	.word	0x40013000

08003938 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	4603      	mov	r3, r0
 8003940:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 8003942:	2201      	movs	r2, #1
 8003944:	2102      	movs	r1, #2
 8003946:	480c      	ldr	r0, [pc, #48]	; (8003978 <ILI9341_SendData+0x40>)
 8003948:	f001 f971 	bl	8004c2e <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 800394c:	2200      	movs	r2, #0
 800394e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003952:	4809      	ldr	r0, [pc, #36]	; (8003978 <ILI9341_SendData+0x40>)
 8003954:	f001 f96b 	bl	8004c2e <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8003958:	79fb      	ldrb	r3, [r7, #7]
 800395a:	4619      	mov	r1, r3
 800395c:	4807      	ldr	r0, [pc, #28]	; (800397c <ILI9341_SendData+0x44>)
 800395e:	f7fe fa3b 	bl	8001dd8 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8003962:	2201      	movs	r2, #1
 8003964:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003968:	4803      	ldr	r0, [pc, #12]	; (8003978 <ILI9341_SendData+0x40>)
 800396a:	f001 f960 	bl	8004c2e <HAL_GPIO_WritePin>
}
 800396e:	bf00      	nop
 8003970:	3708      	adds	r7, #8
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	40010c00 	.word	0x40010c00
 800397c:	40013000 	.word	0x40013000

08003980 <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8003980:	b580      	push	{r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
 8003986:	4603      	mov	r3, r0
 8003988:	80fb      	strh	r3, [r7, #6]
 800398a:	460b      	mov	r3, r1
 800398c:	80bb      	strh	r3, [r7, #4]
 800398e:	4613      	mov	r3, r2
 8003990:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 8003992:	88bb      	ldrh	r3, [r7, #4]
 8003994:	88fa      	ldrh	r2, [r7, #6]
 8003996:	88b9      	ldrh	r1, [r7, #4]
 8003998:	88f8      	ldrh	r0, [r7, #6]
 800399a:	f000 f813 	bl	80039c4 <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 800399e:	202c      	movs	r0, #44	; 0x2c
 80039a0:	f7ff ffa6 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 80039a4:	887b      	ldrh	r3, [r7, #2]
 80039a6:	0a1b      	lsrs	r3, r3, #8
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	4618      	mov	r0, r3
 80039ae:	f7ff ffc3 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 80039b2:	887b      	ldrh	r3, [r7, #2]
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	4618      	mov	r0, r3
 80039b8:	f7ff ffbe 	bl	8003938 <ILI9341_SendData>
}
 80039bc:	bf00      	nop
 80039be:	3708      	adds	r7, #8
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}

080039c4 <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80039c4:	b590      	push	{r4, r7, lr}
 80039c6:	b083      	sub	sp, #12
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	4604      	mov	r4, r0
 80039cc:	4608      	mov	r0, r1
 80039ce:	4611      	mov	r1, r2
 80039d0:	461a      	mov	r2, r3
 80039d2:	4623      	mov	r3, r4
 80039d4:	80fb      	strh	r3, [r7, #6]
 80039d6:	4603      	mov	r3, r0
 80039d8:	80bb      	strh	r3, [r7, #4]
 80039da:	460b      	mov	r3, r1
 80039dc:	807b      	strh	r3, [r7, #2]
 80039de:	4613      	mov	r3, r2
 80039e0:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 80039e2:	202a      	movs	r0, #42	; 0x2a
 80039e4:	f7ff ff84 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 80039e8:	88fb      	ldrh	r3, [r7, #6]
 80039ea:	0a1b      	lsrs	r3, r3, #8
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7ff ffa1 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 80039f6:	88fb      	ldrh	r3, [r7, #6]
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7ff ff9c 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8003a00:	887b      	ldrh	r3, [r7, #2]
 8003a02:	0a1b      	lsrs	r3, r3, #8
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f7ff ff95 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8003a0e:	887b      	ldrh	r3, [r7, #2]
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7ff ff90 	bl	8003938 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8003a18:	202b      	movs	r0, #43	; 0x2b
 8003a1a:	f7ff ff69 	bl	80038f0 <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8003a1e:	88bb      	ldrh	r3, [r7, #4]
 8003a20:	0a1b      	lsrs	r3, r3, #8
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7ff ff86 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8003a2c:	88bb      	ldrh	r3, [r7, #4]
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7ff ff81 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 8003a36:	883b      	ldrh	r3, [r7, #0]
 8003a38:	0a1b      	lsrs	r3, r3, #8
 8003a3a:	b29b      	uxth	r3, r3
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f7ff ff7a 	bl	8003938 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8003a44:	883b      	ldrh	r3, [r7, #0]
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7ff ff75 	bl	8003938 <ILI9341_SendData>
}
 8003a4e:	bf00      	nop
 8003a50:	370c      	adds	r7, #12
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd90      	pop	{r4, r7, pc}
	...

08003a58 <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b084      	sub	sp, #16
 8003a5c:	af02      	add	r7, sp, #8
 8003a5e:	4603      	mov	r3, r0
 8003a60:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 8003a62:	4b08      	ldr	r3, [pc, #32]	; (8003a84 <ILI9341_Fill+0x2c>)
 8003a64:	881b      	ldrh	r3, [r3, #0]
 8003a66:	3b01      	subs	r3, #1
 8003a68:	b29a      	uxth	r2, r3
 8003a6a:	4b06      	ldr	r3, [pc, #24]	; (8003a84 <ILI9341_Fill+0x2c>)
 8003a6c:	8859      	ldrh	r1, [r3, #2]
 8003a6e:	88fb      	ldrh	r3, [r7, #6]
 8003a70:	9300      	str	r3, [sp, #0]
 8003a72:	460b      	mov	r3, r1
 8003a74:	2100      	movs	r1, #0
 8003a76:	2000      	movs	r0, #0
 8003a78:	f000 f806 	bl	8003a88 <ILI9341_INT_Fill>
}
 8003a7c:	bf00      	nop
 8003a7e:	3708      	adds	r7, #8
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	20001094 	.word	0x20001094

08003a88 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8003a88:	b590      	push	{r4, r7, lr}
 8003a8a:	b087      	sub	sp, #28
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	4604      	mov	r4, r0
 8003a90:	4608      	mov	r0, r1
 8003a92:	4611      	mov	r1, r2
 8003a94:	461a      	mov	r2, r3
 8003a96:	4623      	mov	r3, r4
 8003a98:	80fb      	strh	r3, [r7, #6]
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	80bb      	strh	r3, [r7, #4]
 8003a9e:	460b      	mov	r3, r1
 8003aa0:	807b      	strh	r3, [r7, #2]
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8003aa6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003aa8:	0a1b      	lsrs	r3, r3, #8
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 8003ab0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 8003ab6:	883b      	ldrh	r3, [r7, #0]
 8003ab8:	887a      	ldrh	r2, [r7, #2]
 8003aba:	88b9      	ldrh	r1, [r7, #4]
 8003abc:	88f8      	ldrh	r0, [r7, #6]
 8003abe:	f7ff ff81 	bl	80039c4 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 8003ac2:	202c      	movs	r0, #44	; 0x2c
 8003ac4:	f7ff ff14 	bl	80038f0 <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8003ac8:	887a      	ldrh	r2, [r7, #2]
 8003aca:	88fb      	ldrh	r3, [r7, #6]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	3301      	adds	r3, #1
 8003ad0:	8839      	ldrh	r1, [r7, #0]
 8003ad2:	88ba      	ldrh	r2, [r7, #4]
 8003ad4:	1a8a      	subs	r2, r1, r2
 8003ad6:	3201      	adds	r2, #1
 8003ad8:	fb02 f303 	mul.w	r3, r2, r3
 8003adc:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003ae4:	4815      	ldr	r0, [pc, #84]	; (8003b3c <ILI9341_INT_Fill+0xb4>)
 8003ae6:	f001 f8a2 	bl	8004c2e <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 8003aea:	2201      	movs	r2, #1
 8003aec:	2102      	movs	r1, #2
 8003aee:	4813      	ldr	r0, [pc, #76]	; (8003b3c <ILI9341_INT_Fill+0xb4>)
 8003af0:	f001 f89d 	bl	8004c2e <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 8003af4:	2101      	movs	r1, #1
 8003af6:	4812      	ldr	r0, [pc, #72]	; (8003b40 <ILI9341_INT_Fill+0xb8>)
 8003af8:	f7fe f9dc 	bl	8001eb4 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 8003afc:	2300      	movs	r3, #0
 8003afe:	617b      	str	r3, [r7, #20]
 8003b00:	e009      	b.n	8003b16 <ILI9341_INT_Fill+0x8e>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8003b02:	f107 030c 	add.w	r3, r7, #12
 8003b06:	2201      	movs	r2, #1
 8003b08:	4619      	mov	r1, r3
 8003b0a:	480d      	ldr	r0, [pc, #52]	; (8003b40 <ILI9341_INT_Fill+0xb8>)
 8003b0c:	f7fe f99a 	bl	8001e44 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	3301      	adds	r3, #1
 8003b14:	617b      	str	r3, [r7, #20]
 8003b16:	697a      	ldr	r2, [r7, #20]
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d3f1      	bcc.n	8003b02 <ILI9341_INT_Fill+0x7a>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003b24:	4805      	ldr	r0, [pc, #20]	; (8003b3c <ILI9341_INT_Fill+0xb4>)
 8003b26:	f001 f882 	bl	8004c2e <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8003b2a:	2100      	movs	r1, #0
 8003b2c:	4804      	ldr	r0, [pc, #16]	; (8003b40 <ILI9341_INT_Fill+0xb8>)
 8003b2e:	f7fe f9c1 	bl	8001eb4 <TM_SPI_SetDataSize>
}
 8003b32:	bf00      	nop
 8003b34:	371c      	adds	r7, #28
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd90      	pop	{r4, r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	40010c00 	.word	0x40010c00
 8003b40:	40013000 	.word	0x40013000

08003b44 <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 8003b4e:	2036      	movs	r0, #54	; 0x36
 8003b50:	f7ff fece 	bl	80038f0 <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 8003b54:	79fb      	ldrb	r3, [r7, #7]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d103      	bne.n	8003b62 <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 8003b5a:	2058      	movs	r0, #88	; 0x58
 8003b5c:	f7ff feec 	bl	8003938 <ILI9341_SendData>
 8003b60:	e013      	b.n	8003b8a <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 8003b62:	79fb      	ldrb	r3, [r7, #7]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d103      	bne.n	8003b70 <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 8003b68:	2088      	movs	r0, #136	; 0x88
 8003b6a:	f7ff fee5 	bl	8003938 <ILI9341_SendData>
 8003b6e:	e00c      	b.n	8003b8a <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8003b70:	79fb      	ldrb	r3, [r7, #7]
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d103      	bne.n	8003b7e <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 8003b76:	2028      	movs	r0, #40	; 0x28
 8003b78:	f7ff fede 	bl	8003938 <ILI9341_SendData>
 8003b7c:	e005      	b.n	8003b8a <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8003b7e:	79fb      	ldrb	r3, [r7, #7]
 8003b80:	2b03      	cmp	r3, #3
 8003b82:	d102      	bne.n	8003b8a <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 8003b84:	20e8      	movs	r0, #232	; 0xe8
 8003b86:	f7ff fed7 	bl	8003938 <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 8003b8a:	4a0e      	ldr	r2, [pc, #56]	; (8003bc4 <ILI9341_Rotate+0x80>)
 8003b8c:	79fb      	ldrb	r3, [r7, #7]
 8003b8e:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8003b90:	79fb      	ldrb	r3, [r7, #7]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d002      	beq.n	8003b9c <ILI9341_Rotate+0x58>
 8003b96:	79fb      	ldrb	r3, [r7, #7]
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d107      	bne.n	8003bac <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8003b9c:	4b09      	ldr	r3, [pc, #36]	; (8003bc4 <ILI9341_Rotate+0x80>)
 8003b9e:	22f0      	movs	r2, #240	; 0xf0
 8003ba0:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 8003ba2:	4b08      	ldr	r3, [pc, #32]	; (8003bc4 <ILI9341_Rotate+0x80>)
 8003ba4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003ba8:	805a      	strh	r2, [r3, #2]
 8003baa:	e007      	b.n	8003bbc <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8003bac:	4b05      	ldr	r3, [pc, #20]	; (8003bc4 <ILI9341_Rotate+0x80>)
 8003bae:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003bb2:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8003bb4:	4b03      	ldr	r3, [pc, #12]	; (8003bc4 <ILI9341_Rotate+0x80>)
 8003bb6:	22f0      	movs	r2, #240	; 0xf0
 8003bb8:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 8003bba:	bf00      	nop
 8003bbc:	bf00      	nop
 8003bbe:	3708      	adds	r7, #8
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	20001094 	.word	0x20001094

08003bc8 <ILI9341_Puts>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for string
 * @param  background: Color for string background
 * @retval None
 */
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b088      	sub	sp, #32
 8003bcc:	af02      	add	r7, sp, #8
 8003bce:	60ba      	str	r2, [r7, #8]
 8003bd0:	607b      	str	r3, [r7, #4]
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	81fb      	strh	r3, [r7, #14]
 8003bd6:	460b      	mov	r3, r1
 8003bd8:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 8003bda:	89fb      	ldrh	r3, [r7, #14]
 8003bdc:	82fb      	strh	r3, [r7, #22]
	
	/* Set X and Y coordinates */
	ILI9341_x = x;
 8003bde:	4a31      	ldr	r2, [pc, #196]	; (8003ca4 <ILI9341_Puts+0xdc>)
 8003be0:	89fb      	ldrh	r3, [r7, #14]
 8003be2:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8003be4:	4a30      	ldr	r2, [pc, #192]	; (8003ca8 <ILI9341_Puts+0xe0>)
 8003be6:	89bb      	ldrh	r3, [r7, #12]
 8003be8:	8013      	strh	r3, [r2, #0]
	
	while (*str) {
 8003bea:	e051      	b.n	8003c90 <ILI9341_Puts+0xc8>
		/* New line */
		if (*str == '\n') {
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	2b0a      	cmp	r3, #10
 8003bf2:	d11d      	bne.n	8003c30 <ILI9341_Puts+0x68>
			ILI9341_y += font->FontHeight + 1;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	785b      	ldrb	r3, [r3, #1]
 8003bf8:	b29a      	uxth	r2, r3
 8003bfa:	4b2b      	ldr	r3, [pc, #172]	; (8003ca8 <ILI9341_Puts+0xe0>)
 8003bfc:	881b      	ldrh	r3, [r3, #0]
 8003bfe:	4413      	add	r3, r2
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	3301      	adds	r3, #1
 8003c04:	b29a      	uxth	r2, r3
 8003c06:	4b28      	ldr	r3, [pc, #160]	; (8003ca8 <ILI9341_Puts+0xe0>)
 8003c08:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	3301      	adds	r3, #1
 8003c0e:	781b      	ldrb	r3, [r3, #0]
 8003c10:	2b0d      	cmp	r3, #13
 8003c12:	d106      	bne.n	8003c22 <ILI9341_Puts+0x5a>
				ILI9341_x = 0;
 8003c14:	4b23      	ldr	r3, [pc, #140]	; (8003ca4 <ILI9341_Puts+0xdc>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	801a      	strh	r2, [r3, #0]
				str++;
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	60bb      	str	r3, [r7, #8]
 8003c20:	e002      	b.n	8003c28 <ILI9341_Puts+0x60>
			} else {
				ILI9341_x = startX;
 8003c22:	4a20      	ldr	r2, [pc, #128]	; (8003ca4 <ILI9341_Puts+0xdc>)
 8003c24:	8afb      	ldrh	r3, [r7, #22]
 8003c26:	8013      	strh	r3, [r2, #0]
			}
			str++;
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	3301      	adds	r3, #1
 8003c2c:	60bb      	str	r3, [r7, #8]
			continue;
 8003c2e:	e02f      	b.n	8003c90 <ILI9341_Puts+0xc8>
		} else if (*str == '\r') {
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	2b0d      	cmp	r3, #13
 8003c36:	d103      	bne.n	8003c40 <ILI9341_Puts+0x78>
			str++;
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	60bb      	str	r3, [r7, #8]
			continue;
 8003c3e:	e027      	b.n	8003c90 <ILI9341_Puts+0xc8>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 8003c40:	4b18      	ldr	r3, [pc, #96]	; (8003ca4 <ILI9341_Puts+0xdc>)
 8003c42:	881b      	ldrh	r3, [r3, #0]
 8003c44:	461a      	mov	r2, r3
 8003c46:	4b19      	ldr	r3, [pc, #100]	; (8003cac <ILI9341_Puts+0xe4>)
 8003c48:	881b      	ldrh	r3, [r3, #0]
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	1acb      	subs	r3, r1, r3
 8003c52:	429a      	cmp	r2, r3
 8003c54:	dd0d      	ble.n	8003c72 <ILI9341_Puts+0xaa>
		{  
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight + 1;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	785b      	ldrb	r3, [r3, #1]
 8003c5a:	b29a      	uxth	r2, r3
 8003c5c:	4b12      	ldr	r3, [pc, #72]	; (8003ca8 <ILI9341_Puts+0xe0>)
 8003c5e:	881b      	ldrh	r3, [r3, #0]
 8003c60:	4413      	add	r3, r2
 8003c62:	b29b      	uxth	r3, r3
 8003c64:	3301      	adds	r3, #1
 8003c66:	b29a      	uxth	r2, r3
 8003c68:	4b0f      	ldr	r3, [pc, #60]	; (8003ca8 <ILI9341_Puts+0xe0>)
 8003c6a:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 8003c6c:	4a0d      	ldr	r2, [pc, #52]	; (8003ca4 <ILI9341_Puts+0xdc>)
 8003c6e:	8afb      	ldrh	r3, [r7, #22]
 8003c70:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 8003c72:	4b0c      	ldr	r3, [pc, #48]	; (8003ca4 <ILI9341_Puts+0xdc>)
 8003c74:	8818      	ldrh	r0, [r3, #0]
 8003c76:	4b0c      	ldr	r3, [pc, #48]	; (8003ca8 <ILI9341_Puts+0xe0>)
 8003c78:	8819      	ldrh	r1, [r3, #0]
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	1c5a      	adds	r2, r3, #1
 8003c7e:	60ba      	str	r2, [r7, #8]
 8003c80:	781a      	ldrb	r2, [r3, #0]
 8003c82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003c84:	9301      	str	r3, [sp, #4]
 8003c86:	8c3b      	ldrh	r3, [r7, #32]
 8003c88:	9300      	str	r3, [sp, #0]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f000 f89a 	bl	8003dc4 <ILI9341_Putc>
	while (*str) {
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d1a9      	bne.n	8003bec <ILI9341_Puts+0x24>
	}
}
 8003c98:	bf00      	nop
 8003c9a:	bf00      	nop
 8003c9c:	3718      	adds	r7, #24
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	20001090 	.word	0x20001090
 8003ca8:	2000109a 	.word	0x2000109a
 8003cac:	20001094 	.word	0x20001094

08003cb0 <ILI9341_PutBigs>:
 *	@pre : full_in_bigger doit tre infrieur ou gal  bigger.
 *	exemples :
 *		ILI9341_PutBigs(20, 40, "tst4,3",&Font_16x26, ILI9341_COLOR_BLUE,ILI9341_COLOR_BLACK, 4, 3);
 *	 	ILI9341_PutBigs(20, 40, "test2,2",&Font_16x26, ILI9341_COLOR_BLUE,ILI9341_COLOR_BLACK, 2, 2);
 */
void ILI9341_PutBigs(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background, uint8_t bigger, uint8_t full_in_bigger) {
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b08a      	sub	sp, #40	; 0x28
 8003cb4:	af04      	add	r7, sp, #16
 8003cb6:	60ba      	str	r2, [r7, #8]
 8003cb8:	607b      	str	r3, [r7, #4]
 8003cba:	4603      	mov	r3, r0
 8003cbc:	81fb      	strh	r3, [r7, #14]
 8003cbe:	460b      	mov	r3, r1
 8003cc0:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 8003cc2:	89fb      	ldrh	r3, [r7, #14]
 8003cc4:	82fb      	strh	r3, [r7, #22]

	/* Set X and Y coordinates */
	ILI9341_x = x;
 8003cc6:	4a3c      	ldr	r2, [pc, #240]	; (8003db8 <ILI9341_PutBigs+0x108>)
 8003cc8:	89fb      	ldrh	r3, [r7, #14]
 8003cca:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8003ccc:	4a3b      	ldr	r2, [pc, #236]	; (8003dbc <ILI9341_PutBigs+0x10c>)
 8003cce:	89bb      	ldrh	r3, [r7, #12]
 8003cd0:	8013      	strh	r3, [r2, #0]

	while (*str) {
 8003cd2:	e068      	b.n	8003da6 <ILI9341_PutBigs+0xf6>
		/* New line */
		if (*str == '\n') {
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	2b0a      	cmp	r3, #10
 8003cda:	d123      	bne.n	8003d24 <ILI9341_PutBigs+0x74>
			ILI9341_y += font->FontHeight*bigger + bigger;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	785b      	ldrb	r3, [r3, #1]
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003cea:	b292      	uxth	r2, r2
 8003cec:	fb02 f303 	mul.w	r3, r2, r3
 8003cf0:	b29a      	uxth	r2, r3
 8003cf2:	4b32      	ldr	r3, [pc, #200]	; (8003dbc <ILI9341_PutBigs+0x10c>)
 8003cf4:	881b      	ldrh	r3, [r3, #0]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	b29a      	uxth	r2, r3
 8003cfa:	4b30      	ldr	r3, [pc, #192]	; (8003dbc <ILI9341_PutBigs+0x10c>)
 8003cfc:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	3301      	adds	r3, #1
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	2b0d      	cmp	r3, #13
 8003d06:	d106      	bne.n	8003d16 <ILI9341_PutBigs+0x66>
				ILI9341_x = 0;
 8003d08:	4b2b      	ldr	r3, [pc, #172]	; (8003db8 <ILI9341_PutBigs+0x108>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	801a      	strh	r2, [r3, #0]
				str++;
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	3301      	adds	r3, #1
 8003d12:	60bb      	str	r3, [r7, #8]
 8003d14:	e002      	b.n	8003d1c <ILI9341_PutBigs+0x6c>
			} else {
				ILI9341_x = startX;
 8003d16:	4a28      	ldr	r2, [pc, #160]	; (8003db8 <ILI9341_PutBigs+0x108>)
 8003d18:	8afb      	ldrh	r3, [r7, #22]
 8003d1a:	8013      	strh	r3, [r2, #0]
			}
			str++;
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	3301      	adds	r3, #1
 8003d20:	60bb      	str	r3, [r7, #8]
			continue;
 8003d22:	e040      	b.n	8003da6 <ILI9341_PutBigs+0xf6>
		} else if (*str == '\r') {
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	2b0d      	cmp	r3, #13
 8003d2a:	d103      	bne.n	8003d34 <ILI9341_PutBigs+0x84>
			str++;
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	3301      	adds	r3, #1
 8003d30:	60bb      	str	r3, [r7, #8]
			continue;
 8003d32:	e038      	b.n	8003da6 <ILI9341_PutBigs+0xf6>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth*bigger)
 8003d34:	4b20      	ldr	r3, [pc, #128]	; (8003db8 <ILI9341_PutBigs+0x108>)
 8003d36:	881b      	ldrh	r3, [r3, #0]
 8003d38:	461a      	mov	r2, r3
 8003d3a:	4b21      	ldr	r3, [pc, #132]	; (8003dc0 <ILI9341_PutBigs+0x110>)
 8003d3c:	881b      	ldrh	r3, [r3, #0]
 8003d3e:	4619      	mov	r1, r3
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	781b      	ldrb	r3, [r3, #0]
 8003d44:	4618      	mov	r0, r3
 8003d46:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003d4a:	fb03 f300 	mul.w	r3, r3, r0
 8003d4e:	1acb      	subs	r3, r1, r3
 8003d50:	429a      	cmp	r2, r3
 8003d52:	dd13      	ble.n	8003d7c <ILI9341_PutBigs+0xcc>
		{
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight*bigger + bigger;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	785b      	ldrb	r3, [r3, #1]
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003d62:	b292      	uxth	r2, r2
 8003d64:	fb02 f303 	mul.w	r3, r2, r3
 8003d68:	b29a      	uxth	r2, r3
 8003d6a:	4b14      	ldr	r3, [pc, #80]	; (8003dbc <ILI9341_PutBigs+0x10c>)
 8003d6c:	881b      	ldrh	r3, [r3, #0]
 8003d6e:	4413      	add	r3, r2
 8003d70:	b29a      	uxth	r2, r3
 8003d72:	4b12      	ldr	r3, [pc, #72]	; (8003dbc <ILI9341_PutBigs+0x10c>)
 8003d74:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 8003d76:	4a10      	ldr	r2, [pc, #64]	; (8003db8 <ILI9341_PutBigs+0x108>)
 8003d78:	8afb      	ldrh	r3, [r7, #22]
 8003d7a:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_PutBigc(ILI9341_x, ILI9341_y, *str++, font, foreground, background, bigger, full_in_bigger);
 8003d7c:	4b0e      	ldr	r3, [pc, #56]	; (8003db8 <ILI9341_PutBigs+0x108>)
 8003d7e:	8818      	ldrh	r0, [r3, #0]
 8003d80:	4b0e      	ldr	r3, [pc, #56]	; (8003dbc <ILI9341_PutBigs+0x10c>)
 8003d82:	8819      	ldrh	r1, [r3, #0]
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	1c5a      	adds	r2, r3, #1
 8003d88:	60ba      	str	r2, [r7, #8]
 8003d8a:	781a      	ldrb	r2, [r3, #0]
 8003d8c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003d90:	9303      	str	r3, [sp, #12]
 8003d92:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003d96:	9302      	str	r3, [sp, #8]
 8003d98:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003d9a:	9301      	str	r3, [sp, #4]
 8003d9c:	8c3b      	ldrh	r3, [r7, #32]
 8003d9e:	9300      	str	r3, [sp, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f000 f8bf 	bl	8003f24 <ILI9341_PutBigc>
	while (*str) {
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d192      	bne.n	8003cd4 <ILI9341_PutBigs+0x24>
	}
}
 8003dae:	bf00      	nop
 8003db0:	bf00      	nop
 8003db2:	3718      	adds	r7, #24
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	20001090 	.word	0x20001090
 8003dbc:	2000109a 	.word	0x2000109a
 8003dc0:	20001094 	.word	0x20001094

08003dc4 <ILI9341_Putc>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for char
 * @param  background: Color for char background
 * @retval None
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8003dc4:	b590      	push	{r4, r7, lr}
 8003dc6:	b08d      	sub	sp, #52	; 0x34
 8003dc8:	af02      	add	r7, sp, #8
 8003dca:	607b      	str	r3, [r7, #4]
 8003dcc:	4603      	mov	r3, r0
 8003dce:	81fb      	strh	r3, [r7, #14]
 8003dd0:	460b      	mov	r3, r1
 8003dd2:	81bb      	strh	r3, [r7, #12]
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 8003dd8:	4a4f      	ldr	r2, [pc, #316]	; (8003f18 <ILI9341_Putc+0x154>)
 8003dda:	89fb      	ldrh	r3, [r7, #14]
 8003ddc:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8003dde:	4a4f      	ldr	r2, [pc, #316]	; (8003f1c <ILI9341_Putc+0x158>)
 8003de0:	89bb      	ldrh	r3, [r7, #12]
 8003de2:	8013      	strh	r3, [r2, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 8003de4:	4b4c      	ldr	r3, [pc, #304]	; (8003f18 <ILI9341_Putc+0x154>)
 8003de6:	881b      	ldrh	r3, [r3, #0]
 8003de8:	461a      	mov	r2, r3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	4413      	add	r3, r2
 8003df0:	4a4b      	ldr	r2, [pc, #300]	; (8003f20 <ILI9341_Putc+0x15c>)
 8003df2:	8812      	ldrh	r2, [r2, #0]
 8003df4:	4293      	cmp	r3, r2
 8003df6:	dd0b      	ble.n	8003e10 <ILI9341_Putc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	785b      	ldrb	r3, [r3, #1]
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	4b47      	ldr	r3, [pc, #284]	; (8003f1c <ILI9341_Putc+0x158>)
 8003e00:	881b      	ldrh	r3, [r3, #0]
 8003e02:	4413      	add	r3, r2
 8003e04:	b29a      	uxth	r2, r3
 8003e06:	4b45      	ldr	r3, [pc, #276]	; (8003f1c <ILI9341_Putc+0x158>)
 8003e08:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 8003e0a:	4b43      	ldr	r3, [pc, #268]	; (8003f18 <ILI9341_Putc+0x154>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 8003e10:	4b41      	ldr	r3, [pc, #260]	; (8003f18 <ILI9341_Putc+0x154>)
 8003e12:	8818      	ldrh	r0, [r3, #0]
 8003e14:	4b41      	ldr	r3, [pc, #260]	; (8003f1c <ILI9341_Putc+0x158>)
 8003e16:	8819      	ldrh	r1, [r3, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	b29a      	uxth	r2, r3
 8003e1e:	4b3e      	ldr	r3, [pc, #248]	; (8003f18 <ILI9341_Putc+0x154>)
 8003e20:	881b      	ldrh	r3, [r3, #0]
 8003e22:	4413      	add	r3, r2
 8003e24:	b29c      	uxth	r4, r3
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	785b      	ldrb	r3, [r3, #1]
 8003e2a:	b29a      	uxth	r2, r3
 8003e2c:	4b3b      	ldr	r3, [pc, #236]	; (8003f1c <ILI9341_Putc+0x158>)
 8003e2e:	881b      	ldrh	r3, [r3, #0]
 8003e30:	4413      	add	r3, r2
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003e36:	9300      	str	r3, [sp, #0]
 8003e38:	4613      	mov	r3, r2
 8003e3a:	4622      	mov	r2, r4
 8003e3c:	f7ff fe24 	bl	8003a88 <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 8003e40:	2300      	movs	r3, #0
 8003e42:	627b      	str	r3, [r7, #36]	; 0x24
 8003e44:	e054      	b.n	8003ef0 <ILI9341_Putc+0x12c>


		if(font->datasize == 1)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	7a1b      	ldrb	r3, [r3, #8]
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d111      	bne.n	8003e72 <ILI9341_Putc+0xae>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 8003e54:	7afb      	ldrb	r3, [r7, #11]
 8003e56:	3b20      	subs	r3, #32
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	7852      	ldrb	r2, [r2, #1]
 8003e5c:	fb02 f303 	mul.w	r3, r2, r3
 8003e60:	461a      	mov	r2, r3
 8003e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e64:	4413      	add	r3, r2
 8003e66:	697a      	ldr	r2, [r7, #20]
 8003e68:	4413      	add	r3, r2
 8003e6a:	781b      	ldrb	r3, [r3, #0]
 8003e6c:	021b      	lsls	r3, r3, #8
 8003e6e:	623b      	str	r3, [r7, #32]
 8003e70:	e017      	b.n	8003ea2 <ILI9341_Putc+0xde>
		}
		else if(font->datasize == 2)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	7a1b      	ldrb	r3, [r3, #8]
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d111      	bne.n	8003e9e <ILI9341_Putc+0xda>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 8003e80:	7afb      	ldrb	r3, [r7, #11]
 8003e82:	3b20      	subs	r3, #32
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	7852      	ldrb	r2, [r2, #1]
 8003e88:	fb02 f303 	mul.w	r3, r2, r3
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e90:	4413      	add	r3, r2
 8003e92:	005b      	lsls	r3, r3, #1
 8003e94:	69ba      	ldr	r2, [r7, #24]
 8003e96:	4413      	add	r3, r2
 8003e98:	881b      	ldrh	r3, [r3, #0]
 8003e9a:	623b      	str	r3, [r7, #32]
 8003e9c:	e001      	b.n	8003ea2 <ILI9341_Putc+0xde>
		}
		else
			b = 0;	//should never happen
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	623b      	str	r3, [r7, #32]
		for (j = 0; j < font->FontWidth; j++) {
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	61fb      	str	r3, [r7, #28]
 8003ea6:	e01a      	b.n	8003ede <ILI9341_Putc+0x11a>
			if ((b << j) & 0x8000) {
 8003ea8:	6a3a      	ldr	r2, [r7, #32]
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d00f      	beq.n	8003ed8 <ILI9341_Putc+0x114>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	4b16      	ldr	r3, [pc, #88]	; (8003f18 <ILI9341_Putc+0x154>)
 8003ebe:	881b      	ldrh	r3, [r3, #0]
 8003ec0:	4413      	add	r3, r2
 8003ec2:	b298      	uxth	r0, r3
 8003ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec6:	b29a      	uxth	r2, r3
 8003ec8:	4b14      	ldr	r3, [pc, #80]	; (8003f1c <ILI9341_Putc+0x158>)
 8003eca:	881b      	ldrh	r3, [r3, #0]
 8003ecc:	4413      	add	r3, r2
 8003ece:	b29b      	uxth	r3, r3
 8003ed0:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	f7ff fd54 	bl	8003980 <ILI9341_DrawPixel>
		for (j = 0; j < font->FontWidth; j++) {
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	3301      	adds	r3, #1
 8003edc:	61fb      	str	r3, [r7, #28]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	781b      	ldrb	r3, [r3, #0]
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d3de      	bcc.n	8003ea8 <ILI9341_Putc+0xe4>
	for (i = 0; i < font->FontHeight; i++) {
 8003eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eec:	3301      	adds	r3, #1
 8003eee:	627b      	str	r3, [r7, #36]	; 0x24
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	785b      	ldrb	r3, [r3, #1]
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d3a4      	bcc.n	8003e46 <ILI9341_Putc+0x82>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	4b05      	ldr	r3, [pc, #20]	; (8003f18 <ILI9341_Putc+0x154>)
 8003f04:	881b      	ldrh	r3, [r3, #0]
 8003f06:	4413      	add	r3, r2
 8003f08:	b29a      	uxth	r2, r3
 8003f0a:	4b03      	ldr	r3, [pc, #12]	; (8003f18 <ILI9341_Putc+0x154>)
 8003f0c:	801a      	strh	r2, [r3, #0]
}
 8003f0e:	bf00      	nop
 8003f10:	372c      	adds	r7, #44	; 0x2c
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd90      	pop	{r4, r7, pc}
 8003f16:	bf00      	nop
 8003f18:	20001090 	.word	0x20001090
 8003f1c:	2000109a 	.word	0x2000109a
 8003f20:	20001094 	.word	0x20001094

08003f24 <ILI9341_PutBigc>:

/*
 * bigger : amplification de la taille du caractre
 * full_in_bigger : sorte de "pourcentage de remplissage" : mettre la mme valeur que bigger... ou moins (essayez pour voir si a vous plait)
 */
void ILI9341_PutBigc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background, uint8_t bigger, uint8_t full_in_bigger) {
 8003f24:	b590      	push	{r4, r7, lr}
 8003f26:	b08f      	sub	sp, #60	; 0x3c
 8003f28:	af02      	add	r7, sp, #8
 8003f2a:	607b      	str	r3, [r7, #4]
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	81fb      	strh	r3, [r7, #14]
 8003f30:	460b      	mov	r3, r1
 8003f32:	81bb      	strh	r3, [r7, #12]
 8003f34:	4613      	mov	r3, r2
 8003f36:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 8003f38:	4a6e      	ldr	r2, [pc, #440]	; (80040f4 <ILI9341_PutBigc+0x1d0>)
 8003f3a:	89fb      	ldrh	r3, [r7, #14]
 8003f3c:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8003f3e:	4a6e      	ldr	r2, [pc, #440]	; (80040f8 <ILI9341_PutBigc+0x1d4>)
 8003f40:	89bb      	ldrh	r3, [r7, #12]
 8003f42:	8013      	strh	r3, [r2, #0]

	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 8003f44:	4b6b      	ldr	r3, [pc, #428]	; (80040f4 <ILI9341_PutBigc+0x1d0>)
 8003f46:	881b      	ldrh	r3, [r3, #0]
 8003f48:	461a      	mov	r2, r3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	4413      	add	r3, r2
 8003f50:	4a6a      	ldr	r2, [pc, #424]	; (80040fc <ILI9341_PutBigc+0x1d8>)
 8003f52:	8812      	ldrh	r2, [r2, #0]
 8003f54:	4293      	cmp	r3, r2
 8003f56:	dd0b      	ble.n	8003f70 <ILI9341_PutBigc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	785b      	ldrb	r3, [r3, #1]
 8003f5c:	b29a      	uxth	r2, r3
 8003f5e:	4b66      	ldr	r3, [pc, #408]	; (80040f8 <ILI9341_PutBigc+0x1d4>)
 8003f60:	881b      	ldrh	r3, [r3, #0]
 8003f62:	4413      	add	r3, r2
 8003f64:	b29a      	uxth	r2, r3
 8003f66:	4b64      	ldr	r3, [pc, #400]	; (80040f8 <ILI9341_PutBigc+0x1d4>)
 8003f68:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 8003f6a:	4b62      	ldr	r3, [pc, #392]	; (80040f4 <ILI9341_PutBigc+0x1d0>)
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	801a      	strh	r2, [r3, #0]
	}

	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + bigger*font->FontWidth, ILI9341_y + bigger*font->FontHeight, background);
 8003f70:	4b60      	ldr	r3, [pc, #384]	; (80040f4 <ILI9341_PutBigc+0x1d0>)
 8003f72:	8818      	ldrh	r0, [r3, #0]
 8003f74:	4b60      	ldr	r3, [pc, #384]	; (80040f8 <ILI9341_PutBigc+0x1d4>)
 8003f76:	8819      	ldrh	r1, [r3, #0]
 8003f78:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	7812      	ldrb	r2, [r2, #0]
 8003f82:	b292      	uxth	r2, r2
 8003f84:	fb02 f303 	mul.w	r3, r2, r3
 8003f88:	b29a      	uxth	r2, r3
 8003f8a:	4b5a      	ldr	r3, [pc, #360]	; (80040f4 <ILI9341_PutBigc+0x1d0>)
 8003f8c:	881b      	ldrh	r3, [r3, #0]
 8003f8e:	4413      	add	r3, r2
 8003f90:	b29c      	uxth	r4, r3
 8003f92:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	7852      	ldrb	r2, [r2, #1]
 8003f9c:	b292      	uxth	r2, r2
 8003f9e:	fb02 f303 	mul.w	r3, r2, r3
 8003fa2:	b29a      	uxth	r2, r3
 8003fa4:	4b54      	ldr	r3, [pc, #336]	; (80040f8 <ILI9341_PutBigc+0x1d4>)
 8003fa6:	881b      	ldrh	r3, [r3, #0]
 8003fa8:	4413      	add	r3, r2
 8003faa:	b29a      	uxth	r2, r3
 8003fac:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003fb0:	9300      	str	r3, [sp, #0]
 8003fb2:	4613      	mov	r3, r2
 8003fb4:	4622      	mov	r2, r4
 8003fb6:	f7ff fd67 	bl	8003a88 <ILI9341_INT_Fill>


	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 8003fba:	2300      	movs	r3, #0
 8003fbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003fbe:	e07f      	b.n	80040c0 <ILI9341_PutBigc+0x19c>


		if(font->datasize == 1)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	7a1b      	ldrb	r3, [r3, #8]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d111      	bne.n	8003fec <ILI9341_PutBigc+0xc8>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 8003fce:	7afb      	ldrb	r3, [r7, #11]
 8003fd0:	3b20      	subs	r3, #32
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	7852      	ldrb	r2, [r2, #1]
 8003fd6:	fb02 f303 	mul.w	r3, r2, r3
 8003fda:	461a      	mov	r2, r3
 8003fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fde:	4413      	add	r3, r2
 8003fe0:	697a      	ldr	r2, [r7, #20]
 8003fe2:	4413      	add	r3, r2
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	021b      	lsls	r3, r3, #8
 8003fe8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003fea:	e017      	b.n	800401c <ILI9341_PutBigc+0xf8>
		}
		else if(font->datasize == 2)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	7a1b      	ldrb	r3, [r3, #8]
 8003ff0:	2b02      	cmp	r3, #2
 8003ff2:	d111      	bne.n	8004018 <ILI9341_PutBigc+0xf4>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 8003ffa:	7afb      	ldrb	r3, [r7, #11]
 8003ffc:	3b20      	subs	r3, #32
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	7852      	ldrb	r2, [r2, #1]
 8004002:	fb02 f303 	mul.w	r3, r2, r3
 8004006:	461a      	mov	r2, r3
 8004008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800400a:	4413      	add	r3, r2
 800400c:	005b      	lsls	r3, r3, #1
 800400e:	69ba      	ldr	r2, [r7, #24]
 8004010:	4413      	add	r3, r2
 8004012:	881b      	ldrh	r3, [r3, #0]
 8004014:	62bb      	str	r3, [r7, #40]	; 0x28
 8004016:	e001      	b.n	800401c <ILI9341_PutBigc+0xf8>
		}
		else
			b = 0;	//should never happen
 8004018:	2300      	movs	r3, #0
 800401a:	62bb      	str	r3, [r7, #40]	; 0x28

		for (j = 0; j < font->FontWidth; j++)
 800401c:	2300      	movs	r3, #0
 800401e:	627b      	str	r3, [r7, #36]	; 0x24
 8004020:	e045      	b.n	80040ae <ILI9341_PutBigc+0x18a>
		{
			if ((b << j) & 0x8000)
 8004022:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004026:	fa02 f303 	lsl.w	r3, r2, r3
 800402a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800402e:	2b00      	cmp	r3, #0
 8004030:	d03a      	beq.n	80040a8 <ILI9341_PutBigc+0x184>
			{
				uint32_t k, l;

				for(k=0;k<full_in_bigger;k++)
 8004032:	2300      	movs	r3, #0
 8004034:	623b      	str	r3, [r7, #32]
 8004036:	e032      	b.n	800409e <ILI9341_PutBigc+0x17a>
					for(l=0;l<full_in_bigger;l++)
 8004038:	2300      	movs	r3, #0
 800403a:	61fb      	str	r3, [r7, #28]
 800403c:	e027      	b.n	800408e <ILI9341_PutBigc+0x16a>
						ILI9341_DrawPixel(ILI9341_x + bigger*j+l, (ILI9341_y + bigger*i+k), foreground);
 800403e:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8004042:	b29b      	uxth	r3, r3
 8004044:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004046:	b292      	uxth	r2, r2
 8004048:	fb02 f303 	mul.w	r3, r2, r3
 800404c:	b29a      	uxth	r2, r3
 800404e:	4b29      	ldr	r3, [pc, #164]	; (80040f4 <ILI9341_PutBigc+0x1d0>)
 8004050:	881b      	ldrh	r3, [r3, #0]
 8004052:	4413      	add	r3, r2
 8004054:	b29a      	uxth	r2, r3
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	b29b      	uxth	r3, r3
 800405a:	4413      	add	r3, r2
 800405c:	b298      	uxth	r0, r3
 800405e:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8004062:	b29b      	uxth	r3, r3
 8004064:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004066:	b292      	uxth	r2, r2
 8004068:	fb02 f303 	mul.w	r3, r2, r3
 800406c:	b29a      	uxth	r2, r3
 800406e:	4b22      	ldr	r3, [pc, #136]	; (80040f8 <ILI9341_PutBigc+0x1d4>)
 8004070:	881b      	ldrh	r3, [r3, #0]
 8004072:	4413      	add	r3, r2
 8004074:	b29a      	uxth	r2, r3
 8004076:	6a3b      	ldr	r3, [r7, #32]
 8004078:	b29b      	uxth	r3, r3
 800407a:	4413      	add	r3, r2
 800407c:	b29b      	uxth	r3, r3
 800407e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8004082:	4619      	mov	r1, r3
 8004084:	f7ff fc7c 	bl	8003980 <ILI9341_DrawPixel>
					for(l=0;l<full_in_bigger;l++)
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	3301      	adds	r3, #1
 800408c:	61fb      	str	r3, [r7, #28]
 800408e:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8004092:	69fa      	ldr	r2, [r7, #28]
 8004094:	429a      	cmp	r2, r3
 8004096:	d3d2      	bcc.n	800403e <ILI9341_PutBigc+0x11a>
				for(k=0;k<full_in_bigger;k++)
 8004098:	6a3b      	ldr	r3, [r7, #32]
 800409a:	3301      	adds	r3, #1
 800409c:	623b      	str	r3, [r7, #32]
 800409e:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80040a2:	6a3a      	ldr	r2, [r7, #32]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d3c7      	bcc.n	8004038 <ILI9341_PutBigc+0x114>
		for (j = 0; j < font->FontWidth; j++)
 80040a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040aa:	3301      	adds	r3, #1
 80040ac:	627b      	str	r3, [r7, #36]	; 0x24
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	461a      	mov	r2, r3
 80040b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d3b3      	bcc.n	8004022 <ILI9341_PutBigc+0xfe>
	for (i = 0; i < font->FontHeight; i++) {
 80040ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040bc:	3301      	adds	r3, #1
 80040be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	785b      	ldrb	r3, [r3, #1]
 80040c4:	461a      	mov	r2, r3
 80040c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040c8:	4293      	cmp	r3, r2
 80040ca:	f4ff af79 	bcc.w	8003fc0 <ILI9341_PutBigc+0x9c>
			}
		}
	}

	/* Set new pointer */
	ILI9341_x += font->FontWidth*bigger;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	781b      	ldrb	r3, [r3, #0]
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
 80040d8:	b292      	uxth	r2, r2
 80040da:	fb02 f303 	mul.w	r3, r2, r3
 80040de:	b29a      	uxth	r2, r3
 80040e0:	4b04      	ldr	r3, [pc, #16]	; (80040f4 <ILI9341_PutBigc+0x1d0>)
 80040e2:	881b      	ldrh	r3, [r3, #0]
 80040e4:	4413      	add	r3, r2
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	4b02      	ldr	r3, [pc, #8]	; (80040f4 <ILI9341_PutBigc+0x1d0>)
 80040ea:	801a      	strh	r2, [r3, #0]
}
 80040ec:	bf00      	nop
 80040ee:	3734      	adds	r7, #52	; 0x34
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd90      	pop	{r4, r7, pc}
 80040f4:	20001090 	.word	0x20001090
 80040f8:	2000109a 	.word	0x2000109a
 80040fc:	20001094 	.word	0x20001094

08004100 <ILI9341_DrawLine>:
 * @param  y1: Y coordinate of ending point
 * @param  color: Line color
 * @retval None
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 8004100:	b590      	push	{r4, r7, lr}
 8004102:	b08d      	sub	sp, #52	; 0x34
 8004104:	af02      	add	r7, sp, #8
 8004106:	4604      	mov	r4, r0
 8004108:	4608      	mov	r0, r1
 800410a:	4611      	mov	r1, r2
 800410c:	461a      	mov	r2, r3
 800410e:	4623      	mov	r3, r4
 8004110:	80fb      	strh	r3, [r7, #6]
 8004112:	4603      	mov	r3, r0
 8004114:	80bb      	strh	r3, [r7, #4]
 8004116:	460b      	mov	r3, r1
 8004118:	807b      	strh	r3, [r7, #2]
 800411a:	4613      	mov	r3, r2
 800411c:	803b      	strh	r3, [r7, #0]
    //WindowMax();
    int   dx = 0, dy = 0;
 800411e:	2300      	movs	r3, #0
 8004120:	61bb      	str	r3, [r7, #24]
 8004122:	2300      	movs	r3, #0
 8004124:	617b      	str	r3, [r7, #20]
    int   dx_sym = 0, dy_sym = 0;
 8004126:	2300      	movs	r3, #0
 8004128:	627b      	str	r3, [r7, #36]	; 0x24
 800412a:	2300      	movs	r3, #0
 800412c:	623b      	str	r3, [r7, #32]
    int   dx_x2 = 0, dy_x2 = 0;
 800412e:	2300      	movs	r3, #0
 8004130:	613b      	str	r3, [r7, #16]
 8004132:	2300      	movs	r3, #0
 8004134:	60fb      	str	r3, [r7, #12]
    int   di = 0;
 8004136:	2300      	movs	r3, #0
 8004138:	61fb      	str	r3, [r7, #28]


    dx = x1-x0;
 800413a:	887a      	ldrh	r2, [r7, #2]
 800413c:	88fb      	ldrh	r3, [r7, #6]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	61bb      	str	r3, [r7, #24]
    dy = y1-y0;
 8004142:	883a      	ldrh	r2, [r7, #0]
 8004144:	88bb      	ldrh	r3, [r7, #4]
 8004146:	1ad3      	subs	r3, r2, r3
 8004148:	617b      	str	r3, [r7, #20]

    if (dx == 0) {        /* vertical line */
 800414a:	69bb      	ldr	r3, [r7, #24]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d117      	bne.n	8004180 <ILI9341_DrawLine+0x80>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 8004150:	883a      	ldrh	r2, [r7, #0]
 8004152:	88bb      	ldrh	r3, [r7, #4]
 8004154:	429a      	cmp	r2, r3
 8004156:	d909      	bls.n	800416c <ILI9341_DrawLine+0x6c>
 8004158:	883c      	ldrh	r4, [r7, #0]
 800415a:	88fa      	ldrh	r2, [r7, #6]
 800415c:	88b9      	ldrh	r1, [r7, #4]
 800415e:	88f8      	ldrh	r0, [r7, #6]
 8004160:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004162:	9300      	str	r3, [sp, #0]
 8004164:	4623      	mov	r3, r4
 8004166:	f7ff fc8f 	bl	8003a88 <ILI9341_INT_Fill>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
 800416a:	e0a6      	b.n	80042ba <ILI9341_DrawLine+0x1ba>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 800416c:	88bc      	ldrh	r4, [r7, #4]
 800416e:	88fa      	ldrh	r2, [r7, #6]
 8004170:	8839      	ldrh	r1, [r7, #0]
 8004172:	88f8      	ldrh	r0, [r7, #6]
 8004174:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004176:	9300      	str	r3, [sp, #0]
 8004178:	4623      	mov	r3, r4
 800417a:	f7ff fc85 	bl	8003a88 <ILI9341_INT_Fill>
        return;
 800417e:	e09c      	b.n	80042ba <ILI9341_DrawLine+0x1ba>
    }

    if (dx > 0) {
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	2b00      	cmp	r3, #0
 8004184:	dd02      	ble.n	800418c <ILI9341_DrawLine+0x8c>
        dx_sym = 1;
 8004186:	2301      	movs	r3, #1
 8004188:	627b      	str	r3, [r7, #36]	; 0x24
 800418a:	e002      	b.n	8004192 <ILI9341_DrawLine+0x92>
    } else {
        dx_sym = -1;
 800418c:	f04f 33ff 	mov.w	r3, #4294967295
 8004190:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if (dy == 0) {        /* horizontal line */
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d117      	bne.n	80041c8 <ILI9341_DrawLine+0xc8>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 8004198:	887a      	ldrh	r2, [r7, #2]
 800419a:	88fb      	ldrh	r3, [r7, #6]
 800419c:	429a      	cmp	r2, r3
 800419e:	d909      	bls.n	80041b4 <ILI9341_DrawLine+0xb4>
 80041a0:	88bc      	ldrh	r4, [r7, #4]
 80041a2:	887a      	ldrh	r2, [r7, #2]
 80041a4:	88b9      	ldrh	r1, [r7, #4]
 80041a6:	88f8      	ldrh	r0, [r7, #6]
 80041a8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80041aa:	9300      	str	r3, [sp, #0]
 80041ac:	4623      	mov	r3, r4
 80041ae:	f7ff fc6b 	bl	8003a88 <ILI9341_INT_Fill>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
 80041b2:	e082      	b.n	80042ba <ILI9341_DrawLine+0x1ba>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 80041b4:	88bc      	ldrh	r4, [r7, #4]
 80041b6:	88fa      	ldrh	r2, [r7, #6]
 80041b8:	88b9      	ldrh	r1, [r7, #4]
 80041ba:	8878      	ldrh	r0, [r7, #2]
 80041bc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80041be:	9300      	str	r3, [sp, #0]
 80041c0:	4623      	mov	r3, r4
 80041c2:	f7ff fc61 	bl	8003a88 <ILI9341_INT_Fill>
        return;
 80041c6:	e078      	b.n	80042ba <ILI9341_DrawLine+0x1ba>
    }

    if (dy > 0) {
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	dd02      	ble.n	80041d4 <ILI9341_DrawLine+0xd4>
        dy_sym = 1;
 80041ce:	2301      	movs	r3, #1
 80041d0:	623b      	str	r3, [r7, #32]
 80041d2:	e002      	b.n	80041da <ILI9341_DrawLine+0xda>
    } else {
        dy_sym = -1;
 80041d4:	f04f 33ff 	mov.w	r3, #4294967295
 80041d8:	623b      	str	r3, [r7, #32]
    }

    dx = dx_sym*dx;
 80041da:	69bb      	ldr	r3, [r7, #24]
 80041dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041de:	fb02 f303 	mul.w	r3, r2, r3
 80041e2:	61bb      	str	r3, [r7, #24]
    dy = dy_sym*dy;
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	6a3a      	ldr	r2, [r7, #32]
 80041e8:	fb02 f303 	mul.w	r3, r2, r3
 80041ec:	617b      	str	r3, [r7, #20]

    dx_x2 = dx*2;
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	005b      	lsls	r3, r3, #1
 80041f2:	613b      	str	r3, [r7, #16]
    dy_x2 = dy*2;
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	005b      	lsls	r3, r3, #1
 80041f8:	60fb      	str	r3, [r7, #12]

    if (dx >= dy) {
 80041fa:	69ba      	ldr	r2, [r7, #24]
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	429a      	cmp	r2, r3
 8004200:	db2d      	blt.n	800425e <ILI9341_DrawLine+0x15e>
        di = dy_x2 - dx;
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	69bb      	ldr	r3, [r7, #24]
 8004206:	1ad3      	subs	r3, r2, r3
 8004208:	61fb      	str	r3, [r7, #28]
        while (x0 != x1) {
 800420a:	e01d      	b.n	8004248 <ILI9341_DrawLine+0x148>

        	ILI9341_DrawPixel(x0, y0, color);
 800420c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800420e:	88b9      	ldrh	r1, [r7, #4]
 8004210:	88fb      	ldrh	r3, [r7, #6]
 8004212:	4618      	mov	r0, r3
 8004214:	f7ff fbb4 	bl	8003980 <ILI9341_DrawPixel>
            x0 += dx_sym;
 8004218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800421a:	b29a      	uxth	r2, r3
 800421c:	88fb      	ldrh	r3, [r7, #6]
 800421e:	4413      	add	r3, r2
 8004220:	80fb      	strh	r3, [r7, #6]
            if (di<0) {
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	2b00      	cmp	r3, #0
 8004226:	da04      	bge.n	8004232 <ILI9341_DrawLine+0x132>
                di += dy_x2;
 8004228:	69fa      	ldr	r2, [r7, #28]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	4413      	add	r3, r2
 800422e:	61fb      	str	r3, [r7, #28]
 8004230:	e00a      	b.n	8004248 <ILI9341_DrawLine+0x148>
            } else {
                di += dy_x2 - dx_x2;
 8004232:	68fa      	ldr	r2, [r7, #12]
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	69fa      	ldr	r2, [r7, #28]
 800423a:	4413      	add	r3, r2
 800423c:	61fb      	str	r3, [r7, #28]
                y0 += dy_sym;
 800423e:	6a3b      	ldr	r3, [r7, #32]
 8004240:	b29a      	uxth	r2, r3
 8004242:	88bb      	ldrh	r3, [r7, #4]
 8004244:	4413      	add	r3, r2
 8004246:	80bb      	strh	r3, [r7, #4]
        while (x0 != x1) {
 8004248:	88fa      	ldrh	r2, [r7, #6]
 800424a:	887b      	ldrh	r3, [r7, #2]
 800424c:	429a      	cmp	r2, r3
 800424e:	d1dd      	bne.n	800420c <ILI9341_DrawLine+0x10c>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 8004250:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004252:	88b9      	ldrh	r1, [r7, #4]
 8004254:	88fb      	ldrh	r3, [r7, #6]
 8004256:	4618      	mov	r0, r3
 8004258:	f7ff fb92 	bl	8003980 <ILI9341_DrawPixel>
                x0 += dx_sym;
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
 800425c:	e02c      	b.n	80042b8 <ILI9341_DrawLine+0x1b8>
        di = dx_x2 - dy;
 800425e:	693a      	ldr	r2, [r7, #16]
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	61fb      	str	r3, [r7, #28]
        while (y0 != y1) {
 8004266:	e01d      	b.n	80042a4 <ILI9341_DrawLine+0x1a4>
        	ILI9341_DrawPixel(x0, y0, color);
 8004268:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800426a:	88b9      	ldrh	r1, [r7, #4]
 800426c:	88fb      	ldrh	r3, [r7, #6]
 800426e:	4618      	mov	r0, r3
 8004270:	f7ff fb86 	bl	8003980 <ILI9341_DrawPixel>
            y0 += dy_sym;
 8004274:	6a3b      	ldr	r3, [r7, #32]
 8004276:	b29a      	uxth	r2, r3
 8004278:	88bb      	ldrh	r3, [r7, #4]
 800427a:	4413      	add	r3, r2
 800427c:	80bb      	strh	r3, [r7, #4]
            if (di < 0) {
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	2b00      	cmp	r3, #0
 8004282:	da04      	bge.n	800428e <ILI9341_DrawLine+0x18e>
                di += dx_x2;
 8004284:	69fa      	ldr	r2, [r7, #28]
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	4413      	add	r3, r2
 800428a:	61fb      	str	r3, [r7, #28]
 800428c:	e00a      	b.n	80042a4 <ILI9341_DrawLine+0x1a4>
                di += dx_x2 - dy_x2;
 800428e:	693a      	ldr	r2, [r7, #16]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	69fa      	ldr	r2, [r7, #28]
 8004296:	4413      	add	r3, r2
 8004298:	61fb      	str	r3, [r7, #28]
                x0 += dx_sym;
 800429a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800429c:	b29a      	uxth	r2, r3
 800429e:	88fb      	ldrh	r3, [r7, #6]
 80042a0:	4413      	add	r3, r2
 80042a2:	80fb      	strh	r3, [r7, #6]
        while (y0 != y1) {
 80042a4:	88ba      	ldrh	r2, [r7, #4]
 80042a6:	883b      	ldrh	r3, [r7, #0]
 80042a8:	429a      	cmp	r2, r3
 80042aa:	d1dd      	bne.n	8004268 <ILI9341_DrawLine+0x168>
        ILI9341_DrawPixel(x0, y0, color);
 80042ac:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80042ae:	88b9      	ldrh	r1, [r7, #4]
 80042b0:	88fb      	ldrh	r3, [r7, #6]
 80042b2:	4618      	mov	r0, r3
 80042b4:	f7ff fb64 	bl	8003980 <ILI9341_DrawPixel>
    return;
 80042b8:	bf00      	nop
}
 80042ba:	372c      	adds	r7, #44	; 0x2c
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd90      	pop	{r4, r7, pc}

080042c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80042c4:	4b08      	ldr	r3, [pc, #32]	; (80042e8 <HAL_Init+0x28>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a07      	ldr	r2, [pc, #28]	; (80042e8 <HAL_Init+0x28>)
 80042ca:	f043 0310 	orr.w	r3, r3, #16
 80042ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80042d0:	2003      	movs	r0, #3
 80042d2:	f000 f947 	bl	8004564 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80042d6:	200f      	movs	r0, #15
 80042d8:	f000 f808 	bl	80042ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80042dc:	f7fd fe52 	bl	8001f84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80042e0:	2300      	movs	r3, #0
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	40022000 	.word	0x40022000

080042ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b082      	sub	sp, #8
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80042f4:	4b12      	ldr	r3, [pc, #72]	; (8004340 <HAL_InitTick+0x54>)
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	4b12      	ldr	r3, [pc, #72]	; (8004344 <HAL_InitTick+0x58>)
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	4619      	mov	r1, r3
 80042fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004302:	fbb3 f3f1 	udiv	r3, r3, r1
 8004306:	fbb2 f3f3 	udiv	r3, r2, r3
 800430a:	4618      	mov	r0, r3
 800430c:	f000 f95f 	bl	80045ce <HAL_SYSTICK_Config>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d001      	beq.n	800431a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e00e      	b.n	8004338 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2b0f      	cmp	r3, #15
 800431e:	d80a      	bhi.n	8004336 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004320:	2200      	movs	r2, #0
 8004322:	6879      	ldr	r1, [r7, #4]
 8004324:	f04f 30ff 	mov.w	r0, #4294967295
 8004328:	f000 f927 	bl	800457a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800432c:	4a06      	ldr	r2, [pc, #24]	; (8004348 <HAL_InitTick+0x5c>)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004332:	2300      	movs	r3, #0
 8004334:	e000      	b.n	8004338 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
}
 8004338:	4618      	mov	r0, r3
 800433a:	3708      	adds	r7, #8
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}
 8004340:	20000020 	.word	0x20000020
 8004344:	20000040 	.word	0x20000040
 8004348:	2000003c 	.word	0x2000003c

0800434c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800434c:	b480      	push	{r7}
 800434e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004350:	4b05      	ldr	r3, [pc, #20]	; (8004368 <HAL_IncTick+0x1c>)
 8004352:	781b      	ldrb	r3, [r3, #0]
 8004354:	461a      	mov	r2, r3
 8004356:	4b05      	ldr	r3, [pc, #20]	; (800436c <HAL_IncTick+0x20>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4413      	add	r3, r2
 800435c:	4a03      	ldr	r2, [pc, #12]	; (800436c <HAL_IncTick+0x20>)
 800435e:	6013      	str	r3, [r2, #0]
}
 8004360:	bf00      	nop
 8004362:	46bd      	mov	sp, r7
 8004364:	bc80      	pop	{r7}
 8004366:	4770      	bx	lr
 8004368:	20000040 	.word	0x20000040
 800436c:	2000109c 	.word	0x2000109c

08004370 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004370:	b480      	push	{r7}
 8004372:	af00      	add	r7, sp, #0
  return uwTick;
 8004374:	4b02      	ldr	r3, [pc, #8]	; (8004380 <HAL_GetTick+0x10>)
 8004376:	681b      	ldr	r3, [r3, #0]
}
 8004378:	4618      	mov	r0, r3
 800437a:	46bd      	mov	sp, r7
 800437c:	bc80      	pop	{r7}
 800437e:	4770      	bx	lr
 8004380:	2000109c 	.word	0x2000109c

08004384 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800438c:	f7ff fff0 	bl	8004370 <HAL_GetTick>
 8004390:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800439c:	d005      	beq.n	80043aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800439e:	4b0a      	ldr	r3, [pc, #40]	; (80043c8 <HAL_Delay+0x44>)
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	461a      	mov	r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	4413      	add	r3, r2
 80043a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80043aa:	bf00      	nop
 80043ac:	f7ff ffe0 	bl	8004370 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	68fa      	ldr	r2, [r7, #12]
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d8f7      	bhi.n	80043ac <HAL_Delay+0x28>
  {
  }
}
 80043bc:	bf00      	nop
 80043be:	bf00      	nop
 80043c0:	3710      	adds	r7, #16
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	bf00      	nop
 80043c8:	20000040 	.word	0x20000040

080043cc <__NVIC_SetPriorityGrouping>:
{
 80043cc:	b480      	push	{r7}
 80043ce:	b085      	sub	sp, #20
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f003 0307 	and.w	r3, r3, #7
 80043da:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043dc:	4b0c      	ldr	r3, [pc, #48]	; (8004410 <__NVIC_SetPriorityGrouping+0x44>)
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043e2:	68ba      	ldr	r2, [r7, #8]
 80043e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80043e8:	4013      	ands	r3, r2
 80043ea:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80043f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80043f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80043fe:	4a04      	ldr	r2, [pc, #16]	; (8004410 <__NVIC_SetPriorityGrouping+0x44>)
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	60d3      	str	r3, [r2, #12]
}
 8004404:	bf00      	nop
 8004406:	3714      	adds	r7, #20
 8004408:	46bd      	mov	sp, r7
 800440a:	bc80      	pop	{r7}
 800440c:	4770      	bx	lr
 800440e:	bf00      	nop
 8004410:	e000ed00 	.word	0xe000ed00

08004414 <__NVIC_GetPriorityGrouping>:
{
 8004414:	b480      	push	{r7}
 8004416:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004418:	4b04      	ldr	r3, [pc, #16]	; (800442c <__NVIC_GetPriorityGrouping+0x18>)
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	0a1b      	lsrs	r3, r3, #8
 800441e:	f003 0307 	and.w	r3, r3, #7
}
 8004422:	4618      	mov	r0, r3
 8004424:	46bd      	mov	sp, r7
 8004426:	bc80      	pop	{r7}
 8004428:	4770      	bx	lr
 800442a:	bf00      	nop
 800442c:	e000ed00 	.word	0xe000ed00

08004430 <__NVIC_EnableIRQ>:
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	4603      	mov	r3, r0
 8004438:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800443a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800443e:	2b00      	cmp	r3, #0
 8004440:	db0b      	blt.n	800445a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004442:	79fb      	ldrb	r3, [r7, #7]
 8004444:	f003 021f 	and.w	r2, r3, #31
 8004448:	4906      	ldr	r1, [pc, #24]	; (8004464 <__NVIC_EnableIRQ+0x34>)
 800444a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800444e:	095b      	lsrs	r3, r3, #5
 8004450:	2001      	movs	r0, #1
 8004452:	fa00 f202 	lsl.w	r2, r0, r2
 8004456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800445a:	bf00      	nop
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	bc80      	pop	{r7}
 8004462:	4770      	bx	lr
 8004464:	e000e100 	.word	0xe000e100

08004468 <__NVIC_SetPriority>:
{
 8004468:	b480      	push	{r7}
 800446a:	b083      	sub	sp, #12
 800446c:	af00      	add	r7, sp, #0
 800446e:	4603      	mov	r3, r0
 8004470:	6039      	str	r1, [r7, #0]
 8004472:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004474:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004478:	2b00      	cmp	r3, #0
 800447a:	db0a      	blt.n	8004492 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	b2da      	uxtb	r2, r3
 8004480:	490c      	ldr	r1, [pc, #48]	; (80044b4 <__NVIC_SetPriority+0x4c>)
 8004482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004486:	0112      	lsls	r2, r2, #4
 8004488:	b2d2      	uxtb	r2, r2
 800448a:	440b      	add	r3, r1
 800448c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004490:	e00a      	b.n	80044a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	b2da      	uxtb	r2, r3
 8004496:	4908      	ldr	r1, [pc, #32]	; (80044b8 <__NVIC_SetPriority+0x50>)
 8004498:	79fb      	ldrb	r3, [r7, #7]
 800449a:	f003 030f 	and.w	r3, r3, #15
 800449e:	3b04      	subs	r3, #4
 80044a0:	0112      	lsls	r2, r2, #4
 80044a2:	b2d2      	uxtb	r2, r2
 80044a4:	440b      	add	r3, r1
 80044a6:	761a      	strb	r2, [r3, #24]
}
 80044a8:	bf00      	nop
 80044aa:	370c      	adds	r7, #12
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bc80      	pop	{r7}
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	e000e100 	.word	0xe000e100
 80044b8:	e000ed00 	.word	0xe000ed00

080044bc <NVIC_EncodePriority>:
{
 80044bc:	b480      	push	{r7}
 80044be:	b089      	sub	sp, #36	; 0x24
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	60f8      	str	r0, [r7, #12]
 80044c4:	60b9      	str	r1, [r7, #8]
 80044c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f003 0307 	and.w	r3, r3, #7
 80044ce:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044d0:	69fb      	ldr	r3, [r7, #28]
 80044d2:	f1c3 0307 	rsb	r3, r3, #7
 80044d6:	2b04      	cmp	r3, #4
 80044d8:	bf28      	it	cs
 80044da:	2304      	movcs	r3, #4
 80044dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	3304      	adds	r3, #4
 80044e2:	2b06      	cmp	r3, #6
 80044e4:	d902      	bls.n	80044ec <NVIC_EncodePriority+0x30>
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	3b03      	subs	r3, #3
 80044ea:	e000      	b.n	80044ee <NVIC_EncodePriority+0x32>
 80044ec:	2300      	movs	r3, #0
 80044ee:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044f0:	f04f 32ff 	mov.w	r2, #4294967295
 80044f4:	69bb      	ldr	r3, [r7, #24]
 80044f6:	fa02 f303 	lsl.w	r3, r2, r3
 80044fa:	43da      	mvns	r2, r3
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	401a      	ands	r2, r3
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004504:	f04f 31ff 	mov.w	r1, #4294967295
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	fa01 f303 	lsl.w	r3, r1, r3
 800450e:	43d9      	mvns	r1, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004514:	4313      	orrs	r3, r2
}
 8004516:	4618      	mov	r0, r3
 8004518:	3724      	adds	r7, #36	; 0x24
 800451a:	46bd      	mov	sp, r7
 800451c:	bc80      	pop	{r7}
 800451e:	4770      	bx	lr

08004520 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b082      	sub	sp, #8
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	3b01      	subs	r3, #1
 800452c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004530:	d301      	bcc.n	8004536 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004532:	2301      	movs	r3, #1
 8004534:	e00f      	b.n	8004556 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004536:	4a0a      	ldr	r2, [pc, #40]	; (8004560 <SysTick_Config+0x40>)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	3b01      	subs	r3, #1
 800453c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800453e:	210f      	movs	r1, #15
 8004540:	f04f 30ff 	mov.w	r0, #4294967295
 8004544:	f7ff ff90 	bl	8004468 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004548:	4b05      	ldr	r3, [pc, #20]	; (8004560 <SysTick_Config+0x40>)
 800454a:	2200      	movs	r2, #0
 800454c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800454e:	4b04      	ldr	r3, [pc, #16]	; (8004560 <SysTick_Config+0x40>)
 8004550:	2207      	movs	r2, #7
 8004552:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3708      	adds	r7, #8
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	e000e010 	.word	0xe000e010

08004564 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f7ff ff2d 	bl	80043cc <__NVIC_SetPriorityGrouping>
}
 8004572:	bf00      	nop
 8004574:	3708      	adds	r7, #8
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}

0800457a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800457a:	b580      	push	{r7, lr}
 800457c:	b086      	sub	sp, #24
 800457e:	af00      	add	r7, sp, #0
 8004580:	4603      	mov	r3, r0
 8004582:	60b9      	str	r1, [r7, #8]
 8004584:	607a      	str	r2, [r7, #4]
 8004586:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004588:	2300      	movs	r3, #0
 800458a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800458c:	f7ff ff42 	bl	8004414 <__NVIC_GetPriorityGrouping>
 8004590:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	68b9      	ldr	r1, [r7, #8]
 8004596:	6978      	ldr	r0, [r7, #20]
 8004598:	f7ff ff90 	bl	80044bc <NVIC_EncodePriority>
 800459c:	4602      	mov	r2, r0
 800459e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045a2:	4611      	mov	r1, r2
 80045a4:	4618      	mov	r0, r3
 80045a6:	f7ff ff5f 	bl	8004468 <__NVIC_SetPriority>
}
 80045aa:	bf00      	nop
 80045ac:	3718      	adds	r7, #24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}

080045b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045b2:	b580      	push	{r7, lr}
 80045b4:	b082      	sub	sp, #8
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	4603      	mov	r3, r0
 80045ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045c0:	4618      	mov	r0, r3
 80045c2:	f7ff ff35 	bl	8004430 <__NVIC_EnableIRQ>
}
 80045c6:	bf00      	nop
 80045c8:	3708      	adds	r7, #8
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}

080045ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80045ce:	b580      	push	{r7, lr}
 80045d0:	b082      	sub	sp, #8
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f7ff ffa2 	bl	8004520 <SysTick_Config>
 80045dc:	4603      	mov	r3, r0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3708      	adds	r7, #8
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}

080045e6 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80045e6:	b580      	push	{r7, lr}
 80045e8:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80045ea:	f000 f802 	bl	80045f2 <HAL_SYSTICK_Callback>
}
 80045ee:	bf00      	nop
 80045f0:	bd80      	pop	{r7, pc}

080045f2 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80045f2:	b480      	push	{r7}
 80045f4:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80045f6:	bf00      	nop
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bc80      	pop	{r7}
 80045fc:	4770      	bx	lr
	...

08004600 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004600:	b580      	push	{r7, lr}
 8004602:	b084      	sub	sp, #16
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004608:	2300      	movs	r3, #0
 800460a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004612:	2b02      	cmp	r3, #2
 8004614:	d005      	beq.n	8004622 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2204      	movs	r2, #4
 800461a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	73fb      	strb	r3, [r7, #15]
 8004620:	e051      	b.n	80046c6 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f022 020e 	bic.w	r2, r2, #14
 8004630:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f022 0201 	bic.w	r2, r2, #1
 8004640:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a22      	ldr	r2, [pc, #136]	; (80046d0 <HAL_DMA_Abort_IT+0xd0>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d029      	beq.n	80046a0 <HAL_DMA_Abort_IT+0xa0>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a20      	ldr	r2, [pc, #128]	; (80046d4 <HAL_DMA_Abort_IT+0xd4>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d022      	beq.n	800469c <HAL_DMA_Abort_IT+0x9c>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a1f      	ldr	r2, [pc, #124]	; (80046d8 <HAL_DMA_Abort_IT+0xd8>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d01a      	beq.n	8004696 <HAL_DMA_Abort_IT+0x96>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a1d      	ldr	r2, [pc, #116]	; (80046dc <HAL_DMA_Abort_IT+0xdc>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d012      	beq.n	8004690 <HAL_DMA_Abort_IT+0x90>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a1c      	ldr	r2, [pc, #112]	; (80046e0 <HAL_DMA_Abort_IT+0xe0>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d00a      	beq.n	800468a <HAL_DMA_Abort_IT+0x8a>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a1a      	ldr	r2, [pc, #104]	; (80046e4 <HAL_DMA_Abort_IT+0xe4>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d102      	bne.n	8004684 <HAL_DMA_Abort_IT+0x84>
 800467e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004682:	e00e      	b.n	80046a2 <HAL_DMA_Abort_IT+0xa2>
 8004684:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004688:	e00b      	b.n	80046a2 <HAL_DMA_Abort_IT+0xa2>
 800468a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800468e:	e008      	b.n	80046a2 <HAL_DMA_Abort_IT+0xa2>
 8004690:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004694:	e005      	b.n	80046a2 <HAL_DMA_Abort_IT+0xa2>
 8004696:	f44f 7380 	mov.w	r3, #256	; 0x100
 800469a:	e002      	b.n	80046a2 <HAL_DMA_Abort_IT+0xa2>
 800469c:	2310      	movs	r3, #16
 800469e:	e000      	b.n	80046a2 <HAL_DMA_Abort_IT+0xa2>
 80046a0:	2301      	movs	r3, #1
 80046a2:	4a11      	ldr	r2, [pc, #68]	; (80046e8 <HAL_DMA_Abort_IT+0xe8>)
 80046a4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2201      	movs	r2, #1
 80046aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d003      	beq.n	80046c6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	4798      	blx	r3
    } 
  }
  return status;
 80046c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3710      	adds	r7, #16
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	40020008 	.word	0x40020008
 80046d4:	4002001c 	.word	0x4002001c
 80046d8:	40020030 	.word	0x40020030
 80046dc:	40020044 	.word	0x40020044
 80046e0:	40020058 	.word	0x40020058
 80046e4:	4002006c 	.word	0x4002006c
 80046e8:	40020000 	.word	0x40020000

080046ec <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004708:	2204      	movs	r2, #4
 800470a:	409a      	lsls	r2, r3
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	4013      	ands	r3, r2
 8004710:	2b00      	cmp	r3, #0
 8004712:	d04f      	beq.n	80047b4 <HAL_DMA_IRQHandler+0xc8>
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	f003 0304 	and.w	r3, r3, #4
 800471a:	2b00      	cmp	r3, #0
 800471c:	d04a      	beq.n	80047b4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0320 	and.w	r3, r3, #32
 8004728:	2b00      	cmp	r3, #0
 800472a:	d107      	bne.n	800473c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f022 0204 	bic.w	r2, r2, #4
 800473a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a66      	ldr	r2, [pc, #408]	; (80048dc <HAL_DMA_IRQHandler+0x1f0>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d029      	beq.n	800479a <HAL_DMA_IRQHandler+0xae>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a65      	ldr	r2, [pc, #404]	; (80048e0 <HAL_DMA_IRQHandler+0x1f4>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d022      	beq.n	8004796 <HAL_DMA_IRQHandler+0xaa>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a63      	ldr	r2, [pc, #396]	; (80048e4 <HAL_DMA_IRQHandler+0x1f8>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d01a      	beq.n	8004790 <HAL_DMA_IRQHandler+0xa4>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a62      	ldr	r2, [pc, #392]	; (80048e8 <HAL_DMA_IRQHandler+0x1fc>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d012      	beq.n	800478a <HAL_DMA_IRQHandler+0x9e>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a60      	ldr	r2, [pc, #384]	; (80048ec <HAL_DMA_IRQHandler+0x200>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d00a      	beq.n	8004784 <HAL_DMA_IRQHandler+0x98>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a5f      	ldr	r2, [pc, #380]	; (80048f0 <HAL_DMA_IRQHandler+0x204>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d102      	bne.n	800477e <HAL_DMA_IRQHandler+0x92>
 8004778:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800477c:	e00e      	b.n	800479c <HAL_DMA_IRQHandler+0xb0>
 800477e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004782:	e00b      	b.n	800479c <HAL_DMA_IRQHandler+0xb0>
 8004784:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004788:	e008      	b.n	800479c <HAL_DMA_IRQHandler+0xb0>
 800478a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800478e:	e005      	b.n	800479c <HAL_DMA_IRQHandler+0xb0>
 8004790:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004794:	e002      	b.n	800479c <HAL_DMA_IRQHandler+0xb0>
 8004796:	2340      	movs	r3, #64	; 0x40
 8004798:	e000      	b.n	800479c <HAL_DMA_IRQHandler+0xb0>
 800479a:	2304      	movs	r3, #4
 800479c:	4a55      	ldr	r2, [pc, #340]	; (80048f4 <HAL_DMA_IRQHandler+0x208>)
 800479e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	f000 8094 	beq.w	80048d2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80047b2:	e08e      	b.n	80048d2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b8:	2202      	movs	r2, #2
 80047ba:	409a      	lsls	r2, r3
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	4013      	ands	r3, r2
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d056      	beq.n	8004872 <HAL_DMA_IRQHandler+0x186>
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d051      	beq.n	8004872 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 0320 	and.w	r3, r3, #32
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d10b      	bne.n	80047f4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f022 020a 	bic.w	r2, r2, #10
 80047ea:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a38      	ldr	r2, [pc, #224]	; (80048dc <HAL_DMA_IRQHandler+0x1f0>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d029      	beq.n	8004852 <HAL_DMA_IRQHandler+0x166>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a37      	ldr	r2, [pc, #220]	; (80048e0 <HAL_DMA_IRQHandler+0x1f4>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d022      	beq.n	800484e <HAL_DMA_IRQHandler+0x162>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a35      	ldr	r2, [pc, #212]	; (80048e4 <HAL_DMA_IRQHandler+0x1f8>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d01a      	beq.n	8004848 <HAL_DMA_IRQHandler+0x15c>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a34      	ldr	r2, [pc, #208]	; (80048e8 <HAL_DMA_IRQHandler+0x1fc>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d012      	beq.n	8004842 <HAL_DMA_IRQHandler+0x156>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a32      	ldr	r2, [pc, #200]	; (80048ec <HAL_DMA_IRQHandler+0x200>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d00a      	beq.n	800483c <HAL_DMA_IRQHandler+0x150>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a31      	ldr	r2, [pc, #196]	; (80048f0 <HAL_DMA_IRQHandler+0x204>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d102      	bne.n	8004836 <HAL_DMA_IRQHandler+0x14a>
 8004830:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004834:	e00e      	b.n	8004854 <HAL_DMA_IRQHandler+0x168>
 8004836:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800483a:	e00b      	b.n	8004854 <HAL_DMA_IRQHandler+0x168>
 800483c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004840:	e008      	b.n	8004854 <HAL_DMA_IRQHandler+0x168>
 8004842:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004846:	e005      	b.n	8004854 <HAL_DMA_IRQHandler+0x168>
 8004848:	f44f 7300 	mov.w	r3, #512	; 0x200
 800484c:	e002      	b.n	8004854 <HAL_DMA_IRQHandler+0x168>
 800484e:	2320      	movs	r3, #32
 8004850:	e000      	b.n	8004854 <HAL_DMA_IRQHandler+0x168>
 8004852:	2302      	movs	r3, #2
 8004854:	4a27      	ldr	r2, [pc, #156]	; (80048f4 <HAL_DMA_IRQHandler+0x208>)
 8004856:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004864:	2b00      	cmp	r3, #0
 8004866:	d034      	beq.n	80048d2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800486c:	6878      	ldr	r0, [r7, #4]
 800486e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004870:	e02f      	b.n	80048d2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004876:	2208      	movs	r2, #8
 8004878:	409a      	lsls	r2, r3
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	4013      	ands	r3, r2
 800487e:	2b00      	cmp	r3, #0
 8004880:	d028      	beq.n	80048d4 <HAL_DMA_IRQHandler+0x1e8>
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	f003 0308 	and.w	r3, r3, #8
 8004888:	2b00      	cmp	r3, #0
 800488a:	d023      	beq.n	80048d4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f022 020e 	bic.w	r2, r2, #14
 800489a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048a4:	2101      	movs	r1, #1
 80048a6:	fa01 f202 	lsl.w	r2, r1, r2
 80048aa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2201      	movs	r2, #1
 80048b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d004      	beq.n	80048d4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	4798      	blx	r3
    }
  }
  return;
 80048d2:	bf00      	nop
 80048d4:	bf00      	nop
}
 80048d6:	3710      	adds	r7, #16
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	40020008 	.word	0x40020008
 80048e0:	4002001c 	.word	0x4002001c
 80048e4:	40020030 	.word	0x40020030
 80048e8:	40020044 	.word	0x40020044
 80048ec:	40020058 	.word	0x40020058
 80048f0:	4002006c 	.word	0x4002006c
 80048f4:	40020000 	.word	0x40020000

080048f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b08b      	sub	sp, #44	; 0x2c
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004902:	2300      	movs	r3, #0
 8004904:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004906:	2300      	movs	r3, #0
 8004908:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800490a:	e169      	b.n	8004be0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800490c:	2201      	movs	r2, #1
 800490e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004910:	fa02 f303 	lsl.w	r3, r2, r3
 8004914:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	69fa      	ldr	r2, [r7, #28]
 800491c:	4013      	ands	r3, r2
 800491e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004920:	69ba      	ldr	r2, [r7, #24]
 8004922:	69fb      	ldr	r3, [r7, #28]
 8004924:	429a      	cmp	r2, r3
 8004926:	f040 8158 	bne.w	8004bda <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	4a9a      	ldr	r2, [pc, #616]	; (8004b98 <HAL_GPIO_Init+0x2a0>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d05e      	beq.n	80049f2 <HAL_GPIO_Init+0xfa>
 8004934:	4a98      	ldr	r2, [pc, #608]	; (8004b98 <HAL_GPIO_Init+0x2a0>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d875      	bhi.n	8004a26 <HAL_GPIO_Init+0x12e>
 800493a:	4a98      	ldr	r2, [pc, #608]	; (8004b9c <HAL_GPIO_Init+0x2a4>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d058      	beq.n	80049f2 <HAL_GPIO_Init+0xfa>
 8004940:	4a96      	ldr	r2, [pc, #600]	; (8004b9c <HAL_GPIO_Init+0x2a4>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d86f      	bhi.n	8004a26 <HAL_GPIO_Init+0x12e>
 8004946:	4a96      	ldr	r2, [pc, #600]	; (8004ba0 <HAL_GPIO_Init+0x2a8>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d052      	beq.n	80049f2 <HAL_GPIO_Init+0xfa>
 800494c:	4a94      	ldr	r2, [pc, #592]	; (8004ba0 <HAL_GPIO_Init+0x2a8>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d869      	bhi.n	8004a26 <HAL_GPIO_Init+0x12e>
 8004952:	4a94      	ldr	r2, [pc, #592]	; (8004ba4 <HAL_GPIO_Init+0x2ac>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d04c      	beq.n	80049f2 <HAL_GPIO_Init+0xfa>
 8004958:	4a92      	ldr	r2, [pc, #584]	; (8004ba4 <HAL_GPIO_Init+0x2ac>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d863      	bhi.n	8004a26 <HAL_GPIO_Init+0x12e>
 800495e:	4a92      	ldr	r2, [pc, #584]	; (8004ba8 <HAL_GPIO_Init+0x2b0>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d046      	beq.n	80049f2 <HAL_GPIO_Init+0xfa>
 8004964:	4a90      	ldr	r2, [pc, #576]	; (8004ba8 <HAL_GPIO_Init+0x2b0>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d85d      	bhi.n	8004a26 <HAL_GPIO_Init+0x12e>
 800496a:	2b12      	cmp	r3, #18
 800496c:	d82a      	bhi.n	80049c4 <HAL_GPIO_Init+0xcc>
 800496e:	2b12      	cmp	r3, #18
 8004970:	d859      	bhi.n	8004a26 <HAL_GPIO_Init+0x12e>
 8004972:	a201      	add	r2, pc, #4	; (adr r2, 8004978 <HAL_GPIO_Init+0x80>)
 8004974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004978:	080049f3 	.word	0x080049f3
 800497c:	080049cd 	.word	0x080049cd
 8004980:	080049df 	.word	0x080049df
 8004984:	08004a21 	.word	0x08004a21
 8004988:	08004a27 	.word	0x08004a27
 800498c:	08004a27 	.word	0x08004a27
 8004990:	08004a27 	.word	0x08004a27
 8004994:	08004a27 	.word	0x08004a27
 8004998:	08004a27 	.word	0x08004a27
 800499c:	08004a27 	.word	0x08004a27
 80049a0:	08004a27 	.word	0x08004a27
 80049a4:	08004a27 	.word	0x08004a27
 80049a8:	08004a27 	.word	0x08004a27
 80049ac:	08004a27 	.word	0x08004a27
 80049b0:	08004a27 	.word	0x08004a27
 80049b4:	08004a27 	.word	0x08004a27
 80049b8:	08004a27 	.word	0x08004a27
 80049bc:	080049d5 	.word	0x080049d5
 80049c0:	080049e9 	.word	0x080049e9
 80049c4:	4a79      	ldr	r2, [pc, #484]	; (8004bac <HAL_GPIO_Init+0x2b4>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d013      	beq.n	80049f2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80049ca:	e02c      	b.n	8004a26 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	623b      	str	r3, [r7, #32]
          break;
 80049d2:	e029      	b.n	8004a28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	3304      	adds	r3, #4
 80049da:	623b      	str	r3, [r7, #32]
          break;
 80049dc:	e024      	b.n	8004a28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	3308      	adds	r3, #8
 80049e4:	623b      	str	r3, [r7, #32]
          break;
 80049e6:	e01f      	b.n	8004a28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	330c      	adds	r3, #12
 80049ee:	623b      	str	r3, [r7, #32]
          break;
 80049f0:	e01a      	b.n	8004a28 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d102      	bne.n	8004a00 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80049fa:	2304      	movs	r3, #4
 80049fc:	623b      	str	r3, [r7, #32]
          break;
 80049fe:	e013      	b.n	8004a28 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d105      	bne.n	8004a14 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004a08:	2308      	movs	r3, #8
 8004a0a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	69fa      	ldr	r2, [r7, #28]
 8004a10:	611a      	str	r2, [r3, #16]
          break;
 8004a12:	e009      	b.n	8004a28 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004a14:	2308      	movs	r3, #8
 8004a16:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	69fa      	ldr	r2, [r7, #28]
 8004a1c:	615a      	str	r2, [r3, #20]
          break;
 8004a1e:	e003      	b.n	8004a28 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004a20:	2300      	movs	r3, #0
 8004a22:	623b      	str	r3, [r7, #32]
          break;
 8004a24:	e000      	b.n	8004a28 <HAL_GPIO_Init+0x130>
          break;
 8004a26:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	2bff      	cmp	r3, #255	; 0xff
 8004a2c:	d801      	bhi.n	8004a32 <HAL_GPIO_Init+0x13a>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	e001      	b.n	8004a36 <HAL_GPIO_Init+0x13e>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	3304      	adds	r3, #4
 8004a36:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004a38:	69bb      	ldr	r3, [r7, #24]
 8004a3a:	2bff      	cmp	r3, #255	; 0xff
 8004a3c:	d802      	bhi.n	8004a44 <HAL_GPIO_Init+0x14c>
 8004a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	e002      	b.n	8004a4a <HAL_GPIO_Init+0x152>
 8004a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a46:	3b08      	subs	r3, #8
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	210f      	movs	r1, #15
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	fa01 f303 	lsl.w	r3, r1, r3
 8004a58:	43db      	mvns	r3, r3
 8004a5a:	401a      	ands	r2, r3
 8004a5c:	6a39      	ldr	r1, [r7, #32]
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	fa01 f303 	lsl.w	r3, r1, r3
 8004a64:	431a      	orrs	r2, r3
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	f000 80b1 	beq.w	8004bda <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004a78:	4b4d      	ldr	r3, [pc, #308]	; (8004bb0 <HAL_GPIO_Init+0x2b8>)
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	4a4c      	ldr	r2, [pc, #304]	; (8004bb0 <HAL_GPIO_Init+0x2b8>)
 8004a7e:	f043 0301 	orr.w	r3, r3, #1
 8004a82:	6193      	str	r3, [r2, #24]
 8004a84:	4b4a      	ldr	r3, [pc, #296]	; (8004bb0 <HAL_GPIO_Init+0x2b8>)
 8004a86:	699b      	ldr	r3, [r3, #24]
 8004a88:	f003 0301 	and.w	r3, r3, #1
 8004a8c:	60bb      	str	r3, [r7, #8]
 8004a8e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004a90:	4a48      	ldr	r2, [pc, #288]	; (8004bb4 <HAL_GPIO_Init+0x2bc>)
 8004a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a94:	089b      	lsrs	r3, r3, #2
 8004a96:	3302      	adds	r3, #2
 8004a98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a9c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa0:	f003 0303 	and.w	r3, r3, #3
 8004aa4:	009b      	lsls	r3, r3, #2
 8004aa6:	220f      	movs	r2, #15
 8004aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8004aac:	43db      	mvns	r3, r3
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a40      	ldr	r2, [pc, #256]	; (8004bb8 <HAL_GPIO_Init+0x2c0>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d013      	beq.n	8004ae4 <HAL_GPIO_Init+0x1ec>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	4a3f      	ldr	r2, [pc, #252]	; (8004bbc <HAL_GPIO_Init+0x2c4>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d00d      	beq.n	8004ae0 <HAL_GPIO_Init+0x1e8>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a3e      	ldr	r2, [pc, #248]	; (8004bc0 <HAL_GPIO_Init+0x2c8>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d007      	beq.n	8004adc <HAL_GPIO_Init+0x1e4>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a3d      	ldr	r2, [pc, #244]	; (8004bc4 <HAL_GPIO_Init+0x2cc>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d101      	bne.n	8004ad8 <HAL_GPIO_Init+0x1e0>
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	e006      	b.n	8004ae6 <HAL_GPIO_Init+0x1ee>
 8004ad8:	2304      	movs	r3, #4
 8004ada:	e004      	b.n	8004ae6 <HAL_GPIO_Init+0x1ee>
 8004adc:	2302      	movs	r3, #2
 8004ade:	e002      	b.n	8004ae6 <HAL_GPIO_Init+0x1ee>
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e000      	b.n	8004ae6 <HAL_GPIO_Init+0x1ee>
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ae8:	f002 0203 	and.w	r2, r2, #3
 8004aec:	0092      	lsls	r2, r2, #2
 8004aee:	4093      	lsls	r3, r2
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004af6:	492f      	ldr	r1, [pc, #188]	; (8004bb4 <HAL_GPIO_Init+0x2bc>)
 8004af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afa:	089b      	lsrs	r3, r3, #2
 8004afc:	3302      	adds	r3, #2
 8004afe:	68fa      	ldr	r2, [r7, #12]
 8004b00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d006      	beq.n	8004b1e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004b10:	4b2d      	ldr	r3, [pc, #180]	; (8004bc8 <HAL_GPIO_Init+0x2d0>)
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	492c      	ldr	r1, [pc, #176]	; (8004bc8 <HAL_GPIO_Init+0x2d0>)
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	600b      	str	r3, [r1, #0]
 8004b1c:	e006      	b.n	8004b2c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004b1e:	4b2a      	ldr	r3, [pc, #168]	; (8004bc8 <HAL_GPIO_Init+0x2d0>)
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	69bb      	ldr	r3, [r7, #24]
 8004b24:	43db      	mvns	r3, r3
 8004b26:	4928      	ldr	r1, [pc, #160]	; (8004bc8 <HAL_GPIO_Init+0x2d0>)
 8004b28:	4013      	ands	r3, r2
 8004b2a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d006      	beq.n	8004b46 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004b38:	4b23      	ldr	r3, [pc, #140]	; (8004bc8 <HAL_GPIO_Init+0x2d0>)
 8004b3a:	685a      	ldr	r2, [r3, #4]
 8004b3c:	4922      	ldr	r1, [pc, #136]	; (8004bc8 <HAL_GPIO_Init+0x2d0>)
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	604b      	str	r3, [r1, #4]
 8004b44:	e006      	b.n	8004b54 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004b46:	4b20      	ldr	r3, [pc, #128]	; (8004bc8 <HAL_GPIO_Init+0x2d0>)
 8004b48:	685a      	ldr	r2, [r3, #4]
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	43db      	mvns	r3, r3
 8004b4e:	491e      	ldr	r1, [pc, #120]	; (8004bc8 <HAL_GPIO_Init+0x2d0>)
 8004b50:	4013      	ands	r3, r2
 8004b52:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d006      	beq.n	8004b6e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004b60:	4b19      	ldr	r3, [pc, #100]	; (8004bc8 <HAL_GPIO_Init+0x2d0>)
 8004b62:	689a      	ldr	r2, [r3, #8]
 8004b64:	4918      	ldr	r1, [pc, #96]	; (8004bc8 <HAL_GPIO_Init+0x2d0>)
 8004b66:	69bb      	ldr	r3, [r7, #24]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	608b      	str	r3, [r1, #8]
 8004b6c:	e006      	b.n	8004b7c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004b6e:	4b16      	ldr	r3, [pc, #88]	; (8004bc8 <HAL_GPIO_Init+0x2d0>)
 8004b70:	689a      	ldr	r2, [r3, #8]
 8004b72:	69bb      	ldr	r3, [r7, #24]
 8004b74:	43db      	mvns	r3, r3
 8004b76:	4914      	ldr	r1, [pc, #80]	; (8004bc8 <HAL_GPIO_Init+0x2d0>)
 8004b78:	4013      	ands	r3, r2
 8004b7a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d021      	beq.n	8004bcc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004b88:	4b0f      	ldr	r3, [pc, #60]	; (8004bc8 <HAL_GPIO_Init+0x2d0>)
 8004b8a:	68da      	ldr	r2, [r3, #12]
 8004b8c:	490e      	ldr	r1, [pc, #56]	; (8004bc8 <HAL_GPIO_Init+0x2d0>)
 8004b8e:	69bb      	ldr	r3, [r7, #24]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	60cb      	str	r3, [r1, #12]
 8004b94:	e021      	b.n	8004bda <HAL_GPIO_Init+0x2e2>
 8004b96:	bf00      	nop
 8004b98:	10320000 	.word	0x10320000
 8004b9c:	10310000 	.word	0x10310000
 8004ba0:	10220000 	.word	0x10220000
 8004ba4:	10210000 	.word	0x10210000
 8004ba8:	10120000 	.word	0x10120000
 8004bac:	10110000 	.word	0x10110000
 8004bb0:	40021000 	.word	0x40021000
 8004bb4:	40010000 	.word	0x40010000
 8004bb8:	40010800 	.word	0x40010800
 8004bbc:	40010c00 	.word	0x40010c00
 8004bc0:	40011000 	.word	0x40011000
 8004bc4:	40011400 	.word	0x40011400
 8004bc8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004bcc:	4b0b      	ldr	r3, [pc, #44]	; (8004bfc <HAL_GPIO_Init+0x304>)
 8004bce:	68da      	ldr	r2, [r3, #12]
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	43db      	mvns	r3, r3
 8004bd4:	4909      	ldr	r1, [pc, #36]	; (8004bfc <HAL_GPIO_Init+0x304>)
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bdc:	3301      	adds	r3, #1
 8004bde:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be6:	fa22 f303 	lsr.w	r3, r2, r3
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	f47f ae8e 	bne.w	800490c <HAL_GPIO_Init+0x14>
  }
}
 8004bf0:	bf00      	nop
 8004bf2:	bf00      	nop
 8004bf4:	372c      	adds	r7, #44	; 0x2c
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bc80      	pop	{r7}
 8004bfa:	4770      	bx	lr
 8004bfc:	40010400 	.word	0x40010400

08004c00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b085      	sub	sp, #20
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	460b      	mov	r3, r1
 8004c0a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	689a      	ldr	r2, [r3, #8]
 8004c10:	887b      	ldrh	r3, [r7, #2]
 8004c12:	4013      	ands	r3, r2
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d002      	beq.n	8004c1e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	73fb      	strb	r3, [r7, #15]
 8004c1c:	e001      	b.n	8004c22 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004c22:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	3714      	adds	r7, #20
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bc80      	pop	{r7}
 8004c2c:	4770      	bx	lr

08004c2e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c2e:	b480      	push	{r7}
 8004c30:	b083      	sub	sp, #12
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
 8004c36:	460b      	mov	r3, r1
 8004c38:	807b      	strh	r3, [r7, #2]
 8004c3a:	4613      	mov	r3, r2
 8004c3c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004c3e:	787b      	ldrb	r3, [r7, #1]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d003      	beq.n	8004c4c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004c44:	887a      	ldrh	r2, [r7, #2]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004c4a:	e003      	b.n	8004c54 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004c4c:	887b      	ldrh	r3, [r7, #2]
 8004c4e:	041a      	lsls	r2, r3, #16
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	611a      	str	r2, [r3, #16]
}
 8004c54:	bf00      	nop
 8004c56:	370c      	adds	r7, #12
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bc80      	pop	{r7}
 8004c5c:	4770      	bx	lr
	...

08004c60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b086      	sub	sp, #24
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d101      	bne.n	8004c72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e26c      	b.n	800514c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 0301 	and.w	r3, r3, #1
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f000 8087 	beq.w	8004d8e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c80:	4b92      	ldr	r3, [pc, #584]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	f003 030c 	and.w	r3, r3, #12
 8004c88:	2b04      	cmp	r3, #4
 8004c8a:	d00c      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004c8c:	4b8f      	ldr	r3, [pc, #572]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	f003 030c 	and.w	r3, r3, #12
 8004c94:	2b08      	cmp	r3, #8
 8004c96:	d112      	bne.n	8004cbe <HAL_RCC_OscConfig+0x5e>
 8004c98:	4b8c      	ldr	r3, [pc, #560]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ca0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ca4:	d10b      	bne.n	8004cbe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ca6:	4b89      	ldr	r3, [pc, #548]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d06c      	beq.n	8004d8c <HAL_RCC_OscConfig+0x12c>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d168      	bne.n	8004d8c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e246      	b.n	800514c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cc6:	d106      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x76>
 8004cc8:	4b80      	ldr	r3, [pc, #512]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a7f      	ldr	r2, [pc, #508]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004cce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cd2:	6013      	str	r3, [r2, #0]
 8004cd4:	e02e      	b.n	8004d34 <HAL_RCC_OscConfig+0xd4>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d10c      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x98>
 8004cde:	4b7b      	ldr	r3, [pc, #492]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a7a      	ldr	r2, [pc, #488]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004ce4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ce8:	6013      	str	r3, [r2, #0]
 8004cea:	4b78      	ldr	r3, [pc, #480]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a77      	ldr	r2, [pc, #476]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004cf0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cf4:	6013      	str	r3, [r2, #0]
 8004cf6:	e01d      	b.n	8004d34 <HAL_RCC_OscConfig+0xd4>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d00:	d10c      	bne.n	8004d1c <HAL_RCC_OscConfig+0xbc>
 8004d02:	4b72      	ldr	r3, [pc, #456]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a71      	ldr	r2, [pc, #452]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004d08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d0c:	6013      	str	r3, [r2, #0]
 8004d0e:	4b6f      	ldr	r3, [pc, #444]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a6e      	ldr	r2, [pc, #440]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004d14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d18:	6013      	str	r3, [r2, #0]
 8004d1a:	e00b      	b.n	8004d34 <HAL_RCC_OscConfig+0xd4>
 8004d1c:	4b6b      	ldr	r3, [pc, #428]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a6a      	ldr	r2, [pc, #424]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004d22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d26:	6013      	str	r3, [r2, #0]
 8004d28:	4b68      	ldr	r3, [pc, #416]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a67      	ldr	r2, [pc, #412]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004d2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d32:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d013      	beq.n	8004d64 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d3c:	f7ff fb18 	bl	8004370 <HAL_GetTick>
 8004d40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d42:	e008      	b.n	8004d56 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d44:	f7ff fb14 	bl	8004370 <HAL_GetTick>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	1ad3      	subs	r3, r2, r3
 8004d4e:	2b64      	cmp	r3, #100	; 0x64
 8004d50:	d901      	bls.n	8004d56 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004d52:	2303      	movs	r3, #3
 8004d54:	e1fa      	b.n	800514c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d56:	4b5d      	ldr	r3, [pc, #372]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d0f0      	beq.n	8004d44 <HAL_RCC_OscConfig+0xe4>
 8004d62:	e014      	b.n	8004d8e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d64:	f7ff fb04 	bl	8004370 <HAL_GetTick>
 8004d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d6a:	e008      	b.n	8004d7e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d6c:	f7ff fb00 	bl	8004370 <HAL_GetTick>
 8004d70:	4602      	mov	r2, r0
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	2b64      	cmp	r3, #100	; 0x64
 8004d78:	d901      	bls.n	8004d7e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	e1e6      	b.n	800514c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d7e:	4b53      	ldr	r3, [pc, #332]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d1f0      	bne.n	8004d6c <HAL_RCC_OscConfig+0x10c>
 8004d8a:	e000      	b.n	8004d8e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 0302 	and.w	r3, r3, #2
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d063      	beq.n	8004e62 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004d9a:	4b4c      	ldr	r3, [pc, #304]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	f003 030c 	and.w	r3, r3, #12
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d00b      	beq.n	8004dbe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004da6:	4b49      	ldr	r3, [pc, #292]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	f003 030c 	and.w	r3, r3, #12
 8004dae:	2b08      	cmp	r3, #8
 8004db0:	d11c      	bne.n	8004dec <HAL_RCC_OscConfig+0x18c>
 8004db2:	4b46      	ldr	r3, [pc, #280]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d116      	bne.n	8004dec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dbe:	4b43      	ldr	r3, [pc, #268]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 0302 	and.w	r3, r3, #2
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d005      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x176>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d001      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e1ba      	b.n	800514c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dd6:	4b3d      	ldr	r3, [pc, #244]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	695b      	ldr	r3, [r3, #20]
 8004de2:	00db      	lsls	r3, r3, #3
 8004de4:	4939      	ldr	r1, [pc, #228]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004de6:	4313      	orrs	r3, r2
 8004de8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dea:	e03a      	b.n	8004e62 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	691b      	ldr	r3, [r3, #16]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d020      	beq.n	8004e36 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004df4:	4b36      	ldr	r3, [pc, #216]	; (8004ed0 <HAL_RCC_OscConfig+0x270>)
 8004df6:	2201      	movs	r2, #1
 8004df8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dfa:	f7ff fab9 	bl	8004370 <HAL_GetTick>
 8004dfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e00:	e008      	b.n	8004e14 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e02:	f7ff fab5 	bl	8004370 <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d901      	bls.n	8004e14 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e19b      	b.n	800514c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e14:	4b2d      	ldr	r3, [pc, #180]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 0302 	and.w	r3, r3, #2
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d0f0      	beq.n	8004e02 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e20:	4b2a      	ldr	r3, [pc, #168]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	695b      	ldr	r3, [r3, #20]
 8004e2c:	00db      	lsls	r3, r3, #3
 8004e2e:	4927      	ldr	r1, [pc, #156]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004e30:	4313      	orrs	r3, r2
 8004e32:	600b      	str	r3, [r1, #0]
 8004e34:	e015      	b.n	8004e62 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e36:	4b26      	ldr	r3, [pc, #152]	; (8004ed0 <HAL_RCC_OscConfig+0x270>)
 8004e38:	2200      	movs	r2, #0
 8004e3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e3c:	f7ff fa98 	bl	8004370 <HAL_GetTick>
 8004e40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e42:	e008      	b.n	8004e56 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e44:	f7ff fa94 	bl	8004370 <HAL_GetTick>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	2b02      	cmp	r3, #2
 8004e50:	d901      	bls.n	8004e56 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	e17a      	b.n	800514c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e56:	4b1d      	ldr	r3, [pc, #116]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f003 0302 	and.w	r3, r3, #2
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d1f0      	bne.n	8004e44 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0308 	and.w	r3, r3, #8
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d03a      	beq.n	8004ee4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	699b      	ldr	r3, [r3, #24]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d019      	beq.n	8004eaa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e76:	4b17      	ldr	r3, [pc, #92]	; (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004e78:	2201      	movs	r2, #1
 8004e7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e7c:	f7ff fa78 	bl	8004370 <HAL_GetTick>
 8004e80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e82:	e008      	b.n	8004e96 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e84:	f7ff fa74 	bl	8004370 <HAL_GetTick>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d901      	bls.n	8004e96 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e15a      	b.n	800514c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e96:	4b0d      	ldr	r3, [pc, #52]	; (8004ecc <HAL_RCC_OscConfig+0x26c>)
 8004e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d0f0      	beq.n	8004e84 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004ea2:	2001      	movs	r0, #1
 8004ea4:	f000 fad8 	bl	8005458 <RCC_Delay>
 8004ea8:	e01c      	b.n	8004ee4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004eaa:	4b0a      	ldr	r3, [pc, #40]	; (8004ed4 <HAL_RCC_OscConfig+0x274>)
 8004eac:	2200      	movs	r2, #0
 8004eae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004eb0:	f7ff fa5e 	bl	8004370 <HAL_GetTick>
 8004eb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004eb6:	e00f      	b.n	8004ed8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004eb8:	f7ff fa5a 	bl	8004370 <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	2b02      	cmp	r3, #2
 8004ec4:	d908      	bls.n	8004ed8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004ec6:	2303      	movs	r3, #3
 8004ec8:	e140      	b.n	800514c <HAL_RCC_OscConfig+0x4ec>
 8004eca:	bf00      	nop
 8004ecc:	40021000 	.word	0x40021000
 8004ed0:	42420000 	.word	0x42420000
 8004ed4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ed8:	4b9e      	ldr	r3, [pc, #632]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004edc:	f003 0302 	and.w	r3, r3, #2
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d1e9      	bne.n	8004eb8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0304 	and.w	r3, r3, #4
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	f000 80a6 	beq.w	800503e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ef6:	4b97      	ldr	r3, [pc, #604]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004ef8:	69db      	ldr	r3, [r3, #28]
 8004efa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d10d      	bne.n	8004f1e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f02:	4b94      	ldr	r3, [pc, #592]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004f04:	69db      	ldr	r3, [r3, #28]
 8004f06:	4a93      	ldr	r2, [pc, #588]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004f08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f0c:	61d3      	str	r3, [r2, #28]
 8004f0e:	4b91      	ldr	r3, [pc, #580]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004f10:	69db      	ldr	r3, [r3, #28]
 8004f12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f16:	60bb      	str	r3, [r7, #8]
 8004f18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f1e:	4b8e      	ldr	r3, [pc, #568]	; (8005158 <HAL_RCC_OscConfig+0x4f8>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d118      	bne.n	8004f5c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f2a:	4b8b      	ldr	r3, [pc, #556]	; (8005158 <HAL_RCC_OscConfig+0x4f8>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a8a      	ldr	r2, [pc, #552]	; (8005158 <HAL_RCC_OscConfig+0x4f8>)
 8004f30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f36:	f7ff fa1b 	bl	8004370 <HAL_GetTick>
 8004f3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f3c:	e008      	b.n	8004f50 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f3e:	f7ff fa17 	bl	8004370 <HAL_GetTick>
 8004f42:	4602      	mov	r2, r0
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	1ad3      	subs	r3, r2, r3
 8004f48:	2b64      	cmp	r3, #100	; 0x64
 8004f4a:	d901      	bls.n	8004f50 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004f4c:	2303      	movs	r3, #3
 8004f4e:	e0fd      	b.n	800514c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f50:	4b81      	ldr	r3, [pc, #516]	; (8005158 <HAL_RCC_OscConfig+0x4f8>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d0f0      	beq.n	8004f3e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d106      	bne.n	8004f72 <HAL_RCC_OscConfig+0x312>
 8004f64:	4b7b      	ldr	r3, [pc, #492]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004f66:	6a1b      	ldr	r3, [r3, #32]
 8004f68:	4a7a      	ldr	r2, [pc, #488]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004f6a:	f043 0301 	orr.w	r3, r3, #1
 8004f6e:	6213      	str	r3, [r2, #32]
 8004f70:	e02d      	b.n	8004fce <HAL_RCC_OscConfig+0x36e>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d10c      	bne.n	8004f94 <HAL_RCC_OscConfig+0x334>
 8004f7a:	4b76      	ldr	r3, [pc, #472]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004f7c:	6a1b      	ldr	r3, [r3, #32]
 8004f7e:	4a75      	ldr	r2, [pc, #468]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004f80:	f023 0301 	bic.w	r3, r3, #1
 8004f84:	6213      	str	r3, [r2, #32]
 8004f86:	4b73      	ldr	r3, [pc, #460]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004f88:	6a1b      	ldr	r3, [r3, #32]
 8004f8a:	4a72      	ldr	r2, [pc, #456]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004f8c:	f023 0304 	bic.w	r3, r3, #4
 8004f90:	6213      	str	r3, [r2, #32]
 8004f92:	e01c      	b.n	8004fce <HAL_RCC_OscConfig+0x36e>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	2b05      	cmp	r3, #5
 8004f9a:	d10c      	bne.n	8004fb6 <HAL_RCC_OscConfig+0x356>
 8004f9c:	4b6d      	ldr	r3, [pc, #436]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004f9e:	6a1b      	ldr	r3, [r3, #32]
 8004fa0:	4a6c      	ldr	r2, [pc, #432]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004fa2:	f043 0304 	orr.w	r3, r3, #4
 8004fa6:	6213      	str	r3, [r2, #32]
 8004fa8:	4b6a      	ldr	r3, [pc, #424]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004faa:	6a1b      	ldr	r3, [r3, #32]
 8004fac:	4a69      	ldr	r2, [pc, #420]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004fae:	f043 0301 	orr.w	r3, r3, #1
 8004fb2:	6213      	str	r3, [r2, #32]
 8004fb4:	e00b      	b.n	8004fce <HAL_RCC_OscConfig+0x36e>
 8004fb6:	4b67      	ldr	r3, [pc, #412]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004fb8:	6a1b      	ldr	r3, [r3, #32]
 8004fba:	4a66      	ldr	r2, [pc, #408]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004fbc:	f023 0301 	bic.w	r3, r3, #1
 8004fc0:	6213      	str	r3, [r2, #32]
 8004fc2:	4b64      	ldr	r3, [pc, #400]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004fc4:	6a1b      	ldr	r3, [r3, #32]
 8004fc6:	4a63      	ldr	r2, [pc, #396]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004fc8:	f023 0304 	bic.w	r3, r3, #4
 8004fcc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d015      	beq.n	8005002 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fd6:	f7ff f9cb 	bl	8004370 <HAL_GetTick>
 8004fda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fdc:	e00a      	b.n	8004ff4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fde:	f7ff f9c7 	bl	8004370 <HAL_GetTick>
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	1ad3      	subs	r3, r2, r3
 8004fe8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d901      	bls.n	8004ff4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004ff0:	2303      	movs	r3, #3
 8004ff2:	e0ab      	b.n	800514c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ff4:	4b57      	ldr	r3, [pc, #348]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8004ff6:	6a1b      	ldr	r3, [r3, #32]
 8004ff8:	f003 0302 	and.w	r3, r3, #2
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d0ee      	beq.n	8004fde <HAL_RCC_OscConfig+0x37e>
 8005000:	e014      	b.n	800502c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005002:	f7ff f9b5 	bl	8004370 <HAL_GetTick>
 8005006:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005008:	e00a      	b.n	8005020 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800500a:	f7ff f9b1 	bl	8004370 <HAL_GetTick>
 800500e:	4602      	mov	r2, r0
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	f241 3288 	movw	r2, #5000	; 0x1388
 8005018:	4293      	cmp	r3, r2
 800501a:	d901      	bls.n	8005020 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800501c:	2303      	movs	r3, #3
 800501e:	e095      	b.n	800514c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005020:	4b4c      	ldr	r3, [pc, #304]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8005022:	6a1b      	ldr	r3, [r3, #32]
 8005024:	f003 0302 	and.w	r3, r3, #2
 8005028:	2b00      	cmp	r3, #0
 800502a:	d1ee      	bne.n	800500a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800502c:	7dfb      	ldrb	r3, [r7, #23]
 800502e:	2b01      	cmp	r3, #1
 8005030:	d105      	bne.n	800503e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005032:	4b48      	ldr	r3, [pc, #288]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8005034:	69db      	ldr	r3, [r3, #28]
 8005036:	4a47      	ldr	r2, [pc, #284]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8005038:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800503c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	69db      	ldr	r3, [r3, #28]
 8005042:	2b00      	cmp	r3, #0
 8005044:	f000 8081 	beq.w	800514a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005048:	4b42      	ldr	r3, [pc, #264]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	f003 030c 	and.w	r3, r3, #12
 8005050:	2b08      	cmp	r3, #8
 8005052:	d061      	beq.n	8005118 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	69db      	ldr	r3, [r3, #28]
 8005058:	2b02      	cmp	r3, #2
 800505a:	d146      	bne.n	80050ea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800505c:	4b3f      	ldr	r3, [pc, #252]	; (800515c <HAL_RCC_OscConfig+0x4fc>)
 800505e:	2200      	movs	r2, #0
 8005060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005062:	f7ff f985 	bl	8004370 <HAL_GetTick>
 8005066:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005068:	e008      	b.n	800507c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800506a:	f7ff f981 	bl	8004370 <HAL_GetTick>
 800506e:	4602      	mov	r2, r0
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	1ad3      	subs	r3, r2, r3
 8005074:	2b02      	cmp	r3, #2
 8005076:	d901      	bls.n	800507c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	e067      	b.n	800514c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800507c:	4b35      	ldr	r3, [pc, #212]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005084:	2b00      	cmp	r3, #0
 8005086:	d1f0      	bne.n	800506a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6a1b      	ldr	r3, [r3, #32]
 800508c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005090:	d108      	bne.n	80050a4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005092:	4b30      	ldr	r3, [pc, #192]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	492d      	ldr	r1, [pc, #180]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 80050a0:	4313      	orrs	r3, r2
 80050a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050a4:	4b2b      	ldr	r3, [pc, #172]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a19      	ldr	r1, [r3, #32]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b4:	430b      	orrs	r3, r1
 80050b6:	4927      	ldr	r1, [pc, #156]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 80050b8:	4313      	orrs	r3, r2
 80050ba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050bc:	4b27      	ldr	r3, [pc, #156]	; (800515c <HAL_RCC_OscConfig+0x4fc>)
 80050be:	2201      	movs	r2, #1
 80050c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050c2:	f7ff f955 	bl	8004370 <HAL_GetTick>
 80050c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050c8:	e008      	b.n	80050dc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050ca:	f7ff f951 	bl	8004370 <HAL_GetTick>
 80050ce:	4602      	mov	r2, r0
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	2b02      	cmp	r3, #2
 80050d6:	d901      	bls.n	80050dc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80050d8:	2303      	movs	r3, #3
 80050da:	e037      	b.n	800514c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050dc:	4b1d      	ldr	r3, [pc, #116]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d0f0      	beq.n	80050ca <HAL_RCC_OscConfig+0x46a>
 80050e8:	e02f      	b.n	800514a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050ea:	4b1c      	ldr	r3, [pc, #112]	; (800515c <HAL_RCC_OscConfig+0x4fc>)
 80050ec:	2200      	movs	r2, #0
 80050ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050f0:	f7ff f93e 	bl	8004370 <HAL_GetTick>
 80050f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050f6:	e008      	b.n	800510a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050f8:	f7ff f93a 	bl	8004370 <HAL_GetTick>
 80050fc:	4602      	mov	r2, r0
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	2b02      	cmp	r3, #2
 8005104:	d901      	bls.n	800510a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	e020      	b.n	800514c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800510a:	4b12      	ldr	r3, [pc, #72]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1f0      	bne.n	80050f8 <HAL_RCC_OscConfig+0x498>
 8005116:	e018      	b.n	800514a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	69db      	ldr	r3, [r3, #28]
 800511c:	2b01      	cmp	r3, #1
 800511e:	d101      	bne.n	8005124 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e013      	b.n	800514c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005124:	4b0b      	ldr	r3, [pc, #44]	; (8005154 <HAL_RCC_OscConfig+0x4f4>)
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6a1b      	ldr	r3, [r3, #32]
 8005134:	429a      	cmp	r2, r3
 8005136:	d106      	bne.n	8005146 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005142:	429a      	cmp	r2, r3
 8005144:	d001      	beq.n	800514a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e000      	b.n	800514c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800514a:	2300      	movs	r3, #0
}
 800514c:	4618      	mov	r0, r3
 800514e:	3718      	adds	r7, #24
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}
 8005154:	40021000 	.word	0x40021000
 8005158:	40007000 	.word	0x40007000
 800515c:	42420060 	.word	0x42420060

08005160 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
 8005168:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d101      	bne.n	8005174 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	e0d0      	b.n	8005316 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005174:	4b6a      	ldr	r3, [pc, #424]	; (8005320 <HAL_RCC_ClockConfig+0x1c0>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0307 	and.w	r3, r3, #7
 800517c:	683a      	ldr	r2, [r7, #0]
 800517e:	429a      	cmp	r2, r3
 8005180:	d910      	bls.n	80051a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005182:	4b67      	ldr	r3, [pc, #412]	; (8005320 <HAL_RCC_ClockConfig+0x1c0>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f023 0207 	bic.w	r2, r3, #7
 800518a:	4965      	ldr	r1, [pc, #404]	; (8005320 <HAL_RCC_ClockConfig+0x1c0>)
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	4313      	orrs	r3, r2
 8005190:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005192:	4b63      	ldr	r3, [pc, #396]	; (8005320 <HAL_RCC_ClockConfig+0x1c0>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f003 0307 	and.w	r3, r3, #7
 800519a:	683a      	ldr	r2, [r7, #0]
 800519c:	429a      	cmp	r2, r3
 800519e:	d001      	beq.n	80051a4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e0b8      	b.n	8005316 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 0302 	and.w	r3, r3, #2
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d020      	beq.n	80051f2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 0304 	and.w	r3, r3, #4
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d005      	beq.n	80051c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051bc:	4b59      	ldr	r3, [pc, #356]	; (8005324 <HAL_RCC_ClockConfig+0x1c4>)
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	4a58      	ldr	r2, [pc, #352]	; (8005324 <HAL_RCC_ClockConfig+0x1c4>)
 80051c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80051c6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0308 	and.w	r3, r3, #8
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d005      	beq.n	80051e0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80051d4:	4b53      	ldr	r3, [pc, #332]	; (8005324 <HAL_RCC_ClockConfig+0x1c4>)
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	4a52      	ldr	r2, [pc, #328]	; (8005324 <HAL_RCC_ClockConfig+0x1c4>)
 80051da:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80051de:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051e0:	4b50      	ldr	r3, [pc, #320]	; (8005324 <HAL_RCC_ClockConfig+0x1c4>)
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	494d      	ldr	r1, [pc, #308]	; (8005324 <HAL_RCC_ClockConfig+0x1c4>)
 80051ee:	4313      	orrs	r3, r2
 80051f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f003 0301 	and.w	r3, r3, #1
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d040      	beq.n	8005280 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	2b01      	cmp	r3, #1
 8005204:	d107      	bne.n	8005216 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005206:	4b47      	ldr	r3, [pc, #284]	; (8005324 <HAL_RCC_ClockConfig+0x1c4>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800520e:	2b00      	cmp	r3, #0
 8005210:	d115      	bne.n	800523e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e07f      	b.n	8005316 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	2b02      	cmp	r3, #2
 800521c:	d107      	bne.n	800522e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800521e:	4b41      	ldr	r3, [pc, #260]	; (8005324 <HAL_RCC_ClockConfig+0x1c4>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d109      	bne.n	800523e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e073      	b.n	8005316 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800522e:	4b3d      	ldr	r3, [pc, #244]	; (8005324 <HAL_RCC_ClockConfig+0x1c4>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0302 	and.w	r3, r3, #2
 8005236:	2b00      	cmp	r3, #0
 8005238:	d101      	bne.n	800523e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e06b      	b.n	8005316 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800523e:	4b39      	ldr	r3, [pc, #228]	; (8005324 <HAL_RCC_ClockConfig+0x1c4>)
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	f023 0203 	bic.w	r2, r3, #3
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	4936      	ldr	r1, [pc, #216]	; (8005324 <HAL_RCC_ClockConfig+0x1c4>)
 800524c:	4313      	orrs	r3, r2
 800524e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005250:	f7ff f88e 	bl	8004370 <HAL_GetTick>
 8005254:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005256:	e00a      	b.n	800526e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005258:	f7ff f88a 	bl	8004370 <HAL_GetTick>
 800525c:	4602      	mov	r2, r0
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	1ad3      	subs	r3, r2, r3
 8005262:	f241 3288 	movw	r2, #5000	; 0x1388
 8005266:	4293      	cmp	r3, r2
 8005268:	d901      	bls.n	800526e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e053      	b.n	8005316 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800526e:	4b2d      	ldr	r3, [pc, #180]	; (8005324 <HAL_RCC_ClockConfig+0x1c4>)
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	f003 020c 	and.w	r2, r3, #12
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	009b      	lsls	r3, r3, #2
 800527c:	429a      	cmp	r2, r3
 800527e:	d1eb      	bne.n	8005258 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005280:	4b27      	ldr	r3, [pc, #156]	; (8005320 <HAL_RCC_ClockConfig+0x1c0>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0307 	and.w	r3, r3, #7
 8005288:	683a      	ldr	r2, [r7, #0]
 800528a:	429a      	cmp	r2, r3
 800528c:	d210      	bcs.n	80052b0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800528e:	4b24      	ldr	r3, [pc, #144]	; (8005320 <HAL_RCC_ClockConfig+0x1c0>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f023 0207 	bic.w	r2, r3, #7
 8005296:	4922      	ldr	r1, [pc, #136]	; (8005320 <HAL_RCC_ClockConfig+0x1c0>)
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	4313      	orrs	r3, r2
 800529c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800529e:	4b20      	ldr	r3, [pc, #128]	; (8005320 <HAL_RCC_ClockConfig+0x1c0>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 0307 	and.w	r3, r3, #7
 80052a6:	683a      	ldr	r2, [r7, #0]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d001      	beq.n	80052b0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	e032      	b.n	8005316 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0304 	and.w	r3, r3, #4
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d008      	beq.n	80052ce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052bc:	4b19      	ldr	r3, [pc, #100]	; (8005324 <HAL_RCC_ClockConfig+0x1c4>)
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	68db      	ldr	r3, [r3, #12]
 80052c8:	4916      	ldr	r1, [pc, #88]	; (8005324 <HAL_RCC_ClockConfig+0x1c4>)
 80052ca:	4313      	orrs	r3, r2
 80052cc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 0308 	and.w	r3, r3, #8
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d009      	beq.n	80052ee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80052da:	4b12      	ldr	r3, [pc, #72]	; (8005324 <HAL_RCC_ClockConfig+0x1c4>)
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	691b      	ldr	r3, [r3, #16]
 80052e6:	00db      	lsls	r3, r3, #3
 80052e8:	490e      	ldr	r1, [pc, #56]	; (8005324 <HAL_RCC_ClockConfig+0x1c4>)
 80052ea:	4313      	orrs	r3, r2
 80052ec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80052ee:	f000 f821 	bl	8005334 <HAL_RCC_GetSysClockFreq>
 80052f2:	4602      	mov	r2, r0
 80052f4:	4b0b      	ldr	r3, [pc, #44]	; (8005324 <HAL_RCC_ClockConfig+0x1c4>)
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	091b      	lsrs	r3, r3, #4
 80052fa:	f003 030f 	and.w	r3, r3, #15
 80052fe:	490a      	ldr	r1, [pc, #40]	; (8005328 <HAL_RCC_ClockConfig+0x1c8>)
 8005300:	5ccb      	ldrb	r3, [r1, r3]
 8005302:	fa22 f303 	lsr.w	r3, r2, r3
 8005306:	4a09      	ldr	r2, [pc, #36]	; (800532c <HAL_RCC_ClockConfig+0x1cc>)
 8005308:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800530a:	4b09      	ldr	r3, [pc, #36]	; (8005330 <HAL_RCC_ClockConfig+0x1d0>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4618      	mov	r0, r3
 8005310:	f7fe ffec 	bl	80042ec <HAL_InitTick>

  return HAL_OK;
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	3710      	adds	r7, #16
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	40022000 	.word	0x40022000
 8005324:	40021000 	.word	0x40021000
 8005328:	0800cbfc 	.word	0x0800cbfc
 800532c:	20000020 	.word	0x20000020
 8005330:	2000003c 	.word	0x2000003c

08005334 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005334:	b490      	push	{r4, r7}
 8005336:	b08a      	sub	sp, #40	; 0x28
 8005338:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800533a:	4b2a      	ldr	r3, [pc, #168]	; (80053e4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800533c:	1d3c      	adds	r4, r7, #4
 800533e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005340:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005344:	f240 2301 	movw	r3, #513	; 0x201
 8005348:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800534a:	2300      	movs	r3, #0
 800534c:	61fb      	str	r3, [r7, #28]
 800534e:	2300      	movs	r3, #0
 8005350:	61bb      	str	r3, [r7, #24]
 8005352:	2300      	movs	r3, #0
 8005354:	627b      	str	r3, [r7, #36]	; 0x24
 8005356:	2300      	movs	r3, #0
 8005358:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800535a:	2300      	movs	r3, #0
 800535c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800535e:	4b22      	ldr	r3, [pc, #136]	; (80053e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	f003 030c 	and.w	r3, r3, #12
 800536a:	2b04      	cmp	r3, #4
 800536c:	d002      	beq.n	8005374 <HAL_RCC_GetSysClockFreq+0x40>
 800536e:	2b08      	cmp	r3, #8
 8005370:	d003      	beq.n	800537a <HAL_RCC_GetSysClockFreq+0x46>
 8005372:	e02d      	b.n	80053d0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005374:	4b1d      	ldr	r3, [pc, #116]	; (80053ec <HAL_RCC_GetSysClockFreq+0xb8>)
 8005376:	623b      	str	r3, [r7, #32]
      break;
 8005378:	e02d      	b.n	80053d6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800537a:	69fb      	ldr	r3, [r7, #28]
 800537c:	0c9b      	lsrs	r3, r3, #18
 800537e:	f003 030f 	and.w	r3, r3, #15
 8005382:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005386:	4413      	add	r3, r2
 8005388:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800538c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800538e:	69fb      	ldr	r3, [r7, #28]
 8005390:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005394:	2b00      	cmp	r3, #0
 8005396:	d013      	beq.n	80053c0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005398:	4b13      	ldr	r3, [pc, #76]	; (80053e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	0c5b      	lsrs	r3, r3, #17
 800539e:	f003 0301 	and.w	r3, r3, #1
 80053a2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80053a6:	4413      	add	r3, r2
 80053a8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80053ac:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	4a0e      	ldr	r2, [pc, #56]	; (80053ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80053b2:	fb02 f203 	mul.w	r2, r2, r3
 80053b6:	69bb      	ldr	r3, [r7, #24]
 80053b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80053bc:	627b      	str	r3, [r7, #36]	; 0x24
 80053be:	e004      	b.n	80053ca <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	4a0b      	ldr	r2, [pc, #44]	; (80053f0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80053c4:	fb02 f303 	mul.w	r3, r2, r3
 80053c8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80053ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053cc:	623b      	str	r3, [r7, #32]
      break;
 80053ce:	e002      	b.n	80053d6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80053d0:	4b06      	ldr	r3, [pc, #24]	; (80053ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80053d2:	623b      	str	r3, [r7, #32]
      break;
 80053d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053d6:	6a3b      	ldr	r3, [r7, #32]
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3728      	adds	r7, #40	; 0x28
 80053dc:	46bd      	mov	sp, r7
 80053de:	bc90      	pop	{r4, r7}
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop
 80053e4:	0800cbe4 	.word	0x0800cbe4
 80053e8:	40021000 	.word	0x40021000
 80053ec:	007a1200 	.word	0x007a1200
 80053f0:	003d0900 	.word	0x003d0900

080053f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053f4:	b480      	push	{r7}
 80053f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053f8:	4b02      	ldr	r3, [pc, #8]	; (8005404 <HAL_RCC_GetHCLKFreq+0x10>)
 80053fa:	681b      	ldr	r3, [r3, #0]
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	46bd      	mov	sp, r7
 8005400:	bc80      	pop	{r7}
 8005402:	4770      	bx	lr
 8005404:	20000020 	.word	0x20000020

08005408 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800540c:	f7ff fff2 	bl	80053f4 <HAL_RCC_GetHCLKFreq>
 8005410:	4602      	mov	r2, r0
 8005412:	4b05      	ldr	r3, [pc, #20]	; (8005428 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	0a1b      	lsrs	r3, r3, #8
 8005418:	f003 0307 	and.w	r3, r3, #7
 800541c:	4903      	ldr	r1, [pc, #12]	; (800542c <HAL_RCC_GetPCLK1Freq+0x24>)
 800541e:	5ccb      	ldrb	r3, [r1, r3]
 8005420:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005424:	4618      	mov	r0, r3
 8005426:	bd80      	pop	{r7, pc}
 8005428:	40021000 	.word	0x40021000
 800542c:	0800cc0c 	.word	0x0800cc0c

08005430 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005434:	f7ff ffde 	bl	80053f4 <HAL_RCC_GetHCLKFreq>
 8005438:	4602      	mov	r2, r0
 800543a:	4b05      	ldr	r3, [pc, #20]	; (8005450 <HAL_RCC_GetPCLK2Freq+0x20>)
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	0adb      	lsrs	r3, r3, #11
 8005440:	f003 0307 	and.w	r3, r3, #7
 8005444:	4903      	ldr	r1, [pc, #12]	; (8005454 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005446:	5ccb      	ldrb	r3, [r1, r3]
 8005448:	fa22 f303 	lsr.w	r3, r2, r3
}
 800544c:	4618      	mov	r0, r3
 800544e:	bd80      	pop	{r7, pc}
 8005450:	40021000 	.word	0x40021000
 8005454:	0800cc0c 	.word	0x0800cc0c

08005458 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005458:	b480      	push	{r7}
 800545a:	b085      	sub	sp, #20
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005460:	4b0a      	ldr	r3, [pc, #40]	; (800548c <RCC_Delay+0x34>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a0a      	ldr	r2, [pc, #40]	; (8005490 <RCC_Delay+0x38>)
 8005466:	fba2 2303 	umull	r2, r3, r2, r3
 800546a:	0a5b      	lsrs	r3, r3, #9
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	fb02 f303 	mul.w	r3, r2, r3
 8005472:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005474:	bf00      	nop
  }
  while (Delay --);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	1e5a      	subs	r2, r3, #1
 800547a:	60fa      	str	r2, [r7, #12]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d1f9      	bne.n	8005474 <RCC_Delay+0x1c>
}
 8005480:	bf00      	nop
 8005482:	bf00      	nop
 8005484:	3714      	adds	r7, #20
 8005486:	46bd      	mov	sp, r7
 8005488:	bc80      	pop	{r7}
 800548a:	4770      	bx	lr
 800548c:	20000020 	.word	0x20000020
 8005490:	10624dd3 	.word	0x10624dd3

08005494 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8005494:	b480      	push	{r7}
 8005496:	b083      	sub	sp, #12
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 800549c:	bf00      	nop
 800549e:	370c      	adds	r7, #12
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bc80      	pop	{r7}
 80054a4:	4770      	bx	lr

080054a6 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054a6:	b580      	push	{r7, lr}
 80054a8:	b08a      	sub	sp, #40	; 0x28
 80054aa:	af02      	add	r7, sp, #8
 80054ac:	60f8      	str	r0, [r7, #12]
 80054ae:	60b9      	str	r1, [r7, #8]
 80054b0:	603b      	str	r3, [r7, #0]
 80054b2:	4613      	mov	r3, r2
 80054b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80054b6:	2300      	movs	r3, #0
 80054b8:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80054ba:	2300      	movs	r3, #0
 80054bc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	d101      	bne.n	80054cc <HAL_SPI_Transmit+0x26>
 80054c8:	2302      	movs	r3, #2
 80054ca:	e148      	b.n	800575e <HAL_SPI_Transmit+0x2b8>
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2201      	movs	r2, #1
 80054d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054d4:	f7fe ff4c 	bl	8004370 <HAL_GetTick>
 80054d8:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d002      	beq.n	80054ec <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80054e6:	2302      	movs	r3, #2
 80054e8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80054ea:	e12f      	b.n	800574c <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d002      	beq.n	80054f8 <HAL_SPI_Transmit+0x52>
 80054f2:	88fb      	ldrh	r3, [r7, #6]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d102      	bne.n	80054fe <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80054fc:	e126      	b.n	800574c <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2203      	movs	r2, #3
 8005502:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	68ba      	ldr	r2, [r7, #8]
 8005510:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	88fa      	ldrh	r2, [r7, #6]
 8005516:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	88fa      	ldrh	r2, [r7, #6]
 800551c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2200      	movs	r2, #0
 8005522:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2200      	movs	r2, #0
 8005528:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2200      	movs	r2, #0
 800552e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2200      	movs	r2, #0
 8005534:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2200      	movs	r2, #0
 800553a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005544:	d107      	bne.n	8005556 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005554:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800555a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800555e:	d110      	bne.n	8005582 <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	6819      	ldr	r1, [r3, #0]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800556e:	400b      	ands	r3, r1
 8005570:	6013      	str	r3, [r2, #0]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005580:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800558c:	2b40      	cmp	r3, #64	; 0x40
 800558e:	d007      	beq.n	80055a0 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800559e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055a8:	d147      	bne.n	800563a <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d004      	beq.n	80055bc <HAL_SPI_Transmit+0x116>
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055b6:	b29b      	uxth	r3, r3
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d138      	bne.n	800562e <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	881a      	ldrh	r2, [r3, #0]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	3302      	adds	r3, #2
 80055ca:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	3b01      	subs	r3, #1
 80055d4:	b29a      	uxth	r2, r3
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80055da:	e028      	b.n	800562e <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	f003 0302 	and.w	r3, r3, #2
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	d10f      	bne.n	800560a <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	881a      	ldrh	r2, [r3, #0]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	3302      	adds	r3, #2
 80055f8:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055fe:	b29b      	uxth	r3, r3
 8005600:	3b01      	subs	r3, #1
 8005602:	b29a      	uxth	r2, r3
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	86da      	strh	r2, [r3, #54]	; 0x36
 8005608:	e011      	b.n	800562e <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00b      	beq.n	8005628 <HAL_SPI_Transmit+0x182>
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005616:	d00a      	beq.n	800562e <HAL_SPI_Transmit+0x188>
 8005618:	f7fe feaa 	bl	8004370 <HAL_GetTick>
 800561c:	4602      	mov	r2, r0
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	683a      	ldr	r2, [r7, #0]
 8005624:	429a      	cmp	r2, r3
 8005626:	d802      	bhi.n	800562e <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 8005628:	2303      	movs	r3, #3
 800562a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800562c:	e08e      	b.n	800574c <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005632:	b29b      	uxth	r3, r3
 8005634:	2b00      	cmp	r3, #0
 8005636:	d1d1      	bne.n	80055dc <HAL_SPI_Transmit+0x136>
 8005638:	e048      	b.n	80056cc <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d004      	beq.n	800564c <HAL_SPI_Transmit+0x1a6>
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005646:	b29b      	uxth	r3, r3
 8005648:	2b01      	cmp	r3, #1
 800564a:	d13a      	bne.n	80056c2 <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	330c      	adds	r3, #12
 8005652:	68ba      	ldr	r2, [r7, #8]
 8005654:	7812      	ldrb	r2, [r2, #0]
 8005656:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	3301      	adds	r3, #1
 800565c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005662:	b29b      	uxth	r3, r3
 8005664:	3b01      	subs	r3, #1
 8005666:	b29a      	uxth	r2, r3
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800566c:	e029      	b.n	80056c2 <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	f003 0302 	and.w	r3, r3, #2
 8005678:	2b02      	cmp	r3, #2
 800567a:	d110      	bne.n	800569e <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	330c      	adds	r3, #12
 8005682:	68ba      	ldr	r2, [r7, #8]
 8005684:	7812      	ldrb	r2, [r2, #0]
 8005686:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	3301      	adds	r3, #1
 800568c:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005692:	b29b      	uxth	r3, r3
 8005694:	3b01      	subs	r3, #1
 8005696:	b29a      	uxth	r2, r3
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	86da      	strh	r2, [r3, #54]	; 0x36
 800569c:	e011      	b.n	80056c2 <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d00b      	beq.n	80056bc <HAL_SPI_Transmit+0x216>
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056aa:	d00a      	beq.n	80056c2 <HAL_SPI_Transmit+0x21c>
 80056ac:	f7fe fe60 	bl	8004370 <HAL_GetTick>
 80056b0:	4602      	mov	r2, r0
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	1ad3      	subs	r3, r2, r3
 80056b6:	683a      	ldr	r2, [r7, #0]
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d802      	bhi.n	80056c2 <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 80056bc:	2303      	movs	r3, #3
 80056be:	77fb      	strb	r3, [r7, #31]
          goto error;
 80056c0:	e044      	b.n	800574c <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d1d0      	bne.n	800566e <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80056cc:	69bb      	ldr	r3, [r7, #24]
 80056ce:	9300      	str	r3, [sp, #0]
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	2201      	movs	r2, #1
 80056d4:	2102      	movs	r1, #2
 80056d6:	68f8      	ldr	r0, [r7, #12]
 80056d8:	f000 f845 	bl	8005766 <SPI_WaitFlagStateUntilTimeout>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d002      	beq.n	80056e8 <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 80056e2:	2303      	movs	r3, #3
 80056e4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80056e6:	e031      	b.n	800574c <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80056e8:	69ba      	ldr	r2, [r7, #24]
 80056ea:	6839      	ldr	r1, [r7, #0]
 80056ec:	68f8      	ldr	r0, [r7, #12]
 80056ee:	f000 f8a3 	bl	8005838 <SPI_CheckFlag_BSY>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d005      	beq.n	8005704 <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2220      	movs	r2, #32
 8005700:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005702:	e023      	b.n	800574c <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d10a      	bne.n	8005722 <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800570c:	2300      	movs	r3, #0
 800570e:	617b      	str	r3, [r7, #20]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	68db      	ldr	r3, [r3, #12]
 8005716:	617b      	str	r3, [r7, #20]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	617b      	str	r3, [r7, #20]
 8005720:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005726:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800572a:	d107      	bne.n	800573c <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800573a:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005740:	2b00      	cmp	r3, #0
 8005742:	d002      	beq.n	800574a <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 8005744:	2301      	movs	r3, #1
 8005746:	77fb      	strb	r3, [r7, #31]
 8005748:	e000      	b.n	800574c <HAL_SPI_Transmit+0x2a6>
  }

error:
 800574a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2200      	movs	r2, #0
 8005758:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800575c:	7ffb      	ldrb	r3, [r7, #31]
}
 800575e:	4618      	mov	r0, r3
 8005760:	3720      	adds	r7, #32
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}

08005766 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8005766:	b580      	push	{r7, lr}
 8005768:	b084      	sub	sp, #16
 800576a:	af00      	add	r7, sp, #0
 800576c:	60f8      	str	r0, [r7, #12]
 800576e:	60b9      	str	r1, [r7, #8]
 8005770:	607a      	str	r2, [r7, #4]
 8005772:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8005774:	e04d      	b.n	8005812 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800577c:	d049      	beq.n	8005812 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d007      	beq.n	8005794 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8005784:	f7fe fdf4 	bl	8004370 <HAL_GetTick>
 8005788:	4602      	mov	r2, r0
 800578a:	69bb      	ldr	r3, [r7, #24]
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	683a      	ldr	r2, [r7, #0]
 8005790:	429a      	cmp	r2, r3
 8005792:	d83e      	bhi.n	8005812 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	685a      	ldr	r2, [r3, #4]
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80057a2:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057ac:	d111      	bne.n	80057d2 <SPI_WaitFlagStateUntilTimeout+0x6c>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057b6:	d004      	beq.n	80057c2 <SPI_WaitFlagStateUntilTimeout+0x5c>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057c0:	d107      	bne.n	80057d2 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057d0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057da:	d110      	bne.n	80057fe <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	6819      	ldr	r1, [r3, #0]
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80057ea:	400b      	ands	r3, r1
 80057ec:	6013      	str	r3, [r2, #0]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80057fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2201      	movs	r2, #1
 8005802:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2200      	movs	r2, #0
 800580a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800580e:	2303      	movs	r3, #3
 8005810:	e00e      	b.n	8005830 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	689a      	ldr	r2, [r3, #8]
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	4013      	ands	r3, r2
 800581c:	68ba      	ldr	r2, [r7, #8]
 800581e:	429a      	cmp	r2, r3
 8005820:	d101      	bne.n	8005826 <SPI_WaitFlagStateUntilTimeout+0xc0>
 8005822:	2201      	movs	r2, #1
 8005824:	e000      	b.n	8005828 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8005826:	2200      	movs	r2, #0
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	429a      	cmp	r2, r3
 800582c:	d1a3      	bne.n	8005776 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800582e:	2300      	movs	r3, #0
}
 8005830:	4618      	mov	r0, r3
 8005832:	3710      	adds	r7, #16
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b086      	sub	sp, #24
 800583c:	af02      	add	r7, sp, #8
 800583e:	60f8      	str	r0, [r7, #12]
 8005840:	60b9      	str	r1, [r7, #8]
 8005842:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	9300      	str	r3, [sp, #0]
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	2200      	movs	r2, #0
 800584c:	2180      	movs	r1, #128	; 0x80
 800584e:	68f8      	ldr	r0, [r7, #12]
 8005850:	f7ff ff89 	bl	8005766 <SPI_WaitFlagStateUntilTimeout>
 8005854:	4603      	mov	r3, r0
 8005856:	2b00      	cmp	r3, #0
 8005858:	d007      	beq.n	800586a <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800585e:	f043 0220 	orr.w	r2, r3, #32
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e000      	b.n	800586c <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 800586a:	2300      	movs	r3, #0
}
 800586c:	4618      	mov	r0, r3
 800586e:	3710      	adds	r7, #16
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}

08005874 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b082      	sub	sp, #8
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d101      	bne.n	8005886 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e057      	b.n	8005936 <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800588c:	b2db      	uxtb	r3, r3
 800588e:	2b00      	cmp	r3, #0
 8005890:	d102      	bne.n	8005898 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f7ff fdfe 	bl	8005494 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2202      	movs	r2, #2
 800589c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058ae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	685a      	ldr	r2, [r3, #4]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	431a      	orrs	r2, r3
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	68db      	ldr	r3, [r3, #12]
 80058be:	431a      	orrs	r2, r3
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	431a      	orrs	r2, r3
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	695b      	ldr	r3, [r3, #20]
 80058ca:	431a      	orrs	r2, r3
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058d4:	431a      	orrs	r2, r3
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	69db      	ldr	r3, [r3, #28]
 80058da:	431a      	orrs	r2, r3
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6a1b      	ldr	r3, [r3, #32]
 80058e0:	ea42 0103 	orr.w	r1, r2, r3
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	430a      	orrs	r2, r1
 80058ee:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	699b      	ldr	r3, [r3, #24]
 80058f4:	0c1b      	lsrs	r3, r3, #16
 80058f6:	f003 0104 	and.w	r1, r3, #4
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	430a      	orrs	r2, r1
 8005904:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	687a      	ldr	r2, [r7, #4]
 800590c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800590e:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	69da      	ldr	r2, [r3, #28]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800591e:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8005920:	4b07      	ldr	r3, [pc, #28]	; (8005940 <HAL_SPI_Init+0xcc>)
 8005922:	2200      	movs	r2, #0
 8005924:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8005934:	2300      	movs	r3, #0
}
 8005936:	4618      	mov	r0, r3
 8005938:	3708      	adds	r7, #8
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
 800593e:	bf00      	nop
 8005940:	20000fb8 	.word	0x20000fb8

08005944 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b082      	sub	sp, #8
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d101      	bne.n	8005956 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	e01d      	b.n	8005992 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800595c:	b2db      	uxtb	r3, r3
 800595e:	2b00      	cmp	r3, #0
 8005960:	d106      	bne.n	8005970 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f000 f815 	bl	800599a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2202      	movs	r2, #2
 8005974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	3304      	adds	r3, #4
 8005980:	4619      	mov	r1, r3
 8005982:	4610      	mov	r0, r2
 8005984:	f000 f836 	bl	80059f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	3708      	adds	r7, #8
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}

0800599a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800599a:	b480      	push	{r7}
 800599c:	b083      	sub	sp, #12
 800599e:	af00      	add	r7, sp, #0
 80059a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80059a2:	bf00      	nop
 80059a4:	370c      	adds	r7, #12
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bc80      	pop	{r7}
 80059aa:	4770      	bx	lr

080059ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b085      	sub	sp, #20
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68da      	ldr	r2, [r3, #12]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f042 0201 	orr.w	r2, r2, #1
 80059c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	f003 0307 	and.w	r3, r3, #7
 80059ce:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2b06      	cmp	r3, #6
 80059d4:	d007      	beq.n	80059e6 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f042 0201 	orr.w	r2, r2, #1
 80059e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80059e6:	2300      	movs	r3, #0
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3714      	adds	r7, #20
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bc80      	pop	{r7}
 80059f0:	4770      	bx	lr
	...

080059f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b085      	sub	sp, #20
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
 80059fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	4a29      	ldr	r2, [pc, #164]	; (8005aac <TIM_Base_SetConfig+0xb8>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d00b      	beq.n	8005a24 <TIM_Base_SetConfig+0x30>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a12:	d007      	beq.n	8005a24 <TIM_Base_SetConfig+0x30>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	4a26      	ldr	r2, [pc, #152]	; (8005ab0 <TIM_Base_SetConfig+0xbc>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d003      	beq.n	8005a24 <TIM_Base_SetConfig+0x30>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	4a25      	ldr	r2, [pc, #148]	; (8005ab4 <TIM_Base_SetConfig+0xc0>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d108      	bne.n	8005a36 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	68fa      	ldr	r2, [r7, #12]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a1c      	ldr	r2, [pc, #112]	; (8005aac <TIM_Base_SetConfig+0xb8>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d00b      	beq.n	8005a56 <TIM_Base_SetConfig+0x62>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a44:	d007      	beq.n	8005a56 <TIM_Base_SetConfig+0x62>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a19      	ldr	r2, [pc, #100]	; (8005ab0 <TIM_Base_SetConfig+0xbc>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d003      	beq.n	8005a56 <TIM_Base_SetConfig+0x62>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a18      	ldr	r2, [pc, #96]	; (8005ab4 <TIM_Base_SetConfig+0xc0>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d108      	bne.n	8005a68 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	68db      	ldr	r3, [r3, #12]
 8005a62:	68fa      	ldr	r2, [r7, #12]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	689a      	ldr	r2, [r3, #8]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	4a07      	ldr	r2, [pc, #28]	; (8005aac <TIM_Base_SetConfig+0xb8>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d103      	bne.n	8005a9c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	691a      	ldr	r2, [r3, #16]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	615a      	str	r2, [r3, #20]
}
 8005aa2:	bf00      	nop
 8005aa4:	3714      	adds	r7, #20
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bc80      	pop	{r7}
 8005aaa:	4770      	bx	lr
 8005aac:	40012c00 	.word	0x40012c00
 8005ab0:	40000400 	.word	0x40000400
 8005ab4:	40000800 	.word	0x40000800

08005ab8 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b082      	sub	sp, #8
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d101      	bne.n	8005aca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e03f      	b.n	8005b4a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d106      	bne.n	8005ae4 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f7fd f9fc 	bl	8002edc <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2224      	movs	r2, #36	; 0x24
 8005ae8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	68da      	ldr	r2, [r3, #12]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005afa:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f000 fae3 	bl	80060c8 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	691a      	ldr	r2, [r3, #16]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	695a      	ldr	r2, [r3, #20]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b20:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	68da      	ldr	r2, [r3, #12]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b30:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2220      	movs	r2, #32
 8005b3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2220      	movs	r2, #32
 8005b44:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8005b48:	2300      	movs	r3, #0
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3708      	adds	r7, #8
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}

08005b52 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b52:	b480      	push	{r7}
 8005b54:	b085      	sub	sp, #20
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	60f8      	str	r0, [r7, #12]
 8005b5a:	60b9      	str	r1, [r7, #8]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	2b20      	cmp	r3, #32
 8005b6a:	d130      	bne.n	8005bce <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d002      	beq.n	8005b78 <HAL_UART_Transmit_IT+0x26>
 8005b72:	88fb      	ldrh	r3, [r7, #6]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d101      	bne.n	8005b7c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e029      	b.n	8005bd0 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d101      	bne.n	8005b8a <HAL_UART_Transmit_IT+0x38>
 8005b86:	2302      	movs	r3, #2
 8005b88:	e022      	b.n	8005bd0 <HAL_UART_Transmit_IT+0x7e>
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	88fa      	ldrh	r2, [r7, #6]
 8005b9c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	88fa      	ldrh	r2, [r7, #6]
 8005ba2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2221      	movs	r2, #33	; 0x21
 8005bae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	68da      	ldr	r2, [r3, #12]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005bc8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	e000      	b.n	8005bd0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005bce:	2302      	movs	r3, #2
  }
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3714      	adds	r7, #20
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bc80      	pop	{r7}
 8005bd8:	4770      	bx	lr

08005bda <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005bda:	b480      	push	{r7}
 8005bdc:	b085      	sub	sp, #20
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	60f8      	str	r0, [r7, #12]
 8005be2:	60b9      	str	r1, [r7, #8]
 8005be4:	4613      	mov	r3, r2
 8005be6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005bee:	b2db      	uxtb	r3, r3
 8005bf0:	2b20      	cmp	r3, #32
 8005bf2:	d140      	bne.n	8005c76 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d002      	beq.n	8005c00 <HAL_UART_Receive_IT+0x26>
 8005bfa:	88fb      	ldrh	r3, [r7, #6]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d101      	bne.n	8005c04 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e039      	b.n	8005c78 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d101      	bne.n	8005c12 <HAL_UART_Receive_IT+0x38>
 8005c0e:	2302      	movs	r3, #2
 8005c10:	e032      	b.n	8005c78 <HAL_UART_Receive_IT+0x9e>
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2201      	movs	r2, #1
 8005c16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	68ba      	ldr	r2, [r7, #8]
 8005c1e:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	88fa      	ldrh	r2, [r7, #6]
 8005c24:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	88fa      	ldrh	r2, [r7, #6]
 8005c2a:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2222      	movs	r2, #34	; 0x22
 8005c36:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	68da      	ldr	r2, [r3, #12]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c50:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	695a      	ldr	r2, [r3, #20]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f042 0201 	orr.w	r2, r2, #1
 8005c60:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68da      	ldr	r2, [r3, #12]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f042 0220 	orr.w	r2, r2, #32
 8005c70:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005c72:	2300      	movs	r3, #0
 8005c74:	e000      	b.n	8005c78 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005c76:	2302      	movs	r3, #2
  }
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3714      	adds	r7, #20
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bc80      	pop	{r7}
 8005c80:	4770      	bx	lr
	...

08005c84 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b088      	sub	sp, #32
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	695b      	ldr	r3, [r3, #20]
 8005ca2:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005cac:	69fb      	ldr	r3, [r7, #28]
 8005cae:	f003 030f 	and.w	r3, r3, #15
 8005cb2:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d10d      	bne.n	8005cd6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	f003 0320 	and.w	r3, r3, #32
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d008      	beq.n	8005cd6 <HAL_UART_IRQHandler+0x52>
 8005cc4:	69bb      	ldr	r3, [r7, #24]
 8005cc6:	f003 0320 	and.w	r3, r3, #32
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d003      	beq.n	8005cd6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f979 	bl	8005fc6 <UART_Receive_IT>
      return;
 8005cd4:	e0cb      	b.n	8005e6e <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	f000 80ab 	beq.w	8005e34 <HAL_UART_IRQHandler+0x1b0>
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	f003 0301 	and.w	r3, r3, #1
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d105      	bne.n	8005cf4 <HAL_UART_IRQHandler+0x70>
 8005ce8:	69bb      	ldr	r3, [r7, #24]
 8005cea:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	f000 80a0 	beq.w	8005e34 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	f003 0301 	and.w	r3, r3, #1
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d00a      	beq.n	8005d14 <HAL_UART_IRQHandler+0x90>
 8005cfe:	69bb      	ldr	r3, [r7, #24]
 8005d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d005      	beq.n	8005d14 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d0c:	f043 0201 	orr.w	r2, r3, #1
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005d14:	69fb      	ldr	r3, [r7, #28]
 8005d16:	f003 0304 	and.w	r3, r3, #4
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d00a      	beq.n	8005d34 <HAL_UART_IRQHandler+0xb0>
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	f003 0301 	and.w	r3, r3, #1
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d005      	beq.n	8005d34 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d2c:	f043 0202 	orr.w	r2, r3, #2
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005d34:	69fb      	ldr	r3, [r7, #28]
 8005d36:	f003 0302 	and.w	r3, r3, #2
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d00a      	beq.n	8005d54 <HAL_UART_IRQHandler+0xd0>
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	f003 0301 	and.w	r3, r3, #1
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d005      	beq.n	8005d54 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d4c:	f043 0204 	orr.w	r2, r3, #4
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005d54:	69fb      	ldr	r3, [r7, #28]
 8005d56:	f003 0308 	and.w	r3, r3, #8
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d00a      	beq.n	8005d74 <HAL_UART_IRQHandler+0xf0>
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	f003 0301 	and.w	r3, r3, #1
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d005      	beq.n	8005d74 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d6c:	f043 0208 	orr.w	r2, r3, #8
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d077      	beq.n	8005e6c <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d7c:	69fb      	ldr	r3, [r7, #28]
 8005d7e:	f003 0320 	and.w	r3, r3, #32
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d007      	beq.n	8005d96 <HAL_UART_IRQHandler+0x112>
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	f003 0320 	and.w	r3, r3, #32
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d002      	beq.n	8005d96 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	f000 f918 	bl	8005fc6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	695b      	ldr	r3, [r3, #20]
 8005d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	bf14      	ite	ne
 8005da4:	2301      	movne	r3, #1
 8005da6:	2300      	moveq	r3, #0
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005db0:	f003 0308 	and.w	r3, r3, #8
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d102      	bne.n	8005dbe <HAL_UART_IRQHandler+0x13a>
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d031      	beq.n	8005e22 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f000 f863 	bl	8005e8a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	695b      	ldr	r3, [r3, #20]
 8005dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d023      	beq.n	8005e1a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	695a      	ldr	r2, [r3, #20]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005de0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d013      	beq.n	8005e12 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dee:	4a21      	ldr	r2, [pc, #132]	; (8005e74 <HAL_UART_IRQHandler+0x1f0>)
 8005df0:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7fe fc02 	bl	8004600 <HAL_DMA_Abort_IT>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d016      	beq.n	8005e30 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005e0c:	4610      	mov	r0, r2
 8005e0e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e10:	e00e      	b.n	8005e30 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f7fd f93a 	bl	800308c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e18:	e00a      	b.n	8005e30 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f7fd f936 	bl	800308c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e20:	e006      	b.n	8005e30 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f7fd f932 	bl	800308c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005e2e:	e01d      	b.n	8005e6c <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e30:	bf00      	nop
    return;
 8005e32:	e01b      	b.n	8005e6c <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e34:	69fb      	ldr	r3, [r7, #28]
 8005e36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d008      	beq.n	8005e50 <HAL_UART_IRQHandler+0x1cc>
 8005e3e:	69bb      	ldr	r3, [r7, #24]
 8005e40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d003      	beq.n	8005e50 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f000 f84f 	bl	8005eec <UART_Transmit_IT>
    return;
 8005e4e:	e00e      	b.n	8005e6e <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d009      	beq.n	8005e6e <HAL_UART_IRQHandler+0x1ea>
 8005e5a:	69bb      	ldr	r3, [r7, #24]
 8005e5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d004      	beq.n	8005e6e <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f000 f896 	bl	8005f96 <UART_EndTransmit_IT>
    return;
 8005e6a:	e000      	b.n	8005e6e <HAL_UART_IRQHandler+0x1ea>
    return;
 8005e6c:	bf00      	nop
  }
}
 8005e6e:	3720      	adds	r7, #32
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}
 8005e74:	08005ec5 	.word	0x08005ec5

08005e78 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8005e80:	bf00      	nop
 8005e82:	370c      	adds	r7, #12
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bc80      	pop	{r7}
 8005e88:	4770      	bx	lr

08005e8a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e8a:	b480      	push	{r7}
 8005e8c:	b083      	sub	sp, #12
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	68da      	ldr	r2, [r3, #12]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005ea0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	695a      	ldr	r2, [r3, #20]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f022 0201 	bic.w	r2, r2, #1
 8005eb0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2220      	movs	r2, #32
 8005eb6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005eba:	bf00      	nop
 8005ebc:	370c      	adds	r7, #12
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bc80      	pop	{r7}
 8005ec2:	4770      	bx	lr

08005ec4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b084      	sub	sp, #16
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ed0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2200      	movs	r2, #0
 8005edc:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8005ede:	68f8      	ldr	r0, [r7, #12]
 8005ee0:	f7fd f8d4 	bl	800308c <HAL_UART_ErrorCallback>
}
 8005ee4:	bf00      	nop
 8005ee6:	3710      	adds	r7, #16
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}

08005eec <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b085      	sub	sp, #20
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005efa:	b2db      	uxtb	r3, r3
 8005efc:	2b21      	cmp	r3, #33	; 0x21
 8005efe:	d144      	bne.n	8005f8a <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f08:	d11a      	bne.n	8005f40 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a1b      	ldr	r3, [r3, #32]
 8005f0e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	881b      	ldrh	r3, [r3, #0]
 8005f14:	461a      	mov	r2, r3
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f1e:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	691b      	ldr	r3, [r3, #16]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d105      	bne.n	8005f34 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6a1b      	ldr	r3, [r3, #32]
 8005f2c:	1c9a      	adds	r2, r3, #2
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	621a      	str	r2, [r3, #32]
 8005f32:	e00e      	b.n	8005f52 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a1b      	ldr	r3, [r3, #32]
 8005f38:	1c5a      	adds	r2, r3, #1
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	621a      	str	r2, [r3, #32]
 8005f3e:	e008      	b.n	8005f52 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6a1b      	ldr	r3, [r3, #32]
 8005f44:	1c59      	adds	r1, r3, #1
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	6211      	str	r1, [r2, #32]
 8005f4a:	781a      	ldrb	r2, [r3, #0]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	3b01      	subs	r3, #1
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	687a      	ldr	r2, [r7, #4]
 8005f5e:	4619      	mov	r1, r3
 8005f60:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d10f      	bne.n	8005f86 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68da      	ldr	r2, [r3, #12]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f74:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68da      	ldr	r2, [r3, #12]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f84:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005f86:	2300      	movs	r3, #0
 8005f88:	e000      	b.n	8005f8c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005f8a:	2302      	movs	r3, #2
  }
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3714      	adds	r7, #20
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bc80      	pop	{r7}
 8005f94:	4770      	bx	lr

08005f96 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005f96:	b580      	push	{r7, lr}
 8005f98:	b082      	sub	sp, #8
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	68da      	ldr	r2, [r3, #12]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fac:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2220      	movs	r2, #32
 8005fb2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8005fb6:	6878      	ldr	r0, [r7, #4]
 8005fb8:	f7ff ff5e 	bl	8005e78 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3708      	adds	r7, #8
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}

08005fc6 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005fc6:	b580      	push	{r7, lr}
 8005fc8:	b084      	sub	sp, #16
 8005fca:	af00      	add	r7, sp, #0
 8005fcc:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005fd4:	b2db      	uxtb	r3, r3
 8005fd6:	2b22      	cmp	r3, #34	; 0x22
 8005fd8:	d171      	bne.n	80060be <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fe2:	d123      	bne.n	800602c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fe8:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	691b      	ldr	r3, [r3, #16]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d10e      	bne.n	8006010 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	b29b      	uxth	r3, r3
 8005ffa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ffe:	b29a      	uxth	r2, r3
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006008:	1c9a      	adds	r2, r3, #2
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	629a      	str	r2, [r3, #40]	; 0x28
 800600e:	e029      	b.n	8006064 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	b29b      	uxth	r3, r3
 8006018:	b2db      	uxtb	r3, r3
 800601a:	b29a      	uxth	r2, r3
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006024:	1c5a      	adds	r2, r3, #1
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	629a      	str	r2, [r3, #40]	; 0x28
 800602a:	e01b      	b.n	8006064 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	691b      	ldr	r3, [r3, #16]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d10a      	bne.n	800604a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	6858      	ldr	r0, [r3, #4]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800603e:	1c59      	adds	r1, r3, #1
 8006040:	687a      	ldr	r2, [r7, #4]
 8006042:	6291      	str	r1, [r2, #40]	; 0x28
 8006044:	b2c2      	uxtb	r2, r0
 8006046:	701a      	strb	r2, [r3, #0]
 8006048:	e00c      	b.n	8006064 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	b2da      	uxtb	r2, r3
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006056:	1c58      	adds	r0, r3, #1
 8006058:	6879      	ldr	r1, [r7, #4]
 800605a:	6288      	str	r0, [r1, #40]	; 0x28
 800605c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006060:	b2d2      	uxtb	r2, r2
 8006062:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006068:	b29b      	uxth	r3, r3
 800606a:	3b01      	subs	r3, #1
 800606c:	b29b      	uxth	r3, r3
 800606e:	687a      	ldr	r2, [r7, #4]
 8006070:	4619      	mov	r1, r3
 8006072:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006074:	2b00      	cmp	r3, #0
 8006076:	d120      	bne.n	80060ba <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	68da      	ldr	r2, [r3, #12]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f022 0220 	bic.w	r2, r2, #32
 8006086:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	68da      	ldr	r2, [r3, #12]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006096:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	695a      	ldr	r2, [r3, #20]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f022 0201 	bic.w	r2, r2, #1
 80060a6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2220      	movs	r2, #32
 80060ac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f7fc fec1 	bl	8002e38 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80060b6:	2300      	movs	r3, #0
 80060b8:	e002      	b.n	80060c0 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80060ba:	2300      	movs	r3, #0
 80060bc:	e000      	b.n	80060c0 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80060be:	2302      	movs	r3, #2
  }
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3710      	adds	r7, #16
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}

080060c8 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060c8:	b5b0      	push	{r4, r5, r7, lr}
 80060ca:	b084      	sub	sp, #16
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80060d0:	2300      	movs	r3, #0
 80060d2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	68da      	ldr	r2, [r3, #12]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	430a      	orrs	r2, r1
 80060e8:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	689a      	ldr	r2, [r3, #8]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	431a      	orrs	r2, r3
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	695b      	ldr	r3, [r3, #20]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	68fa      	ldr	r2, [r7, #12]
 80060fc:	4313      	orrs	r3, r2
 80060fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	68db      	ldr	r3, [r3, #12]
 8006106:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800610a:	f023 030c 	bic.w	r3, r3, #12
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	6812      	ldr	r2, [r2, #0]
 8006112:	68f9      	ldr	r1, [r7, #12]
 8006114:	430b      	orrs	r3, r1
 8006116:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	695b      	ldr	r3, [r3, #20]
 800611e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	699a      	ldr	r2, [r3, #24]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	430a      	orrs	r2, r1
 800612c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a6f      	ldr	r2, [pc, #444]	; (80062f0 <UART_SetConfig+0x228>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d16b      	bne.n	8006210 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006138:	f7ff f97a 	bl	8005430 <HAL_RCC_GetPCLK2Freq>
 800613c:	4602      	mov	r2, r0
 800613e:	4613      	mov	r3, r2
 8006140:	009b      	lsls	r3, r3, #2
 8006142:	4413      	add	r3, r2
 8006144:	009a      	lsls	r2, r3, #2
 8006146:	441a      	add	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	009b      	lsls	r3, r3, #2
 800614e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006152:	4a68      	ldr	r2, [pc, #416]	; (80062f4 <UART_SetConfig+0x22c>)
 8006154:	fba2 2303 	umull	r2, r3, r2, r3
 8006158:	095b      	lsrs	r3, r3, #5
 800615a:	011c      	lsls	r4, r3, #4
 800615c:	f7ff f968 	bl	8005430 <HAL_RCC_GetPCLK2Freq>
 8006160:	4602      	mov	r2, r0
 8006162:	4613      	mov	r3, r2
 8006164:	009b      	lsls	r3, r3, #2
 8006166:	4413      	add	r3, r2
 8006168:	009a      	lsls	r2, r3, #2
 800616a:	441a      	add	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	009b      	lsls	r3, r3, #2
 8006172:	fbb2 f5f3 	udiv	r5, r2, r3
 8006176:	f7ff f95b 	bl	8005430 <HAL_RCC_GetPCLK2Freq>
 800617a:	4602      	mov	r2, r0
 800617c:	4613      	mov	r3, r2
 800617e:	009b      	lsls	r3, r3, #2
 8006180:	4413      	add	r3, r2
 8006182:	009a      	lsls	r2, r3, #2
 8006184:	441a      	add	r2, r3
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	009b      	lsls	r3, r3, #2
 800618c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006190:	4a58      	ldr	r2, [pc, #352]	; (80062f4 <UART_SetConfig+0x22c>)
 8006192:	fba2 2303 	umull	r2, r3, r2, r3
 8006196:	095b      	lsrs	r3, r3, #5
 8006198:	2264      	movs	r2, #100	; 0x64
 800619a:	fb02 f303 	mul.w	r3, r2, r3
 800619e:	1aeb      	subs	r3, r5, r3
 80061a0:	011b      	lsls	r3, r3, #4
 80061a2:	3332      	adds	r3, #50	; 0x32
 80061a4:	4a53      	ldr	r2, [pc, #332]	; (80062f4 <UART_SetConfig+0x22c>)
 80061a6:	fba2 2303 	umull	r2, r3, r2, r3
 80061aa:	095b      	lsrs	r3, r3, #5
 80061ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80061b0:	441c      	add	r4, r3
 80061b2:	f7ff f93d 	bl	8005430 <HAL_RCC_GetPCLK2Freq>
 80061b6:	4602      	mov	r2, r0
 80061b8:	4613      	mov	r3, r2
 80061ba:	009b      	lsls	r3, r3, #2
 80061bc:	4413      	add	r3, r2
 80061be:	009a      	lsls	r2, r3, #2
 80061c0:	441a      	add	r2, r3
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	fbb2 f5f3 	udiv	r5, r2, r3
 80061cc:	f7ff f930 	bl	8005430 <HAL_RCC_GetPCLK2Freq>
 80061d0:	4602      	mov	r2, r0
 80061d2:	4613      	mov	r3, r2
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	4413      	add	r3, r2
 80061d8:	009a      	lsls	r2, r3, #2
 80061da:	441a      	add	r2, r3
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	009b      	lsls	r3, r3, #2
 80061e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80061e6:	4a43      	ldr	r2, [pc, #268]	; (80062f4 <UART_SetConfig+0x22c>)
 80061e8:	fba2 2303 	umull	r2, r3, r2, r3
 80061ec:	095b      	lsrs	r3, r3, #5
 80061ee:	2264      	movs	r2, #100	; 0x64
 80061f0:	fb02 f303 	mul.w	r3, r2, r3
 80061f4:	1aeb      	subs	r3, r5, r3
 80061f6:	011b      	lsls	r3, r3, #4
 80061f8:	3332      	adds	r3, #50	; 0x32
 80061fa:	4a3e      	ldr	r2, [pc, #248]	; (80062f4 <UART_SetConfig+0x22c>)
 80061fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006200:	095b      	lsrs	r3, r3, #5
 8006202:	f003 020f 	and.w	r2, r3, #15
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4422      	add	r2, r4
 800620c:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800620e:	e06a      	b.n	80062e6 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006210:	f7ff f8fa 	bl	8005408 <HAL_RCC_GetPCLK1Freq>
 8006214:	4602      	mov	r2, r0
 8006216:	4613      	mov	r3, r2
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	4413      	add	r3, r2
 800621c:	009a      	lsls	r2, r3, #2
 800621e:	441a      	add	r2, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	009b      	lsls	r3, r3, #2
 8006226:	fbb2 f3f3 	udiv	r3, r2, r3
 800622a:	4a32      	ldr	r2, [pc, #200]	; (80062f4 <UART_SetConfig+0x22c>)
 800622c:	fba2 2303 	umull	r2, r3, r2, r3
 8006230:	095b      	lsrs	r3, r3, #5
 8006232:	011c      	lsls	r4, r3, #4
 8006234:	f7ff f8e8 	bl	8005408 <HAL_RCC_GetPCLK1Freq>
 8006238:	4602      	mov	r2, r0
 800623a:	4613      	mov	r3, r2
 800623c:	009b      	lsls	r3, r3, #2
 800623e:	4413      	add	r3, r2
 8006240:	009a      	lsls	r2, r3, #2
 8006242:	441a      	add	r2, r3
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	009b      	lsls	r3, r3, #2
 800624a:	fbb2 f5f3 	udiv	r5, r2, r3
 800624e:	f7ff f8db 	bl	8005408 <HAL_RCC_GetPCLK1Freq>
 8006252:	4602      	mov	r2, r0
 8006254:	4613      	mov	r3, r2
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	4413      	add	r3, r2
 800625a:	009a      	lsls	r2, r3, #2
 800625c:	441a      	add	r2, r3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	fbb2 f3f3 	udiv	r3, r2, r3
 8006268:	4a22      	ldr	r2, [pc, #136]	; (80062f4 <UART_SetConfig+0x22c>)
 800626a:	fba2 2303 	umull	r2, r3, r2, r3
 800626e:	095b      	lsrs	r3, r3, #5
 8006270:	2264      	movs	r2, #100	; 0x64
 8006272:	fb02 f303 	mul.w	r3, r2, r3
 8006276:	1aeb      	subs	r3, r5, r3
 8006278:	011b      	lsls	r3, r3, #4
 800627a:	3332      	adds	r3, #50	; 0x32
 800627c:	4a1d      	ldr	r2, [pc, #116]	; (80062f4 <UART_SetConfig+0x22c>)
 800627e:	fba2 2303 	umull	r2, r3, r2, r3
 8006282:	095b      	lsrs	r3, r3, #5
 8006284:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006288:	441c      	add	r4, r3
 800628a:	f7ff f8bd 	bl	8005408 <HAL_RCC_GetPCLK1Freq>
 800628e:	4602      	mov	r2, r0
 8006290:	4613      	mov	r3, r2
 8006292:	009b      	lsls	r3, r3, #2
 8006294:	4413      	add	r3, r2
 8006296:	009a      	lsls	r2, r3, #2
 8006298:	441a      	add	r2, r3
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	009b      	lsls	r3, r3, #2
 80062a0:	fbb2 f5f3 	udiv	r5, r2, r3
 80062a4:	f7ff f8b0 	bl	8005408 <HAL_RCC_GetPCLK1Freq>
 80062a8:	4602      	mov	r2, r0
 80062aa:	4613      	mov	r3, r2
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	4413      	add	r3, r2
 80062b0:	009a      	lsls	r2, r3, #2
 80062b2:	441a      	add	r2, r3
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	009b      	lsls	r3, r3, #2
 80062ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80062be:	4a0d      	ldr	r2, [pc, #52]	; (80062f4 <UART_SetConfig+0x22c>)
 80062c0:	fba2 2303 	umull	r2, r3, r2, r3
 80062c4:	095b      	lsrs	r3, r3, #5
 80062c6:	2264      	movs	r2, #100	; 0x64
 80062c8:	fb02 f303 	mul.w	r3, r2, r3
 80062cc:	1aeb      	subs	r3, r5, r3
 80062ce:	011b      	lsls	r3, r3, #4
 80062d0:	3332      	adds	r3, #50	; 0x32
 80062d2:	4a08      	ldr	r2, [pc, #32]	; (80062f4 <UART_SetConfig+0x22c>)
 80062d4:	fba2 2303 	umull	r2, r3, r2, r3
 80062d8:	095b      	lsrs	r3, r3, #5
 80062da:	f003 020f 	and.w	r2, r3, #15
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4422      	add	r2, r4
 80062e4:	609a      	str	r2, [r3, #8]
}
 80062e6:	bf00      	nop
 80062e8:	3710      	adds	r7, #16
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bdb0      	pop	{r4, r5, r7, pc}
 80062ee:	bf00      	nop
 80062f0:	40013800 	.word	0x40013800
 80062f4:	51eb851f 	.word	0x51eb851f

080062f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80062f8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80062fa:	e003      	b.n	8006304 <LoopCopyDataInit>

080062fc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80062fc:	4b12      	ldr	r3, [pc, #72]	; (8006348 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 80062fe:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006300:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006302:	3104      	adds	r1, #4

08006304 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006304:	4811      	ldr	r0, [pc, #68]	; (800634c <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8006306:	4b12      	ldr	r3, [pc, #72]	; (8006350 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8006308:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800630a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800630c:	d3f6      	bcc.n	80062fc <CopyDataInit>
  ldr r2, =_sbss
 800630e:	4a11      	ldr	r2, [pc, #68]	; (8006354 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8006310:	e002      	b.n	8006318 <LoopFillZerobss>

08006312 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006312:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006314:	f842 3b04 	str.w	r3, [r2], #4

08006318 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8006318:	4b0f      	ldr	r3, [pc, #60]	; (8006358 <LoopPaintStack+0x30>)
  cmp r2, r3
 800631a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800631c:	d3f9      	bcc.n	8006312 <FillZerobss>

  ldr r3, =0x55555555
 800631e:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8006322:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8006326:	4a0c      	ldr	r2, [pc, #48]	; (8006358 <LoopPaintStack+0x30>)

08006328 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8006328:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 800632c:	4594      	cmp	ip, r2
	bne LoopPaintStack
 800632e:	d1fb      	bne.n	8006328 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006330:	f7fd f848 	bl	80033c4 <SystemInit>
    bl  SystemCoreClockUpdate
 8006334:	f7fd f87a 	bl	800342c <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8006338:	f7fb fe7e 	bl	8002038 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 800633c:	f000 f816 	bl	800636c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006340:	f7fa fdf0 	bl	8000f24 <main>
  b Infinite_Loop
 8006344:	f000 b80a 	b.w	800635c <Default_Handler>
  ldr r3, =_sidata
 8006348:	0800e0f8 	.word	0x0800e0f8
  ldr r0, =_sdata
 800634c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006350:	200009f0 	.word	0x200009f0
  ldr r2, =_sbss
 8006354:	200009f0 	.word	0x200009f0
  ldr r3, = _ebss
 8006358:	200010b0 	.word	0x200010b0

0800635c <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800635c:	e7fe      	b.n	800635c <Default_Handler>
	...

08006360 <__errno>:
 8006360:	4b01      	ldr	r3, [pc, #4]	; (8006368 <__errno+0x8>)
 8006362:	6818      	ldr	r0, [r3, #0]
 8006364:	4770      	bx	lr
 8006366:	bf00      	nop
 8006368:	20000044 	.word	0x20000044

0800636c <__libc_init_array>:
 800636c:	b570      	push	{r4, r5, r6, lr}
 800636e:	2600      	movs	r6, #0
 8006370:	4d0c      	ldr	r5, [pc, #48]	; (80063a4 <__libc_init_array+0x38>)
 8006372:	4c0d      	ldr	r4, [pc, #52]	; (80063a8 <__libc_init_array+0x3c>)
 8006374:	1b64      	subs	r4, r4, r5
 8006376:	10a4      	asrs	r4, r4, #2
 8006378:	42a6      	cmp	r6, r4
 800637a:	d109      	bne.n	8006390 <__libc_init_array+0x24>
 800637c:	f006 f930 	bl	800c5e0 <_init>
 8006380:	2600      	movs	r6, #0
 8006382:	4d0a      	ldr	r5, [pc, #40]	; (80063ac <__libc_init_array+0x40>)
 8006384:	4c0a      	ldr	r4, [pc, #40]	; (80063b0 <__libc_init_array+0x44>)
 8006386:	1b64      	subs	r4, r4, r5
 8006388:	10a4      	asrs	r4, r4, #2
 800638a:	42a6      	cmp	r6, r4
 800638c:	d105      	bne.n	800639a <__libc_init_array+0x2e>
 800638e:	bd70      	pop	{r4, r5, r6, pc}
 8006390:	f855 3b04 	ldr.w	r3, [r5], #4
 8006394:	4798      	blx	r3
 8006396:	3601      	adds	r6, #1
 8006398:	e7ee      	b.n	8006378 <__libc_init_array+0xc>
 800639a:	f855 3b04 	ldr.w	r3, [r5], #4
 800639e:	4798      	blx	r3
 80063a0:	3601      	adds	r6, #1
 80063a2:	e7f2      	b.n	800638a <__libc_init_array+0x1e>
 80063a4:	0800e0ec 	.word	0x0800e0ec
 80063a8:	0800e0ec 	.word	0x0800e0ec
 80063ac:	0800e0ec 	.word	0x0800e0ec
 80063b0:	0800e0f4 	.word	0x0800e0f4

080063b4 <malloc>:
 80063b4:	4b02      	ldr	r3, [pc, #8]	; (80063c0 <malloc+0xc>)
 80063b6:	4601      	mov	r1, r0
 80063b8:	6818      	ldr	r0, [r3, #0]
 80063ba:	f000 b803 	b.w	80063c4 <_malloc_r>
 80063be:	bf00      	nop
 80063c0:	20000044 	.word	0x20000044

080063c4 <_malloc_r>:
 80063c4:	f101 030b 	add.w	r3, r1, #11
 80063c8:	2b16      	cmp	r3, #22
 80063ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063ce:	4605      	mov	r5, r0
 80063d0:	d906      	bls.n	80063e0 <_malloc_r+0x1c>
 80063d2:	f033 0707 	bics.w	r7, r3, #7
 80063d6:	d504      	bpl.n	80063e2 <_malloc_r+0x1e>
 80063d8:	230c      	movs	r3, #12
 80063da:	602b      	str	r3, [r5, #0]
 80063dc:	2400      	movs	r4, #0
 80063de:	e1ae      	b.n	800673e <_malloc_r+0x37a>
 80063e0:	2710      	movs	r7, #16
 80063e2:	42b9      	cmp	r1, r7
 80063e4:	d8f8      	bhi.n	80063d8 <_malloc_r+0x14>
 80063e6:	4628      	mov	r0, r5
 80063e8:	f000 fa36 	bl	8006858 <__malloc_lock>
 80063ec:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 80063f0:	4ec3      	ldr	r6, [pc, #780]	; (8006700 <_malloc_r+0x33c>)
 80063f2:	d238      	bcs.n	8006466 <_malloc_r+0xa2>
 80063f4:	f107 0208 	add.w	r2, r7, #8
 80063f8:	4432      	add	r2, r6
 80063fa:	6854      	ldr	r4, [r2, #4]
 80063fc:	f1a2 0108 	sub.w	r1, r2, #8
 8006400:	428c      	cmp	r4, r1
 8006402:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8006406:	d102      	bne.n	800640e <_malloc_r+0x4a>
 8006408:	68d4      	ldr	r4, [r2, #12]
 800640a:	42a2      	cmp	r2, r4
 800640c:	d010      	beq.n	8006430 <_malloc_r+0x6c>
 800640e:	6863      	ldr	r3, [r4, #4]
 8006410:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8006414:	f023 0303 	bic.w	r3, r3, #3
 8006418:	60ca      	str	r2, [r1, #12]
 800641a:	4423      	add	r3, r4
 800641c:	6091      	str	r1, [r2, #8]
 800641e:	685a      	ldr	r2, [r3, #4]
 8006420:	f042 0201 	orr.w	r2, r2, #1
 8006424:	605a      	str	r2, [r3, #4]
 8006426:	4628      	mov	r0, r5
 8006428:	f000 fa1c 	bl	8006864 <__malloc_unlock>
 800642c:	3408      	adds	r4, #8
 800642e:	e186      	b.n	800673e <_malloc_r+0x37a>
 8006430:	3302      	adds	r3, #2
 8006432:	4ab4      	ldr	r2, [pc, #720]	; (8006704 <_malloc_r+0x340>)
 8006434:	6934      	ldr	r4, [r6, #16]
 8006436:	4611      	mov	r1, r2
 8006438:	4294      	cmp	r4, r2
 800643a:	d077      	beq.n	800652c <_malloc_r+0x168>
 800643c:	6860      	ldr	r0, [r4, #4]
 800643e:	f020 0c03 	bic.w	ip, r0, #3
 8006442:	ebac 0007 	sub.w	r0, ip, r7
 8006446:	280f      	cmp	r0, #15
 8006448:	dd48      	ble.n	80064dc <_malloc_r+0x118>
 800644a:	19e1      	adds	r1, r4, r7
 800644c:	f040 0301 	orr.w	r3, r0, #1
 8006450:	f047 0701 	orr.w	r7, r7, #1
 8006454:	6067      	str	r7, [r4, #4]
 8006456:	e9c6 1104 	strd	r1, r1, [r6, #16]
 800645a:	e9c1 2202 	strd	r2, r2, [r1, #8]
 800645e:	604b      	str	r3, [r1, #4]
 8006460:	f844 000c 	str.w	r0, [r4, ip]
 8006464:	e7df      	b.n	8006426 <_malloc_r+0x62>
 8006466:	0a7b      	lsrs	r3, r7, #9
 8006468:	d02a      	beq.n	80064c0 <_malloc_r+0xfc>
 800646a:	2b04      	cmp	r3, #4
 800646c:	d812      	bhi.n	8006494 <_malloc_r+0xd0>
 800646e:	09bb      	lsrs	r3, r7, #6
 8006470:	3338      	adds	r3, #56	; 0x38
 8006472:	1c5a      	adds	r2, r3, #1
 8006474:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8006478:	6854      	ldr	r4, [r2, #4]
 800647a:	f1a2 0c08 	sub.w	ip, r2, #8
 800647e:	4564      	cmp	r4, ip
 8006480:	d006      	beq.n	8006490 <_malloc_r+0xcc>
 8006482:	6862      	ldr	r2, [r4, #4]
 8006484:	f022 0203 	bic.w	r2, r2, #3
 8006488:	1bd0      	subs	r0, r2, r7
 800648a:	280f      	cmp	r0, #15
 800648c:	dd1c      	ble.n	80064c8 <_malloc_r+0x104>
 800648e:	3b01      	subs	r3, #1
 8006490:	3301      	adds	r3, #1
 8006492:	e7ce      	b.n	8006432 <_malloc_r+0x6e>
 8006494:	2b14      	cmp	r3, #20
 8006496:	d801      	bhi.n	800649c <_malloc_r+0xd8>
 8006498:	335b      	adds	r3, #91	; 0x5b
 800649a:	e7ea      	b.n	8006472 <_malloc_r+0xae>
 800649c:	2b54      	cmp	r3, #84	; 0x54
 800649e:	d802      	bhi.n	80064a6 <_malloc_r+0xe2>
 80064a0:	0b3b      	lsrs	r3, r7, #12
 80064a2:	336e      	adds	r3, #110	; 0x6e
 80064a4:	e7e5      	b.n	8006472 <_malloc_r+0xae>
 80064a6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80064aa:	d802      	bhi.n	80064b2 <_malloc_r+0xee>
 80064ac:	0bfb      	lsrs	r3, r7, #15
 80064ae:	3377      	adds	r3, #119	; 0x77
 80064b0:	e7df      	b.n	8006472 <_malloc_r+0xae>
 80064b2:	f240 5254 	movw	r2, #1364	; 0x554
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d804      	bhi.n	80064c4 <_malloc_r+0x100>
 80064ba:	0cbb      	lsrs	r3, r7, #18
 80064bc:	337c      	adds	r3, #124	; 0x7c
 80064be:	e7d8      	b.n	8006472 <_malloc_r+0xae>
 80064c0:	233f      	movs	r3, #63	; 0x3f
 80064c2:	e7d6      	b.n	8006472 <_malloc_r+0xae>
 80064c4:	237e      	movs	r3, #126	; 0x7e
 80064c6:	e7d4      	b.n	8006472 <_malloc_r+0xae>
 80064c8:	2800      	cmp	r0, #0
 80064ca:	68e1      	ldr	r1, [r4, #12]
 80064cc:	db04      	blt.n	80064d8 <_malloc_r+0x114>
 80064ce:	68a3      	ldr	r3, [r4, #8]
 80064d0:	60d9      	str	r1, [r3, #12]
 80064d2:	608b      	str	r3, [r1, #8]
 80064d4:	18a3      	adds	r3, r4, r2
 80064d6:	e7a2      	b.n	800641e <_malloc_r+0x5a>
 80064d8:	460c      	mov	r4, r1
 80064da:	e7d0      	b.n	800647e <_malloc_r+0xba>
 80064dc:	2800      	cmp	r0, #0
 80064de:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80064e2:	db07      	blt.n	80064f4 <_malloc_r+0x130>
 80064e4:	44a4      	add	ip, r4
 80064e6:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80064ea:	f043 0301 	orr.w	r3, r3, #1
 80064ee:	f8cc 3004 	str.w	r3, [ip, #4]
 80064f2:	e798      	b.n	8006426 <_malloc_r+0x62>
 80064f4:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 80064f8:	6870      	ldr	r0, [r6, #4]
 80064fa:	f080 809e 	bcs.w	800663a <_malloc_r+0x276>
 80064fe:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8006502:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8006506:	f04f 0c01 	mov.w	ip, #1
 800650a:	fa0c fc0e 	lsl.w	ip, ip, lr
 800650e:	ea4c 0000 	orr.w	r0, ip, r0
 8006512:	3201      	adds	r2, #1
 8006514:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8006518:	6070      	str	r0, [r6, #4]
 800651a:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800651e:	3808      	subs	r0, #8
 8006520:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8006524:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8006528:	f8cc 400c 	str.w	r4, [ip, #12]
 800652c:	2001      	movs	r0, #1
 800652e:	109a      	asrs	r2, r3, #2
 8006530:	fa00 f202 	lsl.w	r2, r0, r2
 8006534:	6870      	ldr	r0, [r6, #4]
 8006536:	4290      	cmp	r0, r2
 8006538:	d326      	bcc.n	8006588 <_malloc_r+0x1c4>
 800653a:	4210      	tst	r0, r2
 800653c:	d106      	bne.n	800654c <_malloc_r+0x188>
 800653e:	f023 0303 	bic.w	r3, r3, #3
 8006542:	0052      	lsls	r2, r2, #1
 8006544:	4210      	tst	r0, r2
 8006546:	f103 0304 	add.w	r3, r3, #4
 800654a:	d0fa      	beq.n	8006542 <_malloc_r+0x17e>
 800654c:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8006550:	46c1      	mov	r9, r8
 8006552:	469e      	mov	lr, r3
 8006554:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8006558:	454c      	cmp	r4, r9
 800655a:	f040 80b3 	bne.w	80066c4 <_malloc_r+0x300>
 800655e:	f10e 0e01 	add.w	lr, lr, #1
 8006562:	f01e 0f03 	tst.w	lr, #3
 8006566:	f109 0908 	add.w	r9, r9, #8
 800656a:	d1f3      	bne.n	8006554 <_malloc_r+0x190>
 800656c:	0798      	lsls	r0, r3, #30
 800656e:	f040 80ec 	bne.w	800674a <_malloc_r+0x386>
 8006572:	6873      	ldr	r3, [r6, #4]
 8006574:	ea23 0302 	bic.w	r3, r3, r2
 8006578:	6073      	str	r3, [r6, #4]
 800657a:	6870      	ldr	r0, [r6, #4]
 800657c:	0052      	lsls	r2, r2, #1
 800657e:	4290      	cmp	r0, r2
 8006580:	d302      	bcc.n	8006588 <_malloc_r+0x1c4>
 8006582:	2a00      	cmp	r2, #0
 8006584:	f040 80ed 	bne.w	8006762 <_malloc_r+0x39e>
 8006588:	f8d6 b008 	ldr.w	fp, [r6, #8]
 800658c:	f8db 1004 	ldr.w	r1, [fp, #4]
 8006590:	f021 0903 	bic.w	r9, r1, #3
 8006594:	45b9      	cmp	r9, r7
 8006596:	d304      	bcc.n	80065a2 <_malloc_r+0x1de>
 8006598:	eba9 0207 	sub.w	r2, r9, r7
 800659c:	2a0f      	cmp	r2, #15
 800659e:	f300 8148 	bgt.w	8006832 <_malloc_r+0x46e>
 80065a2:	4a59      	ldr	r2, [pc, #356]	; (8006708 <_malloc_r+0x344>)
 80065a4:	eb0b 0309 	add.w	r3, fp, r9
 80065a8:	6811      	ldr	r1, [r2, #0]
 80065aa:	2008      	movs	r0, #8
 80065ac:	3110      	adds	r1, #16
 80065ae:	4439      	add	r1, r7
 80065b0:	9301      	str	r3, [sp, #4]
 80065b2:	9100      	str	r1, [sp, #0]
 80065b4:	f001 fc30 	bl	8007e18 <sysconf>
 80065b8:	e9dd 1300 	ldrd	r1, r3, [sp]
 80065bc:	4680      	mov	r8, r0
 80065be:	4a53      	ldr	r2, [pc, #332]	; (800670c <_malloc_r+0x348>)
 80065c0:	6810      	ldr	r0, [r2, #0]
 80065c2:	3001      	adds	r0, #1
 80065c4:	bf1f      	itttt	ne
 80065c6:	f101 31ff 	addne.w	r1, r1, #4294967295
 80065ca:	4441      	addne	r1, r8
 80065cc:	f1c8 0000 	rsbne	r0, r8, #0
 80065d0:	4001      	andne	r1, r0
 80065d2:	4628      	mov	r0, r5
 80065d4:	e9cd 1300 	strd	r1, r3, [sp]
 80065d8:	f7fb fdca 	bl	8002170 <_sbrk_r>
 80065dc:	1c42      	adds	r2, r0, #1
 80065de:	4604      	mov	r4, r0
 80065e0:	f000 80fb 	beq.w	80067da <_malloc_r+0x416>
 80065e4:	9b01      	ldr	r3, [sp, #4]
 80065e6:	9900      	ldr	r1, [sp, #0]
 80065e8:	4283      	cmp	r3, r0
 80065ea:	4a48      	ldr	r2, [pc, #288]	; (800670c <_malloc_r+0x348>)
 80065ec:	d902      	bls.n	80065f4 <_malloc_r+0x230>
 80065ee:	45b3      	cmp	fp, r6
 80065f0:	f040 80f3 	bne.w	80067da <_malloc_r+0x416>
 80065f4:	f8df a120 	ldr.w	sl, [pc, #288]	; 8006718 <_malloc_r+0x354>
 80065f8:	42a3      	cmp	r3, r4
 80065fa:	f8da 0000 	ldr.w	r0, [sl]
 80065fe:	f108 3cff 	add.w	ip, r8, #4294967295
 8006602:	eb00 0e01 	add.w	lr, r0, r1
 8006606:	f8ca e000 	str.w	lr, [sl]
 800660a:	f040 80ac 	bne.w	8006766 <_malloc_r+0x3a2>
 800660e:	ea13 0f0c 	tst.w	r3, ip
 8006612:	f040 80a8 	bne.w	8006766 <_malloc_r+0x3a2>
 8006616:	68b3      	ldr	r3, [r6, #8]
 8006618:	4449      	add	r1, r9
 800661a:	f041 0101 	orr.w	r1, r1, #1
 800661e:	6059      	str	r1, [r3, #4]
 8006620:	4a3b      	ldr	r2, [pc, #236]	; (8006710 <_malloc_r+0x34c>)
 8006622:	f8da 3000 	ldr.w	r3, [sl]
 8006626:	6811      	ldr	r1, [r2, #0]
 8006628:	428b      	cmp	r3, r1
 800662a:	bf88      	it	hi
 800662c:	6013      	strhi	r3, [r2, #0]
 800662e:	4a39      	ldr	r2, [pc, #228]	; (8006714 <_malloc_r+0x350>)
 8006630:	6811      	ldr	r1, [r2, #0]
 8006632:	428b      	cmp	r3, r1
 8006634:	bf88      	it	hi
 8006636:	6013      	strhi	r3, [r2, #0]
 8006638:	e0cf      	b.n	80067da <_malloc_r+0x416>
 800663a:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 800663e:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8006642:	d218      	bcs.n	8006676 <_malloc_r+0x2b2>
 8006644:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8006648:	3238      	adds	r2, #56	; 0x38
 800664a:	f102 0e01 	add.w	lr, r2, #1
 800664e:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8006652:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8006656:	45f0      	cmp	r8, lr
 8006658:	d12b      	bne.n	80066b2 <_malloc_r+0x2ee>
 800665a:	f04f 0c01 	mov.w	ip, #1
 800665e:	1092      	asrs	r2, r2, #2
 8006660:	fa0c f202 	lsl.w	r2, ip, r2
 8006664:	4310      	orrs	r0, r2
 8006666:	6070      	str	r0, [r6, #4]
 8006668:	e9c4 e802 	strd	lr, r8, [r4, #8]
 800666c:	f8c8 4008 	str.w	r4, [r8, #8]
 8006670:	f8ce 400c 	str.w	r4, [lr, #12]
 8006674:	e75a      	b.n	800652c <_malloc_r+0x168>
 8006676:	2a14      	cmp	r2, #20
 8006678:	d801      	bhi.n	800667e <_malloc_r+0x2ba>
 800667a:	325b      	adds	r2, #91	; 0x5b
 800667c:	e7e5      	b.n	800664a <_malloc_r+0x286>
 800667e:	2a54      	cmp	r2, #84	; 0x54
 8006680:	d803      	bhi.n	800668a <_malloc_r+0x2c6>
 8006682:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8006686:	326e      	adds	r2, #110	; 0x6e
 8006688:	e7df      	b.n	800664a <_malloc_r+0x286>
 800668a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800668e:	d803      	bhi.n	8006698 <_malloc_r+0x2d4>
 8006690:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8006694:	3277      	adds	r2, #119	; 0x77
 8006696:	e7d8      	b.n	800664a <_malloc_r+0x286>
 8006698:	f240 5e54 	movw	lr, #1364	; 0x554
 800669c:	4572      	cmp	r2, lr
 800669e:	bf96      	itet	ls
 80066a0:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80066a4:	227e      	movhi	r2, #126	; 0x7e
 80066a6:	327c      	addls	r2, #124	; 0x7c
 80066a8:	e7cf      	b.n	800664a <_malloc_r+0x286>
 80066aa:	f8de e008 	ldr.w	lr, [lr, #8]
 80066ae:	45f0      	cmp	r8, lr
 80066b0:	d005      	beq.n	80066be <_malloc_r+0x2fa>
 80066b2:	f8de 2004 	ldr.w	r2, [lr, #4]
 80066b6:	f022 0203 	bic.w	r2, r2, #3
 80066ba:	4562      	cmp	r2, ip
 80066bc:	d8f5      	bhi.n	80066aa <_malloc_r+0x2e6>
 80066be:	f8de 800c 	ldr.w	r8, [lr, #12]
 80066c2:	e7d1      	b.n	8006668 <_malloc_r+0x2a4>
 80066c4:	6860      	ldr	r0, [r4, #4]
 80066c6:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80066ca:	f020 0003 	bic.w	r0, r0, #3
 80066ce:	eba0 0a07 	sub.w	sl, r0, r7
 80066d2:	f1ba 0f0f 	cmp.w	sl, #15
 80066d6:	dd21      	ble.n	800671c <_malloc_r+0x358>
 80066d8:	68a3      	ldr	r3, [r4, #8]
 80066da:	19e2      	adds	r2, r4, r7
 80066dc:	f047 0701 	orr.w	r7, r7, #1
 80066e0:	6067      	str	r7, [r4, #4]
 80066e2:	f8c3 c00c 	str.w	ip, [r3, #12]
 80066e6:	f8cc 3008 	str.w	r3, [ip, #8]
 80066ea:	f04a 0301 	orr.w	r3, sl, #1
 80066ee:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80066f2:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80066f6:	6053      	str	r3, [r2, #4]
 80066f8:	f844 a000 	str.w	sl, [r4, r0]
 80066fc:	e693      	b.n	8006426 <_malloc_r+0x62>
 80066fe:	bf00      	nop
 8006700:	20000470 	.word	0x20000470
 8006704:	20000478 	.word	0x20000478
 8006708:	20000fec 	.word	0x20000fec
 800670c:	20000878 	.word	0x20000878
 8006710:	20000fe4 	.word	0x20000fe4
 8006714:	20000fe8 	.word	0x20000fe8
 8006718:	20000fbc 	.word	0x20000fbc
 800671c:	f1ba 0f00 	cmp.w	sl, #0
 8006720:	db11      	blt.n	8006746 <_malloc_r+0x382>
 8006722:	4420      	add	r0, r4
 8006724:	6843      	ldr	r3, [r0, #4]
 8006726:	f043 0301 	orr.w	r3, r3, #1
 800672a:	6043      	str	r3, [r0, #4]
 800672c:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8006730:	4628      	mov	r0, r5
 8006732:	f8c3 c00c 	str.w	ip, [r3, #12]
 8006736:	f8cc 3008 	str.w	r3, [ip, #8]
 800673a:	f000 f893 	bl	8006864 <__malloc_unlock>
 800673e:	4620      	mov	r0, r4
 8006740:	b003      	add	sp, #12
 8006742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006746:	4664      	mov	r4, ip
 8006748:	e706      	b.n	8006558 <_malloc_r+0x194>
 800674a:	f858 0908 	ldr.w	r0, [r8], #-8
 800674e:	3b01      	subs	r3, #1
 8006750:	4540      	cmp	r0, r8
 8006752:	f43f af0b 	beq.w	800656c <_malloc_r+0x1a8>
 8006756:	e710      	b.n	800657a <_malloc_r+0x1b6>
 8006758:	3304      	adds	r3, #4
 800675a:	0052      	lsls	r2, r2, #1
 800675c:	4210      	tst	r0, r2
 800675e:	d0fb      	beq.n	8006758 <_malloc_r+0x394>
 8006760:	e6f4      	b.n	800654c <_malloc_r+0x188>
 8006762:	4673      	mov	r3, lr
 8006764:	e7fa      	b.n	800675c <_malloc_r+0x398>
 8006766:	6810      	ldr	r0, [r2, #0]
 8006768:	3001      	adds	r0, #1
 800676a:	bf1b      	ittet	ne
 800676c:	1ae3      	subne	r3, r4, r3
 800676e:	4473      	addne	r3, lr
 8006770:	6014      	streq	r4, [r2, #0]
 8006772:	f8ca 3000 	strne.w	r3, [sl]
 8006776:	f014 0307 	ands.w	r3, r4, #7
 800677a:	bf0e      	itee	eq
 800677c:	4618      	moveq	r0, r3
 800677e:	f1c3 0008 	rsbne	r0, r3, #8
 8006782:	1824      	addne	r4, r4, r0
 8006784:	1862      	adds	r2, r4, r1
 8006786:	ea02 010c 	and.w	r1, r2, ip
 800678a:	4480      	add	r8, r0
 800678c:	eba8 0801 	sub.w	r8, r8, r1
 8006790:	ea08 080c 	and.w	r8, r8, ip
 8006794:	4641      	mov	r1, r8
 8006796:	4628      	mov	r0, r5
 8006798:	9301      	str	r3, [sp, #4]
 800679a:	9200      	str	r2, [sp, #0]
 800679c:	f7fb fce8 	bl	8002170 <_sbrk_r>
 80067a0:	1c43      	adds	r3, r0, #1
 80067a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80067a6:	d105      	bne.n	80067b4 <_malloc_r+0x3f0>
 80067a8:	b32b      	cbz	r3, 80067f6 <_malloc_r+0x432>
 80067aa:	f04f 0800 	mov.w	r8, #0
 80067ae:	f1a3 0008 	sub.w	r0, r3, #8
 80067b2:	4410      	add	r0, r2
 80067b4:	f8da 2000 	ldr.w	r2, [sl]
 80067b8:	1b00      	subs	r0, r0, r4
 80067ba:	4440      	add	r0, r8
 80067bc:	4442      	add	r2, r8
 80067be:	f040 0001 	orr.w	r0, r0, #1
 80067c2:	45b3      	cmp	fp, r6
 80067c4:	60b4      	str	r4, [r6, #8]
 80067c6:	f8ca 2000 	str.w	r2, [sl]
 80067ca:	6060      	str	r0, [r4, #4]
 80067cc:	f43f af28 	beq.w	8006620 <_malloc_r+0x25c>
 80067d0:	f1b9 0f0f 	cmp.w	r9, #15
 80067d4:	d812      	bhi.n	80067fc <_malloc_r+0x438>
 80067d6:	2301      	movs	r3, #1
 80067d8:	6063      	str	r3, [r4, #4]
 80067da:	68b3      	ldr	r3, [r6, #8]
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	f023 0303 	bic.w	r3, r3, #3
 80067e2:	42bb      	cmp	r3, r7
 80067e4:	eba3 0207 	sub.w	r2, r3, r7
 80067e8:	d301      	bcc.n	80067ee <_malloc_r+0x42a>
 80067ea:	2a0f      	cmp	r2, #15
 80067ec:	dc21      	bgt.n	8006832 <_malloc_r+0x46e>
 80067ee:	4628      	mov	r0, r5
 80067f0:	f000 f838 	bl	8006864 <__malloc_unlock>
 80067f4:	e5f2      	b.n	80063dc <_malloc_r+0x18>
 80067f6:	4610      	mov	r0, r2
 80067f8:	4698      	mov	r8, r3
 80067fa:	e7db      	b.n	80067b4 <_malloc_r+0x3f0>
 80067fc:	2205      	movs	r2, #5
 80067fe:	f8db 3004 	ldr.w	r3, [fp, #4]
 8006802:	f1a9 090c 	sub.w	r9, r9, #12
 8006806:	f029 0907 	bic.w	r9, r9, #7
 800680a:	f003 0301 	and.w	r3, r3, #1
 800680e:	ea43 0309 	orr.w	r3, r3, r9
 8006812:	f8cb 3004 	str.w	r3, [fp, #4]
 8006816:	f1b9 0f0f 	cmp.w	r9, #15
 800681a:	eb0b 0309 	add.w	r3, fp, r9
 800681e:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8006822:	f67f aefd 	bls.w	8006620 <_malloc_r+0x25c>
 8006826:	4628      	mov	r0, r5
 8006828:	f10b 0108 	add.w	r1, fp, #8
 800682c:	f003 fddc 	bl	800a3e8 <_free_r>
 8006830:	e6f6      	b.n	8006620 <_malloc_r+0x25c>
 8006832:	68b4      	ldr	r4, [r6, #8]
 8006834:	f047 0301 	orr.w	r3, r7, #1
 8006838:	f042 0201 	orr.w	r2, r2, #1
 800683c:	4427      	add	r7, r4
 800683e:	6063      	str	r3, [r4, #4]
 8006840:	60b7      	str	r7, [r6, #8]
 8006842:	607a      	str	r2, [r7, #4]
 8006844:	e5ef      	b.n	8006426 <_malloc_r+0x62>
 8006846:	bf00      	nop

08006848 <memset>:
 8006848:	4603      	mov	r3, r0
 800684a:	4402      	add	r2, r0
 800684c:	4293      	cmp	r3, r2
 800684e:	d100      	bne.n	8006852 <memset+0xa>
 8006850:	4770      	bx	lr
 8006852:	f803 1b01 	strb.w	r1, [r3], #1
 8006856:	e7f9      	b.n	800684c <memset+0x4>

08006858 <__malloc_lock>:
 8006858:	4801      	ldr	r0, [pc, #4]	; (8006860 <__malloc_lock+0x8>)
 800685a:	f003 bff5 	b.w	800a848 <__retarget_lock_acquire_recursive>
 800685e:	bf00      	nop
 8006860:	200010a4 	.word	0x200010a4

08006864 <__malloc_unlock>:
 8006864:	4801      	ldr	r0, [pc, #4]	; (800686c <__malloc_unlock+0x8>)
 8006866:	f003 bff0 	b.w	800a84a <__retarget_lock_release_recursive>
 800686a:	bf00      	nop
 800686c:	200010a4 	.word	0x200010a4

08006870 <printf>:
 8006870:	b40f      	push	{r0, r1, r2, r3}
 8006872:	b507      	push	{r0, r1, r2, lr}
 8006874:	4906      	ldr	r1, [pc, #24]	; (8006890 <printf+0x20>)
 8006876:	ab04      	add	r3, sp, #16
 8006878:	6808      	ldr	r0, [r1, #0]
 800687a:	f853 2b04 	ldr.w	r2, [r3], #4
 800687e:	6881      	ldr	r1, [r0, #8]
 8006880:	9301      	str	r3, [sp, #4]
 8006882:	f001 fad7 	bl	8007e34 <_vfprintf_r>
 8006886:	b003      	add	sp, #12
 8006888:	f85d eb04 	ldr.w	lr, [sp], #4
 800688c:	b004      	add	sp, #16
 800688e:	4770      	bx	lr
 8006890:	20000044 	.word	0x20000044

08006894 <setvbuf>:
 8006894:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006898:	461d      	mov	r5, r3
 800689a:	4b59      	ldr	r3, [pc, #356]	; (8006a00 <setvbuf+0x16c>)
 800689c:	4604      	mov	r4, r0
 800689e:	681f      	ldr	r7, [r3, #0]
 80068a0:	460e      	mov	r6, r1
 80068a2:	4690      	mov	r8, r2
 80068a4:	b127      	cbz	r7, 80068b0 <setvbuf+0x1c>
 80068a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068a8:	b913      	cbnz	r3, 80068b0 <setvbuf+0x1c>
 80068aa:	4638      	mov	r0, r7
 80068ac:	f003 fd0c 	bl	800a2c8 <__sinit>
 80068b0:	f1b8 0f02 	cmp.w	r8, #2
 80068b4:	d006      	beq.n	80068c4 <setvbuf+0x30>
 80068b6:	f1b8 0f01 	cmp.w	r8, #1
 80068ba:	f200 809b 	bhi.w	80069f4 <setvbuf+0x160>
 80068be:	2d00      	cmp	r5, #0
 80068c0:	f2c0 8098 	blt.w	80069f4 <setvbuf+0x160>
 80068c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80068c6:	07db      	lsls	r3, r3, #31
 80068c8:	d405      	bmi.n	80068d6 <setvbuf+0x42>
 80068ca:	89a3      	ldrh	r3, [r4, #12]
 80068cc:	0598      	lsls	r0, r3, #22
 80068ce:	d402      	bmi.n	80068d6 <setvbuf+0x42>
 80068d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80068d2:	f003 ffb9 	bl	800a848 <__retarget_lock_acquire_recursive>
 80068d6:	4621      	mov	r1, r4
 80068d8:	4638      	mov	r0, r7
 80068da:	f003 fc89 	bl	800a1f0 <_fflush_r>
 80068de:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80068e0:	b141      	cbz	r1, 80068f4 <setvbuf+0x60>
 80068e2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80068e6:	4299      	cmp	r1, r3
 80068e8:	d002      	beq.n	80068f0 <setvbuf+0x5c>
 80068ea:	4638      	mov	r0, r7
 80068ec:	f003 fd7c 	bl	800a3e8 <_free_r>
 80068f0:	2300      	movs	r3, #0
 80068f2:	6323      	str	r3, [r4, #48]	; 0x30
 80068f4:	2300      	movs	r3, #0
 80068f6:	61a3      	str	r3, [r4, #24]
 80068f8:	6063      	str	r3, [r4, #4]
 80068fa:	89a3      	ldrh	r3, [r4, #12]
 80068fc:	0619      	lsls	r1, r3, #24
 80068fe:	d503      	bpl.n	8006908 <setvbuf+0x74>
 8006900:	4638      	mov	r0, r7
 8006902:	6921      	ldr	r1, [r4, #16]
 8006904:	f003 fd70 	bl	800a3e8 <_free_r>
 8006908:	89a3      	ldrh	r3, [r4, #12]
 800690a:	f1b8 0f02 	cmp.w	r8, #2
 800690e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8006912:	f023 0303 	bic.w	r3, r3, #3
 8006916:	81a3      	strh	r3, [r4, #12]
 8006918:	d068      	beq.n	80069ec <setvbuf+0x158>
 800691a:	ab01      	add	r3, sp, #4
 800691c:	466a      	mov	r2, sp
 800691e:	4621      	mov	r1, r4
 8006920:	4638      	mov	r0, r7
 8006922:	f003 ff93 	bl	800a84c <__swhatbuf_r>
 8006926:	89a3      	ldrh	r3, [r4, #12]
 8006928:	4318      	orrs	r0, r3
 800692a:	81a0      	strh	r0, [r4, #12]
 800692c:	bb35      	cbnz	r5, 800697c <setvbuf+0xe8>
 800692e:	9d00      	ldr	r5, [sp, #0]
 8006930:	4628      	mov	r0, r5
 8006932:	f7ff fd3f 	bl	80063b4 <malloc>
 8006936:	4606      	mov	r6, r0
 8006938:	2800      	cmp	r0, #0
 800693a:	d152      	bne.n	80069e2 <setvbuf+0x14e>
 800693c:	f8dd 9000 	ldr.w	r9, [sp]
 8006940:	45a9      	cmp	r9, r5
 8006942:	d147      	bne.n	80069d4 <setvbuf+0x140>
 8006944:	f04f 35ff 	mov.w	r5, #4294967295
 8006948:	2200      	movs	r2, #0
 800694a:	60a2      	str	r2, [r4, #8]
 800694c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006950:	6022      	str	r2, [r4, #0]
 8006952:	6122      	str	r2, [r4, #16]
 8006954:	2201      	movs	r2, #1
 8006956:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800695a:	6162      	str	r2, [r4, #20]
 800695c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800695e:	f043 0302 	orr.w	r3, r3, #2
 8006962:	07d2      	lsls	r2, r2, #31
 8006964:	81a3      	strh	r3, [r4, #12]
 8006966:	d405      	bmi.n	8006974 <setvbuf+0xe0>
 8006968:	f413 7f00 	tst.w	r3, #512	; 0x200
 800696c:	d102      	bne.n	8006974 <setvbuf+0xe0>
 800696e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006970:	f003 ff6b 	bl	800a84a <__retarget_lock_release_recursive>
 8006974:	4628      	mov	r0, r5
 8006976:	b003      	add	sp, #12
 8006978:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800697c:	2e00      	cmp	r6, #0
 800697e:	d0d7      	beq.n	8006930 <setvbuf+0x9c>
 8006980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006982:	b913      	cbnz	r3, 800698a <setvbuf+0xf6>
 8006984:	4638      	mov	r0, r7
 8006986:	f003 fc9f 	bl	800a2c8 <__sinit>
 800698a:	9b00      	ldr	r3, [sp, #0]
 800698c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8006990:	42ab      	cmp	r3, r5
 8006992:	bf18      	it	ne
 8006994:	89a3      	ldrhne	r3, [r4, #12]
 8006996:	6026      	str	r6, [r4, #0]
 8006998:	bf1c      	itt	ne
 800699a:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 800699e:	81a3      	strhne	r3, [r4, #12]
 80069a0:	f1b8 0f01 	cmp.w	r8, #1
 80069a4:	bf02      	ittt	eq
 80069a6:	89a3      	ldrheq	r3, [r4, #12]
 80069a8:	f043 0301 	orreq.w	r3, r3, #1
 80069ac:	81a3      	strheq	r3, [r4, #12]
 80069ae:	89a2      	ldrh	r2, [r4, #12]
 80069b0:	f012 0308 	ands.w	r3, r2, #8
 80069b4:	d01c      	beq.n	80069f0 <setvbuf+0x15c>
 80069b6:	07d3      	lsls	r3, r2, #31
 80069b8:	bf41      	itttt	mi
 80069ba:	2300      	movmi	r3, #0
 80069bc:	426d      	negmi	r5, r5
 80069be:	60a3      	strmi	r3, [r4, #8]
 80069c0:	61a5      	strmi	r5, [r4, #24]
 80069c2:	bf58      	it	pl
 80069c4:	60a5      	strpl	r5, [r4, #8]
 80069c6:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80069c8:	f015 0501 	ands.w	r5, r5, #1
 80069cc:	d115      	bne.n	80069fa <setvbuf+0x166>
 80069ce:	f412 7f00 	tst.w	r2, #512	; 0x200
 80069d2:	e7cb      	b.n	800696c <setvbuf+0xd8>
 80069d4:	4648      	mov	r0, r9
 80069d6:	f7ff fced 	bl	80063b4 <malloc>
 80069da:	4606      	mov	r6, r0
 80069dc:	2800      	cmp	r0, #0
 80069de:	d0b1      	beq.n	8006944 <setvbuf+0xb0>
 80069e0:	464d      	mov	r5, r9
 80069e2:	89a3      	ldrh	r3, [r4, #12]
 80069e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069e8:	81a3      	strh	r3, [r4, #12]
 80069ea:	e7c9      	b.n	8006980 <setvbuf+0xec>
 80069ec:	2500      	movs	r5, #0
 80069ee:	e7ab      	b.n	8006948 <setvbuf+0xb4>
 80069f0:	60a3      	str	r3, [r4, #8]
 80069f2:	e7e8      	b.n	80069c6 <setvbuf+0x132>
 80069f4:	f04f 35ff 	mov.w	r5, #4294967295
 80069f8:	e7bc      	b.n	8006974 <setvbuf+0xe0>
 80069fa:	2500      	movs	r5, #0
 80069fc:	e7ba      	b.n	8006974 <setvbuf+0xe0>
 80069fe:	bf00      	nop
 8006a00:	20000044 	.word	0x20000044

08006a04 <snprintf>:
 8006a04:	b40c      	push	{r2, r3}
 8006a06:	b530      	push	{r4, r5, lr}
 8006a08:	4b17      	ldr	r3, [pc, #92]	; (8006a68 <snprintf+0x64>)
 8006a0a:	1e0c      	subs	r4, r1, #0
 8006a0c:	681d      	ldr	r5, [r3, #0]
 8006a0e:	b09d      	sub	sp, #116	; 0x74
 8006a10:	da08      	bge.n	8006a24 <snprintf+0x20>
 8006a12:	238b      	movs	r3, #139	; 0x8b
 8006a14:	f04f 30ff 	mov.w	r0, #4294967295
 8006a18:	602b      	str	r3, [r5, #0]
 8006a1a:	b01d      	add	sp, #116	; 0x74
 8006a1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006a20:	b002      	add	sp, #8
 8006a22:	4770      	bx	lr
 8006a24:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006a28:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006a2c:	bf0c      	ite	eq
 8006a2e:	4623      	moveq	r3, r4
 8006a30:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006a34:	9304      	str	r3, [sp, #16]
 8006a36:	9307      	str	r3, [sp, #28]
 8006a38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006a3c:	9002      	str	r0, [sp, #8]
 8006a3e:	9006      	str	r0, [sp, #24]
 8006a40:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006a44:	4628      	mov	r0, r5
 8006a46:	ab21      	add	r3, sp, #132	; 0x84
 8006a48:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006a4a:	a902      	add	r1, sp, #8
 8006a4c:	9301      	str	r3, [sp, #4]
 8006a4e:	f000 f80d 	bl	8006a6c <_svfprintf_r>
 8006a52:	1c43      	adds	r3, r0, #1
 8006a54:	bfbc      	itt	lt
 8006a56:	238b      	movlt	r3, #139	; 0x8b
 8006a58:	602b      	strlt	r3, [r5, #0]
 8006a5a:	2c00      	cmp	r4, #0
 8006a5c:	d0dd      	beq.n	8006a1a <snprintf+0x16>
 8006a5e:	2200      	movs	r2, #0
 8006a60:	9b02      	ldr	r3, [sp, #8]
 8006a62:	701a      	strb	r2, [r3, #0]
 8006a64:	e7d9      	b.n	8006a1a <snprintf+0x16>
 8006a66:	bf00      	nop
 8006a68:	20000044 	.word	0x20000044

08006a6c <_svfprintf_r>:
 8006a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a70:	b0d3      	sub	sp, #332	; 0x14c
 8006a72:	468b      	mov	fp, r1
 8006a74:	9207      	str	r2, [sp, #28]
 8006a76:	461e      	mov	r6, r3
 8006a78:	4681      	mov	r9, r0
 8006a7a:	f003 fedf 	bl	800a83c <_localeconv_r>
 8006a7e:	6803      	ldr	r3, [r0, #0]
 8006a80:	4618      	mov	r0, r3
 8006a82:	9318      	str	r3, [sp, #96]	; 0x60
 8006a84:	f7f9 fb64 	bl	8000150 <strlen>
 8006a88:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8006a8c:	9012      	str	r0, [sp, #72]	; 0x48
 8006a8e:	061a      	lsls	r2, r3, #24
 8006a90:	d518      	bpl.n	8006ac4 <_svfprintf_r+0x58>
 8006a92:	f8db 3010 	ldr.w	r3, [fp, #16]
 8006a96:	b9ab      	cbnz	r3, 8006ac4 <_svfprintf_r+0x58>
 8006a98:	2140      	movs	r1, #64	; 0x40
 8006a9a:	4648      	mov	r0, r9
 8006a9c:	f7ff fc92 	bl	80063c4 <_malloc_r>
 8006aa0:	f8cb 0000 	str.w	r0, [fp]
 8006aa4:	f8cb 0010 	str.w	r0, [fp, #16]
 8006aa8:	b948      	cbnz	r0, 8006abe <_svfprintf_r+0x52>
 8006aaa:	230c      	movs	r3, #12
 8006aac:	f8c9 3000 	str.w	r3, [r9]
 8006ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8006ab4:	9313      	str	r3, [sp, #76]	; 0x4c
 8006ab6:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8006ab8:	b053      	add	sp, #332	; 0x14c
 8006aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006abe:	2340      	movs	r3, #64	; 0x40
 8006ac0:	f8cb 3014 	str.w	r3, [fp, #20]
 8006ac4:	2500      	movs	r5, #0
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	2300      	movs	r3, #0
 8006aca:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8006ace:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006ad2:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8006ad6:	ac29      	add	r4, sp, #164	; 0xa4
 8006ad8:	9426      	str	r4, [sp, #152]	; 0x98
 8006ada:	9508      	str	r5, [sp, #32]
 8006adc:	950e      	str	r5, [sp, #56]	; 0x38
 8006ade:	9516      	str	r5, [sp, #88]	; 0x58
 8006ae0:	9519      	str	r5, [sp, #100]	; 0x64
 8006ae2:	9513      	str	r5, [sp, #76]	; 0x4c
 8006ae4:	9b07      	ldr	r3, [sp, #28]
 8006ae6:	461d      	mov	r5, r3
 8006ae8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006aec:	b10a      	cbz	r2, 8006af2 <_svfprintf_r+0x86>
 8006aee:	2a25      	cmp	r2, #37	; 0x25
 8006af0:	d1f9      	bne.n	8006ae6 <_svfprintf_r+0x7a>
 8006af2:	9b07      	ldr	r3, [sp, #28]
 8006af4:	1aef      	subs	r7, r5, r3
 8006af6:	d00d      	beq.n	8006b14 <_svfprintf_r+0xa8>
 8006af8:	e9c4 3700 	strd	r3, r7, [r4]
 8006afc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006afe:	443b      	add	r3, r7
 8006b00:	9328      	str	r3, [sp, #160]	; 0xa0
 8006b02:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006b04:	3301      	adds	r3, #1
 8006b06:	2b07      	cmp	r3, #7
 8006b08:	9327      	str	r3, [sp, #156]	; 0x9c
 8006b0a:	dc78      	bgt.n	8006bfe <_svfprintf_r+0x192>
 8006b0c:	3408      	adds	r4, #8
 8006b0e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006b10:	443b      	add	r3, r7
 8006b12:	9313      	str	r3, [sp, #76]	; 0x4c
 8006b14:	782b      	ldrb	r3, [r5, #0]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	f001 8142 	beq.w	8007da0 <_svfprintf_r+0x1334>
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	f04f 38ff 	mov.w	r8, #4294967295
 8006b22:	469a      	mov	sl, r3
 8006b24:	270a      	movs	r7, #10
 8006b26:	212b      	movs	r1, #43	; 0x2b
 8006b28:	3501      	adds	r5, #1
 8006b2a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006b2e:	9314      	str	r3, [sp, #80]	; 0x50
 8006b30:	462a      	mov	r2, r5
 8006b32:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006b36:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b38:	920f      	str	r2, [sp, #60]	; 0x3c
 8006b3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b3c:	3b20      	subs	r3, #32
 8006b3e:	2b5a      	cmp	r3, #90	; 0x5a
 8006b40:	f200 85a0 	bhi.w	8007684 <_svfprintf_r+0xc18>
 8006b44:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006b48:	059e007e 	.word	0x059e007e
 8006b4c:	0086059e 	.word	0x0086059e
 8006b50:	059e059e 	.word	0x059e059e
 8006b54:	0065059e 	.word	0x0065059e
 8006b58:	059e059e 	.word	0x059e059e
 8006b5c:	00930089 	.word	0x00930089
 8006b60:	0090059e 	.word	0x0090059e
 8006b64:	059e0096 	.word	0x059e0096
 8006b68:	00b300b0 	.word	0x00b300b0
 8006b6c:	00b300b3 	.word	0x00b300b3
 8006b70:	00b300b3 	.word	0x00b300b3
 8006b74:	00b300b3 	.word	0x00b300b3
 8006b78:	00b300b3 	.word	0x00b300b3
 8006b7c:	059e059e 	.word	0x059e059e
 8006b80:	059e059e 	.word	0x059e059e
 8006b84:	059e059e 	.word	0x059e059e
 8006b88:	011d059e 	.word	0x011d059e
 8006b8c:	00e0059e 	.word	0x00e0059e
 8006b90:	011d00f3 	.word	0x011d00f3
 8006b94:	011d011d 	.word	0x011d011d
 8006b98:	059e059e 	.word	0x059e059e
 8006b9c:	059e059e 	.word	0x059e059e
 8006ba0:	059e00c3 	.word	0x059e00c3
 8006ba4:	0471059e 	.word	0x0471059e
 8006ba8:	059e059e 	.word	0x059e059e
 8006bac:	04b8059e 	.word	0x04b8059e
 8006bb0:	04da059e 	.word	0x04da059e
 8006bb4:	059e059e 	.word	0x059e059e
 8006bb8:	059e04f9 	.word	0x059e04f9
 8006bbc:	059e059e 	.word	0x059e059e
 8006bc0:	059e059e 	.word	0x059e059e
 8006bc4:	059e059e 	.word	0x059e059e
 8006bc8:	011d059e 	.word	0x011d059e
 8006bcc:	00e0059e 	.word	0x00e0059e
 8006bd0:	011d00f5 	.word	0x011d00f5
 8006bd4:	011d011d 	.word	0x011d011d
 8006bd8:	00f500c6 	.word	0x00f500c6
 8006bdc:	059e00da 	.word	0x059e00da
 8006be0:	059e00d3 	.word	0x059e00d3
 8006be4:	0473044e 	.word	0x0473044e
 8006be8:	00da04a7 	.word	0x00da04a7
 8006bec:	04b8059e 	.word	0x04b8059e
 8006bf0:	04dc007c 	.word	0x04dc007c
 8006bf4:	059e059e 	.word	0x059e059e
 8006bf8:	059e0516 	.word	0x059e0516
 8006bfc:	007c      	.short	0x007c
 8006bfe:	4659      	mov	r1, fp
 8006c00:	4648      	mov	r0, r9
 8006c02:	aa26      	add	r2, sp, #152	; 0x98
 8006c04:	f004 fc2c 	bl	800b460 <__ssprint_r>
 8006c08:	2800      	cmp	r0, #0
 8006c0a:	f040 8128 	bne.w	8006e5e <_svfprintf_r+0x3f2>
 8006c0e:	ac29      	add	r4, sp, #164	; 0xa4
 8006c10:	e77d      	b.n	8006b0e <_svfprintf_r+0xa2>
 8006c12:	4648      	mov	r0, r9
 8006c14:	f003 fe12 	bl	800a83c <_localeconv_r>
 8006c18:	6843      	ldr	r3, [r0, #4]
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	9319      	str	r3, [sp, #100]	; 0x64
 8006c1e:	f7f9 fa97 	bl	8000150 <strlen>
 8006c22:	9016      	str	r0, [sp, #88]	; 0x58
 8006c24:	4648      	mov	r0, r9
 8006c26:	f003 fe09 	bl	800a83c <_localeconv_r>
 8006c2a:	6883      	ldr	r3, [r0, #8]
 8006c2c:	212b      	movs	r1, #43	; 0x2b
 8006c2e:	930e      	str	r3, [sp, #56]	; 0x38
 8006c30:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006c32:	b12b      	cbz	r3, 8006c40 <_svfprintf_r+0x1d4>
 8006c34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c36:	b11b      	cbz	r3, 8006c40 <_svfprintf_r+0x1d4>
 8006c38:	781b      	ldrb	r3, [r3, #0]
 8006c3a:	b10b      	cbz	r3, 8006c40 <_svfprintf_r+0x1d4>
 8006c3c:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8006c40:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006c42:	e775      	b.n	8006b30 <_svfprintf_r+0xc4>
 8006c44:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d1f9      	bne.n	8006c40 <_svfprintf_r+0x1d4>
 8006c4c:	2320      	movs	r3, #32
 8006c4e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006c52:	e7f5      	b.n	8006c40 <_svfprintf_r+0x1d4>
 8006c54:	f04a 0a01 	orr.w	sl, sl, #1
 8006c58:	e7f2      	b.n	8006c40 <_svfprintf_r+0x1d4>
 8006c5a:	f856 3b04 	ldr.w	r3, [r6], #4
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	9314      	str	r3, [sp, #80]	; 0x50
 8006c62:	daed      	bge.n	8006c40 <_svfprintf_r+0x1d4>
 8006c64:	425b      	negs	r3, r3
 8006c66:	9314      	str	r3, [sp, #80]	; 0x50
 8006c68:	f04a 0a04 	orr.w	sl, sl, #4
 8006c6c:	e7e8      	b.n	8006c40 <_svfprintf_r+0x1d4>
 8006c6e:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8006c72:	e7e5      	b.n	8006c40 <_svfprintf_r+0x1d4>
 8006c74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006c76:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006c7a:	2b2a      	cmp	r3, #42	; 0x2a
 8006c7c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c7e:	d110      	bne.n	8006ca2 <_svfprintf_r+0x236>
 8006c80:	f856 0b04 	ldr.w	r0, [r6], #4
 8006c84:	920f      	str	r2, [sp, #60]	; 0x3c
 8006c86:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8006c8a:	e7d9      	b.n	8006c40 <_svfprintf_r+0x1d4>
 8006c8c:	fb07 3808 	mla	r8, r7, r8, r3
 8006c90:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006c94:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c98:	3b30      	subs	r3, #48	; 0x30
 8006c9a:	2b09      	cmp	r3, #9
 8006c9c:	d9f6      	bls.n	8006c8c <_svfprintf_r+0x220>
 8006c9e:	920f      	str	r2, [sp, #60]	; 0x3c
 8006ca0:	e74b      	b.n	8006b3a <_svfprintf_r+0xce>
 8006ca2:	f04f 0800 	mov.w	r8, #0
 8006ca6:	e7f6      	b.n	8006c96 <_svfprintf_r+0x22a>
 8006ca8:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8006cac:	e7c8      	b.n	8006c40 <_svfprintf_r+0x1d4>
 8006cae:	2300      	movs	r3, #0
 8006cb0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006cb2:	9314      	str	r3, [sp, #80]	; 0x50
 8006cb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cb6:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006cb8:	3b30      	subs	r3, #48	; 0x30
 8006cba:	fb07 3300 	mla	r3, r7, r0, r3
 8006cbe:	9314      	str	r3, [sp, #80]	; 0x50
 8006cc0:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006cc4:	930b      	str	r3, [sp, #44]	; 0x2c
 8006cc6:	3b30      	subs	r3, #48	; 0x30
 8006cc8:	2b09      	cmp	r3, #9
 8006cca:	d9f3      	bls.n	8006cb4 <_svfprintf_r+0x248>
 8006ccc:	e7e7      	b.n	8006c9e <_svfprintf_r+0x232>
 8006cce:	f04a 0a08 	orr.w	sl, sl, #8
 8006cd2:	e7b5      	b.n	8006c40 <_svfprintf_r+0x1d4>
 8006cd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006cd6:	781b      	ldrb	r3, [r3, #0]
 8006cd8:	2b68      	cmp	r3, #104	; 0x68
 8006cda:	bf01      	itttt	eq
 8006cdc:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8006cde:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8006ce2:	3301      	addeq	r3, #1
 8006ce4:	930f      	streq	r3, [sp, #60]	; 0x3c
 8006ce6:	bf18      	it	ne
 8006ce8:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8006cec:	e7a8      	b.n	8006c40 <_svfprintf_r+0x1d4>
 8006cee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006cf0:	781b      	ldrb	r3, [r3, #0]
 8006cf2:	2b6c      	cmp	r3, #108	; 0x6c
 8006cf4:	d105      	bne.n	8006d02 <_svfprintf_r+0x296>
 8006cf6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006cf8:	3301      	adds	r3, #1
 8006cfa:	930f      	str	r3, [sp, #60]	; 0x3c
 8006cfc:	f04a 0a20 	orr.w	sl, sl, #32
 8006d00:	e79e      	b.n	8006c40 <_svfprintf_r+0x1d4>
 8006d02:	f04a 0a10 	orr.w	sl, sl, #16
 8006d06:	e79b      	b.n	8006c40 <_svfprintf_r+0x1d4>
 8006d08:	4632      	mov	r2, r6
 8006d0a:	2000      	movs	r0, #0
 8006d0c:	f852 3b04 	ldr.w	r3, [r2], #4
 8006d10:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006d14:	920a      	str	r2, [sp, #40]	; 0x28
 8006d16:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006d1a:	ab39      	add	r3, sp, #228	; 0xe4
 8006d1c:	4607      	mov	r7, r0
 8006d1e:	f04f 0801 	mov.w	r8, #1
 8006d22:	4606      	mov	r6, r0
 8006d24:	4605      	mov	r5, r0
 8006d26:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8006d2a:	9307      	str	r3, [sp, #28]
 8006d2c:	e1a9      	b.n	8007082 <_svfprintf_r+0x616>
 8006d2e:	f04a 0a10 	orr.w	sl, sl, #16
 8006d32:	f01a 0f20 	tst.w	sl, #32
 8006d36:	d011      	beq.n	8006d5c <_svfprintf_r+0x2f0>
 8006d38:	3607      	adds	r6, #7
 8006d3a:	f026 0307 	bic.w	r3, r6, #7
 8006d3e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006d42:	930a      	str	r3, [sp, #40]	; 0x28
 8006d44:	2e00      	cmp	r6, #0
 8006d46:	f177 0300 	sbcs.w	r3, r7, #0
 8006d4a:	da05      	bge.n	8006d58 <_svfprintf_r+0x2ec>
 8006d4c:	232d      	movs	r3, #45	; 0x2d
 8006d4e:	4276      	negs	r6, r6
 8006d50:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8006d54:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006d58:	2301      	movs	r3, #1
 8006d5a:	e377      	b.n	800744c <_svfprintf_r+0x9e0>
 8006d5c:	1d33      	adds	r3, r6, #4
 8006d5e:	f01a 0f10 	tst.w	sl, #16
 8006d62:	930a      	str	r3, [sp, #40]	; 0x28
 8006d64:	d002      	beq.n	8006d6c <_svfprintf_r+0x300>
 8006d66:	6836      	ldr	r6, [r6, #0]
 8006d68:	17f7      	asrs	r7, r6, #31
 8006d6a:	e7eb      	b.n	8006d44 <_svfprintf_r+0x2d8>
 8006d6c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006d70:	6836      	ldr	r6, [r6, #0]
 8006d72:	d001      	beq.n	8006d78 <_svfprintf_r+0x30c>
 8006d74:	b236      	sxth	r6, r6
 8006d76:	e7f7      	b.n	8006d68 <_svfprintf_r+0x2fc>
 8006d78:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006d7c:	bf18      	it	ne
 8006d7e:	b276      	sxtbne	r6, r6
 8006d80:	e7f2      	b.n	8006d68 <_svfprintf_r+0x2fc>
 8006d82:	3607      	adds	r6, #7
 8006d84:	f026 0307 	bic.w	r3, r6, #7
 8006d88:	4619      	mov	r1, r3
 8006d8a:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8006d8e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006d92:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8006d96:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8006d9a:	910a      	str	r1, [sp, #40]	; 0x28
 8006d9c:	f04f 32ff 	mov.w	r2, #4294967295
 8006da0:	4630      	mov	r0, r6
 8006da2:	4629      	mov	r1, r5
 8006da4:	4b32      	ldr	r3, [pc, #200]	; (8006e70 <_svfprintf_r+0x404>)
 8006da6:	f7f9 fe31 	bl	8000a0c <__aeabi_dcmpun>
 8006daa:	bb08      	cbnz	r0, 8006df0 <_svfprintf_r+0x384>
 8006dac:	f04f 32ff 	mov.w	r2, #4294967295
 8006db0:	4630      	mov	r0, r6
 8006db2:	4629      	mov	r1, r5
 8006db4:	4b2e      	ldr	r3, [pc, #184]	; (8006e70 <_svfprintf_r+0x404>)
 8006db6:	f7f9 fe0b 	bl	80009d0 <__aeabi_dcmple>
 8006dba:	b9c8      	cbnz	r0, 8006df0 <_svfprintf_r+0x384>
 8006dbc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	f7f9 fdfa 	bl	80009bc <__aeabi_dcmplt>
 8006dc8:	b110      	cbz	r0, 8006dd0 <_svfprintf_r+0x364>
 8006dca:	232d      	movs	r3, #45	; 0x2d
 8006dcc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006dd0:	4a28      	ldr	r2, [pc, #160]	; (8006e74 <_svfprintf_r+0x408>)
 8006dd2:	4829      	ldr	r0, [pc, #164]	; (8006e78 <_svfprintf_r+0x40c>)
 8006dd4:	4613      	mov	r3, r2
 8006dd6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006dd8:	2700      	movs	r7, #0
 8006dda:	2947      	cmp	r1, #71	; 0x47
 8006ddc:	bfc8      	it	gt
 8006dde:	4603      	movgt	r3, r0
 8006de0:	f04f 0803 	mov.w	r8, #3
 8006de4:	9307      	str	r3, [sp, #28]
 8006de6:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8006dea:	463e      	mov	r6, r7
 8006dec:	f000 bc24 	b.w	8007638 <_svfprintf_r+0xbcc>
 8006df0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006df4:	4610      	mov	r0, r2
 8006df6:	4619      	mov	r1, r3
 8006df8:	f7f9 fe08 	bl	8000a0c <__aeabi_dcmpun>
 8006dfc:	4607      	mov	r7, r0
 8006dfe:	b148      	cbz	r0, 8006e14 <_svfprintf_r+0x3a8>
 8006e00:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e02:	4a1e      	ldr	r2, [pc, #120]	; (8006e7c <_svfprintf_r+0x410>)
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	bfb8      	it	lt
 8006e08:	232d      	movlt	r3, #45	; 0x2d
 8006e0a:	481d      	ldr	r0, [pc, #116]	; (8006e80 <_svfprintf_r+0x414>)
 8006e0c:	bfb8      	it	lt
 8006e0e:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8006e12:	e7df      	b.n	8006dd4 <_svfprintf_r+0x368>
 8006e14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e16:	f023 0320 	bic.w	r3, r3, #32
 8006e1a:	2b41      	cmp	r3, #65	; 0x41
 8006e1c:	930c      	str	r3, [sp, #48]	; 0x30
 8006e1e:	d131      	bne.n	8006e84 <_svfprintf_r+0x418>
 8006e20:	2330      	movs	r3, #48	; 0x30
 8006e22:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006e26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e28:	f04a 0a02 	orr.w	sl, sl, #2
 8006e2c:	2b61      	cmp	r3, #97	; 0x61
 8006e2e:	bf0c      	ite	eq
 8006e30:	2378      	moveq	r3, #120	; 0x78
 8006e32:	2358      	movne	r3, #88	; 0x58
 8006e34:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8006e38:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006e3c:	f340 81fa 	ble.w	8007234 <_svfprintf_r+0x7c8>
 8006e40:	4648      	mov	r0, r9
 8006e42:	f108 0101 	add.w	r1, r8, #1
 8006e46:	f7ff fabd 	bl	80063c4 <_malloc_r>
 8006e4a:	9007      	str	r0, [sp, #28]
 8006e4c:	2800      	cmp	r0, #0
 8006e4e:	f040 81f4 	bne.w	800723a <_svfprintf_r+0x7ce>
 8006e52:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8006e56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e5a:	f8ab 300c 	strh.w	r3, [fp, #12]
 8006e5e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8006e62:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006e66:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006e68:	bf18      	it	ne
 8006e6a:	f04f 33ff 	movne.w	r3, #4294967295
 8006e6e:	e621      	b.n	8006ab4 <_svfprintf_r+0x48>
 8006e70:	7fefffff 	.word	0x7fefffff
 8006e74:	0800dd2c 	.word	0x0800dd2c
 8006e78:	0800dd30 	.word	0x0800dd30
 8006e7c:	0800dd34 	.word	0x0800dd34
 8006e80:	0800dd38 	.word	0x0800dd38
 8006e84:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006e88:	f000 81d9 	beq.w	800723e <_svfprintf_r+0x7d2>
 8006e8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e8e:	2b47      	cmp	r3, #71	; 0x47
 8006e90:	d105      	bne.n	8006e9e <_svfprintf_r+0x432>
 8006e92:	f1b8 0f00 	cmp.w	r8, #0
 8006e96:	d102      	bne.n	8006e9e <_svfprintf_r+0x432>
 8006e98:	4647      	mov	r7, r8
 8006e9a:	f04f 0801 	mov.w	r8, #1
 8006e9e:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8006ea2:	9315      	str	r3, [sp, #84]	; 0x54
 8006ea4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006ea6:	1e1d      	subs	r5, r3, #0
 8006ea8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006eaa:	9308      	str	r3, [sp, #32]
 8006eac:	bfb7      	itett	lt
 8006eae:	462b      	movlt	r3, r5
 8006eb0:	2300      	movge	r3, #0
 8006eb2:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8006eb6:	232d      	movlt	r3, #45	; 0x2d
 8006eb8:	931c      	str	r3, [sp, #112]	; 0x70
 8006eba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ebc:	2b41      	cmp	r3, #65	; 0x41
 8006ebe:	f040 81d7 	bne.w	8007270 <_svfprintf_r+0x804>
 8006ec2:	aa20      	add	r2, sp, #128	; 0x80
 8006ec4:	4629      	mov	r1, r5
 8006ec6:	9808      	ldr	r0, [sp, #32]
 8006ec8:	f004 fa40 	bl	800b34c <frexp>
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8006ed2:	f7f9 fb01 	bl	80004d8 <__aeabi_dmul>
 8006ed6:	4602      	mov	r2, r0
 8006ed8:	460b      	mov	r3, r1
 8006eda:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006ede:	2200      	movs	r2, #0
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	f7f9 fd61 	bl	80009a8 <__aeabi_dcmpeq>
 8006ee6:	b108      	cbz	r0, 8006eec <_svfprintf_r+0x480>
 8006ee8:	2301      	movs	r3, #1
 8006eea:	9320      	str	r3, [sp, #128]	; 0x80
 8006eec:	4eb4      	ldr	r6, [pc, #720]	; (80071c0 <_svfprintf_r+0x754>)
 8006eee:	4bb5      	ldr	r3, [pc, #724]	; (80071c4 <_svfprintf_r+0x758>)
 8006ef0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006ef2:	9d07      	ldr	r5, [sp, #28]
 8006ef4:	2a61      	cmp	r2, #97	; 0x61
 8006ef6:	bf18      	it	ne
 8006ef8:	461e      	movne	r6, r3
 8006efa:	9617      	str	r6, [sp, #92]	; 0x5c
 8006efc:	f108 36ff 	add.w	r6, r8, #4294967295
 8006f00:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006f04:	2200      	movs	r2, #0
 8006f06:	4bb0      	ldr	r3, [pc, #704]	; (80071c8 <_svfprintf_r+0x75c>)
 8006f08:	f7f9 fae6 	bl	80004d8 <__aeabi_dmul>
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	460b      	mov	r3, r1
 8006f10:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006f14:	f7f9 fd90 	bl	8000a38 <__aeabi_d2iz>
 8006f18:	901d      	str	r0, [sp, #116]	; 0x74
 8006f1a:	f7f9 fa73 	bl	8000404 <__aeabi_i2d>
 8006f1e:	4602      	mov	r2, r0
 8006f20:	460b      	mov	r3, r1
 8006f22:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006f26:	f7f9 f91f 	bl	8000168 <__aeabi_dsub>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	460b      	mov	r3, r1
 8006f2e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006f32:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f34:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006f36:	960d      	str	r6, [sp, #52]	; 0x34
 8006f38:	5c9b      	ldrb	r3, [r3, r2]
 8006f3a:	f805 3b01 	strb.w	r3, [r5], #1
 8006f3e:	1c73      	adds	r3, r6, #1
 8006f40:	d006      	beq.n	8006f50 <_svfprintf_r+0x4e4>
 8006f42:	2200      	movs	r2, #0
 8006f44:	2300      	movs	r3, #0
 8006f46:	3e01      	subs	r6, #1
 8006f48:	f7f9 fd2e 	bl	80009a8 <__aeabi_dcmpeq>
 8006f4c:	2800      	cmp	r0, #0
 8006f4e:	d0d7      	beq.n	8006f00 <_svfprintf_r+0x494>
 8006f50:	2200      	movs	r2, #0
 8006f52:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006f56:	4b9d      	ldr	r3, [pc, #628]	; (80071cc <_svfprintf_r+0x760>)
 8006f58:	f7f9 fd4e 	bl	80009f8 <__aeabi_dcmpgt>
 8006f5c:	b960      	cbnz	r0, 8006f78 <_svfprintf_r+0x50c>
 8006f5e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006f62:	2200      	movs	r2, #0
 8006f64:	4b99      	ldr	r3, [pc, #612]	; (80071cc <_svfprintf_r+0x760>)
 8006f66:	f7f9 fd1f 	bl	80009a8 <__aeabi_dcmpeq>
 8006f6a:	2800      	cmp	r0, #0
 8006f6c:	f000 817b 	beq.w	8007266 <_svfprintf_r+0x7fa>
 8006f70:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006f72:	07d8      	lsls	r0, r3, #31
 8006f74:	f140 8177 	bpl.w	8007266 <_svfprintf_r+0x7fa>
 8006f78:	2030      	movs	r0, #48	; 0x30
 8006f7a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f7c:	9524      	str	r5, [sp, #144]	; 0x90
 8006f7e:	7bd9      	ldrb	r1, [r3, #15]
 8006f80:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006f82:	1e53      	subs	r3, r2, #1
 8006f84:	9324      	str	r3, [sp, #144]	; 0x90
 8006f86:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8006f8a:	428b      	cmp	r3, r1
 8006f8c:	f000 815a 	beq.w	8007244 <_svfprintf_r+0x7d8>
 8006f90:	2b39      	cmp	r3, #57	; 0x39
 8006f92:	bf0b      	itete	eq
 8006f94:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8006f96:	3301      	addne	r3, #1
 8006f98:	7a9b      	ldrbeq	r3, [r3, #10]
 8006f9a:	b2db      	uxtbne	r3, r3
 8006f9c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006fa0:	9b07      	ldr	r3, [sp, #28]
 8006fa2:	1aeb      	subs	r3, r5, r3
 8006fa4:	9308      	str	r3, [sp, #32]
 8006fa6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fa8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006faa:	2b47      	cmp	r3, #71	; 0x47
 8006fac:	f040 81ad 	bne.w	800730a <_svfprintf_r+0x89e>
 8006fb0:	1ce9      	adds	r1, r5, #3
 8006fb2:	db02      	blt.n	8006fba <_svfprintf_r+0x54e>
 8006fb4:	45a8      	cmp	r8, r5
 8006fb6:	f280 81cf 	bge.w	8007358 <_svfprintf_r+0x8ec>
 8006fba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fbc:	3b02      	subs	r3, #2
 8006fbe:	930b      	str	r3, [sp, #44]	; 0x2c
 8006fc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006fc2:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8006fc6:	f021 0120 	bic.w	r1, r1, #32
 8006fca:	2941      	cmp	r1, #65	; 0x41
 8006fcc:	bf08      	it	eq
 8006fce:	320f      	addeq	r2, #15
 8006fd0:	f105 33ff 	add.w	r3, r5, #4294967295
 8006fd4:	bf06      	itte	eq
 8006fd6:	b2d2      	uxtbeq	r2, r2
 8006fd8:	2101      	moveq	r1, #1
 8006fda:	2100      	movne	r1, #0
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8006fe2:	bfb4      	ite	lt
 8006fe4:	222d      	movlt	r2, #45	; 0x2d
 8006fe6:	222b      	movge	r2, #43	; 0x2b
 8006fe8:	9320      	str	r3, [sp, #128]	; 0x80
 8006fea:	bfb8      	it	lt
 8006fec:	f1c5 0301 	rsblt	r3, r5, #1
 8006ff0:	2b09      	cmp	r3, #9
 8006ff2:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8006ff6:	f340 819e 	ble.w	8007336 <_svfprintf_r+0x8ca>
 8006ffa:	260a      	movs	r6, #10
 8006ffc:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8007000:	fb93 f5f6 	sdiv	r5, r3, r6
 8007004:	4611      	mov	r1, r2
 8007006:	fb06 3015 	mls	r0, r6, r5, r3
 800700a:	3030      	adds	r0, #48	; 0x30
 800700c:	f801 0c01 	strb.w	r0, [r1, #-1]
 8007010:	4618      	mov	r0, r3
 8007012:	2863      	cmp	r0, #99	; 0x63
 8007014:	462b      	mov	r3, r5
 8007016:	f102 32ff 	add.w	r2, r2, #4294967295
 800701a:	dcf1      	bgt.n	8007000 <_svfprintf_r+0x594>
 800701c:	3330      	adds	r3, #48	; 0x30
 800701e:	1e88      	subs	r0, r1, #2
 8007020:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007024:	4603      	mov	r3, r0
 8007026:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800702a:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800702e:	42ab      	cmp	r3, r5
 8007030:	f0c0 817c 	bcc.w	800732c <_svfprintf_r+0x8c0>
 8007034:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8007038:	1a52      	subs	r2, r2, r1
 800703a:	42a8      	cmp	r0, r5
 800703c:	bf88      	it	hi
 800703e:	2200      	movhi	r2, #0
 8007040:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8007044:	441a      	add	r2, r3
 8007046:	ab22      	add	r3, sp, #136	; 0x88
 8007048:	1ad3      	subs	r3, r2, r3
 800704a:	9a08      	ldr	r2, [sp, #32]
 800704c:	931a      	str	r3, [sp, #104]	; 0x68
 800704e:	2a01      	cmp	r2, #1
 8007050:	eb03 0802 	add.w	r8, r3, r2
 8007054:	dc02      	bgt.n	800705c <_svfprintf_r+0x5f0>
 8007056:	f01a 0f01 	tst.w	sl, #1
 800705a:	d001      	beq.n	8007060 <_svfprintf_r+0x5f4>
 800705c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800705e:	4498      	add	r8, r3
 8007060:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8007064:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007068:	9315      	str	r3, [sp, #84]	; 0x54
 800706a:	2300      	movs	r3, #0
 800706c:	461d      	mov	r5, r3
 800706e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007072:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007074:	b113      	cbz	r3, 800707c <_svfprintf_r+0x610>
 8007076:	232d      	movs	r3, #45	; 0x2d
 8007078:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800707c:	2600      	movs	r6, #0
 800707e:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8007082:	4546      	cmp	r6, r8
 8007084:	4633      	mov	r3, r6
 8007086:	bfb8      	it	lt
 8007088:	4643      	movlt	r3, r8
 800708a:	9315      	str	r3, [sp, #84]	; 0x54
 800708c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007090:	b113      	cbz	r3, 8007098 <_svfprintf_r+0x62c>
 8007092:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007094:	3301      	adds	r3, #1
 8007096:	9315      	str	r3, [sp, #84]	; 0x54
 8007098:	f01a 0302 	ands.w	r3, sl, #2
 800709c:	931c      	str	r3, [sp, #112]	; 0x70
 800709e:	bf1e      	ittt	ne
 80070a0:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 80070a2:	3302      	addne	r3, #2
 80070a4:	9315      	strne	r3, [sp, #84]	; 0x54
 80070a6:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 80070aa:	931d      	str	r3, [sp, #116]	; 0x74
 80070ac:	d121      	bne.n	80070f2 <_svfprintf_r+0x686>
 80070ae:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80070b2:	1a9b      	subs	r3, r3, r2
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	9317      	str	r3, [sp, #92]	; 0x5c
 80070b8:	dd1b      	ble.n	80070f2 <_svfprintf_r+0x686>
 80070ba:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80070be:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80070c0:	3301      	adds	r3, #1
 80070c2:	2810      	cmp	r0, #16
 80070c4:	4842      	ldr	r0, [pc, #264]	; (80071d0 <_svfprintf_r+0x764>)
 80070c6:	f104 0108 	add.w	r1, r4, #8
 80070ca:	6020      	str	r0, [r4, #0]
 80070cc:	f300 82e6 	bgt.w	800769c <_svfprintf_r+0xc30>
 80070d0:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80070d2:	2b07      	cmp	r3, #7
 80070d4:	4402      	add	r2, r0
 80070d6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80070da:	6060      	str	r0, [r4, #4]
 80070dc:	f340 82f3 	ble.w	80076c6 <_svfprintf_r+0xc5a>
 80070e0:	4659      	mov	r1, fp
 80070e2:	4648      	mov	r0, r9
 80070e4:	aa26      	add	r2, sp, #152	; 0x98
 80070e6:	f004 f9bb 	bl	800b460 <__ssprint_r>
 80070ea:	2800      	cmp	r0, #0
 80070ec:	f040 8636 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 80070f0:	ac29      	add	r4, sp, #164	; 0xa4
 80070f2:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80070f6:	b173      	cbz	r3, 8007116 <_svfprintf_r+0x6aa>
 80070f8:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 80070fc:	6023      	str	r3, [r4, #0]
 80070fe:	2301      	movs	r3, #1
 8007100:	6063      	str	r3, [r4, #4]
 8007102:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007104:	3301      	adds	r3, #1
 8007106:	9328      	str	r3, [sp, #160]	; 0xa0
 8007108:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800710a:	3301      	adds	r3, #1
 800710c:	2b07      	cmp	r3, #7
 800710e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007110:	f300 82db 	bgt.w	80076ca <_svfprintf_r+0xc5e>
 8007114:	3408      	adds	r4, #8
 8007116:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007118:	b16b      	cbz	r3, 8007136 <_svfprintf_r+0x6ca>
 800711a:	ab1f      	add	r3, sp, #124	; 0x7c
 800711c:	6023      	str	r3, [r4, #0]
 800711e:	2302      	movs	r3, #2
 8007120:	6063      	str	r3, [r4, #4]
 8007122:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007124:	3302      	adds	r3, #2
 8007126:	9328      	str	r3, [sp, #160]	; 0xa0
 8007128:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800712a:	3301      	adds	r3, #1
 800712c:	2b07      	cmp	r3, #7
 800712e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007130:	f300 82d5 	bgt.w	80076de <_svfprintf_r+0xc72>
 8007134:	3408      	adds	r4, #8
 8007136:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007138:	2b80      	cmp	r3, #128	; 0x80
 800713a:	d121      	bne.n	8007180 <_svfprintf_r+0x714>
 800713c:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007140:	1a9b      	subs	r3, r3, r2
 8007142:	2b00      	cmp	r3, #0
 8007144:	9317      	str	r3, [sp, #92]	; 0x5c
 8007146:	dd1b      	ble.n	8007180 <_svfprintf_r+0x714>
 8007148:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800714c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800714e:	3301      	adds	r3, #1
 8007150:	2810      	cmp	r0, #16
 8007152:	4820      	ldr	r0, [pc, #128]	; (80071d4 <_svfprintf_r+0x768>)
 8007154:	f104 0108 	add.w	r1, r4, #8
 8007158:	6020      	str	r0, [r4, #0]
 800715a:	f300 82ca 	bgt.w	80076f2 <_svfprintf_r+0xc86>
 800715e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007160:	2b07      	cmp	r3, #7
 8007162:	4402      	add	r2, r0
 8007164:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007168:	6060      	str	r0, [r4, #4]
 800716a:	f340 82d7 	ble.w	800771c <_svfprintf_r+0xcb0>
 800716e:	4659      	mov	r1, fp
 8007170:	4648      	mov	r0, r9
 8007172:	aa26      	add	r2, sp, #152	; 0x98
 8007174:	f004 f974 	bl	800b460 <__ssprint_r>
 8007178:	2800      	cmp	r0, #0
 800717a:	f040 85ef 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 800717e:	ac29      	add	r4, sp, #164	; 0xa4
 8007180:	eba6 0608 	sub.w	r6, r6, r8
 8007184:	2e00      	cmp	r6, #0
 8007186:	dd27      	ble.n	80071d8 <_svfprintf_r+0x76c>
 8007188:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800718c:	4811      	ldr	r0, [pc, #68]	; (80071d4 <_svfprintf_r+0x768>)
 800718e:	2e10      	cmp	r6, #16
 8007190:	f103 0301 	add.w	r3, r3, #1
 8007194:	f104 0108 	add.w	r1, r4, #8
 8007198:	6020      	str	r0, [r4, #0]
 800719a:	f300 82c1 	bgt.w	8007720 <_svfprintf_r+0xcb4>
 800719e:	6066      	str	r6, [r4, #4]
 80071a0:	2b07      	cmp	r3, #7
 80071a2:	4416      	add	r6, r2
 80071a4:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80071a8:	f340 82cd 	ble.w	8007746 <_svfprintf_r+0xcda>
 80071ac:	4659      	mov	r1, fp
 80071ae:	4648      	mov	r0, r9
 80071b0:	aa26      	add	r2, sp, #152	; 0x98
 80071b2:	f004 f955 	bl	800b460 <__ssprint_r>
 80071b6:	2800      	cmp	r0, #0
 80071b8:	f040 85d0 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 80071bc:	ac29      	add	r4, sp, #164	; 0xa4
 80071be:	e00b      	b.n	80071d8 <_svfprintf_r+0x76c>
 80071c0:	0800dd3c 	.word	0x0800dd3c
 80071c4:	0800dd4d 	.word	0x0800dd4d
 80071c8:	40300000 	.word	0x40300000
 80071cc:	3fe00000 	.word	0x3fe00000
 80071d0:	0800dd60 	.word	0x0800dd60
 80071d4:	0800dd70 	.word	0x0800dd70
 80071d8:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80071dc:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80071de:	f040 82b9 	bne.w	8007754 <_svfprintf_r+0xce8>
 80071e2:	9b07      	ldr	r3, [sp, #28]
 80071e4:	4446      	add	r6, r8
 80071e6:	e9c4 3800 	strd	r3, r8, [r4]
 80071ea:	9628      	str	r6, [sp, #160]	; 0xa0
 80071ec:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80071ee:	3301      	adds	r3, #1
 80071f0:	2b07      	cmp	r3, #7
 80071f2:	9327      	str	r3, [sp, #156]	; 0x9c
 80071f4:	f300 82f4 	bgt.w	80077e0 <_svfprintf_r+0xd74>
 80071f8:	3408      	adds	r4, #8
 80071fa:	f01a 0f04 	tst.w	sl, #4
 80071fe:	f040 858e 	bne.w	8007d1e <_svfprintf_r+0x12b2>
 8007202:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8007206:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007208:	428a      	cmp	r2, r1
 800720a:	bfac      	ite	ge
 800720c:	189b      	addge	r3, r3, r2
 800720e:	185b      	addlt	r3, r3, r1
 8007210:	9313      	str	r3, [sp, #76]	; 0x4c
 8007212:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007214:	b13b      	cbz	r3, 8007226 <_svfprintf_r+0x7ba>
 8007216:	4659      	mov	r1, fp
 8007218:	4648      	mov	r0, r9
 800721a:	aa26      	add	r2, sp, #152	; 0x98
 800721c:	f004 f920 	bl	800b460 <__ssprint_r>
 8007220:	2800      	cmp	r0, #0
 8007222:	f040 859b 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 8007226:	2300      	movs	r3, #0
 8007228:	9327      	str	r3, [sp, #156]	; 0x9c
 800722a:	2f00      	cmp	r7, #0
 800722c:	f040 85b2 	bne.w	8007d94 <_svfprintf_r+0x1328>
 8007230:	ac29      	add	r4, sp, #164	; 0xa4
 8007232:	e0e3      	b.n	80073fc <_svfprintf_r+0x990>
 8007234:	ab39      	add	r3, sp, #228	; 0xe4
 8007236:	9307      	str	r3, [sp, #28]
 8007238:	e631      	b.n	8006e9e <_svfprintf_r+0x432>
 800723a:	9f07      	ldr	r7, [sp, #28]
 800723c:	e62f      	b.n	8006e9e <_svfprintf_r+0x432>
 800723e:	f04f 0806 	mov.w	r8, #6
 8007242:	e62c      	b.n	8006e9e <_svfprintf_r+0x432>
 8007244:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007248:	e69a      	b.n	8006f80 <_svfprintf_r+0x514>
 800724a:	f803 0b01 	strb.w	r0, [r3], #1
 800724e:	1aca      	subs	r2, r1, r3
 8007250:	2a00      	cmp	r2, #0
 8007252:	dafa      	bge.n	800724a <_svfprintf_r+0x7de>
 8007254:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007256:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007258:	3201      	adds	r2, #1
 800725a:	f103 0301 	add.w	r3, r3, #1
 800725e:	bfb8      	it	lt
 8007260:	2300      	movlt	r3, #0
 8007262:	441d      	add	r5, r3
 8007264:	e69c      	b.n	8006fa0 <_svfprintf_r+0x534>
 8007266:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007268:	462b      	mov	r3, r5
 800726a:	2030      	movs	r0, #48	; 0x30
 800726c:	18a9      	adds	r1, r5, r2
 800726e:	e7ee      	b.n	800724e <_svfprintf_r+0x7e2>
 8007270:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007272:	2b46      	cmp	r3, #70	; 0x46
 8007274:	d005      	beq.n	8007282 <_svfprintf_r+0x816>
 8007276:	2b45      	cmp	r3, #69	; 0x45
 8007278:	d11b      	bne.n	80072b2 <_svfprintf_r+0x846>
 800727a:	f108 0601 	add.w	r6, r8, #1
 800727e:	2302      	movs	r3, #2
 8007280:	e001      	b.n	8007286 <_svfprintf_r+0x81a>
 8007282:	4646      	mov	r6, r8
 8007284:	2303      	movs	r3, #3
 8007286:	aa24      	add	r2, sp, #144	; 0x90
 8007288:	9204      	str	r2, [sp, #16]
 800728a:	aa21      	add	r2, sp, #132	; 0x84
 800728c:	9203      	str	r2, [sp, #12]
 800728e:	aa20      	add	r2, sp, #128	; 0x80
 8007290:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007294:	9300      	str	r3, [sp, #0]
 8007296:	4648      	mov	r0, r9
 8007298:	462b      	mov	r3, r5
 800729a:	9a08      	ldr	r2, [sp, #32]
 800729c:	f002 f95c 	bl	8009558 <_dtoa_r>
 80072a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072a2:	9007      	str	r0, [sp, #28]
 80072a4:	2b47      	cmp	r3, #71	; 0x47
 80072a6:	d106      	bne.n	80072b6 <_svfprintf_r+0x84a>
 80072a8:	f01a 0f01 	tst.w	sl, #1
 80072ac:	d103      	bne.n	80072b6 <_svfprintf_r+0x84a>
 80072ae:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80072b0:	e676      	b.n	8006fa0 <_svfprintf_r+0x534>
 80072b2:	4646      	mov	r6, r8
 80072b4:	e7e3      	b.n	800727e <_svfprintf_r+0x812>
 80072b6:	9b07      	ldr	r3, [sp, #28]
 80072b8:	4433      	add	r3, r6
 80072ba:	930d      	str	r3, [sp, #52]	; 0x34
 80072bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072be:	2b46      	cmp	r3, #70	; 0x46
 80072c0:	d111      	bne.n	80072e6 <_svfprintf_r+0x87a>
 80072c2:	9b07      	ldr	r3, [sp, #28]
 80072c4:	781b      	ldrb	r3, [r3, #0]
 80072c6:	2b30      	cmp	r3, #48	; 0x30
 80072c8:	d109      	bne.n	80072de <_svfprintf_r+0x872>
 80072ca:	2200      	movs	r2, #0
 80072cc:	2300      	movs	r3, #0
 80072ce:	4629      	mov	r1, r5
 80072d0:	9808      	ldr	r0, [sp, #32]
 80072d2:	f7f9 fb69 	bl	80009a8 <__aeabi_dcmpeq>
 80072d6:	b910      	cbnz	r0, 80072de <_svfprintf_r+0x872>
 80072d8:	f1c6 0601 	rsb	r6, r6, #1
 80072dc:	9620      	str	r6, [sp, #128]	; 0x80
 80072de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80072e0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80072e2:	441a      	add	r2, r3
 80072e4:	920d      	str	r2, [sp, #52]	; 0x34
 80072e6:	2200      	movs	r2, #0
 80072e8:	2300      	movs	r3, #0
 80072ea:	4629      	mov	r1, r5
 80072ec:	9808      	ldr	r0, [sp, #32]
 80072ee:	f7f9 fb5b 	bl	80009a8 <__aeabi_dcmpeq>
 80072f2:	b108      	cbz	r0, 80072f8 <_svfprintf_r+0x88c>
 80072f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80072f6:	9324      	str	r3, [sp, #144]	; 0x90
 80072f8:	2230      	movs	r2, #48	; 0x30
 80072fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80072fc:	990d      	ldr	r1, [sp, #52]	; 0x34
 80072fe:	4299      	cmp	r1, r3
 8007300:	d9d5      	bls.n	80072ae <_svfprintf_r+0x842>
 8007302:	1c59      	adds	r1, r3, #1
 8007304:	9124      	str	r1, [sp, #144]	; 0x90
 8007306:	701a      	strb	r2, [r3, #0]
 8007308:	e7f7      	b.n	80072fa <_svfprintf_r+0x88e>
 800730a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800730c:	2b46      	cmp	r3, #70	; 0x46
 800730e:	f47f ae57 	bne.w	8006fc0 <_svfprintf_r+0x554>
 8007312:	f00a 0301 	and.w	r3, sl, #1
 8007316:	2d00      	cmp	r5, #0
 8007318:	ea43 0308 	orr.w	r3, r3, r8
 800731c:	dd18      	ble.n	8007350 <_svfprintf_r+0x8e4>
 800731e:	b383      	cbz	r3, 8007382 <_svfprintf_r+0x916>
 8007320:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007322:	18eb      	adds	r3, r5, r3
 8007324:	4498      	add	r8, r3
 8007326:	2366      	movs	r3, #102	; 0x66
 8007328:	930b      	str	r3, [sp, #44]	; 0x2c
 800732a:	e030      	b.n	800738e <_svfprintf_r+0x922>
 800732c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007330:	f802 6b01 	strb.w	r6, [r2], #1
 8007334:	e67b      	b.n	800702e <_svfprintf_r+0x5c2>
 8007336:	b941      	cbnz	r1, 800734a <_svfprintf_r+0x8de>
 8007338:	2230      	movs	r2, #48	; 0x30
 800733a:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800733e:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8007342:	3330      	adds	r3, #48	; 0x30
 8007344:	f802 3b01 	strb.w	r3, [r2], #1
 8007348:	e67d      	b.n	8007046 <_svfprintf_r+0x5da>
 800734a:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800734e:	e7f8      	b.n	8007342 <_svfprintf_r+0x8d6>
 8007350:	b1cb      	cbz	r3, 8007386 <_svfprintf_r+0x91a>
 8007352:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007354:	3301      	adds	r3, #1
 8007356:	e7e5      	b.n	8007324 <_svfprintf_r+0x8b8>
 8007358:	9b08      	ldr	r3, [sp, #32]
 800735a:	429d      	cmp	r5, r3
 800735c:	db07      	blt.n	800736e <_svfprintf_r+0x902>
 800735e:	f01a 0f01 	tst.w	sl, #1
 8007362:	d029      	beq.n	80073b8 <_svfprintf_r+0x94c>
 8007364:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007366:	eb05 0803 	add.w	r8, r5, r3
 800736a:	2367      	movs	r3, #103	; 0x67
 800736c:	e7dc      	b.n	8007328 <_svfprintf_r+0x8bc>
 800736e:	9b08      	ldr	r3, [sp, #32]
 8007370:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007372:	2d00      	cmp	r5, #0
 8007374:	eb03 0802 	add.w	r8, r3, r2
 8007378:	dcf7      	bgt.n	800736a <_svfprintf_r+0x8fe>
 800737a:	f1c5 0301 	rsb	r3, r5, #1
 800737e:	4498      	add	r8, r3
 8007380:	e7f3      	b.n	800736a <_svfprintf_r+0x8fe>
 8007382:	46a8      	mov	r8, r5
 8007384:	e7cf      	b.n	8007326 <_svfprintf_r+0x8ba>
 8007386:	2366      	movs	r3, #102	; 0x66
 8007388:	f04f 0801 	mov.w	r8, #1
 800738c:	930b      	str	r3, [sp, #44]	; 0x2c
 800738e:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8007392:	930d      	str	r3, [sp, #52]	; 0x34
 8007394:	d023      	beq.n	80073de <_svfprintf_r+0x972>
 8007396:	2300      	movs	r3, #0
 8007398:	2d00      	cmp	r5, #0
 800739a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800739e:	f77f ae68 	ble.w	8007072 <_svfprintf_r+0x606>
 80073a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073a4:	781b      	ldrb	r3, [r3, #0]
 80073a6:	2bff      	cmp	r3, #255	; 0xff
 80073a8:	d108      	bne.n	80073bc <_svfprintf_r+0x950>
 80073aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80073ae:	4413      	add	r3, r2
 80073b0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80073b2:	fb02 8803 	mla	r8, r2, r3, r8
 80073b6:	e65c      	b.n	8007072 <_svfprintf_r+0x606>
 80073b8:	46a8      	mov	r8, r5
 80073ba:	e7d6      	b.n	800736a <_svfprintf_r+0x8fe>
 80073bc:	42ab      	cmp	r3, r5
 80073be:	daf4      	bge.n	80073aa <_svfprintf_r+0x93e>
 80073c0:	1aed      	subs	r5, r5, r3
 80073c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073c4:	785b      	ldrb	r3, [r3, #1]
 80073c6:	b133      	cbz	r3, 80073d6 <_svfprintf_r+0x96a>
 80073c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80073ca:	3301      	adds	r3, #1
 80073cc:	930d      	str	r3, [sp, #52]	; 0x34
 80073ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073d0:	3301      	adds	r3, #1
 80073d2:	930e      	str	r3, [sp, #56]	; 0x38
 80073d4:	e7e5      	b.n	80073a2 <_svfprintf_r+0x936>
 80073d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80073d8:	3301      	adds	r3, #1
 80073da:	930c      	str	r3, [sp, #48]	; 0x30
 80073dc:	e7e1      	b.n	80073a2 <_svfprintf_r+0x936>
 80073de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80073e0:	930c      	str	r3, [sp, #48]	; 0x30
 80073e2:	e646      	b.n	8007072 <_svfprintf_r+0x606>
 80073e4:	4632      	mov	r2, r6
 80073e6:	f852 3b04 	ldr.w	r3, [r2], #4
 80073ea:	f01a 0f20 	tst.w	sl, #32
 80073ee:	920a      	str	r2, [sp, #40]	; 0x28
 80073f0:	d009      	beq.n	8007406 <_svfprintf_r+0x99a>
 80073f2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80073f4:	4610      	mov	r0, r2
 80073f6:	17d1      	asrs	r1, r2, #31
 80073f8:	e9c3 0100 	strd	r0, r1, [r3]
 80073fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073fe:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007400:	9307      	str	r3, [sp, #28]
 8007402:	f7ff bb6f 	b.w	8006ae4 <_svfprintf_r+0x78>
 8007406:	f01a 0f10 	tst.w	sl, #16
 800740a:	d002      	beq.n	8007412 <_svfprintf_r+0x9a6>
 800740c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800740e:	601a      	str	r2, [r3, #0]
 8007410:	e7f4      	b.n	80073fc <_svfprintf_r+0x990>
 8007412:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007416:	d002      	beq.n	800741e <_svfprintf_r+0x9b2>
 8007418:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800741a:	801a      	strh	r2, [r3, #0]
 800741c:	e7ee      	b.n	80073fc <_svfprintf_r+0x990>
 800741e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007422:	d0f3      	beq.n	800740c <_svfprintf_r+0x9a0>
 8007424:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007426:	701a      	strb	r2, [r3, #0]
 8007428:	e7e8      	b.n	80073fc <_svfprintf_r+0x990>
 800742a:	f04a 0a10 	orr.w	sl, sl, #16
 800742e:	f01a 0f20 	tst.w	sl, #32
 8007432:	d01e      	beq.n	8007472 <_svfprintf_r+0xa06>
 8007434:	3607      	adds	r6, #7
 8007436:	f026 0307 	bic.w	r3, r6, #7
 800743a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800743e:	930a      	str	r3, [sp, #40]	; 0x28
 8007440:	2300      	movs	r3, #0
 8007442:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8007446:	2200      	movs	r2, #0
 8007448:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800744c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007450:	f000 84b1 	beq.w	8007db6 <_svfprintf_r+0x134a>
 8007454:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8007458:	920c      	str	r2, [sp, #48]	; 0x30
 800745a:	ea56 0207 	orrs.w	r2, r6, r7
 800745e:	f040 84b0 	bne.w	8007dc2 <_svfprintf_r+0x1356>
 8007462:	f1b8 0f00 	cmp.w	r8, #0
 8007466:	f000 8103 	beq.w	8007670 <_svfprintf_r+0xc04>
 800746a:	2b01      	cmp	r3, #1
 800746c:	f040 84ac 	bne.w	8007dc8 <_svfprintf_r+0x135c>
 8007470:	e098      	b.n	80075a4 <_svfprintf_r+0xb38>
 8007472:	1d33      	adds	r3, r6, #4
 8007474:	f01a 0f10 	tst.w	sl, #16
 8007478:	930a      	str	r3, [sp, #40]	; 0x28
 800747a:	d001      	beq.n	8007480 <_svfprintf_r+0xa14>
 800747c:	6836      	ldr	r6, [r6, #0]
 800747e:	e003      	b.n	8007488 <_svfprintf_r+0xa1c>
 8007480:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007484:	d002      	beq.n	800748c <_svfprintf_r+0xa20>
 8007486:	8836      	ldrh	r6, [r6, #0]
 8007488:	2700      	movs	r7, #0
 800748a:	e7d9      	b.n	8007440 <_svfprintf_r+0x9d4>
 800748c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007490:	d0f4      	beq.n	800747c <_svfprintf_r+0xa10>
 8007492:	7836      	ldrb	r6, [r6, #0]
 8007494:	e7f8      	b.n	8007488 <_svfprintf_r+0xa1c>
 8007496:	4633      	mov	r3, r6
 8007498:	f853 6b04 	ldr.w	r6, [r3], #4
 800749c:	2278      	movs	r2, #120	; 0x78
 800749e:	930a      	str	r3, [sp, #40]	; 0x28
 80074a0:	f647 0330 	movw	r3, #30768	; 0x7830
 80074a4:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 80074a8:	4ba8      	ldr	r3, [pc, #672]	; (800774c <_svfprintf_r+0xce0>)
 80074aa:	2700      	movs	r7, #0
 80074ac:	931b      	str	r3, [sp, #108]	; 0x6c
 80074ae:	f04a 0a02 	orr.w	sl, sl, #2
 80074b2:	2302      	movs	r3, #2
 80074b4:	920b      	str	r2, [sp, #44]	; 0x2c
 80074b6:	e7c6      	b.n	8007446 <_svfprintf_r+0x9da>
 80074b8:	4632      	mov	r2, r6
 80074ba:	2500      	movs	r5, #0
 80074bc:	f852 3b04 	ldr.w	r3, [r2], #4
 80074c0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80074c4:	9307      	str	r3, [sp, #28]
 80074c6:	920a      	str	r2, [sp, #40]	; 0x28
 80074c8:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80074cc:	d010      	beq.n	80074f0 <_svfprintf_r+0xa84>
 80074ce:	4642      	mov	r2, r8
 80074d0:	4629      	mov	r1, r5
 80074d2:	9807      	ldr	r0, [sp, #28]
 80074d4:	f003 fa26 	bl	800a924 <memchr>
 80074d8:	4607      	mov	r7, r0
 80074da:	2800      	cmp	r0, #0
 80074dc:	f43f ac85 	beq.w	8006dea <_svfprintf_r+0x37e>
 80074e0:	9b07      	ldr	r3, [sp, #28]
 80074e2:	462f      	mov	r7, r5
 80074e4:	462e      	mov	r6, r5
 80074e6:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 80074ea:	eba0 0803 	sub.w	r8, r0, r3
 80074ee:	e5c8      	b.n	8007082 <_svfprintf_r+0x616>
 80074f0:	9807      	ldr	r0, [sp, #28]
 80074f2:	f7f8 fe2d 	bl	8000150 <strlen>
 80074f6:	462f      	mov	r7, r5
 80074f8:	4680      	mov	r8, r0
 80074fa:	e476      	b.n	8006dea <_svfprintf_r+0x37e>
 80074fc:	f04a 0a10 	orr.w	sl, sl, #16
 8007500:	f01a 0f20 	tst.w	sl, #32
 8007504:	d007      	beq.n	8007516 <_svfprintf_r+0xaaa>
 8007506:	3607      	adds	r6, #7
 8007508:	f026 0307 	bic.w	r3, r6, #7
 800750c:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007510:	930a      	str	r3, [sp, #40]	; 0x28
 8007512:	2301      	movs	r3, #1
 8007514:	e797      	b.n	8007446 <_svfprintf_r+0x9da>
 8007516:	1d33      	adds	r3, r6, #4
 8007518:	f01a 0f10 	tst.w	sl, #16
 800751c:	930a      	str	r3, [sp, #40]	; 0x28
 800751e:	d001      	beq.n	8007524 <_svfprintf_r+0xab8>
 8007520:	6836      	ldr	r6, [r6, #0]
 8007522:	e003      	b.n	800752c <_svfprintf_r+0xac0>
 8007524:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007528:	d002      	beq.n	8007530 <_svfprintf_r+0xac4>
 800752a:	8836      	ldrh	r6, [r6, #0]
 800752c:	2700      	movs	r7, #0
 800752e:	e7f0      	b.n	8007512 <_svfprintf_r+0xaa6>
 8007530:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007534:	d0f4      	beq.n	8007520 <_svfprintf_r+0xab4>
 8007536:	7836      	ldrb	r6, [r6, #0]
 8007538:	e7f8      	b.n	800752c <_svfprintf_r+0xac0>
 800753a:	4b85      	ldr	r3, [pc, #532]	; (8007750 <_svfprintf_r+0xce4>)
 800753c:	f01a 0f20 	tst.w	sl, #32
 8007540:	931b      	str	r3, [sp, #108]	; 0x6c
 8007542:	d019      	beq.n	8007578 <_svfprintf_r+0xb0c>
 8007544:	3607      	adds	r6, #7
 8007546:	f026 0307 	bic.w	r3, r6, #7
 800754a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800754e:	930a      	str	r3, [sp, #40]	; 0x28
 8007550:	f01a 0f01 	tst.w	sl, #1
 8007554:	d00a      	beq.n	800756c <_svfprintf_r+0xb00>
 8007556:	ea56 0307 	orrs.w	r3, r6, r7
 800755a:	d007      	beq.n	800756c <_svfprintf_r+0xb00>
 800755c:	2330      	movs	r3, #48	; 0x30
 800755e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007562:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007564:	f04a 0a02 	orr.w	sl, sl, #2
 8007568:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800756c:	2302      	movs	r3, #2
 800756e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8007572:	e768      	b.n	8007446 <_svfprintf_r+0x9da>
 8007574:	4b75      	ldr	r3, [pc, #468]	; (800774c <_svfprintf_r+0xce0>)
 8007576:	e7e1      	b.n	800753c <_svfprintf_r+0xad0>
 8007578:	1d33      	adds	r3, r6, #4
 800757a:	f01a 0f10 	tst.w	sl, #16
 800757e:	930a      	str	r3, [sp, #40]	; 0x28
 8007580:	d001      	beq.n	8007586 <_svfprintf_r+0xb1a>
 8007582:	6836      	ldr	r6, [r6, #0]
 8007584:	e003      	b.n	800758e <_svfprintf_r+0xb22>
 8007586:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800758a:	d002      	beq.n	8007592 <_svfprintf_r+0xb26>
 800758c:	8836      	ldrh	r6, [r6, #0]
 800758e:	2700      	movs	r7, #0
 8007590:	e7de      	b.n	8007550 <_svfprintf_r+0xae4>
 8007592:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007596:	d0f4      	beq.n	8007582 <_svfprintf_r+0xb16>
 8007598:	7836      	ldrb	r6, [r6, #0]
 800759a:	e7f8      	b.n	800758e <_svfprintf_r+0xb22>
 800759c:	2f00      	cmp	r7, #0
 800759e:	bf08      	it	eq
 80075a0:	2e0a      	cmpeq	r6, #10
 80075a2:	d206      	bcs.n	80075b2 <_svfprintf_r+0xb46>
 80075a4:	3630      	adds	r6, #48	; 0x30
 80075a6:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 80075aa:	f20d 1347 	addw	r3, sp, #327	; 0x147
 80075ae:	f000 bc2d 	b.w	8007e0c <_svfprintf_r+0x13a0>
 80075b2:	2300      	movs	r3, #0
 80075b4:	9308      	str	r3, [sp, #32]
 80075b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075b8:	ad52      	add	r5, sp, #328	; 0x148
 80075ba:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 80075be:	1e6b      	subs	r3, r5, #1
 80075c0:	9307      	str	r3, [sp, #28]
 80075c2:	220a      	movs	r2, #10
 80075c4:	2300      	movs	r3, #0
 80075c6:	4630      	mov	r0, r6
 80075c8:	4639      	mov	r1, r7
 80075ca:	f7f9 faad 	bl	8000b28 <__aeabi_uldivmod>
 80075ce:	9b08      	ldr	r3, [sp, #32]
 80075d0:	3230      	adds	r2, #48	; 0x30
 80075d2:	3301      	adds	r3, #1
 80075d4:	f805 2c01 	strb.w	r2, [r5, #-1]
 80075d8:	9308      	str	r3, [sp, #32]
 80075da:	f1ba 0f00 	cmp.w	sl, #0
 80075de:	d019      	beq.n	8007614 <_svfprintf_r+0xba8>
 80075e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075e2:	9a08      	ldr	r2, [sp, #32]
 80075e4:	781b      	ldrb	r3, [r3, #0]
 80075e6:	429a      	cmp	r2, r3
 80075e8:	d114      	bne.n	8007614 <_svfprintf_r+0xba8>
 80075ea:	2aff      	cmp	r2, #255	; 0xff
 80075ec:	d012      	beq.n	8007614 <_svfprintf_r+0xba8>
 80075ee:	2f00      	cmp	r7, #0
 80075f0:	bf08      	it	eq
 80075f2:	2e0a      	cmpeq	r6, #10
 80075f4:	d30e      	bcc.n	8007614 <_svfprintf_r+0xba8>
 80075f6:	9b07      	ldr	r3, [sp, #28]
 80075f8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80075fa:	9919      	ldr	r1, [sp, #100]	; 0x64
 80075fc:	1a9b      	subs	r3, r3, r2
 80075fe:	4618      	mov	r0, r3
 8007600:	9307      	str	r3, [sp, #28]
 8007602:	f003 ff1a 	bl	800b43a <strncpy>
 8007606:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007608:	785d      	ldrb	r5, [r3, #1]
 800760a:	b1ed      	cbz	r5, 8007648 <_svfprintf_r+0xbdc>
 800760c:	3301      	adds	r3, #1
 800760e:	930e      	str	r3, [sp, #56]	; 0x38
 8007610:	2300      	movs	r3, #0
 8007612:	9308      	str	r3, [sp, #32]
 8007614:	220a      	movs	r2, #10
 8007616:	2300      	movs	r3, #0
 8007618:	4630      	mov	r0, r6
 800761a:	4639      	mov	r1, r7
 800761c:	f7f9 fa84 	bl	8000b28 <__aeabi_uldivmod>
 8007620:	2f00      	cmp	r7, #0
 8007622:	bf08      	it	eq
 8007624:	2e0a      	cmpeq	r6, #10
 8007626:	d20b      	bcs.n	8007640 <_svfprintf_r+0xbd4>
 8007628:	2700      	movs	r7, #0
 800762a:	9b07      	ldr	r3, [sp, #28]
 800762c:	aa52      	add	r2, sp, #328	; 0x148
 800762e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007632:	4646      	mov	r6, r8
 8007634:	eba2 0803 	sub.w	r8, r2, r3
 8007638:	463d      	mov	r5, r7
 800763a:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800763e:	e520      	b.n	8007082 <_svfprintf_r+0x616>
 8007640:	4606      	mov	r6, r0
 8007642:	460f      	mov	r7, r1
 8007644:	9d07      	ldr	r5, [sp, #28]
 8007646:	e7ba      	b.n	80075be <_svfprintf_r+0xb52>
 8007648:	9508      	str	r5, [sp, #32]
 800764a:	e7e3      	b.n	8007614 <_svfprintf_r+0xba8>
 800764c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800764e:	f006 030f 	and.w	r3, r6, #15
 8007652:	5cd3      	ldrb	r3, [r2, r3]
 8007654:	9a07      	ldr	r2, [sp, #28]
 8007656:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800765a:	0933      	lsrs	r3, r6, #4
 800765c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8007660:	9207      	str	r2, [sp, #28]
 8007662:	093a      	lsrs	r2, r7, #4
 8007664:	461e      	mov	r6, r3
 8007666:	4617      	mov	r7, r2
 8007668:	ea56 0307 	orrs.w	r3, r6, r7
 800766c:	d1ee      	bne.n	800764c <_svfprintf_r+0xbe0>
 800766e:	e7db      	b.n	8007628 <_svfprintf_r+0xbbc>
 8007670:	b933      	cbnz	r3, 8007680 <_svfprintf_r+0xc14>
 8007672:	f01a 0f01 	tst.w	sl, #1
 8007676:	d003      	beq.n	8007680 <_svfprintf_r+0xc14>
 8007678:	2330      	movs	r3, #48	; 0x30
 800767a:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800767e:	e794      	b.n	80075aa <_svfprintf_r+0xb3e>
 8007680:	ab52      	add	r3, sp, #328	; 0x148
 8007682:	e3c3      	b.n	8007e0c <_svfprintf_r+0x13a0>
 8007684:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007686:	2b00      	cmp	r3, #0
 8007688:	f000 838a 	beq.w	8007da0 <_svfprintf_r+0x1334>
 800768c:	2000      	movs	r0, #0
 800768e:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007692:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007696:	960a      	str	r6, [sp, #40]	; 0x28
 8007698:	f7ff bb3f 	b.w	8006d1a <_svfprintf_r+0x2ae>
 800769c:	2010      	movs	r0, #16
 800769e:	2b07      	cmp	r3, #7
 80076a0:	4402      	add	r2, r0
 80076a2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80076a6:	6060      	str	r0, [r4, #4]
 80076a8:	dd08      	ble.n	80076bc <_svfprintf_r+0xc50>
 80076aa:	4659      	mov	r1, fp
 80076ac:	4648      	mov	r0, r9
 80076ae:	aa26      	add	r2, sp, #152	; 0x98
 80076b0:	f003 fed6 	bl	800b460 <__ssprint_r>
 80076b4:	2800      	cmp	r0, #0
 80076b6:	f040 8351 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 80076ba:	a929      	add	r1, sp, #164	; 0xa4
 80076bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80076be:	460c      	mov	r4, r1
 80076c0:	3b10      	subs	r3, #16
 80076c2:	9317      	str	r3, [sp, #92]	; 0x5c
 80076c4:	e4f9      	b.n	80070ba <_svfprintf_r+0x64e>
 80076c6:	460c      	mov	r4, r1
 80076c8:	e513      	b.n	80070f2 <_svfprintf_r+0x686>
 80076ca:	4659      	mov	r1, fp
 80076cc:	4648      	mov	r0, r9
 80076ce:	aa26      	add	r2, sp, #152	; 0x98
 80076d0:	f003 fec6 	bl	800b460 <__ssprint_r>
 80076d4:	2800      	cmp	r0, #0
 80076d6:	f040 8341 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 80076da:	ac29      	add	r4, sp, #164	; 0xa4
 80076dc:	e51b      	b.n	8007116 <_svfprintf_r+0x6aa>
 80076de:	4659      	mov	r1, fp
 80076e0:	4648      	mov	r0, r9
 80076e2:	aa26      	add	r2, sp, #152	; 0x98
 80076e4:	f003 febc 	bl	800b460 <__ssprint_r>
 80076e8:	2800      	cmp	r0, #0
 80076ea:	f040 8337 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 80076ee:	ac29      	add	r4, sp, #164	; 0xa4
 80076f0:	e521      	b.n	8007136 <_svfprintf_r+0x6ca>
 80076f2:	2010      	movs	r0, #16
 80076f4:	2b07      	cmp	r3, #7
 80076f6:	4402      	add	r2, r0
 80076f8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80076fc:	6060      	str	r0, [r4, #4]
 80076fe:	dd08      	ble.n	8007712 <_svfprintf_r+0xca6>
 8007700:	4659      	mov	r1, fp
 8007702:	4648      	mov	r0, r9
 8007704:	aa26      	add	r2, sp, #152	; 0x98
 8007706:	f003 feab 	bl	800b460 <__ssprint_r>
 800770a:	2800      	cmp	r0, #0
 800770c:	f040 8326 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 8007710:	a929      	add	r1, sp, #164	; 0xa4
 8007712:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007714:	460c      	mov	r4, r1
 8007716:	3b10      	subs	r3, #16
 8007718:	9317      	str	r3, [sp, #92]	; 0x5c
 800771a:	e515      	b.n	8007148 <_svfprintf_r+0x6dc>
 800771c:	460c      	mov	r4, r1
 800771e:	e52f      	b.n	8007180 <_svfprintf_r+0x714>
 8007720:	2010      	movs	r0, #16
 8007722:	2b07      	cmp	r3, #7
 8007724:	4402      	add	r2, r0
 8007726:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800772a:	6060      	str	r0, [r4, #4]
 800772c:	dd08      	ble.n	8007740 <_svfprintf_r+0xcd4>
 800772e:	4659      	mov	r1, fp
 8007730:	4648      	mov	r0, r9
 8007732:	aa26      	add	r2, sp, #152	; 0x98
 8007734:	f003 fe94 	bl	800b460 <__ssprint_r>
 8007738:	2800      	cmp	r0, #0
 800773a:	f040 830f 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 800773e:	a929      	add	r1, sp, #164	; 0xa4
 8007740:	460c      	mov	r4, r1
 8007742:	3e10      	subs	r6, #16
 8007744:	e520      	b.n	8007188 <_svfprintf_r+0x71c>
 8007746:	460c      	mov	r4, r1
 8007748:	e546      	b.n	80071d8 <_svfprintf_r+0x76c>
 800774a:	bf00      	nop
 800774c:	0800dd3c 	.word	0x0800dd3c
 8007750:	0800dd4d 	.word	0x0800dd4d
 8007754:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007756:	2b65      	cmp	r3, #101	; 0x65
 8007758:	f340 824a 	ble.w	8007bf0 <_svfprintf_r+0x1184>
 800775c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007760:	2200      	movs	r2, #0
 8007762:	2300      	movs	r3, #0
 8007764:	f7f9 f920 	bl	80009a8 <__aeabi_dcmpeq>
 8007768:	2800      	cmp	r0, #0
 800776a:	d06a      	beq.n	8007842 <_svfprintf_r+0xdd6>
 800776c:	4b6f      	ldr	r3, [pc, #444]	; (800792c <_svfprintf_r+0xec0>)
 800776e:	6023      	str	r3, [r4, #0]
 8007770:	2301      	movs	r3, #1
 8007772:	441e      	add	r6, r3
 8007774:	6063      	str	r3, [r4, #4]
 8007776:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007778:	9628      	str	r6, [sp, #160]	; 0xa0
 800777a:	3301      	adds	r3, #1
 800777c:	2b07      	cmp	r3, #7
 800777e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007780:	dc38      	bgt.n	80077f4 <_svfprintf_r+0xd88>
 8007782:	3408      	adds	r4, #8
 8007784:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007786:	9a08      	ldr	r2, [sp, #32]
 8007788:	4293      	cmp	r3, r2
 800778a:	db03      	blt.n	8007794 <_svfprintf_r+0xd28>
 800778c:	f01a 0f01 	tst.w	sl, #1
 8007790:	f43f ad33 	beq.w	80071fa <_svfprintf_r+0x78e>
 8007794:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007796:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007798:	6023      	str	r3, [r4, #0]
 800779a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800779c:	6063      	str	r3, [r4, #4]
 800779e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80077a0:	4413      	add	r3, r2
 80077a2:	9328      	str	r3, [sp, #160]	; 0xa0
 80077a4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80077a6:	3301      	adds	r3, #1
 80077a8:	2b07      	cmp	r3, #7
 80077aa:	9327      	str	r3, [sp, #156]	; 0x9c
 80077ac:	dc2c      	bgt.n	8007808 <_svfprintf_r+0xd9c>
 80077ae:	3408      	adds	r4, #8
 80077b0:	9b08      	ldr	r3, [sp, #32]
 80077b2:	1e5d      	subs	r5, r3, #1
 80077b4:	2d00      	cmp	r5, #0
 80077b6:	f77f ad20 	ble.w	80071fa <_svfprintf_r+0x78e>
 80077ba:	f04f 0810 	mov.w	r8, #16
 80077be:	4e5c      	ldr	r6, [pc, #368]	; (8007930 <_svfprintf_r+0xec4>)
 80077c0:	2d10      	cmp	r5, #16
 80077c2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80077c6:	f104 0108 	add.w	r1, r4, #8
 80077ca:	f103 0301 	add.w	r3, r3, #1
 80077ce:	6026      	str	r6, [r4, #0]
 80077d0:	dc24      	bgt.n	800781c <_svfprintf_r+0xdb0>
 80077d2:	6065      	str	r5, [r4, #4]
 80077d4:	2b07      	cmp	r3, #7
 80077d6:	4415      	add	r5, r2
 80077d8:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80077dc:	f340 829c 	ble.w	8007d18 <_svfprintf_r+0x12ac>
 80077e0:	4659      	mov	r1, fp
 80077e2:	4648      	mov	r0, r9
 80077e4:	aa26      	add	r2, sp, #152	; 0x98
 80077e6:	f003 fe3b 	bl	800b460 <__ssprint_r>
 80077ea:	2800      	cmp	r0, #0
 80077ec:	f040 82b6 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 80077f0:	ac29      	add	r4, sp, #164	; 0xa4
 80077f2:	e502      	b.n	80071fa <_svfprintf_r+0x78e>
 80077f4:	4659      	mov	r1, fp
 80077f6:	4648      	mov	r0, r9
 80077f8:	aa26      	add	r2, sp, #152	; 0x98
 80077fa:	f003 fe31 	bl	800b460 <__ssprint_r>
 80077fe:	2800      	cmp	r0, #0
 8007800:	f040 82ac 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 8007804:	ac29      	add	r4, sp, #164	; 0xa4
 8007806:	e7bd      	b.n	8007784 <_svfprintf_r+0xd18>
 8007808:	4659      	mov	r1, fp
 800780a:	4648      	mov	r0, r9
 800780c:	aa26      	add	r2, sp, #152	; 0x98
 800780e:	f003 fe27 	bl	800b460 <__ssprint_r>
 8007812:	2800      	cmp	r0, #0
 8007814:	f040 82a2 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 8007818:	ac29      	add	r4, sp, #164	; 0xa4
 800781a:	e7c9      	b.n	80077b0 <_svfprintf_r+0xd44>
 800781c:	3210      	adds	r2, #16
 800781e:	2b07      	cmp	r3, #7
 8007820:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007824:	f8c4 8004 	str.w	r8, [r4, #4]
 8007828:	dd08      	ble.n	800783c <_svfprintf_r+0xdd0>
 800782a:	4659      	mov	r1, fp
 800782c:	4648      	mov	r0, r9
 800782e:	aa26      	add	r2, sp, #152	; 0x98
 8007830:	f003 fe16 	bl	800b460 <__ssprint_r>
 8007834:	2800      	cmp	r0, #0
 8007836:	f040 8291 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 800783a:	a929      	add	r1, sp, #164	; 0xa4
 800783c:	460c      	mov	r4, r1
 800783e:	3d10      	subs	r5, #16
 8007840:	e7be      	b.n	80077c0 <_svfprintf_r+0xd54>
 8007842:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007844:	2b00      	cmp	r3, #0
 8007846:	dc75      	bgt.n	8007934 <_svfprintf_r+0xec8>
 8007848:	4b38      	ldr	r3, [pc, #224]	; (800792c <_svfprintf_r+0xec0>)
 800784a:	6023      	str	r3, [r4, #0]
 800784c:	2301      	movs	r3, #1
 800784e:	441e      	add	r6, r3
 8007850:	6063      	str	r3, [r4, #4]
 8007852:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007854:	9628      	str	r6, [sp, #160]	; 0xa0
 8007856:	3301      	adds	r3, #1
 8007858:	2b07      	cmp	r3, #7
 800785a:	9327      	str	r3, [sp, #156]	; 0x9c
 800785c:	dc3e      	bgt.n	80078dc <_svfprintf_r+0xe70>
 800785e:	3408      	adds	r4, #8
 8007860:	9908      	ldr	r1, [sp, #32]
 8007862:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007864:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007866:	430a      	orrs	r2, r1
 8007868:	f00a 0101 	and.w	r1, sl, #1
 800786c:	430a      	orrs	r2, r1
 800786e:	f43f acc4 	beq.w	80071fa <_svfprintf_r+0x78e>
 8007872:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007874:	6022      	str	r2, [r4, #0]
 8007876:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007878:	4413      	add	r3, r2
 800787a:	9328      	str	r3, [sp, #160]	; 0xa0
 800787c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800787e:	6062      	str	r2, [r4, #4]
 8007880:	3301      	adds	r3, #1
 8007882:	2b07      	cmp	r3, #7
 8007884:	9327      	str	r3, [sp, #156]	; 0x9c
 8007886:	dc33      	bgt.n	80078f0 <_svfprintf_r+0xe84>
 8007888:	3408      	adds	r4, #8
 800788a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800788c:	2d00      	cmp	r5, #0
 800788e:	da1c      	bge.n	80078ca <_svfprintf_r+0xe5e>
 8007890:	4623      	mov	r3, r4
 8007892:	f04f 0810 	mov.w	r8, #16
 8007896:	4e26      	ldr	r6, [pc, #152]	; (8007930 <_svfprintf_r+0xec4>)
 8007898:	426d      	negs	r5, r5
 800789a:	2d10      	cmp	r5, #16
 800789c:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 80078a0:	f104 0408 	add.w	r4, r4, #8
 80078a4:	f102 0201 	add.w	r2, r2, #1
 80078a8:	601e      	str	r6, [r3, #0]
 80078aa:	dc2b      	bgt.n	8007904 <_svfprintf_r+0xe98>
 80078ac:	605d      	str	r5, [r3, #4]
 80078ae:	2a07      	cmp	r2, #7
 80078b0:	440d      	add	r5, r1
 80078b2:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 80078b6:	dd08      	ble.n	80078ca <_svfprintf_r+0xe5e>
 80078b8:	4659      	mov	r1, fp
 80078ba:	4648      	mov	r0, r9
 80078bc:	aa26      	add	r2, sp, #152	; 0x98
 80078be:	f003 fdcf 	bl	800b460 <__ssprint_r>
 80078c2:	2800      	cmp	r0, #0
 80078c4:	f040 824a 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 80078c8:	ac29      	add	r4, sp, #164	; 0xa4
 80078ca:	9b07      	ldr	r3, [sp, #28]
 80078cc:	9a08      	ldr	r2, [sp, #32]
 80078ce:	6023      	str	r3, [r4, #0]
 80078d0:	9b08      	ldr	r3, [sp, #32]
 80078d2:	6063      	str	r3, [r4, #4]
 80078d4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80078d6:	4413      	add	r3, r2
 80078d8:	9328      	str	r3, [sp, #160]	; 0xa0
 80078da:	e487      	b.n	80071ec <_svfprintf_r+0x780>
 80078dc:	4659      	mov	r1, fp
 80078de:	4648      	mov	r0, r9
 80078e0:	aa26      	add	r2, sp, #152	; 0x98
 80078e2:	f003 fdbd 	bl	800b460 <__ssprint_r>
 80078e6:	2800      	cmp	r0, #0
 80078e8:	f040 8238 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 80078ec:	ac29      	add	r4, sp, #164	; 0xa4
 80078ee:	e7b7      	b.n	8007860 <_svfprintf_r+0xdf4>
 80078f0:	4659      	mov	r1, fp
 80078f2:	4648      	mov	r0, r9
 80078f4:	aa26      	add	r2, sp, #152	; 0x98
 80078f6:	f003 fdb3 	bl	800b460 <__ssprint_r>
 80078fa:	2800      	cmp	r0, #0
 80078fc:	f040 822e 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 8007900:	ac29      	add	r4, sp, #164	; 0xa4
 8007902:	e7c2      	b.n	800788a <_svfprintf_r+0xe1e>
 8007904:	3110      	adds	r1, #16
 8007906:	2a07      	cmp	r2, #7
 8007908:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800790c:	f8c3 8004 	str.w	r8, [r3, #4]
 8007910:	dd08      	ble.n	8007924 <_svfprintf_r+0xeb8>
 8007912:	4659      	mov	r1, fp
 8007914:	4648      	mov	r0, r9
 8007916:	aa26      	add	r2, sp, #152	; 0x98
 8007918:	f003 fda2 	bl	800b460 <__ssprint_r>
 800791c:	2800      	cmp	r0, #0
 800791e:	f040 821d 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 8007922:	ac29      	add	r4, sp, #164	; 0xa4
 8007924:	4623      	mov	r3, r4
 8007926:	3d10      	subs	r5, #16
 8007928:	e7b7      	b.n	800789a <_svfprintf_r+0xe2e>
 800792a:	bf00      	nop
 800792c:	0800dd5e 	.word	0x0800dd5e
 8007930:	0800dd70 	.word	0x0800dd70
 8007934:	9b08      	ldr	r3, [sp, #32]
 8007936:	42ab      	cmp	r3, r5
 8007938:	bfa8      	it	ge
 800793a:	462b      	movge	r3, r5
 800793c:	2b00      	cmp	r3, #0
 800793e:	4698      	mov	r8, r3
 8007940:	dd0b      	ble.n	800795a <_svfprintf_r+0xeee>
 8007942:	9b07      	ldr	r3, [sp, #28]
 8007944:	4446      	add	r6, r8
 8007946:	e9c4 3800 	strd	r3, r8, [r4]
 800794a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800794c:	9628      	str	r6, [sp, #160]	; 0xa0
 800794e:	3301      	adds	r3, #1
 8007950:	2b07      	cmp	r3, #7
 8007952:	9327      	str	r3, [sp, #156]	; 0x9c
 8007954:	f300 808f 	bgt.w	8007a76 <_svfprintf_r+0x100a>
 8007958:	3408      	adds	r4, #8
 800795a:	f1b8 0f00 	cmp.w	r8, #0
 800795e:	bfb4      	ite	lt
 8007960:	462e      	movlt	r6, r5
 8007962:	eba5 0608 	subge.w	r6, r5, r8
 8007966:	2e00      	cmp	r6, #0
 8007968:	dd1c      	ble.n	80079a4 <_svfprintf_r+0xf38>
 800796a:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8007bec <_svfprintf_r+0x1180>
 800796e:	2e10      	cmp	r6, #16
 8007970:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007974:	f104 0108 	add.w	r1, r4, #8
 8007978:	f103 0301 	add.w	r3, r3, #1
 800797c:	f8c4 8000 	str.w	r8, [r4]
 8007980:	f300 8083 	bgt.w	8007a8a <_svfprintf_r+0x101e>
 8007984:	6066      	str	r6, [r4, #4]
 8007986:	2b07      	cmp	r3, #7
 8007988:	4416      	add	r6, r2
 800798a:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800798e:	f340 808f 	ble.w	8007ab0 <_svfprintf_r+0x1044>
 8007992:	4659      	mov	r1, fp
 8007994:	4648      	mov	r0, r9
 8007996:	aa26      	add	r2, sp, #152	; 0x98
 8007998:	f003 fd62 	bl	800b460 <__ssprint_r>
 800799c:	2800      	cmp	r0, #0
 800799e:	f040 81dd 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 80079a2:	ac29      	add	r4, sp, #164	; 0xa4
 80079a4:	9b07      	ldr	r3, [sp, #28]
 80079a6:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 80079aa:	441d      	add	r5, r3
 80079ac:	d00c      	beq.n	80079c8 <_svfprintf_r+0xf5c>
 80079ae:	4e8f      	ldr	r6, [pc, #572]	; (8007bec <_svfprintf_r+0x1180>)
 80079b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d17e      	bne.n	8007ab4 <_svfprintf_r+0x1048>
 80079b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d17e      	bne.n	8007aba <_svfprintf_r+0x104e>
 80079bc:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80079c0:	4413      	add	r3, r2
 80079c2:	429d      	cmp	r5, r3
 80079c4:	bf28      	it	cs
 80079c6:	461d      	movcs	r5, r3
 80079c8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80079ca:	9a08      	ldr	r2, [sp, #32]
 80079cc:	4293      	cmp	r3, r2
 80079ce:	db02      	blt.n	80079d6 <_svfprintf_r+0xf6a>
 80079d0:	f01a 0f01 	tst.w	sl, #1
 80079d4:	d00e      	beq.n	80079f4 <_svfprintf_r+0xf88>
 80079d6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80079d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80079da:	6023      	str	r3, [r4, #0]
 80079dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80079de:	6063      	str	r3, [r4, #4]
 80079e0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80079e2:	4413      	add	r3, r2
 80079e4:	9328      	str	r3, [sp, #160]	; 0xa0
 80079e6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80079e8:	3301      	adds	r3, #1
 80079ea:	2b07      	cmp	r3, #7
 80079ec:	9327      	str	r3, [sp, #156]	; 0x9c
 80079ee:	f300 80e8 	bgt.w	8007bc2 <_svfprintf_r+0x1156>
 80079f2:	3408      	adds	r4, #8
 80079f4:	9e20      	ldr	r6, [sp, #128]	; 0x80
 80079f6:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 80079fa:	440b      	add	r3, r1
 80079fc:	1b8e      	subs	r6, r1, r6
 80079fe:	1b5a      	subs	r2, r3, r5
 8007a00:	4296      	cmp	r6, r2
 8007a02:	bfa8      	it	ge
 8007a04:	4616      	movge	r6, r2
 8007a06:	2e00      	cmp	r6, #0
 8007a08:	dd0b      	ble.n	8007a22 <_svfprintf_r+0xfb6>
 8007a0a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007a0c:	e9c4 5600 	strd	r5, r6, [r4]
 8007a10:	4433      	add	r3, r6
 8007a12:	9328      	str	r3, [sp, #160]	; 0xa0
 8007a14:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007a16:	3301      	adds	r3, #1
 8007a18:	2b07      	cmp	r3, #7
 8007a1a:	9327      	str	r3, [sp, #156]	; 0x9c
 8007a1c:	f300 80db 	bgt.w	8007bd6 <_svfprintf_r+0x116a>
 8007a20:	3408      	adds	r4, #8
 8007a22:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007a24:	9b08      	ldr	r3, [sp, #32]
 8007a26:	2e00      	cmp	r6, #0
 8007a28:	eba3 0505 	sub.w	r5, r3, r5
 8007a2c:	bfa8      	it	ge
 8007a2e:	1bad      	subge	r5, r5, r6
 8007a30:	2d00      	cmp	r5, #0
 8007a32:	f77f abe2 	ble.w	80071fa <_svfprintf_r+0x78e>
 8007a36:	f04f 0810 	mov.w	r8, #16
 8007a3a:	4e6c      	ldr	r6, [pc, #432]	; (8007bec <_svfprintf_r+0x1180>)
 8007a3c:	2d10      	cmp	r5, #16
 8007a3e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007a42:	f104 0108 	add.w	r1, r4, #8
 8007a46:	f103 0301 	add.w	r3, r3, #1
 8007a4a:	6026      	str	r6, [r4, #0]
 8007a4c:	f77f aec1 	ble.w	80077d2 <_svfprintf_r+0xd66>
 8007a50:	3210      	adds	r2, #16
 8007a52:	2b07      	cmp	r3, #7
 8007a54:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007a58:	f8c4 8004 	str.w	r8, [r4, #4]
 8007a5c:	dd08      	ble.n	8007a70 <_svfprintf_r+0x1004>
 8007a5e:	4659      	mov	r1, fp
 8007a60:	4648      	mov	r0, r9
 8007a62:	aa26      	add	r2, sp, #152	; 0x98
 8007a64:	f003 fcfc 	bl	800b460 <__ssprint_r>
 8007a68:	2800      	cmp	r0, #0
 8007a6a:	f040 8177 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 8007a6e:	a929      	add	r1, sp, #164	; 0xa4
 8007a70:	460c      	mov	r4, r1
 8007a72:	3d10      	subs	r5, #16
 8007a74:	e7e2      	b.n	8007a3c <_svfprintf_r+0xfd0>
 8007a76:	4659      	mov	r1, fp
 8007a78:	4648      	mov	r0, r9
 8007a7a:	aa26      	add	r2, sp, #152	; 0x98
 8007a7c:	f003 fcf0 	bl	800b460 <__ssprint_r>
 8007a80:	2800      	cmp	r0, #0
 8007a82:	f040 816b 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 8007a86:	ac29      	add	r4, sp, #164	; 0xa4
 8007a88:	e767      	b.n	800795a <_svfprintf_r+0xeee>
 8007a8a:	2010      	movs	r0, #16
 8007a8c:	2b07      	cmp	r3, #7
 8007a8e:	4402      	add	r2, r0
 8007a90:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007a94:	6060      	str	r0, [r4, #4]
 8007a96:	dd08      	ble.n	8007aaa <_svfprintf_r+0x103e>
 8007a98:	4659      	mov	r1, fp
 8007a9a:	4648      	mov	r0, r9
 8007a9c:	aa26      	add	r2, sp, #152	; 0x98
 8007a9e:	f003 fcdf 	bl	800b460 <__ssprint_r>
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	f040 815a 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 8007aa8:	a929      	add	r1, sp, #164	; 0xa4
 8007aaa:	460c      	mov	r4, r1
 8007aac:	3e10      	subs	r6, #16
 8007aae:	e75e      	b.n	800796e <_svfprintf_r+0xf02>
 8007ab0:	460c      	mov	r4, r1
 8007ab2:	e777      	b.n	80079a4 <_svfprintf_r+0xf38>
 8007ab4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d052      	beq.n	8007b60 <_svfprintf_r+0x10f4>
 8007aba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007abc:	3b01      	subs	r3, #1
 8007abe:	930c      	str	r3, [sp, #48]	; 0x30
 8007ac0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ac2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007ac4:	6023      	str	r3, [r4, #0]
 8007ac6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007ac8:	6063      	str	r3, [r4, #4]
 8007aca:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007acc:	4413      	add	r3, r2
 8007ace:	9328      	str	r3, [sp, #160]	; 0xa0
 8007ad0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007ad2:	3301      	adds	r3, #1
 8007ad4:	2b07      	cmp	r3, #7
 8007ad6:	9327      	str	r3, [sp, #156]	; 0x9c
 8007ad8:	dc49      	bgt.n	8007b6e <_svfprintf_r+0x1102>
 8007ada:	3408      	adds	r4, #8
 8007adc:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8007ae0:	eb03 0802 	add.w	r8, r3, r2
 8007ae4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ae6:	eba8 0805 	sub.w	r8, r8, r5
 8007aea:	781b      	ldrb	r3, [r3, #0]
 8007aec:	4598      	cmp	r8, r3
 8007aee:	bfa8      	it	ge
 8007af0:	4698      	movge	r8, r3
 8007af2:	f1b8 0f00 	cmp.w	r8, #0
 8007af6:	dd0a      	ble.n	8007b0e <_svfprintf_r+0x10a2>
 8007af8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007afa:	e9c4 5800 	strd	r5, r8, [r4]
 8007afe:	4443      	add	r3, r8
 8007b00:	9328      	str	r3, [sp, #160]	; 0xa0
 8007b02:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b04:	3301      	adds	r3, #1
 8007b06:	2b07      	cmp	r3, #7
 8007b08:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b0a:	dc3a      	bgt.n	8007b82 <_svfprintf_r+0x1116>
 8007b0c:	3408      	adds	r4, #8
 8007b0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b10:	f1b8 0f00 	cmp.w	r8, #0
 8007b14:	781b      	ldrb	r3, [r3, #0]
 8007b16:	bfb4      	ite	lt
 8007b18:	4698      	movlt	r8, r3
 8007b1a:	eba3 0808 	subge.w	r8, r3, r8
 8007b1e:	f1b8 0f00 	cmp.w	r8, #0
 8007b22:	dd19      	ble.n	8007b58 <_svfprintf_r+0x10ec>
 8007b24:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8007b28:	f1b8 0f10 	cmp.w	r8, #16
 8007b2c:	f102 0201 	add.w	r2, r2, #1
 8007b30:	f104 0108 	add.w	r1, r4, #8
 8007b34:	6026      	str	r6, [r4, #0]
 8007b36:	dc2e      	bgt.n	8007b96 <_svfprintf_r+0x112a>
 8007b38:	4443      	add	r3, r8
 8007b3a:	2a07      	cmp	r2, #7
 8007b3c:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007b40:	f8c4 8004 	str.w	r8, [r4, #4]
 8007b44:	dd3b      	ble.n	8007bbe <_svfprintf_r+0x1152>
 8007b46:	4659      	mov	r1, fp
 8007b48:	4648      	mov	r0, r9
 8007b4a:	aa26      	add	r2, sp, #152	; 0x98
 8007b4c:	f003 fc88 	bl	800b460 <__ssprint_r>
 8007b50:	2800      	cmp	r0, #0
 8007b52:	f040 8103 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 8007b56:	ac29      	add	r4, sp, #164	; 0xa4
 8007b58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b5a:	781b      	ldrb	r3, [r3, #0]
 8007b5c:	441d      	add	r5, r3
 8007b5e:	e727      	b.n	80079b0 <_svfprintf_r+0xf44>
 8007b60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b62:	3b01      	subs	r3, #1
 8007b64:	930e      	str	r3, [sp, #56]	; 0x38
 8007b66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b68:	3b01      	subs	r3, #1
 8007b6a:	930d      	str	r3, [sp, #52]	; 0x34
 8007b6c:	e7a8      	b.n	8007ac0 <_svfprintf_r+0x1054>
 8007b6e:	4659      	mov	r1, fp
 8007b70:	4648      	mov	r0, r9
 8007b72:	aa26      	add	r2, sp, #152	; 0x98
 8007b74:	f003 fc74 	bl	800b460 <__ssprint_r>
 8007b78:	2800      	cmp	r0, #0
 8007b7a:	f040 80ef 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 8007b7e:	ac29      	add	r4, sp, #164	; 0xa4
 8007b80:	e7ac      	b.n	8007adc <_svfprintf_r+0x1070>
 8007b82:	4659      	mov	r1, fp
 8007b84:	4648      	mov	r0, r9
 8007b86:	aa26      	add	r2, sp, #152	; 0x98
 8007b88:	f003 fc6a 	bl	800b460 <__ssprint_r>
 8007b8c:	2800      	cmp	r0, #0
 8007b8e:	f040 80e5 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 8007b92:	ac29      	add	r4, sp, #164	; 0xa4
 8007b94:	e7bb      	b.n	8007b0e <_svfprintf_r+0x10a2>
 8007b96:	2010      	movs	r0, #16
 8007b98:	2a07      	cmp	r2, #7
 8007b9a:	4403      	add	r3, r0
 8007b9c:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007ba0:	6060      	str	r0, [r4, #4]
 8007ba2:	dd08      	ble.n	8007bb6 <_svfprintf_r+0x114a>
 8007ba4:	4659      	mov	r1, fp
 8007ba6:	4648      	mov	r0, r9
 8007ba8:	aa26      	add	r2, sp, #152	; 0x98
 8007baa:	f003 fc59 	bl	800b460 <__ssprint_r>
 8007bae:	2800      	cmp	r0, #0
 8007bb0:	f040 80d4 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 8007bb4:	a929      	add	r1, sp, #164	; 0xa4
 8007bb6:	460c      	mov	r4, r1
 8007bb8:	f1a8 0810 	sub.w	r8, r8, #16
 8007bbc:	e7b2      	b.n	8007b24 <_svfprintf_r+0x10b8>
 8007bbe:	460c      	mov	r4, r1
 8007bc0:	e7ca      	b.n	8007b58 <_svfprintf_r+0x10ec>
 8007bc2:	4659      	mov	r1, fp
 8007bc4:	4648      	mov	r0, r9
 8007bc6:	aa26      	add	r2, sp, #152	; 0x98
 8007bc8:	f003 fc4a 	bl	800b460 <__ssprint_r>
 8007bcc:	2800      	cmp	r0, #0
 8007bce:	f040 80c5 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 8007bd2:	ac29      	add	r4, sp, #164	; 0xa4
 8007bd4:	e70e      	b.n	80079f4 <_svfprintf_r+0xf88>
 8007bd6:	4659      	mov	r1, fp
 8007bd8:	4648      	mov	r0, r9
 8007bda:	aa26      	add	r2, sp, #152	; 0x98
 8007bdc:	f003 fc40 	bl	800b460 <__ssprint_r>
 8007be0:	2800      	cmp	r0, #0
 8007be2:	f040 80bb 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 8007be6:	ac29      	add	r4, sp, #164	; 0xa4
 8007be8:	e71b      	b.n	8007a22 <_svfprintf_r+0xfb6>
 8007bea:	bf00      	nop
 8007bec:	0800dd70 	.word	0x0800dd70
 8007bf0:	9a08      	ldr	r2, [sp, #32]
 8007bf2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007bf4:	2a01      	cmp	r2, #1
 8007bf6:	9a07      	ldr	r2, [sp, #28]
 8007bf8:	f106 0601 	add.w	r6, r6, #1
 8007bfc:	6022      	str	r2, [r4, #0]
 8007bfe:	f04f 0201 	mov.w	r2, #1
 8007c02:	f103 0301 	add.w	r3, r3, #1
 8007c06:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007c0a:	f104 0508 	add.w	r5, r4, #8
 8007c0e:	6062      	str	r2, [r4, #4]
 8007c10:	dc02      	bgt.n	8007c18 <_svfprintf_r+0x11ac>
 8007c12:	f01a 0f01 	tst.w	sl, #1
 8007c16:	d07a      	beq.n	8007d0e <_svfprintf_r+0x12a2>
 8007c18:	2b07      	cmp	r3, #7
 8007c1a:	dd08      	ble.n	8007c2e <_svfprintf_r+0x11c2>
 8007c1c:	4659      	mov	r1, fp
 8007c1e:	4648      	mov	r0, r9
 8007c20:	aa26      	add	r2, sp, #152	; 0x98
 8007c22:	f003 fc1d 	bl	800b460 <__ssprint_r>
 8007c26:	2800      	cmp	r0, #0
 8007c28:	f040 8098 	bne.w	8007d5c <_svfprintf_r+0x12f0>
 8007c2c:	ad29      	add	r5, sp, #164	; 0xa4
 8007c2e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007c30:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c32:	602b      	str	r3, [r5, #0]
 8007c34:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c36:	606b      	str	r3, [r5, #4]
 8007c38:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007c3a:	4413      	add	r3, r2
 8007c3c:	9328      	str	r3, [sp, #160]	; 0xa0
 8007c3e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c40:	3301      	adds	r3, #1
 8007c42:	2b07      	cmp	r3, #7
 8007c44:	9327      	str	r3, [sp, #156]	; 0x9c
 8007c46:	dc32      	bgt.n	8007cae <_svfprintf_r+0x1242>
 8007c48:	3508      	adds	r5, #8
 8007c4a:	9b08      	ldr	r3, [sp, #32]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007c52:	1e5c      	subs	r4, r3, #1
 8007c54:	2300      	movs	r3, #0
 8007c56:	f7f8 fea7 	bl	80009a8 <__aeabi_dcmpeq>
 8007c5a:	2800      	cmp	r0, #0
 8007c5c:	d130      	bne.n	8007cc0 <_svfprintf_r+0x1254>
 8007c5e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8007c60:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007c62:	9807      	ldr	r0, [sp, #28]
 8007c64:	9a08      	ldr	r2, [sp, #32]
 8007c66:	3101      	adds	r1, #1
 8007c68:	3b01      	subs	r3, #1
 8007c6a:	3001      	adds	r0, #1
 8007c6c:	4413      	add	r3, r2
 8007c6e:	2907      	cmp	r1, #7
 8007c70:	e9c5 0400 	strd	r0, r4, [r5]
 8007c74:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8007c78:	dd4c      	ble.n	8007d14 <_svfprintf_r+0x12a8>
 8007c7a:	4659      	mov	r1, fp
 8007c7c:	4648      	mov	r0, r9
 8007c7e:	aa26      	add	r2, sp, #152	; 0x98
 8007c80:	f003 fbee 	bl	800b460 <__ssprint_r>
 8007c84:	2800      	cmp	r0, #0
 8007c86:	d169      	bne.n	8007d5c <_svfprintf_r+0x12f0>
 8007c88:	ad29      	add	r5, sp, #164	; 0xa4
 8007c8a:	ab22      	add	r3, sp, #136	; 0x88
 8007c8c:	602b      	str	r3, [r5, #0]
 8007c8e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007c90:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007c92:	606b      	str	r3, [r5, #4]
 8007c94:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007c96:	4413      	add	r3, r2
 8007c98:	9328      	str	r3, [sp, #160]	; 0xa0
 8007c9a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c9c:	3301      	adds	r3, #1
 8007c9e:	2b07      	cmp	r3, #7
 8007ca0:	9327      	str	r3, [sp, #156]	; 0x9c
 8007ca2:	f73f ad9d 	bgt.w	80077e0 <_svfprintf_r+0xd74>
 8007ca6:	f105 0408 	add.w	r4, r5, #8
 8007caa:	f7ff baa6 	b.w	80071fa <_svfprintf_r+0x78e>
 8007cae:	4659      	mov	r1, fp
 8007cb0:	4648      	mov	r0, r9
 8007cb2:	aa26      	add	r2, sp, #152	; 0x98
 8007cb4:	f003 fbd4 	bl	800b460 <__ssprint_r>
 8007cb8:	2800      	cmp	r0, #0
 8007cba:	d14f      	bne.n	8007d5c <_svfprintf_r+0x12f0>
 8007cbc:	ad29      	add	r5, sp, #164	; 0xa4
 8007cbe:	e7c4      	b.n	8007c4a <_svfprintf_r+0x11de>
 8007cc0:	2c00      	cmp	r4, #0
 8007cc2:	dde2      	ble.n	8007c8a <_svfprintf_r+0x121e>
 8007cc4:	f04f 0810 	mov.w	r8, #16
 8007cc8:	4e51      	ldr	r6, [pc, #324]	; (8007e10 <_svfprintf_r+0x13a4>)
 8007cca:	2c10      	cmp	r4, #16
 8007ccc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007cd0:	f105 0108 	add.w	r1, r5, #8
 8007cd4:	f103 0301 	add.w	r3, r3, #1
 8007cd8:	602e      	str	r6, [r5, #0]
 8007cda:	dc07      	bgt.n	8007cec <_svfprintf_r+0x1280>
 8007cdc:	606c      	str	r4, [r5, #4]
 8007cde:	2b07      	cmp	r3, #7
 8007ce0:	4414      	add	r4, r2
 8007ce2:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8007ce6:	dcc8      	bgt.n	8007c7a <_svfprintf_r+0x120e>
 8007ce8:	460d      	mov	r5, r1
 8007cea:	e7ce      	b.n	8007c8a <_svfprintf_r+0x121e>
 8007cec:	3210      	adds	r2, #16
 8007cee:	2b07      	cmp	r3, #7
 8007cf0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007cf4:	f8c5 8004 	str.w	r8, [r5, #4]
 8007cf8:	dd06      	ble.n	8007d08 <_svfprintf_r+0x129c>
 8007cfa:	4659      	mov	r1, fp
 8007cfc:	4648      	mov	r0, r9
 8007cfe:	aa26      	add	r2, sp, #152	; 0x98
 8007d00:	f003 fbae 	bl	800b460 <__ssprint_r>
 8007d04:	bb50      	cbnz	r0, 8007d5c <_svfprintf_r+0x12f0>
 8007d06:	a929      	add	r1, sp, #164	; 0xa4
 8007d08:	460d      	mov	r5, r1
 8007d0a:	3c10      	subs	r4, #16
 8007d0c:	e7dd      	b.n	8007cca <_svfprintf_r+0x125e>
 8007d0e:	2b07      	cmp	r3, #7
 8007d10:	ddbb      	ble.n	8007c8a <_svfprintf_r+0x121e>
 8007d12:	e7b2      	b.n	8007c7a <_svfprintf_r+0x120e>
 8007d14:	3508      	adds	r5, #8
 8007d16:	e7b8      	b.n	8007c8a <_svfprintf_r+0x121e>
 8007d18:	460c      	mov	r4, r1
 8007d1a:	f7ff ba6e 	b.w	80071fa <_svfprintf_r+0x78e>
 8007d1e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007d22:	1a9d      	subs	r5, r3, r2
 8007d24:	2d00      	cmp	r5, #0
 8007d26:	f77f aa6c 	ble.w	8007202 <_svfprintf_r+0x796>
 8007d2a:	f04f 0810 	mov.w	r8, #16
 8007d2e:	4e39      	ldr	r6, [pc, #228]	; (8007e14 <_svfprintf_r+0x13a8>)
 8007d30:	2d10      	cmp	r5, #16
 8007d32:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007d36:	6026      	str	r6, [r4, #0]
 8007d38:	f103 0301 	add.w	r3, r3, #1
 8007d3c:	dc17      	bgt.n	8007d6e <_svfprintf_r+0x1302>
 8007d3e:	6065      	str	r5, [r4, #4]
 8007d40:	2b07      	cmp	r3, #7
 8007d42:	4415      	add	r5, r2
 8007d44:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007d48:	f77f aa5b 	ble.w	8007202 <_svfprintf_r+0x796>
 8007d4c:	4659      	mov	r1, fp
 8007d4e:	4648      	mov	r0, r9
 8007d50:	aa26      	add	r2, sp, #152	; 0x98
 8007d52:	f003 fb85 	bl	800b460 <__ssprint_r>
 8007d56:	2800      	cmp	r0, #0
 8007d58:	f43f aa53 	beq.w	8007202 <_svfprintf_r+0x796>
 8007d5c:	2f00      	cmp	r7, #0
 8007d5e:	f43f a87e 	beq.w	8006e5e <_svfprintf_r+0x3f2>
 8007d62:	4639      	mov	r1, r7
 8007d64:	4648      	mov	r0, r9
 8007d66:	f002 fb3f 	bl	800a3e8 <_free_r>
 8007d6a:	f7ff b878 	b.w	8006e5e <_svfprintf_r+0x3f2>
 8007d6e:	3210      	adds	r2, #16
 8007d70:	2b07      	cmp	r3, #7
 8007d72:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007d76:	f8c4 8004 	str.w	r8, [r4, #4]
 8007d7a:	dc02      	bgt.n	8007d82 <_svfprintf_r+0x1316>
 8007d7c:	3408      	adds	r4, #8
 8007d7e:	3d10      	subs	r5, #16
 8007d80:	e7d6      	b.n	8007d30 <_svfprintf_r+0x12c4>
 8007d82:	4659      	mov	r1, fp
 8007d84:	4648      	mov	r0, r9
 8007d86:	aa26      	add	r2, sp, #152	; 0x98
 8007d88:	f003 fb6a 	bl	800b460 <__ssprint_r>
 8007d8c:	2800      	cmp	r0, #0
 8007d8e:	d1e5      	bne.n	8007d5c <_svfprintf_r+0x12f0>
 8007d90:	ac29      	add	r4, sp, #164	; 0xa4
 8007d92:	e7f4      	b.n	8007d7e <_svfprintf_r+0x1312>
 8007d94:	4639      	mov	r1, r7
 8007d96:	4648      	mov	r0, r9
 8007d98:	f002 fb26 	bl	800a3e8 <_free_r>
 8007d9c:	f7ff ba48 	b.w	8007230 <_svfprintf_r+0x7c4>
 8007da0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	f43f a85b 	beq.w	8006e5e <_svfprintf_r+0x3f2>
 8007da8:	4659      	mov	r1, fp
 8007daa:	4648      	mov	r0, r9
 8007dac:	aa26      	add	r2, sp, #152	; 0x98
 8007dae:	f003 fb57 	bl	800b460 <__ssprint_r>
 8007db2:	f7ff b854 	b.w	8006e5e <_svfprintf_r+0x3f2>
 8007db6:	ea56 0207 	orrs.w	r2, r6, r7
 8007dba:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8007dbe:	f43f ab54 	beq.w	800746a <_svfprintf_r+0x9fe>
 8007dc2:	2b01      	cmp	r3, #1
 8007dc4:	f43f abea 	beq.w	800759c <_svfprintf_r+0xb30>
 8007dc8:	2b02      	cmp	r3, #2
 8007dca:	ab52      	add	r3, sp, #328	; 0x148
 8007dcc:	9307      	str	r3, [sp, #28]
 8007dce:	f43f ac3d 	beq.w	800764c <_svfprintf_r+0xbe0>
 8007dd2:	9907      	ldr	r1, [sp, #28]
 8007dd4:	f006 0307 	and.w	r3, r6, #7
 8007dd8:	460a      	mov	r2, r1
 8007dda:	3330      	adds	r3, #48	; 0x30
 8007ddc:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8007de0:	9207      	str	r2, [sp, #28]
 8007de2:	08f2      	lsrs	r2, r6, #3
 8007de4:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8007de8:	08f8      	lsrs	r0, r7, #3
 8007dea:	4616      	mov	r6, r2
 8007dec:	4607      	mov	r7, r0
 8007dee:	ea56 0207 	orrs.w	r2, r6, r7
 8007df2:	d1ee      	bne.n	8007dd2 <_svfprintf_r+0x1366>
 8007df4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007df6:	07d2      	lsls	r2, r2, #31
 8007df8:	f57f ac16 	bpl.w	8007628 <_svfprintf_r+0xbbc>
 8007dfc:	2b30      	cmp	r3, #48	; 0x30
 8007dfe:	f43f ac13 	beq.w	8007628 <_svfprintf_r+0xbbc>
 8007e02:	2330      	movs	r3, #48	; 0x30
 8007e04:	9a07      	ldr	r2, [sp, #28]
 8007e06:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007e0a:	1e8b      	subs	r3, r1, #2
 8007e0c:	9307      	str	r3, [sp, #28]
 8007e0e:	e40b      	b.n	8007628 <_svfprintf_r+0xbbc>
 8007e10:	0800dd70 	.word	0x0800dd70
 8007e14:	0800dd60 	.word	0x0800dd60

08007e18 <sysconf>:
 8007e18:	2808      	cmp	r0, #8
 8007e1a:	b508      	push	{r3, lr}
 8007e1c:	d006      	beq.n	8007e2c <sysconf+0x14>
 8007e1e:	f7fe fa9f 	bl	8006360 <__errno>
 8007e22:	2316      	movs	r3, #22
 8007e24:	6003      	str	r3, [r0, #0]
 8007e26:	f04f 30ff 	mov.w	r0, #4294967295
 8007e2a:	bd08      	pop	{r3, pc}
 8007e2c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007e30:	e7fb      	b.n	8007e2a <sysconf+0x12>
	...

08007e34 <_vfprintf_r>:
 8007e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e38:	b0d3      	sub	sp, #332	; 0x14c
 8007e3a:	468a      	mov	sl, r1
 8007e3c:	4691      	mov	r9, r2
 8007e3e:	461c      	mov	r4, r3
 8007e40:	461e      	mov	r6, r3
 8007e42:	4683      	mov	fp, r0
 8007e44:	f002 fcfa 	bl	800a83c <_localeconv_r>
 8007e48:	6803      	ldr	r3, [r0, #0]
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	9318      	str	r3, [sp, #96]	; 0x60
 8007e4e:	f7f8 f97f 	bl	8000150 <strlen>
 8007e52:	9012      	str	r0, [sp, #72]	; 0x48
 8007e54:	f1bb 0f00 	cmp.w	fp, #0
 8007e58:	d005      	beq.n	8007e66 <_vfprintf_r+0x32>
 8007e5a:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8007e5e:	b913      	cbnz	r3, 8007e66 <_vfprintf_r+0x32>
 8007e60:	4658      	mov	r0, fp
 8007e62:	f002 fa31 	bl	800a2c8 <__sinit>
 8007e66:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007e6a:	07da      	lsls	r2, r3, #31
 8007e6c:	d407      	bmi.n	8007e7e <_vfprintf_r+0x4a>
 8007e6e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007e72:	059b      	lsls	r3, r3, #22
 8007e74:	d403      	bmi.n	8007e7e <_vfprintf_r+0x4a>
 8007e76:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007e7a:	f002 fce5 	bl	800a848 <__retarget_lock_acquire_recursive>
 8007e7e:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8007e82:	049f      	lsls	r7, r3, #18
 8007e84:	d409      	bmi.n	8007e9a <_vfprintf_r+0x66>
 8007e86:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007e8a:	f8aa 300c 	strh.w	r3, [sl, #12]
 8007e8e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007e92:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007e96:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8007e9a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007e9e:	071d      	lsls	r5, r3, #28
 8007ea0:	d502      	bpl.n	8007ea8 <_vfprintf_r+0x74>
 8007ea2:	f8da 3010 	ldr.w	r3, [sl, #16]
 8007ea6:	b9c3      	cbnz	r3, 8007eda <_vfprintf_r+0xa6>
 8007ea8:	4651      	mov	r1, sl
 8007eaa:	4658      	mov	r0, fp
 8007eac:	f001 fa5c 	bl	8009368 <__swsetup_r>
 8007eb0:	b198      	cbz	r0, 8007eda <_vfprintf_r+0xa6>
 8007eb2:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007eb6:	07dc      	lsls	r4, r3, #31
 8007eb8:	d506      	bpl.n	8007ec8 <_vfprintf_r+0x94>
 8007eba:	f04f 33ff 	mov.w	r3, #4294967295
 8007ebe:	9313      	str	r3, [sp, #76]	; 0x4c
 8007ec0:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8007ec2:	b053      	add	sp, #332	; 0x14c
 8007ec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ec8:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007ecc:	0598      	lsls	r0, r3, #22
 8007ece:	d4f4      	bmi.n	8007eba <_vfprintf_r+0x86>
 8007ed0:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007ed4:	f002 fcb9 	bl	800a84a <__retarget_lock_release_recursive>
 8007ed8:	e7ef      	b.n	8007eba <_vfprintf_r+0x86>
 8007eda:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007ede:	f003 021a 	and.w	r2, r3, #26
 8007ee2:	2a0a      	cmp	r2, #10
 8007ee4:	d115      	bne.n	8007f12 <_vfprintf_r+0xde>
 8007ee6:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8007eea:	2a00      	cmp	r2, #0
 8007eec:	db11      	blt.n	8007f12 <_vfprintf_r+0xde>
 8007eee:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8007ef2:	07d1      	lsls	r1, r2, #31
 8007ef4:	d405      	bmi.n	8007f02 <_vfprintf_r+0xce>
 8007ef6:	059a      	lsls	r2, r3, #22
 8007ef8:	d403      	bmi.n	8007f02 <_vfprintf_r+0xce>
 8007efa:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007efe:	f002 fca4 	bl	800a84a <__retarget_lock_release_recursive>
 8007f02:	4623      	mov	r3, r4
 8007f04:	464a      	mov	r2, r9
 8007f06:	4651      	mov	r1, sl
 8007f08:	4658      	mov	r0, fp
 8007f0a:	f001 f9b3 	bl	8009274 <__sbprintf>
 8007f0e:	9013      	str	r0, [sp, #76]	; 0x4c
 8007f10:	e7d6      	b.n	8007ec0 <_vfprintf_r+0x8c>
 8007f12:	2500      	movs	r5, #0
 8007f14:	2200      	movs	r2, #0
 8007f16:	2300      	movs	r3, #0
 8007f18:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8007f1c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007f20:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8007f24:	ac29      	add	r4, sp, #164	; 0xa4
 8007f26:	9426      	str	r4, [sp, #152]	; 0x98
 8007f28:	9508      	str	r5, [sp, #32]
 8007f2a:	950e      	str	r5, [sp, #56]	; 0x38
 8007f2c:	9516      	str	r5, [sp, #88]	; 0x58
 8007f2e:	9519      	str	r5, [sp, #100]	; 0x64
 8007f30:	9513      	str	r5, [sp, #76]	; 0x4c
 8007f32:	464b      	mov	r3, r9
 8007f34:	461d      	mov	r5, r3
 8007f36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f3a:	b10a      	cbz	r2, 8007f40 <_vfprintf_r+0x10c>
 8007f3c:	2a25      	cmp	r2, #37	; 0x25
 8007f3e:	d1f9      	bne.n	8007f34 <_vfprintf_r+0x100>
 8007f40:	ebb5 0709 	subs.w	r7, r5, r9
 8007f44:	d00d      	beq.n	8007f62 <_vfprintf_r+0x12e>
 8007f46:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007f48:	e9c4 9700 	strd	r9, r7, [r4]
 8007f4c:	443b      	add	r3, r7
 8007f4e:	9328      	str	r3, [sp, #160]	; 0xa0
 8007f50:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007f52:	3301      	adds	r3, #1
 8007f54:	2b07      	cmp	r3, #7
 8007f56:	9327      	str	r3, [sp, #156]	; 0x9c
 8007f58:	dc7a      	bgt.n	8008050 <_vfprintf_r+0x21c>
 8007f5a:	3408      	adds	r4, #8
 8007f5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007f5e:	443b      	add	r3, r7
 8007f60:	9313      	str	r3, [sp, #76]	; 0x4c
 8007f62:	782b      	ldrb	r3, [r5, #0]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	f001 813d 	beq.w	80091e4 <_vfprintf_r+0x13b0>
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8007f70:	4698      	mov	r8, r3
 8007f72:	270a      	movs	r7, #10
 8007f74:	212b      	movs	r1, #43	; 0x2b
 8007f76:	3501      	adds	r5, #1
 8007f78:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007f7c:	9207      	str	r2, [sp, #28]
 8007f7e:	9314      	str	r3, [sp, #80]	; 0x50
 8007f80:	462a      	mov	r2, r5
 8007f82:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007f86:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f88:	4613      	mov	r3, r2
 8007f8a:	930f      	str	r3, [sp, #60]	; 0x3c
 8007f8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f8e:	3b20      	subs	r3, #32
 8007f90:	2b5a      	cmp	r3, #90	; 0x5a
 8007f92:	f200 85a6 	bhi.w	8008ae2 <_vfprintf_r+0xcae>
 8007f96:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007f9a:	007e      	.short	0x007e
 8007f9c:	05a405a4 	.word	0x05a405a4
 8007fa0:	05a40086 	.word	0x05a40086
 8007fa4:	05a405a4 	.word	0x05a405a4
 8007fa8:	05a40065 	.word	0x05a40065
 8007fac:	008905a4 	.word	0x008905a4
 8007fb0:	05a40093 	.word	0x05a40093
 8007fb4:	00960090 	.word	0x00960090
 8007fb8:	00b205a4 	.word	0x00b205a4
 8007fbc:	00b500b5 	.word	0x00b500b5
 8007fc0:	00b500b5 	.word	0x00b500b5
 8007fc4:	00b500b5 	.word	0x00b500b5
 8007fc8:	00b500b5 	.word	0x00b500b5
 8007fcc:	05a400b5 	.word	0x05a400b5
 8007fd0:	05a405a4 	.word	0x05a405a4
 8007fd4:	05a405a4 	.word	0x05a405a4
 8007fd8:	05a405a4 	.word	0x05a405a4
 8007fdc:	05a4011f 	.word	0x05a4011f
 8007fe0:	00f500e2 	.word	0x00f500e2
 8007fe4:	011f011f 	.word	0x011f011f
 8007fe8:	05a4011f 	.word	0x05a4011f
 8007fec:	05a405a4 	.word	0x05a405a4
 8007ff0:	00c505a4 	.word	0x00c505a4
 8007ff4:	05a405a4 	.word	0x05a405a4
 8007ff8:	05a40484 	.word	0x05a40484
 8007ffc:	05a405a4 	.word	0x05a405a4
 8008000:	05a404cb 	.word	0x05a404cb
 8008004:	05a404ec 	.word	0x05a404ec
 8008008:	050b05a4 	.word	0x050b05a4
 800800c:	05a405a4 	.word	0x05a405a4
 8008010:	05a405a4 	.word	0x05a405a4
 8008014:	05a405a4 	.word	0x05a405a4
 8008018:	05a405a4 	.word	0x05a405a4
 800801c:	05a4011f 	.word	0x05a4011f
 8008020:	00f700e2 	.word	0x00f700e2
 8008024:	011f011f 	.word	0x011f011f
 8008028:	00c8011f 	.word	0x00c8011f
 800802c:	00dc00f7 	.word	0x00dc00f7
 8008030:	00d505a4 	.word	0x00d505a4
 8008034:	046105a4 	.word	0x046105a4
 8008038:	04ba0486 	.word	0x04ba0486
 800803c:	05a400dc 	.word	0x05a400dc
 8008040:	007c04cb 	.word	0x007c04cb
 8008044:	05a404ee 	.word	0x05a404ee
 8008048:	052805a4 	.word	0x052805a4
 800804c:	007c05a4 	.word	0x007c05a4
 8008050:	4651      	mov	r1, sl
 8008052:	4658      	mov	r0, fp
 8008054:	aa26      	add	r2, sp, #152	; 0x98
 8008056:	f003 fa7e 	bl	800b556 <__sprint_r>
 800805a:	2800      	cmp	r0, #0
 800805c:	f040 8127 	bne.w	80082ae <_vfprintf_r+0x47a>
 8008060:	ac29      	add	r4, sp, #164	; 0xa4
 8008062:	e77b      	b.n	8007f5c <_vfprintf_r+0x128>
 8008064:	4658      	mov	r0, fp
 8008066:	f002 fbe9 	bl	800a83c <_localeconv_r>
 800806a:	6843      	ldr	r3, [r0, #4]
 800806c:	4618      	mov	r0, r3
 800806e:	9319      	str	r3, [sp, #100]	; 0x64
 8008070:	f7f8 f86e 	bl	8000150 <strlen>
 8008074:	9016      	str	r0, [sp, #88]	; 0x58
 8008076:	4658      	mov	r0, fp
 8008078:	f002 fbe0 	bl	800a83c <_localeconv_r>
 800807c:	6883      	ldr	r3, [r0, #8]
 800807e:	212b      	movs	r1, #43	; 0x2b
 8008080:	930e      	str	r3, [sp, #56]	; 0x38
 8008082:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008084:	b12b      	cbz	r3, 8008092 <_vfprintf_r+0x25e>
 8008086:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008088:	b11b      	cbz	r3, 8008092 <_vfprintf_r+0x25e>
 800808a:	781b      	ldrb	r3, [r3, #0]
 800808c:	b10b      	cbz	r3, 8008092 <_vfprintf_r+0x25e>
 800808e:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8008092:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008094:	e774      	b.n	8007f80 <_vfprintf_r+0x14c>
 8008096:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800809a:	2b00      	cmp	r3, #0
 800809c:	d1f9      	bne.n	8008092 <_vfprintf_r+0x25e>
 800809e:	2320      	movs	r3, #32
 80080a0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80080a4:	e7f5      	b.n	8008092 <_vfprintf_r+0x25e>
 80080a6:	f048 0801 	orr.w	r8, r8, #1
 80080aa:	e7f2      	b.n	8008092 <_vfprintf_r+0x25e>
 80080ac:	f856 3b04 	ldr.w	r3, [r6], #4
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	9314      	str	r3, [sp, #80]	; 0x50
 80080b4:	daed      	bge.n	8008092 <_vfprintf_r+0x25e>
 80080b6:	425b      	negs	r3, r3
 80080b8:	9314      	str	r3, [sp, #80]	; 0x50
 80080ba:	f048 0804 	orr.w	r8, r8, #4
 80080be:	e7e8      	b.n	8008092 <_vfprintf_r+0x25e>
 80080c0:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 80080c4:	e7e5      	b.n	8008092 <_vfprintf_r+0x25e>
 80080c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80080c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080cc:	2a2a      	cmp	r2, #42	; 0x2a
 80080ce:	920b      	str	r2, [sp, #44]	; 0x2c
 80080d0:	d112      	bne.n	80080f8 <_vfprintf_r+0x2c4>
 80080d2:	f856 0b04 	ldr.w	r0, [r6], #4
 80080d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80080d8:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 80080dc:	9207      	str	r2, [sp, #28]
 80080de:	e7d8      	b.n	8008092 <_vfprintf_r+0x25e>
 80080e0:	9807      	ldr	r0, [sp, #28]
 80080e2:	fb07 2200 	mla	r2, r7, r0, r2
 80080e6:	9207      	str	r2, [sp, #28]
 80080e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080ec:	920b      	str	r2, [sp, #44]	; 0x2c
 80080ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80080f0:	3a30      	subs	r2, #48	; 0x30
 80080f2:	2a09      	cmp	r2, #9
 80080f4:	d9f4      	bls.n	80080e0 <_vfprintf_r+0x2ac>
 80080f6:	e748      	b.n	8007f8a <_vfprintf_r+0x156>
 80080f8:	2200      	movs	r2, #0
 80080fa:	9207      	str	r2, [sp, #28]
 80080fc:	e7f7      	b.n	80080ee <_vfprintf_r+0x2ba>
 80080fe:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8008102:	e7c6      	b.n	8008092 <_vfprintf_r+0x25e>
 8008104:	2200      	movs	r2, #0
 8008106:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008108:	9214      	str	r2, [sp, #80]	; 0x50
 800810a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800810c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800810e:	3a30      	subs	r2, #48	; 0x30
 8008110:	fb07 2200 	mla	r2, r7, r0, r2
 8008114:	9214      	str	r2, [sp, #80]	; 0x50
 8008116:	f813 2b01 	ldrb.w	r2, [r3], #1
 800811a:	920b      	str	r2, [sp, #44]	; 0x2c
 800811c:	3a30      	subs	r2, #48	; 0x30
 800811e:	2a09      	cmp	r2, #9
 8008120:	d9f3      	bls.n	800810a <_vfprintf_r+0x2d6>
 8008122:	e732      	b.n	8007f8a <_vfprintf_r+0x156>
 8008124:	f048 0808 	orr.w	r8, r8, #8
 8008128:	e7b3      	b.n	8008092 <_vfprintf_r+0x25e>
 800812a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800812c:	781b      	ldrb	r3, [r3, #0]
 800812e:	2b68      	cmp	r3, #104	; 0x68
 8008130:	bf01      	itttt	eq
 8008132:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8008134:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8008138:	3301      	addeq	r3, #1
 800813a:	930f      	streq	r3, [sp, #60]	; 0x3c
 800813c:	bf18      	it	ne
 800813e:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8008142:	e7a6      	b.n	8008092 <_vfprintf_r+0x25e>
 8008144:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008146:	781b      	ldrb	r3, [r3, #0]
 8008148:	2b6c      	cmp	r3, #108	; 0x6c
 800814a:	d105      	bne.n	8008158 <_vfprintf_r+0x324>
 800814c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800814e:	3301      	adds	r3, #1
 8008150:	930f      	str	r3, [sp, #60]	; 0x3c
 8008152:	f048 0820 	orr.w	r8, r8, #32
 8008156:	e79c      	b.n	8008092 <_vfprintf_r+0x25e>
 8008158:	f048 0810 	orr.w	r8, r8, #16
 800815c:	e799      	b.n	8008092 <_vfprintf_r+0x25e>
 800815e:	4632      	mov	r2, r6
 8008160:	2000      	movs	r0, #0
 8008162:	f852 3b04 	ldr.w	r3, [r2], #4
 8008166:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800816a:	920a      	str	r2, [sp, #40]	; 0x28
 800816c:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008170:	2301      	movs	r3, #1
 8008172:	4607      	mov	r7, r0
 8008174:	4606      	mov	r6, r0
 8008176:	4605      	mov	r5, r0
 8008178:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 800817c:	9307      	str	r3, [sp, #28]
 800817e:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8008182:	e1b4      	b.n	80084ee <_vfprintf_r+0x6ba>
 8008184:	f048 0810 	orr.w	r8, r8, #16
 8008188:	f018 0f20 	tst.w	r8, #32
 800818c:	d011      	beq.n	80081b2 <_vfprintf_r+0x37e>
 800818e:	3607      	adds	r6, #7
 8008190:	f026 0307 	bic.w	r3, r6, #7
 8008194:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008198:	930a      	str	r3, [sp, #40]	; 0x28
 800819a:	2e00      	cmp	r6, #0
 800819c:	f177 0300 	sbcs.w	r3, r7, #0
 80081a0:	da05      	bge.n	80081ae <_vfprintf_r+0x37a>
 80081a2:	232d      	movs	r3, #45	; 0x2d
 80081a4:	4276      	negs	r6, r6
 80081a6:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80081aa:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80081ae:	2301      	movs	r3, #1
 80081b0:	e388      	b.n	80088c4 <_vfprintf_r+0xa90>
 80081b2:	1d33      	adds	r3, r6, #4
 80081b4:	f018 0f10 	tst.w	r8, #16
 80081b8:	930a      	str	r3, [sp, #40]	; 0x28
 80081ba:	d002      	beq.n	80081c2 <_vfprintf_r+0x38e>
 80081bc:	6836      	ldr	r6, [r6, #0]
 80081be:	17f7      	asrs	r7, r6, #31
 80081c0:	e7eb      	b.n	800819a <_vfprintf_r+0x366>
 80081c2:	f018 0f40 	tst.w	r8, #64	; 0x40
 80081c6:	6836      	ldr	r6, [r6, #0]
 80081c8:	d001      	beq.n	80081ce <_vfprintf_r+0x39a>
 80081ca:	b236      	sxth	r6, r6
 80081cc:	e7f7      	b.n	80081be <_vfprintf_r+0x38a>
 80081ce:	f418 7f00 	tst.w	r8, #512	; 0x200
 80081d2:	bf18      	it	ne
 80081d4:	b276      	sxtbne	r6, r6
 80081d6:	e7f2      	b.n	80081be <_vfprintf_r+0x38a>
 80081d8:	3607      	adds	r6, #7
 80081da:	f026 0307 	bic.w	r3, r6, #7
 80081de:	4619      	mov	r1, r3
 80081e0:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80081e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80081e8:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 80081ec:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80081f0:	910a      	str	r1, [sp, #40]	; 0x28
 80081f2:	f04f 32ff 	mov.w	r2, #4294967295
 80081f6:	4630      	mov	r0, r6
 80081f8:	4629      	mov	r1, r5
 80081fa:	4b3c      	ldr	r3, [pc, #240]	; (80082ec <_vfprintf_r+0x4b8>)
 80081fc:	f7f8 fc06 	bl	8000a0c <__aeabi_dcmpun>
 8008200:	bb00      	cbnz	r0, 8008244 <_vfprintf_r+0x410>
 8008202:	f04f 32ff 	mov.w	r2, #4294967295
 8008206:	4630      	mov	r0, r6
 8008208:	4629      	mov	r1, r5
 800820a:	4b38      	ldr	r3, [pc, #224]	; (80082ec <_vfprintf_r+0x4b8>)
 800820c:	f7f8 fbe0 	bl	80009d0 <__aeabi_dcmple>
 8008210:	b9c0      	cbnz	r0, 8008244 <_vfprintf_r+0x410>
 8008212:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008216:	2200      	movs	r2, #0
 8008218:	2300      	movs	r3, #0
 800821a:	f7f8 fbcf 	bl	80009bc <__aeabi_dcmplt>
 800821e:	b110      	cbz	r0, 8008226 <_vfprintf_r+0x3f2>
 8008220:	232d      	movs	r3, #45	; 0x2d
 8008222:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008226:	4a32      	ldr	r2, [pc, #200]	; (80082f0 <_vfprintf_r+0x4bc>)
 8008228:	4832      	ldr	r0, [pc, #200]	; (80082f4 <_vfprintf_r+0x4c0>)
 800822a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800822c:	2700      	movs	r7, #0
 800822e:	2b47      	cmp	r3, #71	; 0x47
 8008230:	bfd4      	ite	le
 8008232:	4691      	movle	r9, r2
 8008234:	4681      	movgt	r9, r0
 8008236:	2303      	movs	r3, #3
 8008238:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 800823c:	9307      	str	r3, [sp, #28]
 800823e:	463e      	mov	r6, r7
 8008240:	f001 b80e 	b.w	8009260 <_vfprintf_r+0x142c>
 8008244:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008248:	4610      	mov	r0, r2
 800824a:	4619      	mov	r1, r3
 800824c:	f7f8 fbde 	bl	8000a0c <__aeabi_dcmpun>
 8008250:	4607      	mov	r7, r0
 8008252:	b148      	cbz	r0, 8008268 <_vfprintf_r+0x434>
 8008254:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008256:	4a28      	ldr	r2, [pc, #160]	; (80082f8 <_vfprintf_r+0x4c4>)
 8008258:	2b00      	cmp	r3, #0
 800825a:	bfb8      	it	lt
 800825c:	232d      	movlt	r3, #45	; 0x2d
 800825e:	4827      	ldr	r0, [pc, #156]	; (80082fc <_vfprintf_r+0x4c8>)
 8008260:	bfb8      	it	lt
 8008262:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8008266:	e7e0      	b.n	800822a <_vfprintf_r+0x3f6>
 8008268:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800826a:	f023 0320 	bic.w	r3, r3, #32
 800826e:	2b41      	cmp	r3, #65	; 0x41
 8008270:	930c      	str	r3, [sp, #48]	; 0x30
 8008272:	d12e      	bne.n	80082d2 <_vfprintf_r+0x49e>
 8008274:	2330      	movs	r3, #48	; 0x30
 8008276:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800827a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800827c:	f048 0802 	orr.w	r8, r8, #2
 8008280:	2b61      	cmp	r3, #97	; 0x61
 8008282:	bf0c      	ite	eq
 8008284:	2378      	moveq	r3, #120	; 0x78
 8008286:	2358      	movne	r3, #88	; 0x58
 8008288:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800828c:	9b07      	ldr	r3, [sp, #28]
 800828e:	2b63      	cmp	r3, #99	; 0x63
 8008290:	dd36      	ble.n	8008300 <_vfprintf_r+0x4cc>
 8008292:	4658      	mov	r0, fp
 8008294:	1c59      	adds	r1, r3, #1
 8008296:	f7fe f895 	bl	80063c4 <_malloc_r>
 800829a:	4681      	mov	r9, r0
 800829c:	2800      	cmp	r0, #0
 800829e:	f040 8201 	bne.w	80086a4 <_vfprintf_r+0x870>
 80082a2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80082a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082aa:	f8aa 300c 	strh.w	r3, [sl, #12]
 80082ae:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80082b2:	07d9      	lsls	r1, r3, #31
 80082b4:	d407      	bmi.n	80082c6 <_vfprintf_r+0x492>
 80082b6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80082ba:	059a      	lsls	r2, r3, #22
 80082bc:	d403      	bmi.n	80082c6 <_vfprintf_r+0x492>
 80082be:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80082c2:	f002 fac2 	bl	800a84a <__retarget_lock_release_recursive>
 80082c6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80082ca:	065b      	lsls	r3, r3, #25
 80082cc:	f57f adf8 	bpl.w	8007ec0 <_vfprintf_r+0x8c>
 80082d0:	e5f3      	b.n	8007eba <_vfprintf_r+0x86>
 80082d2:	9b07      	ldr	r3, [sp, #28]
 80082d4:	3301      	adds	r3, #1
 80082d6:	f000 81e7 	beq.w	80086a8 <_vfprintf_r+0x874>
 80082da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80082dc:	2b47      	cmp	r3, #71	; 0x47
 80082de:	d111      	bne.n	8008304 <_vfprintf_r+0x4d0>
 80082e0:	9b07      	ldr	r3, [sp, #28]
 80082e2:	b97b      	cbnz	r3, 8008304 <_vfprintf_r+0x4d0>
 80082e4:	461f      	mov	r7, r3
 80082e6:	2301      	movs	r3, #1
 80082e8:	9307      	str	r3, [sp, #28]
 80082ea:	e00b      	b.n	8008304 <_vfprintf_r+0x4d0>
 80082ec:	7fefffff 	.word	0x7fefffff
 80082f0:	0800dd2c 	.word	0x0800dd2c
 80082f4:	0800dd30 	.word	0x0800dd30
 80082f8:	0800dd34 	.word	0x0800dd34
 80082fc:	0800dd38 	.word	0x0800dd38
 8008300:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8008304:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8008308:	9315      	str	r3, [sp, #84]	; 0x54
 800830a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800830c:	1e1d      	subs	r5, r3, #0
 800830e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008310:	9308      	str	r3, [sp, #32]
 8008312:	bfb7      	itett	lt
 8008314:	462b      	movlt	r3, r5
 8008316:	2300      	movge	r3, #0
 8008318:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800831c:	232d      	movlt	r3, #45	; 0x2d
 800831e:	931c      	str	r3, [sp, #112]	; 0x70
 8008320:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008322:	2b41      	cmp	r3, #65	; 0x41
 8008324:	f040 81d8 	bne.w	80086d8 <_vfprintf_r+0x8a4>
 8008328:	aa20      	add	r2, sp, #128	; 0x80
 800832a:	4629      	mov	r1, r5
 800832c:	9808      	ldr	r0, [sp, #32]
 800832e:	f003 f80d 	bl	800b34c <frexp>
 8008332:	2200      	movs	r2, #0
 8008334:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8008338:	f7f8 f8ce 	bl	80004d8 <__aeabi_dmul>
 800833c:	4602      	mov	r2, r0
 800833e:	460b      	mov	r3, r1
 8008340:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008344:	2200      	movs	r2, #0
 8008346:	2300      	movs	r3, #0
 8008348:	f7f8 fb2e 	bl	80009a8 <__aeabi_dcmpeq>
 800834c:	b108      	cbz	r0, 8008352 <_vfprintf_r+0x51e>
 800834e:	2301      	movs	r3, #1
 8008350:	9320      	str	r3, [sp, #128]	; 0x80
 8008352:	4bb2      	ldr	r3, [pc, #712]	; (800861c <_vfprintf_r+0x7e8>)
 8008354:	4eb2      	ldr	r6, [pc, #712]	; (8008620 <_vfprintf_r+0x7ec>)
 8008356:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008358:	464d      	mov	r5, r9
 800835a:	2a61      	cmp	r2, #97	; 0x61
 800835c:	bf18      	it	ne
 800835e:	461e      	movne	r6, r3
 8008360:	9b07      	ldr	r3, [sp, #28]
 8008362:	9617      	str	r6, [sp, #92]	; 0x5c
 8008364:	1e5e      	subs	r6, r3, #1
 8008366:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800836a:	2200      	movs	r2, #0
 800836c:	4bad      	ldr	r3, [pc, #692]	; (8008624 <_vfprintf_r+0x7f0>)
 800836e:	f7f8 f8b3 	bl	80004d8 <__aeabi_dmul>
 8008372:	4602      	mov	r2, r0
 8008374:	460b      	mov	r3, r1
 8008376:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800837a:	f7f8 fb5d 	bl	8000a38 <__aeabi_d2iz>
 800837e:	901d      	str	r0, [sp, #116]	; 0x74
 8008380:	f7f8 f840 	bl	8000404 <__aeabi_i2d>
 8008384:	4602      	mov	r2, r0
 8008386:	460b      	mov	r3, r1
 8008388:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800838c:	f7f7 feec 	bl	8000168 <__aeabi_dsub>
 8008390:	4602      	mov	r2, r0
 8008392:	460b      	mov	r3, r1
 8008394:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008398:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800839a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800839c:	960d      	str	r6, [sp, #52]	; 0x34
 800839e:	5c9b      	ldrb	r3, [r3, r2]
 80083a0:	f805 3b01 	strb.w	r3, [r5], #1
 80083a4:	1c73      	adds	r3, r6, #1
 80083a6:	d006      	beq.n	80083b6 <_vfprintf_r+0x582>
 80083a8:	2200      	movs	r2, #0
 80083aa:	2300      	movs	r3, #0
 80083ac:	3e01      	subs	r6, #1
 80083ae:	f7f8 fafb 	bl	80009a8 <__aeabi_dcmpeq>
 80083b2:	2800      	cmp	r0, #0
 80083b4:	d0d7      	beq.n	8008366 <_vfprintf_r+0x532>
 80083b6:	2200      	movs	r2, #0
 80083b8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80083bc:	4b9a      	ldr	r3, [pc, #616]	; (8008628 <_vfprintf_r+0x7f4>)
 80083be:	f7f8 fb1b 	bl	80009f8 <__aeabi_dcmpgt>
 80083c2:	b960      	cbnz	r0, 80083de <_vfprintf_r+0x5aa>
 80083c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80083c8:	2200      	movs	r2, #0
 80083ca:	4b97      	ldr	r3, [pc, #604]	; (8008628 <_vfprintf_r+0x7f4>)
 80083cc:	f7f8 faec 	bl	80009a8 <__aeabi_dcmpeq>
 80083d0:	2800      	cmp	r0, #0
 80083d2:	f000 817c 	beq.w	80086ce <_vfprintf_r+0x89a>
 80083d6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80083d8:	07da      	lsls	r2, r3, #31
 80083da:	f140 8178 	bpl.w	80086ce <_vfprintf_r+0x89a>
 80083de:	2030      	movs	r0, #48	; 0x30
 80083e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80083e2:	9524      	str	r5, [sp, #144]	; 0x90
 80083e4:	7bd9      	ldrb	r1, [r3, #15]
 80083e6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80083e8:	1e53      	subs	r3, r2, #1
 80083ea:	9324      	str	r3, [sp, #144]	; 0x90
 80083ec:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80083f0:	428b      	cmp	r3, r1
 80083f2:	f000 815b 	beq.w	80086ac <_vfprintf_r+0x878>
 80083f6:	2b39      	cmp	r3, #57	; 0x39
 80083f8:	bf0b      	itete	eq
 80083fa:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80083fc:	3301      	addne	r3, #1
 80083fe:	7a9b      	ldrbeq	r3, [r3, #10]
 8008400:	b2db      	uxtbne	r3, r3
 8008402:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008406:	eba5 0309 	sub.w	r3, r5, r9
 800840a:	9308      	str	r3, [sp, #32]
 800840c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800840e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008410:	2b47      	cmp	r3, #71	; 0x47
 8008412:	f040 81ae 	bne.w	8008772 <_vfprintf_r+0x93e>
 8008416:	1ceb      	adds	r3, r5, #3
 8008418:	db03      	blt.n	8008422 <_vfprintf_r+0x5ee>
 800841a:	9b07      	ldr	r3, [sp, #28]
 800841c:	429d      	cmp	r5, r3
 800841e:	f340 81d3 	ble.w	80087c8 <_vfprintf_r+0x994>
 8008422:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008424:	3b02      	subs	r3, #2
 8008426:	930b      	str	r3, [sp, #44]	; 0x2c
 8008428:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800842a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800842e:	f021 0120 	bic.w	r1, r1, #32
 8008432:	2941      	cmp	r1, #65	; 0x41
 8008434:	bf08      	it	eq
 8008436:	320f      	addeq	r2, #15
 8008438:	f105 33ff 	add.w	r3, r5, #4294967295
 800843c:	bf06      	itte	eq
 800843e:	b2d2      	uxtbeq	r2, r2
 8008440:	2101      	moveq	r1, #1
 8008442:	2100      	movne	r1, #0
 8008444:	2b00      	cmp	r3, #0
 8008446:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800844a:	bfb4      	ite	lt
 800844c:	222d      	movlt	r2, #45	; 0x2d
 800844e:	222b      	movge	r2, #43	; 0x2b
 8008450:	9320      	str	r3, [sp, #128]	; 0x80
 8008452:	bfb8      	it	lt
 8008454:	f1c5 0301 	rsblt	r3, r5, #1
 8008458:	2b09      	cmp	r3, #9
 800845a:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800845e:	f340 81a1 	ble.w	80087a4 <_vfprintf_r+0x970>
 8008462:	260a      	movs	r6, #10
 8008464:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8008468:	fb93 f5f6 	sdiv	r5, r3, r6
 800846c:	4611      	mov	r1, r2
 800846e:	fb06 3015 	mls	r0, r6, r5, r3
 8008472:	3030      	adds	r0, #48	; 0x30
 8008474:	f801 0c01 	strb.w	r0, [r1, #-1]
 8008478:	4618      	mov	r0, r3
 800847a:	2863      	cmp	r0, #99	; 0x63
 800847c:	462b      	mov	r3, r5
 800847e:	f102 32ff 	add.w	r2, r2, #4294967295
 8008482:	dcf1      	bgt.n	8008468 <_vfprintf_r+0x634>
 8008484:	3330      	adds	r3, #48	; 0x30
 8008486:	1e88      	subs	r0, r1, #2
 8008488:	f802 3c01 	strb.w	r3, [r2, #-1]
 800848c:	4603      	mov	r3, r0
 800848e:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8008492:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8008496:	42ab      	cmp	r3, r5
 8008498:	f0c0 817f 	bcc.w	800879a <_vfprintf_r+0x966>
 800849c:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 80084a0:	1a52      	subs	r2, r2, r1
 80084a2:	42a8      	cmp	r0, r5
 80084a4:	bf88      	it	hi
 80084a6:	2200      	movhi	r2, #0
 80084a8:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 80084ac:	441a      	add	r2, r3
 80084ae:	ab22      	add	r3, sp, #136	; 0x88
 80084b0:	1ad3      	subs	r3, r2, r3
 80084b2:	9a08      	ldr	r2, [sp, #32]
 80084b4:	931a      	str	r3, [sp, #104]	; 0x68
 80084b6:	2a01      	cmp	r2, #1
 80084b8:	4413      	add	r3, r2
 80084ba:	9307      	str	r3, [sp, #28]
 80084bc:	dc02      	bgt.n	80084c4 <_vfprintf_r+0x690>
 80084be:	f018 0f01 	tst.w	r8, #1
 80084c2:	d003      	beq.n	80084cc <_vfprintf_r+0x698>
 80084c4:	9b07      	ldr	r3, [sp, #28]
 80084c6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80084c8:	4413      	add	r3, r2
 80084ca:	9307      	str	r3, [sp, #28]
 80084cc:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 80084d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80084d4:	9315      	str	r3, [sp, #84]	; 0x54
 80084d6:	2300      	movs	r3, #0
 80084d8:	461d      	mov	r5, r3
 80084da:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80084de:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80084e0:	b113      	cbz	r3, 80084e8 <_vfprintf_r+0x6b4>
 80084e2:	232d      	movs	r3, #45	; 0x2d
 80084e4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80084e8:	2600      	movs	r6, #0
 80084ea:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 80084ee:	9b07      	ldr	r3, [sp, #28]
 80084f0:	42b3      	cmp	r3, r6
 80084f2:	bfb8      	it	lt
 80084f4:	4633      	movlt	r3, r6
 80084f6:	9315      	str	r3, [sp, #84]	; 0x54
 80084f8:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80084fc:	b113      	cbz	r3, 8008504 <_vfprintf_r+0x6d0>
 80084fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008500:	3301      	adds	r3, #1
 8008502:	9315      	str	r3, [sp, #84]	; 0x54
 8008504:	f018 0302 	ands.w	r3, r8, #2
 8008508:	931c      	str	r3, [sp, #112]	; 0x70
 800850a:	bf1e      	ittt	ne
 800850c:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800850e:	3302      	addne	r3, #2
 8008510:	9315      	strne	r3, [sp, #84]	; 0x54
 8008512:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8008516:	931d      	str	r3, [sp, #116]	; 0x74
 8008518:	d121      	bne.n	800855e <_vfprintf_r+0x72a>
 800851a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800851e:	1a9b      	subs	r3, r3, r2
 8008520:	2b00      	cmp	r3, #0
 8008522:	9317      	str	r3, [sp, #92]	; 0x5c
 8008524:	dd1b      	ble.n	800855e <_vfprintf_r+0x72a>
 8008526:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800852a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800852c:	3301      	adds	r3, #1
 800852e:	2810      	cmp	r0, #16
 8008530:	483e      	ldr	r0, [pc, #248]	; (800862c <_vfprintf_r+0x7f8>)
 8008532:	f104 0108 	add.w	r1, r4, #8
 8008536:	6020      	str	r0, [r4, #0]
 8008538:	f300 82df 	bgt.w	8008afa <_vfprintf_r+0xcc6>
 800853c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800853e:	2b07      	cmp	r3, #7
 8008540:	4402      	add	r2, r0
 8008542:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008546:	6060      	str	r0, [r4, #4]
 8008548:	f340 82ec 	ble.w	8008b24 <_vfprintf_r+0xcf0>
 800854c:	4651      	mov	r1, sl
 800854e:	4658      	mov	r0, fp
 8008550:	aa26      	add	r2, sp, #152	; 0x98
 8008552:	f003 f800 	bl	800b556 <__sprint_r>
 8008556:	2800      	cmp	r0, #0
 8008558:	f040 8622 	bne.w	80091a0 <_vfprintf_r+0x136c>
 800855c:	ac29      	add	r4, sp, #164	; 0xa4
 800855e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008562:	b173      	cbz	r3, 8008582 <_vfprintf_r+0x74e>
 8008564:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8008568:	6023      	str	r3, [r4, #0]
 800856a:	2301      	movs	r3, #1
 800856c:	6063      	str	r3, [r4, #4]
 800856e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008570:	3301      	adds	r3, #1
 8008572:	9328      	str	r3, [sp, #160]	; 0xa0
 8008574:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008576:	3301      	adds	r3, #1
 8008578:	2b07      	cmp	r3, #7
 800857a:	9327      	str	r3, [sp, #156]	; 0x9c
 800857c:	f300 82d4 	bgt.w	8008b28 <_vfprintf_r+0xcf4>
 8008580:	3408      	adds	r4, #8
 8008582:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008584:	b16b      	cbz	r3, 80085a2 <_vfprintf_r+0x76e>
 8008586:	ab1f      	add	r3, sp, #124	; 0x7c
 8008588:	6023      	str	r3, [r4, #0]
 800858a:	2302      	movs	r3, #2
 800858c:	6063      	str	r3, [r4, #4]
 800858e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008590:	3302      	adds	r3, #2
 8008592:	9328      	str	r3, [sp, #160]	; 0xa0
 8008594:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008596:	3301      	adds	r3, #1
 8008598:	2b07      	cmp	r3, #7
 800859a:	9327      	str	r3, [sp, #156]	; 0x9c
 800859c:	f300 82ce 	bgt.w	8008b3c <_vfprintf_r+0xd08>
 80085a0:	3408      	adds	r4, #8
 80085a2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80085a4:	2b80      	cmp	r3, #128	; 0x80
 80085a6:	d121      	bne.n	80085ec <_vfprintf_r+0x7b8>
 80085a8:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80085ac:	1a9b      	subs	r3, r3, r2
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	9317      	str	r3, [sp, #92]	; 0x5c
 80085b2:	dd1b      	ble.n	80085ec <_vfprintf_r+0x7b8>
 80085b4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80085b8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80085ba:	3301      	adds	r3, #1
 80085bc:	2810      	cmp	r0, #16
 80085be:	481c      	ldr	r0, [pc, #112]	; (8008630 <_vfprintf_r+0x7fc>)
 80085c0:	f104 0108 	add.w	r1, r4, #8
 80085c4:	6020      	str	r0, [r4, #0]
 80085c6:	f300 82c3 	bgt.w	8008b50 <_vfprintf_r+0xd1c>
 80085ca:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80085cc:	2b07      	cmp	r3, #7
 80085ce:	4402      	add	r2, r0
 80085d0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80085d4:	6060      	str	r0, [r4, #4]
 80085d6:	f340 82d0 	ble.w	8008b7a <_vfprintf_r+0xd46>
 80085da:	4651      	mov	r1, sl
 80085dc:	4658      	mov	r0, fp
 80085de:	aa26      	add	r2, sp, #152	; 0x98
 80085e0:	f002 ffb9 	bl	800b556 <__sprint_r>
 80085e4:	2800      	cmp	r0, #0
 80085e6:	f040 85db 	bne.w	80091a0 <_vfprintf_r+0x136c>
 80085ea:	ac29      	add	r4, sp, #164	; 0xa4
 80085ec:	9b07      	ldr	r3, [sp, #28]
 80085ee:	1af6      	subs	r6, r6, r3
 80085f0:	2e00      	cmp	r6, #0
 80085f2:	dd28      	ble.n	8008646 <_vfprintf_r+0x812>
 80085f4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80085f8:	480d      	ldr	r0, [pc, #52]	; (8008630 <_vfprintf_r+0x7fc>)
 80085fa:	2e10      	cmp	r6, #16
 80085fc:	f103 0301 	add.w	r3, r3, #1
 8008600:	f104 0108 	add.w	r1, r4, #8
 8008604:	6020      	str	r0, [r4, #0]
 8008606:	f300 82ba 	bgt.w	8008b7e <_vfprintf_r+0xd4a>
 800860a:	6066      	str	r6, [r4, #4]
 800860c:	2b07      	cmp	r3, #7
 800860e:	4416      	add	r6, r2
 8008610:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008614:	f340 82c6 	ble.w	8008ba4 <_vfprintf_r+0xd70>
 8008618:	e00c      	b.n	8008634 <_vfprintf_r+0x800>
 800861a:	bf00      	nop
 800861c:	0800dd4d 	.word	0x0800dd4d
 8008620:	0800dd3c 	.word	0x0800dd3c
 8008624:	40300000 	.word	0x40300000
 8008628:	3fe00000 	.word	0x3fe00000
 800862c:	0800dd80 	.word	0x0800dd80
 8008630:	0800dd90 	.word	0x0800dd90
 8008634:	4651      	mov	r1, sl
 8008636:	4658      	mov	r0, fp
 8008638:	aa26      	add	r2, sp, #152	; 0x98
 800863a:	f002 ff8c 	bl	800b556 <__sprint_r>
 800863e:	2800      	cmp	r0, #0
 8008640:	f040 85ae 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008644:	ac29      	add	r4, sp, #164	; 0xa4
 8008646:	f418 7f80 	tst.w	r8, #256	; 0x100
 800864a:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800864c:	f040 82b0 	bne.w	8008bb0 <_vfprintf_r+0xd7c>
 8008650:	9b07      	ldr	r3, [sp, #28]
 8008652:	f8c4 9000 	str.w	r9, [r4]
 8008656:	441e      	add	r6, r3
 8008658:	6063      	str	r3, [r4, #4]
 800865a:	9628      	str	r6, [sp, #160]	; 0xa0
 800865c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800865e:	3301      	adds	r3, #1
 8008660:	2b07      	cmp	r3, #7
 8008662:	9327      	str	r3, [sp, #156]	; 0x9c
 8008664:	f300 82ea 	bgt.w	8008c3c <_vfprintf_r+0xe08>
 8008668:	3408      	adds	r4, #8
 800866a:	f018 0f04 	tst.w	r8, #4
 800866e:	f040 8578 	bne.w	8009162 <_vfprintf_r+0x132e>
 8008672:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8008676:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008678:	428a      	cmp	r2, r1
 800867a:	bfac      	ite	ge
 800867c:	189b      	addge	r3, r3, r2
 800867e:	185b      	addlt	r3, r3, r1
 8008680:	9313      	str	r3, [sp, #76]	; 0x4c
 8008682:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008684:	b13b      	cbz	r3, 8008696 <_vfprintf_r+0x862>
 8008686:	4651      	mov	r1, sl
 8008688:	4658      	mov	r0, fp
 800868a:	aa26      	add	r2, sp, #152	; 0x98
 800868c:	f002 ff63 	bl	800b556 <__sprint_r>
 8008690:	2800      	cmp	r0, #0
 8008692:	f040 8585 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008696:	2300      	movs	r3, #0
 8008698:	9327      	str	r3, [sp, #156]	; 0x9c
 800869a:	2f00      	cmp	r7, #0
 800869c:	f040 859c 	bne.w	80091d8 <_vfprintf_r+0x13a4>
 80086a0:	ac29      	add	r4, sp, #164	; 0xa4
 80086a2:	e0e7      	b.n	8008874 <_vfprintf_r+0xa40>
 80086a4:	4607      	mov	r7, r0
 80086a6:	e62d      	b.n	8008304 <_vfprintf_r+0x4d0>
 80086a8:	2306      	movs	r3, #6
 80086aa:	e61d      	b.n	80082e8 <_vfprintf_r+0x4b4>
 80086ac:	f802 0c01 	strb.w	r0, [r2, #-1]
 80086b0:	e699      	b.n	80083e6 <_vfprintf_r+0x5b2>
 80086b2:	f803 0b01 	strb.w	r0, [r3], #1
 80086b6:	1aca      	subs	r2, r1, r3
 80086b8:	2a00      	cmp	r2, #0
 80086ba:	dafa      	bge.n	80086b2 <_vfprintf_r+0x87e>
 80086bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80086be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80086c0:	3201      	adds	r2, #1
 80086c2:	f103 0301 	add.w	r3, r3, #1
 80086c6:	bfb8      	it	lt
 80086c8:	2300      	movlt	r3, #0
 80086ca:	441d      	add	r5, r3
 80086cc:	e69b      	b.n	8008406 <_vfprintf_r+0x5d2>
 80086ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80086d0:	462b      	mov	r3, r5
 80086d2:	2030      	movs	r0, #48	; 0x30
 80086d4:	18a9      	adds	r1, r5, r2
 80086d6:	e7ee      	b.n	80086b6 <_vfprintf_r+0x882>
 80086d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086da:	2b46      	cmp	r3, #70	; 0x46
 80086dc:	d005      	beq.n	80086ea <_vfprintf_r+0x8b6>
 80086de:	2b45      	cmp	r3, #69	; 0x45
 80086e0:	d11b      	bne.n	800871a <_vfprintf_r+0x8e6>
 80086e2:	9b07      	ldr	r3, [sp, #28]
 80086e4:	1c5e      	adds	r6, r3, #1
 80086e6:	2302      	movs	r3, #2
 80086e8:	e001      	b.n	80086ee <_vfprintf_r+0x8ba>
 80086ea:	2303      	movs	r3, #3
 80086ec:	9e07      	ldr	r6, [sp, #28]
 80086ee:	aa24      	add	r2, sp, #144	; 0x90
 80086f0:	9204      	str	r2, [sp, #16]
 80086f2:	aa21      	add	r2, sp, #132	; 0x84
 80086f4:	9203      	str	r2, [sp, #12]
 80086f6:	aa20      	add	r2, sp, #128	; 0x80
 80086f8:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80086fc:	9300      	str	r3, [sp, #0]
 80086fe:	4658      	mov	r0, fp
 8008700:	462b      	mov	r3, r5
 8008702:	9a08      	ldr	r2, [sp, #32]
 8008704:	f000 ff28 	bl	8009558 <_dtoa_r>
 8008708:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800870a:	4681      	mov	r9, r0
 800870c:	2b47      	cmp	r3, #71	; 0x47
 800870e:	d106      	bne.n	800871e <_vfprintf_r+0x8ea>
 8008710:	f018 0f01 	tst.w	r8, #1
 8008714:	d103      	bne.n	800871e <_vfprintf_r+0x8ea>
 8008716:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8008718:	e675      	b.n	8008406 <_vfprintf_r+0x5d2>
 800871a:	9e07      	ldr	r6, [sp, #28]
 800871c:	e7e3      	b.n	80086e6 <_vfprintf_r+0x8b2>
 800871e:	eb09 0306 	add.w	r3, r9, r6
 8008722:	930d      	str	r3, [sp, #52]	; 0x34
 8008724:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008726:	2b46      	cmp	r3, #70	; 0x46
 8008728:	d111      	bne.n	800874e <_vfprintf_r+0x91a>
 800872a:	f899 3000 	ldrb.w	r3, [r9]
 800872e:	2b30      	cmp	r3, #48	; 0x30
 8008730:	d109      	bne.n	8008746 <_vfprintf_r+0x912>
 8008732:	2200      	movs	r2, #0
 8008734:	2300      	movs	r3, #0
 8008736:	4629      	mov	r1, r5
 8008738:	9808      	ldr	r0, [sp, #32]
 800873a:	f7f8 f935 	bl	80009a8 <__aeabi_dcmpeq>
 800873e:	b910      	cbnz	r0, 8008746 <_vfprintf_r+0x912>
 8008740:	f1c6 0601 	rsb	r6, r6, #1
 8008744:	9620      	str	r6, [sp, #128]	; 0x80
 8008746:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008748:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800874a:	441a      	add	r2, r3
 800874c:	920d      	str	r2, [sp, #52]	; 0x34
 800874e:	2200      	movs	r2, #0
 8008750:	2300      	movs	r3, #0
 8008752:	4629      	mov	r1, r5
 8008754:	9808      	ldr	r0, [sp, #32]
 8008756:	f7f8 f927 	bl	80009a8 <__aeabi_dcmpeq>
 800875a:	b108      	cbz	r0, 8008760 <_vfprintf_r+0x92c>
 800875c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800875e:	9324      	str	r3, [sp, #144]	; 0x90
 8008760:	2230      	movs	r2, #48	; 0x30
 8008762:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008764:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008766:	4299      	cmp	r1, r3
 8008768:	d9d5      	bls.n	8008716 <_vfprintf_r+0x8e2>
 800876a:	1c59      	adds	r1, r3, #1
 800876c:	9124      	str	r1, [sp, #144]	; 0x90
 800876e:	701a      	strb	r2, [r3, #0]
 8008770:	e7f7      	b.n	8008762 <_vfprintf_r+0x92e>
 8008772:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008774:	2b46      	cmp	r3, #70	; 0x46
 8008776:	f47f ae57 	bne.w	8008428 <_vfprintf_r+0x5f4>
 800877a:	9a07      	ldr	r2, [sp, #28]
 800877c:	f008 0301 	and.w	r3, r8, #1
 8008780:	2d00      	cmp	r5, #0
 8008782:	ea43 0302 	orr.w	r3, r3, r2
 8008786:	dd1a      	ble.n	80087be <_vfprintf_r+0x98a>
 8008788:	2b00      	cmp	r3, #0
 800878a:	d034      	beq.n	80087f6 <_vfprintf_r+0x9c2>
 800878c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800878e:	18eb      	adds	r3, r5, r3
 8008790:	441a      	add	r2, r3
 8008792:	9207      	str	r2, [sp, #28]
 8008794:	2366      	movs	r3, #102	; 0x66
 8008796:	930b      	str	r3, [sp, #44]	; 0x2c
 8008798:	e033      	b.n	8008802 <_vfprintf_r+0x9ce>
 800879a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800879e:	f802 6b01 	strb.w	r6, [r2], #1
 80087a2:	e678      	b.n	8008496 <_vfprintf_r+0x662>
 80087a4:	b941      	cbnz	r1, 80087b8 <_vfprintf_r+0x984>
 80087a6:	2230      	movs	r2, #48	; 0x30
 80087a8:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 80087ac:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 80087b0:	3330      	adds	r3, #48	; 0x30
 80087b2:	f802 3b01 	strb.w	r3, [r2], #1
 80087b6:	e67a      	b.n	80084ae <_vfprintf_r+0x67a>
 80087b8:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80087bc:	e7f8      	b.n	80087b0 <_vfprintf_r+0x97c>
 80087be:	b1e3      	cbz	r3, 80087fa <_vfprintf_r+0x9c6>
 80087c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80087c2:	9a07      	ldr	r2, [sp, #28]
 80087c4:	3301      	adds	r3, #1
 80087c6:	e7e3      	b.n	8008790 <_vfprintf_r+0x95c>
 80087c8:	9b08      	ldr	r3, [sp, #32]
 80087ca:	429d      	cmp	r5, r3
 80087cc:	db07      	blt.n	80087de <_vfprintf_r+0x9aa>
 80087ce:	f018 0f01 	tst.w	r8, #1
 80087d2:	d02d      	beq.n	8008830 <_vfprintf_r+0x9fc>
 80087d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80087d6:	18eb      	adds	r3, r5, r3
 80087d8:	9307      	str	r3, [sp, #28]
 80087da:	2367      	movs	r3, #103	; 0x67
 80087dc:	e7db      	b.n	8008796 <_vfprintf_r+0x962>
 80087de:	9b08      	ldr	r3, [sp, #32]
 80087e0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80087e2:	2d00      	cmp	r5, #0
 80087e4:	4413      	add	r3, r2
 80087e6:	9307      	str	r3, [sp, #28]
 80087e8:	dcf7      	bgt.n	80087da <_vfprintf_r+0x9a6>
 80087ea:	9a07      	ldr	r2, [sp, #28]
 80087ec:	f1c5 0301 	rsb	r3, r5, #1
 80087f0:	441a      	add	r2, r3
 80087f2:	4613      	mov	r3, r2
 80087f4:	e7f0      	b.n	80087d8 <_vfprintf_r+0x9a4>
 80087f6:	9507      	str	r5, [sp, #28]
 80087f8:	e7cc      	b.n	8008794 <_vfprintf_r+0x960>
 80087fa:	2366      	movs	r3, #102	; 0x66
 80087fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80087fe:	2301      	movs	r3, #1
 8008800:	9307      	str	r3, [sp, #28]
 8008802:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8008806:	930d      	str	r3, [sp, #52]	; 0x34
 8008808:	d025      	beq.n	8008856 <_vfprintf_r+0xa22>
 800880a:	2300      	movs	r3, #0
 800880c:	2d00      	cmp	r5, #0
 800880e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8008812:	f77f ae64 	ble.w	80084de <_vfprintf_r+0x6aa>
 8008816:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008818:	781b      	ldrb	r3, [r3, #0]
 800881a:	2bff      	cmp	r3, #255	; 0xff
 800881c:	d10a      	bne.n	8008834 <_vfprintf_r+0xa00>
 800881e:	9907      	ldr	r1, [sp, #28]
 8008820:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008824:	4413      	add	r3, r2
 8008826:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008828:	fb02 1303 	mla	r3, r2, r3, r1
 800882c:	9307      	str	r3, [sp, #28]
 800882e:	e656      	b.n	80084de <_vfprintf_r+0x6aa>
 8008830:	9507      	str	r5, [sp, #28]
 8008832:	e7d2      	b.n	80087da <_vfprintf_r+0x9a6>
 8008834:	42ab      	cmp	r3, r5
 8008836:	daf2      	bge.n	800881e <_vfprintf_r+0x9ea>
 8008838:	1aed      	subs	r5, r5, r3
 800883a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800883c:	785b      	ldrb	r3, [r3, #1]
 800883e:	b133      	cbz	r3, 800884e <_vfprintf_r+0xa1a>
 8008840:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008842:	3301      	adds	r3, #1
 8008844:	930d      	str	r3, [sp, #52]	; 0x34
 8008846:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008848:	3301      	adds	r3, #1
 800884a:	930e      	str	r3, [sp, #56]	; 0x38
 800884c:	e7e3      	b.n	8008816 <_vfprintf_r+0x9e2>
 800884e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008850:	3301      	adds	r3, #1
 8008852:	930c      	str	r3, [sp, #48]	; 0x30
 8008854:	e7df      	b.n	8008816 <_vfprintf_r+0x9e2>
 8008856:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008858:	930c      	str	r3, [sp, #48]	; 0x30
 800885a:	e640      	b.n	80084de <_vfprintf_r+0x6aa>
 800885c:	4632      	mov	r2, r6
 800885e:	f852 3b04 	ldr.w	r3, [r2], #4
 8008862:	f018 0f20 	tst.w	r8, #32
 8008866:	920a      	str	r2, [sp, #40]	; 0x28
 8008868:	d009      	beq.n	800887e <_vfprintf_r+0xa4a>
 800886a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800886c:	4610      	mov	r0, r2
 800886e:	17d1      	asrs	r1, r2, #31
 8008870:	e9c3 0100 	strd	r0, r1, [r3]
 8008874:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008876:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800887a:	f7ff bb5a 	b.w	8007f32 <_vfprintf_r+0xfe>
 800887e:	f018 0f10 	tst.w	r8, #16
 8008882:	d002      	beq.n	800888a <_vfprintf_r+0xa56>
 8008884:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008886:	601a      	str	r2, [r3, #0]
 8008888:	e7f4      	b.n	8008874 <_vfprintf_r+0xa40>
 800888a:	f018 0f40 	tst.w	r8, #64	; 0x40
 800888e:	d002      	beq.n	8008896 <_vfprintf_r+0xa62>
 8008890:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008892:	801a      	strh	r2, [r3, #0]
 8008894:	e7ee      	b.n	8008874 <_vfprintf_r+0xa40>
 8008896:	f418 7f00 	tst.w	r8, #512	; 0x200
 800889a:	d0f3      	beq.n	8008884 <_vfprintf_r+0xa50>
 800889c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800889e:	701a      	strb	r2, [r3, #0]
 80088a0:	e7e8      	b.n	8008874 <_vfprintf_r+0xa40>
 80088a2:	f048 0810 	orr.w	r8, r8, #16
 80088a6:	f018 0f20 	tst.w	r8, #32
 80088aa:	d01e      	beq.n	80088ea <_vfprintf_r+0xab6>
 80088ac:	3607      	adds	r6, #7
 80088ae:	f026 0307 	bic.w	r3, r6, #7
 80088b2:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80088b6:	930a      	str	r3, [sp, #40]	; 0x28
 80088b8:	2300      	movs	r3, #0
 80088ba:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 80088be:	2200      	movs	r2, #0
 80088c0:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 80088c4:	9a07      	ldr	r2, [sp, #28]
 80088c6:	3201      	adds	r2, #1
 80088c8:	f000 849b 	beq.w	8009202 <_vfprintf_r+0x13ce>
 80088cc:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 80088d0:	920c      	str	r2, [sp, #48]	; 0x30
 80088d2:	ea56 0207 	orrs.w	r2, r6, r7
 80088d6:	f040 849a 	bne.w	800920e <_vfprintf_r+0x13da>
 80088da:	9a07      	ldr	r2, [sp, #28]
 80088dc:	2a00      	cmp	r2, #0
 80088de:	f000 80f5 	beq.w	8008acc <_vfprintf_r+0xc98>
 80088e2:	2b01      	cmp	r3, #1
 80088e4:	f040 8496 	bne.w	8009214 <_vfprintf_r+0x13e0>
 80088e8:	e097      	b.n	8008a1a <_vfprintf_r+0xbe6>
 80088ea:	1d33      	adds	r3, r6, #4
 80088ec:	f018 0f10 	tst.w	r8, #16
 80088f0:	930a      	str	r3, [sp, #40]	; 0x28
 80088f2:	d001      	beq.n	80088f8 <_vfprintf_r+0xac4>
 80088f4:	6836      	ldr	r6, [r6, #0]
 80088f6:	e003      	b.n	8008900 <_vfprintf_r+0xacc>
 80088f8:	f018 0f40 	tst.w	r8, #64	; 0x40
 80088fc:	d002      	beq.n	8008904 <_vfprintf_r+0xad0>
 80088fe:	8836      	ldrh	r6, [r6, #0]
 8008900:	2700      	movs	r7, #0
 8008902:	e7d9      	b.n	80088b8 <_vfprintf_r+0xa84>
 8008904:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008908:	d0f4      	beq.n	80088f4 <_vfprintf_r+0xac0>
 800890a:	7836      	ldrb	r6, [r6, #0]
 800890c:	e7f8      	b.n	8008900 <_vfprintf_r+0xacc>
 800890e:	4633      	mov	r3, r6
 8008910:	f853 6b04 	ldr.w	r6, [r3], #4
 8008914:	2278      	movs	r2, #120	; 0x78
 8008916:	930a      	str	r3, [sp, #40]	; 0x28
 8008918:	f647 0330 	movw	r3, #30768	; 0x7830
 800891c:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8008920:	4ba1      	ldr	r3, [pc, #644]	; (8008ba8 <_vfprintf_r+0xd74>)
 8008922:	2700      	movs	r7, #0
 8008924:	931b      	str	r3, [sp, #108]	; 0x6c
 8008926:	f048 0802 	orr.w	r8, r8, #2
 800892a:	2302      	movs	r3, #2
 800892c:	920b      	str	r2, [sp, #44]	; 0x2c
 800892e:	e7c6      	b.n	80088be <_vfprintf_r+0xa8a>
 8008930:	4633      	mov	r3, r6
 8008932:	2500      	movs	r5, #0
 8008934:	f853 9b04 	ldr.w	r9, [r3], #4
 8008938:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800893c:	930a      	str	r3, [sp, #40]	; 0x28
 800893e:	9b07      	ldr	r3, [sp, #28]
 8008940:	1c5e      	adds	r6, r3, #1
 8008942:	d010      	beq.n	8008966 <_vfprintf_r+0xb32>
 8008944:	461a      	mov	r2, r3
 8008946:	4629      	mov	r1, r5
 8008948:	4648      	mov	r0, r9
 800894a:	f001 ffeb 	bl	800a924 <memchr>
 800894e:	4607      	mov	r7, r0
 8008950:	2800      	cmp	r0, #0
 8008952:	f43f ac74 	beq.w	800823e <_vfprintf_r+0x40a>
 8008956:	eba0 0309 	sub.w	r3, r0, r9
 800895a:	462f      	mov	r7, r5
 800895c:	462e      	mov	r6, r5
 800895e:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8008962:	9307      	str	r3, [sp, #28]
 8008964:	e5c3      	b.n	80084ee <_vfprintf_r+0x6ba>
 8008966:	4648      	mov	r0, r9
 8008968:	f7f7 fbf2 	bl	8000150 <strlen>
 800896c:	462f      	mov	r7, r5
 800896e:	9007      	str	r0, [sp, #28]
 8008970:	e465      	b.n	800823e <_vfprintf_r+0x40a>
 8008972:	f048 0810 	orr.w	r8, r8, #16
 8008976:	f018 0f20 	tst.w	r8, #32
 800897a:	d007      	beq.n	800898c <_vfprintf_r+0xb58>
 800897c:	3607      	adds	r6, #7
 800897e:	f026 0307 	bic.w	r3, r6, #7
 8008982:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008986:	930a      	str	r3, [sp, #40]	; 0x28
 8008988:	2301      	movs	r3, #1
 800898a:	e798      	b.n	80088be <_vfprintf_r+0xa8a>
 800898c:	1d33      	adds	r3, r6, #4
 800898e:	f018 0f10 	tst.w	r8, #16
 8008992:	930a      	str	r3, [sp, #40]	; 0x28
 8008994:	d001      	beq.n	800899a <_vfprintf_r+0xb66>
 8008996:	6836      	ldr	r6, [r6, #0]
 8008998:	e003      	b.n	80089a2 <_vfprintf_r+0xb6e>
 800899a:	f018 0f40 	tst.w	r8, #64	; 0x40
 800899e:	d002      	beq.n	80089a6 <_vfprintf_r+0xb72>
 80089a0:	8836      	ldrh	r6, [r6, #0]
 80089a2:	2700      	movs	r7, #0
 80089a4:	e7f0      	b.n	8008988 <_vfprintf_r+0xb54>
 80089a6:	f418 7f00 	tst.w	r8, #512	; 0x200
 80089aa:	d0f4      	beq.n	8008996 <_vfprintf_r+0xb62>
 80089ac:	7836      	ldrb	r6, [r6, #0]
 80089ae:	e7f8      	b.n	80089a2 <_vfprintf_r+0xb6e>
 80089b0:	4b7e      	ldr	r3, [pc, #504]	; (8008bac <_vfprintf_r+0xd78>)
 80089b2:	f018 0f20 	tst.w	r8, #32
 80089b6:	931b      	str	r3, [sp, #108]	; 0x6c
 80089b8:	d019      	beq.n	80089ee <_vfprintf_r+0xbba>
 80089ba:	3607      	adds	r6, #7
 80089bc:	f026 0307 	bic.w	r3, r6, #7
 80089c0:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80089c4:	930a      	str	r3, [sp, #40]	; 0x28
 80089c6:	f018 0f01 	tst.w	r8, #1
 80089ca:	d00a      	beq.n	80089e2 <_vfprintf_r+0xbae>
 80089cc:	ea56 0307 	orrs.w	r3, r6, r7
 80089d0:	d007      	beq.n	80089e2 <_vfprintf_r+0xbae>
 80089d2:	2330      	movs	r3, #48	; 0x30
 80089d4:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80089d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089da:	f048 0802 	orr.w	r8, r8, #2
 80089de:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80089e2:	2302      	movs	r3, #2
 80089e4:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 80089e8:	e769      	b.n	80088be <_vfprintf_r+0xa8a>
 80089ea:	4b6f      	ldr	r3, [pc, #444]	; (8008ba8 <_vfprintf_r+0xd74>)
 80089ec:	e7e1      	b.n	80089b2 <_vfprintf_r+0xb7e>
 80089ee:	1d33      	adds	r3, r6, #4
 80089f0:	f018 0f10 	tst.w	r8, #16
 80089f4:	930a      	str	r3, [sp, #40]	; 0x28
 80089f6:	d001      	beq.n	80089fc <_vfprintf_r+0xbc8>
 80089f8:	6836      	ldr	r6, [r6, #0]
 80089fa:	e003      	b.n	8008a04 <_vfprintf_r+0xbd0>
 80089fc:	f018 0f40 	tst.w	r8, #64	; 0x40
 8008a00:	d002      	beq.n	8008a08 <_vfprintf_r+0xbd4>
 8008a02:	8836      	ldrh	r6, [r6, #0]
 8008a04:	2700      	movs	r7, #0
 8008a06:	e7de      	b.n	80089c6 <_vfprintf_r+0xb92>
 8008a08:	f418 7f00 	tst.w	r8, #512	; 0x200
 8008a0c:	d0f4      	beq.n	80089f8 <_vfprintf_r+0xbc4>
 8008a0e:	7836      	ldrb	r6, [r6, #0]
 8008a10:	e7f8      	b.n	8008a04 <_vfprintf_r+0xbd0>
 8008a12:	2f00      	cmp	r7, #0
 8008a14:	bf08      	it	eq
 8008a16:	2e0a      	cmpeq	r6, #10
 8008a18:	d206      	bcs.n	8008a28 <_vfprintf_r+0xbf4>
 8008a1a:	3630      	adds	r6, #48	; 0x30
 8008a1c:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8008a20:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8008a24:	f000 bc14 	b.w	8009250 <_vfprintf_r+0x141c>
 8008a28:	2300      	movs	r3, #0
 8008a2a:	9308      	str	r3, [sp, #32]
 8008a2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a2e:	ad52      	add	r5, sp, #328	; 0x148
 8008a30:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8008a34:	220a      	movs	r2, #10
 8008a36:	2300      	movs	r3, #0
 8008a38:	4630      	mov	r0, r6
 8008a3a:	4639      	mov	r1, r7
 8008a3c:	f7f8 f874 	bl	8000b28 <__aeabi_uldivmod>
 8008a40:	9b08      	ldr	r3, [sp, #32]
 8008a42:	3230      	adds	r2, #48	; 0x30
 8008a44:	3301      	adds	r3, #1
 8008a46:	f105 39ff 	add.w	r9, r5, #4294967295
 8008a4a:	f805 2c01 	strb.w	r2, [r5, #-1]
 8008a4e:	9308      	str	r3, [sp, #32]
 8008a50:	f1b8 0f00 	cmp.w	r8, #0
 8008a54:	d019      	beq.n	8008a8a <_vfprintf_r+0xc56>
 8008a56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a58:	9a08      	ldr	r2, [sp, #32]
 8008a5a:	781b      	ldrb	r3, [r3, #0]
 8008a5c:	429a      	cmp	r2, r3
 8008a5e:	d114      	bne.n	8008a8a <_vfprintf_r+0xc56>
 8008a60:	2aff      	cmp	r2, #255	; 0xff
 8008a62:	d012      	beq.n	8008a8a <_vfprintf_r+0xc56>
 8008a64:	2f00      	cmp	r7, #0
 8008a66:	bf08      	it	eq
 8008a68:	2e0a      	cmpeq	r6, #10
 8008a6a:	d30e      	bcc.n	8008a8a <_vfprintf_r+0xc56>
 8008a6c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008a6e:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008a70:	eba9 0903 	sub.w	r9, r9, r3
 8008a74:	461a      	mov	r2, r3
 8008a76:	4648      	mov	r0, r9
 8008a78:	f002 fcdf 	bl	800b43a <strncpy>
 8008a7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a7e:	785d      	ldrb	r5, [r3, #1]
 8008a80:	b195      	cbz	r5, 8008aa8 <_vfprintf_r+0xc74>
 8008a82:	3301      	adds	r3, #1
 8008a84:	930e      	str	r3, [sp, #56]	; 0x38
 8008a86:	2300      	movs	r3, #0
 8008a88:	9308      	str	r3, [sp, #32]
 8008a8a:	220a      	movs	r2, #10
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	4630      	mov	r0, r6
 8008a90:	4639      	mov	r1, r7
 8008a92:	f7f8 f849 	bl	8000b28 <__aeabi_uldivmod>
 8008a96:	2f00      	cmp	r7, #0
 8008a98:	bf08      	it	eq
 8008a9a:	2e0a      	cmpeq	r6, #10
 8008a9c:	f0c0 83d8 	bcc.w	8009250 <_vfprintf_r+0x141c>
 8008aa0:	4606      	mov	r6, r0
 8008aa2:	460f      	mov	r7, r1
 8008aa4:	464d      	mov	r5, r9
 8008aa6:	e7c5      	b.n	8008a34 <_vfprintf_r+0xc00>
 8008aa8:	9508      	str	r5, [sp, #32]
 8008aaa:	e7ee      	b.n	8008a8a <_vfprintf_r+0xc56>
 8008aac:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008aae:	f006 030f 	and.w	r3, r6, #15
 8008ab2:	5cd3      	ldrb	r3, [r2, r3]
 8008ab4:	093a      	lsrs	r2, r7, #4
 8008ab6:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008aba:	0933      	lsrs	r3, r6, #4
 8008abc:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008ac0:	461e      	mov	r6, r3
 8008ac2:	4617      	mov	r7, r2
 8008ac4:	ea56 0307 	orrs.w	r3, r6, r7
 8008ac8:	d1f0      	bne.n	8008aac <_vfprintf_r+0xc78>
 8008aca:	e3c1      	b.n	8009250 <_vfprintf_r+0x141c>
 8008acc:	b933      	cbnz	r3, 8008adc <_vfprintf_r+0xca8>
 8008ace:	f018 0f01 	tst.w	r8, #1
 8008ad2:	d003      	beq.n	8008adc <_vfprintf_r+0xca8>
 8008ad4:	2330      	movs	r3, #48	; 0x30
 8008ad6:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8008ada:	e7a1      	b.n	8008a20 <_vfprintf_r+0xbec>
 8008adc:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8008ae0:	e3b6      	b.n	8009250 <_vfprintf_r+0x141c>
 8008ae2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	f000 837d 	beq.w	80091e4 <_vfprintf_r+0x13b0>
 8008aea:	2000      	movs	r0, #0
 8008aec:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008af0:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8008af4:	960a      	str	r6, [sp, #40]	; 0x28
 8008af6:	f7ff bb3b 	b.w	8008170 <_vfprintf_r+0x33c>
 8008afa:	2010      	movs	r0, #16
 8008afc:	2b07      	cmp	r3, #7
 8008afe:	4402      	add	r2, r0
 8008b00:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008b04:	6060      	str	r0, [r4, #4]
 8008b06:	dd08      	ble.n	8008b1a <_vfprintf_r+0xce6>
 8008b08:	4651      	mov	r1, sl
 8008b0a:	4658      	mov	r0, fp
 8008b0c:	aa26      	add	r2, sp, #152	; 0x98
 8008b0e:	f002 fd22 	bl	800b556 <__sprint_r>
 8008b12:	2800      	cmp	r0, #0
 8008b14:	f040 8344 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008b18:	a929      	add	r1, sp, #164	; 0xa4
 8008b1a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b1c:	460c      	mov	r4, r1
 8008b1e:	3b10      	subs	r3, #16
 8008b20:	9317      	str	r3, [sp, #92]	; 0x5c
 8008b22:	e500      	b.n	8008526 <_vfprintf_r+0x6f2>
 8008b24:	460c      	mov	r4, r1
 8008b26:	e51a      	b.n	800855e <_vfprintf_r+0x72a>
 8008b28:	4651      	mov	r1, sl
 8008b2a:	4658      	mov	r0, fp
 8008b2c:	aa26      	add	r2, sp, #152	; 0x98
 8008b2e:	f002 fd12 	bl	800b556 <__sprint_r>
 8008b32:	2800      	cmp	r0, #0
 8008b34:	f040 8334 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008b38:	ac29      	add	r4, sp, #164	; 0xa4
 8008b3a:	e522      	b.n	8008582 <_vfprintf_r+0x74e>
 8008b3c:	4651      	mov	r1, sl
 8008b3e:	4658      	mov	r0, fp
 8008b40:	aa26      	add	r2, sp, #152	; 0x98
 8008b42:	f002 fd08 	bl	800b556 <__sprint_r>
 8008b46:	2800      	cmp	r0, #0
 8008b48:	f040 832a 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008b4c:	ac29      	add	r4, sp, #164	; 0xa4
 8008b4e:	e528      	b.n	80085a2 <_vfprintf_r+0x76e>
 8008b50:	2010      	movs	r0, #16
 8008b52:	2b07      	cmp	r3, #7
 8008b54:	4402      	add	r2, r0
 8008b56:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008b5a:	6060      	str	r0, [r4, #4]
 8008b5c:	dd08      	ble.n	8008b70 <_vfprintf_r+0xd3c>
 8008b5e:	4651      	mov	r1, sl
 8008b60:	4658      	mov	r0, fp
 8008b62:	aa26      	add	r2, sp, #152	; 0x98
 8008b64:	f002 fcf7 	bl	800b556 <__sprint_r>
 8008b68:	2800      	cmp	r0, #0
 8008b6a:	f040 8319 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008b6e:	a929      	add	r1, sp, #164	; 0xa4
 8008b70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008b72:	460c      	mov	r4, r1
 8008b74:	3b10      	subs	r3, #16
 8008b76:	9317      	str	r3, [sp, #92]	; 0x5c
 8008b78:	e51c      	b.n	80085b4 <_vfprintf_r+0x780>
 8008b7a:	460c      	mov	r4, r1
 8008b7c:	e536      	b.n	80085ec <_vfprintf_r+0x7b8>
 8008b7e:	2010      	movs	r0, #16
 8008b80:	2b07      	cmp	r3, #7
 8008b82:	4402      	add	r2, r0
 8008b84:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008b88:	6060      	str	r0, [r4, #4]
 8008b8a:	dd08      	ble.n	8008b9e <_vfprintf_r+0xd6a>
 8008b8c:	4651      	mov	r1, sl
 8008b8e:	4658      	mov	r0, fp
 8008b90:	aa26      	add	r2, sp, #152	; 0x98
 8008b92:	f002 fce0 	bl	800b556 <__sprint_r>
 8008b96:	2800      	cmp	r0, #0
 8008b98:	f040 8302 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008b9c:	a929      	add	r1, sp, #164	; 0xa4
 8008b9e:	460c      	mov	r4, r1
 8008ba0:	3e10      	subs	r6, #16
 8008ba2:	e527      	b.n	80085f4 <_vfprintf_r+0x7c0>
 8008ba4:	460c      	mov	r4, r1
 8008ba6:	e54e      	b.n	8008646 <_vfprintf_r+0x812>
 8008ba8:	0800dd3c 	.word	0x0800dd3c
 8008bac:	0800dd4d 	.word	0x0800dd4d
 8008bb0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bb2:	2b65      	cmp	r3, #101	; 0x65
 8008bb4:	f340 8238 	ble.w	8009028 <_vfprintf_r+0x11f4>
 8008bb8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	f7f7 fef2 	bl	80009a8 <__aeabi_dcmpeq>
 8008bc4:	2800      	cmp	r0, #0
 8008bc6:	d06a      	beq.n	8008c9e <_vfprintf_r+0xe6a>
 8008bc8:	4b6e      	ldr	r3, [pc, #440]	; (8008d84 <_vfprintf_r+0xf50>)
 8008bca:	6023      	str	r3, [r4, #0]
 8008bcc:	2301      	movs	r3, #1
 8008bce:	441e      	add	r6, r3
 8008bd0:	6063      	str	r3, [r4, #4]
 8008bd2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008bd4:	9628      	str	r6, [sp, #160]	; 0xa0
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	2b07      	cmp	r3, #7
 8008bda:	9327      	str	r3, [sp, #156]	; 0x9c
 8008bdc:	dc38      	bgt.n	8008c50 <_vfprintf_r+0xe1c>
 8008bde:	3408      	adds	r4, #8
 8008be0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008be2:	9a08      	ldr	r2, [sp, #32]
 8008be4:	4293      	cmp	r3, r2
 8008be6:	db03      	blt.n	8008bf0 <_vfprintf_r+0xdbc>
 8008be8:	f018 0f01 	tst.w	r8, #1
 8008bec:	f43f ad3d 	beq.w	800866a <_vfprintf_r+0x836>
 8008bf0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008bf2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008bf4:	6023      	str	r3, [r4, #0]
 8008bf6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008bf8:	6063      	str	r3, [r4, #4]
 8008bfa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008bfc:	4413      	add	r3, r2
 8008bfe:	9328      	str	r3, [sp, #160]	; 0xa0
 8008c00:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008c02:	3301      	adds	r3, #1
 8008c04:	2b07      	cmp	r3, #7
 8008c06:	9327      	str	r3, [sp, #156]	; 0x9c
 8008c08:	dc2c      	bgt.n	8008c64 <_vfprintf_r+0xe30>
 8008c0a:	3408      	adds	r4, #8
 8008c0c:	9b08      	ldr	r3, [sp, #32]
 8008c0e:	1e5d      	subs	r5, r3, #1
 8008c10:	2d00      	cmp	r5, #0
 8008c12:	f77f ad2a 	ble.w	800866a <_vfprintf_r+0x836>
 8008c16:	f04f 0910 	mov.w	r9, #16
 8008c1a:	4e5b      	ldr	r6, [pc, #364]	; (8008d88 <_vfprintf_r+0xf54>)
 8008c1c:	2d10      	cmp	r5, #16
 8008c1e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008c22:	f104 0108 	add.w	r1, r4, #8
 8008c26:	f103 0301 	add.w	r3, r3, #1
 8008c2a:	6026      	str	r6, [r4, #0]
 8008c2c:	dc24      	bgt.n	8008c78 <_vfprintf_r+0xe44>
 8008c2e:	6065      	str	r5, [r4, #4]
 8008c30:	2b07      	cmp	r3, #7
 8008c32:	4415      	add	r5, r2
 8008c34:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008c38:	f340 8290 	ble.w	800915c <_vfprintf_r+0x1328>
 8008c3c:	4651      	mov	r1, sl
 8008c3e:	4658      	mov	r0, fp
 8008c40:	aa26      	add	r2, sp, #152	; 0x98
 8008c42:	f002 fc88 	bl	800b556 <__sprint_r>
 8008c46:	2800      	cmp	r0, #0
 8008c48:	f040 82aa 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008c4c:	ac29      	add	r4, sp, #164	; 0xa4
 8008c4e:	e50c      	b.n	800866a <_vfprintf_r+0x836>
 8008c50:	4651      	mov	r1, sl
 8008c52:	4658      	mov	r0, fp
 8008c54:	aa26      	add	r2, sp, #152	; 0x98
 8008c56:	f002 fc7e 	bl	800b556 <__sprint_r>
 8008c5a:	2800      	cmp	r0, #0
 8008c5c:	f040 82a0 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008c60:	ac29      	add	r4, sp, #164	; 0xa4
 8008c62:	e7bd      	b.n	8008be0 <_vfprintf_r+0xdac>
 8008c64:	4651      	mov	r1, sl
 8008c66:	4658      	mov	r0, fp
 8008c68:	aa26      	add	r2, sp, #152	; 0x98
 8008c6a:	f002 fc74 	bl	800b556 <__sprint_r>
 8008c6e:	2800      	cmp	r0, #0
 8008c70:	f040 8296 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008c74:	ac29      	add	r4, sp, #164	; 0xa4
 8008c76:	e7c9      	b.n	8008c0c <_vfprintf_r+0xdd8>
 8008c78:	3210      	adds	r2, #16
 8008c7a:	2b07      	cmp	r3, #7
 8008c7c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008c80:	f8c4 9004 	str.w	r9, [r4, #4]
 8008c84:	dd08      	ble.n	8008c98 <_vfprintf_r+0xe64>
 8008c86:	4651      	mov	r1, sl
 8008c88:	4658      	mov	r0, fp
 8008c8a:	aa26      	add	r2, sp, #152	; 0x98
 8008c8c:	f002 fc63 	bl	800b556 <__sprint_r>
 8008c90:	2800      	cmp	r0, #0
 8008c92:	f040 8285 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008c96:	a929      	add	r1, sp, #164	; 0xa4
 8008c98:	460c      	mov	r4, r1
 8008c9a:	3d10      	subs	r5, #16
 8008c9c:	e7be      	b.n	8008c1c <_vfprintf_r+0xde8>
 8008c9e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	dc73      	bgt.n	8008d8c <_vfprintf_r+0xf58>
 8008ca4:	4b37      	ldr	r3, [pc, #220]	; (8008d84 <_vfprintf_r+0xf50>)
 8008ca6:	6023      	str	r3, [r4, #0]
 8008ca8:	2301      	movs	r3, #1
 8008caa:	441e      	add	r6, r3
 8008cac:	6063      	str	r3, [r4, #4]
 8008cae:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008cb0:	9628      	str	r6, [sp, #160]	; 0xa0
 8008cb2:	3301      	adds	r3, #1
 8008cb4:	2b07      	cmp	r3, #7
 8008cb6:	9327      	str	r3, [sp, #156]	; 0x9c
 8008cb8:	dc3c      	bgt.n	8008d34 <_vfprintf_r+0xf00>
 8008cba:	3408      	adds	r4, #8
 8008cbc:	9908      	ldr	r1, [sp, #32]
 8008cbe:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008cc0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008cc2:	430a      	orrs	r2, r1
 8008cc4:	f008 0101 	and.w	r1, r8, #1
 8008cc8:	430a      	orrs	r2, r1
 8008cca:	f43f acce 	beq.w	800866a <_vfprintf_r+0x836>
 8008cce:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008cd0:	6022      	str	r2, [r4, #0]
 8008cd2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008cd4:	4413      	add	r3, r2
 8008cd6:	9328      	str	r3, [sp, #160]	; 0xa0
 8008cd8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008cda:	6062      	str	r2, [r4, #4]
 8008cdc:	3301      	adds	r3, #1
 8008cde:	2b07      	cmp	r3, #7
 8008ce0:	9327      	str	r3, [sp, #156]	; 0x9c
 8008ce2:	dc31      	bgt.n	8008d48 <_vfprintf_r+0xf14>
 8008ce4:	3408      	adds	r4, #8
 8008ce6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008ce8:	2d00      	cmp	r5, #0
 8008cea:	da1a      	bge.n	8008d22 <_vfprintf_r+0xeee>
 8008cec:	4623      	mov	r3, r4
 8008cee:	4e26      	ldr	r6, [pc, #152]	; (8008d88 <_vfprintf_r+0xf54>)
 8008cf0:	426d      	negs	r5, r5
 8008cf2:	2d10      	cmp	r5, #16
 8008cf4:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8008cf8:	f104 0408 	add.w	r4, r4, #8
 8008cfc:	f102 0201 	add.w	r2, r2, #1
 8008d00:	601e      	str	r6, [r3, #0]
 8008d02:	dc2b      	bgt.n	8008d5c <_vfprintf_r+0xf28>
 8008d04:	605d      	str	r5, [r3, #4]
 8008d06:	2a07      	cmp	r2, #7
 8008d08:	440d      	add	r5, r1
 8008d0a:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8008d0e:	dd08      	ble.n	8008d22 <_vfprintf_r+0xeee>
 8008d10:	4651      	mov	r1, sl
 8008d12:	4658      	mov	r0, fp
 8008d14:	aa26      	add	r2, sp, #152	; 0x98
 8008d16:	f002 fc1e 	bl	800b556 <__sprint_r>
 8008d1a:	2800      	cmp	r0, #0
 8008d1c:	f040 8240 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008d20:	ac29      	add	r4, sp, #164	; 0xa4
 8008d22:	9b08      	ldr	r3, [sp, #32]
 8008d24:	9a08      	ldr	r2, [sp, #32]
 8008d26:	6063      	str	r3, [r4, #4]
 8008d28:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008d2a:	f8c4 9000 	str.w	r9, [r4]
 8008d2e:	4413      	add	r3, r2
 8008d30:	9328      	str	r3, [sp, #160]	; 0xa0
 8008d32:	e493      	b.n	800865c <_vfprintf_r+0x828>
 8008d34:	4651      	mov	r1, sl
 8008d36:	4658      	mov	r0, fp
 8008d38:	aa26      	add	r2, sp, #152	; 0x98
 8008d3a:	f002 fc0c 	bl	800b556 <__sprint_r>
 8008d3e:	2800      	cmp	r0, #0
 8008d40:	f040 822e 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008d44:	ac29      	add	r4, sp, #164	; 0xa4
 8008d46:	e7b9      	b.n	8008cbc <_vfprintf_r+0xe88>
 8008d48:	4651      	mov	r1, sl
 8008d4a:	4658      	mov	r0, fp
 8008d4c:	aa26      	add	r2, sp, #152	; 0x98
 8008d4e:	f002 fc02 	bl	800b556 <__sprint_r>
 8008d52:	2800      	cmp	r0, #0
 8008d54:	f040 8224 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008d58:	ac29      	add	r4, sp, #164	; 0xa4
 8008d5a:	e7c4      	b.n	8008ce6 <_vfprintf_r+0xeb2>
 8008d5c:	2010      	movs	r0, #16
 8008d5e:	2a07      	cmp	r2, #7
 8008d60:	4401      	add	r1, r0
 8008d62:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8008d66:	6058      	str	r0, [r3, #4]
 8008d68:	dd08      	ble.n	8008d7c <_vfprintf_r+0xf48>
 8008d6a:	4651      	mov	r1, sl
 8008d6c:	4658      	mov	r0, fp
 8008d6e:	aa26      	add	r2, sp, #152	; 0x98
 8008d70:	f002 fbf1 	bl	800b556 <__sprint_r>
 8008d74:	2800      	cmp	r0, #0
 8008d76:	f040 8213 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008d7a:	ac29      	add	r4, sp, #164	; 0xa4
 8008d7c:	4623      	mov	r3, r4
 8008d7e:	3d10      	subs	r5, #16
 8008d80:	e7b7      	b.n	8008cf2 <_vfprintf_r+0xebe>
 8008d82:	bf00      	nop
 8008d84:	0800dd5e 	.word	0x0800dd5e
 8008d88:	0800dd90 	.word	0x0800dd90
 8008d8c:	9b08      	ldr	r3, [sp, #32]
 8008d8e:	42ab      	cmp	r3, r5
 8008d90:	bfa8      	it	ge
 8008d92:	462b      	movge	r3, r5
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	9307      	str	r3, [sp, #28]
 8008d98:	dd0a      	ble.n	8008db0 <_vfprintf_r+0xf7c>
 8008d9a:	441e      	add	r6, r3
 8008d9c:	e9c4 9300 	strd	r9, r3, [r4]
 8008da0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008da2:	9628      	str	r6, [sp, #160]	; 0xa0
 8008da4:	3301      	adds	r3, #1
 8008da6:	2b07      	cmp	r3, #7
 8008da8:	9327      	str	r3, [sp, #156]	; 0x9c
 8008daa:	f300 8088 	bgt.w	8008ebe <_vfprintf_r+0x108a>
 8008dae:	3408      	adds	r4, #8
 8008db0:	9b07      	ldr	r3, [sp, #28]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	bfb4      	ite	lt
 8008db6:	462e      	movlt	r6, r5
 8008db8:	1aee      	subge	r6, r5, r3
 8008dba:	2e00      	cmp	r6, #0
 8008dbc:	dd19      	ble.n	8008df2 <_vfprintf_r+0xfbe>
 8008dbe:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008dc2:	4898      	ldr	r0, [pc, #608]	; (8009024 <_vfprintf_r+0x11f0>)
 8008dc4:	2e10      	cmp	r6, #16
 8008dc6:	f103 0301 	add.w	r3, r3, #1
 8008dca:	f104 0108 	add.w	r1, r4, #8
 8008dce:	6020      	str	r0, [r4, #0]
 8008dd0:	dc7f      	bgt.n	8008ed2 <_vfprintf_r+0x109e>
 8008dd2:	6066      	str	r6, [r4, #4]
 8008dd4:	2b07      	cmp	r3, #7
 8008dd6:	4416      	add	r6, r2
 8008dd8:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008ddc:	f340 808c 	ble.w	8008ef8 <_vfprintf_r+0x10c4>
 8008de0:	4651      	mov	r1, sl
 8008de2:	4658      	mov	r0, fp
 8008de4:	aa26      	add	r2, sp, #152	; 0x98
 8008de6:	f002 fbb6 	bl	800b556 <__sprint_r>
 8008dea:	2800      	cmp	r0, #0
 8008dec:	f040 81d8 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008df0:	ac29      	add	r4, sp, #164	; 0xa4
 8008df2:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8008df6:	444d      	add	r5, r9
 8008df8:	d00a      	beq.n	8008e10 <_vfprintf_r+0xfdc>
 8008dfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d17d      	bne.n	8008efc <_vfprintf_r+0x10c8>
 8008e00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d17d      	bne.n	8008f02 <_vfprintf_r+0x10ce>
 8008e06:	9b08      	ldr	r3, [sp, #32]
 8008e08:	444b      	add	r3, r9
 8008e0a:	429d      	cmp	r5, r3
 8008e0c:	bf28      	it	cs
 8008e0e:	461d      	movcs	r5, r3
 8008e10:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008e12:	9a08      	ldr	r2, [sp, #32]
 8008e14:	4293      	cmp	r3, r2
 8008e16:	db02      	blt.n	8008e1e <_vfprintf_r+0xfea>
 8008e18:	f018 0f01 	tst.w	r8, #1
 8008e1c:	d00e      	beq.n	8008e3c <_vfprintf_r+0x1008>
 8008e1e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008e20:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008e22:	6023      	str	r3, [r4, #0]
 8008e24:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008e26:	6063      	str	r3, [r4, #4]
 8008e28:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008e2a:	4413      	add	r3, r2
 8008e2c:	9328      	str	r3, [sp, #160]	; 0xa0
 8008e2e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008e30:	3301      	adds	r3, #1
 8008e32:	2b07      	cmp	r3, #7
 8008e34:	9327      	str	r3, [sp, #156]	; 0x9c
 8008e36:	f300 80e0 	bgt.w	8008ffa <_vfprintf_r+0x11c6>
 8008e3a:	3408      	adds	r4, #8
 8008e3c:	9b08      	ldr	r3, [sp, #32]
 8008e3e:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8008e40:	eb09 0203 	add.w	r2, r9, r3
 8008e44:	1b9e      	subs	r6, r3, r6
 8008e46:	1b52      	subs	r2, r2, r5
 8008e48:	4296      	cmp	r6, r2
 8008e4a:	bfa8      	it	ge
 8008e4c:	4616      	movge	r6, r2
 8008e4e:	2e00      	cmp	r6, #0
 8008e50:	dd0b      	ble.n	8008e6a <_vfprintf_r+0x1036>
 8008e52:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008e54:	e9c4 5600 	strd	r5, r6, [r4]
 8008e58:	4433      	add	r3, r6
 8008e5a:	9328      	str	r3, [sp, #160]	; 0xa0
 8008e5c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008e5e:	3301      	adds	r3, #1
 8008e60:	2b07      	cmp	r3, #7
 8008e62:	9327      	str	r3, [sp, #156]	; 0x9c
 8008e64:	f300 80d3 	bgt.w	800900e <_vfprintf_r+0x11da>
 8008e68:	3408      	adds	r4, #8
 8008e6a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008e6c:	9b08      	ldr	r3, [sp, #32]
 8008e6e:	2e00      	cmp	r6, #0
 8008e70:	eba3 0505 	sub.w	r5, r3, r5
 8008e74:	bfa8      	it	ge
 8008e76:	1bad      	subge	r5, r5, r6
 8008e78:	2d00      	cmp	r5, #0
 8008e7a:	f77f abf6 	ble.w	800866a <_vfprintf_r+0x836>
 8008e7e:	f04f 0910 	mov.w	r9, #16
 8008e82:	4e68      	ldr	r6, [pc, #416]	; (8009024 <_vfprintf_r+0x11f0>)
 8008e84:	2d10      	cmp	r5, #16
 8008e86:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008e8a:	f104 0108 	add.w	r1, r4, #8
 8008e8e:	f103 0301 	add.w	r3, r3, #1
 8008e92:	6026      	str	r6, [r4, #0]
 8008e94:	f77f aecb 	ble.w	8008c2e <_vfprintf_r+0xdfa>
 8008e98:	3210      	adds	r2, #16
 8008e9a:	2b07      	cmp	r3, #7
 8008e9c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008ea0:	f8c4 9004 	str.w	r9, [r4, #4]
 8008ea4:	dd08      	ble.n	8008eb8 <_vfprintf_r+0x1084>
 8008ea6:	4651      	mov	r1, sl
 8008ea8:	4658      	mov	r0, fp
 8008eaa:	aa26      	add	r2, sp, #152	; 0x98
 8008eac:	f002 fb53 	bl	800b556 <__sprint_r>
 8008eb0:	2800      	cmp	r0, #0
 8008eb2:	f040 8175 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008eb6:	a929      	add	r1, sp, #164	; 0xa4
 8008eb8:	460c      	mov	r4, r1
 8008eba:	3d10      	subs	r5, #16
 8008ebc:	e7e2      	b.n	8008e84 <_vfprintf_r+0x1050>
 8008ebe:	4651      	mov	r1, sl
 8008ec0:	4658      	mov	r0, fp
 8008ec2:	aa26      	add	r2, sp, #152	; 0x98
 8008ec4:	f002 fb47 	bl	800b556 <__sprint_r>
 8008ec8:	2800      	cmp	r0, #0
 8008eca:	f040 8169 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008ece:	ac29      	add	r4, sp, #164	; 0xa4
 8008ed0:	e76e      	b.n	8008db0 <_vfprintf_r+0xf7c>
 8008ed2:	2010      	movs	r0, #16
 8008ed4:	2b07      	cmp	r3, #7
 8008ed6:	4402      	add	r2, r0
 8008ed8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008edc:	6060      	str	r0, [r4, #4]
 8008ede:	dd08      	ble.n	8008ef2 <_vfprintf_r+0x10be>
 8008ee0:	4651      	mov	r1, sl
 8008ee2:	4658      	mov	r0, fp
 8008ee4:	aa26      	add	r2, sp, #152	; 0x98
 8008ee6:	f002 fb36 	bl	800b556 <__sprint_r>
 8008eea:	2800      	cmp	r0, #0
 8008eec:	f040 8158 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008ef0:	a929      	add	r1, sp, #164	; 0xa4
 8008ef2:	460c      	mov	r4, r1
 8008ef4:	3e10      	subs	r6, #16
 8008ef6:	e762      	b.n	8008dbe <_vfprintf_r+0xf8a>
 8008ef8:	460c      	mov	r4, r1
 8008efa:	e77a      	b.n	8008df2 <_vfprintf_r+0xfbe>
 8008efc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d04b      	beq.n	8008f9a <_vfprintf_r+0x1166>
 8008f02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f04:	3b01      	subs	r3, #1
 8008f06:	930c      	str	r3, [sp, #48]	; 0x30
 8008f08:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008f0a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008f0c:	6023      	str	r3, [r4, #0]
 8008f0e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008f10:	6063      	str	r3, [r4, #4]
 8008f12:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008f14:	4413      	add	r3, r2
 8008f16:	9328      	str	r3, [sp, #160]	; 0xa0
 8008f18:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008f1a:	3301      	adds	r3, #1
 8008f1c:	2b07      	cmp	r3, #7
 8008f1e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008f20:	dc42      	bgt.n	8008fa8 <_vfprintf_r+0x1174>
 8008f22:	3408      	adds	r4, #8
 8008f24:	9b08      	ldr	r3, [sp, #32]
 8008f26:	444b      	add	r3, r9
 8008f28:	1b5a      	subs	r2, r3, r5
 8008f2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f2c:	781b      	ldrb	r3, [r3, #0]
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	bfa8      	it	ge
 8008f32:	4613      	movge	r3, r2
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	461e      	mov	r6, r3
 8008f38:	dd0a      	ble.n	8008f50 <_vfprintf_r+0x111c>
 8008f3a:	e9c4 5300 	strd	r5, r3, [r4]
 8008f3e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008f40:	4433      	add	r3, r6
 8008f42:	9328      	str	r3, [sp, #160]	; 0xa0
 8008f44:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008f46:	3301      	adds	r3, #1
 8008f48:	2b07      	cmp	r3, #7
 8008f4a:	9327      	str	r3, [sp, #156]	; 0x9c
 8008f4c:	dc36      	bgt.n	8008fbc <_vfprintf_r+0x1188>
 8008f4e:	3408      	adds	r4, #8
 8008f50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f52:	2e00      	cmp	r6, #0
 8008f54:	781b      	ldrb	r3, [r3, #0]
 8008f56:	bfb4      	ite	lt
 8008f58:	461e      	movlt	r6, r3
 8008f5a:	1b9e      	subge	r6, r3, r6
 8008f5c:	2e00      	cmp	r6, #0
 8008f5e:	dd18      	ble.n	8008f92 <_vfprintf_r+0x115e>
 8008f60:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8008f64:	482f      	ldr	r0, [pc, #188]	; (8009024 <_vfprintf_r+0x11f0>)
 8008f66:	2e10      	cmp	r6, #16
 8008f68:	f102 0201 	add.w	r2, r2, #1
 8008f6c:	f104 0108 	add.w	r1, r4, #8
 8008f70:	6020      	str	r0, [r4, #0]
 8008f72:	dc2d      	bgt.n	8008fd0 <_vfprintf_r+0x119c>
 8008f74:	4433      	add	r3, r6
 8008f76:	2a07      	cmp	r2, #7
 8008f78:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008f7c:	6066      	str	r6, [r4, #4]
 8008f7e:	dd3a      	ble.n	8008ff6 <_vfprintf_r+0x11c2>
 8008f80:	4651      	mov	r1, sl
 8008f82:	4658      	mov	r0, fp
 8008f84:	aa26      	add	r2, sp, #152	; 0x98
 8008f86:	f002 fae6 	bl	800b556 <__sprint_r>
 8008f8a:	2800      	cmp	r0, #0
 8008f8c:	f040 8108 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008f90:	ac29      	add	r4, sp, #164	; 0xa4
 8008f92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f94:	781b      	ldrb	r3, [r3, #0]
 8008f96:	441d      	add	r5, r3
 8008f98:	e72f      	b.n	8008dfa <_vfprintf_r+0xfc6>
 8008f9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f9c:	3b01      	subs	r3, #1
 8008f9e:	930e      	str	r3, [sp, #56]	; 0x38
 8008fa0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fa2:	3b01      	subs	r3, #1
 8008fa4:	930d      	str	r3, [sp, #52]	; 0x34
 8008fa6:	e7af      	b.n	8008f08 <_vfprintf_r+0x10d4>
 8008fa8:	4651      	mov	r1, sl
 8008faa:	4658      	mov	r0, fp
 8008fac:	aa26      	add	r2, sp, #152	; 0x98
 8008fae:	f002 fad2 	bl	800b556 <__sprint_r>
 8008fb2:	2800      	cmp	r0, #0
 8008fb4:	f040 80f4 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008fb8:	ac29      	add	r4, sp, #164	; 0xa4
 8008fba:	e7b3      	b.n	8008f24 <_vfprintf_r+0x10f0>
 8008fbc:	4651      	mov	r1, sl
 8008fbe:	4658      	mov	r0, fp
 8008fc0:	aa26      	add	r2, sp, #152	; 0x98
 8008fc2:	f002 fac8 	bl	800b556 <__sprint_r>
 8008fc6:	2800      	cmp	r0, #0
 8008fc8:	f040 80ea 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008fcc:	ac29      	add	r4, sp, #164	; 0xa4
 8008fce:	e7bf      	b.n	8008f50 <_vfprintf_r+0x111c>
 8008fd0:	2010      	movs	r0, #16
 8008fd2:	2a07      	cmp	r2, #7
 8008fd4:	4403      	add	r3, r0
 8008fd6:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008fda:	6060      	str	r0, [r4, #4]
 8008fdc:	dd08      	ble.n	8008ff0 <_vfprintf_r+0x11bc>
 8008fde:	4651      	mov	r1, sl
 8008fe0:	4658      	mov	r0, fp
 8008fe2:	aa26      	add	r2, sp, #152	; 0x98
 8008fe4:	f002 fab7 	bl	800b556 <__sprint_r>
 8008fe8:	2800      	cmp	r0, #0
 8008fea:	f040 80d9 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8008fee:	a929      	add	r1, sp, #164	; 0xa4
 8008ff0:	460c      	mov	r4, r1
 8008ff2:	3e10      	subs	r6, #16
 8008ff4:	e7b4      	b.n	8008f60 <_vfprintf_r+0x112c>
 8008ff6:	460c      	mov	r4, r1
 8008ff8:	e7cb      	b.n	8008f92 <_vfprintf_r+0x115e>
 8008ffa:	4651      	mov	r1, sl
 8008ffc:	4658      	mov	r0, fp
 8008ffe:	aa26      	add	r2, sp, #152	; 0x98
 8009000:	f002 faa9 	bl	800b556 <__sprint_r>
 8009004:	2800      	cmp	r0, #0
 8009006:	f040 80cb 	bne.w	80091a0 <_vfprintf_r+0x136c>
 800900a:	ac29      	add	r4, sp, #164	; 0xa4
 800900c:	e716      	b.n	8008e3c <_vfprintf_r+0x1008>
 800900e:	4651      	mov	r1, sl
 8009010:	4658      	mov	r0, fp
 8009012:	aa26      	add	r2, sp, #152	; 0x98
 8009014:	f002 fa9f 	bl	800b556 <__sprint_r>
 8009018:	2800      	cmp	r0, #0
 800901a:	f040 80c1 	bne.w	80091a0 <_vfprintf_r+0x136c>
 800901e:	ac29      	add	r4, sp, #164	; 0xa4
 8009020:	e723      	b.n	8008e6a <_vfprintf_r+0x1036>
 8009022:	bf00      	nop
 8009024:	0800dd90 	.word	0x0800dd90
 8009028:	9a08      	ldr	r2, [sp, #32]
 800902a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800902c:	2a01      	cmp	r2, #1
 800902e:	f106 0601 	add.w	r6, r6, #1
 8009032:	f103 0301 	add.w	r3, r3, #1
 8009036:	f104 0508 	add.w	r5, r4, #8
 800903a:	dc03      	bgt.n	8009044 <_vfprintf_r+0x1210>
 800903c:	f018 0f01 	tst.w	r8, #1
 8009040:	f000 8081 	beq.w	8009146 <_vfprintf_r+0x1312>
 8009044:	2201      	movs	r2, #1
 8009046:	2b07      	cmp	r3, #7
 8009048:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800904c:	f8c4 9000 	str.w	r9, [r4]
 8009050:	6062      	str	r2, [r4, #4]
 8009052:	dd08      	ble.n	8009066 <_vfprintf_r+0x1232>
 8009054:	4651      	mov	r1, sl
 8009056:	4658      	mov	r0, fp
 8009058:	aa26      	add	r2, sp, #152	; 0x98
 800905a:	f002 fa7c 	bl	800b556 <__sprint_r>
 800905e:	2800      	cmp	r0, #0
 8009060:	f040 809e 	bne.w	80091a0 <_vfprintf_r+0x136c>
 8009064:	ad29      	add	r5, sp, #164	; 0xa4
 8009066:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009068:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800906a:	602b      	str	r3, [r5, #0]
 800906c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800906e:	606b      	str	r3, [r5, #4]
 8009070:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009072:	4413      	add	r3, r2
 8009074:	9328      	str	r3, [sp, #160]	; 0xa0
 8009076:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009078:	3301      	adds	r3, #1
 800907a:	2b07      	cmp	r3, #7
 800907c:	9327      	str	r3, [sp, #156]	; 0x9c
 800907e:	dc32      	bgt.n	80090e6 <_vfprintf_r+0x12b2>
 8009080:	3508      	adds	r5, #8
 8009082:	9b08      	ldr	r3, [sp, #32]
 8009084:	2200      	movs	r2, #0
 8009086:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800908a:	1e5c      	subs	r4, r3, #1
 800908c:	2300      	movs	r3, #0
 800908e:	f7f7 fc8b 	bl	80009a8 <__aeabi_dcmpeq>
 8009092:	2800      	cmp	r0, #0
 8009094:	d130      	bne.n	80090f8 <_vfprintf_r+0x12c4>
 8009096:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8009098:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800909a:	9a08      	ldr	r2, [sp, #32]
 800909c:	3101      	adds	r1, #1
 800909e:	3b01      	subs	r3, #1
 80090a0:	f109 0001 	add.w	r0, r9, #1
 80090a4:	4413      	add	r3, r2
 80090a6:	2907      	cmp	r1, #7
 80090a8:	e9c5 0400 	strd	r0, r4, [r5]
 80090ac:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 80090b0:	dd52      	ble.n	8009158 <_vfprintf_r+0x1324>
 80090b2:	4651      	mov	r1, sl
 80090b4:	4658      	mov	r0, fp
 80090b6:	aa26      	add	r2, sp, #152	; 0x98
 80090b8:	f002 fa4d 	bl	800b556 <__sprint_r>
 80090bc:	2800      	cmp	r0, #0
 80090be:	d16f      	bne.n	80091a0 <_vfprintf_r+0x136c>
 80090c0:	ad29      	add	r5, sp, #164	; 0xa4
 80090c2:	ab22      	add	r3, sp, #136	; 0x88
 80090c4:	602b      	str	r3, [r5, #0]
 80090c6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80090c8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80090ca:	606b      	str	r3, [r5, #4]
 80090cc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80090ce:	4413      	add	r3, r2
 80090d0:	9328      	str	r3, [sp, #160]	; 0xa0
 80090d2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80090d4:	3301      	adds	r3, #1
 80090d6:	2b07      	cmp	r3, #7
 80090d8:	9327      	str	r3, [sp, #156]	; 0x9c
 80090da:	f73f adaf 	bgt.w	8008c3c <_vfprintf_r+0xe08>
 80090de:	f105 0408 	add.w	r4, r5, #8
 80090e2:	f7ff bac2 	b.w	800866a <_vfprintf_r+0x836>
 80090e6:	4651      	mov	r1, sl
 80090e8:	4658      	mov	r0, fp
 80090ea:	aa26      	add	r2, sp, #152	; 0x98
 80090ec:	f002 fa33 	bl	800b556 <__sprint_r>
 80090f0:	2800      	cmp	r0, #0
 80090f2:	d155      	bne.n	80091a0 <_vfprintf_r+0x136c>
 80090f4:	ad29      	add	r5, sp, #164	; 0xa4
 80090f6:	e7c4      	b.n	8009082 <_vfprintf_r+0x124e>
 80090f8:	2c00      	cmp	r4, #0
 80090fa:	dde2      	ble.n	80090c2 <_vfprintf_r+0x128e>
 80090fc:	f04f 0910 	mov.w	r9, #16
 8009100:	4e5a      	ldr	r6, [pc, #360]	; (800926c <_vfprintf_r+0x1438>)
 8009102:	2c10      	cmp	r4, #16
 8009104:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009108:	f105 0108 	add.w	r1, r5, #8
 800910c:	f103 0301 	add.w	r3, r3, #1
 8009110:	602e      	str	r6, [r5, #0]
 8009112:	dc07      	bgt.n	8009124 <_vfprintf_r+0x12f0>
 8009114:	606c      	str	r4, [r5, #4]
 8009116:	2b07      	cmp	r3, #7
 8009118:	4414      	add	r4, r2
 800911a:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800911e:	dcc8      	bgt.n	80090b2 <_vfprintf_r+0x127e>
 8009120:	460d      	mov	r5, r1
 8009122:	e7ce      	b.n	80090c2 <_vfprintf_r+0x128e>
 8009124:	3210      	adds	r2, #16
 8009126:	2b07      	cmp	r3, #7
 8009128:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800912c:	f8c5 9004 	str.w	r9, [r5, #4]
 8009130:	dd06      	ble.n	8009140 <_vfprintf_r+0x130c>
 8009132:	4651      	mov	r1, sl
 8009134:	4658      	mov	r0, fp
 8009136:	aa26      	add	r2, sp, #152	; 0x98
 8009138:	f002 fa0d 	bl	800b556 <__sprint_r>
 800913c:	bb80      	cbnz	r0, 80091a0 <_vfprintf_r+0x136c>
 800913e:	a929      	add	r1, sp, #164	; 0xa4
 8009140:	460d      	mov	r5, r1
 8009142:	3c10      	subs	r4, #16
 8009144:	e7dd      	b.n	8009102 <_vfprintf_r+0x12ce>
 8009146:	2201      	movs	r2, #1
 8009148:	2b07      	cmp	r3, #7
 800914a:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800914e:	f8c4 9000 	str.w	r9, [r4]
 8009152:	6062      	str	r2, [r4, #4]
 8009154:	ddb5      	ble.n	80090c2 <_vfprintf_r+0x128e>
 8009156:	e7ac      	b.n	80090b2 <_vfprintf_r+0x127e>
 8009158:	3508      	adds	r5, #8
 800915a:	e7b2      	b.n	80090c2 <_vfprintf_r+0x128e>
 800915c:	460c      	mov	r4, r1
 800915e:	f7ff ba84 	b.w	800866a <_vfprintf_r+0x836>
 8009162:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009166:	1a9d      	subs	r5, r3, r2
 8009168:	2d00      	cmp	r5, #0
 800916a:	f77f aa82 	ble.w	8008672 <_vfprintf_r+0x83e>
 800916e:	f04f 0810 	mov.w	r8, #16
 8009172:	4e3f      	ldr	r6, [pc, #252]	; (8009270 <_vfprintf_r+0x143c>)
 8009174:	2d10      	cmp	r5, #16
 8009176:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800917a:	6026      	str	r6, [r4, #0]
 800917c:	f103 0301 	add.w	r3, r3, #1
 8009180:	dc17      	bgt.n	80091b2 <_vfprintf_r+0x137e>
 8009182:	6065      	str	r5, [r4, #4]
 8009184:	2b07      	cmp	r3, #7
 8009186:	4415      	add	r5, r2
 8009188:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800918c:	f77f aa71 	ble.w	8008672 <_vfprintf_r+0x83e>
 8009190:	4651      	mov	r1, sl
 8009192:	4658      	mov	r0, fp
 8009194:	aa26      	add	r2, sp, #152	; 0x98
 8009196:	f002 f9de 	bl	800b556 <__sprint_r>
 800919a:	2800      	cmp	r0, #0
 800919c:	f43f aa69 	beq.w	8008672 <_vfprintf_r+0x83e>
 80091a0:	2f00      	cmp	r7, #0
 80091a2:	f43f a884 	beq.w	80082ae <_vfprintf_r+0x47a>
 80091a6:	4639      	mov	r1, r7
 80091a8:	4658      	mov	r0, fp
 80091aa:	f001 f91d 	bl	800a3e8 <_free_r>
 80091ae:	f7ff b87e 	b.w	80082ae <_vfprintf_r+0x47a>
 80091b2:	3210      	adds	r2, #16
 80091b4:	2b07      	cmp	r3, #7
 80091b6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80091ba:	f8c4 8004 	str.w	r8, [r4, #4]
 80091be:	dc02      	bgt.n	80091c6 <_vfprintf_r+0x1392>
 80091c0:	3408      	adds	r4, #8
 80091c2:	3d10      	subs	r5, #16
 80091c4:	e7d6      	b.n	8009174 <_vfprintf_r+0x1340>
 80091c6:	4651      	mov	r1, sl
 80091c8:	4658      	mov	r0, fp
 80091ca:	aa26      	add	r2, sp, #152	; 0x98
 80091cc:	f002 f9c3 	bl	800b556 <__sprint_r>
 80091d0:	2800      	cmp	r0, #0
 80091d2:	d1e5      	bne.n	80091a0 <_vfprintf_r+0x136c>
 80091d4:	ac29      	add	r4, sp, #164	; 0xa4
 80091d6:	e7f4      	b.n	80091c2 <_vfprintf_r+0x138e>
 80091d8:	4639      	mov	r1, r7
 80091da:	4658      	mov	r0, fp
 80091dc:	f001 f904 	bl	800a3e8 <_free_r>
 80091e0:	f7ff ba5e 	b.w	80086a0 <_vfprintf_r+0x86c>
 80091e4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80091e6:	b91b      	cbnz	r3, 80091f0 <_vfprintf_r+0x13bc>
 80091e8:	2300      	movs	r3, #0
 80091ea:	9327      	str	r3, [sp, #156]	; 0x9c
 80091ec:	f7ff b85f 	b.w	80082ae <_vfprintf_r+0x47a>
 80091f0:	4651      	mov	r1, sl
 80091f2:	4658      	mov	r0, fp
 80091f4:	aa26      	add	r2, sp, #152	; 0x98
 80091f6:	f002 f9ae 	bl	800b556 <__sprint_r>
 80091fa:	2800      	cmp	r0, #0
 80091fc:	d0f4      	beq.n	80091e8 <_vfprintf_r+0x13b4>
 80091fe:	f7ff b856 	b.w	80082ae <_vfprintf_r+0x47a>
 8009202:	ea56 0207 	orrs.w	r2, r6, r7
 8009206:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800920a:	f43f ab6a 	beq.w	80088e2 <_vfprintf_r+0xaae>
 800920e:	2b01      	cmp	r3, #1
 8009210:	f43f abff 	beq.w	8008a12 <_vfprintf_r+0xbde>
 8009214:	2b02      	cmp	r3, #2
 8009216:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800921a:	f43f ac47 	beq.w	8008aac <_vfprintf_r+0xc78>
 800921e:	08f2      	lsrs	r2, r6, #3
 8009220:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8009224:	08f8      	lsrs	r0, r7, #3
 8009226:	f006 0307 	and.w	r3, r6, #7
 800922a:	4607      	mov	r7, r0
 800922c:	4616      	mov	r6, r2
 800922e:	3330      	adds	r3, #48	; 0x30
 8009230:	ea56 0207 	orrs.w	r2, r6, r7
 8009234:	4649      	mov	r1, r9
 8009236:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800923a:	d1f0      	bne.n	800921e <_vfprintf_r+0x13ea>
 800923c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800923e:	07d0      	lsls	r0, r2, #31
 8009240:	d506      	bpl.n	8009250 <_vfprintf_r+0x141c>
 8009242:	2b30      	cmp	r3, #48	; 0x30
 8009244:	d004      	beq.n	8009250 <_vfprintf_r+0x141c>
 8009246:	2330      	movs	r3, #48	; 0x30
 8009248:	f809 3c01 	strb.w	r3, [r9, #-1]
 800924c:	f1a1 0902 	sub.w	r9, r1, #2
 8009250:	2700      	movs	r7, #0
 8009252:	ab52      	add	r3, sp, #328	; 0x148
 8009254:	eba3 0309 	sub.w	r3, r3, r9
 8009258:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800925c:	9e07      	ldr	r6, [sp, #28]
 800925e:	9307      	str	r3, [sp, #28]
 8009260:	463d      	mov	r5, r7
 8009262:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8009266:	f7ff b942 	b.w	80084ee <_vfprintf_r+0x6ba>
 800926a:	bf00      	nop
 800926c:	0800dd90 	.word	0x0800dd90
 8009270:	0800dd80 	.word	0x0800dd80

08009274 <__sbprintf>:
 8009274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009276:	461f      	mov	r7, r3
 8009278:	898b      	ldrh	r3, [r1, #12]
 800927a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800927e:	f023 0302 	bic.w	r3, r3, #2
 8009282:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009286:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009288:	4615      	mov	r5, r2
 800928a:	9319      	str	r3, [sp, #100]	; 0x64
 800928c:	89cb      	ldrh	r3, [r1, #14]
 800928e:	4606      	mov	r6, r0
 8009290:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009294:	69cb      	ldr	r3, [r1, #28]
 8009296:	a816      	add	r0, sp, #88	; 0x58
 8009298:	9307      	str	r3, [sp, #28]
 800929a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800929c:	460c      	mov	r4, r1
 800929e:	9309      	str	r3, [sp, #36]	; 0x24
 80092a0:	ab1a      	add	r3, sp, #104	; 0x68
 80092a2:	9300      	str	r3, [sp, #0]
 80092a4:	9304      	str	r3, [sp, #16]
 80092a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80092aa:	9302      	str	r3, [sp, #8]
 80092ac:	9305      	str	r3, [sp, #20]
 80092ae:	2300      	movs	r3, #0
 80092b0:	9306      	str	r3, [sp, #24]
 80092b2:	f001 fac7 	bl	800a844 <__retarget_lock_init_recursive>
 80092b6:	462a      	mov	r2, r5
 80092b8:	463b      	mov	r3, r7
 80092ba:	4669      	mov	r1, sp
 80092bc:	4630      	mov	r0, r6
 80092be:	f7fe fdb9 	bl	8007e34 <_vfprintf_r>
 80092c2:	1e05      	subs	r5, r0, #0
 80092c4:	db07      	blt.n	80092d6 <__sbprintf+0x62>
 80092c6:	4669      	mov	r1, sp
 80092c8:	4630      	mov	r0, r6
 80092ca:	f000 ff91 	bl	800a1f0 <_fflush_r>
 80092ce:	2800      	cmp	r0, #0
 80092d0:	bf18      	it	ne
 80092d2:	f04f 35ff 	movne.w	r5, #4294967295
 80092d6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80092da:	9816      	ldr	r0, [sp, #88]	; 0x58
 80092dc:	065b      	lsls	r3, r3, #25
 80092de:	bf42      	ittt	mi
 80092e0:	89a3      	ldrhmi	r3, [r4, #12]
 80092e2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80092e6:	81a3      	strhmi	r3, [r4, #12]
 80092e8:	f001 faad 	bl	800a846 <__retarget_lock_close_recursive>
 80092ec:	4628      	mov	r0, r5
 80092ee:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80092f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080092f4 <_vsnprintf_r>:
 80092f4:	b530      	push	{r4, r5, lr}
 80092f6:	1e14      	subs	r4, r2, #0
 80092f8:	4605      	mov	r5, r0
 80092fa:	b09b      	sub	sp, #108	; 0x6c
 80092fc:	4618      	mov	r0, r3
 80092fe:	da05      	bge.n	800930c <_vsnprintf_r+0x18>
 8009300:	238b      	movs	r3, #139	; 0x8b
 8009302:	f04f 30ff 	mov.w	r0, #4294967295
 8009306:	602b      	str	r3, [r5, #0]
 8009308:	b01b      	add	sp, #108	; 0x6c
 800930a:	bd30      	pop	{r4, r5, pc}
 800930c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009310:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009314:	bf0c      	ite	eq
 8009316:	4623      	moveq	r3, r4
 8009318:	f104 33ff 	addne.w	r3, r4, #4294967295
 800931c:	9302      	str	r3, [sp, #8]
 800931e:	9305      	str	r3, [sp, #20]
 8009320:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009324:	4602      	mov	r2, r0
 8009326:	9100      	str	r1, [sp, #0]
 8009328:	9104      	str	r1, [sp, #16]
 800932a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800932e:	4669      	mov	r1, sp
 8009330:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009332:	4628      	mov	r0, r5
 8009334:	f7fd fb9a 	bl	8006a6c <_svfprintf_r>
 8009338:	1c43      	adds	r3, r0, #1
 800933a:	bfbc      	itt	lt
 800933c:	238b      	movlt	r3, #139	; 0x8b
 800933e:	602b      	strlt	r3, [r5, #0]
 8009340:	2c00      	cmp	r4, #0
 8009342:	d0e1      	beq.n	8009308 <_vsnprintf_r+0x14>
 8009344:	2200      	movs	r2, #0
 8009346:	9b00      	ldr	r3, [sp, #0]
 8009348:	701a      	strb	r2, [r3, #0]
 800934a:	e7dd      	b.n	8009308 <_vsnprintf_r+0x14>

0800934c <vsnprintf>:
 800934c:	b507      	push	{r0, r1, r2, lr}
 800934e:	9300      	str	r3, [sp, #0]
 8009350:	4613      	mov	r3, r2
 8009352:	460a      	mov	r2, r1
 8009354:	4601      	mov	r1, r0
 8009356:	4803      	ldr	r0, [pc, #12]	; (8009364 <vsnprintf+0x18>)
 8009358:	6800      	ldr	r0, [r0, #0]
 800935a:	f7ff ffcb 	bl	80092f4 <_vsnprintf_r>
 800935e:	b003      	add	sp, #12
 8009360:	f85d fb04 	ldr.w	pc, [sp], #4
 8009364:	20000044 	.word	0x20000044

08009368 <__swsetup_r>:
 8009368:	b538      	push	{r3, r4, r5, lr}
 800936a:	4b2a      	ldr	r3, [pc, #168]	; (8009414 <__swsetup_r+0xac>)
 800936c:	4605      	mov	r5, r0
 800936e:	6818      	ldr	r0, [r3, #0]
 8009370:	460c      	mov	r4, r1
 8009372:	b118      	cbz	r0, 800937c <__swsetup_r+0x14>
 8009374:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009376:	b90b      	cbnz	r3, 800937c <__swsetup_r+0x14>
 8009378:	f000 ffa6 	bl	800a2c8 <__sinit>
 800937c:	89a3      	ldrh	r3, [r4, #12]
 800937e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009382:	0718      	lsls	r0, r3, #28
 8009384:	d422      	bmi.n	80093cc <__swsetup_r+0x64>
 8009386:	06d9      	lsls	r1, r3, #27
 8009388:	d407      	bmi.n	800939a <__swsetup_r+0x32>
 800938a:	2309      	movs	r3, #9
 800938c:	602b      	str	r3, [r5, #0]
 800938e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009392:	f04f 30ff 	mov.w	r0, #4294967295
 8009396:	81a3      	strh	r3, [r4, #12]
 8009398:	e034      	b.n	8009404 <__swsetup_r+0x9c>
 800939a:	0758      	lsls	r0, r3, #29
 800939c:	d512      	bpl.n	80093c4 <__swsetup_r+0x5c>
 800939e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80093a0:	b141      	cbz	r1, 80093b4 <__swsetup_r+0x4c>
 80093a2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80093a6:	4299      	cmp	r1, r3
 80093a8:	d002      	beq.n	80093b0 <__swsetup_r+0x48>
 80093aa:	4628      	mov	r0, r5
 80093ac:	f001 f81c 	bl	800a3e8 <_free_r>
 80093b0:	2300      	movs	r3, #0
 80093b2:	6323      	str	r3, [r4, #48]	; 0x30
 80093b4:	89a3      	ldrh	r3, [r4, #12]
 80093b6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80093ba:	81a3      	strh	r3, [r4, #12]
 80093bc:	2300      	movs	r3, #0
 80093be:	6063      	str	r3, [r4, #4]
 80093c0:	6923      	ldr	r3, [r4, #16]
 80093c2:	6023      	str	r3, [r4, #0]
 80093c4:	89a3      	ldrh	r3, [r4, #12]
 80093c6:	f043 0308 	orr.w	r3, r3, #8
 80093ca:	81a3      	strh	r3, [r4, #12]
 80093cc:	6923      	ldr	r3, [r4, #16]
 80093ce:	b94b      	cbnz	r3, 80093e4 <__swsetup_r+0x7c>
 80093d0:	89a3      	ldrh	r3, [r4, #12]
 80093d2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80093d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80093da:	d003      	beq.n	80093e4 <__swsetup_r+0x7c>
 80093dc:	4621      	mov	r1, r4
 80093de:	4628      	mov	r0, r5
 80093e0:	f001 fa60 	bl	800a8a4 <__smakebuf_r>
 80093e4:	89a0      	ldrh	r0, [r4, #12]
 80093e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80093ea:	f010 0301 	ands.w	r3, r0, #1
 80093ee:	d00a      	beq.n	8009406 <__swsetup_r+0x9e>
 80093f0:	2300      	movs	r3, #0
 80093f2:	60a3      	str	r3, [r4, #8]
 80093f4:	6963      	ldr	r3, [r4, #20]
 80093f6:	425b      	negs	r3, r3
 80093f8:	61a3      	str	r3, [r4, #24]
 80093fa:	6923      	ldr	r3, [r4, #16]
 80093fc:	b943      	cbnz	r3, 8009410 <__swsetup_r+0xa8>
 80093fe:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009402:	d1c4      	bne.n	800938e <__swsetup_r+0x26>
 8009404:	bd38      	pop	{r3, r4, r5, pc}
 8009406:	0781      	lsls	r1, r0, #30
 8009408:	bf58      	it	pl
 800940a:	6963      	ldrpl	r3, [r4, #20]
 800940c:	60a3      	str	r3, [r4, #8]
 800940e:	e7f4      	b.n	80093fa <__swsetup_r+0x92>
 8009410:	2000      	movs	r0, #0
 8009412:	e7f7      	b.n	8009404 <__swsetup_r+0x9c>
 8009414:	20000044 	.word	0x20000044

08009418 <register_fini>:
 8009418:	4b02      	ldr	r3, [pc, #8]	; (8009424 <register_fini+0xc>)
 800941a:	b113      	cbz	r3, 8009422 <register_fini+0xa>
 800941c:	4802      	ldr	r0, [pc, #8]	; (8009428 <register_fini+0x10>)
 800941e:	f000 b805 	b.w	800942c <atexit>
 8009422:	4770      	bx	lr
 8009424:	00000000 	.word	0x00000000
 8009428:	0800a319 	.word	0x0800a319

0800942c <atexit>:
 800942c:	2300      	movs	r3, #0
 800942e:	4601      	mov	r1, r0
 8009430:	461a      	mov	r2, r3
 8009432:	4618      	mov	r0, r3
 8009434:	f002 bdde 	b.w	800bff4 <__register_exitproc>

08009438 <quorem>:
 8009438:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800943c:	6903      	ldr	r3, [r0, #16]
 800943e:	690c      	ldr	r4, [r1, #16]
 8009440:	4607      	mov	r7, r0
 8009442:	42a3      	cmp	r3, r4
 8009444:	f2c0 8083 	blt.w	800954e <quorem+0x116>
 8009448:	3c01      	subs	r4, #1
 800944a:	f100 0514 	add.w	r5, r0, #20
 800944e:	f101 0814 	add.w	r8, r1, #20
 8009452:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009456:	9301      	str	r3, [sp, #4]
 8009458:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800945c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009460:	3301      	adds	r3, #1
 8009462:	429a      	cmp	r2, r3
 8009464:	fbb2 f6f3 	udiv	r6, r2, r3
 8009468:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800946c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009470:	d332      	bcc.n	80094d8 <quorem+0xa0>
 8009472:	f04f 0e00 	mov.w	lr, #0
 8009476:	4640      	mov	r0, r8
 8009478:	46ac      	mov	ip, r5
 800947a:	46f2      	mov	sl, lr
 800947c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009480:	b293      	uxth	r3, r2
 8009482:	fb06 e303 	mla	r3, r6, r3, lr
 8009486:	0c12      	lsrs	r2, r2, #16
 8009488:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800948c:	fb06 e202 	mla	r2, r6, r2, lr
 8009490:	b29b      	uxth	r3, r3
 8009492:	ebaa 0303 	sub.w	r3, sl, r3
 8009496:	f8dc a000 	ldr.w	sl, [ip]
 800949a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800949e:	fa1f fa8a 	uxth.w	sl, sl
 80094a2:	4453      	add	r3, sl
 80094a4:	fa1f fa82 	uxth.w	sl, r2
 80094a8:	f8dc 2000 	ldr.w	r2, [ip]
 80094ac:	4581      	cmp	r9, r0
 80094ae:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80094b2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80094b6:	b29b      	uxth	r3, r3
 80094b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094bc:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80094c0:	f84c 3b04 	str.w	r3, [ip], #4
 80094c4:	d2da      	bcs.n	800947c <quorem+0x44>
 80094c6:	f855 300b 	ldr.w	r3, [r5, fp]
 80094ca:	b92b      	cbnz	r3, 80094d8 <quorem+0xa0>
 80094cc:	9b01      	ldr	r3, [sp, #4]
 80094ce:	3b04      	subs	r3, #4
 80094d0:	429d      	cmp	r5, r3
 80094d2:	461a      	mov	r2, r3
 80094d4:	d32f      	bcc.n	8009536 <quorem+0xfe>
 80094d6:	613c      	str	r4, [r7, #16]
 80094d8:	4638      	mov	r0, r7
 80094da:	f001 fc85 	bl	800ade8 <__mcmp>
 80094de:	2800      	cmp	r0, #0
 80094e0:	db25      	blt.n	800952e <quorem+0xf6>
 80094e2:	4628      	mov	r0, r5
 80094e4:	f04f 0c00 	mov.w	ip, #0
 80094e8:	3601      	adds	r6, #1
 80094ea:	f858 1b04 	ldr.w	r1, [r8], #4
 80094ee:	f8d0 e000 	ldr.w	lr, [r0]
 80094f2:	b28b      	uxth	r3, r1
 80094f4:	ebac 0303 	sub.w	r3, ip, r3
 80094f8:	fa1f f28e 	uxth.w	r2, lr
 80094fc:	4413      	add	r3, r2
 80094fe:	0c0a      	lsrs	r2, r1, #16
 8009500:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009504:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009508:	b29b      	uxth	r3, r3
 800950a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800950e:	45c1      	cmp	r9, r8
 8009510:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009514:	f840 3b04 	str.w	r3, [r0], #4
 8009518:	d2e7      	bcs.n	80094ea <quorem+0xb2>
 800951a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800951e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009522:	b922      	cbnz	r2, 800952e <quorem+0xf6>
 8009524:	3b04      	subs	r3, #4
 8009526:	429d      	cmp	r5, r3
 8009528:	461a      	mov	r2, r3
 800952a:	d30a      	bcc.n	8009542 <quorem+0x10a>
 800952c:	613c      	str	r4, [r7, #16]
 800952e:	4630      	mov	r0, r6
 8009530:	b003      	add	sp, #12
 8009532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009536:	6812      	ldr	r2, [r2, #0]
 8009538:	3b04      	subs	r3, #4
 800953a:	2a00      	cmp	r2, #0
 800953c:	d1cb      	bne.n	80094d6 <quorem+0x9e>
 800953e:	3c01      	subs	r4, #1
 8009540:	e7c6      	b.n	80094d0 <quorem+0x98>
 8009542:	6812      	ldr	r2, [r2, #0]
 8009544:	3b04      	subs	r3, #4
 8009546:	2a00      	cmp	r2, #0
 8009548:	d1f0      	bne.n	800952c <quorem+0xf4>
 800954a:	3c01      	subs	r4, #1
 800954c:	e7eb      	b.n	8009526 <quorem+0xee>
 800954e:	2000      	movs	r0, #0
 8009550:	e7ee      	b.n	8009530 <quorem+0xf8>
 8009552:	0000      	movs	r0, r0
 8009554:	0000      	movs	r0, r0
	...

08009558 <_dtoa_r>:
 8009558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800955c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800955e:	b097      	sub	sp, #92	; 0x5c
 8009560:	4681      	mov	r9, r0
 8009562:	4614      	mov	r4, r2
 8009564:	461d      	mov	r5, r3
 8009566:	4692      	mov	sl, r2
 8009568:	469b      	mov	fp, r3
 800956a:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800956c:	b149      	cbz	r1, 8009582 <_dtoa_r+0x2a>
 800956e:	2301      	movs	r3, #1
 8009570:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009572:	4093      	lsls	r3, r2
 8009574:	608b      	str	r3, [r1, #8]
 8009576:	604a      	str	r2, [r1, #4]
 8009578:	f001 fa2f 	bl	800a9da <_Bfree>
 800957c:	2300      	movs	r3, #0
 800957e:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8009582:	1e2b      	subs	r3, r5, #0
 8009584:	bfad      	iteet	ge
 8009586:	2300      	movge	r3, #0
 8009588:	2201      	movlt	r2, #1
 800958a:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800958e:	6033      	strge	r3, [r6, #0]
 8009590:	4ba3      	ldr	r3, [pc, #652]	; (8009820 <_dtoa_r+0x2c8>)
 8009592:	bfb8      	it	lt
 8009594:	6032      	strlt	r2, [r6, #0]
 8009596:	ea33 030b 	bics.w	r3, r3, fp
 800959a:	f8cd b00c 	str.w	fp, [sp, #12]
 800959e:	d119      	bne.n	80095d4 <_dtoa_r+0x7c>
 80095a0:	f242 730f 	movw	r3, #9999	; 0x270f
 80095a4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80095a6:	6013      	str	r3, [r2, #0]
 80095a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80095ac:	4323      	orrs	r3, r4
 80095ae:	f000 857b 	beq.w	800a0a8 <_dtoa_r+0xb50>
 80095b2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80095b4:	b90b      	cbnz	r3, 80095ba <_dtoa_r+0x62>
 80095b6:	4b9b      	ldr	r3, [pc, #620]	; (8009824 <_dtoa_r+0x2cc>)
 80095b8:	e020      	b.n	80095fc <_dtoa_r+0xa4>
 80095ba:	4b9a      	ldr	r3, [pc, #616]	; (8009824 <_dtoa_r+0x2cc>)
 80095bc:	9306      	str	r3, [sp, #24]
 80095be:	3303      	adds	r3, #3
 80095c0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80095c2:	6013      	str	r3, [r2, #0]
 80095c4:	9806      	ldr	r0, [sp, #24]
 80095c6:	b017      	add	sp, #92	; 0x5c
 80095c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095cc:	4b96      	ldr	r3, [pc, #600]	; (8009828 <_dtoa_r+0x2d0>)
 80095ce:	9306      	str	r3, [sp, #24]
 80095d0:	3308      	adds	r3, #8
 80095d2:	e7f5      	b.n	80095c0 <_dtoa_r+0x68>
 80095d4:	2200      	movs	r2, #0
 80095d6:	2300      	movs	r3, #0
 80095d8:	4650      	mov	r0, sl
 80095da:	4659      	mov	r1, fp
 80095dc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 80095e0:	f7f7 f9e2 	bl	80009a8 <__aeabi_dcmpeq>
 80095e4:	4607      	mov	r7, r0
 80095e6:	b158      	cbz	r0, 8009600 <_dtoa_r+0xa8>
 80095e8:	2301      	movs	r3, #1
 80095ea:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80095ec:	6013      	str	r3, [r2, #0]
 80095ee:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	f000 8556 	beq.w	800a0a2 <_dtoa_r+0xb4a>
 80095f6:	488d      	ldr	r0, [pc, #564]	; (800982c <_dtoa_r+0x2d4>)
 80095f8:	6018      	str	r0, [r3, #0]
 80095fa:	1e43      	subs	r3, r0, #1
 80095fc:	9306      	str	r3, [sp, #24]
 80095fe:	e7e1      	b.n	80095c4 <_dtoa_r+0x6c>
 8009600:	ab14      	add	r3, sp, #80	; 0x50
 8009602:	9301      	str	r3, [sp, #4]
 8009604:	ab15      	add	r3, sp, #84	; 0x54
 8009606:	9300      	str	r3, [sp, #0]
 8009608:	4648      	mov	r0, r9
 800960a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800960e:	f001 fc97 	bl	800af40 <__d2b>
 8009612:	9b03      	ldr	r3, [sp, #12]
 8009614:	4680      	mov	r8, r0
 8009616:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800961a:	2e00      	cmp	r6, #0
 800961c:	d07f      	beq.n	800971e <_dtoa_r+0x1c6>
 800961e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009622:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009624:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8009628:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800962c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8009630:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009634:	9713      	str	r7, [sp, #76]	; 0x4c
 8009636:	2200      	movs	r2, #0
 8009638:	4b7d      	ldr	r3, [pc, #500]	; (8009830 <_dtoa_r+0x2d8>)
 800963a:	f7f6 fd95 	bl	8000168 <__aeabi_dsub>
 800963e:	a372      	add	r3, pc, #456	; (adr r3, 8009808 <_dtoa_r+0x2b0>)
 8009640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009644:	f7f6 ff48 	bl	80004d8 <__aeabi_dmul>
 8009648:	a371      	add	r3, pc, #452	; (adr r3, 8009810 <_dtoa_r+0x2b8>)
 800964a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800964e:	f7f6 fd8d 	bl	800016c <__adddf3>
 8009652:	4604      	mov	r4, r0
 8009654:	4630      	mov	r0, r6
 8009656:	460d      	mov	r5, r1
 8009658:	f7f6 fed4 	bl	8000404 <__aeabi_i2d>
 800965c:	a36e      	add	r3, pc, #440	; (adr r3, 8009818 <_dtoa_r+0x2c0>)
 800965e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009662:	f7f6 ff39 	bl	80004d8 <__aeabi_dmul>
 8009666:	4602      	mov	r2, r0
 8009668:	460b      	mov	r3, r1
 800966a:	4620      	mov	r0, r4
 800966c:	4629      	mov	r1, r5
 800966e:	f7f6 fd7d 	bl	800016c <__adddf3>
 8009672:	4604      	mov	r4, r0
 8009674:	460d      	mov	r5, r1
 8009676:	f7f7 f9df 	bl	8000a38 <__aeabi_d2iz>
 800967a:	2200      	movs	r2, #0
 800967c:	9003      	str	r0, [sp, #12]
 800967e:	2300      	movs	r3, #0
 8009680:	4620      	mov	r0, r4
 8009682:	4629      	mov	r1, r5
 8009684:	f7f7 f99a 	bl	80009bc <__aeabi_dcmplt>
 8009688:	b150      	cbz	r0, 80096a0 <_dtoa_r+0x148>
 800968a:	9803      	ldr	r0, [sp, #12]
 800968c:	f7f6 feba 	bl	8000404 <__aeabi_i2d>
 8009690:	4622      	mov	r2, r4
 8009692:	462b      	mov	r3, r5
 8009694:	f7f7 f988 	bl	80009a8 <__aeabi_dcmpeq>
 8009698:	b910      	cbnz	r0, 80096a0 <_dtoa_r+0x148>
 800969a:	9b03      	ldr	r3, [sp, #12]
 800969c:	3b01      	subs	r3, #1
 800969e:	9303      	str	r3, [sp, #12]
 80096a0:	9b03      	ldr	r3, [sp, #12]
 80096a2:	2b16      	cmp	r3, #22
 80096a4:	d858      	bhi.n	8009758 <_dtoa_r+0x200>
 80096a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80096aa:	9a03      	ldr	r2, [sp, #12]
 80096ac:	4b61      	ldr	r3, [pc, #388]	; (8009834 <_dtoa_r+0x2dc>)
 80096ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096b6:	f7f7 f981 	bl	80009bc <__aeabi_dcmplt>
 80096ba:	2800      	cmp	r0, #0
 80096bc:	d04e      	beq.n	800975c <_dtoa_r+0x204>
 80096be:	9b03      	ldr	r3, [sp, #12]
 80096c0:	3b01      	subs	r3, #1
 80096c2:	9303      	str	r3, [sp, #12]
 80096c4:	2300      	movs	r3, #0
 80096c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80096c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80096ca:	1b9e      	subs	r6, r3, r6
 80096cc:	1e73      	subs	r3, r6, #1
 80096ce:	9309      	str	r3, [sp, #36]	; 0x24
 80096d0:	bf49      	itett	mi
 80096d2:	f1c6 0301 	rsbmi	r3, r6, #1
 80096d6:	2300      	movpl	r3, #0
 80096d8:	9308      	strmi	r3, [sp, #32]
 80096da:	2300      	movmi	r3, #0
 80096dc:	bf54      	ite	pl
 80096de:	9308      	strpl	r3, [sp, #32]
 80096e0:	9309      	strmi	r3, [sp, #36]	; 0x24
 80096e2:	9b03      	ldr	r3, [sp, #12]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	db3b      	blt.n	8009760 <_dtoa_r+0x208>
 80096e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096ea:	9a03      	ldr	r2, [sp, #12]
 80096ec:	4413      	add	r3, r2
 80096ee:	9309      	str	r3, [sp, #36]	; 0x24
 80096f0:	2300      	movs	r3, #0
 80096f2:	920e      	str	r2, [sp, #56]	; 0x38
 80096f4:	930a      	str	r3, [sp, #40]	; 0x28
 80096f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80096f8:	2b09      	cmp	r3, #9
 80096fa:	d86b      	bhi.n	80097d4 <_dtoa_r+0x27c>
 80096fc:	2b05      	cmp	r3, #5
 80096fe:	bfc4      	itt	gt
 8009700:	3b04      	subgt	r3, #4
 8009702:	9320      	strgt	r3, [sp, #128]	; 0x80
 8009704:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009706:	bfc8      	it	gt
 8009708:	2400      	movgt	r4, #0
 800970a:	f1a3 0302 	sub.w	r3, r3, #2
 800970e:	bfd8      	it	le
 8009710:	2401      	movle	r4, #1
 8009712:	2b03      	cmp	r3, #3
 8009714:	d869      	bhi.n	80097ea <_dtoa_r+0x292>
 8009716:	e8df f003 	tbb	[pc, r3]
 800971a:	392c      	.short	0x392c
 800971c:	5b37      	.short	0x5b37
 800971e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8009722:	441e      	add	r6, r3
 8009724:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8009728:	2b20      	cmp	r3, #32
 800972a:	dd10      	ble.n	800974e <_dtoa_r+0x1f6>
 800972c:	9a03      	ldr	r2, [sp, #12]
 800972e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8009732:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8009736:	409a      	lsls	r2, r3
 8009738:	fa24 f000 	lsr.w	r0, r4, r0
 800973c:	4310      	orrs	r0, r2
 800973e:	f7f6 fe51 	bl	80003e4 <__aeabi_ui2d>
 8009742:	2301      	movs	r3, #1
 8009744:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8009748:	3e01      	subs	r6, #1
 800974a:	9313      	str	r3, [sp, #76]	; 0x4c
 800974c:	e773      	b.n	8009636 <_dtoa_r+0xde>
 800974e:	f1c3 0320 	rsb	r3, r3, #32
 8009752:	fa04 f003 	lsl.w	r0, r4, r3
 8009756:	e7f2      	b.n	800973e <_dtoa_r+0x1e6>
 8009758:	2301      	movs	r3, #1
 800975a:	e7b4      	b.n	80096c6 <_dtoa_r+0x16e>
 800975c:	900f      	str	r0, [sp, #60]	; 0x3c
 800975e:	e7b3      	b.n	80096c8 <_dtoa_r+0x170>
 8009760:	9b08      	ldr	r3, [sp, #32]
 8009762:	9a03      	ldr	r2, [sp, #12]
 8009764:	1a9b      	subs	r3, r3, r2
 8009766:	9308      	str	r3, [sp, #32]
 8009768:	4253      	negs	r3, r2
 800976a:	930a      	str	r3, [sp, #40]	; 0x28
 800976c:	2300      	movs	r3, #0
 800976e:	930e      	str	r3, [sp, #56]	; 0x38
 8009770:	e7c1      	b.n	80096f6 <_dtoa_r+0x19e>
 8009772:	2300      	movs	r3, #0
 8009774:	930b      	str	r3, [sp, #44]	; 0x2c
 8009776:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009778:	2b00      	cmp	r3, #0
 800977a:	dc39      	bgt.n	80097f0 <_dtoa_r+0x298>
 800977c:	2301      	movs	r3, #1
 800977e:	461a      	mov	r2, r3
 8009780:	9304      	str	r3, [sp, #16]
 8009782:	9307      	str	r3, [sp, #28]
 8009784:	9221      	str	r2, [sp, #132]	; 0x84
 8009786:	e00c      	b.n	80097a2 <_dtoa_r+0x24a>
 8009788:	2301      	movs	r3, #1
 800978a:	e7f3      	b.n	8009774 <_dtoa_r+0x21c>
 800978c:	2300      	movs	r3, #0
 800978e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009790:	930b      	str	r3, [sp, #44]	; 0x2c
 8009792:	9b03      	ldr	r3, [sp, #12]
 8009794:	4413      	add	r3, r2
 8009796:	9304      	str	r3, [sp, #16]
 8009798:	3301      	adds	r3, #1
 800979a:	2b01      	cmp	r3, #1
 800979c:	9307      	str	r3, [sp, #28]
 800979e:	bfb8      	it	lt
 80097a0:	2301      	movlt	r3, #1
 80097a2:	2200      	movs	r2, #0
 80097a4:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 80097a8:	2204      	movs	r2, #4
 80097aa:	f102 0014 	add.w	r0, r2, #20
 80097ae:	4298      	cmp	r0, r3
 80097b0:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 80097b4:	d920      	bls.n	80097f8 <_dtoa_r+0x2a0>
 80097b6:	4648      	mov	r0, r9
 80097b8:	f001 f8ea 	bl	800a990 <_Balloc>
 80097bc:	9006      	str	r0, [sp, #24]
 80097be:	2800      	cmp	r0, #0
 80097c0:	d13e      	bne.n	8009840 <_dtoa_r+0x2e8>
 80097c2:	4602      	mov	r2, r0
 80097c4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80097c8:	4b1b      	ldr	r3, [pc, #108]	; (8009838 <_dtoa_r+0x2e0>)
 80097ca:	481c      	ldr	r0, [pc, #112]	; (800983c <_dtoa_r+0x2e4>)
 80097cc:	f002 fc52 	bl	800c074 <__assert_func>
 80097d0:	2301      	movs	r3, #1
 80097d2:	e7dc      	b.n	800978e <_dtoa_r+0x236>
 80097d4:	2401      	movs	r4, #1
 80097d6:	2300      	movs	r3, #0
 80097d8:	940b      	str	r4, [sp, #44]	; 0x2c
 80097da:	9320      	str	r3, [sp, #128]	; 0x80
 80097dc:	f04f 33ff 	mov.w	r3, #4294967295
 80097e0:	2200      	movs	r2, #0
 80097e2:	9304      	str	r3, [sp, #16]
 80097e4:	9307      	str	r3, [sp, #28]
 80097e6:	2312      	movs	r3, #18
 80097e8:	e7cc      	b.n	8009784 <_dtoa_r+0x22c>
 80097ea:	2301      	movs	r3, #1
 80097ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80097ee:	e7f5      	b.n	80097dc <_dtoa_r+0x284>
 80097f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097f2:	9304      	str	r3, [sp, #16]
 80097f4:	9307      	str	r3, [sp, #28]
 80097f6:	e7d4      	b.n	80097a2 <_dtoa_r+0x24a>
 80097f8:	3101      	adds	r1, #1
 80097fa:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 80097fe:	0052      	lsls	r2, r2, #1
 8009800:	e7d3      	b.n	80097aa <_dtoa_r+0x252>
 8009802:	bf00      	nop
 8009804:	f3af 8000 	nop.w
 8009808:	636f4361 	.word	0x636f4361
 800980c:	3fd287a7 	.word	0x3fd287a7
 8009810:	8b60c8b3 	.word	0x8b60c8b3
 8009814:	3fc68a28 	.word	0x3fc68a28
 8009818:	509f79fb 	.word	0x509f79fb
 800981c:	3fd34413 	.word	0x3fd34413
 8009820:	7ff00000 	.word	0x7ff00000
 8009824:	0800dda0 	.word	0x0800dda0
 8009828:	0800dda4 	.word	0x0800dda4
 800982c:	0800dd5f 	.word	0x0800dd5f
 8009830:	3ff80000 	.word	0x3ff80000
 8009834:	0800dea8 	.word	0x0800dea8
 8009838:	0800ddad 	.word	0x0800ddad
 800983c:	0800ddbe 	.word	0x0800ddbe
 8009840:	9b06      	ldr	r3, [sp, #24]
 8009842:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8009846:	9b07      	ldr	r3, [sp, #28]
 8009848:	2b0e      	cmp	r3, #14
 800984a:	f200 80a1 	bhi.w	8009990 <_dtoa_r+0x438>
 800984e:	2c00      	cmp	r4, #0
 8009850:	f000 809e 	beq.w	8009990 <_dtoa_r+0x438>
 8009854:	9b03      	ldr	r3, [sp, #12]
 8009856:	2b00      	cmp	r3, #0
 8009858:	dd34      	ble.n	80098c4 <_dtoa_r+0x36c>
 800985a:	4a96      	ldr	r2, [pc, #600]	; (8009ab4 <_dtoa_r+0x55c>)
 800985c:	f003 030f 	and.w	r3, r3, #15
 8009860:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009864:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009868:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800986c:	9b03      	ldr	r3, [sp, #12]
 800986e:	05d8      	lsls	r0, r3, #23
 8009870:	ea4f 1523 	mov.w	r5, r3, asr #4
 8009874:	d516      	bpl.n	80098a4 <_dtoa_r+0x34c>
 8009876:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800987a:	4b8f      	ldr	r3, [pc, #572]	; (8009ab8 <_dtoa_r+0x560>)
 800987c:	2603      	movs	r6, #3
 800987e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009882:	f7f6 ff53 	bl	800072c <__aeabi_ddiv>
 8009886:	4682      	mov	sl, r0
 8009888:	468b      	mov	fp, r1
 800988a:	f005 050f 	and.w	r5, r5, #15
 800988e:	4c8a      	ldr	r4, [pc, #552]	; (8009ab8 <_dtoa_r+0x560>)
 8009890:	b955      	cbnz	r5, 80098a8 <_dtoa_r+0x350>
 8009892:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009896:	4650      	mov	r0, sl
 8009898:	4659      	mov	r1, fp
 800989a:	f7f6 ff47 	bl	800072c <__aeabi_ddiv>
 800989e:	4682      	mov	sl, r0
 80098a0:	468b      	mov	fp, r1
 80098a2:	e028      	b.n	80098f6 <_dtoa_r+0x39e>
 80098a4:	2602      	movs	r6, #2
 80098a6:	e7f2      	b.n	800988e <_dtoa_r+0x336>
 80098a8:	07e9      	lsls	r1, r5, #31
 80098aa:	d508      	bpl.n	80098be <_dtoa_r+0x366>
 80098ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80098b0:	e9d4 2300 	ldrd	r2, r3, [r4]
 80098b4:	f7f6 fe10 	bl	80004d8 <__aeabi_dmul>
 80098b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80098bc:	3601      	adds	r6, #1
 80098be:	106d      	asrs	r5, r5, #1
 80098c0:	3408      	adds	r4, #8
 80098c2:	e7e5      	b.n	8009890 <_dtoa_r+0x338>
 80098c4:	f000 809f 	beq.w	8009a06 <_dtoa_r+0x4ae>
 80098c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80098cc:	9b03      	ldr	r3, [sp, #12]
 80098ce:	2602      	movs	r6, #2
 80098d0:	425c      	negs	r4, r3
 80098d2:	4b78      	ldr	r3, [pc, #480]	; (8009ab4 <_dtoa_r+0x55c>)
 80098d4:	f004 020f 	and.w	r2, r4, #15
 80098d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e0:	f7f6 fdfa 	bl	80004d8 <__aeabi_dmul>
 80098e4:	2300      	movs	r3, #0
 80098e6:	4682      	mov	sl, r0
 80098e8:	468b      	mov	fp, r1
 80098ea:	4d73      	ldr	r5, [pc, #460]	; (8009ab8 <_dtoa_r+0x560>)
 80098ec:	1124      	asrs	r4, r4, #4
 80098ee:	2c00      	cmp	r4, #0
 80098f0:	d17e      	bne.n	80099f0 <_dtoa_r+0x498>
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d1d3      	bne.n	800989e <_dtoa_r+0x346>
 80098f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	f000 8086 	beq.w	8009a0a <_dtoa_r+0x4b2>
 80098fe:	2200      	movs	r2, #0
 8009900:	4650      	mov	r0, sl
 8009902:	4659      	mov	r1, fp
 8009904:	4b6d      	ldr	r3, [pc, #436]	; (8009abc <_dtoa_r+0x564>)
 8009906:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800990a:	f7f7 f857 	bl	80009bc <__aeabi_dcmplt>
 800990e:	2800      	cmp	r0, #0
 8009910:	d07b      	beq.n	8009a0a <_dtoa_r+0x4b2>
 8009912:	9b07      	ldr	r3, [sp, #28]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d078      	beq.n	8009a0a <_dtoa_r+0x4b2>
 8009918:	9b04      	ldr	r3, [sp, #16]
 800991a:	2b00      	cmp	r3, #0
 800991c:	dd36      	ble.n	800998c <_dtoa_r+0x434>
 800991e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009922:	9b03      	ldr	r3, [sp, #12]
 8009924:	2200      	movs	r2, #0
 8009926:	1e5d      	subs	r5, r3, #1
 8009928:	4b65      	ldr	r3, [pc, #404]	; (8009ac0 <_dtoa_r+0x568>)
 800992a:	f7f6 fdd5 	bl	80004d8 <__aeabi_dmul>
 800992e:	4682      	mov	sl, r0
 8009930:	468b      	mov	fp, r1
 8009932:	9c04      	ldr	r4, [sp, #16]
 8009934:	3601      	adds	r6, #1
 8009936:	4630      	mov	r0, r6
 8009938:	f7f6 fd64 	bl	8000404 <__aeabi_i2d>
 800993c:	4652      	mov	r2, sl
 800993e:	465b      	mov	r3, fp
 8009940:	f7f6 fdca 	bl	80004d8 <__aeabi_dmul>
 8009944:	2200      	movs	r2, #0
 8009946:	4b5f      	ldr	r3, [pc, #380]	; (8009ac4 <_dtoa_r+0x56c>)
 8009948:	f7f6 fc10 	bl	800016c <__adddf3>
 800994c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009950:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009954:	9611      	str	r6, [sp, #68]	; 0x44
 8009956:	2c00      	cmp	r4, #0
 8009958:	d15a      	bne.n	8009a10 <_dtoa_r+0x4b8>
 800995a:	2200      	movs	r2, #0
 800995c:	4650      	mov	r0, sl
 800995e:	4659      	mov	r1, fp
 8009960:	4b59      	ldr	r3, [pc, #356]	; (8009ac8 <_dtoa_r+0x570>)
 8009962:	f7f6 fc01 	bl	8000168 <__aeabi_dsub>
 8009966:	4633      	mov	r3, r6
 8009968:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800996a:	4682      	mov	sl, r0
 800996c:	468b      	mov	fp, r1
 800996e:	f7f7 f843 	bl	80009f8 <__aeabi_dcmpgt>
 8009972:	2800      	cmp	r0, #0
 8009974:	f040 828b 	bne.w	8009e8e <_dtoa_r+0x936>
 8009978:	4650      	mov	r0, sl
 800997a:	4659      	mov	r1, fp
 800997c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800997e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8009982:	f7f7 f81b 	bl	80009bc <__aeabi_dcmplt>
 8009986:	2800      	cmp	r0, #0
 8009988:	f040 827f 	bne.w	8009e8a <_dtoa_r+0x932>
 800998c:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8009990:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009992:	2b00      	cmp	r3, #0
 8009994:	f2c0 814d 	blt.w	8009c32 <_dtoa_r+0x6da>
 8009998:	9a03      	ldr	r2, [sp, #12]
 800999a:	2a0e      	cmp	r2, #14
 800999c:	f300 8149 	bgt.w	8009c32 <_dtoa_r+0x6da>
 80099a0:	4b44      	ldr	r3, [pc, #272]	; (8009ab4 <_dtoa_r+0x55c>)
 80099a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80099a6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80099aa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80099ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	f280 80d6 	bge.w	8009b62 <_dtoa_r+0x60a>
 80099b6:	9b07      	ldr	r3, [sp, #28]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	f300 80d2 	bgt.w	8009b62 <_dtoa_r+0x60a>
 80099be:	f040 8263 	bne.w	8009e88 <_dtoa_r+0x930>
 80099c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099c6:	2200      	movs	r2, #0
 80099c8:	4b3f      	ldr	r3, [pc, #252]	; (8009ac8 <_dtoa_r+0x570>)
 80099ca:	f7f6 fd85 	bl	80004d8 <__aeabi_dmul>
 80099ce:	4652      	mov	r2, sl
 80099d0:	465b      	mov	r3, fp
 80099d2:	f7f7 f807 	bl	80009e4 <__aeabi_dcmpge>
 80099d6:	9c07      	ldr	r4, [sp, #28]
 80099d8:	4625      	mov	r5, r4
 80099da:	2800      	cmp	r0, #0
 80099dc:	f040 823c 	bne.w	8009e58 <_dtoa_r+0x900>
 80099e0:	2331      	movs	r3, #49	; 0x31
 80099e2:	9e06      	ldr	r6, [sp, #24]
 80099e4:	f806 3b01 	strb.w	r3, [r6], #1
 80099e8:	9b03      	ldr	r3, [sp, #12]
 80099ea:	3301      	adds	r3, #1
 80099ec:	9303      	str	r3, [sp, #12]
 80099ee:	e237      	b.n	8009e60 <_dtoa_r+0x908>
 80099f0:	07e2      	lsls	r2, r4, #31
 80099f2:	d505      	bpl.n	8009a00 <_dtoa_r+0x4a8>
 80099f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80099f8:	f7f6 fd6e 	bl	80004d8 <__aeabi_dmul>
 80099fc:	2301      	movs	r3, #1
 80099fe:	3601      	adds	r6, #1
 8009a00:	1064      	asrs	r4, r4, #1
 8009a02:	3508      	adds	r5, #8
 8009a04:	e773      	b.n	80098ee <_dtoa_r+0x396>
 8009a06:	2602      	movs	r6, #2
 8009a08:	e775      	b.n	80098f6 <_dtoa_r+0x39e>
 8009a0a:	9d03      	ldr	r5, [sp, #12]
 8009a0c:	9c07      	ldr	r4, [sp, #28]
 8009a0e:	e792      	b.n	8009936 <_dtoa_r+0x3de>
 8009a10:	9906      	ldr	r1, [sp, #24]
 8009a12:	4b28      	ldr	r3, [pc, #160]	; (8009ab4 <_dtoa_r+0x55c>)
 8009a14:	4421      	add	r1, r4
 8009a16:	9112      	str	r1, [sp, #72]	; 0x48
 8009a18:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009a1a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009a1e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8009a22:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009a26:	2900      	cmp	r1, #0
 8009a28:	d052      	beq.n	8009ad0 <_dtoa_r+0x578>
 8009a2a:	2000      	movs	r0, #0
 8009a2c:	4927      	ldr	r1, [pc, #156]	; (8009acc <_dtoa_r+0x574>)
 8009a2e:	f7f6 fe7d 	bl	800072c <__aeabi_ddiv>
 8009a32:	4632      	mov	r2, r6
 8009a34:	463b      	mov	r3, r7
 8009a36:	f7f6 fb97 	bl	8000168 <__aeabi_dsub>
 8009a3a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009a3e:	9e06      	ldr	r6, [sp, #24]
 8009a40:	4659      	mov	r1, fp
 8009a42:	4650      	mov	r0, sl
 8009a44:	f7f6 fff8 	bl	8000a38 <__aeabi_d2iz>
 8009a48:	4604      	mov	r4, r0
 8009a4a:	f7f6 fcdb 	bl	8000404 <__aeabi_i2d>
 8009a4e:	4602      	mov	r2, r0
 8009a50:	460b      	mov	r3, r1
 8009a52:	4650      	mov	r0, sl
 8009a54:	4659      	mov	r1, fp
 8009a56:	f7f6 fb87 	bl	8000168 <__aeabi_dsub>
 8009a5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009a5e:	3430      	adds	r4, #48	; 0x30
 8009a60:	f806 4b01 	strb.w	r4, [r6], #1
 8009a64:	4682      	mov	sl, r0
 8009a66:	468b      	mov	fp, r1
 8009a68:	f7f6 ffa8 	bl	80009bc <__aeabi_dcmplt>
 8009a6c:	2800      	cmp	r0, #0
 8009a6e:	d170      	bne.n	8009b52 <_dtoa_r+0x5fa>
 8009a70:	4652      	mov	r2, sl
 8009a72:	465b      	mov	r3, fp
 8009a74:	2000      	movs	r0, #0
 8009a76:	4911      	ldr	r1, [pc, #68]	; (8009abc <_dtoa_r+0x564>)
 8009a78:	f7f6 fb76 	bl	8000168 <__aeabi_dsub>
 8009a7c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009a80:	f7f6 ff9c 	bl	80009bc <__aeabi_dcmplt>
 8009a84:	2800      	cmp	r0, #0
 8009a86:	f040 80b6 	bne.w	8009bf6 <_dtoa_r+0x69e>
 8009a8a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009a8c:	429e      	cmp	r6, r3
 8009a8e:	f43f af7d 	beq.w	800998c <_dtoa_r+0x434>
 8009a92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009a96:	2200      	movs	r2, #0
 8009a98:	4b09      	ldr	r3, [pc, #36]	; (8009ac0 <_dtoa_r+0x568>)
 8009a9a:	f7f6 fd1d 	bl	80004d8 <__aeabi_dmul>
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009aa4:	4b06      	ldr	r3, [pc, #24]	; (8009ac0 <_dtoa_r+0x568>)
 8009aa6:	4650      	mov	r0, sl
 8009aa8:	4659      	mov	r1, fp
 8009aaa:	f7f6 fd15 	bl	80004d8 <__aeabi_dmul>
 8009aae:	4682      	mov	sl, r0
 8009ab0:	468b      	mov	fp, r1
 8009ab2:	e7c5      	b.n	8009a40 <_dtoa_r+0x4e8>
 8009ab4:	0800dea8 	.word	0x0800dea8
 8009ab8:	0800de80 	.word	0x0800de80
 8009abc:	3ff00000 	.word	0x3ff00000
 8009ac0:	40240000 	.word	0x40240000
 8009ac4:	401c0000 	.word	0x401c0000
 8009ac8:	40140000 	.word	0x40140000
 8009acc:	3fe00000 	.word	0x3fe00000
 8009ad0:	4630      	mov	r0, r6
 8009ad2:	4639      	mov	r1, r7
 8009ad4:	f7f6 fd00 	bl	80004d8 <__aeabi_dmul>
 8009ad8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009adc:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8009ade:	9e06      	ldr	r6, [sp, #24]
 8009ae0:	4659      	mov	r1, fp
 8009ae2:	4650      	mov	r0, sl
 8009ae4:	f7f6 ffa8 	bl	8000a38 <__aeabi_d2iz>
 8009ae8:	4604      	mov	r4, r0
 8009aea:	f7f6 fc8b 	bl	8000404 <__aeabi_i2d>
 8009aee:	4602      	mov	r2, r0
 8009af0:	460b      	mov	r3, r1
 8009af2:	4650      	mov	r0, sl
 8009af4:	4659      	mov	r1, fp
 8009af6:	f7f6 fb37 	bl	8000168 <__aeabi_dsub>
 8009afa:	3430      	adds	r4, #48	; 0x30
 8009afc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009afe:	f806 4b01 	strb.w	r4, [r6], #1
 8009b02:	429e      	cmp	r6, r3
 8009b04:	4682      	mov	sl, r0
 8009b06:	468b      	mov	fp, r1
 8009b08:	f04f 0200 	mov.w	r2, #0
 8009b0c:	d123      	bne.n	8009b56 <_dtoa_r+0x5fe>
 8009b0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009b12:	4bb2      	ldr	r3, [pc, #712]	; (8009ddc <_dtoa_r+0x884>)
 8009b14:	f7f6 fb2a 	bl	800016c <__adddf3>
 8009b18:	4602      	mov	r2, r0
 8009b1a:	460b      	mov	r3, r1
 8009b1c:	4650      	mov	r0, sl
 8009b1e:	4659      	mov	r1, fp
 8009b20:	f7f6 ff6a 	bl	80009f8 <__aeabi_dcmpgt>
 8009b24:	2800      	cmp	r0, #0
 8009b26:	d166      	bne.n	8009bf6 <_dtoa_r+0x69e>
 8009b28:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009b2c:	2000      	movs	r0, #0
 8009b2e:	49ab      	ldr	r1, [pc, #684]	; (8009ddc <_dtoa_r+0x884>)
 8009b30:	f7f6 fb1a 	bl	8000168 <__aeabi_dsub>
 8009b34:	4602      	mov	r2, r0
 8009b36:	460b      	mov	r3, r1
 8009b38:	4650      	mov	r0, sl
 8009b3a:	4659      	mov	r1, fp
 8009b3c:	f7f6 ff3e 	bl	80009bc <__aeabi_dcmplt>
 8009b40:	2800      	cmp	r0, #0
 8009b42:	f43f af23 	beq.w	800998c <_dtoa_r+0x434>
 8009b46:	463e      	mov	r6, r7
 8009b48:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009b4c:	3f01      	subs	r7, #1
 8009b4e:	2b30      	cmp	r3, #48	; 0x30
 8009b50:	d0f9      	beq.n	8009b46 <_dtoa_r+0x5ee>
 8009b52:	9503      	str	r5, [sp, #12]
 8009b54:	e03e      	b.n	8009bd4 <_dtoa_r+0x67c>
 8009b56:	4ba2      	ldr	r3, [pc, #648]	; (8009de0 <_dtoa_r+0x888>)
 8009b58:	f7f6 fcbe 	bl	80004d8 <__aeabi_dmul>
 8009b5c:	4682      	mov	sl, r0
 8009b5e:	468b      	mov	fp, r1
 8009b60:	e7be      	b.n	8009ae0 <_dtoa_r+0x588>
 8009b62:	4654      	mov	r4, sl
 8009b64:	f04f 0a00 	mov.w	sl, #0
 8009b68:	465d      	mov	r5, fp
 8009b6a:	9e06      	ldr	r6, [sp, #24]
 8009b6c:	f8df b270 	ldr.w	fp, [pc, #624]	; 8009de0 <_dtoa_r+0x888>
 8009b70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b74:	4620      	mov	r0, r4
 8009b76:	4629      	mov	r1, r5
 8009b78:	f7f6 fdd8 	bl	800072c <__aeabi_ddiv>
 8009b7c:	f7f6 ff5c 	bl	8000a38 <__aeabi_d2iz>
 8009b80:	4607      	mov	r7, r0
 8009b82:	f7f6 fc3f 	bl	8000404 <__aeabi_i2d>
 8009b86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b8a:	f7f6 fca5 	bl	80004d8 <__aeabi_dmul>
 8009b8e:	4602      	mov	r2, r0
 8009b90:	460b      	mov	r3, r1
 8009b92:	4620      	mov	r0, r4
 8009b94:	4629      	mov	r1, r5
 8009b96:	f7f6 fae7 	bl	8000168 <__aeabi_dsub>
 8009b9a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8009b9e:	f806 4b01 	strb.w	r4, [r6], #1
 8009ba2:	9c06      	ldr	r4, [sp, #24]
 8009ba4:	9d07      	ldr	r5, [sp, #28]
 8009ba6:	1b34      	subs	r4, r6, r4
 8009ba8:	42a5      	cmp	r5, r4
 8009baa:	4602      	mov	r2, r0
 8009bac:	460b      	mov	r3, r1
 8009bae:	d133      	bne.n	8009c18 <_dtoa_r+0x6c0>
 8009bb0:	f7f6 fadc 	bl	800016c <__adddf3>
 8009bb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bb8:	4604      	mov	r4, r0
 8009bba:	460d      	mov	r5, r1
 8009bbc:	f7f6 ff1c 	bl	80009f8 <__aeabi_dcmpgt>
 8009bc0:	b9c0      	cbnz	r0, 8009bf4 <_dtoa_r+0x69c>
 8009bc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bc6:	4620      	mov	r0, r4
 8009bc8:	4629      	mov	r1, r5
 8009bca:	f7f6 feed 	bl	80009a8 <__aeabi_dcmpeq>
 8009bce:	b108      	cbz	r0, 8009bd4 <_dtoa_r+0x67c>
 8009bd0:	07fb      	lsls	r3, r7, #31
 8009bd2:	d40f      	bmi.n	8009bf4 <_dtoa_r+0x69c>
 8009bd4:	4648      	mov	r0, r9
 8009bd6:	4641      	mov	r1, r8
 8009bd8:	f000 feff 	bl	800a9da <_Bfree>
 8009bdc:	2300      	movs	r3, #0
 8009bde:	9803      	ldr	r0, [sp, #12]
 8009be0:	7033      	strb	r3, [r6, #0]
 8009be2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009be4:	3001      	adds	r0, #1
 8009be6:	6018      	str	r0, [r3, #0]
 8009be8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	f43f acea 	beq.w	80095c4 <_dtoa_r+0x6c>
 8009bf0:	601e      	str	r6, [r3, #0]
 8009bf2:	e4e7      	b.n	80095c4 <_dtoa_r+0x6c>
 8009bf4:	9d03      	ldr	r5, [sp, #12]
 8009bf6:	4633      	mov	r3, r6
 8009bf8:	461e      	mov	r6, r3
 8009bfa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009bfe:	2a39      	cmp	r2, #57	; 0x39
 8009c00:	d106      	bne.n	8009c10 <_dtoa_r+0x6b8>
 8009c02:	9a06      	ldr	r2, [sp, #24]
 8009c04:	429a      	cmp	r2, r3
 8009c06:	d1f7      	bne.n	8009bf8 <_dtoa_r+0x6a0>
 8009c08:	2230      	movs	r2, #48	; 0x30
 8009c0a:	9906      	ldr	r1, [sp, #24]
 8009c0c:	3501      	adds	r5, #1
 8009c0e:	700a      	strb	r2, [r1, #0]
 8009c10:	781a      	ldrb	r2, [r3, #0]
 8009c12:	3201      	adds	r2, #1
 8009c14:	701a      	strb	r2, [r3, #0]
 8009c16:	e79c      	b.n	8009b52 <_dtoa_r+0x5fa>
 8009c18:	4652      	mov	r2, sl
 8009c1a:	465b      	mov	r3, fp
 8009c1c:	f7f6 fc5c 	bl	80004d8 <__aeabi_dmul>
 8009c20:	2200      	movs	r2, #0
 8009c22:	2300      	movs	r3, #0
 8009c24:	4604      	mov	r4, r0
 8009c26:	460d      	mov	r5, r1
 8009c28:	f7f6 febe 	bl	80009a8 <__aeabi_dcmpeq>
 8009c2c:	2800      	cmp	r0, #0
 8009c2e:	d09f      	beq.n	8009b70 <_dtoa_r+0x618>
 8009c30:	e7d0      	b.n	8009bd4 <_dtoa_r+0x67c>
 8009c32:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c34:	2a00      	cmp	r2, #0
 8009c36:	f000 80cb 	beq.w	8009dd0 <_dtoa_r+0x878>
 8009c3a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009c3c:	2a01      	cmp	r2, #1
 8009c3e:	f300 80ae 	bgt.w	8009d9e <_dtoa_r+0x846>
 8009c42:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009c44:	2a00      	cmp	r2, #0
 8009c46:	f000 80a6 	beq.w	8009d96 <_dtoa_r+0x83e>
 8009c4a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009c4e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009c50:	9e08      	ldr	r6, [sp, #32]
 8009c52:	9a08      	ldr	r2, [sp, #32]
 8009c54:	2101      	movs	r1, #1
 8009c56:	441a      	add	r2, r3
 8009c58:	9208      	str	r2, [sp, #32]
 8009c5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c5c:	4648      	mov	r0, r9
 8009c5e:	441a      	add	r2, r3
 8009c60:	9209      	str	r2, [sp, #36]	; 0x24
 8009c62:	f000 ff5b 	bl	800ab1c <__i2b>
 8009c66:	4605      	mov	r5, r0
 8009c68:	2e00      	cmp	r6, #0
 8009c6a:	dd0c      	ble.n	8009c86 <_dtoa_r+0x72e>
 8009c6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	dd09      	ble.n	8009c86 <_dtoa_r+0x72e>
 8009c72:	42b3      	cmp	r3, r6
 8009c74:	bfa8      	it	ge
 8009c76:	4633      	movge	r3, r6
 8009c78:	9a08      	ldr	r2, [sp, #32]
 8009c7a:	1af6      	subs	r6, r6, r3
 8009c7c:	1ad2      	subs	r2, r2, r3
 8009c7e:	9208      	str	r2, [sp, #32]
 8009c80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c82:	1ad3      	subs	r3, r2, r3
 8009c84:	9309      	str	r3, [sp, #36]	; 0x24
 8009c86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c88:	b1f3      	cbz	r3, 8009cc8 <_dtoa_r+0x770>
 8009c8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	f000 80a3 	beq.w	8009dd8 <_dtoa_r+0x880>
 8009c92:	2c00      	cmp	r4, #0
 8009c94:	dd10      	ble.n	8009cb8 <_dtoa_r+0x760>
 8009c96:	4629      	mov	r1, r5
 8009c98:	4622      	mov	r2, r4
 8009c9a:	4648      	mov	r0, r9
 8009c9c:	f000 fff8 	bl	800ac90 <__pow5mult>
 8009ca0:	4642      	mov	r2, r8
 8009ca2:	4601      	mov	r1, r0
 8009ca4:	4605      	mov	r5, r0
 8009ca6:	4648      	mov	r0, r9
 8009ca8:	f000 ff4e 	bl	800ab48 <__multiply>
 8009cac:	4607      	mov	r7, r0
 8009cae:	4641      	mov	r1, r8
 8009cb0:	4648      	mov	r0, r9
 8009cb2:	f000 fe92 	bl	800a9da <_Bfree>
 8009cb6:	46b8      	mov	r8, r7
 8009cb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cba:	1b1a      	subs	r2, r3, r4
 8009cbc:	d004      	beq.n	8009cc8 <_dtoa_r+0x770>
 8009cbe:	4641      	mov	r1, r8
 8009cc0:	4648      	mov	r0, r9
 8009cc2:	f000 ffe5 	bl	800ac90 <__pow5mult>
 8009cc6:	4680      	mov	r8, r0
 8009cc8:	2101      	movs	r1, #1
 8009cca:	4648      	mov	r0, r9
 8009ccc:	f000 ff26 	bl	800ab1c <__i2b>
 8009cd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009cd2:	4604      	mov	r4, r0
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	f340 8085 	ble.w	8009de4 <_dtoa_r+0x88c>
 8009cda:	461a      	mov	r2, r3
 8009cdc:	4601      	mov	r1, r0
 8009cde:	4648      	mov	r0, r9
 8009ce0:	f000 ffd6 	bl	800ac90 <__pow5mult>
 8009ce4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009ce6:	4604      	mov	r4, r0
 8009ce8:	2b01      	cmp	r3, #1
 8009cea:	dd7e      	ble.n	8009dea <_dtoa_r+0x892>
 8009cec:	2700      	movs	r7, #0
 8009cee:	6923      	ldr	r3, [r4, #16]
 8009cf0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009cf4:	6918      	ldr	r0, [r3, #16]
 8009cf6:	f000 fec3 	bl	800aa80 <__hi0bits>
 8009cfa:	f1c0 0020 	rsb	r0, r0, #32
 8009cfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d00:	4418      	add	r0, r3
 8009d02:	f010 001f 	ands.w	r0, r0, #31
 8009d06:	f000 808e 	beq.w	8009e26 <_dtoa_r+0x8ce>
 8009d0a:	f1c0 0320 	rsb	r3, r0, #32
 8009d0e:	2b04      	cmp	r3, #4
 8009d10:	f340 8087 	ble.w	8009e22 <_dtoa_r+0x8ca>
 8009d14:	f1c0 001c 	rsb	r0, r0, #28
 8009d18:	9b08      	ldr	r3, [sp, #32]
 8009d1a:	4406      	add	r6, r0
 8009d1c:	4403      	add	r3, r0
 8009d1e:	9308      	str	r3, [sp, #32]
 8009d20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d22:	4403      	add	r3, r0
 8009d24:	9309      	str	r3, [sp, #36]	; 0x24
 8009d26:	9b08      	ldr	r3, [sp, #32]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	dd05      	ble.n	8009d38 <_dtoa_r+0x7e0>
 8009d2c:	4641      	mov	r1, r8
 8009d2e:	461a      	mov	r2, r3
 8009d30:	4648      	mov	r0, r9
 8009d32:	f000 ffed 	bl	800ad10 <__lshift>
 8009d36:	4680      	mov	r8, r0
 8009d38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	dd05      	ble.n	8009d4a <_dtoa_r+0x7f2>
 8009d3e:	4621      	mov	r1, r4
 8009d40:	461a      	mov	r2, r3
 8009d42:	4648      	mov	r0, r9
 8009d44:	f000 ffe4 	bl	800ad10 <__lshift>
 8009d48:	4604      	mov	r4, r0
 8009d4a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d06c      	beq.n	8009e2a <_dtoa_r+0x8d2>
 8009d50:	4621      	mov	r1, r4
 8009d52:	4640      	mov	r0, r8
 8009d54:	f001 f848 	bl	800ade8 <__mcmp>
 8009d58:	2800      	cmp	r0, #0
 8009d5a:	da66      	bge.n	8009e2a <_dtoa_r+0x8d2>
 8009d5c:	9b03      	ldr	r3, [sp, #12]
 8009d5e:	4641      	mov	r1, r8
 8009d60:	3b01      	subs	r3, #1
 8009d62:	9303      	str	r3, [sp, #12]
 8009d64:	220a      	movs	r2, #10
 8009d66:	2300      	movs	r3, #0
 8009d68:	4648      	mov	r0, r9
 8009d6a:	f000 fe3f 	bl	800a9ec <__multadd>
 8009d6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d70:	4680      	mov	r8, r0
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	f000 819f 	beq.w	800a0b6 <_dtoa_r+0xb5e>
 8009d78:	2300      	movs	r3, #0
 8009d7a:	4629      	mov	r1, r5
 8009d7c:	220a      	movs	r2, #10
 8009d7e:	4648      	mov	r0, r9
 8009d80:	f000 fe34 	bl	800a9ec <__multadd>
 8009d84:	9b04      	ldr	r3, [sp, #16]
 8009d86:	4605      	mov	r5, r0
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	f300 8089 	bgt.w	8009ea0 <_dtoa_r+0x948>
 8009d8e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009d90:	2b02      	cmp	r3, #2
 8009d92:	dc52      	bgt.n	8009e3a <_dtoa_r+0x8e2>
 8009d94:	e084      	b.n	8009ea0 <_dtoa_r+0x948>
 8009d96:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009d98:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009d9c:	e757      	b.n	8009c4e <_dtoa_r+0x6f6>
 8009d9e:	9b07      	ldr	r3, [sp, #28]
 8009da0:	1e5c      	subs	r4, r3, #1
 8009da2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009da4:	42a3      	cmp	r3, r4
 8009da6:	bfb7      	itett	lt
 8009da8:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009daa:	1b1c      	subge	r4, r3, r4
 8009dac:	1ae2      	sublt	r2, r4, r3
 8009dae:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009db0:	bfbe      	ittt	lt
 8009db2:	940a      	strlt	r4, [sp, #40]	; 0x28
 8009db4:	189b      	addlt	r3, r3, r2
 8009db6:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009db8:	9b07      	ldr	r3, [sp, #28]
 8009dba:	bfb8      	it	lt
 8009dbc:	2400      	movlt	r4, #0
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	bfb7      	itett	lt
 8009dc2:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 8009dc6:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 8009dca:	1a9e      	sublt	r6, r3, r2
 8009dcc:	2300      	movlt	r3, #0
 8009dce:	e740      	b.n	8009c52 <_dtoa_r+0x6fa>
 8009dd0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009dd2:	9e08      	ldr	r6, [sp, #32]
 8009dd4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009dd6:	e747      	b.n	8009c68 <_dtoa_r+0x710>
 8009dd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009dda:	e770      	b.n	8009cbe <_dtoa_r+0x766>
 8009ddc:	3fe00000 	.word	0x3fe00000
 8009de0:	40240000 	.word	0x40240000
 8009de4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009de6:	2b01      	cmp	r3, #1
 8009de8:	dc17      	bgt.n	8009e1a <_dtoa_r+0x8c2>
 8009dea:	f1ba 0f00 	cmp.w	sl, #0
 8009dee:	d114      	bne.n	8009e1a <_dtoa_r+0x8c2>
 8009df0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009df4:	b99b      	cbnz	r3, 8009e1e <_dtoa_r+0x8c6>
 8009df6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8009dfa:	0d3f      	lsrs	r7, r7, #20
 8009dfc:	053f      	lsls	r7, r7, #20
 8009dfe:	b137      	cbz	r7, 8009e0e <_dtoa_r+0x8b6>
 8009e00:	2701      	movs	r7, #1
 8009e02:	9b08      	ldr	r3, [sp, #32]
 8009e04:	3301      	adds	r3, #1
 8009e06:	9308      	str	r3, [sp, #32]
 8009e08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e0a:	3301      	adds	r3, #1
 8009e0c:	9309      	str	r3, [sp, #36]	; 0x24
 8009e0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	f47f af6c 	bne.w	8009cee <_dtoa_r+0x796>
 8009e16:	2001      	movs	r0, #1
 8009e18:	e771      	b.n	8009cfe <_dtoa_r+0x7a6>
 8009e1a:	2700      	movs	r7, #0
 8009e1c:	e7f7      	b.n	8009e0e <_dtoa_r+0x8b6>
 8009e1e:	4657      	mov	r7, sl
 8009e20:	e7f5      	b.n	8009e0e <_dtoa_r+0x8b6>
 8009e22:	d080      	beq.n	8009d26 <_dtoa_r+0x7ce>
 8009e24:	4618      	mov	r0, r3
 8009e26:	301c      	adds	r0, #28
 8009e28:	e776      	b.n	8009d18 <_dtoa_r+0x7c0>
 8009e2a:	9b07      	ldr	r3, [sp, #28]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	dc31      	bgt.n	8009e94 <_dtoa_r+0x93c>
 8009e30:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009e32:	2b02      	cmp	r3, #2
 8009e34:	dd2e      	ble.n	8009e94 <_dtoa_r+0x93c>
 8009e36:	9b07      	ldr	r3, [sp, #28]
 8009e38:	9304      	str	r3, [sp, #16]
 8009e3a:	9b04      	ldr	r3, [sp, #16]
 8009e3c:	b963      	cbnz	r3, 8009e58 <_dtoa_r+0x900>
 8009e3e:	4621      	mov	r1, r4
 8009e40:	2205      	movs	r2, #5
 8009e42:	4648      	mov	r0, r9
 8009e44:	f000 fdd2 	bl	800a9ec <__multadd>
 8009e48:	4601      	mov	r1, r0
 8009e4a:	4604      	mov	r4, r0
 8009e4c:	4640      	mov	r0, r8
 8009e4e:	f000 ffcb 	bl	800ade8 <__mcmp>
 8009e52:	2800      	cmp	r0, #0
 8009e54:	f73f adc4 	bgt.w	80099e0 <_dtoa_r+0x488>
 8009e58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e5a:	9e06      	ldr	r6, [sp, #24]
 8009e5c:	43db      	mvns	r3, r3
 8009e5e:	9303      	str	r3, [sp, #12]
 8009e60:	2700      	movs	r7, #0
 8009e62:	4621      	mov	r1, r4
 8009e64:	4648      	mov	r0, r9
 8009e66:	f000 fdb8 	bl	800a9da <_Bfree>
 8009e6a:	2d00      	cmp	r5, #0
 8009e6c:	f43f aeb2 	beq.w	8009bd4 <_dtoa_r+0x67c>
 8009e70:	b12f      	cbz	r7, 8009e7e <_dtoa_r+0x926>
 8009e72:	42af      	cmp	r7, r5
 8009e74:	d003      	beq.n	8009e7e <_dtoa_r+0x926>
 8009e76:	4639      	mov	r1, r7
 8009e78:	4648      	mov	r0, r9
 8009e7a:	f000 fdae 	bl	800a9da <_Bfree>
 8009e7e:	4629      	mov	r1, r5
 8009e80:	4648      	mov	r0, r9
 8009e82:	f000 fdaa 	bl	800a9da <_Bfree>
 8009e86:	e6a5      	b.n	8009bd4 <_dtoa_r+0x67c>
 8009e88:	2400      	movs	r4, #0
 8009e8a:	4625      	mov	r5, r4
 8009e8c:	e7e4      	b.n	8009e58 <_dtoa_r+0x900>
 8009e8e:	9503      	str	r5, [sp, #12]
 8009e90:	4625      	mov	r5, r4
 8009e92:	e5a5      	b.n	80099e0 <_dtoa_r+0x488>
 8009e94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	f000 80c4 	beq.w	800a024 <_dtoa_r+0xacc>
 8009e9c:	9b07      	ldr	r3, [sp, #28]
 8009e9e:	9304      	str	r3, [sp, #16]
 8009ea0:	2e00      	cmp	r6, #0
 8009ea2:	dd05      	ble.n	8009eb0 <_dtoa_r+0x958>
 8009ea4:	4629      	mov	r1, r5
 8009ea6:	4632      	mov	r2, r6
 8009ea8:	4648      	mov	r0, r9
 8009eaa:	f000 ff31 	bl	800ad10 <__lshift>
 8009eae:	4605      	mov	r5, r0
 8009eb0:	2f00      	cmp	r7, #0
 8009eb2:	d058      	beq.n	8009f66 <_dtoa_r+0xa0e>
 8009eb4:	4648      	mov	r0, r9
 8009eb6:	6869      	ldr	r1, [r5, #4]
 8009eb8:	f000 fd6a 	bl	800a990 <_Balloc>
 8009ebc:	4606      	mov	r6, r0
 8009ebe:	b920      	cbnz	r0, 8009eca <_dtoa_r+0x972>
 8009ec0:	4602      	mov	r2, r0
 8009ec2:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009ec6:	4b80      	ldr	r3, [pc, #512]	; (800a0c8 <_dtoa_r+0xb70>)
 8009ec8:	e47f      	b.n	80097ca <_dtoa_r+0x272>
 8009eca:	692a      	ldr	r2, [r5, #16]
 8009ecc:	f105 010c 	add.w	r1, r5, #12
 8009ed0:	3202      	adds	r2, #2
 8009ed2:	0092      	lsls	r2, r2, #2
 8009ed4:	300c      	adds	r0, #12
 8009ed6:	f000 fd33 	bl	800a940 <memcpy>
 8009eda:	2201      	movs	r2, #1
 8009edc:	4631      	mov	r1, r6
 8009ede:	4648      	mov	r0, r9
 8009ee0:	f000 ff16 	bl	800ad10 <__lshift>
 8009ee4:	462f      	mov	r7, r5
 8009ee6:	4605      	mov	r5, r0
 8009ee8:	9b06      	ldr	r3, [sp, #24]
 8009eea:	9a06      	ldr	r2, [sp, #24]
 8009eec:	3301      	adds	r3, #1
 8009eee:	9307      	str	r3, [sp, #28]
 8009ef0:	9b04      	ldr	r3, [sp, #16]
 8009ef2:	4413      	add	r3, r2
 8009ef4:	930a      	str	r3, [sp, #40]	; 0x28
 8009ef6:	f00a 0301 	and.w	r3, sl, #1
 8009efa:	9309      	str	r3, [sp, #36]	; 0x24
 8009efc:	9b07      	ldr	r3, [sp, #28]
 8009efe:	4621      	mov	r1, r4
 8009f00:	4640      	mov	r0, r8
 8009f02:	f103 3bff 	add.w	fp, r3, #4294967295
 8009f06:	f7ff fa97 	bl	8009438 <quorem>
 8009f0a:	4639      	mov	r1, r7
 8009f0c:	9004      	str	r0, [sp, #16]
 8009f0e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009f12:	4640      	mov	r0, r8
 8009f14:	f000 ff68 	bl	800ade8 <__mcmp>
 8009f18:	462a      	mov	r2, r5
 8009f1a:	9008      	str	r0, [sp, #32]
 8009f1c:	4621      	mov	r1, r4
 8009f1e:	4648      	mov	r0, r9
 8009f20:	f000 ff7e 	bl	800ae20 <__mdiff>
 8009f24:	68c2      	ldr	r2, [r0, #12]
 8009f26:	4606      	mov	r6, r0
 8009f28:	b9fa      	cbnz	r2, 8009f6a <_dtoa_r+0xa12>
 8009f2a:	4601      	mov	r1, r0
 8009f2c:	4640      	mov	r0, r8
 8009f2e:	f000 ff5b 	bl	800ade8 <__mcmp>
 8009f32:	4602      	mov	r2, r0
 8009f34:	4631      	mov	r1, r6
 8009f36:	4648      	mov	r0, r9
 8009f38:	920b      	str	r2, [sp, #44]	; 0x2c
 8009f3a:	f000 fd4e 	bl	800a9da <_Bfree>
 8009f3e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009f40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009f42:	9e07      	ldr	r6, [sp, #28]
 8009f44:	ea43 0102 	orr.w	r1, r3, r2
 8009f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f4a:	430b      	orrs	r3, r1
 8009f4c:	d10f      	bne.n	8009f6e <_dtoa_r+0xa16>
 8009f4e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009f52:	d028      	beq.n	8009fa6 <_dtoa_r+0xa4e>
 8009f54:	9b08      	ldr	r3, [sp, #32]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	dd02      	ble.n	8009f60 <_dtoa_r+0xa08>
 8009f5a:	9b04      	ldr	r3, [sp, #16]
 8009f5c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009f60:	f88b a000 	strb.w	sl, [fp]
 8009f64:	e77d      	b.n	8009e62 <_dtoa_r+0x90a>
 8009f66:	4628      	mov	r0, r5
 8009f68:	e7bc      	b.n	8009ee4 <_dtoa_r+0x98c>
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	e7e2      	b.n	8009f34 <_dtoa_r+0x9dc>
 8009f6e:	9b08      	ldr	r3, [sp, #32]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	db04      	blt.n	8009f7e <_dtoa_r+0xa26>
 8009f74:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009f76:	430b      	orrs	r3, r1
 8009f78:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009f7a:	430b      	orrs	r3, r1
 8009f7c:	d120      	bne.n	8009fc0 <_dtoa_r+0xa68>
 8009f7e:	2a00      	cmp	r2, #0
 8009f80:	ddee      	ble.n	8009f60 <_dtoa_r+0xa08>
 8009f82:	4641      	mov	r1, r8
 8009f84:	2201      	movs	r2, #1
 8009f86:	4648      	mov	r0, r9
 8009f88:	f000 fec2 	bl	800ad10 <__lshift>
 8009f8c:	4621      	mov	r1, r4
 8009f8e:	4680      	mov	r8, r0
 8009f90:	f000 ff2a 	bl	800ade8 <__mcmp>
 8009f94:	2800      	cmp	r0, #0
 8009f96:	dc03      	bgt.n	8009fa0 <_dtoa_r+0xa48>
 8009f98:	d1e2      	bne.n	8009f60 <_dtoa_r+0xa08>
 8009f9a:	f01a 0f01 	tst.w	sl, #1
 8009f9e:	d0df      	beq.n	8009f60 <_dtoa_r+0xa08>
 8009fa0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009fa4:	d1d9      	bne.n	8009f5a <_dtoa_r+0xa02>
 8009fa6:	2339      	movs	r3, #57	; 0x39
 8009fa8:	f88b 3000 	strb.w	r3, [fp]
 8009fac:	4633      	mov	r3, r6
 8009fae:	461e      	mov	r6, r3
 8009fb0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009fb4:	3b01      	subs	r3, #1
 8009fb6:	2a39      	cmp	r2, #57	; 0x39
 8009fb8:	d06a      	beq.n	800a090 <_dtoa_r+0xb38>
 8009fba:	3201      	adds	r2, #1
 8009fbc:	701a      	strb	r2, [r3, #0]
 8009fbe:	e750      	b.n	8009e62 <_dtoa_r+0x90a>
 8009fc0:	2a00      	cmp	r2, #0
 8009fc2:	dd07      	ble.n	8009fd4 <_dtoa_r+0xa7c>
 8009fc4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009fc8:	d0ed      	beq.n	8009fa6 <_dtoa_r+0xa4e>
 8009fca:	f10a 0301 	add.w	r3, sl, #1
 8009fce:	f88b 3000 	strb.w	r3, [fp]
 8009fd2:	e746      	b.n	8009e62 <_dtoa_r+0x90a>
 8009fd4:	9b07      	ldr	r3, [sp, #28]
 8009fd6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009fd8:	f803 ac01 	strb.w	sl, [r3, #-1]
 8009fdc:	4293      	cmp	r3, r2
 8009fde:	d041      	beq.n	800a064 <_dtoa_r+0xb0c>
 8009fe0:	4641      	mov	r1, r8
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	220a      	movs	r2, #10
 8009fe6:	4648      	mov	r0, r9
 8009fe8:	f000 fd00 	bl	800a9ec <__multadd>
 8009fec:	42af      	cmp	r7, r5
 8009fee:	4680      	mov	r8, r0
 8009ff0:	f04f 0300 	mov.w	r3, #0
 8009ff4:	f04f 020a 	mov.w	r2, #10
 8009ff8:	4639      	mov	r1, r7
 8009ffa:	4648      	mov	r0, r9
 8009ffc:	d107      	bne.n	800a00e <_dtoa_r+0xab6>
 8009ffe:	f000 fcf5 	bl	800a9ec <__multadd>
 800a002:	4607      	mov	r7, r0
 800a004:	4605      	mov	r5, r0
 800a006:	9b07      	ldr	r3, [sp, #28]
 800a008:	3301      	adds	r3, #1
 800a00a:	9307      	str	r3, [sp, #28]
 800a00c:	e776      	b.n	8009efc <_dtoa_r+0x9a4>
 800a00e:	f000 fced 	bl	800a9ec <__multadd>
 800a012:	4629      	mov	r1, r5
 800a014:	4607      	mov	r7, r0
 800a016:	2300      	movs	r3, #0
 800a018:	220a      	movs	r2, #10
 800a01a:	4648      	mov	r0, r9
 800a01c:	f000 fce6 	bl	800a9ec <__multadd>
 800a020:	4605      	mov	r5, r0
 800a022:	e7f0      	b.n	800a006 <_dtoa_r+0xaae>
 800a024:	9b07      	ldr	r3, [sp, #28]
 800a026:	9304      	str	r3, [sp, #16]
 800a028:	9e06      	ldr	r6, [sp, #24]
 800a02a:	4621      	mov	r1, r4
 800a02c:	4640      	mov	r0, r8
 800a02e:	f7ff fa03 	bl	8009438 <quorem>
 800a032:	9b06      	ldr	r3, [sp, #24]
 800a034:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a038:	f806 ab01 	strb.w	sl, [r6], #1
 800a03c:	1af2      	subs	r2, r6, r3
 800a03e:	9b04      	ldr	r3, [sp, #16]
 800a040:	4293      	cmp	r3, r2
 800a042:	dd07      	ble.n	800a054 <_dtoa_r+0xafc>
 800a044:	4641      	mov	r1, r8
 800a046:	2300      	movs	r3, #0
 800a048:	220a      	movs	r2, #10
 800a04a:	4648      	mov	r0, r9
 800a04c:	f000 fcce 	bl	800a9ec <__multadd>
 800a050:	4680      	mov	r8, r0
 800a052:	e7ea      	b.n	800a02a <_dtoa_r+0xad2>
 800a054:	9b04      	ldr	r3, [sp, #16]
 800a056:	2700      	movs	r7, #0
 800a058:	2b00      	cmp	r3, #0
 800a05a:	bfcc      	ite	gt
 800a05c:	461e      	movgt	r6, r3
 800a05e:	2601      	movle	r6, #1
 800a060:	9b06      	ldr	r3, [sp, #24]
 800a062:	441e      	add	r6, r3
 800a064:	4641      	mov	r1, r8
 800a066:	2201      	movs	r2, #1
 800a068:	4648      	mov	r0, r9
 800a06a:	f000 fe51 	bl	800ad10 <__lshift>
 800a06e:	4621      	mov	r1, r4
 800a070:	4680      	mov	r8, r0
 800a072:	f000 feb9 	bl	800ade8 <__mcmp>
 800a076:	2800      	cmp	r0, #0
 800a078:	dc98      	bgt.n	8009fac <_dtoa_r+0xa54>
 800a07a:	d102      	bne.n	800a082 <_dtoa_r+0xb2a>
 800a07c:	f01a 0f01 	tst.w	sl, #1
 800a080:	d194      	bne.n	8009fac <_dtoa_r+0xa54>
 800a082:	4633      	mov	r3, r6
 800a084:	461e      	mov	r6, r3
 800a086:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a08a:	2a30      	cmp	r2, #48	; 0x30
 800a08c:	d0fa      	beq.n	800a084 <_dtoa_r+0xb2c>
 800a08e:	e6e8      	b.n	8009e62 <_dtoa_r+0x90a>
 800a090:	9a06      	ldr	r2, [sp, #24]
 800a092:	429a      	cmp	r2, r3
 800a094:	d18b      	bne.n	8009fae <_dtoa_r+0xa56>
 800a096:	9b03      	ldr	r3, [sp, #12]
 800a098:	3301      	adds	r3, #1
 800a09a:	9303      	str	r3, [sp, #12]
 800a09c:	2331      	movs	r3, #49	; 0x31
 800a09e:	7013      	strb	r3, [r2, #0]
 800a0a0:	e6df      	b.n	8009e62 <_dtoa_r+0x90a>
 800a0a2:	4b0a      	ldr	r3, [pc, #40]	; (800a0cc <_dtoa_r+0xb74>)
 800a0a4:	f7ff baaa 	b.w	80095fc <_dtoa_r+0xa4>
 800a0a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	f47f aa8e 	bne.w	80095cc <_dtoa_r+0x74>
 800a0b0:	4b07      	ldr	r3, [pc, #28]	; (800a0d0 <_dtoa_r+0xb78>)
 800a0b2:	f7ff baa3 	b.w	80095fc <_dtoa_r+0xa4>
 800a0b6:	9b04      	ldr	r3, [sp, #16]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	dcb5      	bgt.n	800a028 <_dtoa_r+0xad0>
 800a0bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a0be:	2b02      	cmp	r3, #2
 800a0c0:	f73f aebb 	bgt.w	8009e3a <_dtoa_r+0x8e2>
 800a0c4:	e7b0      	b.n	800a028 <_dtoa_r+0xad0>
 800a0c6:	bf00      	nop
 800a0c8:	0800ddad 	.word	0x0800ddad
 800a0cc:	0800dd5e 	.word	0x0800dd5e
 800a0d0:	0800dda4 	.word	0x0800dda4

0800a0d4 <__sflush_r>:
 800a0d4:	898b      	ldrh	r3, [r1, #12]
 800a0d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0da:	4605      	mov	r5, r0
 800a0dc:	0718      	lsls	r0, r3, #28
 800a0de:	460c      	mov	r4, r1
 800a0e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a0e4:	d45f      	bmi.n	800a1a6 <__sflush_r+0xd2>
 800a0e6:	684b      	ldr	r3, [r1, #4]
 800a0e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	818a      	strh	r2, [r1, #12]
 800a0f0:	dc05      	bgt.n	800a0fe <__sflush_r+0x2a>
 800a0f2:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	dc02      	bgt.n	800a0fe <__sflush_r+0x2a>
 800a0f8:	2000      	movs	r0, #0
 800a0fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a100:	2e00      	cmp	r6, #0
 800a102:	d0f9      	beq.n	800a0f8 <__sflush_r+0x24>
 800a104:	2300      	movs	r3, #0
 800a106:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a10a:	682f      	ldr	r7, [r5, #0]
 800a10c:	602b      	str	r3, [r5, #0]
 800a10e:	d036      	beq.n	800a17e <__sflush_r+0xaa>
 800a110:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800a112:	89a3      	ldrh	r3, [r4, #12]
 800a114:	075a      	lsls	r2, r3, #29
 800a116:	d505      	bpl.n	800a124 <__sflush_r+0x50>
 800a118:	6863      	ldr	r3, [r4, #4]
 800a11a:	1ac0      	subs	r0, r0, r3
 800a11c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a11e:	b10b      	cbz	r3, 800a124 <__sflush_r+0x50>
 800a120:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a122:	1ac0      	subs	r0, r0, r3
 800a124:	2300      	movs	r3, #0
 800a126:	4602      	mov	r2, r0
 800a128:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a12a:	4628      	mov	r0, r5
 800a12c:	69e1      	ldr	r1, [r4, #28]
 800a12e:	47b0      	blx	r6
 800a130:	1c43      	adds	r3, r0, #1
 800a132:	89a3      	ldrh	r3, [r4, #12]
 800a134:	d106      	bne.n	800a144 <__sflush_r+0x70>
 800a136:	6829      	ldr	r1, [r5, #0]
 800a138:	291d      	cmp	r1, #29
 800a13a:	d830      	bhi.n	800a19e <__sflush_r+0xca>
 800a13c:	4a2b      	ldr	r2, [pc, #172]	; (800a1ec <__sflush_r+0x118>)
 800a13e:	40ca      	lsrs	r2, r1
 800a140:	07d6      	lsls	r6, r2, #31
 800a142:	d52c      	bpl.n	800a19e <__sflush_r+0xca>
 800a144:	2200      	movs	r2, #0
 800a146:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a14a:	b21b      	sxth	r3, r3
 800a14c:	6062      	str	r2, [r4, #4]
 800a14e:	6922      	ldr	r2, [r4, #16]
 800a150:	04d9      	lsls	r1, r3, #19
 800a152:	81a3      	strh	r3, [r4, #12]
 800a154:	6022      	str	r2, [r4, #0]
 800a156:	d504      	bpl.n	800a162 <__sflush_r+0x8e>
 800a158:	1c42      	adds	r2, r0, #1
 800a15a:	d101      	bne.n	800a160 <__sflush_r+0x8c>
 800a15c:	682b      	ldr	r3, [r5, #0]
 800a15e:	b903      	cbnz	r3, 800a162 <__sflush_r+0x8e>
 800a160:	6520      	str	r0, [r4, #80]	; 0x50
 800a162:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a164:	602f      	str	r7, [r5, #0]
 800a166:	2900      	cmp	r1, #0
 800a168:	d0c6      	beq.n	800a0f8 <__sflush_r+0x24>
 800a16a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800a16e:	4299      	cmp	r1, r3
 800a170:	d002      	beq.n	800a178 <__sflush_r+0xa4>
 800a172:	4628      	mov	r0, r5
 800a174:	f000 f938 	bl	800a3e8 <_free_r>
 800a178:	2000      	movs	r0, #0
 800a17a:	6320      	str	r0, [r4, #48]	; 0x30
 800a17c:	e7bd      	b.n	800a0fa <__sflush_r+0x26>
 800a17e:	69e1      	ldr	r1, [r4, #28]
 800a180:	2301      	movs	r3, #1
 800a182:	4628      	mov	r0, r5
 800a184:	47b0      	blx	r6
 800a186:	1c41      	adds	r1, r0, #1
 800a188:	d1c3      	bne.n	800a112 <__sflush_r+0x3e>
 800a18a:	682b      	ldr	r3, [r5, #0]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d0c0      	beq.n	800a112 <__sflush_r+0x3e>
 800a190:	2b1d      	cmp	r3, #29
 800a192:	d001      	beq.n	800a198 <__sflush_r+0xc4>
 800a194:	2b16      	cmp	r3, #22
 800a196:	d101      	bne.n	800a19c <__sflush_r+0xc8>
 800a198:	602f      	str	r7, [r5, #0]
 800a19a:	e7ad      	b.n	800a0f8 <__sflush_r+0x24>
 800a19c:	89a3      	ldrh	r3, [r4, #12]
 800a19e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1a2:	81a3      	strh	r3, [r4, #12]
 800a1a4:	e7a9      	b.n	800a0fa <__sflush_r+0x26>
 800a1a6:	690f      	ldr	r7, [r1, #16]
 800a1a8:	2f00      	cmp	r7, #0
 800a1aa:	d0a5      	beq.n	800a0f8 <__sflush_r+0x24>
 800a1ac:	079b      	lsls	r3, r3, #30
 800a1ae:	bf18      	it	ne
 800a1b0:	2300      	movne	r3, #0
 800a1b2:	680e      	ldr	r6, [r1, #0]
 800a1b4:	bf08      	it	eq
 800a1b6:	694b      	ldreq	r3, [r1, #20]
 800a1b8:	eba6 0807 	sub.w	r8, r6, r7
 800a1bc:	600f      	str	r7, [r1, #0]
 800a1be:	608b      	str	r3, [r1, #8]
 800a1c0:	f1b8 0f00 	cmp.w	r8, #0
 800a1c4:	dd98      	ble.n	800a0f8 <__sflush_r+0x24>
 800a1c6:	4643      	mov	r3, r8
 800a1c8:	463a      	mov	r2, r7
 800a1ca:	4628      	mov	r0, r5
 800a1cc:	69e1      	ldr	r1, [r4, #28]
 800a1ce:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a1d0:	47b0      	blx	r6
 800a1d2:	2800      	cmp	r0, #0
 800a1d4:	dc06      	bgt.n	800a1e4 <__sflush_r+0x110>
 800a1d6:	89a3      	ldrh	r3, [r4, #12]
 800a1d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a1dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1e0:	81a3      	strh	r3, [r4, #12]
 800a1e2:	e78a      	b.n	800a0fa <__sflush_r+0x26>
 800a1e4:	4407      	add	r7, r0
 800a1e6:	eba8 0800 	sub.w	r8, r8, r0
 800a1ea:	e7e9      	b.n	800a1c0 <__sflush_r+0xec>
 800a1ec:	20400001 	.word	0x20400001

0800a1f0 <_fflush_r>:
 800a1f0:	b538      	push	{r3, r4, r5, lr}
 800a1f2:	460c      	mov	r4, r1
 800a1f4:	4605      	mov	r5, r0
 800a1f6:	b118      	cbz	r0, 800a200 <_fflush_r+0x10>
 800a1f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a1fa:	b90b      	cbnz	r3, 800a200 <_fflush_r+0x10>
 800a1fc:	f000 f864 	bl	800a2c8 <__sinit>
 800a200:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800a204:	b1b8      	cbz	r0, 800a236 <_fflush_r+0x46>
 800a206:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a208:	07db      	lsls	r3, r3, #31
 800a20a:	d404      	bmi.n	800a216 <_fflush_r+0x26>
 800a20c:	0581      	lsls	r1, r0, #22
 800a20e:	d402      	bmi.n	800a216 <_fflush_r+0x26>
 800a210:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a212:	f000 fb19 	bl	800a848 <__retarget_lock_acquire_recursive>
 800a216:	4628      	mov	r0, r5
 800a218:	4621      	mov	r1, r4
 800a21a:	f7ff ff5b 	bl	800a0d4 <__sflush_r>
 800a21e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a220:	4605      	mov	r5, r0
 800a222:	07da      	lsls	r2, r3, #31
 800a224:	d405      	bmi.n	800a232 <_fflush_r+0x42>
 800a226:	89a3      	ldrh	r3, [r4, #12]
 800a228:	059b      	lsls	r3, r3, #22
 800a22a:	d402      	bmi.n	800a232 <_fflush_r+0x42>
 800a22c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a22e:	f000 fb0c 	bl	800a84a <__retarget_lock_release_recursive>
 800a232:	4628      	mov	r0, r5
 800a234:	bd38      	pop	{r3, r4, r5, pc}
 800a236:	4605      	mov	r5, r0
 800a238:	e7fb      	b.n	800a232 <_fflush_r+0x42>
	...

0800a23c <std>:
 800a23c:	2300      	movs	r3, #0
 800a23e:	b510      	push	{r4, lr}
 800a240:	4604      	mov	r4, r0
 800a242:	e9c0 3300 	strd	r3, r3, [r0]
 800a246:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a24a:	6083      	str	r3, [r0, #8]
 800a24c:	8181      	strh	r1, [r0, #12]
 800a24e:	6643      	str	r3, [r0, #100]	; 0x64
 800a250:	81c2      	strh	r2, [r0, #14]
 800a252:	6183      	str	r3, [r0, #24]
 800a254:	4619      	mov	r1, r3
 800a256:	2208      	movs	r2, #8
 800a258:	305c      	adds	r0, #92	; 0x5c
 800a25a:	f7fc faf5 	bl	8006848 <memset>
 800a25e:	4b07      	ldr	r3, [pc, #28]	; (800a27c <std+0x40>)
 800a260:	61e4      	str	r4, [r4, #28]
 800a262:	6223      	str	r3, [r4, #32]
 800a264:	4b06      	ldr	r3, [pc, #24]	; (800a280 <std+0x44>)
 800a266:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a26a:	6263      	str	r3, [r4, #36]	; 0x24
 800a26c:	4b05      	ldr	r3, [pc, #20]	; (800a284 <std+0x48>)
 800a26e:	62a3      	str	r3, [r4, #40]	; 0x28
 800a270:	4b05      	ldr	r3, [pc, #20]	; (800a288 <std+0x4c>)
 800a272:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a274:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a278:	f000 bae4 	b.w	800a844 <__retarget_lock_init_recursive>
 800a27c:	0800b3b5 	.word	0x0800b3b5
 800a280:	0800b3d7 	.word	0x0800b3d7
 800a284:	0800b40f 	.word	0x0800b40f
 800a288:	0800b433 	.word	0x0800b433

0800a28c <_cleanup_r>:
 800a28c:	4901      	ldr	r1, [pc, #4]	; (800a294 <_cleanup_r+0x8>)
 800a28e:	f000 bab5 	b.w	800a7fc <_fwalk_reent>
 800a292:	bf00      	nop
 800a294:	0800c12d 	.word	0x0800c12d

0800a298 <__sfp_lock_acquire>:
 800a298:	4801      	ldr	r0, [pc, #4]	; (800a2a0 <__sfp_lock_acquire+0x8>)
 800a29a:	f000 bad5 	b.w	800a848 <__retarget_lock_acquire_recursive>
 800a29e:	bf00      	nop
 800a2a0:	200010a8 	.word	0x200010a8

0800a2a4 <__sfp_lock_release>:
 800a2a4:	4801      	ldr	r0, [pc, #4]	; (800a2ac <__sfp_lock_release+0x8>)
 800a2a6:	f000 bad0 	b.w	800a84a <__retarget_lock_release_recursive>
 800a2aa:	bf00      	nop
 800a2ac:	200010a8 	.word	0x200010a8

0800a2b0 <__sinit_lock_acquire>:
 800a2b0:	4801      	ldr	r0, [pc, #4]	; (800a2b8 <__sinit_lock_acquire+0x8>)
 800a2b2:	f000 bac9 	b.w	800a848 <__retarget_lock_acquire_recursive>
 800a2b6:	bf00      	nop
 800a2b8:	200010a3 	.word	0x200010a3

0800a2bc <__sinit_lock_release>:
 800a2bc:	4801      	ldr	r0, [pc, #4]	; (800a2c4 <__sinit_lock_release+0x8>)
 800a2be:	f000 bac4 	b.w	800a84a <__retarget_lock_release_recursive>
 800a2c2:	bf00      	nop
 800a2c4:	200010a3 	.word	0x200010a3

0800a2c8 <__sinit>:
 800a2c8:	b510      	push	{r4, lr}
 800a2ca:	4604      	mov	r4, r0
 800a2cc:	f7ff fff0 	bl	800a2b0 <__sinit_lock_acquire>
 800a2d0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800a2d2:	b11a      	cbz	r2, 800a2dc <__sinit+0x14>
 800a2d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2d8:	f7ff bff0 	b.w	800a2bc <__sinit_lock_release>
 800a2dc:	4b0d      	ldr	r3, [pc, #52]	; (800a314 <__sinit+0x4c>)
 800a2de:	2104      	movs	r1, #4
 800a2e0:	63e3      	str	r3, [r4, #60]	; 0x3c
 800a2e2:	2303      	movs	r3, #3
 800a2e4:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800a2e8:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800a2ec:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800a2f0:	6860      	ldr	r0, [r4, #4]
 800a2f2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800a2f6:	f7ff ffa1 	bl	800a23c <std>
 800a2fa:	2201      	movs	r2, #1
 800a2fc:	2109      	movs	r1, #9
 800a2fe:	68a0      	ldr	r0, [r4, #8]
 800a300:	f7ff ff9c 	bl	800a23c <std>
 800a304:	2202      	movs	r2, #2
 800a306:	2112      	movs	r1, #18
 800a308:	68e0      	ldr	r0, [r4, #12]
 800a30a:	f7ff ff97 	bl	800a23c <std>
 800a30e:	2301      	movs	r3, #1
 800a310:	63a3      	str	r3, [r4, #56]	; 0x38
 800a312:	e7df      	b.n	800a2d4 <__sinit+0xc>
 800a314:	0800a28d 	.word	0x0800a28d

0800a318 <__libc_fini_array>:
 800a318:	b538      	push	{r3, r4, r5, lr}
 800a31a:	4d07      	ldr	r5, [pc, #28]	; (800a338 <__libc_fini_array+0x20>)
 800a31c:	4c07      	ldr	r4, [pc, #28]	; (800a33c <__libc_fini_array+0x24>)
 800a31e:	1b64      	subs	r4, r4, r5
 800a320:	10a4      	asrs	r4, r4, #2
 800a322:	b91c      	cbnz	r4, 800a32c <__libc_fini_array+0x14>
 800a324:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a328:	f002 b960 	b.w	800c5ec <_fini>
 800a32c:	3c01      	subs	r4, #1
 800a32e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800a332:	4798      	blx	r3
 800a334:	e7f5      	b.n	800a322 <__libc_fini_array+0xa>
 800a336:	bf00      	nop
 800a338:	0800e0f4 	.word	0x0800e0f4
 800a33c:	0800e0f8 	.word	0x0800e0f8

0800a340 <_malloc_trim_r>:
 800a340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a344:	4606      	mov	r6, r0
 800a346:	2008      	movs	r0, #8
 800a348:	460c      	mov	r4, r1
 800a34a:	f7fd fd65 	bl	8007e18 <sysconf>
 800a34e:	4680      	mov	r8, r0
 800a350:	4f22      	ldr	r7, [pc, #136]	; (800a3dc <_malloc_trim_r+0x9c>)
 800a352:	4630      	mov	r0, r6
 800a354:	f7fc fa80 	bl	8006858 <__malloc_lock>
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	685d      	ldr	r5, [r3, #4]
 800a35c:	f025 0503 	bic.w	r5, r5, #3
 800a360:	1b2c      	subs	r4, r5, r4
 800a362:	3c11      	subs	r4, #17
 800a364:	4444      	add	r4, r8
 800a366:	fbb4 f4f8 	udiv	r4, r4, r8
 800a36a:	3c01      	subs	r4, #1
 800a36c:	fb08 f404 	mul.w	r4, r8, r4
 800a370:	45a0      	cmp	r8, r4
 800a372:	dd05      	ble.n	800a380 <_malloc_trim_r+0x40>
 800a374:	4630      	mov	r0, r6
 800a376:	f7fc fa75 	bl	8006864 <__malloc_unlock>
 800a37a:	2000      	movs	r0, #0
 800a37c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a380:	2100      	movs	r1, #0
 800a382:	4630      	mov	r0, r6
 800a384:	f7f7 fef4 	bl	8002170 <_sbrk_r>
 800a388:	68bb      	ldr	r3, [r7, #8]
 800a38a:	442b      	add	r3, r5
 800a38c:	4298      	cmp	r0, r3
 800a38e:	d1f1      	bne.n	800a374 <_malloc_trim_r+0x34>
 800a390:	4630      	mov	r0, r6
 800a392:	4261      	negs	r1, r4
 800a394:	f7f7 feec 	bl	8002170 <_sbrk_r>
 800a398:	3001      	adds	r0, #1
 800a39a:	d110      	bne.n	800a3be <_malloc_trim_r+0x7e>
 800a39c:	2100      	movs	r1, #0
 800a39e:	4630      	mov	r0, r6
 800a3a0:	f7f7 fee6 	bl	8002170 <_sbrk_r>
 800a3a4:	68ba      	ldr	r2, [r7, #8]
 800a3a6:	1a83      	subs	r3, r0, r2
 800a3a8:	2b0f      	cmp	r3, #15
 800a3aa:	dde3      	ble.n	800a374 <_malloc_trim_r+0x34>
 800a3ac:	490c      	ldr	r1, [pc, #48]	; (800a3e0 <_malloc_trim_r+0xa0>)
 800a3ae:	f043 0301 	orr.w	r3, r3, #1
 800a3b2:	6809      	ldr	r1, [r1, #0]
 800a3b4:	6053      	str	r3, [r2, #4]
 800a3b6:	1a40      	subs	r0, r0, r1
 800a3b8:	490a      	ldr	r1, [pc, #40]	; (800a3e4 <_malloc_trim_r+0xa4>)
 800a3ba:	6008      	str	r0, [r1, #0]
 800a3bc:	e7da      	b.n	800a374 <_malloc_trim_r+0x34>
 800a3be:	68bb      	ldr	r3, [r7, #8]
 800a3c0:	4a08      	ldr	r2, [pc, #32]	; (800a3e4 <_malloc_trim_r+0xa4>)
 800a3c2:	1b2d      	subs	r5, r5, r4
 800a3c4:	f045 0501 	orr.w	r5, r5, #1
 800a3c8:	605d      	str	r5, [r3, #4]
 800a3ca:	6813      	ldr	r3, [r2, #0]
 800a3cc:	4630      	mov	r0, r6
 800a3ce:	1b1c      	subs	r4, r3, r4
 800a3d0:	6014      	str	r4, [r2, #0]
 800a3d2:	f7fc fa47 	bl	8006864 <__malloc_unlock>
 800a3d6:	2001      	movs	r0, #1
 800a3d8:	e7d0      	b.n	800a37c <_malloc_trim_r+0x3c>
 800a3da:	bf00      	nop
 800a3dc:	20000470 	.word	0x20000470
 800a3e0:	20000878 	.word	0x20000878
 800a3e4:	20000fbc 	.word	0x20000fbc

0800a3e8 <_free_r>:
 800a3e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3ea:	4605      	mov	r5, r0
 800a3ec:	460f      	mov	r7, r1
 800a3ee:	2900      	cmp	r1, #0
 800a3f0:	f000 80b1 	beq.w	800a556 <_free_r+0x16e>
 800a3f4:	f7fc fa30 	bl	8006858 <__malloc_lock>
 800a3f8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800a3fc:	4856      	ldr	r0, [pc, #344]	; (800a558 <_free_r+0x170>)
 800a3fe:	f022 0401 	bic.w	r4, r2, #1
 800a402:	f1a7 0308 	sub.w	r3, r7, #8
 800a406:	eb03 0c04 	add.w	ip, r3, r4
 800a40a:	6881      	ldr	r1, [r0, #8]
 800a40c:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800a410:	4561      	cmp	r1, ip
 800a412:	f026 0603 	bic.w	r6, r6, #3
 800a416:	f002 0201 	and.w	r2, r2, #1
 800a41a:	d11b      	bne.n	800a454 <_free_r+0x6c>
 800a41c:	4434      	add	r4, r6
 800a41e:	b93a      	cbnz	r2, 800a430 <_free_r+0x48>
 800a420:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800a424:	1a9b      	subs	r3, r3, r2
 800a426:	4414      	add	r4, r2
 800a428:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800a42c:	60ca      	str	r2, [r1, #12]
 800a42e:	6091      	str	r1, [r2, #8]
 800a430:	f044 0201 	orr.w	r2, r4, #1
 800a434:	605a      	str	r2, [r3, #4]
 800a436:	6083      	str	r3, [r0, #8]
 800a438:	4b48      	ldr	r3, [pc, #288]	; (800a55c <_free_r+0x174>)
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	42a3      	cmp	r3, r4
 800a43e:	d804      	bhi.n	800a44a <_free_r+0x62>
 800a440:	4b47      	ldr	r3, [pc, #284]	; (800a560 <_free_r+0x178>)
 800a442:	4628      	mov	r0, r5
 800a444:	6819      	ldr	r1, [r3, #0]
 800a446:	f7ff ff7b 	bl	800a340 <_malloc_trim_r>
 800a44a:	4628      	mov	r0, r5
 800a44c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a450:	f7fc ba08 	b.w	8006864 <__malloc_unlock>
 800a454:	f8cc 6004 	str.w	r6, [ip, #4]
 800a458:	2a00      	cmp	r2, #0
 800a45a:	d138      	bne.n	800a4ce <_free_r+0xe6>
 800a45c:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800a460:	f100 0708 	add.w	r7, r0, #8
 800a464:	1a5b      	subs	r3, r3, r1
 800a466:	440c      	add	r4, r1
 800a468:	6899      	ldr	r1, [r3, #8]
 800a46a:	42b9      	cmp	r1, r7
 800a46c:	d031      	beq.n	800a4d2 <_free_r+0xea>
 800a46e:	68df      	ldr	r7, [r3, #12]
 800a470:	60cf      	str	r7, [r1, #12]
 800a472:	60b9      	str	r1, [r7, #8]
 800a474:	eb0c 0106 	add.w	r1, ip, r6
 800a478:	6849      	ldr	r1, [r1, #4]
 800a47a:	07c9      	lsls	r1, r1, #31
 800a47c:	d40b      	bmi.n	800a496 <_free_r+0xae>
 800a47e:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800a482:	4434      	add	r4, r6
 800a484:	bb3a      	cbnz	r2, 800a4d6 <_free_r+0xee>
 800a486:	4e37      	ldr	r6, [pc, #220]	; (800a564 <_free_r+0x17c>)
 800a488:	42b1      	cmp	r1, r6
 800a48a:	d124      	bne.n	800a4d6 <_free_r+0xee>
 800a48c:	2201      	movs	r2, #1
 800a48e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a492:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800a496:	f044 0101 	orr.w	r1, r4, #1
 800a49a:	6059      	str	r1, [r3, #4]
 800a49c:	511c      	str	r4, [r3, r4]
 800a49e:	2a00      	cmp	r2, #0
 800a4a0:	d1d3      	bne.n	800a44a <_free_r+0x62>
 800a4a2:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800a4a6:	d21b      	bcs.n	800a4e0 <_free_r+0xf8>
 800a4a8:	0961      	lsrs	r1, r4, #5
 800a4aa:	08e2      	lsrs	r2, r4, #3
 800a4ac:	2401      	movs	r4, #1
 800a4ae:	408c      	lsls	r4, r1
 800a4b0:	6841      	ldr	r1, [r0, #4]
 800a4b2:	3201      	adds	r2, #1
 800a4b4:	430c      	orrs	r4, r1
 800a4b6:	6044      	str	r4, [r0, #4]
 800a4b8:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800a4bc:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800a4c0:	3908      	subs	r1, #8
 800a4c2:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800a4c6:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800a4ca:	60e3      	str	r3, [r4, #12]
 800a4cc:	e7bd      	b.n	800a44a <_free_r+0x62>
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	e7d0      	b.n	800a474 <_free_r+0x8c>
 800a4d2:	2201      	movs	r2, #1
 800a4d4:	e7ce      	b.n	800a474 <_free_r+0x8c>
 800a4d6:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800a4da:	60ce      	str	r6, [r1, #12]
 800a4dc:	60b1      	str	r1, [r6, #8]
 800a4de:	e7da      	b.n	800a496 <_free_r+0xae>
 800a4e0:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800a4e4:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800a4e8:	d214      	bcs.n	800a514 <_free_r+0x12c>
 800a4ea:	09a2      	lsrs	r2, r4, #6
 800a4ec:	3238      	adds	r2, #56	; 0x38
 800a4ee:	1c51      	adds	r1, r2, #1
 800a4f0:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800a4f4:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800a4f8:	428e      	cmp	r6, r1
 800a4fa:	d125      	bne.n	800a548 <_free_r+0x160>
 800a4fc:	2401      	movs	r4, #1
 800a4fe:	1092      	asrs	r2, r2, #2
 800a500:	fa04 f202 	lsl.w	r2, r4, r2
 800a504:	6844      	ldr	r4, [r0, #4]
 800a506:	4322      	orrs	r2, r4
 800a508:	6042      	str	r2, [r0, #4]
 800a50a:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800a50e:	60b3      	str	r3, [r6, #8]
 800a510:	60cb      	str	r3, [r1, #12]
 800a512:	e79a      	b.n	800a44a <_free_r+0x62>
 800a514:	2a14      	cmp	r2, #20
 800a516:	d801      	bhi.n	800a51c <_free_r+0x134>
 800a518:	325b      	adds	r2, #91	; 0x5b
 800a51a:	e7e8      	b.n	800a4ee <_free_r+0x106>
 800a51c:	2a54      	cmp	r2, #84	; 0x54
 800a51e:	d802      	bhi.n	800a526 <_free_r+0x13e>
 800a520:	0b22      	lsrs	r2, r4, #12
 800a522:	326e      	adds	r2, #110	; 0x6e
 800a524:	e7e3      	b.n	800a4ee <_free_r+0x106>
 800a526:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a52a:	d802      	bhi.n	800a532 <_free_r+0x14a>
 800a52c:	0be2      	lsrs	r2, r4, #15
 800a52e:	3277      	adds	r2, #119	; 0x77
 800a530:	e7dd      	b.n	800a4ee <_free_r+0x106>
 800a532:	f240 5154 	movw	r1, #1364	; 0x554
 800a536:	428a      	cmp	r2, r1
 800a538:	bf96      	itet	ls
 800a53a:	0ca2      	lsrls	r2, r4, #18
 800a53c:	227e      	movhi	r2, #126	; 0x7e
 800a53e:	327c      	addls	r2, #124	; 0x7c
 800a540:	e7d5      	b.n	800a4ee <_free_r+0x106>
 800a542:	6889      	ldr	r1, [r1, #8]
 800a544:	428e      	cmp	r6, r1
 800a546:	d004      	beq.n	800a552 <_free_r+0x16a>
 800a548:	684a      	ldr	r2, [r1, #4]
 800a54a:	f022 0203 	bic.w	r2, r2, #3
 800a54e:	42a2      	cmp	r2, r4
 800a550:	d8f7      	bhi.n	800a542 <_free_r+0x15a>
 800a552:	68ce      	ldr	r6, [r1, #12]
 800a554:	e7d9      	b.n	800a50a <_free_r+0x122>
 800a556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a558:	20000470 	.word	0x20000470
 800a55c:	2000087c 	.word	0x2000087c
 800a560:	20000fec 	.word	0x20000fec
 800a564:	20000478 	.word	0x20000478

0800a568 <__sfvwrite_r>:
 800a568:	6893      	ldr	r3, [r2, #8]
 800a56a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a56e:	4606      	mov	r6, r0
 800a570:	460c      	mov	r4, r1
 800a572:	4690      	mov	r8, r2
 800a574:	b91b      	cbnz	r3, 800a57e <__sfvwrite_r+0x16>
 800a576:	2000      	movs	r0, #0
 800a578:	b003      	add	sp, #12
 800a57a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a57e:	898b      	ldrh	r3, [r1, #12]
 800a580:	0718      	lsls	r0, r3, #28
 800a582:	d550      	bpl.n	800a626 <__sfvwrite_r+0xbe>
 800a584:	690b      	ldr	r3, [r1, #16]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d04d      	beq.n	800a626 <__sfvwrite_r+0xbe>
 800a58a:	89a3      	ldrh	r3, [r4, #12]
 800a58c:	f8d8 7000 	ldr.w	r7, [r8]
 800a590:	f013 0902 	ands.w	r9, r3, #2
 800a594:	d16c      	bne.n	800a670 <__sfvwrite_r+0x108>
 800a596:	f013 0301 	ands.w	r3, r3, #1
 800a59a:	f000 809c 	beq.w	800a6d6 <__sfvwrite_r+0x16e>
 800a59e:	4648      	mov	r0, r9
 800a5a0:	46ca      	mov	sl, r9
 800a5a2:	46cb      	mov	fp, r9
 800a5a4:	f1bb 0f00 	cmp.w	fp, #0
 800a5a8:	f000 8103 	beq.w	800a7b2 <__sfvwrite_r+0x24a>
 800a5ac:	b950      	cbnz	r0, 800a5c4 <__sfvwrite_r+0x5c>
 800a5ae:	465a      	mov	r2, fp
 800a5b0:	210a      	movs	r1, #10
 800a5b2:	4650      	mov	r0, sl
 800a5b4:	f000 f9b6 	bl	800a924 <memchr>
 800a5b8:	2800      	cmp	r0, #0
 800a5ba:	f000 80ff 	beq.w	800a7bc <__sfvwrite_r+0x254>
 800a5be:	3001      	adds	r0, #1
 800a5c0:	eba0 090a 	sub.w	r9, r0, sl
 800a5c4:	6820      	ldr	r0, [r4, #0]
 800a5c6:	6921      	ldr	r1, [r4, #16]
 800a5c8:	45d9      	cmp	r9, fp
 800a5ca:	464a      	mov	r2, r9
 800a5cc:	bf28      	it	cs
 800a5ce:	465a      	movcs	r2, fp
 800a5d0:	4288      	cmp	r0, r1
 800a5d2:	6963      	ldr	r3, [r4, #20]
 800a5d4:	f240 80f5 	bls.w	800a7c2 <__sfvwrite_r+0x25a>
 800a5d8:	68a5      	ldr	r5, [r4, #8]
 800a5da:	441d      	add	r5, r3
 800a5dc:	42aa      	cmp	r2, r5
 800a5de:	f340 80f0 	ble.w	800a7c2 <__sfvwrite_r+0x25a>
 800a5e2:	4651      	mov	r1, sl
 800a5e4:	462a      	mov	r2, r5
 800a5e6:	f000 f9b9 	bl	800a95c <memmove>
 800a5ea:	6823      	ldr	r3, [r4, #0]
 800a5ec:	4621      	mov	r1, r4
 800a5ee:	442b      	add	r3, r5
 800a5f0:	4630      	mov	r0, r6
 800a5f2:	6023      	str	r3, [r4, #0]
 800a5f4:	f7ff fdfc 	bl	800a1f0 <_fflush_r>
 800a5f8:	2800      	cmp	r0, #0
 800a5fa:	d167      	bne.n	800a6cc <__sfvwrite_r+0x164>
 800a5fc:	ebb9 0905 	subs.w	r9, r9, r5
 800a600:	f040 80f7 	bne.w	800a7f2 <__sfvwrite_r+0x28a>
 800a604:	4621      	mov	r1, r4
 800a606:	4630      	mov	r0, r6
 800a608:	f7ff fdf2 	bl	800a1f0 <_fflush_r>
 800a60c:	2800      	cmp	r0, #0
 800a60e:	d15d      	bne.n	800a6cc <__sfvwrite_r+0x164>
 800a610:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800a614:	44aa      	add	sl, r5
 800a616:	ebab 0b05 	sub.w	fp, fp, r5
 800a61a:	1b55      	subs	r5, r2, r5
 800a61c:	f8c8 5008 	str.w	r5, [r8, #8]
 800a620:	2d00      	cmp	r5, #0
 800a622:	d1bf      	bne.n	800a5a4 <__sfvwrite_r+0x3c>
 800a624:	e7a7      	b.n	800a576 <__sfvwrite_r+0xe>
 800a626:	4621      	mov	r1, r4
 800a628:	4630      	mov	r0, r6
 800a62a:	f7fe fe9d 	bl	8009368 <__swsetup_r>
 800a62e:	2800      	cmp	r0, #0
 800a630:	d0ab      	beq.n	800a58a <__sfvwrite_r+0x22>
 800a632:	f04f 30ff 	mov.w	r0, #4294967295
 800a636:	e79f      	b.n	800a578 <__sfvwrite_r+0x10>
 800a638:	e9d7 b900 	ldrd	fp, r9, [r7]
 800a63c:	3708      	adds	r7, #8
 800a63e:	f1b9 0f00 	cmp.w	r9, #0
 800a642:	d0f9      	beq.n	800a638 <__sfvwrite_r+0xd0>
 800a644:	45d1      	cmp	r9, sl
 800a646:	464b      	mov	r3, r9
 800a648:	465a      	mov	r2, fp
 800a64a:	bf28      	it	cs
 800a64c:	4653      	movcs	r3, sl
 800a64e:	4630      	mov	r0, r6
 800a650:	69e1      	ldr	r1, [r4, #28]
 800a652:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a654:	47a8      	blx	r5
 800a656:	2800      	cmp	r0, #0
 800a658:	dd38      	ble.n	800a6cc <__sfvwrite_r+0x164>
 800a65a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a65e:	4483      	add	fp, r0
 800a660:	eba9 0900 	sub.w	r9, r9, r0
 800a664:	1a18      	subs	r0, r3, r0
 800a666:	f8c8 0008 	str.w	r0, [r8, #8]
 800a66a:	2800      	cmp	r0, #0
 800a66c:	d1e7      	bne.n	800a63e <__sfvwrite_r+0xd6>
 800a66e:	e782      	b.n	800a576 <__sfvwrite_r+0xe>
 800a670:	f04f 0b00 	mov.w	fp, #0
 800a674:	f8df a180 	ldr.w	sl, [pc, #384]	; 800a7f8 <__sfvwrite_r+0x290>
 800a678:	46d9      	mov	r9, fp
 800a67a:	e7e0      	b.n	800a63e <__sfvwrite_r+0xd6>
 800a67c:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800a680:	3708      	adds	r7, #8
 800a682:	f1ba 0f00 	cmp.w	sl, #0
 800a686:	d0f9      	beq.n	800a67c <__sfvwrite_r+0x114>
 800a688:	89a3      	ldrh	r3, [r4, #12]
 800a68a:	68a2      	ldr	r2, [r4, #8]
 800a68c:	0599      	lsls	r1, r3, #22
 800a68e:	6820      	ldr	r0, [r4, #0]
 800a690:	d563      	bpl.n	800a75a <__sfvwrite_r+0x1f2>
 800a692:	4552      	cmp	r2, sl
 800a694:	d836      	bhi.n	800a704 <__sfvwrite_r+0x19c>
 800a696:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800a69a:	d033      	beq.n	800a704 <__sfvwrite_r+0x19c>
 800a69c:	6921      	ldr	r1, [r4, #16]
 800a69e:	6965      	ldr	r5, [r4, #20]
 800a6a0:	eba0 0b01 	sub.w	fp, r0, r1
 800a6a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a6a8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a6ac:	f10b 0201 	add.w	r2, fp, #1
 800a6b0:	106d      	asrs	r5, r5, #1
 800a6b2:	4452      	add	r2, sl
 800a6b4:	4295      	cmp	r5, r2
 800a6b6:	bf38      	it	cc
 800a6b8:	4615      	movcc	r5, r2
 800a6ba:	055b      	lsls	r3, r3, #21
 800a6bc:	d53d      	bpl.n	800a73a <__sfvwrite_r+0x1d2>
 800a6be:	4629      	mov	r1, r5
 800a6c0:	4630      	mov	r0, r6
 800a6c2:	f7fb fe7f 	bl	80063c4 <_malloc_r>
 800a6c6:	b948      	cbnz	r0, 800a6dc <__sfvwrite_r+0x174>
 800a6c8:	230c      	movs	r3, #12
 800a6ca:	6033      	str	r3, [r6, #0]
 800a6cc:	89a3      	ldrh	r3, [r4, #12]
 800a6ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a6d2:	81a3      	strh	r3, [r4, #12]
 800a6d4:	e7ad      	b.n	800a632 <__sfvwrite_r+0xca>
 800a6d6:	4699      	mov	r9, r3
 800a6d8:	469a      	mov	sl, r3
 800a6da:	e7d2      	b.n	800a682 <__sfvwrite_r+0x11a>
 800a6dc:	465a      	mov	r2, fp
 800a6de:	6921      	ldr	r1, [r4, #16]
 800a6e0:	9001      	str	r0, [sp, #4]
 800a6e2:	f000 f92d 	bl	800a940 <memcpy>
 800a6e6:	89a2      	ldrh	r2, [r4, #12]
 800a6e8:	9b01      	ldr	r3, [sp, #4]
 800a6ea:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a6ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a6f2:	81a2      	strh	r2, [r4, #12]
 800a6f4:	4652      	mov	r2, sl
 800a6f6:	6123      	str	r3, [r4, #16]
 800a6f8:	6165      	str	r5, [r4, #20]
 800a6fa:	445b      	add	r3, fp
 800a6fc:	eba5 050b 	sub.w	r5, r5, fp
 800a700:	6023      	str	r3, [r4, #0]
 800a702:	60a5      	str	r5, [r4, #8]
 800a704:	4552      	cmp	r2, sl
 800a706:	bf28      	it	cs
 800a708:	4652      	movcs	r2, sl
 800a70a:	4655      	mov	r5, sl
 800a70c:	4649      	mov	r1, r9
 800a70e:	6820      	ldr	r0, [r4, #0]
 800a710:	9201      	str	r2, [sp, #4]
 800a712:	f000 f923 	bl	800a95c <memmove>
 800a716:	68a3      	ldr	r3, [r4, #8]
 800a718:	9a01      	ldr	r2, [sp, #4]
 800a71a:	1a9b      	subs	r3, r3, r2
 800a71c:	60a3      	str	r3, [r4, #8]
 800a71e:	6823      	ldr	r3, [r4, #0]
 800a720:	441a      	add	r2, r3
 800a722:	6022      	str	r2, [r4, #0]
 800a724:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800a728:	44a9      	add	r9, r5
 800a72a:	ebaa 0a05 	sub.w	sl, sl, r5
 800a72e:	1b45      	subs	r5, r0, r5
 800a730:	f8c8 5008 	str.w	r5, [r8, #8]
 800a734:	2d00      	cmp	r5, #0
 800a736:	d1a4      	bne.n	800a682 <__sfvwrite_r+0x11a>
 800a738:	e71d      	b.n	800a576 <__sfvwrite_r+0xe>
 800a73a:	462a      	mov	r2, r5
 800a73c:	4630      	mov	r0, r6
 800a73e:	f000 fc5b 	bl	800aff8 <_realloc_r>
 800a742:	4603      	mov	r3, r0
 800a744:	2800      	cmp	r0, #0
 800a746:	d1d5      	bne.n	800a6f4 <__sfvwrite_r+0x18c>
 800a748:	4630      	mov	r0, r6
 800a74a:	6921      	ldr	r1, [r4, #16]
 800a74c:	f7ff fe4c 	bl	800a3e8 <_free_r>
 800a750:	89a3      	ldrh	r3, [r4, #12]
 800a752:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a756:	81a3      	strh	r3, [r4, #12]
 800a758:	e7b6      	b.n	800a6c8 <__sfvwrite_r+0x160>
 800a75a:	6923      	ldr	r3, [r4, #16]
 800a75c:	4283      	cmp	r3, r0
 800a75e:	d302      	bcc.n	800a766 <__sfvwrite_r+0x1fe>
 800a760:	6961      	ldr	r1, [r4, #20]
 800a762:	4551      	cmp	r1, sl
 800a764:	d915      	bls.n	800a792 <__sfvwrite_r+0x22a>
 800a766:	4552      	cmp	r2, sl
 800a768:	bf28      	it	cs
 800a76a:	4652      	movcs	r2, sl
 800a76c:	4615      	mov	r5, r2
 800a76e:	4649      	mov	r1, r9
 800a770:	f000 f8f4 	bl	800a95c <memmove>
 800a774:	68a3      	ldr	r3, [r4, #8]
 800a776:	6822      	ldr	r2, [r4, #0]
 800a778:	1b5b      	subs	r3, r3, r5
 800a77a:	442a      	add	r2, r5
 800a77c:	60a3      	str	r3, [r4, #8]
 800a77e:	6022      	str	r2, [r4, #0]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d1cf      	bne.n	800a724 <__sfvwrite_r+0x1bc>
 800a784:	4621      	mov	r1, r4
 800a786:	4630      	mov	r0, r6
 800a788:	f7ff fd32 	bl	800a1f0 <_fflush_r>
 800a78c:	2800      	cmp	r0, #0
 800a78e:	d0c9      	beq.n	800a724 <__sfvwrite_r+0x1bc>
 800a790:	e79c      	b.n	800a6cc <__sfvwrite_r+0x164>
 800a792:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800a796:	459a      	cmp	sl, r3
 800a798:	bf38      	it	cc
 800a79a:	4653      	movcc	r3, sl
 800a79c:	fb93 f3f1 	sdiv	r3, r3, r1
 800a7a0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a7a2:	434b      	muls	r3, r1
 800a7a4:	464a      	mov	r2, r9
 800a7a6:	4630      	mov	r0, r6
 800a7a8:	69e1      	ldr	r1, [r4, #28]
 800a7aa:	47a8      	blx	r5
 800a7ac:	1e05      	subs	r5, r0, #0
 800a7ae:	dcb9      	bgt.n	800a724 <__sfvwrite_r+0x1bc>
 800a7b0:	e78c      	b.n	800a6cc <__sfvwrite_r+0x164>
 800a7b2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a7b6:	2000      	movs	r0, #0
 800a7b8:	3708      	adds	r7, #8
 800a7ba:	e6f3      	b.n	800a5a4 <__sfvwrite_r+0x3c>
 800a7bc:	f10b 0901 	add.w	r9, fp, #1
 800a7c0:	e700      	b.n	800a5c4 <__sfvwrite_r+0x5c>
 800a7c2:	4293      	cmp	r3, r2
 800a7c4:	dc08      	bgt.n	800a7d8 <__sfvwrite_r+0x270>
 800a7c6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a7c8:	4652      	mov	r2, sl
 800a7ca:	4630      	mov	r0, r6
 800a7cc:	69e1      	ldr	r1, [r4, #28]
 800a7ce:	47a8      	blx	r5
 800a7d0:	1e05      	subs	r5, r0, #0
 800a7d2:	f73f af13 	bgt.w	800a5fc <__sfvwrite_r+0x94>
 800a7d6:	e779      	b.n	800a6cc <__sfvwrite_r+0x164>
 800a7d8:	4651      	mov	r1, sl
 800a7da:	9201      	str	r2, [sp, #4]
 800a7dc:	f000 f8be 	bl	800a95c <memmove>
 800a7e0:	9a01      	ldr	r2, [sp, #4]
 800a7e2:	68a3      	ldr	r3, [r4, #8]
 800a7e4:	4615      	mov	r5, r2
 800a7e6:	1a9b      	subs	r3, r3, r2
 800a7e8:	60a3      	str	r3, [r4, #8]
 800a7ea:	6823      	ldr	r3, [r4, #0]
 800a7ec:	4413      	add	r3, r2
 800a7ee:	6023      	str	r3, [r4, #0]
 800a7f0:	e704      	b.n	800a5fc <__sfvwrite_r+0x94>
 800a7f2:	2001      	movs	r0, #1
 800a7f4:	e70c      	b.n	800a610 <__sfvwrite_r+0xa8>
 800a7f6:	bf00      	nop
 800a7f8:	7ffffc00 	.word	0x7ffffc00

0800a7fc <_fwalk_reent>:
 800a7fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a800:	4606      	mov	r6, r0
 800a802:	4688      	mov	r8, r1
 800a804:	2700      	movs	r7, #0
 800a806:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800a80a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a80e:	f1b9 0901 	subs.w	r9, r9, #1
 800a812:	d505      	bpl.n	800a820 <_fwalk_reent+0x24>
 800a814:	6824      	ldr	r4, [r4, #0]
 800a816:	2c00      	cmp	r4, #0
 800a818:	d1f7      	bne.n	800a80a <_fwalk_reent+0xe>
 800a81a:	4638      	mov	r0, r7
 800a81c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a820:	89ab      	ldrh	r3, [r5, #12]
 800a822:	2b01      	cmp	r3, #1
 800a824:	d907      	bls.n	800a836 <_fwalk_reent+0x3a>
 800a826:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a82a:	3301      	adds	r3, #1
 800a82c:	d003      	beq.n	800a836 <_fwalk_reent+0x3a>
 800a82e:	4629      	mov	r1, r5
 800a830:	4630      	mov	r0, r6
 800a832:	47c0      	blx	r8
 800a834:	4307      	orrs	r7, r0
 800a836:	3568      	adds	r5, #104	; 0x68
 800a838:	e7e9      	b.n	800a80e <_fwalk_reent+0x12>
	...

0800a83c <_localeconv_r>:
 800a83c:	4800      	ldr	r0, [pc, #0]	; (800a840 <_localeconv_r+0x4>)
 800a83e:	4770      	bx	lr
 800a840:	20000974 	.word	0x20000974

0800a844 <__retarget_lock_init_recursive>:
 800a844:	4770      	bx	lr

0800a846 <__retarget_lock_close_recursive>:
 800a846:	4770      	bx	lr

0800a848 <__retarget_lock_acquire_recursive>:
 800a848:	4770      	bx	lr

0800a84a <__retarget_lock_release_recursive>:
 800a84a:	4770      	bx	lr

0800a84c <__swhatbuf_r>:
 800a84c:	b570      	push	{r4, r5, r6, lr}
 800a84e:	460e      	mov	r6, r1
 800a850:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a854:	4614      	mov	r4, r2
 800a856:	2900      	cmp	r1, #0
 800a858:	461d      	mov	r5, r3
 800a85a:	b096      	sub	sp, #88	; 0x58
 800a85c:	da09      	bge.n	800a872 <__swhatbuf_r+0x26>
 800a85e:	2200      	movs	r2, #0
 800a860:	89b3      	ldrh	r3, [r6, #12]
 800a862:	602a      	str	r2, [r5, #0]
 800a864:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a868:	d116      	bne.n	800a898 <__swhatbuf_r+0x4c>
 800a86a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a86e:	6023      	str	r3, [r4, #0]
 800a870:	e015      	b.n	800a89e <__swhatbuf_r+0x52>
 800a872:	466a      	mov	r2, sp
 800a874:	f001 fd2e 	bl	800c2d4 <_fstat_r>
 800a878:	2800      	cmp	r0, #0
 800a87a:	dbf0      	blt.n	800a85e <__swhatbuf_r+0x12>
 800a87c:	9a01      	ldr	r2, [sp, #4]
 800a87e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a882:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a886:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a88a:	425a      	negs	r2, r3
 800a88c:	415a      	adcs	r2, r3
 800a88e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a892:	602a      	str	r2, [r5, #0]
 800a894:	6023      	str	r3, [r4, #0]
 800a896:	e002      	b.n	800a89e <__swhatbuf_r+0x52>
 800a898:	2340      	movs	r3, #64	; 0x40
 800a89a:	4610      	mov	r0, r2
 800a89c:	6023      	str	r3, [r4, #0]
 800a89e:	b016      	add	sp, #88	; 0x58
 800a8a0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a8a4 <__smakebuf_r>:
 800a8a4:	898b      	ldrh	r3, [r1, #12]
 800a8a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a8a8:	079d      	lsls	r5, r3, #30
 800a8aa:	4606      	mov	r6, r0
 800a8ac:	460c      	mov	r4, r1
 800a8ae:	d507      	bpl.n	800a8c0 <__smakebuf_r+0x1c>
 800a8b0:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800a8b4:	6023      	str	r3, [r4, #0]
 800a8b6:	6123      	str	r3, [r4, #16]
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	6163      	str	r3, [r4, #20]
 800a8bc:	b002      	add	sp, #8
 800a8be:	bd70      	pop	{r4, r5, r6, pc}
 800a8c0:	466a      	mov	r2, sp
 800a8c2:	ab01      	add	r3, sp, #4
 800a8c4:	f7ff ffc2 	bl	800a84c <__swhatbuf_r>
 800a8c8:	9900      	ldr	r1, [sp, #0]
 800a8ca:	4605      	mov	r5, r0
 800a8cc:	4630      	mov	r0, r6
 800a8ce:	f7fb fd79 	bl	80063c4 <_malloc_r>
 800a8d2:	b948      	cbnz	r0, 800a8e8 <__smakebuf_r+0x44>
 800a8d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8d8:	059a      	lsls	r2, r3, #22
 800a8da:	d4ef      	bmi.n	800a8bc <__smakebuf_r+0x18>
 800a8dc:	f023 0303 	bic.w	r3, r3, #3
 800a8e0:	f043 0302 	orr.w	r3, r3, #2
 800a8e4:	81a3      	strh	r3, [r4, #12]
 800a8e6:	e7e3      	b.n	800a8b0 <__smakebuf_r+0xc>
 800a8e8:	4b0d      	ldr	r3, [pc, #52]	; (800a920 <__smakebuf_r+0x7c>)
 800a8ea:	63f3      	str	r3, [r6, #60]	; 0x3c
 800a8ec:	89a3      	ldrh	r3, [r4, #12]
 800a8ee:	6020      	str	r0, [r4, #0]
 800a8f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a8f4:	81a3      	strh	r3, [r4, #12]
 800a8f6:	9b00      	ldr	r3, [sp, #0]
 800a8f8:	6120      	str	r0, [r4, #16]
 800a8fa:	6163      	str	r3, [r4, #20]
 800a8fc:	9b01      	ldr	r3, [sp, #4]
 800a8fe:	b15b      	cbz	r3, 800a918 <__smakebuf_r+0x74>
 800a900:	4630      	mov	r0, r6
 800a902:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a906:	f001 fcf7 	bl	800c2f8 <_isatty_r>
 800a90a:	b128      	cbz	r0, 800a918 <__smakebuf_r+0x74>
 800a90c:	89a3      	ldrh	r3, [r4, #12]
 800a90e:	f023 0303 	bic.w	r3, r3, #3
 800a912:	f043 0301 	orr.w	r3, r3, #1
 800a916:	81a3      	strh	r3, [r4, #12]
 800a918:	89a0      	ldrh	r0, [r4, #12]
 800a91a:	4305      	orrs	r5, r0
 800a91c:	81a5      	strh	r5, [r4, #12]
 800a91e:	e7cd      	b.n	800a8bc <__smakebuf_r+0x18>
 800a920:	0800a28d 	.word	0x0800a28d

0800a924 <memchr>:
 800a924:	4603      	mov	r3, r0
 800a926:	b510      	push	{r4, lr}
 800a928:	b2c9      	uxtb	r1, r1
 800a92a:	4402      	add	r2, r0
 800a92c:	4293      	cmp	r3, r2
 800a92e:	4618      	mov	r0, r3
 800a930:	d101      	bne.n	800a936 <memchr+0x12>
 800a932:	2000      	movs	r0, #0
 800a934:	e003      	b.n	800a93e <memchr+0x1a>
 800a936:	7804      	ldrb	r4, [r0, #0]
 800a938:	3301      	adds	r3, #1
 800a93a:	428c      	cmp	r4, r1
 800a93c:	d1f6      	bne.n	800a92c <memchr+0x8>
 800a93e:	bd10      	pop	{r4, pc}

0800a940 <memcpy>:
 800a940:	440a      	add	r2, r1
 800a942:	4291      	cmp	r1, r2
 800a944:	f100 33ff 	add.w	r3, r0, #4294967295
 800a948:	d100      	bne.n	800a94c <memcpy+0xc>
 800a94a:	4770      	bx	lr
 800a94c:	b510      	push	{r4, lr}
 800a94e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a952:	4291      	cmp	r1, r2
 800a954:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a958:	d1f9      	bne.n	800a94e <memcpy+0xe>
 800a95a:	bd10      	pop	{r4, pc}

0800a95c <memmove>:
 800a95c:	4288      	cmp	r0, r1
 800a95e:	b510      	push	{r4, lr}
 800a960:	eb01 0402 	add.w	r4, r1, r2
 800a964:	d902      	bls.n	800a96c <memmove+0x10>
 800a966:	4284      	cmp	r4, r0
 800a968:	4623      	mov	r3, r4
 800a96a:	d807      	bhi.n	800a97c <memmove+0x20>
 800a96c:	1e43      	subs	r3, r0, #1
 800a96e:	42a1      	cmp	r1, r4
 800a970:	d008      	beq.n	800a984 <memmove+0x28>
 800a972:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a976:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a97a:	e7f8      	b.n	800a96e <memmove+0x12>
 800a97c:	4601      	mov	r1, r0
 800a97e:	4402      	add	r2, r0
 800a980:	428a      	cmp	r2, r1
 800a982:	d100      	bne.n	800a986 <memmove+0x2a>
 800a984:	bd10      	pop	{r4, pc}
 800a986:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a98a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a98e:	e7f7      	b.n	800a980 <memmove+0x24>

0800a990 <_Balloc>:
 800a990:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800a992:	b570      	push	{r4, r5, r6, lr}
 800a994:	4605      	mov	r5, r0
 800a996:	460c      	mov	r4, r1
 800a998:	b17b      	cbz	r3, 800a9ba <_Balloc+0x2a>
 800a99a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800a99c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800a9a0:	b9a0      	cbnz	r0, 800a9cc <_Balloc+0x3c>
 800a9a2:	2101      	movs	r1, #1
 800a9a4:	fa01 f604 	lsl.w	r6, r1, r4
 800a9a8:	1d72      	adds	r2, r6, #5
 800a9aa:	4628      	mov	r0, r5
 800a9ac:	0092      	lsls	r2, r2, #2
 800a9ae:	f001 fb7f 	bl	800c0b0 <_calloc_r>
 800a9b2:	b148      	cbz	r0, 800a9c8 <_Balloc+0x38>
 800a9b4:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800a9b8:	e00b      	b.n	800a9d2 <_Balloc+0x42>
 800a9ba:	2221      	movs	r2, #33	; 0x21
 800a9bc:	2104      	movs	r1, #4
 800a9be:	f001 fb77 	bl	800c0b0 <_calloc_r>
 800a9c2:	64e8      	str	r0, [r5, #76]	; 0x4c
 800a9c4:	2800      	cmp	r0, #0
 800a9c6:	d1e8      	bne.n	800a99a <_Balloc+0xa>
 800a9c8:	2000      	movs	r0, #0
 800a9ca:	bd70      	pop	{r4, r5, r6, pc}
 800a9cc:	6802      	ldr	r2, [r0, #0]
 800a9ce:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a9d8:	e7f7      	b.n	800a9ca <_Balloc+0x3a>

0800a9da <_Bfree>:
 800a9da:	b131      	cbz	r1, 800a9ea <_Bfree+0x10>
 800a9dc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800a9de:	684a      	ldr	r2, [r1, #4]
 800a9e0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a9e4:	6008      	str	r0, [r1, #0]
 800a9e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a9ea:	4770      	bx	lr

0800a9ec <__multadd>:
 800a9ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9f0:	4698      	mov	r8, r3
 800a9f2:	460c      	mov	r4, r1
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	690e      	ldr	r6, [r1, #16]
 800a9f8:	4607      	mov	r7, r0
 800a9fa:	f101 0014 	add.w	r0, r1, #20
 800a9fe:	6805      	ldr	r5, [r0, #0]
 800aa00:	3301      	adds	r3, #1
 800aa02:	b2a9      	uxth	r1, r5
 800aa04:	fb02 8101 	mla	r1, r2, r1, r8
 800aa08:	0c2d      	lsrs	r5, r5, #16
 800aa0a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800aa0e:	fb02 c505 	mla	r5, r2, r5, ip
 800aa12:	b289      	uxth	r1, r1
 800aa14:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800aa18:	429e      	cmp	r6, r3
 800aa1a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800aa1e:	f840 1b04 	str.w	r1, [r0], #4
 800aa22:	dcec      	bgt.n	800a9fe <__multadd+0x12>
 800aa24:	f1b8 0f00 	cmp.w	r8, #0
 800aa28:	d022      	beq.n	800aa70 <__multadd+0x84>
 800aa2a:	68a3      	ldr	r3, [r4, #8]
 800aa2c:	42b3      	cmp	r3, r6
 800aa2e:	dc19      	bgt.n	800aa64 <__multadd+0x78>
 800aa30:	6861      	ldr	r1, [r4, #4]
 800aa32:	4638      	mov	r0, r7
 800aa34:	3101      	adds	r1, #1
 800aa36:	f7ff ffab 	bl	800a990 <_Balloc>
 800aa3a:	4605      	mov	r5, r0
 800aa3c:	b928      	cbnz	r0, 800aa4a <__multadd+0x5e>
 800aa3e:	4602      	mov	r2, r0
 800aa40:	21b5      	movs	r1, #181	; 0xb5
 800aa42:	4b0d      	ldr	r3, [pc, #52]	; (800aa78 <__multadd+0x8c>)
 800aa44:	480d      	ldr	r0, [pc, #52]	; (800aa7c <__multadd+0x90>)
 800aa46:	f001 fb15 	bl	800c074 <__assert_func>
 800aa4a:	6922      	ldr	r2, [r4, #16]
 800aa4c:	f104 010c 	add.w	r1, r4, #12
 800aa50:	3202      	adds	r2, #2
 800aa52:	0092      	lsls	r2, r2, #2
 800aa54:	300c      	adds	r0, #12
 800aa56:	f7ff ff73 	bl	800a940 <memcpy>
 800aa5a:	4621      	mov	r1, r4
 800aa5c:	4638      	mov	r0, r7
 800aa5e:	f7ff ffbc 	bl	800a9da <_Bfree>
 800aa62:	462c      	mov	r4, r5
 800aa64:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800aa68:	3601      	adds	r6, #1
 800aa6a:	f8c3 8014 	str.w	r8, [r3, #20]
 800aa6e:	6126      	str	r6, [r4, #16]
 800aa70:	4620      	mov	r0, r4
 800aa72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa76:	bf00      	nop
 800aa78:	0800ddad 	.word	0x0800ddad
 800aa7c:	0800de1d 	.word	0x0800de1d

0800aa80 <__hi0bits>:
 800aa80:	0c02      	lsrs	r2, r0, #16
 800aa82:	0412      	lsls	r2, r2, #16
 800aa84:	4603      	mov	r3, r0
 800aa86:	b9ca      	cbnz	r2, 800aabc <__hi0bits+0x3c>
 800aa88:	0403      	lsls	r3, r0, #16
 800aa8a:	2010      	movs	r0, #16
 800aa8c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800aa90:	bf04      	itt	eq
 800aa92:	021b      	lsleq	r3, r3, #8
 800aa94:	3008      	addeq	r0, #8
 800aa96:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800aa9a:	bf04      	itt	eq
 800aa9c:	011b      	lsleq	r3, r3, #4
 800aa9e:	3004      	addeq	r0, #4
 800aaa0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800aaa4:	bf04      	itt	eq
 800aaa6:	009b      	lsleq	r3, r3, #2
 800aaa8:	3002      	addeq	r0, #2
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	db05      	blt.n	800aaba <__hi0bits+0x3a>
 800aaae:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800aab2:	f100 0001 	add.w	r0, r0, #1
 800aab6:	bf08      	it	eq
 800aab8:	2020      	moveq	r0, #32
 800aaba:	4770      	bx	lr
 800aabc:	2000      	movs	r0, #0
 800aabe:	e7e5      	b.n	800aa8c <__hi0bits+0xc>

0800aac0 <__lo0bits>:
 800aac0:	6803      	ldr	r3, [r0, #0]
 800aac2:	4602      	mov	r2, r0
 800aac4:	f013 0007 	ands.w	r0, r3, #7
 800aac8:	d00b      	beq.n	800aae2 <__lo0bits+0x22>
 800aaca:	07d9      	lsls	r1, r3, #31
 800aacc:	d422      	bmi.n	800ab14 <__lo0bits+0x54>
 800aace:	0798      	lsls	r0, r3, #30
 800aad0:	bf49      	itett	mi
 800aad2:	085b      	lsrmi	r3, r3, #1
 800aad4:	089b      	lsrpl	r3, r3, #2
 800aad6:	2001      	movmi	r0, #1
 800aad8:	6013      	strmi	r3, [r2, #0]
 800aada:	bf5c      	itt	pl
 800aadc:	2002      	movpl	r0, #2
 800aade:	6013      	strpl	r3, [r2, #0]
 800aae0:	4770      	bx	lr
 800aae2:	b299      	uxth	r1, r3
 800aae4:	b909      	cbnz	r1, 800aaea <__lo0bits+0x2a>
 800aae6:	2010      	movs	r0, #16
 800aae8:	0c1b      	lsrs	r3, r3, #16
 800aaea:	f013 0fff 	tst.w	r3, #255	; 0xff
 800aaee:	bf04      	itt	eq
 800aaf0:	0a1b      	lsreq	r3, r3, #8
 800aaf2:	3008      	addeq	r0, #8
 800aaf4:	0719      	lsls	r1, r3, #28
 800aaf6:	bf04      	itt	eq
 800aaf8:	091b      	lsreq	r3, r3, #4
 800aafa:	3004      	addeq	r0, #4
 800aafc:	0799      	lsls	r1, r3, #30
 800aafe:	bf04      	itt	eq
 800ab00:	089b      	lsreq	r3, r3, #2
 800ab02:	3002      	addeq	r0, #2
 800ab04:	07d9      	lsls	r1, r3, #31
 800ab06:	d403      	bmi.n	800ab10 <__lo0bits+0x50>
 800ab08:	085b      	lsrs	r3, r3, #1
 800ab0a:	f100 0001 	add.w	r0, r0, #1
 800ab0e:	d003      	beq.n	800ab18 <__lo0bits+0x58>
 800ab10:	6013      	str	r3, [r2, #0]
 800ab12:	4770      	bx	lr
 800ab14:	2000      	movs	r0, #0
 800ab16:	4770      	bx	lr
 800ab18:	2020      	movs	r0, #32
 800ab1a:	4770      	bx	lr

0800ab1c <__i2b>:
 800ab1c:	b510      	push	{r4, lr}
 800ab1e:	460c      	mov	r4, r1
 800ab20:	2101      	movs	r1, #1
 800ab22:	f7ff ff35 	bl	800a990 <_Balloc>
 800ab26:	4602      	mov	r2, r0
 800ab28:	b928      	cbnz	r0, 800ab36 <__i2b+0x1a>
 800ab2a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ab2e:	4b04      	ldr	r3, [pc, #16]	; (800ab40 <__i2b+0x24>)
 800ab30:	4804      	ldr	r0, [pc, #16]	; (800ab44 <__i2b+0x28>)
 800ab32:	f001 fa9f 	bl	800c074 <__assert_func>
 800ab36:	2301      	movs	r3, #1
 800ab38:	6144      	str	r4, [r0, #20]
 800ab3a:	6103      	str	r3, [r0, #16]
 800ab3c:	bd10      	pop	{r4, pc}
 800ab3e:	bf00      	nop
 800ab40:	0800ddad 	.word	0x0800ddad
 800ab44:	0800de1d 	.word	0x0800de1d

0800ab48 <__multiply>:
 800ab48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab4c:	4614      	mov	r4, r2
 800ab4e:	690a      	ldr	r2, [r1, #16]
 800ab50:	6923      	ldr	r3, [r4, #16]
 800ab52:	460d      	mov	r5, r1
 800ab54:	429a      	cmp	r2, r3
 800ab56:	bfbe      	ittt	lt
 800ab58:	460b      	movlt	r3, r1
 800ab5a:	4625      	movlt	r5, r4
 800ab5c:	461c      	movlt	r4, r3
 800ab5e:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800ab62:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ab66:	68ab      	ldr	r3, [r5, #8]
 800ab68:	6869      	ldr	r1, [r5, #4]
 800ab6a:	eb0a 0709 	add.w	r7, sl, r9
 800ab6e:	42bb      	cmp	r3, r7
 800ab70:	b085      	sub	sp, #20
 800ab72:	bfb8      	it	lt
 800ab74:	3101      	addlt	r1, #1
 800ab76:	f7ff ff0b 	bl	800a990 <_Balloc>
 800ab7a:	b930      	cbnz	r0, 800ab8a <__multiply+0x42>
 800ab7c:	4602      	mov	r2, r0
 800ab7e:	f240 115d 	movw	r1, #349	; 0x15d
 800ab82:	4b41      	ldr	r3, [pc, #260]	; (800ac88 <__multiply+0x140>)
 800ab84:	4841      	ldr	r0, [pc, #260]	; (800ac8c <__multiply+0x144>)
 800ab86:	f001 fa75 	bl	800c074 <__assert_func>
 800ab8a:	f100 0614 	add.w	r6, r0, #20
 800ab8e:	4633      	mov	r3, r6
 800ab90:	2200      	movs	r2, #0
 800ab92:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800ab96:	4543      	cmp	r3, r8
 800ab98:	d31e      	bcc.n	800abd8 <__multiply+0x90>
 800ab9a:	f105 0c14 	add.w	ip, r5, #20
 800ab9e:	f104 0314 	add.w	r3, r4, #20
 800aba2:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800aba6:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800abaa:	9202      	str	r2, [sp, #8]
 800abac:	ebac 0205 	sub.w	r2, ip, r5
 800abb0:	3a15      	subs	r2, #21
 800abb2:	f022 0203 	bic.w	r2, r2, #3
 800abb6:	3204      	adds	r2, #4
 800abb8:	f105 0115 	add.w	r1, r5, #21
 800abbc:	458c      	cmp	ip, r1
 800abbe:	bf38      	it	cc
 800abc0:	2204      	movcc	r2, #4
 800abc2:	9201      	str	r2, [sp, #4]
 800abc4:	9a02      	ldr	r2, [sp, #8]
 800abc6:	9303      	str	r3, [sp, #12]
 800abc8:	429a      	cmp	r2, r3
 800abca:	d808      	bhi.n	800abde <__multiply+0x96>
 800abcc:	2f00      	cmp	r7, #0
 800abce:	dc55      	bgt.n	800ac7c <__multiply+0x134>
 800abd0:	6107      	str	r7, [r0, #16]
 800abd2:	b005      	add	sp, #20
 800abd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abd8:	f843 2b04 	str.w	r2, [r3], #4
 800abdc:	e7db      	b.n	800ab96 <__multiply+0x4e>
 800abde:	f8b3 a000 	ldrh.w	sl, [r3]
 800abe2:	f1ba 0f00 	cmp.w	sl, #0
 800abe6:	d020      	beq.n	800ac2a <__multiply+0xe2>
 800abe8:	46b1      	mov	r9, r6
 800abea:	2200      	movs	r2, #0
 800abec:	f105 0e14 	add.w	lr, r5, #20
 800abf0:	f85e 4b04 	ldr.w	r4, [lr], #4
 800abf4:	f8d9 b000 	ldr.w	fp, [r9]
 800abf8:	b2a1      	uxth	r1, r4
 800abfa:	fa1f fb8b 	uxth.w	fp, fp
 800abfe:	fb0a b101 	mla	r1, sl, r1, fp
 800ac02:	4411      	add	r1, r2
 800ac04:	f8d9 2000 	ldr.w	r2, [r9]
 800ac08:	0c24      	lsrs	r4, r4, #16
 800ac0a:	0c12      	lsrs	r2, r2, #16
 800ac0c:	fb0a 2404 	mla	r4, sl, r4, r2
 800ac10:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800ac14:	b289      	uxth	r1, r1
 800ac16:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ac1a:	45f4      	cmp	ip, lr
 800ac1c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800ac20:	f849 1b04 	str.w	r1, [r9], #4
 800ac24:	d8e4      	bhi.n	800abf0 <__multiply+0xa8>
 800ac26:	9901      	ldr	r1, [sp, #4]
 800ac28:	5072      	str	r2, [r6, r1]
 800ac2a:	9a03      	ldr	r2, [sp, #12]
 800ac2c:	3304      	adds	r3, #4
 800ac2e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ac32:	f1b9 0f00 	cmp.w	r9, #0
 800ac36:	d01f      	beq.n	800ac78 <__multiply+0x130>
 800ac38:	46b6      	mov	lr, r6
 800ac3a:	f04f 0a00 	mov.w	sl, #0
 800ac3e:	6834      	ldr	r4, [r6, #0]
 800ac40:	f105 0114 	add.w	r1, r5, #20
 800ac44:	880a      	ldrh	r2, [r1, #0]
 800ac46:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ac4a:	b2a4      	uxth	r4, r4
 800ac4c:	fb09 b202 	mla	r2, r9, r2, fp
 800ac50:	4492      	add	sl, r2
 800ac52:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800ac56:	f84e 4b04 	str.w	r4, [lr], #4
 800ac5a:	f851 4b04 	ldr.w	r4, [r1], #4
 800ac5e:	f8be 2000 	ldrh.w	r2, [lr]
 800ac62:	0c24      	lsrs	r4, r4, #16
 800ac64:	fb09 2404 	mla	r4, r9, r4, r2
 800ac68:	458c      	cmp	ip, r1
 800ac6a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800ac6e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ac72:	d8e7      	bhi.n	800ac44 <__multiply+0xfc>
 800ac74:	9a01      	ldr	r2, [sp, #4]
 800ac76:	50b4      	str	r4, [r6, r2]
 800ac78:	3604      	adds	r6, #4
 800ac7a:	e7a3      	b.n	800abc4 <__multiply+0x7c>
 800ac7c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d1a5      	bne.n	800abd0 <__multiply+0x88>
 800ac84:	3f01      	subs	r7, #1
 800ac86:	e7a1      	b.n	800abcc <__multiply+0x84>
 800ac88:	0800ddad 	.word	0x0800ddad
 800ac8c:	0800de1d 	.word	0x0800de1d

0800ac90 <__pow5mult>:
 800ac90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac94:	4615      	mov	r5, r2
 800ac96:	f012 0203 	ands.w	r2, r2, #3
 800ac9a:	4606      	mov	r6, r0
 800ac9c:	460f      	mov	r7, r1
 800ac9e:	d007      	beq.n	800acb0 <__pow5mult+0x20>
 800aca0:	4c1a      	ldr	r4, [pc, #104]	; (800ad0c <__pow5mult+0x7c>)
 800aca2:	3a01      	subs	r2, #1
 800aca4:	2300      	movs	r3, #0
 800aca6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800acaa:	f7ff fe9f 	bl	800a9ec <__multadd>
 800acae:	4607      	mov	r7, r0
 800acb0:	10ad      	asrs	r5, r5, #2
 800acb2:	d027      	beq.n	800ad04 <__pow5mult+0x74>
 800acb4:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800acb6:	b944      	cbnz	r4, 800acca <__pow5mult+0x3a>
 800acb8:	f240 2171 	movw	r1, #625	; 0x271
 800acbc:	4630      	mov	r0, r6
 800acbe:	f7ff ff2d 	bl	800ab1c <__i2b>
 800acc2:	2300      	movs	r3, #0
 800acc4:	4604      	mov	r4, r0
 800acc6:	64b0      	str	r0, [r6, #72]	; 0x48
 800acc8:	6003      	str	r3, [r0, #0]
 800acca:	f04f 0900 	mov.w	r9, #0
 800acce:	07eb      	lsls	r3, r5, #31
 800acd0:	d50a      	bpl.n	800ace8 <__pow5mult+0x58>
 800acd2:	4639      	mov	r1, r7
 800acd4:	4622      	mov	r2, r4
 800acd6:	4630      	mov	r0, r6
 800acd8:	f7ff ff36 	bl	800ab48 <__multiply>
 800acdc:	4680      	mov	r8, r0
 800acde:	4639      	mov	r1, r7
 800ace0:	4630      	mov	r0, r6
 800ace2:	f7ff fe7a 	bl	800a9da <_Bfree>
 800ace6:	4647      	mov	r7, r8
 800ace8:	106d      	asrs	r5, r5, #1
 800acea:	d00b      	beq.n	800ad04 <__pow5mult+0x74>
 800acec:	6820      	ldr	r0, [r4, #0]
 800acee:	b938      	cbnz	r0, 800ad00 <__pow5mult+0x70>
 800acf0:	4622      	mov	r2, r4
 800acf2:	4621      	mov	r1, r4
 800acf4:	4630      	mov	r0, r6
 800acf6:	f7ff ff27 	bl	800ab48 <__multiply>
 800acfa:	6020      	str	r0, [r4, #0]
 800acfc:	f8c0 9000 	str.w	r9, [r0]
 800ad00:	4604      	mov	r4, r0
 800ad02:	e7e4      	b.n	800acce <__pow5mult+0x3e>
 800ad04:	4638      	mov	r0, r7
 800ad06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad0a:	bf00      	nop
 800ad0c:	0800df70 	.word	0x0800df70

0800ad10 <__lshift>:
 800ad10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad14:	460c      	mov	r4, r1
 800ad16:	4607      	mov	r7, r0
 800ad18:	4691      	mov	r9, r2
 800ad1a:	6923      	ldr	r3, [r4, #16]
 800ad1c:	6849      	ldr	r1, [r1, #4]
 800ad1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ad22:	68a3      	ldr	r3, [r4, #8]
 800ad24:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ad28:	f108 0601 	add.w	r6, r8, #1
 800ad2c:	42b3      	cmp	r3, r6
 800ad2e:	db0b      	blt.n	800ad48 <__lshift+0x38>
 800ad30:	4638      	mov	r0, r7
 800ad32:	f7ff fe2d 	bl	800a990 <_Balloc>
 800ad36:	4605      	mov	r5, r0
 800ad38:	b948      	cbnz	r0, 800ad4e <__lshift+0x3e>
 800ad3a:	4602      	mov	r2, r0
 800ad3c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ad40:	4b27      	ldr	r3, [pc, #156]	; (800ade0 <__lshift+0xd0>)
 800ad42:	4828      	ldr	r0, [pc, #160]	; (800ade4 <__lshift+0xd4>)
 800ad44:	f001 f996 	bl	800c074 <__assert_func>
 800ad48:	3101      	adds	r1, #1
 800ad4a:	005b      	lsls	r3, r3, #1
 800ad4c:	e7ee      	b.n	800ad2c <__lshift+0x1c>
 800ad4e:	2300      	movs	r3, #0
 800ad50:	f100 0114 	add.w	r1, r0, #20
 800ad54:	f100 0210 	add.w	r2, r0, #16
 800ad58:	4618      	mov	r0, r3
 800ad5a:	4553      	cmp	r3, sl
 800ad5c:	db33      	blt.n	800adc6 <__lshift+0xb6>
 800ad5e:	6920      	ldr	r0, [r4, #16]
 800ad60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ad64:	f104 0314 	add.w	r3, r4, #20
 800ad68:	f019 091f 	ands.w	r9, r9, #31
 800ad6c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ad70:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ad74:	d02b      	beq.n	800adce <__lshift+0xbe>
 800ad76:	468a      	mov	sl, r1
 800ad78:	2200      	movs	r2, #0
 800ad7a:	f1c9 0e20 	rsb	lr, r9, #32
 800ad7e:	6818      	ldr	r0, [r3, #0]
 800ad80:	fa00 f009 	lsl.w	r0, r0, r9
 800ad84:	4302      	orrs	r2, r0
 800ad86:	f84a 2b04 	str.w	r2, [sl], #4
 800ad8a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad8e:	459c      	cmp	ip, r3
 800ad90:	fa22 f20e 	lsr.w	r2, r2, lr
 800ad94:	d8f3      	bhi.n	800ad7e <__lshift+0x6e>
 800ad96:	ebac 0304 	sub.w	r3, ip, r4
 800ad9a:	3b15      	subs	r3, #21
 800ad9c:	f023 0303 	bic.w	r3, r3, #3
 800ada0:	3304      	adds	r3, #4
 800ada2:	f104 0015 	add.w	r0, r4, #21
 800ada6:	4584      	cmp	ip, r0
 800ada8:	bf38      	it	cc
 800adaa:	2304      	movcc	r3, #4
 800adac:	50ca      	str	r2, [r1, r3]
 800adae:	b10a      	cbz	r2, 800adb4 <__lshift+0xa4>
 800adb0:	f108 0602 	add.w	r6, r8, #2
 800adb4:	3e01      	subs	r6, #1
 800adb6:	4638      	mov	r0, r7
 800adb8:	4621      	mov	r1, r4
 800adba:	612e      	str	r6, [r5, #16]
 800adbc:	f7ff fe0d 	bl	800a9da <_Bfree>
 800adc0:	4628      	mov	r0, r5
 800adc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adc6:	f842 0f04 	str.w	r0, [r2, #4]!
 800adca:	3301      	adds	r3, #1
 800adcc:	e7c5      	b.n	800ad5a <__lshift+0x4a>
 800adce:	3904      	subs	r1, #4
 800add0:	f853 2b04 	ldr.w	r2, [r3], #4
 800add4:	459c      	cmp	ip, r3
 800add6:	f841 2f04 	str.w	r2, [r1, #4]!
 800adda:	d8f9      	bhi.n	800add0 <__lshift+0xc0>
 800addc:	e7ea      	b.n	800adb4 <__lshift+0xa4>
 800adde:	bf00      	nop
 800ade0:	0800ddad 	.word	0x0800ddad
 800ade4:	0800de1d 	.word	0x0800de1d

0800ade8 <__mcmp>:
 800ade8:	4603      	mov	r3, r0
 800adea:	690a      	ldr	r2, [r1, #16]
 800adec:	6900      	ldr	r0, [r0, #16]
 800adee:	b530      	push	{r4, r5, lr}
 800adf0:	1a80      	subs	r0, r0, r2
 800adf2:	d10d      	bne.n	800ae10 <__mcmp+0x28>
 800adf4:	3314      	adds	r3, #20
 800adf6:	3114      	adds	r1, #20
 800adf8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800adfc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ae00:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ae04:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ae08:	4295      	cmp	r5, r2
 800ae0a:	d002      	beq.n	800ae12 <__mcmp+0x2a>
 800ae0c:	d304      	bcc.n	800ae18 <__mcmp+0x30>
 800ae0e:	2001      	movs	r0, #1
 800ae10:	bd30      	pop	{r4, r5, pc}
 800ae12:	42a3      	cmp	r3, r4
 800ae14:	d3f4      	bcc.n	800ae00 <__mcmp+0x18>
 800ae16:	e7fb      	b.n	800ae10 <__mcmp+0x28>
 800ae18:	f04f 30ff 	mov.w	r0, #4294967295
 800ae1c:	e7f8      	b.n	800ae10 <__mcmp+0x28>
	...

0800ae20 <__mdiff>:
 800ae20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae24:	460c      	mov	r4, r1
 800ae26:	4606      	mov	r6, r0
 800ae28:	4611      	mov	r1, r2
 800ae2a:	4620      	mov	r0, r4
 800ae2c:	4692      	mov	sl, r2
 800ae2e:	f7ff ffdb 	bl	800ade8 <__mcmp>
 800ae32:	1e05      	subs	r5, r0, #0
 800ae34:	d111      	bne.n	800ae5a <__mdiff+0x3a>
 800ae36:	4629      	mov	r1, r5
 800ae38:	4630      	mov	r0, r6
 800ae3a:	f7ff fda9 	bl	800a990 <_Balloc>
 800ae3e:	4602      	mov	r2, r0
 800ae40:	b928      	cbnz	r0, 800ae4e <__mdiff+0x2e>
 800ae42:	f240 2132 	movw	r1, #562	; 0x232
 800ae46:	4b3c      	ldr	r3, [pc, #240]	; (800af38 <__mdiff+0x118>)
 800ae48:	483c      	ldr	r0, [pc, #240]	; (800af3c <__mdiff+0x11c>)
 800ae4a:	f001 f913 	bl	800c074 <__assert_func>
 800ae4e:	2301      	movs	r3, #1
 800ae50:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ae54:	4610      	mov	r0, r2
 800ae56:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae5a:	bfa4      	itt	ge
 800ae5c:	4653      	movge	r3, sl
 800ae5e:	46a2      	movge	sl, r4
 800ae60:	4630      	mov	r0, r6
 800ae62:	f8da 1004 	ldr.w	r1, [sl, #4]
 800ae66:	bfa6      	itte	ge
 800ae68:	461c      	movge	r4, r3
 800ae6a:	2500      	movge	r5, #0
 800ae6c:	2501      	movlt	r5, #1
 800ae6e:	f7ff fd8f 	bl	800a990 <_Balloc>
 800ae72:	4602      	mov	r2, r0
 800ae74:	b918      	cbnz	r0, 800ae7e <__mdiff+0x5e>
 800ae76:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ae7a:	4b2f      	ldr	r3, [pc, #188]	; (800af38 <__mdiff+0x118>)
 800ae7c:	e7e4      	b.n	800ae48 <__mdiff+0x28>
 800ae7e:	f100 0814 	add.w	r8, r0, #20
 800ae82:	f8da 7010 	ldr.w	r7, [sl, #16]
 800ae86:	60c5      	str	r5, [r0, #12]
 800ae88:	f04f 0c00 	mov.w	ip, #0
 800ae8c:	f10a 0514 	add.w	r5, sl, #20
 800ae90:	f10a 0010 	add.w	r0, sl, #16
 800ae94:	46c2      	mov	sl, r8
 800ae96:	6926      	ldr	r6, [r4, #16]
 800ae98:	f104 0914 	add.w	r9, r4, #20
 800ae9c:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800aea0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800aea4:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800aea8:	f859 3b04 	ldr.w	r3, [r9], #4
 800aeac:	fa1f f18b 	uxth.w	r1, fp
 800aeb0:	4461      	add	r1, ip
 800aeb2:	fa1f fc83 	uxth.w	ip, r3
 800aeb6:	0c1b      	lsrs	r3, r3, #16
 800aeb8:	eba1 010c 	sub.w	r1, r1, ip
 800aebc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800aec0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800aec4:	b289      	uxth	r1, r1
 800aec6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800aeca:	454e      	cmp	r6, r9
 800aecc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800aed0:	f84a 3b04 	str.w	r3, [sl], #4
 800aed4:	d8e6      	bhi.n	800aea4 <__mdiff+0x84>
 800aed6:	1b33      	subs	r3, r6, r4
 800aed8:	3b15      	subs	r3, #21
 800aeda:	f023 0303 	bic.w	r3, r3, #3
 800aede:	3415      	adds	r4, #21
 800aee0:	3304      	adds	r3, #4
 800aee2:	42a6      	cmp	r6, r4
 800aee4:	bf38      	it	cc
 800aee6:	2304      	movcc	r3, #4
 800aee8:	441d      	add	r5, r3
 800aeea:	4443      	add	r3, r8
 800aeec:	461e      	mov	r6, r3
 800aeee:	462c      	mov	r4, r5
 800aef0:	4574      	cmp	r4, lr
 800aef2:	d30e      	bcc.n	800af12 <__mdiff+0xf2>
 800aef4:	f10e 0103 	add.w	r1, lr, #3
 800aef8:	1b49      	subs	r1, r1, r5
 800aefa:	f021 0103 	bic.w	r1, r1, #3
 800aefe:	3d03      	subs	r5, #3
 800af00:	45ae      	cmp	lr, r5
 800af02:	bf38      	it	cc
 800af04:	2100      	movcc	r1, #0
 800af06:	4419      	add	r1, r3
 800af08:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800af0c:	b18b      	cbz	r3, 800af32 <__mdiff+0x112>
 800af0e:	6117      	str	r7, [r2, #16]
 800af10:	e7a0      	b.n	800ae54 <__mdiff+0x34>
 800af12:	f854 8b04 	ldr.w	r8, [r4], #4
 800af16:	fa1f f188 	uxth.w	r1, r8
 800af1a:	4461      	add	r1, ip
 800af1c:	1408      	asrs	r0, r1, #16
 800af1e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800af22:	b289      	uxth	r1, r1
 800af24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800af28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800af2c:	f846 1b04 	str.w	r1, [r6], #4
 800af30:	e7de      	b.n	800aef0 <__mdiff+0xd0>
 800af32:	3f01      	subs	r7, #1
 800af34:	e7e8      	b.n	800af08 <__mdiff+0xe8>
 800af36:	bf00      	nop
 800af38:	0800ddad 	.word	0x0800ddad
 800af3c:	0800de1d 	.word	0x0800de1d

0800af40 <__d2b>:
 800af40:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800af44:	2101      	movs	r1, #1
 800af46:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800af4a:	4690      	mov	r8, r2
 800af4c:	461d      	mov	r5, r3
 800af4e:	f7ff fd1f 	bl	800a990 <_Balloc>
 800af52:	4604      	mov	r4, r0
 800af54:	b930      	cbnz	r0, 800af64 <__d2b+0x24>
 800af56:	4602      	mov	r2, r0
 800af58:	f240 310a 	movw	r1, #778	; 0x30a
 800af5c:	4b24      	ldr	r3, [pc, #144]	; (800aff0 <__d2b+0xb0>)
 800af5e:	4825      	ldr	r0, [pc, #148]	; (800aff4 <__d2b+0xb4>)
 800af60:	f001 f888 	bl	800c074 <__assert_func>
 800af64:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800af68:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800af6c:	bb2d      	cbnz	r5, 800afba <__d2b+0x7a>
 800af6e:	9301      	str	r3, [sp, #4]
 800af70:	f1b8 0300 	subs.w	r3, r8, #0
 800af74:	d026      	beq.n	800afc4 <__d2b+0x84>
 800af76:	4668      	mov	r0, sp
 800af78:	9300      	str	r3, [sp, #0]
 800af7a:	f7ff fda1 	bl	800aac0 <__lo0bits>
 800af7e:	9900      	ldr	r1, [sp, #0]
 800af80:	b1f0      	cbz	r0, 800afc0 <__d2b+0x80>
 800af82:	9a01      	ldr	r2, [sp, #4]
 800af84:	f1c0 0320 	rsb	r3, r0, #32
 800af88:	fa02 f303 	lsl.w	r3, r2, r3
 800af8c:	430b      	orrs	r3, r1
 800af8e:	40c2      	lsrs	r2, r0
 800af90:	6163      	str	r3, [r4, #20]
 800af92:	9201      	str	r2, [sp, #4]
 800af94:	9b01      	ldr	r3, [sp, #4]
 800af96:	2b00      	cmp	r3, #0
 800af98:	bf14      	ite	ne
 800af9a:	2102      	movne	r1, #2
 800af9c:	2101      	moveq	r1, #1
 800af9e:	61a3      	str	r3, [r4, #24]
 800afa0:	6121      	str	r1, [r4, #16]
 800afa2:	b1c5      	cbz	r5, 800afd6 <__d2b+0x96>
 800afa4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800afa8:	4405      	add	r5, r0
 800afaa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800afae:	603d      	str	r5, [r7, #0]
 800afb0:	6030      	str	r0, [r6, #0]
 800afb2:	4620      	mov	r0, r4
 800afb4:	b002      	add	sp, #8
 800afb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800afbe:	e7d6      	b.n	800af6e <__d2b+0x2e>
 800afc0:	6161      	str	r1, [r4, #20]
 800afc2:	e7e7      	b.n	800af94 <__d2b+0x54>
 800afc4:	a801      	add	r0, sp, #4
 800afc6:	f7ff fd7b 	bl	800aac0 <__lo0bits>
 800afca:	2101      	movs	r1, #1
 800afcc:	9b01      	ldr	r3, [sp, #4]
 800afce:	6121      	str	r1, [r4, #16]
 800afd0:	6163      	str	r3, [r4, #20]
 800afd2:	3020      	adds	r0, #32
 800afd4:	e7e5      	b.n	800afa2 <__d2b+0x62>
 800afd6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800afda:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800afde:	6038      	str	r0, [r7, #0]
 800afe0:	6918      	ldr	r0, [r3, #16]
 800afe2:	f7ff fd4d 	bl	800aa80 <__hi0bits>
 800afe6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800afea:	6031      	str	r1, [r6, #0]
 800afec:	e7e1      	b.n	800afb2 <__d2b+0x72>
 800afee:	bf00      	nop
 800aff0:	0800ddad 	.word	0x0800ddad
 800aff4:	0800de1d 	.word	0x0800de1d

0800aff8 <_realloc_r>:
 800aff8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800affc:	460c      	mov	r4, r1
 800affe:	4681      	mov	r9, r0
 800b000:	4611      	mov	r1, r2
 800b002:	b924      	cbnz	r4, 800b00e <_realloc_r+0x16>
 800b004:	b003      	add	sp, #12
 800b006:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b00a:	f7fb b9db 	b.w	80063c4 <_malloc_r>
 800b00e:	9201      	str	r2, [sp, #4]
 800b010:	f7fb fc22 	bl	8006858 <__malloc_lock>
 800b014:	9901      	ldr	r1, [sp, #4]
 800b016:	f101 080b 	add.w	r8, r1, #11
 800b01a:	f1b8 0f16 	cmp.w	r8, #22
 800b01e:	d90b      	bls.n	800b038 <_realloc_r+0x40>
 800b020:	f038 0807 	bics.w	r8, r8, #7
 800b024:	d50a      	bpl.n	800b03c <_realloc_r+0x44>
 800b026:	230c      	movs	r3, #12
 800b028:	f04f 0b00 	mov.w	fp, #0
 800b02c:	f8c9 3000 	str.w	r3, [r9]
 800b030:	4658      	mov	r0, fp
 800b032:	b003      	add	sp, #12
 800b034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b038:	f04f 0810 	mov.w	r8, #16
 800b03c:	4588      	cmp	r8, r1
 800b03e:	d3f2      	bcc.n	800b026 <_realloc_r+0x2e>
 800b040:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800b044:	f1a4 0a08 	sub.w	sl, r4, #8
 800b048:	f025 0603 	bic.w	r6, r5, #3
 800b04c:	45b0      	cmp	r8, r6
 800b04e:	f340 8173 	ble.w	800b338 <_realloc_r+0x340>
 800b052:	48aa      	ldr	r0, [pc, #680]	; (800b2fc <_realloc_r+0x304>)
 800b054:	eb0a 0306 	add.w	r3, sl, r6
 800b058:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800b05c:	685a      	ldr	r2, [r3, #4]
 800b05e:	459c      	cmp	ip, r3
 800b060:	9001      	str	r0, [sp, #4]
 800b062:	d005      	beq.n	800b070 <_realloc_r+0x78>
 800b064:	f022 0001 	bic.w	r0, r2, #1
 800b068:	4418      	add	r0, r3
 800b06a:	6840      	ldr	r0, [r0, #4]
 800b06c:	07c7      	lsls	r7, r0, #31
 800b06e:	d427      	bmi.n	800b0c0 <_realloc_r+0xc8>
 800b070:	f022 0203 	bic.w	r2, r2, #3
 800b074:	459c      	cmp	ip, r3
 800b076:	eb06 0702 	add.w	r7, r6, r2
 800b07a:	d119      	bne.n	800b0b0 <_realloc_r+0xb8>
 800b07c:	f108 0010 	add.w	r0, r8, #16
 800b080:	42b8      	cmp	r0, r7
 800b082:	dc1f      	bgt.n	800b0c4 <_realloc_r+0xcc>
 800b084:	9a01      	ldr	r2, [sp, #4]
 800b086:	eba7 0708 	sub.w	r7, r7, r8
 800b08a:	eb0a 0308 	add.w	r3, sl, r8
 800b08e:	f047 0701 	orr.w	r7, r7, #1
 800b092:	6093      	str	r3, [r2, #8]
 800b094:	605f      	str	r7, [r3, #4]
 800b096:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b09a:	4648      	mov	r0, r9
 800b09c:	f003 0301 	and.w	r3, r3, #1
 800b0a0:	ea43 0308 	orr.w	r3, r3, r8
 800b0a4:	f844 3c04 	str.w	r3, [r4, #-4]
 800b0a8:	f7fb fbdc 	bl	8006864 <__malloc_unlock>
 800b0ac:	46a3      	mov	fp, r4
 800b0ae:	e7bf      	b.n	800b030 <_realloc_r+0x38>
 800b0b0:	45b8      	cmp	r8, r7
 800b0b2:	dc07      	bgt.n	800b0c4 <_realloc_r+0xcc>
 800b0b4:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800b0b8:	60da      	str	r2, [r3, #12]
 800b0ba:	6093      	str	r3, [r2, #8]
 800b0bc:	4655      	mov	r5, sl
 800b0be:	e080      	b.n	800b1c2 <_realloc_r+0x1ca>
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	4613      	mov	r3, r2
 800b0c4:	07e8      	lsls	r0, r5, #31
 800b0c6:	f100 80e8 	bmi.w	800b29a <_realloc_r+0x2a2>
 800b0ca:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800b0ce:	ebaa 0505 	sub.w	r5, sl, r5
 800b0d2:	6868      	ldr	r0, [r5, #4]
 800b0d4:	f020 0003 	bic.w	r0, r0, #3
 800b0d8:	eb00 0b06 	add.w	fp, r0, r6
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	f000 80a7 	beq.w	800b230 <_realloc_r+0x238>
 800b0e2:	459c      	cmp	ip, r3
 800b0e4:	eb02 070b 	add.w	r7, r2, fp
 800b0e8:	d14b      	bne.n	800b182 <_realloc_r+0x18a>
 800b0ea:	f108 0310 	add.w	r3, r8, #16
 800b0ee:	42bb      	cmp	r3, r7
 800b0f0:	f300 809e 	bgt.w	800b230 <_realloc_r+0x238>
 800b0f4:	46ab      	mov	fp, r5
 800b0f6:	68eb      	ldr	r3, [r5, #12]
 800b0f8:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800b0fc:	60d3      	str	r3, [r2, #12]
 800b0fe:	609a      	str	r2, [r3, #8]
 800b100:	1f32      	subs	r2, r6, #4
 800b102:	2a24      	cmp	r2, #36	; 0x24
 800b104:	d838      	bhi.n	800b178 <_realloc_r+0x180>
 800b106:	2a13      	cmp	r2, #19
 800b108:	d934      	bls.n	800b174 <_realloc_r+0x17c>
 800b10a:	6823      	ldr	r3, [r4, #0]
 800b10c:	2a1b      	cmp	r2, #27
 800b10e:	60ab      	str	r3, [r5, #8]
 800b110:	6863      	ldr	r3, [r4, #4]
 800b112:	60eb      	str	r3, [r5, #12]
 800b114:	d81b      	bhi.n	800b14e <_realloc_r+0x156>
 800b116:	3408      	adds	r4, #8
 800b118:	f105 0310 	add.w	r3, r5, #16
 800b11c:	6822      	ldr	r2, [r4, #0]
 800b11e:	601a      	str	r2, [r3, #0]
 800b120:	6862      	ldr	r2, [r4, #4]
 800b122:	605a      	str	r2, [r3, #4]
 800b124:	68a2      	ldr	r2, [r4, #8]
 800b126:	609a      	str	r2, [r3, #8]
 800b128:	9a01      	ldr	r2, [sp, #4]
 800b12a:	eba7 0708 	sub.w	r7, r7, r8
 800b12e:	eb05 0308 	add.w	r3, r5, r8
 800b132:	f047 0701 	orr.w	r7, r7, #1
 800b136:	6093      	str	r3, [r2, #8]
 800b138:	605f      	str	r7, [r3, #4]
 800b13a:	686b      	ldr	r3, [r5, #4]
 800b13c:	f003 0301 	and.w	r3, r3, #1
 800b140:	ea43 0308 	orr.w	r3, r3, r8
 800b144:	606b      	str	r3, [r5, #4]
 800b146:	4648      	mov	r0, r9
 800b148:	f7fb fb8c 	bl	8006864 <__malloc_unlock>
 800b14c:	e770      	b.n	800b030 <_realloc_r+0x38>
 800b14e:	68a3      	ldr	r3, [r4, #8]
 800b150:	2a24      	cmp	r2, #36	; 0x24
 800b152:	612b      	str	r3, [r5, #16]
 800b154:	68e3      	ldr	r3, [r4, #12]
 800b156:	bf18      	it	ne
 800b158:	3410      	addne	r4, #16
 800b15a:	616b      	str	r3, [r5, #20]
 800b15c:	bf09      	itett	eq
 800b15e:	6923      	ldreq	r3, [r4, #16]
 800b160:	f105 0318 	addne.w	r3, r5, #24
 800b164:	61ab      	streq	r3, [r5, #24]
 800b166:	6962      	ldreq	r2, [r4, #20]
 800b168:	bf02      	ittt	eq
 800b16a:	f105 0320 	addeq.w	r3, r5, #32
 800b16e:	61ea      	streq	r2, [r5, #28]
 800b170:	3418      	addeq	r4, #24
 800b172:	e7d3      	b.n	800b11c <_realloc_r+0x124>
 800b174:	465b      	mov	r3, fp
 800b176:	e7d1      	b.n	800b11c <_realloc_r+0x124>
 800b178:	4621      	mov	r1, r4
 800b17a:	4658      	mov	r0, fp
 800b17c:	f7ff fbee 	bl	800a95c <memmove>
 800b180:	e7d2      	b.n	800b128 <_realloc_r+0x130>
 800b182:	45b8      	cmp	r8, r7
 800b184:	dc54      	bgt.n	800b230 <_realloc_r+0x238>
 800b186:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800b18a:	4628      	mov	r0, r5
 800b18c:	60da      	str	r2, [r3, #12]
 800b18e:	6093      	str	r3, [r2, #8]
 800b190:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b194:	68eb      	ldr	r3, [r5, #12]
 800b196:	60d3      	str	r3, [r2, #12]
 800b198:	609a      	str	r2, [r3, #8]
 800b19a:	1f32      	subs	r2, r6, #4
 800b19c:	2a24      	cmp	r2, #36	; 0x24
 800b19e:	d843      	bhi.n	800b228 <_realloc_r+0x230>
 800b1a0:	2a13      	cmp	r2, #19
 800b1a2:	d908      	bls.n	800b1b6 <_realloc_r+0x1be>
 800b1a4:	6823      	ldr	r3, [r4, #0]
 800b1a6:	2a1b      	cmp	r2, #27
 800b1a8:	60ab      	str	r3, [r5, #8]
 800b1aa:	6863      	ldr	r3, [r4, #4]
 800b1ac:	60eb      	str	r3, [r5, #12]
 800b1ae:	d828      	bhi.n	800b202 <_realloc_r+0x20a>
 800b1b0:	3408      	adds	r4, #8
 800b1b2:	f105 0010 	add.w	r0, r5, #16
 800b1b6:	6823      	ldr	r3, [r4, #0]
 800b1b8:	6003      	str	r3, [r0, #0]
 800b1ba:	6863      	ldr	r3, [r4, #4]
 800b1bc:	6043      	str	r3, [r0, #4]
 800b1be:	68a3      	ldr	r3, [r4, #8]
 800b1c0:	6083      	str	r3, [r0, #8]
 800b1c2:	686a      	ldr	r2, [r5, #4]
 800b1c4:	eba7 0008 	sub.w	r0, r7, r8
 800b1c8:	280f      	cmp	r0, #15
 800b1ca:	f002 0201 	and.w	r2, r2, #1
 800b1ce:	eb05 0307 	add.w	r3, r5, r7
 800b1d2:	f240 80b3 	bls.w	800b33c <_realloc_r+0x344>
 800b1d6:	eb05 0108 	add.w	r1, r5, r8
 800b1da:	ea48 0202 	orr.w	r2, r8, r2
 800b1de:	f040 0001 	orr.w	r0, r0, #1
 800b1e2:	606a      	str	r2, [r5, #4]
 800b1e4:	6048      	str	r0, [r1, #4]
 800b1e6:	685a      	ldr	r2, [r3, #4]
 800b1e8:	4648      	mov	r0, r9
 800b1ea:	f042 0201 	orr.w	r2, r2, #1
 800b1ee:	605a      	str	r2, [r3, #4]
 800b1f0:	3108      	adds	r1, #8
 800b1f2:	f7ff f8f9 	bl	800a3e8 <_free_r>
 800b1f6:	4648      	mov	r0, r9
 800b1f8:	f7fb fb34 	bl	8006864 <__malloc_unlock>
 800b1fc:	f105 0b08 	add.w	fp, r5, #8
 800b200:	e716      	b.n	800b030 <_realloc_r+0x38>
 800b202:	68a3      	ldr	r3, [r4, #8]
 800b204:	2a24      	cmp	r2, #36	; 0x24
 800b206:	612b      	str	r3, [r5, #16]
 800b208:	68e3      	ldr	r3, [r4, #12]
 800b20a:	bf18      	it	ne
 800b20c:	f105 0018 	addne.w	r0, r5, #24
 800b210:	616b      	str	r3, [r5, #20]
 800b212:	bf09      	itett	eq
 800b214:	6923      	ldreq	r3, [r4, #16]
 800b216:	3410      	addne	r4, #16
 800b218:	61ab      	streq	r3, [r5, #24]
 800b21a:	6963      	ldreq	r3, [r4, #20]
 800b21c:	bf02      	ittt	eq
 800b21e:	f105 0020 	addeq.w	r0, r5, #32
 800b222:	61eb      	streq	r3, [r5, #28]
 800b224:	3418      	addeq	r4, #24
 800b226:	e7c6      	b.n	800b1b6 <_realloc_r+0x1be>
 800b228:	4621      	mov	r1, r4
 800b22a:	f7ff fb97 	bl	800a95c <memmove>
 800b22e:	e7c8      	b.n	800b1c2 <_realloc_r+0x1ca>
 800b230:	45d8      	cmp	r8, fp
 800b232:	dc32      	bgt.n	800b29a <_realloc_r+0x2a2>
 800b234:	4628      	mov	r0, r5
 800b236:	68eb      	ldr	r3, [r5, #12]
 800b238:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b23c:	60d3      	str	r3, [r2, #12]
 800b23e:	609a      	str	r2, [r3, #8]
 800b240:	1f32      	subs	r2, r6, #4
 800b242:	2a24      	cmp	r2, #36	; 0x24
 800b244:	d825      	bhi.n	800b292 <_realloc_r+0x29a>
 800b246:	2a13      	cmp	r2, #19
 800b248:	d908      	bls.n	800b25c <_realloc_r+0x264>
 800b24a:	6823      	ldr	r3, [r4, #0]
 800b24c:	2a1b      	cmp	r2, #27
 800b24e:	60ab      	str	r3, [r5, #8]
 800b250:	6863      	ldr	r3, [r4, #4]
 800b252:	60eb      	str	r3, [r5, #12]
 800b254:	d80a      	bhi.n	800b26c <_realloc_r+0x274>
 800b256:	3408      	adds	r4, #8
 800b258:	f105 0010 	add.w	r0, r5, #16
 800b25c:	6823      	ldr	r3, [r4, #0]
 800b25e:	6003      	str	r3, [r0, #0]
 800b260:	6863      	ldr	r3, [r4, #4]
 800b262:	6043      	str	r3, [r0, #4]
 800b264:	68a3      	ldr	r3, [r4, #8]
 800b266:	6083      	str	r3, [r0, #8]
 800b268:	465f      	mov	r7, fp
 800b26a:	e7aa      	b.n	800b1c2 <_realloc_r+0x1ca>
 800b26c:	68a3      	ldr	r3, [r4, #8]
 800b26e:	2a24      	cmp	r2, #36	; 0x24
 800b270:	612b      	str	r3, [r5, #16]
 800b272:	68e3      	ldr	r3, [r4, #12]
 800b274:	bf18      	it	ne
 800b276:	f105 0018 	addne.w	r0, r5, #24
 800b27a:	616b      	str	r3, [r5, #20]
 800b27c:	bf09      	itett	eq
 800b27e:	6923      	ldreq	r3, [r4, #16]
 800b280:	3410      	addne	r4, #16
 800b282:	61ab      	streq	r3, [r5, #24]
 800b284:	6963      	ldreq	r3, [r4, #20]
 800b286:	bf02      	ittt	eq
 800b288:	f105 0020 	addeq.w	r0, r5, #32
 800b28c:	61eb      	streq	r3, [r5, #28]
 800b28e:	3418      	addeq	r4, #24
 800b290:	e7e4      	b.n	800b25c <_realloc_r+0x264>
 800b292:	4621      	mov	r1, r4
 800b294:	f7ff fb62 	bl	800a95c <memmove>
 800b298:	e7e6      	b.n	800b268 <_realloc_r+0x270>
 800b29a:	4648      	mov	r0, r9
 800b29c:	f7fb f892 	bl	80063c4 <_malloc_r>
 800b2a0:	4683      	mov	fp, r0
 800b2a2:	2800      	cmp	r0, #0
 800b2a4:	f43f af4f 	beq.w	800b146 <_realloc_r+0x14e>
 800b2a8:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b2ac:	f1a0 0208 	sub.w	r2, r0, #8
 800b2b0:	f023 0301 	bic.w	r3, r3, #1
 800b2b4:	4453      	add	r3, sl
 800b2b6:	4293      	cmp	r3, r2
 800b2b8:	d105      	bne.n	800b2c6 <_realloc_r+0x2ce>
 800b2ba:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800b2be:	f027 0703 	bic.w	r7, r7, #3
 800b2c2:	4437      	add	r7, r6
 800b2c4:	e6fa      	b.n	800b0bc <_realloc_r+0xc4>
 800b2c6:	1f32      	subs	r2, r6, #4
 800b2c8:	2a24      	cmp	r2, #36	; 0x24
 800b2ca:	d831      	bhi.n	800b330 <_realloc_r+0x338>
 800b2cc:	2a13      	cmp	r2, #19
 800b2ce:	d92c      	bls.n	800b32a <_realloc_r+0x332>
 800b2d0:	6823      	ldr	r3, [r4, #0]
 800b2d2:	2a1b      	cmp	r2, #27
 800b2d4:	6003      	str	r3, [r0, #0]
 800b2d6:	6863      	ldr	r3, [r4, #4]
 800b2d8:	6043      	str	r3, [r0, #4]
 800b2da:	d811      	bhi.n	800b300 <_realloc_r+0x308>
 800b2dc:	f104 0208 	add.w	r2, r4, #8
 800b2e0:	f100 0308 	add.w	r3, r0, #8
 800b2e4:	6811      	ldr	r1, [r2, #0]
 800b2e6:	6019      	str	r1, [r3, #0]
 800b2e8:	6851      	ldr	r1, [r2, #4]
 800b2ea:	6059      	str	r1, [r3, #4]
 800b2ec:	6892      	ldr	r2, [r2, #8]
 800b2ee:	609a      	str	r2, [r3, #8]
 800b2f0:	4621      	mov	r1, r4
 800b2f2:	4648      	mov	r0, r9
 800b2f4:	f7ff f878 	bl	800a3e8 <_free_r>
 800b2f8:	e725      	b.n	800b146 <_realloc_r+0x14e>
 800b2fa:	bf00      	nop
 800b2fc:	20000470 	.word	0x20000470
 800b300:	68a3      	ldr	r3, [r4, #8]
 800b302:	2a24      	cmp	r2, #36	; 0x24
 800b304:	6083      	str	r3, [r0, #8]
 800b306:	68e3      	ldr	r3, [r4, #12]
 800b308:	bf18      	it	ne
 800b30a:	f104 0210 	addne.w	r2, r4, #16
 800b30e:	60c3      	str	r3, [r0, #12]
 800b310:	bf09      	itett	eq
 800b312:	6923      	ldreq	r3, [r4, #16]
 800b314:	f100 0310 	addne.w	r3, r0, #16
 800b318:	6103      	streq	r3, [r0, #16]
 800b31a:	6961      	ldreq	r1, [r4, #20]
 800b31c:	bf02      	ittt	eq
 800b31e:	f104 0218 	addeq.w	r2, r4, #24
 800b322:	f100 0318 	addeq.w	r3, r0, #24
 800b326:	6141      	streq	r1, [r0, #20]
 800b328:	e7dc      	b.n	800b2e4 <_realloc_r+0x2ec>
 800b32a:	4603      	mov	r3, r0
 800b32c:	4622      	mov	r2, r4
 800b32e:	e7d9      	b.n	800b2e4 <_realloc_r+0x2ec>
 800b330:	4621      	mov	r1, r4
 800b332:	f7ff fb13 	bl	800a95c <memmove>
 800b336:	e7db      	b.n	800b2f0 <_realloc_r+0x2f8>
 800b338:	4637      	mov	r7, r6
 800b33a:	e6bf      	b.n	800b0bc <_realloc_r+0xc4>
 800b33c:	4317      	orrs	r7, r2
 800b33e:	606f      	str	r7, [r5, #4]
 800b340:	685a      	ldr	r2, [r3, #4]
 800b342:	f042 0201 	orr.w	r2, r2, #1
 800b346:	605a      	str	r2, [r3, #4]
 800b348:	e755      	b.n	800b1f6 <_realloc_r+0x1fe>
 800b34a:	bf00      	nop

0800b34c <frexp>:
 800b34c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b34e:	4617      	mov	r7, r2
 800b350:	2200      	movs	r2, #0
 800b352:	603a      	str	r2, [r7, #0]
 800b354:	4a14      	ldr	r2, [pc, #80]	; (800b3a8 <frexp+0x5c>)
 800b356:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b35a:	4296      	cmp	r6, r2
 800b35c:	4604      	mov	r4, r0
 800b35e:	460d      	mov	r5, r1
 800b360:	460b      	mov	r3, r1
 800b362:	dc1e      	bgt.n	800b3a2 <frexp+0x56>
 800b364:	4602      	mov	r2, r0
 800b366:	4332      	orrs	r2, r6
 800b368:	d01b      	beq.n	800b3a2 <frexp+0x56>
 800b36a:	4a10      	ldr	r2, [pc, #64]	; (800b3ac <frexp+0x60>)
 800b36c:	400a      	ands	r2, r1
 800b36e:	b952      	cbnz	r2, 800b386 <frexp+0x3a>
 800b370:	2200      	movs	r2, #0
 800b372:	4b0f      	ldr	r3, [pc, #60]	; (800b3b0 <frexp+0x64>)
 800b374:	f7f5 f8b0 	bl	80004d8 <__aeabi_dmul>
 800b378:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800b37c:	4604      	mov	r4, r0
 800b37e:	460b      	mov	r3, r1
 800b380:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b384:	603a      	str	r2, [r7, #0]
 800b386:	683a      	ldr	r2, [r7, #0]
 800b388:	1536      	asrs	r6, r6, #20
 800b38a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b38e:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800b392:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b396:	4416      	add	r6, r2
 800b398:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800b39c:	603e      	str	r6, [r7, #0]
 800b39e:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800b3a2:	4620      	mov	r0, r4
 800b3a4:	4629      	mov	r1, r5
 800b3a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b3a8:	7fefffff 	.word	0x7fefffff
 800b3ac:	7ff00000 	.word	0x7ff00000
 800b3b0:	43500000 	.word	0x43500000

0800b3b4 <__sread>:
 800b3b4:	b510      	push	{r4, lr}
 800b3b6:	460c      	mov	r4, r1
 800b3b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3bc:	f000 ffd6 	bl	800c36c <_read_r>
 800b3c0:	2800      	cmp	r0, #0
 800b3c2:	bfab      	itete	ge
 800b3c4:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800b3c6:	89a3      	ldrhlt	r3, [r4, #12]
 800b3c8:	181b      	addge	r3, r3, r0
 800b3ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b3ce:	bfac      	ite	ge
 800b3d0:	6523      	strge	r3, [r4, #80]	; 0x50
 800b3d2:	81a3      	strhlt	r3, [r4, #12]
 800b3d4:	bd10      	pop	{r4, pc}

0800b3d6 <__swrite>:
 800b3d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3da:	461f      	mov	r7, r3
 800b3dc:	898b      	ldrh	r3, [r1, #12]
 800b3de:	4605      	mov	r5, r0
 800b3e0:	05db      	lsls	r3, r3, #23
 800b3e2:	460c      	mov	r4, r1
 800b3e4:	4616      	mov	r6, r2
 800b3e6:	d505      	bpl.n	800b3f4 <__swrite+0x1e>
 800b3e8:	2302      	movs	r3, #2
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3f0:	f000 ff98 	bl	800c324 <_lseek_r>
 800b3f4:	89a3      	ldrh	r3, [r4, #12]
 800b3f6:	4632      	mov	r2, r6
 800b3f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b3fc:	81a3      	strh	r3, [r4, #12]
 800b3fe:	4628      	mov	r0, r5
 800b400:	463b      	mov	r3, r7
 800b402:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b406:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b40a:	f000 bde1 	b.w	800bfd0 <_write_r>

0800b40e <__sseek>:
 800b40e:	b510      	push	{r4, lr}
 800b410:	460c      	mov	r4, r1
 800b412:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b416:	f000 ff85 	bl	800c324 <_lseek_r>
 800b41a:	1c43      	adds	r3, r0, #1
 800b41c:	89a3      	ldrh	r3, [r4, #12]
 800b41e:	bf15      	itete	ne
 800b420:	6520      	strne	r0, [r4, #80]	; 0x50
 800b422:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b426:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b42a:	81a3      	strheq	r3, [r4, #12]
 800b42c:	bf18      	it	ne
 800b42e:	81a3      	strhne	r3, [r4, #12]
 800b430:	bd10      	pop	{r4, pc}

0800b432 <__sclose>:
 800b432:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b436:	f000 be69 	b.w	800c10c <_close_r>

0800b43a <strncpy>:
 800b43a:	4603      	mov	r3, r0
 800b43c:	b510      	push	{r4, lr}
 800b43e:	3901      	subs	r1, #1
 800b440:	b132      	cbz	r2, 800b450 <strncpy+0x16>
 800b442:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b446:	3a01      	subs	r2, #1
 800b448:	f803 4b01 	strb.w	r4, [r3], #1
 800b44c:	2c00      	cmp	r4, #0
 800b44e:	d1f7      	bne.n	800b440 <strncpy+0x6>
 800b450:	2100      	movs	r1, #0
 800b452:	441a      	add	r2, r3
 800b454:	4293      	cmp	r3, r2
 800b456:	d100      	bne.n	800b45a <strncpy+0x20>
 800b458:	bd10      	pop	{r4, pc}
 800b45a:	f803 1b01 	strb.w	r1, [r3], #1
 800b45e:	e7f9      	b.n	800b454 <strncpy+0x1a>

0800b460 <__ssprint_r>:
 800b460:	6893      	ldr	r3, [r2, #8]
 800b462:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b466:	4680      	mov	r8, r0
 800b468:	460c      	mov	r4, r1
 800b46a:	4617      	mov	r7, r2
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d061      	beq.n	800b534 <__ssprint_r+0xd4>
 800b470:	2300      	movs	r3, #0
 800b472:	469b      	mov	fp, r3
 800b474:	f8d2 a000 	ldr.w	sl, [r2]
 800b478:	9301      	str	r3, [sp, #4]
 800b47a:	f1bb 0f00 	cmp.w	fp, #0
 800b47e:	d02b      	beq.n	800b4d8 <__ssprint_r+0x78>
 800b480:	68a6      	ldr	r6, [r4, #8]
 800b482:	45b3      	cmp	fp, r6
 800b484:	d342      	bcc.n	800b50c <__ssprint_r+0xac>
 800b486:	89a2      	ldrh	r2, [r4, #12]
 800b488:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b48c:	d03e      	beq.n	800b50c <__ssprint_r+0xac>
 800b48e:	6825      	ldr	r5, [r4, #0]
 800b490:	6921      	ldr	r1, [r4, #16]
 800b492:	eba5 0901 	sub.w	r9, r5, r1
 800b496:	6965      	ldr	r5, [r4, #20]
 800b498:	f109 0001 	add.w	r0, r9, #1
 800b49c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b4a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b4a4:	106d      	asrs	r5, r5, #1
 800b4a6:	4458      	add	r0, fp
 800b4a8:	4285      	cmp	r5, r0
 800b4aa:	bf38      	it	cc
 800b4ac:	4605      	movcc	r5, r0
 800b4ae:	0553      	lsls	r3, r2, #21
 800b4b0:	d545      	bpl.n	800b53e <__ssprint_r+0xde>
 800b4b2:	4629      	mov	r1, r5
 800b4b4:	4640      	mov	r0, r8
 800b4b6:	f7fa ff85 	bl	80063c4 <_malloc_r>
 800b4ba:	4606      	mov	r6, r0
 800b4bc:	b9a0      	cbnz	r0, 800b4e8 <__ssprint_r+0x88>
 800b4be:	230c      	movs	r3, #12
 800b4c0:	f8c8 3000 	str.w	r3, [r8]
 800b4c4:	89a3      	ldrh	r3, [r4, #12]
 800b4c6:	f04f 30ff 	mov.w	r0, #4294967295
 800b4ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b4ce:	81a3      	strh	r3, [r4, #12]
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800b4d6:	e02f      	b.n	800b538 <__ssprint_r+0xd8>
 800b4d8:	f8da 3000 	ldr.w	r3, [sl]
 800b4dc:	f8da b004 	ldr.w	fp, [sl, #4]
 800b4e0:	9301      	str	r3, [sp, #4]
 800b4e2:	f10a 0a08 	add.w	sl, sl, #8
 800b4e6:	e7c8      	b.n	800b47a <__ssprint_r+0x1a>
 800b4e8:	464a      	mov	r2, r9
 800b4ea:	6921      	ldr	r1, [r4, #16]
 800b4ec:	f7ff fa28 	bl	800a940 <memcpy>
 800b4f0:	89a2      	ldrh	r2, [r4, #12]
 800b4f2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b4f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b4fa:	81a2      	strh	r2, [r4, #12]
 800b4fc:	6126      	str	r6, [r4, #16]
 800b4fe:	444e      	add	r6, r9
 800b500:	6026      	str	r6, [r4, #0]
 800b502:	465e      	mov	r6, fp
 800b504:	6165      	str	r5, [r4, #20]
 800b506:	eba5 0509 	sub.w	r5, r5, r9
 800b50a:	60a5      	str	r5, [r4, #8]
 800b50c:	455e      	cmp	r6, fp
 800b50e:	bf28      	it	cs
 800b510:	465e      	movcs	r6, fp
 800b512:	9901      	ldr	r1, [sp, #4]
 800b514:	4632      	mov	r2, r6
 800b516:	6820      	ldr	r0, [r4, #0]
 800b518:	f7ff fa20 	bl	800a95c <memmove>
 800b51c:	68a2      	ldr	r2, [r4, #8]
 800b51e:	1b92      	subs	r2, r2, r6
 800b520:	60a2      	str	r2, [r4, #8]
 800b522:	6822      	ldr	r2, [r4, #0]
 800b524:	4432      	add	r2, r6
 800b526:	6022      	str	r2, [r4, #0]
 800b528:	68ba      	ldr	r2, [r7, #8]
 800b52a:	eba2 030b 	sub.w	r3, r2, fp
 800b52e:	60bb      	str	r3, [r7, #8]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d1d1      	bne.n	800b4d8 <__ssprint_r+0x78>
 800b534:	2000      	movs	r0, #0
 800b536:	6078      	str	r0, [r7, #4]
 800b538:	b003      	add	sp, #12
 800b53a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b53e:	462a      	mov	r2, r5
 800b540:	4640      	mov	r0, r8
 800b542:	f7ff fd59 	bl	800aff8 <_realloc_r>
 800b546:	4606      	mov	r6, r0
 800b548:	2800      	cmp	r0, #0
 800b54a:	d1d7      	bne.n	800b4fc <__ssprint_r+0x9c>
 800b54c:	4640      	mov	r0, r8
 800b54e:	6921      	ldr	r1, [r4, #16]
 800b550:	f7fe ff4a 	bl	800a3e8 <_free_r>
 800b554:	e7b3      	b.n	800b4be <__ssprint_r+0x5e>

0800b556 <__sprint_r>:
 800b556:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b55a:	6893      	ldr	r3, [r2, #8]
 800b55c:	4680      	mov	r8, r0
 800b55e:	460f      	mov	r7, r1
 800b560:	4614      	mov	r4, r2
 800b562:	b91b      	cbnz	r3, 800b56c <__sprint_r+0x16>
 800b564:	4618      	mov	r0, r3
 800b566:	6053      	str	r3, [r2, #4]
 800b568:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b56c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b56e:	049d      	lsls	r5, r3, #18
 800b570:	d520      	bpl.n	800b5b4 <__sprint_r+0x5e>
 800b572:	6815      	ldr	r5, [r2, #0]
 800b574:	3508      	adds	r5, #8
 800b576:	f04f 0900 	mov.w	r9, #0
 800b57a:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800b57e:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800b582:	45ca      	cmp	sl, r9
 800b584:	dc0b      	bgt.n	800b59e <__sprint_r+0x48>
 800b586:	68a0      	ldr	r0, [r4, #8]
 800b588:	f026 0603 	bic.w	r6, r6, #3
 800b58c:	1b80      	subs	r0, r0, r6
 800b58e:	60a0      	str	r0, [r4, #8]
 800b590:	3508      	adds	r5, #8
 800b592:	2800      	cmp	r0, #0
 800b594:	d1ef      	bne.n	800b576 <__sprint_r+0x20>
 800b596:	2300      	movs	r3, #0
 800b598:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800b59c:	e7e4      	b.n	800b568 <__sprint_r+0x12>
 800b59e:	463a      	mov	r2, r7
 800b5a0:	4640      	mov	r0, r8
 800b5a2:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800b5a6:	f000 fe6c 	bl	800c282 <_fputwc_r>
 800b5aa:	1c43      	adds	r3, r0, #1
 800b5ac:	d0f3      	beq.n	800b596 <__sprint_r+0x40>
 800b5ae:	f109 0901 	add.w	r9, r9, #1
 800b5b2:	e7e6      	b.n	800b582 <__sprint_r+0x2c>
 800b5b4:	f7fe ffd8 	bl	800a568 <__sfvwrite_r>
 800b5b8:	e7ed      	b.n	800b596 <__sprint_r+0x40>
	...

0800b5bc <_vfiprintf_r>:
 800b5bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5c0:	b0bb      	sub	sp, #236	; 0xec
 800b5c2:	460f      	mov	r7, r1
 800b5c4:	461d      	mov	r5, r3
 800b5c6:	461c      	mov	r4, r3
 800b5c8:	4681      	mov	r9, r0
 800b5ca:	9202      	str	r2, [sp, #8]
 800b5cc:	b118      	cbz	r0, 800b5d6 <_vfiprintf_r+0x1a>
 800b5ce:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b5d0:	b90b      	cbnz	r3, 800b5d6 <_vfiprintf_r+0x1a>
 800b5d2:	f7fe fe79 	bl	800a2c8 <__sinit>
 800b5d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b5d8:	07d8      	lsls	r0, r3, #31
 800b5da:	d405      	bmi.n	800b5e8 <_vfiprintf_r+0x2c>
 800b5dc:	89bb      	ldrh	r3, [r7, #12]
 800b5de:	0599      	lsls	r1, r3, #22
 800b5e0:	d402      	bmi.n	800b5e8 <_vfiprintf_r+0x2c>
 800b5e2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b5e4:	f7ff f930 	bl	800a848 <__retarget_lock_acquire_recursive>
 800b5e8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b5ec:	049a      	lsls	r2, r3, #18
 800b5ee:	d406      	bmi.n	800b5fe <_vfiprintf_r+0x42>
 800b5f0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b5f4:	81bb      	strh	r3, [r7, #12]
 800b5f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b5f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b5fc:	667b      	str	r3, [r7, #100]	; 0x64
 800b5fe:	89bb      	ldrh	r3, [r7, #12]
 800b600:	071e      	lsls	r6, r3, #28
 800b602:	d501      	bpl.n	800b608 <_vfiprintf_r+0x4c>
 800b604:	693b      	ldr	r3, [r7, #16]
 800b606:	b9ab      	cbnz	r3, 800b634 <_vfiprintf_r+0x78>
 800b608:	4639      	mov	r1, r7
 800b60a:	4648      	mov	r0, r9
 800b60c:	f7fd feac 	bl	8009368 <__swsetup_r>
 800b610:	b180      	cbz	r0, 800b634 <_vfiprintf_r+0x78>
 800b612:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b614:	07d8      	lsls	r0, r3, #31
 800b616:	d506      	bpl.n	800b626 <_vfiprintf_r+0x6a>
 800b618:	f04f 33ff 	mov.w	r3, #4294967295
 800b61c:	9303      	str	r3, [sp, #12]
 800b61e:	9803      	ldr	r0, [sp, #12]
 800b620:	b03b      	add	sp, #236	; 0xec
 800b622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b626:	89bb      	ldrh	r3, [r7, #12]
 800b628:	0599      	lsls	r1, r3, #22
 800b62a:	d4f5      	bmi.n	800b618 <_vfiprintf_r+0x5c>
 800b62c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b62e:	f7ff f90c 	bl	800a84a <__retarget_lock_release_recursive>
 800b632:	e7f1      	b.n	800b618 <_vfiprintf_r+0x5c>
 800b634:	89bb      	ldrh	r3, [r7, #12]
 800b636:	f003 021a 	and.w	r2, r3, #26
 800b63a:	2a0a      	cmp	r2, #10
 800b63c:	d113      	bne.n	800b666 <_vfiprintf_r+0xaa>
 800b63e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800b642:	2a00      	cmp	r2, #0
 800b644:	db0f      	blt.n	800b666 <_vfiprintf_r+0xaa>
 800b646:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b648:	07d2      	lsls	r2, r2, #31
 800b64a:	d404      	bmi.n	800b656 <_vfiprintf_r+0x9a>
 800b64c:	059e      	lsls	r6, r3, #22
 800b64e:	d402      	bmi.n	800b656 <_vfiprintf_r+0x9a>
 800b650:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b652:	f7ff f8fa 	bl	800a84a <__retarget_lock_release_recursive>
 800b656:	462b      	mov	r3, r5
 800b658:	4639      	mov	r1, r7
 800b65a:	4648      	mov	r0, r9
 800b65c:	9a02      	ldr	r2, [sp, #8]
 800b65e:	f000 fc2d 	bl	800bebc <__sbprintf>
 800b662:	9003      	str	r0, [sp, #12]
 800b664:	e7db      	b.n	800b61e <_vfiprintf_r+0x62>
 800b666:	2300      	movs	r3, #0
 800b668:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800b66c:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800b670:	ae11      	add	r6, sp, #68	; 0x44
 800b672:	960e      	str	r6, [sp, #56]	; 0x38
 800b674:	9308      	str	r3, [sp, #32]
 800b676:	930a      	str	r3, [sp, #40]	; 0x28
 800b678:	9303      	str	r3, [sp, #12]
 800b67a:	9b02      	ldr	r3, [sp, #8]
 800b67c:	461d      	mov	r5, r3
 800b67e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b682:	b10a      	cbz	r2, 800b688 <_vfiprintf_r+0xcc>
 800b684:	2a25      	cmp	r2, #37	; 0x25
 800b686:	d1f9      	bne.n	800b67c <_vfiprintf_r+0xc0>
 800b688:	9b02      	ldr	r3, [sp, #8]
 800b68a:	ebb5 0803 	subs.w	r8, r5, r3
 800b68e:	d00d      	beq.n	800b6ac <_vfiprintf_r+0xf0>
 800b690:	e9c6 3800 	strd	r3, r8, [r6]
 800b694:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b696:	4443      	add	r3, r8
 800b698:	9310      	str	r3, [sp, #64]	; 0x40
 800b69a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b69c:	3301      	adds	r3, #1
 800b69e:	2b07      	cmp	r3, #7
 800b6a0:	930f      	str	r3, [sp, #60]	; 0x3c
 800b6a2:	dc75      	bgt.n	800b790 <_vfiprintf_r+0x1d4>
 800b6a4:	3608      	adds	r6, #8
 800b6a6:	9b03      	ldr	r3, [sp, #12]
 800b6a8:	4443      	add	r3, r8
 800b6aa:	9303      	str	r3, [sp, #12]
 800b6ac:	782b      	ldrb	r3, [r5, #0]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	f000 83c6 	beq.w	800be40 <_vfiprintf_r+0x884>
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	f04f 31ff 	mov.w	r1, #4294967295
 800b6ba:	469a      	mov	sl, r3
 800b6bc:	1c6a      	adds	r2, r5, #1
 800b6be:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800b6c2:	9101      	str	r1, [sp, #4]
 800b6c4:	9304      	str	r3, [sp, #16]
 800b6c6:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b6ca:	9202      	str	r2, [sp, #8]
 800b6cc:	f1a3 0220 	sub.w	r2, r3, #32
 800b6d0:	2a5a      	cmp	r2, #90	; 0x5a
 800b6d2:	f200 830e 	bhi.w	800bcf2 <_vfiprintf_r+0x736>
 800b6d6:	e8df f012 	tbh	[pc, r2, lsl #1]
 800b6da:	0098      	.short	0x0098
 800b6dc:	030c030c 	.word	0x030c030c
 800b6e0:	030c00a0 	.word	0x030c00a0
 800b6e4:	030c030c 	.word	0x030c030c
 800b6e8:	030c0080 	.word	0x030c0080
 800b6ec:	00a3030c 	.word	0x00a3030c
 800b6f0:	030c00ad 	.word	0x030c00ad
 800b6f4:	00af00aa 	.word	0x00af00aa
 800b6f8:	00ca030c 	.word	0x00ca030c
 800b6fc:	00cd00cd 	.word	0x00cd00cd
 800b700:	00cd00cd 	.word	0x00cd00cd
 800b704:	00cd00cd 	.word	0x00cd00cd
 800b708:	00cd00cd 	.word	0x00cd00cd
 800b70c:	030c00cd 	.word	0x030c00cd
 800b710:	030c030c 	.word	0x030c030c
 800b714:	030c030c 	.word	0x030c030c
 800b718:	030c030c 	.word	0x030c030c
 800b71c:	030c030c 	.word	0x030c030c
 800b720:	010500f7 	.word	0x010500f7
 800b724:	030c030c 	.word	0x030c030c
 800b728:	030c030c 	.word	0x030c030c
 800b72c:	030c030c 	.word	0x030c030c
 800b730:	030c030c 	.word	0x030c030c
 800b734:	030c030c 	.word	0x030c030c
 800b738:	030c014b 	.word	0x030c014b
 800b73c:	030c030c 	.word	0x030c030c
 800b740:	030c0191 	.word	0x030c0191
 800b744:	030c026f 	.word	0x030c026f
 800b748:	028d030c 	.word	0x028d030c
 800b74c:	030c030c 	.word	0x030c030c
 800b750:	030c030c 	.word	0x030c030c
 800b754:	030c030c 	.word	0x030c030c
 800b758:	030c030c 	.word	0x030c030c
 800b75c:	030c030c 	.word	0x030c030c
 800b760:	010700f7 	.word	0x010700f7
 800b764:	030c030c 	.word	0x030c030c
 800b768:	00dd030c 	.word	0x00dd030c
 800b76c:	00f10107 	.word	0x00f10107
 800b770:	00ea030c 	.word	0x00ea030c
 800b774:	012e030c 	.word	0x012e030c
 800b778:	0180014d 	.word	0x0180014d
 800b77c:	030c00f1 	.word	0x030c00f1
 800b780:	00960191 	.word	0x00960191
 800b784:	030c0271 	.word	0x030c0271
 800b788:	0065030c 	.word	0x0065030c
 800b78c:	0096030c 	.word	0x0096030c
 800b790:	4639      	mov	r1, r7
 800b792:	4648      	mov	r0, r9
 800b794:	aa0e      	add	r2, sp, #56	; 0x38
 800b796:	f7ff fede 	bl	800b556 <__sprint_r>
 800b79a:	2800      	cmp	r0, #0
 800b79c:	f040 832f 	bne.w	800bdfe <_vfiprintf_r+0x842>
 800b7a0:	ae11      	add	r6, sp, #68	; 0x44
 800b7a2:	e780      	b.n	800b6a6 <_vfiprintf_r+0xea>
 800b7a4:	4a94      	ldr	r2, [pc, #592]	; (800b9f8 <_vfiprintf_r+0x43c>)
 800b7a6:	f01a 0f20 	tst.w	sl, #32
 800b7aa:	9206      	str	r2, [sp, #24]
 800b7ac:	f000 8224 	beq.w	800bbf8 <_vfiprintf_r+0x63c>
 800b7b0:	3407      	adds	r4, #7
 800b7b2:	f024 0b07 	bic.w	fp, r4, #7
 800b7b6:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800b7ba:	f01a 0f01 	tst.w	sl, #1
 800b7be:	d009      	beq.n	800b7d4 <_vfiprintf_r+0x218>
 800b7c0:	ea54 0205 	orrs.w	r2, r4, r5
 800b7c4:	bf1f      	itttt	ne
 800b7c6:	2230      	movne	r2, #48	; 0x30
 800b7c8:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800b7cc:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800b7d0:	f04a 0a02 	orrne.w	sl, sl, #2
 800b7d4:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800b7d8:	e10b      	b.n	800b9f2 <_vfiprintf_r+0x436>
 800b7da:	4648      	mov	r0, r9
 800b7dc:	f7ff f82e 	bl	800a83c <_localeconv_r>
 800b7e0:	6843      	ldr	r3, [r0, #4]
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	930a      	str	r3, [sp, #40]	; 0x28
 800b7e6:	f7f4 fcb3 	bl	8000150 <strlen>
 800b7ea:	9008      	str	r0, [sp, #32]
 800b7ec:	4648      	mov	r0, r9
 800b7ee:	f7ff f825 	bl	800a83c <_localeconv_r>
 800b7f2:	6883      	ldr	r3, [r0, #8]
 800b7f4:	9307      	str	r3, [sp, #28]
 800b7f6:	9b08      	ldr	r3, [sp, #32]
 800b7f8:	b12b      	cbz	r3, 800b806 <_vfiprintf_r+0x24a>
 800b7fa:	9b07      	ldr	r3, [sp, #28]
 800b7fc:	b11b      	cbz	r3, 800b806 <_vfiprintf_r+0x24a>
 800b7fe:	781b      	ldrb	r3, [r3, #0]
 800b800:	b10b      	cbz	r3, 800b806 <_vfiprintf_r+0x24a>
 800b802:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800b806:	9a02      	ldr	r2, [sp, #8]
 800b808:	e75d      	b.n	800b6c6 <_vfiprintf_r+0x10a>
 800b80a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d1f9      	bne.n	800b806 <_vfiprintf_r+0x24a>
 800b812:	2320      	movs	r3, #32
 800b814:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800b818:	e7f5      	b.n	800b806 <_vfiprintf_r+0x24a>
 800b81a:	f04a 0a01 	orr.w	sl, sl, #1
 800b81e:	e7f2      	b.n	800b806 <_vfiprintf_r+0x24a>
 800b820:	f854 3b04 	ldr.w	r3, [r4], #4
 800b824:	2b00      	cmp	r3, #0
 800b826:	9304      	str	r3, [sp, #16]
 800b828:	daed      	bge.n	800b806 <_vfiprintf_r+0x24a>
 800b82a:	425b      	negs	r3, r3
 800b82c:	9304      	str	r3, [sp, #16]
 800b82e:	f04a 0a04 	orr.w	sl, sl, #4
 800b832:	e7e8      	b.n	800b806 <_vfiprintf_r+0x24a>
 800b834:	232b      	movs	r3, #43	; 0x2b
 800b836:	e7ed      	b.n	800b814 <_vfiprintf_r+0x258>
 800b838:	9a02      	ldr	r2, [sp, #8]
 800b83a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b83e:	2b2a      	cmp	r3, #42	; 0x2a
 800b840:	d112      	bne.n	800b868 <_vfiprintf_r+0x2ac>
 800b842:	f854 0b04 	ldr.w	r0, [r4], #4
 800b846:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800b84a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b84e:	e7da      	b.n	800b806 <_vfiprintf_r+0x24a>
 800b850:	200a      	movs	r0, #10
 800b852:	9b01      	ldr	r3, [sp, #4]
 800b854:	fb00 1303 	mla	r3, r0, r3, r1
 800b858:	9301      	str	r3, [sp, #4]
 800b85a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b85e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b862:	2909      	cmp	r1, #9
 800b864:	d9f4      	bls.n	800b850 <_vfiprintf_r+0x294>
 800b866:	e730      	b.n	800b6ca <_vfiprintf_r+0x10e>
 800b868:	2100      	movs	r1, #0
 800b86a:	9101      	str	r1, [sp, #4]
 800b86c:	e7f7      	b.n	800b85e <_vfiprintf_r+0x2a2>
 800b86e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800b872:	e7c8      	b.n	800b806 <_vfiprintf_r+0x24a>
 800b874:	2100      	movs	r1, #0
 800b876:	9a02      	ldr	r2, [sp, #8]
 800b878:	9104      	str	r1, [sp, #16]
 800b87a:	200a      	movs	r0, #10
 800b87c:	9904      	ldr	r1, [sp, #16]
 800b87e:	3b30      	subs	r3, #48	; 0x30
 800b880:	fb00 3301 	mla	r3, r0, r1, r3
 800b884:	9304      	str	r3, [sp, #16]
 800b886:	f812 3b01 	ldrb.w	r3, [r2], #1
 800b88a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b88e:	2909      	cmp	r1, #9
 800b890:	d9f3      	bls.n	800b87a <_vfiprintf_r+0x2be>
 800b892:	e71a      	b.n	800b6ca <_vfiprintf_r+0x10e>
 800b894:	9b02      	ldr	r3, [sp, #8]
 800b896:	781b      	ldrb	r3, [r3, #0]
 800b898:	2b68      	cmp	r3, #104	; 0x68
 800b89a:	bf01      	itttt	eq
 800b89c:	9b02      	ldreq	r3, [sp, #8]
 800b89e:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800b8a2:	3301      	addeq	r3, #1
 800b8a4:	9302      	streq	r3, [sp, #8]
 800b8a6:	bf18      	it	ne
 800b8a8:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800b8ac:	e7ab      	b.n	800b806 <_vfiprintf_r+0x24a>
 800b8ae:	9b02      	ldr	r3, [sp, #8]
 800b8b0:	781b      	ldrb	r3, [r3, #0]
 800b8b2:	2b6c      	cmp	r3, #108	; 0x6c
 800b8b4:	d105      	bne.n	800b8c2 <_vfiprintf_r+0x306>
 800b8b6:	9b02      	ldr	r3, [sp, #8]
 800b8b8:	3301      	adds	r3, #1
 800b8ba:	9302      	str	r3, [sp, #8]
 800b8bc:	f04a 0a20 	orr.w	sl, sl, #32
 800b8c0:	e7a1      	b.n	800b806 <_vfiprintf_r+0x24a>
 800b8c2:	f04a 0a10 	orr.w	sl, sl, #16
 800b8c6:	e79e      	b.n	800b806 <_vfiprintf_r+0x24a>
 800b8c8:	46a3      	mov	fp, r4
 800b8ca:	2100      	movs	r1, #0
 800b8cc:	f85b 3b04 	ldr.w	r3, [fp], #4
 800b8d0:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800b8d4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800b8d8:	2301      	movs	r3, #1
 800b8da:	460d      	mov	r5, r1
 800b8dc:	9301      	str	r3, [sp, #4]
 800b8de:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800b8e2:	e0a0      	b.n	800ba26 <_vfiprintf_r+0x46a>
 800b8e4:	f04a 0a10 	orr.w	sl, sl, #16
 800b8e8:	f01a 0f20 	tst.w	sl, #32
 800b8ec:	d010      	beq.n	800b910 <_vfiprintf_r+0x354>
 800b8ee:	3407      	adds	r4, #7
 800b8f0:	f024 0b07 	bic.w	fp, r4, #7
 800b8f4:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800b8f8:	2c00      	cmp	r4, #0
 800b8fa:	f175 0300 	sbcs.w	r3, r5, #0
 800b8fe:	da05      	bge.n	800b90c <_vfiprintf_r+0x350>
 800b900:	232d      	movs	r3, #45	; 0x2d
 800b902:	4264      	negs	r4, r4
 800b904:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800b908:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800b90c:	2301      	movs	r3, #1
 800b90e:	e03f      	b.n	800b990 <_vfiprintf_r+0x3d4>
 800b910:	f01a 0f10 	tst.w	sl, #16
 800b914:	f104 0b04 	add.w	fp, r4, #4
 800b918:	d002      	beq.n	800b920 <_vfiprintf_r+0x364>
 800b91a:	6824      	ldr	r4, [r4, #0]
 800b91c:	17e5      	asrs	r5, r4, #31
 800b91e:	e7eb      	b.n	800b8f8 <_vfiprintf_r+0x33c>
 800b920:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b924:	6824      	ldr	r4, [r4, #0]
 800b926:	d001      	beq.n	800b92c <_vfiprintf_r+0x370>
 800b928:	b224      	sxth	r4, r4
 800b92a:	e7f7      	b.n	800b91c <_vfiprintf_r+0x360>
 800b92c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b930:	bf18      	it	ne
 800b932:	b264      	sxtbne	r4, r4
 800b934:	e7f2      	b.n	800b91c <_vfiprintf_r+0x360>
 800b936:	f01a 0f20 	tst.w	sl, #32
 800b93a:	f854 3b04 	ldr.w	r3, [r4], #4
 800b93e:	d005      	beq.n	800b94c <_vfiprintf_r+0x390>
 800b940:	9a03      	ldr	r2, [sp, #12]
 800b942:	4610      	mov	r0, r2
 800b944:	17d1      	asrs	r1, r2, #31
 800b946:	e9c3 0100 	strd	r0, r1, [r3]
 800b94a:	e696      	b.n	800b67a <_vfiprintf_r+0xbe>
 800b94c:	f01a 0f10 	tst.w	sl, #16
 800b950:	d002      	beq.n	800b958 <_vfiprintf_r+0x39c>
 800b952:	9a03      	ldr	r2, [sp, #12]
 800b954:	601a      	str	r2, [r3, #0]
 800b956:	e690      	b.n	800b67a <_vfiprintf_r+0xbe>
 800b958:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b95c:	d002      	beq.n	800b964 <_vfiprintf_r+0x3a8>
 800b95e:	9a03      	ldr	r2, [sp, #12]
 800b960:	801a      	strh	r2, [r3, #0]
 800b962:	e68a      	b.n	800b67a <_vfiprintf_r+0xbe>
 800b964:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b968:	d0f3      	beq.n	800b952 <_vfiprintf_r+0x396>
 800b96a:	9a03      	ldr	r2, [sp, #12]
 800b96c:	701a      	strb	r2, [r3, #0]
 800b96e:	e684      	b.n	800b67a <_vfiprintf_r+0xbe>
 800b970:	f04a 0a10 	orr.w	sl, sl, #16
 800b974:	f01a 0f20 	tst.w	sl, #32
 800b978:	d01d      	beq.n	800b9b6 <_vfiprintf_r+0x3fa>
 800b97a:	3407      	adds	r4, #7
 800b97c:	f024 0b07 	bic.w	fp, r4, #7
 800b980:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800b984:	2300      	movs	r3, #0
 800b986:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800b98a:	2200      	movs	r2, #0
 800b98c:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800b990:	9a01      	ldr	r2, [sp, #4]
 800b992:	3201      	adds	r2, #1
 800b994:	f000 8261 	beq.w	800be5a <_vfiprintf_r+0x89e>
 800b998:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800b99c:	9205      	str	r2, [sp, #20]
 800b99e:	ea54 0205 	orrs.w	r2, r4, r5
 800b9a2:	f040 8260 	bne.w	800be66 <_vfiprintf_r+0x8aa>
 800b9a6:	9a01      	ldr	r2, [sp, #4]
 800b9a8:	2a00      	cmp	r2, #0
 800b9aa:	f000 8197 	beq.w	800bcdc <_vfiprintf_r+0x720>
 800b9ae:	2b01      	cmp	r3, #1
 800b9b0:	f040 825c 	bne.w	800be6c <_vfiprintf_r+0x8b0>
 800b9b4:	e136      	b.n	800bc24 <_vfiprintf_r+0x668>
 800b9b6:	f01a 0f10 	tst.w	sl, #16
 800b9ba:	f104 0b04 	add.w	fp, r4, #4
 800b9be:	d001      	beq.n	800b9c4 <_vfiprintf_r+0x408>
 800b9c0:	6824      	ldr	r4, [r4, #0]
 800b9c2:	e003      	b.n	800b9cc <_vfiprintf_r+0x410>
 800b9c4:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b9c8:	d002      	beq.n	800b9d0 <_vfiprintf_r+0x414>
 800b9ca:	8824      	ldrh	r4, [r4, #0]
 800b9cc:	2500      	movs	r5, #0
 800b9ce:	e7d9      	b.n	800b984 <_vfiprintf_r+0x3c8>
 800b9d0:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b9d4:	d0f4      	beq.n	800b9c0 <_vfiprintf_r+0x404>
 800b9d6:	7824      	ldrb	r4, [r4, #0]
 800b9d8:	e7f8      	b.n	800b9cc <_vfiprintf_r+0x410>
 800b9da:	f647 0330 	movw	r3, #30768	; 0x7830
 800b9de:	46a3      	mov	fp, r4
 800b9e0:	2500      	movs	r5, #0
 800b9e2:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800b9e6:	4b04      	ldr	r3, [pc, #16]	; (800b9f8 <_vfiprintf_r+0x43c>)
 800b9e8:	f85b 4b04 	ldr.w	r4, [fp], #4
 800b9ec:	f04a 0a02 	orr.w	sl, sl, #2
 800b9f0:	9306      	str	r3, [sp, #24]
 800b9f2:	2302      	movs	r3, #2
 800b9f4:	e7c9      	b.n	800b98a <_vfiprintf_r+0x3ce>
 800b9f6:	bf00      	nop
 800b9f8:	0800dd3c 	.word	0x0800dd3c
 800b9fc:	46a3      	mov	fp, r4
 800b9fe:	2500      	movs	r5, #0
 800ba00:	9b01      	ldr	r3, [sp, #4]
 800ba02:	f85b 8b04 	ldr.w	r8, [fp], #4
 800ba06:	1c5c      	adds	r4, r3, #1
 800ba08:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800ba0c:	f000 80cf 	beq.w	800bbae <_vfiprintf_r+0x5f2>
 800ba10:	461a      	mov	r2, r3
 800ba12:	4629      	mov	r1, r5
 800ba14:	4640      	mov	r0, r8
 800ba16:	f7fe ff85 	bl	800a924 <memchr>
 800ba1a:	2800      	cmp	r0, #0
 800ba1c:	f000 8173 	beq.w	800bd06 <_vfiprintf_r+0x74a>
 800ba20:	eba0 0308 	sub.w	r3, r0, r8
 800ba24:	9301      	str	r3, [sp, #4]
 800ba26:	9b01      	ldr	r3, [sp, #4]
 800ba28:	42ab      	cmp	r3, r5
 800ba2a:	bfb8      	it	lt
 800ba2c:	462b      	movlt	r3, r5
 800ba2e:	9305      	str	r3, [sp, #20]
 800ba30:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800ba34:	b113      	cbz	r3, 800ba3c <_vfiprintf_r+0x480>
 800ba36:	9b05      	ldr	r3, [sp, #20]
 800ba38:	3301      	adds	r3, #1
 800ba3a:	9305      	str	r3, [sp, #20]
 800ba3c:	f01a 0302 	ands.w	r3, sl, #2
 800ba40:	9309      	str	r3, [sp, #36]	; 0x24
 800ba42:	bf1e      	ittt	ne
 800ba44:	9b05      	ldrne	r3, [sp, #20]
 800ba46:	3302      	addne	r3, #2
 800ba48:	9305      	strne	r3, [sp, #20]
 800ba4a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800ba4e:	930b      	str	r3, [sp, #44]	; 0x2c
 800ba50:	d11f      	bne.n	800ba92 <_vfiprintf_r+0x4d6>
 800ba52:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800ba56:	1a9c      	subs	r4, r3, r2
 800ba58:	2c00      	cmp	r4, #0
 800ba5a:	dd1a      	ble.n	800ba92 <_vfiprintf_r+0x4d6>
 800ba5c:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800ba60:	48b4      	ldr	r0, [pc, #720]	; (800bd34 <_vfiprintf_r+0x778>)
 800ba62:	2c10      	cmp	r4, #16
 800ba64:	f103 0301 	add.w	r3, r3, #1
 800ba68:	f106 0108 	add.w	r1, r6, #8
 800ba6c:	6030      	str	r0, [r6, #0]
 800ba6e:	f300 814c 	bgt.w	800bd0a <_vfiprintf_r+0x74e>
 800ba72:	6074      	str	r4, [r6, #4]
 800ba74:	2b07      	cmp	r3, #7
 800ba76:	4414      	add	r4, r2
 800ba78:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800ba7c:	f340 8157 	ble.w	800bd2e <_vfiprintf_r+0x772>
 800ba80:	4639      	mov	r1, r7
 800ba82:	4648      	mov	r0, r9
 800ba84:	aa0e      	add	r2, sp, #56	; 0x38
 800ba86:	f7ff fd66 	bl	800b556 <__sprint_r>
 800ba8a:	2800      	cmp	r0, #0
 800ba8c:	f040 81b7 	bne.w	800bdfe <_vfiprintf_r+0x842>
 800ba90:	ae11      	add	r6, sp, #68	; 0x44
 800ba92:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800ba96:	b173      	cbz	r3, 800bab6 <_vfiprintf_r+0x4fa>
 800ba98:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800ba9c:	6032      	str	r2, [r6, #0]
 800ba9e:	2201      	movs	r2, #1
 800baa0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800baa2:	6072      	str	r2, [r6, #4]
 800baa4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800baa6:	3301      	adds	r3, #1
 800baa8:	3201      	adds	r2, #1
 800baaa:	2b07      	cmp	r3, #7
 800baac:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800bab0:	f300 8146 	bgt.w	800bd40 <_vfiprintf_r+0x784>
 800bab4:	3608      	adds	r6, #8
 800bab6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bab8:	b16b      	cbz	r3, 800bad6 <_vfiprintf_r+0x51a>
 800baba:	aa0d      	add	r2, sp, #52	; 0x34
 800babc:	6032      	str	r2, [r6, #0]
 800babe:	2202      	movs	r2, #2
 800bac0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bac2:	6072      	str	r2, [r6, #4]
 800bac4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bac6:	3301      	adds	r3, #1
 800bac8:	3202      	adds	r2, #2
 800baca:	2b07      	cmp	r3, #7
 800bacc:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800bad0:	f300 813f 	bgt.w	800bd52 <_vfiprintf_r+0x796>
 800bad4:	3608      	adds	r6, #8
 800bad6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bad8:	2b80      	cmp	r3, #128	; 0x80
 800bada:	d11f      	bne.n	800bb1c <_vfiprintf_r+0x560>
 800badc:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800bae0:	1a9c      	subs	r4, r3, r2
 800bae2:	2c00      	cmp	r4, #0
 800bae4:	dd1a      	ble.n	800bb1c <_vfiprintf_r+0x560>
 800bae6:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800baea:	4893      	ldr	r0, [pc, #588]	; (800bd38 <_vfiprintf_r+0x77c>)
 800baec:	2c10      	cmp	r4, #16
 800baee:	f103 0301 	add.w	r3, r3, #1
 800baf2:	f106 0108 	add.w	r1, r6, #8
 800baf6:	6030      	str	r0, [r6, #0]
 800baf8:	f300 8134 	bgt.w	800bd64 <_vfiprintf_r+0x7a8>
 800bafc:	6074      	str	r4, [r6, #4]
 800bafe:	2b07      	cmp	r3, #7
 800bb00:	4414      	add	r4, r2
 800bb02:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800bb06:	f340 813f 	ble.w	800bd88 <_vfiprintf_r+0x7cc>
 800bb0a:	4639      	mov	r1, r7
 800bb0c:	4648      	mov	r0, r9
 800bb0e:	aa0e      	add	r2, sp, #56	; 0x38
 800bb10:	f7ff fd21 	bl	800b556 <__sprint_r>
 800bb14:	2800      	cmp	r0, #0
 800bb16:	f040 8172 	bne.w	800bdfe <_vfiprintf_r+0x842>
 800bb1a:	ae11      	add	r6, sp, #68	; 0x44
 800bb1c:	9b01      	ldr	r3, [sp, #4]
 800bb1e:	1aec      	subs	r4, r5, r3
 800bb20:	2c00      	cmp	r4, #0
 800bb22:	dd1a      	ble.n	800bb5a <_vfiprintf_r+0x59e>
 800bb24:	4d84      	ldr	r5, [pc, #528]	; (800bd38 <_vfiprintf_r+0x77c>)
 800bb26:	2c10      	cmp	r4, #16
 800bb28:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800bb2c:	f106 0208 	add.w	r2, r6, #8
 800bb30:	f103 0301 	add.w	r3, r3, #1
 800bb34:	6035      	str	r5, [r6, #0]
 800bb36:	f300 8129 	bgt.w	800bd8c <_vfiprintf_r+0x7d0>
 800bb3a:	6074      	str	r4, [r6, #4]
 800bb3c:	2b07      	cmp	r3, #7
 800bb3e:	440c      	add	r4, r1
 800bb40:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800bb44:	f340 8133 	ble.w	800bdae <_vfiprintf_r+0x7f2>
 800bb48:	4639      	mov	r1, r7
 800bb4a:	4648      	mov	r0, r9
 800bb4c:	aa0e      	add	r2, sp, #56	; 0x38
 800bb4e:	f7ff fd02 	bl	800b556 <__sprint_r>
 800bb52:	2800      	cmp	r0, #0
 800bb54:	f040 8153 	bne.w	800bdfe <_vfiprintf_r+0x842>
 800bb58:	ae11      	add	r6, sp, #68	; 0x44
 800bb5a:	9b01      	ldr	r3, [sp, #4]
 800bb5c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bb5e:	6073      	str	r3, [r6, #4]
 800bb60:	4418      	add	r0, r3
 800bb62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bb64:	f8c6 8000 	str.w	r8, [r6]
 800bb68:	3301      	adds	r3, #1
 800bb6a:	2b07      	cmp	r3, #7
 800bb6c:	9010      	str	r0, [sp, #64]	; 0x40
 800bb6e:	930f      	str	r3, [sp, #60]	; 0x3c
 800bb70:	f300 811f 	bgt.w	800bdb2 <_vfiprintf_r+0x7f6>
 800bb74:	f106 0308 	add.w	r3, r6, #8
 800bb78:	f01a 0f04 	tst.w	sl, #4
 800bb7c:	f040 8121 	bne.w	800bdc2 <_vfiprintf_r+0x806>
 800bb80:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800bb84:	9905      	ldr	r1, [sp, #20]
 800bb86:	428a      	cmp	r2, r1
 800bb88:	bfac      	ite	ge
 800bb8a:	189b      	addge	r3, r3, r2
 800bb8c:	185b      	addlt	r3, r3, r1
 800bb8e:	9303      	str	r3, [sp, #12]
 800bb90:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bb92:	b13b      	cbz	r3, 800bba4 <_vfiprintf_r+0x5e8>
 800bb94:	4639      	mov	r1, r7
 800bb96:	4648      	mov	r0, r9
 800bb98:	aa0e      	add	r2, sp, #56	; 0x38
 800bb9a:	f7ff fcdc 	bl	800b556 <__sprint_r>
 800bb9e:	2800      	cmp	r0, #0
 800bba0:	f040 812d 	bne.w	800bdfe <_vfiprintf_r+0x842>
 800bba4:	2300      	movs	r3, #0
 800bba6:	465c      	mov	r4, fp
 800bba8:	930f      	str	r3, [sp, #60]	; 0x3c
 800bbaa:	ae11      	add	r6, sp, #68	; 0x44
 800bbac:	e565      	b.n	800b67a <_vfiprintf_r+0xbe>
 800bbae:	4640      	mov	r0, r8
 800bbb0:	f7f4 face 	bl	8000150 <strlen>
 800bbb4:	9001      	str	r0, [sp, #4]
 800bbb6:	e736      	b.n	800ba26 <_vfiprintf_r+0x46a>
 800bbb8:	f04a 0a10 	orr.w	sl, sl, #16
 800bbbc:	f01a 0f20 	tst.w	sl, #32
 800bbc0:	d006      	beq.n	800bbd0 <_vfiprintf_r+0x614>
 800bbc2:	3407      	adds	r4, #7
 800bbc4:	f024 0b07 	bic.w	fp, r4, #7
 800bbc8:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800bbcc:	2301      	movs	r3, #1
 800bbce:	e6dc      	b.n	800b98a <_vfiprintf_r+0x3ce>
 800bbd0:	f01a 0f10 	tst.w	sl, #16
 800bbd4:	f104 0b04 	add.w	fp, r4, #4
 800bbd8:	d001      	beq.n	800bbde <_vfiprintf_r+0x622>
 800bbda:	6824      	ldr	r4, [r4, #0]
 800bbdc:	e003      	b.n	800bbe6 <_vfiprintf_r+0x62a>
 800bbde:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800bbe2:	d002      	beq.n	800bbea <_vfiprintf_r+0x62e>
 800bbe4:	8824      	ldrh	r4, [r4, #0]
 800bbe6:	2500      	movs	r5, #0
 800bbe8:	e7f0      	b.n	800bbcc <_vfiprintf_r+0x610>
 800bbea:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800bbee:	d0f4      	beq.n	800bbda <_vfiprintf_r+0x61e>
 800bbf0:	7824      	ldrb	r4, [r4, #0]
 800bbf2:	e7f8      	b.n	800bbe6 <_vfiprintf_r+0x62a>
 800bbf4:	4a51      	ldr	r2, [pc, #324]	; (800bd3c <_vfiprintf_r+0x780>)
 800bbf6:	e5d6      	b.n	800b7a6 <_vfiprintf_r+0x1ea>
 800bbf8:	f01a 0f10 	tst.w	sl, #16
 800bbfc:	f104 0b04 	add.w	fp, r4, #4
 800bc00:	d001      	beq.n	800bc06 <_vfiprintf_r+0x64a>
 800bc02:	6824      	ldr	r4, [r4, #0]
 800bc04:	e003      	b.n	800bc0e <_vfiprintf_r+0x652>
 800bc06:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800bc0a:	d002      	beq.n	800bc12 <_vfiprintf_r+0x656>
 800bc0c:	8824      	ldrh	r4, [r4, #0]
 800bc0e:	2500      	movs	r5, #0
 800bc10:	e5d3      	b.n	800b7ba <_vfiprintf_r+0x1fe>
 800bc12:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800bc16:	d0f4      	beq.n	800bc02 <_vfiprintf_r+0x646>
 800bc18:	7824      	ldrb	r4, [r4, #0]
 800bc1a:	e7f8      	b.n	800bc0e <_vfiprintf_r+0x652>
 800bc1c:	2d00      	cmp	r5, #0
 800bc1e:	bf08      	it	eq
 800bc20:	2c0a      	cmpeq	r4, #10
 800bc22:	d205      	bcs.n	800bc30 <_vfiprintf_r+0x674>
 800bc24:	3430      	adds	r4, #48	; 0x30
 800bc26:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800bc2a:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800bc2e:	e13b      	b.n	800bea8 <_vfiprintf_r+0x8ec>
 800bc30:	f04f 0a00 	mov.w	sl, #0
 800bc34:	ab3a      	add	r3, sp, #232	; 0xe8
 800bc36:	9309      	str	r3, [sp, #36]	; 0x24
 800bc38:	9b05      	ldr	r3, [sp, #20]
 800bc3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bc3e:	930b      	str	r3, [sp, #44]	; 0x2c
 800bc40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc42:	220a      	movs	r2, #10
 800bc44:	4620      	mov	r0, r4
 800bc46:	4629      	mov	r1, r5
 800bc48:	f103 38ff 	add.w	r8, r3, #4294967295
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	f7f4 ff6b 	bl	8000b28 <__aeabi_uldivmod>
 800bc52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc54:	3230      	adds	r2, #48	; 0x30
 800bc56:	f803 2c01 	strb.w	r2, [r3, #-1]
 800bc5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc5c:	f10a 0a01 	add.w	sl, sl, #1
 800bc60:	b1d3      	cbz	r3, 800bc98 <_vfiprintf_r+0x6dc>
 800bc62:	9b07      	ldr	r3, [sp, #28]
 800bc64:	781b      	ldrb	r3, [r3, #0]
 800bc66:	4553      	cmp	r3, sl
 800bc68:	d116      	bne.n	800bc98 <_vfiprintf_r+0x6dc>
 800bc6a:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800bc6e:	d013      	beq.n	800bc98 <_vfiprintf_r+0x6dc>
 800bc70:	2d00      	cmp	r5, #0
 800bc72:	bf08      	it	eq
 800bc74:	2c0a      	cmpeq	r4, #10
 800bc76:	d30f      	bcc.n	800bc98 <_vfiprintf_r+0x6dc>
 800bc78:	9b08      	ldr	r3, [sp, #32]
 800bc7a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bc7c:	eba8 0803 	sub.w	r8, r8, r3
 800bc80:	461a      	mov	r2, r3
 800bc82:	4640      	mov	r0, r8
 800bc84:	f7ff fbd9 	bl	800b43a <strncpy>
 800bc88:	9b07      	ldr	r3, [sp, #28]
 800bc8a:	785b      	ldrb	r3, [r3, #1]
 800bc8c:	b1a3      	cbz	r3, 800bcb8 <_vfiprintf_r+0x6fc>
 800bc8e:	f04f 0a00 	mov.w	sl, #0
 800bc92:	9b07      	ldr	r3, [sp, #28]
 800bc94:	3301      	adds	r3, #1
 800bc96:	9307      	str	r3, [sp, #28]
 800bc98:	220a      	movs	r2, #10
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	4620      	mov	r0, r4
 800bc9e:	4629      	mov	r1, r5
 800bca0:	f7f4 ff42 	bl	8000b28 <__aeabi_uldivmod>
 800bca4:	2d00      	cmp	r5, #0
 800bca6:	bf08      	it	eq
 800bca8:	2c0a      	cmpeq	r4, #10
 800bcaa:	f0c0 80fd 	bcc.w	800bea8 <_vfiprintf_r+0x8ec>
 800bcae:	4604      	mov	r4, r0
 800bcb0:	460d      	mov	r5, r1
 800bcb2:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800bcb6:	e7c3      	b.n	800bc40 <_vfiprintf_r+0x684>
 800bcb8:	469a      	mov	sl, r3
 800bcba:	e7ed      	b.n	800bc98 <_vfiprintf_r+0x6dc>
 800bcbc:	9a06      	ldr	r2, [sp, #24]
 800bcbe:	f004 030f 	and.w	r3, r4, #15
 800bcc2:	5cd3      	ldrb	r3, [r2, r3]
 800bcc4:	092a      	lsrs	r2, r5, #4
 800bcc6:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800bcca:	0923      	lsrs	r3, r4, #4
 800bccc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800bcd0:	461c      	mov	r4, r3
 800bcd2:	4615      	mov	r5, r2
 800bcd4:	ea54 0305 	orrs.w	r3, r4, r5
 800bcd8:	d1f0      	bne.n	800bcbc <_vfiprintf_r+0x700>
 800bcda:	e0e5      	b.n	800bea8 <_vfiprintf_r+0x8ec>
 800bcdc:	b933      	cbnz	r3, 800bcec <_vfiprintf_r+0x730>
 800bcde:	f01a 0f01 	tst.w	sl, #1
 800bce2:	d003      	beq.n	800bcec <_vfiprintf_r+0x730>
 800bce4:	2330      	movs	r3, #48	; 0x30
 800bce6:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800bcea:	e79e      	b.n	800bc2a <_vfiprintf_r+0x66e>
 800bcec:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800bcf0:	e0da      	b.n	800bea8 <_vfiprintf_r+0x8ec>
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	f000 80a4 	beq.w	800be40 <_vfiprintf_r+0x884>
 800bcf8:	2100      	movs	r1, #0
 800bcfa:	46a3      	mov	fp, r4
 800bcfc:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800bd00:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800bd04:	e5e8      	b.n	800b8d8 <_vfiprintf_r+0x31c>
 800bd06:	4605      	mov	r5, r0
 800bd08:	e68d      	b.n	800ba26 <_vfiprintf_r+0x46a>
 800bd0a:	2010      	movs	r0, #16
 800bd0c:	2b07      	cmp	r3, #7
 800bd0e:	4402      	add	r2, r0
 800bd10:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800bd14:	6070      	str	r0, [r6, #4]
 800bd16:	dd07      	ble.n	800bd28 <_vfiprintf_r+0x76c>
 800bd18:	4639      	mov	r1, r7
 800bd1a:	4648      	mov	r0, r9
 800bd1c:	aa0e      	add	r2, sp, #56	; 0x38
 800bd1e:	f7ff fc1a 	bl	800b556 <__sprint_r>
 800bd22:	2800      	cmp	r0, #0
 800bd24:	d16b      	bne.n	800bdfe <_vfiprintf_r+0x842>
 800bd26:	a911      	add	r1, sp, #68	; 0x44
 800bd28:	460e      	mov	r6, r1
 800bd2a:	3c10      	subs	r4, #16
 800bd2c:	e696      	b.n	800ba5c <_vfiprintf_r+0x4a0>
 800bd2e:	460e      	mov	r6, r1
 800bd30:	e6af      	b.n	800ba92 <_vfiprintf_r+0x4d6>
 800bd32:	bf00      	nop
 800bd34:	0800df7c 	.word	0x0800df7c
 800bd38:	0800df8c 	.word	0x0800df8c
 800bd3c:	0800dd4d 	.word	0x0800dd4d
 800bd40:	4639      	mov	r1, r7
 800bd42:	4648      	mov	r0, r9
 800bd44:	aa0e      	add	r2, sp, #56	; 0x38
 800bd46:	f7ff fc06 	bl	800b556 <__sprint_r>
 800bd4a:	2800      	cmp	r0, #0
 800bd4c:	d157      	bne.n	800bdfe <_vfiprintf_r+0x842>
 800bd4e:	ae11      	add	r6, sp, #68	; 0x44
 800bd50:	e6b1      	b.n	800bab6 <_vfiprintf_r+0x4fa>
 800bd52:	4639      	mov	r1, r7
 800bd54:	4648      	mov	r0, r9
 800bd56:	aa0e      	add	r2, sp, #56	; 0x38
 800bd58:	f7ff fbfd 	bl	800b556 <__sprint_r>
 800bd5c:	2800      	cmp	r0, #0
 800bd5e:	d14e      	bne.n	800bdfe <_vfiprintf_r+0x842>
 800bd60:	ae11      	add	r6, sp, #68	; 0x44
 800bd62:	e6b8      	b.n	800bad6 <_vfiprintf_r+0x51a>
 800bd64:	2010      	movs	r0, #16
 800bd66:	2b07      	cmp	r3, #7
 800bd68:	4402      	add	r2, r0
 800bd6a:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800bd6e:	6070      	str	r0, [r6, #4]
 800bd70:	dd07      	ble.n	800bd82 <_vfiprintf_r+0x7c6>
 800bd72:	4639      	mov	r1, r7
 800bd74:	4648      	mov	r0, r9
 800bd76:	aa0e      	add	r2, sp, #56	; 0x38
 800bd78:	f7ff fbed 	bl	800b556 <__sprint_r>
 800bd7c:	2800      	cmp	r0, #0
 800bd7e:	d13e      	bne.n	800bdfe <_vfiprintf_r+0x842>
 800bd80:	a911      	add	r1, sp, #68	; 0x44
 800bd82:	460e      	mov	r6, r1
 800bd84:	3c10      	subs	r4, #16
 800bd86:	e6ae      	b.n	800bae6 <_vfiprintf_r+0x52a>
 800bd88:	460e      	mov	r6, r1
 800bd8a:	e6c7      	b.n	800bb1c <_vfiprintf_r+0x560>
 800bd8c:	2010      	movs	r0, #16
 800bd8e:	2b07      	cmp	r3, #7
 800bd90:	4401      	add	r1, r0
 800bd92:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800bd96:	6070      	str	r0, [r6, #4]
 800bd98:	dd06      	ble.n	800bda8 <_vfiprintf_r+0x7ec>
 800bd9a:	4639      	mov	r1, r7
 800bd9c:	4648      	mov	r0, r9
 800bd9e:	aa0e      	add	r2, sp, #56	; 0x38
 800bda0:	f7ff fbd9 	bl	800b556 <__sprint_r>
 800bda4:	bb58      	cbnz	r0, 800bdfe <_vfiprintf_r+0x842>
 800bda6:	aa11      	add	r2, sp, #68	; 0x44
 800bda8:	4616      	mov	r6, r2
 800bdaa:	3c10      	subs	r4, #16
 800bdac:	e6bb      	b.n	800bb26 <_vfiprintf_r+0x56a>
 800bdae:	4616      	mov	r6, r2
 800bdb0:	e6d3      	b.n	800bb5a <_vfiprintf_r+0x59e>
 800bdb2:	4639      	mov	r1, r7
 800bdb4:	4648      	mov	r0, r9
 800bdb6:	aa0e      	add	r2, sp, #56	; 0x38
 800bdb8:	f7ff fbcd 	bl	800b556 <__sprint_r>
 800bdbc:	b9f8      	cbnz	r0, 800bdfe <_vfiprintf_r+0x842>
 800bdbe:	ab11      	add	r3, sp, #68	; 0x44
 800bdc0:	e6da      	b.n	800bb78 <_vfiprintf_r+0x5bc>
 800bdc2:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800bdc6:	1a54      	subs	r4, r2, r1
 800bdc8:	2c00      	cmp	r4, #0
 800bdca:	f77f aed9 	ble.w	800bb80 <_vfiprintf_r+0x5c4>
 800bdce:	2610      	movs	r6, #16
 800bdd0:	4d39      	ldr	r5, [pc, #228]	; (800beb8 <_vfiprintf_r+0x8fc>)
 800bdd2:	2c10      	cmp	r4, #16
 800bdd4:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800bdd8:	601d      	str	r5, [r3, #0]
 800bdda:	f102 0201 	add.w	r2, r2, #1
 800bdde:	dc1d      	bgt.n	800be1c <_vfiprintf_r+0x860>
 800bde0:	605c      	str	r4, [r3, #4]
 800bde2:	2a07      	cmp	r2, #7
 800bde4:	440c      	add	r4, r1
 800bde6:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800bdea:	f77f aec9 	ble.w	800bb80 <_vfiprintf_r+0x5c4>
 800bdee:	4639      	mov	r1, r7
 800bdf0:	4648      	mov	r0, r9
 800bdf2:	aa0e      	add	r2, sp, #56	; 0x38
 800bdf4:	f7ff fbaf 	bl	800b556 <__sprint_r>
 800bdf8:	2800      	cmp	r0, #0
 800bdfa:	f43f aec1 	beq.w	800bb80 <_vfiprintf_r+0x5c4>
 800bdfe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800be00:	07d9      	lsls	r1, r3, #31
 800be02:	d405      	bmi.n	800be10 <_vfiprintf_r+0x854>
 800be04:	89bb      	ldrh	r3, [r7, #12]
 800be06:	059a      	lsls	r2, r3, #22
 800be08:	d402      	bmi.n	800be10 <_vfiprintf_r+0x854>
 800be0a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800be0c:	f7fe fd1d 	bl	800a84a <__retarget_lock_release_recursive>
 800be10:	89bb      	ldrh	r3, [r7, #12]
 800be12:	065b      	lsls	r3, r3, #25
 800be14:	f57f ac03 	bpl.w	800b61e <_vfiprintf_r+0x62>
 800be18:	f7ff bbfe 	b.w	800b618 <_vfiprintf_r+0x5c>
 800be1c:	3110      	adds	r1, #16
 800be1e:	2a07      	cmp	r2, #7
 800be20:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800be24:	605e      	str	r6, [r3, #4]
 800be26:	dc02      	bgt.n	800be2e <_vfiprintf_r+0x872>
 800be28:	3308      	adds	r3, #8
 800be2a:	3c10      	subs	r4, #16
 800be2c:	e7d1      	b.n	800bdd2 <_vfiprintf_r+0x816>
 800be2e:	4639      	mov	r1, r7
 800be30:	4648      	mov	r0, r9
 800be32:	aa0e      	add	r2, sp, #56	; 0x38
 800be34:	f7ff fb8f 	bl	800b556 <__sprint_r>
 800be38:	2800      	cmp	r0, #0
 800be3a:	d1e0      	bne.n	800bdfe <_vfiprintf_r+0x842>
 800be3c:	ab11      	add	r3, sp, #68	; 0x44
 800be3e:	e7f4      	b.n	800be2a <_vfiprintf_r+0x86e>
 800be40:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800be42:	b913      	cbnz	r3, 800be4a <_vfiprintf_r+0x88e>
 800be44:	2300      	movs	r3, #0
 800be46:	930f      	str	r3, [sp, #60]	; 0x3c
 800be48:	e7d9      	b.n	800bdfe <_vfiprintf_r+0x842>
 800be4a:	4639      	mov	r1, r7
 800be4c:	4648      	mov	r0, r9
 800be4e:	aa0e      	add	r2, sp, #56	; 0x38
 800be50:	f7ff fb81 	bl	800b556 <__sprint_r>
 800be54:	2800      	cmp	r0, #0
 800be56:	d0f5      	beq.n	800be44 <_vfiprintf_r+0x888>
 800be58:	e7d1      	b.n	800bdfe <_vfiprintf_r+0x842>
 800be5a:	ea54 0205 	orrs.w	r2, r4, r5
 800be5e:	f8cd a014 	str.w	sl, [sp, #20]
 800be62:	f43f ada4 	beq.w	800b9ae <_vfiprintf_r+0x3f2>
 800be66:	2b01      	cmp	r3, #1
 800be68:	f43f aed8 	beq.w	800bc1c <_vfiprintf_r+0x660>
 800be6c:	2b02      	cmp	r3, #2
 800be6e:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800be72:	f43f af23 	beq.w	800bcbc <_vfiprintf_r+0x700>
 800be76:	08e2      	lsrs	r2, r4, #3
 800be78:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800be7c:	08e8      	lsrs	r0, r5, #3
 800be7e:	f004 0307 	and.w	r3, r4, #7
 800be82:	4605      	mov	r5, r0
 800be84:	4614      	mov	r4, r2
 800be86:	3330      	adds	r3, #48	; 0x30
 800be88:	ea54 0205 	orrs.w	r2, r4, r5
 800be8c:	4641      	mov	r1, r8
 800be8e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800be92:	d1f0      	bne.n	800be76 <_vfiprintf_r+0x8ba>
 800be94:	9a05      	ldr	r2, [sp, #20]
 800be96:	07d0      	lsls	r0, r2, #31
 800be98:	d506      	bpl.n	800bea8 <_vfiprintf_r+0x8ec>
 800be9a:	2b30      	cmp	r3, #48	; 0x30
 800be9c:	d004      	beq.n	800bea8 <_vfiprintf_r+0x8ec>
 800be9e:	2330      	movs	r3, #48	; 0x30
 800bea0:	f808 3c01 	strb.w	r3, [r8, #-1]
 800bea4:	f1a1 0802 	sub.w	r8, r1, #2
 800bea8:	ab3a      	add	r3, sp, #232	; 0xe8
 800beaa:	eba3 0308 	sub.w	r3, r3, r8
 800beae:	9d01      	ldr	r5, [sp, #4]
 800beb0:	f8dd a014 	ldr.w	sl, [sp, #20]
 800beb4:	9301      	str	r3, [sp, #4]
 800beb6:	e5b6      	b.n	800ba26 <_vfiprintf_r+0x46a>
 800beb8:	0800df7c 	.word	0x0800df7c

0800bebc <__sbprintf>:
 800bebc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bebe:	461f      	mov	r7, r3
 800bec0:	898b      	ldrh	r3, [r1, #12]
 800bec2:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800bec6:	f023 0302 	bic.w	r3, r3, #2
 800beca:	f8ad 300c 	strh.w	r3, [sp, #12]
 800bece:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800bed0:	4615      	mov	r5, r2
 800bed2:	9319      	str	r3, [sp, #100]	; 0x64
 800bed4:	89cb      	ldrh	r3, [r1, #14]
 800bed6:	4606      	mov	r6, r0
 800bed8:	f8ad 300e 	strh.w	r3, [sp, #14]
 800bedc:	69cb      	ldr	r3, [r1, #28]
 800bede:	a816      	add	r0, sp, #88	; 0x58
 800bee0:	9307      	str	r3, [sp, #28]
 800bee2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800bee4:	460c      	mov	r4, r1
 800bee6:	9309      	str	r3, [sp, #36]	; 0x24
 800bee8:	ab1a      	add	r3, sp, #104	; 0x68
 800beea:	9300      	str	r3, [sp, #0]
 800beec:	9304      	str	r3, [sp, #16]
 800beee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bef2:	9302      	str	r3, [sp, #8]
 800bef4:	9305      	str	r3, [sp, #20]
 800bef6:	2300      	movs	r3, #0
 800bef8:	9306      	str	r3, [sp, #24]
 800befa:	f7fe fca3 	bl	800a844 <__retarget_lock_init_recursive>
 800befe:	462a      	mov	r2, r5
 800bf00:	463b      	mov	r3, r7
 800bf02:	4669      	mov	r1, sp
 800bf04:	4630      	mov	r0, r6
 800bf06:	f7ff fb59 	bl	800b5bc <_vfiprintf_r>
 800bf0a:	1e05      	subs	r5, r0, #0
 800bf0c:	db07      	blt.n	800bf1e <__sbprintf+0x62>
 800bf0e:	4669      	mov	r1, sp
 800bf10:	4630      	mov	r0, r6
 800bf12:	f7fe f96d 	bl	800a1f0 <_fflush_r>
 800bf16:	2800      	cmp	r0, #0
 800bf18:	bf18      	it	ne
 800bf1a:	f04f 35ff 	movne.w	r5, #4294967295
 800bf1e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800bf22:	9816      	ldr	r0, [sp, #88]	; 0x58
 800bf24:	065b      	lsls	r3, r3, #25
 800bf26:	bf42      	ittt	mi
 800bf28:	89a3      	ldrhmi	r3, [r4, #12]
 800bf2a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800bf2e:	81a3      	strhmi	r3, [r4, #12]
 800bf30:	f7fe fc89 	bl	800a846 <__retarget_lock_close_recursive>
 800bf34:	4628      	mov	r0, r5
 800bf36:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800bf3a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bf3c <__swbuf_r>:
 800bf3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf3e:	460e      	mov	r6, r1
 800bf40:	4614      	mov	r4, r2
 800bf42:	4605      	mov	r5, r0
 800bf44:	b118      	cbz	r0, 800bf4e <__swbuf_r+0x12>
 800bf46:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800bf48:	b90b      	cbnz	r3, 800bf4e <__swbuf_r+0x12>
 800bf4a:	f7fe f9bd 	bl	800a2c8 <__sinit>
 800bf4e:	69a3      	ldr	r3, [r4, #24]
 800bf50:	60a3      	str	r3, [r4, #8]
 800bf52:	89a3      	ldrh	r3, [r4, #12]
 800bf54:	0719      	lsls	r1, r3, #28
 800bf56:	d529      	bpl.n	800bfac <__swbuf_r+0x70>
 800bf58:	6923      	ldr	r3, [r4, #16]
 800bf5a:	b33b      	cbz	r3, 800bfac <__swbuf_r+0x70>
 800bf5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf60:	b2f6      	uxtb	r6, r6
 800bf62:	049a      	lsls	r2, r3, #18
 800bf64:	4637      	mov	r7, r6
 800bf66:	d52a      	bpl.n	800bfbe <__swbuf_r+0x82>
 800bf68:	6823      	ldr	r3, [r4, #0]
 800bf6a:	6920      	ldr	r0, [r4, #16]
 800bf6c:	1a18      	subs	r0, r3, r0
 800bf6e:	6963      	ldr	r3, [r4, #20]
 800bf70:	4283      	cmp	r3, r0
 800bf72:	dc04      	bgt.n	800bf7e <__swbuf_r+0x42>
 800bf74:	4621      	mov	r1, r4
 800bf76:	4628      	mov	r0, r5
 800bf78:	f7fe f93a 	bl	800a1f0 <_fflush_r>
 800bf7c:	b9e0      	cbnz	r0, 800bfb8 <__swbuf_r+0x7c>
 800bf7e:	68a3      	ldr	r3, [r4, #8]
 800bf80:	3001      	adds	r0, #1
 800bf82:	3b01      	subs	r3, #1
 800bf84:	60a3      	str	r3, [r4, #8]
 800bf86:	6823      	ldr	r3, [r4, #0]
 800bf88:	1c5a      	adds	r2, r3, #1
 800bf8a:	6022      	str	r2, [r4, #0]
 800bf8c:	701e      	strb	r6, [r3, #0]
 800bf8e:	6963      	ldr	r3, [r4, #20]
 800bf90:	4283      	cmp	r3, r0
 800bf92:	d004      	beq.n	800bf9e <__swbuf_r+0x62>
 800bf94:	89a3      	ldrh	r3, [r4, #12]
 800bf96:	07db      	lsls	r3, r3, #31
 800bf98:	d506      	bpl.n	800bfa8 <__swbuf_r+0x6c>
 800bf9a:	2e0a      	cmp	r6, #10
 800bf9c:	d104      	bne.n	800bfa8 <__swbuf_r+0x6c>
 800bf9e:	4621      	mov	r1, r4
 800bfa0:	4628      	mov	r0, r5
 800bfa2:	f7fe f925 	bl	800a1f0 <_fflush_r>
 800bfa6:	b938      	cbnz	r0, 800bfb8 <__swbuf_r+0x7c>
 800bfa8:	4638      	mov	r0, r7
 800bfaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bfac:	4621      	mov	r1, r4
 800bfae:	4628      	mov	r0, r5
 800bfb0:	f7fd f9da 	bl	8009368 <__swsetup_r>
 800bfb4:	2800      	cmp	r0, #0
 800bfb6:	d0d1      	beq.n	800bf5c <__swbuf_r+0x20>
 800bfb8:	f04f 37ff 	mov.w	r7, #4294967295
 800bfbc:	e7f4      	b.n	800bfa8 <__swbuf_r+0x6c>
 800bfbe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800bfc2:	81a3      	strh	r3, [r4, #12]
 800bfc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bfc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800bfca:	6663      	str	r3, [r4, #100]	; 0x64
 800bfcc:	e7cc      	b.n	800bf68 <__swbuf_r+0x2c>
	...

0800bfd0 <_write_r>:
 800bfd0:	b538      	push	{r3, r4, r5, lr}
 800bfd2:	4604      	mov	r4, r0
 800bfd4:	4608      	mov	r0, r1
 800bfd6:	4611      	mov	r1, r2
 800bfd8:	2200      	movs	r2, #0
 800bfda:	4d05      	ldr	r5, [pc, #20]	; (800bff0 <_write_r+0x20>)
 800bfdc:	602a      	str	r2, [r5, #0]
 800bfde:	461a      	mov	r2, r3
 800bfe0:	f7f6 f94c 	bl	800227c <_write>
 800bfe4:	1c43      	adds	r3, r0, #1
 800bfe6:	d102      	bne.n	800bfee <_write_r+0x1e>
 800bfe8:	682b      	ldr	r3, [r5, #0]
 800bfea:	b103      	cbz	r3, 800bfee <_write_r+0x1e>
 800bfec:	6023      	str	r3, [r4, #0]
 800bfee:	bd38      	pop	{r3, r4, r5, pc}
 800bff0:	200010ac 	.word	0x200010ac

0800bff4 <__register_exitproc>:
 800bff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bff8:	4d1c      	ldr	r5, [pc, #112]	; (800c06c <__register_exitproc+0x78>)
 800bffa:	4606      	mov	r6, r0
 800bffc:	6828      	ldr	r0, [r5, #0]
 800bffe:	4698      	mov	r8, r3
 800c000:	460f      	mov	r7, r1
 800c002:	4691      	mov	r9, r2
 800c004:	f7fe fc20 	bl	800a848 <__retarget_lock_acquire_recursive>
 800c008:	4b19      	ldr	r3, [pc, #100]	; (800c070 <__register_exitproc+0x7c>)
 800c00a:	4628      	mov	r0, r5
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800c012:	b91c      	cbnz	r4, 800c01c <__register_exitproc+0x28>
 800c014:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800c018:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800c01c:	6865      	ldr	r5, [r4, #4]
 800c01e:	6800      	ldr	r0, [r0, #0]
 800c020:	2d1f      	cmp	r5, #31
 800c022:	dd05      	ble.n	800c030 <__register_exitproc+0x3c>
 800c024:	f7fe fc11 	bl	800a84a <__retarget_lock_release_recursive>
 800c028:	f04f 30ff 	mov.w	r0, #4294967295
 800c02c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c030:	b19e      	cbz	r6, 800c05a <__register_exitproc+0x66>
 800c032:	2201      	movs	r2, #1
 800c034:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800c038:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800c03c:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800c040:	40aa      	lsls	r2, r5
 800c042:	4313      	orrs	r3, r2
 800c044:	2e02      	cmp	r6, #2
 800c046:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800c04a:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800c04e:	bf02      	ittt	eq
 800c050:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800c054:	431a      	orreq	r2, r3
 800c056:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800c05a:	1c6b      	adds	r3, r5, #1
 800c05c:	3502      	adds	r5, #2
 800c05e:	6063      	str	r3, [r4, #4]
 800c060:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800c064:	f7fe fbf1 	bl	800a84a <__retarget_lock_release_recursive>
 800c068:	2000      	movs	r0, #0
 800c06a:	e7df      	b.n	800c02c <__register_exitproc+0x38>
 800c06c:	20000880 	.word	0x20000880
 800c070:	0800dd28 	.word	0x0800dd28

0800c074 <__assert_func>:
 800c074:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c076:	4614      	mov	r4, r2
 800c078:	461a      	mov	r2, r3
 800c07a:	4b09      	ldr	r3, [pc, #36]	; (800c0a0 <__assert_func+0x2c>)
 800c07c:	4605      	mov	r5, r0
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	68d8      	ldr	r0, [r3, #12]
 800c082:	b14c      	cbz	r4, 800c098 <__assert_func+0x24>
 800c084:	4b07      	ldr	r3, [pc, #28]	; (800c0a4 <__assert_func+0x30>)
 800c086:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c08a:	9100      	str	r1, [sp, #0]
 800c08c:	462b      	mov	r3, r5
 800c08e:	4906      	ldr	r1, [pc, #24]	; (800c0a8 <__assert_func+0x34>)
 800c090:	f000 f8a4 	bl	800c1dc <fiprintf>
 800c094:	f000 f99f 	bl	800c3d6 <abort>
 800c098:	4b04      	ldr	r3, [pc, #16]	; (800c0ac <__assert_func+0x38>)
 800c09a:	461c      	mov	r4, r3
 800c09c:	e7f3      	b.n	800c086 <__assert_func+0x12>
 800c09e:	bf00      	nop
 800c0a0:	20000044 	.word	0x20000044
 800c0a4:	0800df9c 	.word	0x0800df9c
 800c0a8:	0800dfa9 	.word	0x0800dfa9
 800c0ac:	0800dfd7 	.word	0x0800dfd7

0800c0b0 <_calloc_r>:
 800c0b0:	b510      	push	{r4, lr}
 800c0b2:	4351      	muls	r1, r2
 800c0b4:	f7fa f986 	bl	80063c4 <_malloc_r>
 800c0b8:	4604      	mov	r4, r0
 800c0ba:	b198      	cbz	r0, 800c0e4 <_calloc_r+0x34>
 800c0bc:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800c0c0:	f022 0203 	bic.w	r2, r2, #3
 800c0c4:	3a04      	subs	r2, #4
 800c0c6:	2a24      	cmp	r2, #36	; 0x24
 800c0c8:	d81b      	bhi.n	800c102 <_calloc_r+0x52>
 800c0ca:	2a13      	cmp	r2, #19
 800c0cc:	d917      	bls.n	800c0fe <_calloc_r+0x4e>
 800c0ce:	2100      	movs	r1, #0
 800c0d0:	2a1b      	cmp	r2, #27
 800c0d2:	e9c0 1100 	strd	r1, r1, [r0]
 800c0d6:	d807      	bhi.n	800c0e8 <_calloc_r+0x38>
 800c0d8:	f100 0308 	add.w	r3, r0, #8
 800c0dc:	2200      	movs	r2, #0
 800c0de:	e9c3 2200 	strd	r2, r2, [r3]
 800c0e2:	609a      	str	r2, [r3, #8]
 800c0e4:	4620      	mov	r0, r4
 800c0e6:	bd10      	pop	{r4, pc}
 800c0e8:	2a24      	cmp	r2, #36	; 0x24
 800c0ea:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800c0ee:	bf11      	iteee	ne
 800c0f0:	f100 0310 	addne.w	r3, r0, #16
 800c0f4:	6101      	streq	r1, [r0, #16]
 800c0f6:	f100 0318 	addeq.w	r3, r0, #24
 800c0fa:	6141      	streq	r1, [r0, #20]
 800c0fc:	e7ee      	b.n	800c0dc <_calloc_r+0x2c>
 800c0fe:	4603      	mov	r3, r0
 800c100:	e7ec      	b.n	800c0dc <_calloc_r+0x2c>
 800c102:	2100      	movs	r1, #0
 800c104:	f7fa fba0 	bl	8006848 <memset>
 800c108:	e7ec      	b.n	800c0e4 <_calloc_r+0x34>
	...

0800c10c <_close_r>:
 800c10c:	b538      	push	{r3, r4, r5, lr}
 800c10e:	2300      	movs	r3, #0
 800c110:	4d05      	ldr	r5, [pc, #20]	; (800c128 <_close_r+0x1c>)
 800c112:	4604      	mov	r4, r0
 800c114:	4608      	mov	r0, r1
 800c116:	602b      	str	r3, [r5, #0]
 800c118:	f000 fa20 	bl	800c55c <_close>
 800c11c:	1c43      	adds	r3, r0, #1
 800c11e:	d102      	bne.n	800c126 <_close_r+0x1a>
 800c120:	682b      	ldr	r3, [r5, #0]
 800c122:	b103      	cbz	r3, 800c126 <_close_r+0x1a>
 800c124:	6023      	str	r3, [r4, #0]
 800c126:	bd38      	pop	{r3, r4, r5, pc}
 800c128:	200010ac 	.word	0x200010ac

0800c12c <_fclose_r>:
 800c12c:	b570      	push	{r4, r5, r6, lr}
 800c12e:	4606      	mov	r6, r0
 800c130:	460c      	mov	r4, r1
 800c132:	b911      	cbnz	r1, 800c13a <_fclose_r+0xe>
 800c134:	2500      	movs	r5, #0
 800c136:	4628      	mov	r0, r5
 800c138:	bd70      	pop	{r4, r5, r6, pc}
 800c13a:	b118      	cbz	r0, 800c144 <_fclose_r+0x18>
 800c13c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c13e:	b90b      	cbnz	r3, 800c144 <_fclose_r+0x18>
 800c140:	f7fe f8c2 	bl	800a2c8 <__sinit>
 800c144:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c146:	07d8      	lsls	r0, r3, #31
 800c148:	d405      	bmi.n	800c156 <_fclose_r+0x2a>
 800c14a:	89a3      	ldrh	r3, [r4, #12]
 800c14c:	0599      	lsls	r1, r3, #22
 800c14e:	d402      	bmi.n	800c156 <_fclose_r+0x2a>
 800c150:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c152:	f7fe fb79 	bl	800a848 <__retarget_lock_acquire_recursive>
 800c156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c15a:	b93b      	cbnz	r3, 800c16c <_fclose_r+0x40>
 800c15c:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800c15e:	f015 0501 	ands.w	r5, r5, #1
 800c162:	d1e7      	bne.n	800c134 <_fclose_r+0x8>
 800c164:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c166:	f7fe fb70 	bl	800a84a <__retarget_lock_release_recursive>
 800c16a:	e7e4      	b.n	800c136 <_fclose_r+0xa>
 800c16c:	4621      	mov	r1, r4
 800c16e:	4630      	mov	r0, r6
 800c170:	f7fd ffb0 	bl	800a0d4 <__sflush_r>
 800c174:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c176:	4605      	mov	r5, r0
 800c178:	b133      	cbz	r3, 800c188 <_fclose_r+0x5c>
 800c17a:	4630      	mov	r0, r6
 800c17c:	69e1      	ldr	r1, [r4, #28]
 800c17e:	4798      	blx	r3
 800c180:	2800      	cmp	r0, #0
 800c182:	bfb8      	it	lt
 800c184:	f04f 35ff 	movlt.w	r5, #4294967295
 800c188:	89a3      	ldrh	r3, [r4, #12]
 800c18a:	061a      	lsls	r2, r3, #24
 800c18c:	d503      	bpl.n	800c196 <_fclose_r+0x6a>
 800c18e:	4630      	mov	r0, r6
 800c190:	6921      	ldr	r1, [r4, #16]
 800c192:	f7fe f929 	bl	800a3e8 <_free_r>
 800c196:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c198:	b141      	cbz	r1, 800c1ac <_fclose_r+0x80>
 800c19a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c19e:	4299      	cmp	r1, r3
 800c1a0:	d002      	beq.n	800c1a8 <_fclose_r+0x7c>
 800c1a2:	4630      	mov	r0, r6
 800c1a4:	f7fe f920 	bl	800a3e8 <_free_r>
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	6323      	str	r3, [r4, #48]	; 0x30
 800c1ac:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800c1ae:	b121      	cbz	r1, 800c1ba <_fclose_r+0x8e>
 800c1b0:	4630      	mov	r0, r6
 800c1b2:	f7fe f919 	bl	800a3e8 <_free_r>
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	6463      	str	r3, [r4, #68]	; 0x44
 800c1ba:	f7fe f86d 	bl	800a298 <__sfp_lock_acquire>
 800c1be:	2300      	movs	r3, #0
 800c1c0:	81a3      	strh	r3, [r4, #12]
 800c1c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c1c4:	07db      	lsls	r3, r3, #31
 800c1c6:	d402      	bmi.n	800c1ce <_fclose_r+0xa2>
 800c1c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c1ca:	f7fe fb3e 	bl	800a84a <__retarget_lock_release_recursive>
 800c1ce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c1d0:	f7fe fb39 	bl	800a846 <__retarget_lock_close_recursive>
 800c1d4:	f7fe f866 	bl	800a2a4 <__sfp_lock_release>
 800c1d8:	e7ad      	b.n	800c136 <_fclose_r+0xa>
	...

0800c1dc <fiprintf>:
 800c1dc:	b40e      	push	{r1, r2, r3}
 800c1de:	b503      	push	{r0, r1, lr}
 800c1e0:	4601      	mov	r1, r0
 800c1e2:	ab03      	add	r3, sp, #12
 800c1e4:	4805      	ldr	r0, [pc, #20]	; (800c1fc <fiprintf+0x20>)
 800c1e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1ea:	6800      	ldr	r0, [r0, #0]
 800c1ec:	9301      	str	r3, [sp, #4]
 800c1ee:	f7ff f9e5 	bl	800b5bc <_vfiprintf_r>
 800c1f2:	b002      	add	sp, #8
 800c1f4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c1f8:	b003      	add	sp, #12
 800c1fa:	4770      	bx	lr
 800c1fc:	20000044 	.word	0x20000044

0800c200 <__fputwc>:
 800c200:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c204:	4680      	mov	r8, r0
 800c206:	460e      	mov	r6, r1
 800c208:	4615      	mov	r5, r2
 800c20a:	f000 f885 	bl	800c318 <__locale_mb_cur_max>
 800c20e:	2801      	cmp	r0, #1
 800c210:	4604      	mov	r4, r0
 800c212:	d11b      	bne.n	800c24c <__fputwc+0x4c>
 800c214:	1e73      	subs	r3, r6, #1
 800c216:	2bfe      	cmp	r3, #254	; 0xfe
 800c218:	d818      	bhi.n	800c24c <__fputwc+0x4c>
 800c21a:	f88d 6004 	strb.w	r6, [sp, #4]
 800c21e:	2700      	movs	r7, #0
 800c220:	f10d 0904 	add.w	r9, sp, #4
 800c224:	42a7      	cmp	r7, r4
 800c226:	d020      	beq.n	800c26a <__fputwc+0x6a>
 800c228:	68ab      	ldr	r3, [r5, #8]
 800c22a:	f817 1009 	ldrb.w	r1, [r7, r9]
 800c22e:	3b01      	subs	r3, #1
 800c230:	2b00      	cmp	r3, #0
 800c232:	60ab      	str	r3, [r5, #8]
 800c234:	da04      	bge.n	800c240 <__fputwc+0x40>
 800c236:	69aa      	ldr	r2, [r5, #24]
 800c238:	4293      	cmp	r3, r2
 800c23a:	db1a      	blt.n	800c272 <__fputwc+0x72>
 800c23c:	290a      	cmp	r1, #10
 800c23e:	d018      	beq.n	800c272 <__fputwc+0x72>
 800c240:	682b      	ldr	r3, [r5, #0]
 800c242:	1c5a      	adds	r2, r3, #1
 800c244:	602a      	str	r2, [r5, #0]
 800c246:	7019      	strb	r1, [r3, #0]
 800c248:	3701      	adds	r7, #1
 800c24a:	e7eb      	b.n	800c224 <__fputwc+0x24>
 800c24c:	4632      	mov	r2, r6
 800c24e:	4640      	mov	r0, r8
 800c250:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800c254:	a901      	add	r1, sp, #4
 800c256:	f000 f89b 	bl	800c390 <_wcrtomb_r>
 800c25a:	1c42      	adds	r2, r0, #1
 800c25c:	4604      	mov	r4, r0
 800c25e:	d1de      	bne.n	800c21e <__fputwc+0x1e>
 800c260:	4606      	mov	r6, r0
 800c262:	89ab      	ldrh	r3, [r5, #12]
 800c264:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c268:	81ab      	strh	r3, [r5, #12]
 800c26a:	4630      	mov	r0, r6
 800c26c:	b003      	add	sp, #12
 800c26e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c272:	462a      	mov	r2, r5
 800c274:	4640      	mov	r0, r8
 800c276:	f7ff fe61 	bl	800bf3c <__swbuf_r>
 800c27a:	1c43      	adds	r3, r0, #1
 800c27c:	d1e4      	bne.n	800c248 <__fputwc+0x48>
 800c27e:	4606      	mov	r6, r0
 800c280:	e7f3      	b.n	800c26a <__fputwc+0x6a>

0800c282 <_fputwc_r>:
 800c282:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800c284:	b570      	push	{r4, r5, r6, lr}
 800c286:	07db      	lsls	r3, r3, #31
 800c288:	4605      	mov	r5, r0
 800c28a:	460e      	mov	r6, r1
 800c28c:	4614      	mov	r4, r2
 800c28e:	d405      	bmi.n	800c29c <_fputwc_r+0x1a>
 800c290:	8993      	ldrh	r3, [r2, #12]
 800c292:	0598      	lsls	r0, r3, #22
 800c294:	d402      	bmi.n	800c29c <_fputwc_r+0x1a>
 800c296:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800c298:	f7fe fad6 	bl	800a848 <__retarget_lock_acquire_recursive>
 800c29c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2a0:	0499      	lsls	r1, r3, #18
 800c2a2:	d406      	bmi.n	800c2b2 <_fputwc_r+0x30>
 800c2a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c2a8:	81a3      	strh	r3, [r4, #12]
 800c2aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c2ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c2b0:	6663      	str	r3, [r4, #100]	; 0x64
 800c2b2:	4622      	mov	r2, r4
 800c2b4:	4628      	mov	r0, r5
 800c2b6:	4631      	mov	r1, r6
 800c2b8:	f7ff ffa2 	bl	800c200 <__fputwc>
 800c2bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c2be:	4605      	mov	r5, r0
 800c2c0:	07da      	lsls	r2, r3, #31
 800c2c2:	d405      	bmi.n	800c2d0 <_fputwc_r+0x4e>
 800c2c4:	89a3      	ldrh	r3, [r4, #12]
 800c2c6:	059b      	lsls	r3, r3, #22
 800c2c8:	d402      	bmi.n	800c2d0 <_fputwc_r+0x4e>
 800c2ca:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c2cc:	f7fe fabd 	bl	800a84a <__retarget_lock_release_recursive>
 800c2d0:	4628      	mov	r0, r5
 800c2d2:	bd70      	pop	{r4, r5, r6, pc}

0800c2d4 <_fstat_r>:
 800c2d4:	b538      	push	{r3, r4, r5, lr}
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	4d06      	ldr	r5, [pc, #24]	; (800c2f4 <_fstat_r+0x20>)
 800c2da:	4604      	mov	r4, r0
 800c2dc:	4608      	mov	r0, r1
 800c2de:	4611      	mov	r1, r2
 800c2e0:	602b      	str	r3, [r5, #0]
 800c2e2:	f7f5 fef3 	bl	80020cc <_fstat>
 800c2e6:	1c43      	adds	r3, r0, #1
 800c2e8:	d102      	bne.n	800c2f0 <_fstat_r+0x1c>
 800c2ea:	682b      	ldr	r3, [r5, #0]
 800c2ec:	b103      	cbz	r3, 800c2f0 <_fstat_r+0x1c>
 800c2ee:	6023      	str	r3, [r4, #0]
 800c2f0:	bd38      	pop	{r3, r4, r5, pc}
 800c2f2:	bf00      	nop
 800c2f4:	200010ac 	.word	0x200010ac

0800c2f8 <_isatty_r>:
 800c2f8:	b538      	push	{r3, r4, r5, lr}
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	4d05      	ldr	r5, [pc, #20]	; (800c314 <_isatty_r+0x1c>)
 800c2fe:	4604      	mov	r4, r0
 800c300:	4608      	mov	r0, r1
 800c302:	602b      	str	r3, [r5, #0]
 800c304:	f000 f950 	bl	800c5a8 <_isatty>
 800c308:	1c43      	adds	r3, r0, #1
 800c30a:	d102      	bne.n	800c312 <_isatty_r+0x1a>
 800c30c:	682b      	ldr	r3, [r5, #0]
 800c30e:	b103      	cbz	r3, 800c312 <_isatty_r+0x1a>
 800c310:	6023      	str	r3, [r4, #0]
 800c312:	bd38      	pop	{r3, r4, r5, pc}
 800c314:	200010ac 	.word	0x200010ac

0800c318 <__locale_mb_cur_max>:
 800c318:	4b01      	ldr	r3, [pc, #4]	; (800c320 <__locale_mb_cur_max+0x8>)
 800c31a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800c31e:	4770      	bx	lr
 800c320:	20000884 	.word	0x20000884

0800c324 <_lseek_r>:
 800c324:	b538      	push	{r3, r4, r5, lr}
 800c326:	4604      	mov	r4, r0
 800c328:	4608      	mov	r0, r1
 800c32a:	4611      	mov	r1, r2
 800c32c:	2200      	movs	r2, #0
 800c32e:	4d05      	ldr	r5, [pc, #20]	; (800c344 <_lseek_r+0x20>)
 800c330:	602a      	str	r2, [r5, #0]
 800c332:	461a      	mov	r2, r3
 800c334:	f000 f902 	bl	800c53c <_lseek>
 800c338:	1c43      	adds	r3, r0, #1
 800c33a:	d102      	bne.n	800c342 <_lseek_r+0x1e>
 800c33c:	682b      	ldr	r3, [r5, #0]
 800c33e:	b103      	cbz	r3, 800c342 <_lseek_r+0x1e>
 800c340:	6023      	str	r3, [r4, #0]
 800c342:	bd38      	pop	{r3, r4, r5, pc}
 800c344:	200010ac 	.word	0x200010ac

0800c348 <__ascii_mbtowc>:
 800c348:	b082      	sub	sp, #8
 800c34a:	b901      	cbnz	r1, 800c34e <__ascii_mbtowc+0x6>
 800c34c:	a901      	add	r1, sp, #4
 800c34e:	b142      	cbz	r2, 800c362 <__ascii_mbtowc+0x1a>
 800c350:	b14b      	cbz	r3, 800c366 <__ascii_mbtowc+0x1e>
 800c352:	7813      	ldrb	r3, [r2, #0]
 800c354:	600b      	str	r3, [r1, #0]
 800c356:	7812      	ldrb	r2, [r2, #0]
 800c358:	1e10      	subs	r0, r2, #0
 800c35a:	bf18      	it	ne
 800c35c:	2001      	movne	r0, #1
 800c35e:	b002      	add	sp, #8
 800c360:	4770      	bx	lr
 800c362:	4610      	mov	r0, r2
 800c364:	e7fb      	b.n	800c35e <__ascii_mbtowc+0x16>
 800c366:	f06f 0001 	mvn.w	r0, #1
 800c36a:	e7f8      	b.n	800c35e <__ascii_mbtowc+0x16>

0800c36c <_read_r>:
 800c36c:	b538      	push	{r3, r4, r5, lr}
 800c36e:	4604      	mov	r4, r0
 800c370:	4608      	mov	r0, r1
 800c372:	4611      	mov	r1, r2
 800c374:	2200      	movs	r2, #0
 800c376:	4d05      	ldr	r5, [pc, #20]	; (800c38c <_read_r+0x20>)
 800c378:	602a      	str	r2, [r5, #0]
 800c37a:	461a      	mov	r2, r3
 800c37c:	f7f5 ff40 	bl	8002200 <_read>
 800c380:	1c43      	adds	r3, r0, #1
 800c382:	d102      	bne.n	800c38a <_read_r+0x1e>
 800c384:	682b      	ldr	r3, [r5, #0]
 800c386:	b103      	cbz	r3, 800c38a <_read_r+0x1e>
 800c388:	6023      	str	r3, [r4, #0]
 800c38a:	bd38      	pop	{r3, r4, r5, pc}
 800c38c:	200010ac 	.word	0x200010ac

0800c390 <_wcrtomb_r>:
 800c390:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c392:	4c09      	ldr	r4, [pc, #36]	; (800c3b8 <_wcrtomb_r+0x28>)
 800c394:	4605      	mov	r5, r0
 800c396:	461e      	mov	r6, r3
 800c398:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800c39c:	b085      	sub	sp, #20
 800c39e:	b909      	cbnz	r1, 800c3a4 <_wcrtomb_r+0x14>
 800c3a0:	460a      	mov	r2, r1
 800c3a2:	a901      	add	r1, sp, #4
 800c3a4:	47b8      	blx	r7
 800c3a6:	1c43      	adds	r3, r0, #1
 800c3a8:	bf01      	itttt	eq
 800c3aa:	2300      	moveq	r3, #0
 800c3ac:	6033      	streq	r3, [r6, #0]
 800c3ae:	238a      	moveq	r3, #138	; 0x8a
 800c3b0:	602b      	streq	r3, [r5, #0]
 800c3b2:	b005      	add	sp, #20
 800c3b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c3b6:	bf00      	nop
 800c3b8:	20000884 	.word	0x20000884

0800c3bc <__ascii_wctomb>:
 800c3bc:	4603      	mov	r3, r0
 800c3be:	4608      	mov	r0, r1
 800c3c0:	b141      	cbz	r1, 800c3d4 <__ascii_wctomb+0x18>
 800c3c2:	2aff      	cmp	r2, #255	; 0xff
 800c3c4:	d904      	bls.n	800c3d0 <__ascii_wctomb+0x14>
 800c3c6:	228a      	movs	r2, #138	; 0x8a
 800c3c8:	f04f 30ff 	mov.w	r0, #4294967295
 800c3cc:	601a      	str	r2, [r3, #0]
 800c3ce:	4770      	bx	lr
 800c3d0:	2001      	movs	r0, #1
 800c3d2:	700a      	strb	r2, [r1, #0]
 800c3d4:	4770      	bx	lr

0800c3d6 <abort>:
 800c3d6:	2006      	movs	r0, #6
 800c3d8:	b508      	push	{r3, lr}
 800c3da:	f000 f82d 	bl	800c438 <raise>
 800c3de:	2001      	movs	r0, #1
 800c3e0:	f7f5 fe68 	bl	80020b4 <_exit>

0800c3e4 <_raise_r>:
 800c3e4:	291f      	cmp	r1, #31
 800c3e6:	b538      	push	{r3, r4, r5, lr}
 800c3e8:	4604      	mov	r4, r0
 800c3ea:	460d      	mov	r5, r1
 800c3ec:	d904      	bls.n	800c3f8 <_raise_r+0x14>
 800c3ee:	2316      	movs	r3, #22
 800c3f0:	6003      	str	r3, [r0, #0]
 800c3f2:	f04f 30ff 	mov.w	r0, #4294967295
 800c3f6:	bd38      	pop	{r3, r4, r5, pc}
 800c3f8:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800c3fc:	b112      	cbz	r2, 800c404 <_raise_r+0x20>
 800c3fe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c402:	b94b      	cbnz	r3, 800c418 <_raise_r+0x34>
 800c404:	4620      	mov	r0, r4
 800c406:	f000 f831 	bl	800c46c <_getpid_r>
 800c40a:	462a      	mov	r2, r5
 800c40c:	4601      	mov	r1, r0
 800c40e:	4620      	mov	r0, r4
 800c410:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c414:	f000 b818 	b.w	800c448 <_kill_r>
 800c418:	2b01      	cmp	r3, #1
 800c41a:	d00a      	beq.n	800c432 <_raise_r+0x4e>
 800c41c:	1c59      	adds	r1, r3, #1
 800c41e:	d103      	bne.n	800c428 <_raise_r+0x44>
 800c420:	2316      	movs	r3, #22
 800c422:	6003      	str	r3, [r0, #0]
 800c424:	2001      	movs	r0, #1
 800c426:	e7e6      	b.n	800c3f6 <_raise_r+0x12>
 800c428:	2400      	movs	r4, #0
 800c42a:	4628      	mov	r0, r5
 800c42c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c430:	4798      	blx	r3
 800c432:	2000      	movs	r0, #0
 800c434:	e7df      	b.n	800c3f6 <_raise_r+0x12>
	...

0800c438 <raise>:
 800c438:	4b02      	ldr	r3, [pc, #8]	; (800c444 <raise+0xc>)
 800c43a:	4601      	mov	r1, r0
 800c43c:	6818      	ldr	r0, [r3, #0]
 800c43e:	f7ff bfd1 	b.w	800c3e4 <_raise_r>
 800c442:	bf00      	nop
 800c444:	20000044 	.word	0x20000044

0800c448 <_kill_r>:
 800c448:	b538      	push	{r3, r4, r5, lr}
 800c44a:	2300      	movs	r3, #0
 800c44c:	4d06      	ldr	r5, [pc, #24]	; (800c468 <_kill_r+0x20>)
 800c44e:	4604      	mov	r4, r0
 800c450:	4608      	mov	r0, r1
 800c452:	4611      	mov	r1, r2
 800c454:	602b      	str	r3, [r5, #0]
 800c456:	f7f5 fe4f 	bl	80020f8 <_kill>
 800c45a:	1c43      	adds	r3, r0, #1
 800c45c:	d102      	bne.n	800c464 <_kill_r+0x1c>
 800c45e:	682b      	ldr	r3, [r5, #0]
 800c460:	b103      	cbz	r3, 800c464 <_kill_r+0x1c>
 800c462:	6023      	str	r3, [r4, #0]
 800c464:	bd38      	pop	{r3, r4, r5, pc}
 800c466:	bf00      	nop
 800c468:	200010ac 	.word	0x200010ac

0800c46c <_getpid_r>:
 800c46c:	f7f5 be3d 	b.w	80020ea <_getpid>

0800c470 <findslot>:
 800c470:	4b0a      	ldr	r3, [pc, #40]	; (800c49c <findslot+0x2c>)
 800c472:	b510      	push	{r4, lr}
 800c474:	4604      	mov	r4, r0
 800c476:	6818      	ldr	r0, [r3, #0]
 800c478:	b118      	cbz	r0, 800c482 <findslot+0x12>
 800c47a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c47c:	b90b      	cbnz	r3, 800c482 <findslot+0x12>
 800c47e:	f7fd ff23 	bl	800a2c8 <__sinit>
 800c482:	2c13      	cmp	r4, #19
 800c484:	d807      	bhi.n	800c496 <findslot+0x26>
 800c486:	4806      	ldr	r0, [pc, #24]	; (800c4a0 <findslot+0x30>)
 800c488:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800c48c:	3201      	adds	r2, #1
 800c48e:	d002      	beq.n	800c496 <findslot+0x26>
 800c490:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800c494:	bd10      	pop	{r4, pc}
 800c496:	2000      	movs	r0, #0
 800c498:	e7fc      	b.n	800c494 <findslot+0x24>
 800c49a:	bf00      	nop
 800c49c:	20000044 	.word	0x20000044
 800c4a0:	20000ff0 	.word	0x20000ff0

0800c4a4 <checkerror>:
 800c4a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4a6:	1c43      	adds	r3, r0, #1
 800c4a8:	4604      	mov	r4, r0
 800c4aa:	d109      	bne.n	800c4c0 <checkerror+0x1c>
 800c4ac:	f7f9 ff58 	bl	8006360 <__errno>
 800c4b0:	2613      	movs	r6, #19
 800c4b2:	4605      	mov	r5, r0
 800c4b4:	2700      	movs	r7, #0
 800c4b6:	4630      	mov	r0, r6
 800c4b8:	4639      	mov	r1, r7
 800c4ba:	beab      	bkpt	0x00ab
 800c4bc:	4606      	mov	r6, r0
 800c4be:	602e      	str	r6, [r5, #0]
 800c4c0:	4620      	mov	r0, r4
 800c4c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c4c4 <_swilseek>:
 800c4c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c4c6:	460c      	mov	r4, r1
 800c4c8:	4616      	mov	r6, r2
 800c4ca:	f7ff ffd1 	bl	800c470 <findslot>
 800c4ce:	4605      	mov	r5, r0
 800c4d0:	b940      	cbnz	r0, 800c4e4 <_swilseek+0x20>
 800c4d2:	f7f9 ff45 	bl	8006360 <__errno>
 800c4d6:	2309      	movs	r3, #9
 800c4d8:	6003      	str	r3, [r0, #0]
 800c4da:	f04f 34ff 	mov.w	r4, #4294967295
 800c4de:	4620      	mov	r0, r4
 800c4e0:	b003      	add	sp, #12
 800c4e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4e4:	2e02      	cmp	r6, #2
 800c4e6:	d903      	bls.n	800c4f0 <_swilseek+0x2c>
 800c4e8:	f7f9 ff3a 	bl	8006360 <__errno>
 800c4ec:	2316      	movs	r3, #22
 800c4ee:	e7f3      	b.n	800c4d8 <_swilseek+0x14>
 800c4f0:	2e01      	cmp	r6, #1
 800c4f2:	d112      	bne.n	800c51a <_swilseek+0x56>
 800c4f4:	6843      	ldr	r3, [r0, #4]
 800c4f6:	18e4      	adds	r4, r4, r3
 800c4f8:	d4f6      	bmi.n	800c4e8 <_swilseek+0x24>
 800c4fa:	682b      	ldr	r3, [r5, #0]
 800c4fc:	260a      	movs	r6, #10
 800c4fe:	466f      	mov	r7, sp
 800c500:	e9cd 3400 	strd	r3, r4, [sp]
 800c504:	4630      	mov	r0, r6
 800c506:	4639      	mov	r1, r7
 800c508:	beab      	bkpt	0x00ab
 800c50a:	4606      	mov	r6, r0
 800c50c:	4630      	mov	r0, r6
 800c50e:	f7ff ffc9 	bl	800c4a4 <checkerror>
 800c512:	2800      	cmp	r0, #0
 800c514:	dbe1      	blt.n	800c4da <_swilseek+0x16>
 800c516:	606c      	str	r4, [r5, #4]
 800c518:	e7e1      	b.n	800c4de <_swilseek+0x1a>
 800c51a:	2e02      	cmp	r6, #2
 800c51c:	d1ed      	bne.n	800c4fa <_swilseek+0x36>
 800c51e:	6803      	ldr	r3, [r0, #0]
 800c520:	260c      	movs	r6, #12
 800c522:	466f      	mov	r7, sp
 800c524:	9300      	str	r3, [sp, #0]
 800c526:	4630      	mov	r0, r6
 800c528:	4639      	mov	r1, r7
 800c52a:	beab      	bkpt	0x00ab
 800c52c:	4606      	mov	r6, r0
 800c52e:	4630      	mov	r0, r6
 800c530:	f7ff ffb8 	bl	800c4a4 <checkerror>
 800c534:	1c43      	adds	r3, r0, #1
 800c536:	d0d0      	beq.n	800c4da <_swilseek+0x16>
 800c538:	4404      	add	r4, r0
 800c53a:	e7de      	b.n	800c4fa <_swilseek+0x36>

0800c53c <_lseek>:
 800c53c:	f7ff bfc2 	b.w	800c4c4 <_swilseek>

0800c540 <_swiclose>:
 800c540:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c542:	2402      	movs	r4, #2
 800c544:	9001      	str	r0, [sp, #4]
 800c546:	ad01      	add	r5, sp, #4
 800c548:	4620      	mov	r0, r4
 800c54a:	4629      	mov	r1, r5
 800c54c:	beab      	bkpt	0x00ab
 800c54e:	4604      	mov	r4, r0
 800c550:	4620      	mov	r0, r4
 800c552:	f7ff ffa7 	bl	800c4a4 <checkerror>
 800c556:	b003      	add	sp, #12
 800c558:	bd30      	pop	{r4, r5, pc}
	...

0800c55c <_close>:
 800c55c:	b538      	push	{r3, r4, r5, lr}
 800c55e:	4605      	mov	r5, r0
 800c560:	f7ff ff86 	bl	800c470 <findslot>
 800c564:	4604      	mov	r4, r0
 800c566:	b930      	cbnz	r0, 800c576 <_close+0x1a>
 800c568:	f7f9 fefa 	bl	8006360 <__errno>
 800c56c:	2309      	movs	r3, #9
 800c56e:	6003      	str	r3, [r0, #0]
 800c570:	f04f 30ff 	mov.w	r0, #4294967295
 800c574:	bd38      	pop	{r3, r4, r5, pc}
 800c576:	3d01      	subs	r5, #1
 800c578:	2d01      	cmp	r5, #1
 800c57a:	d809      	bhi.n	800c590 <_close+0x34>
 800c57c:	4b09      	ldr	r3, [pc, #36]	; (800c5a4 <_close+0x48>)
 800c57e:	689a      	ldr	r2, [r3, #8]
 800c580:	691b      	ldr	r3, [r3, #16]
 800c582:	429a      	cmp	r2, r3
 800c584:	d104      	bne.n	800c590 <_close+0x34>
 800c586:	f04f 33ff 	mov.w	r3, #4294967295
 800c58a:	6003      	str	r3, [r0, #0]
 800c58c:	2000      	movs	r0, #0
 800c58e:	e7f1      	b.n	800c574 <_close+0x18>
 800c590:	6820      	ldr	r0, [r4, #0]
 800c592:	f7ff ffd5 	bl	800c540 <_swiclose>
 800c596:	2800      	cmp	r0, #0
 800c598:	d1ec      	bne.n	800c574 <_close+0x18>
 800c59a:	f04f 33ff 	mov.w	r3, #4294967295
 800c59e:	6023      	str	r3, [r4, #0]
 800c5a0:	e7e8      	b.n	800c574 <_close+0x18>
 800c5a2:	bf00      	nop
 800c5a4:	20000ff0 	.word	0x20000ff0

0800c5a8 <_isatty>:
 800c5a8:	b570      	push	{r4, r5, r6, lr}
 800c5aa:	f7ff ff61 	bl	800c470 <findslot>
 800c5ae:	2509      	movs	r5, #9
 800c5b0:	4604      	mov	r4, r0
 800c5b2:	b920      	cbnz	r0, 800c5be <_isatty+0x16>
 800c5b4:	f7f9 fed4 	bl	8006360 <__errno>
 800c5b8:	6005      	str	r5, [r0, #0]
 800c5ba:	4620      	mov	r0, r4
 800c5bc:	bd70      	pop	{r4, r5, r6, pc}
 800c5be:	4628      	mov	r0, r5
 800c5c0:	4621      	mov	r1, r4
 800c5c2:	beab      	bkpt	0x00ab
 800c5c4:	4604      	mov	r4, r0
 800c5c6:	2c01      	cmp	r4, #1
 800c5c8:	d0f7      	beq.n	800c5ba <_isatty+0x12>
 800c5ca:	f7f9 fec9 	bl	8006360 <__errno>
 800c5ce:	2400      	movs	r4, #0
 800c5d0:	4605      	mov	r5, r0
 800c5d2:	2613      	movs	r6, #19
 800c5d4:	4630      	mov	r0, r6
 800c5d6:	4621      	mov	r1, r4
 800c5d8:	beab      	bkpt	0x00ab
 800c5da:	4606      	mov	r6, r0
 800c5dc:	602e      	str	r6, [r5, #0]
 800c5de:	e7ec      	b.n	800c5ba <_isatty+0x12>

0800c5e0 <_init>:
 800c5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5e2:	bf00      	nop
 800c5e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5e6:	bc08      	pop	{r3}
 800c5e8:	469e      	mov	lr, r3
 800c5ea:	4770      	bx	lr

0800c5ec <_fini>:
 800c5ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5ee:	bf00      	nop
 800c5f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5f2:	bc08      	pop	{r3}
 800c5f4:	469e      	mov	lr, r3
 800c5f6:	4770      	bx	lr
