// Seed: 1554387135
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output logic id_2,
    output wire id_3,
    input tri1 id_4,
    input supply0 id_5,
    input logic id_6,
    output wire id_7,
    output wire id_8,
    output supply1 id_9,
    input uwire void id_10
);
  always id_2 <= id_6;
  wire id_12, id_13;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
