INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_32_20_lm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/add_32u_11u_1/sim/add_32u_11u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_32u_11u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/sum_24u_24u/sim/sum_24u_24u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_24u_24u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/sub_11u_11u/sim/sub_11u_11u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sub_11u_11u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/mul_12s_12s/sim/mul_12s_12s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul_12s_12s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/rgb2ycbcr_0/src/sum_11s_11s/sim/sum_11s_11s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_11s_11s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/rgb2ycbcr_0/src/sum_10s_10s/sim/sum_10s_10s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_10s_10s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/vb/vb.srcs/sources_1/ip/rgb2ycbcr_0/src/mul_8u_11s/sim/mul_8u_11s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul_8u_11s
