#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f24910 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f24aa0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1f25380 .functor NOT 1, L_0x1f61330, C4<0>, C4<0>, C4<0>;
L_0x1f61090 .functor XOR 1, L_0x1f60ec0, L_0x1f60ff0, C4<0>, C4<0>;
L_0x1f61220 .functor XOR 1, L_0x1f61090, L_0x1f61150, C4<0>, C4<0>;
v0x1f4f730_0 .net *"_ivl_10", 0 0, L_0x1f61150;  1 drivers
v0x1f4f830_0 .net *"_ivl_12", 0 0, L_0x1f61220;  1 drivers
v0x1f4f910_0 .net *"_ivl_2", 0 0, L_0x1f60e20;  1 drivers
v0x1f4f9d0_0 .net *"_ivl_4", 0 0, L_0x1f60ec0;  1 drivers
v0x1f4fab0_0 .net *"_ivl_6", 0 0, L_0x1f60ff0;  1 drivers
v0x1f4fbe0_0 .net *"_ivl_8", 0 0, L_0x1f61090;  1 drivers
v0x1f4fcc0_0 .var "clk", 0 0;
v0x1f4fd60_0 .net "reset", 0 0, v0x1f4e780_0;  1 drivers
v0x1f4fe00_0 .var/2u "stats1", 159 0;
v0x1f4ff70_0 .var/2u "strobe", 0 0;
v0x1f50030_0 .net "tb_match", 0 0, L_0x1f61330;  1 drivers
v0x1f500f0_0 .net "tb_mismatch", 0 0, L_0x1f25380;  1 drivers
v0x1f501b0_0 .net "w", 0 0, v0x1f4e850_0;  1 drivers
v0x1f50250_0 .net "z_dut", 0 0, L_0x1f60cc0;  1 drivers
v0x1f502f0_0 .net "z_ref", 0 0, L_0x1f18930;  1 drivers
L_0x1f60e20 .concat [ 1 0 0 0], L_0x1f18930;
L_0x1f60ec0 .concat [ 1 0 0 0], L_0x1f18930;
L_0x1f60ff0 .concat [ 1 0 0 0], L_0x1f60cc0;
L_0x1f61150 .concat [ 1 0 0 0], L_0x1f18930;
L_0x1f61330 .cmp/eeq 1, L_0x1f60e20, L_0x1f61220;
S_0x1f24c30 .scope module, "good1" "reference_module" 3 93, 3 4 0, S_0x1f24aa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x1ef2a40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1ef2a80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1ef2ac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1ef2b00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x1ef2b40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x1ef2b80 .param/l "F" 0 3 10, +C4<00000000000000000000000000000101>;
L_0x1f18930 .functor OR 1, L_0x1f60500, L_0x1f607b0, C4<0>, C4<0>;
v0x1f18b30_0 .net *"_ivl_0", 31 0, L_0x1f50390;  1 drivers
L_0x7ff6486de0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f18bd0_0 .net *"_ivl_11", 28 0, L_0x7ff6486de0a8;  1 drivers
L_0x7ff6486de0f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1f4d9a0_0 .net/2u *"_ivl_12", 31 0, L_0x7ff6486de0f0;  1 drivers
v0x1f4da90_0 .net *"_ivl_14", 0 0, L_0x1f607b0;  1 drivers
L_0x7ff6486de018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f4db50_0 .net *"_ivl_3", 28 0, L_0x7ff6486de018;  1 drivers
L_0x7ff6486de060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1f4dc80_0 .net/2u *"_ivl_4", 31 0, L_0x7ff6486de060;  1 drivers
v0x1f4dd60_0 .net *"_ivl_6", 0 0, L_0x1f60500;  1 drivers
v0x1f4de20_0 .net *"_ivl_8", 31 0, L_0x1f60670;  1 drivers
v0x1f4df00_0 .net "clk", 0 0, v0x1f4fcc0_0;  1 drivers
v0x1f4e050_0 .var "next", 2 0;
v0x1f4e130_0 .net "reset", 0 0, v0x1f4e780_0;  alias, 1 drivers
v0x1f4e1f0_0 .var "state", 2 0;
v0x1f4e2d0_0 .net "w", 0 0, v0x1f4e850_0;  alias, 1 drivers
v0x1f4e390_0 .net "z", 0 0, L_0x1f18930;  alias, 1 drivers
E_0x1f1fc80 .event anyedge, v0x1f4e1f0_0, v0x1f4e2d0_0;
E_0x1f1eda0 .event posedge, v0x1f4df00_0;
L_0x1f50390 .concat [ 3 29 0 0], v0x1f4e1f0_0, L_0x7ff6486de018;
L_0x1f60500 .cmp/eq 32, L_0x1f50390, L_0x7ff6486de060;
L_0x1f60670 .concat [ 3 29 0 0], v0x1f4e1f0_0, L_0x7ff6486de0a8;
L_0x1f607b0 .cmp/eq 32, L_0x1f60670, L_0x7ff6486de0f0;
S_0x1f4e4d0 .scope module, "stim1" "stimulus_gen" 3 88, 3 35 0, S_0x1f24aa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v0x1f4e6c0_0 .net "clk", 0 0, v0x1f4fcc0_0;  alias, 1 drivers
v0x1f4e780_0 .var "reset", 0 0;
v0x1f4e850_0 .var "w", 0 0;
E_0x1f1f000/0 .event negedge, v0x1f4df00_0;
E_0x1f1f000/1 .event posedge, v0x1f4df00_0;
E_0x1f1f000 .event/or E_0x1f1f000/0, E_0x1f1f000/1;
S_0x1f4e950 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0x1f24aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
L_0x1f60cc0 .functor OR 1, L_0x1f60a90, L_0x1f60b80, C4<0>, C4<0>;
L_0x7ff6486de138 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1f4ec40_0 .net/2u *"_ivl_0", 2 0, L_0x7ff6486de138;  1 drivers
v0x1f4ed20_0 .net *"_ivl_2", 0 0, L_0x1f60a90;  1 drivers
L_0x7ff6486de180 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x1f4ede0_0 .net/2u *"_ivl_4", 2 0, L_0x7ff6486de180;  1 drivers
v0x1f4eed0_0 .net *"_ivl_6", 0 0, L_0x1f60b80;  1 drivers
v0x1f4ef90_0 .net "clk", 0 0, v0x1f4fcc0_0;  alias, 1 drivers
v0x1f4f0d0_0 .net "reset", 0 0, v0x1f4e780_0;  alias, 1 drivers
v0x1f4f1c0_0 .var "state", 2 0;
v0x1f4f2a0_0 .net "w", 0 0, v0x1f4e850_0;  alias, 1 drivers
v0x1f4f390_0 .net "z", 0 0, L_0x1f60cc0;  alias, 1 drivers
E_0x1f079f0 .event posedge, v0x1f4e130_0, v0x1f4df00_0;
L_0x1f60a90 .cmp/eq 3, v0x1f4f1c0_0, L_0x7ff6486de138;
L_0x1f60b80 .cmp/eq 3, v0x1f4f1c0_0, L_0x7ff6486de180;
S_0x1f4f560 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 107, 3 107 0, S_0x1f24aa0;
 .timescale -12 -12;
E_0x1f2ef00 .event anyedge, v0x1f4ff70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f4ff70_0;
    %nor/r;
    %assign/vec4 v0x1f4ff70_0, 0;
    %wait E_0x1f2ef00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f4e4d0;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f1f000;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1f4e780_0, 0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1f4e850_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f24c30;
T_2 ;
    %wait E_0x1f1eda0;
    %load/vec4 v0x1f4e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1f4e1f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1f4e050_0;
    %assign/vec4 v0x1f4e1f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f24c30;
T_3 ;
Ewait_0 .event/or E_0x1f1fc80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1f4e1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x1f4e050_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x1f4e2d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0x1f4e050_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x1f4e2d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0x1f4e050_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x1f4e2d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v0x1f4e050_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x1f4e2d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0x1f4e050_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x1f4e2d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v0x1f4e050_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x1f4e2d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v0x1f4e050_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1f4e950;
T_4 ;
    %wait E_0x1f079f0;
    %load/vec4 v0x1f4f0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1f4f1c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1f4f1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x1f4f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1f4f1c0_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1f4f1c0_0, 0;
T_4.10 ;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x1f4f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1f4f1c0_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1f4f1c0_0, 0;
T_4.12 ;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x1f4f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1f4f1c0_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1f4f1c0_0, 0;
T_4.14 ;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x1f4f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1f4f1c0_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1f4f1c0_0, 0;
T_4.16 ;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x1f4f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1f4f1c0_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1f4f1c0_0, 0;
T_4.18 ;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x1f4f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1f4f1c0_0, 0;
    %jmp T_4.20;
T_4.19 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1f4f1c0_0, 0;
T_4.20 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f24aa0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f4ff70_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1f24aa0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f4fcc0_0;
    %inv;
    %store/vec4 v0x1f4fcc0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1f24aa0;
T_7 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f4e6c0_0, v0x1f500f0_0, v0x1f4fcc0_0, v0x1f4fd60_0, v0x1f501b0_0, v0x1f502f0_0, v0x1f50250_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1f24aa0;
T_8 ;
    %load/vec4 v0x1f4fe00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1f4fe00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f4fe00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 116 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1f4fe00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f4fe00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 120 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f4fe00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f4fe00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1f24aa0;
T_9 ;
    %wait E_0x1f1f000;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f4fe00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4fe00_0, 4, 32;
    %load/vec4 v0x1f50030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1f4fe00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4fe00_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f4fe00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4fe00_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1f502f0_0;
    %load/vec4 v0x1f502f0_0;
    %load/vec4 v0x1f50250_0;
    %xor;
    %load/vec4 v0x1f502f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1f4fe00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4fe00_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1f4fe00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4fe00_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2012_q2fsm/2012_q2fsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/2012_q2fsm/iter0/response17/top_module.sv";
