parent_name	,	V_6
of_clk_add_provider	,	F_8
mult	,	V_7
of_ti_fixed_factor_clk_setup	,	F_1
flags	,	V_8
"ti,clock-mult"	,	L_3
device_node	,	V_1
of_property_read_u32	,	F_2
u32	,	T_2
of_clk_src_simple_get	,	V_10
ti_clk_add_alias	,	F_10
clk_register_fixed_factor	,	F_6
"%s must have a clock-mult property\n"	,	L_4
clk	,	V_3
"ti,set-rate-parent"	,	L_5
"ti,clock-div"	,	L_1
"%s must have a clock-div property\n"	,	L_2
node	,	V_2
clk_name	,	V_4
of_clk_get_parent_name	,	F_5
CLK_SET_RATE_PARENT	,	V_9
of_ti_clk_autoidle_setup	,	F_9
__init	,	T_1
name	,	V_5
of_property_read_bool	,	F_4
pr_err	,	F_3
IS_ERR	,	F_7
