

================================================================
== Vitis HLS Report for 'gradient_weight_x'
================================================================
* Date:           Fri Dec 13 11:12:53 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.026 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   447775|   447775|  4.478 ms|  4.478 ms|  447775|  447775|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                 Loop Name                 |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER  |   447773|   447773|         3|          1|          1|  447772|       yes|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_V = alloca i32 1"   --->   Operation 6 'alloca' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V_120 = alloca i32 1"   --->   Operation 7 'alloca' 'r_V_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_V_122 = alloca i32 1"   --->   Operation 8 'alloca' 'r_V_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 9 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_V_124 = alloca i32 1"   --->   Operation 11 'alloca' 'r_V_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_V_126 = alloca i32 1"   --->   Operation 12 'alloca' 'r_V_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_V_128 = alloca i32 1"   --->   Operation 13 'alloca' 'r_V_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_V_130 = alloca i32 1"   --->   Operation 14 'alloca' 'r_V_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_V_132 = alloca i32 1"   --->   Operation 15 'alloca' 'r_V_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r_V_134 = alloca i32 1"   --->   Operation 16 'alloca' 'r_V_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_V_136 = alloca i32 1"   --->   Operation 17 'alloca' 'r_V_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_V_138 = alloca i32 1"   --->   Operation 18 'alloca' 'r_V_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_V_140 = alloca i32 1"   --->   Operation 19 'alloca' 'r_V_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%r_V_142 = alloca i32 1"   --->   Operation 20 'alloca' 'r_V_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_V_144 = alloca i32 1"   --->   Operation 21 'alloca' 'r_V_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_V_146 = alloca i32 1"   --->   Operation 22 'alloca' 'r_V_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_V_148 = alloca i32 1"   --->   Operation 23 'alloca' 'r_V_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_V_150 = alloca i32 1"   --->   Operation 24 'alloca' 'r_V_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%r_V_152 = alloca i32 1"   --->   Operation 25 'alloca' 'r_V_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filtered_gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln193 = store i19 0, i19 %indvar_flatten" [optical_flow.cpp:193]   --->   Operation 50 'store' 'store_ln193' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln193 = store i11 0, i11 %c" [optical_flow.cpp:193]   --->   Operation 51 'store' 'store_ln193' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln193 = br void %for.body5.i.i" [optical_flow.cpp:193]   --->   Operation 52 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [optical_flow.cpp:193]   --->   Operation 53 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.71ns)   --->   "%icmp_ln193 = icmp_eq  i19 %indvar_flatten_load, i19 447772" [optical_flow.cpp:193]   --->   Operation 54 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.80ns)   --->   "%add_ln193 = add i19 %indvar_flatten_load, i19 1" [optical_flow.cpp:193]   --->   Operation 55 'add' 'add_ln193' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %icmp_ln193, void %for.inc65.i, void %gradient_weight_x.exit" [optical_flow.cpp:193]   --->   Operation 56 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%c_load = load i11 %c" [optical_flow.cpp:195]   --->   Operation 57 'load' 'c_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 447772, i64 447772, i64 447772"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.61ns)   --->   "%icmp_ln195 = icmp_eq  i11 %c_load, i11 1027" [optical_flow.cpp:195]   --->   Operation 60 'icmp' 'icmp_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.30ns)   --->   "%select_ln193 = select i1 %icmp_ln195, i11 0, i11 %c_load" [optical_flow.cpp:193]   --->   Operation 61 'select' 'select_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln197 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [optical_flow.cpp:197]   --->   Operation 62 'specpipeline' 'specpipeline_ln197' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [./xf_video_mem.hpp:121]   --->   Operation 63 'specloopname' 'specloopname_ln121' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %select_ln193, i32 10" [optical_flow.cpp:200]   --->   Operation 64 'bitselect' 'tmp_66' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.12ns)   --->   "%xor_ln200 = xor i1 %tmp_66, i1 1" [optical_flow.cpp:200]   --->   Operation 65 'xor' 'xor_ln200' <Predicate = (!icmp_ln193)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln200 = br i1 %tmp_66, void %if.then.i, void %if.end.i" [optical_flow.cpp:200]   --->   Operation 66 'br' 'br_ln200' <Predicate = (!icmp_ln193)> <Delay = 0.38>
ST_1 : Operation 67 [1/1] (0.61ns)   --->   "%icmp_ln216 = icmp_ugt  i11 %select_ln193, i11 5" [optical_flow.cpp:216]   --->   Operation 67 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln193)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.12ns)   --->   "%and_ln216 = and i1 %icmp_ln216, i1 %xor_ln200" [optical_flow.cpp:216]   --->   Operation 68 'and' 'and_ln216' <Predicate = (!icmp_ln193)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %and_ln216, void %if.else52.i, void %_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi13ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit239.i" [optical_flow.cpp:216]   --->   Operation 69 'br' 'br_ln216' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.61ns)   --->   "%icmp_ln226 = icmp_ugt  i11 %select_ln193, i11 2" [optical_flow.cpp:226]   --->   Operation 70 'icmp' 'icmp_ln226' <Predicate = (!icmp_ln193 & !and_ln216)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln226 = br i1 %icmp_ln226, void %if.end60.i, void %if.then54.i" [optical_flow.cpp:226]   --->   Operation 71 'br' 'br_ln226' <Predicate = (!icmp_ln193 & !and_ln216)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc62.i"   --->   Operation 72 'br' 'br_ln0' <Predicate = (!icmp_ln193 & !and_ln216)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.73ns)   --->   "%add_ln195 = add i11 %select_ln193, i11 1" [optical_flow.cpp:195]   --->   Operation 73 'add' 'add_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln195 = store i19 %add_ln193, i19 %indvar_flatten" [optical_flow.cpp:195]   --->   Operation 74 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.38>
ST_1 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln195 = store i11 %add_ln195, i11 %c" [optical_flow.cpp:195]   --->   Operation 75 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 7.02>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%r_V_160 = load i32 %r_V_124"   --->   Operation 76 'load' 'r_V_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%r_V_162 = load i32 %r_V_126"   --->   Operation 77 'load' 'r_V_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%r_V_164 = load i32 %r_V_128"   --->   Operation 78 'load' 'r_V_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%r_V_166 = load i32 %r_V_130"   --->   Operation 79 'load' 'r_V_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%r_V_168 = load i32 %r_V_132"   --->   Operation 80 'load' 'r_V_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%r_V_170 = load i32 %r_V_134"   --->   Operation 81 'load' 'r_V_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_172 = load i32 %r_V_136"   --->   Operation 82 'load' 'r_V_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_174 = load i32 %r_V_138"   --->   Operation 83 'load' 'r_V_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%r_V_176 = load i32 %r_V_140"   --->   Operation 84 'load' 'r_V_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%r_V_178 = load i32 %r_V_142"   --->   Operation 85 'load' 'r_V_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%r_V_180 = load i32 %r_V_144"   --->   Operation 86 'load' 'r_V_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%r_V_182 = load i32 %r_V_146"   --->   Operation 87 'load' 'r_V_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%r_V_184 = load i32 %r_V_148"   --->   Operation 88 'load' 'r_V_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_186 = load i32 %r_V_150"   --->   Operation 89 'load' 'r_V_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%r_V_188 = load i32 %r_V_152"   --->   Operation 90 'load' 'r_V_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.19ns)   --->   "%tmp_x_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %y_filtered_x_V" [optical_flow.cpp:202]   --->   Operation 91 'read' 'tmp_x_V' <Predicate = (!icmp_ln193 & !tmp_66)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 92 [1/1] (1.19ns)   --->   "%tmp_y_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %y_filtered_y_V" [optical_flow.cpp:202]   --->   Operation 92 'read' 'tmp_y_V' <Predicate = (!icmp_ln193 & !tmp_66)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 93 [1/1] (1.19ns)   --->   "%tmp_z_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %y_filtered_z_V" [optical_flow.cpp:202]   --->   Operation 93 'read' 'tmp_z_V' <Predicate = (!icmp_ln193 & !tmp_66)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 94 [1/1] (0.38ns)   --->   "%br_ln203 = br void %if.end.i" [optical_flow.cpp:203]   --->   Operation 94 'br' 'br_ln203' <Predicate = (!icmp_ln193 & !tmp_66)> <Delay = 0.38>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_x_V_2 = phi i32 %tmp_x_V, void %if.then.i, i32 0, void %for.inc65.i"   --->   Operation 95 'phi' 'tmp_x_V_2' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_y_V_2 = phi i32 %tmp_y_V, void %if.then.i, i32 0, void %for.inc65.i"   --->   Operation 96 'phi' 'tmp_y_V_2' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_z_V_2 = phi i32 %tmp_z_V, void %if.then.i, i32 0, void %for.inc65.i"   --->   Operation 97 'phi' 'tmp_z_V_2' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%r_V_load = load i32 %r_V"   --->   Operation 98 'load' 'r_V_load' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%r_V_120_load = load i32 %r_V_120"   --->   Operation 99 'load' 'r_V_120_load' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%r_V_122_load = load i32 %r_V_122"   --->   Operation 100 'load' 'r_V_122_load' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i32 %r_V_load"   --->   Operation 101 'sext' 'sext_ln1270' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (3.17ns)   --->   "%r_V_154 = mul i49 %sext_ln1270, i49 39583"   --->   Operation 102 'mul' 'r_V_154' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%acc_x_V_4 = partselect i30 @_ssdm_op_PartSelect.i30.i49.i32.i32, i49 %r_V_154, i32 19, i32 48"   --->   Operation 103 'partselect' 'acc_x_V_4' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1270_57 = sext i32 %r_V_120_load"   --->   Operation 104 'sext' 'sext_ln1270_57' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (3.17ns)   --->   "%r_V_156 = mul i49 %sext_ln1270_57, i49 39583"   --->   Operation 105 'mul' 'r_V_156' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%acc_y_V_4 = partselect i30 @_ssdm_op_PartSelect.i30.i49.i32.i32, i49 %r_V_156, i32 19, i32 48"   --->   Operation 106 'partselect' 'acc_y_V_4' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1270_58 = sext i32 %r_V_122_load"   --->   Operation 107 'sext' 'sext_ln1270_58' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (3.17ns)   --->   "%r_V_158 = mul i49 %sext_ln1270_58, i49 39583"   --->   Operation 108 'mul' 'r_V_158' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%acc_z_V_4 = partselect i30 @_ssdm_op_PartSelect.i30.i49.i32.i32, i49 %r_V_158, i32 19, i32 48"   --->   Operation 109 'partselect' 'acc_z_V_4' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1270_59 = sext i32 %r_V_160"   --->   Operation 110 'sext' 'sext_ln1270_59' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (3.17ns)   --->   "%r_V_161 = mul i50 %sext_ln1270_59, i50 69730"   --->   Operation 111 'mul' 'r_V_161' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%lhs_28 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i30.i19, i30 %acc_x_V_4, i19 0"   --->   Operation 112 'bitconcatenate' 'lhs_28' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i49 %lhs_28"   --->   Operation 113 'sext' 'sext_ln1347' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.95ns)   --->   "%ret_V = add i50 %sext_ln1347, i50 %r_V_161"   --->   Operation 114 'add' 'ret_V' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i50.i32.i32, i50 %ret_V, i32 19, i32 49"   --->   Operation 115 'partselect' 'tmp' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i31.i19, i31 %tmp, i19 0"   --->   Operation 116 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%lhs_29 = sext i50 %tmp_67"   --->   Operation 117 'sext' 'lhs_29' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1270_60 = sext i32 %r_V_162"   --->   Operation 118 'sext' 'sext_ln1270_60' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (3.17ns)   --->   "%r_V_163 = mul i50 %sext_ln1270_60, i50 69730"   --->   Operation 119 'mul' 'r_V_163' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%lhs_V_14 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i30.i19, i30 %acc_y_V_4, i19 0"   --->   Operation 120 'bitconcatenate' 'lhs_V_14' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1347_3 = sext i49 %lhs_V_14"   --->   Operation 121 'sext' 'sext_ln1347_3' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.95ns)   --->   "%ret_V_40 = add i50 %sext_ln1347_3, i50 %r_V_163"   --->   Operation 122 'add' 'ret_V_40' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i31 @_ssdm_op_PartSelect.i31.i50.i32.i32, i50 %ret_V_40, i32 19, i32 49"   --->   Operation 123 'partselect' 'tmp_68' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i31.i19, i31 %tmp_68, i19 0"   --->   Operation 124 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%lhs_V_17 = sext i50 %tmp_69"   --->   Operation 125 'sext' 'lhs_V_17' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1270_61 = sext i32 %r_V_164"   --->   Operation 126 'sext' 'sext_ln1270_61' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (3.17ns)   --->   "%r_V_165 = mul i50 %sext_ln1270_61, i50 69730"   --->   Operation 127 'mul' 'r_V_165' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%lhs_V_16 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i30.i19, i30 %acc_z_V_4, i19 0"   --->   Operation 128 'bitconcatenate' 'lhs_V_16' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1347_4 = sext i49 %lhs_V_16"   --->   Operation 129 'sext' 'sext_ln1347_4' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.95ns)   --->   "%ret_V_41 = add i50 %sext_ln1347_4, i50 %r_V_165"   --->   Operation 130 'add' 'ret_V_41' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i31 @_ssdm_op_PartSelect.i31.i50.i32.i32, i50 %ret_V_41, i32 19, i32 49"   --->   Operation 131 'partselect' 'tmp_70' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i31.i19, i31 %tmp_70, i19 0"   --->   Operation 132 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%lhs_V_19 = sext i50 %tmp_71"   --->   Operation 133 'sext' 'lhs_V_19' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1270_62 = sext i32 %r_V_166"   --->   Operation 134 'sext' 'sext_ln1270_62' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (3.17ns)   --->   "%r_V_167 = mul i50 %sext_ln1270_62, i50 97989"   --->   Operation 135 'mul' 'r_V_167' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i50 %r_V_167"   --->   Operation 136 'sext' 'sext_ln813' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.95ns)   --->   "%ret_V_42 = add i51 %lhs_29, i51 %sext_ln813"   --->   Operation 137 'add' 'ret_V_42' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_42, i32 19, i32 50"   --->   Operation 138 'partselect' 'tmp_s' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%lhs_30 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_s, i19 0"   --->   Operation 139 'bitconcatenate' 'lhs_30' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1270_63 = sext i32 %r_V_168"   --->   Operation 140 'sext' 'sext_ln1270_63' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (3.17ns)   --->   "%r_V_169 = mul i50 %sext_ln1270_63, i50 97989"   --->   Operation 141 'mul' 'r_V_169' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln813_12 = sext i50 %r_V_169"   --->   Operation 142 'sext' 'sext_ln813_12' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.95ns)   --->   "%ret_V_43 = add i51 %lhs_V_17, i51 %sext_ln813_12"   --->   Operation 143 'add' 'ret_V_43' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_43, i32 19, i32 50"   --->   Operation 144 'partselect' 'tmp_34' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%lhs_V_26 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_34, i19 0"   --->   Operation 145 'bitconcatenate' 'lhs_V_26' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1270_64 = sext i32 %r_V_170"   --->   Operation 146 'sext' 'sext_ln1270_64' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (3.17ns)   --->   "%r_V_171 = mul i50 %sext_ln1270_64, i50 97989"   --->   Operation 147 'mul' 'r_V_171' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln813_13 = sext i50 %r_V_171"   --->   Operation 148 'sext' 'sext_ln813_13' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.95ns)   --->   "%ret_V_44 = add i51 %lhs_V_19, i51 %sext_ln813_13"   --->   Operation 149 'add' 'ret_V_44' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_44, i32 19, i32 50"   --->   Operation 150 'partselect' 'tmp_35' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%lhs_V_13 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_35, i19 0"   --->   Operation 151 'bitconcatenate' 'lhs_V_13' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1270_65 = sext i32 %r_V_172"   --->   Operation 152 'sext' 'sext_ln1270_65' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (3.17ns)   --->   "%r_V_173 = mul i51 %sext_ln1270_65, i51 152200"   --->   Operation 153 'mul' 'r_V_173' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.97ns)   --->   "%ret_V_45 = add i51 %lhs_30, i51 %r_V_173"   --->   Operation 154 'add' 'ret_V_45' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_45, i32 19, i32 50"   --->   Operation 155 'partselect' 'tmp_36' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%lhs_31 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_36, i19 0"   --->   Operation 156 'bitconcatenate' 'lhs_31' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1270_66 = sext i32 %r_V_174"   --->   Operation 157 'sext' 'sext_ln1270_66' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (3.17ns)   --->   "%r_V_175 = mul i51 %sext_ln1270_66, i51 152200"   --->   Operation 158 'mul' 'r_V_175' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.97ns)   --->   "%ret_V_46 = add i51 %lhs_V_26, i51 %r_V_175"   --->   Operation 159 'add' 'ret_V_46' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_46, i32 19, i32 50"   --->   Operation 160 'partselect' 'tmp_37' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%lhs_V_27 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_37, i19 0"   --->   Operation 161 'bitconcatenate' 'lhs_V_27' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln1270_67 = sext i32 %r_V_176"   --->   Operation 162 'sext' 'sext_ln1270_67' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (3.17ns)   --->   "%r_V_177 = mul i51 %sext_ln1270_67, i51 152200"   --->   Operation 163 'mul' 'r_V_177' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.97ns)   --->   "%ret_V_47 = add i51 %lhs_V_13, i51 %r_V_177"   --->   Operation 164 'add' 'ret_V_47' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_47, i32 19, i32 50"   --->   Operation 165 'partselect' 'tmp_38' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%lhs_V_18 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_38, i19 0"   --->   Operation 166 'bitconcatenate' 'lhs_V_18' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1270_68 = sext i32 %r_V_178"   --->   Operation 167 'sext' 'sext_ln1270_68' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (3.17ns)   --->   "%r_V_179 = mul i50 %sext_ln1270_68, i50 97989"   --->   Operation 168 'mul' 'r_V_179' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln813_14 = sext i50 %r_V_179"   --->   Operation 169 'sext' 'sext_ln813_14' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.97ns)   --->   "%ret_V_48 = add i51 %lhs_31, i51 %sext_ln813_14"   --->   Operation 170 'add' 'ret_V_48' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_48, i32 19, i32 50"   --->   Operation 171 'partselect' 'tmp_39' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1270_69 = sext i32 %r_V_180"   --->   Operation 172 'sext' 'sext_ln1270_69' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (3.17ns)   --->   "%r_V_181 = mul i50 %sext_ln1270_69, i50 97989"   --->   Operation 173 'mul' 'r_V_181' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln813_15 = sext i50 %r_V_181"   --->   Operation 174 'sext' 'sext_ln813_15' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.97ns)   --->   "%ret_V_49 = add i51 %lhs_V_27, i51 %sext_ln813_15"   --->   Operation 175 'add' 'ret_V_49' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_49, i32 19, i32 50"   --->   Operation 176 'partselect' 'tmp_40' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1270_70 = sext i32 %r_V_182"   --->   Operation 177 'sext' 'sext_ln1270_70' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (3.17ns)   --->   "%r_V_183 = mul i50 %sext_ln1270_70, i50 97989"   --->   Operation 178 'mul' 'r_V_183' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln813_16 = sext i50 %r_V_183"   --->   Operation 179 'sext' 'sext_ln813_16' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.97ns)   --->   "%ret_V_50 = add i51 %lhs_V_18, i51 %sext_ln813_16"   --->   Operation 180 'add' 'ret_V_50' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_50, i32 19, i32 50"   --->   Operation 181 'partselect' 'tmp_41' <Predicate = (!icmp_ln193 & and_ln216)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %tmp_z_V_2, i32 %r_V_152" [optical_flow.cpp:195]   --->   Operation 182 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %tmp_y_V_2, i32 %r_V_150" [optical_flow.cpp:195]   --->   Operation 183 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %tmp_x_V_2, i32 %r_V_148" [optical_flow.cpp:195]   --->   Operation 184 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %r_V_188, i32 %r_V_146" [optical_flow.cpp:195]   --->   Operation 185 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %r_V_186, i32 %r_V_144" [optical_flow.cpp:195]   --->   Operation 186 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %r_V_184, i32 %r_V_142" [optical_flow.cpp:195]   --->   Operation 187 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %r_V_182, i32 %r_V_140" [optical_flow.cpp:195]   --->   Operation 188 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %r_V_180, i32 %r_V_138" [optical_flow.cpp:195]   --->   Operation 189 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %r_V_178, i32 %r_V_136" [optical_flow.cpp:195]   --->   Operation 190 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %r_V_176, i32 %r_V_134" [optical_flow.cpp:195]   --->   Operation 191 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %r_V_174, i32 %r_V_132" [optical_flow.cpp:195]   --->   Operation 192 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %r_V_172, i32 %r_V_130" [optical_flow.cpp:195]   --->   Operation 193 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %r_V_170, i32 %r_V_128" [optical_flow.cpp:195]   --->   Operation 194 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %r_V_168, i32 %r_V_126" [optical_flow.cpp:195]   --->   Operation 195 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %r_V_166, i32 %r_V_124" [optical_flow.cpp:195]   --->   Operation 196 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %r_V_164, i32 %r_V_122" [optical_flow.cpp:195]   --->   Operation 197 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %r_V_162, i32 %r_V_120" [optical_flow.cpp:195]   --->   Operation 198 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln195 = store i32 %r_V_160, i32 %r_V" [optical_flow.cpp:195]   --->   Operation 199 'store' 'store_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln195 = br void %for.body5.i.i" [optical_flow.cpp:195]   --->   Operation 200 'br' 'br_ln195' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 245 'ret' 'ret_ln0' <Predicate = (icmp_ln193)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.30>
ST_3 : Operation 201 [1/1] (1.19ns)   --->   "%write_ln228 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_x_V, i32 0" [optical_flow.cpp:228]   --->   Operation 201 'write' 'write_ln228' <Predicate = (!and_ln216 & icmp_ln226)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 202 [1/1] (1.19ns)   --->   "%write_ln228 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_y_V, i32 0" [optical_flow.cpp:228]   --->   Operation 202 'write' 'write_ln228' <Predicate = (!and_ln216 & icmp_ln226)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 203 [1/1] (1.19ns)   --->   "%write_ln228 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_z_V, i32 0" [optical_flow.cpp:228]   --->   Operation 203 'write' 'write_ln228' <Predicate = (!and_ln216 & icmp_ln226)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln229 = br void %if.end60.i" [optical_flow.cpp:229]   --->   Operation 204 'br' 'br_ln229' <Predicate = (!and_ln216 & icmp_ln226)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%lhs_32 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_39, i19 0"   --->   Operation 205 'bitconcatenate' 'lhs_32' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%lhs_V_28 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_40, i19 0"   --->   Operation 206 'bitconcatenate' 'lhs_V_28' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%lhs_V_20 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_41, i19 0"   --->   Operation 207 'bitconcatenate' 'lhs_V_20' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1270_71 = sext i32 %r_V_184"   --->   Operation 208 'sext' 'sext_ln1270_71' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (3.17ns)   --->   "%r_V_185 = mul i50 %sext_ln1270_71, i50 69730"   --->   Operation 209 'mul' 'r_V_185' <Predicate = (and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln813_17 = sext i50 %r_V_185"   --->   Operation 210 'sext' 'sext_ln813_17' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.97ns)   --->   "%ret_V_51 = add i51 %lhs_32, i51 %sext_ln813_17"   --->   Operation 211 'add' 'ret_V_51' <Predicate = (and_ln216)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_51, i32 19, i32 50"   --->   Operation 212 'partselect' 'tmp_42' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%lhs_33 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_42, i19 0"   --->   Operation 213 'bitconcatenate' 'lhs_33' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1270_72 = sext i32 %r_V_186"   --->   Operation 214 'sext' 'sext_ln1270_72' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (3.17ns)   --->   "%r_V_187 = mul i50 %sext_ln1270_72, i50 69730"   --->   Operation 215 'mul' 'r_V_187' <Predicate = (and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln813_18 = sext i50 %r_V_187"   --->   Operation 216 'sext' 'sext_ln813_18' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.97ns)   --->   "%ret_V_52 = add i51 %lhs_V_28, i51 %sext_ln813_18"   --->   Operation 217 'add' 'ret_V_52' <Predicate = (and_ln216)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_52, i32 19, i32 50"   --->   Operation 218 'partselect' 'tmp_43' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%lhs_V_29 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_43, i19 0"   --->   Operation 219 'bitconcatenate' 'lhs_V_29' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1270_73 = sext i32 %r_V_188"   --->   Operation 220 'sext' 'sext_ln1270_73' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (3.17ns)   --->   "%r_V_189 = mul i50 %sext_ln1270_73, i50 69730"   --->   Operation 221 'mul' 'r_V_189' <Predicate = (and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln813_19 = sext i50 %r_V_189"   --->   Operation 222 'sext' 'sext_ln813_19' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.97ns)   --->   "%ret_V_53 = add i51 %lhs_V_20, i51 %sext_ln813_19"   --->   Operation 223 'add' 'ret_V_53' <Predicate = (and_ln216)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_53, i32 19, i32 50"   --->   Operation 224 'partselect' 'tmp_44' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%lhs_V_21 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_44, i19 0"   --->   Operation 225 'bitconcatenate' 'lhs_V_21' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1270_74 = sext i32 %tmp_x_V_2"   --->   Operation 226 'sext' 'sext_ln1270_74' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (3.17ns)   --->   "%r_V_191 = mul i49 %sext_ln1270_74, i49 39583"   --->   Operation 227 'mul' 'r_V_191' <Predicate = (and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln813_20 = sext i49 %r_V_191"   --->   Operation 228 'sext' 'sext_ln813_20' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.97ns)   --->   "%ret_V_54 = add i51 %lhs_33, i51 %sext_ln813_20"   --->   Operation 229 'add' 'ret_V_54' <Predicate = (and_ln216)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%acc_x_V = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_54, i32 19, i32 50"   --->   Operation 230 'partselect' 'acc_x_V' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1270_75 = sext i32 %tmp_y_V_2"   --->   Operation 231 'sext' 'sext_ln1270_75' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (3.17ns)   --->   "%r_V_193 = mul i49 %sext_ln1270_75, i49 39583"   --->   Operation 232 'mul' 'r_V_193' <Predicate = (and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln813_21 = sext i49 %r_V_193"   --->   Operation 233 'sext' 'sext_ln813_21' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.97ns)   --->   "%ret_V_55 = add i51 %lhs_V_29, i51 %sext_ln813_21"   --->   Operation 234 'add' 'ret_V_55' <Predicate = (and_ln216)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%acc_y_V = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_55, i32 19, i32 50"   --->   Operation 235 'partselect' 'acc_y_V' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1270_76 = sext i32 %tmp_z_V_2"   --->   Operation 236 'sext' 'sext_ln1270_76' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (3.17ns)   --->   "%r_V_195 = mul i49 %sext_ln1270_76, i49 39583"   --->   Operation 237 'mul' 'r_V_195' <Predicate = (and_ln216)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln813_22 = sext i49 %r_V_195"   --->   Operation 238 'sext' 'sext_ln813_22' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.97ns)   --->   "%ret_V_56 = add i51 %lhs_V_21, i51 %sext_ln813_22"   --->   Operation 239 'add' 'ret_V_56' <Predicate = (and_ln216)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%acc_z_V = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_56, i32 19, i32 50"   --->   Operation 240 'partselect' 'acc_z_V' <Predicate = (and_ln216)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (1.19ns)   --->   "%write_ln224 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_x_V, i32 %acc_x_V" [optical_flow.cpp:224]   --->   Operation 241 'write' 'write_ln224' <Predicate = (and_ln216)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 242 [1/1] (1.19ns)   --->   "%write_ln224 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_y_V, i32 %acc_y_V" [optical_flow.cpp:224]   --->   Operation 242 'write' 'write_ln224' <Predicate = (and_ln216)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 243 [1/1] (1.19ns)   --->   "%write_ln224 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %filtered_gradient_z_V, i32 %acc_z_V" [optical_flow.cpp:224]   --->   Operation 243 'write' 'write_ln224' <Predicate = (and_ln216)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln225 = br void %for.inc62.i" [optical_flow.cpp:225]   --->   Operation 244 'br' 'br_ln225' <Predicate = (and_ln216)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.04ns
The critical path consists of the following:
	'alloca' operation ('c') [10]  (0 ns)
	'load' operation ('c_load', optical_flow.cpp:195) on local variable 'c' [75]  (0 ns)
	'icmp' operation ('icmp_ln195', optical_flow.cpp:195) [78]  (0.617 ns)
	'select' operation ('select_ln193', optical_flow.cpp:193) [79]  (0.301 ns)
	'add' operation ('add_ln195', optical_flow.cpp:195) [233]  (0.735 ns)
	'store' operation ('store_ln195', optical_flow.cpp:195) of variable 'add_ln195', optical_flow.cpp:195 on local variable 'c' [250]  (0.387 ns)

 <State 2>: 7.03ns
The critical path consists of the following:
	'load' operation ('r.V') on local variable 'r.V' [56]  (0 ns)
	'mul' operation ('r.V') [121]  (3.17 ns)
	'add' operation ('ret.V') [124]  (0.957 ns)
	'add' operation ('ret.V') [147]  (0.957 ns)
	'add' operation ('ret.V') [164]  (0.971 ns)
	'add' operation ('ret.V') [180]  (0.971 ns)

 <State 3>: 6.3ns
The critical path consists of the following:
	'mul' operation ('r.V') [196]  (3.17 ns)
	'add' operation ('ret.V') [198]  (0.971 ns)
	'add' operation ('ret.V') [216]  (0.971 ns)
	fifo write operation ('write_ln224', optical_flow.cpp:224) on port 'filtered_gradient_x_V' (optical_flow.cpp:224) [228]  (1.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
