vhdl work "D:\Designs\DCSE\FPGA Prototyping\Regular_Sequential_Circuit\Senal_cuadrada\debounce.vhd"
