<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\impl\gwsynthesis\Y8960_Cartridge_TangPrimer25K.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\Y8960_Cartridge_TangPrimer25K.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan 24 16:59:19 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>22734</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>29414</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>2176</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_14m</td>
<td>Base</td>
<td>69.832</td>
<td>14.320
<td>0.000</td>
<td>34.916</td>
<td></td>
<td></td>
<td>clk_14m_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_14m</td>
<td>14.320(MHz)</td>
<td>41.560(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_14m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_14m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>22.886</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[7]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.041</td>
<td>11.815</td>
</tr>
<tr>
<td>2</td>
<td>22.911</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[5]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.037</td>
<td>11.786</td>
</tr>
<tr>
<td>3</td>
<td>22.911</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[1]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.037</td>
<td>11.786</td>
</tr>
<tr>
<td>4</td>
<td>22.913</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[2]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.040</td>
<td>11.786</td>
</tr>
<tr>
<td>5</td>
<td>22.913</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[0]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.040</td>
<td>11.786</td>
</tr>
<tr>
<td>6</td>
<td>23.020</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_24_G[2]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.027</td>
<td>11.667</td>
</tr>
<tr>
<td>7</td>
<td>23.022</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[6]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.042</td>
<td>11.680</td>
</tr>
<tr>
<td>8</td>
<td>23.022</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[3]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.042</td>
<td>11.680</td>
</tr>
<tr>
<td>9</td>
<td>23.089</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_27_G[4]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>0.009</td>
<td>11.561</td>
</tr>
<tr>
<td>10</td>
<td>23.090</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[4]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.055</td>
<td>11.625</td>
</tr>
<tr>
<td>11</td>
<td>23.090</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[3]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.055</td>
<td>11.625</td>
</tr>
<tr>
<td>12</td>
<td>23.101</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[7]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.037</td>
<td>11.596</td>
</tr>
<tr>
<td>13</td>
<td>23.101</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[4]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.037</td>
<td>11.596</td>
</tr>
<tr>
<td>14</td>
<td>23.123</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_28_G[1]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.034</td>
<td>11.571</td>
</tr>
<tr>
<td>15</td>
<td>23.154</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_2_G[7]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>0.007</td>
<td>11.499</td>
</tr>
<tr>
<td>16</td>
<td>23.182</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_27_G[2]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>0.003</td>
<td>11.475</td>
</tr>
<tr>
<td>17</td>
<td>23.207</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[2]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.037</td>
<td>11.490</td>
</tr>
<tr>
<td>18</td>
<td>23.210</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[4]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.040</td>
<td>11.490</td>
</tr>
<tr>
<td>19</td>
<td>23.210</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[0]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.040</td>
<td>11.490</td>
</tr>
<tr>
<td>20</td>
<td>23.216</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_24_G[6]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.033</td>
<td>11.477</td>
</tr>
<tr>
<td>21</td>
<td>23.222</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_2_G[5]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.006</td>
<td>11.444</td>
</tr>
<tr>
<td>22</td>
<td>23.222</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_2_G[1]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.006</td>
<td>11.444</td>
</tr>
<tr>
<td>23</td>
<td>23.229</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_20_G[5]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.022</td>
<td>11.453</td>
</tr>
<tr>
<td>24</td>
<td>23.247</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[5]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.024</td>
<td>11.438</td>
</tr>
<tr>
<td>25</td>
<td>23.247</td>
<td>u_msx_slot/ff_valid_s2/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[1]_s0/CE</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[F]</td>
<td>34.916</td>
<td>-0.024</td>
<td>11.438</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>u_dual_opll/u_ikaopll0/u_PG/u_cyc4r_cyc18r_phase_sr/sr[7]_1_s0/Q</td>
<td>u_dual_opll/u_ikaopll0/u_PG/u_cyc4r_cyc18r_phase_sr/sr[8]_1_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.222</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_csr1/bits[18]_1_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_csr1/bits[18]_2_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.222</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egstate/bits[2]_13_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egstate/bits[2]_14_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.222</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[6]_8_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[6]_9_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.222</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[6]_9_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[6]_10_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.222</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[1]_16_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[1]_17_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.222</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>u_dcsg/u_sn76489_1/ch_c_cnt_r_3_s0/Q</td>
<td>u_dcsg/u_sn76489_1/ch_c_cnt_r_3_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>u_dcsg/u_sn76489_1/ch_c_cnt_r_5_s0/Q</td>
<td>u_dcsg/u_sn76489_1/ch_c_cnt_r_5_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_2_s0/Q</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_2_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_3_s0/Q</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_3_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_4_s0/Q</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_4_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>u_dcsg/u_sn76489_1/tone_a_r_s0/Q</td>
<td>u_dcsg/u_sn76489_1/tone_a_r_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>u_dcsg/u_sn76489_1/io_cnt_r_0_s0/Q</td>
<td>u_dcsg/u_sn76489_1/io_cnt_r_0_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>u_dcsg/u_sn76489_0/c_ff_r_s2/Q</td>
<td>u_dcsg/u_sn76489_0/c_ff_r_s2/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>u_dcsg/u_sn76489_0/ch_c_cnt_r_5_s0/Q</td>
<td>u_dcsg/u_sn76489_0/ch_c_cnt_r_5_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>u_dcsg/u_sn76489_0/ch_c_cnt_r_6_s0/Q</td>
<td>u_dcsg/u_sn76489_0/ch_c_cnt_r_6_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>u_dcsg/u_sn76489_0/ch_b_cnt_r_4_s0/Q</td>
<td>u_dcsg/u_sn76489_0/ch_b_cnt_r_4_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_2_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_2_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_a/cntr_1_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_a/cntr_1_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_3_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_3_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_3_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_3_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_1_s0/Q</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_1_s0/D</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_3_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.027</td>
<td>2.741</td>
</tr>
<tr>
<td>2</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_8_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.033</td>
<td>2.735</td>
</tr>
<tr>
<td>3</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_9_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.033</td>
<td>2.735</td>
</tr>
<tr>
<td>4</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_3_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.027</td>
<td>2.741</td>
</tr>
<tr>
<td>5</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_8_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.027</td>
<td>2.741</td>
</tr>
<tr>
<td>6</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_9_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.027</td>
<td>2.741</td>
</tr>
<tr>
<td>7</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_4_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.027</td>
<td>2.741</td>
</tr>
<tr>
<td>8</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_5_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.027</td>
<td>2.741</td>
</tr>
<tr>
<td>9</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_3_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.027</td>
<td>2.741</td>
</tr>
<tr>
<td>10</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_8_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.027</td>
<td>2.741</td>
</tr>
<tr>
<td>11</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_9_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.027</td>
<td>2.741</td>
</tr>
<tr>
<td>12</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_9_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.033</td>
<td>2.735</td>
</tr>
<tr>
<td>13</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_9_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.033</td>
<td>2.735</td>
</tr>
<tr>
<td>14</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_9_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.027</td>
<td>2.741</td>
</tr>
<tr>
<td>15</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[7]_0_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.027</td>
<td>2.741</td>
</tr>
<tr>
<td>16</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[7]_2_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.027</td>
<td>2.741</td>
</tr>
<tr>
<td>17</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_3_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.033</td>
<td>2.735</td>
</tr>
<tr>
<td>18</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.033</td>
<td>2.735</td>
</tr>
<tr>
<td>19</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_5_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.033</td>
<td>2.735</td>
</tr>
<tr>
<td>20</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_6_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.033</td>
<td>2.735</td>
</tr>
<tr>
<td>21</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_7_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.033</td>
<td>2.735</td>
</tr>
<tr>
<td>22</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_8_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.027</td>
<td>2.741</td>
</tr>
<tr>
<td>23</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[1]_0_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.033</td>
<td>2.735</td>
</tr>
<tr>
<td>24</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[1]_2_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.033</td>
<td>2.735</td>
</tr>
<tr>
<td>25</td>
<td>66.717</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[4]_1_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>69.832</td>
<td>0.027</td>
<td>2.741</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.190</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_block[7]_2_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.133</td>
</tr>
<tr>
<td>2</td>
<td>1.190</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_keyon_7_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.133</td>
</tr>
<tr>
<td>3</td>
<td>1.190</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fb_0_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.133</td>
</tr>
<tr>
<td>4</td>
<td>1.190</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_3_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.133</td>
</tr>
<tr>
<td>5</td>
<td>1.190</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_6_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.133</td>
</tr>
<tr>
<td>6</td>
<td>1.190</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_7_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.133</td>
</tr>
<tr>
<td>7</td>
<td>1.190</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_3_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.133</td>
</tr>
<tr>
<td>8</td>
<td>1.190</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_6_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.133</td>
</tr>
<tr>
<td>9</td>
<td>1.190</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_3_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.133</td>
</tr>
<tr>
<td>10</td>
<td>1.194</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_0_s0/PRESET</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.157</td>
</tr>
<tr>
<td>11</td>
<td>1.194</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_10_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.157</td>
</tr>
<tr>
<td>12</td>
<td>1.194</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_11_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.157</td>
</tr>
<tr>
<td>13</td>
<td>1.194</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_12_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.157</td>
</tr>
<tr>
<td>14</td>
<td>1.194</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_13_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.157</td>
</tr>
<tr>
<td>15</td>
<td>1.194</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_14_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>1.157</td>
</tr>
<tr>
<td>16</td>
<td>1.194</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_3_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.147</td>
</tr>
<tr>
<td>17</td>
<td>1.194</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.147</td>
</tr>
<tr>
<td>18</td>
<td>1.194</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_5_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.147</td>
</tr>
<tr>
<td>19</td>
<td>1.194</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_6_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.147</td>
</tr>
<tr>
<td>20</td>
<td>1.194</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_7_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.147</td>
</tr>
<tr>
<td>21</td>
<td>1.194</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_block[3]_0_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>1.133</td>
</tr>
<tr>
<td>22</td>
<td>1.194</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_block[3]_2_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>1.133</td>
</tr>
<tr>
<td>23</td>
<td>1.194</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_keyon_3_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>1.133</td>
</tr>
<tr>
<td>24</td>
<td>1.194</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_keyon_6_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>1.133</td>
</tr>
<tr>
<td>25</td>
<td>1.194</td>
<td>u_msx_slot/ff_reset_n_s0/Q</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fnum_3_s0/CLEAR</td>
<td>clk_14m:[R]</td>
<td>clk_14m:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.147</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>32.664</td>
<td>33.664</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opll/u_ikaopll0/u_REG/u_instrom/mem_q_0_s2</td>
</tr>
<tr>
<td>2</td>
<td>32.664</td>
<td>33.664</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s2</td>
</tr>
<tr>
<td>3</td>
<td>32.664</td>
<td>33.664</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s4</td>
</tr>
<tr>
<td>4</td>
<td>32.664</td>
<td>33.664</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opll/u_ikaopll0/u_REG/u_instrom/mem_q_0_s4</td>
</tr>
<tr>
<td>5</td>
<td>32.668</td>
<td>33.668</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_op/u_logsin/sinelut_sinelut_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>32.668</td>
<td>33.668</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_logsin/sinelut_sinelut_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>32.673</td>
<td>33.673</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_op/u_exprom/explut_jt51_explut_jt51_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>32.673</td>
<td>33.673</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_exprom/explut_jt51_explut_jt51_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>32.674</td>
<td>33.674</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s2</td>
</tr>
<tr>
<td>10</td>
<td>32.674</td>
<td>33.674</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_14m</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s4</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.689</td>
<td>1.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s1/I3</td>
</tr>
<tr>
<td>10.206</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s1/F</td>
</tr>
<tr>
<td>11.751</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s478/I1</td>
</tr>
<tr>
<td>12.166</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R4C11[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s478/F</td>
</tr>
<tr>
<td>12.531</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s481/I3</td>
</tr>
<tr>
<td>12.946</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s481/F</td>
</tr>
<tr>
<td>14.423</td>
<td>1.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[7]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.565</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[7]_s0/CLK</td>
</tr>
<tr>
<td>37.309</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.259, 19.118%; route: 9.174, 77.645%; tC2Q: 0.382, 3.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.956%; route: 1.961, 74.044%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.305</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[5]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.304</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.567</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>10.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>11.948</td>
<td>1.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s473/I0</td>
</tr>
<tr>
<td>12.446</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C3[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s473/F</td>
</tr>
<tr>
<td>12.586</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s464/I3</td>
</tr>
<tr>
<td>13.107</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s464/F</td>
</tr>
<tr>
<td>14.394</td>
<td>1.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[5]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.561</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[5]_s0/CLK</td>
</tr>
<tr>
<td>37.305</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[5]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.655, 22.526%; route: 8.749, 74.228%; tC2Q: 0.382, 3.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.992%; route: 1.957, 74.008%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.305</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.304</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.567</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>10.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>11.948</td>
<td>1.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s473/I0</td>
</tr>
<tr>
<td>12.446</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C3[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s473/F</td>
</tr>
<tr>
<td>12.586</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s464/I3</td>
</tr>
<tr>
<td>13.107</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s464/F</td>
</tr>
<tr>
<td>14.394</td>
<td>1.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[1]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.561</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[1]_s0/CLK</td>
</tr>
<tr>
<td>37.305</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.655, 22.526%; route: 8.749, 74.228%; tC2Q: 0.382, 3.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.992%; route: 1.957, 74.008%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[2]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.304</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.567</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>10.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>11.948</td>
<td>1.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s473/I0</td>
</tr>
<tr>
<td>12.446</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C3[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s473/F</td>
</tr>
<tr>
<td>12.586</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s464/I3</td>
</tr>
<tr>
<td>13.107</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s464/F</td>
</tr>
<tr>
<td>14.394</td>
<td>1.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[2]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.564</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[2]_s0/CLK</td>
</tr>
<tr>
<td>37.308</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C8[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[2]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.655, 22.526%; route: 8.749, 74.228%; tC2Q: 0.382, 3.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.965%; route: 1.960, 74.035%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.304</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.567</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>10.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>11.948</td>
<td>1.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s473/I0</td>
</tr>
<tr>
<td>12.446</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C3[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s473/F</td>
</tr>
<tr>
<td>12.586</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s464/I3</td>
</tr>
<tr>
<td>13.107</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s464/F</td>
</tr>
<tr>
<td>14.394</td>
<td>1.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[0]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.564</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[0]_s0/CLK</td>
</tr>
<tr>
<td>37.308</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C8[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.655, 22.526%; route: 8.749, 74.228%; tC2Q: 0.382, 3.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.965%; route: 1.960, 74.035%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_24_G[2]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.304</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.567</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>10.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>11.756</td>
<td>1.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s469/I0</td>
</tr>
<tr>
<td>12.272</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s469/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s461/I3</td>
</tr>
<tr>
<td>12.928</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s461/F</td>
</tr>
<tr>
<td>14.276</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_24_G[2]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.552</td>
<td>1.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_24_G[2]_s0/CLK</td>
</tr>
<tr>
<td>37.296</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_24_G[2]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.669, 22.873%; route: 8.616, 73.848%; tC2Q: 0.382, 3.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.085%; route: 1.948, 73.915%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.304</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.567</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.577</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>10.093</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>11.833</td>
<td>1.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s477/I2</td>
</tr>
<tr>
<td>12.349</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s477/F</td>
</tr>
<tr>
<td>12.509</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s460/I3</td>
</tr>
<tr>
<td>13.036</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s460/F</td>
</tr>
<tr>
<td>14.288</td>
<td>1.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[6]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.567</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[6]_s0/CLK</td>
</tr>
<tr>
<td>37.311</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.734, 23.405%; route: 8.564, 73.320%; tC2Q: 0.382, 3.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.937%; route: 1.963, 74.063%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[3]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.304</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.567</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.577</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>10.093</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>11.833</td>
<td>1.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s477/I2</td>
</tr>
<tr>
<td>12.349</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s477/F</td>
</tr>
<tr>
<td>12.509</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s460/I3</td>
</tr>
<tr>
<td>13.036</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s460/F</td>
</tr>
<tr>
<td>14.288</td>
<td>1.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[3]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.567</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[3]_s0/CLK</td>
</tr>
<tr>
<td>37.311</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[3]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.734, 23.405%; route: 8.564, 73.320%; tC2Q: 0.382, 3.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.937%; route: 1.963, 74.063%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_27_G[4]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>8.947</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.463</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.631</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_1_s1/I2</td>
</tr>
<tr>
<td>10.147</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R14C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_1_s1/F</td>
</tr>
<tr>
<td>11.688</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s473/I1</td>
</tr>
<tr>
<td>12.103</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C15[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s473/F</td>
</tr>
<tr>
<td>12.243</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s464/I3</td>
</tr>
<tr>
<td>12.764</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R8C15[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s464/F</td>
</tr>
<tr>
<td>14.169</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_27_G[4]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.515</td>
<td>1.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_27_G[4]_s0/CLK</td>
</tr>
<tr>
<td>37.259</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C8[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_27_G[4]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.881, 24.922%; route: 8.298, 71.770%; tC2Q: 0.382, 3.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.455%; route: 1.911, 73.545%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[4]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.689</td>
<td>1.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s1/I3</td>
</tr>
<tr>
<td>10.206</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s1/F</td>
</tr>
<tr>
<td>11.751</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s478/I1</td>
</tr>
<tr>
<td>12.166</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R4C11[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s478/F</td>
</tr>
<tr>
<td>12.531</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s481/I3</td>
</tr>
<tr>
<td>12.946</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s481/F</td>
</tr>
<tr>
<td>14.233</td>
<td>1.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[4]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.579</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[4]_s0/CLK</td>
</tr>
<tr>
<td>37.323</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[4]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.259, 19.430%; route: 8.984, 77.280%; tC2Q: 0.382, 3.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.819%; route: 1.975, 74.181%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[3]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.689</td>
<td>1.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s1/I3</td>
</tr>
<tr>
<td>10.206</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s1/F</td>
</tr>
<tr>
<td>11.751</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s478/I1</td>
</tr>
<tr>
<td>12.166</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R4C11[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s478/F</td>
</tr>
<tr>
<td>12.531</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s481/I3</td>
</tr>
<tr>
<td>12.946</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s481/F</td>
</tr>
<tr>
<td>14.233</td>
<td>1.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[3]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.579</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[3]_s0/CLK</td>
</tr>
<tr>
<td>37.323</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[3]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.259, 19.430%; route: 8.984, 77.280%; tC2Q: 0.382, 3.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.819%; route: 1.975, 74.181%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.305</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.304</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.567</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>10.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>11.948</td>
<td>1.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s473/I0</td>
</tr>
<tr>
<td>12.446</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C3[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s473/F</td>
</tr>
<tr>
<td>12.586</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s464/I3</td>
</tr>
<tr>
<td>13.107</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s464/F</td>
</tr>
<tr>
<td>14.204</td>
<td>1.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[7]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.561</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[7]_s0/CLK</td>
</tr>
<tr>
<td>37.305</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.655, 22.895%; route: 8.559, 73.806%; tC2Q: 0.382, 3.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.992%; route: 1.957, 74.008%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.305</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[4]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.304</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.567</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>10.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>11.948</td>
<td>1.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s473/I0</td>
</tr>
<tr>
<td>12.446</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C3[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s473/F</td>
</tr>
<tr>
<td>12.586</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s464/I3</td>
</tr>
<tr>
<td>13.107</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C3[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s464/F</td>
</tr>
<tr>
<td>14.204</td>
<td>1.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[4]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.561</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[4]_s0/CLK</td>
</tr>
<tr>
<td>37.305</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_27_G[4]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.655, 22.895%; route: 8.559, 73.806%; tC2Q: 0.382, 3.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.992%; route: 1.957, 74.008%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_28_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.304</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.567</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>10.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>11.948</td>
<td>1.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s474/I2</td>
</tr>
<tr>
<td>12.474</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s474/F</td>
</tr>
<tr>
<td>12.614</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s465/I3</td>
</tr>
<tr>
<td>13.131</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C3[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s465/F</td>
</tr>
<tr>
<td>14.179</td>
<td>1.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_28_G[1]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.558</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_28_G[1]_s0/CLK</td>
</tr>
<tr>
<td>37.302</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C12[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_28_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.679, 23.150%; route: 8.510, 73.544%; tC2Q: 0.382, 3.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.020%; route: 1.955, 73.980%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_2_G[7]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>8.947</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.463</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_3_s1/I2</td>
</tr>
<tr>
<td>9.997</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_3_s1/F</td>
</tr>
<tr>
<td>10.979</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s470/I1</td>
</tr>
<tr>
<td>11.506</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s470/F</td>
</tr>
<tr>
<td>12.098</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s484/I0</td>
</tr>
<tr>
<td>12.559</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s484/F</td>
</tr>
<tr>
<td>14.107</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_2_G[7]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.517</td>
<td>1.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_2_G[7]_s0/CLK</td>
</tr>
<tr>
<td>37.261</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_2_G[7]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.943, 25.590%; route: 8.174, 71.084%; tC2Q: 0.382, 3.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.430%; route: 1.914, 73.570%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_27_G[2]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>8.947</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.463</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.631</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_1_s1/I2</td>
</tr>
<tr>
<td>10.147</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R14C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_1_s1/F</td>
</tr>
<tr>
<td>11.688</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s473/I1</td>
</tr>
<tr>
<td>12.103</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C15[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s473/F</td>
</tr>
<tr>
<td>12.243</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[3][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s464/I3</td>
</tr>
<tr>
<td>12.764</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R8C15[3][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s464/F</td>
</tr>
<tr>
<td>14.083</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_27_G[2]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.521</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_27_G[2]_s0/CLK</td>
</tr>
<tr>
<td>37.265</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C10[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_27_G[2]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.881, 25.109%; route: 8.211, 71.558%; tC2Q: 0.382, 3.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.395%; route: 1.917, 73.605%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.305</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[2]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.304</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.567</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.577</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>10.093</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>11.833</td>
<td>1.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s477/I2</td>
</tr>
<tr>
<td>12.349</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s477/F</td>
</tr>
<tr>
<td>12.509</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s460/I3</td>
</tr>
<tr>
<td>13.036</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s460/F</td>
</tr>
<tr>
<td>14.098</td>
<td>1.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[2]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.561</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[2]_s0/CLK</td>
</tr>
<tr>
<td>37.305</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[2]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.734, 23.792%; route: 8.374, 72.879%; tC2Q: 0.382, 3.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.992%; route: 1.957, 74.008%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[4]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.304</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.567</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.577</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>10.093</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>11.833</td>
<td>1.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s477/I2</td>
</tr>
<tr>
<td>12.349</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s477/F</td>
</tr>
<tr>
<td>12.509</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s460/I3</td>
</tr>
<tr>
<td>13.036</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s460/F</td>
</tr>
<tr>
<td>14.098</td>
<td>1.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[4]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.564</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[4]_s0/CLK</td>
</tr>
<tr>
<td>37.308</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[4]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.734, 23.792%; route: 8.374, 72.879%; tC2Q: 0.382, 3.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.965%; route: 1.960, 74.035%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.304</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.567</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.577</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>10.093</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>11.833</td>
<td>1.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s477/I2</td>
</tr>
<tr>
<td>12.349</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s477/F</td>
</tr>
<tr>
<td>12.509</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s460/I3</td>
</tr>
<tr>
<td>13.036</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s460/F</td>
</tr>
<tr>
<td>14.098</td>
<td>1.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[0]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.564</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[0]_s0/CLK</td>
</tr>
<tr>
<td>37.308</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_23_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.734, 23.792%; route: 8.374, 72.879%; tC2Q: 0.382, 3.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 25.965%; route: 1.960, 74.035%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_24_G[6]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.304</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.567</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>10.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>11.756</td>
<td>1.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s469/I0</td>
</tr>
<tr>
<td>12.272</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C5[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s469/F</td>
</tr>
<tr>
<td>12.412</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s461/I3</td>
</tr>
<tr>
<td>12.928</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C5[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s461/F</td>
</tr>
<tr>
<td>14.086</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_24_G[6]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.557</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_24_G[6]_s0/CLK</td>
</tr>
<tr>
<td>37.301</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_24_G[6]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.669, 23.252%; route: 8.426, 73.415%; tC2Q: 0.382, 3.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.029%; route: 1.954, 73.971%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_2_G[5]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>8.947</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.463</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_3_s1/I2</td>
</tr>
<tr>
<td>9.997</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_3_s1/F</td>
</tr>
<tr>
<td>10.979</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s470/I1</td>
</tr>
<tr>
<td>11.506</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s470/F</td>
</tr>
<tr>
<td>12.098</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s484/I0</td>
</tr>
<tr>
<td>12.559</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s484/F</td>
</tr>
<tr>
<td>14.052</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_2_G[5]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.530</td>
<td>1.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_2_G[5]_s0/CLK</td>
</tr>
<tr>
<td>37.274</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_2_G[5]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.943, 25.713%; route: 8.119, 70.945%; tC2Q: 0.382, 3.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.300%; route: 1.927, 73.700%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_2_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>8.947</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.463</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R13C8[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_3_s1/I2</td>
</tr>
<tr>
<td>9.997</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>66</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_3_s1/F</td>
</tr>
<tr>
<td>10.979</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s470/I1</td>
</tr>
<tr>
<td>11.506</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R8C12[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s470/F</td>
</tr>
<tr>
<td>12.098</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s484/I0</td>
</tr>
<tr>
<td>12.559</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_s484/F</td>
</tr>
<tr>
<td>14.052</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_2_G[1]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.530</td>
<td>1.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_2_G[1]_s0/CLK</td>
</tr>
<tr>
<td>37.274</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_RAMREG_2_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.943, 25.713%; route: 8.119, 70.945%; tC2Q: 0.382, 3.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.300%; route: 1.927, 73.700%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_20_G[5]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.304</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/I2</td>
</tr>
<tr>
<td>9.567</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s2/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/I2</td>
</tr>
<tr>
<td>10.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>56</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_2_s1/F</td>
</tr>
<tr>
<td>11.948</td>
<td>1.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s474/I2</td>
</tr>
<tr>
<td>12.474</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s474/F</td>
</tr>
<tr>
<td>12.614</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s457/I3</td>
</tr>
<tr>
<td>13.131</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C3[1][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s457/F</td>
</tr>
<tr>
<td>14.061</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_20_G[5]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.546</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_20_G[5]_s0/CLK</td>
</tr>
<tr>
<td>37.290</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_20_G[5]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.679, 23.390%; route: 8.391, 73.270%; tC2Q: 0.382, 3.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.141%; route: 1.942, 73.859%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.292</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[5]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.689</td>
<td>1.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s1/I3</td>
</tr>
<tr>
<td>10.206</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s1/F</td>
</tr>
<tr>
<td>11.751</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s478/I1</td>
</tr>
<tr>
<td>12.166</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R4C11[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s478/F</td>
</tr>
<tr>
<td>12.531</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s481/I3</td>
</tr>
<tr>
<td>12.946</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s481/F</td>
</tr>
<tr>
<td>14.046</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[5]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.548</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[5]_s0/CLK</td>
</tr>
<tr>
<td>37.292</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[5]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.259, 19.749%; route: 8.796, 76.907%; tC2Q: 0.382, 3.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.119%; route: 1.945, 73.881%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.292</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_valid_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[1][A]</td>
<td>u_msx_slot/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>2.991</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C72[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_valid_s2/Q</td>
</tr>
<tr>
<td>6.449</td>
<td>3.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C9[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s3/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>9.689</td>
<td>1.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s1/I3</td>
</tr>
<tr>
<td>10.206</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s1/F</td>
</tr>
<tr>
<td>11.751</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s478/I1</td>
</tr>
<tr>
<td>12.166</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R4C11[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s478/F</td>
</tr>
<tr>
<td>12.531</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s481/I3</td>
</tr>
<tr>
<td>12.946</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_s481/F</td>
</tr>
<tr>
<td>14.046</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[1]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>34.916</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.548</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[1]_s0/CLK</td>
</tr>
<tr>
<td>37.292</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_RAMREG_9_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>34.916</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.259, 19.749%; route: 8.796, 76.907%; tC2Q: 0.382, 3.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 26.119%; route: 1.945, 73.881%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_opll/u_ikaopll0/u_PG/u_cyc4r_cyc18r_phase_sr/sr[7]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opll/u_ikaopll0/u_PG/u_cyc4r_cyc18r_phase_sr/sr[8]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>u_dual_opll/u_ikaopll0/u_PG/u_cyc4r_cyc18r_phase_sr/sr[7]_1_s0/CLK</td>
</tr>
<tr>
<td>1.518</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" font-weight:bold;">u_dual_opll/u_ikaopll0/u_PG/u_cyc4r_cyc18r_phase_sr/sr[7]_1_s0/Q</td>
</tr>
<tr>
<td>1.596</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" font-weight:bold;">u_dual_opll/u_ikaopll0/u_PG/u_cyc4r_cyc18r_phase_sr/sr[8]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>u_dual_opll/u_ikaopll0/u_PG/u_cyc4r_cyc18r_phase_sr/sr[8]_1_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>u_dual_opll/u_ikaopll0/u_PG/u_cyc4r_cyc18r_phase_sr/sr[8]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_csr1/bits[18]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_csr1/bits[18]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C75[3][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_csr1/bits[18]_1_s0/CLK</td>
</tr>
<tr>
<td>1.505</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C75[3][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_op/u_csr1/bits[18]_1_s0/Q</td>
</tr>
<tr>
<td>1.583</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C75[2][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_op/u_csr1/bits[18]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C75[2][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_csr1/bits[18]_2_s0/CLK</td>
</tr>
<tr>
<td>1.308</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C75[2][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_csr1/bits[18]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egstate/bits[2]_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egstate/bits[2]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C71[3][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egstate/bits[2]_13_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C71[3][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_eg/u_egstate/bits[2]_13_s0/Q</td>
</tr>
<tr>
<td>1.616</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_eg/u_egstate/bits[2]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egstate/bits[2]_14_s0/CLK</td>
</tr>
<tr>
<td>1.341</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C71[2][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egstate/bits[2]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[6]_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[6]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C74[3][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[6]_8_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C74[3][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[6]_8_s0/Q</td>
</tr>
<tr>
<td>1.617</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C74[2][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[6]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C74[2][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[6]_9_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C74[2][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_eg/u_egsh/bits[6]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[6]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[6]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[3][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[6]_9_s0/CLK</td>
</tr>
<tr>
<td>1.505</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C54[3][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[6]_9_s0/Q</td>
</tr>
<tr>
<td>1.583</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[6]_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C54[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[6]_10_s0/CLK</td>
</tr>
<tr>
<td>1.308</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C54[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_eg/u_egsh/bits[6]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[1]_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[1]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[1]_16_s0/CLK</td>
</tr>
<tr>
<td>1.537</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C66[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[1]_16_s0/Q</td>
</tr>
<tr>
<td>1.615</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[1]_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C66[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[1]_17_s0/CLK</td>
</tr>
<tr>
<td>1.340</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C66[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_phsh/bits[1]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dcsg/u_sn76489_1/ch_c_cnt_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dcsg/u_sn76489_1/ch_c_cnt_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>u_dcsg/u_sn76489_1/ch_c_cnt_r_3_s0/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C47[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_1/ch_c_cnt_r_3_s0/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>u_dcsg/u_sn76489_1/n585_s0/I2</td>
</tr>
<tr>
<td>1.689</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">u_dcsg/u_sn76489_1/n585_s0/F</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_1/ch_c_cnt_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>u_dcsg/u_sn76489_1/ch_c_cnt_r_3_s0/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>u_dcsg/u_sn76489_1/ch_c_cnt_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dcsg/u_sn76489_1/ch_c_cnt_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dcsg/u_sn76489_1/ch_c_cnt_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[0][A]</td>
<td>u_dcsg/u_sn76489_1/ch_c_cnt_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C47[0][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_1/ch_c_cnt_r_5_s0/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[0][A]</td>
<td>u_dcsg/u_sn76489_1/n583_s0/I2</td>
</tr>
<tr>
<td>1.689</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[0][A]</td>
<td style=" background: #97FFFF;">u_dcsg/u_sn76489_1/n583_s0/F</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[0][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_1/ch_c_cnt_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[0][A]</td>
<td>u_dcsg/u_sn76489_1/ch_c_cnt_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C47[0][A]</td>
<td>u_dcsg/u_sn76489_1/ch_c_cnt_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][A]</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_2_s0/CLK</td>
</tr>
<tr>
<td>1.526</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C47[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_1/ch_b_cnt_r_2_s0/Q</td>
</tr>
<tr>
<td>1.533</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[1][A]</td>
<td>u_dcsg/u_sn76489_1/n542_s0/I2</td>
</tr>
<tr>
<td>1.686</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C47[1][A]</td>
<td style=" background: #97FFFF;">u_dcsg/u_sn76489_1/n542_s0/F</td>
</tr>
<tr>
<td>1.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_1/ch_b_cnt_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][A]</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_2_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C47[1][A]</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.755%; route: 0.710, 51.245%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.755%; route: 0.710, 51.245%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_3_s0/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C48[0][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_1/ch_b_cnt_r_3_s0/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td>u_dcsg/u_sn76489_1/n541_s0/I2</td>
</tr>
<tr>
<td>1.689</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td style=" background: #97FFFF;">u_dcsg/u_sn76489_1/n541_s0/F</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_1/ch_b_cnt_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[0][A]</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_3_s0/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C48[0][A]</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[1][A]</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C48[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_1/ch_b_cnt_r_4_s0/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[1][A]</td>
<td>u_dcsg/u_sn76489_1/n540_s0/I1</td>
</tr>
<tr>
<td>1.689</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C48[1][A]</td>
<td style=" background: #97FFFF;">u_dcsg/u_sn76489_1/n540_s0/F</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C48[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_1/ch_b_cnt_r_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C48[1][A]</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C48[1][A]</td>
<td>u_dcsg/u_sn76489_1/ch_b_cnt_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dcsg/u_sn76489_1/tone_a_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dcsg/u_sn76489_1/tone_a_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>u_dcsg/u_sn76489_1/tone_a_r_s0/CLK</td>
</tr>
<tr>
<td>1.507</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_1/tone_a_r_s0/Q</td>
</tr>
<tr>
<td>1.513</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>u_dcsg/u_sn76489_1/n518_s2/I0</td>
</tr>
<tr>
<td>1.666</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td style=" background: #97FFFF;">u_dcsg/u_sn76489_1/n518_s2/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_1/tone_a_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>u_dcsg/u_sn76489_1/tone_a_r_s0/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>u_dcsg/u_sn76489_1/tone_a_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.469%; route: 0.690, 50.531%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.469%; route: 0.690, 50.531%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dcsg/u_sn76489_1/io_cnt_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dcsg/u_sn76489_1/io_cnt_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[1][A]</td>
<td>u_dcsg/u_sn76489_1/io_cnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C47[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_1/io_cnt_r_0_s0/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C47[1][A]</td>
<td>u_dcsg/u_sn76489_1/io_cnt_x_0_s7/I3</td>
</tr>
<tr>
<td>1.694</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C47[1][A]</td>
<td style=" background: #97FFFF;">u_dcsg/u_sn76489_1/io_cnt_x_0_s7/F</td>
</tr>
<tr>
<td>1.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C47[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_1/io_cnt_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[1][A]</td>
<td>u_dcsg/u_sn76489_1/io_cnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.419</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C47[1][A]</td>
<td>u_dcsg/u_sn76489_1/io_cnt_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dcsg/u_sn76489_0/c_ff_r_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dcsg/u_sn76489_0/c_ff_r_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[0][A]</td>
<td>u_dcsg/u_sn76489_0/c_ff_r_s2/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C46[0][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_0/c_ff_r_s2/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C46[0][A]</td>
<td>u_dcsg/u_sn76489_0/n642_s2/I0</td>
</tr>
<tr>
<td>1.684</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C46[0][A]</td>
<td style=" background: #97FFFF;">u_dcsg/u_sn76489_0/n642_s2/F</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C46[0][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_0/c_ff_r_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[0][A]</td>
<td>u_dcsg/u_sn76489_0/c_ff_r_s2/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C46[0][A]</td>
<td>u_dcsg/u_sn76489_0/c_ff_r_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.817%; route: 0.708, 51.183%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.817%; route: 0.708, 51.183%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dcsg/u_sn76489_0/ch_c_cnt_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dcsg/u_sn76489_0/ch_c_cnt_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[1][A]</td>
<td>u_dcsg/u_sn76489_0/ch_c_cnt_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C48[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_0/ch_c_cnt_r_5_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[1][A]</td>
<td>u_dcsg/u_sn76489_0/n583_s0/I2</td>
</tr>
<tr>
<td>1.676</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C48[1][A]</td>
<td style=" background: #97FFFF;">u_dcsg/u_sn76489_0/n583_s0/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C48[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_0/ch_c_cnt_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C48[1][A]</td>
<td>u_dcsg/u_sn76489_0/ch_c_cnt_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.401</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C48[1][A]</td>
<td>u_dcsg/u_sn76489_0/ch_c_cnt_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dcsg/u_sn76489_0/ch_c_cnt_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dcsg/u_sn76489_0/ch_c_cnt_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td>u_dcsg/u_sn76489_0/ch_c_cnt_r_6_s0/CLK</td>
</tr>
<tr>
<td>1.512</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C47[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_0/ch_c_cnt_r_6_s0/Q</td>
</tr>
<tr>
<td>1.518</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td>u_dcsg/u_sn76489_0/n582_s0/I3</td>
</tr>
<tr>
<td>1.671</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" background: #97FFFF;">u_dcsg/u_sn76489_0/n582_s0/F</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_0/ch_c_cnt_r_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td>u_dcsg/u_sn76489_0/ch_c_cnt_r_6_s0/CLK</td>
</tr>
<tr>
<td>1.396</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C47[1][A]</td>
<td>u_dcsg/u_sn76489_0/ch_c_cnt_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dcsg/u_sn76489_0/ch_b_cnt_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dcsg/u_sn76489_0/ch_b_cnt_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[1][A]</td>
<td>u_dcsg/u_sn76489_0/ch_b_cnt_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R32C46[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_0/ch_b_cnt_r_4_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[1][A]</td>
<td>u_dcsg/u_sn76489_0/n540_s0/I1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C46[1][A]</td>
<td style=" background: #97FFFF;">u_dcsg/u_sn76489_0/n540_s0/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_0/ch_b_cnt_r_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[1][A]</td>
<td>u_dcsg/u_sn76489_0/ch_b_cnt_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.401</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C46[1][A]</td>
<td>u_dcsg/u_sn76489_0/ch_b_cnt_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.092%; route: 0.701, 50.908%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.092%; route: 0.701, 50.908%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>1.506</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R31C12[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_2_s0/Q</td>
</tr>
<tr>
<td>1.512</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/n17_s0/I2</td>
</tr>
<tr>
<td>1.665</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C12[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/n17_s0/F</td>
</tr>
<tr>
<td>1.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_2_s0/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C12[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_b/cntr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C12[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/n20_s0/I1</td>
</tr>
<tr>
<td>1.661</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/n20_s0/F</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>1.386</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C12[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C12[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/n22_s0/I2</td>
</tr>
<tr>
<td>1.661</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/n22_s0/F</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0/CLK</td>
</tr>
<tr>
<td>1.386</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C12[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch5/u_fraccntr_a/cntr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C7[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C7[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C7[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/n20_s0/I1</td>
</tr>
<tr>
<td>1.689</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C7[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/n20_s0/F</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C7[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C7[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C7[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/u_fraccntr_a/cntr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_a/cntr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_a/cntr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_a/cntr_1_s0/CLK</td>
</tr>
<tr>
<td>1.532</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C12[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_a/cntr_1_s0/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_a/n22_s0/I2</td>
</tr>
<tr>
<td>1.691</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C12[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_a/n22_s0/F</td>
</tr>
<tr>
<td>1.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_a/cntr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_a/cntr_1_s0/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C12[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch2/u_fraccntr_a/cntr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_3_s0/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/n16_s0/I2</td>
</tr>
<tr>
<td>1.689</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/n16_s0/F</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C10[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_b/cntr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.381</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C11[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_3_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/n20_s0/I1</td>
</tr>
<tr>
<td>1.681</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/n20_s0/F</td>
</tr>
<tr>
<td>1.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.381</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_3_s0/CLK</td>
</tr>
<tr>
<td>1.406</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C11[1][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.932%; route: 0.705, 51.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.932%; route: 0.705, 51.068%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.381</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C11[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C11[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_1_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C11[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/n22_s0/I2</td>
</tr>
<tr>
<td>1.681</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[0][A]</td>
<td style=" background: #97FFFF;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/n22_s0/F</td>
</tr>
<tr>
<td>1.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C11[0][A]</td>
<td style=" font-weight:bold;">u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.381</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C11[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_1_s0/CLK</td>
</tr>
<tr>
<td>1.406</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C11[0][A]</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/u_fraccntr_a/cntr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.932%; route: 0.705, 51.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.932%; route: 0.705, 51.068%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.361</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C91[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.425</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C91[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_3_s0/CLK</td>
</tr>
<tr>
<td>72.078</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C91[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.594%; tC2Q: 0.368, 13.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.355</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C87[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.419</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C87[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_8_s0/CLK</td>
</tr>
<tr>
<td>72.072</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C87[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 86.565%; tC2Q: 0.368, 13.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.355</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C87[3][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.419</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C87[3][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_9_s0/CLK</td>
</tr>
<tr>
<td>72.072</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C87[3][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 86.565%; tC2Q: 0.368, 13.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.361</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C91[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.425</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C91[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_3_s0/CLK</td>
</tr>
<tr>
<td>72.078</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C91[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.594%; tC2Q: 0.368, 13.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.361</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C87[0][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.425</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C87[0][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_8_s0/CLK</td>
</tr>
<tr>
<td>72.078</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C87[0][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.594%; tC2Q: 0.368, 13.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.361</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C87[0][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.425</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C87[0][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_9_s0/CLK</td>
</tr>
<tr>
<td>72.078</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C87[0][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.594%; tC2Q: 0.368, 13.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.361</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C83[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.425</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C83[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_4_s0/CLK</td>
</tr>
<tr>
<td>72.078</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C83[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.594%; tC2Q: 0.368, 13.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.361</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C83[1][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.425</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C83[1][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_5_s0/CLK</td>
</tr>
<tr>
<td>72.078</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C83[1][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.594%; tC2Q: 0.368, 13.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.361</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C91[0][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.425</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C91[0][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_3_s0/CLK</td>
</tr>
<tr>
<td>72.078</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C91[0][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.594%; tC2Q: 0.368, 13.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.361</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C87[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.425</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C87[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_8_s0/CLK</td>
</tr>
<tr>
<td>72.078</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C87[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.594%; tC2Q: 0.368, 13.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.361</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C87[1][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.425</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C87[1][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_9_s0/CLK</td>
</tr>
<tr>
<td>72.078</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C87[1][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[6]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.594%; tC2Q: 0.368, 13.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.355</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.419</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_9_s0/CLK</td>
</tr>
<tr>
<td>72.072</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C55[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 86.565%; tC2Q: 0.368, 13.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.355</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.419</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_9_s0/CLK</td>
</tr>
<tr>
<td>72.072</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C55[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[1]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 86.565%; tC2Q: 0.368, 13.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.361</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C55[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.425</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C55[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_9_s0/CLK</td>
</tr>
<tr>
<td>72.078</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C55[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[5]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.594%; tC2Q: 0.368, 13.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[7]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.361</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C59[0][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[7]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.425</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C59[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[7]_0_s0/CLK</td>
</tr>
<tr>
<td>72.078</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C59[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[7]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.594%; tC2Q: 0.368, 13.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[7]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.361</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C59[0][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[7]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.425</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C59[0][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[7]_2_s0/CLK</td>
</tr>
<tr>
<td>72.078</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C59[0][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[7]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.594%; tC2Q: 0.368, 13.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.355</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C59[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.419</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C59[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_3_s0/CLK</td>
</tr>
<tr>
<td>72.072</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C59[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 86.565%; tC2Q: 0.368, 13.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.355</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C59[1][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.419</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C59[1][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0/CLK</td>
</tr>
<tr>
<td>72.072</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C59[1][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 86.565%; tC2Q: 0.368, 13.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.355</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C59[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.419</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C59[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_5_s0/CLK</td>
</tr>
<tr>
<td>72.072</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C59[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 86.565%; tC2Q: 0.368, 13.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.355</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C59[2][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.419</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C59[2][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_6_s0/CLK</td>
</tr>
<tr>
<td>72.072</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C59[2][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 86.565%; tC2Q: 0.368, 13.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.355</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C59[3][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.419</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C59[3][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_7_s0/CLK</td>
</tr>
<tr>
<td>72.072</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C59[3][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 86.565%; tC2Q: 0.368, 13.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.361</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C59[1][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.425</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C59[1][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_8_s0/CLK</td>
</tr>
<tr>
<td>72.078</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C59[1][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.594%; tC2Q: 0.368, 13.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.355</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[3][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[1]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.419</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[3][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[1]_0_s0/CLK</td>
</tr>
<tr>
<td>72.072</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C55[3][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 86.565%; tC2Q: 0.368, 13.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[1]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.355</td>
<td>2.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[2][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[1]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.419</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[1]_2_s0/CLK</td>
</tr>
<tr>
<td>72.072</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C55[2][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[1]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.368, 86.565%; tC2Q: 0.368, 13.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[4]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>2.987</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>5.361</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C55[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[4]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>69.832</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.515</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>72.425</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C55[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[4]_1_s0/CLK</td>
</tr>
<tr>
<td>72.078</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C55[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_block[4]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>69.832</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.374, 86.594%; tC2Q: 0.368, 13.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_block[7]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C85[0][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_block[7]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C85[0][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_block[7]_2_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C85[0][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_block[7]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 87.290%; tC2Q: 0.144, 12.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_keyon_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C85[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_keyon_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C85[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_keyon_7_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C85[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_keyon_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 87.290%; tC2Q: 0.144, 12.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fb_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C89[1][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fb_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C89[1][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fb_0_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C89[1][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fb_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 87.290%; tC2Q: 0.144, 12.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_3_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C57[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 87.290%; tC2Q: 0.144, 12.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[2][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[2][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_6_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C57[2][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 87.290%; tC2Q: 0.144, 12.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_7_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C57[3][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[0]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 87.290%; tC2Q: 0.144, 12.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[0][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[0][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_3_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C57[0][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 87.290%; tC2Q: 0.144, 12.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[0][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_6_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C57[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[2]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 87.290%; tC2Q: 0.144, 12.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_3_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C57[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[3]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 87.290%; tC2Q: 0.144, 12.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C69[1][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C69[1][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_0_s0/CLK</td>
</tr>
<tr>
<td>1.341</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C69[1][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 87.554%; tC2Q: 0.144, 12.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C69[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C69[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_10_s0/CLK</td>
</tr>
<tr>
<td>1.341</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C69[2][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 87.554%; tC2Q: 0.144, 12.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C69[0][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C69[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_11_s0/CLK</td>
</tr>
<tr>
<td>1.341</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C69[0][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 87.554%; tC2Q: 0.144, 12.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C69[2][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C69[2][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_12_s0/CLK</td>
</tr>
<tr>
<td>1.341</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C69[2][B]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 87.554%; tC2Q: 0.144, 12.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C69[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C69[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_13_s0/CLK</td>
</tr>
<tr>
<td>1.341</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C69[1][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 87.554%; tC2Q: 0.144, 12.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C69[3][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C69[3][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_14_s0/CLK</td>
</tr>
<tr>
<td>1.341</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C69[3][A]</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_pg/u_noise/poly_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.013, 87.554%; tC2Q: 0.144, 12.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.525</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C85[1][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C85[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_3_s0/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C85[1][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.003, 87.446%; tC2Q: 0.144, 12.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.525</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C85[1][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C85[1][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C85[1][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.003, 87.446%; tC2Q: 0.144, 12.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.525</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C85[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C85[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_5_s0/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C85[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.003, 87.446%; tC2Q: 0.144, 12.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.525</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C85[2][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C85[2][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_6_s0/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C85[2][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.003, 87.446%; tC2Q: 0.144, 12.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.525</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C85[3][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C85[3][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_7_s0/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C85[3][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_fnum[8]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.003, 87.446%; tC2Q: 0.144, 12.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_block[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C86[0][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_block[3]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C86[0][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_block[3]_0_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C86[0][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_block[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 87.290%; tC2Q: 0.144, 12.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_block[3]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C86[0][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_block[3]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C86[0][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_block[3]_2_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C86[0][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_block[3]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 87.290%; tC2Q: 0.144, 12.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_keyon_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C86[2][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_keyon_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C86[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_keyon_3_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C86[2][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_keyon_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 87.290%; tC2Q: 0.144, 12.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_keyon_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C86[1][B]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_keyon_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C86[1][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_keyon_6_s0/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C86[1][B]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/reg_keyon_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.989, 87.290%; tC2Q: 0.144, 12.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msx_slot/ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fnum_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C69[1][A]</td>
<td>u_msx_slot/ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1270</td>
<td>R16C69[1][A]</td>
<td style=" font-weight:bold;">u_msx_slot/ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>2.525</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C85[0][A]</td>
<td style=" font-weight:bold;">u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fnum_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>9780</td>
<td>IOT61[A]</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C85[0][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fnum_3_s0/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C85[0][A]</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_mmr/u_reg/u_reg_ch/fnum_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.003, 87.446%; tC2Q: 0.144, 12.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>32.664</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>33.664</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opll/u_ikaopll0/u_REG/u_instrom/mem_q_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.543</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opll/u_ikaopll0/u_REG/u_instrom/mem_q_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.508</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>71.207</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opll/u_ikaopll0/u_REG/u_instrom/mem_q_0_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>32.664</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>33.664</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.543</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.508</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>71.207</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>32.664</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>33.664</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.543</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.508</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>71.207</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s4/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>32.664</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>33.664</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opll/u_ikaopll0/u_REG/u_instrom/mem_q_0_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.543</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opll/u_ikaopll0/u_REG/u_instrom/mem_q_0_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.508</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>71.207</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opll/u_ikaopll0/u_REG/u_instrom/mem_q_0_s4/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>32.668</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>33.668</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_op/u_logsin/sinelut_sinelut_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.543</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_op/u_logsin/sinelut_sinelut_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.508</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>71.211</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_op/u_logsin/sinelut_sinelut_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>32.668</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>33.668</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_logsin/sinelut_sinelut_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.543</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_logsin/sinelut_sinelut_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.508</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>71.211</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_logsin/sinelut_sinelut_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>32.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>33.673</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_op/u_exprom/explut_jt51_explut_jt51_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.534</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_op/u_exprom/explut_jt51_explut_jt51_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.508</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>71.207</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opl2/u_opl2_0/u_base/u_op/u_exprom/explut_jt51_explut_jt51_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>32.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>33.673</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_exprom/explut_jt51_explut_jt51_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.604</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>37.534</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_exprom/explut_jt51_explut_jt51_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>69.832</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>70.508</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>71.207</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opl2/u_opl2_1/u_base/u_op/u_exprom/explut_jt51_explut_jt51_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>32.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>33.674</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.594</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>36.297</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>32.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>33.674</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_14m</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>2.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_14m</td>
</tr>
<tr>
<td>34.916</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>35.594</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>36.297</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>u_dual_opll/u_ikaopll1/u_REG/u_instrom/mem_q_0_s4/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>9780</td>
<td>clk_14m_d</td>
<td>22.886</td>
<td>1.985</td>
</tr>
<tr>
<td>3500</td>
<td>u_dual_opl2/cenop_Z</td>
<td>63.822</td>
<td>1.850</td>
</tr>
<tr>
<td>1270</td>
<td>audio_mclk_d</td>
<td>62.502</td>
<td>3.000</td>
</tr>
<tr>
<td>1261</td>
<td>u_dual_opll/u_ikaopll1/n86_4</td>
<td>60.548</td>
<td>2.420</td>
</tr>
<tr>
<td>1254</td>
<td>u_dual_opll/u_ikaopll0/n86_4</td>
<td>59.671</td>
<td>2.197</td>
</tr>
<tr>
<td>305</td>
<td>u_dual_opll/rst_n</td>
<td>63.914</td>
<td>2.039</td>
</tr>
<tr>
<td>302</td>
<td>ff_enable</td>
<td>59.671</td>
<td>2.594</td>
</tr>
<tr>
<td>180</td>
<td>bus_wdata[1]</td>
<td>27.978</td>
<td>6.506</td>
</tr>
<tr>
<td>180</td>
<td>bus_wdata[0]</td>
<td>30.587</td>
<td>6.205</td>
</tr>
<tr>
<td>177</td>
<td>bus_wdata[2]</td>
<td>27.981</td>
<td>6.494</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C44</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C52</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C56</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C76</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C91</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C52</td>
<td>100.00%</td>
</tr>
<tr>
<td>R23C82</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
