module board_display(
input [3:0] data,

output reg [6:0]segs

);
always @(*)
	case(data)
		4'b0000:	segs = 7'b0000001;
		4'b0001:	segs = 7'b1001111;
		4'b0010:	segs = 7'b0010010;
		4'b0011:	segs = 7'b0000110;
		4'b0100:	segs = 7'b1001100;
		4'b0101:	segs = 7'b0100100;
		4'b0110:	segs = 7'b0100000;
		4'b0111:	segs = 7'b0001111;
		4'b1000:	segs = 7'b0000000;
		4'b1001:	segs = 7'b0000100;
		default: segs = 7'b0000001;
		endcase
		

		
		
endmodule
