Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.51 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.51 secs
 
--> Reading design: DrumHero.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DrumHero.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DrumHero"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : DrumHero
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\Tubo.v" into library work
Parsing module <Tubo>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\SelectorM.v" into library work
Parsing module <SelectorM>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\Puntuacion.v" into library work
Parsing module <Puntuacion>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\Maquina_pintar.v" into library work
Parsing module <Maquina_pintar>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\MaquinaNivel1.v" into library work
Parsing module <MaquinaNivel1>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\Filtro.v" into library work
Parsing module <Filtro>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\DoubleDabbing.v" into library work
Parsing module <DoubleDabbing>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\ControladorSiete.v" into library work
Parsing module <ControladorSiete>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\clock32pps.v" into library work
Parsing module <clock32pps>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\Clock25.v" into library work
Parsing module <Clock25>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\DrumHero.v" into library work
Parsing module <DrumHero>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DrumHero>.

Elaborating module <Clock25>.
WARNING:HDLCompiler:413 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\Clock25.v" Line 30: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <MaquinaNivel1>.

Elaborating module <Maquina_pintar>.

Elaborating module <vga_sync>.

Elaborating module <Tubo>.
WARNING:HDLCompiler:413 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\Tubo.v" Line 63: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\Tubo.v" Line 66: Result of 32-bit expression is truncated to fit in 7-bit target.

Elaborating module <clock32pps>.
WARNING:HDLCompiler:413 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\clock32pps.v" Line 42: Result of 20-bit expression is truncated to fit in 19-bit target.

Elaborating module <Puntuacion>.
WARNING:HDLCompiler:413 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\Puntuacion.v" Line 43: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\Puntuacion.v" Line 50: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <DoubleDabbing>.
WARNING:HDLCompiler:413 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\DoubleDabbing.v" Line 49: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\DoubleDabbing.v" Line 50: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\DoubleDabbing.v" Line 51: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\DoubleDabbing.v" Line 52: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\DoubleDabbing.v" Line 55: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <Filtro>.

Elaborating module <SelectorM>.

Elaborating module <ControladorSiete>.
WARNING:HDLCompiler:634 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\DrumHero.v" Line 35: Net <perdio> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\DrumHero.v" Line 36: Net <EntradaMaquinaPintar[5]> does not have a driver.
WARNING:HDLCompiler:552 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\DrumHero.v" Line 143: Input port posL3[9] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DrumHero>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\DrumHero.v".
        posicionBandaStatic = 384
WARNING:Xst:2898 - Port 'posL3', unconnected in block instance 'puntuar', is tied to GND.
WARNING:Xst:2898 - Port 'posL4', unconnected in block instance 'puntuar', is tied to GND.
WARNING:Xst:2898 - Port 'posL5', unconnected in block instance 'puntuar', is tied to GND.
WARNING:Xst:647 - Input <boton1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <boton2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <boton3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <boton4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <boton5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\DrumHero.v" line 80: Output port <p_tick> of the instance <SincronizadorVga> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\DrumHero.v" line 91: Output port <posicionYS> of the instance <tubo1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\DrumHero.v" line 143: Output port <perdio> of the instance <puntuar> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <EntradaMaquinaPintar<5:3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <perdio> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   4 Multiplexer(s).
Unit <DrumHero> synthesized.

Synthesizing Unit <Clock25>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\Clock25.v".
    Found 1-bit register for signal <clk25>.
    Found 2-bit register for signal <contador>.
    Found 3-bit adder for signal <n0012[2:0]> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <Clock25> synthesized.

Synthesizing Unit <MaquinaNivel1>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\MaquinaNivel1.v".
        Inicial = 0
        Jugando = 1
    Found 1-bit register for signal <state>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <MaquinaNivel1> synthesized.

Synthesizing Unit <Maquina_pintar>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\Maquina_pintar.v".
        Inicial = 0
        pintar = 1
        pintarBandaEstatica = 2
        pintarBanda1 = 3
        pintarBanda2 = 4
        pintarBanda3 = 5
        pintarBanda4 = 6
        pintarBanda5 = 7
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 25                                             |
    | Inputs             | 12                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Maquina_pintar> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\vga_sync.v".
    Found 10-bit register for signal <v_count_reg>.
    Found 10-bit register for signal <h_count_reg>.
    Found 1-bit register for signal <v_sync_reg>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit adder for signal <h_count_reg[9]_GND_5_o_add_4_OUT> created at line 94.
    Found 10-bit adder for signal <v_count_reg[9]_GND_5_o_add_7_OUT> created at line 104.
    Found 10-bit comparator lessequal for signal <n0015> created at line 111
    Found 10-bit comparator lessequal for signal <n0017> created at line 111
    Found 10-bit comparator lessequal for signal <n0020> created at line 114
    Found 10-bit comparator lessequal for signal <n0022> created at line 114
    Found 10-bit comparator greater for signal <h_count_reg[9]_PWR_5_o_LessThan_15_o> created at line 117
    Found 10-bit comparator greater for signal <v_count_reg[9]_GND_5_o_LessThan_16_o> created at line 117
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <Tubo>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\Tubo.v".
        cuadro1 = 80
        cuadro2 = 176
        cuadro3 = 272
        cuadro4 = 368
        cuadro5 = 464
        colorC1 = 224
        colorC2 = 28
        colorC3 = 252
        colorC4 = 3
        colorC5 = 248
        fondoT = 255
        puntofinal = 480
        tamano = 64
    Found 7-bit register for signal <PuntoFuga>.
    Found 1-bit register for signal <cuadrado1>.
    Found 1-bit register for signal <cuadrado2>.
    Found 1-bit register for signal <cuadrado3>.
    Found 1-bit register for signal <cuadrado4>.
    Found 1-bit register for signal <cuadrado5>.
    Found 10-bit register for signal <posicionYS>.
    Found 11-bit adder for signal <n0094[10:0]> created at line 64.
    Found 8-bit adder for signal <n0096[7:0]> created at line 67.
    Found 10-bit adder for signal <posicionYS[9]_GND_6_o_add_14_OUT> created at line 70.
    Found 10-bit comparator greater for signal <GND_6_o_presentX[9]_LessThan_12_o> created at line 69
    Found 10-bit comparator lessequal for signal <n0012> created at line 69
    Found 10-bit comparator greater for signal <posicionYS[9]_presentY[9]_LessThan_14_o> created at line 70
    Found 10-bit comparator lessequal for signal <n0018> created at line 70
    Found 10-bit comparator greater for signal <GND_6_o_presentX[9]_LessThan_17_o> created at line 72
    Found 10-bit comparator lessequal for signal <n0022> created at line 72
    Found 10-bit comparator greater for signal <GND_6_o_presentX[9]_LessThan_22_o> created at line 75
    Found 10-bit comparator lessequal for signal <n0028> created at line 75
    Found 10-bit comparator greater for signal <GND_6_o_presentX[9]_LessThan_27_o> created at line 78
    Found 10-bit comparator lessequal for signal <n0034> created at line 78
    Found 10-bit comparator greater for signal <GND_6_o_presentX[9]_LessThan_32_o> created at line 81
    Found 10-bit comparator lessequal for signal <n0040> created at line 81
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <Tubo> synthesized.

Synthesizing Unit <clock32pps>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\clock32pps.v".
    Found 19-bit register for signal <sigcontador>.
    Found 20-bit subtractor for signal <GND_7_o_GND_7_o_sub_3_OUT> created at line 41.
    Found 32-bit subtractor for signal <GND_7_o_GND_7_o_sub_5_OUT> created at line 41.
    Found 19-bit adder for signal <sigcontador[18]_GND_7_o_add_6_OUT> created at line 42.
    Found 18x1-bit multiplier for signal <PWR_7_o_nivel2_MuLt_1_OUT> created at line 41.
    Found 17x1-bit multiplier for signal <PWR_7_o_nivel3_MuLt_3_OUT> created at line 41.
    Found 32-bit comparator equal for signal <GND_7_o_GND_7_o_equal_6_o> created at line 41
    Found 32-bit comparator equal for signal <clk32> created at line 46
    Summary:
	inferred   2 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <clock32pps> synthesized.

Synthesizing Unit <Puntuacion>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\Puntuacion.v".
WARNING:Xst:647 - Input <posL5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <teclasPasadas>.
    Found 13-bit register for signal <puntuacion>.
    Found 13-bit adder for signal <puntuacion[12]_GND_10_o_add_7_OUT> created at line 43.
    Found 4-bit adder for signal <teclasPasadas[3]_GND_10_o_add_15_OUT> created at line 50.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <Puntuacion> synthesized.

Synthesizing Unit <DoubleDabbing>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\DoubleDabbing.v".
    Found 5-bit register for signal <contador>.
    Found 13-bit register for signal <EntradaTemp>.
    Found 29-bit register for signal <Registro>.
    Found 4-bit adder for signal <n0047> created at line 49.
    Found 4-bit adder for signal <Registro[24]_GND_11_o_add_7_OUT> created at line 50.
    Found 4-bit adder for signal <Registro[20]_GND_11_o_add_9_OUT> created at line 51.
    Found 4-bit adder for signal <Registro[16]_GND_11_o_add_11_OUT> created at line 52.
    Found 5-bit adder for signal <contador[4]_GND_11_o_add_12_OUT> created at line 55.
    Found 13-bit comparator equal for signal <n0000> created at line 39
    Found 4-bit comparator greater for signal <GND_11_o_Registro[28]_LessThan_5_o> created at line 49
    Found 4-bit comparator greater for signal <GND_11_o_Registro[24]_LessThan_7_o> created at line 50
    Found 4-bit comparator greater for signal <GND_11_o_Registro[20]_LessThan_9_o> created at line 51
    Found 4-bit comparator greater for signal <GND_11_o_Registro[16]_LessThan_11_o> created at line 52
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <DoubleDabbing> synthesized.

Synthesizing Unit <Filtro>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\Filtro.v".
    Summary:
	inferred  10 Multiplexer(s).
Unit <Filtro> synthesized.

Synthesizing Unit <SelectorM>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\SelectorM.v".
        Primero = 400
        Segundo = 800
        Tercero = 1200
        Cuarto = 1600
    Found 4-bit register for signal <Activadores>.
    Found 11-bit register for signal <contador>.
    Found 11-bit adder for signal <contador[10]_GND_13_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
Unit <SelectorM> synthesized.

Synthesizing Unit <ControladorSiete>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\DrumsHeroe\ControladorSiete.v".
    Found 16x7-bit Read Only RAM for signal <Salida>
    Summary:
	inferred   1 RAM(s).
Unit <ControladorSiete> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 2
 17x1-bit multiplier                                   : 1
 18x1-bit multiplier                                   : 1
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 5
 11-bit adder                                          : 4
 13-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit subtractor                                     : 1
 3-bit adder                                           : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 5
 5-bit adder                                           : 1
 8-bit adder                                           : 3
# Registers                                            : 37
 1-bit register                                        : 20
 10-bit register                                       : 5
 11-bit register                                       : 1
 13-bit register                                       : 2
 19-bit register                                       : 1
 2-bit register                                        : 1
 29-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 1
 7-bit register                                        : 3
# Comparators                                          : 49
 10-bit comparator greater                             : 20
 10-bit comparator lessequal                           : 22
 13-bit comparator equal                               : 1
 32-bit comparator equal                               : 2
 4-bit comparator greater                              : 4
# Multiplexers                                         : 59
 1-bit 2-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 2
 19-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 10
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 19
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Clock25>.
The following registers are absorbed into counter <contador>: 1 register on signal <contador>.
Unit <Clock25> synthesized (advanced).

Synthesizing (advanced) Unit <ControladorSiete>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Salida> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Entrada>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Salida>        |          |
    -----------------------------------------------------------------------
Unit <ControladorSiete> synthesized (advanced).

Synthesizing (advanced) Unit <Puntuacion>.
The following registers are absorbed into counter <teclasPasadas>: 1 register on signal <teclasPasadas>.
The following registers are absorbed into counter <puntuacion>: 1 register on signal <puntuacion>.
Unit <Puntuacion> synthesized (advanced).

Synthesizing (advanced) Unit <SelectorM>.
The following registers are absorbed into counter <contador>: 1 register on signal <contador>.
Unit <SelectorM> synthesized (advanced).

Synthesizing (advanced) Unit <clock32pps>.
The following registers are absorbed into counter <sigcontador>: 1 register on signal <sigcontador>.
	Multiplier <Mmult_PWR_7_o_nivel3_MuLt_3_OUT> in block <clock32pps> and adder/subtractor <Msub_GND_7_o_GND_7_o_sub_5_OUT> in block <clock32pps> are combined into a MAC<Maddsub_PWR_7_o_nivel3_MuLt_3_OUT>.
Unit <clock32pps> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <v_count_reg>: 1 register on signal <v_count_reg>.
The following registers are absorbed into counter <h_count_reg>: 1 register on signal <h_count_reg>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 1
 17x1-to-32-bit MAC                                    : 1
# Multipliers                                          : 1
 18x1-bit multiplier                                   : 1
# Adders/Subtractors                                   : 16
 10-bit adder                                          : 3
 11-bit adder                                          : 3
 19-bit adder                                          : 1
 20-bit subtractor                                     : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 3
 5-bit adder                                           : 1
 8-bit adder                                           : 3
# Counters                                             : 7
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 13-bit up counter                                     : 1
 19-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 122
 Flip-Flops                                            : 122
# Comparators                                          : 49
 10-bit comparator greater                             : 20
 10-bit comparator lessequal                           : 22
 13-bit comparator equal                               : 1
 32-bit comparator equal                               : 2
 4-bit comparator greater                              : 4
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 15
 19-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 10
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 19
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <segundaEtapa/FSM_0> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 011
 0111  | 010
 0110  | 110
 0101  | 111
 0100  | 101
 0011  | 100
-------------------

Optimizing unit <DrumHero> ...

Optimizing unit <Tubo> ...

Optimizing unit <clock32pps> ...

Optimizing unit <Maquina_pintar> ...

Optimizing unit <vga_sync> ...

Optimizing unit <DoubleDabbing> ...

Optimizing unit <SelectorM> ...
WARNING:Xst:1293 - FF/Latch <tubo1/posicionYS_9> has a constant value of 0 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tubo1/posicionYS_6> has a constant value of 0 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tubo1/posicionYS_5> has a constant value of 0 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tubo1/posicionYS_4> has a constant value of 0 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tubo1/posicionYS_3> has a constant value of 0 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tubo1/posicionYS_2> has a constant value of 0 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tubo1/posicionYS_1> has a constant value of 0 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tubo1/posicionYS_0> has a constant value of 0 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <primeraEtapa/state> in Unit <DrumHero> is equivalent to the following 2 FFs/Latches, which will be removed : <tubo1/posicionYS_8> <tubo1/posicionYS_7> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DrumHero, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 180
 Flip-Flops                                            : 180

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DrumHero.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 684
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 51
#      LUT2                        : 30
#      LUT3                        : 55
#      LUT4                        : 80
#      LUT5                        : 82
#      LUT6                        : 120
#      MUXCY                       : 145
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 111
# FlipFlops/Latches                : 180
#      FD                          : 65
#      FDC                         : 19
#      FDE                         : 20
#      FDR                         : 21
#      FDRE                        : 55
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 3
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             180  out of  18224     0%  
 Number of Slice LUTs:                  425  out of   9112     4%  
    Number used as Logic:               425  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    436
   Number with an unused Flip Flop:     256  out of    436    58%  
   Number with an unused LUT:            11  out of    436     2%  
   Number of fully used LUT-FF pairs:   169  out of    436    38%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  25  out of    232    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 3     |
clock50/clk25                      | BUFG                   | 177   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.619ns (Maximum Frequency: 151.088MHz)
   Minimum input arrival time before clock: 6.475ns
   Maximum output required time after clock: 9.976ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.452ns (frequency: 407.913MHz)
  Total number of paths / destination ports: 9 / 5
-------------------------------------------------------------------------
Delay:               2.452ns (Levels of Logic = 1)
  Source:            clock50/contador_1 (FF)
  Destination:       clock50/contador_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock50/contador_1 to clock50/contador_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.721  clock50/contador_1 (clock50/contador_1)
     LUT2:I0->O            3   0.203   0.650  clock50/dosciclos<1>1 (clock50/dosciclos)
     FDR:R                     0.430          clock50/contador_0
    ----------------------------------------
    Total                      2.452ns (1.080ns logic, 1.372ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock50/clk25'
  Clock period: 6.619ns (frequency: 151.088MHz)
  Total number of paths / destination ports: 35048 / 284
-------------------------------------------------------------------------
Delay:               6.619ns (Levels of Logic = 10)
  Source:            tubo3/posicionYS_2 (FF)
  Destination:       tubo3/cuadrado4 (FF)
  Source Clock:      clock50/clk25 rising
  Destination Clock: clock50/clk25 rising

  Data Path: tubo3/posicionYS_2 to tubo3/cuadrado4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.118  tubo3/posicionYS_2 (tubo3/posicionYS_2)
     LUT5:I0->O            6   0.203   0.745  tubo3/posicionYS[9]_GND_6_o_equal_2_o<9>_SW0 (N16)
     LUT6:I5->O           19   0.205   1.072  tubo3/posicionYS[9]_GND_6_o_equal_2_o<9> (tubo3/posicionYS[9]_GND_6_o_equal_2_o)
     LUT5:I4->O            1   0.205   0.000  tubo3/Madd_posicionYS[9]_GND_6_o_add_14_OUT_lut<6>1 (tubo3/Madd_posicionYS[9]_GND_6_o_add_14_OUT_lut<6>)
     MUXCY:S->O            1   0.172   0.000  tubo3/Madd_posicionYS[9]_GND_6_o_add_14_OUT_cy<6> (tubo3/Madd_posicionYS[9]_GND_6_o_add_14_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  tubo3/Madd_posicionYS[9]_GND_6_o_add_14_OUT_cy<7> (tubo3/Madd_posicionYS[9]_GND_6_o_add_14_OUT_cy<7>)
     MUXCY:CI->O           0   0.019   0.000  tubo3/Madd_posicionYS[9]_GND_6_o_add_14_OUT_cy<8> (tubo3/Madd_posicionYS[9]_GND_6_o_add_14_OUT_cy<8>)
     XORCY:CI->O           2   0.180   0.864  tubo3/Madd_posicionYS[9]_GND_6_o_add_14_OUT_xor<9> (tubo3/posicionYS[9]_GND_6_o_add_14_OUT<9>)
     LUT4:I0->O            0   0.203   0.000  tubo3/Mcompar_presentY[9]_posicionYS[9]_LessThan_16_o_lutdi4 (tubo3/Mcompar_presentY[9]_posicionYS[9]_LessThan_16_o_lutdi4)
     MUXCY:DI->O           5   0.145   0.715  tubo3/Mcompar_presentY[9]_posicionYS[9]_LessThan_16_o_cy<4> (tubo3/presentY[9]_posicionYS[9]_LessThan_16_o)
     LUT5:I4->O            1   0.205   0.000  tubo3/GND_6_o_presentY[9]_AND_17_o1 (tubo3/GND_6_o_presentY[9]_AND_17_o)
     FD:D                      0.102          tubo3/cuadrado1
    ----------------------------------------
    Total                      6.619ns (2.105ns logic, 4.514ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock50/clk25'
  Total number of paths / destination ports: 3941 / 43
-------------------------------------------------------------------------
Offset:              6.475ns (Levels of Logic = 18)
  Source:            nivel3 (PAD)
  Destination:       tubo3/posicionYS_4 (FF)
  Destination Clock: clock50/clk25 rising

  Data Path: nivel3 to tubo3/posicionYS_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   1.277  nivel3_IBUF (nivel3_IBUF)
     LUT5:I0->O            1   0.203   0.000  reloj32/Mcompar_GND_7_o_GND_7_o_equal_6_o_lut<0> (reloj32/Mcompar_GND_7_o_GND_7_o_equal_6_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  reloj32/Mcompar_GND_7_o_GND_7_o_equal_6_o_cy<0> (reloj32/Mcompar_GND_7_o_GND_7_o_equal_6_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  reloj32/Mcompar_GND_7_o_GND_7_o_equal_6_o_cy<1> (reloj32/Mcompar_GND_7_o_GND_7_o_equal_6_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  reloj32/Mcompar_GND_7_o_GND_7_o_equal_6_o_cy<2> (reloj32/Mcompar_GND_7_o_GND_7_o_equal_6_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  reloj32/Mcompar_GND_7_o_GND_7_o_equal_6_o_cy<3> (reloj32/Mcompar_GND_7_o_GND_7_o_equal_6_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  reloj32/Mcompar_GND_7_o_GND_7_o_equal_6_o_cy<4> (reloj32/Mcompar_GND_7_o_GND_7_o_equal_6_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  reloj32/Mcompar_GND_7_o_GND_7_o_equal_6_o_cy<5> (reloj32/Mcompar_GND_7_o_GND_7_o_equal_6_o_cy<5>)
     MUXCY:CI->O          26   0.213   1.207  reloj32/Mcompar_GND_7_o_GND_7_o_equal_6_o_cy<6> (reloj32/GND_7_o_GND_7_o_equal_6_o)
     LUT6:I5->O            1   0.205   0.000  reloj32/Mcompar_clk32_lut<0> (reloj32/Mcompar_clk32_lut<0>)
     MUXCY:S->O            1   0.172   0.000  reloj32/Mcompar_clk32_cy<0> (reloj32/Mcompar_clk32_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  reloj32/Mcompar_clk32_cy<1> (reloj32/Mcompar_clk32_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  reloj32/Mcompar_clk32_cy<2> (reloj32/Mcompar_clk32_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  reloj32/Mcompar_clk32_cy<3> (reloj32/Mcompar_clk32_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  reloj32/Mcompar_clk32_cy<4> (reloj32/Mcompar_clk32_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  reloj32/Mcompar_clk32_cy<5> (reloj32/Mcompar_clk32_cy<5>)
     MUXCY:CI->O          20   0.213   1.093  reloj32/Mcompar_clk32_cy<6> (clk32)
     LUT6:I5->O            1   0.205   0.000  tubo3/posicionYS_4_rstpot (tubo3/posicionYS_4_rstpot)
     FD:D                      0.102          tubo3/posicionYS_4
    ----------------------------------------
    Total                      6.475ns (2.897ns logic, 3.578ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock50/clk25'
  Total number of paths / destination ports: 805 / 21
-------------------------------------------------------------------------
Offset:              9.976ns (Levels of Logic = 7)
  Source:            SincronizadorVga/h_count_reg_9 (FF)
  Destination:       rgb<1> (PAD)
  Source Clock:      clock50/clk25 rising

  Data Path: SincronizadorVga/h_count_reg_9 to rgb<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             15   0.447   1.210  SincronizadorVga/h_count_reg_9 (SincronizadorVga/h_count_reg_9)
     LUT3:I0->O            1   0.205   0.924  SincronizadorVga/video_on_SW0 (N41)
     LUT6:I1->O           14   0.203   0.958  SincronizadorVga/video_on (LeerOEscribir)
     LUT4:I3->O            2   0.205   0.617  tubo3/pixel<1>21 (tubo3/pixel<1>2)
     LUT6:I5->O            1   0.205   0.827  tubo3/pixel<1>1 (colorLinea2<0>)
     LUT6:I2->O            1   0.203   0.580  Mmux_rgb11 (Mmux_rgb1)
     LUT2:I1->O            2   0.205   0.616  Mmux_rgb12 (rgb_0_OBUF)
     OBUF:I->O                 2.571          rgb_0_OBUF (rgb<0>)
    ----------------------------------------
    Total                      9.976ns (4.244ns logic, 5.732ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.452|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock50/clk25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock50/clk25  |    6.619|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 35.55 secs
 
--> 

Total memory usage is 250192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    5 (   0 filtered)

