

================================================================
== Vitis HLS Report for 'deAes_return_Pipeline_addRoundKey_label010'
================================================================
* Date:           Fri Jun 17 13:16:18 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  1.588 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.720 us|  0.720 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- addRoundKey_label0  |       16|       16|         4|          4|          1|     4|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     151|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     133|    -|
|Register         |        -|     -|     171|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     171|     284|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln174_fu_120_p2    |         +|   0|  0|  10|           3|           1|
    |icmp_ln174_fu_114_p2   |      icmp|   0|  0|   9|           3|           4|
    |xor_ln179_1_fu_206_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_2_fu_212_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_3_fu_224_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_4_fu_230_p2  |       xor|   0|  0|  32|          32|          32|
    |xor_ln179_fu_132_p2    |       xor|   0|  0|   4|           3|           4|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 151|         137|         137|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  26|          5|    1|          5|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_8  |   9|          2|    3|          6|
    |cArray_address0       |  26|          5|    4|         20|
    |cArray_address1       |  26|          5|    4|         20|
    |cArray_d0             |  14|          3|   32|         96|
    |cArray_d1             |  14|          3|   32|         96|
    |i_fu_48               |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 133|         27|   80|        251|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   4|   0|    4|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |cArray_addr_16_reg_261  |   3|   0|    4|          1|
    |cArray_addr_17_reg_271  |   3|   0|    4|          1|
    |cArray_addr_18_reg_276  |   4|   0|    4|          0|
    |cArray_addr_reg_251     |   3|   0|    4|          1|
    |empty_122_reg_281       |   8|   0|    8|          0|
    |i_8_reg_243             |   3|   0|    3|          0|
    |i_fu_48                 |   3|   0|    3|          0|
    |lshr_ln99_5_reg_286     |   8|   0|    8|          0|
    |xor_ln179_1_reg_291     |  32|   0|   32|          0|
    |xor_ln179_2_reg_296     |  32|   0|   32|          0|
    |xor_ln179_3_reg_301     |  32|   0|   32|          0|
    |xor_ln179_4_reg_306     |  32|   0|   32|          0|
    |xor_ln179_reg_256       |   3|   0|    3|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 171|   0|  174|          3|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label010|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label010|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label010|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label010|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label010|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  deAes_return_Pipeline_addRoundKey_label010|  return value|
|cArray_address0  |  out|    4|   ap_memory|                                      cArray|         array|
|cArray_ce0       |  out|    1|   ap_memory|                                      cArray|         array|
|cArray_we0       |  out|    1|   ap_memory|                                      cArray|         array|
|cArray_d0        |  out|   32|   ap_memory|                                      cArray|         array|
|cArray_q0        |   in|   32|   ap_memory|                                      cArray|         array|
|cArray_address1  |  out|    4|   ap_memory|                                      cArray|         array|
|cArray_ce1       |  out|    1|   ap_memory|                                      cArray|         array|
|cArray_we1       |  out|    1|   ap_memory|                                      cArray|         array|
|cArray_d1        |  out|   32|   ap_memory|                                      cArray|         array|
|cArray_q1        |   in|   32|   ap_memory|                                      cArray|         array|
|w_address0       |  out|    6|   ap_memory|                                           w|         array|
|w_ce0            |  out|    1|   ap_memory|                                           w|         array|
|w_q0             |   in|   32|   ap_memory|                                           w|         array|
+-----------------+-----+-----+------------+--------------------------------------------+--------------+

