Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/vhdl/seriale_1/seriale2_brd/system_tb_isim_beh.exe -prj /home/ise/vhdl/seriale_1/seriale2_brd/system_tb_beh.prj work.system_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/vhdl/seriale_1/seriale2_brd/RS232RefComp.vhd" into library work
Parsing VHDL file "/home/ise/vhdl/seriale_1/seriale2_brd/ROM.vhd" into library work
Parsing VHDL file "/home/ise/vhdl/seriale_1/seriale2_brd/RAM.vhd" into library work
Parsing VHDL file "/home/ise/vhdl/seriale_1/seriale2_brd/fsm_transmettitore.vhd" into library work
Parsing VHDL file "/home/ise/vhdl/seriale_1/seriale2_brd/fsm_ricevitore.vhd" into library work
Parsing VHDL file "/home/ise/vhdl/seriale_1/seriale2_brd/counter_mod8.vhd" into library work
Parsing VHDL file "/home/ise/vhdl/seriale_1/seriale2_brd/Trasmettitore.vhd" into library work
Parsing VHDL file "/home/ise/vhdl/seriale_1/seriale2_brd/Ricevitore.vhd" into library work
Parsing VHDL file "/home/ise/vhdl/seriale_1/seriale2_brd/system.vhd" into library work
Parsing VHDL file "/home/ise/vhdl/seriale_1/seriale2_brd/system_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98604 KB
Fuse CPU Usage: 1010 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity fsm_trasmettitore [fsm_trasmettitore_default]
Compiling architecture behavioral of entity ROM [rom_default]
Compiling architecture behavioral of entity counter_mod8 [counter_mod8_default]
Compiling architecture behavioral of entity UARTcomponent [\UARTcomponent(14,231)\]
Compiling architecture structural of entity Trasmettitore [trasmettitore_default]
Compiling architecture behavioral of entity fsm_ricevitore [fsm_ricevitore_default]
Compiling architecture behavioral of entity RAM [ram_default]
Compiling architecture structural of entity Ricevitore [ricevitore_default]
Compiling architecture structural of entity system [system_default]
Compiling architecture behavior of entity system_tb
Time Resolution for simulation is 1ps.
Compiled 24 VHDL Units
Built simulation executable /home/ise/vhdl/seriale_1/seriale2_brd/system_tb_isim_beh.exe
Fuse Memory Usage: 117696 KB
Fuse CPU Usage: 1330 ms
GCC CPU Usage: 4500 ms
