Running: D:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/ISE/Project_5.3/test_isim_beh.exe -prj D:/ISE/Project_5.3/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/ISE/Project_5.3/RF.v" into library work
Analyzing Verilog file "D:/ISE/Project_5.3/NPC.v" into library work
Analyzing Verilog file "D:/ISE/Project_5.3/MUX_4_1_5bits.v" into library work
Analyzing Verilog file "D:/ISE/Project_5.3/MUX_4_1_32bits.v" into library work
Analyzing Verilog file "D:/ISE/Project_5.3/MUX_2_1_32bits.v" into library work
Analyzing Verilog file "D:/ISE/Project_5.3/EXT.v" into library work
Analyzing Verilog file "D:/ISE/Project_5.3/CMP.v" into library work
Analyzing Verilog file "D:/ISE/Project_5.3/ALU.v" into library work
Analyzing Verilog file "D:/ISE/Project_5.3/MEM_WB.v" into library work
Analyzing Verilog file "D:/ISE/Project_5.3/MEM.v" into library work
Analyzing Verilog file "D:/ISE/Project_5.3/IF_ID.v" into library work
Analyzing Verilog file "D:/ISE/Project_5.3/IF.v" into library work
Analyzing Verilog file "D:/ISE/Project_5.3/ID_EX.v" into library work
Analyzing Verilog file "D:/ISE/Project_5.3/ID.v" into library work
WARNING:HDLCompiler:751 - "D:/ISE/Project_5.3/ID.v" Line 73: Redeclaration of ansi port Ext is not allowed
Analyzing Verilog file "D:/ISE/Project_5.3/HCTRL.v" into library work
Analyzing Verilog file "D:/ISE/Project_5.3/EX_MEM.v" into library work
Analyzing Verilog file "D:/ISE/Project_5.3/EX.v" into library work
Analyzing Verilog file "D:/ISE/Project_5.3/mips.v" into library work
Analyzing Verilog file "D:/ISE/Project_5.3/test.v" into library work
Analyzing Verilog file "D:/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module IF
Compiling module IF_ID
Compiling module RF
Compiling module NPC
Compiling module EXT
Compiling module CMP
Compiling module MUX_4_1_32bits
Compiling module MUX_4_1_5bits
Compiling module ID
Compiling module ID_EX
Compiling module MUX_2_1_32bits
Compiling module ALU
Compiling module EX
Compiling module EX_MEM
Compiling module MEM
Compiling module MEM_WB
Compiling module HCTRL
Compiling module mips
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 13 sub-compilation(s) to finish...
Compiled 20 Verilog Units
Built simulation executable D:/ISE/Project_5.3/test_isim_beh.exe
Fuse Memory Usage: 34164 KB
Fuse CPU Usage: 638 ms
