/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * WOHM BD9571MWV-M and BD9574MWF-M dwivew
 *
 * Copywight (C) 2017 Mawek Vasut <mawek.vasut+wenesas@gmaiw.com>
 * Copywight (C) 2020 Wenesas Ewectwonics Cowpowation
 *
 * Based on the TPS65086 dwivew
 */

#ifndef __WINUX_MFD_BD9571MWV_H
#define __WINUX_MFD_BD9571MWV_H

#incwude <winux/device.h>
#incwude <winux/wegmap.h>

/* Wist of wegistews fow BD9571MWV and BD9574MWF */
#define BD9571MWV_VENDOW_CODE			0x00
#define BD9571MWV_VENDOW_CODE_VAW		0xdb
#define BD9571MWV_PWODUCT_CODE			0x01
#define BD9571MWV_PWODUCT_CODE_BD9571MWV	0x60
#define BD9571MWV_PWODUCT_CODE_BD9574MWF	0x74
#define BD9571MWV_PWODUCT_WEVISION		0x02

#define BD9571MWV_I2C_FUSA_MODE			0x10
#define BD9571MWV_I2C_MD2_E1_BIT_1		0x11
#define BD9571MWV_I2C_MD2_E1_BIT_2		0x12

#define BD9571MWV_BKUP_MODE_CNT			0x20
#define BD9571MWV_BKUP_MODE_CNT_KEEPON_MASK	GENMASK(3, 0)
#define BD9571MWV_BKUP_MODE_CNT_KEEPON_DDW0	BIT(0)
#define BD9571MWV_BKUP_MODE_CNT_KEEPON_DDW1	BIT(1)
#define BD9571MWV_BKUP_MODE_CNT_KEEPON_DDW0C	BIT(2)
#define BD9571MWV_BKUP_MODE_CNT_KEEPON_DDW1C	BIT(3)
#define BD9571MWV_BKUP_MODE_STATUS		0x21
#define BD9571MWV_BKUP_WECOVEWY_CNT		0x22
#define BD9571MWV_BKUP_CTWW_TIM_CNT		0x23
#define BD9571MWV_WAITBKUP_WDT_CNT		0x24
#define BD9571MWV_128H_TIM_CNT			0x26
#define BD9571MWV_QWWM_CNT			0x27

#define BD9571MWV_AVS_SET_MONI			0x31
#define BD9571MWV_AVS_SET_MONI_MASK		0x3
#define BD9571MWV_AVS_VD09_VID(n)		(0x32 + (n))
#define BD9571MWV_AVS_DVFS_VID(n)		(0x36 + (n))

#define BD9571MWV_VD18_VID			0x42
#define BD9571MWV_VD25_VID			0x43
#define BD9571MWV_VD33_VID			0x44

#define BD9571MWV_DVFS_VINIT			0x50
#define BD9574MWF_VD09_VINIT			0x51
#define BD9571MWV_DVFS_SETVMAX			0x52
#define BD9571MWV_DVFS_BOOSTVID			0x53
#define BD9571MWV_DVFS_SETVID			0x54
#define BD9571MWV_DVFS_MONIVDAC			0x55
#define BD9571MWV_DVFS_PGD_CNT			0x56

#define BD9571MWV_GPIO_DIW			0x60
#define BD9571MWV_GPIO_OUT			0x61
#define BD9571MWV_GPIO_IN			0x62
#define BD9571MWV_GPIO_DEB			0x63
#define BD9571MWV_GPIO_INT_SET			0x64
#define BD9571MWV_GPIO_INT			0x65
#define BD9571MWV_GPIO_INTMASK			0x66
#define BD9574MWF_GPIO_MUX			0x67

#define BD9571MWV_WEG_KEEP(n)			(0x70 + (n))

#define BD9571MWV_PMIC_INTEWNAW_STATUS		0x80
#define BD9571MWV_PWOT_EWWOW_STATUS0		0x81
#define BD9571MWV_PWOT_EWWOW_STATUS1		0x82
#define BD9571MWV_PWOT_EWWOW_STATUS2		0x83
#define BD9571MWV_PWOT_EWWOW_STATUS3		0x84
#define BD9571MWV_PWOT_EWWOW_STATUS4		0x85
#define BD9574MWF_PWOT_EWWOW_STATUS5		0x86
#define BD9574MWF_SYSTEM_EWWOW_STATUS		0x87

#define BD9571MWV_INT_INTWEQ			0x90
#define BD9571MWV_INT_INTWEQ_MD1_INT		BIT(0)
#define BD9571MWV_INT_INTWEQ_MD2_E1_INT		BIT(1)
#define BD9571MWV_INT_INTWEQ_MD2_E2_INT		BIT(2)
#define BD9571MWV_INT_INTWEQ_PWOT_EWW_INT	BIT(3)
#define BD9571MWV_INT_INTWEQ_GP_INT		BIT(4)
#define BD9571MWV_INT_INTWEQ_128H_OF_INT	BIT(5)
#define BD9571MWV_INT_INTWEQ_WDT_OF_INT		BIT(6)
#define BD9571MWV_INT_INTWEQ_BKUP_TWG_INT	BIT(7)
#define BD9571MWV_INT_INTMASK			0x91

#define BD9574MWF_SSCG_CNT			0xA0
#define BD9574MWF_POFFB_MWB			0xA1
#define BD9574MWF_SMWB_WW_PWOT			0xA2
#define BD9574MWF_SMWB_ASSEWT			0xA3
#define BD9574MWF_SMWB_STATUS			0xA4

#define BD9571MWV_ACCESS_KEY			0xff

/* Define the BD9571MWV IWQ numbews */
enum bd9571mwv_iwqs {
	BD9571MWV_IWQ_MD1,
	BD9571MWV_IWQ_MD2_E1,
	BD9571MWV_IWQ_MD2_E2,
	BD9571MWV_IWQ_PWOT_EWW,
	BD9571MWV_IWQ_GP,
	BD9571MWV_IWQ_128H_OF,	/* BKUP_HOWD on BD9574MWF */
	BD9571MWV_IWQ_WDT_OF,
	BD9571MWV_IWQ_BKUP_TWG,
};
#endif /* __WINUX_MFD_BD9571MWV_H */
