/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Jaw */
.set Jaw__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Jaw__0__MASK, 0x04
.set Jaw__0__PC, CYREG_PRT12_PC2
.set Jaw__0__PORT, 12
.set Jaw__0__SHIFT, 2
.set Jaw__AG, CYREG_PRT12_AG
.set Jaw__BIE, CYREG_PRT12_BIE
.set Jaw__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Jaw__BYP, CYREG_PRT12_BYP
.set Jaw__DM0, CYREG_PRT12_DM0
.set Jaw__DM1, CYREG_PRT12_DM1
.set Jaw__DM2, CYREG_PRT12_DM2
.set Jaw__DR, CYREG_PRT12_DR
.set Jaw__INP_DIS, CYREG_PRT12_INP_DIS
.set Jaw__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Jaw__MASK, 0x04
.set Jaw__PORT, 12
.set Jaw__PRT, CYREG_PRT12_PRT
.set Jaw__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Jaw__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Jaw__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Jaw__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Jaw__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Jaw__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Jaw__PS, CYREG_PRT12_PS
.set Jaw__SHIFT, 2
.set Jaw__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Jaw__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Jaw__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Jaw__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Jaw__SLW, CYREG_PRT12_SLW

/* Base */
.set Base_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Base_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Base_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Base_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Base_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Base_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Base_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Base_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Base_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Base_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Base_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Base_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Base_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Base_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Base_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set Base_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Base_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Base_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Base_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Base_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set Base_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Base_PWMUDB_genblk8_stsreg__0__POS, 0
.set Base_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Base_PWMUDB_genblk8_stsreg__1__POS, 1
.set Base_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Base_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set Base_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Base_PWMUDB_genblk8_stsreg__2__POS, 2
.set Base_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Base_PWMUDB_genblk8_stsreg__3__POS, 3
.set Base_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Base_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set Base_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Base_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Base_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Base_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set Base_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set Base_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set Base_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Base_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Base_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Base_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Base_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Base_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Base_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Base_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Base_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set Base_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set Base_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Base_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set Base_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set Base_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Base_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Base_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set Base_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set Base_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Base_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Base_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Base_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Base_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Base_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Base_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Base_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Base_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set Base_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set Base_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Base_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set Base_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set Base_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Base_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Base_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set Base_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set Base_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Base_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* Lips */
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Lips_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Lips_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Lips_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Lips_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Lips_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Lips_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Lips_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Lips_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Lips_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Lips_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Lips_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Lips_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set Lips_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Lips_PWMUDB_genblk8_stsreg__0__POS, 0
.set Lips_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Lips_PWMUDB_genblk8_stsreg__1__POS, 1
.set Lips_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Lips_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set Lips_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Lips_PWMUDB_genblk8_stsreg__2__POS, 2
.set Lips_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Lips_PWMUDB_genblk8_stsreg__3__POS, 3
.set Lips_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Lips_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set Lips_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Lips_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Lips_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Lips_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set Lips_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set Lips_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set Lips_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Lips_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Lips_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Lips_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Lips_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Lips_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Lips_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Lips_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Lips_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Lips_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Lips_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Lips_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Lips_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Lips_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Lips_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Lips_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Lips_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Lips_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Lips_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Lips_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Lips_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Lips_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Lips_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Lips_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Lips_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Lips_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Lips_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Lips_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Lips_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Lips_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Lips_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Lips_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Lips_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Lips_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Lips_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Lips_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL

/* Neck */
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Neck_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Neck_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Neck_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Neck_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Neck_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Neck_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Neck_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Neck_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Neck_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Neck_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Neck_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Neck_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set Neck_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Neck_PWMUDB_genblk8_stsreg__0__POS, 0
.set Neck_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Neck_PWMUDB_genblk8_stsreg__1__POS, 1
.set Neck_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Neck_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Neck_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Neck_PWMUDB_genblk8_stsreg__2__POS, 2
.set Neck_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Neck_PWMUDB_genblk8_stsreg__3__POS, 3
.set Neck_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Neck_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Neck_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Neck_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Neck_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Neck_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set Neck_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set Neck_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Neck_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Neck_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Neck_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set Neck_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set Neck_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Neck_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set Neck_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set Neck_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Neck_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Neck_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set Neck_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set Neck_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Neck_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Neck_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Neck_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Neck_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Neck_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Neck_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Neck_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Neck_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set Neck_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set Neck_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Neck_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set Neck_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set Neck_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Neck_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Neck_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set Neck_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set Neck_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Neck_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* Eyelids */
.set Eyelids_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Eyelids_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Eyelids_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Eyelids_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set Eyelids_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Eyelids_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB11_CTL
.set Eyelids_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Eyelids_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Eyelids_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Eyelids_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Eyelids_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set Eyelids_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Eyelids_PWMUDB_genblk8_stsreg__0__POS, 0
.set Eyelids_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Eyelids_PWMUDB_genblk8_stsreg__1__POS, 1
.set Eyelids_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Eyelids_PWMUDB_genblk8_stsreg__2__POS, 2
.set Eyelids_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Eyelids_PWMUDB_genblk8_stsreg__3__POS, 3
.set Eyelids_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Eyelids_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set Eyelids_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Eyelids_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Eyelids_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Eyelids_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set Eyelids_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set Eyelids_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB11_ST
.set Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set Eyelids_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set Eyelids_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set Eyelids_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set Eyelids_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set Eyelids_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set Eyelids_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set Eyelids_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Eyelids_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set Eyelids_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set Eyelids_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set Eyelids_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Eyelids_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB11_A0
.set Eyelids_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB11_A1
.set Eyelids_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Eyelids_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB11_D0
.set Eyelids_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB11_D1
.set Eyelids_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Eyelids_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Eyelids_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB11_F0
.set Eyelids_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB11_F1
.set Eyelids_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Eyelids_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL

/* LipLeft */
.set LipLeft__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set LipLeft__0__MASK, 0x10
.set LipLeft__0__PC, CYREG_PRT12_PC4
.set LipLeft__0__PORT, 12
.set LipLeft__0__SHIFT, 4
.set LipLeft__AG, CYREG_PRT12_AG
.set LipLeft__BIE, CYREG_PRT12_BIE
.set LipLeft__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LipLeft__BYP, CYREG_PRT12_BYP
.set LipLeft__DM0, CYREG_PRT12_DM0
.set LipLeft__DM1, CYREG_PRT12_DM1
.set LipLeft__DM2, CYREG_PRT12_DM2
.set LipLeft__DR, CYREG_PRT12_DR
.set LipLeft__INP_DIS, CYREG_PRT12_INP_DIS
.set LipLeft__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LipLeft__MASK, 0x10
.set LipLeft__PORT, 12
.set LipLeft__PRT, CYREG_PRT12_PRT
.set LipLeft__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LipLeft__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LipLeft__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LipLeft__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LipLeft__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LipLeft__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LipLeft__PS, CYREG_PRT12_PS
.set LipLeft__SHIFT, 4
.set LipLeft__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LipLeft__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LipLeft__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LipLeft__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LipLeft__SLW, CYREG_PRT12_SLW

/* LipRight */
.set LipRight__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set LipRight__0__MASK, 0x08
.set LipRight__0__PC, CYREG_PRT12_PC3
.set LipRight__0__PORT, 12
.set LipRight__0__SHIFT, 3
.set LipRight__AG, CYREG_PRT12_AG
.set LipRight__BIE, CYREG_PRT12_BIE
.set LipRight__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LipRight__BYP, CYREG_PRT12_BYP
.set LipRight__DM0, CYREG_PRT12_DM0
.set LipRight__DM1, CYREG_PRT12_DM1
.set LipRight__DM2, CYREG_PRT12_DM2
.set LipRight__DR, CYREG_PRT12_DR
.set LipRight__INP_DIS, CYREG_PRT12_INP_DIS
.set LipRight__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LipRight__MASK, 0x08
.set LipRight__PORT, 12
.set LipRight__PRT, CYREG_PRT12_PRT
.set LipRight__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LipRight__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LipRight__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LipRight__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LipRight__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LipRight__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LipRight__PS, CYREG_PRT12_PS
.set LipRight__SHIFT, 3
.set LipRight__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LipRight__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LipRight__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LipRight__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LipRight__SLW, CYREG_PRT12_SLW

/* NeckLeft */
.set NeckLeft__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set NeckLeft__0__MASK, 0x02
.set NeckLeft__0__PC, CYREG_PRT12_PC1
.set NeckLeft__0__PORT, 12
.set NeckLeft__0__SHIFT, 1
.set NeckLeft__AG, CYREG_PRT12_AG
.set NeckLeft__BIE, CYREG_PRT12_BIE
.set NeckLeft__BIT_MASK, CYREG_PRT12_BIT_MASK
.set NeckLeft__BYP, CYREG_PRT12_BYP
.set NeckLeft__DM0, CYREG_PRT12_DM0
.set NeckLeft__DM1, CYREG_PRT12_DM1
.set NeckLeft__DM2, CYREG_PRT12_DM2
.set NeckLeft__DR, CYREG_PRT12_DR
.set NeckLeft__INP_DIS, CYREG_PRT12_INP_DIS
.set NeckLeft__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set NeckLeft__MASK, 0x02
.set NeckLeft__PORT, 12
.set NeckLeft__PRT, CYREG_PRT12_PRT
.set NeckLeft__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set NeckLeft__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set NeckLeft__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set NeckLeft__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set NeckLeft__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set NeckLeft__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set NeckLeft__PS, CYREG_PRT12_PS
.set NeckLeft__SHIFT, 1
.set NeckLeft__SIO_CFG, CYREG_PRT12_SIO_CFG
.set NeckLeft__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set NeckLeft__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set NeckLeft__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set NeckLeft__SLW, CYREG_PRT12_SLW

/* NeckRight */
.set NeckRight__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set NeckRight__0__MASK, 0x01
.set NeckRight__0__PC, CYREG_PRT12_PC0
.set NeckRight__0__PORT, 12
.set NeckRight__0__SHIFT, 0
.set NeckRight__AG, CYREG_PRT12_AG
.set NeckRight__BIE, CYREG_PRT12_BIE
.set NeckRight__BIT_MASK, CYREG_PRT12_BIT_MASK
.set NeckRight__BYP, CYREG_PRT12_BYP
.set NeckRight__DM0, CYREG_PRT12_DM0
.set NeckRight__DM1, CYREG_PRT12_DM1
.set NeckRight__DM2, CYREG_PRT12_DM2
.set NeckRight__DR, CYREG_PRT12_DR
.set NeckRight__INP_DIS, CYREG_PRT12_INP_DIS
.set NeckRight__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set NeckRight__MASK, 0x01
.set NeckRight__PORT, 12
.set NeckRight__PRT, CYREG_PRT12_PRT
.set NeckRight__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set NeckRight__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set NeckRight__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set NeckRight__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set NeckRight__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set NeckRight__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set NeckRight__PS, CYREG_PRT12_PS
.set NeckRight__SHIFT, 0
.set NeckRight__SIO_CFG, CYREG_PRT12_SIO_CFG
.set NeckRight__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set NeckRight__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set NeckRight__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set NeckRight__SLW, CYREG_PRT12_SLW

/* timer_isr */
.set timer_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set timer_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set timer_isr__INTC_MASK, 0x20000
.set timer_isr__INTC_NUMBER, 17
.set timer_isr__INTC_PRIOR_NUM, 7
.set timer_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set timer_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set timer_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* EyelidTilt */
.set EyelidTilt__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set EyelidTilt__0__MASK, 0x20
.set EyelidTilt__0__PC, CYREG_PRT12_PC5
.set EyelidTilt__0__PORT, 12
.set EyelidTilt__0__SHIFT, 5
.set EyelidTilt__AG, CYREG_PRT12_AG
.set EyelidTilt__BIE, CYREG_PRT12_BIE
.set EyelidTilt__BIT_MASK, CYREG_PRT12_BIT_MASK
.set EyelidTilt__BYP, CYREG_PRT12_BYP
.set EyelidTilt__DM0, CYREG_PRT12_DM0
.set EyelidTilt__DM1, CYREG_PRT12_DM1
.set EyelidTilt__DM2, CYREG_PRT12_DM2
.set EyelidTilt__DR, CYREG_PRT12_DR
.set EyelidTilt__INP_DIS, CYREG_PRT12_INP_DIS
.set EyelidTilt__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set EyelidTilt__MASK, 0x20
.set EyelidTilt__PORT, 12
.set EyelidTilt__PRT, CYREG_PRT12_PRT
.set EyelidTilt__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set EyelidTilt__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set EyelidTilt__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set EyelidTilt__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set EyelidTilt__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set EyelidTilt__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set EyelidTilt__PS, CYREG_PRT12_PS
.set EyelidTilt__SHIFT, 5
.set EyelidTilt__SIO_CFG, CYREG_PRT12_SIO_CFG
.set EyelidTilt__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set EyelidTilt__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set EyelidTilt__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set EyelidTilt__SLW, CYREG_PRT12_SLW

/* EyelidClose */
.set EyelidClose__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set EyelidClose__0__MASK, 0x04
.set EyelidClose__0__PC, CYREG_PRT1_PC2
.set EyelidClose__0__PORT, 1
.set EyelidClose__0__SHIFT, 2
.set EyelidClose__AG, CYREG_PRT1_AG
.set EyelidClose__AMUX, CYREG_PRT1_AMUX
.set EyelidClose__BIE, CYREG_PRT1_BIE
.set EyelidClose__BIT_MASK, CYREG_PRT1_BIT_MASK
.set EyelidClose__BYP, CYREG_PRT1_BYP
.set EyelidClose__CTL, CYREG_PRT1_CTL
.set EyelidClose__DM0, CYREG_PRT1_DM0
.set EyelidClose__DM1, CYREG_PRT1_DM1
.set EyelidClose__DM2, CYREG_PRT1_DM2
.set EyelidClose__DR, CYREG_PRT1_DR
.set EyelidClose__INP_DIS, CYREG_PRT1_INP_DIS
.set EyelidClose__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set EyelidClose__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set EyelidClose__LCD_EN, CYREG_PRT1_LCD_EN
.set EyelidClose__MASK, 0x04
.set EyelidClose__PORT, 1
.set EyelidClose__PRT, CYREG_PRT1_PRT
.set EyelidClose__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set EyelidClose__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set EyelidClose__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set EyelidClose__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set EyelidClose__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set EyelidClose__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set EyelidClose__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set EyelidClose__PS, CYREG_PRT1_PS
.set EyelidClose__SHIFT, 2
.set EyelidClose__SLW, CYREG_PRT1_SLW

/* LeftEyeball */
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set LeftEyeball_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set LeftEyeball_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set LeftEyeball_PWMUDB_genblk8_stsreg__0__POS, 0
.set LeftEyeball_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set LeftEyeball_PWMUDB_genblk8_stsreg__1__POS, 1
.set LeftEyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set LeftEyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set LeftEyeball_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set LeftEyeball_PWMUDB_genblk8_stsreg__2__POS, 2
.set LeftEyeball_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set LeftEyeball_PWMUDB_genblk8_stsreg__3__POS, 3
.set LeftEyeball_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set LeftEyeball_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set LeftEyeball_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set LeftEyeball_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set LeftEyeball_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set LeftEyeball_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set LeftEyeball_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set LeftEyeball_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set LeftEyeball_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set LeftEyeball_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set LeftEyeball_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set LeftEyeball_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set LeftEyeball_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL

/* LeftEyebrow */
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set LeftEyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set LeftEyebrow_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set LeftEyebrow_PWMUDB_genblk8_stsreg__0__POS, 0
.set LeftEyebrow_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set LeftEyebrow_PWMUDB_genblk8_stsreg__1__POS, 1
.set LeftEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set LeftEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set LeftEyebrow_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set LeftEyebrow_PWMUDB_genblk8_stsreg__2__POS, 2
.set LeftEyebrow_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set LeftEyebrow_PWMUDB_genblk8_stsreg__3__POS, 3
.set LeftEyebrow_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set LeftEyebrow_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set LeftEyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set LeftEyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB11_ST
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set LeftEyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* BaseRotation */
.set BaseRotation__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set BaseRotation__0__MASK, 0x10
.set BaseRotation__0__PC, CYREG_PRT1_PC4
.set BaseRotation__0__PORT, 1
.set BaseRotation__0__SHIFT, 4
.set BaseRotation__AG, CYREG_PRT1_AG
.set BaseRotation__AMUX, CYREG_PRT1_AMUX
.set BaseRotation__BIE, CYREG_PRT1_BIE
.set BaseRotation__BIT_MASK, CYREG_PRT1_BIT_MASK
.set BaseRotation__BYP, CYREG_PRT1_BYP
.set BaseRotation__CTL, CYREG_PRT1_CTL
.set BaseRotation__DM0, CYREG_PRT1_DM0
.set BaseRotation__DM1, CYREG_PRT1_DM1
.set BaseRotation__DM2, CYREG_PRT1_DM2
.set BaseRotation__DR, CYREG_PRT1_DR
.set BaseRotation__INP_DIS, CYREG_PRT1_INP_DIS
.set BaseRotation__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set BaseRotation__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set BaseRotation__LCD_EN, CYREG_PRT1_LCD_EN
.set BaseRotation__MASK, 0x10
.set BaseRotation__PORT, 1
.set BaseRotation__PRT, CYREG_PRT1_PRT
.set BaseRotation__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set BaseRotation__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set BaseRotation__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set BaseRotation__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set BaseRotation__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set BaseRotation__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set BaseRotation__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set BaseRotation__PS, CYREG_PRT1_PS
.set BaseRotation__SHIFT, 4
.set BaseRotation__SLW, CYREG_PRT1_SLW

/* LeftEyebrow1 */
.set LeftEyebrow1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LeftEyebrow1__0__MASK, 0x01
.set LeftEyebrow1__0__PC, CYREG_PRT2_PC0
.set LeftEyebrow1__0__PORT, 2
.set LeftEyebrow1__0__SHIFT, 0
.set LeftEyebrow1__AG, CYREG_PRT2_AG
.set LeftEyebrow1__AMUX, CYREG_PRT2_AMUX
.set LeftEyebrow1__BIE, CYREG_PRT2_BIE
.set LeftEyebrow1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LeftEyebrow1__BYP, CYREG_PRT2_BYP
.set LeftEyebrow1__CTL, CYREG_PRT2_CTL
.set LeftEyebrow1__DM0, CYREG_PRT2_DM0
.set LeftEyebrow1__DM1, CYREG_PRT2_DM1
.set LeftEyebrow1__DM2, CYREG_PRT2_DM2
.set LeftEyebrow1__DR, CYREG_PRT2_DR
.set LeftEyebrow1__INP_DIS, CYREG_PRT2_INP_DIS
.set LeftEyebrow1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LeftEyebrow1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LeftEyebrow1__LCD_EN, CYREG_PRT2_LCD_EN
.set LeftEyebrow1__MASK, 0x01
.set LeftEyebrow1__PORT, 2
.set LeftEyebrow1__PRT, CYREG_PRT2_PRT
.set LeftEyebrow1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LeftEyebrow1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LeftEyebrow1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LeftEyebrow1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LeftEyebrow1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LeftEyebrow1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LeftEyebrow1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LeftEyebrow1__PS, CYREG_PRT2_PS
.set LeftEyebrow1__SHIFT, 0
.set LeftEyebrow1__SLW, CYREG_PRT2_SLW

/* LeftEyebrow2 */
.set LeftEyebrow2__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set LeftEyebrow2__0__MASK, 0x08
.set LeftEyebrow2__0__PC, CYREG_PRT2_PC3
.set LeftEyebrow2__0__PORT, 2
.set LeftEyebrow2__0__SHIFT, 3
.set LeftEyebrow2__AG, CYREG_PRT2_AG
.set LeftEyebrow2__AMUX, CYREG_PRT2_AMUX
.set LeftEyebrow2__BIE, CYREG_PRT2_BIE
.set LeftEyebrow2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LeftEyebrow2__BYP, CYREG_PRT2_BYP
.set LeftEyebrow2__CTL, CYREG_PRT2_CTL
.set LeftEyebrow2__DM0, CYREG_PRT2_DM0
.set LeftEyebrow2__DM1, CYREG_PRT2_DM1
.set LeftEyebrow2__DM2, CYREG_PRT2_DM2
.set LeftEyebrow2__DR, CYREG_PRT2_DR
.set LeftEyebrow2__INP_DIS, CYREG_PRT2_INP_DIS
.set LeftEyebrow2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LeftEyebrow2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LeftEyebrow2__LCD_EN, CYREG_PRT2_LCD_EN
.set LeftEyebrow2__MASK, 0x08
.set LeftEyebrow2__PORT, 2
.set LeftEyebrow2__PRT, CYREG_PRT2_PRT
.set LeftEyebrow2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LeftEyebrow2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LeftEyebrow2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LeftEyebrow2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LeftEyebrow2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LeftEyebrow2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LeftEyebrow2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LeftEyebrow2__PS, CYREG_PRT2_PS
.set LeftEyebrow2__SHIFT, 3
.set LeftEyebrow2__SLW, CYREG_PRT2_SLW

/* RightEyeball */
.set RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set RightEyeball_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set RightEyeball_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set RightEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set RightEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set RightEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set RightEyeball_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set RightEyeball_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set RightEyeball_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set RightEyeball_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set RightEyeball_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set RightEyeball_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set RightEyeball_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set RightEyeball_PWMUDB_genblk8_stsreg__0__POS, 0
.set RightEyeball_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set RightEyeball_PWMUDB_genblk8_stsreg__1__POS, 1
.set RightEyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set RightEyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set RightEyeball_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set RightEyeball_PWMUDB_genblk8_stsreg__2__POS, 2
.set RightEyeball_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set RightEyeball_PWMUDB_genblk8_stsreg__3__POS, 3
.set RightEyeball_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set RightEyeball_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set RightEyeball_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set RightEyeball_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set RightEyeball_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set RightEyeball_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set RightEyeball_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set RightEyeball_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set RightEyeball_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set RightEyeball_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set RightEyeball_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set RightEyeball_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set RightEyeball_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set RightEyeball_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set RightEyeball_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set RightEyeball_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set RightEyeball_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set RightEyeball_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set RightEyeball_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* RightEyebrow */
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set RightEyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set RightEyebrow_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set RightEyebrow_PWMUDB_genblk8_stsreg__0__POS, 0
.set RightEyebrow_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set RightEyebrow_PWMUDB_genblk8_stsreg__1__POS, 1
.set RightEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set RightEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set RightEyebrow_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set RightEyebrow_PWMUDB_genblk8_stsreg__2__POS, 2
.set RightEyebrow_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set RightEyebrow_PWMUDB_genblk8_stsreg__3__POS, 3
.set RightEyebrow_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set RightEyebrow_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set RightEyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set RightEyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set RightEyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set RightEyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set RightEyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set RightEyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set RightEyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* RightEyebrow1 */
.set RightEyebrow1__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set RightEyebrow1__0__MASK, 0x10
.set RightEyebrow1__0__PC, CYREG_PRT2_PC4
.set RightEyebrow1__0__PORT, 2
.set RightEyebrow1__0__SHIFT, 4
.set RightEyebrow1__AG, CYREG_PRT2_AG
.set RightEyebrow1__AMUX, CYREG_PRT2_AMUX
.set RightEyebrow1__BIE, CYREG_PRT2_BIE
.set RightEyebrow1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RightEyebrow1__BYP, CYREG_PRT2_BYP
.set RightEyebrow1__CTL, CYREG_PRT2_CTL
.set RightEyebrow1__DM0, CYREG_PRT2_DM0
.set RightEyebrow1__DM1, CYREG_PRT2_DM1
.set RightEyebrow1__DM2, CYREG_PRT2_DM2
.set RightEyebrow1__DR, CYREG_PRT2_DR
.set RightEyebrow1__INP_DIS, CYREG_PRT2_INP_DIS
.set RightEyebrow1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RightEyebrow1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RightEyebrow1__LCD_EN, CYREG_PRT2_LCD_EN
.set RightEyebrow1__MASK, 0x10
.set RightEyebrow1__PORT, 2
.set RightEyebrow1__PRT, CYREG_PRT2_PRT
.set RightEyebrow1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RightEyebrow1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RightEyebrow1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RightEyebrow1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RightEyebrow1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RightEyebrow1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RightEyebrow1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RightEyebrow1__PS, CYREG_PRT2_PS
.set RightEyebrow1__SHIFT, 4
.set RightEyebrow1__SLW, CYREG_PRT2_SLW

/* RightEyebrow2 */
.set RightEyebrow2__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set RightEyebrow2__0__MASK, 0x20
.set RightEyebrow2__0__PC, CYREG_PRT2_PC5
.set RightEyebrow2__0__PORT, 2
.set RightEyebrow2__0__SHIFT, 5
.set RightEyebrow2__AG, CYREG_PRT2_AG
.set RightEyebrow2__AMUX, CYREG_PRT2_AMUX
.set RightEyebrow2__BIE, CYREG_PRT2_BIE
.set RightEyebrow2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RightEyebrow2__BYP, CYREG_PRT2_BYP
.set RightEyebrow2__CTL, CYREG_PRT2_CTL
.set RightEyebrow2__DM0, CYREG_PRT2_DM0
.set RightEyebrow2__DM1, CYREG_PRT2_DM1
.set RightEyebrow2__DM2, CYREG_PRT2_DM2
.set RightEyebrow2__DR, CYREG_PRT2_DR
.set RightEyebrow2__INP_DIS, CYREG_PRT2_INP_DIS
.set RightEyebrow2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RightEyebrow2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RightEyebrow2__LCD_EN, CYREG_PRT2_LCD_EN
.set RightEyebrow2__MASK, 0x20
.set RightEyebrow2__PORT, 2
.set RightEyebrow2__PRT, CYREG_PRT2_PRT
.set RightEyebrow2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RightEyebrow2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RightEyebrow2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RightEyebrow2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RightEyebrow2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RightEyebrow2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RightEyebrow2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RightEyebrow2__PS, CYREG_PRT2_PS
.set RightEyebrow2__SHIFT, 5
.set RightEyebrow2__SLW, CYREG_PRT2_SLW

/* Timer_TimerHW */
.set Timer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_TimerHW__PM_ACT_MSK, 0x01
.set Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_TimerHW__PM_STBY_MSK, 0x01
.set Timer_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_TimerHW__SR0, CYREG_TMR0_SR0

/* LeftEyeballTop */
.set LeftEyeballTop__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set LeftEyeballTop__0__MASK, 0x80
.set LeftEyeballTop__0__PC, CYREG_PRT12_PC7
.set LeftEyeballTop__0__PORT, 12
.set LeftEyeballTop__0__SHIFT, 7
.set LeftEyeballTop__AG, CYREG_PRT12_AG
.set LeftEyeballTop__BIE, CYREG_PRT12_BIE
.set LeftEyeballTop__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LeftEyeballTop__BYP, CYREG_PRT12_BYP
.set LeftEyeballTop__DM0, CYREG_PRT12_DM0
.set LeftEyeballTop__DM1, CYREG_PRT12_DM1
.set LeftEyeballTop__DM2, CYREG_PRT12_DM2
.set LeftEyeballTop__DR, CYREG_PRT12_DR
.set LeftEyeballTop__INP_DIS, CYREG_PRT12_INP_DIS
.set LeftEyeballTop__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LeftEyeballTop__MASK, 0x80
.set LeftEyeballTop__PORT, 12
.set LeftEyeballTop__PRT, CYREG_PRT12_PRT
.set LeftEyeballTop__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LeftEyeballTop__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LeftEyeballTop__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LeftEyeballTop__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LeftEyeballTop__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LeftEyeballTop__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LeftEyeballTop__PS, CYREG_PRT12_PS
.set LeftEyeballTop__SHIFT, 7
.set LeftEyeballTop__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LeftEyeballTop__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LeftEyeballTop__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LeftEyeballTop__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LeftEyeballTop__SLW, CYREG_PRT12_SLW

/* RightEyeballTop */
.set RightEyeballTop__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set RightEyeballTop__0__MASK, 0x40
.set RightEyeballTop__0__PC, CYREG_PRT2_PC6
.set RightEyeballTop__0__PORT, 2
.set RightEyeballTop__0__SHIFT, 6
.set RightEyeballTop__AG, CYREG_PRT2_AG
.set RightEyeballTop__AMUX, CYREG_PRT2_AMUX
.set RightEyeballTop__BIE, CYREG_PRT2_BIE
.set RightEyeballTop__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RightEyeballTop__BYP, CYREG_PRT2_BYP
.set RightEyeballTop__CTL, CYREG_PRT2_CTL
.set RightEyeballTop__DM0, CYREG_PRT2_DM0
.set RightEyeballTop__DM1, CYREG_PRT2_DM1
.set RightEyeballTop__DM2, CYREG_PRT2_DM2
.set RightEyeballTop__DR, CYREG_PRT2_DR
.set RightEyeballTop__INP_DIS, CYREG_PRT2_INP_DIS
.set RightEyeballTop__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RightEyeballTop__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RightEyeballTop__LCD_EN, CYREG_PRT2_LCD_EN
.set RightEyeballTop__MASK, 0x40
.set RightEyeballTop__PORT, 2
.set RightEyeballTop__PRT, CYREG_PRT2_PRT
.set RightEyeballTop__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RightEyeballTop__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RightEyeballTop__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RightEyeballTop__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RightEyeballTop__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RightEyeballTop__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RightEyeballTop__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RightEyeballTop__PS, CYREG_PRT2_PS
.set RightEyeballTop__SHIFT, 6
.set RightEyeballTop__SLW, CYREG_PRT2_SLW

/* LeftEyeballBottom */
.set LeftEyeballBottom__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set LeftEyeballBottom__0__MASK, 0x40
.set LeftEyeballBottom__0__PC, CYREG_PRT12_PC6
.set LeftEyeballBottom__0__PORT, 12
.set LeftEyeballBottom__0__SHIFT, 6
.set LeftEyeballBottom__AG, CYREG_PRT12_AG
.set LeftEyeballBottom__BIE, CYREG_PRT12_BIE
.set LeftEyeballBottom__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LeftEyeballBottom__BYP, CYREG_PRT12_BYP
.set LeftEyeballBottom__DM0, CYREG_PRT12_DM0
.set LeftEyeballBottom__DM1, CYREG_PRT12_DM1
.set LeftEyeballBottom__DM2, CYREG_PRT12_DM2
.set LeftEyeballBottom__DR, CYREG_PRT12_DR
.set LeftEyeballBottom__INP_DIS, CYREG_PRT12_INP_DIS
.set LeftEyeballBottom__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LeftEyeballBottom__MASK, 0x40
.set LeftEyeballBottom__PORT, 12
.set LeftEyeballBottom__PRT, CYREG_PRT12_PRT
.set LeftEyeballBottom__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LeftEyeballBottom__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LeftEyeballBottom__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LeftEyeballBottom__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LeftEyeballBottom__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LeftEyeballBottom__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LeftEyeballBottom__PS, CYREG_PRT12_PS
.set LeftEyeballBottom__SHIFT, 6
.set LeftEyeballBottom__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LeftEyeballBottom__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LeftEyeballBottom__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LeftEyeballBottom__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LeftEyeballBottom__SLW, CYREG_PRT12_SLW

/* RightEyeballBottom */
.set RightEyeballBottom__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set RightEyeballBottom__0__MASK, 0x80
.set RightEyeballBottom__0__PC, CYREG_PRT2_PC7
.set RightEyeballBottom__0__PORT, 2
.set RightEyeballBottom__0__SHIFT, 7
.set RightEyeballBottom__AG, CYREG_PRT2_AG
.set RightEyeballBottom__AMUX, CYREG_PRT2_AMUX
.set RightEyeballBottom__BIE, CYREG_PRT2_BIE
.set RightEyeballBottom__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RightEyeballBottom__BYP, CYREG_PRT2_BYP
.set RightEyeballBottom__CTL, CYREG_PRT2_CTL
.set RightEyeballBottom__DM0, CYREG_PRT2_DM0
.set RightEyeballBottom__DM1, CYREG_PRT2_DM1
.set RightEyeballBottom__DM2, CYREG_PRT2_DM2
.set RightEyeballBottom__DR, CYREG_PRT2_DR
.set RightEyeballBottom__INP_DIS, CYREG_PRT2_INP_DIS
.set RightEyeballBottom__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RightEyeballBottom__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RightEyeballBottom__LCD_EN, CYREG_PRT2_LCD_EN
.set RightEyeballBottom__MASK, 0x80
.set RightEyeballBottom__PORT, 2
.set RightEyeballBottom__PRT, CYREG_PRT2_PRT
.set RightEyeballBottom__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RightEyeballBottom__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RightEyeballBottom__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RightEyeballBottom__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RightEyeballBottom__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RightEyeballBottom__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RightEyeballBottom__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RightEyeballBottom__PS, CYREG_PRT2_PS
.set RightEyeballBottom__SHIFT, 7
.set RightEyeballBottom__SLW, CYREG_PRT2_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
