{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641550366409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641550366416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 15:42:46 2022 " "Processing started: Fri Jan 07 15:42:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641550366416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641550366416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_top -c router_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641550366416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641550367091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641550367091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_top.v 1 1 " "Found 1 design units, including 1 entities, in source file router_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_top " "Found entity 1: router_top" {  } { { "router_top.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641550375700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641550375700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file router_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_sync " "Found entity 1: router_sync" {  } { { "router_sync.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641550375713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641550375713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file router_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_reg " "Found entity 1: router_reg" {  } { { "router_reg.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641550375725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641550375725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file router_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fsm " "Found entity 1: router_fsm" {  } { { "router_fsm.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641550375738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641550375738 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router_fifo.V(85) " "Verilog HDL warning at router_fifo.V(85): extended using \"x\" or \"z\"" {  } { { "router_fifo.V" "" { Text "C:/Users/User/Desktop/router/RTL/router_fifo.V" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1641550375751 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router_fifo.V(92) " "Verilog HDL warning at router_fifo.V(92): extended using \"x\" or \"z\"" {  } { { "router_fifo.V" "" { Text "C:/Users/User/Desktop/router/RTL/router_fifo.V" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1641550375751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file router_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fifo " "Found entity 1: router_fifo" {  } { { "router_fifo.V" "" { Text "C:/Users/User/Desktop/router/RTL/router_fifo.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641550375752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641550375752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_full router_top.v(28) " "Verilog HDL Implicit Net warning at router_top.v(28): created implicit net for \"fifo_full\"" {  } { { "router_top.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_top.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641550375752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "detect_add router_top.v(28) " "Verilog HDL Implicit Net warning at router_top.v(28): created implicit net for \"detect_add\"" {  } { { "router_top.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_top.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641550375752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_state router_top.v(29) " "Verilog HDL Implicit Net warning at router_top.v(29): created implicit net for \"ld_state\"" {  } { { "router_top.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_top.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641550375752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "laf_state router_top.v(29) " "Verilog HDL Implicit Net warning at router_top.v(29): created implicit net for \"laf_state\"" {  } { { "router_top.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_top.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641550375752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_state router_top.v(29) " "Verilog HDL Implicit Net warning at router_top.v(29): created implicit net for \"full_state\"" {  } { { "router_top.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_top.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641550375752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_int_reg router_top.v(30) " "Verilog HDL Implicit Net warning at router_top.v(30): created implicit net for \"rst_int_reg\"" {  } { { "router_top.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_top.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641550375752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "parity_done router_top.v(30) " "Verilog HDL Implicit Net warning at router_top.v(30): created implicit net for \"parity_done\"" {  } { { "router_top.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_top.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641550375752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "low_packet_valid router_top.v(30) " "Verilog HDL Implicit Net warning at router_top.v(30): created implicit net for \"low_packet_valid\"" {  } { { "router_top.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_top.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641550375753 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_enb_reg router_top.v(37) " "Verilog HDL Implicit Net warning at router_top.v(37): created implicit net for \"write_enb_reg\"" {  } { { "router_top.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_top.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641550375753 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_top " "Elaborating entity \"router_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641550375804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fifo router_fifo:fifo\[0\].f " "Elaborating entity \"router_fifo\" for hierarchy \"router_fifo:fifo\[0\].f\"" {  } { { "router_top.v" "fifo\[0\].f" { Text "C:/Users/User/Desktop/router/RTL/router_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641550375819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_fifo.V(38) " "Verilog HDL assignment warning at router_fifo.V(38): truncated value with size 32 to match size of target (5)" {  } { { "router_fifo.V" "" { Text "C:/Users/User/Desktop/router/RTL/router_fifo.V" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641550375830 "|router_top|router_fifo:fifo[0].f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 router_fifo.V(41) " "Verilog HDL assignment warning at router_fifo.V(41): truncated value with size 32 to match size of target (5)" {  } { { "router_fifo.V" "" { Text "C:/Users/User/Desktop/router/RTL/router_fifo.V" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641550375830 "|router_top|router_fifo:fifo[0].f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 router_fifo.V(90) " "Verilog HDL assignment warning at router_fifo.V(90): truncated value with size 9 to match size of target (8)" {  } { { "router_fifo.V" "" { Text "C:/Users/User/Desktop/router/RTL/router_fifo.V" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641550375830 "|router_top|router_fifo:fifo[0].f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 router_fifo.V(118) " "Verilog HDL assignment warning at router_fifo.V(118): truncated value with size 5 to match size of target (4)" {  } { { "router_fifo.V" "" { Text "C:/Users/User/Desktop/router/RTL/router_fifo.V" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641550375830 "|router_top|router_fifo:fifo[0].f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 router_fifo.V(119) " "Verilog HDL assignment warning at router_fifo.V(119): truncated value with size 5 to match size of target (4)" {  } { { "router_fifo.V" "" { Text "C:/Users/User/Desktop/router/RTL/router_fifo.V" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641550375830 "|router_top|router_fifo:fifo[0].f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_reg router_reg:r1 " "Elaborating entity \"router_reg\" for hierarchy \"router_reg:r1\"" {  } { { "router_top.v" "r1" { Text "C:/Users/User/Desktop/router/RTL/router_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641550375834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_fsm router_fsm:fsm " "Elaborating entity \"router_fsm\" for hierarchy \"router_fsm:fsm\"" {  } { { "router_top.v" "fsm" { Text "C:/Users/User/Desktop/router/RTL/router_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641550375847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_fsm.v(133) " "Verilog HDL assignment warning at router_fsm.v(133): truncated value with size 32 to match size of target (1)" {  } { { "router_fsm.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_fsm.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641550375860 "|router_top|router_fsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_fsm.v(134) " "Verilog HDL assignment warning at router_fsm.v(134): truncated value with size 32 to match size of target (1)" {  } { { "router_fsm.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_fsm.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641550375860 "|router_top|router_fsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_fsm.v(135) " "Verilog HDL assignment warning at router_fsm.v(135): truncated value with size 32 to match size of target (1)" {  } { { "router_fsm.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_fsm.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641550375860 "|router_top|router_fsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_fsm.v(136) " "Verilog HDL assignment warning at router_fsm.v(136): truncated value with size 32 to match size of target (1)" {  } { { "router_fsm.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_fsm.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641550375860 "|router_top|router_fsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_fsm.v(137) " "Verilog HDL assignment warning at router_fsm.v(137): truncated value with size 32 to match size of target (1)" {  } { { "router_fsm.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_fsm.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641550375860 "|router_top|router_fsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_fsm.v(138) " "Verilog HDL assignment warning at router_fsm.v(138): truncated value with size 32 to match size of target (1)" {  } { { "router_fsm.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_fsm.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641550375860 "|router_top|router_fsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_fsm.v(139) " "Verilog HDL assignment warning at router_fsm.v(139): truncated value with size 32 to match size of target (1)" {  } { { "router_fsm.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_fsm.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641550375860 "|router_top|router_fsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 router_fsm.v(140) " "Verilog HDL assignment warning at router_fsm.v(140): truncated value with size 32 to match size of target (1)" {  } { { "router_fsm.v" "" { Text "C:/Users/User/Desktop/router/RTL/router_fsm.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641550375860 "|router_top|router_fsm:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router_sync router_sync:s " "Elaborating entity \"router_sync\" for hierarchy \"router_sync:s\"" {  } { { "router_top.v" "s" { Text "C:/Users/User/Desktop/router/RTL/router_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641550375862 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641550376796 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1144 " "Implemented 1144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641550376826 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641550376826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1101 " "Implemented 1101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641550376826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641550376826 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/router/RTL/output_files/router_top.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/router/RTL/output_files/router_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641550376995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641550377018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 15:42:57 2022 " "Processing ended: Fri Jan 07 15:42:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641550377018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641550377018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641550377018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641550377018 ""}
