// Seed: 4132353240
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4,
    output wire id_5,
    output wire id_6,
    input tri1 id_7,
    input tri id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    input uwire id_12
);
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  tri0  id_3
);
  module_0(
      id_0, id_0, id_3, id_2, id_2, id_0, id_0, id_1, id_2, id_2, id_1, id_1, id_1
  );
endmodule
