!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
AAEC_COD_CDEOI	arm9/aaed2000/v3_0/include/aaed2000.h	161;"	d
AAEC_CSC_BLEOI	arm9/aaed2000/v3_0/include/aaed2000.h	69;"	d
AAEC_CSC_CLKSET	arm9/aaed2000/v3_0/include/aaed2000.h	72;"	d
AAEC_CSC_CLKSET_HCLKDIV	arm9/aaed2000/v3_0/include/aaed2000.h	81;"	d
AAEC_CSC_CLKSET_INIT	arm9/aaed2000/v3_0/include/aaed2000.h	86;"	d
AAEC_CSC_CLKSET_MAINDIV1	arm9/aaed2000/v3_0/include/aaed2000.h	79;"	d
AAEC_CSC_CLKSET_MAINDIV2	arm9/aaed2000/v3_0/include/aaed2000.h	78;"	d
AAEC_CSC_CLKSET_PCLKDIV	arm9/aaed2000/v3_0/include/aaed2000.h	77;"	d
AAEC_CSC_CLKSET_PLL	arm9/aaed2000/v3_0/include/aaed2000.h	74;"	d
AAEC_CSC_CLKSET_PREDIV	arm9/aaed2000/v3_0/include/aaed2000.h	80;"	d
AAEC_CSC_CLKSET_PS	arm9/aaed2000/v3_0/include/aaed2000.h	76;"	d
AAEC_CSC_CLKSET_SMCROM	arm9/aaed2000/v3_0/include/aaed2000.h	75;"	d
AAEC_CSC_MCEOI	arm9/aaed2000/v3_0/include/aaed2000.h	70;"	d
AAEC_CSC_TEOI	arm9/aaed2000/v3_0/include/aaed2000.h	71;"	d
AAEC_GPIO_FEOI	arm9/aaed2000/v3_0/include/aaed2000.h	253;"	d
AAEC_GPIO_INTEN	arm9/aaed2000/v3_0/include/aaed2000.h	254;"	d
AAEC_GPIO_INT_STATUS	arm9/aaed2000/v3_0/include/aaed2000.h	255;"	d
AAEC_GPIO_INT_TYPE1	arm9/aaed2000/v3_0/include/aaed2000.h	251;"	d
AAEC_GPIO_INT_TYPE2	arm9/aaed2000/v3_0/include/aaed2000.h	252;"	d
AAEC_INTS_T3OI	arm9/aaed2000/v3_0/include/aaed2000.h	104;"	d
AAEC_INT_ENC	arm9/aaed2000/v3_0/include/aaed2000.h	100;"	d
AAEC_INT_ENS	arm9/aaed2000/v3_0/include/aaed2000.h	99;"	d
AAEC_INT_RSR	arm9/aaed2000/v3_0/include/aaed2000.h	98;"	d
AAEC_INT_SR	arm9/aaed2000/v3_0/include/aaed2000.h	97;"	d
AAEC_INT_TEST1	arm9/aaed2000/v3_0/include/aaed2000.h	101;"	d
AAEC_INT_TEST2	arm9/aaed2000/v3_0/include/aaed2000.h	102;"	d
AAEC_KSCAN	arm9/aaed2000/v3_0/include/aaed2000.h	247;"	d
AAEC_LCD_CONTROL	arm9/aaed2000/v3_0/include/aaed2000.h	352;"	d
AAEC_LCD_CONTROL_ENAB	arm9/aaed2000/v3_0/include/aaed2000.h	353;"	d
AAEC_LCD_CONTROL_PWR_ENAB	arm9/aaed2000/v3_0/include/aaed2000.h	354;"	d
AAEC_LCD_INTERRUPT	arm9/aaed2000/v3_0/include/aaed2000.h	356;"	d
AAEC_LCD_LPBASE	arm9/aaed2000/v3_0/include/aaed2000.h	350;"	d
AAEC_LCD_LPCURR	arm9/aaed2000/v3_0/include/aaed2000.h	358;"	d
AAEC_LCD_LPOVERFLOW	arm9/aaed2000/v3_0/include/aaed2000.h	359;"	d
AAEC_LCD_MASK	arm9/aaed2000/v3_0/include/aaed2000.h	351;"	d
AAEC_LCD_PALETTE	arm9/aaed2000/v3_0/include/aaed2000.h	360;"	d
AAEC_LCD_STATUS	arm9/aaed2000/v3_0/include/aaed2000.h	355;"	d
AAEC_LCD_TIMING0	arm9/aaed2000/v3_0/include/aaed2000.h	345;"	d
AAEC_LCD_TIMING1	arm9/aaed2000/v3_0/include/aaed2000.h	346;"	d
AAEC_LCD_TIMING2	arm9/aaed2000/v3_0/include/aaed2000.h	347;"	d
AAEC_LCD_TIMING3	arm9/aaed2000/v3_0/include/aaed2000.h	348;"	d
AAEC_LCD_UPBASE	arm9/aaed2000/v3_0/include/aaed2000.h	349;"	d
AAEC_LCD_UPCURR	arm9/aaed2000/v3_0/include/aaed2000.h	357;"	d
AAEC_PBDDR	arm9/aaed2000/v3_0/include/aaed2000.h	245;"	d
AAEC_PCCDR	arm9/aaed2000/v3_0/include/aaed2000.h	246;"	d
AAEC_PCDR	arm9/aaed2000/v3_0/include/aaed2000.h	244;"	d
AAEC_PFDDR	arm9/aaed2000/v3_0/include/aaed2000.h	250;"	d
AAEC_PFDR	arm9/aaed2000/v3_0/include/aaed2000.h	249;"	d
AAEC_PINMUX	arm9/aaed2000/v3_0/include/aaed2000.h	248;"	d
AAEC_PINMUX_CODECON	arm9/aaed2000/v3_0/include/aaed2000.h	257;"	d
AAEC_PINMUX_PD0CON	arm9/aaed2000/v3_0/include/aaed2000.h	258;"	d
AAEC_PINMUX_PE0CON	arm9/aaed2000/v3_0/include/aaed2000.h	259;"	d
AAEC_PINMUX_UART3CON	arm9/aaed2000/v3_0/include/aaed2000.h	256;"	d
AAEC_PUMP_CONTROL	arm9/aaed2000/v3_0/include/aaed2000.h	156;"	d
AAEC_PUMP_FREQUENCY	arm9/aaed2000/v3_0/include/aaed2000.h	157;"	d
AAEC_RTC_RTCEOI	arm9/aaed2000/v3_0/include/aaed2000.h	240;"	d
AAEC_SMCBCR0	arm9/aaed2000/v3_0/include/aaed2000.h	264;"	d
AAEC_SMCBCR1	arm9/aaed2000/v3_0/include/aaed2000.h	265;"	d
AAEC_SMCBCR2	arm9/aaed2000/v3_0/include/aaed2000.h	266;"	d
AAEC_SMCBCR3	arm9/aaed2000/v3_0/include/aaed2000.h	267;"	d
AAEC_SMCBCR_IDCY	arm9/aaed2000/v3_0/include/aaed2000.h	276;"	d
AAEC_SMCBCR_MW16	arm9/aaed2000/v3_0/include/aaed2000.h	270;"	d
AAEC_SMCBCR_MW32	arm9/aaed2000/v3_0/include/aaed2000.h	271;"	d
AAEC_SMCBCR_MW8	arm9/aaed2000/v3_0/include/aaed2000.h	269;"	d
AAEC_SMCBCR_PME	arm9/aaed2000/v3_0/include/aaed2000.h	272;"	d
AAEC_SMCBCR_WP	arm9/aaed2000/v3_0/include/aaed2000.h	273;"	d
AAEC_SMCBCR_WPERR	arm9/aaed2000/v3_0/include/aaed2000.h	274;"	d
AAEC_SMCBCR_WST	arm9/aaed2000/v3_0/include/aaed2000.h	275;"	d
AAEC_SMC_BOOT_STATUS	arm9/aaed2000/v3_0/include/aaed2000.h	306;"	d
AAEC_SMC_DEV0	arm9/aaed2000/v3_0/include/aaed2000.h	307;"	d
AAEC_SMC_DEV1	arm9/aaed2000/v3_0/include/aaed2000.h	308;"	d
AAEC_SMC_DEV2	arm9/aaed2000/v3_0/include/aaed2000.h	309;"	d
AAEC_SMC_DEV3	arm9/aaed2000/v3_0/include/aaed2000.h	310;"	d
AAEC_SMC_DEV_2KPAGE	arm9/aaed2000/v3_0/include/aaed2000.h	331;"	d
AAEC_SMC_DEV_AUTOP	arm9/aaed2000/v3_0/include/aaed2000.h	325;"	d
AAEC_SMC_DEV_BANKS_2	arm9/aaed2000/v3_0/include/aaed2000.h	334;"	d
AAEC_SMC_DEV_BANKS_4	arm9/aaed2000/v3_0/include/aaed2000.h	335;"	d
AAEC_SMC_DEV_CASLAT	arm9/aaed2000/v3_0/include/aaed2000.h	330;"	d
AAEC_SMC_DEV_INIT	arm9/aaed2000/v3_0/include/aaed2000.h	339;"	d
AAEC_SMC_DEV_RAS_2	arm9/aaed2000/v3_0/include/aaed2000.h	326;"	d
AAEC_SMC_DEV_RAS_3	arm9/aaed2000/v3_0/include/aaed2000.h	327;"	d
AAEC_SMC_DEV_SROM512	arm9/aaed2000/v3_0/include/aaed2000.h	333;"	d
AAEC_SMC_DEV_SROMLL	arm9/aaed2000/v3_0/include/aaed2000.h	332;"	d
AAEC_SMC_DEV_WBL_1	arm9/aaed2000/v3_0/include/aaed2000.h	329;"	d
AAEC_SMC_DEV_WBL_4	arm9/aaed2000/v3_0/include/aaed2000.h	328;"	d
AAEC_SMC_DEV_WIDTH16	arm9/aaed2000/v3_0/include/aaed2000.h	336;"	d
AAEC_SMC_DEV_WIDTH32	arm9/aaed2000/v3_0/include/aaed2000.h	337;"	d
AAEC_SMC_GLOBAL	arm9/aaed2000/v3_0/include/aaed2000.h	304;"	d
AAEC_SMC_GLOBAL_BUSY	arm9/aaed2000/v3_0/include/aaed2000.h	315;"	d
AAEC_SMC_GLOBAL_CKE	arm9/aaed2000/v3_0/include/aaed2000.h	312;"	d
AAEC_SMC_GLOBAL_CMD_ENABLE	arm9/aaed2000/v3_0/include/aaed2000.h	322;"	d
AAEC_SMC_GLOBAL_CMD_MODE	arm9/aaed2000/v3_0/include/aaed2000.h	321;"	d
AAEC_SMC_GLOBAL_CMD_NOP	arm9/aaed2000/v3_0/include/aaed2000.h	319;"	d
AAEC_SMC_GLOBAL_CMD_PREALL	arm9/aaed2000/v3_0/include/aaed2000.h	320;"	d
AAEC_SMC_GLOBAL_CS	arm9/aaed2000/v3_0/include/aaed2000.h	313;"	d
AAEC_SMC_GLOBAL_INIT	arm9/aaed2000/v3_0/include/aaed2000.h	317;"	d
AAEC_SMC_GLOBAL_LCR	arm9/aaed2000/v3_0/include/aaed2000.h	314;"	d
AAEC_SMC_GLOBAL_MRS	arm9/aaed2000/v3_0/include/aaed2000.h	316;"	d
AAEC_SMC_REFRESH_TIME	arm9/aaed2000/v3_0/include/aaed2000.h	305;"	d
AAEC_SSP_CPSR	arm9/aaed2000/v3_0/include/aaed2000.h	195;"	d
AAEC_SSP_CR0	arm9/aaed2000/v3_0/include/aaed2000.h	165;"	d
AAEC_SSP_CR0_FRF	arm9/aaed2000/v3_0/include/aaed2000.h	172;"	d
AAEC_SSP_CR0_FRF_MASK	arm9/aaed2000/v3_0/include/aaed2000.h	173;"	d
AAEC_SSP_CR0_FRF_MOT	arm9/aaed2000/v3_0/include/aaed2000.h	174;"	d
AAEC_SSP_CR0_FRF_NAT	arm9/aaed2000/v3_0/include/aaed2000.h	176;"	d
AAEC_SSP_CR0_FRF_TI	arm9/aaed2000/v3_0/include/aaed2000.h	175;"	d
AAEC_SSP_CR0_SCR	arm9/aaed2000/v3_0/include/aaed2000.h	166;"	d
AAEC_SSP_CR0_SCR_MASK	arm9/aaed2000/v3_0/include/aaed2000.h	167;"	d
AAEC_SSP_CR0_SIZE	arm9/aaed2000/v3_0/include/aaed2000.h	177;"	d
AAEC_SSP_CR0_SIZE_MASK	arm9/aaed2000/v3_0/include/aaed2000.h	178;"	d
AAEC_SSP_CR0_SSE	arm9/aaed2000/v3_0/include/aaed2000.h	168;"	d
AAEC_SSP_CR0_SSE_MASK	arm9/aaed2000/v3_0/include/aaed2000.h	169;"	d
AAEC_SSP_CR0_SSE_OFF	arm9/aaed2000/v3_0/include/aaed2000.h	171;"	d
AAEC_SSP_CR0_SSE_ON	arm9/aaed2000/v3_0/include/aaed2000.h	170;"	d
AAEC_SSP_CR1	arm9/aaed2000/v3_0/include/aaed2000.h	179;"	d
AAEC_SSP_CR1_FEN	arm9/aaed2000/v3_0/include/aaed2000.h	181;"	d
AAEC_SSP_CR1_LBM	arm9/aaed2000/v3_0/include/aaed2000.h	185;"	d
AAEC_SSP_CR1_RIE	arm9/aaed2000/v3_0/include/aaed2000.h	187;"	d
AAEC_SSP_CR1_RORIE	arm9/aaed2000/v3_0/include/aaed2000.h	182;"	d
AAEC_SSP_CR1_SPH	arm9/aaed2000/v3_0/include/aaed2000.h	183;"	d
AAEC_SSP_CR1_SPO	arm9/aaed2000/v3_0/include/aaed2000.h	184;"	d
AAEC_SSP_CR1_TIE	arm9/aaed2000/v3_0/include/aaed2000.h	186;"	d
AAEC_SSP_CR1_TXIDLE	arm9/aaed2000/v3_0/include/aaed2000.h	180;"	d
AAEC_SSP_DR	arm9/aaed2000/v3_0/include/aaed2000.h	194;"	d
AAEC_SSP_ICR	arm9/aaed2000/v3_0/include/aaed2000.h	193;"	d
AAEC_SSP_IIR	arm9/aaed2000/v3_0/include/aaed2000.h	188;"	d
AAEC_SSP_IIR_RI	arm9/aaed2000/v3_0/include/aaed2000.h	192;"	d
AAEC_SSP_IIR_ROR	arm9/aaed2000/v3_0/include/aaed2000.h	190;"	d
AAEC_SSP_IIR_TI	arm9/aaed2000/v3_0/include/aaed2000.h	191;"	d
AAEC_SSP_IIR_TXIDLE	arm9/aaed2000/v3_0/include/aaed2000.h	189;"	d
AAEC_SSP_SR	arm9/aaed2000/v3_0/include/aaed2000.h	196;"	d
AAEC_SSP_SR_BSY	arm9/aaed2000/v3_0/include/aaed2000.h	202;"	d
AAEC_SSP_SR_RFF	arm9/aaed2000/v3_0/include/aaed2000.h	197;"	d
AAEC_SSP_SR_RHF	arm9/aaed2000/v3_0/include/aaed2000.h	200;"	d
AAEC_SSP_SR_RNE	arm9/aaed2000/v3_0/include/aaed2000.h	203;"	d
AAEC_SSP_SR_ROR	arm9/aaed2000/v3_0/include/aaed2000.h	199;"	d
AAEC_SSP_SR_TFE	arm9/aaed2000/v3_0/include/aaed2000.h	198;"	d
AAEC_SSP_SR_THE	arm9/aaed2000/v3_0/include/aaed2000.h	201;"	d
AAEC_SSP_SR_TNF	arm9/aaed2000/v3_0/include/aaed2000.h	204;"	d
AAEC_TMR_BZCONT	arm9/aaed2000/v3_0/include/aaed2000.h	217;"	d
AAEC_TMR_T1CONTROL	arm9/aaed2000/v3_0/include/aaed2000.h	211;"	d
AAEC_TMR_T1EOI	arm9/aaed2000/v3_0/include/aaed2000.h	212;"	d
AAEC_TMR_T1LOAD	arm9/aaed2000/v3_0/include/aaed2000.h	209;"	d
AAEC_TMR_T1VALUE	arm9/aaed2000/v3_0/include/aaed2000.h	210;"	d
AAEC_TMR_T1_BASE	arm9/aaed2000/v3_0/include/aaed2000.h	208;"	d
AAEC_TMR_T2CONTROL	arm9/aaed2000/v3_0/include/aaed2000.h	215;"	d
AAEC_TMR_T2EOI	arm9/aaed2000/v3_0/include/aaed2000.h	216;"	d
AAEC_TMR_T2LOAD	arm9/aaed2000/v3_0/include/aaed2000.h	213;"	d
AAEC_TMR_T2VALUE	arm9/aaed2000/v3_0/include/aaed2000.h	214;"	d
AAEC_TMR_T3CONTROL	arm9/aaed2000/v3_0/include/aaed2000.h	220;"	d
AAEC_TMR_T3EOI	arm9/aaed2000/v3_0/include/aaed2000.h	221;"	d
AAEC_TMR_T3LOAD	arm9/aaed2000/v3_0/include/aaed2000.h	218;"	d
AAEC_TMR_T3VALUE	arm9/aaed2000/v3_0/include/aaed2000.h	219;"	d
AAEC_TMR_TxCONTROL_2KHZ	arm9/aaed2000/v3_0/include/aaed2000.h	234;"	d
AAEC_TMR_TxCONTROL_508KHZ	arm9/aaed2000/v3_0/include/aaed2000.h	233;"	d
AAEC_TMR_TxCONTROL_508KHZ_uS	arm9/aaed2000/v3_0/include/aaed2000.h	236;"	d
AAEC_TMR_TxCONTROL_CLKSEL	arm9/aaed2000/v3_0/include/aaed2000.h	232;"	d
AAEC_TMR_TxCONTROL_ENABLE	arm9/aaed2000/v3_0/include/aaed2000.h	228;"	d
AAEC_TMR_TxCONTROL_MODE	arm9/aaed2000/v3_0/include/aaed2000.h	229;"	d
AAEC_TMR_TxCONTROL_MODE_FREE	arm9/aaed2000/v3_0/include/aaed2000.h	230;"	d
AAEC_TMR_TxCONTROL_MODE_PERIODIC	arm9/aaed2000/v3_0/include/aaed2000.h	231;"	d
AAEC_TMR_TxCONTROL_OFFSET	arm9/aaed2000/v3_0/include/aaed2000.h	225;"	d
AAEC_TMR_TxEOI_OFFSET	arm9/aaed2000/v3_0/include/aaed2000.h	226;"	d
AAEC_TMR_TxLOAD_OFFSET	arm9/aaed2000/v3_0/include/aaed2000.h	223;"	d
AAEC_TMR_TxVALUE_OFFSET	arm9/aaed2000/v3_0/include/aaed2000.h	224;"	d
AAEC_UART1	arm9/aaed2000/v3_0/include/aaed2000.h	108;"	d
AAEC_UART2	arm9/aaed2000/v3_0/include/aaed2000.h	109;"	d
AAEC_UART2_UMS2EOI	arm9/aaed2000/v3_0/include/aaed2000.h	112;"	d
AAEC_UART2_UMS3EOI	arm9/aaed2000/v3_0/include/aaed2000.h	113;"	d
AAEC_UART3	arm9/aaed2000/v3_0/include/aaed2000.h	110;"	d
AAEC_UART_BAUD	arm9/aaed2000/v3_0/include/aaed2000.h	126;"	d
AAEC_UART_CTRL	arm9/aaed2000/v3_0/include/aaed2000.h	127;"	d
AAEC_UART_CTRL_ENAB	arm9/aaed2000/v3_0/include/aaed2000.h	128;"	d
AAEC_UART_CTRL_LOOP	arm9/aaed2000/v3_0/include/aaed2000.h	134;"	d
AAEC_UART_CTRL_MXP	arm9/aaed2000/v3_0/include/aaed2000.h	133;"	d
AAEC_UART_CTRL_RXP	arm9/aaed2000/v3_0/include/aaed2000.h	131;"	d
AAEC_UART_CTRL_SIR	arm9/aaed2000/v3_0/include/aaed2000.h	129;"	d
AAEC_UART_CTRL_SIRBD	arm9/aaed2000/v3_0/include/aaed2000.h	135;"	d
AAEC_UART_CTRL_SIRLP	arm9/aaed2000/v3_0/include/aaed2000.h	130;"	d
AAEC_UART_CTRL_TXP	arm9/aaed2000/v3_0/include/aaed2000.h	132;"	d
AAEC_UART_DATA	arm9/aaed2000/v3_0/include/aaed2000.h	115;"	d
AAEC_UART_INT	arm9/aaed2000/v3_0/include/aaed2000.h	145;"	d
AAEC_UART_INTM	arm9/aaed2000/v3_0/include/aaed2000.h	146;"	d
AAEC_UART_INTRES	arm9/aaed2000/v3_0/include/aaed2000.h	147;"	d
AAEC_UART_INT_MIS	arm9/aaed2000/v3_0/include/aaed2000.h	150;"	d
AAEC_UART_INT_RIS	arm9/aaed2000/v3_0/include/aaed2000.h	148;"	d
AAEC_UART_INT_RTIS	arm9/aaed2000/v3_0/include/aaed2000.h	151;"	d
AAEC_UART_INT_TIS	arm9/aaed2000/v3_0/include/aaed2000.h	149;"	d
AAEC_UART_LCR	arm9/aaed2000/v3_0/include/aaed2000.h	116;"	d
AAEC_UART_LCR_BRK	arm9/aaed2000/v3_0/include/aaed2000.h	117;"	d
AAEC_UART_LCR_EP	arm9/aaed2000/v3_0/include/aaed2000.h	119;"	d
AAEC_UART_LCR_FIFO	arm9/aaed2000/v3_0/include/aaed2000.h	121;"	d
AAEC_UART_LCR_PEN	arm9/aaed2000/v3_0/include/aaed2000.h	118;"	d
AAEC_UART_LCR_S2	arm9/aaed2000/v3_0/include/aaed2000.h	120;"	d
AAEC_UART_LCR_WL5	arm9/aaed2000/v3_0/include/aaed2000.h	122;"	d
AAEC_UART_LCR_WL6	arm9/aaed2000/v3_0/include/aaed2000.h	123;"	d
AAEC_UART_LCR_WL7	arm9/aaed2000/v3_0/include/aaed2000.h	124;"	d
AAEC_UART_LCR_WL8	arm9/aaed2000/v3_0/include/aaed2000.h	125;"	d
AAEC_UART_STATUS	arm9/aaed2000/v3_0/include/aaed2000.h	136;"	d
AAEC_UART_STATUS_CTS	arm9/aaed2000/v3_0/include/aaed2000.h	137;"	d
AAEC_UART_STATUS_DCD	arm9/aaed2000/v3_0/include/aaed2000.h	139;"	d
AAEC_UART_STATUS_DSR	arm9/aaed2000/v3_0/include/aaed2000.h	138;"	d
AAEC_UART_STATUS_RxFE	arm9/aaed2000/v3_0/include/aaed2000.h	141;"	d
AAEC_UART_STATUS_RxFF	arm9/aaed2000/v3_0/include/aaed2000.h	143;"	d
AAEC_UART_STATUS_TxBSY	arm9/aaed2000/v3_0/include/aaed2000.h	140;"	d
AAEC_UART_STATUS_TxFE	arm9/aaed2000/v3_0/include/aaed2000.h	144;"	d
AAEC_UART_STATUS_TxFF	arm9/aaed2000/v3_0/include/aaed2000.h	142;"	d
AAED2000_FLASH_MASK	arm9/aaed2000/v3_0/include/aaed2000.h	65;"	d
AAED2000_FLASH_PHYS_BASE	arm9/aaed2000/v3_0/include/aaed2000.h	62;"	d
AAED2000_FLASH_SIZE	arm9/aaed2000/v3_0/include/aaed2000.h	64;"	d
AAED2000_FLASH_VIRT_BASE	arm9/aaed2000/v3_0/include/aaed2000.h	63;"	d
AAED2000_INTMAP	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^} AAED2000_INTMAP[] = {$/;"	v	typeref:struct:__anon61
AAED2000_KBD_COLS	arm9/aaed2000/v3_0/src/kbd_drvr.c	250;"	d	file:
AAED2000_KBD_ROWS	arm9/aaed2000/v3_0/src/kbd_drvr.c	251;"	d	file:
AAED2000_SDRAM_MASK	arm9/aaed2000/v3_0/include/aaed2000.h	60;"	d
AAED2000_SDRAM_PHYS_BASE	arm9/aaed2000/v3_0/include/aaed2000.h	57;"	d
AAED2000_SDRAM_SIZE	arm9/aaed2000/v3_0/include/aaed2000.h	59;"	d
AAED2000_SDRAM_VIRT_BASE	arm9/aaed2000/v3_0/include/aaed2000.h	58;"	d
AAED_EXT_GPIO	arm9/aaed2000/v3_0/include/aaed2000.h	364;"	d
AAED_EXT_GPIO_KBD_SCAN	arm9/aaed2000/v3_0/include/aaed2000.h	365;"	d
AAED_EXT_GPIO_LCD_PWR_EN	arm9/aaed2000/v3_0/include/aaed2000.h	370;"	d
AAED_EXT_GPIO_LED0	arm9/aaed2000/v3_0/include/aaed2000.h	371;"	d
AAED_EXT_GPIO_LED1	arm9/aaed2000/v3_0/include/aaed2000.h	372;"	d
AAED_EXT_GPIO_LED2	arm9/aaed2000/v3_0/include/aaed2000.h	373;"	d
AAED_EXT_GPIO_PWR_INT	arm9/aaed2000/v3_0/include/aaed2000.h	366;"	d
AAED_EXT_GPIO_SWITCHES	arm9/aaed2000/v3_0/include/aaed2000.h	367;"	d
AAED_EXT_GPIO_SWITCHES_SHIFT	arm9/aaed2000/v3_0/include/aaed2000.h	368;"	d
AAED_EXT_GPIO_USB_VBUS	arm9/aaed2000/v3_0/include/aaed2000.h	369;"	d
AAU_ABCR	xscale/verde/v3_0/include/hal_verde.h	133;"	d
AAU_ACR	xscale/verde/v3_0/include/hal_verde.h	124;"	d
AAU_ADAR	xscale/verde/v3_0/include/hal_verde.h	126;"	d
AAU_ADCR	xscale/verde/v3_0/include/hal_verde.h	134;"	d
AAU_ANDAR	xscale/verde/v3_0/include/hal_verde.h	127;"	d
AAU_ASR	xscale/verde/v3_0/include/hal_verde.h	125;"	d
AAU_DAR	xscale/verde/v3_0/include/hal_verde.h	132;"	d
AAU_EDCR0	xscale/verde/v3_0/include/hal_verde.h	139;"	d
AAU_EDCR1	xscale/verde/v3_0/include/hal_verde.h	148;"	d
AAU_EDCR2	xscale/verde/v3_0/include/hal_verde.h	157;"	d
AAU_ERROR	xscale/iq80310/v3_0/src/diag/iq80310.h	270;"	d
AAU_RES0	xscale/verde/v3_0/include/hal_verde.h	166;"	d
AAU_RES1	xscale/verde/v3_0/include/hal_verde.h	167;"	d
AAU_RES2	xscale/verde/v3_0/include/hal_verde.h	168;"	d
AAU_SAR1	xscale/verde/v3_0/include/hal_verde.h	128;"	d
AAU_SAR10	xscale/verde/v3_0/include/hal_verde.h	141;"	d
AAU_SAR11	xscale/verde/v3_0/include/hal_verde.h	142;"	d
AAU_SAR12	xscale/verde/v3_0/include/hal_verde.h	143;"	d
AAU_SAR13	xscale/verde/v3_0/include/hal_verde.h	144;"	d
AAU_SAR14	xscale/verde/v3_0/include/hal_verde.h	145;"	d
AAU_SAR15	xscale/verde/v3_0/include/hal_verde.h	146;"	d
AAU_SAR16	xscale/verde/v3_0/include/hal_verde.h	147;"	d
AAU_SAR17	xscale/verde/v3_0/include/hal_verde.h	149;"	d
AAU_SAR18	xscale/verde/v3_0/include/hal_verde.h	150;"	d
AAU_SAR19	xscale/verde/v3_0/include/hal_verde.h	151;"	d
AAU_SAR2	xscale/verde/v3_0/include/hal_verde.h	129;"	d
AAU_SAR20	xscale/verde/v3_0/include/hal_verde.h	152;"	d
AAU_SAR21	xscale/verde/v3_0/include/hal_verde.h	153;"	d
AAU_SAR22	xscale/verde/v3_0/include/hal_verde.h	154;"	d
AAU_SAR23	xscale/verde/v3_0/include/hal_verde.h	155;"	d
AAU_SAR24	xscale/verde/v3_0/include/hal_verde.h	156;"	d
AAU_SAR25	xscale/verde/v3_0/include/hal_verde.h	158;"	d
AAU_SAR26	xscale/verde/v3_0/include/hal_verde.h	159;"	d
AAU_SAR27	xscale/verde/v3_0/include/hal_verde.h	160;"	d
AAU_SAR28	xscale/verde/v3_0/include/hal_verde.h	161;"	d
AAU_SAR29	xscale/verde/v3_0/include/hal_verde.h	162;"	d
AAU_SAR3	xscale/verde/v3_0/include/hal_verde.h	130;"	d
AAU_SAR30	xscale/verde/v3_0/include/hal_verde.h	163;"	d
AAU_SAR31	xscale/verde/v3_0/include/hal_verde.h	164;"	d
AAU_SAR32	xscale/verde/v3_0/include/hal_verde.h	165;"	d
AAU_SAR4	xscale/verde/v3_0/include/hal_verde.h	131;"	d
AAU_SAR5	xscale/verde/v3_0/include/hal_verde.h	135;"	d
AAU_SAR6	xscale/verde/v3_0/include/hal_verde.h	136;"	d
AAU_SAR7	xscale/verde/v3_0/include/hal_verde.h	137;"	d
AAU_SAR8	xscale/verde/v3_0/include/hal_verde.h	138;"	d
AAU_SAR9	xscale/verde/v3_0/include/hal_verde.h	140;"	d
AA_INT	xscale/iq80310/v3_0/src/diag/iq80310.h	253;"	d
AA_INT_ID	xscale/iq80310/v3_0/src/diag/iq80310.h	226;"	d
ABCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	497;"	d
ABCR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	541;"	d
ABar32	xscale/iq80321/v3_0/src/diag/memtest.c	/^ABar32(cyg_uint32 *start,		\/* Starting address of test *\/$/;"	f	file:
ACCESS_DELAY	xscale/iq80310/v3_0/src/diag/iq80310.h	117;"	d
ACR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	488;"	d
ACR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	532;"	d
ACR_ENABLE	xscale/verde/v3_0/include/hal_verde.h	170;"	d
ACR_RESUME	xscale/verde/v3_0/include/hal_verde.h	171;"	d
ADAPT_IFS	xscale/iq80310/v3_0/src/diag/ether_test.h	247;"	d
ADAR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	490;"	d
ADAR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	534;"	d
ADCCON	arm9/smdk2410/v3_0/include/s3c2410x.h	475;"	d
ADCDAT0	arm9/smdk2410/v3_0/include/s3c2410x.h	478;"	d
ADCDAT1	arm9/smdk2410/v3_0/include/s3c2410x.h	479;"	d
ADCDLY	arm9/smdk2410/v3_0/include/s3c2410x.h	477;"	d
ADCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	498;"	d
ADCR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	542;"	d
ADCR_REG	xscale/iop310/v3_0/include/hal_iop310.h	540;"	d
ADCTSC	arm9/smdk2410/v3_0/include/s3c2410x.h	476;"	d
ADC_CHAN	edb7xxx/v3_0/misc/lcd_panel_support.c	62;"	d	file:
ADC_EXT_CLOCK	edb7xxx/v3_0/misc/lcd_panel_support.c	65;"	d	file:
ADC_SINGLE	edb7xxx/v3_0/misc/lcd_panel_support.c	64;"	d	file:
ADC_START	edb7xxx/v3_0/misc/lcd_panel_support.c	61;"	d	file:
ADC_UNIPOLAR	edb7xxx/v3_0/misc/lcd_panel_support.c	63;"	d	file:
ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	/^typedef unsigned long ADDR;			$/;"	t
ADV471	xscale/picasso/v3_0/src/vga_support.c	/^    struct ADV471 {$/;"	s	struct:VGA_ctlr	file:
ADV471	xscale/uE250/v3_0/src/vga_support.c	/^    struct ADV471 {$/;"	s	struct:VGA_ctlr	file:
ADV471_PIXEL_READ_MASK	xscale/picasso/v3_0/include/plx.h	83;"	d
ADV471_PIXEL_READ_MASK	xscale/uE250/v3_0/include/plx.h	83;"	d
AEB_BAD	aeb/v3_0/include/hal_platform_setup.h	69;"	d
AEB_BAD	aeb/v3_0/include/hal_platform_setup.h	74;"	d
AEB_CACHE	aeb/v3_0/include/hal_platform_setup.h	70;"	d
AEB_CACHE	aeb/v3_0/include/hal_platform_setup.h	75;"	d
AEB_SRAM	aeb/v3_0/include/hal_platform_setup.h	68;"	d
AEB_SRAM	aeb/v3_0/include/hal_platform_setup.h	73;"	d
AIM711_COM0_DEBUG_BASE	aim711/v3_0/include/plf_io.h	420;"	d
AIM711_COM1_BASE	aim711/v3_0/include/plf_io.h	421;"	d
AIM711_COM2_BASE	aim711/v3_0/include/plf_io.h	422;"	d
AIM711_DRAM_LA_END	aim711/v3_0/include/plf_io.h	410;"	d
AIM711_DRAM_LA_START	aim711/v3_0/include/plf_io.h	409;"	d
AIM711_EEPROM_ADDR	aim711/v3_0/include/plf_io.h	429;"	d
AIM711_EEPROM_PAGESIZE	aim711/v3_0/include/plf_io.h	431;"	d
AIM711_EEPROM_SIZE	aim711/v3_0/include/plf_io.h	430;"	d
AIM711_EXT0_LA_END	aim711/v3_0/include/plf_io.h	412;"	d
AIM711_EXT0_LA_START	aim711/v3_0/include/plf_io.h	411;"	d
AIM711_EXT1_LA_END	aim711/v3_0/include/plf_io.h	414;"	d
AIM711_EXT1_LA_START	aim711/v3_0/include/plf_io.h	413;"	d
AIM711_EXT2_LA_END	aim711/v3_0/include/plf_io.h	416;"	d
AIM711_EXT2_LA_START	aim711/v3_0/include/plf_io.h	415;"	d
AIM711_EXT3_LA_END	aim711/v3_0/include/plf_io.h	418;"	d
AIM711_EXT3_LA_START	aim711/v3_0/include/plf_io.h	417;"	d
AIM711_EXTBUS_BASE	aim711/v3_0/include/plf_io.h	423;"	d
AIM711_GPIO	aim711/v3_0/include/plf_io.h	457;"	d
AIM711_GPIO_CLR	aim711/v3_0/include/plf_io.h	474;"	d
AIM711_GPIO_DIN0_DRQ0	aim711/v3_0/include/plf_io.h	447;"	d
AIM711_GPIO_DIN1_DRQ1	aim711/v3_0/include/plf_io.h	448;"	d
AIM711_GPIO_DIN2_IRQ0	aim711/v3_0/include/plf_io.h	449;"	d
AIM711_GPIO_DIN3_IRQ1	aim711/v3_0/include/plf_io.h	450;"	d
AIM711_GPIO_DOUT0_DAK0	aim711/v3_0/include/plf_io.h	451;"	d
AIM711_GPIO_DOUT1_DAK1	aim711/v3_0/include/plf_io.h	452;"	d
AIM711_GPIO_DOUT2_TO0	aim711/v3_0/include/plf_io.h	453;"	d
AIM711_GPIO_DOUT3_TO1	aim711/v3_0/include/plf_io.h	454;"	d
AIM711_GPIO_GET	aim711/v3_0/include/plf_io.h	482;"	d
AIM711_GPIO_LED0	aim711/v3_0/include/plf_io.h	440;"	d
AIM711_GPIO_LED1	aim711/v3_0/include/plf_io.h	441;"	d
AIM711_GPIO_LED2	aim711/v3_0/include/plf_io.h	442;"	d
AIM711_GPIO_POWERLED	aim711/v3_0/include/plf_io.h	444;"	d
AIM711_GPIO_RESET	aim711/v3_0/include/plf_io.h	443;"	d
AIM711_GPIO_RTCIRQ	aim711/v3_0/include/plf_io.h	446;"	d
AIM711_GPIO_SET	aim711/v3_0/include/plf_io.h	466;"	d
AIM711_GPIO_UARTIRQ	aim711/v3_0/include/plf_io.h	445;"	d
AIM711_INTERRUPT_COM1	aim711/v3_0/include/plf_io.h	434;"	d
AIM711_INTERRUPT_IRQ0	aim711/v3_0/include/plf_io.h	436;"	d
AIM711_INTERRUPT_IRQ1	aim711/v3_0/include/plf_io.h	437;"	d
AIM711_INTERRUPT_RTC	aim711/v3_0/include/plf_io.h	435;"	d
AIM711_ROM0_LA_END	aim711/v3_0/include/plf_io.h	408;"	d
AIM711_ROM0_LA_START	aim711/v3_0/include/plf_io.h	407;"	d
AIM711_RTC_ADDR	aim711/v3_0/include/plf_io.h	426;"	d
ALL	edb7xxx/v3_0/support/Makefile	/^ALL := dl_edb7xxx$/;"	m
ALL	gps4020/v3_0/support/download/Makefile	/^ALL = gps4020_download$/;"	m
ALLOW_CLOCK_SWITCHING	ebsa285/v3_0/include/hal_platform_setup.h	138;"	d
ALL_FLASH_STATUS	xscale/iq80310/v3_0/src/diag/flash.c	109;"	d	file:
ALMDAY	arm9/smdk2410/v3_0/include/s3c2410x.h	461;"	d
ALMHOUR	arm9/smdk2410/v3_0/include/s3c2410x.h	460;"	d
ALMMIN	arm9/smdk2410/v3_0/include/s3c2410x.h	459;"	d
ALMMON	arm9/smdk2410/v3_0/include/s3c2410x.h	462;"	d
ALMSEC	arm9/smdk2410/v3_0/include/s3c2410x.h	458;"	d
ALMYEAR	arm9/smdk2410/v3_0/include/s3c2410x.h	463;"	d
ALPS_LH	edb7xxx/v3_0/misc/lcd_support.c	155;"	d	file:
ALT	arm9/aaed2000/v3_0/src/kbd_drvr.c	67;"	d	file:
ALT	edb7xxx/v3_0/src/lcd_support.c	754;"	d	file:
ALT	xscale/picasso/v3_0/src/vga_support.c	811;"	d	file:
ALT	xscale/uE250/v3_0/src/vga_support.c	811;"	d	file:
AMBA_UARTCR	integrator/v3_0/include/hal_integrator.h	166;"	d
AMBA_UARTCR_IIRLP	integrator/v3_0/include/hal_integrator.h	186;"	d
AMBA_UARTCR_MSIE	integrator/v3_0/include/hal_integrator.h	185;"	d
AMBA_UARTCR_RIE	integrator/v3_0/include/hal_integrator.h	184;"	d
AMBA_UARTCR_RTIE	integrator/v3_0/include/hal_integrator.h	182;"	d
AMBA_UARTCR_SIREN	integrator/v3_0/include/hal_integrator.h	187;"	d
AMBA_UARTCR_TIE	integrator/v3_0/include/hal_integrator.h	183;"	d
AMBA_UARTCR_UARTEN	integrator/v3_0/include/hal_integrator.h	188;"	d
AMBA_UARTDR	integrator/v3_0/include/hal_integrator.h	160;"	d
AMBA_UARTECR	integrator/v3_0/include/hal_integrator.h	162;"	d
AMBA_UARTFR	integrator/v3_0/include/hal_integrator.h	167;"	d
AMBA_UARTFR_BUSY	integrator/v3_0/include/hal_integrator.h	179;"	d
AMBA_UARTFR_RXFE	integrator/v3_0/include/hal_integrator.h	178;"	d
AMBA_UARTFR_TMSK	integrator/v3_0/include/hal_integrator.h	180;"	d
AMBA_UARTFR_TXFF	integrator/v3_0/include/hal_integrator.h	177;"	d
AMBA_UARTICR	integrator/v3_0/include/hal_integrator.h	169;"	d
AMBA_UARTIIR	integrator/v3_0/include/hal_integrator.h	168;"	d
AMBA_UARTIIR_MIS	integrator/v3_0/include/hal_integrator.h	203;"	d
AMBA_UARTIIR_RIS	integrator/v3_0/include/hal_integrator.h	202;"	d
AMBA_UARTIIR_RTIS	integrator/v3_0/include/hal_integrator.h	200;"	d
AMBA_UARTIIR_TIS	integrator/v3_0/include/hal_integrator.h	201;"	d
AMBA_UARTILPR	integrator/v3_0/include/hal_integrator.h	170;"	d
AMBA_UARTLCR_H	integrator/v3_0/include/hal_integrator.h	163;"	d
AMBA_UARTLCR_H_BRK	integrator/v3_0/include/hal_integrator.h	198;"	d
AMBA_UARTLCR_H_EPS	integrator/v3_0/include/hal_integrator.h	196;"	d
AMBA_UARTLCR_H_FEN	integrator/v3_0/include/hal_integrator.h	194;"	d
AMBA_UARTLCR_H_PEN	integrator/v3_0/include/hal_integrator.h	197;"	d
AMBA_UARTLCR_H_STP2	integrator/v3_0/include/hal_integrator.h	195;"	d
AMBA_UARTLCR_H_WLEN_5	integrator/v3_0/include/hal_integrator.h	193;"	d
AMBA_UARTLCR_H_WLEN_6	integrator/v3_0/include/hal_integrator.h	192;"	d
AMBA_UARTLCR_H_WLEN_7	integrator/v3_0/include/hal_integrator.h	191;"	d
AMBA_UARTLCR_H_WLEN_8	integrator/v3_0/include/hal_integrator.h	190;"	d
AMBA_UARTLCR_L	integrator/v3_0/include/hal_integrator.h	165;"	d
AMBA_UARTLCR_M	integrator/v3_0/include/hal_integrator.h	164;"	d
AMBA_UARTRSR	integrator/v3_0/include/hal_integrator.h	161;"	d
AMBA_UARTRSR_BE	integrator/v3_0/include/hal_integrator.h	173;"	d
AMBA_UARTRSR_FE	integrator/v3_0/include/hal_integrator.h	175;"	d
AMBA_UARTRSR_OE	integrator/v3_0/include/hal_integrator.h	172;"	d
AMBA_UARTRSR_PE	integrator/v3_0/include/hal_integrator.h	174;"	d
ANDAR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	491;"	d
ANDAR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	535;"	d
AND_WORD	xscale/iq80310/v3_0/src/diag/interrupts.c	74;"	d	file:
APP_FTYPE	integrator/v3_0/src/flash.c	135;"	d	file:
APP_FTYPE	integrator/v3_0/src/prog_flash.c	80;"	d	file:
ARB_IACR	xscale/verde/v3_0/include/hal_verde.h	357;"	d
ARB_MTTR1	xscale/verde/v3_0/include/hal_verde.h	358;"	d
ARB_MTTR2	xscale/verde/v3_0/include/hal_verde.h	359;"	d
ARM_ACCESS_DACR_DEFAULT	sa11x0/var/v3_0/include/hal_mm.h	167;"	d
ARM_ACCESS_PERM_NONE_NONE	arm9/aaed2000/v3_0/src/aaed2000_misc.c	167;"	d	file:
ARM_ACCESS_PERM_NONE_NONE	arm9/excalibur/v3_0/src/excalibur_misc.c	163;"	d	file:
ARM_ACCESS_PERM_NONE_NONE	arm9/innovator/v3_0/src/innovator_misc.c	163;"	d	file:
ARM_ACCESS_PERM_NONE_NONE	arm9/smdk2410/v3_0/src/smdk2410_misc.c	163;"	d	file:
ARM_ACCESS_PERM_NONE_NONE	ebsa285/v3_0/include/hal_ebsa285.h	800;"	d
ARM_ACCESS_PERM_NONE_NONE	sa11x0/var/v3_0/include/hal_mm.h	157;"	d
ARM_ACCESS_PERM_RO_NONE	arm9/aaed2000/v3_0/src/aaed2000_misc.c	168;"	d	file:
ARM_ACCESS_PERM_RO_NONE	arm9/excalibur/v3_0/src/excalibur_misc.c	164;"	d	file:
ARM_ACCESS_PERM_RO_NONE	arm9/innovator/v3_0/src/innovator_misc.c	164;"	d	file:
ARM_ACCESS_PERM_RO_NONE	arm9/smdk2410/v3_0/src/smdk2410_misc.c	164;"	d	file:
ARM_ACCESS_PERM_RO_NONE	ebsa285/v3_0/include/hal_ebsa285.h	801;"	d
ARM_ACCESS_PERM_RO_NONE	sa11x0/var/v3_0/include/hal_mm.h	158;"	d
ARM_ACCESS_PERM_RO_RO	arm9/aaed2000/v3_0/src/aaed2000_misc.c	169;"	d	file:
ARM_ACCESS_PERM_RO_RO	arm9/excalibur/v3_0/src/excalibur_misc.c	165;"	d	file:
ARM_ACCESS_PERM_RO_RO	arm9/innovator/v3_0/src/innovator_misc.c	165;"	d	file:
ARM_ACCESS_PERM_RO_RO	arm9/smdk2410/v3_0/src/smdk2410_misc.c	165;"	d	file:
ARM_ACCESS_PERM_RO_RO	ebsa285/v3_0/include/hal_ebsa285.h	802;"	d
ARM_ACCESS_PERM_RO_RO	sa11x0/var/v3_0/include/hal_mm.h	159;"	d
ARM_ACCESS_PERM_RW_NONE	arm9/aaed2000/v3_0/src/aaed2000_misc.c	170;"	d	file:
ARM_ACCESS_PERM_RW_NONE	arm9/excalibur/v3_0/src/excalibur_misc.c	166;"	d	file:
ARM_ACCESS_PERM_RW_NONE	arm9/innovator/v3_0/src/innovator_misc.c	166;"	d	file:
ARM_ACCESS_PERM_RW_NONE	arm9/smdk2410/v3_0/src/smdk2410_misc.c	166;"	d	file:
ARM_ACCESS_PERM_RW_NONE	ebsa285/v3_0/include/hal_ebsa285.h	803;"	d
ARM_ACCESS_PERM_RW_NONE	sa11x0/var/v3_0/include/hal_mm.h	160;"	d
ARM_ACCESS_PERM_RW_RO	arm9/aaed2000/v3_0/src/aaed2000_misc.c	171;"	d	file:
ARM_ACCESS_PERM_RW_RO	arm9/excalibur/v3_0/src/excalibur_misc.c	167;"	d	file:
ARM_ACCESS_PERM_RW_RO	arm9/innovator/v3_0/src/innovator_misc.c	167;"	d	file:
ARM_ACCESS_PERM_RW_RO	arm9/smdk2410/v3_0/src/smdk2410_misc.c	167;"	d	file:
ARM_ACCESS_PERM_RW_RO	ebsa285/v3_0/include/hal_ebsa285.h	804;"	d
ARM_ACCESS_PERM_RW_RO	sa11x0/var/v3_0/include/hal_mm.h	161;"	d
ARM_ACCESS_PERM_RW_RW	arm9/aaed2000/v3_0/src/aaed2000_misc.c	172;"	d	file:
ARM_ACCESS_PERM_RW_RW	arm9/excalibur/v3_0/src/excalibur_misc.c	168;"	d	file:
ARM_ACCESS_PERM_RW_RW	arm9/innovator/v3_0/src/innovator_misc.c	168;"	d	file:
ARM_ACCESS_PERM_RW_RW	arm9/smdk2410/v3_0/src/smdk2410_misc.c	168;"	d	file:
ARM_ACCESS_PERM_RW_RW	ebsa285/v3_0/include/hal_ebsa285.h	805;"	d
ARM_ACCESS_PERM_RW_RW	sa11x0/var/v3_0/include/hal_mm.h	162;"	d
ARM_ACCESS_TYPE_CLIENT	arm9/aaed2000/v3_0/src/aaed2000_misc.c	87;"	d	file:
ARM_ACCESS_TYPE_CLIENT	arm9/excalibur/v3_0/src/excalibur_misc.c	83;"	d	file:
ARM_ACCESS_TYPE_CLIENT	arm9/innovator/v3_0/src/innovator_misc.c	83;"	d	file:
ARM_ACCESS_TYPE_CLIENT	arm9/smdk2410/v3_0/src/smdk2410_misc.c	83;"	d	file:
ARM_ACCESS_TYPE_CLIENT	ebsa285/v3_0/include/hal_ebsa285.h	726;"	d
ARM_ACCESS_TYPE_CLIENT	sa11x0/var/v3_0/include/hal_mm.h	78;"	d
ARM_ACCESS_TYPE_MANAGER	arm9/aaed2000/v3_0/src/aaed2000_misc.c	88;"	d	file:
ARM_ACCESS_TYPE_MANAGER	arm9/excalibur/v3_0/src/excalibur_misc.c	84;"	d	file:
ARM_ACCESS_TYPE_MANAGER	arm9/innovator/v3_0/src/innovator_misc.c	84;"	d	file:
ARM_ACCESS_TYPE_MANAGER	arm9/smdk2410/v3_0/src/smdk2410_misc.c	84;"	d	file:
ARM_ACCESS_TYPE_MANAGER	ebsa285/v3_0/include/hal_ebsa285.h	727;"	d
ARM_ACCESS_TYPE_MANAGER	sa11x0/var/v3_0/include/hal_mm.h	79;"	d
ARM_ACCESS_TYPE_NO_ACCESS	arm9/aaed2000/v3_0/src/aaed2000_misc.c	86;"	d	file:
ARM_ACCESS_TYPE_NO_ACCESS	arm9/excalibur/v3_0/src/excalibur_misc.c	82;"	d	file:
ARM_ACCESS_TYPE_NO_ACCESS	arm9/innovator/v3_0/src/innovator_misc.c	82;"	d	file:
ARM_ACCESS_TYPE_NO_ACCESS	arm9/smdk2410/v3_0/src/smdk2410_misc.c	82;"	d	file:
ARM_ACCESS_TYPE_NO_ACCESS	ebsa285/v3_0/include/hal_ebsa285.h	725;"	d
ARM_ACCESS_TYPE_NO_ACCESS	sa11x0/var/v3_0/include/hal_mm.h	77;"	d
ARM_BAUD_115200	integrator/v3_0/include/hal_integrator.h	207;"	d
ARM_BAUD_1200	integrator/v3_0/include/hal_integrator.h	215;"	d
ARM_BAUD_14400	integrator/v3_0/include/hal_integrator.h	211;"	d
ARM_BAUD_19200	integrator/v3_0/include/hal_integrator.h	210;"	d
ARM_BAUD_230400	integrator/v3_0/include/hal_integrator.h	206;"	d
ARM_BAUD_2400	integrator/v3_0/include/hal_integrator.h	214;"	d
ARM_BAUD_38400	integrator/v3_0/include/hal_integrator.h	209;"	d
ARM_BAUD_460800	integrator/v3_0/include/hal_integrator.h	205;"	d
ARM_BAUD_4800	integrator/v3_0/include/hal_integrator.h	213;"	d
ARM_BAUD_57600	integrator/v3_0/include/hal_integrator.h	208;"	d
ARM_BAUD_9600	integrator/v3_0/include/hal_integrator.h	212;"	d
ARM_BUFFERABLE	arm9/aaed2000/v3_0/src/aaed2000_misc.c	165;"	d	file:
ARM_BUFFERABLE	arm9/excalibur/v3_0/src/excalibur_misc.c	161;"	d	file:
ARM_BUFFERABLE	arm9/innovator/v3_0/src/innovator_misc.c	161;"	d	file:
ARM_BUFFERABLE	arm9/smdk2410/v3_0/src/smdk2410_misc.c	161;"	d	file:
ARM_BUFFERABLE	ebsa285/v3_0/include/hal_ebsa285.h	798;"	d
ARM_BUFFERABLE	sa11x0/var/v3_0/include/hal_mm.h	155;"	d
ARM_CACHEABLE	arm9/aaed2000/v3_0/src/aaed2000_misc.c	163;"	d	file:
ARM_CACHEABLE	arm9/excalibur/v3_0/src/excalibur_misc.c	159;"	d	file:
ARM_CACHEABLE	arm9/innovator/v3_0/src/innovator_misc.c	159;"	d	file:
ARM_CACHEABLE	arm9/smdk2410/v3_0/src/smdk2410_misc.c	159;"	d	file:
ARM_CACHEABLE	ebsa285/v3_0/include/hal_ebsa285.h	796;"	d
ARM_CACHEABLE	sa11x0/var/v3_0/include/hal_mm.h	153;"	d
ARM_FIRST_LEVEL_PAGE_TABLE_SIZE	arm9/aaed2000/v3_0/src/aaed2000_misc.c	127;"	d	file:
ARM_FIRST_LEVEL_PAGE_TABLE_SIZE	arm9/excalibur/v3_0/src/excalibur_misc.c	123;"	d	file:
ARM_FIRST_LEVEL_PAGE_TABLE_SIZE	arm9/innovator/v3_0/src/innovator_misc.c	123;"	d	file:
ARM_FIRST_LEVEL_PAGE_TABLE_SIZE	arm9/smdk2410/v3_0/src/smdk2410_misc.c	123;"	d	file:
ARM_FIRST_LEVEL_PAGE_TABLE_SIZE	ebsa285/v3_0/include/hal_ebsa285.h	144;"	d
ARM_FIRST_LEVEL_PAGE_TABLE_SIZE	sa11x0/var/v3_0/include/hal_mm.h	118;"	d
ARM_INTEGRATOR_BAUD_DIVISOR	integrator/v3_0/src/hal_diag.c	119;"	d	file:
ARM_INTEGRATOR_BAUD_DIVISOR	integrator/v3_0/src/hal_diag.c	121;"	d	file:
ARM_INTEGRATOR_BAUD_DIVISOR	integrator/v3_0/src/hal_diag.c	123;"	d	file:
ARM_INTEGRATOR_BAUD_DIVISOR	integrator/v3_0/src/hal_diag.c	125;"	d	file:
ARM_INTEGRATOR_BAUD_DIVISOR	integrator/v3_0/src/hal_diag.c	127;"	d	file:
ARM_MMU_FIRST_LEVEL_DESCRIPTOR	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^union ARM_MMU_FIRST_LEVEL_DESCRIPTOR {$/;"	u	file:
ARM_MMU_FIRST_LEVEL_DESCRIPTOR	arm9/excalibur/v3_0/src/excalibur_misc.c	/^union ARM_MMU_FIRST_LEVEL_DESCRIPTOR {$/;"	u	file:
ARM_MMU_FIRST_LEVEL_DESCRIPTOR	arm9/innovator/v3_0/src/innovator_misc.c	/^union ARM_MMU_FIRST_LEVEL_DESCRIPTOR {$/;"	u	file:
ARM_MMU_FIRST_LEVEL_DESCRIPTOR	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^union ARM_MMU_FIRST_LEVEL_DESCRIPTOR {$/;"	u	file:
ARM_MMU_FIRST_LEVEL_DESCRIPTOR	ebsa285/v3_0/include/hal_ebsa285.h	/^union ARM_MMU_FIRST_LEVEL_DESCRIPTOR {$/;"	u
ARM_MMU_FIRST_LEVEL_DESCRIPTOR	sa11x0/var/v3_0/include/hal_mm.h	/^union ARM_MMU_FIRST_LEVEL_DESCRIPTOR {$/;"	u
ARM_MMU_FIRST_LEVEL_DESCRIPTOR_ADDRESS	arm9/aaed2000/v3_0/src/aaed2000_misc.c	124;"	d	file:
ARM_MMU_FIRST_LEVEL_DESCRIPTOR_ADDRESS	arm9/excalibur/v3_0/src/excalibur_misc.c	120;"	d	file:
ARM_MMU_FIRST_LEVEL_DESCRIPTOR_ADDRESS	arm9/innovator/v3_0/src/innovator_misc.c	120;"	d	file:
ARM_MMU_FIRST_LEVEL_DESCRIPTOR_ADDRESS	arm9/smdk2410/v3_0/src/smdk2410_misc.c	120;"	d	file:
ARM_MMU_FIRST_LEVEL_DESCRIPTOR_ADDRESS	ebsa285/v3_0/include/hal_ebsa285.h	766;"	d
ARM_MMU_FIRST_LEVEL_DESCRIPTOR_ADDRESS	sa11x0/var/v3_0/include/hal_mm.h	115;"	d
ARM_MMU_FIRST_LEVEL_FAULT	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^struct ARM_MMU_FIRST_LEVEL_FAULT {$/;"	s	file:
ARM_MMU_FIRST_LEVEL_FAULT	arm9/excalibur/v3_0/src/excalibur_misc.c	/^struct ARM_MMU_FIRST_LEVEL_FAULT {$/;"	s	file:
ARM_MMU_FIRST_LEVEL_FAULT	arm9/innovator/v3_0/src/innovator_misc.c	/^struct ARM_MMU_FIRST_LEVEL_FAULT {$/;"	s	file:
ARM_MMU_FIRST_LEVEL_FAULT	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^struct ARM_MMU_FIRST_LEVEL_FAULT {$/;"	s	file:
ARM_MMU_FIRST_LEVEL_FAULT	ebsa285/v3_0/include/hal_ebsa285.h	/^struct ARM_MMU_FIRST_LEVEL_FAULT {$/;"	s
ARM_MMU_FIRST_LEVEL_FAULT	sa11x0/var/v3_0/include/hal_mm.h	/^struct ARM_MMU_FIRST_LEVEL_FAULT {$/;"	s
ARM_MMU_FIRST_LEVEL_FAULT_ID	arm9/aaed2000/v3_0/src/aaed2000_misc.c	94;"	d	file:
ARM_MMU_FIRST_LEVEL_FAULT_ID	arm9/excalibur/v3_0/src/excalibur_misc.c	90;"	d	file:
ARM_MMU_FIRST_LEVEL_FAULT_ID	arm9/innovator/v3_0/src/innovator_misc.c	90;"	d	file:
ARM_MMU_FIRST_LEVEL_FAULT_ID	arm9/smdk2410/v3_0/src/smdk2410_misc.c	90;"	d	file:
ARM_MMU_FIRST_LEVEL_FAULT_ID	ebsa285/v3_0/include/hal_ebsa285.h	736;"	d
ARM_MMU_FIRST_LEVEL_FAULT_ID	sa11x0/var/v3_0/include/hal_mm.h	85;"	d
ARM_MMU_FIRST_LEVEL_PAGE_TABLE	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^struct ARM_MMU_FIRST_LEVEL_PAGE_TABLE {$/;"	s	file:
ARM_MMU_FIRST_LEVEL_PAGE_TABLE	arm9/excalibur/v3_0/src/excalibur_misc.c	/^struct ARM_MMU_FIRST_LEVEL_PAGE_TABLE {$/;"	s	file:
ARM_MMU_FIRST_LEVEL_PAGE_TABLE	arm9/innovator/v3_0/src/innovator_misc.c	/^struct ARM_MMU_FIRST_LEVEL_PAGE_TABLE {$/;"	s	file:
ARM_MMU_FIRST_LEVEL_PAGE_TABLE	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^struct ARM_MMU_FIRST_LEVEL_PAGE_TABLE {$/;"	s	file:
ARM_MMU_FIRST_LEVEL_PAGE_TABLE	ebsa285/v3_0/include/hal_ebsa285.h	/^struct ARM_MMU_FIRST_LEVEL_PAGE_TABLE {$/;"	s
ARM_MMU_FIRST_LEVEL_PAGE_TABLE	sa11x0/var/v3_0/include/hal_mm.h	/^struct ARM_MMU_FIRST_LEVEL_PAGE_TABLE {$/;"	s
ARM_MMU_FIRST_LEVEL_PAGE_TABLE_ID	arm9/aaed2000/v3_0/src/aaed2000_misc.c	103;"	d	file:
ARM_MMU_FIRST_LEVEL_PAGE_TABLE_ID	arm9/excalibur/v3_0/src/excalibur_misc.c	99;"	d	file:
ARM_MMU_FIRST_LEVEL_PAGE_TABLE_ID	arm9/innovator/v3_0/src/innovator_misc.c	99;"	d	file:
ARM_MMU_FIRST_LEVEL_PAGE_TABLE_ID	arm9/smdk2410/v3_0/src/smdk2410_misc.c	99;"	d	file:
ARM_MMU_FIRST_LEVEL_PAGE_TABLE_ID	ebsa285/v3_0/include/hal_ebsa285.h	745;"	d
ARM_MMU_FIRST_LEVEL_PAGE_TABLE_ID	sa11x0/var/v3_0/include/hal_mm.h	94;"	d
ARM_MMU_FIRST_LEVEL_RESERVED	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^struct ARM_MMU_FIRST_LEVEL_RESERVED {$/;"	s	file:
ARM_MMU_FIRST_LEVEL_RESERVED	arm9/excalibur/v3_0/src/excalibur_misc.c	/^struct ARM_MMU_FIRST_LEVEL_RESERVED {$/;"	s	file:
ARM_MMU_FIRST_LEVEL_RESERVED	arm9/innovator/v3_0/src/innovator_misc.c	/^struct ARM_MMU_FIRST_LEVEL_RESERVED {$/;"	s	file:
ARM_MMU_FIRST_LEVEL_RESERVED	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^struct ARM_MMU_FIRST_LEVEL_RESERVED {$/;"	s	file:
ARM_MMU_FIRST_LEVEL_RESERVED	ebsa285/v3_0/include/hal_ebsa285.h	/^struct ARM_MMU_FIRST_LEVEL_RESERVED {$/;"	s
ARM_MMU_FIRST_LEVEL_RESERVED	sa11x0/var/v3_0/include/hal_mm.h	/^struct ARM_MMU_FIRST_LEVEL_RESERVED {$/;"	s
ARM_MMU_FIRST_LEVEL_RESERVED_ID	arm9/aaed2000/v3_0/src/aaed2000_misc.c	122;"	d	file:
ARM_MMU_FIRST_LEVEL_RESERVED_ID	arm9/excalibur/v3_0/src/excalibur_misc.c	118;"	d	file:
ARM_MMU_FIRST_LEVEL_RESERVED_ID	arm9/innovator/v3_0/src/innovator_misc.c	118;"	d	file:
ARM_MMU_FIRST_LEVEL_RESERVED_ID	arm9/smdk2410/v3_0/src/smdk2410_misc.c	118;"	d	file:
ARM_MMU_FIRST_LEVEL_RESERVED_ID	ebsa285/v3_0/include/hal_ebsa285.h	764;"	d
ARM_MMU_FIRST_LEVEL_RESERVED_ID	sa11x0/var/v3_0/include/hal_mm.h	113;"	d
ARM_MMU_FIRST_LEVEL_SECTION	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^struct ARM_MMU_FIRST_LEVEL_SECTION {$/;"	s	file:
ARM_MMU_FIRST_LEVEL_SECTION	arm9/excalibur/v3_0/src/excalibur_misc.c	/^struct ARM_MMU_FIRST_LEVEL_SECTION {$/;"	s	file:
ARM_MMU_FIRST_LEVEL_SECTION	arm9/innovator/v3_0/src/innovator_misc.c	/^struct ARM_MMU_FIRST_LEVEL_SECTION {$/;"	s	file:
ARM_MMU_FIRST_LEVEL_SECTION	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^struct ARM_MMU_FIRST_LEVEL_SECTION {$/;"	s	file:
ARM_MMU_FIRST_LEVEL_SECTION	ebsa285/v3_0/include/hal_ebsa285.h	/^struct ARM_MMU_FIRST_LEVEL_SECTION {$/;"	s
ARM_MMU_FIRST_LEVEL_SECTION	sa11x0/var/v3_0/include/hal_mm.h	/^struct ARM_MMU_FIRST_LEVEL_SECTION {$/;"	s
ARM_MMU_FIRST_LEVEL_SECTION_ID	arm9/aaed2000/v3_0/src/aaed2000_misc.c	116;"	d	file:
ARM_MMU_FIRST_LEVEL_SECTION_ID	arm9/excalibur/v3_0/src/excalibur_misc.c	112;"	d	file:
ARM_MMU_FIRST_LEVEL_SECTION_ID	arm9/innovator/v3_0/src/innovator_misc.c	112;"	d	file:
ARM_MMU_FIRST_LEVEL_SECTION_ID	arm9/smdk2410/v3_0/src/smdk2410_misc.c	112;"	d	file:
ARM_MMU_FIRST_LEVEL_SECTION_ID	ebsa285/v3_0/include/hal_ebsa285.h	758;"	d
ARM_MMU_FIRST_LEVEL_SECTION_ID	sa11x0/var/v3_0/include/hal_mm.h	107;"	d
ARM_MMU_SECTION	arm9/aaed2000/v3_0/src/aaed2000_misc.c	129;"	d	file:
ARM_MMU_SECTION	arm9/excalibur/v3_0/src/excalibur_misc.c	125;"	d	file:
ARM_MMU_SECTION	arm9/innovator/v3_0/src/innovator_misc.c	125;"	d	file:
ARM_MMU_SECTION	arm9/smdk2410/v3_0/src/smdk2410_misc.c	125;"	d	file:
ARM_MMU_SECTION	ebsa285/v3_0/include/hal_ebsa285.h	769;"	d
ARM_MMU_SECTION	sa11x0/var/v3_0/include/hal_mm.h	120;"	d
ARM_MODE	arch/v3_0/src/vectors.S	/^#define ARM_MODE(_r_, _l_)                       \\$/;"	d
ARM_MODE	arch/v3_0/src/vectors.S	/^#define ARM_MODE(_r_, _l_)$/;"	d
ARM_TRANSLATION_TABLE_MASK	arm9/aaed2000/v3_0/src/aaed2000_misc.c	81;"	d	file:
ARM_TRANSLATION_TABLE_MASK	arm9/excalibur/v3_0/src/excalibur_misc.c	79;"	d	file:
ARM_TRANSLATION_TABLE_MASK	arm9/innovator/v3_0/src/innovator_misc.c	79;"	d	file:
ARM_TRANSLATION_TABLE_MASK	arm9/smdk2410/v3_0/src/smdk2410_misc.c	79;"	d	file:
ARM_TRANSLATION_TABLE_MASK	ebsa285/v3_0/include/hal_ebsa285.h	720;"	d
ARM_TRANSLATION_TABLE_MASK	sa11x0/var/v3_0/include/hal_mm.h	72;"	d
ARM_UNBUFFERABLE	arm9/aaed2000/v3_0/src/aaed2000_misc.c	164;"	d	file:
ARM_UNBUFFERABLE	arm9/excalibur/v3_0/src/excalibur_misc.c	160;"	d	file:
ARM_UNBUFFERABLE	arm9/innovator/v3_0/src/innovator_misc.c	160;"	d	file:
ARM_UNBUFFERABLE	arm9/smdk2410/v3_0/src/smdk2410_misc.c	160;"	d	file:
ARM_UNBUFFERABLE	ebsa285/v3_0/include/hal_ebsa285.h	797;"	d
ARM_UNBUFFERABLE	sa11x0/var/v3_0/include/hal_mm.h	154;"	d
ARM_UNCACHEABLE	arm9/aaed2000/v3_0/src/aaed2000_misc.c	162;"	d	file:
ARM_UNCACHEABLE	arm9/excalibur/v3_0/src/excalibur_misc.c	158;"	d	file:
ARM_UNCACHEABLE	arm9/innovator/v3_0/src/innovator_misc.c	158;"	d	file:
ARM_UNCACHEABLE	arm9/smdk2410/v3_0/src/smdk2410_misc.c	158;"	d	file:
ARM_UNCACHEABLE	ebsa285/v3_0/include/hal_ebsa285.h	795;"	d
ARM_UNCACHEABLE	sa11x0/var/v3_0/include/hal_mm.h	152;"	d
ARM_VECTORS	arch/v3_0/src/hal_misc.c	92;"	d	file:
ARRAY_0_MODE_REGISTER	ebsa285/v3_0/src/mem285.S	/^#define ARRAY_0_MODE_REGISTER     (SA110_SDRAM_ARRAY_0_MODE_REGISTER_BASE)$/;"	d
ARRAY_1_MODE_REGISTER	ebsa285/v3_0/src/mem285.S	/^#define ARRAY_1_MODE_REGISTER     (SA110_SDRAM_ARRAY_1_MODE_REGISTER_BASE)$/;"	d
AS	gps4020/v3_0/support/download/Makefile	/^AS        = arm-elf-as$/;"	m
ASCII_DISPLAY_BASE	xscale/picasso/v3_0/include/plx.h	81;"	d
ASCII_DISPLAY_BASE	xscale/uE250/v3_0/include/plx.h	81;"	d
ASCII_TO_DEC	xscale/iq80310/v3_0/src/diag/io_utils.c	64;"	d	file:
ASFLAGS	gps4020/v3_0/support/download/Makefile	/^ASFLAGS   =$/;"	m
ASIR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	324;"	d
ASIR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	368;"	d
ASR_ACTIVE	xscale/verde/v3_0/include/hal_verde.h	173;"	d
ASR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	489;"	d
ASR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	533;"	d
ASR_REG	xscale/iop310/v3_0/include/hal_iop310.h	563;"	d
ASVIR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	323;"	d
ASVIR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	367;"	d
AT91_ADC	at91/var/v3_0/include/var_io.h	2673;"	d
AT91_ADC_AD0TRIG	at91/var/v3_0/include/var_io.h	318;"	d
AT91_ADC_AD1TRIG	at91/var/v3_0/include/var_io.h	319;"	d
AT91_ADC_ADTRG	at91/var/v3_0/include/var_io.h	426;"	d
AT91_ADC_ADTRG	at91/var/v3_0/include/var_io.h	624;"	d
AT91_ADC_ADTRG	at91/var/v3_0/include/var_io.h	915;"	d
AT91_ADC_CDR0	at91/var/v3_0/include/var_io.h	2734;"	d
AT91_ADC_CDR1	at91/var/v3_0/include/var_io.h	2735;"	d
AT91_ADC_CDR2	at91/var/v3_0/include/var_io.h	2736;"	d
AT91_ADC_CDR3	at91/var/v3_0/include/var_io.h	2737;"	d
AT91_ADC_CDR4	at91/var/v3_0/include/var_io.h	2738;"	d
AT91_ADC_CDR5	at91/var/v3_0/include/var_io.h	2739;"	d
AT91_ADC_CDR6	at91/var/v3_0/include/var_io.h	2740;"	d
AT91_ADC_CDR7	at91/var/v3_0/include/var_io.h	2741;"	d
AT91_ADC_CHDR	at91/var/v3_0/include/var_io.h	2707;"	d
AT91_ADC_CHER	at91/var/v3_0/include/var_io.h	2698;"	d
AT91_ADC_CHER_CH0	at91/var/v3_0/include/var_io.h	2699;"	d
AT91_ADC_CHER_CH1	at91/var/v3_0/include/var_io.h	2700;"	d
AT91_ADC_CHER_CH2	at91/var/v3_0/include/var_io.h	2701;"	d
AT91_ADC_CHER_CH3	at91/var/v3_0/include/var_io.h	2702;"	d
AT91_ADC_CHER_CH4	at91/var/v3_0/include/var_io.h	2703;"	d
AT91_ADC_CHER_CH5	at91/var/v3_0/include/var_io.h	2704;"	d
AT91_ADC_CHER_CH6	at91/var/v3_0/include/var_io.h	2705;"	d
AT91_ADC_CHER_CH7	at91/var/v3_0/include/var_io.h	2706;"	d
AT91_ADC_CHSR	at91/var/v3_0/include/var_io.h	2708;"	d
AT91_ADC_CHSR_DRDY	at91/var/v3_0/include/var_io.h	2726;"	d
AT91_ADC_CHSR_EDNRX	at91/var/v3_0/include/var_io.h	2728;"	d
AT91_ADC_CHSR_EOC0	at91/var/v3_0/include/var_io.h	2710;"	d
AT91_ADC_CHSR_EOC1	at91/var/v3_0/include/var_io.h	2711;"	d
AT91_ADC_CHSR_EOC2	at91/var/v3_0/include/var_io.h	2712;"	d
AT91_ADC_CHSR_EOC3	at91/var/v3_0/include/var_io.h	2713;"	d
AT91_ADC_CHSR_EOC4	at91/var/v3_0/include/var_io.h	2714;"	d
AT91_ADC_CHSR_EOC5	at91/var/v3_0/include/var_io.h	2715;"	d
AT91_ADC_CHSR_EOC6	at91/var/v3_0/include/var_io.h	2716;"	d
AT91_ADC_CHSR_EOC7	at91/var/v3_0/include/var_io.h	2717;"	d
AT91_ADC_CHSR_GOVER	at91/var/v3_0/include/var_io.h	2727;"	d
AT91_ADC_CHSR_OVRE0	at91/var/v3_0/include/var_io.h	2718;"	d
AT91_ADC_CHSR_OVRE1	at91/var/v3_0/include/var_io.h	2719;"	d
AT91_ADC_CHSR_OVRE2	at91/var/v3_0/include/var_io.h	2720;"	d
AT91_ADC_CHSR_OVRE3	at91/var/v3_0/include/var_io.h	2721;"	d
AT91_ADC_CHSR_OVRE4	at91/var/v3_0/include/var_io.h	2722;"	d
AT91_ADC_CHSR_OVRE5	at91/var/v3_0/include/var_io.h	2723;"	d
AT91_ADC_CHSR_OVRE6	at91/var/v3_0/include/var_io.h	2724;"	d
AT91_ADC_CHSR_OVRE7	at91/var/v3_0/include/var_io.h	2725;"	d
AT91_ADC_CHSR_RXBUFF	at91/var/v3_0/include/var_io.h	2729;"	d
AT91_ADC_CR	at91/var/v3_0/include/var_io.h	2676;"	d
AT91_ADC_CR_START	at91/var/v3_0/include/var_io.h	2678;"	d
AT91_ADC_CR_SWRST	at91/var/v3_0/include/var_io.h	2677;"	d
AT91_ADC_IDR	at91/var/v3_0/include/var_io.h	2732;"	d
AT91_ADC_IER	at91/var/v3_0/include/var_io.h	2731;"	d
AT91_ADC_IMR	at91/var/v3_0/include/var_io.h	2733;"	d
AT91_ADC_LCDR	at91/var/v3_0/include/var_io.h	2730;"	d
AT91_ADC_MR	at91/var/v3_0/include/var_io.h	2679;"	d
AT91_ADC_MR_LOWREC_10BITS	at91/var/v3_0/include/var_io.h	2688;"	d
AT91_ADC_MR_LOWRES_8BITS	at91/var/v3_0/include/var_io.h	2689;"	d
AT91_ADC_MR_PRESCAL_MASK	at91/var/v3_0/include/var_io.h	2692;"	d
AT91_ADC_MR_PRESCAL_SHIFT	at91/var/v3_0/include/var_io.h	2693;"	d
AT91_ADC_MR_SHTIM_MASK	at91/var/v3_0/include/var_io.h	2696;"	d
AT91_ADC_MR_SHTIM_SHIFT	at91/var/v3_0/include/var_io.h	2697;"	d
AT91_ADC_MR_SLEEP_OFF	at91/var/v3_0/include/var_io.h	2691;"	d
AT91_ADC_MR_SLEEP_ON	at91/var/v3_0/include/var_io.h	2690;"	d
AT91_ADC_MR_STARTUP_MASK	at91/var/v3_0/include/var_io.h	2694;"	d
AT91_ADC_MR_STARTUP_SHIFT	at91/var/v3_0/include/var_io.h	2695;"	d
AT91_ADC_MR_TRGEN	at91/var/v3_0/include/var_io.h	2680;"	d
AT91_ADC_MR_TRGSEL_EXT	at91/var/v3_0/include/var_io.h	2687;"	d
AT91_ADC_MR_TRGSEL_TIOA0	at91/var/v3_0/include/var_io.h	2681;"	d
AT91_ADC_MR_TRGSEL_TIOA1	at91/var/v3_0/include/var_io.h	2682;"	d
AT91_ADC_MR_TRGSEL_TIOA2	at91/var/v3_0/include/var_io.h	2683;"	d
AT91_ADC_MR_TRGSEL_TIOA3	at91/var/v3_0/include/var_io.h	2684;"	d
AT91_ADC_MR_TRGSEL_TIOA4	at91/var/v3_0/include/var_io.h	2685;"	d
AT91_ADC_MR_TRGSEL_TIOA5	at91/var/v3_0/include/var_io.h	2686;"	d
AT91_ADC_PTCR	at91/var/v3_0/include/var_io.h	2750;"	d
AT91_ADC_PTCR_RXTDIS	at91/var/v3_0/include/var_io.h	2752;"	d
AT91_ADC_PTCR_RXTEN	at91/var/v3_0/include/var_io.h	2751;"	d
AT91_ADC_PTCR_TXTDIS	at91/var/v3_0/include/var_io.h	2754;"	d
AT91_ADC_PTCR_TXTEN	at91/var/v3_0/include/var_io.h	2753;"	d
AT91_ADC_PTSR	at91/var/v3_0/include/var_io.h	2756;"	d
AT91_ADC_RCR	at91/var/v3_0/include/var_io.h	2743;"	d
AT91_ADC_RNCR	at91/var/v3_0/include/var_io.h	2747;"	d
AT91_ADC_RNPR	at91/var/v3_0/include/var_io.h	2746;"	d
AT91_ADC_RPR	at91/var/v3_0/include/var_io.h	2742;"	d
AT91_ADC_SR	at91/var/v3_0/include/var_io.h	2709;"	d
AT91_ADC_TCR	at91/var/v3_0/include/var_io.h	2745;"	d
AT91_ADC_TNCR	at91/var/v3_0/include/var_io.h	2749;"	d
AT91_ADC_TNPR	at91/var/v3_0/include/var_io.h	2748;"	d
AT91_ADC_TPR	at91/var/v3_0/include/var_io.h	2744;"	d
AT91_ADDA	at91/jtst/v3_0/include/plf_io.h	69;"	d
AT91_ADDA_ADCL0	at91/jtst/v3_0/include/plf_io.h	117;"	d
AT91_ADDA_ADCL1	at91/jtst/v3_0/include/plf_io.h	119;"	d
AT91_ADDA_ADCL2	at91/jtst/v3_0/include/plf_io.h	121;"	d
AT91_ADDA_ADCL3	at91/jtst/v3_0/include/plf_io.h	123;"	d
AT91_ADDA_ADCR0	at91/jtst/v3_0/include/plf_io.h	118;"	d
AT91_ADDA_ADCR1	at91/jtst/v3_0/include/plf_io.h	120;"	d
AT91_ADDA_ADCR2	at91/jtst/v3_0/include/plf_io.h	122;"	d
AT91_ADDA_ADCR3	at91/jtst/v3_0/include/plf_io.h	124;"	d
AT91_ADDA_CR	at91/jtst/v3_0/include/plf_io.h	116;"	d
AT91_ADDA_DACL0	at91/jtst/v3_0/include/plf_io.h	126;"	d
AT91_ADDA_DACL1	at91/jtst/v3_0/include/plf_io.h	128;"	d
AT91_ADDA_DACL2	at91/jtst/v3_0/include/plf_io.h	130;"	d
AT91_ADDA_DACL3	at91/jtst/v3_0/include/plf_io.h	132;"	d
AT91_ADDA_DACR0	at91/jtst/v3_0/include/plf_io.h	127;"	d
AT91_ADDA_DACR1	at91/jtst/v3_0/include/plf_io.h	129;"	d
AT91_ADDA_DACR2	at91/jtst/v3_0/include/plf_io.h	131;"	d
AT91_ADDA_DACR4	at91/jtst/v3_0/include/plf_io.h	133;"	d
AT91_AIC	at91/jtst/v3_0/include/plf_io.h	64;"	d
AT91_AIC	at91/var/v3_0/include/var_io.h	1235;"	d
AT91_AIC_CISR	at91/var/v3_0/include/var_io.h	1312;"	d
AT91_AIC_DCR	at91/var/v3_0/include/var_io.h	1321;"	d
AT91_AIC_EOI	at91/var/v3_0/include/var_io.h	1317;"	d
AT91_AIC_FFDR	at91/var/v3_0/include/var_io.h	1323;"	d
AT91_AIC_FFER	at91/var/v3_0/include/var_io.h	1322;"	d
AT91_AIC_FFSR	at91/var/v3_0/include/var_io.h	1324;"	d
AT91_AIC_FVR	at91/var/v3_0/include/var_io.h	1308;"	d
AT91_AIC_ICCR	at91/var/v3_0/include/var_io.h	1315;"	d
AT91_AIC_IDCR	at91/var/v3_0/include/var_io.h	1314;"	d
AT91_AIC_IECR	at91/var/v3_0/include/var_io.h	1313;"	d
AT91_AIC_IMR	at91/var/v3_0/include/var_io.h	1311;"	d
AT91_AIC_IPR	at91/var/v3_0/include/var_io.h	1310;"	d
AT91_AIC_ISCR	at91/var/v3_0/include/var_io.h	1316;"	d
AT91_AIC_ISR	at91/var/v3_0/include/var_io.h	1309;"	d
AT91_AIC_IVR	at91/var/v3_0/include/var_io.h	1307;"	d
AT91_AIC_SMR0	at91/var/v3_0/include/var_io.h	1238;"	d
AT91_AIC_SMR1	at91/var/v3_0/include/var_io.h	1239;"	d
AT91_AIC_SMR10	at91/var/v3_0/include/var_io.h	1248;"	d
AT91_AIC_SMR11	at91/var/v3_0/include/var_io.h	1249;"	d
AT91_AIC_SMR12	at91/var/v3_0/include/var_io.h	1250;"	d
AT91_AIC_SMR13	at91/var/v3_0/include/var_io.h	1251;"	d
AT91_AIC_SMR14	at91/var/v3_0/include/var_io.h	1252;"	d
AT91_AIC_SMR15	at91/var/v3_0/include/var_io.h	1253;"	d
AT91_AIC_SMR16	at91/var/v3_0/include/var_io.h	1254;"	d
AT91_AIC_SMR17	at91/var/v3_0/include/var_io.h	1255;"	d
AT91_AIC_SMR18	at91/var/v3_0/include/var_io.h	1256;"	d
AT91_AIC_SMR19	at91/var/v3_0/include/var_io.h	1257;"	d
AT91_AIC_SMR2	at91/var/v3_0/include/var_io.h	1240;"	d
AT91_AIC_SMR20	at91/var/v3_0/include/var_io.h	1258;"	d
AT91_AIC_SMR21	at91/var/v3_0/include/var_io.h	1259;"	d
AT91_AIC_SMR22	at91/var/v3_0/include/var_io.h	1260;"	d
AT91_AIC_SMR23	at91/var/v3_0/include/var_io.h	1261;"	d
AT91_AIC_SMR24	at91/var/v3_0/include/var_io.h	1262;"	d
AT91_AIC_SMR25	at91/var/v3_0/include/var_io.h	1263;"	d
AT91_AIC_SMR26	at91/var/v3_0/include/var_io.h	1264;"	d
AT91_AIC_SMR27	at91/var/v3_0/include/var_io.h	1265;"	d
AT91_AIC_SMR28	at91/var/v3_0/include/var_io.h	1266;"	d
AT91_AIC_SMR29	at91/var/v3_0/include/var_io.h	1267;"	d
AT91_AIC_SMR3	at91/var/v3_0/include/var_io.h	1241;"	d
AT91_AIC_SMR30	at91/var/v3_0/include/var_io.h	1268;"	d
AT91_AIC_SMR31	at91/var/v3_0/include/var_io.h	1269;"	d
AT91_AIC_SMR4	at91/var/v3_0/include/var_io.h	1242;"	d
AT91_AIC_SMR5	at91/var/v3_0/include/var_io.h	1243;"	d
AT91_AIC_SMR6	at91/var/v3_0/include/var_io.h	1244;"	d
AT91_AIC_SMR7	at91/var/v3_0/include/var_io.h	1245;"	d
AT91_AIC_SMR8	at91/var/v3_0/include/var_io.h	1246;"	d
AT91_AIC_SMR9	at91/var/v3_0/include/var_io.h	1247;"	d
AT91_AIC_SMR_EDGE_NEG	at91/var/v3_0/include/var_io.h	1272;"	d
AT91_AIC_SMR_EDGE_POS	at91/var/v3_0/include/var_io.h	1273;"	d
AT91_AIC_SMR_LEVEL_HI	at91/var/v3_0/include/var_io.h	1271;"	d
AT91_AIC_SMR_LEVEL_LOW	at91/var/v3_0/include/var_io.h	1270;"	d
AT91_AIC_SMR_PRIORITY	at91/var/v3_0/include/var_io.h	1274;"	d
AT91_AIC_SVR	at91/var/v3_0/include/var_io.h	1318;"	d
AT91_AIC_SVR0	at91/var/v3_0/include/var_io.h	1275;"	d
AT91_AIC_SVR1	at91/var/v3_0/include/var_io.h	1276;"	d
AT91_AIC_SVR10	at91/var/v3_0/include/var_io.h	1285;"	d
AT91_AIC_SVR11	at91/var/v3_0/include/var_io.h	1286;"	d
AT91_AIC_SVR12	at91/var/v3_0/include/var_io.h	1287;"	d
AT91_AIC_SVR13	at91/var/v3_0/include/var_io.h	1288;"	d
AT91_AIC_SVR14	at91/var/v3_0/include/var_io.h	1289;"	d
AT91_AIC_SVR15	at91/var/v3_0/include/var_io.h	1290;"	d
AT91_AIC_SVR16	at91/var/v3_0/include/var_io.h	1291;"	d
AT91_AIC_SVR17	at91/var/v3_0/include/var_io.h	1292;"	d
AT91_AIC_SVR18	at91/var/v3_0/include/var_io.h	1293;"	d
AT91_AIC_SVR19	at91/var/v3_0/include/var_io.h	1294;"	d
AT91_AIC_SVR2	at91/var/v3_0/include/var_io.h	1277;"	d
AT91_AIC_SVR20	at91/var/v3_0/include/var_io.h	1295;"	d
AT91_AIC_SVR21	at91/var/v3_0/include/var_io.h	1296;"	d
AT91_AIC_SVR22	at91/var/v3_0/include/var_io.h	1297;"	d
AT91_AIC_SVR23	at91/var/v3_0/include/var_io.h	1298;"	d
AT91_AIC_SVR24	at91/var/v3_0/include/var_io.h	1299;"	d
AT91_AIC_SVR25	at91/var/v3_0/include/var_io.h	1300;"	d
AT91_AIC_SVR26	at91/var/v3_0/include/var_io.h	1301;"	d
AT91_AIC_SVR27	at91/var/v3_0/include/var_io.h	1302;"	d
AT91_AIC_SVR28	at91/var/v3_0/include/var_io.h	1303;"	d
AT91_AIC_SVR29	at91/var/v3_0/include/var_io.h	1304;"	d
AT91_AIC_SVR3	at91/var/v3_0/include/var_io.h	1278;"	d
AT91_AIC_SVR30	at91/var/v3_0/include/var_io.h	1305;"	d
AT91_AIC_SVR31	at91/var/v3_0/include/var_io.h	1306;"	d
AT91_AIC_SVR4	at91/var/v3_0/include/var_io.h	1279;"	d
AT91_AIC_SVR5	at91/var/v3_0/include/var_io.h	1280;"	d
AT91_AIC_SVR6	at91/var/v3_0/include/var_io.h	1281;"	d
AT91_AIC_SVR7	at91/var/v3_0/include/var_io.h	1282;"	d
AT91_AIC_SVR8	at91/var/v3_0/include/var_io.h	1283;"	d
AT91_AIC_SVR9	at91/var/v3_0/include/var_io.h	1284;"	d
AT91_BOOT_BMS	at91/var/v3_0/include/var_io.h	320;"	d
AT91_CAM_IER_AERR	at91/var/v3_0/include/var_io.h	2797;"	d
AT91_CAM_IER_BERR	at91/var/v3_0/include/var_io.h	2799;"	d
AT91_CAM_IER_BOFF	at91/var/v3_0/include/var_io.h	2790;"	d
AT91_CAM_IER_CERR	at91/var/v3_0/include/var_io.h	2795;"	d
AT91_CAM_IER_ERRA	at91/var/v3_0/include/var_io.h	2787;"	d
AT91_CAM_IER_ERRO	at91/var/v3_0/include/var_io.h	2789;"	d
AT91_CAM_IER_FERR	at91/var/v3_0/include/var_io.h	2798;"	d
AT91_CAM_IER_MB0	at91/var/v3_0/include/var_io.h	2779;"	d
AT91_CAM_IER_MB1	at91/var/v3_0/include/var_io.h	2780;"	d
AT91_CAM_IER_MB2	at91/var/v3_0/include/var_io.h	2781;"	d
AT91_CAM_IER_MB3	at91/var/v3_0/include/var_io.h	2782;"	d
AT91_CAM_IER_MB4	at91/var/v3_0/include/var_io.h	2783;"	d
AT91_CAM_IER_MB5	at91/var/v3_0/include/var_io.h	2784;"	d
AT91_CAM_IER_MB6	at91/var/v3_0/include/var_io.h	2785;"	d
AT91_CAM_IER_MB7	at91/var/v3_0/include/var_io.h	2786;"	d
AT91_CAM_IER_OVLSY	at91/var/v3_0/include/var_io.h	2805;"	d
AT91_CAM_IER_SERR	at91/var/v3_0/include/var_io.h	2796;"	d
AT91_CAM_IER_SLEEP	at91/var/v3_0/include/var_io.h	2791;"	d
AT91_CAM_IER_TOVF	at91/var/v3_0/include/var_io.h	2793;"	d
AT91_CAM_IER_TSTP	at91/var/v3_0/include/var_io.h	2794;"	d
AT91_CAM_IER_WAKEUP	at91/var/v3_0/include/var_io.h	2792;"	d
AT91_CAM_IER_WARN	at91/var/v3_0/include/var_io.h	2788;"	d
AT91_CAM_MAM_MIDE	at91/var/v3_0/include/var_io.h	2843;"	d
AT91_CAM_MAM_MIDvA_MASK	at91/var/v3_0/include/var_io.h	2841;"	d
AT91_CAM_MAM_MIDvA_SHIFT	at91/var/v3_0/include/var_io.h	2842;"	d
AT91_CAM_MAM_MIDvB_MASK	at91/var/v3_0/include/var_io.h	2839;"	d
AT91_CAM_MAM_MIDvB_SHIFT	at91/var/v3_0/include/var_io.h	2840;"	d
AT91_CAM_MCR_MACR	at91/var/v3_0/include/var_io.h	2859;"	d
AT91_CAM_MCR_MDLC_MASK	at91/var/v3_0/include/var_io.h	2856;"	d
AT91_CAM_MCR_MDLC_SHIFT	at91/var/v3_0/include/var_io.h	2857;"	d
AT91_CAM_MCR_MRTR	at91/var/v3_0/include/var_io.h	2858;"	d
AT91_CAM_MCR_MTCR	at91/var/v3_0/include/var_io.h	2860;"	d
AT91_CAM_MMR_MOT_CONSUMER	at91/var/v3_0/include/var_io.h	2836;"	d
AT91_CAM_MMR_MOT_PRODUCER	at91/var/v3_0/include/var_io.h	2837;"	d
AT91_CAM_MMR_MOT_TRANSMIT	at91/var/v3_0/include/var_io.h	2835;"	d
AT91_CAM_MSR_MABT	at91/var/v3_0/include/var_io.h	2850;"	d
AT91_CAM_MSR_MDLC_MASK	at91/var/v3_0/include/var_io.h	2847;"	d
AT91_CAM_MSR_MDLC_SHIFT	at91/var/v3_0/include/var_io.h	2848;"	d
AT91_CAM_MSR_MMI	at91/var/v3_0/include/var_io.h	2852;"	d
AT91_CAM_MSR_MRDY	at91/var/v3_0/include/var_io.h	2851;"	d
AT91_CAM_MSR_MRTR	at91/var/v3_0/include/var_io.h	2849;"	d
AT91_CAM_SR_TBSY	at91/var/v3_0/include/var_io.h	2804;"	d
AT91_CAN	at91/at91sam7s/v3_0/include/plf_io.h	180;"	d
AT91_CAN	at91/var/v3_0/include/var_io.h	2766;"	d
AT91_CAN_ACR	at91/var/v3_0/include/var_io.h	2828;"	d
AT91_CAN_BR	at91/var/v3_0/include/var_io.h	2806;"	d
AT91_CAN_BR_BRP_MASK	at91/var/v3_0/include/var_io.h	2815;"	d
AT91_CAN_BR_BRP_SHIFT	at91/var/v3_0/include/var_io.h	2816;"	d
AT91_CAN_BR_PHASE1_MASK	at91/var/v3_0/include/var_io.h	2807;"	d
AT91_CAN_BR_PHASE1_SHIFT	at91/var/v3_0/include/var_io.h	2808;"	d
AT91_CAN_BR_PHASE2_MASK	at91/var/v3_0/include/var_io.h	2809;"	d
AT91_CAN_BR_PHASE2_SHIFT	at91/var/v3_0/include/var_io.h	2810;"	d
AT91_CAN_BR_PROPAG_MASK	at91/var/v3_0/include/var_io.h	2811;"	d
AT91_CAN_BR_PROPAG_SHIFT	at91/var/v3_0/include/var_io.h	2812;"	d
AT91_CAN_BR_SJW_MASK	at91/var/v3_0/include/var_io.h	2813;"	d
AT91_CAN_BR_SJW_SHIFT	at91/var/v3_0/include/var_io.h	2814;"	d
AT91_CAN_BR_SMP_ONCE	at91/var/v3_0/include/var_io.h	2817;"	d
AT91_CAN_BR_SMP_THRICE	at91/var/v3_0/include/var_io.h	2818;"	d
AT91_CAN_CANRX	at91/var/v3_0/include/var_io.h	548;"	d
AT91_CAN_CANTX	at91/var/v3_0/include/var_io.h	549;"	d
AT91_CAN_ECR	at91/var/v3_0/include/var_io.h	2821;"	d
AT91_CAN_ECR_REC_MASK	at91/var/v3_0/include/var_io.h	2822;"	d
AT91_CAN_ECR_REC_SHIFT	at91/var/v3_0/include/var_io.h	2823;"	d
AT91_CAN_ECR_TEC_MASK	at91/var/v3_0/include/var_io.h	2824;"	d
AT91_CAN_ECR_TEC_SHIFT	at91/var/v3_0/include/var_io.h	2825;"	d
AT91_CAN_IDR	at91/var/v3_0/include/var_io.h	2800;"	d
AT91_CAN_IER	at91/var/v3_0/include/var_io.h	2778;"	d
AT91_CAN_IMR	at91/var/v3_0/include/var_io.h	2801;"	d
AT91_CAN_MAM0	at91/var/v3_0/include/var_io.h	2838;"	d
AT91_CAN_MAM1	at91/var/v3_0/include/var_io.h	2862;"	d
AT91_CAN_MCR0	at91/var/v3_0/include/var_io.h	2855;"	d
AT91_CAN_MCR1	at91/var/v3_0/include/var_io.h	2868;"	d
AT91_CAN_MDH0	at91/var/v3_0/include/var_io.h	2854;"	d
AT91_CAN_MDH1	at91/var/v3_0/include/var_io.h	2867;"	d
AT91_CAN_MDL0	at91/var/v3_0/include/var_io.h	2853;"	d
AT91_CAN_MDL1	at91/var/v3_0/include/var_io.h	2866;"	d
AT91_CAN_MFID0	at91/var/v3_0/include/var_io.h	2845;"	d
AT91_CAN_MFID1	at91/var/v3_0/include/var_io.h	2864;"	d
AT91_CAN_MID0	at91/var/v3_0/include/var_io.h	2844;"	d
AT91_CAN_MID1	at91/var/v3_0/include/var_io.h	2863;"	d
AT91_CAN_MMR0	at91/var/v3_0/include/var_io.h	2829;"	d
AT91_CAN_MMR1	at91/var/v3_0/include/var_io.h	2861;"	d
AT91_CAN_MMR_MOT_DISABLED	at91/var/v3_0/include/var_io.h	2832;"	d
AT91_CAN_MMR_MOT_RECEPTION	at91/var/v3_0/include/var_io.h	2833;"	d
AT91_CAN_MMR_MOT_RECEPTION_OVER	at91/var/v3_0/include/var_io.h	2834;"	d
AT91_CAN_MMR_PRIOR_MASK	at91/var/v3_0/include/var_io.h	2830;"	d
AT91_CAN_MMR_PRIOR_SHIFT	at91/var/v3_0/include/var_io.h	2831;"	d
AT91_CAN_MR	at91/var/v3_0/include/var_io.h	2769;"	d
AT91_CAN_MR_ABM	at91/var/v3_0/include/var_io.h	2772;"	d
AT91_CAN_MR_CANEN	at91/var/v3_0/include/var_io.h	2770;"	d
AT91_CAN_MR_DRPT	at91/var/v3_0/include/var_io.h	2777;"	d
AT91_CAN_MR_LPM	at91/var/v3_0/include/var_io.h	2771;"	d
AT91_CAN_MR_OVL	at91/var/v3_0/include/var_io.h	2773;"	d
AT91_CAN_MR_TEOF	at91/var/v3_0/include/var_io.h	2774;"	d
AT91_CAN_MR_TIMFRZ	at91/var/v3_0/include/var_io.h	2776;"	d
AT91_CAN_MR_TTM	at91/var/v3_0/include/var_io.h	2775;"	d
AT91_CAN_MSR0	at91/var/v3_0/include/var_io.h	2846;"	d
AT91_CAN_MSR1	at91/var/v3_0/include/var_io.h	2865;"	d
AT91_CAN_SR	at91/var/v3_0/include/var_io.h	2802;"	d
AT91_CAN_SR_RBSY	at91/var/v3_0/include/var_io.h	2803;"	d
AT91_CAN_TCR	at91/var/v3_0/include/var_io.h	2826;"	d
AT91_CAN_TCR_TIMRST	at91/var/v3_0/include/var_io.h	2827;"	d
AT91_CAN_TIM	at91/var/v3_0/include/var_io.h	2819;"	d
AT91_CAN_TIMESTP	at91/var/v3_0/include/var_io.h	2820;"	d
AT91_CLKGEN	at91/jtst/v3_0/include/plf_io.h	68;"	d
AT91_CLKGEN_CLKDISABLE	at91/jtst/v3_0/include/plf_io.h	112;"	d
AT91_CLKGEN_CLKENABLE	at91/jtst/v3_0/include/plf_io.h	111;"	d
AT91_CLKGEN_CPTMAX0	at91/jtst/v3_0/include/plf_io.h	102;"	d
AT91_CLKGEN_CPTMAX1	at91/jtst/v3_0/include/plf_io.h	103;"	d
AT91_CLKGEN_CPTMAX2	at91/jtst/v3_0/include/plf_io.h	104;"	d
AT91_CLKGEN_CPTMAX3	at91/jtst/v3_0/include/plf_io.h	105;"	d
AT91_CLKGEN_CPTMAX4	at91/jtst/v3_0/include/plf_io.h	106;"	d
AT91_CLKGEN_CPTMAX5	at91/jtst/v3_0/include/plf_io.h	107;"	d
AT91_CLKGEN_CPTMAX6	at91/jtst/v3_0/include/plf_io.h	108;"	d
AT91_CLKGEN_CPTMAX7	at91/jtst/v3_0/include/plf_io.h	109;"	d
AT91_CLKGEN_CPTMAX8	at91/jtst/v3_0/include/plf_io.h	110;"	d
AT91_CLK_MCKO	at91/var/v3_0/include/var_io.h	1165;"	d
AT91_DBG	at91/var/v3_0/include/var_io.h	2091;"	d
AT91_DBG_BRGR	at91/var/v3_0/include/var_io.h	2121;"	d
AT91_DBG_C1R	at91/var/v3_0/include/var_io.h	2122;"	d
AT91_DBG_C1R_ARCH_AT75Cxx	at91/var/v3_0/include/var_io.h	2165;"	d
AT91_DBG_C1R_ARCH_AT91SAM7Axx	at91/var/v3_0/include/var_io.h	2172;"	d
AT91_DBG_C1R_ARCH_AT91SAM7Lxx	at91/var/v3_0/include/var_io.h	2176;"	d
AT91_DBG_C1R_ARCH_AT91SAM7SExx	at91/var/v3_0/include/var_io.h	2175;"	d
AT91_DBG_C1R_ARCH_AT91SAM7Sxx	at91/var/v3_0/include/var_io.h	2173;"	d
AT91_DBG_C1R_ARCH_AT91SAM7XC	at91/var/v3_0/include/var_io.h	2174;"	d
AT91_DBG_C1R_ARCH_AT91SAM7Xxx	at91/var/v3_0/include/var_io.h	2177;"	d
AT91_DBG_C1R_ARCH_AT91SAM9xx	at91/var/v3_0/include/var_io.h	2178;"	d
AT91_DBG_C1R_ARCH_AT91x34	at91/var/v3_0/include/var_io.h	2171;"	d
AT91_DBG_C1R_ARCH_AT91x40	at91/var/v3_0/include/var_io.h	2166;"	d
AT91_DBG_C1R_ARCH_AT91x42	at91/var/v3_0/include/var_io.h	2169;"	d
AT91_DBG_C1R_ARCH_AT91x55	at91/var/v3_0/include/var_io.h	2168;"	d
AT91_DBG_C1R_ARCH_AT91x63	at91/var/v3_0/include/var_io.h	2167;"	d
AT91_DBG_C1R_ARCH_AT91x92	at91/var/v3_0/include/var_io.h	2170;"	d
AT91_DBG_C1R_ARCH_MASK	at91/var/v3_0/include/var_io.h	2179;"	d
AT91_DBG_C1R_ARM7TDMI	at91/var/v3_0/include/var_io.h	2124;"	d
AT91_DBG_C1R_ARM920T	at91/var/v3_0/include/var_io.h	2125;"	d
AT91_DBG_C1R_ARM926EJ	at91/var/v3_0/include/var_io.h	2126;"	d
AT91_DBG_C1R_ARM945ES	at91/var/v3_0/include/var_io.h	2123;"	d
AT91_DBG_C1R_CPU_MASK	at91/var/v3_0/include/var_io.h	2127;"	d
AT91_DBG_C1R_EXT	at91/var/v3_0/include/var_io.h	2186;"	d
AT91_DBG_C1R_FLASH2_0K	at91/var/v3_0/include/var_io.h	2139;"	d
AT91_DBG_C1R_FLASH2_1024K	at91/var/v3_0/include/var_io.h	2147;"	d
AT91_DBG_C1R_FLASH2_128K	at91/var/v3_0/include/var_io.h	2144;"	d
AT91_DBG_C1R_FLASH2_16K	at91/var/v3_0/include/var_io.h	2141;"	d
AT91_DBG_C1R_FLASH2_2048K	at91/var/v3_0/include/var_io.h	2148;"	d
AT91_DBG_C1R_FLASH2_256K	at91/var/v3_0/include/var_io.h	2145;"	d
AT91_DBG_C1R_FLASH2_32K	at91/var/v3_0/include/var_io.h	2142;"	d
AT91_DBG_C1R_FLASH2_512K	at91/var/v3_0/include/var_io.h	2146;"	d
AT91_DBG_C1R_FLASH2_64K	at91/var/v3_0/include/var_io.h	2143;"	d
AT91_DBG_C1R_FLASH2_8K	at91/var/v3_0/include/var_io.h	2140;"	d
AT91_DBG_C1R_FLASH2_MASK	at91/var/v3_0/include/var_io.h	2149;"	d
AT91_DBG_C1R_FLASH_0K	at91/var/v3_0/include/var_io.h	2128;"	d
AT91_DBG_C1R_FLASH_1024K	at91/var/v3_0/include/var_io.h	2136;"	d
AT91_DBG_C1R_FLASH_128K	at91/var/v3_0/include/var_io.h	2133;"	d
AT91_DBG_C1R_FLASH_16K	at91/var/v3_0/include/var_io.h	2130;"	d
AT91_DBG_C1R_FLASH_2048K	at91/var/v3_0/include/var_io.h	2137;"	d
AT91_DBG_C1R_FLASH_256K	at91/var/v3_0/include/var_io.h	2134;"	d
AT91_DBG_C1R_FLASH_32K	at91/var/v3_0/include/var_io.h	2131;"	d
AT91_DBG_C1R_FLASH_512K	at91/var/v3_0/include/var_io.h	2135;"	d
AT91_DBG_C1R_FLASH_64K	at91/var/v3_0/include/var_io.h	2132;"	d
AT91_DBG_C1R_FLASH_8K	at91/var/v3_0/include/var_io.h	2129;"	d
AT91_DBG_C1R_FLASH_MASK	at91/var/v3_0/include/var_io.h	2138;"	d
AT91_DBG_C1R_NVPTYP_EFLASH	at91/var/v3_0/include/var_io.h	2183;"	d
AT91_DBG_C1R_NVPTYP_MASK	at91/var/v3_0/include/var_io.h	2185;"	d
AT91_DBG_C1R_NVPTYP_RLOCF	at91/var/v3_0/include/var_io.h	2181;"	d
AT91_DBG_C1R_NVPTYP_ROM	at91/var/v3_0/include/var_io.h	2180;"	d
AT91_DBG_C1R_NVPTYP_ROMFLASH	at91/var/v3_0/include/var_io.h	2184;"	d
AT91_DBG_C1R_NVPTYP_SRAMROM	at91/var/v3_0/include/var_io.h	2182;"	d
AT91_DBG_C1R_SRAM_112K	at91/var/v3_0/include/var_io.h	2152;"	d
AT91_DBG_C1R_SRAM_128K	at91/var/v3_0/include/var_io.h	2160;"	d
AT91_DBG_C1R_SRAM_160K	at91/var/v3_0/include/var_io.h	2155;"	d
AT91_DBG_C1R_SRAM_16K	at91/var/v3_0/include/var_io.h	2157;"	d
AT91_DBG_C1R_SRAM_1K	at91/var/v3_0/include/var_io.h	2150;"	d
AT91_DBG_C1R_SRAM_256K	at91/var/v3_0/include/var_io.h	2161;"	d
AT91_DBG_C1R_SRAM_2K	at91/var/v3_0/include/var_io.h	2151;"	d
AT91_DBG_C1R_SRAM_32K	at91/var/v3_0/include/var_io.h	2158;"	d
AT91_DBG_C1R_SRAM_4K	at91/var/v3_0/include/var_io.h	2153;"	d
AT91_DBG_C1R_SRAM_512K	at91/var/v3_0/include/var_io.h	2163;"	d
AT91_DBG_C1R_SRAM_64K	at91/var/v3_0/include/var_io.h	2159;"	d
AT91_DBG_C1R_SRAM_80K	at91/var/v3_0/include/var_io.h	2154;"	d
AT91_DBG_C1R_SRAM_8K	at91/var/v3_0/include/var_io.h	2156;"	d
AT91_DBG_C1R_SRAM_96K	at91/var/v3_0/include/var_io.h	2162;"	d
AT91_DBG_C1R_SRAM_MASK	at91/var/v3_0/include/var_io.h	2164;"	d
AT91_DBG_C2R	at91/var/v3_0/include/var_io.h	2187;"	d
AT91_DBG_CR	at91/var/v3_0/include/var_io.h	2094;"	d
AT91_DBG_CR_RSTRX	at91/var/v3_0/include/var_io.h	2095;"	d
AT91_DBG_CR_RSTSTA	at91/var/v3_0/include/var_io.h	2101;"	d
AT91_DBG_CR_RSTTX	at91/var/v3_0/include/var_io.h	2096;"	d
AT91_DBG_CR_RXDIS	at91/var/v3_0/include/var_io.h	2098;"	d
AT91_DBG_CR_RXEN	at91/var/v3_0/include/var_io.h	2097;"	d
AT91_DBG_CR_TXDIS	at91/var/v3_0/include/var_io.h	2100;"	d
AT91_DBG_CR_TXEN	at91/var/v3_0/include/var_io.h	2099;"	d
AT91_DBG_CSR	at91/var/v3_0/include/var_io.h	2116;"	d
AT91_DBG_CSR_RXRDY	at91/var/v3_0/include/var_io.h	2117;"	d
AT91_DBG_CSR_TXRDY	at91/var/v3_0/include/var_io.h	2118;"	d
AT91_DBG_DRXD	at91/var/v3_0/include/var_io.h	392;"	d
AT91_DBG_DRXD	at91/var/v3_0/include/var_io.h	556;"	d
AT91_DBG_DRXD	at91/var/v3_0/include/var_io.h	763;"	d
AT91_DBG_DTXD	at91/var/v3_0/include/var_io.h	393;"	d
AT91_DBG_DTXD	at91/var/v3_0/include/var_io.h	557;"	d
AT91_DBG_DTXD	at91/var/v3_0/include/var_io.h	764;"	d
AT91_DBG_FNTR	at91/var/v3_0/include/var_io.h	2188;"	d
AT91_DBG_IDR	at91/var/v3_0/include/var_io.h	2114;"	d
AT91_DBG_IER	at91/var/v3_0/include/var_io.h	2113;"	d
AT91_DBG_IMR	at91/var/v3_0/include/var_io.h	2115;"	d
AT91_DBG_MR	at91/var/v3_0/include/var_io.h	2102;"	d
AT91_DBG_MR_CHMODE_AUTO	at91/var/v3_0/include/var_io.h	2110;"	d
AT91_DBG_MR_CHMODE_LOCAL	at91/var/v3_0/include/var_io.h	2111;"	d
AT91_DBG_MR_CHMODE_NORMAL	at91/var/v3_0/include/var_io.h	2109;"	d
AT91_DBG_MR_CHMODE_REMOTE	at91/var/v3_0/include/var_io.h	2112;"	d
AT91_DBG_MR_PAR_EVEN	at91/var/v3_0/include/var_io.h	2103;"	d
AT91_DBG_MR_PAR_MARK	at91/var/v3_0/include/var_io.h	2106;"	d
AT91_DBG_MR_PAR_MULTI	at91/var/v3_0/include/var_io.h	2108;"	d
AT91_DBG_MR_PAR_NONE	at91/var/v3_0/include/var_io.h	2107;"	d
AT91_DBG_MR_PAR_ODD	at91/var/v3_0/include/var_io.h	2104;"	d
AT91_DBG_MR_PAR_SPACE	at91/var/v3_0/include/var_io.h	2105;"	d
AT91_DBG_PTCR	at91/var/v3_0/include/var_io.h	2197;"	d
AT91_DBG_PTSR	at91/var/v3_0/include/var_io.h	2198;"	d
AT91_DBG_RCR	at91/var/v3_0/include/var_io.h	2190;"	d
AT91_DBG_RHR	at91/var/v3_0/include/var_io.h	2119;"	d
AT91_DBG_RNCR	at91/var/v3_0/include/var_io.h	2194;"	d
AT91_DBG_RNPR	at91/var/v3_0/include/var_io.h	2193;"	d
AT91_DBG_RPR	at91/var/v3_0/include/var_io.h	2189;"	d
AT91_DBG_TCR	at91/var/v3_0/include/var_io.h	2192;"	d
AT91_DBG_THR	at91/var/v3_0/include/var_io.h	2120;"	d
AT91_DBG_TNCR	at91/var/v3_0/include/var_io.h	2196;"	d
AT91_DBG_TNPR	at91/var/v3_0/include/var_io.h	2195;"	d
AT91_DBG_TPR	at91/var/v3_0/include/var_io.h	2191;"	d
AT91_EBI	at91/jtst/v3_0/include/plf_io.h	66;"	d
AT91_EBI	at91/var/v3_0/include/var_io.h	1482;"	d
AT91_EBI	at91/var/v3_0/include/var_io.h	1532;"	d
AT91_EBI_A0_NBS0	at91/var/v3_0/include/var_io.h	788;"	d
AT91_EBI_A0_NBS0X	at91/var/v3_0/include/var_io.h	941;"	d
AT91_EBI_A10	at91/var/v3_0/include/var_io.h	798;"	d
AT91_EBI_A10X	at91/var/v3_0/include/var_io.h	951;"	d
AT91_EBI_A11	at91/var/v3_0/include/var_io.h	799;"	d
AT91_EBI_A11X	at91/var/v3_0/include/var_io.h	952;"	d
AT91_EBI_A12	at91/var/v3_0/include/var_io.h	800;"	d
AT91_EBI_A12X	at91/var/v3_0/include/var_io.h	953;"	d
AT91_EBI_A13	at91/var/v3_0/include/var_io.h	801;"	d
AT91_EBI_A13X	at91/var/v3_0/include/var_io.h	954;"	d
AT91_EBI_A14	at91/var/v3_0/include/var_io.h	802;"	d
AT91_EBI_A14X	at91/var/v3_0/include/var_io.h	955;"	d
AT91_EBI_A15	at91/var/v3_0/include/var_io.h	803;"	d
AT91_EBI_A15X	at91/var/v3_0/include/var_io.h	956;"	d
AT91_EBI_A16_BA0	at91/var/v3_0/include/var_io.h	804;"	d
AT91_EBI_A16_BA0X	at91/var/v3_0/include/var_io.h	957;"	d
AT91_EBI_A17_BA1	at91/var/v3_0/include/var_io.h	805;"	d
AT91_EBI_A17_BA1X	at91/var/v3_0/include/var_io.h	959;"	d
AT91_EBI_A18	at91/var/v3_0/include/var_io.h	1063;"	d
AT91_EBI_A19	at91/var/v3_0/include/var_io.h	1064;"	d
AT91_EBI_A1_NBS2	at91/var/v3_0/include/var_io.h	789;"	d
AT91_EBI_A1_NBS2X	at91/var/v3_0/include/var_io.h	942;"	d
AT91_EBI_A2	at91/var/v3_0/include/var_io.h	790;"	d
AT91_EBI_A20	at91/var/v3_0/include/var_io.h	1065;"	d
AT91_EBI_A21_NANDALE	at91/var/v3_0/include/var_io.h	1066;"	d
AT91_EBI_A22_REG_NANDCLE	at91/var/v3_0/include/var_io.h	1069;"	d
AT91_EBI_A2X	at91/var/v3_0/include/var_io.h	943;"	d
AT91_EBI_A3	at91/var/v3_0/include/var_io.h	791;"	d
AT91_EBI_A3X	at91/var/v3_0/include/var_io.h	944;"	d
AT91_EBI_A4	at91/var/v3_0/include/var_io.h	792;"	d
AT91_EBI_A4X	at91/var/v3_0/include/var_io.h	945;"	d
AT91_EBI_A5	at91/var/v3_0/include/var_io.h	793;"	d
AT91_EBI_A5X	at91/var/v3_0/include/var_io.h	946;"	d
AT91_EBI_A6	at91/var/v3_0/include/var_io.h	794;"	d
AT91_EBI_A6X	at91/var/v3_0/include/var_io.h	947;"	d
AT91_EBI_A7	at91/var/v3_0/include/var_io.h	795;"	d
AT91_EBI_A7X	at91/var/v3_0/include/var_io.h	948;"	d
AT91_EBI_A8	at91/var/v3_0/include/var_io.h	796;"	d
AT91_EBI_A8X	at91/var/v3_0/include/var_io.h	949;"	d
AT91_EBI_A9	at91/var/v3_0/include/var_io.h	797;"	d
AT91_EBI_A9X	at91/var/v3_0/include/var_io.h	950;"	d
AT91_EBI_CAS	at91/var/v3_0/include/var_io.h	825;"	d
AT91_EBI_CFNRW	at91/var/v3_0/include/var_io.h	1073;"	d
AT91_EBI_CSA	at91/var/v3_0/include/var_io.h	1535;"	d
AT91_EBI_CSA_CS1A	at91/var/v3_0/include/var_io.h	1536;"	d
AT91_EBI_CSA_CS2A	at91/var/v3_0/include/var_io.h	1538;"	d
AT91_EBI_CSA_CS3A	at91/var/v3_0/include/var_io.h	1542;"	d
AT91_EBI_CSA_CS4A	at91/var/v3_0/include/var_io.h	1544;"	d
AT91_EBI_CSA_NWPC	at91/var/v3_0/include/var_io.h	1548;"	d
AT91_EBI_CSR0	at91/var/v3_0/include/var_io.h	1485;"	d
AT91_EBI_CSR1	at91/var/v3_0/include/var_io.h	1486;"	d
AT91_EBI_CSR2	at91/var/v3_0/include/var_io.h	1487;"	d
AT91_EBI_CSR3	at91/var/v3_0/include/var_io.h	1488;"	d
AT91_EBI_CSR4	at91/var/v3_0/include/var_io.h	1489;"	d
AT91_EBI_CSR5	at91/var/v3_0/include/var_io.h	1490;"	d
AT91_EBI_CSR6	at91/var/v3_0/include/var_io.h	1491;"	d
AT91_EBI_CSR7	at91/var/v3_0/include/var_io.h	1492;"	d
AT91_EBI_CSR_BA	at91/var/v3_0/include/var_io.h	1518;"	d
AT91_EBI_CSR_BAT	at91/var/v3_0/include/var_io.h	1516;"	d
AT91_EBI_CSR_CSEN	at91/var/v3_0/include/var_io.h	1517;"	d
AT91_EBI_CSR_DBW_16	at91/var/v3_0/include/var_io.h	1493;"	d
AT91_EBI_CSR_DBW_8	at91/var/v3_0/include/var_io.h	1494;"	d
AT91_EBI_CSR_NWS_1	at91/var/v3_0/include/var_io.h	1495;"	d
AT91_EBI_CSR_NWS_2	at91/var/v3_0/include/var_io.h	1496;"	d
AT91_EBI_CSR_NWS_3	at91/var/v3_0/include/var_io.h	1497;"	d
AT91_EBI_CSR_NWS_4	at91/var/v3_0/include/var_io.h	1498;"	d
AT91_EBI_CSR_NWS_5	at91/var/v3_0/include/var_io.h	1499;"	d
AT91_EBI_CSR_NWS_6	at91/var/v3_0/include/var_io.h	1500;"	d
AT91_EBI_CSR_NWS_7	at91/var/v3_0/include/var_io.h	1501;"	d
AT91_EBI_CSR_NWS_8	at91/var/v3_0/include/var_io.h	1502;"	d
AT91_EBI_CSR_PAGES_16M	at91/var/v3_0/include/var_io.h	1506;"	d
AT91_EBI_CSR_PAGES_1M	at91/var/v3_0/include/var_io.h	1504;"	d
AT91_EBI_CSR_PAGES_4M	at91/var/v3_0/include/var_io.h	1505;"	d
AT91_EBI_CSR_PAGES_64M	at91/var/v3_0/include/var_io.h	1507;"	d
AT91_EBI_CSR_TDF_0	at91/var/v3_0/include/var_io.h	1508;"	d
AT91_EBI_CSR_TDF_1	at91/var/v3_0/include/var_io.h	1509;"	d
AT91_EBI_CSR_TDF_2	at91/var/v3_0/include/var_io.h	1510;"	d
AT91_EBI_CSR_TDF_3	at91/var/v3_0/include/var_io.h	1511;"	d
AT91_EBI_CSR_TDF_4	at91/var/v3_0/include/var_io.h	1512;"	d
AT91_EBI_CSR_TDF_5	at91/var/v3_0/include/var_io.h	1513;"	d
AT91_EBI_CSR_TDF_6	at91/var/v3_0/include/var_io.h	1514;"	d
AT91_EBI_CSR_TDF_7	at91/var/v3_0/include/var_io.h	1515;"	d
AT91_EBI_CSR_WSE	at91/var/v3_0/include/var_io.h	1503;"	d
AT91_EBI_D0	at91/var/v3_0/include/var_io.h	1047;"	d
AT91_EBI_D1	at91/var/v3_0/include/var_io.h	1048;"	d
AT91_EBI_D10	at91/var/v3_0/include/var_io.h	1057;"	d
AT91_EBI_D11	at91/var/v3_0/include/var_io.h	1058;"	d
AT91_EBI_D12	at91/var/v3_0/include/var_io.h	1059;"	d
AT91_EBI_D13	at91/var/v3_0/include/var_io.h	1060;"	d
AT91_EBI_D14	at91/var/v3_0/include/var_io.h	1061;"	d
AT91_EBI_D15	at91/var/v3_0/include/var_io.h	1062;"	d
AT91_EBI_D16	at91/var/v3_0/include/var_io.h	961;"	d
AT91_EBI_D17	at91/var/v3_0/include/var_io.h	962;"	d
AT91_EBI_D18	at91/var/v3_0/include/var_io.h	963;"	d
AT91_EBI_D19	at91/var/v3_0/include/var_io.h	964;"	d
AT91_EBI_D2	at91/var/v3_0/include/var_io.h	1049;"	d
AT91_EBI_D20	at91/var/v3_0/include/var_io.h	965;"	d
AT91_EBI_D21	at91/var/v3_0/include/var_io.h	966;"	d
AT91_EBI_D22	at91/var/v3_0/include/var_io.h	967;"	d
AT91_EBI_D23	at91/var/v3_0/include/var_io.h	968;"	d
AT91_EBI_D24	at91/var/v3_0/include/var_io.h	969;"	d
AT91_EBI_D25	at91/var/v3_0/include/var_io.h	970;"	d
AT91_EBI_D26	at91/var/v3_0/include/var_io.h	971;"	d
AT91_EBI_D27	at91/var/v3_0/include/var_io.h	972;"	d
AT91_EBI_D28	at91/var/v3_0/include/var_io.h	973;"	d
AT91_EBI_D29	at91/var/v3_0/include/var_io.h	974;"	d
AT91_EBI_D3	at91/var/v3_0/include/var_io.h	1050;"	d
AT91_EBI_D30	at91/var/v3_0/include/var_io.h	827;"	d
AT91_EBI_D31	at91/var/v3_0/include/var_io.h	828;"	d
AT91_EBI_D4	at91/var/v3_0/include/var_io.h	1051;"	d
AT91_EBI_D5	at91/var/v3_0/include/var_io.h	1052;"	d
AT91_EBI_D6	at91/var/v3_0/include/var_io.h	1053;"	d
AT91_EBI_D7	at91/var/v3_0/include/var_io.h	1054;"	d
AT91_EBI_D8	at91/var/v3_0/include/var_io.h	1055;"	d
AT91_EBI_D9	at91/var/v3_0/include/var_io.h	1056;"	d
AT91_EBI_MCR	at91/var/v3_0/include/var_io.h	1521;"	d
AT91_EBI_MCR_ALE_16M	at91/var/v3_0/include/var_io.h	1522;"	d
AT91_EBI_MCR_ALE_1M	at91/var/v3_0/include/var_io.h	1526;"	d
AT91_EBI_MCR_ALE_2M	at91/var/v3_0/include/var_io.h	1525;"	d
AT91_EBI_MCR_ALE_4M	at91/var/v3_0/include/var_io.h	1524;"	d
AT91_EBI_MCR_ALE_8M	at91/var/v3_0/include/var_io.h	1523;"	d
AT91_EBI_MCR_DRP	at91/var/v3_0/include/var_io.h	1527;"	d
AT91_EBI_NANDOE	at91/var/v3_0/include/var_io.h	1086;"	d
AT91_EBI_NANDWE	at91/var/v3_0/include/var_io.h	1087;"	d
AT91_EBI_NBS3_CFIOW	at91/var/v3_0/include/var_io.h	806;"	d
AT91_EBI_NCS0	at91/var/v3_0/include/var_io.h	1095;"	d
AT91_EBI_NCS1_SDCS	at91/var/v3_0/include/var_io.h	822;"	d
AT91_EBI_NCS2_CFCS1	at91/var/v3_0/include/var_io.h	810;"	d
AT91_EBI_NCS3_NANDCS	at91/var/v3_0/include/var_io.h	1082;"	d
AT91_EBI_NCS4_CFCS0	at91/var/v3_0/include/var_io.h	808;"	d
AT91_EBI_NCS5_CFCE1	at91/var/v3_0/include/var_io.h	814;"	d
AT91_EBI_NCS6_CFCE2	at91/var/v3_0/include/var_io.h	812;"	d
AT91_EBI_NCS7	at91/var/v3_0/include/var_io.h	1088;"	d
AT91_EBI_NRD_CFOE	at91/var/v3_0/include/var_io.h	1093;"	d
AT91_EBI_NWAIT	at91/var/v3_0/include/var_io.h	1085;"	d
AT91_EBI_NWR0_NWE_CFWE	at91/var/v3_0/include/var_io.h	1089;"	d
AT91_EBI_NWR1_NBS1_CFIOR	at91/var/v3_0/include/var_io.h	816;"	d
AT91_EBI_RAS	at91/var/v3_0/include/var_io.h	826;"	d
AT91_EBI_RCR	at91/var/v3_0/include/var_io.h	1519;"	d
AT91_EBI_RCR_RCB	at91/var/v3_0/include/var_io.h	1520;"	d
AT91_EBI_SDA10	at91/var/v3_0/include/var_io.h	820;"	d
AT91_EBI_SDCKE	at91/var/v3_0/include/var_io.h	821;"	d
AT91_EBI_SDWE	at91/var/v3_0/include/var_io.h	824;"	d
AT91_EBI_SMC	at91/var/v3_0/include/var_io.h	1550;"	d
AT91_EBI_SMC_CSR	at91/var/v3_0/include/var_io.h	1551;"	d
AT91_EBI_SMC_CSR_ACSS	at91/var/v3_0/include/var_io.h	1572;"	d
AT91_EBI_SMC_CSR_ACSS_MASK	at91/var/v3_0/include/var_io.h	1570;"	d
AT91_EBI_SMC_CSR_BAT_1x16	at91/var/v3_0/include/var_io.h	1563;"	d
AT91_EBI_SMC_CSR_BAT_2x8	at91/var/v3_0/include/var_io.h	1561;"	d
AT91_EBI_SMC_CSR_DBW_16	at91/var/v3_0/include/var_io.h	1566;"	d
AT91_EBI_SMC_CSR_DBW_8	at91/var/v3_0/include/var_io.h	1567;"	d
AT91_EBI_SMC_CSR_DBW_MASK	at91/var/v3_0/include/var_io.h	1565;"	d
AT91_EBI_SMC_CSR_DRP_EARLY	at91/var/v3_0/include/var_io.h	1569;"	d
AT91_EBI_SMC_CSR_DRP_STD	at91/var/v3_0/include/var_io.h	1568;"	d
AT91_EBI_SMC_CSR_NWS	at91/var/v3_0/include/var_io.h	1553;"	d
AT91_EBI_SMC_CSR_NWS_MASK	at91/var/v3_0/include/var_io.h	1552;"	d
AT91_EBI_SMC_CSR_RWHOLD	at91/var/v3_0/include/var_io.h	1586;"	d
AT91_EBI_SMC_CSR_RWHOLD_MASK	at91/var/v3_0/include/var_io.h	1583;"	d
AT91_EBI_SMC_CSR_RWSETUP	at91/var/v3_0/include/var_io.h	1579;"	d
AT91_EBI_SMC_CSR_RWSETUP_MASK	at91/var/v3_0/include/var_io.h	1576;"	d
AT91_EBI_SMC_CSR_TDF	at91/var/v3_0/include/var_io.h	1558;"	d
AT91_EBI_SMC_CSR_TDF_MASK	at91/var/v3_0/include/var_io.h	1557;"	d
AT91_EBI_SMC_CSR_WSEN	at91/var/v3_0/include/var_io.h	1556;"	d
AT91_EMAC	at91/at91sam7s/v3_0/include/plf_io.h	176;"	d
AT91_EMAC	at91/var/v3_0/include/var_io.h	2445;"	d
AT91_EMAC_ALE	at91/var/v3_0/include/var_io.h	2542;"	d
AT91_EMAC_CSE	at91/var/v3_0/include/var_io.h	2547;"	d
AT91_EMAC_DTR	at91/var/v3_0/include/var_io.h	2543;"	d
AT91_EMAC_ECOL	at91/var/v3_0/include/var_io.h	599;"	d
AT91_EMAC_ECRS	at91/var/v3_0/include/var_io.h	586;"	d
AT91_EMAC_ECRSDV	at91/var/v3_0/include/var_io.h	597;"	d
AT91_EMAC_EF100	at91/var/v3_0/include/var_io.h	601;"	d
AT91_EMAC_ELE	at91/var/v3_0/include/var_io.h	2551;"	d
AT91_EMAC_EMDC	at91/var/v3_0/include/var_io.h	590;"	d
AT91_EMAC_EMDIO	at91/var/v3_0/include/var_io.h	591;"	d
AT91_EMAC_EREFCK	at91/var/v3_0/include/var_io.h	582;"	d
AT91_EMAC_ERX0	at91/var/v3_0/include/var_io.h	587;"	d
AT91_EMAC_ERX1	at91/var/v3_0/include/var_io.h	588;"	d
AT91_EMAC_ERX2	at91/var/v3_0/include/var_io.h	595;"	d
AT91_EMAC_ERX3	at91/var/v3_0/include/var_io.h	596;"	d
AT91_EMAC_ERXCK	at91/var/v3_0/include/var_io.h	600;"	d
AT91_EMAC_ERXDV	at91/var/v3_0/include/var_io.h	598;"	d
AT91_EMAC_ERXER	at91/var/v3_0/include/var_io.h	589;"	d
AT91_EMAC_ETX0	at91/var/v3_0/include/var_io.h	584;"	d
AT91_EMAC_ETX1	at91/var/v3_0/include/var_io.h	585;"	d
AT91_EMAC_ETX2	at91/var/v3_0/include/var_io.h	592;"	d
AT91_EMAC_ETX3	at91/var/v3_0/include/var_io.h	593;"	d
AT91_EMAC_ETXEN	at91/var/v3_0/include/var_io.h	583;"	d
AT91_EMAC_ETXER	at91/var/v3_0/include/var_io.h	594;"	d
AT91_EMAC_FCSE	at91/var/v3_0/include/var_io.h	2541;"	d
AT91_EMAC_FRO	at91/var/v3_0/include/var_io.h	2540;"	d
AT91_EMAC_FTO	at91/var/v3_0/include/var_io.h	2537;"	d
AT91_EMAC_HRB	at91/var/v3_0/include/var_io.h	2557;"	d
AT91_EMAC_HRT	at91/var/v3_0/include/var_io.h	2558;"	d
AT91_EMAC_IDR	at91/var/v3_0/include/var_io.h	2517;"	d
AT91_EMAC_IER	at91/var/v3_0/include/var_io.h	2516;"	d
AT91_EMAC_IMR	at91/var/v3_0/include/var_io.h	2518;"	d
AT91_EMAC_ISR	at91/var/v3_0/include/var_io.h	2503;"	d
AT91_EMAC_ISR_DONE	at91/var/v3_0/include/var_io.h	2504;"	d
AT91_EMAC_ISR_HRESP	at91/var/v3_0/include/var_io.h	2515;"	d
AT91_EMAC_ISR_LINK	at91/var/v3_0/include/var_io.h	2513;"	d
AT91_EMAC_ISR_RBNA	at91/var/v3_0/include/var_io.h	2506;"	d
AT91_EMAC_ISR_RCOM	at91/var/v3_0/include/var_io.h	2505;"	d
AT91_EMAC_ISR_ROVR	at91/var/v3_0/include/var_io.h	2514;"	d
AT91_EMAC_ISR_RTRY	at91/var/v3_0/include/var_io.h	2509;"	d
AT91_EMAC_ISR_TBRE	at91/var/v3_0/include/var_io.h	2510;"	d
AT91_EMAC_ISR_TCOM	at91/var/v3_0/include/var_io.h	2511;"	d
AT91_EMAC_ISR_TIDLE	at91/var/v3_0/include/var_io.h	2512;"	d
AT91_EMAC_ISR_TOVR	at91/var/v3_0/include/var_io.h	2507;"	d
AT91_EMAC_ISR_TUND	at91/var/v3_0/include/var_io.h	2508;"	d
AT91_EMAC_LCOL	at91/var/v3_0/include/var_io.h	2544;"	d
AT91_EMAC_MAN	at91/var/v3_0/include/var_io.h	2520;"	d
AT91_EMAC_MAN_CODE	at91/var/v3_0/include/var_io.h	2522;"	d
AT91_EMAC_MAN_DATA	at91/var/v3_0/include/var_io.h	2532;"	d
AT91_EMAC_MAN_DATA_MASK	at91/var/v3_0/include/var_io.h	2521;"	d
AT91_EMAC_MAN_PHYA	at91/var/v3_0/include/var_io.h	2530;"	d
AT91_EMAC_MAN_PHY_MASK	at91/var/v3_0/include/var_io.h	2525;"	d
AT91_EMAC_MAN_PHY_SHIFT	at91/var/v3_0/include/var_io.h	2526;"	d
AT91_EMAC_MAN_RD	at91/var/v3_0/include/var_io.h	2527;"	d
AT91_EMAC_MAN_REGA	at91/var/v3_0/include/var_io.h	2531;"	d
AT91_EMAC_MAN_REGA_MASK	at91/var/v3_0/include/var_io.h	2523;"	d
AT91_EMAC_MAN_REGA_SHIFT	at91/var/v3_0/include/var_io.h	2524;"	d
AT91_EMAC_MAN_SOF	at91/var/v3_0/include/var_io.h	2529;"	d
AT91_EMAC_MAN_WR	at91/var/v3_0/include/var_io.h	2528;"	d
AT91_EMAC_MCF	at91/var/v3_0/include/var_io.h	2539;"	d
AT91_EMAC_NCFG	at91/var/v3_0/include/var_io.h	2461;"	d
AT91_EMAC_NCFG_BIG	at91/var/v3_0/include/var_io.h	2470;"	d
AT91_EMAC_NCFG_BR	at91/var/v3_0/include/var_io.h	2465;"	d
AT91_EMAC_NCFG_CAF	at91/var/v3_0/include/var_io.h	2466;"	d
AT91_EMAC_NCFG_CLK_HCLK_16	at91/var/v3_0/include/var_io.h	2473;"	d
AT91_EMAC_NCFG_CLK_HCLK_32	at91/var/v3_0/include/var_io.h	2474;"	d
AT91_EMAC_NCFG_CLK_HCLK_64	at91/var/v3_0/include/var_io.h	2475;"	d
AT91_EMAC_NCFG_CLK_HCLK_8	at91/var/v3_0/include/var_io.h	2472;"	d
AT91_EMAC_NCFG_CLK_MASK	at91/var/v3_0/include/var_io.h	2476;"	d
AT91_EMAC_NCFG_CLK_MII	at91/var/v3_0/include/var_io.h	2479;"	d
AT91_EMAC_NCFG_CLK_RMII	at91/var/v3_0/include/var_io.h	2478;"	d
AT91_EMAC_NCFG_CLK_RTY	at91/var/v3_0/include/var_io.h	2477;"	d
AT91_EMAC_NCFG_EAE	at91/var/v3_0/include/var_io.h	2471;"	d
AT91_EMAC_NCFG_FD	at91/var/v3_0/include/var_io.h	2464;"	d
AT91_EMAC_NCFG_MTI	at91/var/v3_0/include/var_io.h	2468;"	d
AT91_EMAC_NCFG_NBC	at91/var/v3_0/include/var_io.h	2467;"	d
AT91_EMAC_NCFG_RLCE	at91/var/v3_0/include/var_io.h	2480;"	d
AT91_EMAC_NCFG_SPD_100Mbps	at91/var/v3_0/include/var_io.h	2463;"	d
AT91_EMAC_NCFG_SPD_10Mbps	at91/var/v3_0/include/var_io.h	2462;"	d
AT91_EMAC_NCFG_UNI	at91/var/v3_0/include/var_io.h	2469;"	d
AT91_EMAC_NCR	at91/var/v3_0/include/var_io.h	2448;"	d
AT91_EMAC_NCR_BP	at91/var/v3_0/include/var_io.h	2457;"	d
AT91_EMAC_NCR_CSR	at91/var/v3_0/include/var_io.h	2454;"	d
AT91_EMAC_NCR_ISR	at91/var/v3_0/include/var_io.h	2455;"	d
AT91_EMAC_NCR_LB	at91/var/v3_0/include/var_io.h	2449;"	d
AT91_EMAC_NCR_LBL	at91/var/v3_0/include/var_io.h	2450;"	d
AT91_EMAC_NCR_MPE	at91/var/v3_0/include/var_io.h	2453;"	d
AT91_EMAC_NCR_RE	at91/var/v3_0/include/var_io.h	2451;"	d
AT91_EMAC_NCR_THALT	at91/var/v3_0/include/var_io.h	2459;"	d
AT91_EMAC_NCR_TSTART	at91/var/v3_0/include/var_io.h	2458;"	d
AT91_EMAC_NCR_TX	at91/var/v3_0/include/var_io.h	2452;"	d
AT91_EMAC_NCR_WES	at91/var/v3_0/include/var_io.h	2456;"	d
AT91_EMAC_NSR	at91/var/v3_0/include/var_io.h	2482;"	d
AT91_EMAC_NSR_IDLE	at91/var/v3_0/include/var_io.h	2484;"	d
AT91_EMAC_NSR_MDIO_MASK	at91/var/v3_0/include/var_io.h	2483;"	d
AT91_EMAC_PFR	at91/var/v3_0/include/var_io.h	2536;"	d
AT91_EMAC_PTR	at91/var/v3_0/include/var_io.h	2535;"	d
AT91_EMAC_RBD_ADDR	at91/var/v3_0/include/var_io.h	2574;"	d
AT91_EMAC_RBD_ADDR_MASK	at91/var/v3_0/include/var_io.h	2575;"	d
AT91_EMAC_RBD_ADDR_OWNER_EMAC	at91/var/v3_0/include/var_io.h	2576;"	d
AT91_EMAC_RBD_ADDR_OWNER_SW	at91/var/v3_0/include/var_io.h	2577;"	d
AT91_EMAC_RBD_ADDR_WRAP	at91/var/v3_0/include/var_io.h	2578;"	d
AT91_EMAC_RBD_SR	at91/var/v3_0/include/var_io.h	2579;"	d
AT91_EMAC_RBD_SR_BROADCAST	at91/var/v3_0/include/var_io.h	2596;"	d
AT91_EMAC_RBD_SR_CFI	at91/var/v3_0/include/var_io.h	2583;"	d
AT91_EMAC_RBD_SR_EOF	at91/var/v3_0/include/var_io.h	2582;"	d
AT91_EMAC_RBD_SR_EXTNM	at91/var/v3_0/include/var_io.h	2593;"	d
AT91_EMAC_RBD_SR_LEN_MASK	at91/var/v3_0/include/var_io.h	2580;"	d
AT91_EMAC_RBD_SR_MULTICAST	at91/var/v3_0/include/var_io.h	2595;"	d
AT91_EMAC_RBD_SR_SA1M	at91/var/v3_0/include/var_io.h	2592;"	d
AT91_EMAC_RBD_SR_SA2M	at91/var/v3_0/include/var_io.h	2591;"	d
AT91_EMAC_RBD_SR_SA3M	at91/var/v3_0/include/var_io.h	2590;"	d
AT91_EMAC_RBD_SR_SA4M	at91/var/v3_0/include/var_io.h	2589;"	d
AT91_EMAC_RBD_SR_SOF	at91/var/v3_0/include/var_io.h	2581;"	d
AT91_EMAC_RBD_SR_TYPE_ID	at91/var/v3_0/include/var_io.h	2588;"	d
AT91_EMAC_RBD_SR_UNICAST	at91/var/v3_0/include/var_io.h	2594;"	d
AT91_EMAC_RBQP	at91/var/v3_0/include/var_io.h	2495;"	d
AT91_EMAC_RDB_SR_PRIORTY_TAG	at91/var/v3_0/include/var_io.h	2586;"	d
AT91_EMAC_RDB_SR_VLAN_MASK	at91/var/v3_0/include/var_io.h	2585;"	d
AT91_EMAC_RDB_SR_VLAN_SHIFT	at91/var/v3_0/include/var_io.h	2584;"	d
AT91_EMAC_RDB_SR_VLAN_TAG	at91/var/v3_0/include/var_io.h	2587;"	d
AT91_EMAC_RJE	at91/var/v3_0/include/var_io.h	2552;"	d
AT91_EMAC_RLE	at91/var/v3_0/include/var_io.h	2555;"	d
AT91_EMAC_ROV	at91/var/v3_0/include/var_io.h	2549;"	d
AT91_EMAC_RRE	at91/var/v3_0/include/var_io.h	2548;"	d
AT91_EMAC_RSE	at91/var/v3_0/include/var_io.h	2550;"	d
AT91_EMAC_RSR	at91/var/v3_0/include/var_io.h	2498;"	d
AT91_EMAC_RSR_BNA	at91/var/v3_0/include/var_io.h	2499;"	d
AT91_EMAC_RSR_OVR	at91/var/v3_0/include/var_io.h	2501;"	d
AT91_EMAC_RSR_REC	at91/var/v3_0/include/var_io.h	2500;"	d
AT91_EMAC_SA1H	at91/var/v3_0/include/var_io.h	2560;"	d
AT91_EMAC_SA1L	at91/var/v3_0/include/var_io.h	2559;"	d
AT91_EMAC_SA2H	at91/var/v3_0/include/var_io.h	2562;"	d
AT91_EMAC_SA2L	at91/var/v3_0/include/var_io.h	2561;"	d
AT91_EMAC_SA3H	at91/var/v3_0/include/var_io.h	2564;"	d
AT91_EMAC_SA3L	at91/var/v3_0/include/var_io.h	2563;"	d
AT91_EMAC_SA4H	at91/var/v3_0/include/var_io.h	2566;"	d
AT91_EMAC_SA4L	at91/var/v3_0/include/var_io.h	2565;"	d
AT91_EMAC_SCF	at91/var/v3_0/include/var_io.h	2538;"	d
AT91_EMAC_STE	at91/var/v3_0/include/var_io.h	2554;"	d
AT91_EMAC_TBD_ADDR	at91/var/v3_0/include/var_io.h	2599;"	d
AT91_EMAC_TBD_SR	at91/var/v3_0/include/var_io.h	2600;"	d
AT91_EMAC_TBD_SR_EOF	at91/var/v3_0/include/var_io.h	2602;"	d
AT91_EMAC_TBD_SR_EXHAUST	at91/var/v3_0/include/var_io.h	2604;"	d
AT91_EMAC_TBD_SR_LEN_MASK	at91/var/v3_0/include/var_io.h	2601;"	d
AT91_EMAC_TBD_SR_NCRC	at91/var/v3_0/include/var_io.h	2603;"	d
AT91_EMAC_TBD_SR_RTRY	at91/var/v3_0/include/var_io.h	2606;"	d
AT91_EMAC_TBD_SR_TXUNDER	at91/var/v3_0/include/var_io.h	2605;"	d
AT91_EMAC_TBD_SR_USED	at91/var/v3_0/include/var_io.h	2608;"	d
AT91_EMAC_TBD_SR_WRAP	at91/var/v3_0/include/var_io.h	2607;"	d
AT91_EMAC_TBQP	at91/var/v3_0/include/var_io.h	2496;"	d
AT91_EMAC_TID	at91/var/v3_0/include/var_io.h	2567;"	d
AT91_EMAC_TSR	at91/var/v3_0/include/var_io.h	2486;"	d
AT91_EMAC_TSR_BNQ	at91/var/v3_0/include/var_io.h	2491;"	d
AT91_EMAC_TSR_COL	at91/var/v3_0/include/var_io.h	2488;"	d
AT91_EMAC_TSR_COMP	at91/var/v3_0/include/var_io.h	2492;"	d
AT91_EMAC_TSR_OVR	at91/var/v3_0/include/var_io.h	2487;"	d
AT91_EMAC_TSR_RLE	at91/var/v3_0/include/var_io.h	2489;"	d
AT91_EMAC_TSR_TXIDLE	at91/var/v3_0/include/var_io.h	2490;"	d
AT91_EMAC_TSR_UND	at91/var/v3_0/include/var_io.h	2493;"	d
AT91_EMAC_TUND	at91/var/v3_0/include/var_io.h	2546;"	d
AT91_EMAC_USF	at91/var/v3_0/include/var_io.h	2553;"	d
AT91_EMAC_USRIO	at91/var/v3_0/include/var_io.h	2569;"	d
AT91_EMAC_USRIO_CLKEN	at91/var/v3_0/include/var_io.h	2571;"	d
AT91_EMAC_USRIO_RMII	at91/var/v3_0/include/var_io.h	2570;"	d
AT91_EMAC_XCOL	at91/var/v3_0/include/var_io.h	2545;"	d
AT91_GPIO_PA0	at91/var/v3_0/include/var_io.h	178;"	d
AT91_GPIO_PA1	at91/var/v3_0/include/var_io.h	179;"	d
AT91_GPIO_PA10	at91/var/v3_0/include/var_io.h	188;"	d
AT91_GPIO_PA11	at91/var/v3_0/include/var_io.h	189;"	d
AT91_GPIO_PA12	at91/var/v3_0/include/var_io.h	190;"	d
AT91_GPIO_PA13	at91/var/v3_0/include/var_io.h	191;"	d
AT91_GPIO_PA14	at91/var/v3_0/include/var_io.h	192;"	d
AT91_GPIO_PA15	at91/var/v3_0/include/var_io.h	193;"	d
AT91_GPIO_PA16	at91/var/v3_0/include/var_io.h	194;"	d
AT91_GPIO_PA17	at91/var/v3_0/include/var_io.h	195;"	d
AT91_GPIO_PA18	at91/var/v3_0/include/var_io.h	196;"	d
AT91_GPIO_PA19	at91/var/v3_0/include/var_io.h	197;"	d
AT91_GPIO_PA2	at91/var/v3_0/include/var_io.h	180;"	d
AT91_GPIO_PA20	at91/var/v3_0/include/var_io.h	198;"	d
AT91_GPIO_PA21	at91/var/v3_0/include/var_io.h	199;"	d
AT91_GPIO_PA22	at91/var/v3_0/include/var_io.h	200;"	d
AT91_GPIO_PA23	at91/var/v3_0/include/var_io.h	201;"	d
AT91_GPIO_PA24	at91/var/v3_0/include/var_io.h	202;"	d
AT91_GPIO_PA25	at91/var/v3_0/include/var_io.h	203;"	d
AT91_GPIO_PA26	at91/var/v3_0/include/var_io.h	204;"	d
AT91_GPIO_PA27	at91/var/v3_0/include/var_io.h	205;"	d
AT91_GPIO_PA28	at91/var/v3_0/include/var_io.h	206;"	d
AT91_GPIO_PA29	at91/var/v3_0/include/var_io.h	207;"	d
AT91_GPIO_PA3	at91/var/v3_0/include/var_io.h	181;"	d
AT91_GPIO_PA30	at91/var/v3_0/include/var_io.h	208;"	d
AT91_GPIO_PA31	at91/var/v3_0/include/var_io.h	209;"	d
AT91_GPIO_PA4	at91/var/v3_0/include/var_io.h	182;"	d
AT91_GPIO_PA5	at91/var/v3_0/include/var_io.h	183;"	d
AT91_GPIO_PA6	at91/var/v3_0/include/var_io.h	184;"	d
AT91_GPIO_PA7	at91/var/v3_0/include/var_io.h	185;"	d
AT91_GPIO_PA8	at91/var/v3_0/include/var_io.h	186;"	d
AT91_GPIO_PA9	at91/var/v3_0/include/var_io.h	187;"	d
AT91_GPIO_PB0	at91/var/v3_0/include/var_io.h	213;"	d
AT91_GPIO_PB1	at91/var/v3_0/include/var_io.h	214;"	d
AT91_GPIO_PB10	at91/var/v3_0/include/var_io.h	223;"	d
AT91_GPIO_PB11	at91/var/v3_0/include/var_io.h	224;"	d
AT91_GPIO_PB12	at91/var/v3_0/include/var_io.h	225;"	d
AT91_GPIO_PB13	at91/var/v3_0/include/var_io.h	226;"	d
AT91_GPIO_PB14	at91/var/v3_0/include/var_io.h	227;"	d
AT91_GPIO_PB15	at91/var/v3_0/include/var_io.h	228;"	d
AT91_GPIO_PB16	at91/var/v3_0/include/var_io.h	229;"	d
AT91_GPIO_PB17	at91/var/v3_0/include/var_io.h	230;"	d
AT91_GPIO_PB18	at91/var/v3_0/include/var_io.h	231;"	d
AT91_GPIO_PB19	at91/var/v3_0/include/var_io.h	232;"	d
AT91_GPIO_PB2	at91/var/v3_0/include/var_io.h	215;"	d
AT91_GPIO_PB20	at91/var/v3_0/include/var_io.h	233;"	d
AT91_GPIO_PB21	at91/var/v3_0/include/var_io.h	234;"	d
AT91_GPIO_PB22	at91/var/v3_0/include/var_io.h	235;"	d
AT91_GPIO_PB23	at91/var/v3_0/include/var_io.h	236;"	d
AT91_GPIO_PB24	at91/var/v3_0/include/var_io.h	237;"	d
AT91_GPIO_PB25	at91/var/v3_0/include/var_io.h	238;"	d
AT91_GPIO_PB26	at91/var/v3_0/include/var_io.h	239;"	d
AT91_GPIO_PB27	at91/var/v3_0/include/var_io.h	240;"	d
AT91_GPIO_PB28	at91/var/v3_0/include/var_io.h	241;"	d
AT91_GPIO_PB29	at91/var/v3_0/include/var_io.h	242;"	d
AT91_GPIO_PB3	at91/var/v3_0/include/var_io.h	216;"	d
AT91_GPIO_PB30	at91/var/v3_0/include/var_io.h	243;"	d
AT91_GPIO_PB31	at91/var/v3_0/include/var_io.h	244;"	d
AT91_GPIO_PB4	at91/var/v3_0/include/var_io.h	217;"	d
AT91_GPIO_PB5	at91/var/v3_0/include/var_io.h	218;"	d
AT91_GPIO_PB6	at91/var/v3_0/include/var_io.h	219;"	d
AT91_GPIO_PB7	at91/var/v3_0/include/var_io.h	220;"	d
AT91_GPIO_PB8	at91/var/v3_0/include/var_io.h	221;"	d
AT91_GPIO_PB9	at91/var/v3_0/include/var_io.h	222;"	d
AT91_GPIO_PC0	at91/var/v3_0/include/var_io.h	249;"	d
AT91_GPIO_PC1	at91/var/v3_0/include/var_io.h	250;"	d
AT91_GPIO_PC10	at91/var/v3_0/include/var_io.h	259;"	d
AT91_GPIO_PC11	at91/var/v3_0/include/var_io.h	260;"	d
AT91_GPIO_PC12	at91/var/v3_0/include/var_io.h	261;"	d
AT91_GPIO_PC13	at91/var/v3_0/include/var_io.h	262;"	d
AT91_GPIO_PC14	at91/var/v3_0/include/var_io.h	263;"	d
AT91_GPIO_PC15	at91/var/v3_0/include/var_io.h	264;"	d
AT91_GPIO_PC16	at91/var/v3_0/include/var_io.h	265;"	d
AT91_GPIO_PC17	at91/var/v3_0/include/var_io.h	266;"	d
AT91_GPIO_PC18	at91/var/v3_0/include/var_io.h	267;"	d
AT91_GPIO_PC19	at91/var/v3_0/include/var_io.h	268;"	d
AT91_GPIO_PC2	at91/var/v3_0/include/var_io.h	251;"	d
AT91_GPIO_PC20	at91/var/v3_0/include/var_io.h	269;"	d
AT91_GPIO_PC21	at91/var/v3_0/include/var_io.h	270;"	d
AT91_GPIO_PC22	at91/var/v3_0/include/var_io.h	271;"	d
AT91_GPIO_PC23	at91/var/v3_0/include/var_io.h	272;"	d
AT91_GPIO_PC24	at91/var/v3_0/include/var_io.h	273;"	d
AT91_GPIO_PC25	at91/var/v3_0/include/var_io.h	274;"	d
AT91_GPIO_PC26	at91/var/v3_0/include/var_io.h	275;"	d
AT91_GPIO_PC27	at91/var/v3_0/include/var_io.h	276;"	d
AT91_GPIO_PC28	at91/var/v3_0/include/var_io.h	277;"	d
AT91_GPIO_PC29	at91/var/v3_0/include/var_io.h	278;"	d
AT91_GPIO_PC3	at91/var/v3_0/include/var_io.h	252;"	d
AT91_GPIO_PC30	at91/var/v3_0/include/var_io.h	279;"	d
AT91_GPIO_PC31	at91/var/v3_0/include/var_io.h	280;"	d
AT91_GPIO_PC4	at91/var/v3_0/include/var_io.h	253;"	d
AT91_GPIO_PC5	at91/var/v3_0/include/var_io.h	254;"	d
AT91_GPIO_PC6	at91/var/v3_0/include/var_io.h	255;"	d
AT91_GPIO_PC7	at91/var/v3_0/include/var_io.h	256;"	d
AT91_GPIO_PC8	at91/var/v3_0/include/var_io.h	257;"	d
AT91_GPIO_PC9	at91/var/v3_0/include/var_io.h	258;"	d
AT91_INT_FIQ	at91/var/v3_0/include/var_io.h	1158;"	d
AT91_INT_FIQ	at91/var/v3_0/include/var_io.h	298;"	d
AT91_INT_FIQ	at91/var/v3_0/include/var_io.h	437;"	d
AT91_INT_FIQ	at91/var/v3_0/include/var_io.h	558;"	d
AT91_INT_FIQ	at91/var/v3_0/include/var_io.h	926;"	d
AT91_INT_IRQ0	at91/var/v3_0/include/var_io.h	1155;"	d
AT91_INT_IRQ0	at91/var/v3_0/include/var_io.h	294;"	d
AT91_INT_IRQ0	at91/var/v3_0/include/var_io.h	438;"	d
AT91_INT_IRQ0	at91/var/v3_0/include/var_io.h	559;"	d
AT91_INT_IRQ0	at91/var/v3_0/include/var_io.h	927;"	d
AT91_INT_IRQ1	at91/var/v3_0/include/var_io.h	1156;"	d
AT91_INT_IRQ1	at91/var/v3_0/include/var_io.h	295;"	d
AT91_INT_IRQ1	at91/var/v3_0/include/var_io.h	414;"	d
AT91_INT_IRQ1	at91/var/v3_0/include/var_io.h	569;"	d
AT91_INT_IRQ1	at91/var/v3_0/include/var_io.h	784;"	d
AT91_INT_IRQ2	at91/var/v3_0/include/var_io.h	1157;"	d
AT91_INT_IRQ2	at91/var/v3_0/include/var_io.h	296;"	d
AT91_INT_IRQ3	at91/var/v3_0/include/var_io.h	297;"	d
AT91_INT_IRQ4	at91/var/v3_0/include/var_io.h	316;"	d
AT91_INT_IRQ5	at91/var/v3_0/include/var_io.h	317;"	d
AT91_MAARCSE	at91/jtst/v3_0/include/plf_io.h	168;"	d
AT91_MAARCSE_CMD	at91/jtst/v3_0/include/plf_io.h	169;"	d
AT91_MAARCSE_CMD_RUN	at91/jtst/v3_0/include/plf_io.h	170;"	d
AT91_MAARCSE_EXC	at91/jtst/v3_0/include/plf_io.h	172;"	d
AT91_MAARCSE_EXC_MSK	at91/jtst/v3_0/include/plf_io.h	173;"	d
AT91_MAARCSE_SR	at91/jtst/v3_0/include/plf_io.h	171;"	d
AT91_MAARDML	at91/jtst/v3_0/include/plf_io.h	137;"	d
AT91_MAARDMR	at91/jtst/v3_0/include/plf_io.h	139;"	d
AT91_MAARGSR	at91/jtst/v3_0/include/plf_io.h	148;"	d
AT91_MAARGSR_CONF	at91/jtst/v3_0/include/plf_io.h	150;"	d
AT91_MAARGSR_DMA_BADD	at91/jtst/v3_0/include/plf_io.h	161;"	d
AT91_MAARGSR_DMA_LEN	at91/jtst/v3_0/include/plf_io.h	159;"	d
AT91_MAARGSR_DMA_MOD	at91/jtst/v3_0/include/plf_io.h	160;"	d
AT91_MAARGSR_DMA_START	at91/jtst/v3_0/include/plf_io.h	164;"	d
AT91_MAARGSR_DMA_TYPE	at91/jtst/v3_0/include/plf_io.h	158;"	d
AT91_MAARGSR_DMA_XADD	at91/jtst/v3_0/include/plf_io.h	163;"	d
AT91_MAARGSR_EXC	at91/jtst/v3_0/include/plf_io.h	152;"	d
AT91_MAARGSR_EXC_MSK	at91/jtst/v3_0/include/plf_io.h	153;"	d
AT91_MAARGSR_ICS	at91/jtst/v3_0/include/plf_io.h	156;"	d
AT91_MAARGSR_PC	at91/jtst/v3_0/include/plf_io.h	154;"	d
AT91_MAARGSR_PMS	at91/jtst/v3_0/include/plf_io.h	157;"	d
AT91_MAARGSR_QCS	at91/jtst/v3_0/include/plf_io.h	155;"	d
AT91_MAARGSR_SAR	at91/jtst/v3_0/include/plf_io.h	149;"	d
AT91_MAARGSR_STAT	at91/jtst/v3_0/include/plf_io.h	151;"	d
AT91_MAARGSR_STEP_MODE	at91/jtst/v3_0/include/plf_io.h	165;"	d
AT91_MAARPARML	at91/jtst/v3_0/include/plf_io.h	141;"	d
AT91_MAARPARMR	at91/jtst/v3_0/include/plf_io.h	143;"	d
AT91_MAARPM	at91/jtst/v3_0/include/plf_io.h	145;"	d
AT91_MC	at91/var/v3_0/include/var_io.h	1996;"	d
AT91_MC_AASR	at91/var/v3_0/include/var_io.h	2001;"	d
AT91_MC_ASR	at91/var/v3_0/include/var_io.h	2000;"	d
AT91_MC_BA	at91/var/v3_0/include/var_io.h	2068;"	d
AT91_MC_BA_MASK	at91/var/v3_0/include/var_io.h	2067;"	d
AT91_MC_ECC	at91/var/v3_0/include/var_io.h	1592;"	d
AT91_MC_FCR	at91/var/v3_0/include/var_io.h	2016;"	d
AT91_MC_FCR_CLR_GP_NVM	at91/var/v3_0/include/var_io.h	2024;"	d
AT91_MC_FCR_ERASE_ALL	at91/var/v3_0/include/var_io.h	2022;"	d
AT91_MC_FCR_KEY	at91/var/v3_0/include/var_io.h	2028;"	d
AT91_MC_FCR_LOCK	at91/var/v3_0/include/var_io.h	2019;"	d
AT91_MC_FCR_PAGE_MASK	at91/var/v3_0/include/var_io.h	2026;"	d
AT91_MC_FCR_PAGE_SHIFT	at91/var/v3_0/include/var_io.h	2027;"	d
AT91_MC_FCR_PROG_LOCK	at91/var/v3_0/include/var_io.h	2020;"	d
AT91_MC_FCR_SET_GP_NVM	at91/var/v3_0/include/var_io.h	2023;"	d
AT91_MC_FCR_SET_SECURITY	at91/var/v3_0/include/var_io.h	2025;"	d
AT91_MC_FCR_START_PROG	at91/var/v3_0/include/var_io.h	2018;"	d
AT91_MC_FCR_UNLOCK	at91/var/v3_0/include/var_io.h	2021;"	d
AT91_MC_FMR	at91/at91sam7s/v3_0/include/plf_io.h	189;"	d
AT91_MC_FMR	at91/var/v3_0/include/var_io.h	2003;"	d
AT91_MC_FMR0	at91/at91sam7s/v3_0/include/plf_io.h	187;"	d
AT91_MC_FMR1	at91/at91sam7s/v3_0/include/plf_io.h	188;"	d
AT91_MC_FMR_0FWS	at91/var/v3_0/include/var_io.h	2009;"	d
AT91_MC_FMR_1FWS	at91/var/v3_0/include/var_io.h	2010;"	d
AT91_MC_FMR_2FWS	at91/var/v3_0/include/var_io.h	2011;"	d
AT91_MC_FMR_3FWS	at91/var/v3_0/include/var_io.h	2012;"	d
AT91_MC_FMR_FMCN_MASK	at91/var/v3_0/include/var_io.h	2013;"	d
AT91_MC_FMR_FMCN_SHIFT	at91/var/v3_0/include/var_io.h	2014;"	d
AT91_MC_FMR_FRDY	at91/var/v3_0/include/var_io.h	2005;"	d
AT91_MC_FMR_LOCKE	at91/var/v3_0/include/var_io.h	2006;"	d
AT91_MC_FMR_NEBP	at91/var/v3_0/include/var_io.h	2008;"	d
AT91_MC_FMR_PROGE	at91/var/v3_0/include/var_io.h	2007;"	d
AT91_MC_FSR	at91/var/v3_0/include/var_io.h	2030;"	d
AT91_MC_FSR_FRDY	at91/var/v3_0/include/var_io.h	2032;"	d
AT91_MC_FSR_GPNVM0	at91/var/v3_0/include/var_io.h	2036;"	d
AT91_MC_FSR_GPNVM1	at91/var/v3_0/include/var_io.h	2037;"	d
AT91_MC_FSR_LOCKE	at91/var/v3_0/include/var_io.h	2033;"	d
AT91_MC_FSR_PROGE	at91/var/v3_0/include/var_io.h	2034;"	d
AT91_MC_FSR_SECURITY	at91/var/v3_0/include/var_io.h	2035;"	d
AT91_MC_PUER	at91/var/v3_0/include/var_io.h	2079;"	d
AT91_MC_PUER_PUEB	at91/var/v3_0/include/var_io.h	2080;"	d
AT91_MC_PUIA	at91/var/v3_0/include/var_io.h	2041;"	d
AT91_MC_PUIA_PROT_MASK	at91/var/v3_0/include/var_io.h	2042;"	d
AT91_MC_PUIA_PROT_PNAUNA	at91/var/v3_0/include/var_io.h	2043;"	d
AT91_MC_PUIA_PROT_PRWUNA	at91/var/v3_0/include/var_io.h	2044;"	d
AT91_MC_PUIA_PROT_PRWURO	at91/var/v3_0/include/var_io.h	2045;"	d
AT91_MC_PUIA_PROT_PRWURW	at91/var/v3_0/include/var_io.h	2046;"	d
AT91_MC_PUIA_SIZE_128KB	at91/var/v3_0/include/var_io.h	2055;"	d
AT91_MC_PUIA_SIZE_16KB	at91/var/v3_0/include/var_io.h	2052;"	d
AT91_MC_PUIA_SIZE_16MB	at91/var/v3_0/include/var_io.h	2065;"	d
AT91_MC_PUIA_SIZE_1KB	at91/var/v3_0/include/var_io.h	2048;"	d
AT91_MC_PUIA_SIZE_1MB	at91/var/v3_0/include/var_io.h	2058;"	d
AT91_MC_PUIA_SIZE_256KB	at91/var/v3_0/include/var_io.h	2056;"	d
AT91_MC_PUIA_SIZE_2KB	at91/var/v3_0/include/var_io.h	2049;"	d
AT91_MC_PUIA_SIZE_2MB	at91/var/v3_0/include/var_io.h	2059;"	d
AT91_MC_PUIA_SIZE_32KB	at91/var/v3_0/include/var_io.h	2053;"	d
AT91_MC_PUIA_SIZE_4KB	at91/var/v3_0/include/var_io.h	2050;"	d
AT91_MC_PUIA_SIZE_4MB	at91/var/v3_0/include/var_io.h	2062;"	d
AT91_MC_PUIA_SIZE_512KB	at91/var/v3_0/include/var_io.h	2057;"	d
AT91_MC_PUIA_SIZE_64KB	at91/var/v3_0/include/var_io.h	2054;"	d
AT91_MC_PUIA_SIZE_64MB	at91/var/v3_0/include/var_io.h	2066;"	d
AT91_MC_PUIA_SIZE_8KB	at91/var/v3_0/include/var_io.h	2051;"	d
AT91_MC_PUIA_SIZE_8MB	at91/var/v3_0/include/var_io.h	2064;"	d
AT91_MC_PUIA_SIZE_MASK	at91/var/v3_0/include/var_io.h	2047;"	d
AT91_MC_PUP	at91/var/v3_0/include/var_io.h	2072;"	d
AT91_MC_PUP_PROT_MASK	at91/var/v3_0/include/var_io.h	2073;"	d
AT91_MC_PUP_PROT_PNAUNA	at91/var/v3_0/include/var_io.h	2074;"	d
AT91_MC_PUP_PROT_PRWUNA	at91/var/v3_0/include/var_io.h	2076;"	d
AT91_MC_PUP_PROT_PRWURO	at91/var/v3_0/include/var_io.h	2077;"	d
AT91_MC_PUP_PROT_PRWURW	at91/var/v3_0/include/var_io.h	2078;"	d
AT91_MC_RCR	at91/var/v3_0/include/var_io.h	1999;"	d
AT91_MC_SDRAMC	at91/var/v3_0/include/var_io.h	1591;"	d
AT91_PCK_PCK0	at91/var/v3_0/include/var_io.h	424;"	d
AT91_PCK_PCK0	at91/var/v3_0/include/var_io.h	616;"	d
AT91_PCK_PCK0	at91/var/v3_0/include/var_io.h	913;"	d
AT91_PCK_PCK0X	at91/var/v3_0/include/var_io.h	1078;"	d
AT91_PCK_PCK0X	at91/var/v3_0/include/var_io.h	626;"	d
AT91_PCK_PCK1	at91/var/v3_0/include/var_io.h	435;"	d
AT91_PCK_PCK1	at91/var/v3_0/include/var_io.h	568;"	d
AT91_PCK_PCK1	at91/var/v3_0/include/var_io.h	924;"	d
AT91_PCK_PCK1X	at91/var/v3_0/include/var_io.h	440;"	d
AT91_PCK_PCK1X	at91/var/v3_0/include/var_io.h	612;"	d
AT91_PCK_PCK1X	at91/var/v3_0/include/var_io.h	928;"	d
AT91_PCK_PCK1XX	at91/var/v3_0/include/var_io.h	1079;"	d
AT91_PCK_PCK1XX	at91/var/v3_0/include/var_io.h	627;"	d
AT91_PCK_PCK2	at91/var/v3_0/include/var_io.h	436;"	d
AT91_PCK_PCK2	at91/var/v3_0/include/var_io.h	579;"	d
AT91_PCK_PCK2	at91/var/v3_0/include/var_io.h	925;"	d
AT91_PCK_PCK2X	at91/var/v3_0/include/var_io.h	450;"	d
AT91_PCK_PCK2X	at91/var/v3_0/include/var_io.h	613;"	d
AT91_PCK_PCK2X	at91/var/v3_0/include/var_io.h	938;"	d
AT91_PCK_PCK2XX	at91/var/v3_0/include/var_io.h	1080;"	d
AT91_PCK_PCK2XX	at91/var/v3_0/include/var_io.h	628;"	d
AT91_PCK_PCK3	at91/var/v3_0/include/var_io.h	577;"	d
AT91_PDC_PTCR	at91/jtst/v3_0/include/plf_io.h	92;"	d
AT91_PDC_PTCR_RXDIS	at91/jtst/v3_0/include/plf_io.h	97;"	d
AT91_PDC_PTCR_RXEN	at91/jtst/v3_0/include/plf_io.h	94;"	d
AT91_PDC_PTCR_TXDIS	at91/jtst/v3_0/include/plf_io.h	96;"	d
AT91_PDC_PTCR_TXEN	at91/jtst/v3_0/include/plf_io.h	93;"	d
AT91_PIN	at91/var/v3_0/include/var_io.h	170;"	d
AT91_PIN_IN	at91/var/v3_0/include/var_io.h	3083;"	d
AT91_PIN_INTERRUPT_DISABLE	at91/var/v3_0/include/var_io.h	3088;"	d
AT91_PIN_INTERRUPT_ENABLE	at91/var/v3_0/include/var_io.h	3087;"	d
AT91_PIN_OUT	at91/var/v3_0/include/var_io.h	3084;"	d
AT91_PIN_PULLUP_DISABLE	at91/var/v3_0/include/var_io.h	3086;"	d
AT91_PIN_PULLUP_ENABLE	at91/var/v3_0/include/var_io.h	3085;"	d
AT91_PIO	at91/at91sam7s/v3_0/include/plf_io.h	120;"	d
AT91_PIO	at91/eb42/v3_0/include/plf_io.h	59;"	d
AT91_PIO	at91/eb55/v3_0/include/plf_io.h	59;"	d
AT91_PIO	at91/jtst/v3_0/include/plf_io.h	63;"	d
AT91_PIO	at91/phycore/v3_0/include/plf_io.h	59;"	d
AT91_PIO	at91/var/v3_0/include/var_io.h	167;"	d
AT91_PIOA	at91/at91sam7s/v3_0/include/plf_io.h	80;"	d
AT91_PIOA	at91/eb42/v3_0/include/plf_io.h	56;"	d
AT91_PIOA	at91/eb55/v3_0/include/plf_io.h	56;"	d
AT91_PIOA	at91/phycore/v3_0/include/plf_io.h	56;"	d
AT91_PIOB	at91/at91sam7s/v3_0/include/plf_io.h	83;"	d
AT91_PIOB	at91/eb42/v3_0/include/plf_io.h	57;"	d
AT91_PIOB	at91/eb55/v3_0/include/plf_io.h	57;"	d
AT91_PIOB	at91/phycore/v3_0/include/plf_io.h	57;"	d
AT91_PIOC	at91/at91sam7s/v3_0/include/plf_io.h	86;"	d
AT91_PIO_ABS	at91/var/v3_0/include/var_io.h	1225;"	d
AT91_PIO_ASR	at91/var/v3_0/include/var_io.h	1223;"	d
AT91_PIO_BSR	at91/var/v3_0/include/var_io.h	1224;"	d
AT91_PIO_CODR	at91/var/v3_0/include/var_io.h	1208;"	d
AT91_PIO_IDR	at91/var/v3_0/include/var_io.h	1212;"	d
AT91_PIO_IER	at91/var/v3_0/include/var_io.h	1211;"	d
AT91_PIO_IFDR	at91/var/v3_0/include/var_io.h	1205;"	d
AT91_PIO_IFER	at91/var/v3_0/include/var_io.h	1204;"	d
AT91_PIO_IFSR	at91/var/v3_0/include/var_io.h	1206;"	d
AT91_PIO_IMR	at91/var/v3_0/include/var_io.h	1213;"	d
AT91_PIO_ISR	at91/var/v3_0/include/var_io.h	1214;"	d
AT91_PIO_MDDR	at91/var/v3_0/include/var_io.h	1218;"	d
AT91_PIO_MDER	at91/var/v3_0/include/var_io.h	1217;"	d
AT91_PIO_MDSR	at91/var/v3_0/include/var_io.h	1219;"	d
AT91_PIO_ODR	at91/var/v3_0/include/var_io.h	1202;"	d
AT91_PIO_ODSR	at91/var/v3_0/include/var_io.h	1209;"	d
AT91_PIO_OER	at91/var/v3_0/include/var_io.h	1201;"	d
AT91_PIO_OSR	at91/var/v3_0/include/var_io.h	1203;"	d
AT91_PIO_OWDR	at91/var/v3_0/include/var_io.h	1227;"	d
AT91_PIO_OWER	at91/var/v3_0/include/var_io.h	1226;"	d
AT91_PIO_OWSR	at91/var/v3_0/include/var_io.h	1228;"	d
AT91_PIO_PDR	at91/var/v3_0/include/var_io.h	174;"	d
AT91_PIO_PDSR	at91/var/v3_0/include/var_io.h	1210;"	d
AT91_PIO_PER	at91/var/v3_0/include/var_io.h	173;"	d
AT91_PIO_PPUDR	at91/var/v3_0/include/var_io.h	1220;"	d
AT91_PIO_PPUER	at91/var/v3_0/include/var_io.h	1221;"	d
AT91_PIO_PPUSR	at91/var/v3_0/include/var_io.h	1222;"	d
AT91_PIO_PSR	at91/var/v3_0/include/var_io.h	175;"	d
AT91_PIO_PSR_A0_NBS0	at91/var/v3_0/include/var_io.h	865;"	d
AT91_PIO_PSR_A10	at91/var/v3_0/include/var_io.h	875;"	d
AT91_PIO_PSR_A10X	at91/var/v3_0/include/var_io.h	1021;"	d
AT91_PIO_PSR_A11	at91/var/v3_0/include/var_io.h	876;"	d
AT91_PIO_PSR_A11X	at91/var/v3_0/include/var_io.h	1022;"	d
AT91_PIO_PSR_A12	at91/var/v3_0/include/var_io.h	877;"	d
AT91_PIO_PSR_A12X	at91/var/v3_0/include/var_io.h	1023;"	d
AT91_PIO_PSR_A13	at91/var/v3_0/include/var_io.h	878;"	d
AT91_PIO_PSR_A13X	at91/var/v3_0/include/var_io.h	1024;"	d
AT91_PIO_PSR_A14	at91/var/v3_0/include/var_io.h	879;"	d
AT91_PIO_PSR_A14X	at91/var/v3_0/include/var_io.h	1025;"	d
AT91_PIO_PSR_A15	at91/var/v3_0/include/var_io.h	880;"	d
AT91_PIO_PSR_A15X	at91/var/v3_0/include/var_io.h	1026;"	d
AT91_PIO_PSR_A16_BA0	at91/var/v3_0/include/var_io.h	881;"	d
AT91_PIO_PSR_A17_BA1	at91/var/v3_0/include/var_io.h	882;"	d
AT91_PIO_PSR_A18	at91/var/v3_0/include/var_io.h	1114;"	d
AT91_PIO_PSR_A19	at91/var/v3_0/include/var_io.h	1115;"	d
AT91_PIO_PSR_A1_NBS2	at91/var/v3_0/include/var_io.h	866;"	d
AT91_PIO_PSR_A2	at91/var/v3_0/include/var_io.h	867;"	d
AT91_PIO_PSR_A20	at91/var/v3_0/include/var_io.h	1116;"	d
AT91_PIO_PSR_A2X	at91/var/v3_0/include/var_io.h	1013;"	d
AT91_PIO_PSR_A3	at91/var/v3_0/include/var_io.h	868;"	d
AT91_PIO_PSR_A3X	at91/var/v3_0/include/var_io.h	1014;"	d
AT91_PIO_PSR_A4	at91/var/v3_0/include/var_io.h	869;"	d
AT91_PIO_PSR_A4X	at91/var/v3_0/include/var_io.h	1015;"	d
AT91_PIO_PSR_A5	at91/var/v3_0/include/var_io.h	870;"	d
AT91_PIO_PSR_A5X	at91/var/v3_0/include/var_io.h	1016;"	d
AT91_PIO_PSR_A6	at91/var/v3_0/include/var_io.h	871;"	d
AT91_PIO_PSR_A6X	at91/var/v3_0/include/var_io.h	1017;"	d
AT91_PIO_PSR_A7	at91/var/v3_0/include/var_io.h	872;"	d
AT91_PIO_PSR_A7X	at91/var/v3_0/include/var_io.h	1018;"	d
AT91_PIO_PSR_A8	at91/var/v3_0/include/var_io.h	873;"	d
AT91_PIO_PSR_A8X	at91/var/v3_0/include/var_io.h	1019;"	d
AT91_PIO_PSR_A9	at91/var/v3_0/include/var_io.h	874;"	d
AT91_PIO_PSR_A9X	at91/var/v3_0/include/var_io.h	1020;"	d
AT91_PIO_PSR_AD0TRIG	at91/var/v3_0/include/var_io.h	366;"	d
AT91_PIO_PSR_AD1TRIG	at91/var/v3_0/include/var_io.h	367;"	d
AT91_PIO_PSR_ADTRG	at91/var/v3_0/include/var_io.h	498;"	d
AT91_PIO_PSR_ADTRG	at91/var/v3_0/include/var_io.h	733;"	d
AT91_PIO_PSR_ADTRG	at91/var/v3_0/include/var_io.h	985;"	d
AT91_PIO_PSR_BA0X	at91/var/v3_0/include/var_io.h	1027;"	d
AT91_PIO_PSR_BA1X	at91/var/v3_0/include/var_io.h	1029;"	d
AT91_PIO_PSR_BMS	at91/var/v3_0/include/var_io.h	368;"	d
AT91_PIO_PSR_CANRX	at91/var/v3_0/include/var_io.h	658;"	d
AT91_PIO_PSR_CANTX	at91/var/v3_0/include/var_io.h	659;"	d
AT91_PIO_PSR_CAS	at91/var/v3_0/include/var_io.h	901;"	d
AT91_PIO_PSR_CFNRW	at91/var/v3_0/include/var_io.h	1122;"	d
AT91_PIO_PSR_CFOE	at91/var/v3_0/include/var_io.h	1139;"	d
AT91_PIO_PSR_CFWE	at91/var/v3_0/include/var_io.h	1137;"	d
AT91_PIO_PSR_CS4_A23	at91/var/v3_0/include/var_io.h	1198;"	d
AT91_PIO_PSR_CS5_A22	at91/var/v3_0/include/var_io.h	1197;"	d
AT91_PIO_PSR_CS6_A21	at91/var/v3_0/include/var_io.h	1196;"	d
AT91_PIO_PSR_CS7_A20	at91/var/v3_0/include/var_io.h	1195;"	d
AT91_PIO_PSR_CTS0	at91/var/v3_0/include/var_io.h	462;"	d
AT91_PIO_PSR_CTS0	at91/var/v3_0/include/var_io.h	643;"	d
AT91_PIO_PSR_CTS0	at91/var/v3_0/include/var_io.h	839;"	d
AT91_PIO_PSR_CTS1	at91/var/v3_0/include/var_io.h	480;"	d
AT91_PIO_PSR_CTS1	at91/var/v3_0/include/var_io.h	648;"	d
AT91_PIO_PSR_CTS1	at91/var/v3_0/include/var_io.h	856;"	d
AT91_PIO_PSR_D0	at91/var/v3_0/include/var_io.h	1098;"	d
AT91_PIO_PSR_D1	at91/var/v3_0/include/var_io.h	1099;"	d
AT91_PIO_PSR_D10	at91/var/v3_0/include/var_io.h	1108;"	d
AT91_PIO_PSR_D11	at91/var/v3_0/include/var_io.h	1109;"	d
AT91_PIO_PSR_D12	at91/var/v3_0/include/var_io.h	1110;"	d
AT91_PIO_PSR_D13	at91/var/v3_0/include/var_io.h	1111;"	d
AT91_PIO_PSR_D14	at91/var/v3_0/include/var_io.h	1112;"	d
AT91_PIO_PSR_D15	at91/var/v3_0/include/var_io.h	1113;"	d
AT91_PIO_PSR_D16	at91/var/v3_0/include/var_io.h	1031;"	d
AT91_PIO_PSR_D17	at91/var/v3_0/include/var_io.h	1032;"	d
AT91_PIO_PSR_D18	at91/var/v3_0/include/var_io.h	1033;"	d
AT91_PIO_PSR_D19	at91/var/v3_0/include/var_io.h	1034;"	d
AT91_PIO_PSR_D2	at91/var/v3_0/include/var_io.h	1100;"	d
AT91_PIO_PSR_D20	at91/var/v3_0/include/var_io.h	1035;"	d
AT91_PIO_PSR_D21	at91/var/v3_0/include/var_io.h	1036;"	d
AT91_PIO_PSR_D22	at91/var/v3_0/include/var_io.h	1037;"	d
AT91_PIO_PSR_D23	at91/var/v3_0/include/var_io.h	1038;"	d
AT91_PIO_PSR_D24	at91/var/v3_0/include/var_io.h	1039;"	d
AT91_PIO_PSR_D25	at91/var/v3_0/include/var_io.h	1040;"	d
AT91_PIO_PSR_D26	at91/var/v3_0/include/var_io.h	1041;"	d
AT91_PIO_PSR_D27	at91/var/v3_0/include/var_io.h	1042;"	d
AT91_PIO_PSR_D28	at91/var/v3_0/include/var_io.h	1043;"	d
AT91_PIO_PSR_D29	at91/var/v3_0/include/var_io.h	1044;"	d
AT91_PIO_PSR_D3	at91/var/v3_0/include/var_io.h	1101;"	d
AT91_PIO_PSR_D30	at91/var/v3_0/include/var_io.h	903;"	d
AT91_PIO_PSR_D31	at91/var/v3_0/include/var_io.h	904;"	d
AT91_PIO_PSR_D4	at91/var/v3_0/include/var_io.h	1102;"	d
AT91_PIO_PSR_D5	at91/var/v3_0/include/var_io.h	1103;"	d
AT91_PIO_PSR_D6	at91/var/v3_0/include/var_io.h	1104;"	d
AT91_PIO_PSR_D7	at91/var/v3_0/include/var_io.h	1105;"	d
AT91_PIO_PSR_D8	at91/var/v3_0/include/var_io.h	1106;"	d
AT91_PIO_PSR_D9	at91/var/v3_0/include/var_io.h	1107;"	d
AT91_PIO_PSR_DCD1	at91/var/v3_0/include/var_io.h	481;"	d
AT91_PIO_PSR_DCD1	at91/var/v3_0/include/var_io.h	738;"	d
AT91_PIO_PSR_DRXD	at91/var/v3_0/include/var_io.h	463;"	d
AT91_PIO_PSR_DRXD	at91/var/v3_0/include/var_io.h	666;"	d
AT91_PIO_PSR_DRXD	at91/var/v3_0/include/var_io.h	840;"	d
AT91_PIO_PSR_DSR1	at91/var/v3_0/include/var_io.h	483;"	d
AT91_PIO_PSR_DSR1	at91/var/v3_0/include/var_io.h	739;"	d
AT91_PIO_PSR_DSR1	at91/var/v3_0/include/var_io.h	859;"	d
AT91_PIO_PSR_DTR1	at91/var/v3_0/include/var_io.h	482;"	d
AT91_PIO_PSR_DTR1	at91/var/v3_0/include/var_io.h	740;"	d
AT91_PIO_PSR_DTR1	at91/var/v3_0/include/var_io.h	858;"	d
AT91_PIO_PSR_DTR1X	at91/var/v3_0/include/var_io.h	1126;"	d
AT91_PIO_PSR_DTXD	at91/var/v3_0/include/var_io.h	464;"	d
AT91_PIO_PSR_DTXD	at91/var/v3_0/include/var_io.h	667;"	d
AT91_PIO_PSR_DTXD	at91/var/v3_0/include/var_io.h	841;"	d
AT91_PIO_PSR_DVD1	at91/var/v3_0/include/var_io.h	857;"	d
AT91_PIO_PSR_ECOL	at91/var/v3_0/include/var_io.h	708;"	d
AT91_PIO_PSR_ECRS	at91/var/v3_0/include/var_io.h	696;"	d
AT91_PIO_PSR_ECRSDV	at91/var/v3_0/include/var_io.h	707;"	d
AT91_PIO_PSR_EF100	at91/var/v3_0/include/var_io.h	710;"	d
AT91_PIO_PSR_EMDC	at91/var/v3_0/include/var_io.h	700;"	d
AT91_PIO_PSR_EMDIO	at91/var/v3_0/include/var_io.h	701;"	d
AT91_PIO_PSR_EREFCK	at91/var/v3_0/include/var_io.h	692;"	d
AT91_PIO_PSR_ERX0	at91/var/v3_0/include/var_io.h	697;"	d
AT91_PIO_PSR_ERX1	at91/var/v3_0/include/var_io.h	698;"	d
AT91_PIO_PSR_ERX2	at91/var/v3_0/include/var_io.h	705;"	d
AT91_PIO_PSR_ERX3	at91/var/v3_0/include/var_io.h	706;"	d
AT91_PIO_PSR_ERXCK	at91/var/v3_0/include/var_io.h	709;"	d
AT91_PIO_PSR_ERXER	at91/var/v3_0/include/var_io.h	699;"	d
AT91_PIO_PSR_ETX0	at91/var/v3_0/include/var_io.h	694;"	d
AT91_PIO_PSR_ETX1	at91/var/v3_0/include/var_io.h	695;"	d
AT91_PIO_PSR_ETX2	at91/var/v3_0/include/var_io.h	702;"	d
AT91_PIO_PSR_ETX3	at91/var/v3_0/include/var_io.h	703;"	d
AT91_PIO_PSR_ETXEN	at91/var/v3_0/include/var_io.h	693;"	d
AT91_PIO_PSR_ETXER	at91/var/v3_0/include/var_io.h	704;"	d
AT91_PIO_PSR_FIQ	at91/var/v3_0/include/var_io.h	1179;"	d
AT91_PIO_PSR_FIQ	at91/var/v3_0/include/var_io.h	345;"	d
AT91_PIO_PSR_FIQ	at91/var/v3_0/include/var_io.h	509;"	d
AT91_PIO_PSR_FIQ	at91/var/v3_0/include/var_io.h	668;"	d
AT91_PIO_PSR_FIQ	at91/var/v3_0/include/var_io.h	996;"	d
AT91_PIO_PSR_IRQ0	at91/var/v3_0/include/var_io.h	1176;"	d
AT91_PIO_PSR_IRQ0	at91/var/v3_0/include/var_io.h	341;"	d
AT91_PIO_PSR_IRQ0	at91/var/v3_0/include/var_io.h	510;"	d
AT91_PIO_PSR_IRQ0	at91/var/v3_0/include/var_io.h	669;"	d
AT91_PIO_PSR_IRQ0	at91/var/v3_0/include/var_io.h	997;"	d
AT91_PIO_PSR_IRQ1	at91/var/v3_0/include/var_io.h	1177;"	d
AT91_PIO_PSR_IRQ1	at91/var/v3_0/include/var_io.h	342;"	d
AT91_PIO_PSR_IRQ1	at91/var/v3_0/include/var_io.h	485;"	d
AT91_PIO_PSR_IRQ1	at91/var/v3_0/include/var_io.h	679;"	d
AT91_PIO_PSR_IRQ1	at91/var/v3_0/include/var_io.h	861;"	d
AT91_PIO_PSR_IRQ2	at91/var/v3_0/include/var_io.h	1178;"	d
AT91_PIO_PSR_IRQ2	at91/var/v3_0/include/var_io.h	343;"	d
AT91_PIO_PSR_IRQ3	at91/var/v3_0/include/var_io.h	344;"	d
AT91_PIO_PSR_IRQ4	at91/var/v3_0/include/var_io.h	364;"	d
AT91_PIO_PSR_IRQ5	at91/var/v3_0/include/var_io.h	365;"	d
AT91_PIO_PSR_MCKO	at91/var/v3_0/include/var_io.h	1192;"	d
AT91_PIO_PSR_MISO	at91/var/v3_0/include/var_io.h	356;"	d
AT91_PIO_PSR_MISO	at91/var/v3_0/include/var_io.h	466;"	d
AT91_PIO_PSR_MISO	at91/var/v3_0/include/var_io.h	843;"	d
AT91_PIO_PSR_MOSI	at91/var/v3_0/include/var_io.h	357;"	d
AT91_PIO_PSR_MOSI	at91/var/v3_0/include/var_io.h	467;"	d
AT91_PIO_PSR_MOSI	at91/var/v3_0/include/var_io.h	844;"	d
AT91_PIO_PSR_NANDALE	at91/var/v3_0/include/var_io.h	1117;"	d
AT91_PIO_PSR_NANDCLE	at91/var/v3_0/include/var_io.h	1119;"	d
AT91_PIO_PSR_NANDCS	at91/var/v3_0/include/var_io.h	1131;"	d
AT91_PIO_PSR_NANDOE	at91/var/v3_0/include/var_io.h	1134;"	d
AT91_PIO_PSR_NANDWE	at91/var/v3_0/include/var_io.h	1135;"	d
AT91_PIO_PSR_NBS0X	at91/var/v3_0/include/var_io.h	1011;"	d
AT91_PIO_PSR_NBS2X	at91/var/v3_0/include/var_io.h	1012;"	d
AT91_PIO_PSR_NBS3_CFIOW	at91/var/v3_0/include/var_io.h	883;"	d
AT91_PIO_PSR_NCS0	at91/var/v3_0/include/var_io.h	1141;"	d
AT91_PIO_PSR_NCS1_SDCS	at91/var/v3_0/include/var_io.h	898;"	d
AT91_PIO_PSR_NCS2	at91/var/v3_0/include/var_io.h	1193;"	d
AT91_PIO_PSR_NCS2_CFCS1	at91/var/v3_0/include/var_io.h	887;"	d
AT91_PIO_PSR_NCS3	at91/var/v3_0/include/var_io.h	1194;"	d
AT91_PIO_PSR_NCS4_CFCS0	at91/var/v3_0/include/var_io.h	885;"	d
AT91_PIO_PSR_NCS5_CFCE1	at91/var/v3_0/include/var_io.h	891;"	d
AT91_PIO_PSR_NCS6_CFCE2	at91/var/v3_0/include/var_io.h	889;"	d
AT91_PIO_PSR_NCS7	at91/var/v3_0/include/var_io.h	1136;"	d
AT91_PIO_PSR_NPCS0	at91/var/v3_0/include/var_io.h	358;"	d
AT91_PIO_PSR_NPCS0	at91/var/v3_0/include/var_io.h	465;"	d
AT91_PIO_PSR_NPCS0	at91/var/v3_0/include/var_io.h	842;"	d
AT91_PIO_PSR_NPCS1	at91/var/v3_0/include/var_io.h	359;"	d
AT91_PIO_PSR_NPCS1	at91/var/v3_0/include/var_io.h	486;"	d
AT91_PIO_PSR_NPCS1	at91/var/v3_0/include/var_io.h	862;"	d
AT91_PIO_PSR_NPCS1X	at91/var/v3_0/include/var_io.h	499;"	d
AT91_PIO_PSR_NPCS1X	at91/var/v3_0/include/var_io.h	986;"	d
AT91_PIO_PSR_NPCS1XX	at91/var/v3_0/include/var_io.h	1130;"	d
AT91_PIO_PSR_NPCS2	at91/var/v3_0/include/var_io.h	360;"	d
AT91_PIO_PSR_NPCS2	at91/var/v3_0/include/var_io.h	500;"	d
AT91_PIO_PSR_NPCS2	at91/var/v3_0/include/var_io.h	987;"	d
AT91_PIO_PSR_NPCS2X	at91/var/v3_0/include/var_io.h	1007;"	d
AT91_PIO_PSR_NPCS2X	at91/var/v3_0/include/var_io.h	521;"	d
AT91_PIO_PSR_NPCS3	at91/var/v3_0/include/var_io.h	361;"	d
AT91_PIO_PSR_NPCS3	at91/var/v3_0/include/var_io.h	493;"	d
AT91_PIO_PSR_NPCS3	at91/var/v3_0/include/var_io.h	980;"	d
AT91_PIO_PSR_NPCS3X	at91/var/v3_0/include/var_io.h	495;"	d
AT91_PIO_PSR_NPCS3X	at91/var/v3_0/include/var_io.h	982;"	d
AT91_PIO_PSR_NPCS3XX	at91/var/v3_0/include/var_io.h	513;"	d
AT91_PIO_PSR_NPCS3XX	at91/var/v3_0/include/var_io.h	999;"	d
AT91_PIO_PSR_NWAIT	at91/var/v3_0/include/var_io.h	1133;"	d
AT91_PIO_PSR_NWR1_NBS1_CFIOR	at91/var/v3_0/include/var_io.h	893;"	d
AT91_PIO_PSR_P16	at91/var/v3_0/include/var_io.h	1183;"	d
AT91_PIO_PSR_P17	at91/var/v3_0/include/var_io.h	1184;"	d
AT91_PIO_PSR_P18	at91/var/v3_0/include/var_io.h	1185;"	d
AT91_PIO_PSR_P19	at91/var/v3_0/include/var_io.h	1186;"	d
AT91_PIO_PSR_P23	at91/var/v3_0/include/var_io.h	1190;"	d
AT91_PIO_PSR_P24	at91/var/v3_0/include/var_io.h	1191;"	d
AT91_PIO_PSR_PCK0	at91/var/v3_0/include/var_io.h	496;"	d
AT91_PIO_PSR_PCK0	at91/var/v3_0/include/var_io.h	725;"	d
AT91_PIO_PSR_PCK0	at91/var/v3_0/include/var_io.h	983;"	d
AT91_PIO_PSR_PCK0X	at91/var/v3_0/include/var_io.h	1127;"	d
AT91_PIO_PSR_PCK0X	at91/var/v3_0/include/var_io.h	735;"	d
AT91_PIO_PSR_PCK1	at91/var/v3_0/include/var_io.h	507;"	d
AT91_PIO_PSR_PCK1	at91/var/v3_0/include/var_io.h	678;"	d
AT91_PIO_PSR_PCK1	at91/var/v3_0/include/var_io.h	994;"	d
AT91_PIO_PSR_PCK1X	at91/var/v3_0/include/var_io.h	512;"	d
AT91_PIO_PSR_PCK1X	at91/var/v3_0/include/var_io.h	721;"	d
AT91_PIO_PSR_PCK1X	at91/var/v3_0/include/var_io.h	998;"	d
AT91_PIO_PSR_PCK1XX	at91/var/v3_0/include/var_io.h	1128;"	d
AT91_PIO_PSR_PCK1XX	at91/var/v3_0/include/var_io.h	736;"	d
AT91_PIO_PSR_PCK2	at91/var/v3_0/include/var_io.h	508;"	d
AT91_PIO_PSR_PCK2	at91/var/v3_0/include/var_io.h	689;"	d
AT91_PIO_PSR_PCK2	at91/var/v3_0/include/var_io.h	722;"	d
AT91_PIO_PSR_PCK2	at91/var/v3_0/include/var_io.h	995;"	d
AT91_PIO_PSR_PCK2X	at91/var/v3_0/include/var_io.h	1008;"	d
AT91_PIO_PSR_PCK2X	at91/var/v3_0/include/var_io.h	522;"	d
AT91_PIO_PSR_PCK2X	at91/var/v3_0/include/var_io.h	737;"	d
AT91_PIO_PSR_PCK2XX	at91/var/v3_0/include/var_io.h	1129;"	d
AT91_PIO_PSR_PCK3	at91/var/v3_0/include/var_io.h	687;"	d
AT91_PIO_PSR_PWM0	at91/var/v3_0/include/var_io.h	454;"	d
AT91_PIO_PSR_PWM0	at91/var/v3_0/include/var_io.h	711;"	d
AT91_PIO_PSR_PWM0	at91/var/v3_0/include/var_io.h	831;"	d
AT91_PIO_PSR_PWM0X	at91/var/v3_0/include/var_io.h	742;"	d
AT91_PIO_PSR_PWM0X	at91/var/v3_0/include/var_io.h	988;"	d
AT91_PIO_PSR_PWM0XX	at91/var/v3_0/include/var_io.h	1000;"	d
AT91_PIO_PSR_PWM1	at91/var/v3_0/include/var_io.h	455;"	d
AT91_PIO_PSR_PWM1	at91/var/v3_0/include/var_io.h	712;"	d
AT91_PIO_PSR_PWM1	at91/var/v3_0/include/var_io.h	832;"	d
AT91_PIO_PSR_PWM1X	at91/var/v3_0/include/var_io.h	502;"	d
AT91_PIO_PSR_PWM1X	at91/var/v3_0/include/var_io.h	743;"	d
AT91_PIO_PSR_PWM1X	at91/var/v3_0/include/var_io.h	989;"	d
AT91_PIO_PSR_PWM1XX	at91/var/v3_0/include/var_io.h	1001;"	d
AT91_PIO_PSR_PWM1XX	at91/var/v3_0/include/var_io.h	515;"	d
AT91_PIO_PSR_PWM2	at91/var/v3_0/include/var_io.h	456;"	d
AT91_PIO_PSR_PWM2	at91/var/v3_0/include/var_io.h	713;"	d
AT91_PIO_PSR_PWM2	at91/var/v3_0/include/var_io.h	833;"	d
AT91_PIO_PSR_PWM2X	at91/var/v3_0/include/var_io.h	503;"	d
AT91_PIO_PSR_PWM2X	at91/var/v3_0/include/var_io.h	744;"	d
AT91_PIO_PSR_PWM2X	at91/var/v3_0/include/var_io.h	990;"	d
AT91_PIO_PSR_PWM2XX	at91/var/v3_0/include/var_io.h	1002;"	d
AT91_PIO_PSR_PWM2XX	at91/var/v3_0/include/var_io.h	516;"	d
AT91_PIO_PSR_PWM3	at91/var/v3_0/include/var_io.h	497;"	d
AT91_PIO_PSR_PWM3	at91/var/v3_0/include/var_io.h	714;"	d
AT91_PIO_PSR_PWM3	at91/var/v3_0/include/var_io.h	984;"	d
AT91_PIO_PSR_PWM3X	at91/var/v3_0/include/var_io.h	504;"	d
AT91_PIO_PSR_PWM3X	at91/var/v3_0/include/var_io.h	745;"	d
AT91_PIO_PSR_PWM4X	at91/var/v3_0/include/var_io.h	991;"	d
AT91_PIO_PSR_PWMOX	at91/var/v3_0/include/var_io.h	501;"	d
AT91_PIO_PSR_PWMOXX	at91/var/v3_0/include/var_io.h	514;"	d
AT91_PIO_PSR_RAS	at91/var/v3_0/include/var_io.h	902;"	d
AT91_PIO_PSR_RD	at91/var/v3_0/include/var_io.h	472;"	d
AT91_PIO_PSR_RD	at91/var/v3_0/include/var_io.h	663;"	d
AT91_PIO_PSR_RD	at91/var/v3_0/include/var_io.h	849;"	d
AT91_PIO_PSR_RF	at91/var/v3_0/include/var_io.h	474;"	d
AT91_PIO_PSR_RF	at91/var/v3_0/include/var_io.h	665;"	d
AT91_PIO_PSR_RF	at91/var/v3_0/include/var_io.h	851;"	d
AT91_PIO_PSR_RI1	at91/var/v3_0/include/var_io.h	484;"	d
AT91_PIO_PSR_RI1	at91/var/v3_0/include/var_io.h	741;"	d
AT91_PIO_PSR_RI1	at91/var/v3_0/include/var_io.h	860;"	d
AT91_PIO_PSR_RK	at91/var/v3_0/include/var_io.h	473;"	d
AT91_PIO_PSR_RK	at91/var/v3_0/include/var_io.h	664;"	d
AT91_PIO_PSR_RK	at91/var/v3_0/include/var_io.h	850;"	d
AT91_PIO_PSR_RTS0	at91/var/v3_0/include/var_io.h	461;"	d
AT91_PIO_PSR_RTS0	at91/var/v3_0/include/var_io.h	642;"	d
AT91_PIO_PSR_RTS0	at91/var/v3_0/include/var_io.h	838;"	d
AT91_PIO_PSR_RTS1	at91/var/v3_0/include/var_io.h	479;"	d
AT91_PIO_PSR_RTS1	at91/var/v3_0/include/var_io.h	647;"	d
AT91_PIO_PSR_RTS1	at91/var/v3_0/include/var_io.h	855;"	d
AT91_PIO_PSR_RTS1X	at91/var/v3_0/include/var_io.h	1125;"	d
AT91_PIO_PSR_RXD0	at91/var/v3_0/include/var_io.h	1182;"	d
AT91_PIO_PSR_RXD0	at91/var/v3_0/include/var_io.h	348;"	d
AT91_PIO_PSR_RXD0	at91/var/v3_0/include/var_io.h	459;"	d
AT91_PIO_PSR_RXD0	at91/var/v3_0/include/var_io.h	639;"	d
AT91_PIO_PSR_RXD0	at91/var/v3_0/include/var_io.h	836;"	d
AT91_PIO_PSR_RXD1	at91/var/v3_0/include/var_io.h	1189;"	d
AT91_PIO_PSR_RXD1	at91/var/v3_0/include/var_io.h	351;"	d
AT91_PIO_PSR_RXD1	at91/var/v3_0/include/var_io.h	476;"	d
AT91_PIO_PSR_RXD1	at91/var/v3_0/include/var_io.h	644;"	d
AT91_PIO_PSR_RXD1	at91/var/v3_0/include/var_io.h	852;"	d
AT91_PIO_PSR_RXD2	at91/var/v3_0/include/var_io.h	354;"	d
AT91_PIO_PSR_SCK0	at91/var/v3_0/include/var_io.h	1180;"	d
AT91_PIO_PSR_SCK0	at91/var/v3_0/include/var_io.h	346;"	d
AT91_PIO_PSR_SCK0	at91/var/v3_0/include/var_io.h	492;"	d
AT91_PIO_PSR_SCK0	at91/var/v3_0/include/var_io.h	641;"	d
AT91_PIO_PSR_SCK0	at91/var/v3_0/include/var_io.h	979;"	d
AT91_PIO_PSR_SCK1	at91/var/v3_0/include/var_io.h	1187;"	d
AT91_PIO_PSR_SCK1	at91/var/v3_0/include/var_io.h	349;"	d
AT91_PIO_PSR_SCK1	at91/var/v3_0/include/var_io.h	478;"	d
AT91_PIO_PSR_SCK1	at91/var/v3_0/include/var_io.h	646;"	d
AT91_PIO_PSR_SCK1	at91/var/v3_0/include/var_io.h	854;"	d
AT91_PIO_PSR_SCK2	at91/var/v3_0/include/var_io.h	352;"	d
AT91_PIO_PSR_SDA10	at91/var/v3_0/include/var_io.h	896;"	d
AT91_PIO_PSR_SDCKE	at91/var/v3_0/include/var_io.h	897;"	d
AT91_PIO_PSR_SDWE	at91/var/v3_0/include/var_io.h	900;"	d
AT91_PIO_PSR_SPCK	at91/var/v3_0/include/var_io.h	355;"	d
AT91_PIO_PSR_SPCK	at91/var/v3_0/include/var_io.h	468;"	d
AT91_PIO_PSR_SPCK	at91/var/v3_0/include/var_io.h	845;"	d
AT91_PIO_PSR_SPI1_MISO	at91/var/v3_0/include/var_io.h	684;"	d
AT91_PIO_PSR_SPI1_MOSI	at91/var/v3_0/include/var_io.h	683;"	d
AT91_PIO_PSR_SPI1_NPCS0	at91/var/v3_0/include/var_io.h	681;"	d
AT91_PIO_PSR_SPI1_NPCS1	at91/var/v3_0/include/var_io.h	672;"	d
AT91_PIO_PSR_SPI1_NPCS1X	at91/var/v3_0/include/var_io.h	685;"	d
AT91_PIO_PSR_SPI1_NPCS1XX	at91/var/v3_0/include/var_io.h	726;"	d
AT91_PIO_PSR_SPI1_NPCS2	at91/var/v3_0/include/var_io.h	673;"	d
AT91_PIO_PSR_SPI1_NPCS2X	at91/var/v3_0/include/var_io.h	686;"	d
AT91_PIO_PSR_SPI1_NPCS2XX	at91/var/v3_0/include/var_io.h	727;"	d
AT91_PIO_PSR_SPI1_NPCS3	at91/var/v3_0/include/var_io.h	674;"	d
AT91_PIO_PSR_SPI1_NPCS3X	at91/var/v3_0/include/var_io.h	688;"	d
AT91_PIO_PSR_SPI1_NPCS3XX	at91/var/v3_0/include/var_io.h	731;"	d
AT91_PIO_PSR_SPI1_SPCK	at91/var/v3_0/include/var_io.h	682;"	d
AT91_PIO_PSR_SPI_MISO	at91/var/v3_0/include/var_io.h	655;"	d
AT91_PIO_PSR_SPI_MOSI	at91/var/v3_0/include/var_io.h	656;"	d
AT91_PIO_PSR_SPI_NPCS0	at91/var/v3_0/include/var_io.h	651;"	d
AT91_PIO_PSR_SPI_NPCS1	at91/var/v3_0/include/var_io.h	652;"	d
AT91_PIO_PSR_SPI_NPCS1	at91/var/v3_0/include/var_io.h	729;"	d
AT91_PIO_PSR_SPI_NPCS1X	at91/var/v3_0/include/var_io.h	675;"	d
AT91_PIO_PSR_SPI_NPCS2	at91/var/v3_0/include/var_io.h	653;"	d
AT91_PIO_PSR_SPI_NPCS2	at91/var/v3_0/include/var_io.h	730;"	d
AT91_PIO_PSR_SPI_NPCS2X	at91/var/v3_0/include/var_io.h	676;"	d
AT91_PIO_PSR_SPI_NPCS3	at91/var/v3_0/include/var_io.h	654;"	d
AT91_PIO_PSR_SPI_NPCS3X	at91/var/v3_0/include/var_io.h	677;"	d
AT91_PIO_PSR_SPI_NPCS3XX	at91/var/v3_0/include/var_io.h	732;"	d
AT91_PIO_PSR_SPI_SPCK	at91/var/v3_0/include/var_io.h	657;"	d
AT91_PIO_PSR_TCLK0	at91/var/v3_0/include/var_io.h	1167;"	d
AT91_PIO_PSR_TCLK0	at91/var/v3_0/include/var_io.h	369;"	d
AT91_PIO_PSR_TCLK0	at91/var/v3_0/include/var_io.h	494;"	d
AT91_PIO_PSR_TCLK0	at91/var/v3_0/include/var_io.h	728;"	d
AT91_PIO_PSR_TCLK0	at91/var/v3_0/include/var_io.h	981;"	d
AT91_PIO_PSR_TCLK1	at91/var/v3_0/include/var_io.h	1005;"	d
AT91_PIO_PSR_TCLK1	at91/var/v3_0/include/var_io.h	1170;"	d
AT91_PIO_PSR_TCLK1	at91/var/v3_0/include/var_io.h	372;"	d
AT91_PIO_PSR_TCLK1	at91/var/v3_0/include/var_io.h	519;"	d
AT91_PIO_PSR_TCLK1	at91/var/v3_0/include/var_io.h	680;"	d
AT91_PIO_PSR_TCLK1X	at91/var/v3_0/include/var_io.h	734;"	d
AT91_PIO_PSR_TCLK2	at91/var/v3_0/include/var_io.h	1006;"	d
AT91_PIO_PSR_TCLK2	at91/var/v3_0/include/var_io.h	1173;"	d
AT91_PIO_PSR_TCLK2	at91/var/v3_0/include/var_io.h	375;"	d
AT91_PIO_PSR_TCLK2	at91/var/v3_0/include/var_io.h	520;"	d
AT91_PIO_PSR_TCLK3	at91/var/v3_0/include/var_io.h	332;"	d
AT91_PIO_PSR_TCLK4	at91/var/v3_0/include/var_io.h	335;"	d
AT91_PIO_PSR_TCLK5	at91/var/v3_0/include/var_io.h	338;"	d
AT91_PIO_PSR_TD	at91/var/v3_0/include/var_io.h	471;"	d
AT91_PIO_PSR_TD	at91/var/v3_0/include/var_io.h	662;"	d
AT91_PIO_PSR_TD	at91/var/v3_0/include/var_io.h	848;"	d
AT91_PIO_PSR_TF	at91/var/v3_0/include/var_io.h	469;"	d
AT91_PIO_PSR_TF	at91/var/v3_0/include/var_io.h	660;"	d
AT91_PIO_PSR_TF	at91/var/v3_0/include/var_io.h	846;"	d
AT91_PIO_PSR_TIOA0	at91/var/v3_0/include/var_io.h	1168;"	d
AT91_PIO_PSR_TIOA0	at91/var/v3_0/include/var_io.h	370;"	d
AT91_PIO_PSR_TIOA0	at91/var/v3_0/include/var_io.h	490;"	d
AT91_PIO_PSR_TIOA0	at91/var/v3_0/include/var_io.h	715;"	d
AT91_PIO_PSR_TIOA0	at91/var/v3_0/include/var_io.h	977;"	d
AT91_PIO_PSR_TIOA1	at91/var/v3_0/include/var_io.h	1171;"	d
AT91_PIO_PSR_TIOA1	at91/var/v3_0/include/var_io.h	373;"	d
AT91_PIO_PSR_TIOA1	at91/var/v3_0/include/var_io.h	505;"	d
AT91_PIO_PSR_TIOA1	at91/var/v3_0/include/var_io.h	717;"	d
AT91_PIO_PSR_TIOA1	at91/var/v3_0/include/var_io.h	992;"	d
AT91_PIO_PSR_TIOA2	at91/var/v3_0/include/var_io.h	1003;"	d
AT91_PIO_PSR_TIOA2	at91/var/v3_0/include/var_io.h	1174;"	d
AT91_PIO_PSR_TIOA2	at91/var/v3_0/include/var_io.h	376;"	d
AT91_PIO_PSR_TIOA2	at91/var/v3_0/include/var_io.h	517;"	d
AT91_PIO_PSR_TIOA2	at91/var/v3_0/include/var_io.h	719;"	d
AT91_PIO_PSR_TIOA3	at91/var/v3_0/include/var_io.h	333;"	d
AT91_PIO_PSR_TIOA4	at91/var/v3_0/include/var_io.h	336;"	d
AT91_PIO_PSR_TIOA5	at91/var/v3_0/include/var_io.h	339;"	d
AT91_PIO_PSR_TIOB0	at91/var/v3_0/include/var_io.h	1169;"	d
AT91_PIO_PSR_TIOB0	at91/var/v3_0/include/var_io.h	371;"	d
AT91_PIO_PSR_TIOB0	at91/var/v3_0/include/var_io.h	491;"	d
AT91_PIO_PSR_TIOB0	at91/var/v3_0/include/var_io.h	716;"	d
AT91_PIO_PSR_TIOB0	at91/var/v3_0/include/var_io.h	978;"	d
AT91_PIO_PSR_TIOB1	at91/var/v3_0/include/var_io.h	1172;"	d
AT91_PIO_PSR_TIOB1	at91/var/v3_0/include/var_io.h	374;"	d
AT91_PIO_PSR_TIOB1	at91/var/v3_0/include/var_io.h	506;"	d
AT91_PIO_PSR_TIOB1	at91/var/v3_0/include/var_io.h	718;"	d
AT91_PIO_PSR_TIOB1	at91/var/v3_0/include/var_io.h	993;"	d
AT91_PIO_PSR_TIOB2	at91/var/v3_0/include/var_io.h	1004;"	d
AT91_PIO_PSR_TIOB2	at91/var/v3_0/include/var_io.h	1175;"	d
AT91_PIO_PSR_TIOB2	at91/var/v3_0/include/var_io.h	377;"	d
AT91_PIO_PSR_TIOB2	at91/var/v3_0/include/var_io.h	518;"	d
AT91_PIO_PSR_TIOB2	at91/var/v3_0/include/var_io.h	720;"	d
AT91_PIO_PSR_TIOB3	at91/var/v3_0/include/var_io.h	334;"	d
AT91_PIO_PSR_TIOB4	at91/var/v3_0/include/var_io.h	337;"	d
AT91_PIO_PSR_TIOB5	at91/var/v3_0/include/var_io.h	340;"	d
AT91_PIO_PSR_TK	at91/var/v3_0/include/var_io.h	470;"	d
AT91_PIO_PSR_TK	at91/var/v3_0/include/var_io.h	661;"	d
AT91_PIO_PSR_TK	at91/var/v3_0/include/var_io.h	847;"	d
AT91_PIO_PSR_TWCK	at91/var/v3_0/include/var_io.h	458;"	d
AT91_PIO_PSR_TWCK	at91/var/v3_0/include/var_io.h	650;"	d
AT91_PIO_PSR_TWCK	at91/var/v3_0/include/var_io.h	835;"	d
AT91_PIO_PSR_TWD	at91/var/v3_0/include/var_io.h	457;"	d
AT91_PIO_PSR_TWD	at91/var/v3_0/include/var_io.h	649;"	d
AT91_PIO_PSR_TWD	at91/var/v3_0/include/var_io.h	834;"	d
AT91_PIO_PSR_TXD0	at91/var/v3_0/include/var_io.h	1181;"	d
AT91_PIO_PSR_TXD0	at91/var/v3_0/include/var_io.h	347;"	d
AT91_PIO_PSR_TXD0	at91/var/v3_0/include/var_io.h	460;"	d
AT91_PIO_PSR_TXD0	at91/var/v3_0/include/var_io.h	640;"	d
AT91_PIO_PSR_TXD0	at91/var/v3_0/include/var_io.h	837;"	d
AT91_PIO_PSR_TXD1	at91/var/v3_0/include/var_io.h	1188;"	d
AT91_PIO_PSR_TXD1	at91/var/v3_0/include/var_io.h	350;"	d
AT91_PIO_PSR_TXD1	at91/var/v3_0/include/var_io.h	477;"	d
AT91_PIO_PSR_TXD1	at91/var/v3_0/include/var_io.h	645;"	d
AT91_PIO_PSR_TXD1	at91/var/v3_0/include/var_io.h	853;"	d
AT91_PIO_PSR_TXD2	at91/var/v3_0/include/var_io.h	353;"	d
AT91_PIO_PWM_PWM1X	at91/var/v3_0/include/var_io.h	430;"	d
AT91_PIO_PWM_PWM1X	at91/var/v3_0/include/var_io.h	919;"	d
AT91_PIO_PWM_PWM2X	at91/var/v3_0/include/var_io.h	431;"	d
AT91_PIO_PWM_PWM2X	at91/var/v3_0/include/var_io.h	920;"	d
AT91_PIO_PWM_PWM4X	at91/var/v3_0/include/var_io.h	432;"	d
AT91_PIO_PWM_PWM4X	at91/var/v3_0/include/var_io.h	921;"	d
AT91_PIO_SODR	at91/var/v3_0/include/var_io.h	1207;"	d
AT91_PITC	at91/var/v3_0/include/var_io.h	2207;"	d
AT91_PITC_PIIR	at91/var/v3_0/include/var_io.h	2216;"	d
AT91_PITC_PIMR	at91/var/v3_0/include/var_io.h	2210;"	d
AT91_PITC_PIMR_PITEN	at91/var/v3_0/include/var_io.h	2211;"	d
AT91_PITC_PIMR_PITIEN	at91/var/v3_0/include/var_io.h	2212;"	d
AT91_PITC_PISR	at91/var/v3_0/include/var_io.h	2213;"	d
AT91_PITC_PISR_PITS	at91/var/v3_0/include/var_io.h	2214;"	d
AT91_PITC_PIVR	at91/var/v3_0/include/var_io.h	2215;"	d
AT91_PITC_VALUE_MASK	at91/var/v3_0/include/var_io.h	2217;"	d
AT91_PMC	at91/at91sam7s/v3_0/include/plf_io.h	128;"	d
AT91_PMC	at91/var/v3_0/include/var_io.h	1621;"	d
AT91_PMC_CGMR	at91/var/v3_0/include/var_io.h	1632;"	d
AT91_PMC_CGMR_CSS_LF	at91/var/v3_0/include/var_io.h	1722;"	d
AT91_PMC_CGMR_CSS_MOSC	at91/var/v3_0/include/var_io.h	1723;"	d
AT91_PMC_CGMR_CSS_PLL	at91/var/v3_0/include/var_io.h	1682;"	d
AT91_PMC_CGMR_CSS_PLL	at91/var/v3_0/include/var_io.h	1724;"	d
AT91_PMC_CGMR_CSS_RES	at91/var/v3_0/include/var_io.h	1725;"	d
AT91_PMC_CGMR_CSS_SLCK	at91/var/v3_0/include/var_io.h	1681;"	d
AT91_PMC_CGMR_INIT0	at91/eb42/v3_0/include/hal_platform_setup.h	102;"	d
AT91_PMC_CGMR_INIT0	at91/eb55/v3_0/include/hal_platform_setup.h	100;"	d
AT91_PMC_CGMR_INIT0	at91/phycore/v3_0/include/hal_platform_setup.h	94;"	d
AT91_PMC_CGMR_INIT1	at91/eb42/v3_0/include/hal_platform_setup.h	107;"	d
AT91_PMC_CGMR_INIT1	at91/eb55/v3_0/include/hal_platform_setup.h	104;"	d
AT91_PMC_CGMR_INIT1	at91/phycore/v3_0/include/hal_platform_setup.h	98;"	d
AT91_PMC_CGMR_INIT2	at91/eb55/v3_0/include/hal_platform_setup.h	107;"	d
AT91_PMC_CGMR_INIT2	at91/phycore/v3_0/include/hal_platform_setup.h	101;"	d
AT91_PMC_CGMR_INIT3	at91/eb55/v3_0/include/hal_platform_setup.h	111;"	d
AT91_PMC_CGMR_INIT3	at91/phycore/v3_0/include/hal_platform_setup.h	105;"	d
AT91_PMC_CGMR_MCKO_DIS	at91/var/v3_0/include/var_io.h	1680;"	d
AT91_PMC_CGMR_MCKO_DIS	at91/var/v3_0/include/var_io.h	1713;"	d
AT91_PMC_CGMR_MCKO_ENA	at91/var/v3_0/include/var_io.h	1679;"	d
AT91_PMC_CGMR_MCKO_ENA	at91/var/v3_0/include/var_io.h	1712;"	d
AT91_PMC_CGMR_MCK_MCK	at91/var/v3_0/include/var_io.h	1676;"	d
AT91_PMC_CGMR_MCK_MCKD2	at91/var/v3_0/include/var_io.h	1678;"	d
AT91_PMC_CGMR_MCK_MCKINV	at91/var/v3_0/include/var_io.h	1677;"	d
AT91_PMC_CGMR_MCK_SLCK	at91/var/v3_0/include/var_io.h	1675;"	d
AT91_PMC_CGMR_MOSC_BYP	at91/var/v3_0/include/var_io.h	1709;"	d
AT91_PMC_CGMR_MOSC_DIS	at91/var/v3_0/include/var_io.h	1710;"	d
AT91_PMC_CGMR_MOSC_ENA	at91/var/v3_0/include/var_io.h	1711;"	d
AT91_PMC_CGMR_MOSC_XTAL	at91/var/v3_0/include/var_io.h	1708;"	d
AT91_PMC_CGMR_OSC_CNT	at91/var/v3_0/include/var_io.h	1728;"	d
AT91_PMC_CGMR_PLLA	at91/var/v3_0/include/var_io.h	1673;"	d
AT91_PMC_CGMR_PLLB	at91/var/v3_0/include/var_io.h	1674;"	d
AT91_PMC_CGMR_PLL_CNT	at91/var/v3_0/include/var_io.h	1685;"	d
AT91_PMC_CGMR_PLL_CNT	at91/var/v3_0/include/var_io.h	1729;"	d
AT91_PMC_CGMR_PLL_MUL	at91/var/v3_0/include/var_io.h	1684;"	d
AT91_PMC_CGMR_PLL_MUL	at91/var/v3_0/include/var_io.h	1727;"	d
AT91_PMC_CGMR_PRES_DIV16	at91/var/v3_0/include/var_io.h	1669;"	d
AT91_PMC_CGMR_PRES_DIV16	at91/var/v3_0/include/var_io.h	1718;"	d
AT91_PMC_CGMR_PRES_DIV2	at91/var/v3_0/include/var_io.h	1666;"	d
AT91_PMC_CGMR_PRES_DIV2	at91/var/v3_0/include/var_io.h	1715;"	d
AT91_PMC_CGMR_PRES_DIV32	at91/var/v3_0/include/var_io.h	1670;"	d
AT91_PMC_CGMR_PRES_DIV32	at91/var/v3_0/include/var_io.h	1719;"	d
AT91_PMC_CGMR_PRES_DIV4	at91/var/v3_0/include/var_io.h	1667;"	d
AT91_PMC_CGMR_PRES_DIV4	at91/var/v3_0/include/var_io.h	1716;"	d
AT91_PMC_CGMR_PRES_DIV64	at91/var/v3_0/include/var_io.h	1671;"	d
AT91_PMC_CGMR_PRES_DIV64	at91/var/v3_0/include/var_io.h	1720;"	d
AT91_PMC_CGMR_PRES_DIV8	at91/var/v3_0/include/var_io.h	1668;"	d
AT91_PMC_CGMR_PRES_DIV8	at91/var/v3_0/include/var_io.h	1717;"	d
AT91_PMC_CGMR_PRES_NONE	at91/var/v3_0/include/var_io.h	1665;"	d
AT91_PMC_CGMR_PRES_NONE	at91/var/v3_0/include/var_io.h	1714;"	d
AT91_PMC_CGMR_PRES_RES	at91/var/v3_0/include/var_io.h	1672;"	d
AT91_PMC_CGMR_PRES_RES	at91/var/v3_0/include/var_io.h	1721;"	d
AT91_PMC_IDR	at91/at91sam7s/v3_0/include/plf_io.h	161;"	d
AT91_PMC_IDR	at91/var/v3_0/include/var_io.h	1643;"	d
AT91_PMC_IER	at91/at91sam7s/v3_0/include/plf_io.h	160;"	d
AT91_PMC_IER	at91/var/v3_0/include/var_io.h	1639;"	d
AT91_PMC_IMR	at91/at91sam7s/v3_0/include/plf_io.h	170;"	d
AT91_PMC_IMR	at91/var/v3_0/include/var_io.h	1647;"	d
AT91_PMC_MCFR	at91/at91sam7s/v3_0/include/plf_io.h	134;"	d
AT91_PMC_MCKR	at91/at91sam7s/v3_0/include/plf_io.h	146;"	d
AT91_PMC_MCKR_MAIN_CLK	at91/at91sam7s/v3_0/include/plf_io.h	148;"	d
AT91_PMC_MCKR_PLL_CLK	at91/at91sam7s/v3_0/include/plf_io.h	149;"	d
AT91_PMC_MCKR_PRES_CLK	at91/at91sam7s/v3_0/include/plf_io.h	150;"	d
AT91_PMC_MCKR_PRES_CLK_16	at91/at91sam7s/v3_0/include/plf_io.h	154;"	d
AT91_PMC_MCKR_PRES_CLK_2	at91/at91sam7s/v3_0/include/plf_io.h	151;"	d
AT91_PMC_MCKR_PRES_CLK_32	at91/at91sam7s/v3_0/include/plf_io.h	155;"	d
AT91_PMC_MCKR_PRES_CLK_4	at91/at91sam7s/v3_0/include/plf_io.h	152;"	d
AT91_PMC_MCKR_PRES_CLK_64	at91/at91sam7s/v3_0/include/plf_io.h	156;"	d
AT91_PMC_MCKR_PRES_CLK_8	at91/at91sam7s/v3_0/include/plf_io.h	153;"	d
AT91_PMC_MCKR_SLOW_CLK	at91/at91sam7s/v3_0/include/plf_io.h	147;"	d
AT91_PMC_MOR	at91/at91sam7s/v3_0/include/plf_io.h	130;"	d
AT91_PMC_MOR_MOSCEN	at91/at91sam7s/v3_0/include/plf_io.h	131;"	d
AT91_PMC_MOR_OSCBYPASS	at91/at91sam7s/v3_0/include/plf_io.h	132;"	d
AT91_PMC_MOR_OSCCOUNT	at91/at91sam7s/v3_0/include/plf_io.h	133;"	d
AT91_PMC_PCDR	at91/var/v3_0/include/var_io.h	1629;"	d
AT91_PMC_PCER	at91/var/v3_0/include/var_io.h	1628;"	d
AT91_PMC_PCER_ADC	at91/var/v3_0/include/var_io.h	1767;"	d
AT91_PMC_PCER_ADC	at91/var/v3_0/include/var_io.h	1802;"	d
AT91_PMC_PCER_ADC	at91/var/v3_0/include/var_io.h	1825;"	d
AT91_PMC_PCER_ADC0	at91/var/v3_0/include/var_io.h	1703;"	d
AT91_PMC_PCER_ADC1	at91/var/v3_0/include/var_io.h	1704;"	d
AT91_PMC_PCER_CAN	at91/var/v3_0/include/var_io.h	1800;"	d
AT91_PMC_PCER_DAC0	at91/var/v3_0/include/var_io.h	1705;"	d
AT91_PMC_PCER_DAC1	at91/var/v3_0/include/var_io.h	1706;"	d
AT91_PMC_PCER_EMAC	at91/var/v3_0/include/var_io.h	1801;"	d
AT91_PMC_PCER_PIOA	at91/var/v3_0/include/var_io.h	1662;"	d
AT91_PMC_PCER_PIOA	at91/var/v3_0/include/var_io.h	1701;"	d
AT91_PMC_PCER_PIOA	at91/var/v3_0/include/var_io.h	1766;"	d
AT91_PMC_PCER_PIOA	at91/var/v3_0/include/var_io.h	1787;"	d
AT91_PMC_PCER_PIOA	at91/var/v3_0/include/var_io.h	1812;"	d
AT91_PMC_PCER_PIOB	at91/var/v3_0/include/var_io.h	1663;"	d
AT91_PMC_PCER_PIOB	at91/var/v3_0/include/var_io.h	1702;"	d
AT91_PMC_PCER_PIOB	at91/var/v3_0/include/var_io.h	1788;"	d
AT91_PMC_PCER_PIOB	at91/var/v3_0/include/var_io.h	1813;"	d
AT91_PMC_PCER_PIOC	at91/var/v3_0/include/var_io.h	1814;"	d
AT91_PMC_PCER_PWMC	at91/var/v3_0/include/var_io.h	1773;"	d
AT91_PMC_PCER_PWMC	at91/var/v3_0/include/var_io.h	1795;"	d
AT91_PMC_PCER_PWMC	at91/var/v3_0/include/var_io.h	1820;"	d
AT91_PMC_PCER_SPI	at91/var/v3_0/include/var_io.h	1694;"	d
AT91_PMC_PCER_SPI	at91/var/v3_0/include/var_io.h	1768;"	d
AT91_PMC_PCER_SPI	at91/var/v3_0/include/var_io.h	1789;"	d
AT91_PMC_PCER_SPI	at91/var/v3_0/include/var_io.h	1815;"	d
AT91_PMC_PCER_SPI1	at91/var/v3_0/include/var_io.h	1790;"	d
AT91_PMC_PCER_SPIA	at91/var/v3_0/include/var_io.h	1654;"	d
AT91_PMC_PCER_SPIB	at91/var/v3_0/include/var_io.h	1655;"	d
AT91_PMC_PCER_SSC	at91/var/v3_0/include/var_io.h	1771;"	d
AT91_PMC_PCER_SSC	at91/var/v3_0/include/var_io.h	1793;"	d
AT91_PMC_PCER_SSC	at91/var/v3_0/include/var_io.h	1818;"	d
AT91_PMC_PCER_TC0	at91/var/v3_0/include/var_io.h	1656;"	d
AT91_PMC_PCER_TC0	at91/var/v3_0/include/var_io.h	1695;"	d
AT91_PMC_PCER_TC0	at91/var/v3_0/include/var_io.h	1775;"	d
AT91_PMC_PCER_TC0	at91/var/v3_0/include/var_io.h	1797;"	d
AT91_PMC_PCER_TC0	at91/var/v3_0/include/var_io.h	1822;"	d
AT91_PMC_PCER_TC1	at91/var/v3_0/include/var_io.h	1657;"	d
AT91_PMC_PCER_TC1	at91/var/v3_0/include/var_io.h	1696;"	d
AT91_PMC_PCER_TC1	at91/var/v3_0/include/var_io.h	1776;"	d
AT91_PMC_PCER_TC1	at91/var/v3_0/include/var_io.h	1798;"	d
AT91_PMC_PCER_TC1	at91/var/v3_0/include/var_io.h	1823;"	d
AT91_PMC_PCER_TC2	at91/var/v3_0/include/var_io.h	1658;"	d
AT91_PMC_PCER_TC2	at91/var/v3_0/include/var_io.h	1697;"	d
AT91_PMC_PCER_TC2	at91/var/v3_0/include/var_io.h	1777;"	d
AT91_PMC_PCER_TC2	at91/var/v3_0/include/var_io.h	1799;"	d
AT91_PMC_PCER_TC2	at91/var/v3_0/include/var_io.h	1824;"	d
AT91_PMC_PCER_TC3	at91/var/v3_0/include/var_io.h	1659;"	d
AT91_PMC_PCER_TC3	at91/var/v3_0/include/var_io.h	1698;"	d
AT91_PMC_PCER_TC4	at91/var/v3_0/include/var_io.h	1660;"	d
AT91_PMC_PCER_TC4	at91/var/v3_0/include/var_io.h	1699;"	d
AT91_PMC_PCER_TC5	at91/var/v3_0/include/var_io.h	1661;"	d
AT91_PMC_PCER_TC5	at91/var/v3_0/include/var_io.h	1700;"	d
AT91_PMC_PCER_TWI	at91/var/v3_0/include/var_io.h	1772;"	d
AT91_PMC_PCER_TWI	at91/var/v3_0/include/var_io.h	1794;"	d
AT91_PMC_PCER_TWI	at91/var/v3_0/include/var_io.h	1819;"	d
AT91_PMC_PCER_UDP	at91/var/v3_0/include/var_io.h	1774;"	d
AT91_PMC_PCER_UDP	at91/var/v3_0/include/var_io.h	1796;"	d
AT91_PMC_PCER_UDP	at91/var/v3_0/include/var_io.h	1821;"	d
AT91_PMC_PCER_US0	at91/var/v3_0/include/var_io.h	1652;"	d
AT91_PMC_PCER_US0	at91/var/v3_0/include/var_io.h	1691;"	d
AT91_PMC_PCER_US0	at91/var/v3_0/include/var_io.h	1769;"	d
AT91_PMC_PCER_US0	at91/var/v3_0/include/var_io.h	1791;"	d
AT91_PMC_PCER_US0	at91/var/v3_0/include/var_io.h	1816;"	d
AT91_PMC_PCER_US1	at91/var/v3_0/include/var_io.h	1653;"	d
AT91_PMC_PCER_US1	at91/var/v3_0/include/var_io.h	1692;"	d
AT91_PMC_PCER_US1	at91/var/v3_0/include/var_io.h	1770;"	d
AT91_PMC_PCER_US1	at91/var/v3_0/include/var_io.h	1792;"	d
AT91_PMC_PCER_US1	at91/var/v3_0/include/var_io.h	1817;"	d
AT91_PMC_PCER_US2	at91/var/v3_0/include/var_io.h	1693;"	d
AT91_PMC_PCKR0	at91/at91sam7s/v3_0/include/plf_io.h	157;"	d
AT91_PMC_PCKR1	at91/at91sam7s/v3_0/include/plf_io.h	158;"	d
AT91_PMC_PCKR2	at91/at91sam7s/v3_0/include/plf_io.h	159;"	d
AT91_PMC_PCR	at91/var/v3_0/include/var_io.h	1731;"	d
AT91_PMC_PCR_SHDALC	at91/var/v3_0/include/var_io.h	1732;"	d
AT91_PMC_PCR_WKACKC	at91/var/v3_0/include/var_io.h	1733;"	d
AT91_PMC_PCSR	at91/var/v3_0/include/var_io.h	1630;"	d
AT91_PMC_PLLR	at91/at91sam7s/v3_0/include/plf_io.h	135;"	d
AT91_PMC_PLLR_DIV	at91/at91sam7s/v3_0/include/plf_io.h	136;"	d
AT91_PMC_PLLR_MUL	at91/at91sam7s/v3_0/include/plf_io.h	138;"	d
AT91_PMC_PLLR_OUT_0	at91/at91sam7s/v3_0/include/plf_io.h	139;"	d
AT91_PMC_PLLR_OUT_1	at91/at91sam7s/v3_0/include/plf_io.h	140;"	d
AT91_PMC_PLLR_OUT_2	at91/at91sam7s/v3_0/include/plf_io.h	141;"	d
AT91_PMC_PLLR_OUT_3	at91/at91sam7s/v3_0/include/plf_io.h	142;"	d
AT91_PMC_PLLR_PLLCOUNT	at91/at91sam7s/v3_0/include/plf_io.h	137;"	d
AT91_PMC_PLLR_USBDIV_0	at91/at91sam7s/v3_0/include/plf_io.h	143;"	d
AT91_PMC_PLLR_USBDIV_1	at91/at91sam7s/v3_0/include/plf_io.h	144;"	d
AT91_PMC_PLLR_USBDIV_2	at91/at91sam7s/v3_0/include/plf_io.h	145;"	d
AT91_PMC_PMR	at91/var/v3_0/include/var_io.h	1735;"	d
AT91_PMC_PMR_ALSHEN	at91/var/v3_0/include/var_io.h	1745;"	d
AT91_PMC_PMR_ALWKEN	at91/var/v3_0/include/var_io.h	1744;"	d
AT91_PMC_PMR_SHDALS_LEVEL0	at91/var/v3_0/include/var_io.h	1737;"	d
AT91_PMC_PMR_SHDALS_LEVEL1	at91/var/v3_0/include/var_io.h	1738;"	d
AT91_PMC_PMR_SHDALS_RES	at91/var/v3_0/include/var_io.h	1739;"	d
AT91_PMC_PMR_SHDALS_TRI	at91/var/v3_0/include/var_io.h	1736;"	d
AT91_PMC_PMR_WKACKS_LEVEL0	at91/var/v3_0/include/var_io.h	1741;"	d
AT91_PMC_PMR_WKACKS_LEVEL1	at91/var/v3_0/include/var_io.h	1742;"	d
AT91_PMC_PMR_WKACKS_RES	at91/var/v3_0/include/var_io.h	1743;"	d
AT91_PMC_PMR_WKACKS_TRI	at91/var/v3_0/include/var_io.h	1740;"	d
AT91_PMC_PMR_WKEDG_BOTH	at91/var/v3_0/include/var_io.h	1750;"	d
AT91_PMC_PMR_WKEDG_NEG	at91/var/v3_0/include/var_io.h	1749;"	d
AT91_PMC_PMR_WKEDG_NONE	at91/var/v3_0/include/var_io.h	1747;"	d
AT91_PMC_PMR_WKEDG_POS	at91/var/v3_0/include/var_io.h	1748;"	d
AT91_PMC_SCDR	at91/var/v3_0/include/var_io.h	1625;"	d
AT91_PMC_SCER	at91/var/v3_0/include/var_io.h	1624;"	d
AT91_PMC_SCER_PCK	at91/var/v3_0/include/var_io.h	1759;"	d
AT91_PMC_SCER_PCK	at91/var/v3_0/include/var_io.h	1780;"	d
AT91_PMC_SCER_PCK	at91/var/v3_0/include/var_io.h	1805;"	d
AT91_PMC_SCER_PCK0	at91/var/v3_0/include/var_io.h	1761;"	d
AT91_PMC_SCER_PCK0	at91/var/v3_0/include/var_io.h	1782;"	d
AT91_PMC_SCER_PCK0	at91/var/v3_0/include/var_io.h	1807;"	d
AT91_PMC_SCER_PCK1	at91/var/v3_0/include/var_io.h	1762;"	d
AT91_PMC_SCER_PCK1	at91/var/v3_0/include/var_io.h	1783;"	d
AT91_PMC_SCER_PCK1	at91/var/v3_0/include/var_io.h	1808;"	d
AT91_PMC_SCER_PCK2	at91/var/v3_0/include/var_io.h	1763;"	d
AT91_PMC_SCER_PCK2	at91/var/v3_0/include/var_io.h	1784;"	d
AT91_PMC_SCER_PCK2	at91/var/v3_0/include/var_io.h	1809;"	d
AT91_PMC_SCER_PCK3	at91/var/v3_0/include/var_io.h	1764;"	d
AT91_PMC_SCER_PCK3	at91/var/v3_0/include/var_io.h	1785;"	d
AT91_PMC_SCER_PCK3	at91/var/v3_0/include/var_io.h	1810;"	d
AT91_PMC_SCER_UDP	at91/var/v3_0/include/var_io.h	1760;"	d
AT91_PMC_SCER_UDP	at91/var/v3_0/include/var_io.h	1781;"	d
AT91_PMC_SCER_UDP	at91/var/v3_0/include/var_io.h	1806;"	d
AT91_PMC_SCSR	at91/var/v3_0/include/var_io.h	1626;"	d
AT91_PMC_SR	at91/at91sam7s/v3_0/include/plf_io.h	162;"	d
AT91_PMC_SR	at91/var/v3_0/include/var_io.h	1635;"	d
AT91_PMC_SR_LOCK	at91/at91sam7s/v3_0/include/plf_io.h	164;"	d
AT91_PMC_SR_LOCK	at91/var/v3_0/include/var_io.h	1687;"	d
AT91_PMC_SR_LOCK	at91/var/v3_0/include/var_io.h	1753;"	d
AT91_PMC_SR_MCKRDY	at91/at91sam7s/v3_0/include/plf_io.h	165;"	d
AT91_PMC_SR_MOSCS	at91/at91sam7s/v3_0/include/plf_io.h	163;"	d
AT91_PMC_SR_MOSCS	at91/var/v3_0/include/var_io.h	1752;"	d
AT91_PMC_SR_PCK0RDY	at91/at91sam7s/v3_0/include/plf_io.h	166;"	d
AT91_PMC_SR_PCK1RDY	at91/at91sam7s/v3_0/include/plf_io.h	167;"	d
AT91_PMC_SR_PCK2RDY	at91/at91sam7s/v3_0/include/plf_io.h	168;"	d
AT91_PMC_SR_PCK3RDY	at91/at91sam7s/v3_0/include/plf_io.h	169;"	d
AT91_PS	at91/var/v3_0/include/var_io.h	1605;"	d
AT91_PS_CR	at91/var/v3_0/include/var_io.h	1608;"	d
AT91_PS_CR_CPU	at91/var/v3_0/include/var_io.h	1609;"	d
AT91_PS_PCDR	at91/var/v3_0/include/var_io.h	1611;"	d
AT91_PS_PCER	at91/var/v3_0/include/var_io.h	1610;"	d
AT91_PS_PCSR	at91/var/v3_0/include/var_io.h	1612;"	d
AT91_PWM	at91/var/v3_0/include/var_io.h	2878;"	d
AT91_PWM_CCNTR	at91/var/v3_0/include/var_io.h	2959;"	d
AT91_PWM_CDTY	at91/var/v3_0/include/var_io.h	2957;"	d
AT91_PWM_CH	at91/var/v3_0/include/var_io.h	2884;"	d
AT91_PWM_CH0	at91/var/v3_0/include/var_io.h	2879;"	d
AT91_PWM_CH1	at91/var/v3_0/include/var_io.h	2880;"	d
AT91_PWM_CH2	at91/var/v3_0/include/var_io.h	2881;"	d
AT91_PWM_CH3	at91/var/v3_0/include/var_io.h	2882;"	d
AT91_PWM_CHANNELS	at91/var/v3_0/include/var_io.h	2888;"	d
AT91_PWM_CHANNEL_ID_0	at91/var/v3_0/include/var_io.h	2920;"	d
AT91_PWM_CHANNEL_ID_1	at91/var/v3_0/include/var_io.h	2921;"	d
AT91_PWM_CHANNEL_ID_2	at91/var/v3_0/include/var_io.h	2922;"	d
AT91_PWM_CHANNEL_ID_3	at91/var/v3_0/include/var_io.h	2923;"	d
AT91_PWM_CHANNEL_ID_4	at91/var/v3_0/include/var_io.h	2924;"	d
AT91_PWM_CHANNEL_ID_5	at91/var/v3_0/include/var_io.h	2925;"	d
AT91_PWM_CHANNEL_ID_6	at91/var/v3_0/include/var_io.h	2926;"	d
AT91_PWM_CHANNEL_ID_7	at91/var/v3_0/include/var_io.h	2927;"	d
AT91_PWM_CH_SIZE	at91/var/v3_0/include/var_io.h	2883;"	d
AT91_PWM_CMR	at91/var/v3_0/include/var_io.h	2937;"	d
AT91_PWM_CMR_CALG_CENTER	at91/var/v3_0/include/var_io.h	2952;"	d
AT91_PWM_CMR_CALG_LEFT	at91/var/v3_0/include/var_io.h	2951;"	d
AT91_PWM_CMR_CPOL_HIGH	at91/var/v3_0/include/var_io.h	2954;"	d
AT91_PWM_CMR_CPOL_LOW	at91/var/v3_0/include/var_io.h	2953;"	d
AT91_PWM_CMR_CPRE_MCK_A	at91/var/v3_0/include/var_io.h	2949;"	d
AT91_PWM_CMR_CPRE_MCK_B	at91/var/v3_0/include/var_io.h	2950;"	d
AT91_PWM_CMR_CPRE_MCK_BY_1	at91/var/v3_0/include/var_io.h	2938;"	d
AT91_PWM_CMR_CPRE_MCK_BY_1024	at91/var/v3_0/include/var_io.h	2948;"	d
AT91_PWM_CMR_CPRE_MCK_BY_128	at91/var/v3_0/include/var_io.h	2945;"	d
AT91_PWM_CMR_CPRE_MCK_BY_16	at91/var/v3_0/include/var_io.h	2942;"	d
AT91_PWM_CMR_CPRE_MCK_BY_2	at91/var/v3_0/include/var_io.h	2939;"	d
AT91_PWM_CMR_CPRE_MCK_BY_256	at91/var/v3_0/include/var_io.h	2946;"	d
AT91_PWM_CMR_CPRE_MCK_BY_32	at91/var/v3_0/include/var_io.h	2943;"	d
AT91_PWM_CMR_CPRE_MCK_BY_4	at91/var/v3_0/include/var_io.h	2940;"	d
AT91_PWM_CMR_CPRE_MCK_BY_512	at91/var/v3_0/include/var_io.h	2947;"	d
AT91_PWM_CMR_CPRE_MCK_BY_64	at91/var/v3_0/include/var_io.h	2944;"	d
AT91_PWM_CMR_CPRE_MCK_BY_8	at91/var/v3_0/include/var_io.h	2941;"	d
AT91_PWM_CPD_DUTY	at91/var/v3_0/include/var_io.h	2955;"	d
AT91_PWM_CPD_PERIOD	at91/var/v3_0/include/var_io.h	2956;"	d
AT91_PWM_CPRDR	at91/var/v3_0/include/var_io.h	2958;"	d
AT91_PWM_CUPDR	at91/var/v3_0/include/var_io.h	2960;"	d
AT91_PWM_DIS	at91/var/v3_0/include/var_io.h	2928;"	d
AT91_PWM_ENA	at91/var/v3_0/include/var_io.h	2919;"	d
AT91_PWM_IDR	at91/var/v3_0/include/var_io.h	2931;"	d
AT91_PWM_IER	at91/var/v3_0/include/var_io.h	2930;"	d
AT91_PWM_IMR	at91/var/v3_0/include/var_io.h	2932;"	d
AT91_PWM_ISR	at91/var/v3_0/include/var_io.h	2933;"	d
AT91_PWM_MR	at91/var/v3_0/include/var_io.h	2891;"	d
AT91_PWM_MR_DIVA_MASK	at91/var/v3_0/include/var_io.h	2892;"	d
AT91_PWM_MR_DIVA_SHIFT	at91/var/v3_0/include/var_io.h	2893;"	d
AT91_PWM_MR_DIVB_MASK	at91/var/v3_0/include/var_io.h	2906;"	d
AT91_PWM_MR_DIVB_SHIFT	at91/var/v3_0/include/var_io.h	2907;"	d
AT91_PWM_MR_PREA_MCK_BY_1	at91/var/v3_0/include/var_io.h	2894;"	d
AT91_PWM_MR_PREA_MCK_BY_1024	at91/var/v3_0/include/var_io.h	2904;"	d
AT91_PWM_MR_PREA_MCK_BY_128	at91/var/v3_0/include/var_io.h	2901;"	d
AT91_PWM_MR_PREA_MCK_BY_16	at91/var/v3_0/include/var_io.h	2898;"	d
AT91_PWM_MR_PREA_MCK_BY_2	at91/var/v3_0/include/var_io.h	2895;"	d
AT91_PWM_MR_PREA_MCK_BY_256	at91/var/v3_0/include/var_io.h	2902;"	d
AT91_PWM_MR_PREA_MCK_BY_32	at91/var/v3_0/include/var_io.h	2899;"	d
AT91_PWM_MR_PREA_MCK_BY_4	at91/var/v3_0/include/var_io.h	2896;"	d
AT91_PWM_MR_PREA_MCK_BY_512	at91/var/v3_0/include/var_io.h	2903;"	d
AT91_PWM_MR_PREA_MCK_BY_64	at91/var/v3_0/include/var_io.h	2900;"	d
AT91_PWM_MR_PREA_MCK_BY_8	at91/var/v3_0/include/var_io.h	2897;"	d
AT91_PWM_MR_PREB_MCK_BY_1	at91/var/v3_0/include/var_io.h	2908;"	d
AT91_PWM_MR_PREB_MCK_BY_1024	at91/var/v3_0/include/var_io.h	2918;"	d
AT91_PWM_MR_PREB_MCK_BY_128	at91/var/v3_0/include/var_io.h	2915;"	d
AT91_PWM_MR_PREB_MCK_BY_16	at91/var/v3_0/include/var_io.h	2912;"	d
AT91_PWM_MR_PREB_MCK_BY_2	at91/var/v3_0/include/var_io.h	2909;"	d
AT91_PWM_MR_PREB_MCK_BY_256	at91/var/v3_0/include/var_io.h	2916;"	d
AT91_PWM_MR_PREB_MCK_BY_32	at91/var/v3_0/include/var_io.h	2913;"	d
AT91_PWM_MR_PREB_MCK_BY_4	at91/var/v3_0/include/var_io.h	2910;"	d
AT91_PWM_MR_PREB_MCK_BY_512	at91/var/v3_0/include/var_io.h	2917;"	d
AT91_PWM_MR_PREB_MCK_BY_64	at91/var/v3_0/include/var_io.h	2914;"	d
AT91_PWM_MR_PREB_MCK_BY_8	at91/var/v3_0/include/var_io.h	2911;"	d
AT91_PWM_PWM0	at91/var/v3_0/include/var_io.h	383;"	d
AT91_PWM_PWM0	at91/var/v3_0/include/var_io.h	602;"	d
AT91_PWM_PWM0	at91/var/v3_0/include/var_io.h	754;"	d
AT91_PWM_PWM0X	at91/var/v3_0/include/var_io.h	429;"	d
AT91_PWM_PWM0X	at91/var/v3_0/include/var_io.h	633;"	d
AT91_PWM_PWM0X	at91/var/v3_0/include/var_io.h	918;"	d
AT91_PWM_PWM0XX	at91/var/v3_0/include/var_io.h	442;"	d
AT91_PWM_PWM0XX	at91/var/v3_0/include/var_io.h	930;"	d
AT91_PWM_PWM1	at91/var/v3_0/include/var_io.h	384;"	d
AT91_PWM_PWM1	at91/var/v3_0/include/var_io.h	603;"	d
AT91_PWM_PWM1	at91/var/v3_0/include/var_io.h	755;"	d
AT91_PWM_PWM1X	at91/var/v3_0/include/var_io.h	634;"	d
AT91_PWM_PWM1XX	at91/var/v3_0/include/var_io.h	443;"	d
AT91_PWM_PWM1XX	at91/var/v3_0/include/var_io.h	931;"	d
AT91_PWM_PWM2	at91/var/v3_0/include/var_io.h	385;"	d
AT91_PWM_PWM2	at91/var/v3_0/include/var_io.h	604;"	d
AT91_PWM_PWM2	at91/var/v3_0/include/var_io.h	756;"	d
AT91_PWM_PWM2X	at91/var/v3_0/include/var_io.h	635;"	d
AT91_PWM_PWM2XX	at91/var/v3_0/include/var_io.h	444;"	d
AT91_PWM_PWM2XX	at91/var/v3_0/include/var_io.h	932;"	d
AT91_PWM_PWM3	at91/var/v3_0/include/var_io.h	425;"	d
AT91_PWM_PWM3	at91/var/v3_0/include/var_io.h	605;"	d
AT91_PWM_PWM3	at91/var/v3_0/include/var_io.h	914;"	d
AT91_PWM_PWM3X	at91/var/v3_0/include/var_io.h	636;"	d
AT91_PWM_SR	at91/var/v3_0/include/var_io.h	2929;"	d
AT91_PWM_VR	at91/var/v3_0/include/var_io.h	2934;"	d
AT91_RST	at91/var/v3_0/include/var_io.h	1963;"	d
AT91_RST_RCR	at91/var/v3_0/include/var_io.h	1966;"	d
AT91_RST_RCR_EXTRST	at91/var/v3_0/include/var_io.h	1970;"	d
AT91_RST_RCR_ICERST	at91/var/v3_0/include/var_io.h	1968;"	d
AT91_RST_RCR_KEY	at91/var/v3_0/include/var_io.h	1971;"	d
AT91_RST_RCR_PERRST	at91/var/v3_0/include/var_io.h	1969;"	d
AT91_RST_RCR_PROCRST	at91/var/v3_0/include/var_io.h	1967;"	d
AT91_RST_RMR	at91/var/v3_0/include/var_io.h	1982;"	d
AT91_RST_RMR_BODIEN	at91/var/v3_0/include/var_io.h	1985;"	d
AT91_RST_RMR_KEY	at91/var/v3_0/include/var_io.h	1986;"	d
AT91_RST_RMR_URSTEN	at91/var/v3_0/include/var_io.h	1983;"	d
AT91_RST_RMR_URSTIEN	at91/var/v3_0/include/var_io.h	1984;"	d
AT91_RST_RSR	at91/var/v3_0/include/var_io.h	1972;"	d
AT91_RST_RSR_BROWN	at91/var/v3_0/include/var_io.h	1974;"	d
AT91_RST_RSR_NRST_SET	at91/var/v3_0/include/var_io.h	1980;"	d
AT91_RST_RSR_SRCMP	at91/var/v3_0/include/var_io.h	1981;"	d
AT91_RST_RSR_TYPE_BROWNOUT	at91/var/v3_0/include/var_io.h	1979;"	d
AT91_RST_RSR_TYPE_POWERUP	at91/var/v3_0/include/var_io.h	1975;"	d
AT91_RST_RSR_TYPE_SW	at91/var/v3_0/include/var_io.h	1977;"	d
AT91_RST_RSR_TYPE_USER	at91/var/v3_0/include/var_io.h	1978;"	d
AT91_RST_RSR_TYPE_WATCHDOG	at91/var/v3_0/include/var_io.h	1976;"	d
AT91_RST_RSR_USER	at91/var/v3_0/include/var_io.h	1973;"	d
AT91_RTTC	at91/var/v3_0/include/var_io.h	2226;"	d
AT91_RTTC_RTAR	at91/var/v3_0/include/var_io.h	2233;"	d
AT91_RTTC_RTMR	at91/var/v3_0/include/var_io.h	2229;"	d
AT91_RTTC_RTMR_ALMIEN	at91/var/v3_0/include/var_io.h	2230;"	d
AT91_RTTC_RTMR_RTTINCIEN	at91/var/v3_0/include/var_io.h	2231;"	d
AT91_RTTC_RTMR_RTTRST	at91/var/v3_0/include/var_io.h	2232;"	d
AT91_RTTC_RTSR	at91/var/v3_0/include/var_io.h	2235;"	d
AT91_RTTC_RTSR_ALMS	at91/var/v3_0/include/var_io.h	2236;"	d
AT91_RTTC_RTSR_RTTINC	at91/var/v3_0/include/var_io.h	2237;"	d
AT91_RTTC_RTVR	at91/var/v3_0/include/var_io.h	2234;"	d
AT91_S2C_RD	at91/var/v3_0/include/var_io.h	401;"	d
AT91_S2C_RD	at91/var/v3_0/include/var_io.h	553;"	d
AT91_S2C_RD	at91/var/v3_0/include/var_io.h	772;"	d
AT91_S2C_RF	at91/var/v3_0/include/var_io.h	403;"	d
AT91_S2C_RF	at91/var/v3_0/include/var_io.h	555;"	d
AT91_S2C_RF	at91/var/v3_0/include/var_io.h	774;"	d
AT91_S2C_RK	at91/var/v3_0/include/var_io.h	402;"	d
AT91_S2C_RK	at91/var/v3_0/include/var_io.h	554;"	d
AT91_S2C_RK	at91/var/v3_0/include/var_io.h	773;"	d
AT91_S2C_TD	at91/var/v3_0/include/var_io.h	400;"	d
AT91_S2C_TD	at91/var/v3_0/include/var_io.h	552;"	d
AT91_S2C_TD	at91/var/v3_0/include/var_io.h	771;"	d
AT91_S2C_TF	at91/var/v3_0/include/var_io.h	398;"	d
AT91_S2C_TF	at91/var/v3_0/include/var_io.h	769;"	d
AT91_S2C_TK	at91/var/v3_0/include/var_io.h	399;"	d
AT91_S2C_TK	at91/var/v3_0/include/var_io.h	551;"	d
AT91_S2C_TK	at91/var/v3_0/include/var_io.h	770;"	d
AT91_SPI	at91/at91sam7s/v3_0/include/plf_io.h	65;"	d
AT91_SPI	at91/var/v3_0/include/var_io.h	1860;"	d
AT91_SPI0	at91/at91sam7s/v3_0/include/plf_io.h	59;"	d
AT91_SPI0	at91/jtst/v3_0/include/plf_io.h	60;"	d
AT91_SPI1	at91/at91sam7s/v3_0/include/plf_io.h	62;"	d
AT91_SPI1	at91/jtst/v3_0/include/plf_io.h	61;"	d
AT91_SPI1_MISO	at91/var/v3_0/include/var_io.h	574;"	d
AT91_SPI1_MOSI	at91/var/v3_0/include/var_io.h	573;"	d
AT91_SPI1_NPCS0	at91/var/v3_0/include/var_io.h	571;"	d
AT91_SPI1_NPCS1	at91/var/v3_0/include/var_io.h	562;"	d
AT91_SPI1_NPCS1X	at91/var/v3_0/include/var_io.h	575;"	d
AT91_SPI1_NPCS1XX	at91/var/v3_0/include/var_io.h	617;"	d
AT91_SPI1_NPCS2	at91/var/v3_0/include/var_io.h	563;"	d
AT91_SPI1_NPCS2X	at91/var/v3_0/include/var_io.h	576;"	d
AT91_SPI1_NPCS2XX	at91/var/v3_0/include/var_io.h	618;"	d
AT91_SPI1_NPCS3	at91/var/v3_0/include/var_io.h	564;"	d
AT91_SPI1_NPCS3X	at91/var/v3_0/include/var_io.h	578;"	d
AT91_SPI1_NPCS3XX	at91/var/v3_0/include/var_io.h	622;"	d
AT91_SPI1_SPCK	at91/var/v3_0/include/var_io.h	572;"	d
AT91_SPI_BAUD	at91/jtst/v3_0/include/plf_io.h	177;"	d
AT91_SPI_CR	at91/var/v3_0/include/var_io.h	1863;"	d
AT91_SPI_CR_SPIDIS	at91/var/v3_0/include/var_io.h	1865;"	d
AT91_SPI_CR_SPIEN	at91/var/v3_0/include/var_io.h	1864;"	d
AT91_SPI_CR_SWRST	at91/var/v3_0/include/var_io.h	1866;"	d
AT91_SPI_CSR0	at91/var/v3_0/include/var_io.h	1912;"	d
AT91_SPI_CSR1	at91/var/v3_0/include/var_io.h	1913;"	d
AT91_SPI_CSR2	at91/var/v3_0/include/var_io.h	1914;"	d
AT91_SPI_CSR3	at91/var/v3_0/include/var_io.h	1915;"	d
AT91_SPI_CSR_BITS	at91/var/v3_0/include/var_io.h	1918;"	d
AT91_SPI_CSR_BITS10	at91/var/v3_0/include/var_io.h	1921;"	d
AT91_SPI_CSR_BITS11	at91/var/v3_0/include/var_io.h	1922;"	d
AT91_SPI_CSR_BITS12	at91/var/v3_0/include/var_io.h	1923;"	d
AT91_SPI_CSR_BITS13	at91/var/v3_0/include/var_io.h	1924;"	d
AT91_SPI_CSR_BITS14	at91/var/v3_0/include/var_io.h	1925;"	d
AT91_SPI_CSR_BITS15	at91/var/v3_0/include/var_io.h	1926;"	d
AT91_SPI_CSR_BITS16	at91/var/v3_0/include/var_io.h	1927;"	d
AT91_SPI_CSR_BITS8	at91/var/v3_0/include/var_io.h	1919;"	d
AT91_SPI_CSR_BITS9	at91/var/v3_0/include/var_io.h	1920;"	d
AT91_SPI_CSR_CPOL	at91/var/v3_0/include/var_io.h	1916;"	d
AT91_SPI_CSR_DLYBCT	at91/var/v3_0/include/var_io.h	1930;"	d
AT91_SPI_CSR_DLYBS	at91/var/v3_0/include/var_io.h	1929;"	d
AT91_SPI_CSR_NCPHA	at91/var/v3_0/include/var_io.h	1917;"	d
AT91_SPI_CSR_SCBR	at91/var/v3_0/include/var_io.h	1928;"	d
AT91_SPI_IDR	at91/var/v3_0/include/var_io.h	1889;"	d
AT91_SPI_IER	at91/var/v3_0/include/var_io.h	1888;"	d
AT91_SPI_IMR	at91/var/v3_0/include/var_io.h	1890;"	d
AT91_SPI_MISO	at91/var/v3_0/include/var_io.h	309;"	d
AT91_SPI_MISO	at91/var/v3_0/include/var_io.h	395;"	d
AT91_SPI_MISO	at91/var/v3_0/include/var_io.h	545;"	d
AT91_SPI_MISO	at91/var/v3_0/include/var_io.h	766;"	d
AT91_SPI_MOSI	at91/var/v3_0/include/var_io.h	310;"	d
AT91_SPI_MOSI	at91/var/v3_0/include/var_io.h	396;"	d
AT91_SPI_MOSI	at91/var/v3_0/include/var_io.h	546;"	d
AT91_SPI_MOSI	at91/var/v3_0/include/var_io.h	767;"	d
AT91_SPI_MR	at91/var/v3_0/include/var_io.h	1867;"	d
AT91_SPI_MR_DIV32	at91/var/v3_0/include/var_io.h	1871;"	d
AT91_SPI_MR_DLYBCS	at91/var/v3_0/include/var_io.h	1877;"	d
AT91_SPI_MR_LLB	at91/var/v3_0/include/var_io.h	1875;"	d
AT91_SPI_MR_MODFDIS	at91/var/v3_0/include/var_io.h	1873;"	d
AT91_SPI_MR_MSTR	at91/var/v3_0/include/var_io.h	1868;"	d
AT91_SPI_MR_PCS	at91/var/v3_0/include/var_io.h	1876;"	d
AT91_SPI_MR_PCSDEC	at91/var/v3_0/include/var_io.h	1870;"	d
AT91_SPI_MR_PS	at91/var/v3_0/include/var_io.h	1869;"	d
AT91_SPI_NPCS0	at91/var/v3_0/include/var_io.h	311;"	d
AT91_SPI_NPCS0	at91/var/v3_0/include/var_io.h	394;"	d
AT91_SPI_NPCS0	at91/var/v3_0/include/var_io.h	541;"	d
AT91_SPI_NPCS0	at91/var/v3_0/include/var_io.h	765;"	d
AT91_SPI_NPCS1	at91/var/v3_0/include/var_io.h	312;"	d
AT91_SPI_NPCS1	at91/var/v3_0/include/var_io.h	415;"	d
AT91_SPI_NPCS1	at91/var/v3_0/include/var_io.h	542;"	d
AT91_SPI_NPCS1	at91/var/v3_0/include/var_io.h	785;"	d
AT91_SPI_NPCS1X	at91/var/v3_0/include/var_io.h	427;"	d
AT91_SPI_NPCS1X	at91/var/v3_0/include/var_io.h	565;"	d
AT91_SPI_NPCS1X	at91/var/v3_0/include/var_io.h	916;"	d
AT91_SPI_NPCS1XX	at91/var/v3_0/include/var_io.h	1081;"	d
AT91_SPI_NPCS1XX	at91/var/v3_0/include/var_io.h	620;"	d
AT91_SPI_NPCS2	at91/var/v3_0/include/var_io.h	313;"	d
AT91_SPI_NPCS2	at91/var/v3_0/include/var_io.h	428;"	d
AT91_SPI_NPCS2	at91/var/v3_0/include/var_io.h	543;"	d
AT91_SPI_NPCS2	at91/var/v3_0/include/var_io.h	917;"	d
AT91_SPI_NPCS2X	at91/var/v3_0/include/var_io.h	449;"	d
AT91_SPI_NPCS2X	at91/var/v3_0/include/var_io.h	566;"	d
AT91_SPI_NPCS2X	at91/var/v3_0/include/var_io.h	937;"	d
AT91_SPI_NPCS2XX	at91/var/v3_0/include/var_io.h	621;"	d
AT91_SPI_NPCS3	at91/var/v3_0/include/var_io.h	314;"	d
AT91_SPI_NPCS3	at91/var/v3_0/include/var_io.h	421;"	d
AT91_SPI_NPCS3	at91/var/v3_0/include/var_io.h	544;"	d
AT91_SPI_NPCS3	at91/var/v3_0/include/var_io.h	910;"	d
AT91_SPI_NPCS3X	at91/var/v3_0/include/var_io.h	423;"	d
AT91_SPI_NPCS3X	at91/var/v3_0/include/var_io.h	567;"	d
AT91_SPI_NPCS3X	at91/var/v3_0/include/var_io.h	912;"	d
AT91_SPI_NPCS3XX	at91/var/v3_0/include/var_io.h	441;"	d
AT91_SPI_NPCS3XX	at91/var/v3_0/include/var_io.h	623;"	d
AT91_SPI_NPCS3XX	at91/var/v3_0/include/var_io.h	929;"	d
AT91_SPI_NRCR	at91/at91sam7s/v3_0/include/plf_io.h	73;"	d
AT91_SPI_NRCR	at91/jtst/v3_0/include/plf_io.h	87;"	d
AT91_SPI_NRPR	at91/at91sam7s/v3_0/include/plf_io.h	72;"	d
AT91_SPI_NRPR	at91/jtst/v3_0/include/plf_io.h	86;"	d
AT91_SPI_NTCR	at91/at91sam7s/v3_0/include/plf_io.h	75;"	d
AT91_SPI_NTCR	at91/jtst/v3_0/include/plf_io.h	89;"	d
AT91_SPI_NTPR	at91/at91sam7s/v3_0/include/plf_io.h	74;"	d
AT91_SPI_NTPR	at91/jtst/v3_0/include/plf_io.h	88;"	d
AT91_SPI_PTCR	at91/at91sam7s/v3_0/include/plf_io.h	76;"	d
AT91_SPI_PTCR_RXTDIS	at91/var/v3_0/include/var_io.h	1908;"	d
AT91_SPI_PTCR_RXTEN	at91/var/v3_0/include/var_io.h	1907;"	d
AT91_SPI_PTCR_TXTDIS	at91/var/v3_0/include/var_io.h	1910;"	d
AT91_SPI_PTCR_TXTEN	at91/var/v3_0/include/var_io.h	1909;"	d
AT91_SPI_PTSR	at91/at91sam7s/v3_0/include/plf_io.h	77;"	d
AT91_SPI_RCR	at91/at91sam7s/v3_0/include/plf_io.h	69;"	d
AT91_SPI_RCR	at91/jtst/v3_0/include/plf_io.h	83;"	d
AT91_SPI_RCR	at91/var/v3_0/include/var_io.h	1897;"	d
AT91_SPI_RDR	at91/var/v3_0/include/var_io.h	1878;"	d
AT91_SPI_RPR	at91/at91sam7s/v3_0/include/plf_io.h	68;"	d
AT91_SPI_RPR	at91/jtst/v3_0/include/plf_io.h	82;"	d
AT91_SPI_RPR	at91/var/v3_0/include/var_io.h	1894;"	d
AT91_SPI_SPCK	at91/var/v3_0/include/var_io.h	308;"	d
AT91_SPI_SPCK	at91/var/v3_0/include/var_io.h	397;"	d
AT91_SPI_SPCK	at91/var/v3_0/include/var_io.h	547;"	d
AT91_SPI_SPCK	at91/var/v3_0/include/var_io.h	768;"	d
AT91_SPI_SR	at91/var/v3_0/include/var_io.h	1880;"	d
AT91_SPI_SR_ENDRX	at91/var/v3_0/include/var_io.h	1885;"	d
AT91_SPI_SR_ENDTX	at91/var/v3_0/include/var_io.h	1886;"	d
AT91_SPI_SR_MODF	at91/var/v3_0/include/var_io.h	1883;"	d
AT91_SPI_SR_OVRES	at91/var/v3_0/include/var_io.h	1884;"	d
AT91_SPI_SR_RDRF	at91/var/v3_0/include/var_io.h	1881;"	d
AT91_SPI_SR_SPIENS	at91/var/v3_0/include/var_io.h	1887;"	d
AT91_SPI_SR_TDRE	at91/var/v3_0/include/var_io.h	1882;"	d
AT91_SPI_TCR	at91/at91sam7s/v3_0/include/plf_io.h	71;"	d
AT91_SPI_TCR	at91/jtst/v3_0/include/plf_io.h	85;"	d
AT91_SPI_TCR	at91/var/v3_0/include/var_io.h	1903;"	d
AT91_SPI_TDR	at91/var/v3_0/include/var_io.h	1879;"	d
AT91_SPI_TPR	at91/at91sam7s/v3_0/include/plf_io.h	70;"	d
AT91_SPI_TPR	at91/jtst/v3_0/include/plf_io.h	84;"	d
AT91_SPI_TPR	at91/var/v3_0/include/var_io.h	1900;"	d
AT91_SSC	at91/var/v3_0/include/var_io.h	2312;"	d
AT91_SSC_CMR	at91/var/v3_0/include/var_io.h	2321;"	d
AT91_SSC_CR	at91/var/v3_0/include/var_io.h	2315;"	d
AT91_SSC_CR_RXDIS	at91/var/v3_0/include/var_io.h	2317;"	d
AT91_SSC_CR_RXEN	at91/var/v3_0/include/var_io.h	2316;"	d
AT91_SSC_CR_SWRST	at91/var/v3_0/include/var_io.h	2320;"	d
AT91_SSC_CR_TXDIS	at91/var/v3_0/include/var_io.h	2319;"	d
AT91_SSC_CR_TXEN	at91/var/v3_0/include/var_io.h	2318;"	d
AT91_SSC_IDR	at91/var/v3_0/include/var_io.h	2418;"	d
AT91_SSC_IER	at91/var/v3_0/include/var_io.h	2417;"	d
AT91_SSC_IMR	at91/var/v3_0/include/var_io.h	2419;"	d
AT91_SSC_PTCR	at91/var/v3_0/include/var_io.h	2429;"	d
AT91_SSC_PTCR_RXTDIS	at91/var/v3_0/include/var_io.h	2433;"	d
AT91_SSC_PTCR_RXTEN	at91/var/v3_0/include/var_io.h	2432;"	d
AT91_SSC_PTCR_TXTDIS	at91/var/v3_0/include/var_io.h	2435;"	d
AT91_SSC_PTCR_TXTEN	at91/var/v3_0/include/var_io.h	2434;"	d
AT91_SSC_PTSR	at91/var/v3_0/include/var_io.h	2430;"	d
AT91_SSC_RC0R	at91/var/v3_0/include/var_io.h	2400;"	d
AT91_SSC_RC1R	at91/var/v3_0/include/var_io.h	2401;"	d
AT91_SSC_RCMR	at91/var/v3_0/include/var_io.h	2322;"	d
AT91_SSC_RCMR_CKG_NONE	at91/var/v3_0/include/var_io.h	2330;"	d
AT91_SSC_RCMR_CKG_RFHIGH	at91/var/v3_0/include/var_io.h	2332;"	d
AT91_SSC_RCMR_CKG_RFLOW	at91/var/v3_0/include/var_io.h	2331;"	d
AT91_SSC_RCMR_CKI	at91/var/v3_0/include/var_io.h	2329;"	d
AT91_SSC_RCMR_CKO_CONT	at91/var/v3_0/include/var_io.h	2327;"	d
AT91_SSC_RCMR_CKO_NONE	at91/var/v3_0/include/var_io.h	2326;"	d
AT91_SSC_RCMR_CKO_TFER	at91/var/v3_0/include/var_io.h	2328;"	d
AT91_SSC_RCMR_CKS_DIV	at91/var/v3_0/include/var_io.h	2323;"	d
AT91_SSC_RCMR_CKS_RK	at91/var/v3_0/include/var_io.h	2325;"	d
AT91_SSC_RCMR_CKS_TX	at91/var/v3_0/include/var_io.h	2324;"	d
AT91_SSC_RCMR_PERIOD	at91/var/v3_0/include/var_io.h	2344;"	d
AT91_SSC_RCMR_START_CMP0	at91/var/v3_0/include/var_io.h	2341;"	d
AT91_SSC_RCMR_START_CONT	at91/var/v3_0/include/var_io.h	2333;"	d
AT91_SSC_RCMR_START_RFEDGE	at91/var/v3_0/include/var_io.h	2340;"	d
AT91_SSC_RCMR_START_RFFALL	at91/var/v3_0/include/var_io.h	2337;"	d
AT91_SSC_RCMR_START_RFHIGH	at91/var/v3_0/include/var_io.h	2336;"	d
AT91_SSC_RCMR_START_RFLEVEL	at91/var/v3_0/include/var_io.h	2339;"	d
AT91_SSC_RCMR_START_RFLOW	at91/var/v3_0/include/var_io.h	2335;"	d
AT91_SSC_RCMR_START_RFRISE	at91/var/v3_0/include/var_io.h	2338;"	d
AT91_SSC_RCMR_START_TX	at91/var/v3_0/include/var_io.h	2334;"	d
AT91_SSC_RCMR_STOP_CMP1	at91/var/v3_0/include/var_io.h	2342;"	d
AT91_SSC_RCMR_STTDLY	at91/var/v3_0/include/var_io.h	2343;"	d
AT91_SSC_RCR	at91/var/v3_0/include/var_io.h	2422;"	d
AT91_SSC_RFMR	at91/var/v3_0/include/var_io.h	2345;"	d
AT91_SSC_RFMR_DATLEN	at91/var/v3_0/include/var_io.h	2346;"	d
AT91_SSC_RFMR_DATNB	at91/var/v3_0/include/var_io.h	2349;"	d
AT91_SSC_RFMR_FSEDGE_NEG	at91/var/v3_0/include/var_io.h	2358;"	d
AT91_SSC_RFMR_FSEDGE_POS	at91/var/v3_0/include/var_io.h	2357;"	d
AT91_SSC_RFMR_FSLEN	at91/var/v3_0/include/var_io.h	2350;"	d
AT91_SSC_RFMR_FSOS_HIGH	at91/var/v3_0/include/var_io.h	2355;"	d
AT91_SSC_RFMR_FSOS_LOW	at91/var/v3_0/include/var_io.h	2354;"	d
AT91_SSC_RFMR_FSOS_NEGPULSE	at91/var/v3_0/include/var_io.h	2352;"	d
AT91_SSC_RFMR_FSOS_NONE	at91/var/v3_0/include/var_io.h	2351;"	d
AT91_SSC_RFMR_FSOS_POSPULSE	at91/var/v3_0/include/var_io.h	2353;"	d
AT91_SSC_RFMR_FSOS_TOGGLE	at91/var/v3_0/include/var_io.h	2356;"	d
AT91_SSC_RFMR_LOOP	at91/var/v3_0/include/var_io.h	2347;"	d
AT91_SSC_RFMR_MSBF	at91/var/v3_0/include/var_io.h	2348;"	d
AT91_SSC_RHR	at91/var/v3_0/include/var_io.h	2396;"	d
AT91_SSC_RNCR	at91/var/v3_0/include/var_io.h	2426;"	d
AT91_SSC_RNPR	at91/var/v3_0/include/var_io.h	2425;"	d
AT91_SSC_RPR	at91/var/v3_0/include/var_io.h	2421;"	d
AT91_SSC_RSHR	at91/var/v3_0/include/var_io.h	2398;"	d
AT91_SSC_SR	at91/var/v3_0/include/var_io.h	2402;"	d
AT91_SSC_SR_CP0	at91/var/v3_0/include/var_io.h	2411;"	d
AT91_SSC_SR_CP1	at91/var/v3_0/include/var_io.h	2412;"	d
AT91_SSC_SR_ENDRX	at91/var/v3_0/include/var_io.h	2409;"	d
AT91_SSC_SR_ENDTX	at91/var/v3_0/include/var_io.h	2405;"	d
AT91_SSC_SR_OVRUN	at91/var/v3_0/include/var_io.h	2408;"	d
AT91_SSC_SR_RXBUFF	at91/var/v3_0/include/var_io.h	2410;"	d
AT91_SSC_SR_RXEN	at91/var/v3_0/include/var_io.h	2416;"	d
AT91_SSC_SR_RXRDY	at91/var/v3_0/include/var_io.h	2407;"	d
AT91_SSC_SR_RXSYN	at91/var/v3_0/include/var_io.h	2414;"	d
AT91_SSC_SR_TXBUFE	at91/var/v3_0/include/var_io.h	2406;"	d
AT91_SSC_SR_TXEMPTY	at91/var/v3_0/include/var_io.h	2404;"	d
AT91_SSC_SR_TXEN	at91/var/v3_0/include/var_io.h	2415;"	d
AT91_SSC_SR_TXRDY	at91/var/v3_0/include/var_io.h	2403;"	d
AT91_SSC_SR_TXSYN	at91/var/v3_0/include/var_io.h	2413;"	d
AT91_SSC_TCMR	at91/var/v3_0/include/var_io.h	2359;"	d
AT91_SSC_TCMR_CKG_NONE	at91/var/v3_0/include/var_io.h	2367;"	d
AT91_SSC_TCMR_CKG_RFHIGH	at91/var/v3_0/include/var_io.h	2369;"	d
AT91_SSC_TCMR_CKG_RFLOW	at91/var/v3_0/include/var_io.h	2368;"	d
AT91_SSC_TCMR_CKI	at91/var/v3_0/include/var_io.h	2366;"	d
AT91_SSC_TCMR_CKO_CONT	at91/var/v3_0/include/var_io.h	2364;"	d
AT91_SSC_TCMR_CKO_NONE	at91/var/v3_0/include/var_io.h	2363;"	d
AT91_SSC_TCMR_CKO_TFER	at91/var/v3_0/include/var_io.h	2365;"	d
AT91_SSC_TCMR_CKS_DIV	at91/var/v3_0/include/var_io.h	2360;"	d
AT91_SSC_TCMR_CKS_RX	at91/var/v3_0/include/var_io.h	2361;"	d
AT91_SSC_TCMR_CKS_TK	at91/var/v3_0/include/var_io.h	2362;"	d
AT91_SSC_TCMR_PERIOD	at91/var/v3_0/include/var_io.h	2379;"	d
AT91_SSC_TCMR_START_CONT	at91/var/v3_0/include/var_io.h	2370;"	d
AT91_SSC_TCMR_START_RX	at91/var/v3_0/include/var_io.h	2371;"	d
AT91_SSC_TCMR_START_TFEDGE	at91/var/v3_0/include/var_io.h	2377;"	d
AT91_SSC_TCMR_START_TFFALL	at91/var/v3_0/include/var_io.h	2374;"	d
AT91_SSC_TCMR_START_TFHIGH	at91/var/v3_0/include/var_io.h	2373;"	d
AT91_SSC_TCMR_START_TFLEVEL	at91/var/v3_0/include/var_io.h	2376;"	d
AT91_SSC_TCMR_START_TFLOW	at91/var/v3_0/include/var_io.h	2372;"	d
AT91_SSC_TCMR_START_TFRISE	at91/var/v3_0/include/var_io.h	2375;"	d
AT91_SSC_TCMR_STDDLY	at91/var/v3_0/include/var_io.h	2378;"	d
AT91_SSC_TCR	at91/var/v3_0/include/var_io.h	2424;"	d
AT91_SSC_TF	at91/var/v3_0/include/var_io.h	550;"	d
AT91_SSC_TFMR	at91/var/v3_0/include/var_io.h	2380;"	d
AT91_SSC_TFMR_DATDEF	at91/var/v3_0/include/var_io.h	2382;"	d
AT91_SSC_TFMR_DATLEN	at91/var/v3_0/include/var_io.h	2381;"	d
AT91_SSC_TFMR_DATNB	at91/var/v3_0/include/var_io.h	2384;"	d
AT91_SSC_TFMR_FSDEN_DEF	at91/var/v3_0/include/var_io.h	2392;"	d
AT91_SSC_TFMR_FSDEN_TSHR	at91/var/v3_0/include/var_io.h	2393;"	d
AT91_SSC_TFMR_FSEDGE_NEG	at91/var/v3_0/include/var_io.h	2395;"	d
AT91_SSC_TFMR_FSEDGE_POS	at91/var/v3_0/include/var_io.h	2394;"	d
AT91_SSC_TFMR_FSLEN	at91/var/v3_0/include/var_io.h	2385;"	d
AT91_SSC_TFMR_FSOS_HIGH	at91/var/v3_0/include/var_io.h	2390;"	d
AT91_SSC_TFMR_FSOS_LOW	at91/var/v3_0/include/var_io.h	2389;"	d
AT91_SSC_TFMR_FSOS_NEGPULSE	at91/var/v3_0/include/var_io.h	2387;"	d
AT91_SSC_TFMR_FSOS_NONE	at91/var/v3_0/include/var_io.h	2386;"	d
AT91_SSC_TFMR_FSOS_POSPULSE	at91/var/v3_0/include/var_io.h	2388;"	d
AT91_SSC_TFMR_FSOS_TOGGLE	at91/var/v3_0/include/var_io.h	2391;"	d
AT91_SSC_TFMR_MSBF	at91/var/v3_0/include/var_io.h	2383;"	d
AT91_SSC_THR	at91/var/v3_0/include/var_io.h	2397;"	d
AT91_SSC_TNCR	at91/var/v3_0/include/var_io.h	2428;"	d
AT91_SSC_TNPR	at91/var/v3_0/include/var_io.h	2427;"	d
AT91_SSC_TPR	at91/var/v3_0/include/var_io.h	2423;"	d
AT91_SSC_TSHR	at91/var/v3_0/include/var_io.h	2399;"	d
AT91_TC	at91/at91sam7s/v3_0/include/plf_io.h	124;"	d
AT91_TC	at91/eb42/v3_0/include/plf_io.h	67;"	d
AT91_TC	at91/eb55/v3_0/include/plf_io.h	68;"	d
AT91_TC	at91/jtst/v3_0/include/plf_io.h	65;"	d
AT91_TC	at91/phycore/v3_0/include/plf_io.h	68;"	d
AT91_TC	at91/var/v3_0/include/var_io.h	1331;"	d
AT91_TCB0	at91/eb42/v3_0/include/plf_io.h	64;"	d
AT91_TCB0	at91/eb55/v3_0/include/plf_io.h	65;"	d
AT91_TCB0	at91/phycore/v3_0/include/plf_io.h	65;"	d
AT91_TCB1	at91/eb42/v3_0/include/plf_io.h	65;"	d
AT91_TCB1	at91/eb55/v3_0/include/plf_io.h	66;"	d
AT91_TCB1	at91/phycore/v3_0/include/plf_io.h	66;"	d
AT91_TC_BCR	at91/var/v3_0/include/var_io.h	1453;"	d
AT91_TC_BCR_SYNC	at91/var/v3_0/include/var_io.h	1454;"	d
AT91_TC_BMR	at91/var/v3_0/include/var_io.h	1455;"	d
AT91_TC_BMR_MASK	at91/var/v3_0/include/var_io.h	1456;"	d
AT91_TC_BMR_TC0XC0S_NONE	at91/var/v3_0/include/var_io.h	1458;"	d
AT91_TC_BMR_TC0XC0S_TCLK0	at91/var/v3_0/include/var_io.h	1457;"	d
AT91_TC_BMR_TC0XC0S_TIOA1	at91/var/v3_0/include/var_io.h	1459;"	d
AT91_TC_BMR_TC0XC0S_TIOA2	at91/var/v3_0/include/var_io.h	1460;"	d
AT91_TC_BMR_TC1XC1S_NONE	at91/var/v3_0/include/var_io.h	1462;"	d
AT91_TC_BMR_TC1XC1S_TCLK1	at91/var/v3_0/include/var_io.h	1461;"	d
AT91_TC_BMR_TC1XC1S_TIOA0	at91/var/v3_0/include/var_io.h	1463;"	d
AT91_TC_BMR_TC1XC1S_TIOA2	at91/var/v3_0/include/var_io.h	1464;"	d
AT91_TC_BMR_TC2XC2S_NONE	at91/var/v3_0/include/var_io.h	1466;"	d
AT91_TC_BMR_TC2XC2S_TCLK2	at91/var/v3_0/include/var_io.h	1465;"	d
AT91_TC_BMR_TC2XC2S_TIOA0	at91/var/v3_0/include/var_io.h	1467;"	d
AT91_TC_BMR_TC2XC2S_TIOA1	at91/var/v3_0/include/var_io.h	1468;"	d
AT91_TC_CCR	at91/var/v3_0/include/var_io.h	1339;"	d
AT91_TC_CCR_CLKDIS	at91/var/v3_0/include/var_io.h	1341;"	d
AT91_TC_CCR_CLKEN	at91/var/v3_0/include/var_io.h	1340;"	d
AT91_TC_CCR_TRIG	at91/var/v3_0/include/var_io.h	1342;"	d
AT91_TC_CMR	at91/var/v3_0/include/var_io.h	1344;"	d
AT91_TC_CMR_ACPA_CLEAR	at91/var/v3_0/include/var_io.h	1393;"	d
AT91_TC_CMR_ACPA_NONE	at91/var/v3_0/include/var_io.h	1391;"	d
AT91_TC_CMR_ACPA_SET	at91/var/v3_0/include/var_io.h	1392;"	d
AT91_TC_CMR_ACPA_TOGGLE	at91/var/v3_0/include/var_io.h	1394;"	d
AT91_TC_CMR_ACPC_CLEAR	at91/var/v3_0/include/var_io.h	1397;"	d
AT91_TC_CMR_ACPC_NONE	at91/var/v3_0/include/var_io.h	1395;"	d
AT91_TC_CMR_ACPC_SET	at91/var/v3_0/include/var_io.h	1396;"	d
AT91_TC_CMR_ACPC_TOGGLE	at91/var/v3_0/include/var_io.h	1398;"	d
AT91_TC_CMR_AEEVT_CLEAR	at91/var/v3_0/include/var_io.h	1401;"	d
AT91_TC_CMR_AEEVT_NONE	at91/var/v3_0/include/var_io.h	1399;"	d
AT91_TC_CMR_AEEVT_SET	at91/var/v3_0/include/var_io.h	1400;"	d
AT91_TC_CMR_AEEVT_TOGGLE	at91/var/v3_0/include/var_io.h	1402;"	d
AT91_TC_CMR_ASWTRG_CLEAR	at91/var/v3_0/include/var_io.h	1405;"	d
AT91_TC_CMR_ASWTRG_NONE	at91/var/v3_0/include/var_io.h	1403;"	d
AT91_TC_CMR_ASWTRG_SET	at91/var/v3_0/include/var_io.h	1404;"	d
AT91_TC_CMR_ASWTRG_TOGGLE	at91/var/v3_0/include/var_io.h	1406;"	d
AT91_TC_CMR_BCPB_CLEAR	at91/var/v3_0/include/var_io.h	1409;"	d
AT91_TC_CMR_BCPB_NONE	at91/var/v3_0/include/var_io.h	1407;"	d
AT91_TC_CMR_BCPB_SET	at91/var/v3_0/include/var_io.h	1408;"	d
AT91_TC_CMR_BCPB_TOGGLE	at91/var/v3_0/include/var_io.h	1410;"	d
AT91_TC_CMR_BCPC_CLEAR	at91/var/v3_0/include/var_io.h	1413;"	d
AT91_TC_CMR_BCPC_NONE	at91/var/v3_0/include/var_io.h	1411;"	d
AT91_TC_CMR_BCPC_SET	at91/var/v3_0/include/var_io.h	1412;"	d
AT91_TC_CMR_BCPC_TOGGLE	at91/var/v3_0/include/var_io.h	1414;"	d
AT91_TC_CMR_BEEVT_CLEAR	at91/var/v3_0/include/var_io.h	1417;"	d
AT91_TC_CMR_BEEVT_NONE	at91/var/v3_0/include/var_io.h	1415;"	d
AT91_TC_CMR_BEEVT_SET	at91/var/v3_0/include/var_io.h	1416;"	d
AT91_TC_CMR_BEEVT_TOGGLE	at91/var/v3_0/include/var_io.h	1418;"	d
AT91_TC_CMR_BSWTRG_CLEAR	at91/var/v3_0/include/var_io.h	1421;"	d
AT91_TC_CMR_BSWTRG_NONE	at91/var/v3_0/include/var_io.h	1419;"	d
AT91_TC_CMR_BSWTRG_SET	at91/var/v3_0/include/var_io.h	1420;"	d
AT91_TC_CMR_BSWTRG_TOGGLE	at91/var/v3_0/include/var_io.h	1422;"	d
AT91_TC_CMR_BURST_NONE	at91/var/v3_0/include/var_io.h	1355;"	d
AT91_TC_CMR_BURST_XC0	at91/var/v3_0/include/var_io.h	1356;"	d
AT91_TC_CMR_BURST_XC1	at91/var/v3_0/include/var_io.h	1357;"	d
AT91_TC_CMR_BURST_XC2	at91/var/v3_0/include/var_io.h	1358;"	d
AT91_TC_CMR_CLKI	at91/var/v3_0/include/var_io.h	1354;"	d
AT91_TC_CMR_CLKS	at91/var/v3_0/include/var_io.h	1345;"	d
AT91_TC_CMR_CLKS_MCK1024	at91/var/v3_0/include/var_io.h	1350;"	d
AT91_TC_CMR_CLKS_MCK128	at91/var/v3_0/include/var_io.h	1349;"	d
AT91_TC_CMR_CLKS_MCK2	at91/var/v3_0/include/var_io.h	1346;"	d
AT91_TC_CMR_CLKS_MCK32	at91/var/v3_0/include/var_io.h	1348;"	d
AT91_TC_CMR_CLKS_MCK8	at91/var/v3_0/include/var_io.h	1347;"	d
AT91_TC_CMR_CLKS_XC0	at91/var/v3_0/include/var_io.h	1351;"	d
AT91_TC_CMR_CLKS_XC1	at91/var/v3_0/include/var_io.h	1352;"	d
AT91_TC_CMR_CLKS_XC2	at91/var/v3_0/include/var_io.h	1353;"	d
AT91_TC_CMR_CPCDIS	at91/var/v3_0/include/var_io.h	1379;"	d
AT91_TC_CMR_CPCSTOP	at91/var/v3_0/include/var_io.h	1378;"	d
AT91_TC_CMR_CPCTRG	at91/var/v3_0/include/var_io.h	1368;"	d
AT91_TC_CMR_CPCTRG	at91/var/v3_0/include/var_io.h	1389;"	d
AT91_TC_CMR_EEVTEDG_BOTH	at91/var/v3_0/include/var_io.h	1383;"	d
AT91_TC_CMR_EEVTEDG_NEG	at91/var/v3_0/include/var_io.h	1381;"	d
AT91_TC_CMR_EEVTEDG_NONE	at91/var/v3_0/include/var_io.h	1380;"	d
AT91_TC_CMR_EEVTEDG_POS	at91/var/v3_0/include/var_io.h	1382;"	d
AT91_TC_CMR_EEVT_TIOB	at91/var/v3_0/include/var_io.h	1384;"	d
AT91_TC_CMR_EEVT_XC0	at91/var/v3_0/include/var_io.h	1385;"	d
AT91_TC_CMR_EEVT_XC1	at91/var/v3_0/include/var_io.h	1386;"	d
AT91_TC_CMR_EEVT_XC2	at91/var/v3_0/include/var_io.h	1387;"	d
AT91_TC_CMR_ENETRG	at91/var/v3_0/include/var_io.h	1388;"	d
AT91_TC_CMR_EXT_TRIG_TIOA	at91/var/v3_0/include/var_io.h	1367;"	d
AT91_TC_CMR_EXT_TRIG_TIOB	at91/var/v3_0/include/var_io.h	1366;"	d
AT91_TC_CMR_LDBDIS	at91/var/v3_0/include/var_io.h	1361;"	d
AT91_TC_CMR_LDBSTOP	at91/var/v3_0/include/var_io.h	1360;"	d
AT91_TC_CMR_LDRA_NONE	at91/var/v3_0/include/var_io.h	1369;"	d
AT91_TC_CMR_LDRA_TIOA_BOTH	at91/var/v3_0/include/var_io.h	1372;"	d
AT91_TC_CMR_LDRA_TIOA_NEG	at91/var/v3_0/include/var_io.h	1370;"	d
AT91_TC_CMR_LDRA_TIOA_POS	at91/var/v3_0/include/var_io.h	1371;"	d
AT91_TC_CMR_LDRB_NONE	at91/var/v3_0/include/var_io.h	1373;"	d
AT91_TC_CMR_LDRB_TIOA_BOTH	at91/var/v3_0/include/var_io.h	1376;"	d
AT91_TC_CMR_LDRB_TIOA_NEG	at91/var/v3_0/include/var_io.h	1374;"	d
AT91_TC_CMR_LDRB_TIOA_POS	at91/var/v3_0/include/var_io.h	1375;"	d
AT91_TC_CMR_TRIG_BOTH	at91/var/v3_0/include/var_io.h	1365;"	d
AT91_TC_CMR_TRIG_NEG	at91/var/v3_0/include/var_io.h	1363;"	d
AT91_TC_CMR_TRIG_NONE	at91/var/v3_0/include/var_io.h	1362;"	d
AT91_TC_CMR_TRIG_POS	at91/var/v3_0/include/var_io.h	1364;"	d
AT91_TC_CMR_WAVE	at91/var/v3_0/include/var_io.h	1390;"	d
AT91_TC_CV	at91/var/v3_0/include/var_io.h	1424;"	d
AT91_TC_IDR	at91/var/v3_0/include/var_io.h	1449;"	d
AT91_TC_IER	at91/var/v3_0/include/var_io.h	1440;"	d
AT91_TC_IER_COVF	at91/var/v3_0/include/var_io.h	1441;"	d
AT91_TC_IER_CPA	at91/var/v3_0/include/var_io.h	1443;"	d
AT91_TC_IER_CPB	at91/var/v3_0/include/var_io.h	1444;"	d
AT91_TC_IER_CPC	at91/var/v3_0/include/var_io.h	1445;"	d
AT91_TC_IER_EXT	at91/var/v3_0/include/var_io.h	1448;"	d
AT91_TC_IER_LDRA	at91/var/v3_0/include/var_io.h	1446;"	d
AT91_TC_IER_LDRB	at91/var/v3_0/include/var_io.h	1447;"	d
AT91_TC_IER_LOVR	at91/var/v3_0/include/var_io.h	1442;"	d
AT91_TC_IMR	at91/var/v3_0/include/var_io.h	1450;"	d
AT91_TC_RA	at91/var/v3_0/include/var_io.h	1425;"	d
AT91_TC_RB	at91/var/v3_0/include/var_io.h	1426;"	d
AT91_TC_RC	at91/var/v3_0/include/var_io.h	1427;"	d
AT91_TC_SR	at91/var/v3_0/include/var_io.h	1428;"	d
AT91_TC_SR_CLKSTA	at91/var/v3_0/include/var_io.h	1437;"	d
AT91_TC_SR_COVF	at91/var/v3_0/include/var_io.h	1429;"	d
AT91_TC_SR_CPA	at91/var/v3_0/include/var_io.h	1431;"	d
AT91_TC_SR_CPB	at91/var/v3_0/include/var_io.h	1432;"	d
AT91_TC_SR_CPC	at91/var/v3_0/include/var_io.h	1433;"	d
AT91_TC_SR_EXT	at91/var/v3_0/include/var_io.h	1436;"	d
AT91_TC_SR_LDRA	at91/var/v3_0/include/var_io.h	1434;"	d
AT91_TC_SR_LDRB	at91/var/v3_0/include/var_io.h	1435;"	d
AT91_TC_SR_LOVR	at91/var/v3_0/include/var_io.h	1430;"	d
AT91_TC_SR_MTIOA	at91/var/v3_0/include/var_io.h	1438;"	d
AT91_TC_SR_MTIOB	at91/var/v3_0/include/var_io.h	1439;"	d
AT91_TC_TC0	at91/var/v3_0/include/var_io.h	1334;"	d
AT91_TC_TC1	at91/var/v3_0/include/var_io.h	1335;"	d
AT91_TC_TC1	at91/var/v3_0/include/var_io.h	1451;"	d
AT91_TC_TC2	at91/var/v3_0/include/var_io.h	1336;"	d
AT91_TC_TC2	at91/var/v3_0/include/var_io.h	1452;"	d
AT91_TC_TCLK0	at91/var/v3_0/include/var_io.h	1146;"	d
AT91_TC_TCLK0	at91/var/v3_0/include/var_io.h	321;"	d
AT91_TC_TCLK0	at91/var/v3_0/include/var_io.h	422;"	d
AT91_TC_TCLK0	at91/var/v3_0/include/var_io.h	619;"	d
AT91_TC_TCLK0	at91/var/v3_0/include/var_io.h	911;"	d
AT91_TC_TCLK1	at91/var/v3_0/include/var_io.h	1149;"	d
AT91_TC_TCLK1	at91/var/v3_0/include/var_io.h	324;"	d
AT91_TC_TCLK1	at91/var/v3_0/include/var_io.h	447;"	d
AT91_TC_TCLK1	at91/var/v3_0/include/var_io.h	570;"	d
AT91_TC_TCLK1	at91/var/v3_0/include/var_io.h	935;"	d
AT91_TC_TCLK1X	at91/var/v3_0/include/var_io.h	625;"	d
AT91_TC_TCLK2	at91/var/v3_0/include/var_io.h	1152;"	d
AT91_TC_TCLK2	at91/var/v3_0/include/var_io.h	327;"	d
AT91_TC_TCLK2	at91/var/v3_0/include/var_io.h	448;"	d
AT91_TC_TCLK2	at91/var/v3_0/include/var_io.h	936;"	d
AT91_TC_TCLK3	at91/var/v3_0/include/var_io.h	285;"	d
AT91_TC_TCLK4	at91/var/v3_0/include/var_io.h	288;"	d
AT91_TC_TCLK5	at91/var/v3_0/include/var_io.h	291;"	d
AT91_TC_TC_SIZE	at91/var/v3_0/include/var_io.h	1337;"	d
AT91_TC_TIOA0	at91/var/v3_0/include/var_io.h	1147;"	d
AT91_TC_TIOA0	at91/var/v3_0/include/var_io.h	322;"	d
AT91_TC_TIOA0	at91/var/v3_0/include/var_io.h	418;"	d
AT91_TC_TIOA0	at91/var/v3_0/include/var_io.h	606;"	d
AT91_TC_TIOA0	at91/var/v3_0/include/var_io.h	907;"	d
AT91_TC_TIOA1	at91/var/v3_0/include/var_io.h	1150;"	d
AT91_TC_TIOA1	at91/var/v3_0/include/var_io.h	325;"	d
AT91_TC_TIOA1	at91/var/v3_0/include/var_io.h	433;"	d
AT91_TC_TIOA1	at91/var/v3_0/include/var_io.h	608;"	d
AT91_TC_TIOA1	at91/var/v3_0/include/var_io.h	922;"	d
AT91_TC_TIOA2	at91/var/v3_0/include/var_io.h	1153;"	d
AT91_TC_TIOA2	at91/var/v3_0/include/var_io.h	328;"	d
AT91_TC_TIOA2	at91/var/v3_0/include/var_io.h	445;"	d
AT91_TC_TIOA2	at91/var/v3_0/include/var_io.h	610;"	d
AT91_TC_TIOA2	at91/var/v3_0/include/var_io.h	933;"	d
AT91_TC_TIOA3	at91/var/v3_0/include/var_io.h	286;"	d
AT91_TC_TIOA4	at91/var/v3_0/include/var_io.h	289;"	d
AT91_TC_TIOA5	at91/var/v3_0/include/var_io.h	292;"	d
AT91_TC_TIOB0	at91/var/v3_0/include/var_io.h	1148;"	d
AT91_TC_TIOB0	at91/var/v3_0/include/var_io.h	323;"	d
AT91_TC_TIOB0	at91/var/v3_0/include/var_io.h	419;"	d
AT91_TC_TIOB0	at91/var/v3_0/include/var_io.h	607;"	d
AT91_TC_TIOB0	at91/var/v3_0/include/var_io.h	908;"	d
AT91_TC_TIOB1	at91/var/v3_0/include/var_io.h	1151;"	d
AT91_TC_TIOB1	at91/var/v3_0/include/var_io.h	326;"	d
AT91_TC_TIOB1	at91/var/v3_0/include/var_io.h	434;"	d
AT91_TC_TIOB1	at91/var/v3_0/include/var_io.h	609;"	d
AT91_TC_TIOB1	at91/var/v3_0/include/var_io.h	923;"	d
AT91_TC_TIOB2	at91/var/v3_0/include/var_io.h	1154;"	d
AT91_TC_TIOB2	at91/var/v3_0/include/var_io.h	329;"	d
AT91_TC_TIOB2	at91/var/v3_0/include/var_io.h	446;"	d
AT91_TC_TIOB2	at91/var/v3_0/include/var_io.h	611;"	d
AT91_TC_TIOB2	at91/var/v3_0/include/var_io.h	934;"	d
AT91_TC_TIOB3	at91/var/v3_0/include/var_io.h	287;"	d
AT91_TC_TIOB4	at91/var/v3_0/include/var_io.h	290;"	d
AT91_TC_TIOB5	at91/var/v3_0/include/var_io.h	293;"	d
AT91_TWI	at91/var/v3_0/include/var_io.h	2618;"	d
AT91_TWI_CR	at91/var/v3_0/include/var_io.h	2621;"	d
AT91_TWI_CR_MSDIS	at91/var/v3_0/include/var_io.h	2625;"	d
AT91_TWI_CR_MSEN	at91/var/v3_0/include/var_io.h	2624;"	d
AT91_TWI_CR_SDIS	at91/var/v3_0/include/var_io.h	2627;"	d
AT91_TWI_CR_START	at91/var/v3_0/include/var_io.h	2622;"	d
AT91_TWI_CR_STOP	at91/var/v3_0/include/var_io.h	2623;"	d
AT91_TWI_CR_SVEN	at91/var/v3_0/include/var_io.h	2626;"	d
AT91_TWI_CR_SWRST	at91/var/v3_0/include/var_io.h	2628;"	d
AT91_TWI_CWGR	at91/var/v3_0/include/var_io.h	2642;"	d
AT91_TWI_CWGR_CHDIV_MASK	at91/var/v3_0/include/var_io.h	2645;"	d
AT91_TWI_CWGR_CHDIV_SHIFT	at91/var/v3_0/include/var_io.h	2646;"	d
AT91_TWI_CWGR_CKDIV_MASK	at91/var/v3_0/include/var_io.h	2647;"	d
AT91_TWI_CWGR_CKDIV_SHIFT	at91/var/v3_0/include/var_io.h	2648;"	d
AT91_TWI_CWGR_CLDIV_MASK	at91/var/v3_0/include/var_io.h	2643;"	d
AT91_TWI_CWGR_CLDIV_SHIFT	at91/var/v3_0/include/var_io.h	2644;"	d
AT91_TWI_IADR	at91/var/v3_0/include/var_io.h	2641;"	d
AT91_TWI_IDR	at91/var/v3_0/include/var_io.h	2661;"	d
AT91_TWI_IER	at91/var/v3_0/include/var_io.h	2660;"	d
AT91_TWI_IMR	at91/var/v3_0/include/var_io.h	2662;"	d
AT91_TWI_MMR	at91/var/v3_0/include/var_io.h	2629;"	d
AT91_TWI_MMR_DADR_MASK	at91/var/v3_0/include/var_io.h	2636;"	d
AT91_TWI_MMR_DADR_SHIFT	at91/var/v3_0/include/var_io.h	2637;"	d
AT91_TWI_MMR_IADRZ_1	at91/var/v3_0/include/var_io.h	2631;"	d
AT91_TWI_MMR_IADRZ_2	at91/var/v3_0/include/var_io.h	2632;"	d
AT91_TWI_MMR_IADRZ_3	at91/var/v3_0/include/var_io.h	2633;"	d
AT91_TWI_MMR_IADRZ_NO	at91/var/v3_0/include/var_io.h	2630;"	d
AT91_TWI_MMR_MREAD	at91/var/v3_0/include/var_io.h	2635;"	d
AT91_TWI_MMR_MWRITE	at91/var/v3_0/include/var_io.h	2634;"	d
AT91_TWI_RHR	at91/var/v3_0/include/var_io.h	2663;"	d
AT91_TWI_SMR	at91/var/v3_0/include/var_io.h	2638;"	d
AT91_TWI_SMR_SADR_MASK	at91/var/v3_0/include/var_io.h	2639;"	d
AT91_TWI_SMR_SADR_SHIFT	at91/var/v3_0/include/var_io.h	2640;"	d
AT91_TWI_SR	at91/var/v3_0/include/var_io.h	2649;"	d
AT91_TWI_SR_ARBLST	at91/var/v3_0/include/var_io.h	2659;"	d
AT91_TWI_SR_GCACC	at91/var/v3_0/include/var_io.h	2655;"	d
AT91_TWI_SR_NACK	at91/var/v3_0/include/var_io.h	2658;"	d
AT91_TWI_SR_OVRE	at91/var/v3_0/include/var_io.h	2656;"	d
AT91_TWI_SR_RXRDY	at91/var/v3_0/include/var_io.h	2651;"	d
AT91_TWI_SR_SVACC	at91/var/v3_0/include/var_io.h	2654;"	d
AT91_TWI_SR_SVREAD	at91/var/v3_0/include/var_io.h	2653;"	d
AT91_TWI_SR_TXCOMP	at91/var/v3_0/include/var_io.h	2650;"	d
AT91_TWI_SR_TXRDY	at91/var/v3_0/include/var_io.h	2652;"	d
AT91_TWI_SR_UNRE	at91/var/v3_0/include/var_io.h	2657;"	d
AT91_TWI_THR	at91/var/v3_0/include/var_io.h	2664;"	d
AT91_TWI_TWCK	at91/var/v3_0/include/var_io.h	387;"	d
AT91_TWI_TWCK	at91/var/v3_0/include/var_io.h	540;"	d
AT91_TWI_TWCK	at91/var/v3_0/include/var_io.h	758;"	d
AT91_TWI_TWD	at91/var/v3_0/include/var_io.h	386;"	d
AT91_TWI_TWD	at91/var/v3_0/include/var_io.h	539;"	d
AT91_TWI_TWD	at91/var/v3_0/include/var_io.h	757;"	d
AT91_UDP	at91/var/v3_0/include/var_io.h	2246;"	d
AT91_UDP_CSR	at91/var/v3_0/include/var_io.h	2280;"	d
AT91_UDP_CSR_DIR	at91/var/v3_0/include/var_io.h	2288;"	d
AT91_UDP_CSR_DIR_IN	at91/var/v3_0/include/var_io.h	2290;"	d
AT91_UDP_CSR_DIR_OUT	at91/var/v3_0/include/var_io.h	2289;"	d
AT91_UDP_CSR_DTGLE	at91/var/v3_0/include/var_io.h	2298;"	d
AT91_UDP_CSR_EPEDS	at91/var/v3_0/include/var_io.h	2299;"	d
AT91_UDP_CSR_EPTYPE_BULK_IN	at91/var/v3_0/include/var_io.h	2296;"	d
AT91_UDP_CSR_EPTYPE_BULK_OUT	at91/var/v3_0/include/var_io.h	2293;"	d
AT91_UDP_CSR_EPTYPE_CTRL	at91/var/v3_0/include/var_io.h	2291;"	d
AT91_UDP_CSR_EPTYPE_INT_IN	at91/var/v3_0/include/var_io.h	2297;"	d
AT91_UDP_CSR_EPTYPE_INT_OUT	at91/var/v3_0/include/var_io.h	2294;"	d
AT91_UDP_CSR_EPTYPE_ISO_IN	at91/var/v3_0/include/var_io.h	2295;"	d
AT91_UDP_CSR_EPTYPE_ISO_OUT	at91/var/v3_0/include/var_io.h	2292;"	d
AT91_UDP_CSR_FORCESTALL	at91/var/v3_0/include/var_io.h	2286;"	d
AT91_UDP_CSR_ISOERROR	at91/var/v3_0/include/var_io.h	2284;"	d
AT91_UDP_CSR_RXSETUP	at91/var/v3_0/include/var_io.h	2283;"	d
AT91_UDP_CSR_RX_DATA_BK0	at91/var/v3_0/include/var_io.h	2282;"	d
AT91_UDP_CSR_RX_DATA_BK1	at91/var/v3_0/include/var_io.h	2287;"	d
AT91_UDP_CSR_TXCOMP	at91/var/v3_0/include/var_io.h	2281;"	d
AT91_UDP_CSR_TXPKTRDY	at91/var/v3_0/include/var_io.h	2285;"	d
AT91_UDP_ENDBUSRES	at91/var/v3_0/include/var_io.h	2273;"	d
AT91_UDP_EPINT0	at91/var/v3_0/include/var_io.h	2261;"	d
AT91_UDP_EPINT1	at91/var/v3_0/include/var_io.h	2262;"	d
AT91_UDP_EPINT2	at91/var/v3_0/include/var_io.h	2263;"	d
AT91_UDP_EPINT3	at91/var/v3_0/include/var_io.h	2264;"	d
AT91_UDP_EPINT4	at91/var/v3_0/include/var_io.h	2265;"	d
AT91_UDP_EPINT5	at91/var/v3_0/include/var_io.h	2266;"	d
AT91_UDP_EPINT6	at91/var/v3_0/include/var_io.h	2267;"	d
AT91_UDP_EPINT7	at91/var/v3_0/include/var_io.h	2268;"	d
AT91_UDP_EXTRSM	at91/var/v3_0/include/var_io.h	2271;"	d
AT91_UDP_FADDR	at91/var/v3_0/include/var_io.h	2258;"	d
AT91_UDP_FADDR_FEN	at91/var/v3_0/include/var_io.h	2259;"	d
AT91_UDP_FDR	at91/var/v3_0/include/var_io.h	2300;"	d
AT91_UDP_FRM_ERR	at91/var/v3_0/include/var_io.h	2250;"	d
AT91_UDP_FRM_NUM	at91/var/v3_0/include/var_io.h	2249;"	d
AT91_UDP_FRM_OK	at91/var/v3_0/include/var_io.h	2251;"	d
AT91_UDP_GLB_CONFG	at91/var/v3_0/include/var_io.h	2254;"	d
AT91_UDP_GLB_ESR	at91/var/v3_0/include/var_io.h	2255;"	d
AT91_UDP_GLB_FADDEN	at91/var/v3_0/include/var_io.h	2253;"	d
AT91_UDP_GLB_RMWUPE	at91/var/v3_0/include/var_io.h	2257;"	d
AT91_UDP_GLB_RSMINPR	at91/var/v3_0/include/var_io.h	2256;"	d
AT91_UDP_GLB_STATE	at91/var/v3_0/include/var_io.h	2252;"	d
AT91_UDP_ICR	at91/var/v3_0/include/var_io.h	2278;"	d
AT91_UDP_IDR	at91/var/v3_0/include/var_io.h	2275;"	d
AT91_UDP_IER	at91/var/v3_0/include/var_io.h	2260;"	d
AT91_UDP_IMR	at91/var/v3_0/include/var_io.h	2276;"	d
AT91_UDP_ISR	at91/var/v3_0/include/var_io.h	2277;"	d
AT91_UDP_RST_EP	at91/var/v3_0/include/var_io.h	2279;"	d
AT91_UDP_RXRSM	at91/var/v3_0/include/var_io.h	2270;"	d
AT91_UDP_RXSUSP	at91/var/v3_0/include/var_io.h	2269;"	d
AT91_UDP_SOFINT	at91/var/v3_0/include/var_io.h	2272;"	d
AT91_UDP_TXVC	at91/var/v3_0/include/var_io.h	2301;"	d
AT91_UDP_TXVC_PUON	at91/var/v3_0/include/var_io.h	2303;"	d
AT91_UDP_TXVC_TXVDIS	at91/var/v3_0/include/var_io.h	2302;"	d
AT91_UDP_WAKEUP	at91/var/v3_0/include/var_io.h	2274;"	d
AT91_USART0	at91/at91sam7s/v3_0/include/plf_io.h	91;"	d
AT91_USART0	at91/eb42/v3_0/include/plf_io.h	61;"	d
AT91_USART0	at91/eb55/v3_0/include/plf_io.h	61;"	d
AT91_USART0	at91/jtst/v3_0/include/plf_io.h	58;"	d
AT91_USART0	at91/phycore/v3_0/include/plf_io.h	61;"	d
AT91_USART0	at91/var/v3_0/include/var_io.h	61;"	d
AT91_USART1	at91/at91sam7s/v3_0/include/plf_io.h	92;"	d
AT91_USART1	at91/eb42/v3_0/include/plf_io.h	62;"	d
AT91_USART1	at91/eb55/v3_0/include/plf_io.h	62;"	d
AT91_USART1	at91/jtst/v3_0/include/plf_io.h	59;"	d
AT91_USART1	at91/phycore/v3_0/include/plf_io.h	62;"	d
AT91_USART1	at91/var/v3_0/include/var_io.h	65;"	d
AT91_USART2	at91/at91sam7s/v3_0/include/plf_io.h	98;"	d
AT91_USART2	at91/eb55/v3_0/include/plf_io.h	63;"	d
AT91_USART2	at91/phycore/v3_0/include/plf_io.h	63;"	d
AT91_USART_CTS0	at91/var/v3_0/include/var_io.h	391;"	d
AT91_USART_CTS0	at91/var/v3_0/include/var_io.h	533;"	d
AT91_USART_CTS0	at91/var/v3_0/include/var_io.h	762;"	d
AT91_USART_CTS1	at91/var/v3_0/include/var_io.h	409;"	d
AT91_USART_CTS1	at91/var/v3_0/include/var_io.h	538;"	d
AT91_USART_CTS1	at91/var/v3_0/include/var_io.h	779;"	d
AT91_USART_DCD1	at91/var/v3_0/include/var_io.h	629;"	d
AT91_USART_DSR1	at91/var/v3_0/include/var_io.h	412;"	d
AT91_USART_DSR1	at91/var/v3_0/include/var_io.h	630;"	d
AT91_USART_DSR1	at91/var/v3_0/include/var_io.h	782;"	d
AT91_USART_DTR1	at91/var/v3_0/include/var_io.h	411;"	d
AT91_USART_DTR1	at91/var/v3_0/include/var_io.h	631;"	d
AT91_USART_DTR1	at91/var/v3_0/include/var_io.h	781;"	d
AT91_USART_DTR1X	at91/var/v3_0/include/var_io.h	1077;"	d
AT91_USART_DVD1	at91/var/v3_0/include/var_io.h	410;"	d
AT91_USART_DVD1	at91/var/v3_0/include/var_io.h	780;"	d
AT91_USART_RI1	at91/var/v3_0/include/var_io.h	413;"	d
AT91_USART_RI1	at91/var/v3_0/include/var_io.h	632;"	d
AT91_USART_RI1	at91/var/v3_0/include/var_io.h	783;"	d
AT91_USART_RTS0	at91/var/v3_0/include/var_io.h	390;"	d
AT91_USART_RTS0	at91/var/v3_0/include/var_io.h	532;"	d
AT91_USART_RTS0	at91/var/v3_0/include/var_io.h	761;"	d
AT91_USART_RTS1	at91/var/v3_0/include/var_io.h	408;"	d
AT91_USART_RTS1	at91/var/v3_0/include/var_io.h	537;"	d
AT91_USART_RTS1	at91/var/v3_0/include/var_io.h	778;"	d
AT91_USART_RTS1X	at91/var/v3_0/include/var_io.h	1076;"	d
AT91_USART_RXD0	at91/var/v3_0/include/var_io.h	1161;"	d
AT91_USART_RXD0	at91/var/v3_0/include/var_io.h	301;"	d
AT91_USART_RXD0	at91/var/v3_0/include/var_io.h	388;"	d
AT91_USART_RXD0	at91/var/v3_0/include/var_io.h	529;"	d
AT91_USART_RXD0	at91/var/v3_0/include/var_io.h	759;"	d
AT91_USART_RXD1	at91/var/v3_0/include/var_io.h	1164;"	d
AT91_USART_RXD1	at91/var/v3_0/include/var_io.h	304;"	d
AT91_USART_RXD1	at91/var/v3_0/include/var_io.h	405;"	d
AT91_USART_RXD1	at91/var/v3_0/include/var_io.h	534;"	d
AT91_USART_RXD1	at91/var/v3_0/include/var_io.h	775;"	d
AT91_USART_RXD2	at91/var/v3_0/include/var_io.h	307;"	d
AT91_USART_SCK0	at91/var/v3_0/include/var_io.h	1159;"	d
AT91_USART_SCK0	at91/var/v3_0/include/var_io.h	299;"	d
AT91_USART_SCK0	at91/var/v3_0/include/var_io.h	420;"	d
AT91_USART_SCK0	at91/var/v3_0/include/var_io.h	531;"	d
AT91_USART_SCK0	at91/var/v3_0/include/var_io.h	909;"	d
AT91_USART_SCK1	at91/var/v3_0/include/var_io.h	1162;"	d
AT91_USART_SCK1	at91/var/v3_0/include/var_io.h	302;"	d
AT91_USART_SCK1	at91/var/v3_0/include/var_io.h	407;"	d
AT91_USART_SCK1	at91/var/v3_0/include/var_io.h	536;"	d
AT91_USART_SCK1	at91/var/v3_0/include/var_io.h	777;"	d
AT91_USART_SCK2	at91/var/v3_0/include/var_io.h	305;"	d
AT91_USART_TXD0	at91/var/v3_0/include/var_io.h	1160;"	d
AT91_USART_TXD0	at91/var/v3_0/include/var_io.h	300;"	d
AT91_USART_TXD0	at91/var/v3_0/include/var_io.h	389;"	d
AT91_USART_TXD0	at91/var/v3_0/include/var_io.h	530;"	d
AT91_USART_TXD0	at91/var/v3_0/include/var_io.h	760;"	d
AT91_USART_TXD1	at91/var/v3_0/include/var_io.h	1163;"	d
AT91_USART_TXD1	at91/var/v3_0/include/var_io.h	303;"	d
AT91_USART_TXD1	at91/var/v3_0/include/var_io.h	406;"	d
AT91_USART_TXD1	at91/var/v3_0/include/var_io.h	535;"	d
AT91_USART_TXD1	at91/var/v3_0/include/var_io.h	776;"	d
AT91_USART_TXD2	at91/var/v3_0/include/var_io.h	306;"	d
AT91_US_BAUD	at91/at91sam7s/v3_0/include/plf_io.h	103;"	d
AT91_US_BAUD	at91/jtst/v3_0/include/plf_io.h	176;"	d
AT91_US_BAUD	at91/var/v3_0/include/var_io.h	161;"	d
AT91_US_BRG	at91/var/v3_0/include/var_io.h	132;"	d
AT91_US_CR	at91/var/v3_0/include/var_io.h	68;"	d
AT91_US_CR_RSTATUS	at91/var/v3_0/include/var_io.h	75;"	d
AT91_US_CR_RxDISAB	at91/var/v3_0/include/var_io.h	72;"	d
AT91_US_CR_RxENAB	at91/var/v3_0/include/var_io.h	71;"	d
AT91_US_CR_RxRESET	at91/var/v3_0/include/var_io.h	69;"	d
AT91_US_CR_STTTO	at91/var/v3_0/include/var_io.h	76;"	d
AT91_US_CR_TxDISAB	at91/var/v3_0/include/var_io.h	74;"	d
AT91_US_CR_TxENAB	at91/var/v3_0/include/var_io.h	73;"	d
AT91_US_CR_TxRESET	at91/var/v3_0/include/var_io.h	70;"	d
AT91_US_CSR	at91/var/v3_0/include/var_io.h	121;"	d
AT91_US_CSR_ENDRX	at91/var/v3_0/include/var_io.h	125;"	d
AT91_US_CSR_ENDTX	at91/var/v3_0/include/var_io.h	126;"	d
AT91_US_CSR_FRAME	at91/var/v3_0/include/var_io.h	128;"	d
AT91_US_CSR_OVRE	at91/var/v3_0/include/var_io.h	127;"	d
AT91_US_CSR_RXBRK	at91/var/v3_0/include/var_io.h	124;"	d
AT91_US_CSR_RxRDY	at91/var/v3_0/include/var_io.h	122;"	d
AT91_US_CSR_TIMEOUT	at91/var/v3_0/include/var_io.h	129;"	d
AT91_US_CSR_TxRDY	at91/var/v3_0/include/var_io.h	123;"	d
AT91_US_IDR	at91/var/v3_0/include/var_io.h	119;"	d
AT91_US_IER	at91/var/v3_0/include/var_io.h	108;"	d
AT91_US_IER_ENDRX	at91/var/v3_0/include/var_io.h	112;"	d
AT91_US_IER_ENDTX	at91/var/v3_0/include/var_io.h	113;"	d
AT91_US_IER_FRAME	at91/var/v3_0/include/var_io.h	115;"	d
AT91_US_IER_OVRE	at91/var/v3_0/include/var_io.h	114;"	d
AT91_US_IER_PARITY	at91/var/v3_0/include/var_io.h	116;"	d
AT91_US_IER_RxBRK	at91/var/v3_0/include/var_io.h	111;"	d
AT91_US_IER_RxRDY	at91/var/v3_0/include/var_io.h	109;"	d
AT91_US_IER_TIMEOUT	at91/var/v3_0/include/var_io.h	117;"	d
AT91_US_IER_TxEMPTY	at91/var/v3_0/include/var_io.h	118;"	d
AT91_US_IER_TxRDY	at91/var/v3_0/include/var_io.h	110;"	d
AT91_US_IMR	at91/var/v3_0/include/var_io.h	120;"	d
AT91_US_MR	at91/var/v3_0/include/var_io.h	77;"	d
AT91_US_MR_CLKO	at91/var/v3_0/include/var_io.h	107;"	d
AT91_US_MR_CLOCK	at91/var/v3_0/include/var_io.h	78;"	d
AT91_US_MR_CLOCK_MCK	at91/var/v3_0/include/var_io.h	79;"	d
AT91_US_MR_CLOCK_MCK8	at91/var/v3_0/include/var_io.h	80;"	d
AT91_US_MR_CLOCK_SCK	at91/var/v3_0/include/var_io.h	81;"	d
AT91_US_MR_LENGTH	at91/var/v3_0/include/var_io.h	82;"	d
AT91_US_MR_LENGTH_5	at91/var/v3_0/include/var_io.h	83;"	d
AT91_US_MR_LENGTH_6	at91/var/v3_0/include/var_io.h	84;"	d
AT91_US_MR_LENGTH_7	at91/var/v3_0/include/var_io.h	85;"	d
AT91_US_MR_LENGTH_8	at91/var/v3_0/include/var_io.h	86;"	d
AT91_US_MR_MODE	at91/var/v3_0/include/var_io.h	101;"	d
AT91_US_MR_MODE9	at91/var/v3_0/include/var_io.h	106;"	d
AT91_US_MR_MODE_ECHO	at91/var/v3_0/include/var_io.h	103;"	d
AT91_US_MR_MODE_LOCAL	at91/var/v3_0/include/var_io.h	104;"	d
AT91_US_MR_MODE_NORMAL	at91/var/v3_0/include/var_io.h	102;"	d
AT91_US_MR_MODE_REMOTE	at91/var/v3_0/include/var_io.h	105;"	d
AT91_US_MR_PARITY	at91/var/v3_0/include/var_io.h	90;"	d
AT91_US_MR_PARITY_EVEN	at91/var/v3_0/include/var_io.h	91;"	d
AT91_US_MR_PARITY_MARK	at91/var/v3_0/include/var_io.h	94;"	d
AT91_US_MR_PARITY_MULTI	at91/var/v3_0/include/var_io.h	96;"	d
AT91_US_MR_PARITY_NONE	at91/var/v3_0/include/var_io.h	95;"	d
AT91_US_MR_PARITY_ODD	at91/var/v3_0/include/var_io.h	92;"	d
AT91_US_MR_PARITY_SPACE	at91/var/v3_0/include/var_io.h	93;"	d
AT91_US_MR_STOP	at91/var/v3_0/include/var_io.h	97;"	d
AT91_US_MR_STOP_1	at91/var/v3_0/include/var_io.h	98;"	d
AT91_US_MR_STOP_1_5	at91/var/v3_0/include/var_io.h	99;"	d
AT91_US_MR_STOP_2	at91/var/v3_0/include/var_io.h	100;"	d
AT91_US_MR_SYNC	at91/var/v3_0/include/var_io.h	87;"	d
AT91_US_MR_SYNC_ASYNC	at91/var/v3_0/include/var_io.h	88;"	d
AT91_US_MR_SYNC_SYNC	at91/var/v3_0/include/var_io.h	89;"	d
AT91_US_NRCR	at91/at91sam7s/v3_0/include/plf_io.h	112;"	d
AT91_US_NRCR	at91/jtst/v3_0/include/plf_io.h	77;"	d
AT91_US_NRPR	at91/at91sam7s/v3_0/include/plf_io.h	111;"	d
AT91_US_NRPR	at91/jtst/v3_0/include/plf_io.h	76;"	d
AT91_US_NTCR	at91/at91sam7s/v3_0/include/plf_io.h	114;"	d
AT91_US_NTCR	at91/jtst/v3_0/include/plf_io.h	79;"	d
AT91_US_NTPR	at91/at91sam7s/v3_0/include/plf_io.h	113;"	d
AT91_US_NTPR	at91/jtst/v3_0/include/plf_io.h	78;"	d
AT91_US_PTCR	at91/at91sam7s/v3_0/include/plf_io.h	115;"	d
AT91_US_PTCR_RXTDIS	at91/var/v3_0/include/var_io.h	155;"	d
AT91_US_PTCR_RXTEN	at91/var/v3_0/include/var_io.h	154;"	d
AT91_US_PTCR_TXTDIS	at91/var/v3_0/include/var_io.h	157;"	d
AT91_US_PTCR_TXTEN	at91/var/v3_0/include/var_io.h	156;"	d
AT91_US_PTSR	at91/at91sam7s/v3_0/include/plf_io.h	116;"	d
AT91_US_RCR	at91/at91sam7s/v3_0/include/plf_io.h	108;"	d
AT91_US_RCR	at91/jtst/v3_0/include/plf_io.h	73;"	d
AT91_US_RCR	at91/var/v3_0/include/var_io.h	142;"	d
AT91_US_RHR	at91/var/v3_0/include/var_io.h	130;"	d
AT91_US_RPR	at91/at91sam7s/v3_0/include/plf_io.h	107;"	d
AT91_US_RPR	at91/jtst/v3_0/include/plf_io.h	72;"	d
AT91_US_RPR	at91/var/v3_0/include/var_io.h	138;"	d
AT91_US_RTO	at91/var/v3_0/include/var_io.h	133;"	d
AT91_US_TCR	at91/at91sam7s/v3_0/include/plf_io.h	110;"	d
AT91_US_TCR	at91/jtst/v3_0/include/plf_io.h	75;"	d
AT91_US_TCR	at91/var/v3_0/include/var_io.h	150;"	d
AT91_US_THR	at91/var/v3_0/include/var_io.h	131;"	d
AT91_US_TPR	at91/at91sam7s/v3_0/include/plf_io.h	109;"	d
AT91_US_TPR	at91/jtst/v3_0/include/plf_io.h	74;"	d
AT91_US_TPR	at91/var/v3_0/include/var_io.h	146;"	d
AT91_US_TTG	at91/var/v3_0/include/var_io.h	134;"	d
AT91_WD	at91/jtst/v3_0/include/plf_io.h	67;"	d
AT91_WD	at91/var/v3_0/include/var_io.h	1838;"	d
AT91_WDTC	at91/var/v3_0/include/var_io.h	1938;"	d
AT91_WDTC_WDCR	at91/var/v3_0/include/var_io.h	1941;"	d
AT91_WDTC_WDCR_KEY	at91/var/v3_0/include/var_io.h	1943;"	d
AT91_WDTC_WDCR_RELOAD	at91/var/v3_0/include/var_io.h	1942;"	d
AT91_WDTC_WDMR	at91/var/v3_0/include/var_io.h	1944;"	d
AT91_WDTC_WDMR_DBGHLT	at91/var/v3_0/include/var_io.h	1950;"	d
AT91_WDTC_WDMR_DIS	at91/var/v3_0/include/var_io.h	1948;"	d
AT91_WDTC_WDMR_FIEN	at91/var/v3_0/include/var_io.h	1945;"	d
AT91_WDTC_WDMR_IDLEHLT	at91/var/v3_0/include/var_io.h	1951;"	d
AT91_WDTC_WDMR_RPROC	at91/var/v3_0/include/var_io.h	1947;"	d
AT91_WDTC_WDMR_RSTEN	at91/var/v3_0/include/var_io.h	1946;"	d
AT91_WDTC_WDMR_WDD_SHIFT	at91/var/v3_0/include/var_io.h	1949;"	d
AT91_WDTC_WDSR	at91/var/v3_0/include/var_io.h	1952;"	d
AT91_WDTC_WDSR_ERROR	at91/var/v3_0/include/var_io.h	1954;"	d
AT91_WDTC_WDSR_UNDER	at91/var/v3_0/include/var_io.h	1953;"	d
AT91_WD_CMR	at91/var/v3_0/include/var_io.h	1847;"	d
AT91_WD_CMR_CKEY	at91/var/v3_0/include/var_io.h	1850;"	d
AT91_WD_CMR_HPCV	at91/var/v3_0/include/var_io.h	1849;"	d
AT91_WD_CMR_WDCLKS	at91/var/v3_0/include/var_io.h	1848;"	d
AT91_WD_CR	at91/var/v3_0/include/var_io.h	1851;"	d
AT91_WD_CR_RSTKEY	at91/var/v3_0/include/var_io.h	1852;"	d
AT91_WD_OMR	at91/var/v3_0/include/var_io.h	1841;"	d
AT91_WD_OMR_EXTEN	at91/var/v3_0/include/var_io.h	1845;"	d
AT91_WD_OMR_IRQEN	at91/var/v3_0/include/var_io.h	1844;"	d
AT91_WD_OMR_OKEY	at91/var/v3_0/include/var_io.h	1846;"	d
AT91_WD_OMR_RSTEN	at91/var/v3_0/include/var_io.h	1843;"	d
AT91_WD_OMR_WDEN	at91/var/v3_0/include/var_io.h	1842;"	d
AT91_WD_SR	at91/var/v3_0/include/var_io.h	1853;"	d
AT91_WD_SR_WDOVF	at91/var/v3_0/include/var_io.h	1854;"	d
ATAG_ACORN	arch/v3_0/src/redboot_linux_exec.c	241;"	d	file:
ATAG_CMDLINE	arch/v3_0/src/redboot_linux_exec.c	236;"	d	file:
ATAG_CORE	arch/v3_0/src/redboot_linux_exec.c	161;"	d	file:
ATAG_INITRD	arch/v3_0/src/redboot_linux_exec.c	198;"	d	file:
ATAG_INITRD2	arch/v3_0/src/redboot_linux_exec.c	201;"	d	file:
ATAG_MEM	arch/v3_0/src/redboot_linux_exec.c	168;"	d	file:
ATAG_MEMCLK	arch/v3_0/src/redboot_linux_exec.c	249;"	d	file:
ATAG_NONE	arch/v3_0/src/redboot_linux_exec.c	155;"	d	file:
ATAG_RAMDISK	arch/v3_0/src/redboot_linux_exec.c	187;"	d	file:
ATAG_REVISION	arch/v3_0/src/redboot_linux_exec.c	213;"	d	file:
ATAG_SERIAL	arch/v3_0/src/redboot_linux_exec.c	207;"	d	file:
ATAG_VIDEOLFB	arch/v3_0/src/redboot_linux_exec.c	218;"	d	file:
ATAG_VIDEOTEXT	arch/v3_0/src/redboot_linux_exec.c	174;"	d	file:
ATMEL_AT29C040A_ID	edb7xxx/v3_0/misc/prog_flash.c	95;"	d	file:
ATMEL_AT29C040A_ID	integrator/v3_0/src/flash.c	346;"	d	file:
ATMEL_AT29C040A_ID	integrator/v3_0/src/prog_flash.c	188;"	d	file:
ATMEL_AT29C040A_ID	pid/v3_0/src/flash.c	164;"	d	file:
ATMEL_AT29C040A_ID	pid/v3_0/src/prog_flash.c	129;"	d	file:
ATMEL_AT29C040_ID	edb7xxx/v3_0/misc/prog_flash.c	94;"	d	file:
ATMEL_AT29C040_ID	integrator/v3_0/src/flash.c	345;"	d	file:
ATMEL_AT29C040_ID	integrator/v3_0/src/prog_flash.c	187;"	d	file:
ATMEL_AT29C040_ID	pid/v3_0/src/flash.c	163;"	d	file:
ATMEL_AT29C040_ID	pid/v3_0/src/prog_flash.c	128;"	d	file:
ATMEL_AT29C1024_ID	edb7xxx/v3_0/misc/prog_flash.c	96;"	d	file:
ATMEL_AT29C1024_ID	integrator/v3_0/src/flash.c	347;"	d	file:
ATMEL_AT29C1024_ID	integrator/v3_0/src/prog_flash.c	189;"	d	file:
ATMEL_AT29C1024_ID	pid/v3_0/src/flash.c	165;"	d	file:
ATMEL_AT29C1024_ID	pid/v3_0/src/prog_flash.c	130;"	d	file:
ATMEL_BUSY_TOGGLE	edb7xxx/v3_0/misc/prog_flash.c	90;"	d	file:
ATMEL_BUTTON_CALENDAR	sa11x0/ipaq/v3_0/include/atmel_support.h	107;"	d
ATMEL_BUTTON_JOY_DOWN	sa11x0/ipaq/v3_0/include/atmel_support.h	113;"	d
ATMEL_BUTTON_JOY_LEFT	sa11x0/ipaq/v3_0/include/atmel_support.h	114;"	d
ATMEL_BUTTON_JOY_RIGHT	sa11x0/ipaq/v3_0/include/atmel_support.h	112;"	d
ATMEL_BUTTON_JOY_UP	sa11x0/ipaq/v3_0/include/atmel_support.h	111;"	d
ATMEL_BUTTON_MEMO	sa11x0/ipaq/v3_0/include/atmel_support.h	108;"	d
ATMEL_BUTTON_Q	sa11x0/ipaq/v3_0/include/atmel_support.h	109;"	d
ATMEL_BUTTON_RECORD	sa11x0/ipaq/v3_0/include/atmel_support.h	106;"	d
ATMEL_BUTTON_RETURN	sa11x0/ipaq/v3_0/include/atmel_support.h	110;"	d
ATMEL_BUTTON_STATE	sa11x0/ipaq/v3_0/include/atmel_support.h	101;"	d
ATMEL_BUTTON_STATE_DOWN	sa11x0/ipaq/v3_0/include/atmel_support.h	102;"	d
ATMEL_BUTTON_STATE_UP	sa11x0/ipaq/v3_0/include/atmel_support.h	103;"	d
ATMEL_BUTTON_VALUE	sa11x0/ipaq/v3_0/include/atmel_support.h	104;"	d
ATMEL_CMD_BATTERY	sa11x0/ipaq/v3_0/include/atmel_support.h	65;"	d
ATMEL_CMD_EEPROM_READ	sa11x0/ipaq/v3_0/include/atmel_support.h	61;"	d
ATMEL_CMD_EEPROM_WRITE	sa11x0/ipaq/v3_0/include/atmel_support.h	62;"	d
ATMEL_CMD_KEYBD	sa11x0/ipaq/v3_0/include/atmel_support.h	59;"	d
ATMEL_CMD_LED	sa11x0/ipaq/v3_0/include/atmel_support.h	64;"	d
ATMEL_CMD_LIGHT	sa11x0/ipaq/v3_0/include/atmel_support.h	68;"	d
ATMEL_CMD_SPI_READ	sa11x0/ipaq/v3_0/include/atmel_support.h	66;"	d
ATMEL_CMD_SPI_WRITE	sa11x0/ipaq/v3_0/include/atmel_support.h	67;"	d
ATMEL_CMD_THERMAL	sa11x0/ipaq/v3_0/include/atmel_support.h	63;"	d
ATMEL_CMD_TOUCH	sa11x0/ipaq/v3_0/include/atmel_support.h	60;"	d
ATMEL_CMD_UNKNOWN	sa11x0/ipaq/v3_0/include/atmel_support.h	58;"	d
ATMEL_CMD_VERSION	sa11x0/ipaq/v3_0/include/atmel_support.h	57;"	d
ATMEL_ERASE_CMD	edb7xxx/v3_0/misc/prog_flash.c	87;"	d	file:
ATMEL_ERASE_TOGGLE	edb7xxx/v3_0/misc/prog_flash.c	91;"	d	file:
ATMEL_FTYPE	integrator/v3_0/src/flash.c	127;"	d	file:
ATMEL_FTYPE	integrator/v3_0/src/prog_flash.c	72;"	d	file:
ATMEL_ID_CMD	edb7xxx/v3_0/misc/prog_flash.c	85;"	d	file:
ATMEL_INT	sa11x0/ipaq/v3_0/src/atmel_support.c	68;"	d	file:
ATMEL_MANUF	edb7xxx/v3_0/misc/prog_flash.c	93;"	d	file:
ATMEL_MAX_SECTORS	edb7xxx/v3_0/misc/prog_flash.c	98;"	d	file:
ATMEL_MAX_SECTORS	integrator/v3_0/src/flash.c	349;"	d	file:
ATMEL_MAX_SECTORS	integrator/v3_0/src/prog_flash.c	191;"	d	file:
ATMEL_MAX_SECTORS	pid/v3_0/src/flash.c	167;"	d	file:
ATMEL_MAX_SECTORS	pid/v3_0/src/prog_flash.c	132;"	d	file:
ATMEL_NUM_PKT	sa11x0/ipaq/v3_0/include/atmel_support.h	93;"	d
ATMEL_PKT_CMD	sa11x0/ipaq/v3_0/include/atmel_support.h	90;"	d
ATMEL_PKT_DATA	sa11x0/ipaq/v3_0/include/atmel_support.h	91;"	d
ATMEL_PKT_LEN	sa11x0/ipaq/v3_0/include/atmel_support.h	83;"	d
ATMEL_PKT_SOF	sa11x0/ipaq/v3_0/include/atmel_support.h	89;"	d
ATMEL_PROG_CMD	edb7xxx/v3_0/misc/prog_flash.c	86;"	d	file:
ATMEL_PUTQ_SIZE	sa11x0/ipaq/v3_0/src/atmel_support.c	89;"	d	file:
ATMEL_SECTOR_ERASE_CMD	edb7xxx/v3_0/misc/prog_flash.c	88;"	d	file:
ATMEL_SECTOR_SIZE	edb7xxx/v3_0/misc/prog_flash.c	97;"	d	file:
ATMEL_SECTOR_SIZE	integrator/v3_0/src/flash.c	348;"	d	file:
ATMEL_SECTOR_SIZE	integrator/v3_0/src/prog_flash.c	190;"	d	file:
ATMEL_SECTOR_SIZE	pid/v3_0/src/flash.c	166;"	d	file:
ATMEL_SECTOR_SIZE	pid/v3_0/src/prog_flash.c	131;"	d	file:
ATMEL_SEQ_ADD1	edb7xxx/v3_0/misc/prog_flash.c	81;"	d	file:
ATMEL_SEQ_ADD2	edb7xxx/v3_0/misc/prog_flash.c	82;"	d	file:
ATMEL_START_CMD1	edb7xxx/v3_0/misc/prog_flash.c	83;"	d	file:
ATMEL_START_CMD2	edb7xxx/v3_0/misc/prog_flash.c	84;"	d	file:
ATMEL_STOP_CMD	edb7xxx/v3_0/misc/prog_flash.c	89;"	d	file:
ATUBISTR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	320;"	d
ATUBISTR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	364;"	d
ATUCCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	316;"	d
ATUCCR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	360;"	d
ATUCLSR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	317;"	d
ATUCLSR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	361;"	d
ATUCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	350;"	d
ATUCR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	394;"	d
ATUCR_REG	xscale/iop310/v3_0/include/hal_iop310.h	542;"	d
ATUDID_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	312;"	d
ATUDID_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	356;"	d
ATUHTR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	319;"	d
ATUHTR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	363;"	d
ATUILR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	328;"	d
ATUILR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	372;"	d
ATUIPR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	329;"	d
ATUIPR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	373;"	d
ATULT_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	318;"	d
ATULT_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	362;"	d
ATUMGNT_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	330;"	d
ATUMGNT_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	374;"	d
ATUMLAT_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	331;"	d
ATUMLAT_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	375;"	d
ATURID_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	315;"	d
ATURID_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	359;"	d
ATUVID_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	311;"	d
ATUVID_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	355;"	d
ATU_APMCR	xscale/verde/v3_0/include/hal_verde.h	110;"	d
ATU_APMCSR	xscale/verde/v3_0/include/hal_verde.h	111;"	d
ATU_ASIR	xscale/verde/v3_0/include/hal_verde.h	78;"	d
ATU_ASVIR	xscale/verde/v3_0/include/hal_verde.h	77;"	d
ATU_ATUBIST	xscale/verde/v3_0/include/hal_verde.h	70;"	d
ATU_ATUCCR	xscale/verde/v3_0/include/hal_verde.h	66;"	d
ATU_ATUCLSR	xscale/verde/v3_0/include/hal_verde.h	67;"	d
ATU_ATUCMD	xscale/verde/v3_0/include/hal_verde.h	63;"	d
ATU_ATUCR	xscale/verde/v3_0/include/hal_verde.h	97;"	d
ATU_ATUDID	xscale/verde/v3_0/include/hal_verde.h	62;"	d
ATU_ATUHTR	xscale/verde/v3_0/include/hal_verde.h	69;"	d
ATU_ATUILR	xscale/verde/v3_0/include/hal_verde.h	80;"	d
ATU_ATUIMR	xscale/verde/v3_0/include/hal_verde.h	100;"	d
ATU_ATUIPR	xscale/verde/v3_0/include/hal_verde.h	81;"	d
ATU_ATUISR	xscale/verde/v3_0/include/hal_verde.h	99;"	d
ATU_ATULT	xscale/verde/v3_0/include/hal_verde.h	68;"	d
ATU_ATUMGNT	xscale/verde/v3_0/include/hal_verde.h	82;"	d
ATU_ATUMLAT	xscale/verde/v3_0/include/hal_verde.h	83;"	d
ATU_ATURID	xscale/verde/v3_0/include/hal_verde.h	65;"	d
ATU_ATUSR	xscale/verde/v3_0/include/hal_verde.h	64;"	d
ATU_ATUVID	xscale/verde/v3_0/include/hal_verde.h	61;"	d
ATU_BIST_ERR	xscale/iq80310/v3_0/src/diag/pci_bios.h	289;"	d
ATU_ERBAR	xscale/verde/v3_0/include/hal_verde.h	79;"	d
ATU_ERLR	xscale/verde/v3_0/include/hal_verde.h	86;"	d
ATU_ERTVR	xscale/verde/v3_0/include/hal_verde.h	87;"	d
ATU_IABAR0	xscale/verde/v3_0/include/hal_verde.h	71;"	d
ATU_IABAR1	xscale/verde/v3_0/include/hal_verde.h	73;"	d
ATU_IABAR2	xscale/verde/v3_0/include/hal_verde.h	75;"	d
ATU_IABAR3	xscale/verde/v3_0/include/hal_verde.h	101;"	d
ATU_IALR0	xscale/verde/v3_0/include/hal_verde.h	84;"	d
ATU_IALR1	xscale/verde/v3_0/include/hal_verde.h	88;"	d
ATU_IALR2	xscale/verde/v3_0/include/hal_verde.h	89;"	d
ATU_IALR3	xscale/verde/v3_0/include/hal_verde.h	103;"	d
ATU_IATVR0	xscale/verde/v3_0/include/hal_verde.h	85;"	d
ATU_IATVR2	xscale/verde/v3_0/include/hal_verde.h	90;"	d
ATU_IATVR3	xscale/verde/v3_0/include/hal_verde.h	104;"	d
ATU_IAUBAR0	xscale/verde/v3_0/include/hal_verde.h	72;"	d
ATU_IAUBAR1	xscale/verde/v3_0/include/hal_verde.h	74;"	d
ATU_IAUBAR2	xscale/verde/v3_0/include/hal_verde.h	76;"	d
ATU_IAUBAR3	xscale/verde/v3_0/include/hal_verde.h	102;"	d
ATU_OCCAR	xscale/verde/v3_0/include/hal_verde.h	105;"	d
ATU_OCCDR	xscale/verde/v3_0/include/hal_verde.h	106;"	d
ATU_OIOWTVR	xscale/verde/v3_0/include/hal_verde.h	91;"	d
ATU_OMWTVR0	xscale/verde/v3_0/include/hal_verde.h	92;"	d
ATU_OMWTVR1	xscale/verde/v3_0/include/hal_verde.h	94;"	d
ATU_OUDWTVR	xscale/verde/v3_0/include/hal_verde.h	96;"	d
ATU_OUMWTVR0	xscale/verde/v3_0/include/hal_verde.h	93;"	d
ATU_OUMWTVR1	xscale/verde/v3_0/include/hal_verde.h	95;"	d
ATU_PCIXCAPID	xscale/verde/v3_0/include/hal_verde.h	112;"	d
ATU_PCIXCMD	xscale/verde/v3_0/include/hal_verde.h	114;"	d
ATU_PCIXNEXT	xscale/verde/v3_0/include/hal_verde.h	113;"	d
ATU_PCIXSR	xscale/verde/v3_0/include/hal_verde.h	115;"	d
ATU_PCSR	xscale/verde/v3_0/include/hal_verde.h	98;"	d
ATU_PDSCR	xscale/verde/v3_0/include/hal_verde.h	107;"	d
ATU_PERR	xscale/iq80310/v3_0/src/diag/pci_bios.h	288;"	d
ATU_PMCAPID	xscale/verde/v3_0/include/hal_verde.h	108;"	d
ATU_PMNEXT	xscale/verde/v3_0/include/hal_verde.h	109;"	d
Addr32	xscale/iq80321/v3_0/src/diag/memtest.c	/^Addr32 (cyg_uint32 *start, cyg_uint32 *end, CYG_ADDRWORD *badAddr)$/;"	f	file:
Addr8	xscale/iq80321/v3_0/src/diag/memtest.c	/^Addr8 (cyg_uint8 *start, cyg_uint8 *end, CYG_ADDRWORD *badAddr)$/;"	f	file:
B0_PMC	arm9/smdk2410/v3_0/include/memcfg.h	102;"	d
B0_Tacc	arm9/smdk2410/v3_0/include/memcfg.h	98;"	d
B0_Tacp	arm9/smdk2410/v3_0/include/memcfg.h	101;"	d
B0_Tacs	arm9/smdk2410/v3_0/include/memcfg.h	96;"	d
B0_Tah	arm9/smdk2410/v3_0/include/memcfg.h	100;"	d
B0_Tcoh	arm9/smdk2410/v3_0/include/memcfg.h	99;"	d
B0_Tcos	arm9/smdk2410/v3_0/include/memcfg.h	97;"	d
B1_BWSCON	arm9/smdk2410/v3_0/include/memcfg.h	77;"	d
B1_BWSCON	arm9/smdk2410/v3_0/include/memcfg.h	85;"	d
B1_PMC	arm9/smdk2410/v3_0/include/memcfg.h	111;"	d
B1_Tacc	arm9/smdk2410/v3_0/include/memcfg.h	107;"	d
B1_Tacp	arm9/smdk2410/v3_0/include/memcfg.h	110;"	d
B1_Tacs	arm9/smdk2410/v3_0/include/memcfg.h	105;"	d
B1_Tah	arm9/smdk2410/v3_0/include/memcfg.h	109;"	d
B1_Tcoh	arm9/smdk2410/v3_0/include/memcfg.h	108;"	d
B1_Tcos	arm9/smdk2410/v3_0/include/memcfg.h	106;"	d
B2_BWSCON	arm9/smdk2410/v3_0/include/memcfg.h	78;"	d
B2_BWSCON	arm9/smdk2410/v3_0/include/memcfg.h	86;"	d
B2_PMC	arm9/smdk2410/v3_0/include/memcfg.h	120;"	d
B2_Tacc	arm9/smdk2410/v3_0/include/memcfg.h	116;"	d
B2_Tacp	arm9/smdk2410/v3_0/include/memcfg.h	119;"	d
B2_Tacs	arm9/smdk2410/v3_0/include/memcfg.h	114;"	d
B2_Tah	arm9/smdk2410/v3_0/include/memcfg.h	118;"	d
B2_Tcoh	arm9/smdk2410/v3_0/include/memcfg.h	117;"	d
B2_Tcos	arm9/smdk2410/v3_0/include/memcfg.h	115;"	d
B3_BWSCON	arm9/smdk2410/v3_0/include/memcfg.h	79;"	d
B3_BWSCON	arm9/smdk2410/v3_0/include/memcfg.h	87;"	d
B3_PMC	arm9/smdk2410/v3_0/include/memcfg.h	129;"	d
B3_Tacc	arm9/smdk2410/v3_0/include/memcfg.h	125;"	d
B3_Tacp	arm9/smdk2410/v3_0/include/memcfg.h	128;"	d
B3_Tacs	arm9/smdk2410/v3_0/include/memcfg.h	123;"	d
B3_Tah	arm9/smdk2410/v3_0/include/memcfg.h	127;"	d
B3_Tcoh	arm9/smdk2410/v3_0/include/memcfg.h	126;"	d
B3_Tcos	arm9/smdk2410/v3_0/include/memcfg.h	124;"	d
B4_BWSCON	arm9/smdk2410/v3_0/include/memcfg.h	80;"	d
B4_BWSCON	arm9/smdk2410/v3_0/include/memcfg.h	88;"	d
B4_PMC	arm9/smdk2410/v3_0/include/memcfg.h	138;"	d
B4_Tacc	arm9/smdk2410/v3_0/include/memcfg.h	134;"	d
B4_Tacp	arm9/smdk2410/v3_0/include/memcfg.h	137;"	d
B4_Tacs	arm9/smdk2410/v3_0/include/memcfg.h	132;"	d
B4_Tah	arm9/smdk2410/v3_0/include/memcfg.h	136;"	d
B4_Tcoh	arm9/smdk2410/v3_0/include/memcfg.h	135;"	d
B4_Tcos	arm9/smdk2410/v3_0/include/memcfg.h	133;"	d
B5_BWSCON	arm9/smdk2410/v3_0/include/memcfg.h	81;"	d
B5_BWSCON	arm9/smdk2410/v3_0/include/memcfg.h	89;"	d
B5_PMC	arm9/smdk2410/v3_0/include/memcfg.h	147;"	d
B5_Tacc	arm9/smdk2410/v3_0/include/memcfg.h	143;"	d
B5_Tacp	arm9/smdk2410/v3_0/include/memcfg.h	146;"	d
B5_Tacs	arm9/smdk2410/v3_0/include/memcfg.h	141;"	d
B5_Tah	arm9/smdk2410/v3_0/include/memcfg.h	145;"	d
B5_Tcoh	arm9/smdk2410/v3_0/include/memcfg.h	144;"	d
B5_Tcos	arm9/smdk2410/v3_0/include/memcfg.h	142;"	d
B6_BWSCON	arm9/smdk2410/v3_0/include/memcfg.h	82;"	d
B6_BWSCON	arm9/smdk2410/v3_0/include/memcfg.h	90;"	d
B6_MT	arm9/smdk2410/v3_0/include/memcfg.h	150;"	d
B6_SCAN	arm9/smdk2410/v3_0/include/memcfg.h	153;"	d
B6_Trcd	arm9/smdk2410/v3_0/include/memcfg.h	152;"	d
B7_BWSCON	arm9/smdk2410/v3_0/include/memcfg.h	83;"	d
B7_BWSCON	arm9/smdk2410/v3_0/include/memcfg.h	91;"	d
B7_MT	arm9/smdk2410/v3_0/include/memcfg.h	156;"	d
B7_SCAN	arm9/smdk2410/v3_0/include/memcfg.h	159;"	d
B7_Trcd	arm9/smdk2410/v3_0/include/memcfg.h	158;"	d
BACKPLANE_DET_REG	xscale/iop310/v3_0/include/hal_iop310.h	93;"	d
BAD_REGISTER_NUMBER	xscale/iq80310/v3_0/src/diag/pci_bios.h	401;"	d
BAD_VENDOR_ID	xscale/iq80310/v3_0/src/diag/pci_bios.h	397;"	d
BANKCNT_BYTE	xscale/iop310/v3_0/include/hal_iop310.h	234;"	d
BANKCON0	arm9/smdk2410/v3_0/include/s3c2410x.h	75;"	d
BANKCON1	arm9/smdk2410/v3_0/include/s3c2410x.h	76;"	d
BANKCON2	arm9/smdk2410/v3_0/include/s3c2410x.h	77;"	d
BANKCON3	arm9/smdk2410/v3_0/include/s3c2410x.h	78;"	d
BANKCON4	arm9/smdk2410/v3_0/include/s3c2410x.h	79;"	d
BANKCON5	arm9/smdk2410/v3_0/include/s3c2410x.h	80;"	d
BANKCON6	arm9/smdk2410/v3_0/include/s3c2410x.h	81;"	d
BANKCON7	arm9/smdk2410/v3_0/include/s3c2410x.h	82;"	d
BANKSIZE	arm9/smdk2410/v3_0/include/s3c2410x.h	84;"	d
BANKSZ_BYTE	xscale/iop310/v3_0/include/hal_iop310.h	236;"	d
BANK_0_CONTROL_VALUE	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	238;"	d
BANK_1_CONTROL_VALUE	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	243;"	d
BANK_2_CONTROL_VALUE	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	251;"	d
BANK_3_CONTROL_VALUE	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	256;"	d
BANK_BOUNDARY	integrator/v3_0/src/flash.c	80;"	d	file:
BASE_ADDR	arm9/innovator/v3_0/src/hal_diag.c	93;"	d	file:
BASE_ADDR	arm9/innovator/v3_0/src/hal_diag.c	96;"	d	file:
BASE_CLASS_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	345;"	d
BASIC_PCI_SETUP	ebsa285/v3_0/include/hal_platform_setup.h	200;"	d
BATTERY_TEST_PATTERN	xscale/iq80310/v3_0/src/diag/iq80310.h	190;"	d
BAUD_RATE	arm9/aaed2000/v3_0/src/hal_diag.c	70;"	d	file:
BCDDATE	arm9/smdk2410/v3_0/include/s3c2410x.h	469;"	d
BCDDAY	arm9/smdk2410/v3_0/include/s3c2410x.h	468;"	d
BCDHOUR	arm9/smdk2410/v3_0/include/s3c2410x.h	467;"	d
BCDMIN	arm9/smdk2410/v3_0/include/s3c2410x.h	466;"	d
BCDMON	arm9/smdk2410/v3_0/include/s3c2410x.h	470;"	d
BCDSEC	arm9/smdk2410/v3_0/include/s3c2410x.h	465;"	d
BCDYEAR	arm9/smdk2410/v3_0/include/s3c2410x.h	471;"	d
BCR0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	404;"	d
BCR0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	448;"	d
BCR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	415;"	d
BCR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	459;"	d
BCR2_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	426;"	d
BCR2_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	470;"	d
BCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	271;"	d
BCR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	315;"	d
BCR_REG	xscale/iop310/v3_0/include/hal_iop310.h	575;"	d
BEP_RESUME	xscale/iq80310/v3_0/src/diag/flash.c	71;"	d	file:
BEP_SUSPEND	xscale/iq80310/v3_0/src/diag/flash.c	70;"	d	file:
BE_COMPLETED	xscale/iq80310/v3_0/src/diag/flash.c	90;"	d	file:
BE_SUSPENDED	xscale/iq80310/v3_0/src/diag/flash.c	89;"	d	file:
BIST_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	349;"	d
BITS_PER_BYTE	xscale/iq80310/v3_0/src/diag/cycduart.c	117;"	d	file:
BIT_00	arm9/innovator/v3_0/include/innovator.h	141;"	d
BIT_01	arm9/innovator/v3_0/include/innovator.h	142;"	d
BIT_02	arm9/innovator/v3_0/include/innovator.h	143;"	d
BIT_03	arm9/innovator/v3_0/include/innovator.h	144;"	d
BIT_04	arm9/innovator/v3_0/include/innovator.h	145;"	d
BIT_05	arm9/innovator/v3_0/include/innovator.h	146;"	d
BIT_06	arm9/innovator/v3_0/include/innovator.h	147;"	d
BIT_07	arm9/innovator/v3_0/include/innovator.h	148;"	d
BIT_08	arm9/innovator/v3_0/include/innovator.h	149;"	d
BIT_09	arm9/innovator/v3_0/include/innovator.h	150;"	d
BIT_10	arm9/innovator/v3_0/include/innovator.h	151;"	d
BIT_11	arm9/innovator/v3_0/include/innovator.h	152;"	d
BIT_12	arm9/innovator/v3_0/include/innovator.h	153;"	d
BIT_13	arm9/innovator/v3_0/include/innovator.h	154;"	d
BIT_14	arm9/innovator/v3_0/include/innovator.h	155;"	d
BIT_15	arm9/innovator/v3_0/include/innovator.h	156;"	d
BIT_16	arm9/innovator/v3_0/include/innovator.h	157;"	d
BIT_17	arm9/innovator/v3_0/include/innovator.h	158;"	d
BIT_18	arm9/innovator/v3_0/include/innovator.h	159;"	d
BIT_19	arm9/innovator/v3_0/include/innovator.h	160;"	d
BIT_20	arm9/innovator/v3_0/include/innovator.h	161;"	d
BIT_21	arm9/innovator/v3_0/include/innovator.h	162;"	d
BIT_22	arm9/innovator/v3_0/include/innovator.h	163;"	d
BIT_23	arm9/innovator/v3_0/include/innovator.h	164;"	d
BIT_24	arm9/innovator/v3_0/include/innovator.h	165;"	d
BIT_25	arm9/innovator/v3_0/include/innovator.h	166;"	d
BIT_26	arm9/innovator/v3_0/include/innovator.h	167;"	d
BIT_27	arm9/innovator/v3_0/include/innovator.h	168;"	d
BIT_28	arm9/innovator/v3_0/include/innovator.h	169;"	d
BIT_29	arm9/innovator/v3_0/include/innovator.h	170;"	d
BIT_30	arm9/innovator/v3_0/include/innovator.h	171;"	d
BIT_31	arm9/innovator/v3_0/include/innovator.h	172;"	d
BIT_ADC	arm9/smdk2410/v3_0/include/s3c2410x.h	131;"	d
BIT_ALLMSK	arm9/smdk2410/v3_0/include/s3c2410x.h	132;"	d
BIT_BAT_FLT	arm9/smdk2410/v3_0/include/s3c2410x.h	107;"	d
BIT_DMA0	arm9/smdk2410/v3_0/include/s3c2410x.h	117;"	d
BIT_DMA1	arm9/smdk2410/v3_0/include/s3c2410x.h	118;"	d
BIT_DMA2	arm9/smdk2410/v3_0/include/s3c2410x.h	119;"	d
BIT_DMA3	arm9/smdk2410/v3_0/include/s3c2410x.h	120;"	d
BIT_EINT0	arm9/smdk2410/v3_0/include/s3c2410x.h	100;"	d
BIT_EINT1	arm9/smdk2410/v3_0/include/s3c2410x.h	101;"	d
BIT_EINT2	arm9/smdk2410/v3_0/include/s3c2410x.h	102;"	d
BIT_EINT3	arm9/smdk2410/v3_0/include/s3c2410x.h	103;"	d
BIT_EINT4_7	arm9/smdk2410/v3_0/include/s3c2410x.h	104;"	d
BIT_EINT8_23	arm9/smdk2410/v3_0/include/s3c2410x.h	105;"	d
BIT_IIC	arm9/smdk2410/v3_0/include/s3c2410x.h	127;"	d
BIT_LCD	arm9/smdk2410/v3_0/include/s3c2410x.h	116;"	d
BIT_NOTUSED24	arm9/smdk2410/v3_0/include/s3c2410x.h	124;"	d
BIT_NOTUSED6	arm9/smdk2410/v3_0/include/s3c2410x.h	106;"	d
BIT_RTCC	arm9/smdk2410/v3_0/include/s3c2410x.h	130;"	d
BIT_SDI	arm9/smdk2410/v3_0/include/s3c2410x.h	121;"	d
BIT_SPI0	arm9/smdk2410/v3_0/include/s3c2410x.h	122;"	d
BIT_SPI1	arm9/smdk2410/v3_0/include/s3c2410x.h	129;"	d
BIT_SUB_ADC	arm9/smdk2410/v3_0/include/s3c2410x.h	139;"	d
BIT_SUB_ALLMSK	arm9/smdk2410/v3_0/include/s3c2410x.h	138;"	d
BIT_SUB_ERR0	arm9/smdk2410/v3_0/include/s3c2410x.h	147;"	d
BIT_SUB_ERR1	arm9/smdk2410/v3_0/include/s3c2410x.h	144;"	d
BIT_SUB_ERR2	arm9/smdk2410/v3_0/include/s3c2410x.h	141;"	d
BIT_SUB_RXD0	arm9/smdk2410/v3_0/include/s3c2410x.h	149;"	d
BIT_SUB_RXD1	arm9/smdk2410/v3_0/include/s3c2410x.h	146;"	d
BIT_SUB_RXD2	arm9/smdk2410/v3_0/include/s3c2410x.h	143;"	d
BIT_SUB_TC	arm9/smdk2410/v3_0/include/s3c2410x.h	140;"	d
BIT_SUB_TXD0	arm9/smdk2410/v3_0/include/s3c2410x.h	148;"	d
BIT_SUB_TXD1	arm9/smdk2410/v3_0/include/s3c2410x.h	145;"	d
BIT_SUB_TXD2	arm9/smdk2410/v3_0/include/s3c2410x.h	142;"	d
BIT_TICK	arm9/smdk2410/v3_0/include/s3c2410x.h	108;"	d
BIT_TIMER0	arm9/smdk2410/v3_0/include/s3c2410x.h	110;"	d
BIT_TIMER1	arm9/smdk2410/v3_0/include/s3c2410x.h	111;"	d
BIT_TIMER2	arm9/smdk2410/v3_0/include/s3c2410x.h	112;"	d
BIT_TIMER3	arm9/smdk2410/v3_0/include/s3c2410x.h	113;"	d
BIT_TIMER4	arm9/smdk2410/v3_0/include/s3c2410x.h	114;"	d
BIT_UART0	arm9/smdk2410/v3_0/include/s3c2410x.h	128;"	d
BIT_UART1	arm9/smdk2410/v3_0/include/s3c2410x.h	123;"	d
BIT_UART2	arm9/smdk2410/v3_0/include/s3c2410x.h	115;"	d
BIT_USBD	arm9/smdk2410/v3_0/include/s3c2410x.h	125;"	d
BIT_USBH	arm9/smdk2410/v3_0/include/s3c2410x.h	126;"	d
BIT_WDT	arm9/smdk2410/v3_0/include/s3c2410x.h	109;"	d
BIUCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	467;"	d
BIUCR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	511;"	d
BIUISR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	468;"	d
BIUISR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	512;"	d
BIUISR_REG	xscale/iop310/v3_0/include/hal_iop310.h	564;"	d
BIU_ERROR	xscale/iq80310/v3_0/src/diag/iq80310.h	271;"	d
BLEOI	edb7xxx/v3_0/include/hal_edb7xxx.h	263;"	d
BLOCK_ERASE	integrator/v3_0/src/flash.c	70;"	d	file:
BLOCK_LOCKED	xscale/iq80310/v3_0/src/diag/flash.c	122;"	d	file:
BLOCK_LOCK_BITS	integrator/v3_0/src/flash.c	72;"	d	file:
BLOCK_PROG	xscale/iq80310/v3_0/src/diag/flash.c	84;"	d	file:
BLOCK_UNLOCKED	xscale/iq80310/v3_0/src/diag/flash.c	123;"	d	file:
BLOCK_WRITE_MODE	integrator/v3_0/src/flash.c	71;"	d	file:
BLUE	arm9/aaed2000/v3_0/src/lcd_support.c	254;"	d	file:
BLUE	edb7xxx/v3_0/src/lcd_support.c	137;"	d	file:
BLUELUT	arm9/smdk2410/v3_0/include/s3c2410x.h	214;"	d
BOARD_REV_E	xscale/iq80310/v3_0/src/diag/iq80310.h	154;"	d
BOARD_REV_MASK	xscale/iq80310/v3_0/src/diag/iq80310.h	155;"	d
BOARD_REV_REG_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	153;"	d
BOOT_FTYPE	integrator/v3_0/src/flash.c	134;"	d	file:
BOOT_FTYPE	integrator/v3_0/src/prog_flash.c	79;"	d	file:
BOTH	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	88;"	d
BP_HOST_BIT	xscale/iop310/v3_0/include/hal_iop310.h	94;"	d
BP_HOST_BIT	xscale/iq80310/v3_0/src/diag/iq80310.h	123;"	d
BREAK	arm9/aaed2000/v3_0/src/kbd_drvr.c	71;"	d	file:
BREAK	edb7xxx/v3_0/src/lcd_support.c	758;"	d	file:
BREAK	xscale/picasso/v3_0/src/vga_support.c	815;"	d	file:
BREAK	xscale/uE250/v3_0/src/vga_support.c	815;"	d	file:
BREEZE_BLOCK_0	xscale/iq80310/v3_0/src/diag/iq80310.h	212;"	d
BRIDGE_CTRL_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	380;"	d
BRIDGE_IOSPACE_ENAB	xscale/iq80310/v3_0/src/diag/pci_bios.h	326;"	d
BRIDGE_MASTER_ABORT	xscale/iq80310/v3_0/src/diag/pci_bios.h	335;"	d
BRIDGE_MASTER_ENAB	xscale/iq80310/v3_0/src/diag/pci_bios.h	328;"	d
BRIDGE_MEMSPACE_ENAB	xscale/iq80310/v3_0/src/diag/pci_bios.h	327;"	d
BRIDGE_PARITY_ERR	xscale/iq80310/v3_0/src/diag/pci_bios.h	333;"	d
BRIDGE_PERR	xscale/iq80310/v3_0/src/diag/pci_bios.h	291;"	d
BRIDGE_SEER_ENAB	xscale/iq80310/v3_0/src/diag/pci_bios.h	334;"	d
BRIDGE_SERR_ENAB	xscale/iq80310/v3_0/src/diag/pci_bios.h	330;"	d
BRIDGE_WAIT_CYCLE	xscale/iq80310/v3_0/src/diag/pci_bios.h	329;"	d
BROADCAST	xscale/iq80310/v3_0/src/diag/ether_test.h	312;"	d
BSIR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	269;"	d
BSIR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	313;"	d
BSVIR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	268;"	d
BSVIR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	312;"	d
BUF	integrator/v3_0/src/prog_flash.c	135;"	d	file:
BUF	integrator/v3_0/src/prog_flash.c	137;"	d	file:
BUF	pid/v3_0/src/prog_flash.c	76;"	d	file:
BUF	pid/v3_0/src/prog_flash.c	78;"	d	file:
BUFFER_SIZE	at91/jtst/v3_0/support/jtstflash.c	51;"	d	file:
BUFFER_SIZE	at91/jtst/v3_0/support/jtstflash.cpp	49;"	d	file:
BUFFER_TOO_SMALL	xscale/iq80310/v3_0/src/diag/pci_bios.h	399;"	d
BUSWIDTH	arm9/smdk2410/v3_0/include/memcfg.h	57;"	d
BUSY	xscale/iq80310/v3_0/src/diag/ether_test.h	123;"	d
BUSY_WAIT_LIMIT	xscale/iq80310/v3_0/src/diag/ether_test.c	114;"	d	file:
BWSCON	arm9/smdk2410/v3_0/include/s3c2410x.h	74;"	d
BYTE10_REQUD	xscale/iq80310/v3_0/src/diag/ether_test.h	292;"	d
BYTE15_REQUD	xscale/iq80310/v3_0/src/diag/ether_test.h	314;"	d
BYTE18_REQUD	xscale/iq80310/v3_0/src/diag/ether_test.h	329;"	d
BYTE6_REQUD	xscale/iq80310/v3_0/src/diag/ether_test.h	268;"	d
BYTE_COUNT	xscale/iq80310/v3_0/src/diag/ether_test.h	239;"	d
B_bit	xscale/cores/v3_0/src/xscale_stub.c	243;"	d	file:
Bar32	xscale/iq80321/v3_0/src/diag/memtest.c	/^Bar32 (cyg_uint32 *start, cyg_uint32 *end, CYG_ADDRWORD *badAddr)$/;"	f	file:
Bar8	xscale/iq80321/v3_0/src/diag/memtest.c	/^Bar8 (cyg_uint8 *start, cyg_uint8 *end, CYG_ADDRWORD *badAddr)$/;"	f	file:
BaudLsb	xscale/iq80310/v3_0/src/diag/cycduart.h	143;"	d
BaudMsb	xscale/iq80310/v3_0/src/diag/cycduart.h	144;"	d
Bit	snds/v3_0/src/ks32c5000.h	59;"	d
ByteAddr	xscale/iq80310/v3_0/src/diag/memtest.c	/^ByteAddr ($/;"	f	file:
ByteBar	xscale/iq80310/v3_0/src/diag/memtest.c	/^static int ByteBar ($/;"	f	file:
CACHE_LINE_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	346;"	d
CALL_MEMINIT_CODE	ebsa285/v3_0/include/hal_platform_setup.h	168;"	d
CAPS	arm9/aaed2000/v3_0/src/kbd_drvr.c	68;"	d	file:
CAPS	edb7xxx/v3_0/src/lcd_support.c	755;"	d	file:
CAPS	xscale/picasso/v3_0/src/vga_support.c	812;"	d	file:
CAPS	xscale/uE250/v3_0/src/vga_support.c	812;"	d	file:
CAP_PTR_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	375;"	d
CARDBUS_CISPTR_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	367;"	d
CAS0_WAVEFORM_VALUE	sa11x0/cerf/v3_0/include/hal_platform_setup.h	96;"	d
CAS0_WAVEFORM_VALUE	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	97;"	d
CAS0_WAVEFORM_VALUE	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	109;"	d
CAS1_WAVEFORM_VALUE	sa11x0/cerf/v3_0/include/hal_platform_setup.h	97;"	d
CAS1_WAVEFORM_VALUE	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	98;"	d
CAS1_WAVEFORM_VALUE	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	110;"	d
CAS2_WAVEFORM_VALUE	sa11x0/cerf/v3_0/include/hal_platform_setup.h	98;"	d
CAS2_WAVEFORM_VALUE	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	99;"	d
CAS2_WAVEFORM_VALUE	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	111;"	d
CC	gps4020/v3_0/support/download/Makefile	/^CC        = arm-elf-gcc$/;"	m
CCCR_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	157;"	d
CCR0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	396;"	d
CCR0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	440;"	d
CCR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	407;"	d
CCR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	451;"	d
CCR2_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	418;"	d
CCR2_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	462;"	d
CCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	251;"	d
CCR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	295;"	d
CCR_E	aeb/v3_0/include/hal_cache.h	79;"	d
CCR_F	aeb/v3_0/include/hal_cache.h	81;"	d
CCR_I	aeb/v3_0/include/hal_cache.h	82;"	d
CCR_I	aeb/v3_0/include/hal_platform_setup.h	58;"	d
CCR_S	aeb/v3_0/include/hal_cache.h	80;"	d
CDTR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	285;"	d
CDTR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	329;"	d
CFI_DATA_OFFS	integrator/v3_0/src/flash.c	75;"	d	file:
CFI_Identify_Flash	integrator/v3_0/src/flash.c	/^CFI_Identify_Flash(tFlash * flash)$/;"	f
CFI_QUERY_COMMAND	integrator/v3_0/src/flash.c	74;"	d	file:
CFI_QUERY_OFFS	integrator/v3_0/src/flash.c	73;"	d	file:
CFLAGS	gps4020/v3_0/support/download/Makefile	/^CFLAGS    = -O2 -msoft-float $/;"	m
CHAN1	xscale/iq80310/v3_0/src/diag/cycduart.h	138;"	d
CHAN2	xscale/iq80310/v3_0/src/diag/cycduart.h	139;"	d
CHAR_READY_IS_RELIABLE	edb7xxx/v3_0/support/dl_edb7xxx.c	16;"	d	file:
CHECKSUM	aeb/v3_0/src/gdb_module.c	61;"	d	file:
CHECKSUM	e7t/v3_0/src/redboot_module.c	63;"	d	file:
CHECKSUM_BYTE	xscale/iop310/v3_0/include/hal_iop310.h	237;"	d
CHUNK_LENGTH	edb7xxx/v3_0/misc/i2s_audio_test.c	73;"	d	file:
CLEAR_LOCK_BIT_CONFIRM	xscale/iq80310/v3_0/src/diag/flash.c	80;"	d	file:
CLEAR_LOCK_BIT_ERROR	xscale/iq80310/v3_0/src/diag/flash.c	93;"	d	file:
CLEAR_LOCK_BIT_SETUP	xscale/iq80310/v3_0/src/diag/flash.c	73;"	d	file:
CLEAR_LOCK_BIT_SUCCESS	xscale/iq80310/v3_0/src/diag/flash.c	94;"	d	file:
CLEAR_LOOP_BITS	xscale/iq80310/v3_0/src/diag/ether_test.h	188;"	d
CLEAR_PATU_STATUS	xscale/iq80310/v3_0/src/diag/iq80310.h	276;"	d
CLEAR_PBRIDGE_STATUS	xscale/iq80310/v3_0/src/diag/iq80310.h	278;"	d
CLEAR_SATU_STATUS	xscale/iq80310/v3_0/src/diag/iq80310.h	277;"	d
CLEAR_SBRIDGE_STATUS	xscale/iq80310/v3_0/src/diag/iq80310.h	279;"	d
CLEAR_STAT_REG	xscale/iq80310/v3_0/src/diag/flash.c	67;"	d	file:
CLKCON	arm9/smdk2410/v3_0/include/s3c2410x.h	198;"	d
CLKDIVN	arm9/smdk2410/v3_0/include/s3c2410x.h	200;"	d
CLKM_ARM_CKCTL	arm9/innovator/v3_0/include/innovator.h	77;"	d
CLKM_ARM_EWUPCT	arm9/innovator/v3_0/include/innovator.h	80;"	d
CLKM_ARM_IDLECT1	arm9/innovator/v3_0/include/innovator.h	78;"	d
CLKM_ARM_IDLECT2	arm9/innovator/v3_0/include/innovator.h	79;"	d
CLKM_ARM_RSTCT1	arm9/innovator/v3_0/include/innovator.h	81;"	d
CLKM_ARM_RSTCT2	arm9/innovator/v3_0/include/innovator.h	82;"	d
CLKM_ARM_SYSST	arm9/innovator/v3_0/include/innovator.h	83;"	d
CLKM_BASE	arm9/innovator/v3_0/include/innovator.h	68;"	d
CLKSLOW	arm9/smdk2410/v3_0/include/s3c2410x.h	199;"	d
CLK_HI	xscale/ixdp425/v3_0/src/ixdp425_misc.c	122;"	d	file:
CLK_HI	xscale/prpmc1100/v3_0/src/prpmc1100_misc.c	108;"	d	file:
CLK_LO	xscale/ixdp425/v3_0/src/ixdp425_misc.c	121;"	d	file:
CLK_LO	xscale/prpmc1100/v3_0/src/prpmc1100_misc.c	107;"	d	file:
CLOCK_MULTIPLIER	xscale/ixp425/v3_0/src/ixp425_misc.c	291;"	d	file:
CLOCK_MULTIPLIER	xscale/verde/v3_0/src/verde_misc.c	289;"	d	file:
CLSR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	252;"	d
CLSR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	296;"	d
CMA101_DUARTA	cma230/v3_0/include/hal_cma230.h	89;"	d
CMA101_DUARTA_FCTL	cma230/v3_0/include/hal_cma230.h	96;"	d
CMA101_DUARTA_HBR	cma230/v3_0/include/hal_cma230.h	94;"	d
CMA101_DUARTA_IER	cma230/v3_0/include/hal_cma230.h	93;"	d
CMA101_DUARTA_ISR	cma230/v3_0/include/hal_cma230.h	95;"	d
CMA101_DUARTA_LBR	cma230/v3_0/include/hal_cma230.h	92;"	d
CMA101_DUARTA_LCTL	cma230/v3_0/include/hal_cma230.h	97;"	d
CMA101_DUARTA_LSR	cma230/v3_0/include/hal_cma230.h	99;"	d
CMA101_DUARTA_MCTL	cma230/v3_0/include/hal_cma230.h	98;"	d
CMA101_DUARTA_MSR	cma230/v3_0/include/hal_cma230.h	100;"	d
CMA101_DUARTA_RHR	cma230/v3_0/include/hal_cma230.h	90;"	d
CMA101_DUARTA_SCR	cma230/v3_0/include/hal_cma230.h	101;"	d
CMA101_DUARTA_THR	cma230/v3_0/include/hal_cma230.h	91;"	d
CMA101_DUARTB	cma230/v3_0/include/hal_cma230.h	75;"	d
CMA101_DUARTB_FCTL	cma230/v3_0/include/hal_cma230.h	82;"	d
CMA101_DUARTB_HBR	cma230/v3_0/include/hal_cma230.h	80;"	d
CMA101_DUARTB_IER	cma230/v3_0/include/hal_cma230.h	79;"	d
CMA101_DUARTB_ISR	cma230/v3_0/include/hal_cma230.h	81;"	d
CMA101_DUARTB_LBR	cma230/v3_0/include/hal_cma230.h	78;"	d
CMA101_DUARTB_LCTL	cma230/v3_0/include/hal_cma230.h	83;"	d
CMA101_DUARTB_LSR	cma230/v3_0/include/hal_cma230.h	85;"	d
CMA101_DUARTB_MCTL	cma230/v3_0/include/hal_cma230.h	84;"	d
CMA101_DUARTB_MSR	cma230/v3_0/include/hal_cma230.h	86;"	d
CMA101_DUARTB_RHR	cma230/v3_0/include/hal_cma230.h	76;"	d
CMA101_DUARTB_SCR	cma230/v3_0/include/hal_cma230.h	87;"	d
CMA101_DUARTB_THR	cma230/v3_0/include/hal_cma230.h	77;"	d
CMA230_ACK1	cma230/v3_0/include/hal_cma230.h	64;"	d
CMA230_ACK2	cma230/v3_0/include/hal_cma230.h	65;"	d
CMA230_ACK3	cma230/v3_0/include/hal_cma230.h	66;"	d
CMA230_CLR	cma230/v3_0/include/hal_cma230.h	61;"	d
CMA230_IMRr	cma230/v3_0/include/hal_cma230.h	62;"	d
CMA230_IMRr	cma230/v3_0/src/cma230_misc.c	108;"	d	file:
CMA230_IMRr	cma230/v3_0/src/cma230_misc.c	109;"	d	file:
CMA230_IMRw	cma230/v3_0/include/hal_cma230.h	63;"	d
CMA230_ISR	cma230/v3_0/include/hal_cma230.h	60;"	d
CMA230_TC_CLEAR	cma230/v3_0/include/hal_cma230.h	70;"	d
CMA230_TC_COUNT	cma230/v3_0/include/hal_cma230.h	68;"	d
CMA230_TC_ENABLE	cma230/v3_0/include/hal_cma230.h	71;"	d
CMA230_TC_PRELOAD	cma230/v3_0/include/hal_cma230.h	69;"	d
CMD_SEQ_ERR	xscale/iq80310/v3_0/src/diag/flash.c	108;"	d	file:
CMD_STAT_U	xscale/iq80310/v3_0/src/diag/ether_test.h	/^} CMD_STAT_U;$/;"	t	typeref:union:__anon14
CODE_BS	sa11x0/ipaq/v3_0/src/lcd_support.c	760;"	d	file:
CODE_CR	sa11x0/ipaq/v3_0/src/lcd_support.c	761;"	d	file:
CODE_CTRL	sa11x0/ipaq/v3_0/src/lcd_support.c	757;"	d	file:
CODE_DEL	sa11x0/ipaq/v3_0/src/lcd_support.c	763;"	d	file:
CODE_ESC	sa11x0/ipaq/v3_0/src/lcd_support.c	762;"	d	file:
CODE_NONE	sa11x0/ipaq/v3_0/src/lcd_support.c	756;"	d	file:
CODE_NUM	sa11x0/ipaq/v3_0/src/lcd_support.c	759;"	d	file:
CODE_SHIFT	sa11x0/ipaq/v3_0/src/lcd_support.c	758;"	d	file:
CODR	edb7xxx/v3_0/include/hal_edb7xxx.h	255;"	d
COEOI	edb7xxx/v3_0/include/hal_edb7xxx.h	270;"	d
COMMAND_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	340;"	d
COMPENSATE_FOR_CLOCK_DRIFT	sa11x0/var/v3_0/src/sa11x0_misc.c	139;"	d	file:
CONFIGURE	xscale/iq80310/v3_0/src/diag/ether_test.h	96;"	d
CONFIG_BASE	arm9/innovator/v3_0/include/innovator.h	110;"	d
CONFIG_BYTE	xscale/iop310/v3_0/include/hal_iop310.h	238;"	d
CONFIG_BYTE_00	xscale/iq80310/v3_0/src/diag/ether_test.h	240;"	d
CONFIG_BYTE_01	xscale/iq80310/v3_0/src/diag/ether_test.h	244;"	d
CONFIG_BYTE_02	xscale/iq80310/v3_0/src/diag/ether_test.h	248;"	d
CONFIG_BYTE_03	xscale/iq80310/v3_0/src/diag/ether_test.h	251;"	d
CONFIG_BYTE_04	xscale/iq80310/v3_0/src/diag/ether_test.h	255;"	d
CONFIG_BYTE_05	xscale/iq80310/v3_0/src/diag/ether_test.h	260;"	d
CONFIG_BYTE_06	xscale/iq80310/v3_0/src/diag/ether_test.h	270;"	d
CONFIG_BYTE_07	xscale/iq80310/v3_0/src/diag/ether_test.h	276;"	d
CONFIG_BYTE_08	xscale/iq80310/v3_0/src/diag/ether_test.h	281;"	d
CONFIG_BYTE_09	xscale/iq80310/v3_0/src/diag/ether_test.h	284;"	d
CONFIG_BYTE_10	xscale/iq80310/v3_0/src/diag/ether_test.h	293;"	d
CONFIG_BYTE_11	xscale/iq80310/v3_0/src/diag/ether_test.h	297;"	d
CONFIG_BYTE_12	xscale/iq80310/v3_0/src/diag/ether_test.h	302;"	d
CONFIG_BYTE_13	xscale/iq80310/v3_0/src/diag/ether_test.h	305;"	d
CONFIG_BYTE_14	xscale/iq80310/v3_0/src/diag/ether_test.h	308;"	d
CONFIG_BYTE_15	xscale/iq80310/v3_0/src/diag/ether_test.h	315;"	d
CONFIG_BYTE_16	xscale/iq80310/v3_0/src/diag/ether_test.h	318;"	d
CONFIG_BYTE_17	xscale/iq80310/v3_0/src/diag/ether_test.h	321;"	d
CONFIG_BYTE_18	xscale/iq80310/v3_0/src/diag/ether_test.h	330;"	d
CONFIG_BYTE_19_100T	xscale/iq80310/v3_0/src/diag/ether_test.h	337;"	d
CONFIG_BYTE_19_10T	xscale/iq80310/v3_0/src/diag/ether_test.h	336;"	d
CONFIG_BYTE_20	xscale/iq80310/v3_0/src/diag/ether_test.h	341;"	d
CONFIG_BYTE_21	xscale/iq80310/v3_0/src/diag/ether_test.h	345;"	d
CONFIG_FUNC_MUX_CTRL_0	arm9/innovator/v3_0/include/innovator.h	117;"	d
CONFIG_FUNC_MUX_CTRL_1	arm9/innovator/v3_0/include/innovator.h	118;"	d
CONFIG_FUNC_MUX_CTRL_2	arm9/innovator/v3_0/include/innovator.h	119;"	d
CONFIG_MECHANISM_1	xscale/iq80310/v3_0/src/diag/pci_bios.h	224;"	d
CONFIG_MECHANISM_2	xscale/iq80310/v3_0/src/diag/pci_bios.h	225;"	d
CONSTRUCTORS_END	arch/v3_0/src/hal_misc.c	185;"	d	file:
CONSTRUCTORS_END	arch/v3_0/src/hal_misc.c	191;"	d	file:
CONSTRUCTORS_START	arch/v3_0/src/hal_misc.c	184;"	d	file:
CONSTRUCTORS_START	arch/v3_0/src/hal_misc.c	190;"	d	file:
COYANOSA_ID_BASE_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	196;"	d
CPLD_REV_REG_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	156;"	d
CPSR_ALIGN_FAULT_ENABLE	arch/v3_0/include/hal_arch.h	85;"	d
CPSR_BIG_ENDIAN	arch/v3_0/include/hal_arch.h	83;"	d
CPSR_DCACHE_ENABLE	arch/v3_0/include/hal_arch.h	84;"	d
CPSR_FIQ_DISABLE	arch/v3_0/include/hal_arch.h	72;"	d
CPSR_FIQ_MODE	arch/v3_0/include/hal_arch.h	75;"	d
CPSR_ICACHE_ENABLE	arch/v3_0/include/hal_arch.h	82;"	d
CPSR_INITIAL	arch/v3_0/include/hal_arch.h	90;"	d
CPSR_IRQ_DISABLE	arch/v3_0/include/hal_arch.h	71;"	d
CPSR_IRQ_MODE	arch/v3_0/include/hal_arch.h	76;"	d
CPSR_MMU_ENABLE	arch/v3_0/include/hal_arch.h	86;"	d
CPSR_MODE_BITS	arch/v3_0/include/hal_arch.h	88;"	d
CPSR_SUPERVISOR_MODE	arch/v3_0/include/hal_arch.h	77;"	d
CPSR_THREAD_INITIAL	arch/v3_0/include/hal_arch.h	91;"	d
CPSR_THUMB_ENABLE	arch/v3_0/include/hal_arch.h	73;"	d
CPSR_UNDEF_MODE	arch/v3_0/include/hal_arch.h	78;"	d
CPSR_USER_MODE	arch/v3_0/include/hal_arch.h	74;"	d
CPU_CLOCK	edb7xxx/v3_0/src/edb7xxx_misc.c	77;"	d	file:
CPU_CLOCK	edb7xxx/v3_0/src/edb7xxx_misc.c	79;"	d	file:
CPU_CLOCK	edb7xxx/v3_0/src/edb7xxx_misc.c	81;"	d	file:
CPU_CLOCK	edb7xxx/v3_0/src/edb7xxx_misc.c	83;"	d	file:
CPU_CLOCK	edb7xxx/v3_0/src/edb7xxx_misc.c	85;"	d	file:
CPU_CLOCK_90MHZ	edb7xxx/v3_0/src/edb7xxx_misc.c	86;"	d	file:
CPU_PCI_CNFG_ADRS	integrator/v3_0/include/hal_integrator.h	225;"	d
CPU_PCI_CNFG_SIZE	integrator/v3_0/include/hal_integrator.h	226;"	d
CPU_PCI_IO_ADRS	integrator/v3_0/include/hal_integrator.h	222;"	d
CPU_PCI_IO_SIZE	integrator/v3_0/include/hal_integrator.h	223;"	d
CRS	xscale/iq80310/v3_0/src/diag/ether_test.h	313;"	d
CS0_CONFIG	edb7xxx/v3_0/src/edb7xxx_misc.c	380;"	d	file:
CS1_CONFIG	edb7xxx/v3_0/src/edb7xxx_misc.c	381;"	d	file:
CS2_CONFIG	edb7xxx/v3_0/src/edb7xxx_misc.c	382;"	d	file:
CS3_CONFIG	edb7xxx/v3_0/src/edb7xxx_misc.c	383;"	d	file:
CS4_CONFIG	edb7xxx/v3_0/src/edb7xxx_misc.c	384;"	d	file:
CS5_CONFIG	edb7xxx/v3_0/src/edb7xxx_misc.c	385;"	d	file:
CS6_CONFIG	edb7xxx/v3_0/src/edb7xxx_misc.c	386;"	d	file:
CS7_CONFIG	edb7xxx/v3_0/src/edb7xxx_misc.c	387;"	d	file:
CSR0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	397;"	d
CSR0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	441;"	d
CSR0_REG	xscale/iop310/v3_0/include/hal_iop310.h	559;"	d
CSR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	408;"	d
CSR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	452;"	d
CSR1_REG	xscale/iop310/v3_0/include/hal_iop310.h	560;"	d
CSR2_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	419;"	d
CSR2_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	463;"	d
CSR2_REG	xscale/iop310/v3_0/include/hal_iop310.h	561;"	d
CSR_ENDIAN_BITS	xscale/ixp425/v3_0/src/ixp425_pci.c	392;"	d	file:
CSR_ENDIAN_BITS	xscale/ixp425/v3_0/src/ixp425_pci.c	394;"	d	file:
CS_LL	sa11x0/ipaq/v3_0/src/lcd_support.c	744;"	d	file:
CS_LL	sa11x0/ipaq/v3_0/src/lcd_support.c	749;"	d	file:
CS_LR	sa11x0/ipaq/v3_0/src/lcd_support.c	745;"	d	file:
CS_LR	sa11x0/ipaq/v3_0/src/lcd_support.c	750;"	d	file:
CS_UL	sa11x0/ipaq/v3_0/src/lcd_support.c	742;"	d	file:
CS_UL	sa11x0/ipaq/v3_0/src/lcd_support.c	747;"	d	file:
CS_UR	sa11x0/ipaq/v3_0/src/lcd_support.c	743;"	d	file:
CS_UR	sa11x0/ipaq/v3_0/src/lcd_support.c	748;"	d	file:
CTL_DISABLE	integrator/v3_0/include/hal_integrator.h	148;"	d
CTL_DISABLE	pid/v3_0/src/pid_misc.c	99;"	d	file:
CTL_ENABLE	integrator/v3_0/include/hal_integrator.h	147;"	d
CTL_ENABLE	pid/v3_0/src/pid_misc.c	98;"	d	file:
CTL_FREERUN	integrator/v3_0/include/hal_integrator.h	149;"	d
CTL_FREERUN	pid/v3_0/src/pid_misc.c	100;"	d	file:
CTL_PERIODIC	integrator/v3_0/include/hal_integrator.h	150;"	d
CTL_PERIODIC	pid/v3_0/src/pid_misc.c	101;"	d	file:
CTL_SCALE_1	integrator/v3_0/include/hal_integrator.h	151;"	d
CTL_SCALE_1	pid/v3_0/src/pid_misc.c	102;"	d	file:
CTL_SCALE_16	integrator/v3_0/include/hal_integrator.h	152;"	d
CTL_SCALE_16	pid/v3_0/src/pid_misc.c	103;"	d	file:
CTL_SCALE_256	integrator/v3_0/include/hal_integrator.h	153;"	d
CTL_SCALE_256	pid/v3_0/src/pid_misc.c	104;"	d	file:
CTRL	arm9/aaed2000/v3_0/src/kbd_drvr.c	66;"	d	file:
CTRL	edb7xxx/v3_0/src/lcd_support.c	753;"	d	file:
CTRL	sa11x0/ipaq/v3_0/src/lcd_support.c	764;"	d	file:
CTRL	xscale/picasso/v3_0/src/vga_support.c	810;"	d	file:
CTRL	xscale/uE250/v3_0/src/vga_support.c	810;"	d	file:
CT_X16	aeb/v3_0/src/aeb_misc.c	192;"	d	file:
CURSOR_OFF	arm9/aaed2000/v3_0/src/font.h	58;"	d
CURSOR_OFF	edb7xxx/v3_0/misc/lcd_support.c	55;"	d	file:
CURSOR_OFF	edb7xxx/v3_0/src/font.h	58;"	d
CURSOR_OFF	sa11x0/assabet/v3_0/src/lcd_support.c	187;"	d	file:
CURSOR_OFF	sa11x0/cerfpda/v3_0/src/lcd_support.c	187;"	d	file:
CURSOR_OFF	sa11x0/ipaq/v3_0/src/font.h	58;"	d
CURSOR_OFF	xscale/picasso/v3_0/src/font.h	169;"	d
CURSOR_OFF	xscale/picasso/v3_0/src/font.h	59;"	d
CURSOR_OFF	xscale/uE250/v3_0/src/font.h	169;"	d
CURSOR_OFF	xscale/uE250/v3_0/src/font.h	59;"	d
CURSOR_ON	arm9/aaed2000/v3_0/src/font.h	57;"	d
CURSOR_ON	edb7xxx/v3_0/misc/lcd_support.c	54;"	d	file:
CURSOR_ON	edb7xxx/v3_0/src/font.h	57;"	d
CURSOR_ON	sa11x0/assabet/v3_0/src/lcd_support.c	186;"	d	file:
CURSOR_ON	sa11x0/cerfpda/v3_0/src/lcd_support.c	186;"	d	file:
CURSOR_ON	sa11x0/ipaq/v3_0/src/font.h	57;"	d
CURSOR_ON	xscale/picasso/v3_0/src/font.h	168;"	d
CURSOR_ON	xscale/picasso/v3_0/src/font.h	58;"	d
CURSOR_ON	xscale/uE250/v3_0/src/font.h	168;"	d
CURSOR_ON	xscale/uE250/v3_0/src/font.h	58;"	d
CU_NOP	xscale/iq80310/v3_0/src/diag/ether_test.h	104;"	d
CU_RESUME	xscale/iq80310/v3_0/src/diag/ether_test.h	106;"	d
CU_START	xscale/iq80310/v3_0/src/diag/ether_test.h	105;"	d
CYCARC_HAL_LPC24XX_REG_CANx_BTR	lpc24xx/var/v3_0/include/var_io.h	534;"	d
CYCARC_HAL_LPC24XX_REG_CANx_CMR	lpc24xx/var/v3_0/include/var_io.h	530;"	d
CYCARC_HAL_LPC24XX_REG_CANx_EWL	lpc24xx/var/v3_0/include/var_io.h	535;"	d
CYCARC_HAL_LPC24XX_REG_CANx_GSR	lpc24xx/var/v3_0/include/var_io.h	531;"	d
CYCARC_HAL_LPC24XX_REG_CANx_ICR	lpc24xx/var/v3_0/include/var_io.h	532;"	d
CYCARC_HAL_LPC24XX_REG_CANx_IER	lpc24xx/var/v3_0/include/var_io.h	533;"	d
CYCARC_HAL_LPC24XX_REG_CANx_MOD	lpc24xx/var/v3_0/include/var_io.h	529;"	d
CYCARC_HAL_LPC24XX_REG_CANx_RDA	lpc24xx/var/v3_0/include/var_io.h	539;"	d
CYCARC_HAL_LPC24XX_REG_CANx_RDB	lpc24xx/var/v3_0/include/var_io.h	540;"	d
CYCARC_HAL_LPC24XX_REG_CANx_RFI1	lpc24xx/var/v3_0/include/var_io.h	541;"	d
CYCARC_HAL_LPC24XX_REG_CANx_RFI2	lpc24xx/var/v3_0/include/var_io.h	545;"	d
CYCARC_HAL_LPC24XX_REG_CANx_RFI3	lpc24xx/var/v3_0/include/var_io.h	549;"	d
CYCARC_HAL_LPC24XX_REG_CANx_RFS	lpc24xx/var/v3_0/include/var_io.h	537;"	d
CYCARC_HAL_LPC24XX_REG_CANx_RID	lpc24xx/var/v3_0/include/var_io.h	538;"	d
CYCARC_HAL_LPC24XX_REG_CANx_SR	lpc24xx/var/v3_0/include/var_io.h	536;"	d
CYCARC_HAL_LPC24XX_REG_CANx_TDA1	lpc24xx/var/v3_0/include/var_io.h	543;"	d
CYCARC_HAL_LPC24XX_REG_CANx_TDA2	lpc24xx/var/v3_0/include/var_io.h	547;"	d
CYCARC_HAL_LPC24XX_REG_CANx_TDA3	lpc24xx/var/v3_0/include/var_io.h	551;"	d
CYCARC_HAL_LPC24XX_REG_CANx_TDB1	lpc24xx/var/v3_0/include/var_io.h	544;"	d
CYCARC_HAL_LPC24XX_REG_CANx_TDB2	lpc24xx/var/v3_0/include/var_io.h	548;"	d
CYCARC_HAL_LPC24XX_REG_CANx_TDB3	lpc24xx/var/v3_0/include/var_io.h	552;"	d
CYCARC_HAL_LPC24XX_REG_CANx_TID1	lpc24xx/var/v3_0/include/var_io.h	542;"	d
CYCARC_HAL_LPC24XX_REG_CANx_TID2	lpc24xx/var/v3_0/include/var_io.h	546;"	d
CYCARC_HAL_LPC24XX_REG_CANx_TID3	lpc24xx/var/v3_0/include/var_io.h	550;"	d
CYCARC_HAL_LPC24XX_REG_UxTER	lpc24xx/var/v3_0/include/var_io.h	221;"	d
CYGADDR_IO_SERIAL_FREESCALE_ESCI_A_BASE	mac7100/var/v3_0/include/var_io.h	176;"	d
CYGADDR_IO_SERIAL_FREESCALE_ESCI_B_BASE	mac7100/var/v3_0/include/var_io.h	179;"	d
CYGADDR_IO_SERIAL_FREESCALE_ESCI_C_BASE	mac7100/var/v3_0/include/var_io.h	182;"	d
CYGADDR_IO_SERIAL_FREESCALE_ESCI_D_BASE	mac7100/var/v3_0/include/var_io.h	185;"	d
CYGARC_ALIGNMENT	arch/v3_0/include/basetype.h	80;"	d
CYGARC_BUS_TO_VIRT	xscale/iop310/v3_0/include/var_io.h	161;"	d
CYGARC_BUS_TO_VIRT	xscale/iq80321/v3_0/include/plf_io.h	145;"	d
CYGARC_BUS_TO_VIRT	xscale/ixp425/v3_0/include/var_io.h	152;"	d
CYGARC_CACHED_ADDRESS	lpc2xxx/var/v3_0/include/var_io.h	62;"	d
CYGARC_HAL_LPC24XX_REG_ADCR	lpc24xx/var/v3_0/include/var_io.h	494;"	d
CYGARC_HAL_LPC24XX_REG_ADCR_BURST	lpc24xx/var/v3_0/include/var_io.h	495;"	d
CYGARC_HAL_LPC24XX_REG_ADCR_EDGE	lpc24xx/var/v3_0/include/var_io.h	497;"	d
CYGARC_HAL_LPC24XX_REG_ADCR_PDN	lpc24xx/var/v3_0/include/var_io.h	496;"	d
CYGARC_HAL_LPC24XX_REG_ADDR0	lpc24xx/var/v3_0/include/var_io.h	501;"	d
CYGARC_HAL_LPC24XX_REG_ADDR1	lpc24xx/var/v3_0/include/var_io.h	502;"	d
CYGARC_HAL_LPC24XX_REG_ADDR2	lpc24xx/var/v3_0/include/var_io.h	503;"	d
CYGARC_HAL_LPC24XX_REG_ADDR3	lpc24xx/var/v3_0/include/var_io.h	504;"	d
CYGARC_HAL_LPC24XX_REG_ADDR4	lpc24xx/var/v3_0/include/var_io.h	505;"	d
CYGARC_HAL_LPC24XX_REG_ADDR5	lpc24xx/var/v3_0/include/var_io.h	506;"	d
CYGARC_HAL_LPC24XX_REG_ADDR6	lpc24xx/var/v3_0/include/var_io.h	507;"	d
CYGARC_HAL_LPC24XX_REG_ADDR7	lpc24xx/var/v3_0/include/var_io.h	508;"	d
CYGARC_HAL_LPC24XX_REG_ADGDR	lpc24xx/var/v3_0/include/var_io.h	498;"	d
CYGARC_HAL_LPC24XX_REG_ADINTEN	lpc24xx/var/v3_0/include/var_io.h	500;"	d
CYGARC_HAL_LPC24XX_REG_ADSTAT	lpc24xx/var/v3_0/include/var_io.h	499;"	d
CYGARC_HAL_LPC24XX_REG_AD_BASE	lpc24xx/var/v3_0/include/var_io.h	490;"	d
CYGARC_HAL_LPC24XX_REG_BATTERY_RAM	lpc24xx/var/v3_0/include/var_io.h	562;"	d
CYGARC_HAL_LPC24XX_REG_CAN0_BASE	lpc24xx/var/v3_0/include/var_io.h	527;"	d
CYGARC_HAL_LPC24XX_REG_CAN1_BASE	lpc24xx/var/v3_0/include/var_io.h	528;"	d
CYGARC_HAL_LPC24XX_REG_CAN_ACCFILT_AFMR	lpc24xx/var/v3_0/include/var_io.h	515;"	d
CYGARC_HAL_LPC24XX_REG_CAN_ACCFILT_BASE	lpc24xx/var/v3_0/include/var_io.h	514;"	d
CYGARC_HAL_LPC24XX_REG_CAN_ACCFILT_EFF_GRP_sa	lpc24xx/var/v3_0/include/var_io.h	519;"	d
CYGARC_HAL_LPC24XX_REG_CAN_ACCFILT_EFF_sa	lpc24xx/var/v3_0/include/var_io.h	518;"	d
CYGARC_HAL_LPC24XX_REG_CAN_ACCFILT_END	lpc24xx/var/v3_0/include/var_io.h	520;"	d
CYGARC_HAL_LPC24XX_REG_CAN_ACCFILT_RAM	lpc24xx/var/v3_0/include/var_io.h	513;"	d
CYGARC_HAL_LPC24XX_REG_CAN_ACCFILT_SFF_GRP_sa	lpc24xx/var/v3_0/include/var_io.h	517;"	d
CYGARC_HAL_LPC24XX_REG_CAN_ACCFILT_SFF_sa	lpc24xx/var/v3_0/include/var_io.h	516;"	d
CYGARC_HAL_LPC24XX_REG_CAN_COMMON_BASE	lpc24xx/var/v3_0/include/var_io.h	522;"	d
CYGARC_HAL_LPC24XX_REG_CAN_MSR	lpc24xx/var/v3_0/include/var_io.h	525;"	d
CYGARC_HAL_LPC24XX_REG_CAN_RxSR	lpc24xx/var/v3_0/include/var_io.h	524;"	d
CYGARC_HAL_LPC24XX_REG_CAN_TxSR	lpc24xx/var/v3_0/include/var_io.h	523;"	d
CYGARC_HAL_LPC24XX_REG_CCLKCFG	lpc24xx/var/v3_0/include/var_io.h	676;"	d
CYGARC_HAL_LPC24XX_REG_CLKSRCSEL	lpc24xx/var/v3_0/include/var_io.h	671;"	d
CYGARC_HAL_LPC24XX_REG_CLKSRCSEL_IRC	lpc24xx/var/v3_0/include/var_io.h	672;"	d
CYGARC_HAL_LPC24XX_REG_CLKSRCSEL_MAIN	lpc24xx/var/v3_0/include/var_io.h	673;"	d
CYGARC_HAL_LPC24XX_REG_CLKSRCSEL_RTC	lpc24xx/var/v3_0/include/var_io.h	674;"	d
CYGARC_HAL_LPC24XX_REG_DAC_BASE	lpc24xx/var/v3_0/include/var_io.h	557;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_APR	lpc24xx/var/v3_0/include/var_io.h	700;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_CONFIG0	lpc24xx/var/v3_0/include/var_io.h	710;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_CONFIG1	lpc24xx/var/v3_0/include/var_io.h	712;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_CONFIG2	lpc24xx/var/v3_0/include/var_io.h	714;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_CONFIG3	lpc24xx/var/v3_0/include/var_io.h	716;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_CONTROL	lpc24xx/var/v3_0/include/var_io.h	694;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_DAL	lpc24xx/var/v3_0/include/var_io.h	701;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_MRD	lpc24xx/var/v3_0/include/var_io.h	707;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_RAS	lpc24xx/var/v3_0/include/var_io.h	698;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_RASCAS0	lpc24xx/var/v3_0/include/var_io.h	711;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_RASCAS1	lpc24xx/var/v3_0/include/var_io.h	713;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_RASCAS2	lpc24xx/var/v3_0/include/var_io.h	715;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_RASCAS3	lpc24xx/var/v3_0/include/var_io.h	717;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_RC	lpc24xx/var/v3_0/include/var_io.h	703;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_RDCFG	lpc24xx/var/v3_0/include/var_io.h	696;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_REFRESH	lpc24xx/var/v3_0/include/var_io.h	695;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_RFC	lpc24xx/var/v3_0/include/var_io.h	704;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_RP	lpc24xx/var/v3_0/include/var_io.h	697;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_RRD	lpc24xx/var/v3_0/include/var_io.h	706;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_SREX	lpc24xx/var/v3_0/include/var_io.h	699;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_WR	lpc24xx/var/v3_0/include/var_io.h	702;"	d
CYGARC_HAL_LPC24XX_REG_EMCD_XSR	lpc24xx/var/v3_0/include/var_io.h	705;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_CONFIG0	lpc24xx/var/v3_0/include/var_io.h	719;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_CONFIG1	lpc24xx/var/v3_0/include/var_io.h	727;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_CONFIG2	lpc24xx/var/v3_0/include/var_io.h	735;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_CONFIG3	lpc24xx/var/v3_0/include/var_io.h	743;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_EXT_WAIT	lpc24xx/var/v3_0/include/var_io.h	708;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITO_EN0	lpc24xx/var/v3_0/include/var_io.h	721;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITO_EN1	lpc24xx/var/v3_0/include/var_io.h	729;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITO_EN2	lpc24xx/var/v3_0/include/var_io.h	737;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITO_EN3	lpc24xx/var/v3_0/include/var_io.h	745;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITPAGE0	lpc24xx/var/v3_0/include/var_io.h	723;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITPAGE1	lpc24xx/var/v3_0/include/var_io.h	731;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITPAGE2	lpc24xx/var/v3_0/include/var_io.h	739;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITPAGE3	lpc24xx/var/v3_0/include/var_io.h	747;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITRD0	lpc24xx/var/v3_0/include/var_io.h	722;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITRD1	lpc24xx/var/v3_0/include/var_io.h	730;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITRD2	lpc24xx/var/v3_0/include/var_io.h	738;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITRD3	lpc24xx/var/v3_0/include/var_io.h	746;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITTURN0	lpc24xx/var/v3_0/include/var_io.h	725;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITTURN1	lpc24xx/var/v3_0/include/var_io.h	733;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITTURN2	lpc24xx/var/v3_0/include/var_io.h	741;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITTURN3	lpc24xx/var/v3_0/include/var_io.h	749;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITWR0	lpc24xx/var/v3_0/include/var_io.h	724;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITWR1	lpc24xx/var/v3_0/include/var_io.h	732;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITWR2	lpc24xx/var/v3_0/include/var_io.h	740;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITWR3	lpc24xx/var/v3_0/include/var_io.h	748;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITW_EN0	lpc24xx/var/v3_0/include/var_io.h	720;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITW_EN1	lpc24xx/var/v3_0/include/var_io.h	728;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITW_EN2	lpc24xx/var/v3_0/include/var_io.h	736;"	d
CYGARC_HAL_LPC24XX_REG_EMCS_WAITW_EN3	lpc24xx/var/v3_0/include/var_io.h	744;"	d
CYGARC_HAL_LPC24XX_REG_EMC_BASE	lpc24xx/var/v3_0/include/var_io.h	686;"	d
CYGARC_HAL_LPC24XX_REG_EMC_CONFIG	lpc24xx/var/v3_0/include/var_io.h	693;"	d
CYGARC_HAL_LPC24XX_REG_EMC_CTRL	lpc24xx/var/v3_0/include/var_io.h	688;"	d
CYGARC_HAL_LPC24XX_REG_EMC_CTRL_ADDRMIRR	lpc24xx/var/v3_0/include/var_io.h	690;"	d
CYGARC_HAL_LPC24XX_REG_EMC_CTRL_EN	lpc24xx/var/v3_0/include/var_io.h	689;"	d
CYGARC_HAL_LPC24XX_REG_EMC_CTRL_LOWPOW	lpc24xx/var/v3_0/include/var_io.h	691;"	d
CYGARC_HAL_LPC24XX_REG_EMC_STATUS	lpc24xx/var/v3_0/include/var_io.h	692;"	d
CYGARC_HAL_LPC24XX_REG_EXTINT	lpc24xx/var/v3_0/include/var_io.h	649;"	d
CYGARC_HAL_LPC24XX_REG_EXTMODE	lpc24xx/var/v3_0/include/var_io.h	650;"	d
CYGARC_HAL_LPC24XX_REG_EXTPOLAR	lpc24xx/var/v3_0/include/var_io.h	651;"	d
CYGARC_HAL_LPC24XX_REG_EXTxxx_INT0	lpc24xx/var/v3_0/include/var_io.h	653;"	d
CYGARC_HAL_LPC24XX_REG_EXTxxx_INT1	lpc24xx/var/v3_0/include/var_io.h	654;"	d
CYGARC_HAL_LPC24XX_REG_EXTxxx_INT2	lpc24xx/var/v3_0/include/var_io.h	655;"	d
CYGARC_HAL_LPC24XX_REG_EXTxxx_INT3	lpc24xx/var/v3_0/include/var_io.h	656;"	d
CYGARC_HAL_LPC24XX_REG_FIO0CLR	lpc24xx/var/v3_0/include/var_io.h	421;"	d
CYGARC_HAL_LPC24XX_REG_FIO0DIR	lpc24xx/var/v3_0/include/var_io.h	409;"	d
CYGARC_HAL_LPC24XX_REG_FIO0MASK	lpc24xx/var/v3_0/include/var_io.h	433;"	d
CYGARC_HAL_LPC24XX_REG_FIO0PIN	lpc24xx/var/v3_0/include/var_io.h	427;"	d
CYGARC_HAL_LPC24XX_REG_FIO0SET	lpc24xx/var/v3_0/include/var_io.h	415;"	d
CYGARC_HAL_LPC24XX_REG_FIO1CLR	lpc24xx/var/v3_0/include/var_io.h	422;"	d
CYGARC_HAL_LPC24XX_REG_FIO1DIR	lpc24xx/var/v3_0/include/var_io.h	410;"	d
CYGARC_HAL_LPC24XX_REG_FIO1MASK	lpc24xx/var/v3_0/include/var_io.h	434;"	d
CYGARC_HAL_LPC24XX_REG_FIO1PIN	lpc24xx/var/v3_0/include/var_io.h	428;"	d
CYGARC_HAL_LPC24XX_REG_FIO1SET	lpc24xx/var/v3_0/include/var_io.h	416;"	d
CYGARC_HAL_LPC24XX_REG_FIO2CLR	lpc24xx/var/v3_0/include/var_io.h	423;"	d
CYGARC_HAL_LPC24XX_REG_FIO2DIR	lpc24xx/var/v3_0/include/var_io.h	411;"	d
CYGARC_HAL_LPC24XX_REG_FIO2MASK	lpc24xx/var/v3_0/include/var_io.h	435;"	d
CYGARC_HAL_LPC24XX_REG_FIO2PIN	lpc24xx/var/v3_0/include/var_io.h	429;"	d
CYGARC_HAL_LPC24XX_REG_FIO2SET	lpc24xx/var/v3_0/include/var_io.h	417;"	d
CYGARC_HAL_LPC24XX_REG_FIO3CLR	lpc24xx/var/v3_0/include/var_io.h	424;"	d
CYGARC_HAL_LPC24XX_REG_FIO3DIR	lpc24xx/var/v3_0/include/var_io.h	412;"	d
CYGARC_HAL_LPC24XX_REG_FIO3MASK	lpc24xx/var/v3_0/include/var_io.h	436;"	d
CYGARC_HAL_LPC24XX_REG_FIO3PIN	lpc24xx/var/v3_0/include/var_io.h	430;"	d
CYGARC_HAL_LPC24XX_REG_FIO3SET	lpc24xx/var/v3_0/include/var_io.h	418;"	d
CYGARC_HAL_LPC24XX_REG_FIO4CLR	lpc24xx/var/v3_0/include/var_io.h	425;"	d
CYGARC_HAL_LPC24XX_REG_FIO4DIR	lpc24xx/var/v3_0/include/var_io.h	413;"	d
CYGARC_HAL_LPC24XX_REG_FIO4MASK	lpc24xx/var/v3_0/include/var_io.h	437;"	d
CYGARC_HAL_LPC24XX_REG_FIO4PIN	lpc24xx/var/v3_0/include/var_io.h	431;"	d
CYGARC_HAL_LPC24XX_REG_FIO4SET	lpc24xx/var/v3_0/include/var_io.h	419;"	d
CYGARC_HAL_LPC24XX_REG_FIO_BASE	lpc24xx/var/v3_0/include/var_io.h	396;"	d
CYGARC_HAL_LPC24XX_REG_I2ADR	lpc24xx/var/v3_0/include/var_io.h	318;"	d
CYGARC_HAL_LPC24XX_REG_I2ADR_GC	lpc24xx/var/v3_0/include/var_io.h	319;"	d
CYGARC_HAL_LPC24XX_REG_I2C0_BASE	lpc24xx/var/v3_0/include/var_io.h	303;"	d
CYGARC_HAL_LPC24XX_REG_I2C1_BASE	lpc24xx/var/v3_0/include/var_io.h	304;"	d
CYGARC_HAL_LPC24XX_REG_I2C2_BASE	lpc24xx/var/v3_0/include/var_io.h	305;"	d
CYGARC_HAL_LPC24XX_REG_I2CONCLR	lpc24xx/var/v3_0/include/var_io.h	322;"	d
CYGARC_HAL_LPC24XX_REG_I2CONCLR_AAC	lpc24xx/var/v3_0/include/var_io.h	323;"	d
CYGARC_HAL_LPC24XX_REG_I2CONCLR_I2ENC	lpc24xx/var/v3_0/include/var_io.h	326;"	d
CYGARC_HAL_LPC24XX_REG_I2CONCLR_SIC	lpc24xx/var/v3_0/include/var_io.h	324;"	d
CYGARC_HAL_LPC24XX_REG_I2CONCLR_STAC	lpc24xx/var/v3_0/include/var_io.h	325;"	d
CYGARC_HAL_LPC24XX_REG_I2CONSET	lpc24xx/var/v3_0/include/var_io.h	309;"	d
CYGARC_HAL_LPC24XX_REG_I2CONSET_AA	lpc24xx/var/v3_0/include/var_io.h	310;"	d
CYGARC_HAL_LPC24XX_REG_I2CONSET_I2EN	lpc24xx/var/v3_0/include/var_io.h	314;"	d
CYGARC_HAL_LPC24XX_REG_I2CONSET_SI	lpc24xx/var/v3_0/include/var_io.h	311;"	d
CYGARC_HAL_LPC24XX_REG_I2CONSET_STA	lpc24xx/var/v3_0/include/var_io.h	313;"	d
CYGARC_HAL_LPC24XX_REG_I2CONSET_STO	lpc24xx/var/v3_0/include/var_io.h	312;"	d
CYGARC_HAL_LPC24XX_REG_I2DAT	lpc24xx/var/v3_0/include/var_io.h	317;"	d
CYGARC_HAL_LPC24XX_REG_I2SCLH	lpc24xx/var/v3_0/include/var_io.h	320;"	d
CYGARC_HAL_LPC24XX_REG_I2SCLL	lpc24xx/var/v3_0/include/var_io.h	321;"	d
CYGARC_HAL_LPC24XX_REG_I2STAT	lpc24xx/var/v3_0/include/var_io.h	315;"	d
CYGARC_HAL_LPC24XX_REG_I2STAT_SHIFT	lpc24xx/var/v3_0/include/var_io.h	316;"	d
CYGARC_HAL_LPC24XX_REG_I2S_BASE	lpc24xx/var/v3_0/include/var_io.h	567;"	d
CYGARC_HAL_LPC24XX_REG_I2S_DAI	lpc24xx/var/v3_0/include/var_io.h	570;"	d
CYGARC_HAL_LPC24XX_REG_I2S_DAO	lpc24xx/var/v3_0/include/var_io.h	569;"	d
CYGARC_HAL_LPC24XX_REG_I2S_DMA1	lpc24xx/var/v3_0/include/var_io.h	574;"	d
CYGARC_HAL_LPC24XX_REG_I2S_DMA2	lpc24xx/var/v3_0/include/var_io.h	575;"	d
CYGARC_HAL_LPC24XX_REG_I2S_IRQ	lpc24xx/var/v3_0/include/var_io.h	576;"	d
CYGARC_HAL_LPC24XX_REG_I2S_RXFIFO	lpc24xx/var/v3_0/include/var_io.h	572;"	d
CYGARC_HAL_LPC24XX_REG_I2S_RXRATE	lpc24xx/var/v3_0/include/var_io.h	578;"	d
CYGARC_HAL_LPC24XX_REG_I2S_STATE	lpc24xx/var/v3_0/include/var_io.h	573;"	d
CYGARC_HAL_LPC24XX_REG_I2S_TXFIFO	lpc24xx/var/v3_0/include/var_io.h	571;"	d
CYGARC_HAL_LPC24XX_REG_I2S_TXRATE	lpc24xx/var/v3_0/include/var_io.h	577;"	d
CYGARC_HAL_LPC24XX_REG_INTWAKE	lpc24xx/var/v3_0/include/var_io.h	681;"	d
CYGARC_HAL_LPC24XX_REG_IO0CLR	lpc24xx/var/v3_0/include/var_io.h	402;"	d
CYGARC_HAL_LPC24XX_REG_IO0DIR	lpc24xx/var/v3_0/include/var_io.h	401;"	d
CYGARC_HAL_LPC24XX_REG_IO0PIN	lpc24xx/var/v3_0/include/var_io.h	399;"	d
CYGARC_HAL_LPC24XX_REG_IO0SET	lpc24xx/var/v3_0/include/var_io.h	400;"	d
CYGARC_HAL_LPC24XX_REG_IO1CLR	lpc24xx/var/v3_0/include/var_io.h	407;"	d
CYGARC_HAL_LPC24XX_REG_IO1DIR	lpc24xx/var/v3_0/include/var_io.h	406;"	d
CYGARC_HAL_LPC24XX_REG_IO1PIN	lpc24xx/var/v3_0/include/var_io.h	404;"	d
CYGARC_HAL_LPC24XX_REG_IO1SET	lpc24xx/var/v3_0/include/var_io.h	405;"	d
CYGARC_HAL_LPC24XX_REG_IO_BASE	lpc24xx/var/v3_0/include/var_io.h	395;"	d
CYGARC_HAL_LPC24XX_REG_IRCTRIM	lpc24xx/var/v3_0/include/var_io.h	678;"	d
CYGARC_HAL_LPC24XX_REG_MAMCR	lpc24xx/var/v3_0/include/var_io.h	595;"	d
CYGARC_HAL_LPC24XX_REG_MAMCR_DISABLED	lpc24xx/var/v3_0/include/var_io.h	596;"	d
CYGARC_HAL_LPC24XX_REG_MAMCR_FULL	lpc24xx/var/v3_0/include/var_io.h	598;"	d
CYGARC_HAL_LPC24XX_REG_MAMCR_PARTIAL	lpc24xx/var/v3_0/include/var_io.h	597;"	d
CYGARC_HAL_LPC24XX_REG_MAMTIM	lpc24xx/var/v3_0/include/var_io.h	599;"	d
CYGARC_HAL_LPC24XX_REG_MEMMAP	lpc24xx/var/v3_0/include/var_io.h	602;"	d
CYGARC_HAL_LPC24XX_REG_PCLKSEL0	lpc24xx/var/v3_0/include/var_io.h	679;"	d
CYGARC_HAL_LPC24XX_REG_PCLKSEL1	lpc24xx/var/v3_0/include/var_io.h	680;"	d
CYGARC_HAL_LPC24XX_REG_PCON	lpc24xx/var/v3_0/include/var_io.h	616;"	d
CYGARC_HAL_LPC24XX_REG_PCONP	lpc24xx/var/v3_0/include/var_io.h	619;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_AD	lpc24xx/var/v3_0/include/var_io.h	631;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_CAN1	lpc24xx/var/v3_0/include/var_io.h	632;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_CAN2	lpc24xx/var/v3_0/include/var_io.h	633;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_DMA	lpc24xx/var/v3_0/include/var_io.h	644;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_EMC	lpc24xx/var/v3_0/include/var_io.h	630;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_ENET	lpc24xx/var/v3_0/include/var_io.h	645;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_I2C0	lpc24xx/var/v3_0/include/var_io.h	626;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_I2C1	lpc24xx/var/v3_0/include/var_io.h	634;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_I2C2	lpc24xx/var/v3_0/include/var_io.h	641;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_I2S	lpc24xx/var/v3_0/include/var_io.h	642;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_LCD	lpc24xx/var/v3_0/include/var_io.h	635;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_PWM0	lpc24xx/var/v3_0/include/var_io.h	624;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_PWM1	lpc24xx/var/v3_0/include/var_io.h	625;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_RTC	lpc24xx/var/v3_0/include/var_io.h	628;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_SD	lpc24xx/var/v3_0/include/var_io.h	643;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_SPI	lpc24xx/var/v3_0/include/var_io.h	627;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_SSP0	lpc24xx/var/v3_0/include/var_io.h	636;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_SSP1	lpc24xx/var/v3_0/include/var_io.h	629;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_TIM0	lpc24xx/var/v3_0/include/var_io.h	620;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_TIM1	lpc24xx/var/v3_0/include/var_io.h	621;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_TIM2	lpc24xx/var/v3_0/include/var_io.h	637;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_TIM3	lpc24xx/var/v3_0/include/var_io.h	638;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_URT0	lpc24xx/var/v3_0/include/var_io.h	622;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_URT1	lpc24xx/var/v3_0/include/var_io.h	623;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_URT2	lpc24xx/var/v3_0/include/var_io.h	639;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_URT3	lpc24xx/var/v3_0/include/var_io.h	640;"	d
CYGARC_HAL_LPC24XX_REG_PCONP_USB	lpc24xx/var/v3_0/include/var_io.h	646;"	d
CYGARC_HAL_LPC24XX_REG_PCON_IDL	lpc24xx/var/v3_0/include/var_io.h	617;"	d
CYGARC_HAL_LPC24XX_REG_PCON_PD	lpc24xx/var/v3_0/include/var_io.h	618;"	d
CYGARC_HAL_LPC24XX_REG_PINMODE0	lpc24xx/var/v3_0/include/var_io.h	459;"	d
CYGARC_HAL_LPC24XX_REG_PINMODE1	lpc24xx/var/v3_0/include/var_io.h	460;"	d
CYGARC_HAL_LPC24XX_REG_PINMODE2	lpc24xx/var/v3_0/include/var_io.h	461;"	d
CYGARC_HAL_LPC24XX_REG_PINMODE3	lpc24xx/var/v3_0/include/var_io.h	462;"	d
CYGARC_HAL_LPC24XX_REG_PINMODE4	lpc24xx/var/v3_0/include/var_io.h	463;"	d
CYGARC_HAL_LPC24XX_REG_PINMODE5	lpc24xx/var/v3_0/include/var_io.h	464;"	d
CYGARC_HAL_LPC24XX_REG_PINMODE6	lpc24xx/var/v3_0/include/var_io.h	465;"	d
CYGARC_HAL_LPC24XX_REG_PINMODE7	lpc24xx/var/v3_0/include/var_io.h	466;"	d
CYGARC_HAL_LPC24XX_REG_PINMODE8	lpc24xx/var/v3_0/include/var_io.h	467;"	d
CYGARC_HAL_LPC24XX_REG_PINMODE9	lpc24xx/var/v3_0/include/var_io.h	468;"	d
CYGARC_HAL_LPC24XX_REG_PINSEL0	lpc24xx/var/v3_0/include/var_io.h	446;"	d
CYGARC_HAL_LPC24XX_REG_PINSEL1	lpc24xx/var/v3_0/include/var_io.h	447;"	d
CYGARC_HAL_LPC24XX_REG_PINSEL10	lpc24xx/var/v3_0/include/var_io.h	456;"	d
CYGARC_HAL_LPC24XX_REG_PINSEL11	lpc24xx/var/v3_0/include/var_io.h	457;"	d
CYGARC_HAL_LPC24XX_REG_PINSEL2	lpc24xx/var/v3_0/include/var_io.h	448;"	d
CYGARC_HAL_LPC24XX_REG_PINSEL3	lpc24xx/var/v3_0/include/var_io.h	449;"	d
CYGARC_HAL_LPC24XX_REG_PINSEL4	lpc24xx/var/v3_0/include/var_io.h	450;"	d
CYGARC_HAL_LPC24XX_REG_PINSEL5	lpc24xx/var/v3_0/include/var_io.h	451;"	d
CYGARC_HAL_LPC24XX_REG_PINSEL6	lpc24xx/var/v3_0/include/var_io.h	452;"	d
CYGARC_HAL_LPC24XX_REG_PINSEL7	lpc24xx/var/v3_0/include/var_io.h	453;"	d
CYGARC_HAL_LPC24XX_REG_PINSEL8	lpc24xx/var/v3_0/include/var_io.h	454;"	d
CYGARC_HAL_LPC24XX_REG_PINSEL9	lpc24xx/var/v3_0/include/var_io.h	455;"	d
CYGARC_HAL_LPC24XX_REG_PIN_BASE	lpc24xx/var/v3_0/include/var_io.h	444;"	d
CYGARC_HAL_LPC24XX_REG_PLLCFG	lpc24xx/var/v3_0/include/var_io.h	608;"	d
CYGARC_HAL_LPC24XX_REG_PLLCON	lpc24xx/var/v3_0/include/var_io.h	605;"	d
CYGARC_HAL_LPC24XX_REG_PLLCON_PLLC	lpc24xx/var/v3_0/include/var_io.h	607;"	d
CYGARC_HAL_LPC24XX_REG_PLLCON_PLLE	lpc24xx/var/v3_0/include/var_io.h	606;"	d
CYGARC_HAL_LPC24XX_REG_PLLFEED	lpc24xx/var/v3_0/include/var_io.h	613;"	d
CYGARC_HAL_LPC24XX_REG_PLLSTAT	lpc24xx/var/v3_0/include/var_io.h	609;"	d
CYGARC_HAL_LPC24XX_REG_PLLSTAT_PLLC	lpc24xx/var/v3_0/include/var_io.h	611;"	d
CYGARC_HAL_LPC24XX_REG_PLLSTAT_PLLE	lpc24xx/var/v3_0/include/var_io.h	610;"	d
CYGARC_HAL_LPC24XX_REG_PLLSTAT_PLOCK	lpc24xx/var/v3_0/include/var_io.h	612;"	d
CYGARC_HAL_LPC24XX_REG_PWM0_BASE	lpc24xx/var/v3_0/include/var_io.h	227;"	d
CYGARC_HAL_LPC24XX_REG_PWM1_BASE	lpc24xx/var/v3_0/include/var_io.h	228;"	d
CYGARC_HAL_LPC24XX_REG_PWMCTCR	lpc24xx/var/v3_0/include/var_io.h	298;"	d
CYGARC_HAL_LPC24XX_REG_PWMIR	lpc24xx/var/v3_0/include/var_io.h	232;"	d
CYGARC_HAL_LPC24XX_REG_PWMIR_MR0_INT	lpc24xx/var/v3_0/include/var_io.h	233;"	d
CYGARC_HAL_LPC24XX_REG_PWMIR_MR1_INT	lpc24xx/var/v3_0/include/var_io.h	234;"	d
CYGARC_HAL_LPC24XX_REG_PWMIR_MR2_INT	lpc24xx/var/v3_0/include/var_io.h	235;"	d
CYGARC_HAL_LPC24XX_REG_PWMIR_MR3_INT	lpc24xx/var/v3_0/include/var_io.h	236;"	d
CYGARC_HAL_LPC24XX_REG_PWMIR_MR4_INT	lpc24xx/var/v3_0/include/var_io.h	237;"	d
CYGARC_HAL_LPC24XX_REG_PWMIR_MR5_INT	lpc24xx/var/v3_0/include/var_io.h	238;"	d
CYGARC_HAL_LPC24XX_REG_PWMIR_MR6_INT	lpc24xx/var/v3_0/include/var_io.h	239;"	d
CYGARC_HAL_LPC24XX_REG_PWMLER	lpc24xx/var/v3_0/include/var_io.h	289;"	d
CYGARC_HAL_LPC24XX_REG_PWMLER_M0_ENA	lpc24xx/var/v3_0/include/var_io.h	290;"	d
CYGARC_HAL_LPC24XX_REG_PWMLER_M1_ENA	lpc24xx/var/v3_0/include/var_io.h	291;"	d
CYGARC_HAL_LPC24XX_REG_PWMLER_M2_ENA	lpc24xx/var/v3_0/include/var_io.h	292;"	d
CYGARC_HAL_LPC24XX_REG_PWMLER_M3_ENA	lpc24xx/var/v3_0/include/var_io.h	293;"	d
CYGARC_HAL_LPC24XX_REG_PWMLER_M4_ENA	lpc24xx/var/v3_0/include/var_io.h	294;"	d
CYGARC_HAL_LPC24XX_REG_PWMLER_M5_ENA	lpc24xx/var/v3_0/include/var_io.h	295;"	d
CYGARC_HAL_LPC24XX_REG_PWMLER_M6_ENA	lpc24xx/var/v3_0/include/var_io.h	296;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR	lpc24xx/var/v3_0/include/var_io.h	247;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR0_INT	lpc24xx/var/v3_0/include/var_io.h	248;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR0_RESET	lpc24xx/var/v3_0/include/var_io.h	249;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR0_STOP	lpc24xx/var/v3_0/include/var_io.h	250;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR1_INT	lpc24xx/var/v3_0/include/var_io.h	251;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR1_RESET	lpc24xx/var/v3_0/include/var_io.h	252;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR1_STOP	lpc24xx/var/v3_0/include/var_io.h	253;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR2_INT	lpc24xx/var/v3_0/include/var_io.h	254;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR2_RESET	lpc24xx/var/v3_0/include/var_io.h	255;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR2_STOP	lpc24xx/var/v3_0/include/var_io.h	256;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR3_INT	lpc24xx/var/v3_0/include/var_io.h	257;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR3_RESET	lpc24xx/var/v3_0/include/var_io.h	258;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR3_STOP	lpc24xx/var/v3_0/include/var_io.h	259;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR4_INT	lpc24xx/var/v3_0/include/var_io.h	260;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR4_RESET	lpc24xx/var/v3_0/include/var_io.h	261;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR4_STOP	lpc24xx/var/v3_0/include/var_io.h	262;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR5_INT	lpc24xx/var/v3_0/include/var_io.h	263;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR5_RESET	lpc24xx/var/v3_0/include/var_io.h	264;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR5_STOP	lpc24xx/var/v3_0/include/var_io.h	265;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR6_INT	lpc24xx/var/v3_0/include/var_io.h	266;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR6_RESET	lpc24xx/var/v3_0/include/var_io.h	267;"	d
CYGARC_HAL_LPC24XX_REG_PWMMCR_MR6_STOP	lpc24xx/var/v3_0/include/var_io.h	268;"	d
CYGARC_HAL_LPC24XX_REG_PWMMPCR	lpc24xx/var/v3_0/include/var_io.h	276;"	d
CYGARC_HAL_LPC24XX_REG_PWMMPCR_ENA1	lpc24xx/var/v3_0/include/var_io.h	283;"	d
CYGARC_HAL_LPC24XX_REG_PWMMPCR_ENA2	lpc24xx/var/v3_0/include/var_io.h	284;"	d
CYGARC_HAL_LPC24XX_REG_PWMMPCR_ENA3	lpc24xx/var/v3_0/include/var_io.h	285;"	d
CYGARC_HAL_LPC24XX_REG_PWMMPCR_ENA4	lpc24xx/var/v3_0/include/var_io.h	286;"	d
CYGARC_HAL_LPC24XX_REG_PWMMPCR_ENA5	lpc24xx/var/v3_0/include/var_io.h	287;"	d
CYGARC_HAL_LPC24XX_REG_PWMMPCR_ENA6	lpc24xx/var/v3_0/include/var_io.h	288;"	d
CYGARC_HAL_LPC24XX_REG_PWMMPCR_SEL1	lpc24xx/var/v3_0/include/var_io.h	277;"	d
CYGARC_HAL_LPC24XX_REG_PWMMPCR_SEL2	lpc24xx/var/v3_0/include/var_io.h	278;"	d
CYGARC_HAL_LPC24XX_REG_PWMMPCR_SEL3	lpc24xx/var/v3_0/include/var_io.h	279;"	d
CYGARC_HAL_LPC24XX_REG_PWMMPCR_SEL4	lpc24xx/var/v3_0/include/var_io.h	280;"	d
CYGARC_HAL_LPC24XX_REG_PWMMPCR_SEL5	lpc24xx/var/v3_0/include/var_io.h	281;"	d
CYGARC_HAL_LPC24XX_REG_PWMMPCR_SEL6	lpc24xx/var/v3_0/include/var_io.h	282;"	d
CYGARC_HAL_LPC24XX_REG_PWMMR0	lpc24xx/var/v3_0/include/var_io.h	269;"	d
CYGARC_HAL_LPC24XX_REG_PWMMR1	lpc24xx/var/v3_0/include/var_io.h	270;"	d
CYGARC_HAL_LPC24XX_REG_PWMMR2	lpc24xx/var/v3_0/include/var_io.h	271;"	d
CYGARC_HAL_LPC24XX_REG_PWMMR3	lpc24xx/var/v3_0/include/var_io.h	272;"	d
CYGARC_HAL_LPC24XX_REG_PWMMR4	lpc24xx/var/v3_0/include/var_io.h	273;"	d
CYGARC_HAL_LPC24XX_REG_PWMMR5	lpc24xx/var/v3_0/include/var_io.h	274;"	d
CYGARC_HAL_LPC24XX_REG_PWMMR6	lpc24xx/var/v3_0/include/var_io.h	275;"	d
CYGARC_HAL_LPC24XX_REG_PWMPC	lpc24xx/var/v3_0/include/var_io.h	246;"	d
CYGARC_HAL_LPC24XX_REG_PWMPR	lpc24xx/var/v3_0/include/var_io.h	245;"	d
CYGARC_HAL_LPC24XX_REG_PWMTC	lpc24xx/var/v3_0/include/var_io.h	244;"	d
CYGARC_HAL_LPC24XX_REG_PWMTCR	lpc24xx/var/v3_0/include/var_io.h	240;"	d
CYGARC_HAL_LPC24XX_REG_PWMTCR_CTR_ENA	lpc24xx/var/v3_0/include/var_io.h	241;"	d
CYGARC_HAL_LPC24XX_REG_PWMTCR_CTR_RESET	lpc24xx/var/v3_0/include/var_io.h	242;"	d
CYGARC_HAL_LPC24XX_REG_PWMTCR_PWM_ENA	lpc24xx/var/v3_0/include/var_io.h	243;"	d
CYGARC_HAL_LPC24XX_REG_RSID	lpc24xx/var/v3_0/include/var_io.h	659;"	d
CYGARC_HAL_LPC24XX_REG_RSID_BODR	lpc24xx/var/v3_0/include/var_io.h	663;"	d
CYGARC_HAL_LPC24XX_REG_RSID_EXTR	lpc24xx/var/v3_0/include/var_io.h	661;"	d
CYGARC_HAL_LPC24XX_REG_RSID_POR	lpc24xx/var/v3_0/include/var_io.h	660;"	d
CYGARC_HAL_LPC24XX_REG_RSID_WDTR	lpc24xx/var/v3_0/include/var_io.h	662;"	d
CYGARC_HAL_LPC24XX_REG_RTC_ALDOM	lpc24xx/var/v3_0/include/var_io.h	384;"	d
CYGARC_HAL_LPC24XX_REG_RTC_ALDOW	lpc24xx/var/v3_0/include/var_io.h	385;"	d
CYGARC_HAL_LPC24XX_REG_RTC_ALDOY	lpc24xx/var/v3_0/include/var_io.h	386;"	d
CYGARC_HAL_LPC24XX_REG_RTC_ALHOUR	lpc24xx/var/v3_0/include/var_io.h	383;"	d
CYGARC_HAL_LPC24XX_REG_RTC_ALMIN	lpc24xx/var/v3_0/include/var_io.h	382;"	d
CYGARC_HAL_LPC24XX_REG_RTC_ALMON	lpc24xx/var/v3_0/include/var_io.h	387;"	d
CYGARC_HAL_LPC24XX_REG_RTC_ALSEC	lpc24xx/var/v3_0/include/var_io.h	381;"	d
CYGARC_HAL_LPC24XX_REG_RTC_ALYEAR	lpc24xx/var/v3_0/include/var_io.h	388;"	d
CYGARC_HAL_LPC24XX_REG_RTC_AMR	lpc24xx/var/v3_0/include/var_io.h	369;"	d
CYGARC_HAL_LPC24XX_REG_RTC_BASE	lpc24xx/var/v3_0/include/var_io.h	355;"	d
CYGARC_HAL_LPC24XX_REG_RTC_CCR	lpc24xx/var/v3_0/include/var_io.h	365;"	d
CYGARC_HAL_LPC24XX_REG_RTC_CCR_CLKEN	lpc24xx/var/v3_0/include/var_io.h	366;"	d
CYGARC_HAL_LPC24XX_REG_RTC_CCR_CTCRST	lpc24xx/var/v3_0/include/var_io.h	367;"	d
CYGARC_HAL_LPC24XX_REG_RTC_CIIR	lpc24xx/var/v3_0/include/var_io.h	368;"	d
CYGARC_HAL_LPC24XX_REG_RTC_CTC	lpc24xx/var/v3_0/include/var_io.h	364;"	d
CYGARC_HAL_LPC24XX_REG_RTC_CTIME0	lpc24xx/var/v3_0/include/var_io.h	370;"	d
CYGARC_HAL_LPC24XX_REG_RTC_CTIME1	lpc24xx/var/v3_0/include/var_io.h	371;"	d
CYGARC_HAL_LPC24XX_REG_RTC_CTIME2	lpc24xx/var/v3_0/include/var_io.h	372;"	d
CYGARC_HAL_LPC24XX_REG_RTC_DOM	lpc24xx/var/v3_0/include/var_io.h	376;"	d
CYGARC_HAL_LPC24XX_REG_RTC_DOW	lpc24xx/var/v3_0/include/var_io.h	377;"	d
CYGARC_HAL_LPC24XX_REG_RTC_DOY	lpc24xx/var/v3_0/include/var_io.h	378;"	d
CYGARC_HAL_LPC24XX_REG_RTC_HOUR	lpc24xx/var/v3_0/include/var_io.h	375;"	d
CYGARC_HAL_LPC24XX_REG_RTC_ILR	lpc24xx/var/v3_0/include/var_io.h	361;"	d
CYGARC_HAL_LPC24XX_REG_RTC_ILR_ALF	lpc24xx/var/v3_0/include/var_io.h	363;"	d
CYGARC_HAL_LPC24XX_REG_RTC_ILR_CIF	lpc24xx/var/v3_0/include/var_io.h	362;"	d
CYGARC_HAL_LPC24XX_REG_RTC_MIN	lpc24xx/var/v3_0/include/var_io.h	374;"	d
CYGARC_HAL_LPC24XX_REG_RTC_MONTH	lpc24xx/var/v3_0/include/var_io.h	379;"	d
CYGARC_HAL_LPC24XX_REG_RTC_PREFRAC	lpc24xx/var/v3_0/include/var_io.h	390;"	d
CYGARC_HAL_LPC24XX_REG_RTC_PREINT	lpc24xx/var/v3_0/include/var_io.h	389;"	d
CYGARC_HAL_LPC24XX_REG_RTC_SEC	lpc24xx/var/v3_0/include/var_io.h	373;"	d
CYGARC_HAL_LPC24XX_REG_RTC_YEAR	lpc24xx/var/v3_0/include/var_io.h	380;"	d
CYGARC_HAL_LPC24XX_REG_SCB_BASE	lpc24xx/var/v3_0/include/var_io.h	590;"	d
CYGARC_HAL_LPC24XX_REG_SCS	lpc24xx/var/v3_0/include/var_io.h	666;"	d
CYGARC_HAL_LPC24XX_REG_SCS_OSCEN	lpc24xx/var/v3_0/include/var_io.h	667;"	d
CYGARC_HAL_LPC24XX_REG_SCS_OSCSTAT	lpc24xx/var/v3_0/include/var_io.h	668;"	d
CYGARC_HAL_LPC24XX_REG_SD_MMC_BASE	lpc24xx/var/v3_0/include/var_io.h	584;"	d
CYGARC_HAL_LPC24XX_REG_SPI0_BASE	lpc24xx/var/v3_0/include/var_io.h	331;"	d
CYGARC_HAL_LPC24XX_REG_SPI1_BASE	lpc24xx/var/v3_0/include/var_io.h	332;"	d
CYGARC_HAL_LPC24XX_REG_SPI_SPCCR	lpc24xx/var/v3_0/include/var_io.h	348;"	d
CYGARC_HAL_LPC24XX_REG_SPI_SPCR	lpc24xx/var/v3_0/include/var_io.h	335;"	d
CYGARC_HAL_LPC24XX_REG_SPI_SPCR_CPHA	lpc24xx/var/v3_0/include/var_io.h	336;"	d
CYGARC_HAL_LPC24XX_REG_SPI_SPCR_CPOL	lpc24xx/var/v3_0/include/var_io.h	337;"	d
CYGARC_HAL_LPC24XX_REG_SPI_SPCR_LSBF	lpc24xx/var/v3_0/include/var_io.h	339;"	d
CYGARC_HAL_LPC24XX_REG_SPI_SPCR_MSTR	lpc24xx/var/v3_0/include/var_io.h	338;"	d
CYGARC_HAL_LPC24XX_REG_SPI_SPCR_SPIE	lpc24xx/var/v3_0/include/var_io.h	340;"	d
CYGARC_HAL_LPC24XX_REG_SPI_SPDR	lpc24xx/var/v3_0/include/var_io.h	347;"	d
CYGARC_HAL_LPC24XX_REG_SPI_SPINT	lpc24xx/var/v3_0/include/var_io.h	349;"	d
CYGARC_HAL_LPC24XX_REG_SPI_SPSR	lpc24xx/var/v3_0/include/var_io.h	341;"	d
CYGARC_HAL_LPC24XX_REG_SPI_SPSR_ABRT	lpc24xx/var/v3_0/include/var_io.h	342;"	d
CYGARC_HAL_LPC24XX_REG_SPI_SPSR_MODF	lpc24xx/var/v3_0/include/var_io.h	343;"	d
CYGARC_HAL_LPC24XX_REG_SPI_SPSR_ROVR	lpc24xx/var/v3_0/include/var_io.h	344;"	d
CYGARC_HAL_LPC24XX_REG_SPI_SPSR_SPIF	lpc24xx/var/v3_0/include/var_io.h	346;"	d
CYGARC_HAL_LPC24XX_REG_SPI_SPSR_WCOL	lpc24xx/var/v3_0/include/var_io.h	345;"	d
CYGARC_HAL_LPC24XX_REG_SSP0_BASE	lpc24xx/var/v3_0/include/var_io.h	473;"	d
CYGARC_HAL_LPC24XX_REG_SSP1_BASE	lpc24xx/var/v3_0/include/var_io.h	474;"	d
CYGARC_HAL_LPC24XX_REG_SSP_CPSR	lpc24xx/var/v3_0/include/var_io.h	480;"	d
CYGARC_HAL_LPC24XX_REG_SSP_CR0	lpc24xx/var/v3_0/include/var_io.h	476;"	d
CYGARC_HAL_LPC24XX_REG_SSP_CR1	lpc24xx/var/v3_0/include/var_io.h	477;"	d
CYGARC_HAL_LPC24XX_REG_SSP_DMACR	lpc24xx/var/v3_0/include/var_io.h	485;"	d
CYGARC_HAL_LPC24XX_REG_SSP_DR	lpc24xx/var/v3_0/include/var_io.h	478;"	d
CYGARC_HAL_LPC24XX_REG_SSP_ICR	lpc24xx/var/v3_0/include/var_io.h	484;"	d
CYGARC_HAL_LPC24XX_REG_SSP_IMSC	lpc24xx/var/v3_0/include/var_io.h	481;"	d
CYGARC_HAL_LPC24XX_REG_SSP_MIS	lpc24xx/var/v3_0/include/var_io.h	483;"	d
CYGARC_HAL_LPC24XX_REG_SSP_RIS	lpc24xx/var/v3_0/include/var_io.h	482;"	d
CYGARC_HAL_LPC24XX_REG_SSP_SR	lpc24xx/var/v3_0/include/var_io.h	479;"	d
CYGARC_HAL_LPC24XX_REG_TIMER0_BASE	lpc24xx/var/v3_0/include/var_io.h	78;"	d
CYGARC_HAL_LPC24XX_REG_TIMER1_BASE	lpc24xx/var/v3_0/include/var_io.h	79;"	d
CYGARC_HAL_LPC24XX_REG_TIMER2_BASE	lpc24xx/var/v3_0/include/var_io.h	80;"	d
CYGARC_HAL_LPC24XX_REG_TIMER3_BASE	lpc24xx/var/v3_0/include/var_io.h	81;"	d
CYGARC_HAL_LPC24XX_REG_TxCCR	lpc24xx/var/v3_0/include/var_io.h	116;"	d
CYGARC_HAL_LPC24XX_REG_TxCCR_INT_CR0	lpc24xx/var/v3_0/include/var_io.h	119;"	d
CYGARC_HAL_LPC24XX_REG_TxCCR_INT_CR0_FALL	lpc24xx/var/v3_0/include/var_io.h	118;"	d
CYGARC_HAL_LPC24XX_REG_TxCCR_INT_CR0_RISE	lpc24xx/var/v3_0/include/var_io.h	117;"	d
CYGARC_HAL_LPC24XX_REG_TxCCR_INT_CR1	lpc24xx/var/v3_0/include/var_io.h	122;"	d
CYGARC_HAL_LPC24XX_REG_TxCCR_INT_CR1_FALL	lpc24xx/var/v3_0/include/var_io.h	121;"	d
CYGARC_HAL_LPC24XX_REG_TxCCR_INT_CR1_RISE	lpc24xx/var/v3_0/include/var_io.h	120;"	d
CYGARC_HAL_LPC24XX_REG_TxCCR_INT_CR2	lpc24xx/var/v3_0/include/var_io.h	125;"	d
CYGARC_HAL_LPC24XX_REG_TxCCR_INT_CR2_FALL	lpc24xx/var/v3_0/include/var_io.h	124;"	d
CYGARC_HAL_LPC24XX_REG_TxCCR_INT_CR2_RISE	lpc24xx/var/v3_0/include/var_io.h	123;"	d
CYGARC_HAL_LPC24XX_REG_TxCCR_INT_CR3	lpc24xx/var/v3_0/include/var_io.h	128;"	d
CYGARC_HAL_LPC24XX_REG_TxCCR_INT_CR3_FALL	lpc24xx/var/v3_0/include/var_io.h	127;"	d
CYGARC_HAL_LPC24XX_REG_TxCCR_INT_CR3_RISE	lpc24xx/var/v3_0/include/var_io.h	126;"	d
CYGARC_HAL_LPC24XX_REG_TxCR0	lpc24xx/var/v3_0/include/var_io.h	129;"	d
CYGARC_HAL_LPC24XX_REG_TxCR1	lpc24xx/var/v3_0/include/var_io.h	130;"	d
CYGARC_HAL_LPC24XX_REG_TxCR2	lpc24xx/var/v3_0/include/var_io.h	131;"	d
CYGARC_HAL_LPC24XX_REG_TxCR3	lpc24xx/var/v3_0/include/var_io.h	132;"	d
CYGARC_HAL_LPC24XX_REG_TxEMR	lpc24xx/var/v3_0/include/var_io.h	133;"	d
CYGARC_HAL_LPC24XX_REG_TxEMR_EM0	lpc24xx/var/v3_0/include/var_io.h	134;"	d
CYGARC_HAL_LPC24XX_REG_TxEMR_EM1	lpc24xx/var/v3_0/include/var_io.h	135;"	d
CYGARC_HAL_LPC24XX_REG_TxEMR_EM2	lpc24xx/var/v3_0/include/var_io.h	136;"	d
CYGARC_HAL_LPC24XX_REG_TxEMR_EM3	lpc24xx/var/v3_0/include/var_io.h	137;"	d
CYGARC_HAL_LPC24XX_REG_TxIR	lpc24xx/var/v3_0/include/var_io.h	84;"	d
CYGARC_HAL_LPC24XX_REG_TxIR_CR0	lpc24xx/var/v3_0/include/var_io.h	89;"	d
CYGARC_HAL_LPC24XX_REG_TxIR_CR1	lpc24xx/var/v3_0/include/var_io.h	90;"	d
CYGARC_HAL_LPC24XX_REG_TxIR_CR2	lpc24xx/var/v3_0/include/var_io.h	91;"	d
CYGARC_HAL_LPC24XX_REG_TxIR_CR3	lpc24xx/var/v3_0/include/var_io.h	92;"	d
CYGARC_HAL_LPC24XX_REG_TxIR_MR0	lpc24xx/var/v3_0/include/var_io.h	85;"	d
CYGARC_HAL_LPC24XX_REG_TxIR_MR1	lpc24xx/var/v3_0/include/var_io.h	86;"	d
CYGARC_HAL_LPC24XX_REG_TxIR_MR2	lpc24xx/var/v3_0/include/var_io.h	87;"	d
CYGARC_HAL_LPC24XX_REG_TxIR_MR3	lpc24xx/var/v3_0/include/var_io.h	88;"	d
CYGARC_HAL_LPC24XX_REG_TxMCR	lpc24xx/var/v3_0/include/var_io.h	99;"	d
CYGARC_HAL_LPC24XX_REG_TxMCR_MR0_INT	lpc24xx/var/v3_0/include/var_io.h	100;"	d
CYGARC_HAL_LPC24XX_REG_TxMCR_MR0_RESET	lpc24xx/var/v3_0/include/var_io.h	101;"	d
CYGARC_HAL_LPC24XX_REG_TxMCR_MR0_STOP	lpc24xx/var/v3_0/include/var_io.h	102;"	d
CYGARC_HAL_LPC24XX_REG_TxMCR_MR1_INT	lpc24xx/var/v3_0/include/var_io.h	103;"	d
CYGARC_HAL_LPC24XX_REG_TxMCR_MR1_RESET	lpc24xx/var/v3_0/include/var_io.h	104;"	d
CYGARC_HAL_LPC24XX_REG_TxMCR_MR1_STOP	lpc24xx/var/v3_0/include/var_io.h	105;"	d
CYGARC_HAL_LPC24XX_REG_TxMCR_MR2_INT	lpc24xx/var/v3_0/include/var_io.h	106;"	d
CYGARC_HAL_LPC24XX_REG_TxMCR_MR2_RESET	lpc24xx/var/v3_0/include/var_io.h	107;"	d
CYGARC_HAL_LPC24XX_REG_TxMCR_MR2_STOP	lpc24xx/var/v3_0/include/var_io.h	108;"	d
CYGARC_HAL_LPC24XX_REG_TxMCR_MR3_INT	lpc24xx/var/v3_0/include/var_io.h	109;"	d
CYGARC_HAL_LPC24XX_REG_TxMCR_MR3_RESET	lpc24xx/var/v3_0/include/var_io.h	110;"	d
CYGARC_HAL_LPC24XX_REG_TxMCR_MR3_STOP	lpc24xx/var/v3_0/include/var_io.h	111;"	d
CYGARC_HAL_LPC24XX_REG_TxMR0	lpc24xx/var/v3_0/include/var_io.h	112;"	d
CYGARC_HAL_LPC24XX_REG_TxMR1	lpc24xx/var/v3_0/include/var_io.h	113;"	d
CYGARC_HAL_LPC24XX_REG_TxMR2	lpc24xx/var/v3_0/include/var_io.h	114;"	d
CYGARC_HAL_LPC24XX_REG_TxMR3	lpc24xx/var/v3_0/include/var_io.h	115;"	d
CYGARC_HAL_LPC24XX_REG_TxPC	lpc24xx/var/v3_0/include/var_io.h	98;"	d
CYGARC_HAL_LPC24XX_REG_TxPR	lpc24xx/var/v3_0/include/var_io.h	97;"	d
CYGARC_HAL_LPC24XX_REG_TxTC	lpc24xx/var/v3_0/include/var_io.h	96;"	d
CYGARC_HAL_LPC24XX_REG_TxTCR	lpc24xx/var/v3_0/include/var_io.h	93;"	d
CYGARC_HAL_LPC24XX_REG_TxTCR_CTR_ENABLE	lpc24xx/var/v3_0/include/var_io.h	94;"	d
CYGARC_HAL_LPC24XX_REG_TxTCR_CTR_RESET	lpc24xx/var/v3_0/include/var_io.h	95;"	d
CYGARC_HAL_LPC24XX_REG_U1IER_RXMS_INT	lpc24xx/var/v3_0/include/var_io.h	155;"	d
CYGARC_HAL_LPC24XX_REG_U1MCR	lpc24xx/var/v3_0/include/var_io.h	191;"	d
CYGARC_HAL_LPC24XX_REG_U1MCR_DTR	lpc24xx/var/v3_0/include/var_io.h	192;"	d
CYGARC_HAL_LPC24XX_REG_U1MCR_LOOPBACK	lpc24xx/var/v3_0/include/var_io.h	194;"	d
CYGARC_HAL_LPC24XX_REG_U1MCR_RTS	lpc24xx/var/v3_0/include/var_io.h	193;"	d
CYGARC_HAL_LPC24XX_REG_U1MSR	lpc24xx/var/v3_0/include/var_io.h	207;"	d
CYGARC_HAL_LPC24XX_REG_U1MSR_CTS	lpc24xx/var/v3_0/include/var_io.h	212;"	d
CYGARC_HAL_LPC24XX_REG_U1MSR_DCD	lpc24xx/var/v3_0/include/var_io.h	215;"	d
CYGARC_HAL_LPC24XX_REG_U1MSR_DCTS	lpc24xx/var/v3_0/include/var_io.h	208;"	d
CYGARC_HAL_LPC24XX_REG_U1MSR_DDCD	lpc24xx/var/v3_0/include/var_io.h	211;"	d
CYGARC_HAL_LPC24XX_REG_U1MSR_DDSR	lpc24xx/var/v3_0/include/var_io.h	209;"	d
CYGARC_HAL_LPC24XX_REG_U1MSR_DSR	lpc24xx/var/v3_0/include/var_io.h	213;"	d
CYGARC_HAL_LPC24XX_REG_U1MSR_RI	lpc24xx/var/v3_0/include/var_io.h	214;"	d
CYGARC_HAL_LPC24XX_REG_U1MSR_RI_FALL	lpc24xx/var/v3_0/include/var_io.h	210;"	d
CYGARC_HAL_LPC24XX_REG_U3ICR	lpc24xx/var/v3_0/include/var_io.h	219;"	d
CYGARC_HAL_LPC24XX_REG_UART0_BASE	lpc24xx/var/v3_0/include/var_io.h	142;"	d
CYGARC_HAL_LPC24XX_REG_UART1_BASE	lpc24xx/var/v3_0/include/var_io.h	143;"	d
CYGARC_HAL_LPC24XX_REG_UART2_BASE	lpc24xx/var/v3_0/include/var_io.h	144;"	d
CYGARC_HAL_LPC24XX_REG_UART3_BASE	lpc24xx/var/v3_0/include/var_io.h	145;"	d
CYGARC_HAL_LPC24XX_REG_USBCLKCFG	lpc24xx/var/v3_0/include/var_io.h	677;"	d
CYGARC_HAL_LPC24XX_REG_UxACR	lpc24xx/var/v3_0/include/var_io.h	218;"	d
CYGARC_HAL_LPC24XX_REG_UxDLL	lpc24xx/var/v3_0/include/var_io.h	150;"	d
CYGARC_HAL_LPC24XX_REG_UxDLM	lpc24xx/var/v3_0/include/var_io.h	156;"	d
CYGARC_HAL_LPC24XX_REG_UxFCR	lpc24xx/var/v3_0/include/var_io.h	165;"	d
CYGARC_HAL_LPC24XX_REG_UxFCR_FIFO_ENA	lpc24xx/var/v3_0/include/var_io.h	166;"	d
CYGARC_HAL_LPC24XX_REG_UxFCR_RX_FIFO_RESET	lpc24xx/var/v3_0/include/var_io.h	167;"	d
CYGARC_HAL_LPC24XX_REG_UxFCR_RX_TRIGGER_0	lpc24xx/var/v3_0/include/var_io.h	169;"	d
CYGARC_HAL_LPC24XX_REG_UxFCR_RX_TRIGGER_1	lpc24xx/var/v3_0/include/var_io.h	170;"	d
CYGARC_HAL_LPC24XX_REG_UxFCR_RX_TRIGGER_2	lpc24xx/var/v3_0/include/var_io.h	171;"	d
CYGARC_HAL_LPC24XX_REG_UxFCR_RX_TRIGGER_3	lpc24xx/var/v3_0/include/var_io.h	172;"	d
CYGARC_HAL_LPC24XX_REG_UxFCR_TX_FIFO_RESET	lpc24xx/var/v3_0/include/var_io.h	168;"	d
CYGARC_HAL_LPC24XX_REG_UxFDR	lpc24xx/var/v3_0/include/var_io.h	220;"	d
CYGARC_HAL_LPC24XX_REG_UxIER	lpc24xx/var/v3_0/include/var_io.h	151;"	d
CYGARC_HAL_LPC24XX_REG_UxIER_RXDATA_INT	lpc24xx/var/v3_0/include/var_io.h	152;"	d
CYGARC_HAL_LPC24XX_REG_UxIER_RXLS_INT	lpc24xx/var/v3_0/include/var_io.h	154;"	d
CYGARC_HAL_LPC24XX_REG_UxIER_THRE_INT	lpc24xx/var/v3_0/include/var_io.h	153;"	d
CYGARC_HAL_LPC24XX_REG_UxIIR	lpc24xx/var/v3_0/include/var_io.h	158;"	d
CYGARC_HAL_LPC24XX_REG_UxIIR_FIFOS	lpc24xx/var/v3_0/include/var_io.h	163;"	d
CYGARC_HAL_LPC24XX_REG_UxIIR_IIR0	lpc24xx/var/v3_0/include/var_io.h	159;"	d
CYGARC_HAL_LPC24XX_REG_UxIIR_IIR1	lpc24xx/var/v3_0/include/var_io.h	160;"	d
CYGARC_HAL_LPC24XX_REG_UxIIR_IIR2	lpc24xx/var/v3_0/include/var_io.h	161;"	d
CYGARC_HAL_LPC24XX_REG_UxIIR_IIR3	lpc24xx/var/v3_0/include/var_io.h	162;"	d
CYGARC_HAL_LPC24XX_REG_UxLCR	lpc24xx/var/v3_0/include/var_io.h	174;"	d
CYGARC_HAL_LPC24XX_REG_UxLCR_BREAK_ENA	lpc24xx/var/v3_0/include/var_io.h	186;"	d
CYGARC_HAL_LPC24XX_REG_UxLCR_DLAB	lpc24xx/var/v3_0/include/var_io.h	187;"	d
CYGARC_HAL_LPC24XX_REG_UxLCR_PARITY_ENA	lpc24xx/var/v3_0/include/var_io.h	181;"	d
CYGARC_HAL_LPC24XX_REG_UxLCR_PARITY_EVEN	lpc24xx/var/v3_0/include/var_io.h	183;"	d
CYGARC_HAL_LPC24XX_REG_UxLCR_PARITY_ODD	lpc24xx/var/v3_0/include/var_io.h	182;"	d
CYGARC_HAL_LPC24XX_REG_UxLCR_PARITY_ONE	lpc24xx/var/v3_0/include/var_io.h	184;"	d
CYGARC_HAL_LPC24XX_REG_UxLCR_PARITY_ZERO	lpc24xx/var/v3_0/include/var_io.h	185;"	d
CYGARC_HAL_LPC24XX_REG_UxLCR_STOP_1	lpc24xx/var/v3_0/include/var_io.h	179;"	d
CYGARC_HAL_LPC24XX_REG_UxLCR_STOP_2	lpc24xx/var/v3_0/include/var_io.h	180;"	d
CYGARC_HAL_LPC24XX_REG_UxLCR_WORD_LENGTH_5	lpc24xx/var/v3_0/include/var_io.h	175;"	d
CYGARC_HAL_LPC24XX_REG_UxLCR_WORD_LENGTH_6	lpc24xx/var/v3_0/include/var_io.h	176;"	d
CYGARC_HAL_LPC24XX_REG_UxLCR_WORD_LENGTH_7	lpc24xx/var/v3_0/include/var_io.h	177;"	d
CYGARC_HAL_LPC24XX_REG_UxLCR_WORD_LENGTH_8	lpc24xx/var/v3_0/include/var_io.h	178;"	d
CYGARC_HAL_LPC24XX_REG_UxLSR	lpc24xx/var/v3_0/include/var_io.h	196;"	d
CYGARC_HAL_LPC24XX_REG_UxLSR_BI	lpc24xx/var/v3_0/include/var_io.h	201;"	d
CYGARC_HAL_LPC24XX_REG_UxLSR_FE	lpc24xx/var/v3_0/include/var_io.h	200;"	d
CYGARC_HAL_LPC24XX_REG_UxLSR_OE	lpc24xx/var/v3_0/include/var_io.h	198;"	d
CYGARC_HAL_LPC24XX_REG_UxLSR_PE	lpc24xx/var/v3_0/include/var_io.h	199;"	d
CYGARC_HAL_LPC24XX_REG_UxLSR_RDR	lpc24xx/var/v3_0/include/var_io.h	197;"	d
CYGARC_HAL_LPC24XX_REG_UxLSR_RX_FIFO_ERR	lpc24xx/var/v3_0/include/var_io.h	204;"	d
CYGARC_HAL_LPC24XX_REG_UxLSR_TEMT	lpc24xx/var/v3_0/include/var_io.h	203;"	d
CYGARC_HAL_LPC24XX_REG_UxLSR_THRE	lpc24xx/var/v3_0/include/var_io.h	202;"	d
CYGARC_HAL_LPC24XX_REG_UxRBR	lpc24xx/var/v3_0/include/var_io.h	148;"	d
CYGARC_HAL_LPC24XX_REG_UxSCR	lpc24xx/var/v3_0/include/var_io.h	217;"	d
CYGARC_HAL_LPC24XX_REG_UxTHR	lpc24xx/var/v3_0/include/var_io.h	149;"	d
CYGARC_HAL_LPC24XX_REG_VICFIQSTAT	lpc24xx/var/v3_0/include/var_io.h	760;"	d
CYGARC_HAL_LPC24XX_REG_VICINTENABLE	lpc24xx/var/v3_0/include/var_io.h	763;"	d
CYGARC_HAL_LPC24XX_REG_VICINTENCLEAR	lpc24xx/var/v3_0/include/var_io.h	764;"	d
CYGARC_HAL_LPC24XX_REG_VICINTSELECT	lpc24xx/var/v3_0/include/var_io.h	762;"	d
CYGARC_HAL_LPC24XX_REG_VICIRQSTAT	lpc24xx/var/v3_0/include/var_io.h	759;"	d
CYGARC_HAL_LPC24XX_REG_VICPROTECTION	lpc24xx/var/v3_0/include/var_io.h	767;"	d
CYGARC_HAL_LPC24XX_REG_VICRAWINTR	lpc24xx/var/v3_0/include/var_io.h	761;"	d
CYGARC_HAL_LPC24XX_REG_VICSOFTINT	lpc24xx/var/v3_0/include/var_io.h	765;"	d
CYGARC_HAL_LPC24XX_REG_VICSOFTINTCLEAR	lpc24xx/var/v3_0/include/var_io.h	766;"	d
CYGARC_HAL_LPC24XX_REG_VICSWPRIOMASK	lpc24xx/var/v3_0/include/var_io.h	768;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR	lpc24xx/var/v3_0/include/var_io.h	837;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR0	lpc24xx/var/v3_0/include/var_io.h	770;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR1	lpc24xx/var/v3_0/include/var_io.h	771;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR10	lpc24xx/var/v3_0/include/var_io.h	780;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR11	lpc24xx/var/v3_0/include/var_io.h	781;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR12	lpc24xx/var/v3_0/include/var_io.h	782;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR13	lpc24xx/var/v3_0/include/var_io.h	783;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR14	lpc24xx/var/v3_0/include/var_io.h	784;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR15	lpc24xx/var/v3_0/include/var_io.h	785;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR16	lpc24xx/var/v3_0/include/var_io.h	786;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR17	lpc24xx/var/v3_0/include/var_io.h	787;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR18	lpc24xx/var/v3_0/include/var_io.h	788;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR19	lpc24xx/var/v3_0/include/var_io.h	789;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR2	lpc24xx/var/v3_0/include/var_io.h	772;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR20	lpc24xx/var/v3_0/include/var_io.h	790;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR21	lpc24xx/var/v3_0/include/var_io.h	791;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR22	lpc24xx/var/v3_0/include/var_io.h	792;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR23	lpc24xx/var/v3_0/include/var_io.h	793;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR24	lpc24xx/var/v3_0/include/var_io.h	794;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR25	lpc24xx/var/v3_0/include/var_io.h	795;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR26	lpc24xx/var/v3_0/include/var_io.h	796;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR27	lpc24xx/var/v3_0/include/var_io.h	797;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR28	lpc24xx/var/v3_0/include/var_io.h	798;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR29	lpc24xx/var/v3_0/include/var_io.h	799;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR3	lpc24xx/var/v3_0/include/var_io.h	773;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR30	lpc24xx/var/v3_0/include/var_io.h	800;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR31	lpc24xx/var/v3_0/include/var_io.h	801;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR4	lpc24xx/var/v3_0/include/var_io.h	774;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR5	lpc24xx/var/v3_0/include/var_io.h	775;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR6	lpc24xx/var/v3_0/include/var_io.h	776;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR7	lpc24xx/var/v3_0/include/var_io.h	777;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR8	lpc24xx/var/v3_0/include/var_io.h	778;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTADDR9	lpc24xx/var/v3_0/include/var_io.h	779;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO0	lpc24xx/var/v3_0/include/var_io.h	803;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO1	lpc24xx/var/v3_0/include/var_io.h	804;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO10	lpc24xx/var/v3_0/include/var_io.h	813;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO11	lpc24xx/var/v3_0/include/var_io.h	814;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO12	lpc24xx/var/v3_0/include/var_io.h	815;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO13	lpc24xx/var/v3_0/include/var_io.h	816;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO14	lpc24xx/var/v3_0/include/var_io.h	817;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO15	lpc24xx/var/v3_0/include/var_io.h	818;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO16	lpc24xx/var/v3_0/include/var_io.h	819;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO17	lpc24xx/var/v3_0/include/var_io.h	820;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO18	lpc24xx/var/v3_0/include/var_io.h	821;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO19	lpc24xx/var/v3_0/include/var_io.h	822;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO2	lpc24xx/var/v3_0/include/var_io.h	805;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO20	lpc24xx/var/v3_0/include/var_io.h	823;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO21	lpc24xx/var/v3_0/include/var_io.h	824;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO22	lpc24xx/var/v3_0/include/var_io.h	825;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO23	lpc24xx/var/v3_0/include/var_io.h	826;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO24	lpc24xx/var/v3_0/include/var_io.h	827;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO25	lpc24xx/var/v3_0/include/var_io.h	828;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO26	lpc24xx/var/v3_0/include/var_io.h	829;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO27	lpc24xx/var/v3_0/include/var_io.h	830;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO28	lpc24xx/var/v3_0/include/var_io.h	831;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO29	lpc24xx/var/v3_0/include/var_io.h	832;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO3	lpc24xx/var/v3_0/include/var_io.h	806;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO30	lpc24xx/var/v3_0/include/var_io.h	833;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO31	lpc24xx/var/v3_0/include/var_io.h	834;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO4	lpc24xx/var/v3_0/include/var_io.h	807;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO5	lpc24xx/var/v3_0/include/var_io.h	808;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO6	lpc24xx/var/v3_0/include/var_io.h	809;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO7	lpc24xx/var/v3_0/include/var_io.h	810;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO8	lpc24xx/var/v3_0/include/var_io.h	811;"	d
CYGARC_HAL_LPC24XX_REG_VICVECTPRIO9	lpc24xx/var/v3_0/include/var_io.h	812;"	d
CYGARC_HAL_LPC24XX_REG_VIC_BASE	lpc24xx/var/v3_0/include/var_io.h	755;"	d
CYGARC_HAL_LPC24XX_REG_WDFEED	lpc24xx/var/v3_0/include/var_io.h	69;"	d
CYGARC_HAL_LPC24XX_REG_WDFEED_MAGIC1	lpc24xx/var/v3_0/include/var_io.h	70;"	d
CYGARC_HAL_LPC24XX_REG_WDFEED_MAGIC2	lpc24xx/var/v3_0/include/var_io.h	71;"	d
CYGARC_HAL_LPC24XX_REG_WDMOD	lpc24xx/var/v3_0/include/var_io.h	63;"	d
CYGARC_HAL_LPC24XX_REG_WDMOD_WDEN	lpc24xx/var/v3_0/include/var_io.h	64;"	d
CYGARC_HAL_LPC24XX_REG_WDMOD_WDINT	lpc24xx/var/v3_0/include/var_io.h	67;"	d
CYGARC_HAL_LPC24XX_REG_WDMOD_WDRESET	lpc24xx/var/v3_0/include/var_io.h	65;"	d
CYGARC_HAL_LPC24XX_REG_WDMOD_WDTOF	lpc24xx/var/v3_0/include/var_io.h	66;"	d
CYGARC_HAL_LPC24XX_REG_WDTC	lpc24xx/var/v3_0/include/var_io.h	68;"	d
CYGARC_HAL_LPC24XX_REG_WDTV	lpc24xx/var/v3_0/include/var_io.h	72;"	d
CYGARC_HAL_LPC24XX_REG_WD_BASE	lpc24xx/var/v3_0/include/var_io.h	60;"	d
CYGARC_HAL_LPC2XXX_REG_ADCR	lpc2xxx/var/v3_0/include/var_io.h	444;"	d
CYGARC_HAL_LPC2XXX_REG_ADCR_BURST	lpc2xxx/var/v3_0/include/var_io.h	445;"	d
CYGARC_HAL_LPC2XXX_REG_ADCR_EDGE	lpc2xxx/var/v3_0/include/var_io.h	447;"	d
CYGARC_HAL_LPC2XXX_REG_ADCR_PDN	lpc2xxx/var/v3_0/include/var_io.h	446;"	d
CYGARC_HAL_LPC2XXX_REG_ADDR	lpc2xxx/var/v3_0/include/var_io.h	448;"	d
CYGARC_HAL_LPC2XXX_REG_ADDR_DONE	lpc2xxx/var/v3_0/include/var_io.h	450;"	d
CYGARC_HAL_LPC2XXX_REG_ADDR_OVERRUN	lpc2xxx/var/v3_0/include/var_io.h	449;"	d
CYGARC_HAL_LPC2XXX_REG_AD_BASE	lpc24xx/var/v3_0/include/var_io.h	491;"	d
CYGARC_HAL_LPC2XXX_REG_AD_BASE	lpc2xxx/var/v3_0/include/var_io.h	441;"	d
CYGARC_HAL_LPC2XXX_REG_BCFG0	lpc2xxx/var/v3_0/include/var_io.h	516;"	d
CYGARC_HAL_LPC2XXX_REG_BCFG1	lpc2xxx/var/v3_0/include/var_io.h	517;"	d
CYGARC_HAL_LPC2XXX_REG_BCFG2	lpc2xxx/var/v3_0/include/var_io.h	518;"	d
CYGARC_HAL_LPC2XXX_REG_BCFG3	lpc2xxx/var/v3_0/include/var_io.h	519;"	d
CYGARC_HAL_LPC2XXX_REG_BCFGx_BM	lpc2xxx/var/v3_0/include/var_io.h	525;"	d
CYGARC_HAL_LPC2XXX_REG_BCFGx_BUSERR	lpc2xxx/var/v3_0/include/var_io.h	522;"	d
CYGARC_HAL_LPC2XXX_REG_BCFGx_MW_16BIT	lpc2xxx/var/v3_0/include/var_io.h	527;"	d
CYGARC_HAL_LPC2XXX_REG_BCFGx_MW_32BIT	lpc2xxx/var/v3_0/include/var_io.h	528;"	d
CYGARC_HAL_LPC2XXX_REG_BCFGx_MW_8BIT	lpc2xxx/var/v3_0/include/var_io.h	526;"	d
CYGARC_HAL_LPC2XXX_REG_BCFGx_RBLE	lpc2xxx/var/v3_0/include/var_io.h	521;"	d
CYGARC_HAL_LPC2XXX_REG_BCFGx_WP	lpc2xxx/var/v3_0/include/var_io.h	524;"	d
CYGARC_HAL_LPC2XXX_REG_BCFGx_WPERR	lpc2xxx/var/v3_0/include/var_io.h	523;"	d
CYGARC_HAL_LPC2XXX_REG_EMAC_BASE	lpc24xx/var/v3_0/include/var_io.h	842;"	d
CYGARC_HAL_LPC2XXX_REG_EXTINT	lpc2xxx/var/v3_0/include/var_io.h	500;"	d
CYGARC_HAL_LPC2XXX_REG_EXTMODE	lpc2xxx/var/v3_0/include/var_io.h	502;"	d
CYGARC_HAL_LPC2XXX_REG_EXTPOLAR	lpc2xxx/var/v3_0/include/var_io.h	503;"	d
CYGARC_HAL_LPC2XXX_REG_EXTWAKE	lpc2xxx/var/v3_0/include/var_io.h	501;"	d
CYGARC_HAL_LPC2XXX_REG_EXTxxx_INT0	lpc2xxx/var/v3_0/include/var_io.h	505;"	d
CYGARC_HAL_LPC2XXX_REG_EXTxxx_INT1	lpc2xxx/var/v3_0/include/var_io.h	506;"	d
CYGARC_HAL_LPC2XXX_REG_EXTxxx_INT2	lpc2xxx/var/v3_0/include/var_io.h	507;"	d
CYGARC_HAL_LPC2XXX_REG_EXTxxx_INT3	lpc2xxx/var/v3_0/include/var_io.h	508;"	d
CYGARC_HAL_LPC2XXX_REG_I2ADR	lpc2xxx/var/v3_0/include/var_io.h	318;"	d
CYGARC_HAL_LPC2XXX_REG_I2ADR_GC	lpc2xxx/var/v3_0/include/var_io.h	319;"	d
CYGARC_HAL_LPC2XXX_REG_I2CONCLR	lpc2xxx/var/v3_0/include/var_io.h	322;"	d
CYGARC_HAL_LPC2XXX_REG_I2CONCLR_AAC	lpc2xxx/var/v3_0/include/var_io.h	323;"	d
CYGARC_HAL_LPC2XXX_REG_I2CONCLR_I2ENC	lpc2xxx/var/v3_0/include/var_io.h	326;"	d
CYGARC_HAL_LPC2XXX_REG_I2CONCLR_SIC	lpc2xxx/var/v3_0/include/var_io.h	324;"	d
CYGARC_HAL_LPC2XXX_REG_I2CONCLR_STAC	lpc2xxx/var/v3_0/include/var_io.h	325;"	d
CYGARC_HAL_LPC2XXX_REG_I2CONSET	lpc2xxx/var/v3_0/include/var_io.h	309;"	d
CYGARC_HAL_LPC2XXX_REG_I2CONSET_AA	lpc2xxx/var/v3_0/include/var_io.h	310;"	d
CYGARC_HAL_LPC2XXX_REG_I2CONSET_I2EN	lpc2xxx/var/v3_0/include/var_io.h	314;"	d
CYGARC_HAL_LPC2XXX_REG_I2CONSET_SI	lpc2xxx/var/v3_0/include/var_io.h	311;"	d
CYGARC_HAL_LPC2XXX_REG_I2CONSET_STA	lpc2xxx/var/v3_0/include/var_io.h	313;"	d
CYGARC_HAL_LPC2XXX_REG_I2CONSET_STO	lpc2xxx/var/v3_0/include/var_io.h	312;"	d
CYGARC_HAL_LPC2XXX_REG_I2DAT	lpc2xxx/var/v3_0/include/var_io.h	317;"	d
CYGARC_HAL_LPC2XXX_REG_I2SCLH	lpc2xxx/var/v3_0/include/var_io.h	320;"	d
CYGARC_HAL_LPC2XXX_REG_I2SCLL	lpc2xxx/var/v3_0/include/var_io.h	321;"	d
CYGARC_HAL_LPC2XXX_REG_I2STAT	lpc2xxx/var/v3_0/include/var_io.h	315;"	d
CYGARC_HAL_LPC2XXX_REG_I2STAT_SHIFT	lpc2xxx/var/v3_0/include/var_io.h	316;"	d
CYGARC_HAL_LPC2XXX_REG_I2_BASE	lpc2xxx/var/v3_0/include/var_io.h	306;"	d
CYGARC_HAL_LPC2XXX_REG_IO0CLR	lpc2xxx/var/v3_0/include/var_io.h	409;"	d
CYGARC_HAL_LPC2XXX_REG_IO0DIR	lpc2xxx/var/v3_0/include/var_io.h	408;"	d
CYGARC_HAL_LPC2XXX_REG_IO0PIN	lpc2xxx/var/v3_0/include/var_io.h	406;"	d
CYGARC_HAL_LPC2XXX_REG_IO0SET	lpc2xxx/var/v3_0/include/var_io.h	407;"	d
CYGARC_HAL_LPC2XXX_REG_IO1CLR	lpc2xxx/var/v3_0/include/var_io.h	414;"	d
CYGARC_HAL_LPC2XXX_REG_IO1DIR	lpc2xxx/var/v3_0/include/var_io.h	413;"	d
CYGARC_HAL_LPC2XXX_REG_IO1PIN	lpc2xxx/var/v3_0/include/var_io.h	411;"	d
CYGARC_HAL_LPC2XXX_REG_IO1SET	lpc2xxx/var/v3_0/include/var_io.h	412;"	d
CYGARC_HAL_LPC2XXX_REG_IO2CLR	lpc2xxx/var/v3_0/include/var_io.h	419;"	d
CYGARC_HAL_LPC2XXX_REG_IO2DIR	lpc2xxx/var/v3_0/include/var_io.h	418;"	d
CYGARC_HAL_LPC2XXX_REG_IO2PIN	lpc2xxx/var/v3_0/include/var_io.h	416;"	d
CYGARC_HAL_LPC2XXX_REG_IO2SET	lpc2xxx/var/v3_0/include/var_io.h	417;"	d
CYGARC_HAL_LPC2XXX_REG_IO3CLR	lpc2xxx/var/v3_0/include/var_io.h	424;"	d
CYGARC_HAL_LPC2XXX_REG_IO3DIR	lpc2xxx/var/v3_0/include/var_io.h	423;"	d
CYGARC_HAL_LPC2XXX_REG_IO3PIN	lpc2xxx/var/v3_0/include/var_io.h	421;"	d
CYGARC_HAL_LPC2XXX_REG_IO3SET	lpc2xxx/var/v3_0/include/var_io.h	422;"	d
CYGARC_HAL_LPC2XXX_REG_IOCLR	lpc2xxx/var/v3_0/include/var_io.h	401;"	d
CYGARC_HAL_LPC2XXX_REG_IODIR	lpc2xxx/var/v3_0/include/var_io.h	400;"	d
CYGARC_HAL_LPC2XXX_REG_IOPIN	lpc2xxx/var/v3_0/include/var_io.h	398;"	d
CYGARC_HAL_LPC2XXX_REG_IOSET	lpc2xxx/var/v3_0/include/var_io.h	399;"	d
CYGARC_HAL_LPC2XXX_REG_IO_BASE	lpc2xxx/var/v3_0/include/var_io.h	393;"	d
CYGARC_HAL_LPC2XXX_REG_MAMCR	lpc2xxx/var/v3_0/include/var_io.h	460;"	d
CYGARC_HAL_LPC2XXX_REG_MAMCR_DISABLED	lpc2xxx/var/v3_0/include/var_io.h	461;"	d
CYGARC_HAL_LPC2XXX_REG_MAMCR_FULL	lpc2xxx/var/v3_0/include/var_io.h	463;"	d
CYGARC_HAL_LPC2XXX_REG_MAMCR_PARTIAL	lpc2xxx/var/v3_0/include/var_io.h	462;"	d
CYGARC_HAL_LPC2XXX_REG_MAMTIM	lpc2xxx/var/v3_0/include/var_io.h	464;"	d
CYGARC_HAL_LPC2XXX_REG_MEMMAP	lpc2xxx/var/v3_0/include/var_io.h	467;"	d
CYGARC_HAL_LPC2XXX_REG_PCON	lpc2xxx/var/v3_0/include/var_io.h	481;"	d
CYGARC_HAL_LPC2XXX_REG_PCONP	lpc2xxx/var/v3_0/include/var_io.h	484;"	d
CYGARC_HAL_LPC2XXX_REG_PCONP_AD	lpc2xxx/var/v3_0/include/var_io.h	494;"	d
CYGARC_HAL_LPC2XXX_REG_PCONP_I2C	lpc2xxx/var/v3_0/include/var_io.h	490;"	d
CYGARC_HAL_LPC2XXX_REG_PCONP_PWM0	lpc2xxx/var/v3_0/include/var_io.h	489;"	d
CYGARC_HAL_LPC2XXX_REG_PCONP_RTC	lpc2xxx/var/v3_0/include/var_io.h	492;"	d
CYGARC_HAL_LPC2XXX_REG_PCONP_SPI0	lpc2xxx/var/v3_0/include/var_io.h	491;"	d
CYGARC_HAL_LPC2XXX_REG_PCONP_SPI1	lpc2xxx/var/v3_0/include/var_io.h	493;"	d
CYGARC_HAL_LPC2XXX_REG_PCONP_TIM0	lpc2xxx/var/v3_0/include/var_io.h	485;"	d
CYGARC_HAL_LPC2XXX_REG_PCONP_TIM1	lpc2xxx/var/v3_0/include/var_io.h	486;"	d
CYGARC_HAL_LPC2XXX_REG_PCONP_URT0	lpc2xxx/var/v3_0/include/var_io.h	487;"	d
CYGARC_HAL_LPC2XXX_REG_PCONP_URT1	lpc2xxx/var/v3_0/include/var_io.h	488;"	d
CYGARC_HAL_LPC2XXX_REG_PCON_IDL	lpc2xxx/var/v3_0/include/var_io.h	482;"	d
CYGARC_HAL_LPC2XXX_REG_PCON_PD	lpc2xxx/var/v3_0/include/var_io.h	483;"	d
CYGARC_HAL_LPC2XXX_REG_PINSEL0	lpc2xxx/var/v3_0/include/var_io.h	434;"	d
CYGARC_HAL_LPC2XXX_REG_PINSEL1	lpc2xxx/var/v3_0/include/var_io.h	435;"	d
CYGARC_HAL_LPC2XXX_REG_PINSEL2	lpc2xxx/var/v3_0/include/var_io.h	436;"	d
CYGARC_HAL_LPC2XXX_REG_PIN_BASE	lpc2xxx/var/v3_0/include/var_io.h	431;"	d
CYGARC_HAL_LPC2XXX_REG_PLLCFG	lpc2xxx/var/v3_0/include/var_io.h	473;"	d
CYGARC_HAL_LPC2XXX_REG_PLLCON	lpc2xxx/var/v3_0/include/var_io.h	470;"	d
CYGARC_HAL_LPC2XXX_REG_PLLCON_PLLC	lpc2xxx/var/v3_0/include/var_io.h	472;"	d
CYGARC_HAL_LPC2XXX_REG_PLLCON_PLLE	lpc2xxx/var/v3_0/include/var_io.h	471;"	d
CYGARC_HAL_LPC2XXX_REG_PLLFEED	lpc2xxx/var/v3_0/include/var_io.h	478;"	d
CYGARC_HAL_LPC2XXX_REG_PLLSTAT	lpc2xxx/var/v3_0/include/var_io.h	474;"	d
CYGARC_HAL_LPC2XXX_REG_PLLSTAT_PLLC	lpc2xxx/var/v3_0/include/var_io.h	476;"	d
CYGARC_HAL_LPC2XXX_REG_PLLSTAT_PLLE	lpc2xxx/var/v3_0/include/var_io.h	475;"	d
CYGARC_HAL_LPC2XXX_REG_PLLSTAT_PLOCK	lpc2xxx/var/v3_0/include/var_io.h	477;"	d
CYGARC_HAL_LPC2XXX_REG_PWMIR	lpc2xxx/var/v3_0/include/var_io.h	237;"	d
CYGARC_HAL_LPC2XXX_REG_PWMIR_MR0_INT	lpc2xxx/var/v3_0/include/var_io.h	238;"	d
CYGARC_HAL_LPC2XXX_REG_PWMIR_MR1_INT	lpc2xxx/var/v3_0/include/var_io.h	239;"	d
CYGARC_HAL_LPC2XXX_REG_PWMIR_MR2_INT	lpc2xxx/var/v3_0/include/var_io.h	240;"	d
CYGARC_HAL_LPC2XXX_REG_PWMIR_MR3_INT	lpc2xxx/var/v3_0/include/var_io.h	241;"	d
CYGARC_HAL_LPC2XXX_REG_PWMIR_MR4_INT	lpc2xxx/var/v3_0/include/var_io.h	242;"	d
CYGARC_HAL_LPC2XXX_REG_PWMIR_MR5_INT	lpc2xxx/var/v3_0/include/var_io.h	243;"	d
CYGARC_HAL_LPC2XXX_REG_PWMIR_MR6_INT	lpc2xxx/var/v3_0/include/var_io.h	244;"	d
CYGARC_HAL_LPC2XXX_REG_PWMLER	lpc2xxx/var/v3_0/include/var_io.h	294;"	d
CYGARC_HAL_LPC2XXX_REG_PWMLER_M0_ENA	lpc2xxx/var/v3_0/include/var_io.h	295;"	d
CYGARC_HAL_LPC2XXX_REG_PWMLER_M1_ENA	lpc2xxx/var/v3_0/include/var_io.h	296;"	d
CYGARC_HAL_LPC2XXX_REG_PWMLER_M2_ENA	lpc2xxx/var/v3_0/include/var_io.h	297;"	d
CYGARC_HAL_LPC2XXX_REG_PWMLER_M3_ENA	lpc2xxx/var/v3_0/include/var_io.h	298;"	d
CYGARC_HAL_LPC2XXX_REG_PWMLER_M4_ENA	lpc2xxx/var/v3_0/include/var_io.h	299;"	d
CYGARC_HAL_LPC2XXX_REG_PWMLER_M5_ENA	lpc2xxx/var/v3_0/include/var_io.h	300;"	d
CYGARC_HAL_LPC2XXX_REG_PWMLER_M6_ENA	lpc2xxx/var/v3_0/include/var_io.h	301;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR	lpc2xxx/var/v3_0/include/var_io.h	252;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR0_INT	lpc2xxx/var/v3_0/include/var_io.h	253;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR0_RESET	lpc2xxx/var/v3_0/include/var_io.h	254;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR0_STOP	lpc2xxx/var/v3_0/include/var_io.h	255;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR1_INT	lpc2xxx/var/v3_0/include/var_io.h	256;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR1_RESET	lpc2xxx/var/v3_0/include/var_io.h	257;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR1_STOP	lpc2xxx/var/v3_0/include/var_io.h	258;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR2_INT	lpc2xxx/var/v3_0/include/var_io.h	259;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR2_RESET	lpc2xxx/var/v3_0/include/var_io.h	260;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR2_STOP	lpc2xxx/var/v3_0/include/var_io.h	261;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR3_INT	lpc2xxx/var/v3_0/include/var_io.h	262;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR3_RESET	lpc2xxx/var/v3_0/include/var_io.h	263;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR3_STOP	lpc2xxx/var/v3_0/include/var_io.h	264;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR4_INT	lpc2xxx/var/v3_0/include/var_io.h	265;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR4_RESET	lpc2xxx/var/v3_0/include/var_io.h	266;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR4_STOP	lpc2xxx/var/v3_0/include/var_io.h	267;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR5_INT	lpc2xxx/var/v3_0/include/var_io.h	268;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR5_RESET	lpc2xxx/var/v3_0/include/var_io.h	269;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR5_STOP	lpc2xxx/var/v3_0/include/var_io.h	270;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR6_INT	lpc2xxx/var/v3_0/include/var_io.h	271;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR6_RESET	lpc2xxx/var/v3_0/include/var_io.h	272;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMCR_MR6_STOP	lpc2xxx/var/v3_0/include/var_io.h	273;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMPCR	lpc2xxx/var/v3_0/include/var_io.h	281;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMPCR_ENA1	lpc2xxx/var/v3_0/include/var_io.h	288;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMPCR_ENA2	lpc2xxx/var/v3_0/include/var_io.h	289;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMPCR_ENA3	lpc2xxx/var/v3_0/include/var_io.h	290;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMPCR_ENA4	lpc2xxx/var/v3_0/include/var_io.h	291;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMPCR_ENA5	lpc2xxx/var/v3_0/include/var_io.h	292;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMPCR_ENA6	lpc2xxx/var/v3_0/include/var_io.h	293;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMPCR_SEL1	lpc2xxx/var/v3_0/include/var_io.h	282;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMPCR_SEL2	lpc2xxx/var/v3_0/include/var_io.h	283;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMPCR_SEL3	lpc2xxx/var/v3_0/include/var_io.h	284;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMPCR_SEL4	lpc2xxx/var/v3_0/include/var_io.h	285;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMPCR_SEL5	lpc2xxx/var/v3_0/include/var_io.h	286;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMPCR_SEL6	lpc2xxx/var/v3_0/include/var_io.h	287;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMR0	lpc2xxx/var/v3_0/include/var_io.h	274;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMR1	lpc2xxx/var/v3_0/include/var_io.h	275;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMR2	lpc2xxx/var/v3_0/include/var_io.h	276;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMR3	lpc2xxx/var/v3_0/include/var_io.h	277;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMR4	lpc2xxx/var/v3_0/include/var_io.h	278;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMR5	lpc2xxx/var/v3_0/include/var_io.h	279;"	d
CYGARC_HAL_LPC2XXX_REG_PWMMR6	lpc2xxx/var/v3_0/include/var_io.h	280;"	d
CYGARC_HAL_LPC2XXX_REG_PWMPC	lpc2xxx/var/v3_0/include/var_io.h	251;"	d
CYGARC_HAL_LPC2XXX_REG_PWMPR	lpc2xxx/var/v3_0/include/var_io.h	250;"	d
CYGARC_HAL_LPC2XXX_REG_PWMTC	lpc2xxx/var/v3_0/include/var_io.h	249;"	d
CYGARC_HAL_LPC2XXX_REG_PWMTCR	lpc2xxx/var/v3_0/include/var_io.h	245;"	d
CYGARC_HAL_LPC2XXX_REG_PWMTCR_CTR_ENA	lpc2xxx/var/v3_0/include/var_io.h	246;"	d
CYGARC_HAL_LPC2XXX_REG_PWMTCR_CTR_RESET	lpc2xxx/var/v3_0/include/var_io.h	247;"	d
CYGARC_HAL_LPC2XXX_REG_PWMTCR_PWM_ENA	lpc2xxx/var/v3_0/include/var_io.h	248;"	d
CYGARC_HAL_LPC2XXX_REG_PWM_BASE	lpc2xxx/var/v3_0/include/var_io.h	234;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_ALDOM	lpc2xxx/var/v3_0/include/var_io.h	382;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_ALDOW	lpc2xxx/var/v3_0/include/var_io.h	383;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_ALDOY	lpc2xxx/var/v3_0/include/var_io.h	384;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_ALHOUR	lpc2xxx/var/v3_0/include/var_io.h	381;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_ALMIN	lpc2xxx/var/v3_0/include/var_io.h	380;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_ALMON	lpc2xxx/var/v3_0/include/var_io.h	385;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_ALSEC	lpc2xxx/var/v3_0/include/var_io.h	379;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_ALYEAR	lpc2xxx/var/v3_0/include/var_io.h	386;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_AMR	lpc2xxx/var/v3_0/include/var_io.h	367;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_BASE	lpc24xx/var/v3_0/include/var_io.h	356;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_BASE	lpc2xxx/var/v3_0/include/var_io.h	355;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_CCR	lpc2xxx/var/v3_0/include/var_io.h	363;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_CCR_CLKEN	lpc2xxx/var/v3_0/include/var_io.h	364;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_CCR_CTCRST	lpc2xxx/var/v3_0/include/var_io.h	365;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_CIIR	lpc2xxx/var/v3_0/include/var_io.h	366;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_CTC	lpc2xxx/var/v3_0/include/var_io.h	362;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_CTIME0	lpc2xxx/var/v3_0/include/var_io.h	368;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_CTIME1	lpc2xxx/var/v3_0/include/var_io.h	369;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_CTIME2	lpc2xxx/var/v3_0/include/var_io.h	370;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_DOM	lpc2xxx/var/v3_0/include/var_io.h	374;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_DOW	lpc2xxx/var/v3_0/include/var_io.h	375;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_DOY	lpc2xxx/var/v3_0/include/var_io.h	376;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_HOUR	lpc2xxx/var/v3_0/include/var_io.h	373;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_ILR	lpc2xxx/var/v3_0/include/var_io.h	359;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_ILR_ALF	lpc2xxx/var/v3_0/include/var_io.h	361;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_ILR_CIF	lpc2xxx/var/v3_0/include/var_io.h	360;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_MIN	lpc2xxx/var/v3_0/include/var_io.h	372;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_MONTH	lpc2xxx/var/v3_0/include/var_io.h	377;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_PREFRAC	lpc2xxx/var/v3_0/include/var_io.h	388;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_PREINT	lpc2xxx/var/v3_0/include/var_io.h	387;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_SEC	lpc2xxx/var/v3_0/include/var_io.h	371;"	d
CYGARC_HAL_LPC2XXX_REG_RTC_YEAR	lpc2xxx/var/v3_0/include/var_io.h	378;"	d
CYGARC_HAL_LPC2XXX_REG_SCB_BASE	lpc2xxx/var/v3_0/include/var_io.h	455;"	d
CYGARC_HAL_LPC2XXX_REG_SPI0_BASE	lpc2xxx/var/v3_0/include/var_io.h	331;"	d
CYGARC_HAL_LPC2XXX_REG_SPI1_BASE	lpc2xxx/var/v3_0/include/var_io.h	332;"	d
CYGARC_HAL_LPC2XXX_REG_SPI_SPCCR	lpc2xxx/var/v3_0/include/var_io.h	348;"	d
CYGARC_HAL_LPC2XXX_REG_SPI_SPCR	lpc2xxx/var/v3_0/include/var_io.h	335;"	d
CYGARC_HAL_LPC2XXX_REG_SPI_SPCR_CPHA	lpc2xxx/var/v3_0/include/var_io.h	336;"	d
CYGARC_HAL_LPC2XXX_REG_SPI_SPCR_CPOL	lpc2xxx/var/v3_0/include/var_io.h	337;"	d
CYGARC_HAL_LPC2XXX_REG_SPI_SPCR_LSBF	lpc2xxx/var/v3_0/include/var_io.h	339;"	d
CYGARC_HAL_LPC2XXX_REG_SPI_SPCR_MSTR	lpc2xxx/var/v3_0/include/var_io.h	338;"	d
CYGARC_HAL_LPC2XXX_REG_SPI_SPCR_SPIE	lpc2xxx/var/v3_0/include/var_io.h	340;"	d
CYGARC_HAL_LPC2XXX_REG_SPI_SPDR	lpc2xxx/var/v3_0/include/var_io.h	347;"	d
CYGARC_HAL_LPC2XXX_REG_SPI_SPINT	lpc2xxx/var/v3_0/include/var_io.h	349;"	d
CYGARC_HAL_LPC2XXX_REG_SPI_SPSR	lpc2xxx/var/v3_0/include/var_io.h	341;"	d
CYGARC_HAL_LPC2XXX_REG_SPI_SPSR_ABRT	lpc2xxx/var/v3_0/include/var_io.h	342;"	d
CYGARC_HAL_LPC2XXX_REG_SPI_SPSR_MODF	lpc2xxx/var/v3_0/include/var_io.h	343;"	d
CYGARC_HAL_LPC2XXX_REG_SPI_SPSR_ROVR	lpc2xxx/var/v3_0/include/var_io.h	344;"	d
CYGARC_HAL_LPC2XXX_REG_SPI_SPSR_SPIF	lpc2xxx/var/v3_0/include/var_io.h	346;"	d
CYGARC_HAL_LPC2XXX_REG_SPI_SPSR_WCOL	lpc2xxx/var/v3_0/include/var_io.h	345;"	d
CYGARC_HAL_LPC2XXX_REG_TIMER0_BASE	lpc2xxx/var/v3_0/include/var_io.h	94;"	d
CYGARC_HAL_LPC2XXX_REG_TIMER1_BASE	lpc2xxx/var/v3_0/include/var_io.h	95;"	d
CYGARC_HAL_LPC2XXX_REG_TxCCR	lpc2xxx/var/v3_0/include/var_io.h	130;"	d
CYGARC_HAL_LPC2XXX_REG_TxCCR_INT_CR0	lpc2xxx/var/v3_0/include/var_io.h	133;"	d
CYGARC_HAL_LPC2XXX_REG_TxCCR_INT_CR0_FALL	lpc2xxx/var/v3_0/include/var_io.h	132;"	d
CYGARC_HAL_LPC2XXX_REG_TxCCR_INT_CR0_RISE	lpc2xxx/var/v3_0/include/var_io.h	131;"	d
CYGARC_HAL_LPC2XXX_REG_TxCCR_INT_CR1	lpc2xxx/var/v3_0/include/var_io.h	136;"	d
CYGARC_HAL_LPC2XXX_REG_TxCCR_INT_CR1_FALL	lpc2xxx/var/v3_0/include/var_io.h	135;"	d
CYGARC_HAL_LPC2XXX_REG_TxCCR_INT_CR1_RISE	lpc2xxx/var/v3_0/include/var_io.h	134;"	d
CYGARC_HAL_LPC2XXX_REG_TxCCR_INT_CR2	lpc2xxx/var/v3_0/include/var_io.h	139;"	d
CYGARC_HAL_LPC2XXX_REG_TxCCR_INT_CR2_FALL	lpc2xxx/var/v3_0/include/var_io.h	138;"	d
CYGARC_HAL_LPC2XXX_REG_TxCCR_INT_CR2_RISE	lpc2xxx/var/v3_0/include/var_io.h	137;"	d
CYGARC_HAL_LPC2XXX_REG_TxCCR_INT_CR3	lpc2xxx/var/v3_0/include/var_io.h	142;"	d
CYGARC_HAL_LPC2XXX_REG_TxCCR_INT_CR3_FALL	lpc2xxx/var/v3_0/include/var_io.h	141;"	d
CYGARC_HAL_LPC2XXX_REG_TxCCR_INT_CR3_RISE	lpc2xxx/var/v3_0/include/var_io.h	140;"	d
CYGARC_HAL_LPC2XXX_REG_TxCR0	lpc2xxx/var/v3_0/include/var_io.h	143;"	d
CYGARC_HAL_LPC2XXX_REG_TxCR1	lpc2xxx/var/v3_0/include/var_io.h	144;"	d
CYGARC_HAL_LPC2XXX_REG_TxCR2	lpc2xxx/var/v3_0/include/var_io.h	145;"	d
CYGARC_HAL_LPC2XXX_REG_TxCR3	lpc2xxx/var/v3_0/include/var_io.h	146;"	d
CYGARC_HAL_LPC2XXX_REG_TxEMR	lpc2xxx/var/v3_0/include/var_io.h	147;"	d
CYGARC_HAL_LPC2XXX_REG_TxEMR_EM0	lpc2xxx/var/v3_0/include/var_io.h	148;"	d
CYGARC_HAL_LPC2XXX_REG_TxEMR_EM1	lpc2xxx/var/v3_0/include/var_io.h	149;"	d
CYGARC_HAL_LPC2XXX_REG_TxEMR_EM2	lpc2xxx/var/v3_0/include/var_io.h	150;"	d
CYGARC_HAL_LPC2XXX_REG_TxEMR_EM3	lpc2xxx/var/v3_0/include/var_io.h	151;"	d
CYGARC_HAL_LPC2XXX_REG_TxIR	lpc2xxx/var/v3_0/include/var_io.h	98;"	d
CYGARC_HAL_LPC2XXX_REG_TxIR_CR0	lpc2xxx/var/v3_0/include/var_io.h	103;"	d
CYGARC_HAL_LPC2XXX_REG_TxIR_CR1	lpc2xxx/var/v3_0/include/var_io.h	104;"	d
CYGARC_HAL_LPC2XXX_REG_TxIR_CR2	lpc2xxx/var/v3_0/include/var_io.h	105;"	d
CYGARC_HAL_LPC2XXX_REG_TxIR_CR3	lpc2xxx/var/v3_0/include/var_io.h	106;"	d
CYGARC_HAL_LPC2XXX_REG_TxIR_MR0	lpc2xxx/var/v3_0/include/var_io.h	99;"	d
CYGARC_HAL_LPC2XXX_REG_TxIR_MR1	lpc2xxx/var/v3_0/include/var_io.h	100;"	d
CYGARC_HAL_LPC2XXX_REG_TxIR_MR2	lpc2xxx/var/v3_0/include/var_io.h	101;"	d
CYGARC_HAL_LPC2XXX_REG_TxIR_MR3	lpc2xxx/var/v3_0/include/var_io.h	102;"	d
CYGARC_HAL_LPC2XXX_REG_TxMCR	lpc2xxx/var/v3_0/include/var_io.h	113;"	d
CYGARC_HAL_LPC2XXX_REG_TxMCR_MR0_INT	lpc2xxx/var/v3_0/include/var_io.h	114;"	d
CYGARC_HAL_LPC2XXX_REG_TxMCR_MR0_RESET	lpc2xxx/var/v3_0/include/var_io.h	115;"	d
CYGARC_HAL_LPC2XXX_REG_TxMCR_MR0_STOP	lpc2xxx/var/v3_0/include/var_io.h	116;"	d
CYGARC_HAL_LPC2XXX_REG_TxMCR_MR1_INT	lpc2xxx/var/v3_0/include/var_io.h	117;"	d
CYGARC_HAL_LPC2XXX_REG_TxMCR_MR1_RESET	lpc2xxx/var/v3_0/include/var_io.h	118;"	d
CYGARC_HAL_LPC2XXX_REG_TxMCR_MR1_STOP	lpc2xxx/var/v3_0/include/var_io.h	119;"	d
CYGARC_HAL_LPC2XXX_REG_TxMCR_MR2_INT	lpc2xxx/var/v3_0/include/var_io.h	120;"	d
CYGARC_HAL_LPC2XXX_REG_TxMCR_MR2_RESET	lpc2xxx/var/v3_0/include/var_io.h	121;"	d
CYGARC_HAL_LPC2XXX_REG_TxMCR_MR2_STOP	lpc2xxx/var/v3_0/include/var_io.h	122;"	d
CYGARC_HAL_LPC2XXX_REG_TxMCR_MR3_INT	lpc2xxx/var/v3_0/include/var_io.h	123;"	d
CYGARC_HAL_LPC2XXX_REG_TxMCR_MR3_RESET	lpc2xxx/var/v3_0/include/var_io.h	124;"	d
CYGARC_HAL_LPC2XXX_REG_TxMCR_MR3_STOP	lpc2xxx/var/v3_0/include/var_io.h	125;"	d
CYGARC_HAL_LPC2XXX_REG_TxMR0	lpc2xxx/var/v3_0/include/var_io.h	126;"	d
CYGARC_HAL_LPC2XXX_REG_TxMR1	lpc2xxx/var/v3_0/include/var_io.h	127;"	d
CYGARC_HAL_LPC2XXX_REG_TxMR2	lpc2xxx/var/v3_0/include/var_io.h	128;"	d
CYGARC_HAL_LPC2XXX_REG_TxMR3	lpc2xxx/var/v3_0/include/var_io.h	129;"	d
CYGARC_HAL_LPC2XXX_REG_TxPC	lpc2xxx/var/v3_0/include/var_io.h	112;"	d
CYGARC_HAL_LPC2XXX_REG_TxPR	lpc2xxx/var/v3_0/include/var_io.h	111;"	d
CYGARC_HAL_LPC2XXX_REG_TxTC	lpc2xxx/var/v3_0/include/var_io.h	110;"	d
CYGARC_HAL_LPC2XXX_REG_TxTCR	lpc2xxx/var/v3_0/include/var_io.h	107;"	d
CYGARC_HAL_LPC2XXX_REG_TxTCR_CTR_ENABLE	lpc2xxx/var/v3_0/include/var_io.h	108;"	d
CYGARC_HAL_LPC2XXX_REG_TxTCR_CTR_RESET	lpc2xxx/var/v3_0/include/var_io.h	109;"	d
CYGARC_HAL_LPC2XXX_REG_U1IER_RXMS_INT	lpc2xxx/var/v3_0/include/var_io.h	167;"	d
CYGARC_HAL_LPC2XXX_REG_U1MCR	lpc2xxx/var/v3_0/include/var_io.h	203;"	d
CYGARC_HAL_LPC2XXX_REG_U1MCR_DTR	lpc2xxx/var/v3_0/include/var_io.h	204;"	d
CYGARC_HAL_LPC2XXX_REG_U1MCR_LOOPBACK	lpc2xxx/var/v3_0/include/var_io.h	206;"	d
CYGARC_HAL_LPC2XXX_REG_U1MCR_RTS	lpc2xxx/var/v3_0/include/var_io.h	205;"	d
CYGARC_HAL_LPC2XXX_REG_U1MSR	lpc2xxx/var/v3_0/include/var_io.h	219;"	d
CYGARC_HAL_LPC2XXX_REG_U1MSR_CTS	lpc2xxx/var/v3_0/include/var_io.h	224;"	d
CYGARC_HAL_LPC2XXX_REG_U1MSR_DCD	lpc2xxx/var/v3_0/include/var_io.h	227;"	d
CYGARC_HAL_LPC2XXX_REG_U1MSR_DCTS	lpc2xxx/var/v3_0/include/var_io.h	220;"	d
CYGARC_HAL_LPC2XXX_REG_U1MSR_DDCD	lpc2xxx/var/v3_0/include/var_io.h	223;"	d
CYGARC_HAL_LPC2XXX_REG_U1MSR_DDSR	lpc2xxx/var/v3_0/include/var_io.h	221;"	d
CYGARC_HAL_LPC2XXX_REG_U1MSR_DSR	lpc2xxx/var/v3_0/include/var_io.h	225;"	d
CYGARC_HAL_LPC2XXX_REG_U1MSR_RI	lpc2xxx/var/v3_0/include/var_io.h	226;"	d
CYGARC_HAL_LPC2XXX_REG_U1MSR_RI_FALL	lpc2xxx/var/v3_0/include/var_io.h	222;"	d
CYGARC_HAL_LPC2XXX_REG_UART0_BASE	lpc2xxx/var/v3_0/include/var_io.h	156;"	d
CYGARC_HAL_LPC2XXX_REG_UART1_BASE	lpc2xxx/var/v3_0/include/var_io.h	157;"	d
CYGARC_HAL_LPC2XXX_REG_UxDLL	lpc2xxx/var/v3_0/include/var_io.h	162;"	d
CYGARC_HAL_LPC2XXX_REG_UxDLM	lpc2xxx/var/v3_0/include/var_io.h	168;"	d
CYGARC_HAL_LPC2XXX_REG_UxFCR	lpc2xxx/var/v3_0/include/var_io.h	177;"	d
CYGARC_HAL_LPC2XXX_REG_UxFCR_FIFO_ENA	lpc2xxx/var/v3_0/include/var_io.h	178;"	d
CYGARC_HAL_LPC2XXX_REG_UxFCR_RX_FIFO_RESET	lpc2xxx/var/v3_0/include/var_io.h	179;"	d
CYGARC_HAL_LPC2XXX_REG_UxFCR_RX_TRIGGER_0	lpc2xxx/var/v3_0/include/var_io.h	181;"	d
CYGARC_HAL_LPC2XXX_REG_UxFCR_RX_TRIGGER_1	lpc2xxx/var/v3_0/include/var_io.h	182;"	d
CYGARC_HAL_LPC2XXX_REG_UxFCR_RX_TRIGGER_2	lpc2xxx/var/v3_0/include/var_io.h	183;"	d
CYGARC_HAL_LPC2XXX_REG_UxFCR_RX_TRIGGER_3	lpc2xxx/var/v3_0/include/var_io.h	184;"	d
CYGARC_HAL_LPC2XXX_REG_UxFCR_TX_FIFO_RESET	lpc2xxx/var/v3_0/include/var_io.h	180;"	d
CYGARC_HAL_LPC2XXX_REG_UxIER	lpc2xxx/var/v3_0/include/var_io.h	163;"	d
CYGARC_HAL_LPC2XXX_REG_UxIER_RXDATA_INT	lpc2xxx/var/v3_0/include/var_io.h	164;"	d
CYGARC_HAL_LPC2XXX_REG_UxIER_RXLS_INT	lpc2xxx/var/v3_0/include/var_io.h	166;"	d
CYGARC_HAL_LPC2XXX_REG_UxIER_THRE_INT	lpc2xxx/var/v3_0/include/var_io.h	165;"	d
CYGARC_HAL_LPC2XXX_REG_UxIIR	lpc2xxx/var/v3_0/include/var_io.h	170;"	d
CYGARC_HAL_LPC2XXX_REG_UxIIR_FIFOS	lpc2xxx/var/v3_0/include/var_io.h	175;"	d
CYGARC_HAL_LPC2XXX_REG_UxIIR_IIR0	lpc2xxx/var/v3_0/include/var_io.h	171;"	d
CYGARC_HAL_LPC2XXX_REG_UxIIR_IIR1	lpc2xxx/var/v3_0/include/var_io.h	172;"	d
CYGARC_HAL_LPC2XXX_REG_UxIIR_IIR2	lpc2xxx/var/v3_0/include/var_io.h	173;"	d
CYGARC_HAL_LPC2XXX_REG_UxIIR_IIR3	lpc2xxx/var/v3_0/include/var_io.h	174;"	d
CYGARC_HAL_LPC2XXX_REG_UxLCR	lpc2xxx/var/v3_0/include/var_io.h	186;"	d
CYGARC_HAL_LPC2XXX_REG_UxLCR_BREAK_ENA	lpc2xxx/var/v3_0/include/var_io.h	198;"	d
CYGARC_HAL_LPC2XXX_REG_UxLCR_DLAB	lpc2xxx/var/v3_0/include/var_io.h	199;"	d
CYGARC_HAL_LPC2XXX_REG_UxLCR_PARITY_ENA	lpc2xxx/var/v3_0/include/var_io.h	193;"	d
CYGARC_HAL_LPC2XXX_REG_UxLCR_PARITY_EVEN	lpc2xxx/var/v3_0/include/var_io.h	195;"	d
CYGARC_HAL_LPC2XXX_REG_UxLCR_PARITY_ODD	lpc2xxx/var/v3_0/include/var_io.h	194;"	d
CYGARC_HAL_LPC2XXX_REG_UxLCR_PARITY_ONE	lpc2xxx/var/v3_0/include/var_io.h	196;"	d
CYGARC_HAL_LPC2XXX_REG_UxLCR_PARITY_ZERO	lpc2xxx/var/v3_0/include/var_io.h	197;"	d
CYGARC_HAL_LPC2XXX_REG_UxLCR_STOP_1	lpc2xxx/var/v3_0/include/var_io.h	191;"	d
CYGARC_HAL_LPC2XXX_REG_UxLCR_STOP_2	lpc2xxx/var/v3_0/include/var_io.h	192;"	d
CYGARC_HAL_LPC2XXX_REG_UxLCR_WORD_LENGTH_5	lpc2xxx/var/v3_0/include/var_io.h	187;"	d
CYGARC_HAL_LPC2XXX_REG_UxLCR_WORD_LENGTH_6	lpc2xxx/var/v3_0/include/var_io.h	188;"	d
CYGARC_HAL_LPC2XXX_REG_UxLCR_WORD_LENGTH_7	lpc2xxx/var/v3_0/include/var_io.h	189;"	d
CYGARC_HAL_LPC2XXX_REG_UxLCR_WORD_LENGTH_8	lpc2xxx/var/v3_0/include/var_io.h	190;"	d
CYGARC_HAL_LPC2XXX_REG_UxLSR	lpc2xxx/var/v3_0/include/var_io.h	208;"	d
CYGARC_HAL_LPC2XXX_REG_UxLSR_BI	lpc2xxx/var/v3_0/include/var_io.h	213;"	d
CYGARC_HAL_LPC2XXX_REG_UxLSR_FE	lpc2xxx/var/v3_0/include/var_io.h	212;"	d
CYGARC_HAL_LPC2XXX_REG_UxLSR_OE	lpc2xxx/var/v3_0/include/var_io.h	210;"	d
CYGARC_HAL_LPC2XXX_REG_UxLSR_PE	lpc2xxx/var/v3_0/include/var_io.h	211;"	d
CYGARC_HAL_LPC2XXX_REG_UxLSR_RDR	lpc2xxx/var/v3_0/include/var_io.h	209;"	d
CYGARC_HAL_LPC2XXX_REG_UxLSR_RX_FIFO_ERR	lpc2xxx/var/v3_0/include/var_io.h	216;"	d
CYGARC_HAL_LPC2XXX_REG_UxLSR_TEMT	lpc2xxx/var/v3_0/include/var_io.h	215;"	d
CYGARC_HAL_LPC2XXX_REG_UxLSR_THRE	lpc2xxx/var/v3_0/include/var_io.h	214;"	d
CYGARC_HAL_LPC2XXX_REG_UxRBR	lpc2xxx/var/v3_0/include/var_io.h	160;"	d
CYGARC_HAL_LPC2XXX_REG_UxSCR	lpc2xxx/var/v3_0/include/var_io.h	229;"	d
CYGARC_HAL_LPC2XXX_REG_UxTHR	lpc2xxx/var/v3_0/include/var_io.h	161;"	d
CYGARC_HAL_LPC2XXX_REG_VICDEFVECTADDR	lpc2xxx/var/v3_0/include/var_io.h	549;"	d
CYGARC_HAL_LPC2XXX_REG_VICFIQSTAT	lpc2xxx/var/v3_0/include/var_io.h	540;"	d
CYGARC_HAL_LPC2XXX_REG_VICINTENABLE	lpc2xxx/var/v3_0/include/var_io.h	543;"	d
CYGARC_HAL_LPC2XXX_REG_VICINTENCLEAR	lpc2xxx/var/v3_0/include/var_io.h	544;"	d
CYGARC_HAL_LPC2XXX_REG_VICINTSELECT	lpc2xxx/var/v3_0/include/var_io.h	542;"	d
CYGARC_HAL_LPC2XXX_REG_VICIRQSTAT	lpc2xxx/var/v3_0/include/var_io.h	539;"	d
CYGARC_HAL_LPC2XXX_REG_VICPROTECTION	lpc2xxx/var/v3_0/include/var_io.h	547;"	d
CYGARC_HAL_LPC2XXX_REG_VICRAWINTR	lpc2xxx/var/v3_0/include/var_io.h	541;"	d
CYGARC_HAL_LPC2XXX_REG_VICSOFTINT	lpc2xxx/var/v3_0/include/var_io.h	545;"	d
CYGARC_HAL_LPC2XXX_REG_VICSOFTINTCLEAR	lpc2xxx/var/v3_0/include/var_io.h	546;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTADDR	lpc2xxx/var/v3_0/include/var_io.h	548;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTADDR0	lpc2xxx/var/v3_0/include/var_io.h	551;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTADDR1	lpc2xxx/var/v3_0/include/var_io.h	552;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTADDR10	lpc2xxx/var/v3_0/include/var_io.h	561;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTADDR11	lpc2xxx/var/v3_0/include/var_io.h	562;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTADDR12	lpc2xxx/var/v3_0/include/var_io.h	563;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTADDR13	lpc2xxx/var/v3_0/include/var_io.h	564;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTADDR14	lpc2xxx/var/v3_0/include/var_io.h	565;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTADDR15	lpc2xxx/var/v3_0/include/var_io.h	566;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTADDR2	lpc2xxx/var/v3_0/include/var_io.h	553;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTADDR3	lpc2xxx/var/v3_0/include/var_io.h	554;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTADDR4	lpc2xxx/var/v3_0/include/var_io.h	555;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTADDR5	lpc2xxx/var/v3_0/include/var_io.h	556;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTADDR6	lpc2xxx/var/v3_0/include/var_io.h	557;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTADDR7	lpc2xxx/var/v3_0/include/var_io.h	558;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTADDR8	lpc2xxx/var/v3_0/include/var_io.h	559;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTADDR9	lpc2xxx/var/v3_0/include/var_io.h	560;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTCNTL0	lpc2xxx/var/v3_0/include/var_io.h	568;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTCNTL1	lpc2xxx/var/v3_0/include/var_io.h	569;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTCNTL10	lpc2xxx/var/v3_0/include/var_io.h	578;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTCNTL11	lpc2xxx/var/v3_0/include/var_io.h	579;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTCNTL12	lpc2xxx/var/v3_0/include/var_io.h	580;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTCNTL13	lpc2xxx/var/v3_0/include/var_io.h	581;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTCNTL14	lpc2xxx/var/v3_0/include/var_io.h	582;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTCNTL15	lpc2xxx/var/v3_0/include/var_io.h	583;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTCNTL2	lpc2xxx/var/v3_0/include/var_io.h	570;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTCNTL3	lpc2xxx/var/v3_0/include/var_io.h	571;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTCNTL4	lpc2xxx/var/v3_0/include/var_io.h	572;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTCNTL5	lpc2xxx/var/v3_0/include/var_io.h	573;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTCNTL6	lpc2xxx/var/v3_0/include/var_io.h	574;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTCNTL7	lpc2xxx/var/v3_0/include/var_io.h	575;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTCNTL8	lpc2xxx/var/v3_0/include/var_io.h	576;"	d
CYGARC_HAL_LPC2XXX_REG_VICVECTCNTL9	lpc2xxx/var/v3_0/include/var_io.h	577;"	d
CYGARC_HAL_LPC2XXX_REG_VIC_BASE	lpc2xxx/var/v3_0/include/var_io.h	535;"	d
CYGARC_HAL_LPC2XXX_REG_VPBDIV	lpc2xxx/var/v3_0/include/var_io.h	497;"	d
CYGARC_HAL_LPC2XXX_REG_WDFEED	lpc2xxx/var/v3_0/include/var_io.h	86;"	d
CYGARC_HAL_LPC2XXX_REG_WDFEED_MAGIC1	lpc2xxx/var/v3_0/include/var_io.h	87;"	d
CYGARC_HAL_LPC2XXX_REG_WDFEED_MAGIC2	lpc2xxx/var/v3_0/include/var_io.h	88;"	d
CYGARC_HAL_LPC2XXX_REG_WDMOD	lpc2xxx/var/v3_0/include/var_io.h	80;"	d
CYGARC_HAL_LPC2XXX_REG_WDMOD_WDEN	lpc2xxx/var/v3_0/include/var_io.h	81;"	d
CYGARC_HAL_LPC2XXX_REG_WDMOD_WDINT	lpc2xxx/var/v3_0/include/var_io.h	84;"	d
CYGARC_HAL_LPC2XXX_REG_WDMOD_WDRESET	lpc2xxx/var/v3_0/include/var_io.h	82;"	d
CYGARC_HAL_LPC2XXX_REG_WDMOD_WDTOF	lpc2xxx/var/v3_0/include/var_io.h	83;"	d
CYGARC_HAL_LPC2XXX_REG_WDTC	lpc2xxx/var/v3_0/include/var_io.h	85;"	d
CYGARC_HAL_LPC2XXX_REG_WDTV	lpc2xxx/var/v3_0/include/var_io.h	89;"	d
CYGARC_HAL_LPC2XXX_REG_WD_BASE	lpc2xxx/var/v3_0/include/var_io.h	77;"	d
CYGARC_HAL_MMU_OFF	arch/v3_0/src/redboot_linux_exec.c	124;"	d	file:
CYGARC_HAL_MMU_OFF	xscale/cores/v3_0/include/hal_xscale.h	123;"	d
CYGARC_HAL_MMU_OFF	xscale/iop310/v3_0/include/hal_iop310.h	660;"	d
CYGARC_HAL_MMU_OFF_X	arch/v3_0/src/redboot_linux_exec.c	131;"	d	file:
CYGARC_HAL_MMU_OFF_X	xscale/cores/v3_0/include/hal_xscale.h	128;"	d
CYGARC_HAL_RESTORE_GP	arch/v3_0/include/hal_arch.h	415;"	d
CYGARC_HAL_SAVE_GP	arch/v3_0/include/hal_arch.h	414;"	d
CYGARC_JMP_BUF_SIZE	arch/v3_0/include/hal_arch.h	357;"	d
CYGARC_P2ALIGNMENT	arch/v3_0/include/basetype.h	81;"	d
CYGARC_PCI_DMA_ADDRESS	xscale/uE250/v3_0/include/plf_io.h	236;"	d
CYGARC_PHYSICAL_ADDRESS	aim711/v3_0/include/plf_io.h	401;"	d
CYGARC_PHYSICAL_ADDRESS	arch/v3_0/src/redboot_linux_exec.c	79;"	d	file:
CYGARC_PHYSICAL_ADDRESS	arm9/aaed2000/v3_0/include/plf_io.h	60;"	d
CYGARC_PHYSICAL_ADDRESS	arm9/excalibur/v3_0/include/plf_io.h	58;"	d
CYGARC_PHYSICAL_ADDRESS	arm9/innovator/v3_0/include/plf_io.h	71;"	d
CYGARC_PHYSICAL_ADDRESS	arm9/smdk2410/v3_0/include/plf_io.h	58;"	d
CYGARC_PHYSICAL_ADDRESS	at91/at91sam7s/v3_0/include/plf_io.h	56;"	d
CYGARC_PHYSICAL_ADDRESS	at91/jtst/v3_0/include/plf_io.h	55;"	d
CYGARC_PHYSICAL_ADDRESS	e7t/v3_0/include/plf_io.h	246;"	d
CYGARC_PHYSICAL_ADDRESS	ebsa285/v3_0/include/plf_io.h	66;"	d
CYGARC_PHYSICAL_ADDRESS	edb7xxx/v3_0/include/plf_io.h	62;"	d
CYGARC_PHYSICAL_ADDRESS	integrator/v3_0/include/plf_io.h	246;"	d
CYGARC_PHYSICAL_ADDRESS	lpc2xxx/var/v3_0/include/var_io.h	68;"	d
CYGARC_PHYSICAL_ADDRESS	mac7100/mac7100evb/v3_0/include/plf_io.h	56;"	d
CYGARC_PHYSICAL_ADDRESS	mac7100/mace1/v3_0/include/plf_io.h	56;"	d
CYGARC_PHYSICAL_ADDRESS	pid/v3_0/include/plf_io.h	59;"	d
CYGARC_PHYSICAL_ADDRESS	sa11x0/var/v3_0/include/var_io.h	62;"	d
CYGARC_PHYSICAL_ADDRESS	snds/v3_0/include/plf_io.h	285;"	d
CYGARC_PHYSICAL_ADDRESS	xscale/iop310/v3_0/include/var_io.h	166;"	d
CYGARC_PHYSICAL_ADDRESS	xscale/iq80321/v3_0/include/plf_io.h	159;"	d
CYGARC_PHYSICAL_ADDRESS	xscale/ixp425/v3_0/include/var_io.h	137;"	d
CYGARC_PHYSICAL_ADDRESS	xscale/picasso/v3_0/include/plf_io.h	225;"	d
CYGARC_PHYSICAL_ADDRESS	xscale/picasso/v3_0/include/plf_io.h	226;"	d
CYGARC_PHYSICAL_ADDRESS	xscale/pxa2x0/v3_0/include/var_io.h	54;"	d
CYGARC_PHYSICAL_ADDRESS	xscale/uE250/v3_0/include/plf_io.h	225;"	d
CYGARC_PHYSICAL_ADDRESS	xscale/uE250/v3_0/include/plf_io.h	226;"	d
CYGARC_PHYSICAL_ADDRESS	xscale/verde/v3_0/include/var_io.h	107;"	d
CYGARC_REG_WATCHDOG_BASE	aeb/v3_0/src/aeb_misc.c	431;"	d	file:
CYGARC_REG_WATCHDOG_WDCNTR	aeb/v3_0/src/aeb_misc.c	433;"	d	file:
CYGARC_REG_WATCHDOG_WDCTLR	aeb/v3_0/src/aeb_misc.c	432;"	d	file:
CYGARC_REG_WATCHDOG_WDCTLR_EN	aeb/v3_0/src/aeb_misc.c	436;"	d	file:
CYGARC_REG_WATCHDOG_WDCTLR_FRZ	aeb/v3_0/src/aeb_misc.c	440;"	d	file:
CYGARC_REG_WATCHDOG_WDCTLR_RSP_ER	aeb/v3_0/src/aeb_misc.c	438;"	d	file:
CYGARC_REG_WATCHDOG_WDCTLR_RSP_NMF	aeb/v3_0/src/aeb_misc.c	437;"	d	file:
CYGARC_REG_WATCHDOG_WDCTLR_RSP_SR	aeb/v3_0/src/aeb_misc.c	439;"	d	file:
CYGARC_REG_WATCHDOG_WDCTLR_TOP_17	aeb/v3_0/src/aeb_misc.c	443;"	d	file:
CYGARC_REG_WATCHDOG_WDCTLR_TOP_17_P	aeb/v3_0/src/aeb_misc.c	444;"	d	file:
CYGARC_REG_WATCHDOG_WDCTLR_TOP_25	aeb/v3_0/src/aeb_misc.c	446;"	d	file:
CYGARC_REG_WATCHDOG_WDCTLR_TOP_25_P	aeb/v3_0/src/aeb_misc.c	447;"	d	file:
CYGARC_REG_WATCHDOG_WDCTLR_TOP_MASK	aeb/v3_0/src/aeb_misc.c	441;"	d	file:
CYGARC_STUB_REGISTER_ACCESS_DEFINED	arch/v3_0/include/arm_stub.h	65;"	d
CYGARC_UNCACHED_ADDRESS	lpc2xxx/var/v3_0/include/var_io.h	65;"	d
CYGARC_UNCACHED_ADDRESS	xscale/iop310/v3_0/include/var_io.h	153;"	d
CYGARC_UNCACHED_ADDRESS	xscale/iq80321/v3_0/include/plf_io.h	136;"	d
CYGARC_UNCACHED_ADDRESS	xscale/iq80321/v3_0/include/plf_io.h	139;"	d
CYGARC_UNCACHED_ADDRESS	xscale/ixdp425/v3_0/include/plf_io.h	61;"	d
CYGARC_UNCACHED_ADDRESS	xscale/ixp425/v3_0/include/var_io.h	141;"	d
CYGARC_UNCACHED_ADDRESS	xscale/picasso/v3_0/include/plf_io.h	211;"	d
CYGARC_UNCACHED_ADDRESS	xscale/uE250/v3_0/include/plf_io.h	211;"	d
CYGARC_VIRTUAL_ADDRESS	arm9/aaed2000/v3_0/include/plf_io.h	70;"	d
CYGARC_VIRTUAL_ADDRESS	lpc2xxx/var/v3_0/include/var_io.h	71;"	d
CYGARC_VIRTUAL_ADDRESS	xscale/iq80321/v3_0/include/plf_io.h	171;"	d
CYGARC_VIRTUAL_ADDRESS	xscale/iq80321/v3_0/include/plf_io.h	173;"	d
CYGARC_VIRTUAL_ADDRESS	xscale/picasso/v3_0/include/plf_io.h	235;"	d
CYGARC_VIRTUAL_ADDRESS	xscale/uE250/v3_0/include/plf_io.h	235;"	d
CYGARC_VIRT_TO_BUS	xscale/iop310/v3_0/include/var_io.h	157;"	d
CYGARC_VIRT_TO_BUS	xscale/iq80321/v3_0/include/plf_io.h	143;"	d
CYGARC_VIRT_TO_BUS	xscale/ixp425/v3_0/include/var_io.h	147;"	d
CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS	ebsa285/v3_0/src/hal_diag.c	328;"	d	file:
CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS	edb7xxx/v3_0/src/hal_diag.c	361;"	d	file:
CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS	sa11x0/var/v3_0/src/hal_diag.c	391;"	d	file:
CYGHWR_HAL_ARM_ARM926EJ_CLEAN_DCACHE	arm9/var/v3_0/include/hal_cache.h	131;"	d
CYGHWR_HAL_ARM_ARM9_ALT_CLEAN_DCACHE	arm9/var/v3_0/include/hal_cache.h	116;"	d
CYGHWR_HAL_ARM_ARM9_CLEAN_DCACHE_INDEX	arm9/var/v3_0/include/hal_cache.h	146;"	d
CYGHWR_HAL_ARM_ARM9_CLEAN_DCACHE_INDEX	arm9/var/v3_0/include/hal_cache.h	163;"	d
CYGHWR_HAL_ARM_ARM9_CLEAN_DCACHE_INDEX	arm9/var/v3_0/include/hal_cache.h	82;"	d
CYGHWR_HAL_ARM_ARM9_CLEAN_DCACHE_INDEX	arm9/var/v3_0/include/hal_cache.h	99;"	d
CYGHWR_HAL_ARM_ARM9_CLEAN_DCACHE_INDEX_LIMIT	arm9/var/v3_0/include/hal_cache.h	101;"	d
CYGHWR_HAL_ARM_ARM9_CLEAN_DCACHE_INDEX_LIMIT	arm9/var/v3_0/include/hal_cache.h	148;"	d
CYGHWR_HAL_ARM_ARM9_CLEAN_DCACHE_INDEX_LIMIT	arm9/var/v3_0/include/hal_cache.h	165;"	d
CYGHWR_HAL_ARM_ARM9_CLEAN_DCACHE_INDEX_LIMIT	arm9/var/v3_0/include/hal_cache.h	84;"	d
CYGHWR_HAL_ARM_ARM9_CLEAN_DCACHE_INDEX_STEP	arm9/var/v3_0/include/hal_cache.h	100;"	d
CYGHWR_HAL_ARM_ARM9_CLEAN_DCACHE_INDEX_STEP	arm9/var/v3_0/include/hal_cache.h	147;"	d
CYGHWR_HAL_ARM_ARM9_CLEAN_DCACHE_INDEX_STEP	arm9/var/v3_0/include/hal_cache.h	164;"	d
CYGHWR_HAL_ARM_ARM9_CLEAN_DCACHE_INDEX_STEP	arm9/var/v3_0/include/hal_cache.h	83;"	d
CYGHWR_HAL_ARM_HAS_MMU	arm9/aaed2000/v3_0/include/hal_platform_setup.h	64;"	d
CYGHWR_HAL_ARM_HAS_MMU	arm9/excalibur/v3_0/include/hal_platform_setup.h	68;"	d
CYGHWR_HAL_ARM_HAS_MMU	arm9/innovator/v3_0/include/hal_platform_setup.h	67;"	d
CYGHWR_HAL_ARM_HAS_MMU	arm9/smdk2410/v3_0/include/hal_platform_setup.h	92;"	d
CYGHWR_HAL_ARM_HAS_MMU	edb7xxx/v3_0/include/hal_platform_setup.h	62;"	d
CYGHWR_HAL_ARM_HAS_MMU	sa11x0/assabet/v3_0/include/hal_platform_setup.h	66;"	d
CYGHWR_HAL_ARM_HAS_MMU	sa11x0/brutus/v3_0/include/hal_platform_setup.h	65;"	d
CYGHWR_HAL_ARM_HAS_MMU	sa11x0/cerf/v3_0/include/hal_platform_setup.h	66;"	d
CYGHWR_HAL_ARM_HAS_MMU	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	66;"	d
CYGHWR_HAL_ARM_HAS_MMU	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	66;"	d
CYGHWR_HAL_ARM_HAS_MMU	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	66;"	d
CYGHWR_HAL_ARM_HAS_MMU	sa11x0/nano/v3_0/include/hal_platform_setup.h	66;"	d
CYGHWR_HAL_ARM_HAS_MMU	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	65;"	d
CYGHWR_HAL_ARM_HAS_MMU	xscale/grg/v3_0/include/hal_platform_setup.h	86;"	d
CYGHWR_HAL_ARM_HAS_MMU	xscale/iq80321/v3_0/include/hal_platform_setup.h	69;"	d
CYGHWR_HAL_ARM_HAS_MMU	xscale/ixdp425/v3_0/include/hal_platform_setup.h	87;"	d
CYGHWR_HAL_ARM_HAS_MMU	xscale/mpc50/v3_0/include/hal_platform_setup.h	551;"	d
CYGHWR_HAL_ARM_HAS_MMU	xscale/picasso/v3_0/include/hal_platform_setup.h	86;"	d
CYGHWR_HAL_ARM_HAS_MMU	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	68;"	d
CYGHWR_HAL_ARM_HAS_MMU	xscale/uE250/v3_0/include/hal_platform_setup.h	86;"	d
CYGHWR_HAL_ARM_HAS_MMU	xscale/xsengine/v3_0/include/hal_platform_setup.h	98;"	d
CYGHWR_HAL_ARM_NANO_PCI_MEM_MAP_BASE	sa11x0/nano/v3_0/include/nano.h	109;"	d
CYGHWR_HAL_ARM_NANO_PCI_MEM_MAP_SIZE	sa11x0/nano/v3_0/include/nano.h	110;"	d
CYGHWR_HAL_GDB_PORT_VECTOR	sa11x0/var/v3_0/src/hal_diag.c	383;"	d	file:
CYGHWR_HAL_GDB_PORT_VECTOR	sa11x0/var/v3_0/src/hal_diag.c	386;"	d	file:
CYGHWR_HAL_GDB_PORT_VECTORS_MATCH	xscale/ixp425/v3_0/include/hal_var_ints.h	128;"	d
CYGHWR_HAL_ROM_VADDR	sa11x0/nano/v3_0/include/hal_platform_setup.h	68;"	d
CYGHWR_LED_MACRO	aim711/v3_0/include/hal_platform_setup.h	72;"	d
CYGHWR_LED_MACRO	arch/v3_0/src/vectors.S	/^#define CYGHWR_LED_MACRO$/;"	d
CYGHWR_LED_MACRO	arm9/excalibur/v3_0/include/hal_platform_setup.h	498;"	d
CYGHWR_LED_MACRO	at91/eb40a/v3_0/include/hal_platform_setup.h	81;"	d
CYGHWR_LED_MACRO	at91/eb42/v3_0/include/hal_platform_setup.h	95;"	d
CYGHWR_LED_MACRO	at91/eb55/v3_0/include/hal_platform_setup.h	94;"	d
CYGHWR_LED_MACRO	at91/phycore/v3_0/include/hal_platform_setup.h	88;"	d
CYGHWR_LED_MACRO	e7t/v3_0/include/hal_platform_setup.h	58;"	d
CYGHWR_LED_MACRO	ebsa285/v3_0/include/hal_platform_setup.h	75;"	d
CYGHWR_LED_MACRO	integrator/v3_0/include/hal_platform_setup.h	70;"	d
CYGHWR_LED_MACRO	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	128;"	d
CYGHWR_LED_MACRO	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	130;"	d
CYGHWR_LED_MACRO	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	202;"	d
CYGHWR_LED_MACRO	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	203;"	d
CYGHWR_LED_MACRO	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	201;"	d
CYGHWR_LED_MACRO	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	130;"	d
CYGHWR_LED_MACRO	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	100;"	d
CYGHWR_LED_MACRO	mac7100/mac7100evb/v3_0/include/hal_platform_setup.h	102;"	d
CYGHWR_LED_MACRO	mac7100/mace1/v3_0/include/hal_platform_setup.h	102;"	d
CYGHWR_LED_MACRO	pid/v3_0/include/hal_platform_setup.h	63;"	d
CYGHWR_LED_MACRO	sa11x0/brutus/v3_0/include/hal_platform_setup.h	106;"	d
CYGHWR_LED_MACRO	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	106;"	d
CYGHWR_LED_MACRO	snds/v3_0/include/hal_platform_setup.h	59;"	d
CYGHWR_LED_MACRO	xscale/grg/v3_0/include/hal_platform_setup.h	91;"	d
CYGHWR_LED_MACRO	xscale/iq80310/v3_0/include/hal_platform_setup.h	65;"	d
CYGHWR_LED_MACRO	xscale/iq80321/v3_0/include/hal_platform_setup.h	81;"	d
CYGHWR_LED_MACRO	xscale/ixdp425/v3_0/include/hal_platform_setup.h	92;"	d
CYGHWR_LED_MACRO	xscale/mpc50/v3_0/include/hal_platform_setup.h	528;"	d
CYGHWR_LED_MACRO	xscale/npwr/v3_0/include/hal_platform_setup.h	65;"	d
CYGHWR_LED_MACRO	xscale/npwr/v3_0/include/hal_platform_setup.h	79;"	d
CYGHWR_LED_MACRO	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	73;"	d
CYGHWR_REDBOOT_ARM_MACHINE_TYPE	arch/v3_0/src/redboot_linux_exec.c	85;"	d	file:
CYGHWR_REDBOOT_LINUX_ATAG_MEM	arch/v3_0/src/redboot_linux_exec.c	285;"	d	file:
CYGHWR_REDBOOT_LINUX_ATAG_MEM	edb7xxx/v3_0/include/plf_io.h	68;"	d
CYGINT_ISO_STDIO_FORMATTED_IO	sa11x0/ipaq/v3_0/src/lcd_support.c	74;"	d	file:
CYGMEM_REGION_fixed	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_post.h	13;"	d
CYGMEM_REGION_fixed	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_ram.h	13;"	d
CYGMEM_REGION_fixed_ATTR	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_post.h	15;"	d
CYGMEM_REGION_fixed_ATTR	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_ram.h	15;"	d
CYGMEM_REGION_fixed_SIZE	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_post.h	14;"	d
CYGMEM_REGION_fixed_SIZE	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_ram.h	14;"	d
CYGMEM_REGION_flash	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_rom.h	22;"	d
CYGMEM_REGION_flash_ATTR	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_rom.h	24;"	d
CYGMEM_REGION_flash_SIZE	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_rom.h	23;"	d
CYGMEM_REGION_lcd	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_ram.h	13;"	d
CYGMEM_REGION_lcd	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_romram.h	13;"	d
CYGMEM_REGION_lcd_ATTR	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_ram.h	15;"	d
CYGMEM_REGION_lcd_ATTR	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_romram.h	15;"	d
CYGMEM_REGION_lcd_SIZE	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_ram.h	14;"	d
CYGMEM_REGION_lcd_SIZE	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_romram.h	14;"	d
CYGMEM_REGION_ram	aeb/v3_0/include/pkgconf/mlt_arm_aebC_ram.h	10;"	d
CYGMEM_REGION_ram	aeb/v3_0/include/pkgconf/mlt_arm_aebC_rom.h	10;"	d
CYGMEM_REGION_ram	aeb/v3_0/include/pkgconf/mlt_arm_aeb_ram.h	10;"	d
CYGMEM_REGION_ram	aeb/v3_0/include/pkgconf/mlt_arm_aeb_rom.h	10;"	d
CYGMEM_REGION_ram	aim711/v3_0/include/pkgconf/mlt_arm_aim711_ram.h	8;"	d
CYGMEM_REGION_ram	aim711/v3_0/include/pkgconf/mlt_arm_aim711_rom.h	10;"	d
CYGMEM_REGION_ram	aim711/v3_0/include/pkgconf/mlt_arm_aim711_romram.h	8;"	d
CYGMEM_REGION_ram	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_ram.h	10;"	d
CYGMEM_REGION_ram	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_rom.h	10;"	d
CYGMEM_REGION_ram	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_romram.h	10;"	d
CYGMEM_REGION_ram	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_ram.h	10;"	d
CYGMEM_REGION_ram	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_redboot.h	10;"	d
CYGMEM_REGION_ram	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_rom.h	10;"	d
CYGMEM_REGION_ram	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_romram.h	10;"	d
CYGMEM_REGION_ram	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_ram.h	10;"	d
CYGMEM_REGION_ram	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_rom.h	10;"	d
CYGMEM_REGION_ram	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_sram.h	13;"	d
CYGMEM_REGION_ram	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_ram.h	10;"	d
CYGMEM_REGION_ram	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_rom.h	10;"	d
CYGMEM_REGION_ram	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_romram.h	10;"	d
CYGMEM_REGION_ram	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s128_rom.h	10;"	d
CYGMEM_REGION_ram	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s256_rom.h	10;"	d
CYGMEM_REGION_ram	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s32_rom.h	10;"	d
CYGMEM_REGION_ram	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s512_rom.h	10;"	d
CYGMEM_REGION_ram	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s64_rom.h	10;"	d
CYGMEM_REGION_ram	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se256_rom.h	10;"	d
CYGMEM_REGION_ram	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se32_rom.h	10;"	d
CYGMEM_REGION_ram	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se512_rom.h	10;"	d
CYGMEM_REGION_ram	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x128_rom.h	10;"	d
CYGMEM_REGION_ram	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x256_rom.h	10;"	d
CYGMEM_REGION_ram	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x512_rom.h	10;"	d
CYGMEM_REGION_ram	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_ram.h	13;"	d
CYGMEM_REGION_ram	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_rom.h	10;"	d
CYGMEM_REGION_ram	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_romram.h	13;"	d
CYGMEM_REGION_ram	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_ram.h	10;"	d
CYGMEM_REGION_ram	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_rom.h	10;"	d
CYGMEM_REGION_ram	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_romram.h	10;"	d
CYGMEM_REGION_ram	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_ram.h	10;"	d
CYGMEM_REGION_ram	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_rom.h	10;"	d
CYGMEM_REGION_ram	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_romram.h	10;"	d
CYGMEM_REGION_ram	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_ram.h	10;"	d
CYGMEM_REGION_ram	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_rom.h	10;"	d
CYGMEM_REGION_ram	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_romram.h	10;"	d
CYGMEM_REGION_ram	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_ram.h	13;"	d
CYGMEM_REGION_ram	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_rom.h	10;"	d
CYGMEM_REGION_ram	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_ram.h	10;"	d
CYGMEM_REGION_ram	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_rom.h	10;"	d
CYGMEM_REGION_ram	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_romram.h	10;"	d
CYGMEM_REGION_ram	cma230/v3_0/include/pkgconf/mlt_arm_cma222_ram.h	10;"	d
CYGMEM_REGION_ram	cma230/v3_0/include/pkgconf/mlt_arm_cma222_rom.h	10;"	d
CYGMEM_REGION_ram	cma230/v3_0/include/pkgconf/mlt_arm_cma230_ram.h	10;"	d
CYGMEM_REGION_ram	cma230/v3_0/include/pkgconf/mlt_arm_cma230_rom.h	10;"	d
CYGMEM_REGION_ram	e7t/v3_0/include/pkgconf/mlt_arm_e7t_ram.h	10;"	d
CYGMEM_REGION_ram	e7t/v3_0/include/pkgconf/mlt_arm_e7t_rom.h	10;"	d
CYGMEM_REGION_ram	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_ram.h	10;"	d
CYGMEM_REGION_ram	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_rom.h	10;"	d
CYGMEM_REGION_ram	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_romram.h	10;"	d
CYGMEM_REGION_ram	edb7xxx/v3_0/include/pkgconf/mlt_arm_cl7111_ram.h	10;"	d
CYGMEM_REGION_ram	edb7xxx/v3_0/include/pkgconf/mlt_arm_cl7111_rom.h	10;"	d
CYGMEM_REGION_ram	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7209_rom.h	10;"	d
CYGMEM_REGION_ram	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_ram.h	10;"	d
CYGMEM_REGION_ram	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_rom.h	10;"	d
CYGMEM_REGION_ram	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_ram.h	10;"	d
CYGMEM_REGION_ram	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_rom.h	10;"	d
CYGMEM_REGION_ram	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_ram.h	10;"	d
CYGMEM_REGION_ram	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_rom.h	10;"	d
CYGMEM_REGION_ram	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_romram.h	10;"	d
CYGMEM_REGION_ram	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_ram.h	13;"	d
CYGMEM_REGION_ram	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_rom.h	13;"	d
CYGMEM_REGION_ram	integrator/v3_0/include/pkgconf/mlt_arm_integrator_ram.h	8;"	d
CYGMEM_REGION_ram	integrator/v3_0/include/pkgconf/mlt_arm_integrator_rom.h	8;"	d
CYGMEM_REGION_ram	integrator/v3_0/include/pkgconf/mlt_arm_integrator_romram.h	8;"	d
CYGMEM_REGION_ram	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_ram.h	11;"	d
CYGMEM_REGION_ram	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_rom.h	14;"	d
CYGMEM_REGION_ram	lpc2xxx/lpcmt/v3_0/include/pkgconf/mlt_arm_lpc2xxx_lpcmt_ram.h	10;"	d
CYGMEM_REGION_ram	lpc2xxx/lpcmt/v3_0/include/pkgconf/mlt_arm_lpc2xxx_lpcmt_rom.h	10;"	d
CYGMEM_REGION_ram	lpc2xxx/mcb2100/v3_0/include/pkgconf/mlt_arm_lpc2xxx_mcb2100_rom.h	10;"	d
CYGMEM_REGION_ram	lpc2xxx/olpce2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpce2294_ram.h	7;"	d
CYGMEM_REGION_ram	lpc2xxx/olpce2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpce2294_rom.h	10;"	d
CYGMEM_REGION_ram	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_ram.h	10;"	d
CYGMEM_REGION_ram	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_rom.h	13;"	d
CYGMEM_REGION_ram	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_romram.h	13;"	d
CYGMEM_REGION_ram	lpc2xxx/olpcl2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpcl2294_ram.h	7;"	d
CYGMEM_REGION_ram	lpc2xxx/olpcl2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpcl2294_rom.h	10;"	d
CYGMEM_REGION_ram	lpc2xxx/p2106/v3_0/include/pkgconf/mlt_arm_lpc2xxx_p2106_ram.h	10;"	d
CYGMEM_REGION_ram	lpc2xxx/p2106/v3_0/include/pkgconf/mlt_arm_lpc2xxx_p2106_rom.h	10;"	d
CYGMEM_REGION_ram	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_ram.h	11;"	d
CYGMEM_REGION_ram	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_rom.h	14;"	d
CYGMEM_REGION_ram	mac7100/mac7100evb/v3_0/include/pkgconf/mlt_arm_mac7100_mac7100evb_rom.h	11;"	d
CYGMEM_REGION_ram	mac7100/mace1/v3_0/include/pkgconf/mlt_arm_mac7100_mace1_rom.h	11;"	d
CYGMEM_REGION_ram	pid/v3_0/include/pkgconf/mlt_arm_pid_ram.h	10;"	d
CYGMEM_REGION_ram	pid/v3_0/include/pkgconf/mlt_arm_pid_rom.h	10;"	d
CYGMEM_REGION_ram	sa11x0/assabet/v3_0/include/pkgconf/mlt_arm_sa11x0_assabet_ram.h	10;"	d
CYGMEM_REGION_ram	sa11x0/assabet/v3_0/include/pkgconf/mlt_arm_sa11x0_assabet_rom.h	10;"	d
CYGMEM_REGION_ram	sa11x0/brutus/v3_0/include/pkgconf/mlt_arm_sa11x0_brutus_ram.h	10;"	d
CYGMEM_REGION_ram	sa11x0/brutus/v3_0/include/pkgconf/mlt_arm_sa11x0_brutus_rom.h	10;"	d
CYGMEM_REGION_ram	sa11x0/cerf/v3_0/include/pkgconf/mlt_arm_sa11x0_cerf_ram.h	10;"	d
CYGMEM_REGION_ram	sa11x0/cerf/v3_0/include/pkgconf/mlt_arm_sa11x0_cerf_rom.h	10;"	d
CYGMEM_REGION_ram	sa11x0/cerfpda/v3_0/include/pkgconf/mlt_arm_sa11x0_cerfpda_ram.h	10;"	d
CYGMEM_REGION_ram	sa11x0/cerfpda/v3_0/include/pkgconf/mlt_arm_sa11x0_cerfpda_rom.h	10;"	d
CYGMEM_REGION_ram	sa11x0/flexanet/v3_0/include/pkgconf/mlt_arm_sa11x0_flexanet_ram.h	10;"	d
CYGMEM_REGION_ram	sa11x0/flexanet/v3_0/include/pkgconf/mlt_arm_sa11x0_flexanet_rom.h	10;"	d
CYGMEM_REGION_ram	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_compaq.h	10;"	d
CYGMEM_REGION_ram	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_ram.h	10;"	d
CYGMEM_REGION_ram	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_rom.h	10;"	d
CYGMEM_REGION_ram	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_wince.h	10;"	d
CYGMEM_REGION_ram	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_post.h	10;"	d
CYGMEM_REGION_ram	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_ram.h	10;"	d
CYGMEM_REGION_ram	sa11x0/sa1100mm/v3_0/include/pkgconf/mlt_arm_sa11x0_sa1100mm_ram.h	8;"	d
CYGMEM_REGION_ram	sa11x0/sa1100mm/v3_0/include/pkgconf/mlt_arm_sa11x0_sa1100mm_rom.h	8;"	d
CYGMEM_REGION_ram	snds/v3_0/include/pkgconf/mlt_arm_snds_ram.h	8;"	d
CYGMEM_REGION_ram	snds/v3_0/include/pkgconf/mlt_arm_snds_rom.h	10;"	d
CYGMEM_REGION_ram	xscale/grg/v3_0/include/pkgconf/mlt_arm_xscale_grg_ram.h	10;"	d
CYGMEM_REGION_ram	xscale/grg/v3_0/include/pkgconf/mlt_arm_xscale_grg_rom.h	10;"	d
CYGMEM_REGION_ram	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_ram.h	10;"	d
CYGMEM_REGION_ram	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_rom.h	10;"	d
CYGMEM_REGION_ram	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_roma.h	16;"	d
CYGMEM_REGION_ram	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_ram.h	10;"	d
CYGMEM_REGION_ram	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_ram_altmap.h	10;"	d
CYGMEM_REGION_ram	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_rom.h	10;"	d
CYGMEM_REGION_ram	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_rom_altmap.h	10;"	d
CYGMEM_REGION_ram	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_ram.h	10;"	d
CYGMEM_REGION_ram	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_rom.h	10;"	d
CYGMEM_REGION_ram	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_romram.h	10;"	d
CYGMEM_REGION_ram	xscale/mpc50/v3_0/include/pkgconf/mlt_arm_pxa2x0_mpc50_ram.h	6;"	d
CYGMEM_REGION_ram	xscale/mpc50/v3_0/include/pkgconf/mlt_arm_pxa2x0_mpc50_rom.h	6;"	d
CYGMEM_REGION_ram	xscale/npwr/v3_0/include/pkgconf/mlt_arm_xscale_npwr_ram.h	10;"	d
CYGMEM_REGION_ram	xscale/npwr/v3_0/include/pkgconf/mlt_arm_xscale_npwr_rom.h	10;"	d
CYGMEM_REGION_ram	xscale/picasso/v3_0/include/pkgconf/mlt_arm_xscale_picasso_ram.h	10;"	d
CYGMEM_REGION_ram	xscale/picasso/v3_0/include/pkgconf/mlt_arm_xscale_picasso_rom.h	10;"	d
CYGMEM_REGION_ram	xscale/prpmc1100/v3_0/include/pkgconf/mlt_arm_xscale_prpmc1100_ram.h	10;"	d
CYGMEM_REGION_ram	xscale/prpmc1100/v3_0/include/pkgconf/mlt_arm_xscale_prpmc1100_rom.h	10;"	d
CYGMEM_REGION_ram	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_ram.h	10;"	d
CYGMEM_REGION_ram	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_rom.h	10;"	d
CYGMEM_REGION_ram	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_romram.h	10;"	d
CYGMEM_REGION_ram	xscale/xsengine/v3_0/include/pkgconf/mlt_arm_xscale_xsengine_ram.h	10;"	d
CYGMEM_REGION_ram	xscale/xsengine/v3_0/include/pkgconf/mlt_arm_xscale_xsengine_rom.h	10;"	d
CYGMEM_REGION_ram_ATTR	aeb/v3_0/include/pkgconf/mlt_arm_aebC_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	aeb/v3_0/include/pkgconf/mlt_arm_aebC_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	aeb/v3_0/include/pkgconf/mlt_arm_aeb_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	aeb/v3_0/include/pkgconf/mlt_arm_aeb_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	aim711/v3_0/include/pkgconf/mlt_arm_aim711_ram.h	10;"	d
CYGMEM_REGION_ram_ATTR	aim711/v3_0/include/pkgconf/mlt_arm_aim711_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	aim711/v3_0/include/pkgconf/mlt_arm_aim711_romram.h	10;"	d
CYGMEM_REGION_ram_ATTR	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_romram.h	12;"	d
CYGMEM_REGION_ram_ATTR	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_redboot.h	12;"	d
CYGMEM_REGION_ram_ATTR	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_romram.h	12;"	d
CYGMEM_REGION_ram_ATTR	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_sram.h	15;"	d
CYGMEM_REGION_ram_ATTR	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_romram.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s128_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s256_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s32_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s512_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s64_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se256_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se32_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se512_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x128_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x256_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x512_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_ram.h	15;"	d
CYGMEM_REGION_ram_ATTR	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_romram.h	15;"	d
CYGMEM_REGION_ram_ATTR	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_romram.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_romram.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_romram.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_ram.h	15;"	d
CYGMEM_REGION_ram_ATTR	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_romram.h	12;"	d
CYGMEM_REGION_ram_ATTR	cma230/v3_0/include/pkgconf/mlt_arm_cma222_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	cma230/v3_0/include/pkgconf/mlt_arm_cma222_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	cma230/v3_0/include/pkgconf/mlt_arm_cma230_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	cma230/v3_0/include/pkgconf/mlt_arm_cma230_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	e7t/v3_0/include/pkgconf/mlt_arm_e7t_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	e7t/v3_0/include/pkgconf/mlt_arm_e7t_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_romram.h	12;"	d
CYGMEM_REGION_ram_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_cl7111_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_cl7111_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7209_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_romram.h	12;"	d
CYGMEM_REGION_ram_ATTR	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_ram.h	15;"	d
CYGMEM_REGION_ram_ATTR	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_rom.h	15;"	d
CYGMEM_REGION_ram_ATTR	integrator/v3_0/include/pkgconf/mlt_arm_integrator_ram.h	10;"	d
CYGMEM_REGION_ram_ATTR	integrator/v3_0/include/pkgconf/mlt_arm_integrator_rom.h	10;"	d
CYGMEM_REGION_ram_ATTR	integrator/v3_0/include/pkgconf/mlt_arm_integrator_romram.h	10;"	d
CYGMEM_REGION_ram_ATTR	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_ram.h	13;"	d
CYGMEM_REGION_ram_ATTR	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_rom.h	16;"	d
CYGMEM_REGION_ram_ATTR	lpc2xxx/lpcmt/v3_0/include/pkgconf/mlt_arm_lpc2xxx_lpcmt_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	lpc2xxx/lpcmt/v3_0/include/pkgconf/mlt_arm_lpc2xxx_lpcmt_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	lpc2xxx/mcb2100/v3_0/include/pkgconf/mlt_arm_lpc2xxx_mcb2100_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	lpc2xxx/olpce2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpce2294_ram.h	9;"	d
CYGMEM_REGION_ram_ATTR	lpc2xxx/olpce2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpce2294_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_rom.h	15;"	d
CYGMEM_REGION_ram_ATTR	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_romram.h	15;"	d
CYGMEM_REGION_ram_ATTR	lpc2xxx/olpcl2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpcl2294_ram.h	9;"	d
CYGMEM_REGION_ram_ATTR	lpc2xxx/olpcl2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpcl2294_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	lpc2xxx/p2106/v3_0/include/pkgconf/mlt_arm_lpc2xxx_p2106_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	lpc2xxx/p2106/v3_0/include/pkgconf/mlt_arm_lpc2xxx_p2106_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_ram.h	13;"	d
CYGMEM_REGION_ram_ATTR	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_rom.h	16;"	d
CYGMEM_REGION_ram_ATTR	mac7100/mac7100evb/v3_0/include/pkgconf/mlt_arm_mac7100_mac7100evb_rom.h	13;"	d
CYGMEM_REGION_ram_ATTR	mac7100/mace1/v3_0/include/pkgconf/mlt_arm_mac7100_mace1_rom.h	13;"	d
CYGMEM_REGION_ram_ATTR	pid/v3_0/include/pkgconf/mlt_arm_pid_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	pid/v3_0/include/pkgconf/mlt_arm_pid_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/assabet/v3_0/include/pkgconf/mlt_arm_sa11x0_assabet_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/assabet/v3_0/include/pkgconf/mlt_arm_sa11x0_assabet_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/brutus/v3_0/include/pkgconf/mlt_arm_sa11x0_brutus_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/brutus/v3_0/include/pkgconf/mlt_arm_sa11x0_brutus_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/cerf/v3_0/include/pkgconf/mlt_arm_sa11x0_cerf_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/cerf/v3_0/include/pkgconf/mlt_arm_sa11x0_cerf_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/cerfpda/v3_0/include/pkgconf/mlt_arm_sa11x0_cerfpda_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/cerfpda/v3_0/include/pkgconf/mlt_arm_sa11x0_cerfpda_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/flexanet/v3_0/include/pkgconf/mlt_arm_sa11x0_flexanet_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/flexanet/v3_0/include/pkgconf/mlt_arm_sa11x0_flexanet_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_compaq.h	12;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_wince.h	12;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_post.h	12;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/sa1100mm/v3_0/include/pkgconf/mlt_arm_sa11x0_sa1100mm_ram.h	10;"	d
CYGMEM_REGION_ram_ATTR	sa11x0/sa1100mm/v3_0/include/pkgconf/mlt_arm_sa11x0_sa1100mm_rom.h	10;"	d
CYGMEM_REGION_ram_ATTR	snds/v3_0/include/pkgconf/mlt_arm_snds_ram.h	10;"	d
CYGMEM_REGION_ram_ATTR	snds/v3_0/include/pkgconf/mlt_arm_snds_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/grg/v3_0/include/pkgconf/mlt_arm_xscale_grg_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/grg/v3_0/include/pkgconf/mlt_arm_xscale_grg_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_roma.h	18;"	d
CYGMEM_REGION_ram_ATTR	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_ram_altmap.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_rom_altmap.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_romram.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/mpc50/v3_0/include/pkgconf/mlt_arm_pxa2x0_mpc50_ram.h	8;"	d
CYGMEM_REGION_ram_ATTR	xscale/mpc50/v3_0/include/pkgconf/mlt_arm_pxa2x0_mpc50_rom.h	8;"	d
CYGMEM_REGION_ram_ATTR	xscale/npwr/v3_0/include/pkgconf/mlt_arm_xscale_npwr_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/npwr/v3_0/include/pkgconf/mlt_arm_xscale_npwr_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/picasso/v3_0/include/pkgconf/mlt_arm_xscale_picasso_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/picasso/v3_0/include/pkgconf/mlt_arm_xscale_picasso_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/prpmc1100/v3_0/include/pkgconf/mlt_arm_xscale_prpmc1100_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/prpmc1100/v3_0/include/pkgconf/mlt_arm_xscale_prpmc1100_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_rom.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_romram.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/xsengine/v3_0/include/pkgconf/mlt_arm_xscale_xsengine_ram.h	12;"	d
CYGMEM_REGION_ram_ATTR	xscale/xsengine/v3_0/include/pkgconf/mlt_arm_xscale_xsengine_rom.h	12;"	d
CYGMEM_REGION_ram_SIZE	aeb/v3_0/include/pkgconf/mlt_arm_aebC_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	aeb/v3_0/include/pkgconf/mlt_arm_aebC_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	aeb/v3_0/include/pkgconf/mlt_arm_aeb_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	aeb/v3_0/include/pkgconf/mlt_arm_aeb_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	aim711/v3_0/include/pkgconf/mlt_arm_aim711_ram.h	9;"	d
CYGMEM_REGION_ram_SIZE	aim711/v3_0/include/pkgconf/mlt_arm_aim711_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	aim711/v3_0/include/pkgconf/mlt_arm_aim711_romram.h	9;"	d
CYGMEM_REGION_ram_SIZE	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_romram.h	11;"	d
CYGMEM_REGION_ram_SIZE	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_redboot.h	11;"	d
CYGMEM_REGION_ram_SIZE	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_romram.h	11;"	d
CYGMEM_REGION_ram_SIZE	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_sram.h	14;"	d
CYGMEM_REGION_ram_SIZE	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_romram.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s128_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s256_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s32_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s512_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s64_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se256_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se32_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se512_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x128_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x256_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x512_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_ram.h	14;"	d
CYGMEM_REGION_ram_SIZE	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_romram.h	14;"	d
CYGMEM_REGION_ram_SIZE	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_romram.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_romram.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_romram.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_ram.h	14;"	d
CYGMEM_REGION_ram_SIZE	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_romram.h	11;"	d
CYGMEM_REGION_ram_SIZE	cma230/v3_0/include/pkgconf/mlt_arm_cma222_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	cma230/v3_0/include/pkgconf/mlt_arm_cma222_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	cma230/v3_0/include/pkgconf/mlt_arm_cma230_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	cma230/v3_0/include/pkgconf/mlt_arm_cma230_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	e7t/v3_0/include/pkgconf/mlt_arm_e7t_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	e7t/v3_0/include/pkgconf/mlt_arm_e7t_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_romram.h	11;"	d
CYGMEM_REGION_ram_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_cl7111_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_cl7111_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7209_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_romram.h	11;"	d
CYGMEM_REGION_ram_SIZE	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_ram.h	14;"	d
CYGMEM_REGION_ram_SIZE	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_rom.h	14;"	d
CYGMEM_REGION_ram_SIZE	integrator/v3_0/include/pkgconf/mlt_arm_integrator_ram.h	9;"	d
CYGMEM_REGION_ram_SIZE	integrator/v3_0/include/pkgconf/mlt_arm_integrator_rom.h	9;"	d
CYGMEM_REGION_ram_SIZE	integrator/v3_0/include/pkgconf/mlt_arm_integrator_romram.h	9;"	d
CYGMEM_REGION_ram_SIZE	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_ram.h	12;"	d
CYGMEM_REGION_ram_SIZE	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_rom.h	15;"	d
CYGMEM_REGION_ram_SIZE	lpc2xxx/lpcmt/v3_0/include/pkgconf/mlt_arm_lpc2xxx_lpcmt_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	lpc2xxx/lpcmt/v3_0/include/pkgconf/mlt_arm_lpc2xxx_lpcmt_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	lpc2xxx/mcb2100/v3_0/include/pkgconf/mlt_arm_lpc2xxx_mcb2100_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	lpc2xxx/olpce2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpce2294_ram.h	8;"	d
CYGMEM_REGION_ram_SIZE	lpc2xxx/olpce2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpce2294_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_rom.h	14;"	d
CYGMEM_REGION_ram_SIZE	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_romram.h	14;"	d
CYGMEM_REGION_ram_SIZE	lpc2xxx/olpcl2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpcl2294_ram.h	8;"	d
CYGMEM_REGION_ram_SIZE	lpc2xxx/olpcl2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpcl2294_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	lpc2xxx/p2106/v3_0/include/pkgconf/mlt_arm_lpc2xxx_p2106_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	lpc2xxx/p2106/v3_0/include/pkgconf/mlt_arm_lpc2xxx_p2106_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_ram.h	12;"	d
CYGMEM_REGION_ram_SIZE	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_rom.h	15;"	d
CYGMEM_REGION_ram_SIZE	mac7100/mac7100evb/v3_0/include/pkgconf/mlt_arm_mac7100_mac7100evb_rom.h	12;"	d
CYGMEM_REGION_ram_SIZE	mac7100/mace1/v3_0/include/pkgconf/mlt_arm_mac7100_mace1_rom.h	12;"	d
CYGMEM_REGION_ram_SIZE	pid/v3_0/include/pkgconf/mlt_arm_pid_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	pid/v3_0/include/pkgconf/mlt_arm_pid_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/assabet/v3_0/include/pkgconf/mlt_arm_sa11x0_assabet_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/assabet/v3_0/include/pkgconf/mlt_arm_sa11x0_assabet_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/brutus/v3_0/include/pkgconf/mlt_arm_sa11x0_brutus_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/brutus/v3_0/include/pkgconf/mlt_arm_sa11x0_brutus_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/cerf/v3_0/include/pkgconf/mlt_arm_sa11x0_cerf_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/cerf/v3_0/include/pkgconf/mlt_arm_sa11x0_cerf_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/cerfpda/v3_0/include/pkgconf/mlt_arm_sa11x0_cerfpda_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/cerfpda/v3_0/include/pkgconf/mlt_arm_sa11x0_cerfpda_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/flexanet/v3_0/include/pkgconf/mlt_arm_sa11x0_flexanet_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/flexanet/v3_0/include/pkgconf/mlt_arm_sa11x0_flexanet_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_compaq.h	11;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_wince.h	11;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_post.h	11;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/sa1100mm/v3_0/include/pkgconf/mlt_arm_sa11x0_sa1100mm_ram.h	9;"	d
CYGMEM_REGION_ram_SIZE	sa11x0/sa1100mm/v3_0/include/pkgconf/mlt_arm_sa11x0_sa1100mm_rom.h	9;"	d
CYGMEM_REGION_ram_SIZE	snds/v3_0/include/pkgconf/mlt_arm_snds_ram.h	9;"	d
CYGMEM_REGION_ram_SIZE	snds/v3_0/include/pkgconf/mlt_arm_snds_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/grg/v3_0/include/pkgconf/mlt_arm_xscale_grg_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/grg/v3_0/include/pkgconf/mlt_arm_xscale_grg_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_roma.h	17;"	d
CYGMEM_REGION_ram_SIZE	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_ram_altmap.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_rom_altmap.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_romram.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/mpc50/v3_0/include/pkgconf/mlt_arm_pxa2x0_mpc50_ram.h	7;"	d
CYGMEM_REGION_ram_SIZE	xscale/mpc50/v3_0/include/pkgconf/mlt_arm_pxa2x0_mpc50_rom.h	7;"	d
CYGMEM_REGION_ram_SIZE	xscale/npwr/v3_0/include/pkgconf/mlt_arm_xscale_npwr_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/npwr/v3_0/include/pkgconf/mlt_arm_xscale_npwr_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/picasso/v3_0/include/pkgconf/mlt_arm_xscale_picasso_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/picasso/v3_0/include/pkgconf/mlt_arm_xscale_picasso_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/prpmc1100/v3_0/include/pkgconf/mlt_arm_xscale_prpmc1100_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/prpmc1100/v3_0/include/pkgconf/mlt_arm_xscale_prpmc1100_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_rom.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_romram.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/xsengine/v3_0/include/pkgconf/mlt_arm_xscale_xsengine_ram.h	11;"	d
CYGMEM_REGION_ram_SIZE	xscale/xsengine/v3_0/include/pkgconf/mlt_arm_xscale_xsengine_rom.h	11;"	d
CYGMEM_REGION_rom	aeb/v3_0/include/pkgconf/mlt_arm_aebC_rom.h	13;"	d
CYGMEM_REGION_rom	aeb/v3_0/include/pkgconf/mlt_arm_aeb_rom.h	13;"	d
CYGMEM_REGION_rom	aim711/v3_0/include/pkgconf/mlt_arm_aim711_rom.h	13;"	d
CYGMEM_REGION_rom	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_rom.h	13;"	d
CYGMEM_REGION_rom	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_redboot.h	13;"	d
CYGMEM_REGION_rom	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_rom.h	13;"	d
CYGMEM_REGION_rom	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_romram.h	13;"	d
CYGMEM_REGION_rom	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_rom.h	13;"	d
CYGMEM_REGION_rom	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_rom.h	16;"	d
CYGMEM_REGION_rom	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s128_rom.h	13;"	d
CYGMEM_REGION_rom	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s256_rom.h	13;"	d
CYGMEM_REGION_rom	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s32_rom.h	13;"	d
CYGMEM_REGION_rom	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s512_rom.h	13;"	d
CYGMEM_REGION_rom	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s64_rom.h	13;"	d
CYGMEM_REGION_rom	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se256_rom.h	13;"	d
CYGMEM_REGION_rom	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se32_rom.h	13;"	d
CYGMEM_REGION_rom	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se512_rom.h	13;"	d
CYGMEM_REGION_rom	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x128_rom.h	13;"	d
CYGMEM_REGION_rom	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x256_rom.h	13;"	d
CYGMEM_REGION_rom	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x512_rom.h	13;"	d
CYGMEM_REGION_rom	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_rom.h	13;"	d
CYGMEM_REGION_rom	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_rom.h	13;"	d
CYGMEM_REGION_rom	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_rom.h	13;"	d
CYGMEM_REGION_rom	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_rom.h	13;"	d
CYGMEM_REGION_rom	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_rom.h	13;"	d
CYGMEM_REGION_rom	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_rom.h	13;"	d
CYGMEM_REGION_rom	cma230/v3_0/include/pkgconf/mlt_arm_cma222_rom.h	13;"	d
CYGMEM_REGION_rom	cma230/v3_0/include/pkgconf/mlt_arm_cma230_rom.h	13;"	d
CYGMEM_REGION_rom	e7t/v3_0/include/pkgconf/mlt_arm_e7t_rom.h	13;"	d
CYGMEM_REGION_rom	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_rom.h	13;"	d
CYGMEM_REGION_rom	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_romram.h	13;"	d
CYGMEM_REGION_rom	edb7xxx/v3_0/include/pkgconf/mlt_arm_cl7111_rom.h	13;"	d
CYGMEM_REGION_rom	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7209_rom.h	13;"	d
CYGMEM_REGION_rom	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_rom.h	16;"	d
CYGMEM_REGION_rom	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_rom.h	16;"	d
CYGMEM_REGION_rom	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_rom.h	16;"	d
CYGMEM_REGION_rom	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_rom.h	16;"	d
CYGMEM_REGION_rom	integrator/v3_0/include/pkgconf/mlt_arm_integrator_rom.h	11;"	d
CYGMEM_REGION_rom	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_rom.h	18;"	d
CYGMEM_REGION_rom	lpc2xxx/lpcmt/v3_0/include/pkgconf/mlt_arm_lpc2xxx_lpcmt_rom.h	13;"	d
CYGMEM_REGION_rom	lpc2xxx/mcb2100/v3_0/include/pkgconf/mlt_arm_lpc2xxx_mcb2100_rom.h	13;"	d
CYGMEM_REGION_rom	lpc2xxx/olpce2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpce2294_rom.h	7;"	d
CYGMEM_REGION_rom	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_rom.h	7;"	d
CYGMEM_REGION_rom	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_romram.h	7;"	d
CYGMEM_REGION_rom	lpc2xxx/olpcl2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpcl2294_rom.h	7;"	d
CYGMEM_REGION_rom	lpc2xxx/p2106/v3_0/include/pkgconf/mlt_arm_lpc2xxx_p2106_rom.h	13;"	d
CYGMEM_REGION_rom	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_rom.h	18;"	d
CYGMEM_REGION_rom	mac7100/mac7100evb/v3_0/include/pkgconf/mlt_arm_mac7100_mac7100evb_rom.h	14;"	d
CYGMEM_REGION_rom	mac7100/mace1/v3_0/include/pkgconf/mlt_arm_mac7100_mace1_rom.h	14;"	d
CYGMEM_REGION_rom	pid/v3_0/include/pkgconf/mlt_arm_pid_rom.h	13;"	d
CYGMEM_REGION_rom	sa11x0/assabet/v3_0/include/pkgconf/mlt_arm_sa11x0_assabet_rom.h	13;"	d
CYGMEM_REGION_rom	sa11x0/brutus/v3_0/include/pkgconf/mlt_arm_sa11x0_brutus_rom.h	13;"	d
CYGMEM_REGION_rom	sa11x0/cerf/v3_0/include/pkgconf/mlt_arm_sa11x0_cerf_rom.h	13;"	d
CYGMEM_REGION_rom	sa11x0/cerfpda/v3_0/include/pkgconf/mlt_arm_sa11x0_cerfpda_rom.h	13;"	d
CYGMEM_REGION_rom	sa11x0/flexanet/v3_0/include/pkgconf/mlt_arm_sa11x0_flexanet_rom.h	13;"	d
CYGMEM_REGION_rom	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_compaq.h	13;"	d
CYGMEM_REGION_rom	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_rom.h	13;"	d
CYGMEM_REGION_rom	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_post.h	16;"	d
CYGMEM_REGION_rom	sa11x0/sa1100mm/v3_0/include/pkgconf/mlt_arm_sa11x0_sa1100mm_rom.h	11;"	d
CYGMEM_REGION_rom	snds/v3_0/include/pkgconf/mlt_arm_snds_rom.h	13;"	d
CYGMEM_REGION_rom	xscale/grg/v3_0/include/pkgconf/mlt_arm_xscale_grg_rom.h	13;"	d
CYGMEM_REGION_rom	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_rom.h	13;"	d
CYGMEM_REGION_rom	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_roma.h	13;"	d
CYGMEM_REGION_rom	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_rom.h	13;"	d
CYGMEM_REGION_rom	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_rom_altmap.h	13;"	d
CYGMEM_REGION_rom	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_rom.h	13;"	d
CYGMEM_REGION_rom	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_romram.h	13;"	d
CYGMEM_REGION_rom	xscale/mpc50/v3_0/include/pkgconf/mlt_arm_pxa2x0_mpc50_rom.h	9;"	d
CYGMEM_REGION_rom	xscale/npwr/v3_0/include/pkgconf/mlt_arm_xscale_npwr_rom.h	13;"	d
CYGMEM_REGION_rom	xscale/picasso/v3_0/include/pkgconf/mlt_arm_xscale_picasso_rom.h	13;"	d
CYGMEM_REGION_rom	xscale/prpmc1100/v3_0/include/pkgconf/mlt_arm_xscale_prpmc1100_rom.h	13;"	d
CYGMEM_REGION_rom	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_rom.h	13;"	d
CYGMEM_REGION_rom	xscale/xsengine/v3_0/include/pkgconf/mlt_arm_xscale_xsengine_rom.h	13;"	d
CYGMEM_REGION_rom_ATTR	aeb/v3_0/include/pkgconf/mlt_arm_aebC_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	aeb/v3_0/include/pkgconf/mlt_arm_aeb_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	aim711/v3_0/include/pkgconf/mlt_arm_aim711_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_redboot.h	15;"	d
CYGMEM_REGION_rom_ATTR	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_romram.h	15;"	d
CYGMEM_REGION_rom_ATTR	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_rom.h	18;"	d
CYGMEM_REGION_rom_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s128_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s256_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s32_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s512_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s64_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se256_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se32_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se512_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x128_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x256_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x512_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	cma230/v3_0/include/pkgconf/mlt_arm_cma222_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	cma230/v3_0/include/pkgconf/mlt_arm_cma230_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	e7t/v3_0/include/pkgconf/mlt_arm_e7t_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_romram.h	15;"	d
CYGMEM_REGION_rom_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_cl7111_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7209_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_rom.h	18;"	d
CYGMEM_REGION_rom_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_rom.h	18;"	d
CYGMEM_REGION_rom_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_rom.h	18;"	d
CYGMEM_REGION_rom_ATTR	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_rom.h	18;"	d
CYGMEM_REGION_rom_ATTR	integrator/v3_0/include/pkgconf/mlt_arm_integrator_rom.h	13;"	d
CYGMEM_REGION_rom_ATTR	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_rom.h	20;"	d
CYGMEM_REGION_rom_ATTR	lpc2xxx/lpcmt/v3_0/include/pkgconf/mlt_arm_lpc2xxx_lpcmt_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	lpc2xxx/mcb2100/v3_0/include/pkgconf/mlt_arm_lpc2xxx_mcb2100_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	lpc2xxx/olpce2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpce2294_rom.h	9;"	d
CYGMEM_REGION_rom_ATTR	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_rom.h	9;"	d
CYGMEM_REGION_rom_ATTR	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_romram.h	9;"	d
CYGMEM_REGION_rom_ATTR	lpc2xxx/olpcl2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpcl2294_rom.h	9;"	d
CYGMEM_REGION_rom_ATTR	lpc2xxx/p2106/v3_0/include/pkgconf/mlt_arm_lpc2xxx_p2106_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_rom.h	20;"	d
CYGMEM_REGION_rom_ATTR	mac7100/mac7100evb/v3_0/include/pkgconf/mlt_arm_mac7100_mac7100evb_rom.h	16;"	d
CYGMEM_REGION_rom_ATTR	mac7100/mace1/v3_0/include/pkgconf/mlt_arm_mac7100_mace1_rom.h	16;"	d
CYGMEM_REGION_rom_ATTR	pid/v3_0/include/pkgconf/mlt_arm_pid_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	sa11x0/assabet/v3_0/include/pkgconf/mlt_arm_sa11x0_assabet_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	sa11x0/brutus/v3_0/include/pkgconf/mlt_arm_sa11x0_brutus_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	sa11x0/cerf/v3_0/include/pkgconf/mlt_arm_sa11x0_cerf_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	sa11x0/cerfpda/v3_0/include/pkgconf/mlt_arm_sa11x0_cerfpda_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	sa11x0/flexanet/v3_0/include/pkgconf/mlt_arm_sa11x0_flexanet_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_compaq.h	15;"	d
CYGMEM_REGION_rom_ATTR	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_post.h	18;"	d
CYGMEM_REGION_rom_ATTR	sa11x0/sa1100mm/v3_0/include/pkgconf/mlt_arm_sa11x0_sa1100mm_rom.h	13;"	d
CYGMEM_REGION_rom_ATTR	snds/v3_0/include/pkgconf/mlt_arm_snds_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	xscale/grg/v3_0/include/pkgconf/mlt_arm_xscale_grg_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_roma.h	15;"	d
CYGMEM_REGION_rom_ATTR	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_rom_altmap.h	15;"	d
CYGMEM_REGION_rom_ATTR	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_romram.h	15;"	d
CYGMEM_REGION_rom_ATTR	xscale/mpc50/v3_0/include/pkgconf/mlt_arm_pxa2x0_mpc50_rom.h	11;"	d
CYGMEM_REGION_rom_ATTR	xscale/npwr/v3_0/include/pkgconf/mlt_arm_xscale_npwr_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	xscale/picasso/v3_0/include/pkgconf/mlt_arm_xscale_picasso_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	xscale/prpmc1100/v3_0/include/pkgconf/mlt_arm_xscale_prpmc1100_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_rom.h	15;"	d
CYGMEM_REGION_rom_ATTR	xscale/xsengine/v3_0/include/pkgconf/mlt_arm_xscale_xsengine_rom.h	15;"	d
CYGMEM_REGION_rom_SIZE	aeb/v3_0/include/pkgconf/mlt_arm_aebC_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	aeb/v3_0/include/pkgconf/mlt_arm_aeb_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	aim711/v3_0/include/pkgconf/mlt_arm_aim711_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_redboot.h	14;"	d
CYGMEM_REGION_rom_SIZE	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_romram.h	14;"	d
CYGMEM_REGION_rom_SIZE	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_rom.h	17;"	d
CYGMEM_REGION_rom_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s128_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s256_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s32_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s512_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s64_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se256_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se32_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se512_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x128_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x256_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x512_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	cma230/v3_0/include/pkgconf/mlt_arm_cma222_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	cma230/v3_0/include/pkgconf/mlt_arm_cma230_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	e7t/v3_0/include/pkgconf/mlt_arm_e7t_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_romram.h	14;"	d
CYGMEM_REGION_rom_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_cl7111_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7209_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_rom.h	17;"	d
CYGMEM_REGION_rom_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_rom.h	17;"	d
CYGMEM_REGION_rom_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_rom.h	17;"	d
CYGMEM_REGION_rom_SIZE	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_rom.h	17;"	d
CYGMEM_REGION_rom_SIZE	integrator/v3_0/include/pkgconf/mlt_arm_integrator_rom.h	12;"	d
CYGMEM_REGION_rom_SIZE	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_rom.h	19;"	d
CYGMEM_REGION_rom_SIZE	lpc2xxx/lpcmt/v3_0/include/pkgconf/mlt_arm_lpc2xxx_lpcmt_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	lpc2xxx/mcb2100/v3_0/include/pkgconf/mlt_arm_lpc2xxx_mcb2100_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	lpc2xxx/olpce2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpce2294_rom.h	8;"	d
CYGMEM_REGION_rom_SIZE	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_rom.h	8;"	d
CYGMEM_REGION_rom_SIZE	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_romram.h	8;"	d
CYGMEM_REGION_rom_SIZE	lpc2xxx/olpcl2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpcl2294_rom.h	8;"	d
CYGMEM_REGION_rom_SIZE	lpc2xxx/p2106/v3_0/include/pkgconf/mlt_arm_lpc2xxx_p2106_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_rom.h	19;"	d
CYGMEM_REGION_rom_SIZE	mac7100/mac7100evb/v3_0/include/pkgconf/mlt_arm_mac7100_mac7100evb_rom.h	15;"	d
CYGMEM_REGION_rom_SIZE	mac7100/mace1/v3_0/include/pkgconf/mlt_arm_mac7100_mace1_rom.h	15;"	d
CYGMEM_REGION_rom_SIZE	pid/v3_0/include/pkgconf/mlt_arm_pid_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	sa11x0/assabet/v3_0/include/pkgconf/mlt_arm_sa11x0_assabet_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	sa11x0/brutus/v3_0/include/pkgconf/mlt_arm_sa11x0_brutus_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	sa11x0/cerf/v3_0/include/pkgconf/mlt_arm_sa11x0_cerf_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	sa11x0/cerfpda/v3_0/include/pkgconf/mlt_arm_sa11x0_cerfpda_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	sa11x0/flexanet/v3_0/include/pkgconf/mlt_arm_sa11x0_flexanet_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_compaq.h	14;"	d
CYGMEM_REGION_rom_SIZE	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_post.h	17;"	d
CYGMEM_REGION_rom_SIZE	sa11x0/sa1100mm/v3_0/include/pkgconf/mlt_arm_sa11x0_sa1100mm_rom.h	12;"	d
CYGMEM_REGION_rom_SIZE	snds/v3_0/include/pkgconf/mlt_arm_snds_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	xscale/grg/v3_0/include/pkgconf/mlt_arm_xscale_grg_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_roma.h	14;"	d
CYGMEM_REGION_rom_SIZE	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_rom_altmap.h	14;"	d
CYGMEM_REGION_rom_SIZE	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_romram.h	14;"	d
CYGMEM_REGION_rom_SIZE	xscale/mpc50/v3_0/include/pkgconf/mlt_arm_pxa2x0_mpc50_rom.h	10;"	d
CYGMEM_REGION_rom_SIZE	xscale/npwr/v3_0/include/pkgconf/mlt_arm_xscale_npwr_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	xscale/picasso/v3_0/include/pkgconf/mlt_arm_xscale_picasso_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	xscale/prpmc1100/v3_0/include/pkgconf/mlt_arm_xscale_prpmc1100_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_rom.h	14;"	d
CYGMEM_REGION_rom_SIZE	xscale/xsengine/v3_0/include/pkgconf/mlt_arm_xscale_xsengine_rom.h	14;"	d
CYGMEM_REGION_sram	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_sram.h	10;"	d
CYGMEM_REGION_sram	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_ram.h	13;"	d
CYGMEM_REGION_sram	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_rom.h	13;"	d
CYGMEM_REGION_sram	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_romram.h	13;"	d
CYGMEM_REGION_sram	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_ram.h	10;"	d
CYGMEM_REGION_sram	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_romram.h	10;"	d
CYGMEM_REGION_sram	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_ram.h	10;"	d
CYGMEM_REGION_sram	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_rom.h	13;"	d
CYGMEM_REGION_sram	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_ram.h	13;"	d
CYGMEM_REGION_sram	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_rom.h	13;"	d
CYGMEM_REGION_sram	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_ram.h	13;"	d
CYGMEM_REGION_sram	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_rom.h	13;"	d
CYGMEM_REGION_sram	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_romram.h	13;"	d
CYGMEM_REGION_sram	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_ram.h	10;"	d
CYGMEM_REGION_sram	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_rom.h	10;"	d
CYGMEM_REGION_sram	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_ram.h	7;"	d
CYGMEM_REGION_sram	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_rom.h	10;"	d
CYGMEM_REGION_sram	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_ram.h	7;"	d
CYGMEM_REGION_sram	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_rom.h	10;"	d
CYGMEM_REGION_sram	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_romram.h	10;"	d
CYGMEM_REGION_sram	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_ram.h	7;"	d
CYGMEM_REGION_sram	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_rom.h	10;"	d
CYGMEM_REGION_sram_ATTR	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_sram.h	12;"	d
CYGMEM_REGION_sram_ATTR	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_ram.h	15;"	d
CYGMEM_REGION_sram_ATTR	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_rom.h	15;"	d
CYGMEM_REGION_sram_ATTR	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_romram.h	15;"	d
CYGMEM_REGION_sram_ATTR	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_ram.h	12;"	d
CYGMEM_REGION_sram_ATTR	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_romram.h	12;"	d
CYGMEM_REGION_sram_ATTR	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_ram.h	12;"	d
CYGMEM_REGION_sram_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_rom.h	15;"	d
CYGMEM_REGION_sram_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_ram.h	15;"	d
CYGMEM_REGION_sram_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_rom.h	15;"	d
CYGMEM_REGION_sram_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_ram.h	15;"	d
CYGMEM_REGION_sram_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_rom.h	15;"	d
CYGMEM_REGION_sram_ATTR	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_romram.h	15;"	d
CYGMEM_REGION_sram_ATTR	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_ram.h	9;"	d
CYGMEM_REGION_sram_ATTR	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_rom.h	12;"	d
CYGMEM_REGION_sram_ATTR	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_ram.h	9;"	d
CYGMEM_REGION_sram_ATTR	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_rom.h	12;"	d
CYGMEM_REGION_sram_ATTR	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_romram.h	12;"	d
CYGMEM_REGION_sram_ATTR	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_ram.h	9;"	d
CYGMEM_REGION_sram_ATTR	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_rom.h	12;"	d
CYGMEM_REGION_sram_SIZE	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_sram.h	11;"	d
CYGMEM_REGION_sram_SIZE	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_ram.h	14;"	d
CYGMEM_REGION_sram_SIZE	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_rom.h	14;"	d
CYGMEM_REGION_sram_SIZE	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_romram.h	14;"	d
CYGMEM_REGION_sram_SIZE	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_ram.h	11;"	d
CYGMEM_REGION_sram_SIZE	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_romram.h	11;"	d
CYGMEM_REGION_sram_SIZE	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_ram.h	11;"	d
CYGMEM_REGION_sram_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_rom.h	14;"	d
CYGMEM_REGION_sram_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_ram.h	14;"	d
CYGMEM_REGION_sram_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_rom.h	14;"	d
CYGMEM_REGION_sram_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_ram.h	14;"	d
CYGMEM_REGION_sram_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_rom.h	14;"	d
CYGMEM_REGION_sram_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_romram.h	14;"	d
CYGMEM_REGION_sram_SIZE	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_ram.h	11;"	d
CYGMEM_REGION_sram_SIZE	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_rom.h	11;"	d
CYGMEM_REGION_sram_SIZE	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_ram.h	8;"	d
CYGMEM_REGION_sram_SIZE	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_rom.h	11;"	d
CYGMEM_REGION_sram_SIZE	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_ram.h	8;"	d
CYGMEM_REGION_sram_SIZE	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_rom.h	11;"	d
CYGMEM_REGION_sram_SIZE	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_romram.h	11;"	d
CYGMEM_REGION_sram_SIZE	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_ram.h	8;"	d
CYGMEM_REGION_sram_SIZE	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_rom.h	11;"	d
CYGMEM_REGION_vecs	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_roma.h	10;"	d
CYGMEM_REGION_vecs_ATTR	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_roma.h	12;"	d
CYGMEM_REGION_vecs_SIZE	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_roma.h	11;"	d
CYGMEM_SECTION_heap1	aeb/v3_0/include/pkgconf/mlt_arm_aebC_ram.h	16;"	d
CYGMEM_SECTION_heap1	aeb/v3_0/include/pkgconf/mlt_arm_aebC_rom.h	19;"	d
CYGMEM_SECTION_heap1	aeb/v3_0/include/pkgconf/mlt_arm_aeb_ram.h	16;"	d
CYGMEM_SECTION_heap1	aeb/v3_0/include/pkgconf/mlt_arm_aeb_rom.h	19;"	d
CYGMEM_SECTION_heap1	aim711/v3_0/include/pkgconf/mlt_arm_aim711_ram.h	14;"	d
CYGMEM_SECTION_heap1	aim711/v3_0/include/pkgconf/mlt_arm_aim711_rom.h	19;"	d
CYGMEM_SECTION_heap1	aim711/v3_0/include/pkgconf/mlt_arm_aim711_romram.h	14;"	d
CYGMEM_SECTION_heap1	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_ram.h	19;"	d
CYGMEM_SECTION_heap1	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_rom.h	19;"	d
CYGMEM_SECTION_heap1	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_romram.h	19;"	d
CYGMEM_SECTION_heap1	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_ram.h	16;"	d
CYGMEM_SECTION_heap1	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_redboot.h	19;"	d
CYGMEM_SECTION_heap1	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_rom.h	19;"	d
CYGMEM_SECTION_heap1	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_romram.h	19;"	d
CYGMEM_SECTION_heap1	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_ram.h	16;"	d
CYGMEM_SECTION_heap1	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_rom.h	19;"	d
CYGMEM_SECTION_heap1	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_sram.h	19;"	d
CYGMEM_SECTION_heap1	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_ram.h	19;"	d
CYGMEM_SECTION_heap1	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_rom.h	22;"	d
CYGMEM_SECTION_heap1	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_romram.h	19;"	d
CYGMEM_SECTION_heap1	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s128_rom.h	24;"	d
CYGMEM_SECTION_heap1	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s256_rom.h	24;"	d
CYGMEM_SECTION_heap1	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s32_rom.h	24;"	d
CYGMEM_SECTION_heap1	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s512_rom.h	24;"	d
CYGMEM_SECTION_heap1	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s64_rom.h	24;"	d
CYGMEM_SECTION_heap1	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se256_rom.h	24;"	d
CYGMEM_SECTION_heap1	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se32_rom.h	24;"	d
CYGMEM_SECTION_heap1	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se512_rom.h	24;"	d
CYGMEM_SECTION_heap1	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x128_rom.h	24;"	d
CYGMEM_SECTION_heap1	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x256_rom.h	24;"	d
CYGMEM_SECTION_heap1	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x512_rom.h	24;"	d
CYGMEM_SECTION_heap1	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_ram.h	19;"	d
CYGMEM_SECTION_heap1	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_rom.h	24;"	d
CYGMEM_SECTION_heap1	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_romram.h	19;"	d
CYGMEM_SECTION_heap1	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_ram.h	16;"	d
CYGMEM_SECTION_heap1	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_rom.h	19;"	d
CYGMEM_SECTION_heap1	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_romram.h	16;"	d
CYGMEM_SECTION_heap1	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_ram.h	16;"	d
CYGMEM_SECTION_heap1	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_rom.h	19;"	d
CYGMEM_SECTION_heap1	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_romram.h	16;"	d
CYGMEM_SECTION_heap1	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_ram.h	16;"	d
CYGMEM_SECTION_heap1	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_rom.h	19;"	d
CYGMEM_SECTION_heap1	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_romram.h	16;"	d
CYGMEM_SECTION_heap1	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_ram.h	19;"	d
CYGMEM_SECTION_heap1	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_rom.h	25;"	d
CYGMEM_SECTION_heap1	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_ram.h	16;"	d
CYGMEM_SECTION_heap1	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_rom.h	19;"	d
CYGMEM_SECTION_heap1	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_romram.h	16;"	d
CYGMEM_SECTION_heap1	cma230/v3_0/include/pkgconf/mlt_arm_cma222_ram.h	16;"	d
CYGMEM_SECTION_heap1	cma230/v3_0/include/pkgconf/mlt_arm_cma222_rom.h	19;"	d
CYGMEM_SECTION_heap1	cma230/v3_0/include/pkgconf/mlt_arm_cma230_ram.h	16;"	d
CYGMEM_SECTION_heap1	cma230/v3_0/include/pkgconf/mlt_arm_cma230_rom.h	19;"	d
CYGMEM_SECTION_heap1	e7t/v3_0/include/pkgconf/mlt_arm_e7t_ram.h	16;"	d
CYGMEM_SECTION_heap1	e7t/v3_0/include/pkgconf/mlt_arm_e7t_rom.h	24;"	d
CYGMEM_SECTION_heap1	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_ram.h	16;"	d
CYGMEM_SECTION_heap1	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_rom.h	19;"	d
CYGMEM_SECTION_heap1	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_romram.h	19;"	d
CYGMEM_SECTION_heap1	edb7xxx/v3_0/include/pkgconf/mlt_arm_cl7111_ram.h	16;"	d
CYGMEM_SECTION_heap1	edb7xxx/v3_0/include/pkgconf/mlt_arm_cl7111_rom.h	19;"	d
CYGMEM_SECTION_heap1	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7209_rom.h	19;"	d
CYGMEM_SECTION_heap1	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_ram.h	16;"	d
CYGMEM_SECTION_heap1	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_rom.h	22;"	d
CYGMEM_SECTION_heap1	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_ram.h	19;"	d
CYGMEM_SECTION_heap1	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_rom.h	22;"	d
CYGMEM_SECTION_heap1	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_ram.h	19;"	d
CYGMEM_SECTION_heap1	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_rom.h	22;"	d
CYGMEM_SECTION_heap1	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_romram.h	19;"	d
CYGMEM_SECTION_heap1	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_ram.h	19;"	d
CYGMEM_SECTION_heap1	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_rom.h	22;"	d
CYGMEM_SECTION_heap1	integrator/v3_0/include/pkgconf/mlt_arm_integrator_ram.h	15;"	d
CYGMEM_SECTION_heap1	integrator/v3_0/include/pkgconf/mlt_arm_integrator_rom.h	17;"	d
CYGMEM_SECTION_heap1	integrator/v3_0/include/pkgconf/mlt_arm_integrator_romram.h	15;"	d
CYGMEM_SECTION_heap1	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_ram.h	19;"	d
CYGMEM_SECTION_heap1	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_rom.h	26;"	d
CYGMEM_SECTION_heap1	lpc2xxx/lpcmt/v3_0/include/pkgconf/mlt_arm_lpc2xxx_lpcmt_ram.h	16;"	d
CYGMEM_SECTION_heap1	lpc2xxx/lpcmt/v3_0/include/pkgconf/mlt_arm_lpc2xxx_lpcmt_rom.h	19;"	d
CYGMEM_SECTION_heap1	lpc2xxx/mcb2100/v3_0/include/pkgconf/mlt_arm_lpc2xxx_mcb2100_rom.h	19;"	d
CYGMEM_SECTION_heap1	lpc2xxx/olpce2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpce2294_ram.h	16;"	d
CYGMEM_SECTION_heap1	lpc2xxx/olpce2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpce2294_rom.h	19;"	d
CYGMEM_SECTION_heap1	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_ram.h	19;"	d
CYGMEM_SECTION_heap1	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_rom.h	22;"	d
CYGMEM_SECTION_heap1	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_romram.h	22;"	d
CYGMEM_SECTION_heap1	lpc2xxx/olpcl2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpcl2294_ram.h	16;"	d
CYGMEM_SECTION_heap1	lpc2xxx/olpcl2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpcl2294_rom.h	19;"	d
CYGMEM_SECTION_heap1	lpc2xxx/p2106/v3_0/include/pkgconf/mlt_arm_lpc2xxx_p2106_ram.h	16;"	d
CYGMEM_SECTION_heap1	lpc2xxx/p2106/v3_0/include/pkgconf/mlt_arm_lpc2xxx_p2106_rom.h	19;"	d
CYGMEM_SECTION_heap1	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_ram.h	19;"	d
CYGMEM_SECTION_heap1	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_rom.h	29;"	d
CYGMEM_SECTION_heap1	mac7100/mac7100evb/v3_0/include/pkgconf/mlt_arm_mac7100_mac7100evb_rom.h	20;"	d
CYGMEM_SECTION_heap1	mac7100/mace1/v3_0/include/pkgconf/mlt_arm_mac7100_mace1_rom.h	20;"	d
CYGMEM_SECTION_heap1	pid/v3_0/include/pkgconf/mlt_arm_pid_ram.h	16;"	d
CYGMEM_SECTION_heap1	pid/v3_0/include/pkgconf/mlt_arm_pid_rom.h	19;"	d
CYGMEM_SECTION_heap1	sa11x0/assabet/v3_0/include/pkgconf/mlt_arm_sa11x0_assabet_ram.h	16;"	d
CYGMEM_SECTION_heap1	sa11x0/assabet/v3_0/include/pkgconf/mlt_arm_sa11x0_assabet_rom.h	19;"	d
CYGMEM_SECTION_heap1	sa11x0/brutus/v3_0/include/pkgconf/mlt_arm_sa11x0_brutus_ram.h	16;"	d
CYGMEM_SECTION_heap1	sa11x0/brutus/v3_0/include/pkgconf/mlt_arm_sa11x0_brutus_rom.h	19;"	d
CYGMEM_SECTION_heap1	sa11x0/cerf/v3_0/include/pkgconf/mlt_arm_sa11x0_cerf_ram.h	16;"	d
CYGMEM_SECTION_heap1	sa11x0/cerf/v3_0/include/pkgconf/mlt_arm_sa11x0_cerf_rom.h	19;"	d
CYGMEM_SECTION_heap1	sa11x0/cerfpda/v3_0/include/pkgconf/mlt_arm_sa11x0_cerfpda_ram.h	16;"	d
CYGMEM_SECTION_heap1	sa11x0/cerfpda/v3_0/include/pkgconf/mlt_arm_sa11x0_cerfpda_rom.h	19;"	d
CYGMEM_SECTION_heap1	sa11x0/flexanet/v3_0/include/pkgconf/mlt_arm_sa11x0_flexanet_ram.h	16;"	d
CYGMEM_SECTION_heap1	sa11x0/flexanet/v3_0/include/pkgconf/mlt_arm_sa11x0_flexanet_rom.h	19;"	d
CYGMEM_SECTION_heap1	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_compaq.h	19;"	d
CYGMEM_SECTION_heap1	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_ram.h	16;"	d
CYGMEM_SECTION_heap1	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_rom.h	19;"	d
CYGMEM_SECTION_heap1	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_wince.h	16;"	d
CYGMEM_SECTION_heap1	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_post.h	22;"	d
CYGMEM_SECTION_heap1	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_ram.h	19;"	d
CYGMEM_SECTION_heap1	snds/v3_0/include/pkgconf/mlt_arm_snds_ram.h	14;"	d
CYGMEM_SECTION_heap1	snds/v3_0/include/pkgconf/mlt_arm_snds_rom.h	19;"	d
CYGMEM_SECTION_heap1	xscale/grg/v3_0/include/pkgconf/mlt_arm_xscale_grg_ram.h	16;"	d
CYGMEM_SECTION_heap1	xscale/grg/v3_0/include/pkgconf/mlt_arm_xscale_grg_rom.h	19;"	d
CYGMEM_SECTION_heap1	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_ram.h	16;"	d
CYGMEM_SECTION_heap1	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_rom.h	19;"	d
CYGMEM_SECTION_heap1	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_roma.h	22;"	d
CYGMEM_SECTION_heap1	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_ram.h	16;"	d
CYGMEM_SECTION_heap1	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_ram_altmap.h	16;"	d
CYGMEM_SECTION_heap1	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_rom.h	19;"	d
CYGMEM_SECTION_heap1	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_rom_altmap.h	19;"	d
CYGMEM_SECTION_heap1	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_ram.h	16;"	d
CYGMEM_SECTION_heap1	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_rom.h	19;"	d
CYGMEM_SECTION_heap1	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_romram.h	19;"	d
CYGMEM_SECTION_heap1	xscale/mpc50/v3_0/include/pkgconf/mlt_arm_pxa2x0_mpc50_ram.h	12;"	d
CYGMEM_SECTION_heap1	xscale/mpc50/v3_0/include/pkgconf/mlt_arm_pxa2x0_mpc50_rom.h	15;"	d
CYGMEM_SECTION_heap1	xscale/npwr/v3_0/include/pkgconf/mlt_arm_xscale_npwr_ram.h	16;"	d
CYGMEM_SECTION_heap1	xscale/npwr/v3_0/include/pkgconf/mlt_arm_xscale_npwr_rom.h	19;"	d
CYGMEM_SECTION_heap1	xscale/picasso/v3_0/include/pkgconf/mlt_arm_xscale_picasso_ram.h	16;"	d
CYGMEM_SECTION_heap1	xscale/picasso/v3_0/include/pkgconf/mlt_arm_xscale_picasso_rom.h	19;"	d
CYGMEM_SECTION_heap1	xscale/prpmc1100/v3_0/include/pkgconf/mlt_arm_xscale_prpmc1100_ram.h	16;"	d
CYGMEM_SECTION_heap1	xscale/prpmc1100/v3_0/include/pkgconf/mlt_arm_xscale_prpmc1100_rom.h	19;"	d
CYGMEM_SECTION_heap1	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_ram.h	16;"	d
CYGMEM_SECTION_heap1	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_rom.h	19;"	d
CYGMEM_SECTION_heap1	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_romram.h	16;"	d
CYGMEM_SECTION_heap1	xscale/xsengine/v3_0/include/pkgconf/mlt_arm_xscale_xsengine_ram.h	16;"	d
CYGMEM_SECTION_heap1	xscale/xsengine/v3_0/include/pkgconf/mlt_arm_xscale_xsengine_rom.h	19;"	d
CYGMEM_SECTION_heap1_SIZE	aeb/v3_0/include/pkgconf/mlt_arm_aebC_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	aeb/v3_0/include/pkgconf/mlt_arm_aebC_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	aeb/v3_0/include/pkgconf/mlt_arm_aeb_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	aeb/v3_0/include/pkgconf/mlt_arm_aeb_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	aim711/v3_0/include/pkgconf/mlt_arm_aim711_ram.h	15;"	d
CYGMEM_SECTION_heap1_SIZE	aim711/v3_0/include/pkgconf/mlt_arm_aim711_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	aim711/v3_0/include/pkgconf/mlt_arm_aim711_romram.h	15;"	d
CYGMEM_SECTION_heap1_SIZE	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_ram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	arm9/aaed2000/v3_0/include/pkgconf/mlt_arm_arm9_aaed2000_romram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_redboot.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	arm9/excalibur/v3_0/include/pkgconf/mlt_arm_arm9_excalibur_romram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	arm9/innovator/v3_0/include/pkgconf/mlt_arm_arm9_innovator_sram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_ram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_rom.h	23;"	d
CYGMEM_SECTION_heap1_SIZE	arm9/smdk2410/v3_0/include/pkgconf/mlt_arm_arm9_smdk2410_romram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s128_rom.h	25;"	d
CYGMEM_SECTION_heap1_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s256_rom.h	25;"	d
CYGMEM_SECTION_heap1_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s32_rom.h	25;"	d
CYGMEM_SECTION_heap1_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s512_rom.h	25;"	d
CYGMEM_SECTION_heap1_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s64_rom.h	25;"	d
CYGMEM_SECTION_heap1_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se256_rom.h	25;"	d
CYGMEM_SECTION_heap1_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se32_rom.h	25;"	d
CYGMEM_SECTION_heap1_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se512_rom.h	25;"	d
CYGMEM_SECTION_heap1_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x128_rom.h	25;"	d
CYGMEM_SECTION_heap1_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x256_rom.h	25;"	d
CYGMEM_SECTION_heap1_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x512_rom.h	25;"	d
CYGMEM_SECTION_heap1_SIZE	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_ram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_rom.h	25;"	d
CYGMEM_SECTION_heap1_SIZE	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_romram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	at91/eb40a/v3_0/include/pkgconf/mlt_arm_at91_eb40a_romram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	at91/eb42/v3_0/include/pkgconf/mlt_arm_at91_eb42_romram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	at91/eb55/v3_0/include/pkgconf/mlt_arm_at91_eb55_romram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_ram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_rom.h	26;"	d
CYGMEM_SECTION_heap1_SIZE	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	at91/phycore/v3_0/include/pkgconf/mlt_arm_at91_phycore_romram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	cma230/v3_0/include/pkgconf/mlt_arm_cma222_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	cma230/v3_0/include/pkgconf/mlt_arm_cma222_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	cma230/v3_0/include/pkgconf/mlt_arm_cma230_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	cma230/v3_0/include/pkgconf/mlt_arm_cma230_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	e7t/v3_0/include/pkgconf/mlt_arm_e7t_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	e7t/v3_0/include/pkgconf/mlt_arm_e7t_rom.h	25;"	d
CYGMEM_SECTION_heap1_SIZE	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_romram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_cl7111_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_cl7111_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7209_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_rom.h	23;"	d
CYGMEM_SECTION_heap1_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_ram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7212_rom.h	23;"	d
CYGMEM_SECTION_heap1_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_ram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_rom.h	23;"	d
CYGMEM_SECTION_heap1_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7312_romram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_ram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	gps4020/v3_0/include/pkgconf/mlt_arm_gps4020_rom.h	23;"	d
CYGMEM_SECTION_heap1_SIZE	integrator/v3_0/include/pkgconf/mlt_arm_integrator_ram.h	16;"	d
CYGMEM_SECTION_heap1_SIZE	integrator/v3_0/include/pkgconf/mlt_arm_integrator_rom.h	18;"	d
CYGMEM_SECTION_heap1_SIZE	integrator/v3_0/include/pkgconf/mlt_arm_integrator_romram.h	16;"	d
CYGMEM_SECTION_heap1_SIZE	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_ram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	lpc24xx/ea2468/v3_0/include/pkgconf/mlt_arm_lpc24xx_ea2468_rom.h	27;"	d
CYGMEM_SECTION_heap1_SIZE	lpc2xxx/lpcmt/v3_0/include/pkgconf/mlt_arm_lpc2xxx_lpcmt_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	lpc2xxx/lpcmt/v3_0/include/pkgconf/mlt_arm_lpc2xxx_lpcmt_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	lpc2xxx/mcb2100/v3_0/include/pkgconf/mlt_arm_lpc2xxx_mcb2100_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	lpc2xxx/olpce2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpce2294_ram.h	18;"	d
CYGMEM_SECTION_heap1_SIZE	lpc2xxx/olpce2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpce2294_rom.h	21;"	d
CYGMEM_SECTION_heap1_SIZE	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_ram.h	21;"	d
CYGMEM_SECTION_heap1_SIZE	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_rom.h	24;"	d
CYGMEM_SECTION_heap1_SIZE	lpc2xxx/olpch2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpch2294_romram.h	24;"	d
CYGMEM_SECTION_heap1_SIZE	lpc2xxx/olpcl2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpcl2294_ram.h	18;"	d
CYGMEM_SECTION_heap1_SIZE	lpc2xxx/olpcl2294/v3_0/include/pkgconf/mlt_arm_lpc2xxx_olpcl2294_rom.h	21;"	d
CYGMEM_SECTION_heap1_SIZE	lpc2xxx/p2106/v3_0/include/pkgconf/mlt_arm_lpc2xxx_p2106_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	lpc2xxx/p2106/v3_0/include/pkgconf/mlt_arm_lpc2xxx_p2106_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_ram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	lpc2xxx/phycore229x/v3_0/include/pkgconf/mlt_arm_lpc2xxx_phycore229x_rom.h	30;"	d
CYGMEM_SECTION_heap1_SIZE	mac7100/mac7100evb/v3_0/include/pkgconf/mlt_arm_mac7100_mac7100evb_rom.h	21;"	d
CYGMEM_SECTION_heap1_SIZE	mac7100/mace1/v3_0/include/pkgconf/mlt_arm_mac7100_mace1_rom.h	21;"	d
CYGMEM_SECTION_heap1_SIZE	pid/v3_0/include/pkgconf/mlt_arm_pid_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	pid/v3_0/include/pkgconf/mlt_arm_pid_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	sa11x0/assabet/v3_0/include/pkgconf/mlt_arm_sa11x0_assabet_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	sa11x0/assabet/v3_0/include/pkgconf/mlt_arm_sa11x0_assabet_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	sa11x0/brutus/v3_0/include/pkgconf/mlt_arm_sa11x0_brutus_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	sa11x0/brutus/v3_0/include/pkgconf/mlt_arm_sa11x0_brutus_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	sa11x0/cerf/v3_0/include/pkgconf/mlt_arm_sa11x0_cerf_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	sa11x0/cerf/v3_0/include/pkgconf/mlt_arm_sa11x0_cerf_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	sa11x0/cerfpda/v3_0/include/pkgconf/mlt_arm_sa11x0_cerfpda_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	sa11x0/cerfpda/v3_0/include/pkgconf/mlt_arm_sa11x0_cerfpda_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	sa11x0/flexanet/v3_0/include/pkgconf/mlt_arm_sa11x0_flexanet_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	sa11x0/flexanet/v3_0/include/pkgconf/mlt_arm_sa11x0_flexanet_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_compaq.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	sa11x0/ipaq/v3_0/include/pkgconf/mlt_arm_sa11x0_ipaq_wince.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_post.h	23;"	d
CYGMEM_SECTION_heap1_SIZE	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_ram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	snds/v3_0/include/pkgconf/mlt_arm_snds_ram.h	15;"	d
CYGMEM_SECTION_heap1_SIZE	snds/v3_0/include/pkgconf/mlt_arm_snds_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/grg/v3_0/include/pkgconf/mlt_arm_xscale_grg_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/grg/v3_0/include/pkgconf/mlt_arm_xscale_grg_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/iq80310/v3_0/include/pkgconf/mlt_arm_xscale_iq80310_roma.h	23;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_ram_altmap.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/iq80321/v3_0/include/pkgconf/mlt_arm_xscale_iq80321_rom_altmap.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/ixdp425/v3_0/include/pkgconf/mlt_arm_xscale_ixdp425_romram.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/mpc50/v3_0/include/pkgconf/mlt_arm_pxa2x0_mpc50_ram.h	13;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/mpc50/v3_0/include/pkgconf/mlt_arm_pxa2x0_mpc50_rom.h	16;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/npwr/v3_0/include/pkgconf/mlt_arm_xscale_npwr_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/npwr/v3_0/include/pkgconf/mlt_arm_xscale_npwr_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/picasso/v3_0/include/pkgconf/mlt_arm_xscale_picasso_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/picasso/v3_0/include/pkgconf/mlt_arm_xscale_picasso_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/prpmc1100/v3_0/include/pkgconf/mlt_arm_xscale_prpmc1100_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/prpmc1100/v3_0/include/pkgconf/mlt_arm_xscale_prpmc1100_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_rom.h	20;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/uE250/v3_0/include/pkgconf/mlt_arm_xscale_uE250_romram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/xsengine/v3_0/include/pkgconf/mlt_arm_xscale_xsengine_ram.h	17;"	d
CYGMEM_SECTION_heap1_SIZE	xscale/xsengine/v3_0/include/pkgconf/mlt_arm_xscale_xsengine_rom.h	20;"	d
CYGMEM_SECTION_pci_window	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_ram.h	21;"	d
CYGMEM_SECTION_pci_window	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_rom.h	24;"	d
CYGMEM_SECTION_pci_window	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_romram.h	24;"	d
CYGMEM_SECTION_pci_window	integrator/v3_0/include/pkgconf/mlt_arm_integrator_ram.h	20;"	d
CYGMEM_SECTION_pci_window	integrator/v3_0/include/pkgconf/mlt_arm_integrator_rom.h	22;"	d
CYGMEM_SECTION_pci_window	integrator/v3_0/include/pkgconf/mlt_arm_integrator_romram.h	20;"	d
CYGMEM_SECTION_pci_window	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_post.h	27;"	d
CYGMEM_SECTION_pci_window	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_ram.h	24;"	d
CYGMEM_SECTION_pci_window_SIZE	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_ram.h	22;"	d
CYGMEM_SECTION_pci_window_SIZE	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_rom.h	25;"	d
CYGMEM_SECTION_pci_window_SIZE	ebsa285/v3_0/include/pkgconf/mlt_arm_ebsa285_romram.h	25;"	d
CYGMEM_SECTION_pci_window_SIZE	integrator/v3_0/include/pkgconf/mlt_arm_integrator_ram.h	21;"	d
CYGMEM_SECTION_pci_window_SIZE	integrator/v3_0/include/pkgconf/mlt_arm_integrator_rom.h	23;"	d
CYGMEM_SECTION_pci_window_SIZE	integrator/v3_0/include/pkgconf/mlt_arm_integrator_romram.h	21;"	d
CYGMEM_SECTION_pci_window_SIZE	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_post.h	28;"	d
CYGMEM_SECTION_pci_window_SIZE	sa11x0/nano/v3_0/include/pkgconf/mlt_arm_sa11x0_nano_ram.h	25;"	d
CYGMEM_SECTION_reserved	sa11x0/sa1100mm/v3_0/include/pkgconf/mlt_arm_sa11x0_sa1100mm_rom.h	15;"	d
CYGMEM_SECTION_reserved_SIZE	sa11x0/sa1100mm/v3_0/include/pkgconf/mlt_arm_sa11x0_sa1100mm_rom.h	16;"	d
CYGMEM_SECTION_reserved_bootmon	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s128_rom.h	19;"	d
CYGMEM_SECTION_reserved_bootmon	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s256_rom.h	19;"	d
CYGMEM_SECTION_reserved_bootmon	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s32_rom.h	19;"	d
CYGMEM_SECTION_reserved_bootmon	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s512_rom.h	19;"	d
CYGMEM_SECTION_reserved_bootmon	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s64_rom.h	19;"	d
CYGMEM_SECTION_reserved_bootmon	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se256_rom.h	19;"	d
CYGMEM_SECTION_reserved_bootmon	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se32_rom.h	19;"	d
CYGMEM_SECTION_reserved_bootmon	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se512_rom.h	19;"	d
CYGMEM_SECTION_reserved_bootmon	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x128_rom.h	19;"	d
CYGMEM_SECTION_reserved_bootmon	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x256_rom.h	19;"	d
CYGMEM_SECTION_reserved_bootmon	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x512_rom.h	19;"	d
CYGMEM_SECTION_reserved_bootmon	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_rom.h	19;"	d
CYGMEM_SECTION_reserved_bootmon	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_rom.h	19;"	d
CYGMEM_SECTION_reserved_bootmon	e7t/v3_0/include/pkgconf/mlt_arm_e7t_rom.h	19;"	d
CYGMEM_SECTION_reserved_bootmon_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s128_rom.h	20;"	d
CYGMEM_SECTION_reserved_bootmon_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s256_rom.h	20;"	d
CYGMEM_SECTION_reserved_bootmon_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s32_rom.h	20;"	d
CYGMEM_SECTION_reserved_bootmon_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s512_rom.h	20;"	d
CYGMEM_SECTION_reserved_bootmon_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7s64_rom.h	20;"	d
CYGMEM_SECTION_reserved_bootmon_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se256_rom.h	20;"	d
CYGMEM_SECTION_reserved_bootmon_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se32_rom.h	20;"	d
CYGMEM_SECTION_reserved_bootmon_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7se512_rom.h	20;"	d
CYGMEM_SECTION_reserved_bootmon_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x128_rom.h	20;"	d
CYGMEM_SECTION_reserved_bootmon_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x256_rom.h	20;"	d
CYGMEM_SECTION_reserved_bootmon_SIZE	at91/at91sam7s/v3_0/include/pkgconf/mlt_arm_at91sam7x512_rom.h	20;"	d
CYGMEM_SECTION_reserved_bootmon_SIZE	at91/eb40/v3_0/include/pkgconf/mlt_arm_at91_eb40_rom.h	20;"	d
CYGMEM_SECTION_reserved_bootmon_SIZE	at91/jtst/v3_0/include/pkgconf/mlt_arm_at91_jtst_rom.h	21;"	d
CYGMEM_SECTION_reserved_bootmon_SIZE	e7t/v3_0/include/pkgconf/mlt_arm_e7t_rom.h	20;"	d
CYGMEM_SECTION_sram	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_rom.h	27;"	d
CYGMEM_SECTION_sram_SIZE	edb7xxx/v3_0/include/pkgconf/mlt_arm_edb7211_rom.h	28;"	d
CYGNUM_1_US	mac7100/var/v3_0/src/mac7100_misc.c	131;"	d	file:
CYGNUM_1_US	mac7100/var/v3_0/src/mac7100_misc.c	133;"	d	file:
CYGNUM_DEV_SER_FREESCALE_ESCI_SYSTEM_CLOCK	mac7100/var/v3_0/include/var_io.h	188;"	d
CYGNUM_HAL_ARM_AAED2000_BUS_CLOCK_MHZ	arm9/aaed2000/v3_0/include/aaed2000.h	84;"	d
CYGNUM_HAL_ARM_LPC2XXX_CAN_CLK	lpc2xxx/var/v3_0/include/lpc2xxx_misc.h	68;"	d
CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE	aeb/v3_0/include/hal_platform_setup.h	62;"	d
CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE	aeb/v3_0/include/hal_platform_setup.h	63;"	d
CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE	arch/v3_0/src/vectors.S	/^#define CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE 4096$/;"	d
CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE	e7t/v3_0/include/hal_platform_setup.h	65;"	d
CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE	e7t/v3_0/include/hal_platform_setup.h	66;"	d
CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE	snds/v3_0/include/hal_platform_setup.h	66;"	d
CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE	snds/v3_0/include/hal_platform_setup.h	67;"	d
CYGNUM_HAL_EXCEPTION_CODE_ACCESS	arch/v3_0/include/hal_intr.h	107;"	d
CYGNUM_HAL_EXCEPTION_COUNT	arch/v3_0/include/hal_intr.h	112;"	d
CYGNUM_HAL_EXCEPTION_DATA_ACCESS	arch/v3_0/include/hal_intr.h	108;"	d
CYGNUM_HAL_EXCEPTION_ILLEGAL_INSTRUCTION	arch/v3_0/include/hal_intr.h	103;"	d
CYGNUM_HAL_EXCEPTION_INTERRUPT	arch/v3_0/include/hal_intr.h	105;"	d
CYGNUM_HAL_EXCEPTION_MAX	arch/v3_0/include/hal_intr.h	111;"	d
CYGNUM_HAL_EXCEPTION_MIN	arch/v3_0/include/hal_intr.h	110;"	d
CYGNUM_HAL_INTERNAL_IRQS	xscale/pxa2x0/v3_0/include/hal_var_ints.h	93;"	d
CYGNUM_HAL_INTERNAL_IRQS	xscale/pxa2x0/v3_0/include/hal_var_ints.h	97;"	d
CYGNUM_HAL_INTERRUPT_AACINTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	82;"	d
CYGNUM_HAL_INTERRUPT_AAIP	xscale/iop310/v3_0/include/hal_var_ints.h	80;"	d
CYGNUM_HAL_INTERRUPT_AAU_ERR	xscale/iop310/v3_0/include/hal_var_ints.h	120;"	d
CYGNUM_HAL_INTERRUPT_AA_EOC	xscale/verde/v3_0/include/hal_var_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_AA_EOT	xscale/verde/v3_0/include/hal_var_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_AA_ERR	xscale/verde/v3_0/include/hal_var_ints.h	91;"	d
CYGNUM_HAL_INTERRUPT_ABORT	cma230/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_AC97	xscale/pxa2x0/v3_0/include/hal_var_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_AD	lpc24xx/var/v3_0/include/hal_var_ints.h	83;"	d
CYGNUM_HAL_INTERRUPT_AD	lpc2xxx/var/v3_0/include/hal_var_ints.h	83;"	d
CYGNUM_HAL_INTERRUPT_AD0	at91/eb55/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_AD0	at91/phycore/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_AD1	at91/eb55/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_AD1	at91/phycore/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_ADC	arm9/smdk2410/v3_0/include/hal_platform_ints.h	93;"	d
CYGNUM_HAL_INTERRUPT_ADC	at91/at91sam7s/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_ADC	at91/at91sam7s/v3_0/include/hal_platform_ints.h	92;"	d
CYGNUM_HAL_INTERRUPT_ADC	at91/at91sam7s/v3_0/include/hal_platform_ints.h	97;"	d
CYGNUM_HAL_INTERRUPT_AHB_ERROR	arm9/excalibur/v3_0/include/hal_platform_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_AHB_PMU	xscale/ixp425/v3_0/include/hal_var_ints.h	85;"	d
CYGNUM_HAL_INTERRUPT_ALARM	sa11x0/var/v3_0/include/hal_var_ints.h	87;"	d
CYGNUM_HAL_INTERRUPT_ALARM	xscale/pxa2x0/v3_0/include/hal_var_ints.h	86;"	d
CYGNUM_HAL_INTERRUPT_APB0	pid/v3_0/include/hal_platform_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_APB1	pid/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_APB2	pid/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_APCINT	integrator/v3_0/include/hal_platform_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_APMC	at91/eb55/v3_0/include/hal_platform_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_APMC	at91/phycore/v3_0/include/hal_platform_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_ASB0	pid/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_ASB1	pid/v3_0/include/hal_platform_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_ASSP	xscale/pxa2x0/v3_0/include/hal_var_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_ATU_BIST	xscale/verde/v3_0/include/hal_var_ints.h	82;"	d
CYGNUM_HAL_INTERRUPT_ATU_ERR	xscale/verde/v3_0/include/hal_var_ints.h	86;"	d
CYGNUM_HAL_INTERRUPT_BAT_FLT	arm9/smdk2410/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_BCU_INTERRUPT	xscale/iop310/v3_0/include/hal_var_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_BIST	ebsa285/v3_0/include/hal_platform_ints.h	80;"	d
CYGNUM_HAL_INTERRUPT_BIST	xscale/iop310/v3_0/include/hal_var_ints.h	99;"	d
CYGNUM_HAL_INTERRUPT_BIU_ERR	xscale/iop310/v3_0/include/hal_var_ints.h	121;"	d
CYGNUM_HAL_INTERRUPT_BIU_ERR	xscale/verde/v3_0/include/hal_var_ints.h	85;"	d
CYGNUM_HAL_INTERRUPT_BLINT	arm9/aaed2000/v3_0/include/hal_platform_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_BLINT	edb7xxx/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_BMIINTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	95;"	d
CYGNUM_HAL_INTERRUPT_BOD	lpc24xx/var/v3_0/include/hal_var_ints.h	85;"	d
CYGNUM_HAL_INTERRUPT_BSIO	gps4020/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_BTUART	xscale/pxa2x0/v3_0/include/hal_var_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_CAMERA	xscale/pxa2x0/v3_0/include/hal_var_ints.h	91;"	d
CYGNUM_HAL_INTERRUPT_CAN	at91/at91sam7s/v3_0/include/hal_platform_ints.h	95;"	d
CYGNUM_HAL_INTERRUPT_CAN	lpc24xx/var/v3_0/include/hal_var_ints.h	88;"	d
CYGNUM_HAL_INTERRUPT_CAN	lpc2xxx/var/v3_0/include/hal_var_ints.h	84;"	d
CYGNUM_HAL_INTERRUPT_CAN1_RX	lpc2xxx/var/v3_0/include/hal_var_ints.h	89;"	d
CYGNUM_HAL_INTERRUPT_CAN1_TX	lpc2xxx/var/v3_0/include/hal_var_ints.h	85;"	d
CYGNUM_HAL_INTERRUPT_CAN2_RX	lpc2xxx/var/v3_0/include/hal_var_ints.h	90;"	d
CYGNUM_HAL_INTERRUPT_CAN2_TX	lpc2xxx/var/v3_0/include/hal_var_ints.h	86;"	d
CYGNUM_HAL_INTERRUPT_CAN3_RX	lpc2xxx/var/v3_0/include/hal_var_ints.h	91;"	d
CYGNUM_HAL_INTERRUPT_CAN3_TX	lpc2xxx/var/v3_0/include/hal_var_ints.h	87;"	d
CYGNUM_HAL_INTERRUPT_CAN4_RX	lpc2xxx/var/v3_0/include/hal_var_ints.h	92;"	d
CYGNUM_HAL_INTERRUPT_CAN4_TX	lpc2xxx/var/v3_0/include/hal_var_ints.h	88;"	d
CYGNUM_HAL_INTERRUPT_CM_COMMRX	integrator/v3_0/include/hal_platform_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_CM_COMMTX	integrator/v3_0/include/hal_platform_ints.h	82;"	d
CYGNUM_HAL_INTERRUPT_CM_SOFTINT	integrator/v3_0/include/hal_platform_ints.h	80;"	d
CYGNUM_HAL_INTERRUPT_COMMRX	arm9/excalibur/v3_0/include/hal_platform_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_COMMRX	at91/eb55/v3_0/include/hal_platform_ints.h	87;"	d
CYGNUM_HAL_INTERRUPT_COMMRX	at91/phycore/v3_0/include/hal_platform_ints.h	87;"	d
CYGNUM_HAL_INTERRUPT_COMMTX	arm9/excalibur/v3_0/include/hal_platform_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_COMMTX	at91/eb55/v3_0/include/hal_platform_ints.h	88;"	d
CYGNUM_HAL_INTERRUPT_COMMTX	at91/phycore/v3_0/include/hal_platform_ints.h	88;"	d
CYGNUM_HAL_INTERRUPT_CORE_PMON	xscale/verde/v3_0/include/hal_var_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_CORE_PMU	xscale/verde/v3_0/include/hal_var_ints.h	84;"	d
CYGNUM_HAL_INTERRUPT_CORR_ACCUM	gps4020/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_CORR_MEAS	gps4020/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_CPINT0	integrator/v3_0/include/hal_platform_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_CPINT1	integrator/v3_0/include/hal_platform_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_CSINT	arm9/aaed2000/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_CSINT	edb7xxx/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_DA0	at91/eb55/v3_0/include/hal_platform_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_DA0	at91/phycore/v3_0/include/hal_platform_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_DA1	at91/eb55/v3_0/include/hal_platform_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_DA1	at91/phycore/v3_0/include/hal_platform_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_DAIINT	edb7xxx/v3_0/include/hal_platform_ints.h	87;"	d
CYGNUM_HAL_INTERRUPT_DBG	at91/at91sam7s/v3_0/include/hal_platform_ints.h	110;"	d
CYGNUM_HAL_INTERRUPT_DCC_RX	lpc24xx/var/v3_0/include/hal_var_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_DCC_RX	lpc2xxx/var/v3_0/include/hal_var_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_DCC_TX	lpc24xx/var/v3_0/include/hal_var_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_DCC_TX	lpc2xxx/var/v3_0/include/hal_var_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_DEBUG_Rx	pid/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_DEBUG_Tx	pid/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_DISCARD_TIMER	ebsa285/v3_0/include/hal_platform_ints.h	85;"	d
CYGNUM_HAL_INTERRUPT_DMA	lpc24xx/var/v3_0/include/hal_var_ints.h	90;"	d
CYGNUM_HAL_INTERRUPT_DMA	xscale/pxa2x0/v3_0/include/hal_var_ints.h	80;"	d
CYGNUM_HAL_INTERRUPT_DMA0	aim711/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_DMA0	aim711/v3_0/include/hal_platform_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_DMA0	arm9/smdk2410/v3_0/include/hal_platform_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_DMA0	snds/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_DMA0	snds/v3_0/include/hal_platform_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_DMA0_EOC	xscale/verde/v3_0/include/hal_var_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_DMA0_EOT	xscale/verde/v3_0/include/hal_var_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_DMA0_ERR	xscale/iop310/v3_0/include/hal_var_ints.h	115;"	d
CYGNUM_HAL_INTERRUPT_DMA0_ERR	xscale/verde/v3_0/include/hal_var_ints.h	88;"	d
CYGNUM_HAL_INTERRUPT_DMA1	aim711/v3_0/include/hal_platform_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_DMA1	aim711/v3_0/include/hal_platform_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_DMA1	arm9/smdk2410/v3_0/include/hal_platform_ints.h	80;"	d
CYGNUM_HAL_INTERRUPT_DMA1	snds/v3_0/include/hal_platform_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_DMA1	snds/v3_0/include/hal_platform_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_DMA1_EOC	xscale/verde/v3_0/include/hal_var_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_DMA1_EOT	xscale/verde/v3_0/include/hal_var_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_DMA1_ERR	xscale/iop310/v3_0/include/hal_var_ints.h	116;"	d
CYGNUM_HAL_INTERRUPT_DMA1_ERR	xscale/verde/v3_0/include/hal_var_ints.h	89;"	d
CYGNUM_HAL_INTERRUPT_DMA2	arm9/smdk2410/v3_0/include/hal_platform_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_DMA2_ERR	xscale/iop310/v3_0/include/hal_var_ints.h	117;"	d
CYGNUM_HAL_INTERRUPT_DMA3	arm9/smdk2410/v3_0/include/hal_platform_ints.h	82;"	d
CYGNUM_HAL_INTERRUPT_DMAC	gps4020/v3_0/include/hal_platform_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_DMAINTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	85;"	d
CYGNUM_HAL_INTERRUPT_DMA_0	xscale/iop310/v3_0/include/hal_var_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_DMA_1	ebsa285/v3_0/include/hal_platform_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_DMA_1	xscale/iop310/v3_0/include/hal_var_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_DMA_2	ebsa285/v3_0/include/hal_platform_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_DMA_2	xscale/iop310/v3_0/include/hal_var_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_DOORBELL	ebsa285/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_DOORBELL	xscale/iop310/v3_0/include/hal_var_ints.h	93;"	d
CYGNUM_HAL_INTERRUPT_DSL	xscale/grg/v3_0/include/hal_plf_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_DSL	xscale/ixdp425/v3_0/include/hal_plf_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_DSP	xscale/grg/v3_0/include/hal_plf_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_EBI_ERROR	arm9/excalibur/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_EINT0	arm9/smdk2410/v3_0/include/hal_platform_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_EINT0	lpc24xx/var/v3_0/include/hal_var_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_EINT0	lpc2xxx/var/v3_0/include/hal_var_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_EINT1	arm9/smdk2410/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_EINT1	edb7xxx/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_EINT1	lpc24xx/var/v3_0/include/hal_var_ints.h	80;"	d
CYGNUM_HAL_INTERRUPT_EINT1	lpc2xxx/var/v3_0/include/hal_var_ints.h	80;"	d
CYGNUM_HAL_INTERRUPT_EINT2	arm9/smdk2410/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_EINT2	edb7xxx/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_EINT2	lpc24xx/var/v3_0/include/hal_var_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_EINT2	lpc2xxx/var/v3_0/include/hal_var_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_EINT3	arm9/smdk2410/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_EINT3	edb7xxx/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_EINT3	lpc24xx/var/v3_0/include/hal_var_ints.h	82;"	d
CYGNUM_HAL_INTERRUPT_EINT3	lpc2xxx/var/v3_0/include/hal_var_ints.h	82;"	d
CYGNUM_HAL_INTERRUPT_EINT4_7	arm9/smdk2410/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_EINT8_23	arm9/smdk2410/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_EMAC	at91/at91sam7s/v3_0/include/hal_platform_ints.h	96;"	d
CYGNUM_HAL_INTERRUPT_ENDTXRX	at91/jtst/v3_0/include/hal_platform_ints.h	86;"	d
CYGNUM_HAL_INTERRUPT_ETH	arm9/aaed2000/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_ETH	lpc24xx/var/v3_0/include/hal_var_ints.h	86;"	d
CYGNUM_HAL_INTERRUPT_ETH0	xscale/ixdp425/v3_0/include/hal_plf_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_ETH0	xscale/npwr/v3_0/include/hal_platform_ints.h	58;"	d
CYGNUM_HAL_INTERRUPT_ETH1	xscale/ixdp425/v3_0/include/hal_plf_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_ETH1	xscale/npwr/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_ETHERNET	xscale/iq80310/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_ETHERNET	xscale/iq80321/v3_0/include/hal_plf_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_ETHERNET	xscale/iq80321/v3_0/include/hal_plf_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_ETHER_PP	cma230/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_ETH_BDMA_RX	aim711/v3_0/include/hal_platform_ints.h	88;"	d
CYGNUM_HAL_INTERRUPT_ETH_BDMA_RX	e7t/v3_0/include/hal_platform_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_ETH_BDMA_RX	snds/v3_0/include/hal_platform_ints.h	88;"	d
CYGNUM_HAL_INTERRUPT_ETH_BDMA_TX	aim711/v3_0/include/hal_platform_ints.h	87;"	d
CYGNUM_HAL_INTERRUPT_ETH_BDMA_TX	e7t/v3_0/include/hal_platform_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_ETH_BDMA_TX	snds/v3_0/include/hal_platform_ints.h	87;"	d
CYGNUM_HAL_INTERRUPT_ETH_MAC_RX	aim711/v3_0/include/hal_platform_ints.h	90;"	d
CYGNUM_HAL_INTERRUPT_ETH_MAC_RX	e7t/v3_0/include/hal_platform_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_ETH_MAC_RX	snds/v3_0/include/hal_platform_ints.h	90;"	d
CYGNUM_HAL_INTERRUPT_ETH_MAC_TX	aim711/v3_0/include/hal_platform_ints.h	89;"	d
CYGNUM_HAL_INTERRUPT_ETH_MAC_TX	e7t/v3_0/include/hal_platform_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_ETH_MAC_TX	snds/v3_0/include/hal_platform_ints.h	89;"	d
CYGNUM_HAL_INTERRUPT_EXPINT0	integrator/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_EXPINT1	integrator/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_EXPINT2	integrator/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_EXPINT3	integrator/v3_0/include/hal_platform_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_EXT	gps4020/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_EXT0	aeb/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_EXT0	aim711/v3_0/include/hal_platform_ints.h	55;"	d
CYGNUM_HAL_INTERRUPT_EXT0	at91/eb40/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_EXT0	at91/eb40a/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_EXT0	at91/eb42/v3_0/include/hal_platform_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_EXT0	at91/eb55/v3_0/include/hal_platform_ints.h	86;"	d
CYGNUM_HAL_INTERRUPT_EXT0	at91/jtst/v3_0/include/hal_platform_ints.h	87;"	d
CYGNUM_HAL_INTERRUPT_EXT0	at91/phycore/v3_0/include/hal_platform_ints.h	86;"	d
CYGNUM_HAL_INTERRUPT_EXT0	e7t/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_EXT0	snds/v3_0/include/hal_platform_ints.h	55;"	d
CYGNUM_HAL_INTERRUPT_EXT1	aeb/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_EXT1	aim711/v3_0/include/hal_platform_ints.h	56;"	d
CYGNUM_HAL_INTERRUPT_EXT1	at91/eb40/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_EXT1	at91/eb40a/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_EXT1	at91/eb42/v3_0/include/hal_platform_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_EXT1	at91/eb55/v3_0/include/hal_platform_ints.h	85;"	d
CYGNUM_HAL_INTERRUPT_EXT1	at91/jtst/v3_0/include/hal_platform_ints.h	88;"	d
CYGNUM_HAL_INTERRUPT_EXT1	at91/phycore/v3_0/include/hal_platform_ints.h	85;"	d
CYGNUM_HAL_INTERRUPT_EXT1	e7t/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_EXT1	snds/v3_0/include/hal_platform_ints.h	56;"	d
CYGNUM_HAL_INTERRUPT_EXT2	aeb/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_EXT2	aim711/v3_0/include/hal_platform_ints.h	57;"	d
CYGNUM_HAL_INTERRUPT_EXT2	at91/eb40/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_EXT2	at91/eb40a/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_EXT2	at91/eb42/v3_0/include/hal_platform_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_EXT2	at91/eb55/v3_0/include/hal_platform_ints.h	84;"	d
CYGNUM_HAL_INTERRUPT_EXT2	at91/jtst/v3_0/include/hal_platform_ints.h	89;"	d
CYGNUM_HAL_INTERRUPT_EXT2	at91/phycore/v3_0/include/hal_platform_ints.h	84;"	d
CYGNUM_HAL_INTERRUPT_EXT2	e7t/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_EXT2	snds/v3_0/include/hal_platform_ints.h	57;"	d
CYGNUM_HAL_INTERRUPT_EXT3	aeb/v3_0/include/hal_platform_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_EXT3	aim711/v3_0/include/hal_platform_ints.h	58;"	d
CYGNUM_HAL_INTERRUPT_EXT3	at91/eb42/v3_0/include/hal_platform_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_EXT3	at91/eb55/v3_0/include/hal_platform_ints.h	83;"	d
CYGNUM_HAL_INTERRUPT_EXT3	at91/jtst/v3_0/include/hal_platform_ints.h	90;"	d
CYGNUM_HAL_INTERRUPT_EXT3	at91/phycore/v3_0/include/hal_platform_ints.h	83;"	d
CYGNUM_HAL_INTERRUPT_EXT3	e7t/v3_0/include/hal_platform_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_EXT3	snds/v3_0/include/hal_platform_ints.h	58;"	d
CYGNUM_HAL_INTERRUPT_EXT4	at91/eb55/v3_0/include/hal_platform_ints.h	82;"	d
CYGNUM_HAL_INTERRUPT_EXT4	at91/jtst/v3_0/include/hal_platform_ints.h	80;"	d
CYGNUM_HAL_INTERRUPT_EXT4	at91/phycore/v3_0/include/hal_platform_ints.h	82;"	d
CYGNUM_HAL_INTERRUPT_EXT5	at91/eb55/v3_0/include/hal_platform_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_EXT5	at91/jtst/v3_0/include/hal_platform_ints.h	84;"	d
CYGNUM_HAL_INTERRUPT_EXT5	at91/phycore/v3_0/include/hal_platform_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_EXTERNAL	arm9/excalibur/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_EXTERNAL_FIQ	pid/v3_0/include/hal_platform_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_EXTFIQ	edb7xxx/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_FAST_COMMS	arm9/excalibur/v3_0/include/hal_platform_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_FFUART	xscale/pxa2x0/v3_0/include/hal_var_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_FIQ	at91/at91sam7s/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_FIQ	at91/var/v3_0/include/var_io.h	2968;"	d
CYGNUM_HAL_INTERRUPT_FIQ	mac7100/var/v3_0/include/var_io.h	468;"	d
CYGNUM_HAL_INTERRUPT_GDMA0	e7t/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_GDMA1	e7t/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_GPIO	sa11x0/var/v3_0/include/hal_var_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_GPIO	xscale/pxa2x0/v3_0/include/hal_var_ints.h	189;"	d
CYGNUM_HAL_INTERRUPT_GPIO0	sa11x0/var/v3_0/include/hal_var_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_GPIO0	xscale/ixp425/v3_0/include/hal_var_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_GPIO0	xscale/pxa2x0/v3_0/include/hal_var_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_GPIO0FIQ	arm9/aaed2000/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_GPIO1	sa11x0/var/v3_0/include/hal_var_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_GPIO1	xscale/ixp425/v3_0/include/hal_var_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_GPIO1	xscale/pxa2x0/v3_0/include/hal_var_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_GPIO10	sa11x0/var/v3_0/include/hal_var_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_GPIO10	xscale/ixp425/v3_0/include/hal_var_ints.h	95;"	d
CYGNUM_HAL_INTERRUPT_GPIO10	xscale/pxa2x0/v3_0/include/hal_var_ints.h	108;"	d
CYGNUM_HAL_INTERRUPT_GPIO11	sa11x0/var/v3_0/include/hal_var_ints.h	93;"	d
CYGNUM_HAL_INTERRUPT_GPIO11	xscale/ixp425/v3_0/include/hal_var_ints.h	96;"	d
CYGNUM_HAL_INTERRUPT_GPIO11	xscale/pxa2x0/v3_0/include/hal_var_ints.h	109;"	d
CYGNUM_HAL_INTERRUPT_GPIO12	sa11x0/var/v3_0/include/hal_var_ints.h	94;"	d
CYGNUM_HAL_INTERRUPT_GPIO12	xscale/ixp425/v3_0/include/hal_var_ints.h	97;"	d
CYGNUM_HAL_INTERRUPT_GPIO12	xscale/pxa2x0/v3_0/include/hal_var_ints.h	110;"	d
CYGNUM_HAL_INTERRUPT_GPIO13	sa11x0/var/v3_0/include/hal_var_ints.h	95;"	d
CYGNUM_HAL_INTERRUPT_GPIO13	xscale/pxa2x0/v3_0/include/hal_var_ints.h	111;"	d
CYGNUM_HAL_INTERRUPT_GPIO14	sa11x0/var/v3_0/include/hal_var_ints.h	96;"	d
CYGNUM_HAL_INTERRUPT_GPIO14	xscale/pxa2x0/v3_0/include/hal_var_ints.h	112;"	d
CYGNUM_HAL_INTERRUPT_GPIO15	sa11x0/var/v3_0/include/hal_var_ints.h	97;"	d
CYGNUM_HAL_INTERRUPT_GPIO15	xscale/pxa2x0/v3_0/include/hal_var_ints.h	113;"	d
CYGNUM_HAL_INTERRUPT_GPIO16	sa11x0/var/v3_0/include/hal_var_ints.h	98;"	d
CYGNUM_HAL_INTERRUPT_GPIO16	xscale/pxa2x0/v3_0/include/hal_var_ints.h	114;"	d
CYGNUM_HAL_INTERRUPT_GPIO17	sa11x0/var/v3_0/include/hal_var_ints.h	99;"	d
CYGNUM_HAL_INTERRUPT_GPIO17	xscale/pxa2x0/v3_0/include/hal_var_ints.h	115;"	d
CYGNUM_HAL_INTERRUPT_GPIO18	sa11x0/var/v3_0/include/hal_var_ints.h	100;"	d
CYGNUM_HAL_INTERRUPT_GPIO18	xscale/pxa2x0/v3_0/include/hal_var_ints.h	116;"	d
CYGNUM_HAL_INTERRUPT_GPIO19	sa11x0/var/v3_0/include/hal_var_ints.h	101;"	d
CYGNUM_HAL_INTERRUPT_GPIO19	xscale/pxa2x0/v3_0/include/hal_var_ints.h	117;"	d
CYGNUM_HAL_INTERRUPT_GPIO1INTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_GPIO2	sa11x0/var/v3_0/include/hal_var_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_GPIO2	xscale/ixp425/v3_0/include/hal_var_ints.h	87;"	d
CYGNUM_HAL_INTERRUPT_GPIO2	xscale/pxa2x0/v3_0/include/hal_var_ints.h	100;"	d
CYGNUM_HAL_INTERRUPT_GPIO20	sa11x0/var/v3_0/include/hal_var_ints.h	102;"	d
CYGNUM_HAL_INTERRUPT_GPIO20	xscale/pxa2x0/v3_0/include/hal_var_ints.h	118;"	d
CYGNUM_HAL_INTERRUPT_GPIO21	sa11x0/var/v3_0/include/hal_var_ints.h	103;"	d
CYGNUM_HAL_INTERRUPT_GPIO21	xscale/pxa2x0/v3_0/include/hal_var_ints.h	119;"	d
CYGNUM_HAL_INTERRUPT_GPIO22	sa11x0/var/v3_0/include/hal_var_ints.h	104;"	d
CYGNUM_HAL_INTERRUPT_GPIO22	xscale/pxa2x0/v3_0/include/hal_var_ints.h	120;"	d
CYGNUM_HAL_INTERRUPT_GPIO23	sa11x0/var/v3_0/include/hal_var_ints.h	105;"	d
CYGNUM_HAL_INTERRUPT_GPIO23	xscale/pxa2x0/v3_0/include/hal_var_ints.h	121;"	d
CYGNUM_HAL_INTERRUPT_GPIO24	sa11x0/var/v3_0/include/hal_var_ints.h	106;"	d
CYGNUM_HAL_INTERRUPT_GPIO24	xscale/pxa2x0/v3_0/include/hal_var_ints.h	122;"	d
CYGNUM_HAL_INTERRUPT_GPIO25	sa11x0/var/v3_0/include/hal_var_ints.h	107;"	d
CYGNUM_HAL_INTERRUPT_GPIO25	xscale/pxa2x0/v3_0/include/hal_var_ints.h	123;"	d
CYGNUM_HAL_INTERRUPT_GPIO26	sa11x0/var/v3_0/include/hal_var_ints.h	108;"	d
CYGNUM_HAL_INTERRUPT_GPIO26	xscale/pxa2x0/v3_0/include/hal_var_ints.h	124;"	d
CYGNUM_HAL_INTERRUPT_GPIO27	sa11x0/var/v3_0/include/hal_var_ints.h	109;"	d
CYGNUM_HAL_INTERRUPT_GPIO27	xscale/pxa2x0/v3_0/include/hal_var_ints.h	125;"	d
CYGNUM_HAL_INTERRUPT_GPIO28	xscale/pxa2x0/v3_0/include/hal_var_ints.h	126;"	d
CYGNUM_HAL_INTERRUPT_GPIO29	xscale/pxa2x0/v3_0/include/hal_var_ints.h	127;"	d
CYGNUM_HAL_INTERRUPT_GPIO2INTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_GPIO3	sa11x0/var/v3_0/include/hal_var_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_GPIO3	xscale/ixp425/v3_0/include/hal_var_ints.h	88;"	d
CYGNUM_HAL_INTERRUPT_GPIO3	xscale/pxa2x0/v3_0/include/hal_var_ints.h	101;"	d
CYGNUM_HAL_INTERRUPT_GPIO30	xscale/pxa2x0/v3_0/include/hal_var_ints.h	128;"	d
CYGNUM_HAL_INTERRUPT_GPIO31	xscale/pxa2x0/v3_0/include/hal_var_ints.h	129;"	d
CYGNUM_HAL_INTERRUPT_GPIO32	xscale/pxa2x0/v3_0/include/hal_var_ints.h	131;"	d
CYGNUM_HAL_INTERRUPT_GPIO33	xscale/pxa2x0/v3_0/include/hal_var_ints.h	132;"	d
CYGNUM_HAL_INTERRUPT_GPIO34	xscale/pxa2x0/v3_0/include/hal_var_ints.h	133;"	d
CYGNUM_HAL_INTERRUPT_GPIO35	xscale/pxa2x0/v3_0/include/hal_var_ints.h	134;"	d
CYGNUM_HAL_INTERRUPT_GPIO36	xscale/pxa2x0/v3_0/include/hal_var_ints.h	135;"	d
CYGNUM_HAL_INTERRUPT_GPIO37	xscale/pxa2x0/v3_0/include/hal_var_ints.h	136;"	d
CYGNUM_HAL_INTERRUPT_GPIO38	xscale/pxa2x0/v3_0/include/hal_var_ints.h	137;"	d
CYGNUM_HAL_INTERRUPT_GPIO39	xscale/pxa2x0/v3_0/include/hal_var_ints.h	138;"	d
CYGNUM_HAL_INTERRUPT_GPIO3INTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_GPIO4	sa11x0/var/v3_0/include/hal_var_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_GPIO4	xscale/ixp425/v3_0/include/hal_var_ints.h	89;"	d
CYGNUM_HAL_INTERRUPT_GPIO4	xscale/pxa2x0/v3_0/include/hal_var_ints.h	102;"	d
CYGNUM_HAL_INTERRUPT_GPIO40	xscale/pxa2x0/v3_0/include/hal_var_ints.h	139;"	d
CYGNUM_HAL_INTERRUPT_GPIO41	xscale/pxa2x0/v3_0/include/hal_var_ints.h	140;"	d
CYGNUM_HAL_INTERRUPT_GPIO42	xscale/pxa2x0/v3_0/include/hal_var_ints.h	141;"	d
CYGNUM_HAL_INTERRUPT_GPIO43	xscale/pxa2x0/v3_0/include/hal_var_ints.h	142;"	d
CYGNUM_HAL_INTERRUPT_GPIO44	xscale/pxa2x0/v3_0/include/hal_var_ints.h	143;"	d
CYGNUM_HAL_INTERRUPT_GPIO45	xscale/pxa2x0/v3_0/include/hal_var_ints.h	144;"	d
CYGNUM_HAL_INTERRUPT_GPIO46	xscale/pxa2x0/v3_0/include/hal_var_ints.h	145;"	d
CYGNUM_HAL_INTERRUPT_GPIO47	xscale/pxa2x0/v3_0/include/hal_var_ints.h	146;"	d
CYGNUM_HAL_INTERRUPT_GPIO48	xscale/pxa2x0/v3_0/include/hal_var_ints.h	147;"	d
CYGNUM_HAL_INTERRUPT_GPIO49	xscale/pxa2x0/v3_0/include/hal_var_ints.h	148;"	d
CYGNUM_HAL_INTERRUPT_GPIO4INTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	87;"	d
CYGNUM_HAL_INTERRUPT_GPIO5	sa11x0/var/v3_0/include/hal_var_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_GPIO5	xscale/ixp425/v3_0/include/hal_var_ints.h	90;"	d
CYGNUM_HAL_INTERRUPT_GPIO5	xscale/pxa2x0/v3_0/include/hal_var_ints.h	103;"	d
CYGNUM_HAL_INTERRUPT_GPIO50	xscale/pxa2x0/v3_0/include/hal_var_ints.h	149;"	d
CYGNUM_HAL_INTERRUPT_GPIO51	xscale/pxa2x0/v3_0/include/hal_var_ints.h	150;"	d
CYGNUM_HAL_INTERRUPT_GPIO52	xscale/pxa2x0/v3_0/include/hal_var_ints.h	151;"	d
CYGNUM_HAL_INTERRUPT_GPIO53	xscale/pxa2x0/v3_0/include/hal_var_ints.h	152;"	d
CYGNUM_HAL_INTERRUPT_GPIO54	xscale/pxa2x0/v3_0/include/hal_var_ints.h	153;"	d
CYGNUM_HAL_INTERRUPT_GPIO55	xscale/pxa2x0/v3_0/include/hal_var_ints.h	154;"	d
CYGNUM_HAL_INTERRUPT_GPIO56	xscale/pxa2x0/v3_0/include/hal_var_ints.h	155;"	d
CYGNUM_HAL_INTERRUPT_GPIO57	xscale/pxa2x0/v3_0/include/hal_var_ints.h	156;"	d
CYGNUM_HAL_INTERRUPT_GPIO58	xscale/pxa2x0/v3_0/include/hal_var_ints.h	157;"	d
CYGNUM_HAL_INTERRUPT_GPIO59	xscale/pxa2x0/v3_0/include/hal_var_ints.h	158;"	d
CYGNUM_HAL_INTERRUPT_GPIO5INTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	89;"	d
CYGNUM_HAL_INTERRUPT_GPIO6	sa11x0/var/v3_0/include/hal_var_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_GPIO6	xscale/ixp425/v3_0/include/hal_var_ints.h	91;"	d
CYGNUM_HAL_INTERRUPT_GPIO6	xscale/pxa2x0/v3_0/include/hal_var_ints.h	104;"	d
CYGNUM_HAL_INTERRUPT_GPIO60	xscale/pxa2x0/v3_0/include/hal_var_ints.h	159;"	d
CYGNUM_HAL_INTERRUPT_GPIO61	xscale/pxa2x0/v3_0/include/hal_var_ints.h	160;"	d
CYGNUM_HAL_INTERRUPT_GPIO62	xscale/pxa2x0/v3_0/include/hal_var_ints.h	161;"	d
CYGNUM_HAL_INTERRUPT_GPIO63	xscale/pxa2x0/v3_0/include/hal_var_ints.h	162;"	d
CYGNUM_HAL_INTERRUPT_GPIO64	xscale/pxa2x0/v3_0/include/hal_var_ints.h	164;"	d
CYGNUM_HAL_INTERRUPT_GPIO65	xscale/pxa2x0/v3_0/include/hal_var_ints.h	165;"	d
CYGNUM_HAL_INTERRUPT_GPIO66	xscale/pxa2x0/v3_0/include/hal_var_ints.h	166;"	d
CYGNUM_HAL_INTERRUPT_GPIO67	xscale/pxa2x0/v3_0/include/hal_var_ints.h	167;"	d
CYGNUM_HAL_INTERRUPT_GPIO68	xscale/pxa2x0/v3_0/include/hal_var_ints.h	168;"	d
CYGNUM_HAL_INTERRUPT_GPIO69	xscale/pxa2x0/v3_0/include/hal_var_ints.h	169;"	d
CYGNUM_HAL_INTERRUPT_GPIO6INTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	91;"	d
CYGNUM_HAL_INTERRUPT_GPIO7	sa11x0/var/v3_0/include/hal_var_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_GPIO7	xscale/ixp425/v3_0/include/hal_var_ints.h	92;"	d
CYGNUM_HAL_INTERRUPT_GPIO7	xscale/pxa2x0/v3_0/include/hal_var_ints.h	105;"	d
CYGNUM_HAL_INTERRUPT_GPIO70	xscale/pxa2x0/v3_0/include/hal_var_ints.h	170;"	d
CYGNUM_HAL_INTERRUPT_GPIO71	xscale/pxa2x0/v3_0/include/hal_var_ints.h	171;"	d
CYGNUM_HAL_INTERRUPT_GPIO72	xscale/pxa2x0/v3_0/include/hal_var_ints.h	172;"	d
CYGNUM_HAL_INTERRUPT_GPIO73	xscale/pxa2x0/v3_0/include/hal_var_ints.h	173;"	d
CYGNUM_HAL_INTERRUPT_GPIO74	xscale/pxa2x0/v3_0/include/hal_var_ints.h	174;"	d
CYGNUM_HAL_INTERRUPT_GPIO75	xscale/pxa2x0/v3_0/include/hal_var_ints.h	175;"	d
CYGNUM_HAL_INTERRUPT_GPIO76	xscale/pxa2x0/v3_0/include/hal_var_ints.h	176;"	d
CYGNUM_HAL_INTERRUPT_GPIO77	xscale/pxa2x0/v3_0/include/hal_var_ints.h	177;"	d
CYGNUM_HAL_INTERRUPT_GPIO78	xscale/pxa2x0/v3_0/include/hal_var_ints.h	178;"	d
CYGNUM_HAL_INTERRUPT_GPIO79	xscale/pxa2x0/v3_0/include/hal_var_ints.h	179;"	d
CYGNUM_HAL_INTERRUPT_GPIO7INTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	93;"	d
CYGNUM_HAL_INTERRUPT_GPIO8	sa11x0/var/v3_0/include/hal_var_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_GPIO8	xscale/ixp425/v3_0/include/hal_var_ints.h	93;"	d
CYGNUM_HAL_INTERRUPT_GPIO8	xscale/pxa2x0/v3_0/include/hal_var_ints.h	106;"	d
CYGNUM_HAL_INTERRUPT_GPIO80	xscale/pxa2x0/v3_0/include/hal_var_ints.h	180;"	d
CYGNUM_HAL_INTERRUPT_GPIO81	xscale/pxa2x0/v3_0/include/hal_var_ints.h	181;"	d
CYGNUM_HAL_INTERRUPT_GPIO82	xscale/pxa2x0/v3_0/include/hal_var_ints.h	182;"	d
CYGNUM_HAL_INTERRUPT_GPIO83	xscale/pxa2x0/v3_0/include/hal_var_ints.h	183;"	d
CYGNUM_HAL_INTERRUPT_GPIO84	xscale/pxa2x0/v3_0/include/hal_var_ints.h	184;"	d
CYGNUM_HAL_INTERRUPT_GPIO85	xscale/pxa2x0/v3_0/include/hal_var_ints.h	185;"	d
CYGNUM_HAL_INTERRUPT_GPIO9	sa11x0/var/v3_0/include/hal_var_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_GPIO9	xscale/ixp425/v3_0/include/hal_var_ints.h	94;"	d
CYGNUM_HAL_INTERRUPT_GPIO9	xscale/pxa2x0/v3_0/include/hal_var_ints.h	107;"	d
CYGNUM_HAL_INTERRUPT_GPIOX	xscale/pxa2x0/v3_0/include/hal_var_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_GTSC	xscale/iop310/v3_0/include/hal_var_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_HDLCA	aim711/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_HDLCA	snds/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_HDLCA_RX	aim711/v3_0/include/hal_platform_ints.h	83;"	d
CYGNUM_HAL_INTERRUPT_HDLCA_RX	e7t/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_HDLCA_RX	snds/v3_0/include/hal_platform_ints.h	83;"	d
CYGNUM_HAL_INTERRUPT_HDLCA_TX	aim711/v3_0/include/hal_platform_ints.h	82;"	d
CYGNUM_HAL_INTERRUPT_HDLCA_TX	e7t/v3_0/include/hal_platform_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_HDLCA_TX	snds/v3_0/include/hal_platform_ints.h	82;"	d
CYGNUM_HAL_INTERRUPT_HDLCB	aim711/v3_0/include/hal_platform_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_HDLCB	snds/v3_0/include/hal_platform_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_HDLCB_RX	aim711/v3_0/include/hal_platform_ints.h	85;"	d
CYGNUM_HAL_INTERRUPT_HDLCB_RX	e7t/v3_0/include/hal_platform_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_HDLCB_RX	snds/v3_0/include/hal_platform_ints.h	85;"	d
CYGNUM_HAL_INTERRUPT_HDLCB_TX	aim711/v3_0/include/hal_platform_ints.h	84;"	d
CYGNUM_HAL_INTERRUPT_HDLCB_TX	e7t/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_HDLCB_TX	snds/v3_0/include/hal_platform_ints.h	84;"	d
CYGNUM_HAL_INTERRUPT_HPI	xscale/verde/v3_0/include/hal_var_ints.h	99;"	d
CYGNUM_HAL_INTERRUPT_HSS0	xscale/ixdp425/v3_0/include/hal_plf_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_HSS1	xscale/ixdp425/v3_0/include/hal_plf_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_HZ	sa11x0/var/v3_0/include/hal_var_ints.h	86;"	d
CYGNUM_HAL_INTERRUPT_HZ	xscale/pxa2x0/v3_0/include/hal_var_ints.h	85;"	d
CYGNUM_HAL_INTERRUPT_I2C	aim711/v3_0/include/hal_platform_ints.h	91;"	d
CYGNUM_HAL_INTERRUPT_I2C	e7t/v3_0/include/hal_platform_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_I2C	lpc24xx/var/v3_0/include/hal_var_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_I2C	lpc2xxx/var/v3_0/include/hal_var_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_I2C	snds/v3_0/include/hal_platform_ints.h	91;"	d
CYGNUM_HAL_INTERRUPT_I2C	xscale/pxa2x0/v3_0/include/hal_var_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_I2C1	lpc24xx/var/v3_0/include/hal_var_ints.h	84;"	d
CYGNUM_HAL_INTERRUPT_I2C2	lpc24xx/var/v3_0/include/hal_var_ints.h	95;"	d
CYGNUM_HAL_INTERRUPT_I2C_0	xscale/verde/v3_0/include/hal_var_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_I2C_1	xscale/verde/v3_0/include/hal_var_ints.h	80;"	d
CYGNUM_HAL_INTERRUPT_I2C_ADDRESS	xscale/iop310/v3_0/include/hal_var_ints.h	89;"	d
CYGNUM_HAL_INTERRUPT_I2C_BUS_ERR	xscale/iop310/v3_0/include/hal_var_ints.h	86;"	d
CYGNUM_HAL_INTERRUPT_I2C_LOSS	xscale/iop310/v3_0/include/hal_var_ints.h	88;"	d
CYGNUM_HAL_INTERRUPT_I2C_RX_FULL	xscale/iop310/v3_0/include/hal_var_ints.h	85;"	d
CYGNUM_HAL_INTERRUPT_I2C_STOP	xscale/iop310/v3_0/include/hal_var_ints.h	87;"	d
CYGNUM_HAL_INTERRUPT_I2C_TX_EMPTY	xscale/iop310/v3_0/include/hal_var_ints.h	84;"	d
CYGNUM_HAL_INTERRUPT_I2O_POST	ebsa285/v3_0/include/hal_platform_ints.h	83;"	d
CYGNUM_HAL_INTERRUPT_I2S	lpc24xx/var/v3_0/include/hal_var_ints.h	96;"	d
CYGNUM_HAL_INTERRUPT_I2S	xscale/pxa2x0/v3_0/include/hal_var_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_I2SINT	edb7xxx/v3_0/include/hal_platform_ints.h	84;"	d
CYGNUM_HAL_INTERRUPT_ICP	xscale/pxa2x0/v3_0/include/hal_var_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_IDE	xscale/grg/v3_0/include/hal_plf_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_IIC	arm9/smdk2410/v3_0/include/hal_platform_ints.h	89;"	d
CYGNUM_HAL_INTERRUPT_INDEX_REGISTER	xscale/iop310/v3_0/include/hal_var_ints.h	97;"	d
CYGNUM_HAL_INTERRUPT_IRQ0	at91/at91sam7s/v3_0/include/hal_platform_ints.h	100;"	d
CYGNUM_HAL_INTERRUPT_IRQ1	at91/at91sam7s/v3_0/include/hal_platform_ints.h	101;"	d
CYGNUM_HAL_INTERRUPT_IRQ_IN_0	ebsa285/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_IRQ_IN_1	ebsa285/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_IRQ_IN_2	ebsa285/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_IRQ_IN_3	ebsa285/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_KBDINT	edb7xxx/v3_0/include/hal_platform_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_KEYPAD	xscale/pxa2x0/v3_0/include/hal_var_ints.h	58;"	d
CYGNUM_HAL_INTERRUPT_KMIINT0	integrator/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_KMIINT1	integrator/v3_0/include/hal_platform_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_LBUSTIMEOUT	integrator/v3_0/include/hal_platform_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_LCD	arm9/smdk2410/v3_0/include/hal_platform_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_LCD	sa11x0/var/v3_0/include/hal_var_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_LCD	xscale/pxa2x0/v3_0/include/hal_var_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_LCDINTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_MAGICEX	at91/jtst/v3_0/include/hal_platform_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_MAGICHLT	at91/jtst/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_MAGICMOD	at91/jtst/v3_0/include/hal_platform_ints.h	83;"	d
CYGNUM_HAL_INTERRUPT_MC	at91/at91sam7s/v3_0/include/hal_platform_ints.h	107;"	d
CYGNUM_HAL_INTERRUPT_MCINT	arm9/aaed2000/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_MCINT	edb7xxx/v3_0/include/hal_platform_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_MCP	sa11x0/var/v3_0/include/hal_var_ints.h	80;"	d
CYGNUM_HAL_INTERRUPT_MCPINT	edb7xxx/v3_0/include/hal_platform_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_MCU_ERR	xscale/iop310/v3_0/include/hal_var_ints.h	110;"	d
CYGNUM_HAL_INTERRUPT_MCU_ERR	xscale/verde/v3_0/include/hal_var_ints.h	87;"	d
CYGNUM_HAL_INTERRUPT_MEMSTK	xscale/pxa2x0/v3_0/include/hal_var_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_MESSAGE_0	xscale/iop310/v3_0/include/hal_var_ints.h	91;"	d
CYGNUM_HAL_INTERRUPT_MESSAGE_1	xscale/iop310/v3_0/include/hal_var_ints.h	92;"	d
CYGNUM_HAL_INTERRUPT_MESSAGING	xscale/verde/v3_0/include/hal_var_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_MMC	xscale/pxa2x0/v3_0/include/hal_var_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_MMCINTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	83;"	d
CYGNUM_HAL_INTERRUPT_MSG_ERR	xscale/verde/v3_0/include/hal_var_ints.h	92;"	d
CYGNUM_HAL_INTERRUPT_MSG_IBPQ	xscale/verde/v3_0/include/hal_var_ints.h	94;"	d
CYGNUM_HAL_INTERRUPT_MSL	xscale/pxa2x0/v3_0/include/hal_var_ints.h	55;"	d
CYGNUM_HAL_INTERRUPT_MU_ERR	xscale/iop310/v3_0/include/hal_var_ints.h	118;"	d
CYGNUM_HAL_INTERRUPT_NFIQ	xscale/iop310/v3_0/include/hal_var_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_NIRQ	xscale/iop310/v3_0/include/hal_var_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_NMI_DOORBELL	xscale/iop310/v3_0/include/hal_var_ints.h	94;"	d
CYGNUM_HAL_INTERRUPT_NONE	arch/v3_0/include/hal_intr.h	79;"	d
CYGNUM_HAL_INTERRUPT_NONE	arm9/aaed2000/v3_0/include/hal_platform_ints.h	97;"	d
CYGNUM_HAL_INTERRUPT_NONE	arm9/excalibur/v3_0/include/hal_platform_ints.h	80;"	d
CYGNUM_HAL_INTERRUPT_NONE	arm9/smdk2410/v3_0/include/hal_platform_ints.h	95;"	d
CYGNUM_HAL_INTERRUPT_NONE	sa11x0/var/v3_0/include/hal_var_ints.h	111;"	d
CYGNUM_HAL_INTERRUPT_NONE	xscale/ixp425/v3_0/include/hal_var_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_NONE	xscale/pxa2x0/v3_0/include/hal_var_ints.h	192;"	d
CYGNUM_HAL_INTERRUPT_NONE	xscale/verde/v3_0/include/hal_var_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_NOTUSED24	arm9/smdk2410/v3_0/include/hal_platform_ints.h	86;"	d
CYGNUM_HAL_INTERRUPT_NOTUSED6	arm9/smdk2410/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_NPEA	xscale/ixp425/v3_0/include/hal_var_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_NPEB	xscale/ixp425/v3_0/include/hal_var_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_NPEC	xscale/ixp425/v3_0/include/hal_var_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_OST_4_11	xscale/pxa2x0/v3_0/include/hal_var_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_OUTBOUND_QUEUE_FULL	xscale/iop310/v3_0/include/hal_var_ints.h	96;"	d
CYGNUM_HAL_INTERRUPT_PARALLEL_PORT	pid/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_PATU_ERR	xscale/iop310/v3_0/include/hal_var_ints.h	111;"	d
CYGNUM_HAL_INTERRUPT_PBDG_ERR	xscale/iop310/v3_0/include/hal_var_ints.h	113;"	d
CYGNUM_HAL_INTERRUPT_PCIINT0	integrator/v3_0/include/hal_platform_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_PCIINT1	integrator/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_PCIINT2	integrator/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_PCIINT3	integrator/v3_0/include/hal_platform_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_PCI_DATA_PARITY	ebsa285/v3_0/include/hal_platform_ints.h	86;"	d
CYGNUM_HAL_INTERRUPT_PCI_DMA1	xscale/ixp425/v3_0/include/hal_var_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_PCI_DMA2	xscale/ixp425/v3_0/include/hal_var_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_PCI_INT	xscale/ixp425/v3_0/include/hal_var_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_PCI_INTA	xscale/picasso/v3_0/include/hal_plf_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_PCI_INTA	xscale/uE250/v3_0/include/hal_plf_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_PCI_INTB	xscale/picasso/v3_0/include/hal_plf_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_PCI_INTB	xscale/uE250/v3_0/include/hal_plf_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_PCI_INTC	xscale/picasso/v3_0/include/hal_plf_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_PCI_INTC	xscale/uE250/v3_0/include/hal_plf_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_PCI_INTD	xscale/picasso/v3_0/include/hal_plf_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_PCI_INTD	xscale/uE250/v3_0/include/hal_plf_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_PCI_IRQ	ebsa285/v3_0/include/hal_platform_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_PCI_MASTER_ABORT	ebsa285/v3_0/include/hal_platform_ints.h	87;"	d
CYGNUM_HAL_INTERRUPT_PCI_PARITY_ERROR	ebsa285/v3_0/include/hal_platform_ints.h	89;"	d
CYGNUM_HAL_INTERRUPT_PCI_S_INTA	xscale/iq80310/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_PCI_S_INTB	xscale/iq80310/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_PCI_S_INTC	xscale/iq80310/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_PCI_S_INTD	xscale/iq80310/v3_0/include/hal_platform_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_PCI_TARGET_ABORT	ebsa285/v3_0/include/hal_platform_ints.h	88;"	d
CYGNUM_HAL_INTERRUPT_PCL	gps4020/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_PCMCIA_CD1	arm9/aaed2000/v3_0/include/hal_platform_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_PCMCIA_CD2	arm9/aaed2000/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_PCMCIA_RDY1	arm9/aaed2000/v3_0/include/hal_platform_ints.h	92;"	d
CYGNUM_HAL_INTERRUPT_PCMCIA_RDY2	arm9/aaed2000/v3_0/include/hal_platform_ints.h	94;"	d
CYGNUM_HAL_INTERRUPT_PC_SLOTA	pid/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_PC_SLOTB	pid/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_PEC	xscale/iop310/v3_0/include/hal_var_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_PERFMON	xscale/verde/v3_0/include/hal_var_ints.h	83;"	d
CYGNUM_HAL_INTERRUPT_PIO	at91/eb40/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_PIO	at91/eb40a/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_PIO	at91/jtst/v3_0/include/hal_platform_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_PIOA	at91/at91sam7s/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_PIOA	at91/eb42/v3_0/include/hal_platform_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_PIOA	at91/eb55/v3_0/include/hal_platform_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_PIOA	at91/phycore/v3_0/include/hal_platform_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_PIOB	at91/at91sam7s/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_PIOB	at91/at91sam7s/v3_0/include/hal_platform_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_PIOB	at91/eb42/v3_0/include/hal_platform_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_PIOB	at91/eb55/v3_0/include/hal_platform_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_PIOB	at91/phycore/v3_0/include/hal_platform_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_PIOC	at91/at91sam7s/v3_0/include/hal_platform_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_PITC	at91/at91sam7s/v3_0/include/hal_platform_ints.h	104;"	d
CYGNUM_HAL_INTERRUPT_PLD_0	arm9/excalibur/v3_0/include/hal_platform_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_PLD_1	arm9/excalibur/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_PLD_2	arm9/excalibur/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_PLD_3	arm9/excalibur/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_PLD_4	arm9/excalibur/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_PLD_5	arm9/excalibur/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_PLD_ERROR	arm9/excalibur/v3_0/include/hal_platform_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_PLL	arm9/excalibur/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_PLL	lpc24xx/var/v3_0/include/hal_var_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_PLL	lpc2xxx/var/v3_0/include/hal_var_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_PMC	at91/at91sam7s/v3_0/include/hal_platform_ints.h	106;"	d
CYGNUM_HAL_INTERRUPT_PMC	at91/eb42/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_PMCSR	ebsa285/v3_0/include/hal_platform_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_PMU	xscale/pxa2x0/v3_0/include/hal_var_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_PMU_CCNT_OVFL	xscale/iop310/v3_0/include/hal_var_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_PMU_PMN0_OVFL	xscale/iop310/v3_0/include/hal_var_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_PMU_PMN1_OVFL	xscale/iop310/v3_0/include/hal_var_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_PROGRAMMED_INTERRUPT	pid/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_PWM0	lpc24xx/var/v3_0/include/hal_var_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_PWM0	lpc2xxx/var/v3_0/include/hal_var_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_PWMC	at91/at91sam7s/v3_0/include/hal_platform_ints.h	85;"	d
CYGNUM_HAL_INTERRUPT_PWRI2C	xscale/pxa2x0/v3_0/include/hal_var_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_PWR_FAIL	xscale/grg/v3_0/include/hal_plf_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_PXA	xscale/picasso/v3_0/include/hal_plf_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_PXA	xscale/uE250/v3_0/include/hal_plf_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_P_SERR	xscale/iop310/v3_0/include/hal_var_ints.h	124;"	d
CYGNUM_HAL_INTERRUPT_QM1	xscale/ixp425/v3_0/include/hal_var_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_QM2	xscale/ixp425/v3_0/include/hal_var_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_QUEUE_POST	xscale/iop310/v3_0/include/hal_var_ints.h	95;"	d
CYGNUM_HAL_INTERRUPT_RES0	at91/eb55/v3_0/include/hal_platform_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_RES0	at91/phycore/v3_0/include/hal_platform_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_RES1	at91/eb55/v3_0/include/hal_platform_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_RES1	at91/phycore/v3_0/include/hal_platform_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_RF_PLL_LOCK	gps4020/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_RSTC	at91/at91sam7s/v3_0/include/hal_platform_ints.h	109;"	d
CYGNUM_HAL_INTERRUPT_RSVD_22	xscale/verde/v3_0/include/hal_var_ints.h	90;"	d
CYGNUM_HAL_INTERRUPT_RSVD_4	xscale/verde/v3_0/include/hal_var_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_RSVD_5	xscale/verde/v3_0/include/hal_var_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_RTC	aeb/v3_0/include/hal_platform_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_RTC	aim711/v3_0/include/hal_platform_ints.h	99;"	d
CYGNUM_HAL_INTERRUPT_RTC	arm9/aaed2000/v3_0/include/hal_platform_ints.h	105;"	d
CYGNUM_HAL_INTERRUPT_RTC	arm9/excalibur/v3_0/include/hal_platform_ints.h	88;"	d
CYGNUM_HAL_INTERRUPT_RTC	arm9/innovator/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_RTC	arm9/smdk2410/v3_0/include/hal_platform_ints.h	102;"	d
CYGNUM_HAL_INTERRUPT_RTC	at91/at91sam7s/v3_0/include/hal_platform_ints.h	119;"	d
CYGNUM_HAL_INTERRUPT_RTC	at91/at91sam7s/v3_0/include/hal_platform_ints.h	122;"	d
CYGNUM_HAL_INTERRUPT_RTC	at91/eb40/v3_0/include/hal_platform_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_RTC	at91/eb40a/v3_0/include/hal_platform_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_RTC	at91/eb42/v3_0/include/hal_platform_ints.h	90;"	d
CYGNUM_HAL_INTERRUPT_RTC	at91/eb55/v3_0/include/hal_platform_ints.h	101;"	d
CYGNUM_HAL_INTERRUPT_RTC	at91/jtst/v3_0/include/hal_platform_ints.h	97;"	d
CYGNUM_HAL_INTERRUPT_RTC	at91/phycore/v3_0/include/hal_platform_ints.h	97;"	d
CYGNUM_HAL_INTERRUPT_RTC	cma230/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_RTC	e7t/v3_0/include/hal_platform_ints.h	86;"	d
CYGNUM_HAL_INTERRUPT_RTC	ebsa285/v3_0/include/hal_platform_ints.h	97;"	d
CYGNUM_HAL_INTERRUPT_RTC	edb7xxx/v3_0/include/hal_platform_ints.h	99;"	d
CYGNUM_HAL_INTERRUPT_RTC	gps4020/v3_0/include/hal_platform_ints.h	83;"	d
CYGNUM_HAL_INTERRUPT_RTC	integrator/v3_0/include/hal_platform_ints.h	89;"	d
CYGNUM_HAL_INTERRUPT_RTC	lpc24xx/var/v3_0/include/hal_var_ints.h	110;"	d
CYGNUM_HAL_INTERRUPT_RTC	lpc2xxx/var/v3_0/include/hal_var_ints.h	105;"	d
CYGNUM_HAL_INTERRUPT_RTC	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	132;"	d
CYGNUM_HAL_INTERRUPT_RTC	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	134;"	d
CYGNUM_HAL_INTERRUPT_RTC	mac7100/mace1/v3_0/include/hal_platform_ints.h	132;"	d
CYGNUM_HAL_INTERRUPT_RTC	mac7100/mace1/v3_0/include/hal_platform_ints.h	134;"	d
CYGNUM_HAL_INTERRUPT_RTC	pid/v3_0/include/hal_platform_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_RTC	sa11x0/var/v3_0/include/hal_var_ints.h	119;"	d
CYGNUM_HAL_INTERRUPT_RTC	snds/v3_0/include/hal_platform_ints.h	99;"	d
CYGNUM_HAL_INTERRUPT_RTC	xscale/iq80310/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_RTC	xscale/ixp425/v3_0/include/hal_var_ints.h	108;"	d
CYGNUM_HAL_INTERRUPT_RTC	xscale/npwr/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_RTC	xscale/pxa2x0/v3_0/include/hal_var_ints.h	194;"	d
CYGNUM_HAL_INTERRUPT_RTC	xscale/verde/v3_0/include/hal_var_ints.h	108;"	d
CYGNUM_HAL_INTERRUPT_RTC0	at91/eb55/v3_0/include/hal_platform_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_RTC0	at91/phycore/v3_0/include/hal_platform_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_RTCC	arm9/smdk2410/v3_0/include/hal_platform_ints.h	92;"	d
CYGNUM_HAL_INTERRUPT_RTCDEV	lpc24xx/var/v3_0/include/hal_var_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_RTCDEV	lpc2xxx/var/v3_0/include/hal_var_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_RTCINT	integrator/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_RTCMI	arm9/aaed2000/v3_0/include/hal_platform_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_RTCMI	edb7xxx/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_RTTC	at91/at91sam7s/v3_0/include/hal_platform_ints.h	105;"	d
CYGNUM_HAL_INTERRUPT_SATU_ERR	xscale/iop310/v3_0/include/hal_var_ints.h	112;"	d
CYGNUM_HAL_INTERRUPT_SBDG_ERR	xscale/iop310/v3_0/include/hal_var_ints.h	114;"	d
CYGNUM_HAL_INTERRUPT_SCIINTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_SCI_DETECT	arm9/aaed2000/v3_0/include/hal_platform_ints.h	90;"	d
CYGNUM_HAL_INTERRUPT_SCI_VCCEN	arm9/aaed2000/v3_0/include/hal_platform_ints.h	88;"	d
CYGNUM_HAL_INTERRUPT_SCSI	xscale/npwr/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_SDI	arm9/smdk2410/v3_0/include/hal_platform_ints.h	83;"	d
CYGNUM_HAL_INTERRUPT_SDRAM_PARITY	ebsa285/v3_0/include/hal_platform_ints.h	82;"	d
CYGNUM_HAL_INTERRUPT_SD_MMC	lpc24xx/var/v3_0/include/hal_var_ints.h	89;"	d
CYGNUM_HAL_INTERRUPT_SERIALA	pid/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_SERIALB	pid/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_SERIAL_A	cma230/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_SERIAL_A	xscale/iq80310/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_SERIAL_B	cma230/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_SERIAL_B	xscale/iq80310/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_SERIAL_B	xscale/npwr/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_SERIAL_RX	ebsa285/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_SERIAL_TX	ebsa285/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_SERR	ebsa285/v3_0/include/hal_platform_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_SIRQ0	at91/jtst/v3_0/include/hal_platform_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_SIRQ1	at91/jtst/v3_0/include/hal_platform_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_SIRQ2	at91/jtst/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_SIRQ3	at91/jtst/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_SIRQ4	at91/jtst/v3_0/include/hal_platform_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_SIRQ5	at91/jtst/v3_0/include/hal_platform_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_SLCK	at91/eb55/v3_0/include/hal_platform_ints.h	80;"	d
CYGNUM_HAL_INTERRUPT_SLCK	at91/phycore/v3_0/include/hal_platform_ints.h	80;"	d
CYGNUM_HAL_INTERRUPT_SLIC_A	xscale/grg/v3_0/include/hal_plf_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_SLIC_B	xscale/grg/v3_0/include/hal_plf_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_SLOT1	cma230/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_SLOT2	cma230/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_SLOT3	cma230/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_SOFT	lpc24xx/var/v3_0/include/hal_var_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_SOFT	lpc2xxx/var/v3_0/include/hal_var_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_SOFTINT	integrator/v3_0/include/hal_platform_ints.h	58;"	d
CYGNUM_HAL_INTERRUPT_SOFT_IRQ	ebsa285/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_SPI	at91/at91sam7s/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_SPI	at91/at91sam7s/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_SPI	at91/at91sam7s/v3_0/include/hal_platform_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_SPI	at91/eb55/v3_0/include/hal_platform_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_SPI	at91/phycore/v3_0/include/hal_platform_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_SPI0	arm9/smdk2410/v3_0/include/hal_platform_ints.h	84;"	d
CYGNUM_HAL_INTERRUPT_SPI0	at91/jtst/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_SPI0	lpc24xx/var/v3_0/include/hal_var_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_SPI0	lpc2xxx/var/v3_0/include/hal_var_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_SPI1	arm9/smdk2410/v3_0/include/hal_platform_ints.h	91;"	d
CYGNUM_HAL_INTERRUPT_SPI1	at91/at91sam7s/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_SPI1	at91/jtst/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_SPI1	lpc24xx/var/v3_0/include/hal_var_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_SPI1	lpc2xxx/var/v3_0/include/hal_var_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_SPIA	at91/eb42/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_SPIB	at91/eb42/v3_0/include/hal_platform_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_SS2RX	edb7xxx/v3_0/include/hal_platform_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_SS2TX	edb7xxx/v3_0/include/hal_platform_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_SSC	at91/at91sam7s/v3_0/include/hal_platform_ints.h	83;"	d
CYGNUM_HAL_INTERRUPT_SSEOTI	arm9/aaed2000/v3_0/include/hal_platform_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_SSEOTI	edb7xxx/v3_0/include/hal_platform_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_SSP	sa11x0/var/v3_0/include/hal_var_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_SSP	xscale/pxa2x0/v3_0/include/hal_var_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_SSP	xscale/verde/v3_0/include/hal_var_ints.h	93;"	d
CYGNUM_HAL_INTERRUPT_SSP3	xscale/pxa2x0/v3_0/include/hal_var_ints.h	54;"	d
CYGNUM_HAL_INTERRUPT_STUART	xscale/pxa2x0/v3_0/include/hal_var_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_SW_INT1	xscale/ixp425/v3_0/include/hal_var_ints.h	98;"	d
CYGNUM_HAL_INTERRUPT_SW_INT2	xscale/ixp425/v3_0/include/hal_var_ints.h	99;"	d
CYGNUM_HAL_INTERRUPT_SYS	at91/at91sam7s/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_S_SERR	xscale/iop310/v3_0/include/hal_var_ints.h	125;"	d
CYGNUM_HAL_INTERRUPT_TC0	at91/at91sam7s/v3_0/include/hal_platform_ints.h	87;"	d
CYGNUM_HAL_INTERRUPT_TC1	at91/at91sam7s/v3_0/include/hal_platform_ints.h	88;"	d
CYGNUM_HAL_INTERRUPT_TC1OI	arm9/aaed2000/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_TC1OI	edb7xxx/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_TC2	at91/at91sam7s/v3_0/include/hal_platform_ints.h	89;"	d
CYGNUM_HAL_INTERRUPT_TC2OI	arm9/aaed2000/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_TC2OI	edb7xxx/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_TC3OI	arm9/aaed2000/v3_0/include/hal_platform_ints.h	86;"	d
CYGNUM_HAL_INTERRUPT_TIC1A	gps4020/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_TIC1B	gps4020/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_TIC2A	gps4020/v3_0/include/hal_platform_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_TIC2B	gps4020/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_TICK	arm9/smdk2410/v3_0/include/hal_platform_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_TIMER	cma230/v3_0/include/hal_platform_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_TIMER	xscale/iq80310/v3_0/include/hal_platform_ints.h	58;"	d
CYGNUM_HAL_INTERRUPT_TIMER	xscale/npwr/v3_0/include/hal_platform_ints.h	57;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	aeb/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	aim711/v3_0/include/hal_platform_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	aim711/v3_0/include/hal_platform_ints.h	80;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	arm9/smdk2410/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	at91/eb40/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	at91/eb40a/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	at91/eb42/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	at91/eb55/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	at91/jtst/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	at91/phycore/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	e7t/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	lpc24xx/var/v3_0/include/hal_var_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	lpc2xxx/var/v3_0/include/hal_var_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	sa11x0/var/v3_0/include/hal_var_ints.h	82;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	snds/v3_0/include/hal_platform_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	snds/v3_0/include/hal_platform_ints.h	80;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	xscale/ixp425/v3_0/include/hal_var_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	xscale/pxa2x0/v3_0/include/hal_var_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_TIMER0	xscale/verde/v3_0/include/hal_var_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	aeb/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	aim711/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	aim711/v3_0/include/hal_platform_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	arm9/smdk2410/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	at91/eb40/v3_0/include/hal_platform_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	at91/eb40a/v3_0/include/hal_platform_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	at91/eb42/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	at91/eb55/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	at91/jtst/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	at91/phycore/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	e7t/v3_0/include/hal_platform_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	lpc24xx/var/v3_0/include/hal_var_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	lpc2xxx/var/v3_0/include/hal_var_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	pid/v3_0/include/hal_platform_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	sa11x0/var/v3_0/include/hal_var_ints.h	83;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	snds/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	snds/v3_0/include/hal_platform_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	xscale/ixp425/v3_0/include/hal_var_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	xscale/pxa2x0/v3_0/include/hal_var_ints.h	82;"	d
CYGNUM_HAL_INTERRUPT_TIMER1	xscale/verde/v3_0/include/hal_var_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_TIMER2	aeb/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_TIMER2	arm9/smdk2410/v3_0/include/hal_platform_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_TIMER2	at91/eb40/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_TIMER2	at91/eb40a/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_TIMER2	at91/eb42/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_TIMER2	at91/eb55/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_TIMER2	at91/jtst/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_TIMER2	at91/phycore/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_TIMER2	lpc24xx/var/v3_0/include/hal_var_ints.h	91;"	d
CYGNUM_HAL_INTERRUPT_TIMER2	pid/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_TIMER2	sa11x0/var/v3_0/include/hal_var_ints.h	84;"	d
CYGNUM_HAL_INTERRUPT_TIMER2	xscale/pxa2x0/v3_0/include/hal_var_ints.h	83;"	d
CYGNUM_HAL_INTERRUPT_TIMER3	arm9/smdk2410/v3_0/include/hal_platform_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_TIMER3	at91/eb42/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_TIMER3	at91/eb55/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_TIMER3	at91/phycore/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_TIMER3	lpc24xx/var/v3_0/include/hal_var_ints.h	92;"	d
CYGNUM_HAL_INTERRUPT_TIMER3	sa11x0/var/v3_0/include/hal_var_ints.h	85;"	d
CYGNUM_HAL_INTERRUPT_TIMER3	xscale/pxa2x0/v3_0/include/hal_var_ints.h	84;"	d
CYGNUM_HAL_INTERRUPT_TIMER4	arm9/smdk2410/v3_0/include/hal_platform_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_TIMER4	at91/eb42/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_TIMER4	at91/eb55/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_TIMER4	at91/phycore/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_TIMER5	at91/eb42/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_TIMER5	at91/eb55/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_TIMER5	at91/phycore/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_TIMERINT0	integrator/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_TIMERINT1	integrator/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_TIMERINT2	integrator/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_TIMER_0	arm9/excalibur/v3_0/include/hal_platform_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_TIMER_1	arm9/excalibur/v3_0/include/hal_platform_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_TIMER_1	ebsa285/v3_0/include/hal_platform_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_TIMER_2	ebsa285/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_TIMER_3	ebsa285/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_TIMER_4	ebsa285/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_TIMESTAMP	xscale/ixp425/v3_0/include/hal_var_ints.h	82;"	d
CYGNUM_HAL_INTERRUPT_TINT	edb7xxx/v3_0/include/hal_platform_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_TINTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_TPM	xscale/pxa2x0/v3_0/include/hal_var_ints.h	90;"	d
CYGNUM_HAL_INTERRUPT_TS	arm9/aaed2000/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_TWI	at91/at91sam7s/v3_0/include/hal_platform_ints.h	84;"	d
CYGNUM_HAL_INTERRUPT_UART	arm9/excalibur/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_UART	xscale/iq80321/v3_0/include/hal_plf_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_UART	xscale/iq80321/v3_0/include/hal_plf_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_UART0	aeb/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_UART0	arm9/smdk2410/v3_0/include/hal_platform_ints.h	90;"	d
CYGNUM_HAL_INTERRUPT_UART0	lpc24xx/var/v3_0/include/hal_var_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_UART0	lpc2xxx/var/v3_0/include/hal_var_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_UART0_ERR	aim711/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_UART0_ERR	snds/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_UART0_RX	aim711/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_UART0_RX	e7t/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_UART0_RX	snds/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_UART0_TX	aim711/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_UART0_TX	e7t/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_UART0_TX	snds/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_UART1	aeb/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_UART1	arm9/smdk2410/v3_0/include/hal_platform_ints.h	85;"	d
CYGNUM_HAL_INTERRUPT_UART1	lpc24xx/var/v3_0/include/hal_var_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_UART1	lpc2xxx/var/v3_0/include/hal_var_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_UART1	sa11x0/var/v3_0/include/hal_var_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_UART1	xscale/ixp425/v3_0/include/hal_var_ints.h	83;"	d
CYGNUM_HAL_INTERRUPT_UART1INTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_UART1_ERR	aim711/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_UART1_ERR	gps4020/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_UART1_ERR	snds/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_UART1_RX	aim711/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_UART1_RX	aim711/v3_0/include/hal_platform_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_UART1_RX	e7t/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_UART1_RX	gps4020/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_UART1_RX	snds/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_UART1_RX	snds/v3_0/include/hal_platform_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_UART1_TX	aim711/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_UART1_TX	aim711/v3_0/include/hal_platform_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_UART1_TX	e7t/v3_0/include/hal_platform_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_UART1_TX	gps4020/v3_0/include/hal_platform_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_UART1_TX	snds/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_UART1_TX	snds/v3_0/include/hal_platform_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_UART2	aeb/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_INTERRUPT_UART2	arm9/smdk2410/v3_0/include/hal_platform_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_UART2	lpc24xx/var/v3_0/include/hal_var_ints.h	93;"	d
CYGNUM_HAL_INTERRUPT_UART2	sa11x0/var/v3_0/include/hal_var_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_UART2	xscale/ixp425/v3_0/include/hal_var_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_UART2INTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	77;"	d
CYGNUM_HAL_INTERRUPT_UART2_ERR	gps4020/v3_0/include/hal_platform_ints.h	74;"	d
CYGNUM_HAL_INTERRUPT_UART2_RX	gps4020/v3_0/include/hal_platform_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_UART2_TX	gps4020/v3_0/include/hal_platform_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_UART3	lpc24xx/var/v3_0/include/hal_var_ints.h	94;"	d
CYGNUM_HAL_INTERRUPT_UART3	sa11x0/var/v3_0/include/hal_var_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_UART3INTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	80;"	d
CYGNUM_HAL_INTERRUPT_UARTINT0	integrator/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_UARTINT1	integrator/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_UDC	sa11x0/var/v3_0/include/hal_var_ints.h	76;"	d
CYGNUM_HAL_INTERRUPT_UDP	at91/at91sam7s/v3_0/include/hal_platform_ints.h	86;"	d
CYGNUM_HAL_INTERRUPT_UMSINT	edb7xxx/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_INTERRUPT_URXINT1	edb7xxx/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_URXINT2	edb7xxx/v3_0/include/hal_platform_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_USART0	at91/at91sam7s/v3_0/include/hal_platform_ints.h	81;"	d
CYGNUM_HAL_INTERRUPT_USART0	at91/eb40/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_USART0	at91/eb40a/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_USART0	at91/eb42/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_USART0	at91/eb55/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_USART0	at91/jtst/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_USART0	at91/phycore/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_USART1	at91/at91sam7s/v3_0/include/hal_platform_ints.h	82;"	d
CYGNUM_HAL_INTERRUPT_USART1	at91/eb40/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_USART1	at91/eb40a/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_USART1	at91/eb42/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_USART1	at91/eb55/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_USART1	at91/jtst/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_INTERRUPT_USART1	at91/phycore/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_INTERRUPT_USART2	at91/at91sam7s/v3_0/include/plf_io.h	97;"	d
CYGNUM_HAL_INTERRUPT_USART2	at91/eb55/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_USART2	at91/phycore/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_USB	lpc24xx/var/v3_0/include/hal_var_ints.h	87;"	d
CYGNUM_HAL_INTERRUPT_USB	xscale/ixp425/v3_0/include/hal_var_ints.h	80;"	d
CYGNUM_HAL_INTERRUPT_USB	xscale/pxa2x0/v3_0/include/hal_var_ints.h	65;"	d
CYGNUM_HAL_INTERRUPT_USBD	arm9/smdk2410/v3_0/include/hal_platform_ints.h	87;"	d
CYGNUM_HAL_INTERRUPT_USBH	arm9/smdk2410/v3_0/include/hal_platform_ints.h	88;"	d
CYGNUM_HAL_INTERRUPT_USBH1	xscale/pxa2x0/v3_0/include/hal_var_ints.h	57;"	d
CYGNUM_HAL_INTERRUPT_USBH2	xscale/pxa2x0/v3_0/include/hal_var_ints.h	56;"	d
CYGNUM_HAL_INTERRUPT_USBINTR	arm9/aaed2000/v3_0/include/hal_platform_ints.h	84;"	d
CYGNUM_HAL_INTERRUPT_USIM	xscale/pxa2x0/v3_0/include/hal_var_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_UTXINT1	edb7xxx/v3_0/include/hal_platform_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_UTXINT2	edb7xxx/v3_0/include/hal_platform_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_V3INT	integrator/v3_0/include/hal_platform_ints.h	75;"	d
CYGNUM_HAL_INTERRUPT_WATCHDOG	aeb/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_WATCHDOG	at91/eb40/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_WATCHDOG	at91/eb40a/v3_0/include/hal_platform_ints.h	64;"	d
CYGNUM_HAL_INTERRUPT_WATCHDOG	at91/eb42/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_WATCHDOG	at91/eb55/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_WATCHDOG	at91/jtst/v3_0/include/hal_platform_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_WATCHDOG	at91/phycore/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_INTERRUPT_WATCHDOG	gps4020/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_INTERRUPT_WD	lpc24xx/var/v3_0/include/hal_var_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_WD	lpc2xxx/var/v3_0/include/hal_var_ints.h	62;"	d
CYGNUM_HAL_INTERRUPT_WDOG	xscale/ixp425/v3_0/include/hal_var_ints.h	84;"	d
CYGNUM_HAL_INTERRUPT_WDT	arm9/smdk2410/v3_0/include/hal_platform_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_WDTC	at91/at91sam7s/v3_0/include/hal_platform_ints.h	108;"	d
CYGNUM_HAL_INTERRUPT_WEINT	arm9/aaed2000/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_INTERRUPT_WEINT	edb7xxx/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_INTERRUPT_XBUS_CS_0	ebsa285/v3_0/include/hal_platform_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_XBUS_CS_1	ebsa285/v3_0/include/hal_platform_ints.h	71;"	d
CYGNUM_HAL_INTERRUPT_XBUS_CS_2	ebsa285/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_INTERRUPT_XINT0	xscale/verde/v3_0/include/hal_var_ints.h	95;"	d
CYGNUM_HAL_INTERRUPT_XINT1	xscale/verde/v3_0/include/hal_var_ints.h	96;"	d
CYGNUM_HAL_INTERRUPT_XINT2	xscale/verde/v3_0/include/hal_var_ints.h	97;"	d
CYGNUM_HAL_INTERRUPT_XINT3	xscale/verde/v3_0/include/hal_var_ints.h	98;"	d
CYGNUM_HAL_INTERRUPT_XINT3_BIT0	xscale/iop310/v3_0/include/hal_var_ints.h	102;"	d
CYGNUM_HAL_INTERRUPT_XINT3_BIT1	xscale/iop310/v3_0/include/hal_var_ints.h	103;"	d
CYGNUM_HAL_INTERRUPT_XINT3_BIT2	xscale/iop310/v3_0/include/hal_var_ints.h	104;"	d
CYGNUM_HAL_INTERRUPT_XINT3_BIT3	xscale/iop310/v3_0/include/hal_var_ints.h	105;"	d
CYGNUM_HAL_INTERRUPT_XINT3_BIT4	xscale/iop310/v3_0/include/hal_var_ints.h	106;"	d
CYGNUM_HAL_INTERRUPT_XINT3_BITS	xscale/iop310/v3_0/include/hal_var_ints.h	107;"	d
CYGNUM_HAL_INTERRUPT_XSCALE_PMU	xscale/ixp425/v3_0/include/hal_var_ints.h	86;"	d
CYGNUM_HAL_INTERRUPT_reserved0	ebsa285/v3_0/include/hal_platform_ints.h	58;"	d
CYGNUM_HAL_INTERRUPT_reserved0	xscale/iop310/v3_0/include/hal_var_ints.h	66;"	d
CYGNUM_HAL_INTERRUPT_reserved20	ebsa285/v3_0/include/hal_platform_ints.h	78;"	d
CYGNUM_HAL_INTERRUPT_reserved21	ebsa285/v3_0/include/hal_platform_ints.h	79;"	d
CYGNUM_HAL_INTERRUPT_reserved26	ebsa285/v3_0/include/hal_platform_ints.h	84;"	d
CYGNUM_HAL_INTERRUPT_reserved52	xscale/iop310/v3_0/include/hal_var_ints.h	119;"	d
CYGNUM_HAL_INTERRUPT_unused	aeb/v3_0/include/hal_platform_ints.h	70;"	d
CYGNUM_HAL_INTERRUPT_unused	cma230/v3_0/include/hal_platform_ints.h	58;"	d
CYGNUM_HAL_INTERRUPT_unused	edb7xxx/v3_0/include/hal_platform_ints.h	58;"	d
CYGNUM_HAL_INTERRUPT_unused	pid/v3_0/include/hal_platform_ints.h	58;"	d
CYGNUM_HAL_INTERRUT_NSSP	xscale/pxa2x0/v3_0/include/hal_var_ints.h	71;"	d
CYGNUM_HAL_ISR_COUNT	aeb/v3_0/include/hal_platform_ints.h	74;"	d
CYGNUM_HAL_ISR_COUNT	aim711/v3_0/include/hal_platform_ints.h	95;"	d
CYGNUM_HAL_ISR_COUNT	arm9/aaed2000/v3_0/include/hal_platform_ints.h	102;"	d
CYGNUM_HAL_ISR_COUNT	arm9/excalibur/v3_0/include/hal_platform_ints.h	85;"	d
CYGNUM_HAL_ISR_COUNT	arm9/innovator/v3_0/include/hal_platform_ints.h	63;"	d
CYGNUM_HAL_ISR_COUNT	arm9/smdk2410/v3_0/include/hal_platform_ints.h	99;"	d
CYGNUM_HAL_ISR_COUNT	at91/at91sam7s/v3_0/include/hal_platform_ints.h	115;"	d
CYGNUM_HAL_ISR_COUNT	at91/eb40/v3_0/include/hal_platform_ints.h	78;"	d
CYGNUM_HAL_ISR_COUNT	at91/eb40a/v3_0/include/hal_platform_ints.h	78;"	d
CYGNUM_HAL_ISR_COUNT	at91/eb42/v3_0/include/hal_platform_ints.h	87;"	d
CYGNUM_HAL_ISR_COUNT	at91/eb55/v3_0/include/hal_platform_ints.h	98;"	d
CYGNUM_HAL_ISR_COUNT	at91/jtst/v3_0/include/hal_platform_ints.h	94;"	d
CYGNUM_HAL_ISR_COUNT	at91/phycore/v3_0/include/hal_platform_ints.h	94;"	d
CYGNUM_HAL_ISR_COUNT	cma230/v3_0/include/hal_platform_ints.h	70;"	d
CYGNUM_HAL_ISR_COUNT	e7t/v3_0/include/hal_platform_ints.h	83;"	d
CYGNUM_HAL_ISR_COUNT	ebsa285/v3_0/include/hal_platform_ints.h	94;"	d
CYGNUM_HAL_ISR_COUNT	edb7xxx/v3_0/include/hal_platform_ints.h	96;"	d
CYGNUM_HAL_ISR_COUNT	gps4020/v3_0/include/hal_platform_ints.h	80;"	d
CYGNUM_HAL_ISR_COUNT	integrator/v3_0/include/hal_platform_ints.h	86;"	d
CYGNUM_HAL_ISR_COUNT	lpc24xx/var/v3_0/include/hal_var_ints.h	102;"	d
CYGNUM_HAL_ISR_COUNT	lpc2xxx/var/v3_0/include/hal_var_ints.h	97;"	d
CYGNUM_HAL_ISR_COUNT	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_ISR_COUNT	mac7100/mace1/v3_0/include/hal_platform_ints.h	61;"	d
CYGNUM_HAL_ISR_COUNT	pid/v3_0/include/hal_platform_ints.h	78;"	d
CYGNUM_HAL_ISR_COUNT	sa11x0/var/v3_0/include/hal_var_ints.h	116;"	d
CYGNUM_HAL_ISR_COUNT	snds/v3_0/include/hal_platform_ints.h	95;"	d
CYGNUM_HAL_ISR_COUNT	xscale/iop310/v3_0/include/hal_var_ints.h	130;"	d
CYGNUM_HAL_ISR_COUNT	xscale/ixp425/v3_0/include/hal_var_ints.h	106;"	d
CYGNUM_HAL_ISR_COUNT	xscale/pxa2x0/v3_0/include/hal_var_ints.h	202;"	d
CYGNUM_HAL_ISR_COUNT	xscale/verde/v3_0/include/hal_var_ints.h	106;"	d
CYGNUM_HAL_ISR_MAX	aeb/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_ISR_MAX	aim711/v3_0/include/hal_platform_ints.h	94;"	d
CYGNUM_HAL_ISR_MAX	arm9/aaed2000/v3_0/include/hal_platform_ints.h	100;"	d
CYGNUM_HAL_ISR_MAX	arm9/excalibur/v3_0/include/hal_platform_ints.h	83;"	d
CYGNUM_HAL_ISR_MAX	arm9/innovator/v3_0/include/hal_platform_ints.h	67;"	d
CYGNUM_HAL_ISR_MAX	arm9/smdk2410/v3_0/include/hal_platform_ints.h	98;"	d
CYGNUM_HAL_ISR_MAX	at91/at91sam7s/v3_0/include/hal_platform_ints.h	113;"	d
CYGNUM_HAL_ISR_MAX	at91/eb40/v3_0/include/hal_platform_ints.h	76;"	d
CYGNUM_HAL_ISR_MAX	at91/eb40a/v3_0/include/hal_platform_ints.h	76;"	d
CYGNUM_HAL_ISR_MAX	at91/eb42/v3_0/include/hal_platform_ints.h	85;"	d
CYGNUM_HAL_ISR_MAX	at91/eb55/v3_0/include/hal_platform_ints.h	96;"	d
CYGNUM_HAL_ISR_MAX	at91/jtst/v3_0/include/hal_platform_ints.h	93;"	d
CYGNUM_HAL_ISR_MAX	at91/phycore/v3_0/include/hal_platform_ints.h	92;"	d
CYGNUM_HAL_ISR_MAX	cma230/v3_0/include/hal_platform_ints.h	69;"	d
CYGNUM_HAL_ISR_MAX	e7t/v3_0/include/hal_platform_ints.h	82;"	d
CYGNUM_HAL_ISR_MAX	ebsa285/v3_0/include/hal_platform_ints.h	92;"	d
CYGNUM_HAL_ISR_MAX	edb7xxx/v3_0/include/hal_platform_ints.h	92;"	d
CYGNUM_HAL_ISR_MAX	edb7xxx/v3_0/include/hal_platform_ints.h	94;"	d
CYGNUM_HAL_ISR_MAX	gps4020/v3_0/include/hal_platform_ints.h	79;"	d
CYGNUM_HAL_ISR_MAX	integrator/v3_0/include/hal_platform_ints.h	85;"	d
CYGNUM_HAL_ISR_MAX	lpc24xx/var/v3_0/include/hal_var_ints.h	100;"	d
CYGNUM_HAL_ISR_MAX	lpc2xxx/var/v3_0/include/hal_var_ints.h	95;"	d
CYGNUM_HAL_ISR_MAX	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_ISR_MAX	mac7100/mace1/v3_0/include/hal_platform_ints.h	60;"	d
CYGNUM_HAL_ISR_MAX	pid/v3_0/include/hal_platform_ints.h	77;"	d
CYGNUM_HAL_ISR_MAX	sa11x0/var/v3_0/include/hal_var_ints.h	114;"	d
CYGNUM_HAL_ISR_MAX	snds/v3_0/include/hal_platform_ints.h	94;"	d
CYGNUM_HAL_ISR_MAX	xscale/iop310/v3_0/include/hal_var_ints.h	128;"	d
CYGNUM_HAL_ISR_MAX	xscale/ixp425/v3_0/include/hal_var_ints.h	104;"	d
CYGNUM_HAL_ISR_MAX	xscale/picasso/v3_0/include/hal_plf_ints.h	72;"	d
CYGNUM_HAL_ISR_MAX	xscale/picasso/v3_0/include/hal_plf_ints.h	74;"	d
CYGNUM_HAL_ISR_MAX	xscale/pxa2x0/v3_0/include/hal_var_ints.h	198;"	d
CYGNUM_HAL_ISR_MAX	xscale/pxa2x0/v3_0/include/hal_var_ints.h	200;"	d
CYGNUM_HAL_ISR_MAX	xscale/uE250/v3_0/include/hal_plf_ints.h	72;"	d
CYGNUM_HAL_ISR_MAX	xscale/uE250/v3_0/include/hal_plf_ints.h	74;"	d
CYGNUM_HAL_ISR_MAX	xscale/verde/v3_0/include/hal_var_ints.h	104;"	d
CYGNUM_HAL_ISR_MIN	aeb/v3_0/include/hal_platform_ints.h	72;"	d
CYGNUM_HAL_ISR_MIN	aim711/v3_0/include/hal_platform_ints.h	93;"	d
CYGNUM_HAL_ISR_MIN	arm9/aaed2000/v3_0/include/hal_platform_ints.h	99;"	d
CYGNUM_HAL_ISR_MIN	arm9/excalibur/v3_0/include/hal_platform_ints.h	82;"	d
CYGNUM_HAL_ISR_MIN	arm9/innovator/v3_0/include/hal_platform_ints.h	66;"	d
CYGNUM_HAL_ISR_MIN	arm9/smdk2410/v3_0/include/hal_platform_ints.h	97;"	d
CYGNUM_HAL_ISR_MIN	at91/at91sam7s/v3_0/include/hal_platform_ints.h	112;"	d
CYGNUM_HAL_ISR_MIN	at91/eb40/v3_0/include/hal_platform_ints.h	71;"	d
CYGNUM_HAL_ISR_MIN	at91/eb40/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_ISR_MIN	at91/eb40a/v3_0/include/hal_platform_ints.h	71;"	d
CYGNUM_HAL_ISR_MIN	at91/eb40a/v3_0/include/hal_platform_ints.h	73;"	d
CYGNUM_HAL_ISR_MIN	at91/eb42/v3_0/include/hal_platform_ints.h	80;"	d
CYGNUM_HAL_ISR_MIN	at91/eb42/v3_0/include/hal_platform_ints.h	82;"	d
CYGNUM_HAL_ISR_MIN	at91/eb55/v3_0/include/hal_platform_ints.h	91;"	d
CYGNUM_HAL_ISR_MIN	at91/eb55/v3_0/include/hal_platform_ints.h	93;"	d
CYGNUM_HAL_ISR_MIN	at91/jtst/v3_0/include/hal_platform_ints.h	92;"	d
CYGNUM_HAL_ISR_MIN	at91/phycore/v3_0/include/hal_platform_ints.h	91;"	d
CYGNUM_HAL_ISR_MIN	cma230/v3_0/include/hal_platform_ints.h	68;"	d
CYGNUM_HAL_ISR_MIN	e7t/v3_0/include/hal_platform_ints.h	81;"	d
CYGNUM_HAL_ISR_MIN	ebsa285/v3_0/include/hal_platform_ints.h	91;"	d
CYGNUM_HAL_ISR_MIN	edb7xxx/v3_0/include/hal_platform_ints.h	90;"	d
CYGNUM_HAL_ISR_MIN	gps4020/v3_0/include/hal_platform_ints.h	78;"	d
CYGNUM_HAL_ISR_MIN	integrator/v3_0/include/hal_platform_ints.h	84;"	d
CYGNUM_HAL_ISR_MIN	lpc24xx/var/v3_0/include/hal_var_ints.h	99;"	d
CYGNUM_HAL_ISR_MIN	lpc2xxx/var/v3_0/include/hal_var_ints.h	94;"	d
CYGNUM_HAL_ISR_MIN	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_ISR_MIN	mac7100/mace1/v3_0/include/hal_platform_ints.h	59;"	d
CYGNUM_HAL_ISR_MIN	pid/v3_0/include/hal_platform_ints.h	76;"	d
CYGNUM_HAL_ISR_MIN	sa11x0/var/v3_0/include/hal_var_ints.h	113;"	d
CYGNUM_HAL_ISR_MIN	snds/v3_0/include/hal_platform_ints.h	93;"	d
CYGNUM_HAL_ISR_MIN	xscale/iop310/v3_0/include/hal_var_ints.h	127;"	d
CYGNUM_HAL_ISR_MIN	xscale/ixp425/v3_0/include/hal_var_ints.h	103;"	d
CYGNUM_HAL_ISR_MIN	xscale/picasso/v3_0/include/hal_plf_ints.h	71;"	d
CYGNUM_HAL_ISR_MIN	xscale/picasso/v3_0/include/hal_plf_ints.h	73;"	d
CYGNUM_HAL_ISR_MIN	xscale/pxa2x0/v3_0/include/hal_var_ints.h	196;"	d
CYGNUM_HAL_ISR_MIN	xscale/uE250/v3_0/include/hal_plf_ints.h	71;"	d
CYGNUM_HAL_ISR_MIN	xscale/uE250/v3_0/include/hal_plf_ints.h	73;"	d
CYGNUM_HAL_ISR_MIN	xscale/verde/v3_0/include/hal_var_ints.h	103;"	d
CYGNUM_HAL_MAX_INTERRUPT_NESTING	arch/v3_0/include/hal_arch.h	401;"	d
CYGNUM_HAL_STACK_CONTEXT_SIZE	arch/v3_0/include/hal_arch.h	394;"	d
CYGNUM_HAL_STACK_FRAME_SIZE	arch/v3_0/include/hal_arch.h	390;"	d
CYGNUM_HAL_STACK_INTERRUPT_SIZE	arch/v3_0/include/hal_arch.h	397;"	d
CYGNUM_HAL_STACK_SIZE_MINIMUM	arch/v3_0/include/hal_arch.h	403;"	d
CYGNUM_HAL_STACK_SIZE_TYPICAL	arch/v3_0/include/hal_arch.h	407;"	d
CYGNUM_HAL_VAR_ISR_MAX	xscale/ixp425/v3_0/include/hal_var_ints.h	101;"	d
CYGNUM_HAL_VAR_ISR_MAX	xscale/verde/v3_0/include/hal_var_ints.h	101;"	d
CYGNUM_HAL_VECTOR_ABORT_DATA	arch/v3_0/include/hal_intr.h	91;"	d
CYGNUM_HAL_VECTOR_ABORT_PREFETCH	arch/v3_0/include/hal_intr.h	90;"	d
CYGNUM_HAL_VECTOR_FIQ	arch/v3_0/include/hal_intr.h	94;"	d
CYGNUM_HAL_VECTOR_IRQ	arch/v3_0/include/hal_intr.h	93;"	d
CYGNUM_HAL_VECTOR_RESET	arch/v3_0/include/hal_intr.h	87;"	d
CYGNUM_HAL_VECTOR_SOFTWARE_INTERRUPT	arch/v3_0/include/hal_intr.h	89;"	d
CYGNUM_HAL_VECTOR_UNDEF_INSTRUCTION	arch/v3_0/include/hal_intr.h	88;"	d
CYGNUM_HAL_VECTOR_reserved	arch/v3_0/include/hal_intr.h	92;"	d
CYGNUM_HAL_VSR_COUNT	arch/v3_0/include/hal_intr.h	98;"	d
CYGNUM_HAL_VSR_MAX	arch/v3_0/include/hal_intr.h	97;"	d
CYGNUM_HAL_VSR_MIN	arch/v3_0/include/hal_intr.h	96;"	d
CYGNUM_IO_SERIAL_FREESCALE_ESCI_A_INT_VECTOR	mac7100/var/v3_0/include/var_io.h	177;"	d
CYGNUM_IO_SERIAL_FREESCALE_ESCI_B_INT_VECTOR	mac7100/var/v3_0/include/var_io.h	180;"	d
CYGNUM_IO_SERIAL_FREESCALE_ESCI_C_INT_VECTOR	mac7100/var/v3_0/include/var_io.h	183;"	d
CYGNUM_IO_SERIAL_FREESCALE_ESCI_D_INT_VECTOR	mac7100/var/v3_0/include/var_io.h	186;"	d
CYGNUS_CYGMON_OS	xscale/iq80310/v3_0/src/diag/iq80310.h	89;"	d
CYGONCE_AAED2000_H	arm9/aaed2000/v3_0/include/aaed2000.h	2;"	d
CYGONCE_ASSABET_H	sa11x0/assabet/v3_0/include/assabet.h	2;"	d
CYGONCE_ATMEL_SUPPORT_H	sa11x0/ipaq/v3_0/include/atmel_support.h	2;"	d
CYGONCE_BRUTUS_H	sa11x0/brutus/v3_0/include/brutus.h	2;"	d
CYGONCE_CERF_H	sa11x0/cerf/v3_0/include/cerf.h	2;"	d
CYGONCE_CERF_H	sa11x0/cerfpda/v3_0/include/cerfpda.h	2;"	d
CYGONCE_EXCALIBUR_H	arm9/excalibur/v3_0/include/excalibur.h	2;"	d
CYGONCE_FLEXANET_H	sa11x0/flexanet/v3_0/include/flexanet.h	2;"	d
CYGONCE_HAL_ARCH_H	arch/v3_0/include/hal_arch.h	2;"	d
CYGONCE_HAL_ARM_AEB_PLF_IO_H	aeb/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_ARM_AEB_PLF_IO_H	gps4020/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_ARM_ARM9_EXCALIBUR_PLF_IO_H	arm9/excalibur/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_ARM_ARM9_INNOVATOR_PLF_IO_H	arm9/innovator/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_ARM_ARM9_SMDK2410_PLF_IO_H	arm9/smdk2410/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_ARM_CMA230_PLF_IO_H	cma230/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_ARM_EDB7XXX_PLF_IO_H	edb7xxx/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_ARM_IXP425_VAR_IO_H	xscale/ixp425/v3_0/include/var_io.h	2;"	d
CYGONCE_HAL_ARM_LPC24XX_VAR_LPC24XX_MISC_H	lpc24xx/var/v3_0/include/lpc24xx_misc.h	2;"	d
CYGONCE_HAL_ARM_LPC2XXX_VAR_LPC2XXX_MISC_H	lpc2xxx/var/v3_0/include/lpc2xxx_misc.h	2;"	d
CYGONCE_HAL_ARM_PID_PLF_IO_H	pid/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_ARM_PXA2X0_H	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	49;"	d
CYGONCE_HAL_ARM_SA11X0_ASSABET_PLF_IO_H	sa11x0/assabet/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_ARM_SA11X0_BRUTUS_PLF_IO_H	sa11x0/brutus/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_ARM_SA11X0_CERFPDA_PLF_IO_H	sa11x0/cerfpda/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_ARM_SA11X0_CERF_PLF_IO_H	sa11x0/cerf/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_ARM_SA11X0_FLEXANET_PLF_IO_H	sa11x0/flexanet/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_ARM_SA11X0_IPAQ_PLF_IO_H	sa11x0/ipaq/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_ARM_SA11X0_NANOENGINE_NANOENGINE_H	sa11x0/nano/v3_0/include/nano.h	2;"	d
CYGONCE_HAL_ARM_SA11X0_NANO_PLF_IO_H	sa11x0/nano/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_ARM_SA11X0_SA1100MM_PLF_IO_H	sa11x0/sa1100mm/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_ARM_STUB_H	arch/v3_0/include/arm_stub.h	2;"	d
CYGONCE_HAL_ARM_VAR_IO_H	xscale/iop310/v3_0/include/var_io.h	2;"	d
CYGONCE_HAL_ARM_VERDE_VAR_IO_H	xscale/verde/v3_0/include/var_io.h	2;"	d
CYGONCE_HAL_ARM_XSCALE_GRG_GRG_H	xscale/grg/v3_0/include/grg.h	2;"	d
CYGONCE_HAL_ARM_XSCALE_HAL_IXP425_H	xscale/ixp425/v3_0/include/hal_ixp425.h	53;"	d
CYGONCE_HAL_ARM_XSCALE_HAL_VERDE_H	xscale/verde/v3_0/include/hal_verde.h	53;"	d
CYGONCE_HAL_ARM_XSCALE_HAL_XSCALE_H	xscale/cores/v3_0/include/hal_xscale.h	53;"	d
CYGONCE_HAL_ARM_XSCALE_IQ80321_IQ80321_H	xscale/iq80321/v3_0/include/iq80321.h	2;"	d
CYGONCE_HAL_ARM_XSCALE_IXDP425_IXDP425_H	xscale/ixdp425/v3_0/include/ixdp425.h	2;"	d
CYGONCE_HAL_ARM_XSCALE_MPC50_H	xscale/mpc50/v3_0/include/mpc50.h	2;"	d
CYGONCE_HAL_ARM_XSCALE_MPC50_PLF_IO_H	xscale/mpc50/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_ARM_XSCALE_PICASSO_PICASSO_H	xscale/picasso/v3_0/include/picasso.h	2;"	d
CYGONCE_HAL_ARM_XSCALE_PRPMC1100_PRPMC1100_H	xscale/prpmc1100/v3_0/include/prpmc1100.h	2;"	d
CYGONCE_HAL_ARM_XSCALE_UE250_UE250_H	xscale/uE250/v3_0/include/uE250.h	2;"	d
CYGONCE_HAL_ARM_XSCALE_XSENGINE_XSENGINE_H	xscale/xsengine/v3_0/include/xsengine.h	2;"	d
CYGONCE_HAL_BASETYPE_H	arch/v3_0/include/basetype.h	2;"	d
CYGONCE_HAL_CACHE_H	aeb/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_CACHE_H	aim711/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_CACHE_H	arm9/var/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_CACHE_H	at91/var/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_CACHE_H	cma230/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_CACHE_H	e7t/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_CACHE_H	ebsa285/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_CACHE_H	edb7xxx/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_CACHE_H	gps4020/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_CACHE_H	integrator/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_CACHE_H	lpc24xx/var/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_CACHE_H	lpc2xxx/var/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_CACHE_H	mac7100/var/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_CACHE_H	pid/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_CACHE_H	sa11x0/var/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_CACHE_H	snds/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_CACHE_H	xscale/cores/v3_0/include/hal_cache.h	2;"	d
CYGONCE_HAL_CMA230_H	cma230/v3_0/include/hal_cma230.h	2;"	d
CYGONCE_HAL_DIAG_DCC_H	at91/var/v3_0/src/hal_diag_dcc.h	2;"	d
CYGONCE_HAL_DIAG_H	aeb/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	aim711/v3_0/include/hal_diag.h	54;"	d
CYGONCE_HAL_DIAG_H	arm9/aaed2000/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	arm9/excalibur/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	arm9/innovator/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	arm9/smdk2410/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	at91/var/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	cma230/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	e7t/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	ebsa285/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	edb7xxx/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	gps4020/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	integrator/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	lpc24xx/var/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	lpc2xxx/var/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	mac7100/var/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	pid/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	sa11x0/var/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	snds/v3_0/include/hal_diag.h	54;"	d
CYGONCE_HAL_DIAG_H	xscale/iop310/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	xscale/iq80321/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	xscale/ixp425/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_DIAG_H	xscale/pxa2x0/v3_0/include/hal_diag.h	2;"	d
CYGONCE_HAL_EBSA285_H	ebsa285/v3_0/include/hal_ebsa285.h	2;"	d
CYGONCE_HAL_EDB7XXX_H	edb7xxx/v3_0/include/hal_edb7xxx.h	2;"	d
CYGONCE_HAL_INTEGRATOR_H	integrator/v3_0/include/hal_integrator.h	2;"	d
CYGONCE_HAL_INTR_H	arch/v3_0/include/hal_intr.h	2;"	d
CYGONCE_HAL_IOP310_H	xscale/iop310/v3_0/include/hal_iop310.h	2;"	d
CYGONCE_HAL_IO_H	arch/v3_0/include/hal_io.h	2;"	d
CYGONCE_HAL_MAC7100EVB_MISC_H	mac7100/mac7100evb/v3_0/include/mac7100evb_misc.h	2;"	d
CYGONCE_HAL_MAC7100_MISC_H	mac7100/var/v3_0/include/mac7100_misc.h	2;"	d
CYGONCE_HAL_MACE1_MISC_H	mac7100/mace1/v3_0/include/mace1_misc.h	2;"	d
CYGONCE_HAL_MMU_H	arch/v3_0/include/hal_mmu.h	2;"	d
CYGONCE_HAL_MM_H	sa11x0/var/v3_0/include/hal_mm.h	2;"	d
CYGONCE_HAL_MM_H	xscale/cores/v3_0/include/hal_mm.h	2;"	d
CYGONCE_HAL_PLATFORM_EXTRAS_H	cma230/v3_0/include/hal_platform_extras.h	2;"	d
CYGONCE_HAL_PLATFORM_EXTRAS_H	edb7xxx/v3_0/include/hal_platform_extras.h	2;"	d
CYGONCE_HAL_PLATFORM_EXTRAS_H	xscale/iq80321/v3_0/include/hal_platform_extras.h	2;"	d
CYGONCE_HAL_PLATFORM_EXTRAS_H	xscale/prpmc1100/v3_0/include/hal_platform_extras.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	aeb/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	aim711/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	arm9/aaed2000/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	arm9/excalibur/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	arm9/innovator/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	arm9/smdk2410/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	at91/at91sam7s/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	at91/eb40/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	at91/eb40a/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	at91/eb42/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	at91/eb55/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	at91/jtst/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	at91/phycore/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	cma230/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	e7t/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	ebsa285/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	edb7xxx/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	gps4020/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	integrator/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	mac7100/mace1/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	pid/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	sa11x0/ipaq/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	snds/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	xscale/iq80310/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_INTS_H	xscale/npwr/v3_0/include/hal_platform_ints.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	aeb/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	aim711/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	arm9/aaed2000/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	arm9/excalibur/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	arm9/innovator/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	arm9/smdk2410/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	at91/at91sam7s/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	at91/eb40/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	at91/eb40a/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	at91/eb42/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	at91/eb55/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	at91/jtst/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	at91/phycore/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	cma230/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	e7t/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	ebsa285/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	edb7xxx/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	gps4020/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	integrator/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	lpc24xx/ea2468/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	mac7100/mac7100evb/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	mac7100/mace1/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	pid/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	sa11x0/assabet/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	sa11x0/brutus/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	sa11x0/cerf/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	sa11x0/nano/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	snds/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	xscale/grg/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	xscale/iq80310/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	xscale/iq80321/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	xscale/ixdp425/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	xscale/mpc50/v3_0/include/hal_platform_setup.h	49;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	xscale/npwr/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	xscale/picasso/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	xscale/uE250/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLATFORM_SETUP_H	xscale/xsengine/v3_0/include/hal_platform_setup.h	2;"	d
CYGONCE_HAL_PLF_INTS_H	xscale/grg/v3_0/include/hal_plf_ints.h	2;"	d
CYGONCE_HAL_PLF_INTS_H	xscale/iq80321/v3_0/include/hal_plf_ints.h	2;"	d
CYGONCE_HAL_PLF_INTS_H	xscale/ixdp425/v3_0/include/hal_plf_ints.h	2;"	d
CYGONCE_HAL_PLF_INTS_H	xscale/picasso/v3_0/include/hal_plf_ints.h	2;"	d
CYGONCE_HAL_PLF_INTS_H	xscale/prpmc1100/v3_0/include/hal_plf_ints.h	2;"	d
CYGONCE_HAL_PLF_INTS_H	xscale/uE250/v3_0/include/hal_plf_ints.h	2;"	d
CYGONCE_HAL_PLF_IO_H	aim711/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	arm9/aaed2000/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	at91/at91sam7s/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	at91/eb40/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	at91/eb40a/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	at91/eb42/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	at91/eb55/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	at91/jtst/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	at91/phycore/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	e7t/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	lpc24xx/ea2468/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	lpc2xxx/lpcmt/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	lpc2xxx/mcb2100/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	lpc2xxx/olpce2294/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	lpc2xxx/olpch2294/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	lpc2xxx/olpcl2294/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	lpc2xxx/p2106/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	lpc2xxx/phycore229x/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	mac7100/mac7100evb/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	mac7100/mace1/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_IO_H	snds/v3_0/include/plf_io.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	aeb/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	aim711/v3_0/include/plf_stub.h	54;"	d
CYGONCE_HAL_PLF_STUB_H	arm9/aaed2000/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	arm9/excalibur/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	arm9/innovator/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	arm9/smdk2410/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	at91/var/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	cma230/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	e7t/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	ebsa285/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	edb7xxx/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	gps4020/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	integrator/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	lpc24xx/var/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	lpc2xxx/var/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	mac7100/var/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	pid/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	sa11x0/var/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PLF_STUB_H	snds/v3_0/include/plf_stub.h	54;"	d
CYGONCE_HAL_PLF_STUB_H	xscale/cores/v3_0/include/plf_stub.h	2;"	d
CYGONCE_HAL_PXA250_PLATFORM_PLF_MMAP_H	xscale/picasso/v3_0/include/plf_mmap.h	2;"	d
CYGONCE_HAL_PXA250_PLATFORM_PLF_MMAP_H	xscale/uE250/v3_0/include/plf_mmap.h	2;"	d
CYGONCE_HAL_SA11X0_PLATFORM_PLF_MMAP_H	sa11x0/assabet/v3_0/include/plf_mmap.h	2;"	d
CYGONCE_HAL_SA11X0_PLATFORM_PLF_MMAP_H	sa11x0/brutus/v3_0/include/plf_mmap.h	2;"	d
CYGONCE_HAL_SA11X0_PLATFORM_PLF_MMAP_H	sa11x0/cerf/v3_0/include/plf_mmap.h	2;"	d
CYGONCE_HAL_SA11X0_PLATFORM_PLF_MMAP_H	sa11x0/cerfpda/v3_0/include/plf_mmap.h	2;"	d
CYGONCE_HAL_SA11X0_PLATFORM_PLF_MMAP_H	sa11x0/flexanet/v3_0/include/plf_mmap.h	2;"	d
CYGONCE_HAL_SA11X0_PLATFORM_PLF_MMAP_H	sa11x0/ipaq/v3_0/include/plf_mmap.h	2;"	d
CYGONCE_HAL_SA11X0_PLATFORM_PLF_MMAP_H	sa11x0/nano/v3_0/include/plf_mmap.h	2;"	d
CYGONCE_HAL_SA11X0_PLATFORM_PLF_MMAP_H	sa11x0/sa1100mm/v3_0/include/plf_mmap.h	2;"	d
CYGONCE_HAL_VAR_ARCH_H	at91/var/v3_0/include/var_arch.h	2;"	d
CYGONCE_HAL_VAR_ARCH_H	lpc24xx/var/v3_0/include/var_arch.h	2;"	d
CYGONCE_HAL_VAR_ARCH_H	lpc2xxx/var/v3_0/include/var_arch.h	2;"	d
CYGONCE_HAL_VAR_ARCH_H	mac7100/var/v3_0/include/var_arch.h	2;"	d
CYGONCE_HAL_VAR_INTS_H	lpc24xx/var/v3_0/include/hal_var_ints.h	2;"	d
CYGONCE_HAL_VAR_INTS_H	lpc2xxx/var/v3_0/include/hal_var_ints.h	2;"	d
CYGONCE_HAL_VAR_INTS_H	sa11x0/var/v3_0/include/hal_var_ints.h	2;"	d
CYGONCE_HAL_VAR_INTS_H	xscale/iop310/v3_0/include/hal_var_ints.h	2;"	d
CYGONCE_HAL_VAR_INTS_H	xscale/ixp425/v3_0/include/hal_var_ints.h	2;"	d
CYGONCE_HAL_VAR_INTS_H	xscale/pxa2x0/v3_0/include/hal_var_ints.h	2;"	d
CYGONCE_HAL_VAR_INTS_H	xscale/verde/v3_0/include/hal_var_ints.h	2;"	d
CYGONCE_HAL_VAR_IO_H	at91/var/v3_0/include/var_io.h	2;"	d
CYGONCE_HAL_VAR_IO_H	lpc24xx/var/v3_0/include/var_io.h	2;"	d
CYGONCE_HAL_VAR_IO_H	lpc2xxx/var/v3_0/include/var_io.h	2;"	d
CYGONCE_HAL_VAR_IO_H	mac7100/var/v3_0/include/var_io.h	2;"	d
CYGONCE_HAL_VAR_SETUP_H	mac7100/var/v3_0/include/hal_var_setup.h	2;"	d
CYGONCE_INNOVATOR_H	arm9/innovator/v3_0/include/innovator.h	2;"	d
CYGONCE_IPAQ_H	sa11x0/ipaq/v3_0/include/ipaq.h	2;"	d
CYGONCE_IQ80310_H	xscale/iq80310/v3_0/src/diag/iq80310.h	2;"	d
CYGONCE_LPC2XXX_IAP_H	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	2;"	d
CYGONCE_PLF_IO_H	ebsa285/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLF_IO_H	integrator/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLF_IO_H	xscale/grg/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLF_IO_H	xscale/iq80310/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLF_IO_H	xscale/iq80321/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLF_IO_H	xscale/ixdp425/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLF_IO_H	xscale/npwr/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLF_IO_H	xscale/picasso/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLF_IO_H	xscale/prpmc1100/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLF_IO_H	xscale/uE250/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLF_IO_H	xscale/xsengine/v3_0/include/plf_io.h	2;"	d
CYGONCE_PLX_H	xscale/picasso/v3_0/include/plx.h	2;"	d
CYGONCE_PLX_H	xscale/uE250/v3_0/include/plx.h	2;"	d
CYGONCE_SA1100MM_H	sa11x0/sa1100mm/v3_0/include/sa1100mm.h	2;"	d
CYGONCE_SMDK2410_H	arm9/smdk2410/v3_0/include/s3c2410x.h	2;"	d
CYGONCE_VAR_IO_H	arm9/var/v3_0/include/var_io.h	2;"	d
CYGONCE_VAR_IO_H	sa11x0/var/v3_0/include/var_io.h	2;"	d
CYGONCE_VAR_IO_H	xscale/pxa2x0/v3_0/include/var_io.h	2;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	aim711/v3_0/include/hal_platform_setup.h	78;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	arm9/aaed2000/v3_0/include/hal_platform_setup.h	65;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	arm9/excalibur/v3_0/include/hal_platform_setup.h	69;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	arm9/innovator/v3_0/include/hal_platform_setup.h	68;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	arm9/smdk2410/v3_0/include/hal_platform_setup.h	93;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	at91/eb40/v3_0/include/hal_platform_setup.h	113;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	at91/eb40a/v3_0/include/hal_platform_setup.h	138;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	at91/eb42/v3_0/include/hal_platform_setup.h	182;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	at91/eb55/v3_0/include/hal_platform_setup.h	201;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	at91/jtst/v3_0/include/hal_platform_setup.h	152;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	at91/phycore/v3_0/include/hal_platform_setup.h	195;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	edb7xxx/v3_0/include/hal_platform_setup.h	63;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	gps4020/v3_0/include/hal_platform_setup.h	56;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	integrator/v3_0/include/hal_platform_setup.h	59;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	lpc24xx/ea2468/v3_0/include/hal_platform_setup.h	113;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	146;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	149;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	218;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	223;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	217;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	148;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	252;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	mac7100/mac7100evb/v3_0/include/hal_platform_setup.h	116;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	mac7100/mace1/v3_0/include/hal_platform_setup.h	116;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	67;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	67;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	snds/v3_0/include/hal_platform_setup.h	72;"	d
CYGSEM_HAL_ROM_RESET_USES_JUMP	xscale/xsengine/v3_0/include/hal_platform_setup.h	99;"	d
CYG_BYTEORDER	arch/v3_0/include/basetype.h	59;"	d
CYG_BYTEORDER	arch/v3_0/include/basetype.h	61;"	d
CYG_DEVICE_CACHE_MEM	aeb/v3_0/include/hal_cache.h	77;"	d
CYG_DEVICE_CCR	aeb/v3_0/include/hal_cache.h	75;"	d
CYG_DEVICE_CCR	aeb/v3_0/include/hal_platform_setup.h	57;"	d
CYG_DEVICE_CPM_CT0CCR	aeb/v3_0/src/aeb_misc.c	80;"	d	file:
CYG_DEVICE_CPM_CT1CCR	aeb/v3_0/src/aeb_misc.c	81;"	d	file:
CYG_DEVICE_CPM_CT2CCR	aeb/v3_0/src/aeb_misc.c	82;"	d	file:
CYG_DEVICE_CPM_PCSR	aeb/v3_0/src/aeb_misc.c	79;"	d	file:
CYG_DEVICE_ICTL_BASE	integrator/v3_0/include/hal_integrator.h	110;"	d
CYG_DEVICE_ICTL_BASE	pid/v3_0/src/pid_misc.c	108;"	d	file:
CYG_DEVICE_ICTL_FIQER	aeb/v3_0/src/aeb_misc.c	128;"	d	file:
CYG_DEVICE_ICTL_FIQSR	aeb/v3_0/src/aeb_misc.c	130;"	d	file:
CYG_DEVICE_ICTL_ICLR	aeb/v3_0/src/aeb_misc.c	126;"	d	file:
CYG_DEVICE_ICTL_ICR0	aeb/v3_0/src/aeb_misc.c	124;"	d	file:
CYG_DEVICE_ICTL_ICR1	aeb/v3_0/src/aeb_misc.c	125;"	d	file:
CYG_DEVICE_ICTL_IPR	aeb/v3_0/src/aeb_misc.c	131;"	d	file:
CYG_DEVICE_ICTL_IRQER	aeb/v3_0/src/aeb_misc.c	127;"	d	file:
CYG_DEVICE_ICTL_IRQSR	aeb/v3_0/src/aeb_misc.c	129;"	d	file:
CYG_DEVICE_IOCR	aeb/v3_0/src/aeb_misc.c	78;"	d	file:
CYG_DEVICE_IRQ_Enable	integrator/v3_0/include/hal_integrator.h	114;"	d
CYG_DEVICE_IRQ_Enable	pid/v3_0/src/pid_misc.c	112;"	d	file:
CYG_DEVICE_IRQ_EnableClear	integrator/v3_0/include/hal_integrator.h	120;"	d
CYG_DEVICE_IRQ_EnableClear	pid/v3_0/src/pid_misc.c	118;"	d	file:
CYG_DEVICE_IRQ_EnableSet	integrator/v3_0/include/hal_integrator.h	117;"	d
CYG_DEVICE_IRQ_EnableSet	pid/v3_0/src/pid_misc.c	115;"	d	file:
CYG_DEVICE_IRQ_Status	integrator/v3_0/include/hal_integrator.h	111;"	d
CYG_DEVICE_IRQ_Status	pid/v3_0/src/pid_misc.c	109;"	d	file:
CYG_DEVICE_LSCR	aeb/v3_0/include/hal_cache.h	76;"	d
CYG_DEVICE_PARALLEL_DATA	pid/v3_0/src/hal_diag.c	401;"	d	file:
CYG_DEVICE_SERIAL_BAUD_DIV	arm9/excalibur/v3_0/include/hal_platform_setup.h	71;"	d
CYG_DEVICE_SERIAL_BAUD_DIV	arm9/excalibur/v3_0/src/hal_diag.c	71;"	d	file:
CYG_DEVICE_SERIAL_BAUD_DIV	arm9/innovator/v3_0/src/hal_diag.c	74;"	d	file:
CYG_DEVICE_SERIAL_BAUD_LSB	arm9/excalibur/v3_0/include/hal_platform_setup.h	72;"	d
CYG_DEVICE_SERIAL_BAUD_LSB	arm9/excalibur/v3_0/src/hal_diag.c	72;"	d	file:
CYG_DEVICE_SERIAL_BAUD_LSB	arm9/innovator/v3_0/src/hal_diag.c	75;"	d	file:
CYG_DEVICE_SERIAL_BAUD_LSB	pid/v3_0/src/hal_diag.c	71;"	d	file:
CYG_DEVICE_SERIAL_BAUD_LSB	pid/v3_0/src/hal_diag.c	75;"	d	file:
CYG_DEVICE_SERIAL_BAUD_LSB	pid/v3_0/src/hal_diag.c	79;"	d	file:
CYG_DEVICE_SERIAL_BAUD_LSB	pid/v3_0/src/hal_diag.c	83;"	d	file:
CYG_DEVICE_SERIAL_BAUD_MSB	arm9/excalibur/v3_0/include/hal_platform_setup.h	73;"	d
CYG_DEVICE_SERIAL_BAUD_MSB	arm9/excalibur/v3_0/src/hal_diag.c	73;"	d	file:
CYG_DEVICE_SERIAL_BAUD_MSB	arm9/innovator/v3_0/src/hal_diag.c	76;"	d	file:
CYG_DEVICE_SERIAL_BAUD_MSB	pid/v3_0/src/hal_diag.c	70;"	d	file:
CYG_DEVICE_SERIAL_BAUD_MSB	pid/v3_0/src/hal_diag.c	74;"	d	file:
CYG_DEVICE_SERIAL_BAUD_MSB	pid/v3_0/src/hal_diag.c	78;"	d	file:
CYG_DEVICE_SERIAL_BAUD_MSB	pid/v3_0/src/hal_diag.c	82;"	d	file:
CYG_DEVICE_SERIAL_INT	pid/v3_0/src/hal_diag.c	424;"	d	file:
CYG_DEVICE_SERIAL_INT	pid/v3_0/src/hal_diag.c	428;"	d	file:
CYG_DEVICE_SERIAL_RS232_BAUD_LSB	aeb/v3_0/src/hal_diag.c	73;"	d	file:
CYG_DEVICE_SERIAL_RS232_BAUD_MSB	aeb/v3_0/src/hal_diag.c	72;"	d	file:
CYG_DEVICE_TIMER0	aeb/v3_0/src/aeb_misc.c	74;"	d	file:
CYG_DEVICE_TIMER1	aeb/v3_0/src/aeb_misc.c	75;"	d	file:
CYG_DEVICE_TIMER1_BASE	pid/v3_0/src/pid_misc.c	69;"	d	file:
CYG_DEVICE_TIMER1_CLEAR	pid/v3_0/src/pid_misc.c	79;"	d	file:
CYG_DEVICE_TIMER1_CONTROL	pid/v3_0/src/pid_misc.c	76;"	d	file:
CYG_DEVICE_TIMER1_CURRENT	pid/v3_0/src/pid_misc.c	73;"	d	file:
CYG_DEVICE_TIMER1_LOAD	pid/v3_0/src/pid_misc.c	70;"	d	file:
CYG_DEVICE_TIMER2	aeb/v3_0/src/aeb_misc.c	76;"	d	file:
CYG_DEVICE_TIMER_BASE	integrator/v3_0/include/hal_integrator.h	131;"	d
CYG_DEVICE_TIMER_BASE	pid/v3_0/src/pid_misc.c	83;"	d	file:
CYG_DEVICE_TIMER_CLEAR	integrator/v3_0/include/hal_integrator.h	142;"	d
CYG_DEVICE_TIMER_CLEAR	pid/v3_0/src/pid_misc.c	93;"	d	file:
CYG_DEVICE_TIMER_CONTROL	integrator/v3_0/include/hal_integrator.h	139;"	d
CYG_DEVICE_TIMER_CONTROL	pid/v3_0/src/pid_misc.c	90;"	d	file:
CYG_DEVICE_TIMER_CTL	aeb/v3_0/src/aeb_misc.c	77;"	d	file:
CYG_DEVICE_TIMER_CURRENT	integrator/v3_0/include/hal_integrator.h	136;"	d
CYG_DEVICE_TIMER_CURRENT	pid/v3_0/src/pid_misc.c	87;"	d	file:
CYG_DEVICE_TIMER_LOAD	integrator/v3_0/include/hal_integrator.h	133;"	d
CYG_DEVICE_TIMER_LOAD	pid/v3_0/src/pid_misc.c	84;"	d	file:
CYG_DEV_DLL	aeb/v3_0/src/hal_diag.c	86;"	d	file:
CYG_DEV_DLL	pid/v3_0/src/hal_diag.c	93;"	d	file:
CYG_DEV_DLL	xscale/iq80321/v3_0/src/hal_diag.c	91;"	d	file:
CYG_DEV_DLL	xscale/ixp425/v3_0/src/ixp425_diag.c	84;"	d	file:
CYG_DEV_DLM	aeb/v3_0/src/hal_diag.c	88;"	d	file:
CYG_DEV_DLM	pid/v3_0/src/hal_diag.c	95;"	d	file:
CYG_DEV_DLM	xscale/iq80321/v3_0/src/hal_diag.c	93;"	d	file:
CYG_DEV_DLM	xscale/ixp425/v3_0/src/ixp425_diag.c	86;"	d	file:
CYG_DEV_FCR	aeb/v3_0/src/hal_diag.c	90;"	d	file:
CYG_DEV_FCR	pid/v3_0/src/hal_diag.c	97;"	d	file:
CYG_DEV_FCR	xscale/iq80321/v3_0/src/hal_diag.c	95;"	d	file:
CYG_DEV_FCR	xscale/ixp425/v3_0/src/ixp425_diag.c	88;"	d	file:
CYG_DEV_IER	aeb/v3_0/src/hal_diag.c	87;"	d	file:
CYG_DEV_IER	pid/v3_0/src/hal_diag.c	94;"	d	file:
CYG_DEV_IER	xscale/iq80321/v3_0/src/hal_diag.c	92;"	d	file:
CYG_DEV_IER	xscale/ixp425/v3_0/src/ixp425_diag.c	85;"	d	file:
CYG_DEV_IIR	aeb/v3_0/src/hal_diag.c	89;"	d	file:
CYG_DEV_IIR	pid/v3_0/src/hal_diag.c	96;"	d	file:
CYG_DEV_IIR	xscale/iq80321/v3_0/src/hal_diag.c	94;"	d	file:
CYG_DEV_IIR	xscale/ixp425/v3_0/src/ixp425_diag.c	87;"	d	file:
CYG_DEV_LCR	aeb/v3_0/src/hal_diag.c	91;"	d	file:
CYG_DEV_LCR	pid/v3_0/src/hal_diag.c	98;"	d	file:
CYG_DEV_LCR	xscale/iq80321/v3_0/src/hal_diag.c	96;"	d	file:
CYG_DEV_LCR	xscale/ixp425/v3_0/src/ixp425_diag.c	89;"	d	file:
CYG_DEV_LSR	aeb/v3_0/src/hal_diag.c	93;"	d	file:
CYG_DEV_LSR	pid/v3_0/src/hal_diag.c	100;"	d	file:
CYG_DEV_LSR	xscale/iq80321/v3_0/src/hal_diag.c	98;"	d	file:
CYG_DEV_LSR	xscale/ixp425/v3_0/src/ixp425_diag.c	91;"	d	file:
CYG_DEV_MCR	aeb/v3_0/src/hal_diag.c	92;"	d	file:
CYG_DEV_MCR	pid/v3_0/src/hal_diag.c	99;"	d	file:
CYG_DEV_MCR	xscale/iq80321/v3_0/src/hal_diag.c	97;"	d	file:
CYG_DEV_MCR	xscale/ixp425/v3_0/src/ixp425_diag.c	90;"	d	file:
CYG_DEV_MSR	aeb/v3_0/src/hal_diag.c	94;"	d	file:
CYG_DEV_MSR	pid/v3_0/src/hal_diag.c	101;"	d	file:
CYG_DEV_MSR	xscale/iq80321/v3_0/src/hal_diag.c	99;"	d	file:
CYG_DEV_MSR	xscale/ixp425/v3_0/src/ixp425_diag.c	92;"	d	file:
CYG_DEV_RBR	aeb/v3_0/src/hal_diag.c	84;"	d	file:
CYG_DEV_RBR	pid/v3_0/src/hal_diag.c	91;"	d	file:
CYG_DEV_RBR	xscale/iq80321/v3_0/src/hal_diag.c	89;"	d	file:
CYG_DEV_RBR	xscale/ixp425/v3_0/src/ixp425_diag.c	82;"	d	file:
CYG_DEV_SCR	xscale/iq80321/v3_0/src/hal_diag.c	100;"	d	file:
CYG_DEV_SCR	xscale/ixp425/v3_0/src/ixp425_diag.c	93;"	d	file:
CYG_DEV_SERIAL_AFR	cma230/v3_0/src/hal_diag.c	130;"	d	file:
CYG_DEV_SERIAL_BASE	cma230/v3_0/src/hal_diag.c	459;"	d	file:
CYG_DEV_SERIAL_BASE	cma230/v3_0/src/hal_diag.c	463;"	d	file:
CYG_DEV_SERIAL_BASE	pid/v3_0/src/hal_diag.c	423;"	d	file:
CYG_DEV_SERIAL_BASE	pid/v3_0/src/hal_diag.c	427;"	d	file:
CYG_DEV_SERIAL_BASE_A	cma230/v3_0/src/hal_diag.c	93;"	d	file:
CYG_DEV_SERIAL_BASE_B	cma230/v3_0/src/hal_diag.c	94;"	d	file:
CYG_DEV_SERIAL_BAUD_LSB	cma230/v3_0/src/hal_diag.c	101;"	d	file:
CYG_DEV_SERIAL_BAUD_LSB	cma230/v3_0/src/hal_diag.c	105;"	d	file:
CYG_DEV_SERIAL_BAUD_LSB	cma230/v3_0/src/hal_diag.c	109;"	d	file:
CYG_DEV_SERIAL_BAUD_LSB	cma230/v3_0/src/hal_diag.c	113;"	d	file:
CYG_DEV_SERIAL_BAUD_MSB	cma230/v3_0/src/hal_diag.c	100;"	d	file:
CYG_DEV_SERIAL_BAUD_MSB	cma230/v3_0/src/hal_diag.c	104;"	d	file:
CYG_DEV_SERIAL_BAUD_MSB	cma230/v3_0/src/hal_diag.c	108;"	d	file:
CYG_DEV_SERIAL_BAUD_MSB	cma230/v3_0/src/hal_diag.c	112;"	d	file:
CYG_DEV_SERIAL_DLL	cma230/v3_0/src/hal_diag.c	125;"	d	file:
CYG_DEV_SERIAL_DLL	xscale/iop310/v3_0/src/hal_diag.c	109;"	d	file:
CYG_DEV_SERIAL_DLM	cma230/v3_0/src/hal_diag.c	127;"	d	file:
CYG_DEV_SERIAL_DLM	xscale/iop310/v3_0/src/hal_diag.c	111;"	d	file:
CYG_DEV_SERIAL_FCR	cma230/v3_0/src/hal_diag.c	129;"	d	file:
CYG_DEV_SERIAL_FCR	xscale/iop310/v3_0/src/hal_diag.c	113;"	d	file:
CYG_DEV_SERIAL_IER	cma230/v3_0/src/hal_diag.c	126;"	d	file:
CYG_DEV_SERIAL_IER	xscale/iop310/v3_0/src/hal_diag.c	110;"	d	file:
CYG_DEV_SERIAL_IIR	cma230/v3_0/src/hal_diag.c	128;"	d	file:
CYG_DEV_SERIAL_IIR	xscale/iop310/v3_0/src/hal_diag.c	112;"	d	file:
CYG_DEV_SERIAL_INT	cma230/v3_0/src/hal_diag.c	460;"	d	file:
CYG_DEV_SERIAL_INT	cma230/v3_0/src/hal_diag.c	464;"	d	file:
CYG_DEV_SERIAL_LCR	cma230/v3_0/src/hal_diag.c	131;"	d	file:
CYG_DEV_SERIAL_LCR	xscale/iop310/v3_0/src/hal_diag.c	114;"	d	file:
CYG_DEV_SERIAL_LSR	cma230/v3_0/src/hal_diag.c	135;"	d	file:
CYG_DEV_SERIAL_LSR	xscale/iop310/v3_0/src/hal_diag.c	116;"	d	file:
CYG_DEV_SERIAL_MCR	cma230/v3_0/src/hal_diag.c	132;"	d	file:
CYG_DEV_SERIAL_MCR	xscale/iop310/v3_0/src/hal_diag.c	115;"	d	file:
CYG_DEV_SERIAL_MCR_A	cma230/v3_0/src/hal_diag.c	133;"	d	file:
CYG_DEV_SERIAL_MCR_B	cma230/v3_0/src/hal_diag.c	134;"	d	file:
CYG_DEV_SERIAL_MSR	cma230/v3_0/src/hal_diag.c	136;"	d	file:
CYG_DEV_SERIAL_MSR	xscale/iop310/v3_0/src/hal_diag.c	117;"	d	file:
CYG_DEV_SERIAL_RBR	cma230/v3_0/src/hal_diag.c	123;"	d	file:
CYG_DEV_SERIAL_RBR	xscale/iop310/v3_0/src/hal_diag.c	107;"	d	file:
CYG_DEV_SERIAL_SCR	cma230/v3_0/src/hal_diag.c	137;"	d	file:
CYG_DEV_SERIAL_SCR	xscale/iop310/v3_0/src/hal_diag.c	118;"	d	file:
CYG_DEV_SERIAL_THR	cma230/v3_0/src/hal_diag.c	124;"	d	file:
CYG_DEV_SERIAL_THR	xscale/iop310/v3_0/src/hal_diag.c	108;"	d	file:
CYG_DEV_THR	aeb/v3_0/src/hal_diag.c	85;"	d	file:
CYG_DEV_THR	pid/v3_0/src/hal_diag.c	92;"	d	file:
CYG_DEV_THR	xscale/iq80321/v3_0/src/hal_diag.c	90;"	d	file:
CYG_DEV_THR	xscale/ixp425/v3_0/src/ixp425_diag.c	83;"	d	file:
CYG_DEV_UART1_BASE	aeb/v3_0/src/hal_diag.c	75;"	d	file:
CYG_DOUBLE_BYTEORDER	arch/v3_0/include/basetype.h	65;"	d
CYG_DOUBLE_BYTEORDER	arch/v3_0/include/basetype.h	67;"	d
CYG_FLASH_FUNS	xscale/ixdp425/v3_0/src/ixdp425_strataflash.c	/^static const CYG_FLASH_FUNS(hal_ixdp425_flash_strata_funs,$/;"	v	file:
CYG_HAL_ARM_LPC24XX_BAUD_GENERATOR	lpc24xx/var/v3_0/include/lpc24xx_misc.h	157;"	d
CYG_HAL_ARM_LPC24XX_PCLK	lpc24xx/var/v3_0/include/lpc24xx_misc.h	60;"	d
CYG_HAL_ARM_LPC24XX_PIN_CFG	lpc24xx/var/v3_0/include/lpc24xx_misc.h	144;"	d
CYG_HAL_ARM_LPC24XX_SET_POWER	lpc24xx/var/v3_0/include/lpc24xx_misc.h	102;"	d
CYG_HAL_ARM_LPC2XXX_BAUD_GENERATOR	lpc24xx/var/v3_0/include/lpc24xx_misc.h	155;"	d
CYG_HAL_ARM_LPC2XXX_BAUD_GENERATOR	lpc2xxx/var/v3_0/include/lpc2xxx_misc.h	58;"	d
CYG_HAL_GDB_ENTER_CRITICAL_IO_REGION	arch/v3_0/include/arm_stub.h	145;"	d
CYG_HAL_GDB_ENTER_CRITICAL_IO_REGION	arch/v3_0/include/arm_stub.h	153;"	d
CYG_HAL_GDB_LEAVE_CRITICAL_IO_REGION	arch/v3_0/include/arm_stub.h	163;"	d
CYG_HAL_ROM_RESET_USES_JUMP	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	537;"	d
CYG_HAL_STARTUP_ROM	ebsa285/v3_0/src/hal_diag.c	327;"	d	file:
CYG_HAL_STARTUP_ROM	edb7xxx/v3_0/src/hal_diag.c	360;"	d	file:
CYG_HAL_STARTUP_ROM	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	536;"	d
CYG_HAL_STARTUP_ROM	sa11x0/var/v3_0/src/hal_diag.c	390;"	d	file:
CYG_HAL_STUB_PERMIT_DATA_READ	integrator/v3_0/include/plf_stub.h	89;"	d
CYG_HAL_STUB_PERMIT_DATA_WRITE	integrator/v3_0/include/plf_stub.h	92;"	d
CYG_INTERRUPT_STATE	arch/v3_0/include/hal_intr.h	/^typedef cyg_uint32 CYG_INTERRUPT_STATE;$/;"	t
CYG_LABEL_DEFN	arch/v3_0/include/basetype.h	74;"	d
CYG_LABEL_NAME	arch/v3_0/include/basetype.h	73;"	d
CYG_PCI_MAX_BUS	xscale/picasso/v3_0/include/plf_io.h	185;"	d
CYG_PCI_MAX_BUS	xscale/uE250/v3_0/include/plf_io.h	185;"	d
CYG_PCI_MAX_DEV	xscale/picasso/v3_0/include/plf_io.h	184;"	d
CYG_PCI_MAX_DEV	xscale/uE250/v3_0/include/plf_io.h	184;"	d
CYG_PCI_MAX_FN	xscale/picasso/v3_0/include/plf_io.h	186;"	d
CYG_PCI_MAX_FN	xscale/uE250/v3_0/include/plf_io.h	186;"	d
CYNUM_HAL_LPC24XX_PCLK_ACF	lpc24xx/var/v3_0/include/lpc24xx_misc.h	81;"	d
CYNUM_HAL_LPC24XX_PCLK_ADC	lpc24xx/var/v3_0/include/lpc24xx_misc.h	78;"	d
CYNUM_HAL_LPC24XX_PCLK_BATRAM	lpc24xx/var/v3_0/include/lpc24xx_misc.h	82;"	d
CYNUM_HAL_LPC24XX_PCLK_CAN1	lpc24xx/var/v3_0/include/lpc24xx_misc.h	79;"	d
CYNUM_HAL_LPC24XX_PCLK_CAN2	lpc24xx/var/v3_0/include/lpc24xx_misc.h	80;"	d
CYNUM_HAL_LPC24XX_PCLK_DAC	lpc24xx/var/v3_0/include/lpc24xx_misc.h	77;"	d
CYNUM_HAL_LPC24XX_PCLK_GPIO	lpc24xx/var/v3_0/include/lpc24xx_misc.h	83;"	d
CYNUM_HAL_LPC24XX_PCLK_I2C0	lpc24xx/var/v3_0/include/lpc24xx_misc.h	73;"	d
CYNUM_HAL_LPC24XX_PCLK_I2C1	lpc24xx/var/v3_0/include/lpc24xx_misc.h	85;"	d
CYNUM_HAL_LPC24XX_PCLK_I2C2	lpc24xx/var/v3_0/include/lpc24xx_misc.h	91;"	d
CYNUM_HAL_LPC24XX_PCLK_I2S	lpc24xx/var/v3_0/include/lpc24xx_misc.h	92;"	d
CYNUM_HAL_LPC24XX_PCLK_MCI	lpc24xx/var/v3_0/include/lpc24xx_misc.h	93;"	d
CYNUM_HAL_LPC24XX_PCLK_PCB	lpc24xx/var/v3_0/include/lpc24xx_misc.h	84;"	d
CYNUM_HAL_LPC24XX_PCLK_PWM0	lpc24xx/var/v3_0/include/lpc24xx_misc.h	71;"	d
CYNUM_HAL_LPC24XX_PCLK_PWM1	lpc24xx/var/v3_0/include/lpc24xx_misc.h	72;"	d
CYNUM_HAL_LPC24XX_PCLK_RTC	lpc24xx/var/v3_0/include/lpc24xx_misc.h	75;"	d
CYNUM_HAL_LPC24XX_PCLK_SPI	lpc24xx/var/v3_0/include/lpc24xx_misc.h	74;"	d
CYNUM_HAL_LPC24XX_PCLK_SSP0	lpc24xx/var/v3_0/include/lpc24xx_misc.h	86;"	d
CYNUM_HAL_LPC24XX_PCLK_SSP1	lpc24xx/var/v3_0/include/lpc24xx_misc.h	76;"	d
CYNUM_HAL_LPC24XX_PCLK_SYSCON	lpc24xx/var/v3_0/include/lpc24xx_misc.h	94;"	d
CYNUM_HAL_LPC24XX_PCLK_TIMER0	lpc24xx/var/v3_0/include/lpc24xx_misc.h	67;"	d
CYNUM_HAL_LPC24XX_PCLK_TIMER1	lpc24xx/var/v3_0/include/lpc24xx_misc.h	68;"	d
CYNUM_HAL_LPC24XX_PCLK_TIMER2	lpc24xx/var/v3_0/include/lpc24xx_misc.h	87;"	d
CYNUM_HAL_LPC24XX_PCLK_TIMER3	lpc24xx/var/v3_0/include/lpc24xx_misc.h	88;"	d
CYNUM_HAL_LPC24XX_PCLK_UART0	lpc24xx/var/v3_0/include/lpc24xx_misc.h	69;"	d
CYNUM_HAL_LPC24XX_PCLK_UART1	lpc24xx/var/v3_0/include/lpc24xx_misc.h	70;"	d
CYNUM_HAL_LPC24XX_PCLK_UART2	lpc24xx/var/v3_0/include/lpc24xx_misc.h	89;"	d
CYNUM_HAL_LPC24XX_PCLK_UART3	lpc24xx/var/v3_0/include/lpc24xx_misc.h	90;"	d
CYNUM_HAL_LPC24XX_PCLK_WDT	lpc24xx/var/v3_0/include/lpc24xx_misc.h	66;"	d
CYNUM_HAL_LPC24XX_PCONP_ADC	lpc24xx/var/v3_0/include/lpc24xx_misc.h	121;"	d
CYNUM_HAL_LPC24XX_PCONP_CAN1	lpc24xx/var/v3_0/include/lpc24xx_misc.h	122;"	d
CYNUM_HAL_LPC24XX_PCONP_CAN2	lpc24xx/var/v3_0/include/lpc24xx_misc.h	123;"	d
CYNUM_HAL_LPC24XX_PCONP_EMC	lpc24xx/var/v3_0/include/lpc24xx_misc.h	120;"	d
CYNUM_HAL_LPC24XX_PCONP_ENET	lpc24xx/var/v3_0/include/lpc24xx_misc.h	135;"	d
CYNUM_HAL_LPC24XX_PCONP_GPDMA	lpc24xx/var/v3_0/include/lpc24xx_misc.h	134;"	d
CYNUM_HAL_LPC24XX_PCONP_I2C0	lpc24xx/var/v3_0/include/lpc24xx_misc.h	116;"	d
CYNUM_HAL_LPC24XX_PCONP_I2C1	lpc24xx/var/v3_0/include/lpc24xx_misc.h	124;"	d
CYNUM_HAL_LPC24XX_PCONP_I2C2	lpc24xx/var/v3_0/include/lpc24xx_misc.h	131;"	d
CYNUM_HAL_LPC24XX_PCONP_I2S	lpc24xx/var/v3_0/include/lpc24xx_misc.h	132;"	d
CYNUM_HAL_LPC24XX_PCONP_LCD	lpc24xx/var/v3_0/include/lpc24xx_misc.h	125;"	d
CYNUM_HAL_LPC24XX_PCONP_PWM0	lpc24xx/var/v3_0/include/lpc24xx_misc.h	114;"	d
CYNUM_HAL_LPC24XX_PCONP_PWM1	lpc24xx/var/v3_0/include/lpc24xx_misc.h	115;"	d
CYNUM_HAL_LPC24XX_PCONP_RTC	lpc24xx/var/v3_0/include/lpc24xx_misc.h	118;"	d
CYNUM_HAL_LPC24XX_PCONP_SDC	lpc24xx/var/v3_0/include/lpc24xx_misc.h	133;"	d
CYNUM_HAL_LPC24XX_PCONP_SPI	lpc24xx/var/v3_0/include/lpc24xx_misc.h	117;"	d
CYNUM_HAL_LPC24XX_PCONP_SSP0	lpc24xx/var/v3_0/include/lpc24xx_misc.h	126;"	d
CYNUM_HAL_LPC24XX_PCONP_SSP1	lpc24xx/var/v3_0/include/lpc24xx_misc.h	119;"	d
CYNUM_HAL_LPC24XX_PCONP_TIMER0	lpc24xx/var/v3_0/include/lpc24xx_misc.h	110;"	d
CYNUM_HAL_LPC24XX_PCONP_TIMER1	lpc24xx/var/v3_0/include/lpc24xx_misc.h	111;"	d
CYNUM_HAL_LPC24XX_PCONP_TIMER2	lpc24xx/var/v3_0/include/lpc24xx_misc.h	127;"	d
CYNUM_HAL_LPC24XX_PCONP_TIMER3	lpc24xx/var/v3_0/include/lpc24xx_misc.h	128;"	d
CYNUM_HAL_LPC24XX_PCONP_UART0	lpc24xx/var/v3_0/include/lpc24xx_misc.h	112;"	d
CYNUM_HAL_LPC24XX_PCONP_UART1	lpc24xx/var/v3_0/include/lpc24xx_misc.h	113;"	d
CYNUM_HAL_LPC24XX_PCONP_UART2	lpc24xx/var/v3_0/include/lpc24xx_misc.h	129;"	d
CYNUM_HAL_LPC24XX_PCONP_UART3	lpc24xx/var/v3_0/include/lpc24xx_misc.h	130;"	d
CYNUM_HAL_LPC24XX_PCONP_USB	lpc24xx/var/v3_0/include/lpc24xx_misc.h	136;"	d
CharRead	edb7xxx/v3_0/support/dl_edb7xxx.c	31;"	d	file:
CharReady	edb7xxx/v3_0/support/dl_edb7xxx.c	34;"	d	file:
ClMask	mac7100/var/v3_0/src/mac7100_misc.c	/^  cyg_uint8 ClMask;$/;"	m	struct:ClSlMask_T	file:
ClSlMask_T	mac7100/var/v3_0/src/mac7100_misc.c	/^typedef struct ClSlMask_T {$/;"	s	file:
ClSlMask_T	mac7100/var/v3_0/src/mac7100_misc.c	/^} ClSlMask_T;$/;"	t	typeref:struct:ClSlMask_T	file:
ClSlMasks	mac7100/var/v3_0/src/mac7100_misc.c	/^static ClSlMask_T ClSlMasks[CYGNUM_HAL_ISR_COUNT];$/;"	v	file:
Cyg_InterruptHANDLED	sa11x0/var/v3_0/src/sa11x0_misc.c	220;"	d	file:
DAI_CTL	edb7xxx/v3_0/include/hal_edb7xxx.h	336;"	d
DAI_CTL_ECS	edb7xxx/v3_0/include/hal_edb7xxx.h	339;"	d
DAI_CTL_EN	edb7xxx/v3_0/include/hal_edb7xxx.h	338;"	d
DAI_CTL_FLAG	edb7xxx/v3_0/include/hal_edb7xxx.h	337;"	d
DAI_CTL_LCRM	edb7xxx/v3_0/include/hal_edb7xxx.h	341;"	d
DAI_CTL_LCTM	edb7xxx/v3_0/include/hal_edb7xxx.h	340;"	d
DAI_CTL_RCRM	edb7xxx/v3_0/include/hal_edb7xxx.h	343;"	d
DAI_CTL_RCTM	edb7xxx/v3_0/include/hal_edb7xxx.h	342;"	d
DAI_FIFO_CTL	edb7xxx/v3_0/include/hal_edb7xxx.h	348;"	d
DAI_FIFO_CTL_LEFT_DISABLE	edb7xxx/v3_0/include/hal_edb7xxx.h	352;"	d
DAI_FIFO_CTL_LEFT_ENABLE	edb7xxx/v3_0/include/hal_edb7xxx.h	351;"	d
DAI_FIFO_CTL_RIGHT_DISABLE	edb7xxx/v3_0/include/hal_edb7xxx.h	350;"	d
DAI_FIFO_CTL_RIGHT_ENABLE	edb7xxx/v3_0/include/hal_edb7xxx.h	349;"	d
DAI_LEFT_FIFO	edb7xxx/v3_0/include/hal_edb7xxx.h	346;"	d
DAI_MODE	edb7xxx/v3_0/include/hal_edb7xxx.h	370;"	d
DAI_MODE_AUDDIV_MASK	edb7xxx/v3_0/include/hal_edb7xxx.h	377;"	d
DAI_MODE_CLKEN	edb7xxx/v3_0/include/hal_edb7xxx.h	372;"	d
DAI_MODE_CLKSRC	edb7xxx/v3_0/include/hal_edb7xxx.h	373;"	d
DAI_MODE_I2SF64	edb7xxx/v3_0/include/hal_edb7xxx.h	371;"	d
DAI_MODE_LBM	edb7xxx/v3_0/include/hal_edb7xxx.h	375;"	d
DAI_MODE_MCLK	edb7xxx/v3_0/include/hal_edb7xxx.h	374;"	d
DAI_RIGHT_FIFO	edb7xxx/v3_0/include/hal_edb7xxx.h	345;"	d
DAI_STAT	edb7xxx/v3_0/include/hal_edb7xxx.h	354;"	d
DAI_STAT_FIFO	edb7xxx/v3_0/include/hal_edb7xxx.h	367;"	d
DAI_STAT_LCRNE	edb7xxx/v3_0/include/hal_edb7xxx.h	366;"	d
DAI_STAT_LCROR	edb7xxx/v3_0/include/hal_edb7xxx.h	362;"	d
DAI_STAT_LCRSR	edb7xxx/v3_0/include/hal_edb7xxx.h	358;"	d
DAI_STAT_LCTNF	edb7xxx/v3_0/include/hal_edb7xxx.h	365;"	d
DAI_STAT_LCTSR	edb7xxx/v3_0/include/hal_edb7xxx.h	357;"	d
DAI_STAT_LCTUR	edb7xxx/v3_0/include/hal_edb7xxx.h	361;"	d
DAI_STAT_RCRNE	edb7xxx/v3_0/include/hal_edb7xxx.h	364;"	d
DAI_STAT_RCROR	edb7xxx/v3_0/include/hal_edb7xxx.h	360;"	d
DAI_STAT_RCRSR	edb7xxx/v3_0/include/hal_edb7xxx.h	356;"	d
DAI_STAT_RCTNF	edb7xxx/v3_0/include/hal_edb7xxx.h	363;"	d
DAI_STAT_RCTSR	edb7xxx/v3_0/include/hal_edb7xxx.h	355;"	d
DAI_STAT_RCTUR	edb7xxx/v3_0/include/hal_edb7xxx.h	359;"	d
DAR0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	399;"	d
DAR0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	443;"	d
DAR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	410;"	d
DAR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	454;"	d
DAR2_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	421;"	d
DAR2_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	465;"	d
DARKLIGHT	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	168;"	d	file:
DAR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	496;"	d
DAR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	540;"	d
DATA_HI	xscale/ixdp425/v3_0/src/ixdp425_misc.c	125;"	d	file:
DATA_HI	xscale/prpmc1100/v3_0/src/prpmc1100_misc.c	111;"	d	file:
DATA_IN_HOLD_TIME	xscale/iq80310/v3_0/src/diag/i557_eep.c	84;"	d	file:
DATA_IN_SETUP_TIME	xscale/iq80310/v3_0/src/diag/i557_eep.c	85;"	d	file:
DATA_LO	xscale/ixdp425/v3_0/src/ixdp425_misc.c	124;"	d	file:
DATA_LO	xscale/prpmc1100/v3_0/src/prpmc1100_misc.c	110;"	d	file:
DCACHE_FLUSH_AREA	xscale/iop310/v3_0/include/hal_iop310.h	67;"	d
DCACHE_FLUSH_AREA	xscale/iq80321/v3_0/include/iq80321.h	79;"	d
DCACHE_FLUSH_AREA	xscale/picasso/v3_0/include/picasso.h	57;"	d
DCACHE_FLUSH_AREA	xscale/picasso/v3_0/include/picasso.h	58;"	d
DCACHE_FLUSH_AREA	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	82;"	d
DCACHE_FLUSH_AREA	xscale/uE250/v3_0/include/uE250.h	57;"	d
DCACHE_FLUSH_AREA	xscale/uE250/v3_0/include/uE250.h	58;"	d
DCACHE_FLUSH_AREA	xscale/xsengine/v3_0/include/xsengine.h	58;"	d
DCACHE_FLUSH_AREA	xscale/xsengine/v3_0/include/xsengine.h	59;"	d
DCACHE_SIZE	xscale/iq80310/v3_0/include/hal_platform_setup.h	94;"	d
DCACHE_SIZE	xscale/iq80321/v3_0/include/hal_platform_setup.h	101;"	d
DCACHE_SIZE	xscale/npwr/v3_0/include/hal_platform_setup.h	96;"	d
DCC_RX_READY	at91/var/v3_0/src/hal_diag_dcc.c	65;"	d	file:
DCC_TX_BUSY	at91/var/v3_0/src/hal_diag_dcc.c	64;"	d	file:
DCDST0	arm9/smdk2410/v3_0/include/s3c2410x.h	160;"	d
DCDST1	arm9/smdk2410/v3_0/include/s3c2410x.h	170;"	d
DCDST2	arm9/smdk2410/v3_0/include/s3c2410x.h	180;"	d
DCDST3	arm9/smdk2410/v3_0/include/s3c2410x.h	190;"	d
DCLKCON	arm9/smdk2410/v3_0/include/s3c2410x.h	437;"	d
DCON0	arm9/smdk2410/v3_0/include/s3c2410x.h	157;"	d
DCON1	arm9/smdk2410/v3_0/include/s3c2410x.h	167;"	d
DCON2	arm9/smdk2410/v3_0/include/s3c2410x.h	177;"	d
DCON3	arm9/smdk2410/v3_0/include/s3c2410x.h	187;"	d
DCR0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	405;"	d
DCR0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	449;"	d
DCR0_REG	xscale/iop310/v3_0/include/hal_iop310.h	544;"	d
DCR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	416;"	d
DCR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	460;"	d
DCR1_REG	xscale/iop310/v3_0/include/hal_iop310.h	545;"	d
DCR2_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	427;"	d
DCR2_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	471;"	d
DCR2_REG	xscale/iop310/v3_0/include/hal_iop310.h	546;"	d
DCSRC0	arm9/smdk2410/v3_0/include/s3c2410x.h	159;"	d
DCSRC1	arm9/smdk2410/v3_0/include/s3c2410x.h	169;"	d
DCSRC2	arm9/smdk2410/v3_0/include/s3c2410x.h	179;"	d
DCSRC3	arm9/smdk2410/v3_0/include/s3c2410x.h	189;"	d
DEBUG_CONFIG_VERBOSE	xscale/verde/v3_0/src/verde_pci.c	82;"	d	file:
DEBUG_PCI	xscale/iq80310/v3_0/src/diag/pci_serv.c	62;"	d	file:
DECIMAL_POINT	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	82;"	d
DEFAULT_FLASH_MASK	integrator/v3_0/src/flash.c	139;"	d	file:
DEFAULT_FLASH_MASK	integrator/v3_0/src/prog_flash.c	84;"	d	file:
DEFAULT_PORT	edb7xxx/v3_0/support/dl_edb7xxx.c	19;"	d	file:
DEFINE	arch/v3_0/src/hal_mk_defs.c	74;"	d	file:
DEF_ALIGN	xscale/iq80310/v3_0/src/diag/ether_test.h	230;"	d
DESELECT_557_EEP	xscale/iq80310/v3_0/src/diag/i557_eep.h	78;"	d
DESELECT_TIME	xscale/iq80310/v3_0/src/diag/i557_eep.c	95;"	d	file:
DEVICE_ID_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	339;"	d
DEVICE_NOT_FOUND	xscale/iq80310/v3_0/src/diag/pci_bios.h	396;"	d
DEVICE_PROTECTED	xscale/iq80310/v3_0/src/diag/flash.c	103;"	d	file:
DEVICE_UNLOCKED	xscale/iq80310/v3_0/src/diag/flash.c	104;"	d	file:
DEVS_PER_BRIDGE	xscale/iq80310/v3_0/src/diag/pci_bios.h	302;"	d
DEV_CODE_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	169;"	d
DFLTLOOPERMS	xscale/iq80310/v3_0/src/diag/cycduart.c	55;"	d	file:
DFLTPORT	xscale/iq80310/v3_0/src/diag/iq80310.h	118;"	d
DIAGNOSE	xscale/iq80310/v3_0/src/diag/ether_test.h	101;"	d
DIAG_BUFSIZE	aeb/v3_0/src/hal_diag.c	410;"	d	file:
DIAG_BUFSIZE	aeb/v3_0/src/hal_diag.c	412;"	d	file:
DIAG_BUFSIZE	cma230/v3_0/src/hal_diag.c	486;"	d	file:
DIAG_BUFSIZE	cma230/v3_0/src/hal_diag.c	488;"	d	file:
DIAG_BUFSIZE	ebsa285/v3_0/src/hal_diag.c	397;"	d	file:
DIAG_BUFSIZE	edb7xxx/v3_0/src/hal_diag.c	426;"	d	file:
DIAG_BUFSIZE	pid/v3_0/src/hal_diag.c	464;"	d	file:
DIAG_BUFSIZE	pid/v3_0/src/hal_diag.c	466;"	d	file:
DIAG_BUFSIZE	sa11x0/var/v3_0/src/hal_diag.c	417;"	d	file:
DIDR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	247;"	d
DIDR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	291;"	d
DIDST0	arm9/smdk2410/v3_0/include/s3c2410x.h	155;"	d
DIDST1	arm9/smdk2410/v3_0/include/s3c2410x.h	165;"	d
DIDST2	arm9/smdk2410/v3_0/include/s3c2410x.h	175;"	d
DIDST3	arm9/smdk2410/v3_0/include/s3c2410x.h	185;"	d
DIDSTC0	arm9/smdk2410/v3_0/include/s3c2410x.h	156;"	d
DIDSTC1	arm9/smdk2410/v3_0/include/s3c2410x.h	166;"	d
DIDSTC2	arm9/smdk2410/v3_0/include/s3c2410x.h	176;"	d
DIDSTC3	arm9/smdk2410/v3_0/include/s3c2410x.h	186;"	d
DISCARD_RX_OVER	xscale/iq80310/v3_0/src/diag/ether_test.h	267;"	d
DISCARD_SHORT_RX	xscale/iq80310/v3_0/src/diag/ether_test.h	274;"	d
DISCRETE_LED_O	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	130;"	d
DISCRETE_LED_REG_BASE	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	128;"	d
DISPLAY_0	xscale/iop310/v3_0/include/hal_iop310.h	74;"	d
DISPLAY_0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_0$/;"	v
DISPLAY_0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_1$/;"	v
DISPLAY_0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_2$/;"	v
DISPLAY_0	xscale/iq80321/v3_0/include/iq80321.h	114;"	d
DISPLAY_0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_0$/;"	v
DISPLAY_0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_1$/;"	v
DISPLAY_0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_2$/;"	v
DISPLAY_1	xscale/iop310/v3_0/include/hal_iop310.h	75;"	d
DISPLAY_1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_1, DISPLAY_0$/;"	v
DISPLAY_1	xscale/iq80321/v3_0/include/iq80321.h	/^	.byte	DISPLAY_0, DISPLAY_1, DISPLAY_2, DISPLAY_3 $/;"	v
DISPLAY_1	xscale/iq80321/v3_0/include/iq80321.h	115;"	d
DISPLAY_1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_1, DISPLAY_0$/;"	v
DISPLAY_2	xscale/iop310/v3_0/include/hal_iop310.h	76;"	d
DISPLAY_2	xscale/iq80321/v3_0/include/iq80321.h	/^	.byte	DISPLAY_0, DISPLAY_1, DISPLAY_2, DISPLAY_3 $/;"	v
DISPLAY_2	xscale/iq80321/v3_0/include/iq80321.h	116;"	d
DISPLAY_3	xscale/iop310/v3_0/include/hal_iop310.h	77;"	d
DISPLAY_3	xscale/iq80321/v3_0/include/iq80321.h	117;"	d
DISPLAY_4	xscale/iop310/v3_0/include/hal_iop310.h	78;"	d
DISPLAY_4	xscale/iq80321/v3_0/include/iq80321.h	118;"	d
DISPLAY_5	xscale/iop310/v3_0/include/hal_iop310.h	79;"	d
DISPLAY_5	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_5, DISPLAY_2$/;"	v
DISPLAY_5	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r2, r3, DISPLAY_5, DISPLAY_5$/;"	v
DISPLAY_5	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r2, r3, DISPLAY_5, DISPLAY_5$/;"	v
DISPLAY_5	xscale/iq80321/v3_0/include/iq80321.h	/^	.byte	DISPLAY_4, DISPLAY_5, DISPLAY_6, DISPLAY_7$/;"	v
DISPLAY_5	xscale/iq80321/v3_0/include/iq80321.h	119;"	d
DISPLAY_5	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_5, DISPLAY_2$/;"	v
DISPLAY_5	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r2, r3, DISPLAY_5, DISPLAY_5$/;"	v
DISPLAY_6	xscale/iop310/v3_0/include/hal_iop310.h	80;"	d
DISPLAY_6	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_6, DISPLAY_6$/;"	v
DISPLAY_6	xscale/iq80321/v3_0/include/iq80321.h	/^	.byte	DISPLAY_4, DISPLAY_5, DISPLAY_6, DISPLAY_7$/;"	v
DISPLAY_6	xscale/iq80321/v3_0/include/iq80321.h	120;"	d
DISPLAY_6	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_6, DISPLAY_6$/;"	v
DISPLAY_7	xscale/iop310/v3_0/include/hal_iop310.h	81;"	d
DISPLAY_7	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_7, DISPLAY_7$/;"	v
DISPLAY_7	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r2, r3, DISPLAY_7, DISPLAY_7	$/;"	v
DISPLAY_7	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r2, r3, DISPLAY_7, DISPLAY_7$/;"	v
DISPLAY_7	xscale/iq80321/v3_0/include/iq80321.h	121;"	d
DISPLAY_7	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_7, DISPLAY_7$/;"	v
DISPLAY_7	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r2, r3, DISPLAY_7, DISPLAY_7	$/;"	v
DISPLAY_8	xscale/iop310/v3_0/include/hal_iop310.h	82;"	d
DISPLAY_8	xscale/iq80321/v3_0/include/iq80321.h	122;"	d
DISPLAY_9	xscale/iop310/v3_0/include/hal_iop310.h	83;"	d
DISPLAY_9	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_9$/;"	v
DISPLAY_9	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_0$/;"	v
DISPLAY_9	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_1$/;"	v
DISPLAY_9	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_2$/;"	v
DISPLAY_9	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_3$/;"	v
DISPLAY_9	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_4$/;"	v
DISPLAY_9	xscale/iq80321/v3_0/include/iq80321.h	/^	.byte	DISPLAY_8, DISPLAY_9, DISPLAY_A, DISPLAY_B$/;"	v
DISPLAY_9	xscale/iq80321/v3_0/include/iq80321.h	123;"	d
DISPLAY_9	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_9$/;"	v
DISPLAY_A	xscale/iop310/v3_0/include/hal_iop310.h	84;"	d
DISPLAY_A	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_1$/;"	v
DISPLAY_A	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_2$/;"	v
DISPLAY_A	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_3$/;"	v
DISPLAY_A	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_4$/;"	v
DISPLAY_A	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_5$/;"	v
DISPLAY_A	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_6$/;"	v
DISPLAY_A	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_7$/;"	v
DISPLAY_A	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_8$/;"	v
DISPLAY_A	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_9$/;"	v
DISPLAY_A	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_A$/;"	v
DISPLAY_A	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_B$/;"	v
DISPLAY_A	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_C$/;"	v
DISPLAY_A	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_D$/;"	v
DISPLAY_A	xscale/iq80321/v3_0/include/iq80321.h	/^	.byte	DISPLAY_8, DISPLAY_9, DISPLAY_A, DISPLAY_B$/;"	v
DISPLAY_A	xscale/iq80321/v3_0/include/iq80321.h	124;"	d
DISPLAY_B	xscale/iop310/v3_0/include/hal_iop310.h	85;"	d
DISPLAY_B	xscale/iq80321/v3_0/include/iq80321.h	125;"	d
DISPLAY_C	xscale/iop310/v3_0/include/hal_iop310.h	86;"	d
DISPLAY_C	xscale/iq80321/v3_0/include/iq80321.h	126;"	d
DISPLAY_D	xscale/iop310/v3_0/include/hal_iop310.h	87;"	d
DISPLAY_D	xscale/iq80321/v3_0/include/iq80321.h	/^	.byte	DISPLAY_C, DISPLAY_D, DISPLAY_E, DISPLAY_F$/;"	v
DISPLAY_D	xscale/iq80321/v3_0/include/iq80321.h	127;"	d
DISPLAY_DASH	xscale/iq80321/v3_0/include/iq80321.h	157;"	d
DISPLAY_E	xscale/iop310/v3_0/include/hal_iop310.h	88;"	d
DISPLAY_E	xscale/iq80321/v3_0/include/iq80321.h	/^	.byte	DISPLAY_C, DISPLAY_D, DISPLAY_E, DISPLAY_F$/;"	v
DISPLAY_E	xscale/iq80321/v3_0/include/iq80321.h	128;"	d
DISPLAY_ERROR	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	83;"	d
DISPLAY_ERROR	xscale/iq80321/v3_0/include/iq80321.h	155;"	d
DISPLAY_EXCLAMATION	xscale/iq80321/v3_0/include/iq80321.h	159;"	d
DISPLAY_F	xscale/iop310/v3_0/include/hal_iop310.h	89;"	d
DISPLAY_F	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^  	HEX_DISPLAY r2, r3, DISPLAY_F, DISPLAY_F$/;"	v
DISPLAY_F	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^  	HEX_DISPLAY r2, r3, DISPLAY_F, DISPLAY_F$/;"	v
DISPLAY_F	xscale/iq80321/v3_0/include/iq80321.h	129;"	d
DISPLAY_F	xscale/npwr/v3_0/include/hal_platform_setup.h	/^  	HEX_DISPLAY r2, r3, DISPLAY_F, DISPLAY_F$/;"	v
DISPLAY_G	xscale/iq80321/v3_0/include/iq80321.h	130;"	d
DISPLAY_H	xscale/iq80321/v3_0/include/iq80321.h	131;"	d
DISPLAY_HEIGHT	arm9/aaed2000/v3_0/src/lcd_support.c	80;"	d	file:
DISPLAY_HEIGHT	edb7xxx/v3_0/src/lcd_support.c	79;"	d	file:
DISPLAY_HEIGHT	sa11x0/ipaq/v3_0/src/lcd_support.c	88;"	d	file:
DISPLAY_I	xscale/iq80321/v3_0/include/iq80321.h	132;"	d
DISPLAY_J	xscale/iq80321/v3_0/include/iq80321.h	133;"	d
DISPLAY_K	xscale/iq80321/v3_0/include/iq80321.h	134;"	d
DISPLAY_L	xscale/iq80321/v3_0/include/iq80321.h	135;"	d
DISPLAY_LEFT	xscale/iop310/v3_0/include/hal_iop310.h	70;"	d
DISPLAY_LEFT	xscale/iq80321/v3_0/include/iq80321.h	111;"	d
DISPLAY_M	xscale/iq80321/v3_0/include/iq80321.h	136;"	d
DISPLAY_N	xscale/iq80321/v3_0/include/iq80321.h	137;"	d
DISPLAY_O	xscale/iq80321/v3_0/include/iq80321.h	138;"	d
DISPLAY_OFF	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	61;"	d
DISPLAY_OFF	xscale/iq80321/v3_0/include/iq80321.h	151;"	d
DISPLAY_ON	xscale/iq80321/v3_0/include/iq80321.h	152;"	d
DISPLAY_P	xscale/iq80321/v3_0/include/iq80321.h	139;"	d
DISPLAY_PERIOD	xscale/iq80321/v3_0/include/iq80321.h	158;"	d
DISPLAY_Q	xscale/iq80321/v3_0/include/iq80321.h	140;"	d
DISPLAY_R	xscale/iq80321/v3_0/include/iq80321.h	141;"	d
DISPLAY_RIGHT	xscale/iop310/v3_0/include/hal_iop310.h	71;"	d
DISPLAY_RIGHT	xscale/iq80321/v3_0/include/iq80321.h	112;"	d
DISPLAY_S	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_S, DISPLAY_E$/;"	v
DISPLAY_S	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_S, DISPLAY_L$/;"	v
DISPLAY_S	xscale/iq80321/v3_0/include/iq80321.h	142;"	d
DISPLAY_SPACE	xscale/iq80321/v3_0/include/iq80321.h	154;"	d
DISPLAY_T	xscale/iq80321/v3_0/include/iq80321.h	143;"	d
DISPLAY_U	xscale/iq80321/v3_0/include/iq80321.h	144;"	d
DISPLAY_UNDERSCORE	xscale/iq80321/v3_0/include/iq80321.h	156;"	d
DISPLAY_V	xscale/iq80321/v3_0/include/iq80321.h	145;"	d
DISPLAY_W	xscale/iq80321/v3_0/include/iq80321.h	146;"	d
DISPLAY_WIDTH	arm9/aaed2000/v3_0/src/lcd_support.c	79;"	d	file:
DISPLAY_WIDTH	edb7xxx/v3_0/src/lcd_support.c	78;"	d	file:
DISPLAY_WIDTH	sa11x0/ipaq/v3_0/src/lcd_support.c	87;"	d	file:
DISPLAY_X	xscale/iq80321/v3_0/include/iq80321.h	147;"	d
DISPLAY_Y	xscale/iq80321/v3_0/include/iq80321.h	148;"	d
DISPLAY_Z	xscale/iq80321/v3_0/include/iq80321.h	149;"	d
DISRC0	arm9/smdk2410/v3_0/include/s3c2410x.h	153;"	d
DISRC1	arm9/smdk2410/v3_0/include/s3c2410x.h	163;"	d
DISRC2	arm9/smdk2410/v3_0/include/s3c2410x.h	173;"	d
DISRC3	arm9/smdk2410/v3_0/include/s3c2410x.h	183;"	d
DISRCC0	arm9/smdk2410/v3_0/include/s3c2410x.h	154;"	d
DISRCC1	arm9/smdk2410/v3_0/include/s3c2410x.h	164;"	d
DISRCC2	arm9/smdk2410/v3_0/include/s3c2410x.h	174;"	d
DISRCC3	arm9/smdk2410/v3_0/include/s3c2410x.h	184;"	d
DITHMODE	arm9/smdk2410/v3_0/include/s3c2410x.h	215;"	d
DLH	arm9/innovator/v3_0/src/hal_diag.c	103;"	d	file:
DLL	arm9/innovator/v3_0/src/hal_diag.c	102;"	d	file:
DLL	xscale/iq80310/v3_0/src/diag/cycduart.h	55;"	d
DLM	xscale/iq80310/v3_0/src/diag/cycduart.h	57;"	d
DL_FILES	edb7xxx/v3_0/support/Makefile	/^DL_FILES = dl_edb7xxx.o io.o$/;"	m
DMA0_INT	xscale/iq80310/v3_0/src/diag/iq80310.h	249;"	d
DMA0_INT_ID	xscale/iq80310/v3_0/src/diag/iq80310.h	222;"	d
DMA1_INT	xscale/iq80310/v3_0/src/diag/iq80310.h	250;"	d
DMA1_INT_ID	xscale/iq80310/v3_0/src/diag/iq80310.h	223;"	d
DMA2_INT	xscale/iq80310/v3_0/src/diag/iq80310.h	251;"	d
DMA2_INT_ID	xscale/iq80310/v3_0/src/diag/iq80310.h	224;"	d
DMASKTRIG0	arm9/smdk2410/v3_0/include/s3c2410x.h	161;"	d
DMASKTRIG1	arm9/smdk2410/v3_0/include/s3c2410x.h	171;"	d
DMASKTRIG2	arm9/smdk2410/v3_0/include/s3c2410x.h	181;"	d
DMASKTRIG3	arm9/smdk2410/v3_0/include/s3c2410x.h	191;"	d
DMA_0_ERROR	xscale/iq80310/v3_0/src/diag/iq80310.h	266;"	d
DMA_1_ERROR	xscale/iq80310/v3_0/src/diag/iq80310.h	267;"	d
DMA_2_ERROR	xscale/iq80310/v3_0/src/diag/iq80310.h	268;"	d
DMA_BCOUNT_ENAB	xscale/iq80310/v3_0/src/diag/ether_test.h	259;"	d
DP83840_LOOPBACK_REG	xscale/iq80310/v3_0/src/diag/ether_test.h	185;"	d
DP83840_PCR_REG	xscale/iq80310/v3_0/src/diag/ether_test.h	169;"	d
DP83840_PHY_ADDR_REG	xscale/iq80310/v3_0/src/diag/ether_test.h	180;"	d
DP83840_PHY_ID	xscale/iq80310/v3_0/src/diag/ether_test.h	157;"	d
DPLL1_BASE	arm9/innovator/v3_0/include/innovator.h	99;"	d
DPLL1_CTL_REG	arm9/innovator/v3_0/include/innovator.h	105;"	d
DPLL2_BASE	arm9/innovator/v3_0/include/innovator.h	100;"	d
DPLL2_CTL_REG	arm9/innovator/v3_0/include/innovator.h	106;"	d
DPLL3_BASE	arm9/innovator/v3_0/include/innovator.h	101;"	d
DPLL3_CTL_REG	arm9/innovator/v3_0/include/innovator.h	107;"	d
DRAM_CAS0_WAVEFORM	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	234;"	d
DRAM_CAS1_WAVEFORM	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	235;"	d
DRAM_CAS2_WAVEFORM	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	236;"	d
DRAM_CONFIG_VALUE	sa11x0/cerf/v3_0/include/hal_platform_setup.h	104;"	d
DRAM_CONFIG_VALUE	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	105;"	d
DRAM_CONFIG_VALUE	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	102;"	d
DRAM_CONFIG_VALUE	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	223;"	d
DRAM_END	edb7xxx/v3_0/src/edb7xxx_misc.c	119;"	d	file:
DRAM_LA_END	edb7xxx/v3_0/include/hal_platform_setup.h	90;"	d
DRAM_LA_END	edb7xxx/v3_0/include/hal_platform_setup.h	93;"	d
DRAM_LA_START	edb7xxx/v3_0/include/hal_platform_setup.h	95;"	d
DRAM_PA	edb7xxx/v3_0/include/hal_platform_setup.h	96;"	d
DRAM_PA_START	edb7xxx/v3_0/include/hal_platform_setup.h	85;"	d
DRAM_REFRESH	edb7xxx/v3_0/src/edb7xxx_misc.c	121;"	d	file:
DRAM_ROW_SIZE	edb7xxx/v3_0/src/edb7xxx_misc.c	120;"	d	file:
DRAM_SIZE	xscale/iq80310/v3_0/include/hal_platform_setup.h	93;"	d
DRAM_SIZE	xscale/npwr/v3_0/include/hal_platform_setup.h	95;"	d
DRAM_START	edb7xxx/v3_0/src/edb7xxx_misc.c	118;"	d	file:
DRFPR	edb7xxx/v3_0/include/hal_edb7xxx.h	233;"	d
DSDR_REC_VAL	xscale/verde/v3_0/include/hal_verde.h	219;"	d
DSTAT0	arm9/smdk2410/v3_0/include/s3c2410x.h	158;"	d
DSTAT1	arm9/smdk2410/v3_0/include/s3c2410x.h	168;"	d
DSTAT2	arm9/smdk2410/v3_0/include/s3c2410x.h	178;"	d
DSTAT3	arm9/smdk2410/v3_0/include/s3c2410x.h	188;"	d
DUMP	xscale/iq80310/v3_0/src/diag/ether_test.h	100;"	d
DUMP_ALIGN	xscale/iq80310/v3_0/src/diag/ether_test.h	229;"	d
DUMP_RESET_COUNTERS	xscale/iq80310/v3_0/src/diag/ether_test.h	110;"	d
DUMP_STAT_COUNTERS	xscale/iq80310/v3_0/src/diag/ether_test.h	108;"	d
DW16	arm9/smdk2410/v3_0/include/memcfg.h	68;"	d
DW32	arm9/smdk2410/v3_0/include/memcfg.h	69;"	d
DW8	arm9/smdk2410/v3_0/include/memcfg.h	67;"	d
DataIn	xscale/iq80310/v3_0/src/diag/cycduart.h	141;"	d
DataOut	xscale/iq80310/v3_0/src/diag/cycduart.h	142;"	d
E7T_CACHE_SET0_ADDR	e7t/v3_0/include/plf_io.h	239;"	d
E7T_CACHE_SET1_ADDR	e7t/v3_0/include/plf_io.h	240;"	d
E7T_CACHE_TAG_ADDR	e7t/v3_0/include/plf_io.h	241;"	d
E7T_CLKCON	e7t/v3_0/include/plf_io.h	79;"	d
E7T_DRAMCON0	e7t/v3_0/include/plf_io.h	146;"	d
E7T_DRAMCON1	e7t/v3_0/include/plf_io.h	147;"	d
E7T_DRAMCON2	e7t/v3_0/include/plf_io.h	148;"	d
E7T_DRAMCON3	e7t/v3_0/include/plf_io.h	149;"	d
E7T_EXTACON0	e7t/v3_0/include/plf_io.h	81;"	d
E7T_EXTACON1	e7t/v3_0/include/plf_io.h	82;"	d
E7T_EXTDBWTH	e7t/v3_0/include/plf_io.h	86;"	d
E7T_EXTDBWTH_16BIT	e7t/v3_0/include/plf_io.h	90;"	d
E7T_EXTDBWTH_32BIT	e7t/v3_0/include/plf_io.h	91;"	d
E7T_EXTDBWTH_8BIT	e7t/v3_0/include/plf_io.h	89;"	d
E7T_EXTDBWTH_DSD0_shift	e7t/v3_0/include/plf_io.h	99;"	d
E7T_EXTDBWTH_DSD1_shift	e7t/v3_0/include/plf_io.h	100;"	d
E7T_EXTDBWTH_DSD2_shift	e7t/v3_0/include/plf_io.h	101;"	d
E7T_EXTDBWTH_DSD3_shift	e7t/v3_0/include/plf_io.h	102;"	d
E7T_EXTDBWTH_DSR0_shift	e7t/v3_0/include/plf_io.h	93;"	d
E7T_EXTDBWTH_DSR1_shift	e7t/v3_0/include/plf_io.h	94;"	d
E7T_EXTDBWTH_DSR2_shift	e7t/v3_0/include/plf_io.h	95;"	d
E7T_EXTDBWTH_DSR3_shift	e7t/v3_0/include/plf_io.h	96;"	d
E7T_EXTDBWTH_DSR4_shift	e7t/v3_0/include/plf_io.h	97;"	d
E7T_EXTDBWTH_DSR5_shift	e7t/v3_0/include/plf_io.h	98;"	d
E7T_EXTDBWTH_DSX0_shift	e7t/v3_0/include/plf_io.h	103;"	d
E7T_EXTDBWTH_DSX1_shift	e7t/v3_0/include/plf_io.h	104;"	d
E7T_EXTDBWTH_DSX2_shift	e7t/v3_0/include/plf_io.h	105;"	d
E7T_EXTDBWTH_DSX3_shift	e7t/v3_0/include/plf_io.h	106;"	d
E7T_EXTDBWTH_MASK	e7t/v3_0/include/plf_io.h	88;"	d
E7T_INTMOD	e7t/v3_0/include/plf_io.h	155;"	d
E7T_INTMSK	e7t/v3_0/include/plf_io.h	157;"	d
E7T_INTMSK_GLOBAL	e7t/v3_0/include/plf_io.h	170;"	d
E7T_INTOFFSET	e7t/v3_0/include/plf_io.h	164;"	d
E7T_INTOFFSET_FIQ	e7t/v3_0/include/plf_io.h	167;"	d
E7T_INTOFFSET_IRQ	e7t/v3_0/include/plf_io.h	168;"	d
E7T_INTPND	e7t/v3_0/include/plf_io.h	156;"	d
E7T_INTPRI0	e7t/v3_0/include/plf_io.h	158;"	d
E7T_INTPRI1	e7t/v3_0/include/plf_io.h	159;"	d
E7T_INTPRI2	e7t/v3_0/include/plf_io.h	160;"	d
E7T_INTPRI3	e7t/v3_0/include/plf_io.h	161;"	d
E7T_INTPRI4	e7t/v3_0/include/plf_io.h	162;"	d
E7T_INTPRI5	e7t/v3_0/include/plf_io.h	163;"	d
E7T_IOPCON	e7t/v3_0/include/plf_io.h	176;"	d
E7T_IOPDATA	e7t/v3_0/include/plf_io.h	177;"	d
E7T_IOPMOD	e7t/v3_0/include/plf_io.h	175;"	d
E7T_PNDPRI	e7t/v3_0/include/plf_io.h	165;"	d
E7T_PNDTEST	e7t/v3_0/include/plf_io.h	166;"	d
E7T_REFEXTCON	e7t/v3_0/include/plf_io.h	150;"	d
E7T_REG_BASE	e7t/v3_0/include/plf_io.h	61;"	d
E7T_ROMCON0	e7t/v3_0/include/plf_io.h	110;"	d
E7T_ROMCON1	e7t/v3_0/include/plf_io.h	111;"	d
E7T_ROMCON2	e7t/v3_0/include/plf_io.h	112;"	d
E7T_ROMCON3	e7t/v3_0/include/plf_io.h	113;"	d
E7T_ROMCON4	e7t/v3_0/include/plf_io.h	114;"	d
E7T_ROMCON5	e7t/v3_0/include/plf_io.h	115;"	d
E7T_ROMCON_BASE_MASK	e7t/v3_0/include/plf_io.h	138;"	d
E7T_ROMCON_BASE_shift	e7t/v3_0/include/plf_io.h	139;"	d
E7T_ROMCON_NEXT_MASK	e7t/v3_0/include/plf_io.h	141;"	d
E7T_ROMCON_NEXT_shift	e7t/v3_0/include/plf_io.h	142;"	d
E7T_ROMCON_PMC_16W_PAGE	e7t/v3_0/include/plf_io.h	121;"	d
E7T_ROMCON_PMC_4W_PAGE	e7t/v3_0/include/plf_io.h	119;"	d
E7T_ROMCON_PMC_8W_PAGE	e7t/v3_0/include/plf_io.h	120;"	d
E7T_ROMCON_PMC_MASK	e7t/v3_0/include/plf_io.h	117;"	d
E7T_ROMCON_PMC_ROM	e7t/v3_0/include/plf_io.h	118;"	d
E7T_ROMCON_TACC_2C	e7t/v3_0/include/plf_io.h	131;"	d
E7T_ROMCON_TACC_3C	e7t/v3_0/include/plf_io.h	132;"	d
E7T_ROMCON_TACC_4C	e7t/v3_0/include/plf_io.h	133;"	d
E7T_ROMCON_TACC_5C	e7t/v3_0/include/plf_io.h	134;"	d
E7T_ROMCON_TACC_6C	e7t/v3_0/include/plf_io.h	135;"	d
E7T_ROMCON_TACC_7C	e7t/v3_0/include/plf_io.h	136;"	d
E7T_ROMCON_TACC_DISABLE	e7t/v3_0/include/plf_io.h	130;"	d
E7T_ROMCON_TACC_MASK	e7t/v3_0/include/plf_io.h	129;"	d
E7T_ROMCON_TPA_2C	e7t/v3_0/include/plf_io.h	125;"	d
E7T_ROMCON_TPA_3C	e7t/v3_0/include/plf_io.h	126;"	d
E7T_ROMCON_TPA_4C	e7t/v3_0/include/plf_io.h	127;"	d
E7T_ROMCON_TPA_5C	e7t/v3_0/include/plf_io.h	124;"	d
E7T_ROMCON_TPA_MASK	e7t/v3_0/include/plf_io.h	123;"	d
E7T_SYSCFG	e7t/v3_0/include/plf_io.h	65;"	d
E7T_SYSCFG_CE	e7t/v3_0/include/plf_io.h	76;"	d
E7T_SYSCFG_CM_0R_8C	e7t/v3_0/include/plf_io.h	73;"	d
E7T_SYSCFG_CM_4R_4C	e7t/v3_0/include/plf_io.h	72;"	d
E7T_SYSCFG_CM_8R_0C	e7t/v3_0/include/plf_io.h	74;"	d
E7T_SYSCFG_CM_MASK	e7t/v3_0/include/plf_io.h	71;"	d
E7T_SYSCFG_ISBBP_MASK	e7t/v3_0/include/plf_io.h	70;"	d
E7T_SYSCFG_PD_ID_MASK	e7t/v3_0/include/plf_io.h	68;"	d
E7T_SYSCFG_SDM	e7t/v3_0/include/plf_io.h	67;"	d
E7T_SYSCFG_SE	e7t/v3_0/include/plf_io.h	77;"	d
E7T_SYSCFG_SRBBP_MASK	e7t/v3_0/include/plf_io.h	69;"	d
E7T_SYSCFG_WE	e7t/v3_0/include/plf_io.h	75;"	d
E7T_TCNT0	e7t/v3_0/include/plf_io.h	185;"	d
E7T_TCNT1	e7t/v3_0/include/plf_io.h	186;"	d
E7T_TDATA0	e7t/v3_0/include/plf_io.h	183;"	d
E7T_TDATA1	e7t/v3_0/include/plf_io.h	184;"	d
E7T_TMOD	e7t/v3_0/include/plf_io.h	182;"	d
E7T_TMOD_TCLR0	e7t/v3_0/include/plf_io.h	190;"	d
E7T_TMOD_TCLR1	e7t/v3_0/include/plf_io.h	193;"	d
E7T_TMOD_TE0	e7t/v3_0/include/plf_io.h	188;"	d
E7T_TMOD_TE1	e7t/v3_0/include/plf_io.h	191;"	d
E7T_TMOD_TMD0	e7t/v3_0/include/plf_io.h	189;"	d
E7T_TMOD_TMD1	e7t/v3_0/include/plf_io.h	192;"	d
E7T_UART0_BASE	e7t/v3_0/include/plf_io.h	199;"	d
E7T_UART1_BASE	e7t/v3_0/include/plf_io.h	200;"	d
E7T_UART_BRDCLK	e7t/v3_0/include/plf_io.h	209;"	d
E7T_UART_BRDCNT	e7t/v3_0/include/plf_io.h	208;"	d
E7T_UART_BRDIV	e7t/v3_0/include/plf_io.h	207;"	d
E7T_UART_CON	e7t/v3_0/include/plf_io.h	203;"	d
E7T_UART_CON_RXM_INT	e7t/v3_0/include/plf_io.h	226;"	d
E7T_UART_CON_RXM_MASK	e7t/v3_0/include/plf_io.h	225;"	d
E7T_UART_CON_RX_ERR_INT	e7t/v3_0/include/plf_io.h	229;"	d
E7T_UART_CON_TXM_INT	e7t/v3_0/include/plf_io.h	228;"	d
E7T_UART_CON_TXM_MASK	e7t/v3_0/include/plf_io.h	227;"	d
E7T_UART_LCON	e7t/v3_0/include/plf_io.h	202;"	d
E7T_UART_LCON_0_PARITY	e7t/v3_0/include/plf_io.h	221;"	d
E7T_UART_LCON_1_PARITY	e7t/v3_0/include/plf_io.h	220;"	d
E7T_UART_LCON_1_SBITS	e7t/v3_0/include/plf_io.h	215;"	d
E7T_UART_LCON_2_SBITS	e7t/v3_0/include/plf_io.h	216;"	d
E7T_UART_LCON_5_DBITS	e7t/v3_0/include/plf_io.h	211;"	d
E7T_UART_LCON_6_DBITS	e7t/v3_0/include/plf_io.h	212;"	d
E7T_UART_LCON_7_DBITS	e7t/v3_0/include/plf_io.h	213;"	d
E7T_UART_LCON_8_DBITS	e7t/v3_0/include/plf_io.h	214;"	d
E7T_UART_LCON_EVEN_PARITY	e7t/v3_0/include/plf_io.h	218;"	d
E7T_UART_LCON_IR	e7t/v3_0/include/plf_io.h	223;"	d
E7T_UART_LCON_NO_PARITY	e7t/v3_0/include/plf_io.h	217;"	d
E7T_UART_LCON_ODD_PARITY	e7t/v3_0/include/plf_io.h	219;"	d
E7T_UART_LCON_SCS	e7t/v3_0/include/plf_io.h	222;"	d
E7T_UART_RXBUF	e7t/v3_0/include/plf_io.h	206;"	d
E7T_UART_STAT	e7t/v3_0/include/plf_io.h	204;"	d
E7T_UART_STAT_DTR	e7t/v3_0/include/plf_io.h	232;"	d
E7T_UART_STAT_RDR	e7t/v3_0/include/plf_io.h	233;"	d
E7T_UART_STAT_TC	e7t/v3_0/include/plf_io.h	235;"	d
E7T_UART_STAT_TXE	e7t/v3_0/include/plf_io.h	234;"	d
E7T_UART_TXBUF	e7t/v3_0/include/plf_io.h	205;"	d
EB40A_LED1	at91/eb40a/v3_0/include/plf_io.h	56;"	d
EB40A_LED2	at91/eb40a/v3_0/include/plf_io.h	57;"	d
EB40A_LED3	at91/eb40a/v3_0/include/plf_io.h	58;"	d
EB40A_LED4	at91/eb40a/v3_0/include/plf_io.h	59;"	d
EB40A_LED5	at91/eb40a/v3_0/include/plf_io.h	61;"	d
EB40A_LED6	at91/eb40a/v3_0/include/plf_io.h	62;"	d
EB40A_LED7	at91/eb40a/v3_0/include/plf_io.h	63;"	d
EB40A_LED8	at91/eb40a/v3_0/include/plf_io.h	64;"	d
EB40A_LED_ALL	at91/eb40a/v3_0/include/plf_io.h	66;"	d
EB40A_SW1	at91/eb40a/v3_0/include/plf_io.h	69;"	d
EB40A_SW1	at91/eb40a/v3_0/include/plf_io.h	75;"	d
EB40A_SW2	at91/eb40a/v3_0/include/plf_io.h	70;"	d
EB40A_SW2	at91/eb40a/v3_0/include/plf_io.h	76;"	d
EB40A_SW3	at91/eb40a/v3_0/include/plf_io.h	71;"	d
EB40A_SW3	at91/eb40a/v3_0/include/plf_io.h	77;"	d
EB40A_SW4	at91/eb40a/v3_0/include/plf_io.h	72;"	d
EB40A_SW4	at91/eb40a/v3_0/include/plf_io.h	78;"	d
EBCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	272;"	d
EBCR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	316;"	d
EBSA285_RAM_BANK0_BASE	ebsa285/v3_0/include/hal_ebsa285.h	109;"	d
EBSA_285_SOFT_IO_AMBER_LED	ebsa285/v3_0/src/ebsa285_misc.c	87;"	d	file:
EBSA_285_SOFT_IO_GREEN_LED	ebsa285/v3_0/src/ebsa285_misc.c	86;"	d	file:
EBSA_285_SOFT_IO_J9_11_12_MASK	ebsa285/v3_0/src/ebsa285_misc.c	89;"	d	file:
EBSA_285_SOFT_IO_J9_13_14_MASK	ebsa285/v3_0/src/ebsa285_misc.c	90;"	d	file:
EBSA_285_SOFT_IO_J9_9_10_MASK	ebsa285/v3_0/src/ebsa285_misc.c	88;"	d	file:
EBSA_285_SOFT_IO_RED_LED	ebsa285/v3_0/src/ebsa285_misc.c	85;"	d	file:
EBSA_285_SOFT_IO_REGISTER	ebsa285/v3_0/src/ebsa285_misc.c	79;"	d	file:
EBSA_285_SOFT_IO_SWITCH_L_MASK	ebsa285/v3_0/src/ebsa285_misc.c	91;"	d	file:
EBSA_285_SOFT_IO_TOGGLE	ebsa285/v3_0/src/ebsa285_misc.c	84;"	d	file:
EBSA_CSR_IO_PCI_ADDR	ebsa285/v3_0/include/plf_io.h	76;"	d
EBSA_CSR_IO_PCI_SIZE	ebsa285/v3_0/include/plf_io.h	77;"	d
EBSA_CSR_MEM_PCI_ADDR	ebsa285/v3_0/include/plf_io.h	73;"	d
EBSA_CSR_MEM_PCI_SIZE	ebsa285/v3_0/include/plf_io.h	74;"	d
EBSA_SDRAM_PCI_ADDR	ebsa285/v3_0/include/plf_io.h	71;"	d
EBSA_SDRAM_PCI_SIZE	ebsa285/v3_0/include/plf_io.h	72;"	d
ECAR0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	447;"	d
ECAR0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	491;"	d
ECAR0_REG	xscale/iop310/v3_0/include/hal_iop310.h	552;"	d
ECAR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	448;"	d
ECAR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	492;"	d
ECAR1_REG	xscale/iop310/v3_0/include/hal_iop310.h	553;"	d
ECCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	444;"	d
ECCR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	488;"	d
ECCR_INIT_VAL	xscale/iop310/v3_0/include/hal_iop310.h	153;"	d
ECCR_OFF	xscale/iop310/v3_0/include/hal_iop310.h	135;"	d
ECCR_REG	xscale/iop310/v3_0/include/hal_iop310.h	548;"	d
ECTST_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	449;"	d
ECTST_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	493;"	d
EEDI_HIGH_557_EEP	xscale/iq80310/v3_0/src/diag/i557_eep.h	85;"	d
EEDI_LOW_557_EEP	xscale/iq80310/v3_0/src/diag/i557_eep.h	86;"	d
EEDO_557_EEP	xscale/iq80310/v3_0/src/diag/i557_eep.h	89;"	d
EEPROM_CTL_REG	xscale/iq80310/v3_0/src/diag/ether_test.h	80;"	d
EEPROM_ERASE	xscale/iq80310/v3_0/src/diag/i557_eep.h	70;"	d
EEPROM_ERROR	xscale/iq80310/v3_0/src/diag/i557_eep.h	56;"	d
EEPROM_EWDS	xscale/iq80310/v3_0/src/diag/i557_eep.h	72;"	d
EEPROM_EWDS_OP	xscale/iq80310/v3_0/src/diag/i557_eep.h	74;"	d
EEPROM_EWEN	xscale/iq80310/v3_0/src/diag/i557_eep.h	71;"	d
EEPROM_EWEN_OP	xscale/iq80310/v3_0/src/diag/i557_eep.h	73;"	d
EEPROM_INVALID_CMD	xscale/iq80310/v3_0/src/diag/i557_eep.h	59;"	d
EEPROM_NOT_RESPONDING	xscale/iq80310/v3_0/src/diag/i557_eep.h	57;"	d
EEPROM_READ	xscale/iq80310/v3_0/src/diag/i557_eep.h	69;"	d
EEPROM_SIZE	lpc24xx/ea2468/v3_0/tests/i2c_eeprom.c	88;"	d	file:
EEPROM_SIZE	xscale/iq80310/v3_0/src/diag/i557_eep.h	51;"	d
EEPROM_TO_SMALL	xscale/iq80310/v3_0/src/diag/i557_eep.h	58;"	d
EEPROM_WORD_SIZE	xscale/iq80310/v3_0/src/diag/i557_eep.h	52;"	d
EEPROM_WRITE	xscale/iq80310/v3_0/src/diag/i557_eep.h	68;"	d
EE_CLOCK_DOWN	xscale/iq80321/v3_0/src/diag/i82544.c	186;"	d	file:
EE_CLOCK_UP	xscale/iq80321/v3_0/src/diag/i82544.c	185;"	d	file:
EE_CS	xscale/iq80321/v3_0/src/diag/i82544.c	77;"	d	file:
EE_DATA_READ	xscale/iq80321/v3_0/src/diag/i82544.c	79;"	d	file:
EE_DATA_WRITE	xscale/iq80321/v3_0/src/diag/i82544.c	78;"	d	file:
EE_DELAY	xscale/iq80321/v3_0/src/diag/i82544.c	82;"	d	file:
EE_DESELECT	xscale/iq80321/v3_0/src/diag/i82544.c	184;"	d	file:
EE_ENB	xscale/iq80321/v3_0/src/diag/i82544.c	80;"	d	file:
EE_PRINTF	xscale/iq80321/v3_0/src/diag/i82544.c	93;"	d	file:
EE_READ_DATA_BIT	xscale/iq80321/v3_0/src/diag/i82544.c	187;"	d	file:
EE_SELECT	xscale/iq80321/v3_0/src/diag/i82544.c	183;"	d	file:
EE_SHIFT_CLK	xscale/iq80321/v3_0/src/diag/i82544.c	76;"	d	file:
EE_STUFF	xscale/iq80321/v3_0/src/diag/i82544.c	94;"	d	file:
EE_WRITE_DATA_BIT	xscale/iq80321/v3_0/src/diag/i82544.c	188;"	d	file:
EFR	arm9/innovator/v3_0/src/hal_diag.c	106;"	d	file:
EGPIOBase	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	118;"	d
EGPIO_BITSY_RS232_ON	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	119;"	d
EIGHT	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	70;"	d
EINTFLT0	arm9/smdk2410/v3_0/include/s3c2410x.h	441;"	d
EINTFLT1	arm9/smdk2410/v3_0/include/s3c2410x.h	442;"	d
EINTFLT2	arm9/smdk2410/v3_0/include/s3c2410x.h	443;"	d
EINTFLT3	arm9/smdk2410/v3_0/include/s3c2410x.h	444;"	d
EINTMASK	arm9/smdk2410/v3_0/include/s3c2410x.h	445;"	d
EINTPEND	arm9/smdk2410/v3_0/include/s3c2410x.h	446;"	d
ELOG0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	445;"	d
ELOG0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	489;"	d
ELOG0_REG	xscale/iop310/v3_0/include/hal_iop310.h	550;"	d
ELOG1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	446;"	d
ELOG1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	490;"	d
ELOG1_REG	xscale/iop310/v3_0/include/hal_iop310.h	551;"	d
EMC_BASE	lpc24xx/ea2468/v3_0/src/ea2468_misc.c	79;"	d	file:
EMISR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	291;"	d
EMISR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	335;"	d
EMISR_REG	xscale/iop310/v3_0/include/hal_iop310.h	536;"	d
END_OF_LIST	xscale/iq80310/v3_0/src/diag/ether_test.h	122;"	d
ENET_INT	xscale/iq80310/v3_0/src/diag/iq80310.h	243;"	d
ENET_INT_ID	xscale/iq80310/v3_0/src/diag/iq80310.h	231;"	d
EP0_CSR	arm9/smdk2410/v3_0/include/s3c2410x.h	344;"	d
EP0_FIFO	arm9/smdk2410/v3_0/include/s3c2410x.h	351;"	d
EP1_DMA_CON	arm9/smdk2410/v3_0/include/s3c2410x.h	356;"	d
EP1_DMA_FIFO	arm9/smdk2410/v3_0/include/s3c2410x.h	358;"	d
EP1_DMA_TTC_H	arm9/smdk2410/v3_0/include/s3c2410x.h	361;"	d
EP1_DMA_TTC_L	arm9/smdk2410/v3_0/include/s3c2410x.h	359;"	d
EP1_DMA_TTC_M	arm9/smdk2410/v3_0/include/s3c2410x.h	360;"	d
EP1_DMA_UNIT	arm9/smdk2410/v3_0/include/s3c2410x.h	357;"	d
EP1_FIFO	arm9/smdk2410/v3_0/include/s3c2410x.h	352;"	d
EP2_DMA_CON	arm9/smdk2410/v3_0/include/s3c2410x.h	362;"	d
EP2_DMA_FIFO	arm9/smdk2410/v3_0/include/s3c2410x.h	364;"	d
EP2_DMA_TTC_H	arm9/smdk2410/v3_0/include/s3c2410x.h	367;"	d
EP2_DMA_TTC_L	arm9/smdk2410/v3_0/include/s3c2410x.h	365;"	d
EP2_DMA_TTC_M	arm9/smdk2410/v3_0/include/s3c2410x.h	366;"	d
EP2_DMA_UNIT	arm9/smdk2410/v3_0/include/s3c2410x.h	363;"	d
EP2_FIFO	arm9/smdk2410/v3_0/include/s3c2410x.h	353;"	d
EP3_DMA_CON	arm9/smdk2410/v3_0/include/s3c2410x.h	368;"	d
EP3_DMA_FIFO	arm9/smdk2410/v3_0/include/s3c2410x.h	370;"	d
EP3_DMA_TTC_H	arm9/smdk2410/v3_0/include/s3c2410x.h	373;"	d
EP3_DMA_TTC_L	arm9/smdk2410/v3_0/include/s3c2410x.h	371;"	d
EP3_DMA_TTC_M	arm9/smdk2410/v3_0/include/s3c2410x.h	372;"	d
EP3_DMA_UNIT	arm9/smdk2410/v3_0/include/s3c2410x.h	369;"	d
EP3_FIFO	arm9/smdk2410/v3_0/include/s3c2410x.h	354;"	d
EP4_DMA_CON	arm9/smdk2410/v3_0/include/s3c2410x.h	374;"	d
EP4_DMA_FIFO	arm9/smdk2410/v3_0/include/s3c2410x.h	376;"	d
EP4_DMA_TTC_H	arm9/smdk2410/v3_0/include/s3c2410x.h	379;"	d
EP4_DMA_TTC_L	arm9/smdk2410/v3_0/include/s3c2410x.h	377;"	d
EP4_DMA_TTC_M	arm9/smdk2410/v3_0/include/s3c2410x.h	378;"	d
EP4_DMA_UNIT	arm9/smdk2410/v3_0/include/s3c2410x.h	375;"	d
EP4_FIFO	arm9/smdk2410/v3_0/include/s3c2410x.h	355;"	d
EP7312_PLL_MR	edb7xxx/v3_0/include/hal_edb7xxx.h	391;"	d
EP7312_PLL_MR_FOR_90MHz	edb7xxx/v3_0/include/hal_edb7xxx.h	392;"	d
EPROM_BASE	integrator/v3_0/src/flash.c	141;"	d	file:
EPROM_BASE	integrator/v3_0/src/prog_flash.c	86;"	d	file:
EPROM_SIZE	integrator/v3_0/src/flash.c	142;"	d	file:
EPROM_SIZE	integrator/v3_0/src/prog_flash.c	87;"	d	file:
EP_INT_EN_REG	arm9/smdk2410/v3_0/include/s3c2410x.h	338;"	d
EP_INT_REG	arm9/smdk2410/v3_0/include/s3c2410x.h	336;"	d
ERASE_CMD	xscale/iq80310/v3_0/src/diag/flash.c	68;"	d	file:
ERASE_CONFIRM	xscale/iq80310/v3_0/src/diag/flash.c	76;"	d	file:
ERASE_TIMEOUT	edb7xxx/v3_0/misc/prog_flash.c	111;"	d	file:
ERASE_UNLOCK_ERROR	xscale/iq80310/v3_0/src/diag/flash.c	91;"	d	file:
ERASE_UNLOCK_SUCCESS	xscale/iq80310/v3_0/src/diag/flash.c	92;"	d	file:
ERBAR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	325;"	d
ERBAR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	369;"	d
ERLR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	345;"	d
ERLR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	389;"	d
ERR	xscale/iq80310/v3_0/src/diag/iq80310.h	202;"	d
ERROR	xscale/iq80310/v3_0/src/diag/ether_test.h	53;"	d
ERROR	xscale/iq80310/v3_0/src/diag/iq80310.h	67;"	d
ERTVR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	346;"	d
ERTVR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	390;"	d
ESR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	290;"	d
ESR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	334;"	d
ESR_REG	xscale/iop310/v3_0/include/hal_iop310.h	539;"	d
ETHERMTU	xscale/iq80310/v3_0/src/diag/ether_test.h	51;"	d
ETHER_MEM_POOL	xscale/iq80310/v3_0/src/diag/ether_test.h	68;"	d
EXCALIBUR_BASE	arm9/excalibur/v3_0/include/excalibur.h	58;"	d
EXCALIBUR_BOOT_CR	arm9/excalibur/v3_0/include/excalibur.h	63;"	d
EXCALIBUR_BOOT_CR_BM	arm9/excalibur/v3_0/include/excalibur.h	65;"	d
EXCALIBUR_BOOT_CR_HM	arm9/excalibur/v3_0/include/excalibur.h	66;"	d
EXCALIBUR_BOOT_CR_RE	arm9/excalibur/v3_0/include/excalibur.h	67;"	d
EXCALIBUR_CLK_BASE	arm9/excalibur/v3_0/include/excalibur.h	221;"	d
EXCALIBUR_DPSRAM_BASE	arm9/excalibur/v3_0/include/excalibur.h	71;"	d
EXCALIBUR_EBI_CR	arm9/excalibur/v3_0/include/excalibur.h	255;"	d
EXCALIBUR_EBI_CR_EO	arm9/excalibur/v3_0/include/excalibur.h	257;"	d
EXCALIBUR_EBI_CR_INIT	arm9/excalibur/v3_0/include/excalibur.h	259;"	d
EXCALIBUR_FLASH_PHYS_BASE	arm9/excalibur/v3_0/include/excalibur.h	151;"	d
EXCALIBUR_INT_ID	arm9/excalibur/v3_0/include/excalibur.h	324;"	d
EXCALIBUR_INT_INT_MODE	arm9/excalibur/v3_0/include/excalibur.h	326;"	d
EXCALIBUR_INT_MASK_CLEAR	arm9/excalibur/v3_0/include/excalibur.h	321;"	d
EXCALIBUR_INT_MASK_SET	arm9/excalibur/v3_0/include/excalibur.h	320;"	d
EXCALIBUR_INT_PLD_PRIORITY	arm9/excalibur/v3_0/include/excalibur.h	325;"	d
EXCALIBUR_INT_PRIORITY_0	arm9/excalibur/v3_0/include/excalibur.h	327;"	d
EXCALIBUR_INT_PRIORITY_1	arm9/excalibur/v3_0/include/excalibur.h	328;"	d
EXCALIBUR_INT_PRIORITY_10	arm9/excalibur/v3_0/include/excalibur.h	337;"	d
EXCALIBUR_INT_PRIORITY_11	arm9/excalibur/v3_0/include/excalibur.h	338;"	d
EXCALIBUR_INT_PRIORITY_12	arm9/excalibur/v3_0/include/excalibur.h	339;"	d
EXCALIBUR_INT_PRIORITY_13	arm9/excalibur/v3_0/include/excalibur.h	340;"	d
EXCALIBUR_INT_PRIORITY_14	arm9/excalibur/v3_0/include/excalibur.h	341;"	d
EXCALIBUR_INT_PRIORITY_15	arm9/excalibur/v3_0/include/excalibur.h	342;"	d
EXCALIBUR_INT_PRIORITY_16	arm9/excalibur/v3_0/include/excalibur.h	343;"	d
EXCALIBUR_INT_PRIORITY_2	arm9/excalibur/v3_0/include/excalibur.h	329;"	d
EXCALIBUR_INT_PRIORITY_3	arm9/excalibur/v3_0/include/excalibur.h	330;"	d
EXCALIBUR_INT_PRIORITY_4	arm9/excalibur/v3_0/include/excalibur.h	331;"	d
EXCALIBUR_INT_PRIORITY_5	arm9/excalibur/v3_0/include/excalibur.h	332;"	d
EXCALIBUR_INT_PRIORITY_6	arm9/excalibur/v3_0/include/excalibur.h	333;"	d
EXCALIBUR_INT_PRIORITY_7	arm9/excalibur/v3_0/include/excalibur.h	334;"	d
EXCALIBUR_INT_PRIORITY_8	arm9/excalibur/v3_0/include/excalibur.h	335;"	d
EXCALIBUR_INT_PRIORITY_9	arm9/excalibur/v3_0/include/excalibur.h	336;"	d
EXCALIBUR_INT_PRIORITY_FIQ	arm9/excalibur/v3_0/include/excalibur.h	363;"	d
EXCALIBUR_INT_PRIORITY_LVL_mask	arm9/excalibur/v3_0/include/excalibur.h	364;"	d
EXCALIBUR_INT_REQUEST_STATUS	arm9/excalibur/v3_0/include/excalibur.h	323;"	d
EXCALIBUR_INT_SOURCE_AE	arm9/excalibur/v3_0/include/excalibur.h	358;"	d
EXCALIBUR_INT_SOURCE_CR	arm9/excalibur/v3_0/include/excalibur.h	360;"	d
EXCALIBUR_INT_SOURCE_CT	arm9/excalibur/v3_0/include/excalibur.h	359;"	d
EXCALIBUR_INT_SOURCE_EE	arm9/excalibur/v3_0/include/excalibur.h	356;"	d
EXCALIBUR_INT_SOURCE_FC	arm9/excalibur/v3_0/include/excalibur.h	361;"	d
EXCALIBUR_INT_SOURCE_IP	arm9/excalibur/v3_0/include/excalibur.h	351;"	d
EXCALIBUR_INT_SOURCE_P0	arm9/excalibur/v3_0/include/excalibur.h	345;"	d
EXCALIBUR_INT_SOURCE_P1	arm9/excalibur/v3_0/include/excalibur.h	346;"	d
EXCALIBUR_INT_SOURCE_P2	arm9/excalibur/v3_0/include/excalibur.h	347;"	d
EXCALIBUR_INT_SOURCE_P3	arm9/excalibur/v3_0/include/excalibur.h	348;"	d
EXCALIBUR_INT_SOURCE_P4	arm9/excalibur/v3_0/include/excalibur.h	349;"	d
EXCALIBUR_INT_SOURCE_P5	arm9/excalibur/v3_0/include/excalibur.h	350;"	d
EXCALIBUR_INT_SOURCE_PE	arm9/excalibur/v3_0/include/excalibur.h	357;"	d
EXCALIBUR_INT_SOURCE_PS	arm9/excalibur/v3_0/include/excalibur.h	355;"	d
EXCALIBUR_INT_SOURCE_STATUS	arm9/excalibur/v3_0/include/excalibur.h	322;"	d
EXCALIBUR_INT_SOURCE_T0	arm9/excalibur/v3_0/include/excalibur.h	353;"	d
EXCALIBUR_INT_SOURCE_T1	arm9/excalibur/v3_0/include/excalibur.h	354;"	d
EXCALIBUR_INT_SOURCE_UA	arm9/excalibur/v3_0/include/excalibur.h	352;"	d
EXCALIBUR_IOCR_BASE	arm9/excalibur/v3_0/include/excalibur.h	82;"	d
EXCALIBUR_IOCR_EBI_INIT	arm9/excalibur/v3_0/include/excalibur.h	95;"	d
EXCALIBUR_IOCR_SDRAM_INIT	arm9/excalibur/v3_0/include/excalibur.h	94;"	d
EXCALIBUR_IOCR_UART_INIT	arm9/excalibur/v3_0/include/excalibur.h	96;"	d
EXCALIBUR_MMAP_BASE	arm9/excalibur/v3_0/include/excalibur.h	101;"	d
EXCALIBUR_PLD_BASE	arm9/excalibur/v3_0/include/excalibur.h	368;"	d
EXCALIBUR_PLD_LEDS	arm9/excalibur/v3_0/include/excalibur.h	370;"	d
EXCALIBUR_PLD_PHYS_BASE	arm9/excalibur/v3_0/include/excalibur.h	153;"	d
EXCALIBUR_REGS_PHYS_BASE	arm9/excalibur/v3_0/include/excalibur.h	154;"	d
EXCALIBUR_SDRAM_BASE	arm9/excalibur/v3_0/include/excalibur.h	263;"	d
EXCALIBUR_SDRAM_PHYS_BASE	arm9/excalibur/v3_0/include/excalibur.h	150;"	d
EXCALIBUR_SDRAM_WIDTH	arm9/excalibur/v3_0/include/excalibur.h	272;"	d
EXCALIBUR_SRAM_PHYS_BASE	arm9/excalibur/v3_0/include/excalibur.h	152;"	d
EXCALIBUR_TIMER0_CR	arm9/excalibur/v3_0/include/excalibur.h	161;"	d
EXCALIBUR_TIMER0_LIMIT	arm9/excalibur/v3_0/include/excalibur.h	163;"	d
EXCALIBUR_TIMER0_PRE	arm9/excalibur/v3_0/include/excalibur.h	162;"	d
EXCALIBUR_TIMER0_READ	arm9/excalibur/v3_0/include/excalibur.h	164;"	d
EXCALIBUR_TIMER1_CR	arm9/excalibur/v3_0/include/excalibur.h	166;"	d
EXCALIBUR_TIMER1_LIMIT	arm9/excalibur/v3_0/include/excalibur.h	168;"	d
EXCALIBUR_TIMER1_PRE	arm9/excalibur/v3_0/include/excalibur.h	167;"	d
EXCALIBUR_TIMER1_READ	arm9/excalibur/v3_0/include/excalibur.h	169;"	d
EXCALIBUR_TIMER_CR_CI	arm9/excalibur/v3_0/include/excalibur.h	174;"	d
EXCALIBUR_TIMER_CR_IE	arm9/excalibur/v3_0/include/excalibur.h	173;"	d
EXCALIBUR_TIMER_CR_MODE_HEARBEAT	arm9/excalibur/v3_0/include/excalibur.h	171;"	d
EXCALIBUR_TIMER_CR_MODE_ONE_SHOT	arm9/excalibur/v3_0/include/excalibur.h	172;"	d
EXCALIBUR_TIMER_CR_S	arm9/excalibur/v3_0/include/excalibur.h	175;"	d
EXCALIBUR_UART0_BASE	arm9/excalibur/v3_0/include/excalibur.h	179;"	d
EXCALIBUR_WDOG_COUNT	arm9/excalibur/v3_0/include/excalibur.h	315;"	d
EXCALIBUR_WDOG_CR	arm9/excalibur/v3_0/include/excalibur.h	314;"	d
EXCALIBUR_WDOG_RELOAD	arm9/excalibur/v3_0/include/excalibur.h	316;"	d
EXPANSION2_LA_START	edb7xxx/v3_0/include/hal_platform_setup.h	110;"	d
EXPANSION2_PA	edb7xxx/v3_0/include/hal_platform_setup.h	111;"	d
EXPANSION3_LA_START	edb7xxx/v3_0/include/hal_platform_setup.h	112;"	d
EXPANSION3_PA	edb7xxx/v3_0/include/hal_platform_setup.h	113;"	d
EXPMEM_CONFIG_VALUE	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	114;"	d
EXP_ADDR_SHIFT	xscale/ixp425/v3_0/include/hal_ixp425.h	219;"	d
EXP_ADDR_T	xscale/ixp425/v3_0/include/hal_ixp425.h	226;"	d
EXP_BYTE_EN	xscale/ixp425/v3_0/include/hal_ixp425.h	189;"	d
EXP_BYTE_RD16	xscale/ixp425/v3_0/include/hal_ixp425.h	194;"	d
EXP_CNFG0_8BIT	xscale/ixp425/v3_0/include/hal_ixp425.h	229;"	d
EXP_CNFG0_MEM_MAP	xscale/ixp425/v3_0/include/hal_ixp425.h	233;"	d
EXP_CNFG0_PCI_66MHZ	xscale/ixp425/v3_0/include/hal_ixp425.h	232;"	d
EXP_CNFG0_PCI_ARB	xscale/ixp425/v3_0/include/hal_ixp425.h	231;"	d
EXP_CNFG0_PCI_HOST	xscale/ixp425/v3_0/include/hal_ixp425.h	230;"	d
EXP_CNFG1_BYTE_SWAP_EN	xscale/ixp425/v3_0/include/hal_ixp425.h	238;"	d
EXP_CNFG1_SW_INT0	xscale/ixp425/v3_0/include/hal_ixp425.h	236;"	d
EXP_CNFG1_SW_INT1	xscale/ixp425/v3_0/include/hal_ixp425.h	237;"	d
EXP_CS_EN	xscale/ixp425/v3_0/include/hal_ixp425.h	220;"	d
EXP_CYC_HPI	xscale/ixp425/v3_0/include/hal_ixp425.h	213;"	d
EXP_CYC_INTEL	xscale/ixp425/v3_0/include/hal_ixp425.h	211;"	d
EXP_CYC_MOTO	xscale/ixp425/v3_0/include/hal_ixp425.h	212;"	d
EXP_HOLD_SHIFT	xscale/ixp425/v3_0/include/hal_ixp425.h	216;"	d
EXP_HOLD_T	xscale/ixp425/v3_0/include/hal_ixp425.h	223;"	d
EXP_HRDY_POL	xscale/ixp425/v3_0/include/hal_ixp425.h	193;"	d
EXP_MUX_EN	xscale/ixp425/v3_0/include/hal_ixp425.h	192;"	d
EXP_RECOVERY_SHIFT	xscale/ixp425/v3_0/include/hal_ixp425.h	215;"	d
EXP_RECOVERY_T	xscale/ixp425/v3_0/include/hal_ixp425.h	222;"	d
EXP_ROM_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	372;"	d
EXP_SETUP_SHIFT	xscale/ixp425/v3_0/include/hal_ixp425.h	218;"	d
EXP_SETUP_T	xscale/ixp425/v3_0/include/hal_ixp425.h	225;"	d
EXP_SPLT_EN	xscale/ixp425/v3_0/include/hal_ixp425.h	191;"	d
EXP_STROBE_SHIFT	xscale/ixp425/v3_0/include/hal_ixp425.h	217;"	d
EXP_STROBE_T	xscale/ixp425/v3_0/include/hal_ixp425.h	224;"	d
EXP_SZ_128K	xscale/ixp425/v3_0/include/hal_ixp425.h	203;"	d
EXP_SZ_16K	xscale/ixp425/v3_0/include/hal_ixp425.h	200;"	d
EXP_SZ_16M	xscale/ixp425/v3_0/include/hal_ixp425.h	210;"	d
EXP_SZ_1K	xscale/ixp425/v3_0/include/hal_ixp425.h	196;"	d
EXP_SZ_1M	xscale/ixp425/v3_0/include/hal_ixp425.h	206;"	d
EXP_SZ_256K	xscale/ixp425/v3_0/include/hal_ixp425.h	204;"	d
EXP_SZ_2K	xscale/ixp425/v3_0/include/hal_ixp425.h	197;"	d
EXP_SZ_2M	xscale/ixp425/v3_0/include/hal_ixp425.h	207;"	d
EXP_SZ_32K	xscale/ixp425/v3_0/include/hal_ixp425.h	201;"	d
EXP_SZ_4K	xscale/ixp425/v3_0/include/hal_ixp425.h	198;"	d
EXP_SZ_4M	xscale/ixp425/v3_0/include/hal_ixp425.h	208;"	d
EXP_SZ_512	xscale/ixp425/v3_0/include/hal_ixp425.h	195;"	d
EXP_SZ_512K	xscale/ixp425/v3_0/include/hal_ixp425.h	205;"	d
EXP_SZ_64K	xscale/ixp425/v3_0/include/hal_ixp425.h	202;"	d
EXP_SZ_8K	xscale/ixp425/v3_0/include/hal_ixp425.h	199;"	d
EXP_SZ_8M	xscale/ixp425/v3_0/include/hal_ixp425.h	209;"	d
EXP_WR_EN	xscale/ixp425/v3_0/include/hal_ixp425.h	190;"	d
EXTINT0	arm9/smdk2410/v3_0/include/s3c2410x.h	438;"	d
EXTINT1	arm9/smdk2410/v3_0/include/s3c2410x.h	439;"	d
EXTINT2	arm9/smdk2410/v3_0/include/s3c2410x.h	440;"	d
EXT_LOOP_BACK	xscale/iq80310/v3_0/src/diag/ether_test.h	291;"	d
EXT_REG0_100_MBPS	xscale/iq80310/v3_0/src/diag/ether_test.h	192;"	d
EXT_TIMER_10MSEC_COUNT	xscale/iop310/v3_0/include/hal_iop310.h	119;"	d
EXT_TIMER_10MSEC_COUNT	xscale/iq80310/v3_0/src/diag/iq80310.h	137;"	d
EXT_TIMER_5MSEC_COUNT	xscale/iop310/v3_0/include/hal_iop310.h	121;"	d
EXT_TIMER_5MSEC_COUNT	xscale/iq80310/v3_0/src/diag/iq80310.h	139;"	d
EXT_TIMER_CLK_FREQ	xscale/iop310/v3_0/include/hal_iop310.h	117;"	d
EXT_TIMER_CLK_FREQ	xscale/iq80310/v3_0/src/diag/iq80310.h	135;"	d
EXT_TIMER_CNT_DISAB	xscale/iop310/v3_0/include/hal_iop310.h	124;"	d
EXT_TIMER_CNT_DISAB	xscale/iq80310/v3_0/src/diag/iq80310.h	142;"	d
EXT_TIMER_CNT_ENAB	xscale/iop310/v3_0/include/hal_iop310.h	123;"	d
EXT_TIMER_CNT_ENAB	xscale/iq80310/v3_0/src/diag/iq80310.h	141;"	d
EXT_TIMER_INT_DISAB	xscale/iop310/v3_0/include/hal_iop310.h	126;"	d
EXT_TIMER_INT_DISAB	xscale/iq80310/v3_0/src/diag/iq80310.h	144;"	d
EXT_TIMER_INT_ENAB	xscale/iop310/v3_0/include/hal_iop310.h	125;"	d
EXT_TIMER_INT_ENAB	xscale/iq80310/v3_0/src/diag/iq80310.h	143;"	d
E_EEPROM_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	205;"	d
E_EEPROM_FAIL	xscale/iq80310/v3_0/src/diag/iq80310.h	207;"	d
E_EEPROM_PROG	xscale/iq80310/v3_0/src/diag/iq80310.h	206;"	d
E_NO_FLASH	xscale/iq80310/v3_0/src/diag/iq80310.h	208;"	d
F0	arch/v3_0/include/arm_stub.h	/^    F0, F1, F2, F3, F4, F5, F6, F7, $/;"	e	enum:regnames
F1	arch/v3_0/include/arm_stub.h	/^    F0, F1, F2, F3, F4, F5, F6, F7, $/;"	e	enum:regnames
F2	arch/v3_0/include/arm_stub.h	/^    F0, F1, F2, F3, F4, F5, F6, F7, $/;"	e	enum:regnames
F3	arch/v3_0/include/arm_stub.h	/^    F0, F1, F2, F3, F4, F5, F6, F7, $/;"	e	enum:regnames
F4	arch/v3_0/include/arm_stub.h	/^    F0, F1, F2, F3, F4, F5, F6, F7, $/;"	e	enum:regnames
F5	arch/v3_0/include/arm_stub.h	/^    F0, F1, F2, F3, F4, F5, F6, F7, $/;"	e	enum:regnames
F6	arch/v3_0/include/arm_stub.h	/^    F0, F1, F2, F3, F4, F5, F6, F7, $/;"	e	enum:regnames
F7	arch/v3_0/include/arm_stub.h	/^    F0, F1, F2, F3, F4, F5, F6, F7, $/;"	e	enum:regnames
FAILED	xscale/iq80310/v3_0/src/diag/memtest.c	86;"	d	file:
FAILED	xscale/iq80321/v3_0/src/diag/memtest.c	63;"	d	file:
FAKE_LED_MACRO	arm9/innovator/v3_0/include/hal_platform_setup.h	130;"	d
FAKE_LED_MACRO_SETUP	arm9/innovator/v3_0/include/hal_platform_setup.h	118;"	d
FALSE	arch/v3_0/src/arm_stub.c	73;"	d	file:
FALSE	arm9/aaed2000/v3_0/src/lcd_support.c	74;"	d	file:
FALSE	edb7xxx/v3_0/misc/i2s_audio_test.c	85;"	d	file:
FALSE	edb7xxx/v3_0/misc/kbd_test.c	61;"	d	file:
FALSE	edb7xxx/v3_0/misc/lcd_support.c	356;"	d	file:
FALSE	edb7xxx/v3_0/misc/lcd_test.c	55;"	d	file:
FALSE	edb7xxx/v3_0/misc/panel_test.c	61;"	d	file:
FALSE	edb7xxx/v3_0/misc/prog_flash.c	58;"	d	file:
FALSE	edb7xxx/v3_0/src/lcd_support.c	68;"	d	file:
FALSE	edb7xxx/v3_0/tests/dram_test.c	64;"	d	file:
FALSE	integrator/v3_0/src/flash.c	61;"	d	file:
FALSE	integrator/v3_0/src/prog_flash.c	65;"	d	file:
FALSE	pid/v3_0/src/flash.c	61;"	d	file:
FALSE	pid/v3_0/src/prog_flash.c	64;"	d	file:
FALSE	sa11x0/assabet/v3_0/misc/lcd_test.c	69;"	d	file:
FALSE	sa11x0/assabet/v3_0/src/lcd_support.c	69;"	d	file:
FALSE	sa11x0/cerfpda/v3_0/misc/lcd_test.c	69;"	d	file:
FALSE	sa11x0/cerfpda/v3_0/src/lcd_support.c	69;"	d	file:
FALSE	sa11x0/ipaq/v3_0/src/lcd_support.c	77;"	d	file:
FALSE	xscale/iq80310/v3_0/src/diag/ether_test.h	60;"	d
FALSE	xscale/iq80310/v3_0/src/diag/io_utils.c	61;"	d	file:
FALSE	xscale/iq80310/v3_0/src/diag/iq80310.h	79;"	d
FALSE	xscale/iq80310/v3_0/src/diag/memtest.c	81;"	d	file:
FALSE	xscale/picasso/v3_0/src/vga_support.c	71;"	d	file:
FALSE	xscale/uE250/v3_0/src/vga_support.c	71;"	d	file:
FBSR0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	452;"	d
FBSR0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	496;"	d
FBSR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	453;"	d
FBSR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	497;"	d
FBSR1_INIT_VAL	xscale/iop310/v3_0/include/hal_iop310.h	155;"	d
FBSR1_OFF	xscale/iop310/v3_0/include/hal_iop310.h	137;"	d
FB_TRUE_RGB555	arm9/aaed2000/v3_0/include/lcd_support.h	59;"	d
FB_TRUE_RGB555	xscale/picasso/v3_0/include/vga_support.h	65;"	d
FB_TRUE_RGB555	xscale/uE250/v3_0/include/vga_support.h	65;"	d
FB_TRUE_RGB565	edb7xxx/v3_0/include/lcd_support.h	59;"	d
FB_TRUE_RGB565	sa11x0/ipaq/v3_0/include/lcd_support.h	59;"	d
FB_TRUE_RGB565	xscale/picasso/v3_0/include/vga_support.h	64;"	d
FB_TRUE_RGB565	xscale/uE250/v3_0/include/vga_support.h	64;"	d
FCLK	arm9/smdk2410/v3_0/include/s3c2410x.h	67;"	d
FCR	arm9/innovator/v3_0/src/hal_diag.c	105;"	d	file:
FCR	xscale/iq80310/v3_0/src/diag/cycduart.h	59;"	d
FCR_DMA	xscale/iq80310/v3_0/src/diag/cycduart.h	131;"	d
FCR_EN	xscale/iq80310/v3_0/src/diag/cycduart.h	128;"	d
FCR_RES1	xscale/iq80310/v3_0/src/diag/cycduart.h	132;"	d
FCR_RES2	xscale/iq80310/v3_0/src/diag/cycduart.h	133;"	d
FCR_RXCLR	xscale/iq80310/v3_0/src/diag/cycduart.h	129;"	d
FCR_RXTRIG_H	xscale/iq80310/v3_0/src/diag/cycduart.h	135;"	d
FCR_RXTRIG_L	xscale/iq80310/v3_0/src/diag/cycduart.h	134;"	d
FCR_TXCLR	xscale/iq80310/v3_0/src/diag/cycduart.h	130;"	d
FDC37C672_CONFIG	xscale/picasso/v3_0/include/plx.h	77;"	d
FDC37C672_CONFIG	xscale/uE250/v3_0/include/plx.h	77;"	d
FDC37C672_DATA	xscale/picasso/v3_0/include/plx.h	79;"	d
FDC37C672_DATA	xscale/uE250/v3_0/include/plx.h	79;"	d
FDC37C672_INDEX	xscale/picasso/v3_0/include/plx.h	78;"	d
FDC37C672_INDEX	xscale/uE250/v3_0/include/plx.h	78;"	d
FDX_PIN_ENAB	xscale/iq80310/v3_0/src/diag/ether_test.h	335;"	d
FEBR0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	450;"	d
FEBR0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	494;"	d
FEBR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	451;"	d
FEBR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	495;"	d
FEBR1_OFF	xscale/iop310/v3_0/include/hal_iop310.h	136;"	d
FEEDBACK_COUNT	xscale/picasso/v3_0/src/xilinx-load.c	101;"	d	file:
FEEDBACK_COUNT	xscale/uE250/v3_0/src/xilinx-load.c	101;"	d	file:
FIFO_ENABLE	xscale/iq80310/v3_0/src/diag/cycduart.h	157;"	d
FILL_16M_SEGMENT	cma230/v3_0/include/hal_platform_extras.h	96;"	d
FILL_16M_SEGMENT	edb7xxx/v3_0/include/hal_platform_extras.h	93;"	d
FILL_256M_SEGMENT	cma230/v3_0/include/hal_platform_extras.h	118;"	d
FILL_256M_SEGMENT	edb7xxx/v3_0/include/hal_platform_extras.h	111;"	d
FILL_32M_SEGMENT	cma230/v3_0/include/hal_platform_extras.h	114;"	d
FILL_8M_SEGMENT	cma230/v3_0/include/hal_platform_extras.h	85;"	d
FILL_SEGMENT_	cma230/v3_0/include/hal_platform_extras.h	76;"	d
FILL_SEGMENT_	edb7xxx/v3_0/include/hal_platform_extras.h	84;"	d
FINTSRC	xscale/verde/v3_0/include/hal_verde.h	427;"	d
FINTSRC_READ	xscale/verde/v3_0/include/hal_verde.h	436;"	d
FIO_BASE	lpc24xx/ea2468/v3_0/src/ea2468_misc.c	82;"	d	file:
FIQ	arch/v3_0/src/vectors.S	/^FIQ:$/;"	l
FIQ	gps4020/v3_0/support/download/gps4020_start.S	/^FIQ:                        \/\/ 0x3C$/;"	l
FIQ_count	edb7xxx/v3_0/misc/i2s_audio_fiq.S	/^FIQ_count:      $/;"	l
FIQ_encoded	gps4020/v3_0/include/gps4020.h	/^    unsigned long FIQ_encoded;$/;"	m	struct:_gps4020_intc
FIQ_status	gps4020/v3_0/include/gps4020.h	/^    unsigned long FIQ_status;$/;"	m	struct:_gps4020_intc
FIRST_CHAR	arm9/aaed2000/v3_0/src/font.h	53;"	d
FIRST_CHAR	edb7xxx/v3_0/misc/lcd_support.c	50;"	d	file:
FIRST_CHAR	edb7xxx/v3_0/src/font.h	53;"	d
FIRST_CHAR	sa11x0/assabet/v3_0/src/lcd_support.c	182;"	d	file:
FIRST_CHAR	sa11x0/cerfpda/v3_0/src/lcd_support.c	182;"	d	file:
FIRST_CHAR	sa11x0/ipaq/v3_0/src/font.h	53;"	d
FIRST_CHAR	xscale/picasso/v3_0/src/font.h	163;"	d
FIRST_CHAR	xscale/picasso/v3_0/src/font.h	54;"	d
FIRST_CHAR	xscale/uE250/v3_0/src/font.h	163;"	d
FIRST_CHAR	xscale/uE250/v3_0/src/font.h	54;"	d
FIRST_DEVICE_NUM	xscale/iq80310/v3_0/src/diag/pci_bios.h	309;"	d
FIVE	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	67;"	d
FIXME	arch/v3_0/src/arm_stub.c	248;"	d	file:
FLASH	edb7xxx/v3_0/misc/prog_flash.c	/^volatile unsigned long *FLASH = (volatile unsigned long *)0xE0000000;$/;"	v
FLASH	integrator/v3_0/src/flash.c	/^volatile char *FLASH = (volatile char *)0x24000000;$/;"	v
FLASH	integrator/v3_0/src/prog_flash.c	/^volatile unsigned int *FLASH = (volatile unsigned int *)0x24000000;$/;"	v
FLASH	pid/v3_0/src/flash.c	/^volatile char *FLASH = (volatile char *)0x04000000;$/;"	v
FLASH	pid/v3_0/src/prog_flash.c	/^volatile char *FLASH = (volatile char *)0x04000000;$/;"	v
FLASH_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	175;"	d
FLASH_ADDR_INCR	xscale/iq80310/v3_0/src/diag/iq80310.h	176;"	d
FLASH_BASE	integrator/v3_0/src/flash.c	143;"	d	file:
FLASH_BASE	integrator/v3_0/src/prog_flash.c	88;"	d	file:
FLASH_BASE_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	168;"	d
FLASH_BLK4_BASE_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	172;"	d
FLASH_BLOCK_SIZE	integrator/v3_0/src/flash.c	140;"	d	file:
FLASH_BLOCK_SIZE	integrator/v3_0/src/prog_flash.c	85;"	d	file:
FLASH_BLOCK_SIZE	xscale/iq80310/v3_0/src/diag/flash.c	120;"	d	file:
FLASH_BLOCK_SZ	ebsa285/v3_0/support/linux/safl_util/sa_flash.c	11;"	d	file:
FLASH_CS0_BASE	arm9/innovator/v3_0/include/innovator.h	59;"	d
FLASH_CS1_BASE	arm9/innovator/v3_0/include/innovator.h	60;"	d
FLASH_CS2_BASE	arm9/innovator/v3_0/include/innovator.h	61;"	d
FLASH_CS3_BASE	arm9/innovator/v3_0/include/innovator.h	62;"	d
FLASH_CTL_REG	xscale/iq80310/v3_0/src/diag/ether_test.h	79;"	d
FLASH_P2V	xscale/iq80310/v3_0/src/diag/flash.c	127;"	d	file:
FLASH_SIZE	at91/jtst/v3_0/support/jtstflash.c	53;"	d	file:
FLASH_SIZE	at91/jtst/v3_0/support/jtstflash.cpp	51;"	d	file:
FLASH_SIZE	integrator/v3_0/src/flash.c	144;"	d	file:
FLASH_SIZE	integrator/v3_0/src/prog_flash.c	89;"	d	file:
FLASH_SZ	ebsa285/v3_0/support/linux/safl_util/sa_flash.c	10;"	d	file:
FLASH_SZ	ebsa285/v3_0/support/linux/safl_util/safl.c	119;"	d	file:
FLASH_TIME_ADJUST	xscale/iq80310/v3_0/src/diag/iq80310.h	178;"	d
FLASH_TOP_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	174;"	d
FLASH_TYPE	xscale/iq80310/v3_0/src/diag/flash.c	/^typedef unsigned char FLASH_TYPE;$/;"	t	file:
FLASH_TYPE_MASK	integrator/v3_0/src/flash.c	130;"	d	file:
FLASH_TYPE_MASK	integrator/v3_0/src/prog_flash.c	75;"	d	file:
FLASH_USAGE_MASK	integrator/v3_0/src/flash.c	137;"	d	file:
FLASH_USAGE_MASK	integrator/v3_0/src/prog_flash.c	82;"	d	file:
FLASH_WIDTH	xscale/iq80310/v3_0/src/diag/iq80310.h	167;"	d
FL_SC_CONTROL	integrator/v3_0/include/hal_integrator.h	379;"	d
FL_SC_CONTROL	integrator/v3_0/src/flash.c	122;"	d	file:
FONT_HEIGHT	arm9/aaed2000/v3_0/src/font.h	55;"	d
FONT_HEIGHT	edb7xxx/v3_0/misc/lcd_support.c	52;"	d	file:
FONT_HEIGHT	edb7xxx/v3_0/src/font.h	55;"	d
FONT_HEIGHT	sa11x0/assabet/v3_0/src/lcd_support.c	184;"	d	file:
FONT_HEIGHT	sa11x0/cerfpda/v3_0/src/lcd_support.c	184;"	d	file:
FONT_HEIGHT	sa11x0/ipaq/v3_0/src/font.h	55;"	d
FONT_HEIGHT	xscale/picasso/v3_0/src/font.h	165;"	d
FONT_HEIGHT	xscale/picasso/v3_0/src/font.h	56;"	d
FONT_HEIGHT	xscale/uE250/v3_0/src/font.h	165;"	d
FONT_HEIGHT	xscale/uE250/v3_0/src/font.h	56;"	d
FONT_LEFT_TO_RIGHT	xscale/picasso/v3_0/src/font.h	167;"	d
FONT_LEFT_TO_RIGHT	xscale/uE250/v3_0/src/font.h	167;"	d
FONT_WIDTH	arm9/aaed2000/v3_0/src/font.h	56;"	d
FONT_WIDTH	edb7xxx/v3_0/misc/lcd_support.c	53;"	d	file:
FONT_WIDTH	edb7xxx/v3_0/src/font.h	56;"	d
FONT_WIDTH	sa11x0/assabet/v3_0/src/lcd_support.c	185;"	d	file:
FONT_WIDTH	sa11x0/cerfpda/v3_0/src/lcd_support.c	185;"	d	file:
FONT_WIDTH	sa11x0/ipaq/v3_0/src/font.h	56;"	d
FONT_WIDTH	xscale/picasso/v3_0/src/font.h	166;"	d
FONT_WIDTH	xscale/picasso/v3_0/src/font.h	57;"	d
FONT_WIDTH	xscale/uE250/v3_0/src/font.h	166;"	d
FONT_WIDTH	xscale/uE250/v3_0/src/font.h	57;"	d
FORCE_FDX	xscale/iq80310/v3_0/src/diag/ether_test.h	334;"	d
FOUR	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	66;"	d
FP	arch/v3_0/include/arm_stub.h	/^    R8, R9, R10, FP, IP, SP, LR, PC,$/;"	e	enum:regnames
FPGA_BASE	arm9/innovator/v3_0/include/innovator.h	109;"	d
FPGA_BASE	xscale/picasso/v3_0/include/picasso.h	60;"	d
FPGA_BASE	xscale/uE250/v3_0/include/uE250.h	60;"	d
FPGA_DONE	xscale/picasso/v3_0/src/xilinx-load.c	75;"	d	file:
FPGA_DONE	xscale/uE250/v3_0/src/xilinx-load.c	75;"	d	file:
FPGA_DONE_DRV	xscale/picasso/v3_0/src/xilinx-load.c	80;"	d	file:
FPGA_DONE_DRV	xscale/uE250/v3_0/src/xilinx-load.c	80;"	d	file:
FPGA_INIT	xscale/picasso/v3_0/src/xilinx-load.c	74;"	d	file:
FPGA_INIT	xscale/uE250/v3_0/src/xilinx-load.c	74;"	d	file:
FPGA_INIT_DRV	xscale/picasso/v3_0/src/xilinx-load.c	81;"	d	file:
FPGA_INIT_DRV	xscale/uE250/v3_0/src/xilinx-load.c	81;"	d	file:
FPGA_PROG	xscale/picasso/v3_0/src/xilinx-load.c	73;"	d	file:
FPGA_PROG	xscale/uE250/v3_0/src/xilinx-load.c	73;"	d	file:
FPGA_PROG_BASE	xscale/picasso/v3_0/src/xilinx-load.c	78;"	d	file:
FPGA_PROG_BASE	xscale/uE250/v3_0/src/xilinx-load.c	78;"	d	file:
FPGA_PWR_CTRL_REG	arm9/innovator/v3_0/include/innovator.h	114;"	d
FPGA_WRITE	xscale/picasso/v3_0/src/xilinx-load.c	82;"	d	file:
FPGA_WRITE	xscale/uE250/v3_0/src/xilinx-load.c	82;"	d	file:
FPS	arch/v3_0/include/arm_stub.h	/^    FPS, PS$/;"	e	enum:regnames
FRAME_NUM1_REG	arm9/smdk2410/v3_0/include/s3c2410x.h	340;"	d
FRAME_NUM2_REG	arm9/smdk2410/v3_0/include/s3c2410x.h	341;"	d
FRBADDR	edb7xxx/v3_0/include/hal_edb7xxx.h	275;"	d
FREESCALE_ESCI_BAUD	mac7100/var/v3_0/include/var_io.h	190;"	d
FUNCPTR	xscale/iq80310/v3_0/src/diag/iq80310.h	/^typedef int 		(*FUNCPTR) (void);$/;"	t
FUNC_ADDR_REG	arm9/smdk2410/v3_0/include/s3c2410x.h	334;"	d
FUNC_NOT_SUPPORTED	xscale/iq80310/v3_0/src/diag/pci_bios.h	398;"	d
FUNC_START_ARM	arch/v3_0/src/context.S	/^#define FUNC_START_ARM(_name_, _r_)              \\$/;"	d
FUNC_START_ARM	arch/v3_0/src/context.S	/^#define FUNC_START_ARM(_name_, _r_) \\$/;"	d
FUNC_START_ARM	arch/v3_0/src/vectors.S	/^#define FUNC_START_ARM(_name_, _r_)              \\$/;"	d
FUNC_START_ARM	arch/v3_0/src/vectors.S	/^#define FUNC_START_ARM(_name_, _r_) \\$/;"	d
FWSR0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	454;"	d
FWSR0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	498;"	d
FWSR0_INIT_VAL	xscale/iop310/v3_0/include/hal_iop310.h	156;"	d
FWSR0_OFF	xscale/iop310/v3_0/include/hal_iop310.h	138;"	d
FWSR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	455;"	d
FWSR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	499;"	d
FWSR1_INIT_VAL	xscale/iop310/v3_0/include/hal_iop310.h	157;"	d
FWSR1_OFF	xscale/iop310/v3_0/include/hal_iop310.h	139;"	d
GAFR0_L_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	465;"	d
GAFR0_L_VAL	xscale/mpc50/v3_0/include/hal_platform_setup.h	353;"	d
GAFR0_L_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	72;"	d
GAFR0_L_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	72;"	d
GAFR0_L_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	78;"	d
GAFR0_U_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	466;"	d
GAFR0_U_VAL	xscale/mpc50/v3_0/include/hal_platform_setup.h	376;"	d
GAFR0_U_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	73;"	d
GAFR0_U_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	73;"	d
GAFR0_U_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	79;"	d
GAFR1_L_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	467;"	d
GAFR1_L_VAL	xscale/mpc50/v3_0/include/hal_platform_setup.h	399;"	d
GAFR1_L_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	74;"	d
GAFR1_L_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	74;"	d
GAFR1_L_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	80;"	d
GAFR1_U_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	468;"	d
GAFR1_U_VAL	xscale/mpc50/v3_0/include/hal_platform_setup.h	423;"	d
GAFR1_U_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	75;"	d
GAFR1_U_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	75;"	d
GAFR1_U_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	81;"	d
GAFR2_L_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	469;"	d
GAFR2_L_VAL	xscale/mpc50/v3_0/include/hal_platform_setup.h	447;"	d
GAFR2_L_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	76;"	d
GAFR2_L_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	76;"	d
GAFR2_L_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	82;"	d
GAFR2_U_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	470;"	d
GAFR2_U_VAL	xscale/mpc50/v3_0/include/hal_platform_setup.h	452;"	d
GAFR2_U_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	77;"	d
GAFR2_U_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	77;"	d
GAFR2_U_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	83;"	d
GDB_Registers	arch/v3_0/include/hal_arch.h	/^} GDB_Registers;$/;"	t	typeref:struct:__anon3
GDB_protocol	gps4020/v3_0/support/download/gps4020_download.c	/^GDB_protocol(void)$/;"	f
GET_CHAR	integrator/v3_0/src/hal_diag.c	99;"	d	file:
GET_REV_CNTR	xscale/iq80310/v3_0/src/diag/ether_test.h	193;"	d
GET_STATUS	integrator/v3_0/src/hal_diag.c	98;"	d	file:
GMTR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	333;"	d
GP4020_UART1	gps4020/v3_0/support/download/tty.c	59;"	d	file:
GP4020_UART2	gps4020/v3_0/support/download/tty.c	60;"	d	file:
GPACON	arm9/smdk2410/v3_0/include/s3c2410x.h	405;"	d
GPADAT	arm9/smdk2410/v3_0/include/s3c2410x.h	406;"	d
GPBCON	arm9/smdk2410/v3_0/include/s3c2410x.h	408;"	d
GPBDAT	arm9/smdk2410/v3_0/include/s3c2410x.h	409;"	d
GPBUP	arm9/smdk2410/v3_0/include/s3c2410x.h	410;"	d
GPCCON	arm9/smdk2410/v3_0/include/s3c2410x.h	412;"	d
GPCDAT	arm9/smdk2410/v3_0/include/s3c2410x.h	413;"	d
GPCLKR_CLK0DC_SHIFT	xscale/ixp425/v3_0/include/hal_ixp425.h	253;"	d
GPCLKR_CLK0TC_SHIFT	xscale/ixp425/v3_0/include/hal_ixp425.h	254;"	d
GPCLKR_CLK0_ENABLE	xscale/ixp425/v3_0/include/hal_ixp425.h	255;"	d
GPCLKR_CLK0_PCLK2	xscale/ixp425/v3_0/include/hal_ixp425.h	260;"	d
GPCLKR_CLK1DC_SHIFT	xscale/ixp425/v3_0/include/hal_ixp425.h	256;"	d
GPCLKR_CLK1TC_SHIFT	xscale/ixp425/v3_0/include/hal_ixp425.h	257;"	d
GPCLKR_CLK1_ENABLE	xscale/ixp425/v3_0/include/hal_ixp425.h	258;"	d
GPCLKR_CLK1_PCLK2	xscale/ixp425/v3_0/include/hal_ixp425.h	263;"	d
GPCR0_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	457;"	d
GPCR0_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	60;"	d
GPCR0_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	60;"	d
GPCR0_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	66;"	d
GPCR1_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	459;"	d
GPCR1_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	61;"	d
GPCR1_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	61;"	d
GPCR1_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	67;"	d
GPCR2_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	461;"	d
GPCR2_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	62;"	d
GPCR2_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	62;"	d
GPCR2_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	68;"	d
GPCUP	arm9/smdk2410/v3_0/include/s3c2410x.h	414;"	d
GPDCON	arm9/smdk2410/v3_0/include/s3c2410x.h	416;"	d
GPDDAT	arm9/smdk2410/v3_0/include/s3c2410x.h	417;"	d
GPDR0_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	462;"	d
GPDR0_VAL	xscale/mpc50/v3_0/include/hal_platform_setup.h	375;"	d
GPDR0_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	68;"	d
GPDR0_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	68;"	d
GPDR0_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	74;"	d
GPDR1_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	463;"	d
GPDR1_VAL	xscale/mpc50/v3_0/include/hal_platform_setup.h	422;"	d
GPDR1_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	69;"	d
GPDR1_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	69;"	d
GPDR1_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	75;"	d
GPDR2_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	464;"	d
GPDR2_VAL	xscale/mpc50/v3_0/include/hal_platform_setup.h	451;"	d
GPDR2_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	70;"	d
GPDR2_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	70;"	d
GPDR2_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	76;"	d
GPDUP	arm9/smdk2410/v3_0/include/s3c2410x.h	418;"	d
GPECON	arm9/smdk2410/v3_0/include/s3c2410x.h	420;"	d
GPEDAT	arm9/smdk2410/v3_0/include/s3c2410x.h	421;"	d
GPEUP	arm9/smdk2410/v3_0/include/s3c2410x.h	422;"	d
GPFCON	arm9/smdk2410/v3_0/include/s3c2410x.h	424;"	d
GPFDAT	arm9/smdk2410/v3_0/include/s3c2410x.h	425;"	d
GPFUP	arm9/smdk2410/v3_0/include/s3c2410x.h	426;"	d
GPGCON	arm9/smdk2410/v3_0/include/s3c2410x.h	428;"	d
GPGDAT	arm9/smdk2410/v3_0/include/s3c2410x.h	429;"	d
GPGUP	arm9/smdk2410/v3_0/include/s3c2410x.h	430;"	d
GPHCON	arm9/smdk2410/v3_0/include/s3c2410x.h	432;"	d
GPHDAT	arm9/smdk2410/v3_0/include/s3c2410x.h	433;"	d
GPHUP	arm9/smdk2410/v3_0/include/s3c2410x.h	434;"	d
GPIO_DSL_INT_N	xscale/ixdp425/v3_0/include/ixdp425.h	101;"	d
GPIO_DSL_IRQ_N	xscale/grg/v3_0/include/grg.h	87;"	d
GPIO_DSP_IRQ_N	xscale/grg/v3_0/include/grg.h	90;"	d
GPIO_EEPROM_SCL	xscale/ixdp425/v3_0/include/ixdp425.h	96;"	d
GPIO_EEPROM_SCL	xscale/prpmc1100/v3_0/include/prpmc1100.h	97;"	d
GPIO_EEPROM_SDA	xscale/ixdp425/v3_0/include/ixdp425.h	95;"	d
GPIO_EEPROM_SDA	xscale/prpmc1100/v3_0/include/prpmc1100.h	98;"	d
GPIO_ENET0_INT_N	xscale/ixdp425/v3_0/include/ixdp425.h	98;"	d
GPIO_ENET1_INT_N	xscale/ixdp425/v3_0/include/ixdp425.h	97;"	d
GPIO_GAFR	sa11x0/brutus/v3_0/include/hal_platform_setup.h	111;"	d
GPIO_GAFR	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	111;"	d
GPIO_GEDR	sa11x0/brutus/v3_0/include/hal_platform_setup.h	112;"	d
GPIO_GEDR	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	112;"	d
GPIO_GFER	sa11x0/brutus/v3_0/include/hal_platform_setup.h	110;"	d
GPIO_GFER	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	110;"	d
GPIO_GPCR	sa11x0/brutus/v3_0/include/hal_platform_setup.h	114;"	d
GPIO_GPCR	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	114;"	d
GPIO_GPDR	sa11x0/brutus/v3_0/include/hal_platform_setup.h	113;"	d
GPIO_GPDR	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	113;"	d
GPIO_GPID	xscale/verde/v3_0/include/hal_verde.h	445;"	d
GPIO_GPOD	xscale/verde/v3_0/include/hal_verde.h	446;"	d
GPIO_GPOE	xscale/verde/v3_0/include/hal_verde.h	444;"	d
GPIO_GRER	sa11x0/brutus/v3_0/include/hal_platform_setup.h	109;"	d
GPIO_GRER	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	109;"	d
GPIO_HSS0_INT_N	xscale/ixdp425/v3_0/include/ixdp425.h	99;"	d
GPIO_HSS1_INT_N	xscale/ixdp425/v3_0/include/ixdp425.h	100;"	d
GPIO_IDE_IRQ_N	xscale/grg/v3_0/include/grg.h	91;"	d
GPIO_IO_RESET_N	xscale/grg/v3_0/include/grg.h	100;"	d
GPIO_PWR_FAIL_IRQ_N	xscale/grg/v3_0/include/grg.h	86;"	d
GPIO_SLIC_A_IRQ_N	xscale/grg/v3_0/include/grg.h	88;"	d
GPIO_SLIC_B_IRQ_N	xscale/grg/v3_0/include/grg.h	89;"	d
GPIO_SPI_CS0_N	xscale/grg/v3_0/include/grg.h	95;"	d
GPIO_SPI_CS1_N	xscale/grg/v3_0/include/grg.h	94;"	d
GPIO_SPI_SCK	xscale/grg/v3_0/include/grg.h	96;"	d
GPIO_SPI_SDI	xscale/grg/v3_0/include/grg.h	97;"	d
GPIO_SPI_SDO	xscale/grg/v3_0/include/grg.h	98;"	d
GPS4020_DOWNLOAD_FILES	gps4020/v3_0/support/download/Makefile	/^GPS4020_DOWNLOAD_FILES = gps4020_start.o gps4020_download.o tty.o$/;"	m
GPS4020_INTC	gps4020/v3_0/include/gps4020.h	56;"	d
GPS4020_TC1	gps4020/v3_0/include/gps4020.h	57;"	d
GPS4020_TC2	gps4020/v3_0/include/gps4020.h	58;"	d
GPS4020_UART1	gps4020/v3_0/include/gps4020.h	59;"	d
GPS4020_UART2	gps4020/v3_0/include/gps4020.h	60;"	d
GPS4020_WATCHDOG	gps4020/v3_0/include/gps4020.h	55;"	d
GPS4020_WATCHDOG_RESET	gps4020/v3_0/include/gps4020.h	70;"	d
GPSR0_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	456;"	d
GPSR0_VAL	xscale/mpc50/v3_0/include/hal_platform_setup.h	377;"	d
GPSR0_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	64;"	d
GPSR0_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	64;"	d
GPSR0_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	70;"	d
GPSR1_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	458;"	d
GPSR1_VAL	xscale/mpc50/v3_0/include/hal_platform_setup.h	424;"	d
GPSR1_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	65;"	d
GPSR1_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	65;"	d
GPSR1_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	71;"	d
GPSR2_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	460;"	d
GPSR2_VAL	xscale/mpc50/v3_0/include/hal_platform_setup.h	453;"	d
GPSR2_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	66;"	d
GPSR2_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	66;"	d
GPSR2_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	72;"	d
GPSR_LED_VAL	xscale/mpc50/v3_0/include/hal_platform_setup.h	425;"	d
GREEN	arm9/aaed2000/v3_0/src/lcd_support.c	253;"	d	file:
GREEN	edb7xxx/v3_0/src/lcd_support.c	136;"	d	file:
GREENLUT	arm9/smdk2410/v3_0/include/s3c2410x.h	213;"	d
GSTATUS0	arm9/smdk2410/v3_0/include/s3c2410x.h	447;"	d
GSTATUS1	arm9/smdk2410/v3_0/include/s3c2410x.h	448;"	d
GSTATUS2	arm9/smdk2410/v3_0/include/s3c2410x.h	449;"	d
GSTATUS3	arm9/smdk2410/v3_0/include/s3c2410x.h	450;"	d
GSTATUS4	arm9/smdk2410/v3_0/include/s3c2410x.h	451;"	d
GTMR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	289;"	d
GTMR_REG	xscale/iop310/v3_0/include/hal_iop310.h	538;"	d
GTSR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	293;"	d
GTSR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	337;"	d
HACK_FLASH_MASK	arm9/innovator/v3_0/include/plf_io.h	68;"	d
HACK_FLASH_PHYS_BASE	arm9/innovator/v3_0/include/plf_io.h	69;"	d
HACK_FLASH_SIZE	arm9/innovator/v3_0/include/plf_io.h	67;"	d
HACK_FLASH_VIRT_BASE	arm9/innovator/v3_0/include/plf_io.h	66;"	d
HACK_SDRAM_MASK	arm9/innovator/v3_0/include/plf_io.h	63;"	d
HACK_SDRAM_PHYS_BASE	arm9/innovator/v3_0/include/plf_io.h	64;"	d
HACK_SDRAM_SIZE	arm9/innovator/v3_0/include/plf_io.h	62;"	d
HACK_SDRAM_VIRT_BASE	arm9/innovator/v3_0/include/plf_io.h	61;"	d
HALT	edb7xxx/v3_0/include/hal_edb7xxx.h	272;"	d
HAL_ARM_ABORT_VECTOR	arch/v3_0/include/hal_arch.h	101;"	d
HAL_ARM_ABORT_VECTOR_ADDR	arch/v3_0/include/hal_arch.h	109;"	d
HAL_ARM_AT91_GPIOX_CFG_DIRECTION	at91/var/v3_0/include/var_io.h	3012;"	d
HAL_ARM_AT91_GPIOX_CFG_INTERRUPT	at91/var/v3_0/include/var_io.h	3042;"	d
HAL_ARM_AT91_GPIOX_CFG_PULLUP	at91/var/v3_0/include/var_io.h	3028;"	d
HAL_ARM_AT91_GPIOX_GET	at91/var/v3_0/include/var_io.h	3074;"	d
HAL_ARM_AT91_GPIOX_RESET	at91/var/v3_0/include/var_io.h	3065;"	d
HAL_ARM_AT91_GPIOX_SET	at91/var/v3_0/include/var_io.h	3056;"	d
HAL_ARM_AT91_GPIO_CFG_DIRECTION	at91/var/v3_0/include/var_io.h	3102;"	d
HAL_ARM_AT91_GPIO_CFG_DIRECTION	at91/var/v3_0/include/var_io.h	3150;"	d
HAL_ARM_AT91_GPIO_CFG_DIRECTION	at91/var/v3_0/include/var_io.h	3204;"	d
HAL_ARM_AT91_GPIO_CFG_INTERRUPT	at91/var/v3_0/include/var_io.h	3114;"	d
HAL_ARM_AT91_GPIO_CFG_INTERRUPT	at91/var/v3_0/include/var_io.h	3164;"	d
HAL_ARM_AT91_GPIO_CFG_INTERRUPT	at91/var/v3_0/include/var_io.h	3220;"	d
HAL_ARM_AT91_GPIO_CFG_PULLUP	at91/var/v3_0/include/var_io.h	3108;"	d
HAL_ARM_AT91_GPIO_CFG_PULLUP	at91/var/v3_0/include/var_io.h	3157;"	d
HAL_ARM_AT91_GPIO_CFG_PULLUP	at91/var/v3_0/include/var_io.h	3212;"	d
HAL_ARM_AT91_GPIO_GET	at91/var/v3_0/include/var_io.h	3132;"	d
HAL_ARM_AT91_GPIO_GET	at91/var/v3_0/include/var_io.h	3185;"	d
HAL_ARM_AT91_GPIO_GET	at91/var/v3_0/include/var_io.h	3244;"	d
HAL_ARM_AT91_GPIO_PUT	at91/var/v3_0/include/var_io.h	3253;"	d
HAL_ARM_AT91_GPIO_RESET	at91/var/v3_0/include/var_io.h	3126;"	d
HAL_ARM_AT91_GPIO_RESET	at91/var/v3_0/include/var_io.h	3178;"	d
HAL_ARM_AT91_GPIO_RESET	at91/var/v3_0/include/var_io.h	3236;"	d
HAL_ARM_AT91_GPIO_SET	at91/var/v3_0/include/var_io.h	3120;"	d
HAL_ARM_AT91_GPIO_SET	at91/var/v3_0/include/var_io.h	3171;"	d
HAL_ARM_AT91_GPIO_SET	at91/var/v3_0/include/var_io.h	3228;"	d
HAL_ARM_AT91_PIOX_CFG	at91/var/v3_0/include/var_io.h	2987;"	d
HAL_ARM_AT91_PIOX_CFG	at91/var/v3_0/include/var_io.h	3002;"	d
HAL_ARM_AT91_PIO_A	at91/var/v3_0/include/var_io.h	2982;"	d
HAL_ARM_AT91_PIO_BIT	at91/var/v3_0/include/var_io.h	2978;"	d
HAL_ARM_AT91_PIO_CFG	at91/var/v3_0/include/var_io.h	3096;"	d
HAL_ARM_AT91_PIO_CFG	at91/var/v3_0/include/var_io.h	3143;"	d
HAL_ARM_AT91_PIO_CFG	at91/var/v3_0/include/var_io.h	3196;"	d
HAL_ARM_AT91_PIO_CTRL	at91/var/v3_0/include/var_io.h	2974;"	d
HAL_ARM_FIQ_VECTOR	arch/v3_0/include/hal_arch.h	104;"	d
HAL_ARM_FIQ_VECTOR_ADDR	arch/v3_0/include/hal_arch.h	112;"	d
HAL_ARM_IRQ_VECTOR	arch/v3_0/include/hal_arch.h	103;"	d
HAL_ARM_IRQ_VECTOR_ADDR	arch/v3_0/include/hal_arch.h	111;"	d
HAL_ARM_PREFETCH_VECTOR	arch/v3_0/include/hal_arch.h	100;"	d
HAL_ARM_PREFETCH_VECTOR_ADDR	arch/v3_0/include/hal_arch.h	108;"	d
HAL_ARM_RESERVED_VECTOR	arch/v3_0/include/hal_arch.h	102;"	d
HAL_ARM_RESERVED_VECTOR_ADDR	arch/v3_0/include/hal_arch.h	110;"	d
HAL_ARM_RESET_VECTOR	arch/v3_0/include/hal_arch.h	97;"	d
HAL_ARM_RESET_VECTOR_ADDR	arch/v3_0/include/hal_arch.h	105;"	d
HAL_ARM_SWI_VECTOR	arch/v3_0/include/hal_arch.h	99;"	d
HAL_ARM_SWI_VECTOR_ADDR	arch/v3_0/include/hal_arch.h	107;"	d
HAL_ARM_UNDEFINED_VECTOR	arch/v3_0/include/hal_arch.h	98;"	d
HAL_ARM_UNDEFINED_VECTOR_ADDR	arch/v3_0/include/hal_arch.h	106;"	d
HAL_BREAKINST	arch/v3_0/include/hal_arch.h	242;"	d
HAL_BREAKINST	arch/v3_0/include/hal_arch.h	254;"	d
HAL_BREAKINST_ADDR	arch/v3_0/include/hal_arch.h	262;"	d
HAL_BREAKINST_ARM	arch/v3_0/include/hal_arch.h	228;"	d
HAL_BREAKINST_ARM_SIZE	arch/v3_0/include/hal_arch.h	229;"	d
HAL_BREAKINST_SIZE	arch/v3_0/include/hal_arch.h	243;"	d
HAL_BREAKINST_SIZE	arch/v3_0/include/hal_arch.h	255;"	d
HAL_BREAKINST_THUMB	arch/v3_0/include/hal_arch.h	230;"	d
HAL_BREAKINST_THUMB_SIZE	arch/v3_0/include/hal_arch.h	231;"	d
HAL_BREAKINST_TYPE	arch/v3_0/include/hal_arch.h	244;"	d
HAL_BREAKINST_TYPE	arch/v3_0/include/hal_arch.h	256;"	d
HAL_BREAKPOINT	arch/v3_0/include/hal_arch.h	235;"	d
HAL_BREAKPOINT	arch/v3_0/include/hal_arch.h	247;"	d
HAL_CACHE_UNIFIED	aeb/v3_0/include/hal_cache.h	66;"	d
HAL_CACHE_UNIFIED	aim711/v3_0/include/hal_cache.h	66;"	d
HAL_CACHE_UNIFIED	cma230/v3_0/include/hal_cache.h	71;"	d
HAL_CACHE_UNIFIED	e7t/v3_0/include/hal_cache.h	67;"	d
HAL_CACHE_UNIFIED	edb7xxx/v3_0/include/hal_cache.h	84;"	d
HAL_CACHE_UNIFIED	snds/v3_0/include/hal_cache.h	66;"	d
HAL_CLOCK_INITIALIZE	arch/v3_0/include/hal_intr.h	399;"	d
HAL_CLOCK_LATENCY	arch/v3_0/include/hal_intr.h	404;"	d
HAL_CLOCK_LATENCY	sa11x0/var/v3_0/include/hal_var_ints.h	124;"	d
HAL_CLOCK_LATENCY	xscale/pxa2x0/v3_0/include/hal_var_ints.h	206;"	d
HAL_CLOCK_READ	arch/v3_0/include/hal_intr.h	401;"	d
HAL_CLOCK_REINITIALIZE	xscale/iop310/v3_0/include/hal_var_ints.h	152;"	d
HAL_CLOCK_REINITIALIZE	xscale/ixp425/v3_0/include/hal_var_ints.h	119;"	d
HAL_CLOCK_REINITIALIZE	xscale/verde/v3_0/include/hal_var_ints.h	121;"	d
HAL_CLOCK_RESET	arch/v3_0/include/hal_intr.h	400;"	d
HAL_DCACHE_DISABLE	aeb/v3_0/include/hal_cache.h	202;"	d
HAL_DCACHE_DISABLE	aim711/v3_0/include/hal_cache.h	187;"	d
HAL_DCACHE_DISABLE	arm9/var/v3_0/include/hal_cache.h	307;"	d
HAL_DCACHE_DISABLE	arm9/var/v3_0/include/hal_cache.h	428;"	d
HAL_DCACHE_DISABLE	at91/var/v3_0/include/hal_cache.h	85;"	d
HAL_DCACHE_DISABLE	cma230/v3_0/include/hal_cache.h	188;"	d
HAL_DCACHE_DISABLE	cma230/v3_0/include/hal_cache.h	255;"	d
HAL_DCACHE_DISABLE	e7t/v3_0/include/hal_cache.h	188;"	d
HAL_DCACHE_DISABLE	ebsa285/v3_0/include/hal_cache.h	107;"	d
HAL_DCACHE_DISABLE	edb7xxx/v3_0/include/hal_cache.h	237;"	d
HAL_DCACHE_DISABLE	gps4020/v3_0/include/hal_cache.h	85;"	d
HAL_DCACHE_DISABLE	integrator/v3_0/include/hal_cache.h	85;"	d
HAL_DCACHE_DISABLE	lpc24xx/var/v3_0/include/hal_cache.h	69;"	d
HAL_DCACHE_DISABLE	lpc2xxx/var/v3_0/include/hal_cache.h	69;"	d
HAL_DCACHE_DISABLE	mac7100/var/v3_0/include/hal_cache.h	85;"	d
HAL_DCACHE_DISABLE	pid/v3_0/include/hal_cache.h	85;"	d
HAL_DCACHE_DISABLE	sa11x0/var/v3_0/include/hal_cache.h	219;"	d
HAL_DCACHE_DISABLE	snds/v3_0/include/hal_cache.h	187;"	d
HAL_DCACHE_DISABLE	xscale/cores/v3_0/include/hal_cache.h	203;"	d
HAL_DCACHE_ENABLE	aeb/v3_0/include/hal_cache.h	199;"	d
HAL_DCACHE_ENABLE	aim711/v3_0/include/hal_cache.h	184;"	d
HAL_DCACHE_ENABLE	arm9/var/v3_0/include/hal_cache.h	292;"	d
HAL_DCACHE_ENABLE	arm9/var/v3_0/include/hal_cache.h	427;"	d
HAL_DCACHE_ENABLE	at91/var/v3_0/include/hal_cache.h	82;"	d
HAL_DCACHE_ENABLE	cma230/v3_0/include/hal_cache.h	185;"	d
HAL_DCACHE_ENABLE	cma230/v3_0/include/hal_cache.h	252;"	d
HAL_DCACHE_ENABLE	e7t/v3_0/include/hal_cache.h	185;"	d
HAL_DCACHE_ENABLE	ebsa285/v3_0/include/hal_cache.h	93;"	d
HAL_DCACHE_ENABLE	edb7xxx/v3_0/include/hal_cache.h	234;"	d
HAL_DCACHE_ENABLE	gps4020/v3_0/include/hal_cache.h	82;"	d
HAL_DCACHE_ENABLE	integrator/v3_0/include/hal_cache.h	82;"	d
HAL_DCACHE_ENABLE	lpc24xx/var/v3_0/include/hal_cache.h	66;"	d
HAL_DCACHE_ENABLE	lpc2xxx/var/v3_0/include/hal_cache.h	66;"	d
HAL_DCACHE_ENABLE	mac7100/var/v3_0/include/hal_cache.h	82;"	d
HAL_DCACHE_ENABLE	pid/v3_0/include/hal_cache.h	82;"	d
HAL_DCACHE_ENABLE	sa11x0/var/v3_0/include/hal_cache.h	204;"	d
HAL_DCACHE_ENABLE	snds/v3_0/include/hal_cache.h	184;"	d
HAL_DCACHE_ENABLE	xscale/cores/v3_0/include/hal_cache.h	184;"	d
HAL_DCACHE_EVICT	xscale/cores/v3_0/include/hal_cache.h	253;"	d
HAL_DCACHE_EVICT	xscale/cores/v3_0/include/hal_cache.h	271;"	d
HAL_DCACHE_FLUSH	cma230/v3_0/include/hal_cache.h	204;"	d
HAL_DCACHE_FLUSH	ebsa285/v3_0/include/hal_cache.h	205;"	d
HAL_DCACHE_FLUSH	edb7xxx/v3_0/include/hal_cache.h	276;"	d
HAL_DCACHE_FLUSH	sa11x0/var/v3_0/include/hal_cache.h	319;"	d
HAL_DCACHE_FLUSH	xscale/cores/v3_0/include/hal_cache.h	341;"	d
HAL_DCACHE_INVALIDATE	ebsa285/v3_0/include/hal_cache.h	212;"	d
HAL_DCACHE_INVALIDATE	sa11x0/var/v3_0/include/hal_cache.h	326;"	d
HAL_DCACHE_INVALIDATE	xscale/cores/v3_0/include/hal_cache.h	348;"	d
HAL_DCACHE_INVALIDATE_ALL	aeb/v3_0/include/hal_cache.h	205;"	d
HAL_DCACHE_INVALIDATE_ALL	aim711/v3_0/include/hal_cache.h	190;"	d
HAL_DCACHE_INVALIDATE_ALL	arm9/var/v3_0/include/hal_cache.h	334;"	d
HAL_DCACHE_INVALIDATE_ALL	arm9/var/v3_0/include/hal_cache.h	430;"	d
HAL_DCACHE_INVALIDATE_ALL	at91/var/v3_0/include/hal_cache.h	88;"	d
HAL_DCACHE_INVALIDATE_ALL	cma230/v3_0/include/hal_cache.h	191;"	d
HAL_DCACHE_INVALIDATE_ALL	cma230/v3_0/include/hal_cache.h	258;"	d
HAL_DCACHE_INVALIDATE_ALL	e7t/v3_0/include/hal_cache.h	191;"	d
HAL_DCACHE_INVALIDATE_ALL	ebsa285/v3_0/include/hal_cache.h	123;"	d
HAL_DCACHE_INVALIDATE_ALL	edb7xxx/v3_0/include/hal_cache.h	240;"	d
HAL_DCACHE_INVALIDATE_ALL	gps4020/v3_0/include/hal_cache.h	88;"	d
HAL_DCACHE_INVALIDATE_ALL	integrator/v3_0/include/hal_cache.h	88;"	d
HAL_DCACHE_INVALIDATE_ALL	lpc24xx/var/v3_0/include/hal_cache.h	72;"	d
HAL_DCACHE_INVALIDATE_ALL	lpc2xxx/var/v3_0/include/hal_cache.h	72;"	d
HAL_DCACHE_INVALIDATE_ALL	mac7100/var/v3_0/include/hal_cache.h	88;"	d
HAL_DCACHE_INVALIDATE_ALL	pid/v3_0/include/hal_cache.h	88;"	d
HAL_DCACHE_INVALIDATE_ALL	sa11x0/var/v3_0/include/hal_cache.h	246;"	d
HAL_DCACHE_INVALIDATE_ALL	snds/v3_0/include/hal_cache.h	190;"	d
HAL_DCACHE_INVALIDATE_ALL	xscale/cores/v3_0/include/hal_cache.h	236;"	d
HAL_DCACHE_IS_ENABLED	aeb/v3_0/include/hal_cache.h	211;"	d
HAL_DCACHE_IS_ENABLED	aim711/v3_0/include/hal_cache.h	196;"	d
HAL_DCACHE_IS_ENABLED	arm9/var/v3_0/include/hal_cache.h	323;"	d
HAL_DCACHE_IS_ENABLED	arm9/var/v3_0/include/hal_cache.h	429;"	d
HAL_DCACHE_IS_ENABLED	at91/var/v3_0/include/hal_cache.h	97;"	d
HAL_DCACHE_IS_ENABLED	cma230/v3_0/include/hal_cache.h	197;"	d
HAL_DCACHE_IS_ENABLED	e7t/v3_0/include/hal_cache.h	197;"	d
HAL_DCACHE_IS_ENABLED	ebsa285/v3_0/include/hal_cache.h	160;"	d
HAL_DCACHE_IS_ENABLED	edb7xxx/v3_0/include/hal_cache.h	246;"	d
HAL_DCACHE_IS_ENABLED	gps4020/v3_0/include/hal_cache.h	97;"	d
HAL_DCACHE_IS_ENABLED	integrator/v3_0/include/hal_cache.h	94;"	d
HAL_DCACHE_IS_ENABLED	lpc24xx/var/v3_0/include/hal_cache.h	81;"	d
HAL_DCACHE_IS_ENABLED	lpc2xxx/var/v3_0/include/hal_cache.h	81;"	d
HAL_DCACHE_IS_ENABLED	mac7100/var/v3_0/include/hal_cache.h	97;"	d
HAL_DCACHE_IS_ENABLED	pid/v3_0/include/hal_cache.h	97;"	d
HAL_DCACHE_IS_ENABLED	sa11x0/var/v3_0/include/hal_cache.h	235;"	d
HAL_DCACHE_IS_ENABLED	snds/v3_0/include/hal_cache.h	196;"	d
HAL_DCACHE_IS_ENABLED	xscale/cores/v3_0/include/hal_cache.h	224;"	d
HAL_DCACHE_LINE_SIZE	aeb/v3_0/include/hal_cache.h	194;"	d
HAL_DCACHE_LINE_SIZE	aim711/v3_0/include/hal_cache.h	179;"	d
HAL_DCACHE_LINE_SIZE	arm9/var/v3_0/include/hal_cache.h	110;"	d
HAL_DCACHE_LINE_SIZE	arm9/var/v3_0/include/hal_cache.h	125;"	d
HAL_DCACHE_LINE_SIZE	arm9/var/v3_0/include/hal_cache.h	140;"	d
HAL_DCACHE_LINE_SIZE	arm9/var/v3_0/include/hal_cache.h	157;"	d
HAL_DCACHE_LINE_SIZE	arm9/var/v3_0/include/hal_cache.h	76;"	d
HAL_DCACHE_LINE_SIZE	arm9/var/v3_0/include/hal_cache.h	93;"	d
HAL_DCACHE_LINE_SIZE	cma230/v3_0/include/hal_cache.h	180;"	d
HAL_DCACHE_LINE_SIZE	e7t/v3_0/include/hal_cache.h	180;"	d
HAL_DCACHE_LINE_SIZE	ebsa285/v3_0/include/hal_cache.h	80;"	d
HAL_DCACHE_LINE_SIZE	edb7xxx/v3_0/include/hal_cache.h	229;"	d
HAL_DCACHE_LINE_SIZE	integrator/v3_0/include/hal_cache.h	67;"	d
HAL_DCACHE_LINE_SIZE	sa11x0/var/v3_0/include/hal_cache.h	90;"	d
HAL_DCACHE_LINE_SIZE	snds/v3_0/include/hal_cache.h	179;"	d
HAL_DCACHE_LINE_SIZE	xscale/cores/v3_0/include/hal_cache.h	70;"	d
HAL_DCACHE_PURGE_ALL	at91/var/v3_0/include/hal_cache.h	94;"	d
HAL_DCACHE_PURGE_ALL	cma230/v3_0/include/hal_cache.h	264;"	d
HAL_DCACHE_PURGE_ALL	gps4020/v3_0/include/hal_cache.h	94;"	d
HAL_DCACHE_PURGE_ALL	integrator/v3_0/include/hal_cache.h	97;"	d
HAL_DCACHE_PURGE_ALL	lpc24xx/var/v3_0/include/hal_cache.h	78;"	d
HAL_DCACHE_PURGE_ALL	lpc2xxx/var/v3_0/include/hal_cache.h	78;"	d
HAL_DCACHE_PURGE_ALL	mac7100/var/v3_0/include/hal_cache.h	94;"	d
HAL_DCACHE_PURGE_ALL	pid/v3_0/include/hal_cache.h	94;"	d
HAL_DCACHE_QUERY_WRITE_MODE	arm9/var/v3_0/include/hal_cache.h	446;"	d
HAL_DCACHE_QUERY_WRITE_MODE	ebsa285/v3_0/include/hal_cache.h	182;"	d
HAL_DCACHE_QUERY_WRITE_MODE	sa11x0/var/v3_0/include/hal_cache.h	292;"	d
HAL_DCACHE_QUERY_WRITE_MODE	xscale/cores/v3_0/include/hal_cache.h	309;"	d
HAL_DCACHE_QUERY_WRITE_MODE	xscale/cores/v3_0/include/hal_cache.h	313;"	d
HAL_DCACHE_SETS	aeb/v3_0/include/hal_cache.h	196;"	d
HAL_DCACHE_SETS	aim711/v3_0/include/hal_cache.h	181;"	d
HAL_DCACHE_SETS	arm9/var/v3_0/include/hal_cache.h	112;"	d
HAL_DCACHE_SETS	arm9/var/v3_0/include/hal_cache.h	127;"	d
HAL_DCACHE_SETS	arm9/var/v3_0/include/hal_cache.h	142;"	d
HAL_DCACHE_SETS	arm9/var/v3_0/include/hal_cache.h	159;"	d
HAL_DCACHE_SETS	arm9/var/v3_0/include/hal_cache.h	78;"	d
HAL_DCACHE_SETS	arm9/var/v3_0/include/hal_cache.h	95;"	d
HAL_DCACHE_SETS	cma230/v3_0/include/hal_cache.h	182;"	d
HAL_DCACHE_SETS	e7t/v3_0/include/hal_cache.h	182;"	d
HAL_DCACHE_SETS	ebsa285/v3_0/include/hal_cache.h	82;"	d
HAL_DCACHE_SETS	edb7xxx/v3_0/include/hal_cache.h	231;"	d
HAL_DCACHE_SETS	integrator/v3_0/include/hal_cache.h	75;"	d
HAL_DCACHE_SETS	sa11x0/var/v3_0/include/hal_cache.h	92;"	d
HAL_DCACHE_SETS	snds/v3_0/include/hal_cache.h	181;"	d
HAL_DCACHE_SETS	xscale/cores/v3_0/include/hal_cache.h	72;"	d
HAL_DCACHE_SIZE	aeb/v3_0/include/hal_cache.h	193;"	d
HAL_DCACHE_SIZE	aim711/v3_0/include/hal_cache.h	178;"	d
HAL_DCACHE_SIZE	arm9/var/v3_0/include/hal_cache.h	109;"	d
HAL_DCACHE_SIZE	arm9/var/v3_0/include/hal_cache.h	124;"	d
HAL_DCACHE_SIZE	arm9/var/v3_0/include/hal_cache.h	139;"	d
HAL_DCACHE_SIZE	arm9/var/v3_0/include/hal_cache.h	156;"	d
HAL_DCACHE_SIZE	arm9/var/v3_0/include/hal_cache.h	75;"	d
HAL_DCACHE_SIZE	arm9/var/v3_0/include/hal_cache.h	92;"	d
HAL_DCACHE_SIZE	cma230/v3_0/include/hal_cache.h	179;"	d
HAL_DCACHE_SIZE	e7t/v3_0/include/hal_cache.h	179;"	d
HAL_DCACHE_SIZE	ebsa285/v3_0/include/hal_cache.h	79;"	d
HAL_DCACHE_SIZE	edb7xxx/v3_0/include/hal_cache.h	228;"	d
HAL_DCACHE_SIZE	integrator/v3_0/include/hal_cache.h	66;"	d
HAL_DCACHE_SIZE	sa11x0/var/v3_0/include/hal_cache.h	89;"	d
HAL_DCACHE_SIZE	snds/v3_0/include/hal_cache.h	178;"	d
HAL_DCACHE_SIZE	xscale/cores/v3_0/include/hal_cache.h	69;"	d
HAL_DCACHE_STORE	cma230/v3_0/include/hal_cache.h	207;"	d
HAL_DCACHE_STORE	ebsa285/v3_0/include/hal_cache.h	230;"	d
HAL_DCACHE_STORE	edb7xxx/v3_0/include/hal_cache.h	282;"	d
HAL_DCACHE_STORE	sa11x0/var/v3_0/include/hal_cache.h	344;"	d
HAL_DCACHE_STORE	xscale/cores/v3_0/include/hal_cache.h	366;"	d
HAL_DCACHE_SYNC	aeb/v3_0/include/hal_cache.h	208;"	d
HAL_DCACHE_SYNC	aim711/v3_0/include/hal_cache.h	193;"	d
HAL_DCACHE_SYNC	arm9/var/v3_0/include/hal_cache.h	347;"	d
HAL_DCACHE_SYNC	arm9/var/v3_0/include/hal_cache.h	364;"	d
HAL_DCACHE_SYNC	arm9/var/v3_0/include/hal_cache.h	391;"	d
HAL_DCACHE_SYNC	arm9/var/v3_0/include/hal_cache.h	409;"	d
HAL_DCACHE_SYNC	arm9/var/v3_0/include/hal_cache.h	431;"	d
HAL_DCACHE_SYNC	at91/var/v3_0/include/hal_cache.h	91;"	d
HAL_DCACHE_SYNC	cma230/v3_0/include/hal_cache.h	194;"	d
HAL_DCACHE_SYNC	cma230/v3_0/include/hal_cache.h	261;"	d
HAL_DCACHE_SYNC	e7t/v3_0/include/hal_cache.h	194;"	d
HAL_DCACHE_SYNC	ebsa285/v3_0/include/hal_cache.h	138;"	d
HAL_DCACHE_SYNC	edb7xxx/v3_0/include/hal_cache.h	243;"	d
HAL_DCACHE_SYNC	gps4020/v3_0/include/hal_cache.h	91;"	d
HAL_DCACHE_SYNC	integrator/v3_0/include/hal_cache.h	91;"	d
HAL_DCACHE_SYNC	lpc24xx/var/v3_0/include/hal_cache.h	75;"	d
HAL_DCACHE_SYNC	lpc2xxx/var/v3_0/include/hal_cache.h	75;"	d
HAL_DCACHE_SYNC	mac7100/var/v3_0/include/hal_cache.h	91;"	d
HAL_DCACHE_SYNC	pid/v3_0/include/hal_cache.h	91;"	d
HAL_DCACHE_SYNC	sa11x0/var/v3_0/include/hal_cache.h	259;"	d
HAL_DCACHE_SYNC	snds/v3_0/include/hal_cache.h	193;"	d
HAL_DCACHE_SYNC	xscale/cores/v3_0/include/hal_cache.h	275;"	d
HAL_DCACHE_WAYS	aeb/v3_0/include/hal_cache.h	195;"	d
HAL_DCACHE_WAYS	aim711/v3_0/include/hal_cache.h	180;"	d
HAL_DCACHE_WAYS	arm9/var/v3_0/include/hal_cache.h	111;"	d
HAL_DCACHE_WAYS	arm9/var/v3_0/include/hal_cache.h	126;"	d
HAL_DCACHE_WAYS	arm9/var/v3_0/include/hal_cache.h	141;"	d
HAL_DCACHE_WAYS	arm9/var/v3_0/include/hal_cache.h	158;"	d
HAL_DCACHE_WAYS	arm9/var/v3_0/include/hal_cache.h	77;"	d
HAL_DCACHE_WAYS	arm9/var/v3_0/include/hal_cache.h	94;"	d
HAL_DCACHE_WAYS	cma230/v3_0/include/hal_cache.h	181;"	d
HAL_DCACHE_WAYS	e7t/v3_0/include/hal_cache.h	181;"	d
HAL_DCACHE_WAYS	ebsa285/v3_0/include/hal_cache.h	81;"	d
HAL_DCACHE_WAYS	edb7xxx/v3_0/include/hal_cache.h	230;"	d
HAL_DCACHE_WAYS	integrator/v3_0/include/hal_cache.h	68;"	d
HAL_DCACHE_WAYS	sa11x0/var/v3_0/include/hal_cache.h	91;"	d
HAL_DCACHE_WAYS	snds/v3_0/include/hal_cache.h	180;"	d
HAL_DCACHE_WAYS	xscale/cores/v3_0/include/hal_cache.h	71;"	d
HAL_DCACHE_WRITEBACK_MODE	arm9/var/v3_0/include/hal_cache.h	443;"	d
HAL_DCACHE_WRITEBACK_MODE	ebsa285/v3_0/include/hal_cache.h	179;"	d
HAL_DCACHE_WRITEBACK_MODE	sa11x0/var/v3_0/include/hal_cache.h	289;"	d
HAL_DCACHE_WRITEBACK_MODE	xscale/cores/v3_0/include/hal_cache.h	305;"	d
HAL_DCACHE_WRITETHRU_MODE	arm9/var/v3_0/include/hal_cache.h	442;"	d
HAL_DCACHE_WRITETHRU_MODE	ebsa285/v3_0/include/hal_cache.h	178;"	d
HAL_DCACHE_WRITETHRU_MODE	sa11x0/var/v3_0/include/hal_cache.h	288;"	d
HAL_DCACHE_WRITETHRU_MODE	xscale/cores/v3_0/include/hal_cache.h	304;"	d
HAL_DEFAULT_ISR	arch/v3_0/include/hal_intr.h	146;"	d
HAL_DELAY_US	aim711/v3_0/include/hal_diag.h	69;"	d
HAL_DELAY_US	arm9/aaed2000/v3_0/include/hal_diag.h	67;"	d
HAL_DELAY_US	arm9/excalibur/v3_0/include/hal_diag.h	72;"	d
HAL_DELAY_US	arm9/innovator/v3_0/include/hal_diag.h	72;"	d
HAL_DELAY_US	arm9/smdk2410/v3_0/include/hal_diag.h	71;"	d
HAL_DELAY_US	at91/var/v3_0/include/hal_diag.h	76;"	d
HAL_DELAY_US	e7t/v3_0/include/hal_diag.h	74;"	d
HAL_DELAY_US	ebsa285/v3_0/include/hal_diag.h	71;"	d
HAL_DELAY_US	edb7xxx/v3_0/include/hal_diag.h	71;"	d
HAL_DELAY_US	gps4020/v3_0/include/hal_diag.h	68;"	d
HAL_DELAY_US	integrator/v3_0/include/hal_platform_ints.h	95;"	d
HAL_DELAY_US	lpc24xx/var/v3_0/include/hal_diag.h	74;"	d
HAL_DELAY_US	lpc2xxx/var/v3_0/include/hal_diag.h	76;"	d
HAL_DELAY_US	mac7100/var/v3_0/include/hal_diag.h	74;"	d
HAL_DELAY_US	pid/v3_0/include/hal_diag.h	96;"	d
HAL_DELAY_US	sa11x0/var/v3_0/include/hal_diag.h	74;"	d
HAL_DELAY_US	snds/v3_0/include/hal_diag.h	69;"	d
HAL_DELAY_US	xscale/iop310/v3_0/include/hal_diag.h	69;"	d
HAL_DELAY_US	xscale/iop310/v3_0/include/hal_var_ints.h	133;"	d
HAL_DELAY_US	xscale/iq80321/v3_0/include/hal_diag.h	74;"	d
HAL_DELAY_US	xscale/ixp425/v3_0/include/hal_diag.h	74;"	d
HAL_DELAY_US	xscale/pxa2x0/v3_0/include/hal_diag.h	62;"	d
HAL_DIAG_INIT	aeb/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_INIT	aeb/v3_0/include/hal_diag.h	79;"	d
HAL_DIAG_INIT	aim711/v3_0/include/hal_diag.h	63;"	d
HAL_DIAG_INIT	aim711/v3_0/include/hal_diag.h	77;"	d
HAL_DIAG_INIT	arm9/aaed2000/v3_0/include/hal_diag.h	60;"	d
HAL_DIAG_INIT	arm9/excalibur/v3_0/include/hal_diag.h	65;"	d
HAL_DIAG_INIT	arm9/innovator/v3_0/include/hal_diag.h	65;"	d
HAL_DIAG_INIT	arm9/smdk2410/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_INIT	at91/var/v3_0/include/hal_diag.h	62;"	d
HAL_DIAG_INIT	cma230/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_INIT	cma230/v3_0/include/hal_diag.h	79;"	d
HAL_DIAG_INIT	e7t/v3_0/include/hal_diag.h	62;"	d
HAL_DIAG_INIT	ebsa285/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_INIT	ebsa285/v3_0/include/hal_diag.h	84;"	d
HAL_DIAG_INIT	edb7xxx/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_INIT	edb7xxx/v3_0/include/hal_diag.h	84;"	d
HAL_DIAG_INIT	gps4020/v3_0/include/hal_diag.h	62;"	d
HAL_DIAG_INIT	integrator/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_INIT	integrator/v3_0/include/hal_diag.h	79;"	d
HAL_DIAG_INIT	lpc24xx/var/v3_0/include/hal_diag.h	61;"	d
HAL_DIAG_INIT	lpc2xxx/var/v3_0/include/hal_diag.h	62;"	d
HAL_DIAG_INIT	mac7100/var/v3_0/include/hal_diag.h	62;"	d
HAL_DIAG_INIT	pid/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_INIT	pid/v3_0/include/hal_diag.h	79;"	d
HAL_DIAG_INIT	sa11x0/var/v3_0/include/hal_diag.h	67;"	d
HAL_DIAG_INIT	sa11x0/var/v3_0/include/hal_diag.h	85;"	d
HAL_DIAG_INIT	snds/v3_0/include/hal_diag.h	63;"	d
HAL_DIAG_INIT	snds/v3_0/include/hal_diag.h	77;"	d
HAL_DIAG_INIT	xscale/iop310/v3_0/include/hal_diag.h	62;"	d
HAL_DIAG_INIT	xscale/iq80321/v3_0/include/hal_diag.h	67;"	d
HAL_DIAG_INIT	xscale/iq80321/v3_0/include/hal_diag.h	85;"	d
HAL_DIAG_INIT	xscale/ixp425/v3_0/include/hal_diag.h	67;"	d
HAL_DIAG_INIT	xscale/ixp425/v3_0/include/hal_diag.h	85;"	d
HAL_DIAG_INIT	xscale/pxa2x0/v3_0/include/hal_diag.h	58;"	d
HAL_DIAG_INIT	xscale/pxa2x0/v3_0/include/hal_diag.h	70;"	d
HAL_DIAG_READ_CHAR	aeb/v3_0/include/hal_diag.h	66;"	d
HAL_DIAG_READ_CHAR	aeb/v3_0/include/hal_diag.h	83;"	d
HAL_DIAG_READ_CHAR	aim711/v3_0/include/hal_diag.h	65;"	d
HAL_DIAG_READ_CHAR	aim711/v3_0/include/hal_diag.h	79;"	d
HAL_DIAG_READ_CHAR	arm9/aaed2000/v3_0/include/hal_diag.h	62;"	d
HAL_DIAG_READ_CHAR	arm9/excalibur/v3_0/include/hal_diag.h	67;"	d
HAL_DIAG_READ_CHAR	arm9/innovator/v3_0/include/hal_diag.h	67;"	d
HAL_DIAG_READ_CHAR	arm9/smdk2410/v3_0/include/hal_diag.h	66;"	d
HAL_DIAG_READ_CHAR	at91/var/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_READ_CHAR	cma230/v3_0/include/hal_diag.h	66;"	d
HAL_DIAG_READ_CHAR	cma230/v3_0/include/hal_diag.h	83;"	d
HAL_DIAG_READ_CHAR	e7t/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_READ_CHAR	ebsa285/v3_0/include/hal_diag.h	66;"	d
HAL_DIAG_READ_CHAR	ebsa285/v3_0/include/hal_diag.h	88;"	d
HAL_DIAG_READ_CHAR	edb7xxx/v3_0/include/hal_diag.h	66;"	d
HAL_DIAG_READ_CHAR	edb7xxx/v3_0/include/hal_diag.h	88;"	d
HAL_DIAG_READ_CHAR	gps4020/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_READ_CHAR	integrator/v3_0/include/hal_diag.h	66;"	d
HAL_DIAG_READ_CHAR	integrator/v3_0/include/hal_diag.h	83;"	d
HAL_DIAG_READ_CHAR	lpc24xx/var/v3_0/include/hal_diag.h	63;"	d
HAL_DIAG_READ_CHAR	lpc2xxx/var/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_READ_CHAR	mac7100/var/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_READ_CHAR	pid/v3_0/include/hal_diag.h	66;"	d
HAL_DIAG_READ_CHAR	pid/v3_0/include/hal_diag.h	83;"	d
HAL_DIAG_READ_CHAR	sa11x0/var/v3_0/include/hal_diag.h	69;"	d
HAL_DIAG_READ_CHAR	sa11x0/var/v3_0/include/hal_diag.h	87;"	d
HAL_DIAG_READ_CHAR	snds/v3_0/include/hal_diag.h	65;"	d
HAL_DIAG_READ_CHAR	snds/v3_0/include/hal_diag.h	79;"	d
HAL_DIAG_READ_CHAR	xscale/iop310/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_READ_CHAR	xscale/iq80321/v3_0/include/hal_diag.h	69;"	d
HAL_DIAG_READ_CHAR	xscale/iq80321/v3_0/include/hal_diag.h	87;"	d
HAL_DIAG_READ_CHAR	xscale/ixp425/v3_0/include/hal_diag.h	69;"	d
HAL_DIAG_READ_CHAR	xscale/ixp425/v3_0/include/hal_diag.h	87;"	d
HAL_DIAG_READ_CHAR	xscale/pxa2x0/v3_0/include/hal_diag.h	60;"	d
HAL_DIAG_READ_CHAR	xscale/pxa2x0/v3_0/include/hal_diag.h	72;"	d
HAL_DIAG_USES_HARDWARE	aeb/v3_0/src/hal_diag.c	388;"	d	file:
HAL_DIAG_USES_HARDWARE	cma230/v3_0/src/hal_diag.c	453;"	d	file:
HAL_DIAG_USES_HARDWARE	ebsa285/v3_0/src/hal_diag.c	332;"	d	file:
HAL_DIAG_USES_HARDWARE	edb7xxx/v3_0/src/hal_diag.c	365;"	d	file:
HAL_DIAG_USES_HARDWARE	edb7xxx/v3_0/src/hal_diag.c	368;"	d	file:
HAL_DIAG_USES_HARDWARE	edb7xxx/v3_0/src/hal_diag.c	370;"	d	file:
HAL_DIAG_USES_HARDWARE	pid/v3_0/src/hal_diag.c	439;"	d	file:
HAL_DIAG_USES_HARDWARE	pid/v3_0/src/hal_diag.c	444;"	d	file:
HAL_DIAG_USES_HARDWARE	sa11x0/var/v3_0/src/hal_diag.c	395;"	d	file:
HAL_DIAG_USES_HARDWARE	sa11x0/var/v3_0/src/hal_diag.c	397;"	d	file:
HAL_DIAG_USES_HARDWARE	sa11x0/var/v3_0/src/hal_diag.c	399;"	d	file:
HAL_DIAG_WRITE_CHAR	aeb/v3_0/include/hal_diag.h	65;"	d
HAL_DIAG_WRITE_CHAR	aeb/v3_0/include/hal_diag.h	81;"	d
HAL_DIAG_WRITE_CHAR	aim711/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_WRITE_CHAR	aim711/v3_0/include/hal_diag.h	78;"	d
HAL_DIAG_WRITE_CHAR	arm9/aaed2000/v3_0/include/hal_diag.h	61;"	d
HAL_DIAG_WRITE_CHAR	arm9/excalibur/v3_0/include/hal_diag.h	66;"	d
HAL_DIAG_WRITE_CHAR	arm9/innovator/v3_0/include/hal_diag.h	66;"	d
HAL_DIAG_WRITE_CHAR	arm9/smdk2410/v3_0/include/hal_diag.h	65;"	d
HAL_DIAG_WRITE_CHAR	at91/var/v3_0/include/hal_diag.h	63;"	d
HAL_DIAG_WRITE_CHAR	cma230/v3_0/include/hal_diag.h	65;"	d
HAL_DIAG_WRITE_CHAR	cma230/v3_0/include/hal_diag.h	81;"	d
HAL_DIAG_WRITE_CHAR	e7t/v3_0/include/hal_diag.h	63;"	d
HAL_DIAG_WRITE_CHAR	ebsa285/v3_0/include/hal_diag.h	65;"	d
HAL_DIAG_WRITE_CHAR	ebsa285/v3_0/include/hal_diag.h	86;"	d
HAL_DIAG_WRITE_CHAR	edb7xxx/v3_0/include/hal_diag.h	65;"	d
HAL_DIAG_WRITE_CHAR	edb7xxx/v3_0/include/hal_diag.h	86;"	d
HAL_DIAG_WRITE_CHAR	gps4020/v3_0/include/hal_diag.h	63;"	d
HAL_DIAG_WRITE_CHAR	integrator/v3_0/include/hal_diag.h	65;"	d
HAL_DIAG_WRITE_CHAR	integrator/v3_0/include/hal_diag.h	81;"	d
HAL_DIAG_WRITE_CHAR	lpc24xx/var/v3_0/include/hal_diag.h	62;"	d
HAL_DIAG_WRITE_CHAR	lpc2xxx/var/v3_0/include/hal_diag.h	63;"	d
HAL_DIAG_WRITE_CHAR	mac7100/var/v3_0/include/hal_diag.h	63;"	d
HAL_DIAG_WRITE_CHAR	pid/v3_0/include/hal_diag.h	65;"	d
HAL_DIAG_WRITE_CHAR	pid/v3_0/include/hal_diag.h	81;"	d
HAL_DIAG_WRITE_CHAR	sa11x0/var/v3_0/include/hal_diag.h	68;"	d
HAL_DIAG_WRITE_CHAR	sa11x0/var/v3_0/include/hal_diag.h	86;"	d
HAL_DIAG_WRITE_CHAR	snds/v3_0/include/hal_diag.h	64;"	d
HAL_DIAG_WRITE_CHAR	snds/v3_0/include/hal_diag.h	78;"	d
HAL_DIAG_WRITE_CHAR	xscale/iop310/v3_0/include/hal_diag.h	63;"	d
HAL_DIAG_WRITE_CHAR	xscale/iq80321/v3_0/include/hal_diag.h	68;"	d
HAL_DIAG_WRITE_CHAR	xscale/iq80321/v3_0/include/hal_diag.h	86;"	d
HAL_DIAG_WRITE_CHAR	xscale/ixp425/v3_0/include/hal_diag.h	68;"	d
HAL_DIAG_WRITE_CHAR	xscale/ixp425/v3_0/include/hal_diag.h	86;"	d
HAL_DIAG_WRITE_CHAR	xscale/pxa2x0/v3_0/include/hal_diag.h	59;"	d
HAL_DIAG_WRITE_CHAR	xscale/pxa2x0/v3_0/include/hal_diag.h	71;"	d
HAL_DISABLE_INTERRUPTS	arch/v3_0/include/hal_intr.h	158;"	d
HAL_DISABLE_INTERRUPTS	arch/v3_0/include/hal_intr.h	286;"	d
HAL_ENABLE_INTERRUPTS	arch/v3_0/include/hal_intr.h	169;"	d
HAL_ENABLE_INTERRUPTS	arch/v3_0/include/hal_intr.h	289;"	d
HAL_EXTENDED_INTERRUPT_ACKNOWLEDGE	sa11x0/ipaq/v3_0/include/hal_platform_ints.h	84;"	d
HAL_EXTENDED_INTERRUPT_ACKNOWLEDGE	xscale/picasso/v3_0/include/hal_plf_ints.h	100;"	d
HAL_EXTENDED_INTERRUPT_ACKNOWLEDGE	xscale/uE250/v3_0/include/hal_plf_ints.h	100;"	d
HAL_EXTENDED_INTERRUPT_CONFIGURE	sa11x0/ipaq/v3_0/include/hal_platform_ints.h	91;"	d
HAL_EXTENDED_INTERRUPT_CONFIGURE	xscale/picasso/v3_0/include/hal_plf_ints.h	105;"	d
HAL_EXTENDED_INTERRUPT_CONFIGURE	xscale/uE250/v3_0/include/hal_plf_ints.h	105;"	d
HAL_EXTENDED_INTERRUPT_MASK	sa11x0/ipaq/v3_0/include/hal_platform_ints.h	70;"	d
HAL_EXTENDED_INTERRUPT_MASK	xscale/picasso/v3_0/include/hal_plf_ints.h	90;"	d
HAL_EXTENDED_INTERRUPT_MASK	xscale/uE250/v3_0/include/hal_plf_ints.h	90;"	d
HAL_EXTENDED_INTERRUPT_SET_LEVEL	sa11x0/ipaq/v3_0/include/hal_platform_ints.h	98;"	d
HAL_EXTENDED_INTERRUPT_SET_LEVEL	xscale/picasso/v3_0/include/hal_plf_ints.h	110;"	d
HAL_EXTENDED_INTERRUPT_SET_LEVEL	xscale/uE250/v3_0/include/hal_plf_ints.h	110;"	d
HAL_EXTENDED_INTERRUPT_UNMASK	sa11x0/ipaq/v3_0/include/hal_platform_ints.h	77;"	d
HAL_EXTENDED_INTERRUPT_UNMASK	xscale/picasso/v3_0/include/hal_plf_ints.h	95;"	d
HAL_EXTENDED_INTERRUPT_UNMASK	xscale/uE250/v3_0/include/hal_plf_ints.h	95;"	d
HAL_EXTENDED_IRQ_HANDLER	sa11x0/ipaq/v3_0/include/hal_platform_ints.h	63;"	d
HAL_EXTENDED_IRQ_HANDLER	xscale/picasso/v3_0/include/hal_plf_ints.h	85;"	d
HAL_EXTENDED_IRQ_HANDLER	xscale/uE250/v3_0/include/hal_plf_ints.h	85;"	d
HAL_FLASH_CACHES_OFF	arm9/var/v3_0/include/hal_cache.h	528;"	d
HAL_FLASH_CACHES_OLD_MACROS	ebsa285/v3_0/include/hal_cache.h	74;"	d
HAL_FLASH_CACHES_OLD_MACROS	edb7xxx/v3_0/include/hal_cache.h	74;"	d
HAL_FLASH_CACHES_OLD_MACROS	sa11x0/var/v3_0/include/hal_cache.h	78;"	d
HAL_FLASH_CACHES_ON	arm9/var/v3_0/include/hal_cache.h	539;"	d
HAL_GET_GDB_COPROCESSOR_REGISTERS	arch/v3_0/include/hal_arch.h	293;"	d
HAL_GET_GDB_REGISTERS	arch/v3_0/include/hal_arch.h	307;"	d
HAL_GET_PROFILE_INFO	arch/v3_0/include/hal_arch.h	344;"	d
HAL_GPIO_OUTPUT_CLEAR	xscale/ixp425/v3_0/include/hal_ixp425.h	275;"	d
HAL_GPIO_OUTPUT_DISABLE	xscale/ixp425/v3_0/include/hal_ixp425.h	269;"	d
HAL_GPIO_OUTPUT_ENABLE	xscale/ixp425/v3_0/include/hal_ixp425.h	266;"	d
HAL_GPIO_OUTPUT_SET	xscale/ixp425/v3_0/include/hal_ixp425.h	272;"	d
HAL_I2C_EXPORTED_DEVICES	lpc24xx/ea2468/v3_0/include/plf_io.h	60;"	d
HAL_ICACHE_DISABLE	aeb/v3_0/include/hal_cache.h	272;"	d
HAL_ICACHE_DISABLE	aim711/v3_0/include/hal_cache.h	257;"	d
HAL_ICACHE_DISABLE	arm9/var/v3_0/include/hal_cache.h	198;"	d
HAL_ICACHE_DISABLE	arm9/var/v3_0/include/hal_cache.h	260;"	d
HAL_ICACHE_DISABLE	at91/var/v3_0/include/hal_cache.h	156;"	d
HAL_ICACHE_DISABLE	cma230/v3_0/include/hal_cache.h	222;"	d
HAL_ICACHE_DISABLE	cma230/v3_0/include/hal_cache.h	320;"	d
HAL_ICACHE_DISABLE	e7t/v3_0/include/hal_cache.h	258;"	d
HAL_ICACHE_DISABLE	ebsa285/v3_0/include/hal_cache.h	283;"	d
HAL_ICACHE_DISABLE	edb7xxx/v3_0/include/hal_cache.h	308;"	d
HAL_ICACHE_DISABLE	gps4020/v3_0/include/hal_cache.h	156;"	d
HAL_ICACHE_DISABLE	integrator/v3_0/include/hal_cache.h	153;"	d
HAL_ICACHE_DISABLE	lpc24xx/var/v3_0/include/hal_cache.h	93;"	d
HAL_ICACHE_DISABLE	lpc2xxx/var/v3_0/include/hal_cache.h	93;"	d
HAL_ICACHE_DISABLE	mac7100/var/v3_0/include/hal_cache.h	156;"	d
HAL_ICACHE_DISABLE	pid/v3_0/include/hal_cache.h	156;"	d
HAL_ICACHE_DISABLE	sa11x0/var/v3_0/include/hal_cache.h	117;"	d
HAL_ICACHE_DISABLE	snds/v3_0/include/hal_cache.h	257;"	d
HAL_ICACHE_DISABLE	xscale/cores/v3_0/include/hal_cache.h	96;"	d
HAL_ICACHE_ENABLE	aeb/v3_0/include/hal_cache.h	269;"	d
HAL_ICACHE_ENABLE	aim711/v3_0/include/hal_cache.h	254;"	d
HAL_ICACHE_ENABLE	arm9/var/v3_0/include/hal_cache.h	182;"	d
HAL_ICACHE_ENABLE	arm9/var/v3_0/include/hal_cache.h	259;"	d
HAL_ICACHE_ENABLE	at91/var/v3_0/include/hal_cache.h	153;"	d
HAL_ICACHE_ENABLE	cma230/v3_0/include/hal_cache.h	219;"	d
HAL_ICACHE_ENABLE	cma230/v3_0/include/hal_cache.h	317;"	d
HAL_ICACHE_ENABLE	e7t/v3_0/include/hal_cache.h	255;"	d
HAL_ICACHE_ENABLE	ebsa285/v3_0/include/hal_cache.h	268;"	d
HAL_ICACHE_ENABLE	edb7xxx/v3_0/include/hal_cache.h	305;"	d
HAL_ICACHE_ENABLE	gps4020/v3_0/include/hal_cache.h	153;"	d
HAL_ICACHE_ENABLE	integrator/v3_0/include/hal_cache.h	150;"	d
HAL_ICACHE_ENABLE	lpc24xx/var/v3_0/include/hal_cache.h	90;"	d
HAL_ICACHE_ENABLE	lpc2xxx/var/v3_0/include/hal_cache.h	90;"	d
HAL_ICACHE_ENABLE	mac7100/var/v3_0/include/hal_cache.h	153;"	d
HAL_ICACHE_ENABLE	pid/v3_0/include/hal_cache.h	153;"	d
HAL_ICACHE_ENABLE	sa11x0/var/v3_0/include/hal_cache.h	101;"	d
HAL_ICACHE_ENABLE	snds/v3_0/include/hal_cache.h	254;"	d
HAL_ICACHE_ENABLE	xscale/cores/v3_0/include/hal_cache.h	83;"	d
HAL_ICACHE_INVALIDATE_ALL	aeb/v3_0/include/hal_cache.h	275;"	d
HAL_ICACHE_INVALIDATE_ALL	aim711/v3_0/include/hal_cache.h	260;"	d
HAL_ICACHE_INVALIDATE_ALL	arm9/var/v3_0/include/hal_cache.h	230;"	d
HAL_ICACHE_INVALIDATE_ALL	arm9/var/v3_0/include/hal_cache.h	262;"	d
HAL_ICACHE_INVALIDATE_ALL	at91/var/v3_0/include/hal_cache.h	159;"	d
HAL_ICACHE_INVALIDATE_ALL	cma230/v3_0/include/hal_cache.h	225;"	d
HAL_ICACHE_INVALIDATE_ALL	cma230/v3_0/include/hal_cache.h	323;"	d
HAL_ICACHE_INVALIDATE_ALL	e7t/v3_0/include/hal_cache.h	261;"	d
HAL_ICACHE_INVALIDATE_ALL	ebsa285/v3_0/include/hal_cache.h	305;"	d
HAL_ICACHE_INVALIDATE_ALL	edb7xxx/v3_0/include/hal_cache.h	314;"	d
HAL_ICACHE_INVALIDATE_ALL	gps4020/v3_0/include/hal_cache.h	159;"	d
HAL_ICACHE_INVALIDATE_ALL	integrator/v3_0/include/hal_cache.h	156;"	d
HAL_ICACHE_INVALIDATE_ALL	lpc24xx/var/v3_0/include/hal_cache.h	96;"	d
HAL_ICACHE_INVALIDATE_ALL	lpc2xxx/var/v3_0/include/hal_cache.h	96;"	d
HAL_ICACHE_INVALIDATE_ALL	mac7100/var/v3_0/include/hal_cache.h	159;"	d
HAL_ICACHE_INVALIDATE_ALL	pid/v3_0/include/hal_cache.h	159;"	d
HAL_ICACHE_INVALIDATE_ALL	sa11x0/var/v3_0/include/hal_cache.h	149;"	d
HAL_ICACHE_INVALIDATE_ALL	snds/v3_0/include/hal_cache.h	260;"	d
HAL_ICACHE_INVALIDATE_ALL	xscale/cores/v3_0/include/hal_cache.h	127;"	d
HAL_ICACHE_IS_ENABLED	aeb/v3_0/include/hal_cache.h	282;"	d
HAL_ICACHE_IS_ENABLED	aim711/v3_0/include/hal_cache.h	267;"	d
HAL_ICACHE_IS_ENABLED	arm9/var/v3_0/include/hal_cache.h	219;"	d
HAL_ICACHE_IS_ENABLED	arm9/var/v3_0/include/hal_cache.h	261;"	d
HAL_ICACHE_IS_ENABLED	at91/var/v3_0/include/hal_cache.h	165;"	d
HAL_ICACHE_IS_ENABLED	e7t/v3_0/include/hal_cache.h	268;"	d
HAL_ICACHE_IS_ENABLED	ebsa285/v3_0/include/hal_cache.h	334;"	d
HAL_ICACHE_IS_ENABLED	edb7xxx/v3_0/include/hal_cache.h	311;"	d
HAL_ICACHE_IS_ENABLED	gps4020/v3_0/include/hal_cache.h	165;"	d
HAL_ICACHE_IS_ENABLED	lpc24xx/var/v3_0/include/hal_cache.h	102;"	d
HAL_ICACHE_IS_ENABLED	lpc2xxx/var/v3_0/include/hal_cache.h	102;"	d
HAL_ICACHE_IS_ENABLED	mac7100/var/v3_0/include/hal_cache.h	165;"	d
HAL_ICACHE_IS_ENABLED	pid/v3_0/include/hal_cache.h	165;"	d
HAL_ICACHE_IS_ENABLED	sa11x0/var/v3_0/include/hal_cache.h	138;"	d
HAL_ICACHE_IS_ENABLED	snds/v3_0/include/hal_cache.h	267;"	d
HAL_ICACHE_IS_ENABLED	xscale/cores/v3_0/include/hal_cache.h	116;"	d
HAL_ICACHE_LINE_SIZE	aeb/v3_0/include/hal_cache.h	264;"	d
HAL_ICACHE_LINE_SIZE	aim711/v3_0/include/hal_cache.h	249;"	d
HAL_ICACHE_LINE_SIZE	arm9/var/v3_0/include/hal_cache.h	105;"	d
HAL_ICACHE_LINE_SIZE	arm9/var/v3_0/include/hal_cache.h	120;"	d
HAL_ICACHE_LINE_SIZE	arm9/var/v3_0/include/hal_cache.h	135;"	d
HAL_ICACHE_LINE_SIZE	arm9/var/v3_0/include/hal_cache.h	152;"	d
HAL_ICACHE_LINE_SIZE	arm9/var/v3_0/include/hal_cache.h	71;"	d
HAL_ICACHE_LINE_SIZE	arm9/var/v3_0/include/hal_cache.h	88;"	d
HAL_ICACHE_LINE_SIZE	cma230/v3_0/include/hal_cache.h	214;"	d
HAL_ICACHE_LINE_SIZE	e7t/v3_0/include/hal_cache.h	250;"	d
HAL_ICACHE_LINE_SIZE	ebsa285/v3_0/include/hal_cache.h	85;"	d
HAL_ICACHE_LINE_SIZE	edb7xxx/v3_0/include/hal_cache.h	300;"	d
HAL_ICACHE_LINE_SIZE	integrator/v3_0/include/hal_cache.h	72;"	d
HAL_ICACHE_LINE_SIZE	sa11x0/var/v3_0/include/hal_cache.h	85;"	d
HAL_ICACHE_LINE_SIZE	snds/v3_0/include/hal_cache.h	249;"	d
HAL_ICACHE_LINE_SIZE	xscale/cores/v3_0/include/hal_cache.h	75;"	d
HAL_ICACHE_SETS	aeb/v3_0/include/hal_cache.h	266;"	d
HAL_ICACHE_SETS	aim711/v3_0/include/hal_cache.h	251;"	d
HAL_ICACHE_SETS	arm9/var/v3_0/include/hal_cache.h	107;"	d
HAL_ICACHE_SETS	arm9/var/v3_0/include/hal_cache.h	122;"	d
HAL_ICACHE_SETS	arm9/var/v3_0/include/hal_cache.h	137;"	d
HAL_ICACHE_SETS	arm9/var/v3_0/include/hal_cache.h	154;"	d
HAL_ICACHE_SETS	arm9/var/v3_0/include/hal_cache.h	73;"	d
HAL_ICACHE_SETS	arm9/var/v3_0/include/hal_cache.h	90;"	d
HAL_ICACHE_SETS	cma230/v3_0/include/hal_cache.h	216;"	d
HAL_ICACHE_SETS	e7t/v3_0/include/hal_cache.h	252;"	d
HAL_ICACHE_SETS	ebsa285/v3_0/include/hal_cache.h	87;"	d
HAL_ICACHE_SETS	edb7xxx/v3_0/include/hal_cache.h	302;"	d
HAL_ICACHE_SETS	integrator/v3_0/include/hal_cache.h	76;"	d
HAL_ICACHE_SETS	sa11x0/var/v3_0/include/hal_cache.h	87;"	d
HAL_ICACHE_SETS	snds/v3_0/include/hal_cache.h	251;"	d
HAL_ICACHE_SETS	xscale/cores/v3_0/include/hal_cache.h	77;"	d
HAL_ICACHE_SIZE	aeb/v3_0/include/hal_cache.h	263;"	d
HAL_ICACHE_SIZE	aim711/v3_0/include/hal_cache.h	248;"	d
HAL_ICACHE_SIZE	arm9/var/v3_0/include/hal_cache.h	104;"	d
HAL_ICACHE_SIZE	arm9/var/v3_0/include/hal_cache.h	119;"	d
HAL_ICACHE_SIZE	arm9/var/v3_0/include/hal_cache.h	134;"	d
HAL_ICACHE_SIZE	arm9/var/v3_0/include/hal_cache.h	151;"	d
HAL_ICACHE_SIZE	arm9/var/v3_0/include/hal_cache.h	70;"	d
HAL_ICACHE_SIZE	arm9/var/v3_0/include/hal_cache.h	87;"	d
HAL_ICACHE_SIZE	cma230/v3_0/include/hal_cache.h	213;"	d
HAL_ICACHE_SIZE	e7t/v3_0/include/hal_cache.h	249;"	d
HAL_ICACHE_SIZE	ebsa285/v3_0/include/hal_cache.h	84;"	d
HAL_ICACHE_SIZE	edb7xxx/v3_0/include/hal_cache.h	299;"	d
HAL_ICACHE_SIZE	integrator/v3_0/include/hal_cache.h	71;"	d
HAL_ICACHE_SIZE	sa11x0/var/v3_0/include/hal_cache.h	84;"	d
HAL_ICACHE_SIZE	snds/v3_0/include/hal_cache.h	248;"	d
HAL_ICACHE_SIZE	xscale/cores/v3_0/include/hal_cache.h	74;"	d
HAL_ICACHE_SYNC	aeb/v3_0/include/hal_cache.h	279;"	d
HAL_ICACHE_SYNC	aim711/v3_0/include/hal_cache.h	264;"	d
HAL_ICACHE_SYNC	arm9/var/v3_0/include/hal_cache.h	251;"	d
HAL_ICACHE_SYNC	arm9/var/v3_0/include/hal_cache.h	263;"	d
HAL_ICACHE_SYNC	at91/var/v3_0/include/hal_cache.h	162;"	d
HAL_ICACHE_SYNC	cma230/v3_0/include/hal_cache.h	228;"	d
HAL_ICACHE_SYNC	cma230/v3_0/include/hal_cache.h	326;"	d
HAL_ICACHE_SYNC	e7t/v3_0/include/hal_cache.h	265;"	d
HAL_ICACHE_SYNC	ebsa285/v3_0/include/hal_cache.h	327;"	d
HAL_ICACHE_SYNC	edb7xxx/v3_0/include/hal_cache.h	317;"	d
HAL_ICACHE_SYNC	gps4020/v3_0/include/hal_cache.h	162;"	d
HAL_ICACHE_SYNC	integrator/v3_0/include/hal_cache.h	159;"	d
HAL_ICACHE_SYNC	lpc24xx/var/v3_0/include/hal_cache.h	99;"	d
HAL_ICACHE_SYNC	lpc2xxx/var/v3_0/include/hal_cache.h	99;"	d
HAL_ICACHE_SYNC	mac7100/var/v3_0/include/hal_cache.h	162;"	d
HAL_ICACHE_SYNC	pid/v3_0/include/hal_cache.h	162;"	d
HAL_ICACHE_SYNC	sa11x0/var/v3_0/include/hal_cache.h	170;"	d
HAL_ICACHE_SYNC	snds/v3_0/include/hal_cache.h	264;"	d
HAL_ICACHE_SYNC	xscale/cores/v3_0/include/hal_cache.h	150;"	d
HAL_ICACHE_WAYS	aeb/v3_0/include/hal_cache.h	265;"	d
HAL_ICACHE_WAYS	aim711/v3_0/include/hal_cache.h	250;"	d
HAL_ICACHE_WAYS	arm9/var/v3_0/include/hal_cache.h	106;"	d
HAL_ICACHE_WAYS	arm9/var/v3_0/include/hal_cache.h	121;"	d
HAL_ICACHE_WAYS	arm9/var/v3_0/include/hal_cache.h	136;"	d
HAL_ICACHE_WAYS	arm9/var/v3_0/include/hal_cache.h	153;"	d
HAL_ICACHE_WAYS	arm9/var/v3_0/include/hal_cache.h	72;"	d
HAL_ICACHE_WAYS	arm9/var/v3_0/include/hal_cache.h	89;"	d
HAL_ICACHE_WAYS	cma230/v3_0/include/hal_cache.h	215;"	d
HAL_ICACHE_WAYS	e7t/v3_0/include/hal_cache.h	251;"	d
HAL_ICACHE_WAYS	ebsa285/v3_0/include/hal_cache.h	86;"	d
HAL_ICACHE_WAYS	edb7xxx/v3_0/include/hal_cache.h	301;"	d
HAL_ICACHE_WAYS	integrator/v3_0/include/hal_cache.h	73;"	d
HAL_ICACHE_WAYS	sa11x0/var/v3_0/include/hal_cache.h	86;"	d
HAL_ICACHE_WAYS	snds/v3_0/include/hal_cache.h	250;"	d
HAL_ICACHE_WAYS	xscale/cores/v3_0/include/hal_cache.h	76;"	d
HAL_IDE_INIT	xscale/picasso/v3_0/include/plf_io.h	207;"	d
HAL_IDE_INIT	xscale/uE250/v3_0/include/plf_io.h	207;"	d
HAL_IDE_NUM_CONTROLLERS	xscale/picasso/v3_0/include/plf_io.h	189;"	d
HAL_IDE_NUM_CONTROLLERS	xscale/uE250/v3_0/include/plf_io.h	189;"	d
HAL_IDE_READ_UINT16	xscale/picasso/v3_0/include/plf_io.h	194;"	d
HAL_IDE_READ_UINT16	xscale/uE250/v3_0/include/plf_io.h	194;"	d
HAL_IDE_READ_UINT8	xscale/picasso/v3_0/include/plf_io.h	191;"	d
HAL_IDE_READ_UINT8	xscale/uE250/v3_0/include/plf_io.h	191;"	d
HAL_IDE_WRITE_CONTROL	xscale/picasso/v3_0/include/plf_io.h	204;"	d
HAL_IDE_WRITE_CONTROL	xscale/uE250/v3_0/include/plf_io.h	204;"	d
HAL_IDE_WRITE_UINT16	xscale/picasso/v3_0/include/plf_io.h	200;"	d
HAL_IDE_WRITE_UINT16	xscale/uE250/v3_0/include/plf_io.h	200;"	d
HAL_IDE_WRITE_UINT8	xscale/picasso/v3_0/include/plf_io.h	197;"	d
HAL_IDE_WRITE_UINT8	xscale/uE250/v3_0/include/plf_io.h	197;"	d
HAL_IDLE_THREAD_ACTION	arch/v3_0/include/hal_arch.h	373;"	d
HAL_IDLE_THREAD_ACTION	at91/var/v3_0/include/var_arch.h	70;"	d
HAL_IDLE_THREAD_ACTION	at91/var/v3_0/include/var_arch.h	79;"	d
HAL_IDLE_THREAD_ACTION	lpc24xx/var/v3_0/include/var_arch.h	68;"	d
HAL_IDLE_THREAD_ACTION	lpc2xxx/var/v3_0/include/var_arch.h	67;"	d
HAL_INTERRUPT_ACKNOWLEDGE	arch/v3_0/include/hal_intr.h	385;"	d
HAL_INTERRUPT_ATTACH	arch/v3_0/include/hal_intr.h	341;"	d
HAL_INTERRUPT_CONFIGURE	arch/v3_0/include/hal_intr.h	387;"	d
HAL_INTERRUPT_DETACH	arch/v3_0/include/hal_intr.h	351;"	d
HAL_INTERRUPT_IN_USE	arch/v3_0/include/hal_intr.h	330;"	d
HAL_INTERRUPT_MASK	arch/v3_0/include/hal_intr.h	381;"	d
HAL_INTERRUPT_SET_LEVEL	arch/v3_0/include/hal_intr.h	389;"	d
HAL_INTERRUPT_STACK_BASE	arch/v3_0/include/hal_intr.h	311;"	d
HAL_INTERRUPT_STACK_CALL_PENDING_DSRS	arch/v3_0/include/hal_intr.h	306;"	d
HAL_INTERRUPT_STACK_TOP	arch/v3_0/include/hal_intr.h	312;"	d
HAL_INTERRUPT_UNMASK	arch/v3_0/include/hal_intr.h	383;"	d
HAL_INTR_TEST_PRIO_A	lpc24xx/var/v3_0/include/hal_var_ints.h	105;"	d
HAL_INTR_TEST_PRIO_A	lpc2xxx/var/v3_0/include/hal_var_ints.h	100;"	d
HAL_INTR_TEST_PRIO_B	lpc24xx/var/v3_0/include/hal_var_ints.h	106;"	d
HAL_INTR_TEST_PRIO_B	lpc2xxx/var/v3_0/include/hal_var_ints.h	101;"	d
HAL_INTR_TEST_PRIO_C	lpc24xx/var/v3_0/include/hal_var_ints.h	107;"	d
HAL_INTR_TEST_PRIO_C	lpc2xxx/var/v3_0/include/hal_var_ints.h	102;"	d
HAL_IO_BARRIER	arch/v3_0/include/hal_io.h	300;"	d
HAL_IO_MACROS_DEFINED	arch/v3_0/include/hal_io.h	294;"	d
HAL_IO_MACROS_DEFINED	xscale/ixp425/v3_0/include/var_io.h	229;"	d
HAL_IO_MACROS_NO_ADDRESS_MUNGING	aim711/v3_0/include/plf_io.h	57;"	d
HAL_IO_MACROS_NO_ADDRESS_MUNGING	e7t/v3_0/include/plf_io.h	57;"	d
HAL_IO_MACROS_NO_ADDRESS_MUNGING	mac7100/var/v3_0/include/var_io.h	58;"	d
HAL_IO_MACROS_NO_ADDRESS_MUNGING	snds/v3_0/include/plf_io.h	57;"	d
HAL_IO_REGISTER	arch/v3_0/include/hal_io.h	/^typedef volatile CYG_ADDRWORD HAL_IO_REGISTER;$/;"	t
HAL_LPC2XXX_I2C_SINGLETON_BASE	lpc24xx/ea2468/v3_0/include/plf_io.h	89;"	d
HAL_LPC2XXX_I2C_SINGLETON_BUS_FREQ	lpc24xx/ea2468/v3_0/include/plf_io.h	93;"	d
HAL_LPC2XXX_I2C_SINGLETON_CLK	lpc24xx/ea2468/v3_0/include/plf_io.h	91;"	d
HAL_LPC2XXX_I2C_SINGLETON_ISRPRI	lpc24xx/ea2468/v3_0/include/plf_io.h	92;"	d
HAL_LPC2XXX_I2C_SINGLETON_ISRVEC	lpc24xx/ea2468/v3_0/include/plf_io.h	90;"	d
HAL_LPC2XXX_IAP_COMMAND_BLANK_CHECK_SECTORS	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	94;"	d
HAL_LPC2XXX_IAP_COMMAND_COMPARE	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	97;"	d
HAL_LPC2XXX_IAP_COMMAND_COPY_RAM_TO_FLASH	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	92;"	d
HAL_LPC2XXX_IAP_COMMAND_ERASE_SECTORS	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	93;"	d
HAL_LPC2XXX_IAP_COMMAND_PREPARE_SECTORS	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	91;"	d
HAL_LPC2XXX_IAP_COMMAND_READ_BOOT_CODE_VERSION	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	96;"	d
HAL_LPC2XXX_IAP_COMMAND_READ_PART_ID	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	95;"	d
HAL_LPC2XXX_IAP_ENTRY_ARM	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	63;"	d
HAL_LPC2XXX_IAP_ENTRY_DEFAULT	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	66;"	d
HAL_LPC2XXX_IAP_ENTRY_THUMB	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	62;"	d
HAL_LPC2XXX_IAP_RETURN_ADDR_ERROR	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	83;"	d
HAL_LPC2XXX_IAP_RETURN_ADDR_NOT_MAPPED	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	84;"	d
HAL_LPC2XXX_IAP_RETURN_BUSY	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	81;"	d
HAL_LPC2XXX_IAP_RETURN_CMD_LOCKED	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	85;"	d
HAL_LPC2XXX_IAP_RETURN_CMD_SUCCESS	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	70;"	d
HAL_LPC2XXX_IAP_RETURN_COMPARE_ERROR	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	80;"	d
HAL_LPC2XXX_IAP_RETURN_COUNT_ERROR	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	76;"	d
HAL_LPC2XXX_IAP_RETURN_DST_ADDR_ERROR	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	73;"	d
HAL_LPC2XXX_IAP_RETURN_DST_ADDR_NOT_MAPPED	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	75;"	d
HAL_LPC2XXX_IAP_RETURN_INVALID_BAUD_RATE	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	87;"	d
HAL_LPC2XXX_IAP_RETURN_INVALID_CODE	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	86;"	d
HAL_LPC2XXX_IAP_RETURN_INVALID_COMMAND	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	71;"	d
HAL_LPC2XXX_IAP_RETURN_INVALID_SECTOR	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	77;"	d
HAL_LPC2XXX_IAP_RETURN_INVALID_STOP_BIT	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	88;"	d
HAL_LPC2XXX_IAP_RETURN_PARAM_ERROR	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	82;"	d
HAL_LPC2XXX_IAP_RETURN_SECTOR_NOT_BLANK	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	78;"	d
HAL_LPC2XXX_IAP_RETURN_SECTOR_NOT_PREPARED	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	79;"	d
HAL_LPC2XXX_IAP_RETURN_SRC_ADDR_ERROR	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	72;"	d
HAL_LPC2XXX_IAP_RETURN_SRC_ADDR_NOT_MAPPED	lpc2xxx/var/v3_0/include/lpc2xxx_iap.h	74;"	d
HAL_LPC2XXX_INIT_CAN	lpc24xx/ea2468/v3_0/include/plf_io.h	79;"	d
HAL_LPC2XXX_INIT_CAN	lpc2xxx/var/v3_0/include/lpc2xxx_misc.h	67;"	d
HAL_LSBIT_INDEX	arch/v3_0/include/hal_arch.h	164;"	d
HAL_MAC7100_GET_LEDS	mac7100/mac7100evb/v3_0/include/mac7100evb_misc.h	63;"	d
HAL_MAC7100_GET_LEDS	mac7100/mace1/v3_0/include/mace1_misc.h	63;"	d
HAL_MAC7100_LED_OFF	mac7100/mac7100evb/v3_0/include/mac7100evb_misc.h	62;"	d
HAL_MAC7100_LED_OFF	mac7100/mace1/v3_0/include/mace1_misc.h	62;"	d
HAL_MAC7100_LED_ON	mac7100/mac7100evb/v3_0/include/mac7100evb_misc.h	61;"	d
HAL_MAC7100_LED_ON	mac7100/mace1/v3_0/include/mace1_misc.h	61;"	d
HAL_MAC7100_SET_LEDS	mac7100/mac7100evb/v3_0/include/mac7100evb_misc.h	60;"	d
HAL_MAC7100_SET_LEDS	mac7100/mace1/v3_0/include/mace1_misc.h	60;"	d
HAL_MEM_REAL_REGION_TOP	arch/v3_0/include/hal_intr.h	135;"	d
HAL_MM_PAGESIZE	sa11x0/assabet/v3_0/include/plf_mmap.h	74;"	d
HAL_MM_PAGESIZE	sa11x0/brutus/v3_0/include/plf_mmap.h	74;"	d
HAL_MM_PAGESIZE	sa11x0/cerf/v3_0/include/plf_mmap.h	74;"	d
HAL_MM_PAGESIZE	sa11x0/cerfpda/v3_0/include/plf_mmap.h	74;"	d
HAL_MM_PAGESIZE	sa11x0/flexanet/v3_0/include/plf_mmap.h	79;"	d
HAL_MM_PAGESIZE	sa11x0/ipaq/v3_0/include/plf_mmap.h	74;"	d
HAL_MM_PAGESIZE	sa11x0/nano/v3_0/include/plf_mmap.h	74;"	d
HAL_MM_PAGESIZE	sa11x0/sa1100mm/v3_0/include/plf_mmap.h	74;"	d
HAL_MM_PAGESIZE	xscale/picasso/v3_0/include/plf_mmap.h	68;"	d
HAL_MM_PAGESIZE	xscale/uE250/v3_0/include/plf_mmap.h	68;"	d
HAL_MSBIT_INDEX	arch/v3_0/include/hal_arch.h	165;"	d
HAL_NUM_THREAD_CONTEXT_REGS	arch/v3_0/include/hal_arch.h	126;"	d
HAL_PCI_ALLOC_BASE_IO	ebsa285/v3_0/include/plf_io.h	204;"	d
HAL_PCI_ALLOC_BASE_IO	integrator/v3_0/include/plf_io.h	200;"	d
HAL_PCI_ALLOC_BASE_IO	sa11x0/nano/v3_0/include/nano.h	231;"	d
HAL_PCI_ALLOC_BASE_IO	xscale/iop310/v3_0/include/var_io.h	141;"	d
HAL_PCI_ALLOC_BASE_IO	xscale/iq80321/v3_0/include/plf_io.h	88;"	d
HAL_PCI_ALLOC_BASE_IO	xscale/ixp425/v3_0/include/var_io.h	156;"	d
HAL_PCI_ALLOC_BASE_IO	xscale/picasso/v3_0/include/plf_io.h	116;"	d
HAL_PCI_ALLOC_BASE_IO	xscale/uE250/v3_0/include/plf_io.h	116;"	d
HAL_PCI_ALLOC_BASE_MEMORY	ebsa285/v3_0/include/plf_io.h	203;"	d
HAL_PCI_ALLOC_BASE_MEMORY	integrator/v3_0/include/plf_io.h	199;"	d
HAL_PCI_ALLOC_BASE_MEMORY	sa11x0/nano/v3_0/include/nano.h	230;"	d
HAL_PCI_ALLOC_BASE_MEMORY	xscale/iop310/v3_0/include/var_io.h	140;"	d
HAL_PCI_ALLOC_BASE_MEMORY	xscale/iq80321/v3_0/include/plf_io.h	87;"	d
HAL_PCI_ALLOC_BASE_MEMORY	xscale/ixp425/v3_0/include/var_io.h	155;"	d
HAL_PCI_ALLOC_BASE_MEMORY	xscale/picasso/v3_0/include/plf_io.h	114;"	d
HAL_PCI_ALLOC_BASE_MEMORY	xscale/uE250/v3_0/include/plf_io.h	114;"	d
HAL_PCI_CFG_READ_UINT16	ebsa285/v3_0/include/plf_io.h	182;"	d
HAL_PCI_CFG_READ_UINT16	integrator/v3_0/include/plf_io.h	156;"	d
HAL_PCI_CFG_READ_UINT16	sa11x0/nano/v3_0/include/nano.h	215;"	d
HAL_PCI_CFG_READ_UINT16	xscale/iop310/v3_0/include/var_io.h	118;"	d
HAL_PCI_CFG_READ_UINT16	xscale/ixp425/v3_0/include/var_io.h	108;"	d
HAL_PCI_CFG_READ_UINT16	xscale/ixp425/v3_0/include/var_io.h	127;"	d
HAL_PCI_CFG_READ_UINT16	xscale/picasso/v3_0/include/plf_io.h	151;"	d
HAL_PCI_CFG_READ_UINT16	xscale/uE250/v3_0/include/plf_io.h	151;"	d
HAL_PCI_CFG_READ_UINT16	xscale/verde/v3_0/include/var_io.h	87;"	d
HAL_PCI_CFG_READ_UINT32	ebsa285/v3_0/include/plf_io.h	185;"	d
HAL_PCI_CFG_READ_UINT32	integrator/v3_0/include/plf_io.h	163;"	d
HAL_PCI_CFG_READ_UINT32	sa11x0/nano/v3_0/include/nano.h	217;"	d
HAL_PCI_CFG_READ_UINT32	xscale/iop310/v3_0/include/var_io.h	121;"	d
HAL_PCI_CFG_READ_UINT32	xscale/ixp425/v3_0/include/var_io.h	111;"	d
HAL_PCI_CFG_READ_UINT32	xscale/ixp425/v3_0/include/var_io.h	128;"	d
HAL_PCI_CFG_READ_UINT32	xscale/picasso/v3_0/include/plf_io.h	154;"	d
HAL_PCI_CFG_READ_UINT32	xscale/uE250/v3_0/include/plf_io.h	154;"	d
HAL_PCI_CFG_READ_UINT32	xscale/verde/v3_0/include/var_io.h	90;"	d
HAL_PCI_CFG_READ_UINT8	ebsa285/v3_0/include/plf_io.h	179;"	d
HAL_PCI_CFG_READ_UINT8	integrator/v3_0/include/plf_io.h	149;"	d
HAL_PCI_CFG_READ_UINT8	sa11x0/nano/v3_0/include/nano.h	213;"	d
HAL_PCI_CFG_READ_UINT8	xscale/iop310/v3_0/include/var_io.h	115;"	d
HAL_PCI_CFG_READ_UINT8	xscale/ixp425/v3_0/include/var_io.h	105;"	d
HAL_PCI_CFG_READ_UINT8	xscale/ixp425/v3_0/include/var_io.h	126;"	d
HAL_PCI_CFG_READ_UINT8	xscale/picasso/v3_0/include/plf_io.h	148;"	d
HAL_PCI_CFG_READ_UINT8	xscale/uE250/v3_0/include/plf_io.h	148;"	d
HAL_PCI_CFG_READ_UINT8	xscale/verde/v3_0/include/var_io.h	84;"	d
HAL_PCI_CFG_WRITE_UINT16	ebsa285/v3_0/include/plf_io.h	193;"	d
HAL_PCI_CFG_WRITE_UINT16	integrator/v3_0/include/plf_io.h	180;"	d
HAL_PCI_CFG_WRITE_UINT16	sa11x0/nano/v3_0/include/nano.h	221;"	d
HAL_PCI_CFG_WRITE_UINT16	xscale/iop310/v3_0/include/var_io.h	129;"	d
HAL_PCI_CFG_WRITE_UINT16	xscale/ixp425/v3_0/include/var_io.h	119;"	d
HAL_PCI_CFG_WRITE_UINT16	xscale/ixp425/v3_0/include/var_io.h	130;"	d
HAL_PCI_CFG_WRITE_UINT16	xscale/picasso/v3_0/include/plf_io.h	162;"	d
HAL_PCI_CFG_WRITE_UINT16	xscale/uE250/v3_0/include/plf_io.h	162;"	d
HAL_PCI_CFG_WRITE_UINT16	xscale/verde/v3_0/include/var_io.h	98;"	d
HAL_PCI_CFG_WRITE_UINT32	ebsa285/v3_0/include/plf_io.h	196;"	d
HAL_PCI_CFG_WRITE_UINT32	integrator/v3_0/include/plf_io.h	187;"	d
HAL_PCI_CFG_WRITE_UINT32	sa11x0/nano/v3_0/include/nano.h	223;"	d
HAL_PCI_CFG_WRITE_UINT32	xscale/iop310/v3_0/include/var_io.h	132;"	d
HAL_PCI_CFG_WRITE_UINT32	xscale/ixp425/v3_0/include/var_io.h	122;"	d
HAL_PCI_CFG_WRITE_UINT32	xscale/ixp425/v3_0/include/var_io.h	131;"	d
HAL_PCI_CFG_WRITE_UINT32	xscale/picasso/v3_0/include/plf_io.h	165;"	d
HAL_PCI_CFG_WRITE_UINT32	xscale/uE250/v3_0/include/plf_io.h	165;"	d
HAL_PCI_CFG_WRITE_UINT32	xscale/verde/v3_0/include/var_io.h	101;"	d
HAL_PCI_CFG_WRITE_UINT8	ebsa285/v3_0/include/plf_io.h	190;"	d
HAL_PCI_CFG_WRITE_UINT8	integrator/v3_0/include/plf_io.h	173;"	d
HAL_PCI_CFG_WRITE_UINT8	sa11x0/nano/v3_0/include/nano.h	219;"	d
HAL_PCI_CFG_WRITE_UINT8	xscale/iop310/v3_0/include/var_io.h	126;"	d
HAL_PCI_CFG_WRITE_UINT8	xscale/ixp425/v3_0/include/var_io.h	116;"	d
HAL_PCI_CFG_WRITE_UINT8	xscale/ixp425/v3_0/include/var_io.h	129;"	d
HAL_PCI_CFG_WRITE_UINT8	xscale/picasso/v3_0/include/plf_io.h	159;"	d
HAL_PCI_CFG_WRITE_UINT8	xscale/uE250/v3_0/include/plf_io.h	159;"	d
HAL_PCI_CFG_WRITE_UINT8	xscale/verde/v3_0/include/var_io.h	95;"	d
HAL_PCI_CLOCK_CONFIG	xscale/grg/v3_0/src/grg_pci.c	96;"	d	file:
HAL_PCI_CLOCK_CONFIG	xscale/ixdp425/v3_0/src/ixdp425_pci.c	117;"	d	file:
HAL_PCI_CLOCK_CONFIG	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	103;"	d	file:
HAL_PCI_CLOCK_DISABLE	xscale/grg/v3_0/src/grg_pci.c	93;"	d	file:
HAL_PCI_CLOCK_DISABLE	xscale/ixdp425/v3_0/src/ixdp425_pci.c	114;"	d	file:
HAL_PCI_CLOCK_DISABLE	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	100;"	d	file:
HAL_PCI_CLOCK_ENABLE	xscale/grg/v3_0/src/grg_pci.c	90;"	d	file:
HAL_PCI_CLOCK_ENABLE	xscale/ixdp425/v3_0/src/ixdp425_pci.c	111;"	d	file:
HAL_PCI_CLOCK_ENABLE	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	97;"	d	file:
HAL_PCI_CONFIG_ADDRESS	ebsa285/v3_0/include/plf_io.h	157;"	d
HAL_PCI_CONFIG_ADDRESS	integrator/v3_0/include/plf_io.h	110;"	d
HAL_PCI_CONFIG_ADDRESS	sa11x0/nano/v3_0/include/nano.h	174;"	d
HAL_PCI_DO_CONFIG_ACCESS	sa11x0/nano/v3_0/include/nano.h	197;"	d
HAL_PCI_INIT	ebsa285/v3_0/include/plf_io.h	87;"	d
HAL_PCI_INIT	integrator/v3_0/include/plf_io.h	65;"	d
HAL_PCI_INIT	sa11x0/nano/v3_0/include/nano.h	114;"	d
HAL_PCI_INIT	xscale/iop310/v3_0/include/var_io.h	111;"	d
HAL_PCI_INIT	xscale/iq80321/v3_0/include/plf_io.h	63;"	d
HAL_PCI_INIT	xscale/ixp425/v3_0/include/var_io.h	90;"	d
HAL_PCI_INIT	xscale/picasso/v3_0/include/plf_io.h	109;"	d
HAL_PCI_INIT	xscale/picasso/v3_0/include/plf_io.h	170;"	d
HAL_PCI_INIT	xscale/uE250/v3_0/include/plf_io.h	109;"	d
HAL_PCI_INIT	xscale/uE250/v3_0/include/plf_io.h	170;"	d
HAL_PCI_PHYSICAL_IO_BASE	ebsa285/v3_0/include/plf_io.h	208;"	d
HAL_PCI_PHYSICAL_IO_BASE	integrator/v3_0/include/plf_io.h	204;"	d
HAL_PCI_PHYSICAL_IO_BASE	sa11x0/nano/v3_0/include/nano.h	235;"	d
HAL_PCI_PHYSICAL_IO_BASE	xscale/iop310/v3_0/include/var_io.h	147;"	d
HAL_PCI_PHYSICAL_IO_BASE	xscale/iq80321/v3_0/include/plf_io.h	84;"	d
HAL_PCI_PHYSICAL_IO_BASE	xscale/ixp425/v3_0/include/var_io.h	159;"	d
HAL_PCI_PHYSICAL_IO_BASE	xscale/picasso/v3_0/include/plf_io.h	115;"	d
HAL_PCI_PHYSICAL_IO_BASE	xscale/uE250/v3_0/include/plf_io.h	115;"	d
HAL_PCI_PHYSICAL_MEMORY_BASE	ebsa285/v3_0/include/plf_io.h	207;"	d
HAL_PCI_PHYSICAL_MEMORY_BASE	integrator/v3_0/include/plf_io.h	203;"	d
HAL_PCI_PHYSICAL_MEMORY_BASE	sa11x0/nano/v3_0/include/nano.h	234;"	d
HAL_PCI_PHYSICAL_MEMORY_BASE	xscale/iop310/v3_0/include/var_io.h	146;"	d
HAL_PCI_PHYSICAL_MEMORY_BASE	xscale/iq80321/v3_0/include/plf_io.h	83;"	d
HAL_PCI_PHYSICAL_MEMORY_BASE	xscale/ixp425/v3_0/include/var_io.h	158;"	d
HAL_PCI_PHYSICAL_MEMORY_BASE	xscale/picasso/v3_0/include/plf_io.h	113;"	d
HAL_PCI_PHYSICAL_MEMORY_BASE	xscale/uE250/v3_0/include/plf_io.h	113;"	d
HAL_PCI_RESET_ASSERT	xscale/grg/v3_0/src/grg_pci.c	99;"	d	file:
HAL_PCI_RESET_ASSERT	xscale/ixdp425/v3_0/src/ixdp425_pci.c	120;"	d	file:
HAL_PCI_RESET_ASSERT	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	106;"	d	file:
HAL_PCI_RESET_DEASSERT	xscale/grg/v3_0/src/grg_pci.c	102;"	d	file:
HAL_PCI_RESET_DEASSERT	xscale/ixdp425/v3_0/src/ixdp425_pci.c	123;"	d	file:
HAL_PCI_RESET_DEASSERT	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	109;"	d	file:
HAL_PCI_TRANSLATE_INTERRUPT	ebsa285/v3_0/include/plf_io.h	212;"	d
HAL_PCI_TRANSLATE_INTERRUPT	integrator/v3_0/include/plf_io.h	213;"	d
HAL_PCI_TRANSLATE_INTERRUPT	sa11x0/nano/v3_0/include/nano.h	239;"	d
HAL_PCI_TRANSLATE_INTERRUPT	xscale/iq80310/v3_0/include/plf_io.h	58;"	d
HAL_PCI_TRANSLATE_INTERRUPT	xscale/iq80321/v3_0/include/plf_io.h	112;"	d
HAL_PCI_TRANSLATE_INTERRUPT	xscale/ixp425/v3_0/include/var_io.h	97;"	d
HAL_PCI_TRANSLATE_INTERRUPT	xscale/npwr/v3_0/include/plf_io.h	56;"	d
HAL_PCI_TRANSLATE_INTERRUPT	xscale/picasso/v3_0/include/plf_io.h	173;"	d
HAL_PCI_TRANSLATE_INTERRUPT	xscale/uE250/v3_0/include/plf_io.h	173;"	d
HAL_PHYS_TO_VIRT_ADDRESS	sa11x0/assabet/v3_0/include/plf_mmap.h	101;"	d
HAL_PHYS_TO_VIRT_ADDRESS	sa11x0/brutus/v3_0/include/plf_mmap.h	107;"	d
HAL_PHYS_TO_VIRT_ADDRESS	sa11x0/cerf/v3_0/include/plf_mmap.h	105;"	d
HAL_PHYS_TO_VIRT_ADDRESS	sa11x0/cerfpda/v3_0/include/plf_mmap.h	104;"	d
HAL_PHYS_TO_VIRT_ADDRESS	sa11x0/flexanet/v3_0/include/plf_mmap.h	106;"	d
HAL_PHYS_TO_VIRT_ADDRESS	sa11x0/ipaq/v3_0/include/plf_mmap.h	101;"	d
HAL_PHYS_TO_VIRT_ADDRESS	sa11x0/nano/v3_0/include/plf_mmap.h	97;"	d
HAL_PHYS_TO_VIRT_ADDRESS	sa11x0/sa1100mm/v3_0/include/plf_mmap.h	101;"	d
HAL_PHYS_TO_VIRT_ADDRESS	xscale/picasso/v3_0/include/plf_mmap.h	95;"	d
HAL_PHYS_TO_VIRT_ADDRESS	xscale/uE250/v3_0/include/plf_mmap.h	95;"	d
HAL_PLATFORM_RESET	aeb/v3_0/include/hal_platform_ints.h	83;"	d
HAL_PLATFORM_RESET	aim711/v3_0/include/hal_platform_ints.h	104;"	d
HAL_PLATFORM_RESET	arm9/aaed2000/v3_0/include/hal_platform_ints.h	111;"	d
HAL_PLATFORM_RESET	arm9/excalibur/v3_0/include/hal_platform_ints.h	94;"	d
HAL_PLATFORM_RESET	arm9/innovator/v3_0/include/hal_platform_ints.h	76;"	d
HAL_PLATFORM_RESET	arm9/smdk2410/v3_0/include/hal_platform_ints.h	110;"	d
HAL_PLATFORM_RESET	at91/at91sam7s/v3_0/include/hal_platform_ints.h	128;"	d
HAL_PLATFORM_RESET	at91/eb40/v3_0/include/hal_platform_ints.h	87;"	d
HAL_PLATFORM_RESET	at91/eb40a/v3_0/include/hal_platform_ints.h	87;"	d
HAL_PLATFORM_RESET	at91/eb42/v3_0/include/hal_platform_ints.h	97;"	d
HAL_PLATFORM_RESET	at91/eb55/v3_0/include/hal_platform_ints.h	108;"	d
HAL_PLATFORM_RESET	at91/jtst/v3_0/include/hal_platform_ints.h	103;"	d
HAL_PLATFORM_RESET	at91/phycore/v3_0/include/hal_platform_ints.h	104;"	d
HAL_PLATFORM_RESET	cma230/v3_0/include/hal_platform_ints.h	78;"	d
HAL_PLATFORM_RESET	e7t/v3_0/include/hal_platform_ints.h	91;"	d
HAL_PLATFORM_RESET	ebsa285/v3_0/include/hal_platform_ints.h	105;"	d
HAL_PLATFORM_RESET	edb7xxx/v3_0/include/hal_platform_ints.h	109;"	d
HAL_PLATFORM_RESET	gps4020/v3_0/include/hal_platform_ints.h	89;"	d
HAL_PLATFORM_RESET	integrator/v3_0/include/hal_platform_ints.h	100;"	d
HAL_PLATFORM_RESET	lpc24xx/var/v3_0/include/lpc24xx_misc.h	166;"	d
HAL_PLATFORM_RESET	lpc2xxx/var/v3_0/include/lpc2xxx_misc.h	76;"	d
HAL_PLATFORM_RESET	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	140;"	d
HAL_PLATFORM_RESET	mac7100/mace1/v3_0/include/hal_platform_ints.h	140;"	d
HAL_PLATFORM_RESET	pid/v3_0/include/hal_platform_ints.h	87;"	d
HAL_PLATFORM_RESET	sa11x0/var/v3_0/include/hal_var_ints.h	131;"	d
HAL_PLATFORM_RESET	snds/v3_0/include/hal_platform_ints.h	103;"	d
HAL_PLATFORM_RESET	xscale/grg/v3_0/include/hal_plf_ints.h	82;"	d
HAL_PLATFORM_RESET	xscale/iop310/v3_0/include/hal_var_ints.h	139;"	d
HAL_PLATFORM_RESET	xscale/ixdp425/v3_0/include/hal_plf_ints.h	80;"	d
HAL_PLATFORM_RESET	xscale/picasso/v3_0/include/hal_plf_ints.h	119;"	d
HAL_PLATFORM_RESET	xscale/picasso/v3_0/include/hal_plf_ints.h	120;"	d
HAL_PLATFORM_RESET	xscale/prpmc1100/v3_0/include/hal_plf_ints.h	74;"	d
HAL_PLATFORM_RESET	xscale/pxa2x0/v3_0/include/hal_var_ints.h	211;"	d
HAL_PLATFORM_RESET	xscale/uE250/v3_0/include/hal_plf_ints.h	119;"	d
HAL_PLATFORM_RESET	xscale/uE250/v3_0/include/hal_plf_ints.h	120;"	d
HAL_PLATFORM_RESET	xscale/verde/v3_0/include/hal_var_ints.h	126;"	d
HAL_PLATFORM_RESET_ENTRY	aeb/v3_0/include/hal_platform_ints.h	85;"	d
HAL_PLATFORM_RESET_ENTRY	aim711/v3_0/include/hal_platform_ints.h	105;"	d
HAL_PLATFORM_RESET_ENTRY	arm9/aaed2000/v3_0/include/hal_platform_ints.h	113;"	d
HAL_PLATFORM_RESET_ENTRY	arm9/excalibur/v3_0/include/hal_platform_ints.h	97;"	d
HAL_PLATFORM_RESET_ENTRY	arm9/innovator/v3_0/include/hal_platform_ints.h	86;"	d
HAL_PLATFORM_RESET_ENTRY	arm9/smdk2410/v3_0/include/hal_platform_ints.h	118;"	d
HAL_PLATFORM_RESET_ENTRY	at91/at91sam7s/v3_0/include/hal_platform_ints.h	130;"	d
HAL_PLATFORM_RESET_ENTRY	at91/eb40/v3_0/include/hal_platform_ints.h	89;"	d
HAL_PLATFORM_RESET_ENTRY	at91/eb40a/v3_0/include/hal_platform_ints.h	89;"	d
HAL_PLATFORM_RESET_ENTRY	at91/eb42/v3_0/include/hal_platform_ints.h	99;"	d
HAL_PLATFORM_RESET_ENTRY	at91/eb55/v3_0/include/hal_platform_ints.h	110;"	d
HAL_PLATFORM_RESET_ENTRY	at91/jtst/v3_0/include/hal_platform_ints.h	105;"	d
HAL_PLATFORM_RESET_ENTRY	at91/phycore/v3_0/include/hal_platform_ints.h	106;"	d
HAL_PLATFORM_RESET_ENTRY	cma230/v3_0/include/hal_platform_ints.h	80;"	d
HAL_PLATFORM_RESET_ENTRY	e7t/v3_0/include/hal_platform_ints.h	93;"	d
HAL_PLATFORM_RESET_ENTRY	ebsa285/v3_0/include/hal_platform_ints.h	126;"	d
HAL_PLATFORM_RESET_ENTRY	edb7xxx/v3_0/include/hal_platform_ints.h	111;"	d
HAL_PLATFORM_RESET_ENTRY	gps4020/v3_0/include/hal_platform_ints.h	91;"	d
HAL_PLATFORM_RESET_ENTRY	integrator/v3_0/include/hal_platform_ints.h	105;"	d
HAL_PLATFORM_RESET_ENTRY	lpc24xx/var/v3_0/include/lpc24xx_misc.h	167;"	d
HAL_PLATFORM_RESET_ENTRY	lpc2xxx/var/v3_0/include/lpc2xxx_misc.h	77;"	d
HAL_PLATFORM_RESET_ENTRY	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	142;"	d
HAL_PLATFORM_RESET_ENTRY	mac7100/mace1/v3_0/include/hal_platform_ints.h	142;"	d
HAL_PLATFORM_RESET_ENTRY	pid/v3_0/include/hal_platform_ints.h	89;"	d
HAL_PLATFORM_RESET_ENTRY	sa11x0/var/v3_0/include/hal_var_ints.h	146;"	d
HAL_PLATFORM_RESET_ENTRY	snds/v3_0/include/hal_platform_ints.h	105;"	d
HAL_PLATFORM_RESET_ENTRY	xscale/iop310/v3_0/include/hal_var_ints.h	141;"	d
HAL_PLATFORM_RESET_ENTRY	xscale/ixp425/v3_0/include/hal_var_ints.h	122;"	d
HAL_PLATFORM_RESET_ENTRY	xscale/picasso/v3_0/include/hal_plf_ints.h	134;"	d
HAL_PLATFORM_RESET_ENTRY	xscale/pxa2x0/v3_0/include/hal_var_ints.h	220;"	d
HAL_PLATFORM_RESET_ENTRY	xscale/uE250/v3_0/include/hal_plf_ints.h	134;"	d
HAL_PLATFORM_RESET_ENTRY	xscale/verde/v3_0/include/hal_var_ints.h	140;"	d
HAL_PLF_ETH_INIT	at91/at91sam7s/v3_0/include/plf_io.h	202;"	d
HAL_PLF_HARDWARE_INIT	at91/at91sam7s/v3_0/include/plf_io.h	197;"	d
HAL_PLF_HARDWARE_INIT	lpc24xx/ea2468/v3_0/include/plf_io.h	70;"	d
HAL_PLF_HARDWARE_INIT	lpc2xxx/olpce2294/v3_0/include/plf_io.h	58;"	d
HAL_PLF_HARDWARE_INIT	lpc2xxx/olpch2294/v3_0/include/plf_io.h	59;"	d
HAL_PLF_HARDWARE_INIT	lpc2xxx/olpcl2294/v3_0/include/plf_io.h	58;"	d
HAL_PLF_HARDWARE_INIT	lpc2xxx/phycore229x/v3_0/include/plf_io.h	62;"	d
HAL_QUERY_INTERRUPTS	arch/v3_0/include/hal_intr.h	191;"	d
HAL_QUERY_INTERRUPTS	arch/v3_0/include/hal_intr.h	295;"	d
HAL_READ_UINT16	arch/v3_0/include/hal_io.h	175;"	d
HAL_READ_UINT16	arch/v3_0/include/hal_io.h	212;"	d
HAL_READ_UINT16	xscale/ixp425/v3_0/include/var_io.h	194;"	d
HAL_READ_UINT16_STRING	arch/v3_0/include/hal_io.h	195;"	d
HAL_READ_UINT16_STRING	arch/v3_0/include/hal_io.h	234;"	d
HAL_READ_UINT16_VECTOR	arch/v3_0/include/hal_io.h	181;"	d
HAL_READ_UINT16_VECTOR	arch/v3_0/include/hal_io.h	218;"	d
HAL_READ_UINT32	arch/v3_0/include/hal_io.h	259;"	d
HAL_READ_UINT32	xscale/ixp425/v3_0/include/var_io.h	213;"	d
HAL_READ_UINT32_STRING	arch/v3_0/include/hal_io.h	279;"	d
HAL_READ_UINT32_VECTOR	arch/v3_0/include/hal_io.h	265;"	d
HAL_READ_UINT8	arch/v3_0/include/hal_io.h	128;"	d
HAL_READ_UINT8	arch/v3_0/include/hal_io.h	92;"	d
HAL_READ_UINT8	xscale/ixp425/v3_0/include/var_io.h	175;"	d
HAL_READ_UINT8_STRING	arch/v3_0/include/hal_io.h	112;"	d
HAL_READ_UINT8_STRING	arch/v3_0/include/hal_io.h	150;"	d
HAL_READ_UINT8_VECTOR	arch/v3_0/include/hal_io.h	134;"	d
HAL_READ_UINT8_VECTOR	arch/v3_0/include/hal_io.h	98;"	d
HAL_REORDER_BARRIER	arch/v3_0/include/hal_arch.h	216;"	d
HAL_RESTORE_INTERRUPTS	arch/v3_0/include/hal_intr.h	179;"	d
HAL_RESTORE_INTERRUPTS	arch/v3_0/include/hal_intr.h	292;"	d
HAL_SET_GDB_COPROCESSOR_REGISTERS	arch/v3_0/include/hal_arch.h	303;"	d
HAL_SET_GDB_REGISTERS	arch/v3_0/include/hal_arch.h	326;"	d
HAL_STUB_HW_BREAKPOINT	xscale/cores/v3_0/include/plf_stub.h	86;"	d
HAL_STUB_HW_BREAKPOINT_LIST_SIZE	xscale/cores/v3_0/include/plf_stub.h	83;"	d
HAL_STUB_HW_WATCHPOINT	xscale/cores/v3_0/include/plf_stub.h	87;"	d
HAL_STUB_HW_WATCHPOINT_LIST_SIZE	xscale/cores/v3_0/include/plf_stub.h	84;"	d
HAL_STUB_IS_STOPPED_BY_HARDWARE	xscale/cores/v3_0/include/plf_stub.h	88;"	d
HAL_STUB_PLATFORM_INIT	aeb/v3_0/include/plf_stub.h	79;"	d
HAL_STUB_PLATFORM_INIT	aim711/v3_0/include/plf_stub.h	68;"	d
HAL_STUB_PLATFORM_INIT	arm9/aaed2000/v3_0/include/plf_stub.h	78;"	d
HAL_STUB_PLATFORM_INIT	arm9/excalibur/v3_0/include/plf_stub.h	78;"	d
HAL_STUB_PLATFORM_INIT	arm9/innovator/v3_0/include/plf_stub.h	78;"	d
HAL_STUB_PLATFORM_INIT	arm9/smdk2410/v3_0/include/plf_stub.h	78;"	d
HAL_STUB_PLATFORM_INIT	at91/var/v3_0/include/plf_stub.h	79;"	d
HAL_STUB_PLATFORM_INIT	cma230/v3_0/include/plf_stub.h	79;"	d
HAL_STUB_PLATFORM_INIT	e7t/v3_0/include/plf_stub.h	79;"	d
HAL_STUB_PLATFORM_INIT	ebsa285/v3_0/include/plf_stub.h	79;"	d
HAL_STUB_PLATFORM_INIT	edb7xxx/v3_0/include/plf_stub.h	79;"	d
HAL_STUB_PLATFORM_INIT	gps4020/v3_0/include/plf_stub.h	77;"	d
HAL_STUB_PLATFORM_INIT	integrator/v3_0/include/plf_stub.h	80;"	d
HAL_STUB_PLATFORM_INIT	lpc24xx/var/v3_0/include/plf_stub.h	79;"	d
HAL_STUB_PLATFORM_INIT	lpc2xxx/var/v3_0/include/plf_stub.h	79;"	d
HAL_STUB_PLATFORM_INIT	mac7100/var/v3_0/include/plf_stub.h	79;"	d
HAL_STUB_PLATFORM_INIT	pid/v3_0/include/plf_stub.h	79;"	d
HAL_STUB_PLATFORM_INIT	sa11x0/var/v3_0/include/plf_stub.h	78;"	d
HAL_STUB_PLATFORM_INIT	snds/v3_0/include/plf_stub.h	68;"	d
HAL_STUB_PLATFORM_INIT	xscale/cores/v3_0/include/plf_stub.h	77;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	aeb/v3_0/include/plf_stub.h	75;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	aim711/v3_0/include/plf_stub.h	66;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	arm9/aaed2000/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	arm9/excalibur/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	arm9/innovator/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	arm9/smdk2410/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	at91/var/v3_0/include/plf_stub.h	75;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	cma230/v3_0/include/plf_stub.h	75;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	e7t/v3_0/include/plf_stub.h	75;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	ebsa285/v3_0/include/plf_stub.h	75;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	edb7xxx/v3_0/include/plf_stub.h	75;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	gps4020/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	integrator/v3_0/include/plf_stub.h	75;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	lpc24xx/var/v3_0/include/plf_stub.h	75;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	lpc2xxx/var/v3_0/include/plf_stub.h	75;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	mac7100/var/v3_0/include/plf_stub.h	75;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	pid/v3_0/include/plf_stub.h	75;"	d
HAL_STUB_PLATFORM_INIT_BREAK_IRQ	snds/v3_0/include/plf_stub.h	66;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	aeb/v3_0/include/plf_stub.h	71;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	aim711/v3_0/include/plf_stub.h	63;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	arm9/aaed2000/v3_0/include/plf_stub.h	70;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	arm9/excalibur/v3_0/include/plf_stub.h	70;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	arm9/innovator/v3_0/include/plf_stub.h	70;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	arm9/smdk2410/v3_0/include/plf_stub.h	70;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	at91/var/v3_0/include/plf_stub.h	71;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	cma230/v3_0/include/plf_stub.h	71;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	e7t/v3_0/include/plf_stub.h	71;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	ebsa285/v3_0/include/plf_stub.h	71;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	edb7xxx/v3_0/include/plf_stub.h	71;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	gps4020/v3_0/include/plf_stub.h	69;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	integrator/v3_0/include/plf_stub.h	71;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	lpc24xx/var/v3_0/include/plf_stub.h	71;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	lpc2xxx/var/v3_0/include/plf_stub.h	71;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	mac7100/var/v3_0/include/plf_stub.h	71;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	pid/v3_0/include/plf_stub.h	71;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	sa11x0/var/v3_0/include/plf_stub.h	72;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	snds/v3_0/include/plf_stub.h	63;"	d
HAL_STUB_PLATFORM_INIT_SERIAL	xscale/cores/v3_0/include/plf_stub.h	71;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	aeb/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	aim711/v3_0/include/plf_stub.h	65;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	arm9/aaed2000/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	arm9/excalibur/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	arm9/innovator/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	arm9/smdk2410/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	at91/var/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	cma230/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	e7t/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	ebsa285/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	edb7xxx/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	gps4020/v3_0/include/plf_stub.h	72;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	integrator/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	lpc24xx/var/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	lpc2xxx/var/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	mac7100/var/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	pid/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	sa11x0/var/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	snds/v3_0/include/plf_stub.h	65;"	d
HAL_STUB_PLATFORM_INTERRUPTIBLE	xscale/cores/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_RESET	snds/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_RESET_ENTRY	snds/v3_0/include/plf_stub.h	74;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	aeb/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	aim711/v3_0/include/plf_stub.h	64;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	arm9/aaed2000/v3_0/include/plf_stub.h	72;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	arm9/excalibur/v3_0/include/plf_stub.h	72;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	arm9/innovator/v3_0/include/plf_stub.h	72;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	arm9/smdk2410/v3_0/include/plf_stub.h	72;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	at91/var/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	cma230/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	e7t/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	ebsa285/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	edb7xxx/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	gps4020/v3_0/include/plf_stub.h	71;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	integrator/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	lpc24xx/var/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	lpc2xxx/var/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	mac7100/var/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	pid/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	sa11x0/var/v3_0/include/plf_stub.h	73;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	snds/v3_0/include/plf_stub.h	64;"	d
HAL_STUB_PLATFORM_SET_BAUD_RATE	xscale/cores/v3_0/include/plf_stub.h	72;"	d
HAL_STUB_REGISTERS_SIZE	arch/v3_0/include/arm_stub.h	86;"	d
HAL_SavedRegisters	arch/v3_0/include/hal_arch.h	/^} HAL_SavedRegisters;$/;"	t	typeref:struct:__anon2
HAL_THREAD_CONTEXT_FIRST	arch/v3_0/include/hal_arch.h	119;"	d
HAL_THREAD_CONTEXT_LAST	arch/v3_0/include/hal_arch.h	125;"	d
HAL_THREAD_CONTEXT_R0	arch/v3_0/include/hal_arch.h	120;"	d
HAL_THREAD_CONTEXT_R10	arch/v3_0/include/hal_arch.h	124;"	d
HAL_THREAD_CONTEXT_R4	arch/v3_0/include/hal_arch.h	121;"	d
HAL_THREAD_CONTEXT_R8	arch/v3_0/include/hal_arch.h	122;"	d
HAL_THREAD_CONTEXT_R9	arch/v3_0/include/hal_arch.h	123;"	d
HAL_THREAD_GET_SAVED_REGISTERS	arch/v3_0/include/hal_arch.h	287;"	d
HAL_THREAD_INIT_CONTEXT	arch/v3_0/include/hal_arch.h	176;"	d
HAL_THREAD_LOAD_CONTEXT	arch/v3_0/include/hal_arch.h	207;"	d
HAL_THREAD_SWITCH_CONTEXT	arch/v3_0/include/hal_arch.h	203;"	d
HAL_TRANSLATE_VECTOR	arch/v3_0/include/hal_intr.h	323;"	d
HAL_UCACHE_DISABLE	aeb/v3_0/include/hal_cache.h	97;"	d
HAL_UCACHE_DISABLE	aim711/v3_0/include/hal_cache.h	87;"	d
HAL_UCACHE_DISABLE	cma230/v3_0/include/hal_cache.h	120;"	d
HAL_UCACHE_DISABLE	e7t/v3_0/include/hal_cache.h	88;"	d
HAL_UCACHE_DISABLE	edb7xxx/v3_0/include/hal_cache.h	132;"	d
HAL_UCACHE_DISABLE	snds/v3_0/include/hal_cache.h	87;"	d
HAL_UCACHE_ENABLE	aeb/v3_0/include/hal_cache.h	91;"	d
HAL_UCACHE_ENABLE	aim711/v3_0/include/hal_cache.h	78;"	d
HAL_UCACHE_ENABLE	cma230/v3_0/include/hal_cache.h	108;"	d
HAL_UCACHE_ENABLE	e7t/v3_0/include/hal_cache.h	79;"	d
HAL_UCACHE_ENABLE	edb7xxx/v3_0/include/hal_cache.h	121;"	d
HAL_UCACHE_ENABLE	snds/v3_0/include/hal_cache.h	78;"	d
HAL_UCACHE_FLUSH	cma230/v3_0/include/hal_cache.h	168;"	d
HAL_UCACHE_FLUSH	edb7xxx/v3_0/include/hal_cache.h	206;"	d
HAL_UCACHE_INVALIDATE_ALL	aeb/v3_0/include/hal_cache.h	103;"	d
HAL_UCACHE_INVALIDATE_ALL	aim711/v3_0/include/hal_cache.h	96;"	d
HAL_UCACHE_INVALIDATE_ALL	cma230/v3_0/include/hal_cache.h	137;"	d
HAL_UCACHE_INVALIDATE_ALL	e7t/v3_0/include/hal_cache.h	97;"	d
HAL_UCACHE_INVALIDATE_ALL	edb7xxx/v3_0/include/hal_cache.h	151;"	d
HAL_UCACHE_INVALIDATE_ALL	snds/v3_0/include/hal_cache.h	96;"	d
HAL_UCACHE_IS_ENABLED	aeb/v3_0/include/hal_cache.h	128;"	d
HAL_UCACHE_IS_ENABLED	aim711/v3_0/include/hal_cache.h	113;"	d
HAL_UCACHE_IS_ENABLED	cma230/v3_0/include/hal_cache.h	133;"	d
HAL_UCACHE_IS_ENABLED	e7t/v3_0/include/hal_cache.h	114;"	d
HAL_UCACHE_IS_ENABLED	edb7xxx/v3_0/include/hal_cache.h	147;"	d
HAL_UCACHE_IS_ENABLED	snds/v3_0/include/hal_cache.h	113;"	d
HAL_UCACHE_LINE_SIZE	aeb/v3_0/include/hal_cache.h	69;"	d
HAL_UCACHE_LINE_SIZE	aim711/v3_0/include/hal_cache.h	69;"	d
HAL_UCACHE_LINE_SIZE	cma230/v3_0/include/hal_cache.h	67;"	d
HAL_UCACHE_LINE_SIZE	e7t/v3_0/include/hal_cache.h	70;"	d
HAL_UCACHE_LINE_SIZE	edb7xxx/v3_0/include/hal_cache.h	80;"	d
HAL_UCACHE_LINE_SIZE	snds/v3_0/include/hal_cache.h	69;"	d
HAL_UCACHE_PURGE_ALL	aeb/v3_0/include/hal_cache.h	136;"	d
HAL_UCACHE_PURGE_ALL	aim711/v3_0/include/hal_cache.h	121;"	d
HAL_UCACHE_PURGE_ALL	cma230/v3_0/include/hal_cache.h	161;"	d
HAL_UCACHE_PURGE_ALL	e7t/v3_0/include/hal_cache.h	122;"	d
HAL_UCACHE_PURGE_ALL	edb7xxx/v3_0/include/hal_cache.h	176;"	d
HAL_UCACHE_PURGE_ALL	snds/v3_0/include/hal_cache.h	121;"	d
HAL_UCACHE_SETS	aeb/v3_0/include/hal_cache.h	72;"	d
HAL_UCACHE_SETS	aim711/v3_0/include/hal_cache.h	72;"	d
HAL_UCACHE_SETS	cma230/v3_0/include/hal_cache.h	69;"	d
HAL_UCACHE_SETS	e7t/v3_0/include/hal_cache.h	73;"	d
HAL_UCACHE_SETS	edb7xxx/v3_0/include/hal_cache.h	82;"	d
HAL_UCACHE_SETS	snds/v3_0/include/hal_cache.h	72;"	d
HAL_UCACHE_SIZE	aeb/v3_0/include/hal_cache.h	68;"	d
HAL_UCACHE_SIZE	aim711/v3_0/include/hal_cache.h	68;"	d
HAL_UCACHE_SIZE	cma230/v3_0/include/hal_cache.h	66;"	d
HAL_UCACHE_SIZE	e7t/v3_0/include/hal_cache.h	69;"	d
HAL_UCACHE_SIZE	edb7xxx/v3_0/include/hal_cache.h	79;"	d
HAL_UCACHE_SIZE	snds/v3_0/include/hal_cache.h	68;"	d
HAL_UCACHE_STORE	cma230/v3_0/include/hal_cache.h	171;"	d
HAL_UCACHE_STORE	edb7xxx/v3_0/include/hal_cache.h	212;"	d
HAL_UCACHE_SYNC	aeb/v3_0/include/hal_cache.h	112;"	d
HAL_UCACHE_SYNC	aim711/v3_0/include/hal_cache.h	110;"	d
HAL_UCACHE_SYNC	cma230/v3_0/include/hal_cache.h	149;"	d
HAL_UCACHE_SYNC	e7t/v3_0/include/hal_cache.h	111;"	d
HAL_UCACHE_SYNC	edb7xxx/v3_0/include/hal_cache.h	164;"	d
HAL_UCACHE_SYNC	snds/v3_0/include/hal_cache.h	110;"	d
HAL_UCACHE_WAYS	aeb/v3_0/include/hal_cache.h	70;"	d
HAL_UCACHE_WAYS	aim711/v3_0/include/hal_cache.h	70;"	d
HAL_UCACHE_WAYS	cma230/v3_0/include/hal_cache.h	68;"	d
HAL_UCACHE_WAYS	e7t/v3_0/include/hal_cache.h	71;"	d
HAL_UCACHE_WAYS	edb7xxx/v3_0/include/hal_cache.h	81;"	d
HAL_UCACHE_WAYS	snds/v3_0/include/hal_cache.h	70;"	d
HAL_VIRT_TO_PHYS_ADDRESS	arm9/var/v3_0/include/hal_cache.h	549;"	d
HAL_VIRT_TO_PHYS_ADDRESS	sa11x0/assabet/v3_0/include/plf_mmap.h	83;"	d
HAL_VIRT_TO_PHYS_ADDRESS	sa11x0/brutus/v3_0/include/plf_mmap.h	83;"	d
HAL_VIRT_TO_PHYS_ADDRESS	sa11x0/cerf/v3_0/include/plf_mmap.h	83;"	d
HAL_VIRT_TO_PHYS_ADDRESS	sa11x0/cerfpda/v3_0/include/plf_mmap.h	82;"	d
HAL_VIRT_TO_PHYS_ADDRESS	sa11x0/flexanet/v3_0/include/plf_mmap.h	88;"	d
HAL_VIRT_TO_PHYS_ADDRESS	sa11x0/ipaq/v3_0/include/plf_mmap.h	83;"	d
HAL_VIRT_TO_PHYS_ADDRESS	sa11x0/nano/v3_0/include/plf_mmap.h	83;"	d
HAL_VIRT_TO_PHYS_ADDRESS	sa11x0/sa1100mm/v3_0/include/plf_mmap.h	83;"	d
HAL_VIRT_TO_PHYS_ADDRESS	xscale/picasso/v3_0/include/plf_mmap.h	77;"	d
HAL_VIRT_TO_PHYS_ADDRESS	xscale/uE250/v3_0/include/plf_mmap.h	77;"	d
HAL_VIRT_TO_UNCACHED_ADDRESS	sa11x0/assabet/v3_0/include/plf_mmap.h	120;"	d
HAL_VIRT_TO_UNCACHED_ADDRESS	sa11x0/brutus/v3_0/include/plf_mmap.h	138;"	d
HAL_VIRT_TO_UNCACHED_ADDRESS	sa11x0/cerf/v3_0/include/plf_mmap.h	128;"	d
HAL_VIRT_TO_UNCACHED_ADDRESS	sa11x0/cerfpda/v3_0/include/plf_mmap.h	128;"	d
HAL_VIRT_TO_UNCACHED_ADDRESS	sa11x0/flexanet/v3_0/include/plf_mmap.h	125;"	d
HAL_VIRT_TO_UNCACHED_ADDRESS	sa11x0/ipaq/v3_0/include/plf_mmap.h	120;"	d
HAL_VIRT_TO_UNCACHED_ADDRESS	sa11x0/nano/v3_0/include/plf_mmap.h	112;"	d
HAL_VIRT_TO_UNCACHED_ADDRESS	sa11x0/sa1100mm/v3_0/include/plf_mmap.h	120;"	d
HAL_VIRT_TO_UNCACHED_ADDRESS	xscale/picasso/v3_0/include/plf_mmap.h	114;"	d
HAL_VIRT_TO_UNCACHED_ADDRESS	xscale/uE250/v3_0/include/plf_mmap.h	114;"	d
HAL_VSR_GET	arch/v3_0/include/hal_intr.h	361;"	d
HAL_VSR_SET	arch/v3_0/include/hal_intr.h	365;"	d
HAL_WRITE_BUFFER	arm9/var/v3_0/include/hal_cache.h	114;"	d
HAL_WRITE_BUFFER	arm9/var/v3_0/include/hal_cache.h	129;"	d
HAL_WRITE_BUFFER	arm9/var/v3_0/include/hal_cache.h	144;"	d
HAL_WRITE_BUFFER	arm9/var/v3_0/include/hal_cache.h	161;"	d
HAL_WRITE_BUFFER	arm9/var/v3_0/include/hal_cache.h	80;"	d
HAL_WRITE_BUFFER	arm9/var/v3_0/include/hal_cache.h	97;"	d
HAL_WRITE_UINT16	arch/v3_0/include/hal_io.h	178;"	d
HAL_WRITE_UINT16	arch/v3_0/include/hal_io.h	215;"	d
HAL_WRITE_UINT16	xscale/ixp425/v3_0/include/var_io.h	202;"	d
HAL_WRITE_UINT16_STRING	arch/v3_0/include/hal_io.h	202;"	d
HAL_WRITE_UINT16_STRING	arch/v3_0/include/hal_io.h	242;"	d
HAL_WRITE_UINT16_VECTOR	arch/v3_0/include/hal_io.h	188;"	d
HAL_WRITE_UINT16_VECTOR	arch/v3_0/include/hal_io.h	226;"	d
HAL_WRITE_UINT32	arch/v3_0/include/hal_io.h	262;"	d
HAL_WRITE_UINT32	xscale/ixp425/v3_0/include/var_io.h	221;"	d
HAL_WRITE_UINT32_STRING	arch/v3_0/include/hal_io.h	286;"	d
HAL_WRITE_UINT32_VECTOR	arch/v3_0/include/hal_io.h	272;"	d
HAL_WRITE_UINT8	arch/v3_0/include/hal_io.h	131;"	d
HAL_WRITE_UINT8	arch/v3_0/include/hal_io.h	95;"	d
HAL_WRITE_UINT8	xscale/ixp425/v3_0/include/var_io.h	183;"	d
HAL_WRITE_UINT8_STRING	arch/v3_0/include/hal_io.h	119;"	d
HAL_WRITE_UINT8_STRING	arch/v3_0/include/hal_io.h	158;"	d
HAL_WRITE_UINT8_VECTOR	arch/v3_0/include/hal_io.h	105;"	d
HAL_WRITE_UINT8_VECTOR	arch/v3_0/include/hal_io.h	142;"	d
HCLK	arm9/smdk2410/v3_0/include/s3c2410x.h	68;"	d
HEADER_TYPE_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	348;"	d
HEX_DATA_MASK	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	133;"	d
HEX_LED_0_STROBE	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	134;"	d
HEX_LED_1_STROBE	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	135;"	d
HEX_LED_BOTH_STROBES	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	136;"	d
HEX_LED_O	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	132;"	d
HEX_LED_REG_BASE	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	131;"	d
HIGH	xscale/iq80310/v3_0/src/diag/i557_eep.c	88;"	d	file:
HTR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	254;"	d
HTR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	298;"	d
I28F640J3A	xscale/iq80310/v3_0/src/diag/flash.c	117;"	d	file:
I2C_BASE0	xscale/verde/v3_0/include/hal_verde.h	302;"	d
I2C_BASE1	xscale/verde/v3_0/include/hal_verde.h	303;"	d
I2C_DEVID	xscale/iop310/v3_0/include/hal_iop310.h	165;"	d
I2C_DEVID	xscale/iq80321/v3_0/include/iq80321.h	89;"	d
I2C_IBMR	xscale/verde/v3_0/include/hal_verde.h	309;"	d
I2C_IBMR0	xscale/verde/v3_0/include/hal_verde.h	319;"	d
I2C_IBMR1	xscale/verde/v3_0/include/hal_verde.h	320;"	d
I2C_ICR	xscale/verde/v3_0/include/hal_verde.h	305;"	d
I2C_ICR0	xscale/verde/v3_0/include/hal_verde.h	311;"	d
I2C_ICR1	xscale/verde/v3_0/include/hal_verde.h	312;"	d
I2C_IDBR	xscale/verde/v3_0/include/hal_verde.h	308;"	d
I2C_IDBR0	xscale/verde/v3_0/include/hal_verde.h	317;"	d
I2C_IDBR1	xscale/verde/v3_0/include/hal_verde.h	318;"	d
I2C_INT	xscale/iq80310/v3_0/src/diag/iq80310.h	256;"	d
I2C_INT_ID	xscale/iq80310/v3_0/src/diag/iq80310.h	227;"	d
I2C_ISAR	xscale/verde/v3_0/include/hal_verde.h	307;"	d
I2C_ISAR0	xscale/verde/v3_0/include/hal_verde.h	315;"	d
I2C_ISAR1	xscale/verde/v3_0/include/hal_verde.h	316;"	d
I2C_ISR	xscale/verde/v3_0/include/hal_verde.h	306;"	d
I2C_ISR0	xscale/verde/v3_0/include/hal_verde.h	313;"	d
I2C_ISR1	xscale/verde/v3_0/include/hal_verde.h	314;"	d
I2C_STATUS_ADDR_NAK	aim711/v3_0/src/aim711_misc.c	352;"	d	file:
I2C_STATUS_ADDR_NAK	aim711/v3_0/src/aim711_misc.c	358;"	d	file:
I2C_STATUS_BUSY	aim711/v3_0/src/aim711_misc.c	351;"	d	file:
I2C_STATUS_BUSY	aim711/v3_0/src/aim711_misc.c	357;"	d	file:
I2C_STATUS_DATA_NAK	aim711/v3_0/src/aim711_misc.c	353;"	d	file:
I2C_STATUS_DATA_NAK	aim711/v3_0/src/aim711_misc.c	359;"	d	file:
I2C_STATUS_MUTEX	aim711/v3_0/src/aim711_misc.c	350;"	d	file:
I2C_STATUS_MUTEX	aim711/v3_0/src/aim711_misc.c	356;"	d	file:
I2C_STATUS_SUCCESS	aim711/v3_0/src/aim711_misc.c	349;"	d	file:
I2C_STATUS_SUCCESS	aim711/v3_0/src/aim711_misc.c	355;"	d	file:
I2C_TIMOUT	xscale/iop310/v3_0/include/hal_iop310.h	168;"	d
I2C_TIMOUT	xscale/iq80321/v3_0/include/iq80321.h	93;"	d
I2S_CTL	edb7xxx/v3_0/include/hal_edb7xxx.h	300;"	d
I2S_CTL_ECS	edb7xxx/v3_0/include/hal_edb7xxx.h	303;"	d
I2S_CTL_EN	edb7xxx/v3_0/include/hal_edb7xxx.h	302;"	d
I2S_CTL_FLAG	edb7xxx/v3_0/include/hal_edb7xxx.h	301;"	d
I2S_CTL_LBM	edb7xxx/v3_0/include/hal_edb7xxx.h	309;"	d
I2S_CTL_LCRM	edb7xxx/v3_0/include/hal_edb7xxx.h	305;"	d
I2S_CTL_LCTM	edb7xxx/v3_0/include/hal_edb7xxx.h	304;"	d
I2S_CTL_RCRM	edb7xxx/v3_0/include/hal_edb7xxx.h	307;"	d
I2S_CTL_RCTM	edb7xxx/v3_0/include/hal_edb7xxx.h	306;"	d
I2S_FIFO_CTL	edb7xxx/v3_0/include/hal_edb7xxx.h	313;"	d
I2S_FIFO_CTL_LEFT_DISABLE	edb7xxx/v3_0/include/hal_edb7xxx.h	317;"	d
I2S_FIFO_CTL_LEFT_ENABLE	edb7xxx/v3_0/include/hal_edb7xxx.h	316;"	d
I2S_FIFO_CTL_RIGHT_DISABLE	edb7xxx/v3_0/include/hal_edb7xxx.h	315;"	d
I2S_FIFO_CTL_RIGHT_ENABLE	edb7xxx/v3_0/include/hal_edb7xxx.h	314;"	d
I2S_LEFT_FIFO	edb7xxx/v3_0/include/hal_edb7xxx.h	312;"	d
I2S_RIGHT_FIFO	edb7xxx/v3_0/include/hal_edb7xxx.h	311;"	d
I2S_STAT	edb7xxx/v3_0/include/hal_edb7xxx.h	318;"	d
I2S_STAT_FIFO	edb7xxx/v3_0/include/hal_edb7xxx.h	331;"	d
I2S_STAT_LCRNE	edb7xxx/v3_0/include/hal_edb7xxx.h	330;"	d
I2S_STAT_LCROR	edb7xxx/v3_0/include/hal_edb7xxx.h	326;"	d
I2S_STAT_LCRSR	edb7xxx/v3_0/include/hal_edb7xxx.h	322;"	d
I2S_STAT_LCTNF	edb7xxx/v3_0/include/hal_edb7xxx.h	329;"	d
I2S_STAT_LCTSR	edb7xxx/v3_0/include/hal_edb7xxx.h	321;"	d
I2S_STAT_LCTUR	edb7xxx/v3_0/include/hal_edb7xxx.h	325;"	d
I2S_STAT_RCRNE	edb7xxx/v3_0/include/hal_edb7xxx.h	328;"	d
I2S_STAT_RCROR	edb7xxx/v3_0/include/hal_edb7xxx.h	324;"	d
I2S_STAT_RCRSR	edb7xxx/v3_0/include/hal_edb7xxx.h	320;"	d
I2S_STAT_RCTNF	edb7xxx/v3_0/include/hal_edb7xxx.h	327;"	d
I2S_STAT_RCTSR	edb7xxx/v3_0/include/hal_edb7xxx.h	319;"	d
I2S_STAT_RCTUR	edb7xxx/v3_0/include/hal_edb7xxx.h	323;"	d
I2Sdisable	edb7xxx/v3_0/misc/i2s_audio_test.c	/^I2Sdisable(void)$/;"	f	file:
I2Sreset	edb7xxx/v3_0/misc/i2s_audio_test.c	/^I2Sreset(void)$/;"	f	file:
I557_EECS	xscale/iq80310/v3_0/src/diag/i557_eep.h	63;"	d
I557_EEDI	xscale/iq80310/v3_0/src/diag/i557_eep.h	64;"	d
I557_EEDO	xscale/iq80310/v3_0/src/diag/i557_eep.h	65;"	d
I557_EESK	xscale/iq80310/v3_0/src/diag/i557_eep.h	62;"	d
I557_INT	xscale/iq80310/v3_0/src/diag/ether_test.h	135;"	d
I80303_ATU	xscale/iq80310/v3_0/src/diag/xscale_test.c	155;"	d	file:
I80303_ATU	xscale/iq80310/v3_0/src/diag/xscale_test.c	887;"	d	file:
I80303_BRIDGE	xscale/iq80310/v3_0/src/diag/xscale_test.c	152;"	d	file:
I80303_BRIDGE	xscale/iq80310/v3_0/src/diag/xscale_test.c	884;"	d	file:
I80303_NAME0	xscale/iq80310/v3_0/src/diag/xscale_test.c	153;"	d	file:
I80303_NAME0	xscale/iq80310/v3_0/src/diag/xscale_test.c	885;"	d	file:
I80303_NAME1	xscale/iq80310/v3_0/src/diag/xscale_test.c	156;"	d	file:
I80303_NAME1	xscale/iq80310/v3_0/src/diag/xscale_test.c	888;"	d	file:
I80960RM_ATU	xscale/iq80310/v3_0/src/diag/xscale_test.c	875;"	d	file:
I80960RM_BRIDGE	xscale/iq80310/v3_0/src/diag/xscale_test.c	872;"	d	file:
I80960RM_NAME0	xscale/iq80310/v3_0/src/diag/xscale_test.c	873;"	d	file:
I80960RM_NAME1	xscale/iq80310/v3_0/src/diag/xscale_test.c	876;"	d	file:
I80960RN_ATU	xscale/iq80310/v3_0/src/diag/xscale_test.c	881;"	d	file:
I80960RN_BRIDGE	xscale/iq80310/v3_0/src/diag/xscale_test.c	878;"	d	file:
I80960RN_NAME0	xscale/iq80310/v3_0/src/diag/xscale_test.c	879;"	d	file:
I80960RN_NAME1	xscale/iq80310/v3_0/src/diag/xscale_test.c	882;"	d	file:
I80960RP_ATU	xscale/iq80310/v3_0/src/diag/xscale_test.c	869;"	d	file:
I80960RP_BRIDGE	xscale/iq80310/v3_0/src/diag/xscale_test.c	866;"	d	file:
I80960RP_NAME0	xscale/iq80310/v3_0/src/diag/xscale_test.c	867;"	d	file:
I80960RP_NAME1	xscale/iq80310/v3_0/src/diag/xscale_test.c	870;"	d	file:
I82544_EECD	xscale/iq80321/v3_0/src/diag/i82544.c	97;"	d	file:
I82553_PHY_EXT_REG0	xscale/iq80310/v3_0/src/diag/ether_test.h	191;"	d
I82553_PHY_EXT_REG1	xscale/iq80310/v3_0/src/diag/ether_test.h	194;"	d
I82553_PHY_ID	xscale/iq80310/v3_0/src/diag/ether_test.h	158;"	d
I82553_REVAB_PHY_ID	xscale/iq80310/v3_0/src/diag/ether_test.h	159;"	d
I82555_100_MBPS	xscale/iq80310/v3_0/src/diag/ether_test.h	163;"	d
I82555_10_MBPS	xscale/iq80310/v3_0/src/diag/ether_test.h	164;"	d
I82555_PHY_ID	xscale/iq80310/v3_0/src/diag/ether_test.h	155;"	d
I82555_STATCTRL_REG	xscale/iq80310/v3_0/src/diag/ether_test.h	162;"	d
I82557	xscale/iq80310/v3_0/src/diag/xscale_test.c	158;"	d	file:
I82557_NAME	xscale/iq80310/v3_0/src/diag/xscale_test.c	159;"	d	file:
I82559ER	xscale/iq80310/v3_0/src/diag/xscale_test.c	161;"	d	file:
I82559ER_NAME	xscale/iq80310/v3_0/src/diag/xscale_test.c	162;"	d	file:
I960RX_DEVICES	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^} I960RX_DEVICES;$/;"	t	typeref:struct:__anon24	file:
IACR_AAU	xscale/verde/v3_0/include/hal_verde.h	371;"	d
IACR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	461;"	d
IACR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	505;"	d
IACR_ATU	xscale/verde/v3_0/include/hal_verde.h	367;"	d
IACR_CORE	xscale/verde/v3_0/include/hal_verde.h	370;"	d
IACR_DMA0	xscale/verde/v3_0/include/hal_verde.h	368;"	d
IACR_DMA1	xscale/verde/v3_0/include/hal_verde.h	369;"	d
IACR_PBI	xscale/verde/v3_0/include/hal_verde.h	372;"	d
IACR_PRI_HIGH	xscale/verde/v3_0/include/hal_verde.h	361;"	d
IACR_PRI_LOW	xscale/verde/v3_0/include/hal_verde.h	363;"	d
IACR_PRI_MED	xscale/verde/v3_0/include/hal_verde.h	362;"	d
IACR_PRI_OFF	xscale/verde/v3_0/include/hal_verde.h	364;"	d
IAR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	392;"	d
IAR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	436;"	d
IA_OFFSET	xscale/iq80310/v3_0/src/diag/ether_test.h	90;"	d
IA_SETUP	xscale/iq80310/v3_0/src/diag/ether_test.h	95;"	d
IBMR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	207;"	d
IBMR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	477;"	d
IBMR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	521;"	d
IB_MA_ABORT	xscale/iq80310/v3_0/src/diag/pci_bios.h	290;"	d
IB_MA_ERROR	xscale/iq80310/v3_0/src/diag/pci_serv.c	64;"	d	file:
ICCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	206;"	d
ICCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	476;"	d
ICCR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	520;"	d
ICE_THREAD_INBUFSIZ	arch/v3_0/src/arm_stub.c	827;"	d	file:
ICE_THREAD_KEY0	arch/v3_0/src/arm_stub.c	824;"	d	file:
ICE_THREAD_KEY1	arch/v3_0/src/arm_stub.c	825;"	d	file:
ICE_THREAD_OUTBUFSIZ	arch/v3_0/src/arm_stub.c	828;"	d	file:
ICE_THREAD_STACKSIZE	arch/v3_0/src/arm_stub.c	829;"	d	file:
ICLR_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	175;"	d
ICMR_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	176;"	d
ICR_ABORT	xscale/iop310/v3_0/include/hal_iop310.h	176;"	d
ICR_ABORT	xscale/verde/v3_0/include/hal_verde.h	327;"	d
ICR_ACK	xscale/iop310/v3_0/include/hal_iop310.h	174;"	d
ICR_ACK	xscale/verde/v3_0/include/hal_verde.h	325;"	d
ICR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	171;"	d
ICR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	472;"	d
ICR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	516;"	d
ICR_ENB	xscale/iop310/v3_0/include/hal_iop310.h	178;"	d
ICR_ENB	xscale/verde/v3_0/include/hal_verde.h	329;"	d
ICR_GCALL	xscale/iop310/v3_0/include/hal_iop310.h	179;"	d
ICR_GCALL	xscale/verde/v3_0/include/hal_verde.h	330;"	d
ICR_IARB	xscale/iop310/v3_0/include/hal_iop310.h	184;"	d
ICR_IARB	xscale/verde/v3_0/include/hal_verde.h	335;"	d
ICR_IEMPTY	xscale/iop310/v3_0/include/hal_iop310.h	180;"	d
ICR_IEMPTY	xscale/verde/v3_0/include/hal_verde.h	331;"	d
ICR_IERR	xscale/iop310/v3_0/include/hal_iop310.h	182;"	d
ICR_IERR	xscale/verde/v3_0/include/hal_verde.h	333;"	d
ICR_IFULL	xscale/iop310/v3_0/include/hal_iop310.h	181;"	d
ICR_IFULL	xscale/verde/v3_0/include/hal_verde.h	332;"	d
ICR_ISADDR	xscale/iop310/v3_0/include/hal_iop310.h	185;"	d
ICR_ISADDR	xscale/verde/v3_0/include/hal_verde.h	336;"	d
ICR_ISTOP	xscale/iop310/v3_0/include/hal_iop310.h	183;"	d
ICR_ISTOP	xscale/verde/v3_0/include/hal_verde.h	334;"	d
ICR_REG	xscale/iop310/v3_0/include/hal_iop310.h	541;"	d
ICR_RESET	xscale/iop310/v3_0/include/hal_iop310.h	186;"	d
ICR_RESET	xscale/verde/v3_0/include/hal_verde.h	337;"	d
ICR_SCLENB	xscale/iop310/v3_0/include/hal_iop310.h	177;"	d
ICR_SCLENB	xscale/verde/v3_0/include/hal_verde.h	328;"	d
ICR_START	xscale/iop310/v3_0/include/hal_iop310.h	172;"	d
ICR_START	xscale/verde/v3_0/include/hal_verde.h	323;"	d
ICR_STOP	xscale/iop310/v3_0/include/hal_iop310.h	173;"	d
ICR_STOP	xscale/verde/v3_0/include/hal_verde.h	324;"	d
ICR_TRANSFER	xscale/iop310/v3_0/include/hal_iop310.h	175;"	d
ICR_TRANSFER	xscale/verde/v3_0/include/hal_verde.h	326;"	d
ICS1890_PHY_ID	xscale/iq80310/v3_0/src/diag/ether_test.h	156;"	d
ICS1890_QUICKPOLL_REG	xscale/iq80310/v3_0/src/diag/ether_test.h	174;"	d
ICTL_ICR0_CH0	aeb/v3_0/src/aeb_misc.c	133;"	d	file:
ICTL_ICR0_CH0_EL	aeb/v3_0/src/aeb_misc.c	137;"	d	file:
ICTL_ICR0_CH0_EL_ET	aeb/v3_0/src/aeb_misc.c	139;"	d	file:
ICTL_ICR0_CH0_EL_LT	aeb/v3_0/src/aeb_misc.c	138;"	d	file:
ICTL_ICR0_CH0_HL	aeb/v3_0/src/aeb_misc.c	134;"	d	file:
ICTL_ICR0_CH0_HL_AH	aeb/v3_0/src/aeb_misc.c	136;"	d	file:
ICTL_ICR0_CH0_HL_AL	aeb/v3_0/src/aeb_misc.c	135;"	d	file:
ICTL_ICR0_CH1	aeb/v3_0/src/aeb_misc.c	140;"	d	file:
ICTL_ICR0_CH1_EL	aeb/v3_0/src/aeb_misc.c	144;"	d	file:
ICTL_ICR0_CH1_EL_ET	aeb/v3_0/src/aeb_misc.c	146;"	d	file:
ICTL_ICR0_CH1_EL_LT	aeb/v3_0/src/aeb_misc.c	145;"	d	file:
ICTL_ICR0_CH1_HL	aeb/v3_0/src/aeb_misc.c	141;"	d	file:
ICTL_ICR0_CH1_HL_AH	aeb/v3_0/src/aeb_misc.c	143;"	d	file:
ICTL_ICR0_CH1_HL_AL	aeb/v3_0/src/aeb_misc.c	142;"	d	file:
ICTL_ICR0_CH2	aeb/v3_0/src/aeb_misc.c	147;"	d	file:
ICTL_ICR0_CH2_EL	aeb/v3_0/src/aeb_misc.c	151;"	d	file:
ICTL_ICR0_CH2_EL_ET	aeb/v3_0/src/aeb_misc.c	153;"	d	file:
ICTL_ICR0_CH2_EL_LT	aeb/v3_0/src/aeb_misc.c	152;"	d	file:
ICTL_ICR0_CH2_HL	aeb/v3_0/src/aeb_misc.c	148;"	d	file:
ICTL_ICR0_CH2_HL_AH	aeb/v3_0/src/aeb_misc.c	150;"	d	file:
ICTL_ICR0_CH2_HL_AL	aeb/v3_0/src/aeb_misc.c	149;"	d	file:
ICTL_ICR0_CH3	aeb/v3_0/src/aeb_misc.c	154;"	d	file:
ICTL_ICR0_CH3_EL	aeb/v3_0/src/aeb_misc.c	158;"	d	file:
ICTL_ICR0_CH3_EL_ET	aeb/v3_0/src/aeb_misc.c	160;"	d	file:
ICTL_ICR0_CH3_EL_LT	aeb/v3_0/src/aeb_misc.c	159;"	d	file:
ICTL_ICR0_CH3_HL	aeb/v3_0/src/aeb_misc.c	155;"	d	file:
ICTL_ICR0_CH3_HL_AH	aeb/v3_0/src/aeb_misc.c	157;"	d	file:
ICTL_ICR0_CH3_HL_AL	aeb/v3_0/src/aeb_misc.c	156;"	d	file:
ICTL_ICR0_CH4	aeb/v3_0/src/aeb_misc.c	161;"	d	file:
ICTL_ICR0_CH4_EL	aeb/v3_0/src/aeb_misc.c	165;"	d	file:
ICTL_ICR0_CH4_EL_ET	aeb/v3_0/src/aeb_misc.c	167;"	d	file:
ICTL_ICR0_CH4_EL_LT	aeb/v3_0/src/aeb_misc.c	166;"	d	file:
ICTL_ICR0_CH4_HL	aeb/v3_0/src/aeb_misc.c	162;"	d	file:
ICTL_ICR0_CH4_HL_AH	aeb/v3_0/src/aeb_misc.c	164;"	d	file:
ICTL_ICR0_CH4_HL_AL	aeb/v3_0/src/aeb_misc.c	163;"	d	file:
ICTL_ICR0_CH5	aeb/v3_0/src/aeb_misc.c	168;"	d	file:
ICTL_ICR0_CH5_EL	aeb/v3_0/src/aeb_misc.c	172;"	d	file:
ICTL_ICR0_CH5_EL_ET	aeb/v3_0/src/aeb_misc.c	174;"	d	file:
ICTL_ICR0_CH5_EL_LT	aeb/v3_0/src/aeb_misc.c	173;"	d	file:
ICTL_ICR0_CH5_HL	aeb/v3_0/src/aeb_misc.c	169;"	d	file:
ICTL_ICR0_CH5_HL_AH	aeb/v3_0/src/aeb_misc.c	171;"	d	file:
ICTL_ICR0_CH5_HL_AL	aeb/v3_0/src/aeb_misc.c	170;"	d	file:
ICTL_ICR1_CH6	aeb/v3_0/src/aeb_misc.c	175;"	d	file:
ICTL_ICR1_CH6_HL	aeb/v3_0/src/aeb_misc.c	176;"	d	file:
ICTL_ICR1_CH6_HL_AH	aeb/v3_0/src/aeb_misc.c	178;"	d	file:
ICTL_ICR1_CH6_HL_AL	aeb/v3_0/src/aeb_misc.c	177;"	d	file:
ICTL_ICR1_CH7	aeb/v3_0/src/aeb_misc.c	179;"	d	file:
ICTL_ICR1_CH7_HL	aeb/v3_0/src/aeb_misc.c	180;"	d	file:
ICTL_ICR1_CH7_HL_AH	aeb/v3_0/src/aeb_misc.c	182;"	d	file:
ICTL_ICR1_CH7_HL_AL	aeb/v3_0/src/aeb_misc.c	181;"	d	file:
ICTL_ICR1_CH8	aeb/v3_0/src/aeb_misc.c	183;"	d	file:
ICTL_ICR1_CH8_HL	aeb/v3_0/src/aeb_misc.c	184;"	d	file:
ICTL_ICR1_CH8_HL_AH	aeb/v3_0/src/aeb_misc.c	186;"	d	file:
ICTL_ICR1_CH8_HL_AL	aeb/v3_0/src/aeb_misc.c	185;"	d	file:
IDBR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	203;"	d
IDBR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	475;"	d
IDBR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	519;"	d
IDBR_MASK	xscale/iop310/v3_0/include/hal_iop310.h	204;"	d
IDBR_MASK	xscale/verde/v3_0/include/hal_verde.h	352;"	d
IDBR_MODE	xscale/iop310/v3_0/include/hal_iop310.h	205;"	d
IDBR_MODE	xscale/verde/v3_0/include/hal_verde.h	353;"	d
IDR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	373;"	d
IDR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	417;"	d
ID_CMD	integrator/v3_0/src/flash.c	340;"	d	file:
ID_CMD	integrator/v3_0/src/prog_flash.c	182;"	d	file:
ID_CMD	pid/v3_0/src/flash.c	158;"	d	file:
ID_CMD	pid/v3_0/src/prog_flash.c	123;"	d	file:
IER	arm9/innovator/v3_0/src/hal_diag.c	104;"	d	file:
IER	xscale/iq80310/v3_0/src/diag/cycduart.h	56;"	d
IER_DAV	xscale/iq80310/v3_0/src/diag/cycduart.h	102;"	d
IER_MS	xscale/iq80310/v3_0/src/diag/cycduart.h	105;"	d
IER_RLS	xscale/iq80310/v3_0/src/diag/cycduart.h	104;"	d
IER_TXE	xscale/iq80310/v3_0/src/diag/cycduart.h	103;"	d
IFHPR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	384;"	d
IFHPR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	428;"	d
IFTPR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	385;"	d
IFTPR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	429;"	d
IF_SPACING	xscale/iq80310/v3_0/src/diag/ether_test.h	301;"	d
IICADD	arm9/smdk2410/v3_0/include/s3c2410x.h	391;"	d
IICCON	arm9/smdk2410/v3_0/include/s3c2410x.h	389;"	d
IICDS	arm9/smdk2410/v3_0/include/s3c2410x.h	392;"	d
IICSTAT	arm9/smdk2410/v3_0/include/s3c2410x.h	390;"	d
IIMR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	375;"	d
IIMR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	419;"	d
IIMR_REG	xscale/iop310/v3_0/include/hal_iop310.h	533;"	d
IINTSRC	xscale/verde/v3_0/include/hal_verde.h	426;"	d
IINTSRC_READ	xscale/verde/v3_0/include/hal_verde.h	435;"	d
IIR	arm9/innovator/v3_0/src/hal_diag.c	107;"	d	file:
IIR	xscale/iq80310/v3_0/src/diag/cycduart.h	58;"	d
IIR_ID	xscale/iq80310/v3_0/src/diag/cycduart.h	93;"	d
IIR_IP	xscale/iq80310/v3_0/src/diag/cycduart.h	92;"	d
IIR_MSTAT	xscale/iq80310/v3_0/src/diag/cycduart.h	97;"	d
IIR_RDA	xscale/iq80310/v3_0/src/diag/cycduart.h	95;"	d
IIR_RLS	xscale/iq80310/v3_0/src/diag/cycduart.h	94;"	d
IIR_THRE	xscale/iq80310/v3_0/src/diag/cycduart.h	96;"	d
IIR_TIMEOUT	xscale/iq80310/v3_0/src/diag/cycduart.h	98;"	d
IISCON	arm9/smdk2410/v3_0/include/s3c2410x.h	396;"	d
IISFCON	arm9/smdk2410/v3_0/include/s3c2410x.h	399;"	d
IISFIFO	arm9/smdk2410/v3_0/include/s3c2410x.h	401;"	d
IISMOD	arm9/smdk2410/v3_0/include/s3c2410x.h	397;"	d
IISPSR	arm9/smdk2410/v3_0/include/s3c2410x.h	398;"	d
IISR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	374;"	d
IISR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	418;"	d
IISR_REG	xscale/iop310/v3_0/include/hal_iop310.h	532;"	d
IISR_REG	xscale/iop310/v3_0/include/hal_iop310.h	562;"	d
IMR0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	369;"	d
IMR0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	413;"	d
IMR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	370;"	d
IMR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	414;"	d
INDEX_REG	arm9/smdk2410/v3_0/include/s3c2410x.h	342;"	d
INIT_XBUS_ACCESS	ebsa285/v3_0/include/hal_platform_setup.h	144;"	d
INL	xscale/iq80321/v3_0/src/diag/i82544.c	/^static inline cyg_uint32 INL(cyg_uint32 io_address)$/;"	f	file:
INNERLOOPS	ebsa285/v3_0/tests/sdram0.cxx	63;"	d	file:
INNOVATOR_FLASH_VIRT_BASE	arm9/innovator/v3_0/include/innovator.h	176;"	d
INNOVATOR_SDRAM_PHYS_BASE	arm9/innovator/v3_0/include/innovator.h	178;"	d
INSERT_SRC_ADDR	xscale/iq80310/v3_0/src/diag/ether_test.h	287;"	d
INTA	integrator/v3_0/include/plf_io.h	208;"	d
INTA	xscale/grg/v3_0/src/grg_pci.c	79;"	d	file:
INTA	xscale/iq80310/v3_0/src/diag/pci_bios.h	263;"	d
INTA	xscale/ixdp425/v3_0/src/ixdp425_pci.c	81;"	d	file:
INTA	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	83;"	d	file:
INTA_PTR	xscale/iq80310/v3_0/src/diag/pci_bios.h	268;"	d
INTB	integrator/v3_0/include/plf_io.h	209;"	d
INTB	xscale/iq80310/v3_0/src/diag/pci_bios.h	264;"	d
INTB	xscale/ixdp425/v3_0/src/ixdp425_pci.c	82;"	d	file:
INTB	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	84;"	d	file:
INTB_PTR	xscale/iq80310/v3_0/src/diag/pci_bios.h	269;"	d
INTC	integrator/v3_0/include/plf_io.h	210;"	d
INTC	xscale/iq80310/v3_0/src/diag/pci_bios.h	265;"	d
INTC	xscale/ixdp425/v3_0/src/ixdp425_pci.c	83;"	d	file:
INTC	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	85;"	d	file:
INTCTL	xscale/verde/v3_0/include/hal_verde.h	424;"	d
INTCTL_READ	xscale/verde/v3_0/include/hal_verde.h	431;"	d
INTCTL_WRITE	xscale/verde/v3_0/include/hal_verde.h	/^static inline void INTCTL_WRITE(cyg_uint32 val) { _INTCTL_WRITE(val); }$/;"	f
INTC_PTR	xscale/iq80310/v3_0/src/diag/pci_bios.h	270;"	d
INTD	integrator/v3_0/include/plf_io.h	211;"	d
INTD	xscale/iq80310/v3_0/src/diag/pci_bios.h	266;"	d
INTD	xscale/ixdp425/v3_0/src/ixdp425_pci.c	84;"	d	file:
INTD	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	86;"	d	file:
INTD_PTR	xscale/iq80310/v3_0/src/diag/pci_bios.h	271;"	d
INTEGRATED_FTYPE	integrator/v3_0/src/flash.c	133;"	d	file:
INTEGRATED_FTYPE	integrator/v3_0/src/prog_flash.c	78;"	d	file:
INTEGRATOR_BOOT_ROM_BASE	integrator/v3_0/include/hal_integrator.h	61;"	d
INTEGRATOR_CT_BASE	integrator/v3_0/include/hal_integrator.h	125;"	d
INTEGRATOR_DBG_ALPHA	integrator/v3_0/include/hal_integrator.h	69;"	d
INTEGRATOR_DBG_ALPHA_OFFSET	integrator/v3_0/include/hal_integrator.h	64;"	d
INTEGRATOR_DBG_BASE	integrator/v3_0/include/hal_integrator.h	68;"	d
INTEGRATOR_DBG_LEDS	integrator/v3_0/include/hal_integrator.h	70;"	d
INTEGRATOR_DBG_LEDS_OFFSET	integrator/v3_0/include/hal_integrator.h	65;"	d
INTEGRATOR_DBG_SWITCH	integrator/v3_0/include/hal_integrator.h	71;"	d
INTEGRATOR_DBG_SWITCH_OFFSET	integrator/v3_0/include/hal_integrator.h	66;"	d
INTEGRATOR_EBI_16_BIT	integrator/v3_0/include/hal_integrator.h	358;"	d
INTEGRATOR_EBI_16_BIT	integrator/v3_0/src/flash.c	101;"	d	file:
INTEGRATOR_EBI_32_BIT	integrator/v3_0/include/hal_integrator.h	359;"	d
INTEGRATOR_EBI_32_BIT	integrator/v3_0/src/flash.c	102;"	d	file:
INTEGRATOR_EBI_8_BIT	integrator/v3_0/include/hal_integrator.h	357;"	d
INTEGRATOR_EBI_8_BIT	integrator/v3_0/src/flash.c	100;"	d	file:
INTEGRATOR_EBI_BASE	integrator/v3_0/include/hal_integrator.h	343;"	d
INTEGRATOR_EBI_BASE	integrator/v3_0/src/flash.c	86;"	d	file:
INTEGRATOR_EBI_CSR0	integrator/v3_0/include/hal_integrator.h	351;"	d
INTEGRATOR_EBI_CSR0	integrator/v3_0/src/flash.c	94;"	d	file:
INTEGRATOR_EBI_CSR0_OFFSET	integrator/v3_0/include/hal_integrator.h	345;"	d
INTEGRATOR_EBI_CSR0_OFFSET	integrator/v3_0/src/flash.c	88;"	d	file:
INTEGRATOR_EBI_CSR1	integrator/v3_0/include/hal_integrator.h	352;"	d
INTEGRATOR_EBI_CSR1	integrator/v3_0/src/flash.c	95;"	d	file:
INTEGRATOR_EBI_CSR1_OFFSET	integrator/v3_0/include/hal_integrator.h	346;"	d
INTEGRATOR_EBI_CSR1_OFFSET	integrator/v3_0/src/flash.c	89;"	d	file:
INTEGRATOR_EBI_CSR2	integrator/v3_0/include/hal_integrator.h	353;"	d
INTEGRATOR_EBI_CSR2	integrator/v3_0/src/flash.c	96;"	d	file:
INTEGRATOR_EBI_CSR2_OFFSET	integrator/v3_0/include/hal_integrator.h	347;"	d
INTEGRATOR_EBI_CSR2_OFFSET	integrator/v3_0/src/flash.c	90;"	d	file:
INTEGRATOR_EBI_CSR3	integrator/v3_0/include/hal_integrator.h	354;"	d
INTEGRATOR_EBI_CSR3	integrator/v3_0/src/flash.c	97;"	d	file:
INTEGRATOR_EBI_CSR3_OFFSET	integrator/v3_0/include/hal_integrator.h	348;"	d
INTEGRATOR_EBI_CSR3_OFFSET	integrator/v3_0/src/flash.c	91;"	d	file:
INTEGRATOR_EBI_LOCK	integrator/v3_0/include/hal_integrator.h	355;"	d
INTEGRATOR_EBI_LOCK	integrator/v3_0/src/flash.c	98;"	d	file:
INTEGRATOR_EBI_LOCK_OFFSET	integrator/v3_0/include/hal_integrator.h	349;"	d
INTEGRATOR_EBI_LOCK_OFFSET	integrator/v3_0/src/flash.c	92;"	d	file:
INTEGRATOR_EBI_SYNC	integrator/v3_0/include/hal_integrator.h	361;"	d
INTEGRATOR_EBI_SYNC	integrator/v3_0/src/flash.c	104;"	d	file:
INTEGRATOR_EBI_WRITE_ENABLE	integrator/v3_0/include/hal_integrator.h	360;"	d
INTEGRATOR_EBI_WRITE_ENABLE	integrator/v3_0/src/flash.c	103;"	d	file:
INTEGRATOR_EBI_WS_10	integrator/v3_0/include/hal_integrator.h	370;"	d
INTEGRATOR_EBI_WS_10	integrator/v3_0/src/flash.c	113;"	d	file:
INTEGRATOR_EBI_WS_11	integrator/v3_0/include/hal_integrator.h	371;"	d
INTEGRATOR_EBI_WS_11	integrator/v3_0/src/flash.c	114;"	d	file:
INTEGRATOR_EBI_WS_12	integrator/v3_0/include/hal_integrator.h	372;"	d
INTEGRATOR_EBI_WS_12	integrator/v3_0/src/flash.c	115;"	d	file:
INTEGRATOR_EBI_WS_13	integrator/v3_0/include/hal_integrator.h	373;"	d
INTEGRATOR_EBI_WS_13	integrator/v3_0/src/flash.c	116;"	d	file:
INTEGRATOR_EBI_WS_14	integrator/v3_0/include/hal_integrator.h	374;"	d
INTEGRATOR_EBI_WS_14	integrator/v3_0/src/flash.c	117;"	d	file:
INTEGRATOR_EBI_WS_15	integrator/v3_0/include/hal_integrator.h	375;"	d
INTEGRATOR_EBI_WS_15	integrator/v3_0/src/flash.c	118;"	d	file:
INTEGRATOR_EBI_WS_16	integrator/v3_0/include/hal_integrator.h	376;"	d
INTEGRATOR_EBI_WS_16	integrator/v3_0/src/flash.c	119;"	d	file:
INTEGRATOR_EBI_WS_17	integrator/v3_0/include/hal_integrator.h	377;"	d
INTEGRATOR_EBI_WS_17	integrator/v3_0/src/flash.c	120;"	d	file:
INTEGRATOR_EBI_WS_2	integrator/v3_0/include/hal_integrator.h	362;"	d
INTEGRATOR_EBI_WS_2	integrator/v3_0/src/flash.c	105;"	d	file:
INTEGRATOR_EBI_WS_3	integrator/v3_0/include/hal_integrator.h	363;"	d
INTEGRATOR_EBI_WS_3	integrator/v3_0/src/flash.c	106;"	d	file:
INTEGRATOR_EBI_WS_4	integrator/v3_0/include/hal_integrator.h	364;"	d
INTEGRATOR_EBI_WS_4	integrator/v3_0/src/flash.c	107;"	d	file:
INTEGRATOR_EBI_WS_5	integrator/v3_0/include/hal_integrator.h	365;"	d
INTEGRATOR_EBI_WS_5	integrator/v3_0/src/flash.c	108;"	d	file:
INTEGRATOR_EBI_WS_6	integrator/v3_0/include/hal_integrator.h	366;"	d
INTEGRATOR_EBI_WS_6	integrator/v3_0/src/flash.c	109;"	d	file:
INTEGRATOR_EBI_WS_7	integrator/v3_0/include/hal_integrator.h	367;"	d
INTEGRATOR_EBI_WS_7	integrator/v3_0/src/flash.c	110;"	d	file:
INTEGRATOR_EBI_WS_8	integrator/v3_0/include/hal_integrator.h	368;"	d
INTEGRATOR_EBI_WS_8	integrator/v3_0/src/flash.c	111;"	d	file:
INTEGRATOR_EBI_WS_9	integrator/v3_0/include/hal_integrator.h	369;"	d
INTEGRATOR_EBI_WS_9	integrator/v3_0/src/flash.c	112;"	d	file:
INTEGRATOR_FIQENABLE	integrator/v3_0/include/hal_integrator.h	90;"	d
INTEGRATOR_FIQENABLECLEAR	integrator/v3_0/include/hal_integrator.h	92;"	d
INTEGRATOR_FIQENABLESET	integrator/v3_0/include/hal_integrator.h	91;"	d
INTEGRATOR_FIQRAWSTATUS	integrator/v3_0/include/hal_integrator.h	89;"	d
INTEGRATOR_FIQSTATUS	integrator/v3_0/include/hal_integrator.h	88;"	d
INTEGRATOR_HDR0_SDRAM_BASE	integrator/v3_0/include/hal_integrator.h	62;"	d
INTEGRATOR_HDR_BASE	integrator/v3_0/include/hal_integrator.h	57;"	d
INTEGRATOR_HDR_CTRL_OFFSET	integrator/v3_0/include/hal_integrator.h	58;"	d
INTEGRATOR_HDR_CTRL_REMAP	integrator/v3_0/include/hal_integrator.h	59;"	d
INTEGRATOR_IRQCONT_BASE	integrator/v3_0/include/hal_integrator.h	76;"	d
INTEGRATOR_IRQCONT_FIQENABLE	integrator/v3_0/include/hal_integrator.h	104;"	d
INTEGRATOR_IRQCONT_FIQENABLECLEAR	integrator/v3_0/include/hal_integrator.h	106;"	d
INTEGRATOR_IRQCONT_FIQENABLESET	integrator/v3_0/include/hal_integrator.h	105;"	d
INTEGRATOR_IRQCONT_FIQRAWSTATUS	integrator/v3_0/include/hal_integrator.h	103;"	d
INTEGRATOR_IRQCONT_FIQSOFT	integrator/v3_0/include/hal_integrator.h	107;"	d
INTEGRATOR_IRQCONT_FIQSTATUS	integrator/v3_0/include/hal_integrator.h	102;"	d
INTEGRATOR_IRQCONT_IRQENABLE	integrator/v3_0/include/hal_integrator.h	96;"	d
INTEGRATOR_IRQCONT_IRQENABLECLEAR	integrator/v3_0/include/hal_integrator.h	98;"	d
INTEGRATOR_IRQCONT_IRQENABLESET	integrator/v3_0/include/hal_integrator.h	97;"	d
INTEGRATOR_IRQCONT_IRQRAWSTATUS	integrator/v3_0/include/hal_integrator.h	95;"	d
INTEGRATOR_IRQCONT_IRQSOFT	integrator/v3_0/include/hal_integrator.h	99;"	d
INTEGRATOR_IRQCONT_IRQSOFTCLEAR	integrator/v3_0/include/hal_integrator.h	101;"	d
INTEGRATOR_IRQCONT_IRQSOFTSET	integrator/v3_0/include/hal_integrator.h	100;"	d
INTEGRATOR_IRQCONT_IRQSTATUS	integrator/v3_0/include/hal_integrator.h	94;"	d
INTEGRATOR_IRQENABLE	integrator/v3_0/include/hal_integrator.h	80;"	d
INTEGRATOR_IRQENABLECLEAR	integrator/v3_0/include/hal_integrator.h	82;"	d
INTEGRATOR_IRQENABLESET	integrator/v3_0/include/hal_integrator.h	81;"	d
INTEGRATOR_IRQRAWSTATUS	integrator/v3_0/include/hal_integrator.h	79;"	d
INTEGRATOR_IRQSOFT	integrator/v3_0/include/hal_integrator.h	84;"	d
INTEGRATOR_IRQSOFTCLEAR	integrator/v3_0/include/hal_integrator.h	86;"	d
INTEGRATOR_IRQSOFTSET	integrator/v3_0/include/hal_integrator.h	85;"	d
INTEGRATOR_IRQSTATUS	integrator/v3_0/include/hal_integrator.h	78;"	d
INTEGRATOR_PCI_BASE	integrator/v3_0/include/hal_integrator.h	218;"	d
INTEGRATOR_PCI_SIZE	integrator/v3_0/include/hal_integrator.h	219;"	d
INTEGRATOR_SC_ARB	integrator/v3_0/include/hal_integrator.h	400;"	d
INTEGRATOR_SC_ARB_OFFSET	integrator/v3_0/include/hal_integrator.h	390;"	d
INTEGRATOR_SC_BASE	integrator/v3_0/include/hal_integrator.h	332;"	d
INTEGRATOR_SC_BASE	integrator/v3_0/include/hal_integrator.h	394;"	d
INTEGRATOR_SC_CTRLC	integrator/v3_0/include/hal_integrator.h	398;"	d
INTEGRATOR_SC_CTRLC_OFFSET	integrator/v3_0/include/hal_integrator.h	388;"	d
INTEGRATOR_SC_CTRLS	integrator/v3_0/include/hal_integrator.h	397;"	d
INTEGRATOR_SC_CTRLS_OFFSET	integrator/v3_0/include/hal_integrator.h	387;"	d
INTEGRATOR_SC_DEC	integrator/v3_0/include/hal_integrator.h	399;"	d
INTEGRATOR_SC_DEC_OFFSET	integrator/v3_0/include/hal_integrator.h	389;"	d
INTEGRATOR_SC_ID	integrator/v3_0/include/hal_integrator.h	395;"	d
INTEGRATOR_SC_ID_OFFSET	integrator/v3_0/include/hal_integrator.h	385;"	d
INTEGRATOR_SC_LOCK	integrator/v3_0/include/hal_integrator.h	402;"	d
INTEGRATOR_SC_LOCK_OFFSET	integrator/v3_0/include/hal_integrator.h	392;"	d
INTEGRATOR_SC_OSC	integrator/v3_0/include/hal_integrator.h	396;"	d
INTEGRATOR_SC_OSC_OFFSET	integrator/v3_0/include/hal_integrator.h	386;"	d
INTEGRATOR_SC_PCIENABLE	integrator/v3_0/include/hal_integrator.h	334;"	d
INTEGRATOR_SC_PCIENABLE	integrator/v3_0/include/hal_integrator.h	401;"	d
INTEGRATOR_SC_PCIENABLE_OFFSET	integrator/v3_0/include/hal_integrator.h	333;"	d
INTEGRATOR_SC_PCIENABLE_OFFSET	integrator/v3_0/include/hal_integrator.h	391;"	d
INTEGRATOR_TIMER0_BASE	integrator/v3_0/include/hal_integrator.h	127;"	d
INTEGRATOR_TIMER1_BASE	integrator/v3_0/include/hal_integrator.h	128;"	d
INTEGRATOR_TIMER2_BASE	integrator/v3_0/include/hal_integrator.h	129;"	d
INTEGRATOR_UART0_BASE	integrator/v3_0/include/hal_integrator.h	73;"	d
INTEGRATOR_UART1_BASE	integrator/v3_0/include/hal_integrator.h	74;"	d
INTEL_28F320S3_ID	integrator/v3_0/src/prog_flash.c	194;"	d	file:
INTEL_CLEAR_STATUS	edb7xxx/v3_0/misc/prog_flash.c	106;"	d	file:
INTEL_ERASE_CMD	edb7xxx/v3_0/misc/prog_flash.c	103;"	d	file:
INTEL_ERASE_CONFIRM	edb7xxx/v3_0/misc/prog_flash.c	104;"	d	file:
INTEL_FTYPE	integrator/v3_0/src/flash.c	128;"	d	file:
INTEL_FTYPE	integrator/v3_0/src/prog_flash.c	73;"	d	file:
INTEL_MANUF	edb7xxx/v3_0/misc/prog_flash.c	100;"	d	file:
INTEL_NAME	xscale/iq80310/v3_0/src/diag/xscale_test.c	150;"	d	file:
INTEL_PROG_CMD	edb7xxx/v3_0/misc/prog_flash.c	102;"	d	file:
INTEL_READ_STATUS	edb7xxx/v3_0/misc/prog_flash.c	105;"	d	file:
INTEL_SB_ERASE_ERROR	edb7xxx/v3_0/misc/prog_flash.c	108;"	d	file:
INTEL_SB_PROG_ERROR	edb7xxx/v3_0/misc/prog_flash.c	109;"	d	file:
INTEL_SB_WSMS	edb7xxx/v3_0/misc/prog_flash.c	107;"	d	file:
INTEL_STOP_CMD	edb7xxx/v3_0/misc/prog_flash.c	101;"	d	file:
INTERNAL_SRAM_BASE	arm9/innovator/v3_0/include/innovator.h	64;"	d
INTFUNCPTR	xscale/iq80310/v3_0/src/diag/iq80310.h	/^typedef int 		(*INTFUNCPTR) (int);$/;"	t
INTMOD	arm9/smdk2410/v3_0/include/s3c2410x.h	94;"	d
INTMR1	edb7xxx/v3_0/include/hal_edb7xxx.h	185;"	d
INTMR2	edb7xxx/v3_0/include/hal_edb7xxx.h	193;"	d
INTMR3	edb7xxx/v3_0/include/hal_edb7xxx.h	205;"	d
INTMSK	arm9/smdk2410/v3_0/include/s3c2410x.h	95;"	d
INTOFFSET	arm9/smdk2410/v3_0/include/s3c2410x.h	134;"	d
INTPND	arm9/smdk2410/v3_0/include/s3c2410x.h	97;"	d
INTSR1	edb7xxx/v3_0/include/hal_edb7xxx.h	168;"	d
INTSR1_BLINT	edb7xxx/v3_0/include/hal_edb7xxx.h	170;"	d
INTSR1_CSINT	edb7xxx/v3_0/include/hal_edb7xxx.h	173;"	d
INTSR1_EINT1	edb7xxx/v3_0/include/hal_edb7xxx.h	174;"	d
INTSR1_EINT2	edb7xxx/v3_0/include/hal_edb7xxx.h	175;"	d
INTSR1_EINT3	edb7xxx/v3_0/include/hal_edb7xxx.h	176;"	d
INTSR1_EXTFIQ	edb7xxx/v3_0/include/hal_edb7xxx.h	169;"	d
INTSR1_MCINT	edb7xxx/v3_0/include/hal_edb7xxx.h	172;"	d
INTSR1_RTCMI	edb7xxx/v3_0/include/hal_edb7xxx.h	179;"	d
INTSR1_SSEOTI	edb7xxx/v3_0/include/hal_edb7xxx.h	184;"	d
INTSR1_TC1OI	edb7xxx/v3_0/include/hal_edb7xxx.h	177;"	d
INTSR1_TC2OI	edb7xxx/v3_0/include/hal_edb7xxx.h	178;"	d
INTSR1_TINT	edb7xxx/v3_0/include/hal_edb7xxx.h	180;"	d
INTSR1_UMSINT	edb7xxx/v3_0/include/hal_edb7xxx.h	183;"	d
INTSR1_URXINT1	edb7xxx/v3_0/include/hal_edb7xxx.h	182;"	d
INTSR1_UTXINT1	edb7xxx/v3_0/include/hal_edb7xxx.h	181;"	d
INTSR1_WEINT	edb7xxx/v3_0/include/hal_edb7xxx.h	171;"	d
INTSR2	edb7xxx/v3_0/include/hal_edb7xxx.h	187;"	d
INTSR2_KBDINT	edb7xxx/v3_0/include/hal_edb7xxx.h	188;"	d
INTSR2_SS2RX	edb7xxx/v3_0/include/hal_edb7xxx.h	189;"	d
INTSR2_SS2TX	edb7xxx/v3_0/include/hal_edb7xxx.h	190;"	d
INTSR2_URXINT2	edb7xxx/v3_0/include/hal_edb7xxx.h	192;"	d
INTSR2_UTXINT2	edb7xxx/v3_0/include/hal_edb7xxx.h	191;"	d
INTSR3	edb7xxx/v3_0/include/hal_edb7xxx.h	195;"	d
INTSR3_DAIINT	edb7xxx/v3_0/include/hal_edb7xxx.h	203;"	d
INTSR3_I2SINT	edb7xxx/v3_0/include/hal_edb7xxx.h	200;"	d
INTSR3_I2SINT	edb7xxx/v3_0/include/hal_edb7xxx.h	384;"	d
INTSR3_MCPINT	edb7xxx/v3_0/include/hal_edb7xxx.h	197;"	d
INTSTR	xscale/verde/v3_0/include/hal_verde.h	425;"	d
INTSTR_READ	xscale/verde/v3_0/include/hal_verde.h	433;"	d
INTSTR_WRITE	xscale/verde/v3_0/include/hal_verde.h	/^static inline void INTSTR_WRITE(cyg_uint32 val) { _INTSTR_WRITE(val); }$/;"	f
INTSUBMSK	arm9/smdk2410/v3_0/include/s3c2410x.h	136;"	d
INT_CU_IDLE	xscale/iq80310/v3_0/src/diag/ether_test.h	265;"	d
INT_ENABLE	xscale/iq80310/v3_0/src/diag/cycduart.h	158;"	d
INT_HANDLER	xscale/iq80310/v3_0/src/diag/interrupts.c	/^} INT_HANDLER;$/;"	t	typeref:struct:__anon34	file:
INT_HANDLER	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^} INT_HANDLER;$/;"	t	typeref:struct:__anon33	file:
INT_LINE_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	377;"	d
INT_LOOP_BACK	xscale/iq80310/v3_0/src/diag/ether_test.h	290;"	d
INT_PIN_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	378;"	d
INVALID_FTYPE	integrator/v3_0/src/flash.c	125;"	d	file:
INVALID_FTYPE	integrator/v3_0/src/prog_flash.c	70;"	d	file:
IN_CSR1_REG	arm9/smdk2410/v3_0/include/s3c2410x.h	345;"	d
IN_CSR2_REG	arm9/smdk2410/v3_0/include/s3c2410x.h	346;"	d
IOBR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	260;"	d
IOBR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	304;"	d
IOCR_CT0G	aeb/v3_0/src/aeb_misc.c	84;"	d	file:
IOCR_CT0G_EXTERNAL	aeb/v3_0/src/aeb_misc.c	85;"	d	file:
IOCR_CT0G_HIGH	aeb/v3_0/src/aeb_misc.c	88;"	d	file:
IOCR_CT0G_LOW	aeb/v3_0/src/aeb_misc.c	87;"	d	file:
IOCR_CT0G_PWM0	aeb/v3_0/src/aeb_misc.c	86;"	d	file:
IOCR_CT1G	aeb/v3_0/src/aeb_misc.c	90;"	d	file:
IOCR_CT1G_EXTERNAL	aeb/v3_0/src/aeb_misc.c	91;"	d	file:
IOCR_CT1G_HIGH	aeb/v3_0/src/aeb_misc.c	94;"	d	file:
IOCR_CT1G_LOW	aeb/v3_0/src/aeb_misc.c	93;"	d	file:
IOCR_CT1G_PWM0	aeb/v3_0/src/aeb_misc.c	92;"	d	file:
IOCR_CT2G	aeb/v3_0/src/aeb_misc.c	96;"	d	file:
IOCR_CT2G_EXTERNAL	aeb/v3_0/src/aeb_misc.c	97;"	d	file:
IOCR_CT2G_HIGH	aeb/v3_0/src/aeb_misc.c	100;"	d	file:
IOCR_CT2G_LOW	aeb/v3_0/src/aeb_misc.c	99;"	d	file:
IOCR_CT2G_PWM0	aeb/v3_0/src/aeb_misc.c	98;"	d	file:
IOLR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	261;"	d
IOLR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	305;"	d
IOP310_SERIAL_PORT_A	xscale/iop310/v3_0/include/hal_iop310.h	64;"	d
IOP310_SERIAL_PORT_B	xscale/iop310/v3_0/include/hal_iop310.h	65;"	d
IO_BASE	lpc24xx/ea2468/v3_0/src/ea2468_misc.c	81;"	d	file:
IO_BASE_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	358;"	d
IO_BASE_UPPER_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	373;"	d
IO_LA_END	edb7xxx/v3_0/include/hal_platform_setup.h	126;"	d
IO_LA_START	edb7xxx/v3_0/include/hal_platform_setup.h	125;"	d
IO_LIMIT_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	359;"	d
IO_LIMIT_UPPER_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	374;"	d
IO_PA	edb7xxx/v3_0/include/hal_platform_setup.h	127;"	d
IO_READ	integrator/v3_0/src/hal_diag.c	101;"	d	file:
IO_WRITE	integrator/v3_0/src/hal_diag.c	102;"	d	file:
IP	arch/v3_0/include/arm_stub.h	/^    R8, R9, R10, FP, IP, SP, LR, PC,$/;"	e	enum:regnames
IPAQ_CF2_CTRL	sa11x0/ipaq/v3_0/include/ipaq.h	152;"	d
IPAQ_CF_CTRL	sa11x0/ipaq/v3_0/include/ipaq.h	151;"	d
IPAQ_CF_CTRL_APOE	sa11x0/ipaq/v3_0/include/ipaq.h	164;"	d
IPAQ_CF_CTRL_APOE_DISABLE	sa11x0/ipaq/v3_0/include/ipaq.h	166;"	d
IPAQ_CF_CTRL_APOE_ENABLE	sa11x0/ipaq/v3_0/include/ipaq.h	165;"	d
IPAQ_CF_CTRL_CFE	sa11x0/ipaq/v3_0/include/ipaq.h	167;"	d
IPAQ_CF_CTRL_RESET	sa11x0/ipaq/v3_0/include/ipaq.h	161;"	d
IPAQ_CF_CTRL_RESET_DISABLE	sa11x0/ipaq/v3_0/include/ipaq.h	163;"	d
IPAQ_CF_CTRL_RESET_ENABLE	sa11x0/ipaq/v3_0/include/ipaq.h	162;"	d
IPAQ_CF_CTRL_SOE	sa11x0/ipaq/v3_0/include/ipaq.h	168;"	d
IPAQ_CF_CTRL_SOE_DISABLE	sa11x0/ipaq/v3_0/include/ipaq.h	170;"	d
IPAQ_CF_CTRL_SOE_ENABLE	sa11x0/ipaq/v3_0/include/ipaq.h	169;"	d
IPAQ_CF_CTRL_SSP	sa11x0/ipaq/v3_0/include/ipaq.h	171;"	d
IPAQ_CF_CTRL_V12	sa11x0/ipaq/v3_0/include/ipaq.h	160;"	d
IPAQ_CF_CTRL_V3	sa11x0/ipaq/v3_0/include/ipaq.h	156;"	d
IPAQ_CF_CTRL_V3_DISABLE	sa11x0/ipaq/v3_0/include/ipaq.h	158;"	d
IPAQ_CF_CTRL_V3_ENABLE	sa11x0/ipaq/v3_0/include/ipaq.h	157;"	d
IPAQ_CF_CTRL_V5	sa11x0/ipaq/v3_0/include/ipaq.h	153;"	d
IPAQ_CF_CTRL_V5_DISABLE	sa11x0/ipaq/v3_0/include/ipaq.h	155;"	d
IPAQ_CF_CTRL_V5_ENABLE	sa11x0/ipaq/v3_0/include/ipaq.h	154;"	d
IPAQ_CF_CTRL_VCC	sa11x0/ipaq/v3_0/include/ipaq.h	159;"	d
IPHPR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	386;"	d
IPHPR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	430;"	d
IPTPR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	387;"	d
IPTPR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	431;"	d
IQ80321_BATTERY_CHARGE	xscale/iq80321/v3_0/include/iq80321.h	99;"	d
IQ80321_BATTERY_DISCHARGE	xscale/iq80321/v3_0/include/iq80321.h	101;"	d
IQ80321_BATTERY_ENABLE	xscale/iq80321/v3_0/include/iq80321.h	100;"	d
IQ80321_BATTERY_NOT_PRESENT	xscale/iq80321/v3_0/include/iq80321.h	98;"	d
IQ80321_BATTERY_STATUS	xscale/iq80321/v3_0/include/iq80321.h	103;"	d
IQ80321_BATTERY_STATUS_ADDR	xscale/iq80321/v3_0/include/iq80321.h	66;"	d
IQ80321_DISPLAY_LEFT_ADDR	xscale/iq80321/v3_0/include/iq80321.h	64;"	d
IQ80321_DISPLAY_RIGHT_ADDR	xscale/iq80321/v3_0/include/iq80321.h	63;"	d
IQ80321_FLASH_ADDR	xscale/iq80321/v3_0/include/iq80321.h	61;"	d
IQ80321_GBE_GPIO_PIN	xscale/iq80321/v3_0/include/iq80321.h	83;"	d
IQ80321_ROTARY_SWITCH_ADDR	xscale/iq80321/v3_0/include/iq80321.h	65;"	d
IQ80321_UART_ADDR	xscale/iq80321/v3_0/include/iq80321.h	62;"	d
IRQ	arch/v3_0/src/vectors.S	/^IRQ:$/;"	l
IRQ	gps4020/v3_0/support/download/gps4020_start.S	/^IRQ:                        \/\/ 0x38$/;"	l
IRQ_10T	arch/v3_0/src/vectors.S	/^IRQ_10T:$/;"	l
IRQ_15A	arch/v3_0/src/vectors.S	/^IRQ_15A:$/;"	l
IRQ_encoded	gps4020/v3_0/include/gps4020.h	/^    unsigned long IRQ_encoded;$/;"	m	struct:_gps4020_intc
IRQ_status	gps4020/v3_0/include/gps4020.h	/^    unsigned long IRQ_status;$/;"	m	struct:_gps4020_intc
ISAR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	202;"	d
ISAR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	474;"	d
ISAR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	518;"	d
ISR_ACK	xscale/iop310/v3_0/include/hal_iop310.h	191;"	d
ISR_ACK	xscale/verde/v3_0/include/hal_verde.h	341;"	d
ISR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	189;"	d
ISR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	473;"	d
ISR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	517;"	d
ISR_ARB	xscale/iop310/v3_0/include/hal_iop310.h	195;"	d
ISR_ARB	xscale/verde/v3_0/include/hal_verde.h	345;"	d
ISR_BUSBUSY	xscale/iop310/v3_0/include/hal_iop310.h	193;"	d
ISR_BUSBUSY	xscale/verde/v3_0/include/hal_verde.h	343;"	d
ISR_BUSY	xscale/iop310/v3_0/include/hal_iop310.h	192;"	d
ISR_BUSY	xscale/verde/v3_0/include/hal_verde.h	342;"	d
ISR_EMPTY	xscale/iop310/v3_0/include/hal_iop310.h	196;"	d
ISR_EMPTY	xscale/verde/v3_0/include/hal_verde.h	346;"	d
ISR_ERROR	xscale/iop310/v3_0/include/hal_iop310.h	200;"	d
ISR_ERROR	xscale/verde/v3_0/include/hal_verde.h	350;"	d
ISR_FULL	xscale/iop310/v3_0/include/hal_iop310.h	197;"	d
ISR_FULL	xscale/verde/v3_0/include/hal_verde.h	347;"	d
ISR_GCALL	xscale/iop310/v3_0/include/hal_iop310.h	198;"	d
ISR_GCALL	xscale/verde/v3_0/include/hal_verde.h	348;"	d
ISR_REG	xscale/iop310/v3_0/include/hal_iop310.h	537;"	d
ISR_RWMODE	xscale/iop310/v3_0/include/hal_iop310.h	190;"	d
ISR_RWMODE	xscale/verde/v3_0/include/hal_verde.h	340;"	d
ISR_Rx	cma230/v3_0/src/hal_diag.c	149;"	d	file:
ISR_Rx	xscale/iop310/v3_0/src/hal_diag.c	130;"	d	file:
ISR_SADDR	xscale/iop310/v3_0/include/hal_iop310.h	199;"	d
ISR_SADDR	xscale/verde/v3_0/include/hal_verde.h	349;"	d
ISR_STOP	xscale/iop310/v3_0/include/hal_iop310.h	194;"	d
ISR_STOP	xscale/verde/v3_0/include/hal_verde.h	344;"	d
ISR_Tx	cma230/v3_0/src/hal_diag.c	148;"	d	file:
ISR_Tx	xscale/iop310/v3_0/src/hal_diag.c	129;"	d	file:
IS_THUMB_ADDR	arch/v3_0/src/arm_stub.c	81;"	d	file:
IXDP425_IS_PCI_IO	xscale/ixp425/v3_0/include/var_io.h	167;"	d
IXDP425_IS_PCI_IO	xscale/ixp425/v3_0/include/var_io.h	169;"	d
IXDP425_LED_BASE	xscale/ixdp425/v3_0/include/ixdp425.h	69;"	d
IXDP425_LED_DATA	xscale/ixdp425/v3_0/include/ixdp425.h	71;"	d
IXDP425_LED_SIZE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_EXP 2, IXDP425_LED_SIZE,      0, 0, 0, 0   \/\/ LED$/;"	v
IXDP425_LED_SIZE	xscale/ixdp425/v3_0/include/ixdp425.h	70;"	d
IXDP_FLASH_BASE	xscale/grg/v3_0/include/grg.h	69;"	d
IXDP_FLASH_BASE	xscale/ixdp425/v3_0/include/ixdp425.h	73;"	d
IXDP_FLASH_DC_BASE	xscale/grg/v3_0/include/grg.h	71;"	d
IXDP_FLASH_DC_BASE	xscale/grg/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_EXP_V 0, IXDP_FLASH_DC_BASE, IXDP_FLASH_SIZE, 1, 0, 0, 1  \/\/ data coherent flash$/;"	v
IXDP_FLASH_DC_BASE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_EXP_V 0, IXDP_FLASH_DC_BASE, IXDP_FLASH_SIZE, 1, 0, 0, 1  \/\/ data coherent flash$/;"	v
IXDP_FLASH_DC_BASE	xscale/ixdp425/v3_0/include/ixdp425.h	75;"	d
IXDP_FLASH_SIZE	xscale/grg/v3_0/include/grg.h	70;"	d
IXDP_FLASH_SIZE	xscale/grg/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_EXP 0, IXDP_FLASH_SIZE,       1, 0, 0, 0   \/\/ Flash$/;"	v
IXDP_FLASH_SIZE	xscale/grg/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_EXP_V 0, IXDP_FLASH_DC_BASE, IXDP_FLASH_SIZE, 1, 0, 0, 1  \/\/ data coherent flash$/;"	v
IXDP_FLASH_SIZE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_EXP 0, IXDP_FLASH_SIZE,       1, 0, 0, 0   \/\/ Flash$/;"	v
IXDP_FLASH_SIZE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_EXP_V 0, IXDP_FLASH_DC_BASE, IXDP_FLASH_SIZE, 1, 0, 0, 1  \/\/ data coherent flash$/;"	v
IXDP_FLASH_SIZE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        IXP_MAP_EXP_V 0, IXDP_FLASH_UNCACHED_BASE, IXDP_FLASH_SIZE, 0, 0, 0, 0  \/\/ uncached flash$/;"	v
IXDP_FLASH_SIZE	xscale/ixdp425/v3_0/include/ixdp425.h	74;"	d
IXDP_FLASH_UNCACHED_BASE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        IXP_MAP_EXP_V 0, IXDP_FLASH_UNCACHED_BASE, IXDP_FLASH_SIZE, 0, 0, 0, 0  \/\/ uncached flash$/;"	v
IXDP_FLASH_UNCACHED_BASE	xscale/ixdp425/v3_0/include/ixdp425.h	76;"	d
IXP425_EXP_CFG_BASE	xscale/grg/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_IO	IXP425_EXP_CFG_BASE,     IXP425_EXP_CFG_SIZE$/;"	v
IXP425_EXP_CFG_BASE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_IO	IXP425_EXP_CFG_BASE,     IXP425_EXP_CFG_SIZE$/;"	v
IXP425_EXP_CFG_BASE	xscale/ixp425/v3_0/include/hal_ixp425.h	173;"	d
IXP425_EXP_CFG_SIZE	xscale/ixp425/v3_0/include/hal_ixp425.h	174;"	d
IXP425_EXP_CNFG0	xscale/ixp425/v3_0/include/hal_ixp425.h	185;"	d
IXP425_EXP_CNFG1	xscale/ixp425/v3_0/include/hal_ixp425.h	186;"	d
IXP425_EXP_CS0	xscale/ixp425/v3_0/include/hal_ixp425.h	177;"	d
IXP425_EXP_CS0_INIT	xscale/grg/v3_0/include/grg.h	74;"	d
IXP425_EXP_CS0_INIT	xscale/ixdp425/v3_0/include/ixdp425.h	79;"	d
IXP425_EXP_CS0_INIT	xscale/prpmc1100/v3_0/include/prpmc1100.h	68;"	d
IXP425_EXP_CS1	xscale/ixp425/v3_0/include/hal_ixp425.h	178;"	d
IXP425_EXP_CS2	xscale/ixp425/v3_0/include/hal_ixp425.h	179;"	d
IXP425_EXP_CS2_INIT	xscale/ixdp425/v3_0/include/ixdp425.h	84;"	d
IXP425_EXP_CS3	xscale/ixp425/v3_0/include/hal_ixp425.h	180;"	d
IXP425_EXP_CS4	xscale/ixp425/v3_0/include/hal_ixp425.h	181;"	d
IXP425_EXP_CS5	xscale/ixp425/v3_0/include/hal_ixp425.h	182;"	d
IXP425_EXP_CS6	xscale/ixp425/v3_0/include/hal_ixp425.h	183;"	d
IXP425_EXP_CS7	xscale/ixp425/v3_0/include/hal_ixp425.h	184;"	d
IXP425_EXP_CS_BASE	xscale/ixp425/v3_0/include/hal_ixp425.h	175;"	d
IXP425_EXP_CS_SIZE	xscale/ixp425/v3_0/include/hal_ixp425.h	176;"	d
IXP425_GPCLKR	xscale/ixp425/v3_0/include/hal_ixp425.h	250;"	d
IXP425_GPINR	xscale/ixp425/v3_0/include/hal_ixp425.h	246;"	d
IXP425_GPIO_CFG_BASE	xscale/ixp425/v3_0/include/hal_ixp425.h	243;"	d
IXP425_GPISR	xscale/ixp425/v3_0/include/hal_ixp425.h	247;"	d
IXP425_GPIT1R	xscale/ixp425/v3_0/include/hal_ixp425.h	248;"	d
IXP425_GPIT2R	xscale/ixp425/v3_0/include/hal_ixp425.h	249;"	d
IXP425_GPOER	xscale/ixp425/v3_0/include/hal_ixp425.h	245;"	d
IXP425_GPOUTR	xscale/ixp425/v3_0/include/hal_ixp425.h	244;"	d
IXP425_INTR_CFG_BASE	xscale/ixp425/v3_0/include/hal_ixp425.h	280;"	d
IXP425_INTR_EN	xscale/ixp425/v3_0/include/hal_ixp425.h	282;"	d
IXP425_INTR_FIQ_ENC_ST	xscale/ixp425/v3_0/include/hal_ixp425.h	288;"	d
IXP425_INTR_FIQ_ST	xscale/ixp425/v3_0/include/hal_ixp425.h	285;"	d
IXP425_INTR_IRQ_ENC_ST	xscale/ixp425/v3_0/include/hal_ixp425.h	287;"	d
IXP425_INTR_IRQ_ST	xscale/ixp425/v3_0/include/hal_ixp425.h	284;"	d
IXP425_INTR_PRTY	xscale/ixp425/v3_0/include/hal_ixp425.h	286;"	d
IXP425_INTR_SEL	xscale/ixp425/v3_0/include/hal_ixp425.h	283;"	d
IXP425_INTR_ST	xscale/ixp425/v3_0/include/hal_ixp425.h	281;"	d
IXP425_MISC_CFG_BASE	xscale/grg/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_IO	IXP425_MISC_CFG_BASE,    IXP425_MISC_CFG_SIZE$/;"	v
IXP425_MISC_CFG_BASE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_IO	IXP425_MISC_CFG_BASE,    IXP425_MISC_CFG_SIZE$/;"	v
IXP425_MISC_CFG_BASE	xscale/ixp425/v3_0/include/hal_ixp425.h	65;"	d
IXP425_MISC_CFG_SIZE	xscale/ixp425/v3_0/include/hal_ixp425.h	66;"	d
IXP425_NUM_UARTS	xscale/ixp425/v3_0/src/ixp425_diag.c	69;"	d	file:
IXP425_NUM_UARTS	xscale/ixp425/v3_0/src/ixp425_diag.c	71;"	d	file:
IXP425_NUM_UARTS	xscale/ixp425/v3_0/src/ixp425_diag.c	73;"	d	file:
IXP425_OST_CFG_BASE	xscale/ixp425/v3_0/include/hal_ixp425.h	292;"	d
IXP425_OST_STS	xscale/ixp425/v3_0/include/hal_ixp425.h	301;"	d
IXP425_OST_TIM0	xscale/ixp425/v3_0/include/hal_ixp425.h	294;"	d
IXP425_OST_TIM0_RL	xscale/ixp425/v3_0/include/hal_ixp425.h	295;"	d
IXP425_OST_TIM1	xscale/ixp425/v3_0/include/hal_ixp425.h	296;"	d
IXP425_OST_TIM1_RL	xscale/ixp425/v3_0/include/hal_ixp425.h	297;"	d
IXP425_OST_TS	xscale/ixp425/v3_0/include/hal_ixp425.h	293;"	d
IXP425_OST_WDOG	xscale/ixp425/v3_0/include/hal_ixp425.h	298;"	d
IXP425_OST_WDOG_ENA	xscale/ixp425/v3_0/include/hal_ixp425.h	299;"	d
IXP425_OST_WDOG_KEY	xscale/ixp425/v3_0/include/hal_ixp425.h	300;"	d
IXP425_PCI_AHBDOORBELL	xscale/ixp425/v3_0/include/hal_ixp425.h	86;"	d
IXP425_PCI_AHBIOBASE	xscale/ixp425/v3_0/include/hal_ixp425.h	84;"	d
IXP425_PCI_AHBMEMBASE	xscale/ixp425/v3_0/include/hal_ixp425.h	83;"	d
IXP425_PCI_ATPDMA0_AHBADDR	xscale/ixp425/v3_0/include/hal_ixp425.h	88;"	d
IXP425_PCI_ATPDMA0_LENGTH	xscale/ixp425/v3_0/include/hal_ixp425.h	90;"	d
IXP425_PCI_ATPDMA0_PCIADDR	xscale/ixp425/v3_0/include/hal_ixp425.h	89;"	d
IXP425_PCI_ATPDMA1_AHBADDR	xscale/ixp425/v3_0/include/hal_ixp425.h	91;"	d
IXP425_PCI_ATPDMA1_LENGTH	xscale/ixp425/v3_0/include/hal_ixp425.h	93;"	d
IXP425_PCI_ATPDMA1_PCIADDR	xscale/ixp425/v3_0/include/hal_ixp425.h	92;"	d
IXP425_PCI_CFG_BASE	xscale/grg/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_IO	IXP425_PCI_CFG_BASE,     IXP425_PCI_CFG_SIZE$/;"	v
IXP425_PCI_CFG_BASE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_IO	IXP425_PCI_CFG_BASE,     IXP425_PCI_CFG_SIZE$/;"	v
IXP425_PCI_CFG_BASE	xscale/ixp425/v3_0/include/hal_ixp425.h	70;"	d
IXP425_PCI_CFG_SIZE	xscale/ixp425/v3_0/include/hal_ixp425.h	71;"	d
IXP425_PCI_CRP_AD_CPE	xscale/ixp425/v3_0/include/hal_ixp425.h	76;"	d
IXP425_PCI_CRP_RDATA	xscale/ixp425/v3_0/include/hal_ixp425.h	78;"	d
IXP425_PCI_CRP_WDATA	xscale/ixp425/v3_0/include/hal_ixp425.h	77;"	d
IXP425_PCI_CSR	xscale/ixp425/v3_0/include/hal_ixp425.h	79;"	d
IXP425_PCI_DMACTRL	xscale/ixp425/v3_0/include/hal_ixp425.h	82;"	d
IXP425_PCI_INTEN	xscale/ixp425/v3_0/include/hal_ixp425.h	81;"	d
IXP425_PCI_IRQ_LINES	xscale/grg/v3_0/src/grg_pci.c	72;"	d	file:
IXP425_PCI_IRQ_LINES	xscale/ixdp425/v3_0/src/ixdp425_pci.c	71;"	d	file:
IXP425_PCI_IRQ_LINES	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	72;"	d	file:
IXP425_PCI_ISR	xscale/ixp425/v3_0/include/hal_ixp425.h	80;"	d
IXP425_PCI_MAX_DEV	xscale/grg/v3_0/src/grg_pci.c	71;"	d	file:
IXP425_PCI_MAX_DEV	xscale/ixdp425/v3_0/src/ixdp425_pci.c	70;"	d	file:
IXP425_PCI_MAX_DEV	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	71;"	d	file:
IXP425_PCI_NP_AD	xscale/ixp425/v3_0/include/hal_ixp425.h	72;"	d
IXP425_PCI_NP_CBE	xscale/ixp425/v3_0/include/hal_ixp425.h	73;"	d
IXP425_PCI_NP_RDATA	xscale/ixp425/v3_0/include/hal_ixp425.h	75;"	d
IXP425_PCI_NP_WDATA	xscale/ixp425/v3_0/include/hal_ixp425.h	74;"	d
IXP425_PCI_PCIDOORBELL	xscale/ixp425/v3_0/include/hal_ixp425.h	87;"	d
IXP425_PCI_PCIMEMBASE	xscale/ixp425/v3_0/include/hal_ixp425.h	85;"	d
IXP425_PCI_PTADMA0_AHBADDR	xscale/ixp425/v3_0/include/hal_ixp425.h	94;"	d
IXP425_PCI_PTADMA0_LENGTH	xscale/ixp425/v3_0/include/hal_ixp425.h	96;"	d
IXP425_PCI_PTADMA0_PCIADDR	xscale/ixp425/v3_0/include/hal_ixp425.h	95;"	d
IXP425_PCI_PTADMA1_AHBADDR	xscale/ixp425/v3_0/include/hal_ixp425.h	97;"	d
IXP425_PCI_PTADMA1_LENGTH	xscale/ixp425/v3_0/include/hal_ixp425.h	99;"	d
IXP425_PCI_PTADMA1_PCIADDR	xscale/ixp425/v3_0/include/hal_ixp425.h	98;"	d
IXP425_PCI_WINDOW_BASE	xscale/grg/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_IO      IXP425_PCI_WINDOW_BASE,  IXP425_PCI_WINDOW_SIZE$/;"	v
IXP425_PCI_WINDOW_BASE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_IO      IXP425_PCI_WINDOW_BASE,  IXP425_PCI_WINDOW_SIZE$/;"	v
IXP425_PCI_WINDOW_BASE	xscale/ixp425/v3_0/include/hal_ixp425.h	59;"	d
IXP425_PCI_WINDOW_SIZE	xscale/ixp425/v3_0/include/hal_ixp425.h	60;"	d
IXP425_QMGR_BASE	xscale/grg/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_IO      IXP425_QMGR_BASE,        IXP425_QMGR_SIZE$/;"	v
IXP425_QMGR_BASE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_IO      IXP425_QMGR_BASE,        IXP425_QMGR_SIZE$/;"	v
IXP425_QMGR_BASE	xscale/ixp425/v3_0/include/hal_ixp425.h	62;"	d
IXP425_QMGR_SIZE	xscale/ixp425/v3_0/include/hal_ixp425.h	63;"	d
IXP425_SDRAM_CFG_BASE	xscale/grg/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_IO	IXP425_SDRAM_CFG_BASE,   IXP425_SDRAM_CFG_SIZE$/;"	v
IXP425_SDRAM_CFG_BASE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_IO	IXP425_SDRAM_CFG_BASE,   IXP425_SDRAM_CFG_SIZE$/;"	v
IXP425_SDRAM_CFG_BASE	xscale/ixp425/v3_0/include/hal_ixp425.h	146;"	d
IXP425_SDRAM_CFG_SIZE	xscale/ixp425/v3_0/include/hal_ixp425.h	147;"	d
IXP425_SDRAM_CONFIG	xscale/ixp425/v3_0/include/hal_ixp425.h	148;"	d
IXP425_SDRAM_CONFIG_INIT	xscale/grg/v3_0/include/grg.h	78;"	d
IXP425_SDRAM_CONFIG_INIT	xscale/ixdp425/v3_0/include/ixdp425.h	88;"	d
IXP425_SDRAM_CONFIG_INIT	xscale/prpmc1100/v3_0/include/prpmc1100.h	78;"	d
IXP425_SDRAM_IR	xscale/ixp425/v3_0/include/hal_ixp425.h	150;"	d
IXP425_SDRAM_REFRESH	xscale/ixp425/v3_0/include/hal_ixp425.h	149;"	d
IXP425_SDRAM_REFRESH_CNT	xscale/grg/v3_0/include/grg.h	79;"	d
IXP425_SDRAM_REFRESH_CNT	xscale/ixdp425/v3_0/include/ixdp425.h	89;"	d
IXP425_SDRAM_REFRESH_CNT	xscale/prpmc1100/v3_0/include/prpmc1100.h	79;"	d
IXP425_SDRAM_SET_MODE_CMD	xscale/grg/v3_0/include/grg.h	80;"	d
IXP425_SDRAM_SET_MODE_CMD	xscale/ixdp425/v3_0/include/ixdp425.h	90;"	d
IXP425_SDRAM_SET_MODE_CMD	xscale/prpmc1100/v3_0/include/prpmc1100.h	80;"	d
IXP_MAP_EXP	xscale/grg/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_EXP 0, IXDP_FLASH_SIZE,       1, 0, 0, 0   \/\/ Flash$/;"	v
IXP_MAP_EXP	xscale/grg/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_EXP 4, (1 << 20),             0, 0, 0, 0   \/\/ NPE use$/;"	v
IXP_MAP_EXP	xscale/grg/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_EXP 5, (1 << 20),             0, 0, 0, 0   \/\/ NPE use$/;"	v
IXP_MAP_EXP	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_EXP 0, IXDP_FLASH_SIZE,       1, 0, 0, 0   \/\/ Flash$/;"	v
IXP_MAP_EXP	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_EXP 2, IXDP425_LED_SIZE,      0, 0, 0, 0   \/\/ LED$/;"	v
IXP_MAP_EXP	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_EXP 4, (1 << 20),             0, 0, 0, 0   \/\/ NPE use$/;"	v
IXP_MAP_EXP	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_EXP 5, (1 << 20),             0, 0, 0, 0   \/\/ NPE use$/;"	v
IXP_MAP_EXP_V	xscale/grg/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_EXP_V 0, IXDP_FLASH_DC_BASE, IXDP_FLASH_SIZE, 1, 0, 0, 1  \/\/ data coherent flash$/;"	v
IXP_MAP_EXP_V	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_EXP_V 0, IXDP_FLASH_DC_BASE, IXDP_FLASH_SIZE, 1, 0, 0, 1  \/\/ data coherent flash$/;"	v
IXP_MAP_EXP_V	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        IXP_MAP_EXP_V 0, IXDP_FLASH_UNCACHED_BASE, IXDP_FLASH_SIZE, 0, 0, 0, 0  \/\/ uncached flash$/;"	v
I_bit	xscale/cores/v3_0/src/xscale_stub.c	240;"	d	file:
IntMaskDma0	snds/v3_0/src/ks32c5000.h	105;"	d
IntMaskDma0	snds/v3_0/src/ks32c5000.h	96;"	d
IntMaskDma1	snds/v3_0/src/ks32c5000.h	106;"	d
IntMaskDma1	snds/v3_0/src/ks32c5000.h	97;"	d
IntMaskEtherBDMARx	snds/v3_0/src/ks32c5000.h	115;"	d
IntMaskEtherBDMATx	snds/v3_0/src/ks32c5000.h	114;"	d
IntMaskEtherMacRx	snds/v3_0/src/ks32c5000.h	117;"	d
IntMaskEtherMacTx	snds/v3_0/src/ks32c5000.h	116;"	d
IntMaskExt0	snds/v3_0/src/ks32c5000.h	85;"	d
IntMaskExt1	snds/v3_0/src/ks32c5000.h	86;"	d
IntMaskExt2	snds/v3_0/src/ks32c5000.h	87;"	d
IntMaskExt3	snds/v3_0/src/ks32c5000.h	88;"	d
IntMaskGlobal	snds/v3_0/src/ks32c5000.h	119;"	d
IntMaskHDLCA	snds/v3_0/src/ks32c5000.h	100;"	d
IntMaskHDLCARx	snds/v3_0/src/ks32c5000.h	110;"	d
IntMaskHDLCATx	snds/v3_0/src/ks32c5000.h	109;"	d
IntMaskHDLCB	snds/v3_0/src/ks32c5000.h	101;"	d
IntMaskHDLCBRx	snds/v3_0/src/ks32c5000.h	112;"	d
IntMaskHDLCBTx	snds/v3_0/src/ks32c5000.h	111;"	d
IntMaskI2C	snds/v3_0/src/ks32c5000.h	118;"	d
IntMaskTimer0	snds/v3_0/src/ks32c5000.h	107;"	d
IntMaskTimer0	snds/v3_0/src/ks32c5000.h	98;"	d
IntMaskTimer1	snds/v3_0/src/ks32c5000.h	108;"	d
IntMaskTimer1	snds/v3_0/src/ks32c5000.h	99;"	d
IntMaskUart0Err	snds/v3_0/src/ks32c5000.h	92;"	d
IntMaskUart0Rx	snds/v3_0/src/ks32c5000.h	90;"	d
IntMaskUart0Tx	snds/v3_0/src/ks32c5000.h	89;"	d
IntMaskUart1Err	snds/v3_0/src/ks32c5000.h	95;"	d
IntMaskUart1Rx	snds/v3_0/src/ks32c5000.h	104;"	d
IntMaskUart1Rx	snds/v3_0/src/ks32c5000.h	94;"	d
IntMaskUart1Tx	snds/v3_0/src/ks32c5000.h	103;"	d
IntMaskUart1Tx	snds/v3_0/src/ks32c5000.h	93;"	d
Integrator_Flash	integrator/v3_0/src/flash.c	/^tFlash Integrator_Flash[2] = {$/;"	v
Integrator_Flash	integrator/v3_0/src/prog_flash.c	/^tFlash Integrator_Flash[2] =$/;"	v
KBAck	arm9/aaed2000/v3_0/src/kbd_drvr.c	82;"	d	file:
KBAck	edb7xxx/v3_0/src/lcd_support.c	769;"	d	file:
KBAck	xscale/picasso/v3_0/src/vga_support.c	826;"	d	file:
KBAck	xscale/uE250/v3_0/src/vga_support.c	826;"	d	file:
KBAlt	arm9/aaed2000/v3_0/src/kbd_drvr.c	78;"	d	file:
KBAlt	edb7xxx/v3_0/src/lcd_support.c	765;"	d	file:
KBAlt	xscale/picasso/v3_0/src/vga_support.c	822;"	d	file:
KBAlt	xscale/uE250/v3_0/src/vga_support.c	822;"	d	file:
KBAltL	arm9/aaed2000/v3_0/src/kbd_drvr.c	88;"	d	file:
KBAltL	edb7xxx/v3_0/src/lcd_support.c	775;"	d	file:
KBAltL	xscale/picasso/v3_0/src/vga_support.c	832;"	d	file:
KBAltL	xscale/uE250/v3_0/src/vga_support.c	832;"	d	file:
KBAltR	arm9/aaed2000/v3_0/src/kbd_drvr.c	89;"	d	file:
KBAltR	edb7xxx/v3_0/src/lcd_support.c	776;"	d	file:
KBAltR	xscale/picasso/v3_0/src/vga_support.c	833;"	d	file:
KBAltR	xscale/uE250/v3_0/src/vga_support.c	833;"	d	file:
KBArrowDown	arm9/aaed2000/v3_0/src/kbd_drvr.c	96;"	d	file:
KBArrowDown	edb7xxx/v3_0/src/lcd_support.c	783;"	d	file:
KBArrowDown	xscale/picasso/v3_0/src/vga_support.c	840;"	d	file:
KBArrowDown	xscale/uE250/v3_0/src/vga_support.c	840;"	d	file:
KBArrowLeft	arm9/aaed2000/v3_0/src/kbd_drvr.c	95;"	d	file:
KBArrowLeft	edb7xxx/v3_0/src/lcd_support.c	782;"	d	file:
KBArrowLeft	xscale/picasso/v3_0/src/vga_support.c	839;"	d	file:
KBArrowLeft	xscale/uE250/v3_0/src/vga_support.c	839;"	d	file:
KBArrowRight	arm9/aaed2000/v3_0/src/kbd_drvr.c	94;"	d	file:
KBArrowRight	edb7xxx/v3_0/src/lcd_support.c	781;"	d	file:
KBArrowRight	xscale/picasso/v3_0/src/vga_support.c	838;"	d	file:
KBArrowRight	xscale/uE250/v3_0/src/vga_support.c	838;"	d	file:
KBArrowUp	arm9/aaed2000/v3_0/src/kbd_drvr.c	93;"	d	file:
KBArrowUp	edb7xxx/v3_0/src/lcd_support.c	780;"	d	file:
KBArrowUp	xscale/picasso/v3_0/src/vga_support.c	837;"	d	file:
KBArrowUp	xscale/uE250/v3_0/src/vga_support.c	837;"	d	file:
KBCMDPORT	edb7xxx/v3_0/src/lcd_support.c	742;"	d	file:
KBCMDPORT	xscale/picasso/v3_0/src/vga_support.c	798;"	d	file:
KBCMDPORT	xscale/uE250/v3_0/src/vga_support.c	798;"	d	file:
KBCapsLock	arm9/aaed2000/v3_0/src/kbd_drvr.c	90;"	d	file:
KBCapsLock	edb7xxx/v3_0/src/lcd_support.c	777;"	d	file:
KBCapsLock	xscale/picasso/v3_0/src/vga_support.c	834;"	d	file:
KBCapsLock	xscale/uE250/v3_0/src/vga_support.c	834;"	d	file:
KBCtrl	arm9/aaed2000/v3_0/src/kbd_drvr.c	77;"	d	file:
KBCtrl	edb7xxx/v3_0/src/lcd_support.c	764;"	d	file:
KBCtrl	xscale/picasso/v3_0/src/vga_support.c	821;"	d	file:
KBCtrl	xscale/uE250/v3_0/src/vga_support.c	821;"	d	file:
KBCtrlL	arm9/aaed2000/v3_0/src/kbd_drvr.c	86;"	d	file:
KBCtrlL	edb7xxx/v3_0/src/lcd_support.c	773;"	d	file:
KBCtrlL	xscale/picasso/v3_0/src/vga_support.c	830;"	d	file:
KBCtrlL	xscale/uE250/v3_0/src/vga_support.c	830;"	d	file:
KBCtrlR	arm9/aaed2000/v3_0/src/kbd_drvr.c	87;"	d	file:
KBCtrlR	edb7xxx/v3_0/src/lcd_support.c	774;"	d	file:
KBCtrlR	xscale/picasso/v3_0/src/vga_support.c	831;"	d	file:
KBCtrlR	xscale/uE250/v3_0/src/vga_support.c	831;"	d	file:
KBDATAPORT	edb7xxx/v3_0/src/lcd_support.c	741;"	d	file:
KBDATAPORT	xscale/picasso/v3_0/src/vga_support.c	797;"	d	file:
KBDATAPORT	xscale/uE250/v3_0/src/vga_support.c	797;"	d	file:
KBDEOI	edb7xxx/v3_0/include/hal_edb7xxx.h	284;"	d
KBD_0	edb7xxx/v3_0/misc/kbd_support.c	126;"	d	file:
KBD_1	edb7xxx/v3_0/misc/kbd_support.c	117;"	d	file:
KBD_2	edb7xxx/v3_0/misc/kbd_support.c	118;"	d	file:
KBD_3	edb7xxx/v3_0/misc/kbd_support.c	119;"	d	file:
KBD_4	edb7xxx/v3_0/misc/kbd_support.c	120;"	d	file:
KBD_5	edb7xxx/v3_0/misc/kbd_support.c	121;"	d	file:
KBD_6	edb7xxx/v3_0/misc/kbd_support.c	122;"	d	file:
KBD_7	edb7xxx/v3_0/misc/kbd_support.c	123;"	d	file:
KBD_8	edb7xxx/v3_0/misc/kbd_support.c	124;"	d	file:
KBD_9	edb7xxx/v3_0/misc/kbd_support.c	125;"	d	file:
KBD_A	edb7xxx/v3_0/misc/kbd_support.c	149;"	d	file:
KBD_Accent	edb7xxx/v3_0/misc/kbd_support.c	181;"	d	file:
KBD_B	edb7xxx/v3_0/misc/kbd_support.c	168;"	d	file:
KBD_BackSlash	edb7xxx/v3_0/misc/kbd_support.c	145;"	d	file:
KBD_BackSpace	edb7xxx/v3_0/misc/kbd_support.c	129;"	d	file:
KBD_Break	edb7xxx/v3_0/misc/kbd_support.c	115;"	d	file:
KBD_C	edb7xxx/v3_0/misc/kbd_support.c	166;"	d	file:
KBD_CapsLock	edb7xxx/v3_0/misc/kbd_support.c	148;"	d	file:
KBD_Comma	edb7xxx/v3_0/misc/kbd_support.c	171;"	d	file:
KBD_Ctrl	edb7xxx/v3_0/misc/kbd_support.c	178;"	d	file:
KBD_D	edb7xxx/v3_0/misc/kbd_support.c	151;"	d	file:
KBD_Del	edb7xxx/v3_0/misc/kbd_support.c	185;"	d	file:
KBD_DownArrow	edb7xxx/v3_0/misc/kbd_support.c	187;"	d	file:
KBD_E	edb7xxx/v3_0/misc/kbd_support.c	135;"	d	file:
KBD_Empty	edb7xxx/v3_0/misc/kbd_support.c	191;"	d	file:
KBD_End	edb7xxx/v3_0/misc/kbd_support.c	176;"	d	file:
KBD_Enter	edb7xxx/v3_0/misc/kbd_support.c	160;"	d	file:
KBD_Equals	edb7xxx/v3_0/misc/kbd_support.c	128;"	d	file:
KBD_Escape	edb7xxx/v3_0/misc/kbd_support.c	101;"	d	file:
KBD_F	edb7xxx/v3_0/misc/kbd_support.c	152;"	d	file:
KBD_F1	edb7xxx/v3_0/misc/kbd_support.c	102;"	d	file:
KBD_F10	edb7xxx/v3_0/misc/kbd_support.c	111;"	d	file:
KBD_F2	edb7xxx/v3_0/misc/kbd_support.c	103;"	d	file:
KBD_F3	edb7xxx/v3_0/misc/kbd_support.c	104;"	d	file:
KBD_F4	edb7xxx/v3_0/misc/kbd_support.c	105;"	d	file:
KBD_F5	edb7xxx/v3_0/misc/kbd_support.c	106;"	d	file:
KBD_F6	edb7xxx/v3_0/misc/kbd_support.c	107;"	d	file:
KBD_F7	edb7xxx/v3_0/misc/kbd_support.c	108;"	d	file:
KBD_F8	edb7xxx/v3_0/misc/kbd_support.c	109;"	d	file:
KBD_F9	edb7xxx/v3_0/misc/kbd_support.c	110;"	d	file:
KBD_FUZZ	sa11x0/ipaq/v3_0/src/lcd_support.c	752;"	d	file:
KBD_Function	edb7xxx/v3_0/misc/kbd_support.c	179;"	d	file:
KBD_G	edb7xxx/v3_0/misc/kbd_support.c	153;"	d	file:
KBD_H	edb7xxx/v3_0/misc/kbd_support.c	154;"	d	file:
KBD_Home	edb7xxx/v3_0/misc/kbd_support.c	130;"	d	file:
KBD_Hyphen	edb7xxx/v3_0/misc/kbd_support.c	127;"	d	file:
KBD_I	edb7xxx/v3_0/misc/kbd_support.c	140;"	d	file:
KBD_Ins	edb7xxx/v3_0/misc/kbd_support.c	184;"	d	file:
KBD_J	edb7xxx/v3_0/misc/kbd_support.c	155;"	d	file:
KBD_K	edb7xxx/v3_0/misc/kbd_support.c	156;"	d	file:
KBD_L	edb7xxx/v3_0/misc/kbd_support.c	157;"	d	file:
KBD_LeftAlt	edb7xxx/v3_0/misc/kbd_support.c	180;"	d	file:
KBD_LeftArrow	edb7xxx/v3_0/misc/kbd_support.c	186;"	d	file:
KBD_LeftBrkt	edb7xxx/v3_0/misc/kbd_support.c	143;"	d	file:
KBD_LeftShift	edb7xxx/v3_0/misc/kbd_support.c	163;"	d	file:
KBD_M	edb7xxx/v3_0/misc/kbd_support.c	170;"	d	file:
KBD_N	edb7xxx/v3_0/misc/kbd_support.c	169;"	d	file:
KBD_NumLock	edb7xxx/v3_0/misc/kbd_support.c	112;"	d	file:
KBD_O	edb7xxx/v3_0/misc/kbd_support.c	141;"	d	file:
KBD_P	edb7xxx/v3_0/misc/kbd_support.c	142;"	d	file:
KBD_PORT	edb7xxx/v3_0/include/hal_edb7xxx.h	401;"	d
KBD_PageDown	edb7xxx/v3_0/misc/kbd_support.c	161;"	d	file:
KBD_PageUp	edb7xxx/v3_0/misc/kbd_support.c	146;"	d	file:
KBD_Period	edb7xxx/v3_0/misc/kbd_support.c	172;"	d	file:
KBD_Press	edb7xxx/v3_0/misc/kbd_support.c	190;"	d	file:
KBD_Q	edb7xxx/v3_0/misc/kbd_support.c	133;"	d	file:
KBD_Quote	edb7xxx/v3_0/misc/kbd_support.c	159;"	d	file:
KBD_R	edb7xxx/v3_0/misc/kbd_support.c	136;"	d	file:
KBD_RightAlt	edb7xxx/v3_0/misc/kbd_support.c	183;"	d	file:
KBD_RightArrow	edb7xxx/v3_0/misc/kbd_support.c	188;"	d	file:
KBD_RightBrkt	edb7xxx/v3_0/misc/kbd_support.c	144;"	d	file:
KBD_RightShift	edb7xxx/v3_0/misc/kbd_support.c	174;"	d	file:
KBD_S	edb7xxx/v3_0/misc/kbd_support.c	150;"	d	file:
KBD_ScrlLock	edb7xxx/v3_0/misc/kbd_support.c	114;"	d	file:
KBD_SemiColon	edb7xxx/v3_0/misc/kbd_support.c	158;"	d	file:
KBD_Slash	edb7xxx/v3_0/misc/kbd_support.c	173;"	d	file:
KBD_Space	edb7xxx/v3_0/misc/kbd_support.c	182;"	d	file:
KBD_SysReq	edb7xxx/v3_0/misc/kbd_support.c	113;"	d	file:
KBD_T	edb7xxx/v3_0/misc/kbd_support.c	137;"	d	file:
KBD_Tab	edb7xxx/v3_0/misc/kbd_support.c	132;"	d	file:
KBD_U	edb7xxx/v3_0/misc/kbd_support.c	139;"	d	file:
KBD_UpArrow	edb7xxx/v3_0/misc/kbd_support.c	175;"	d	file:
KBD_V	edb7xxx/v3_0/misc/kbd_support.c	167;"	d	file:
KBD_W	edb7xxx/v3_0/misc/kbd_support.c	134;"	d	file:
KBD_X	edb7xxx/v3_0/misc/kbd_support.c	165;"	d	file:
KBD_Y	edb7xxx/v3_0/misc/kbd_support.c	138;"	d	file:
KBD_Z	edb7xxx/v3_0/misc/kbd_support.c	164;"	d	file:
KBExtend	arm9/aaed2000/v3_0/src/kbd_drvr.c	81;"	d	file:
KBExtend	edb7xxx/v3_0/src/lcd_support.c	768;"	d	file:
KBExtend	xscale/picasso/v3_0/src/vga_support.c	825;"	d	file:
KBExtend	xscale/uE250/v3_0/src/vga_support.c	825;"	d	file:
KBFlags	arm9/aaed2000/v3_0/src/kbd_drvr.c	/^static	int	KBFlags = 0;$/;"	v	file:
KBFlags	edb7xxx/v3_0/src/lcd_support.c	/^static	int	KBFlags = 0;$/;"	v	file:
KBFlags	xscale/picasso/v3_0/src/vga_support.c	/^static  int  KBFlags = 0;$/;"	v	file:
KBFlags	xscale/uE250/v3_0/src/vga_support.c	/^static  int  KBFlags = 0;$/;"	v	file:
KBINRDY	edb7xxx/v3_0/src/lcd_support.c	744;"	d	file:
KBINRDY	xscale/picasso/v3_0/src/vga_support.c	801;"	d	file:
KBINRDY	xscale/uE250/v3_0/src/vga_support.c	801;"	d	file:
KBIndex	arm9/aaed2000/v3_0/src/kbd_drvr.c	79;"	d	file:
KBIndex	edb7xxx/v3_0/src/lcd_support.c	766;"	d	file:
KBIndex	xscale/picasso/v3_0/src/vga_support.c	823;"	d	file:
KBIndex	xscale/uE250/v3_0/src/vga_support.c	823;"	d	file:
KBIndexTab	arm9/aaed2000/v3_0/src/kbd_drvr.c	/^static int KBIndexTab[8] = { 0, 1, 2, 2, 3, 3, 3, 3 };$/;"	v	file:
KBIndexTab	edb7xxx/v3_0/src/lcd_support.c	/^static int KBIndexTab[8] = { 0, 1, 2, 2, 3, 3, 3, 3 };$/;"	v	file:
KBIndexTab	xscale/picasso/v3_0/src/vga_support.c	/^static int KBIndexTab[8] = { 0, 1, 2, 2, 3, 3, 3, 3 };$/;"	v	file:
KBIndexTab	xscale/uE250/v3_0/src/vga_support.c	/^static int KBIndexTab[8] = { 0, 1, 2, 2, 3, 3, 3, 3 };$/;"	v	file:
KBNormal	arm9/aaed2000/v3_0/src/kbd_drvr.c	75;"	d	file:
KBNormal	edb7xxx/v3_0/src/lcd_support.c	762;"	d	file:
KBNormal	xscale/picasso/v3_0/src/vga_support.c	819;"	d	file:
KBNormal	xscale/uE250/v3_0/src/vga_support.c	819;"	d	file:
KBNumLock	arm9/aaed2000/v3_0/src/kbd_drvr.c	91;"	d	file:
KBNumLock	edb7xxx/v3_0/src/lcd_support.c	778;"	d	file:
KBNumLock	xscale/picasso/v3_0/src/vga_support.c	835;"	d	file:
KBNumLock	xscale/uE250/v3_0/src/vga_support.c	835;"	d	file:
KBOUTRDY	edb7xxx/v3_0/src/lcd_support.c	745;"	d	file:
KBOUTRDY	xscale/picasso/v3_0/src/vga_support.c	802;"	d	file:
KBOUTRDY	xscale/uE250/v3_0/src/vga_support.c	802;"	d	file:
KBPending	arm9/aaed2000/v3_0/src/kbd_drvr.c	/^static  CYG_BYTE	KBPending = 0xFF;$/;"	v	file:
KBPending	edb7xxx/v3_0/src/lcd_support.c	/^static	CYG_BYTE	KBPending = 0xFF;$/;"	v	file:
KBPending	xscale/picasso/v3_0/src/vga_support.c	/^static  CYG_BYTE  KBPending = 0xFF;$/;"	v	file:
KBPending	xscale/uE250/v3_0/src/vga_support.c	/^static  CYG_BYTE  KBPending = 0xFF;$/;"	v	file:
KBResend	arm9/aaed2000/v3_0/src/kbd_drvr.c	83;"	d	file:
KBResend	edb7xxx/v3_0/src/lcd_support.c	770;"	d	file:
KBResend	xscale/picasso/v3_0/src/vga_support.c	827;"	d	file:
KBResend	xscale/uE250/v3_0/src/vga_support.c	827;"	d	file:
KBSTATPORT	edb7xxx/v3_0/src/lcd_support.c	743;"	d	file:
KBSTATPORT	xscale/picasso/v3_0/src/vga_support.c	799;"	d	file:
KBSTATPORT	xscale/uE250/v3_0/src/vga_support.c	799;"	d	file:
KBScanTable	arm9/aaed2000/v3_0/src/kbd_drvr.c	/^static	CYG_BYTE	KBScanTable[128][4] = {$/;"	v	file:
KBScanTable	edb7xxx/v3_0/src/lcd_support.c	/^static	CYG_BYTE	KBScanTable[128][4] = {$/;"	v	file:
KBScanTable	xscale/picasso/v3_0/src/vga_support.c	/^static  CYG_BYTE  KBScanTable[128][4] = {$/;"	v	file:
KBScanTable	xscale/uE250/v3_0/src/vga_support.c	/^static  CYG_BYTE  KBScanTable[128][4] = {$/;"	v	file:
KBShift	arm9/aaed2000/v3_0/src/kbd_drvr.c	76;"	d	file:
KBShift	edb7xxx/v3_0/src/lcd_support.c	763;"	d	file:
KBShift	xscale/picasso/v3_0/src/vga_support.c	820;"	d	file:
KBShift	xscale/uE250/v3_0/src/vga_support.c	820;"	d	file:
KBShiftL	arm9/aaed2000/v3_0/src/kbd_drvr.c	84;"	d	file:
KBShiftL	edb7xxx/v3_0/src/lcd_support.c	771;"	d	file:
KBShiftL	xscale/picasso/v3_0/src/vga_support.c	828;"	d	file:
KBShiftL	xscale/uE250/v3_0/src/vga_support.c	828;"	d	file:
KBShiftR	arm9/aaed2000/v3_0/src/kbd_drvr.c	85;"	d	file:
KBShiftR	edb7xxx/v3_0/src/lcd_support.c	772;"	d	file:
KBShiftR	xscale/picasso/v3_0/src/vga_support.c	829;"	d	file:
KBShiftR	xscale/uE250/v3_0/src/vga_support.c	829;"	d	file:
KBTEST	edb7xxx/v3_0/src/lcd_support.c	747;"	d	file:
KBTEST	xscale/picasso/v3_0/src/vga_support.c	804;"	d	file:
KBTEST	xscale/uE250/v3_0/src/vga_support.c	804;"	d	file:
KBTXTO	edb7xxx/v3_0/src/lcd_support.c	746;"	d	file:
KBTXTO	xscale/picasso/v3_0/src/vga_support.c	803;"	d	file:
KBTXTO	xscale/uE250/v3_0/src/vga_support.c	803;"	d	file:
KB_rowState	arm9/aaed2000/v3_0/src/kbd_drvr.c	/^static unsigned int KB_rowState[AAED2000_KBD_COLS];  \/\/ Last known state Row x Col$/;"	v	file:
KEYPAD_IO_O	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	129;"	d
KS32C_CACHE_SET0_ADDR	aim711/v3_0/include/plf_io.h	350;"	d
KS32C_CACHE_SET0_ADDR	snds/v3_0/include/plf_io.h	278;"	d
KS32C_CACHE_SET1_ADDR	aim711/v3_0/include/plf_io.h	351;"	d
KS32C_CACHE_SET1_ADDR	snds/v3_0/include/plf_io.h	279;"	d
KS32C_CACHE_TAG_ADDR	aim711/v3_0/include/plf_io.h	352;"	d
KS32C_CACHE_TAG_ADDR	snds/v3_0/include/plf_io.h	280;"	d
KS32C_CLKCON	aim711/v3_0/include/plf_io.h	79;"	d
KS32C_CLKCON	snds/v3_0/include/plf_io.h	79;"	d
KS32C_DRAMCON0	aim711/v3_0/include/plf_io.h	161;"	d
KS32C_DRAMCON0	snds/v3_0/include/plf_io.h	146;"	d
KS32C_DRAMCON1	aim711/v3_0/include/plf_io.h	162;"	d
KS32C_DRAMCON1	snds/v3_0/include/plf_io.h	147;"	d
KS32C_DRAMCON2	aim711/v3_0/include/plf_io.h	163;"	d
KS32C_DRAMCON2	snds/v3_0/include/plf_io.h	148;"	d
KS32C_DRAMCON3	aim711/v3_0/include/plf_io.h	164;"	d
KS32C_DRAMCON3	snds/v3_0/include/plf_io.h	149;"	d
KS32C_DRAMCON_BASE_MASK	aim711/v3_0/include/plf_io.h	185;"	d
KS32C_DRAMCON_BASE_MASK	snds/v3_0/include/plf_io.h	170;"	d
KS32C_DRAMCON_BASE_shift	aim711/v3_0/include/plf_io.h	186;"	d
KS32C_DRAMCON_BASE_shift	snds/v3_0/include/plf_io.h	171;"	d
KS32C_DRAMCON_CAN_10	aim711/v3_0/include/plf_io.h	168;"	d
KS32C_DRAMCON_CAN_10	snds/v3_0/include/plf_io.h	153;"	d
KS32C_DRAMCON_CAN_11	aim711/v3_0/include/plf_io.h	169;"	d
KS32C_DRAMCON_CAN_11	snds/v3_0/include/plf_io.h	154;"	d
KS32C_DRAMCON_CAN_8	aim711/v3_0/include/plf_io.h	166;"	d
KS32C_DRAMCON_CAN_8	snds/v3_0/include/plf_io.h	151;"	d
KS32C_DRAMCON_CAN_9	aim711/v3_0/include/plf_io.h	167;"	d
KS32C_DRAMCON_CAN_9	snds/v3_0/include/plf_io.h	152;"	d
KS32C_DRAMCON_EDO	aim711/v3_0/include/plf_io.h	183;"	d
KS32C_DRAMCON_EDO	snds/v3_0/include/plf_io.h	168;"	d
KS32C_DRAMCON_NEXT_MASK	aim711/v3_0/include/plf_io.h	188;"	d
KS32C_DRAMCON_NEXT_MASK	snds/v3_0/include/plf_io.h	173;"	d
KS32C_DRAMCON_NEXT_shift	aim711/v3_0/include/plf_io.h	189;"	d
KS32C_DRAMCON_NEXT_shift	snds/v3_0/include/plf_io.h	174;"	d
KS32C_DRAMCON_RESERVED	aim711/v3_0/include/plf_io.h	176;"	d
KS32C_DRAMCON_RESERVED	snds/v3_0/include/plf_io.h	161;"	d
KS32C_DRAMCON_TCP_1C	aim711/v3_0/include/plf_io.h	177;"	d
KS32C_DRAMCON_TCP_1C	snds/v3_0/include/plf_io.h	162;"	d
KS32C_DRAMCON_TCP_2C	aim711/v3_0/include/plf_io.h	178;"	d
KS32C_DRAMCON_TCP_2C	snds/v3_0/include/plf_io.h	163;"	d
KS32C_DRAMCON_TCS_1C	aim711/v3_0/include/plf_io.h	179;"	d
KS32C_DRAMCON_TCS_1C	snds/v3_0/include/plf_io.h	164;"	d
KS32C_DRAMCON_TCS_2C	aim711/v3_0/include/plf_io.h	180;"	d
KS32C_DRAMCON_TCS_2C	snds/v3_0/include/plf_io.h	165;"	d
KS32C_DRAMCON_TCS_3C	aim711/v3_0/include/plf_io.h	181;"	d
KS32C_DRAMCON_TCS_3C	snds/v3_0/include/plf_io.h	166;"	d
KS32C_DRAMCON_TCS_4C	aim711/v3_0/include/plf_io.h	182;"	d
KS32C_DRAMCON_TCS_4C	snds/v3_0/include/plf_io.h	167;"	d
KS32C_DRAMCON_TRC_1C	aim711/v3_0/include/plf_io.h	174;"	d
KS32C_DRAMCON_TRC_1C	snds/v3_0/include/plf_io.h	159;"	d
KS32C_DRAMCON_TRC_2C	aim711/v3_0/include/plf_io.h	175;"	d
KS32C_DRAMCON_TRC_2C	snds/v3_0/include/plf_io.h	160;"	d
KS32C_DRAMCON_TRP_1C	aim711/v3_0/include/plf_io.h	170;"	d
KS32C_DRAMCON_TRP_1C	snds/v3_0/include/plf_io.h	155;"	d
KS32C_DRAMCON_TRP_2C	aim711/v3_0/include/plf_io.h	171;"	d
KS32C_DRAMCON_TRP_2C	snds/v3_0/include/plf_io.h	156;"	d
KS32C_DRAMCON_TRP_3C	aim711/v3_0/include/plf_io.h	172;"	d
KS32C_DRAMCON_TRP_3C	snds/v3_0/include/plf_io.h	157;"	d
KS32C_DRAMCON_TRP_4C	aim711/v3_0/include/plf_io.h	173;"	d
KS32C_DRAMCON_TRP_4C	snds/v3_0/include/plf_io.h	158;"	d
KS32C_EXTACON0	aim711/v3_0/include/plf_io.h	81;"	d
KS32C_EXTACON0	snds/v3_0/include/plf_io.h	81;"	d
KS32C_EXTACON0_EXT0_shift	aim711/v3_0/include/plf_io.h	84;"	d
KS32C_EXTACON0_EXT1_shift	aim711/v3_0/include/plf_io.h	85;"	d
KS32C_EXTACON1	aim711/v3_0/include/plf_io.h	82;"	d
KS32C_EXTACON1	snds/v3_0/include/plf_io.h	82;"	d
KS32C_EXTACON1_EXT2_shift	aim711/v3_0/include/plf_io.h	86;"	d
KS32C_EXTACON1_EXT3_shift	aim711/v3_0/include/plf_io.h	87;"	d
KS32C_EXTACON_INIT	aim711/v3_0/include/plf_io.h	94;"	d
KS32C_EXTACON_TACC_shift	aim711/v3_0/include/plf_io.h	92;"	d
KS32C_EXTACON_TACS_shift	aim711/v3_0/include/plf_io.h	90;"	d
KS32C_EXTACON_TCOH_shift	aim711/v3_0/include/plf_io.h	91;"	d
KS32C_EXTACON_TCOS_shift	aim711/v3_0/include/plf_io.h	89;"	d
KS32C_EXTDBWTH	aim711/v3_0/include/plf_io.h	101;"	d
KS32C_EXTDBWTH	snds/v3_0/include/plf_io.h	86;"	d
KS32C_EXTDBWTH_16BIT	aim711/v3_0/include/plf_io.h	105;"	d
KS32C_EXTDBWTH_16BIT	snds/v3_0/include/plf_io.h	90;"	d
KS32C_EXTDBWTH_32BIT	aim711/v3_0/include/plf_io.h	106;"	d
KS32C_EXTDBWTH_32BIT	snds/v3_0/include/plf_io.h	91;"	d
KS32C_EXTDBWTH_8BIT	aim711/v3_0/include/plf_io.h	104;"	d
KS32C_EXTDBWTH_8BIT	snds/v3_0/include/plf_io.h	89;"	d
KS32C_EXTDBWTH_DSD0_shift	aim711/v3_0/include/plf_io.h	114;"	d
KS32C_EXTDBWTH_DSD0_shift	snds/v3_0/include/plf_io.h	99;"	d
KS32C_EXTDBWTH_DSD1_shift	aim711/v3_0/include/plf_io.h	115;"	d
KS32C_EXTDBWTH_DSD1_shift	snds/v3_0/include/plf_io.h	100;"	d
KS32C_EXTDBWTH_DSD2_shift	aim711/v3_0/include/plf_io.h	116;"	d
KS32C_EXTDBWTH_DSD2_shift	snds/v3_0/include/plf_io.h	101;"	d
KS32C_EXTDBWTH_DSD3_shift	aim711/v3_0/include/plf_io.h	117;"	d
KS32C_EXTDBWTH_DSD3_shift	snds/v3_0/include/plf_io.h	102;"	d
KS32C_EXTDBWTH_DSR0_shift	aim711/v3_0/include/plf_io.h	108;"	d
KS32C_EXTDBWTH_DSR0_shift	snds/v3_0/include/plf_io.h	93;"	d
KS32C_EXTDBWTH_DSR1_shift	aim711/v3_0/include/plf_io.h	109;"	d
KS32C_EXTDBWTH_DSR1_shift	snds/v3_0/include/plf_io.h	94;"	d
KS32C_EXTDBWTH_DSR2_shift	aim711/v3_0/include/plf_io.h	110;"	d
KS32C_EXTDBWTH_DSR2_shift	snds/v3_0/include/plf_io.h	95;"	d
KS32C_EXTDBWTH_DSR3_shift	aim711/v3_0/include/plf_io.h	111;"	d
KS32C_EXTDBWTH_DSR3_shift	snds/v3_0/include/plf_io.h	96;"	d
KS32C_EXTDBWTH_DSR4_shift	aim711/v3_0/include/plf_io.h	112;"	d
KS32C_EXTDBWTH_DSR4_shift	snds/v3_0/include/plf_io.h	97;"	d
KS32C_EXTDBWTH_DSR5_shift	aim711/v3_0/include/plf_io.h	113;"	d
KS32C_EXTDBWTH_DSR5_shift	snds/v3_0/include/plf_io.h	98;"	d
KS32C_EXTDBWTH_DSX0_shift	aim711/v3_0/include/plf_io.h	118;"	d
KS32C_EXTDBWTH_DSX0_shift	snds/v3_0/include/plf_io.h	103;"	d
KS32C_EXTDBWTH_DSX1_shift	aim711/v3_0/include/plf_io.h	119;"	d
KS32C_EXTDBWTH_DSX1_shift	snds/v3_0/include/plf_io.h	104;"	d
KS32C_EXTDBWTH_DSX2_shift	aim711/v3_0/include/plf_io.h	120;"	d
KS32C_EXTDBWTH_DSX2_shift	snds/v3_0/include/plf_io.h	105;"	d
KS32C_EXTDBWTH_DSX3_shift	aim711/v3_0/include/plf_io.h	121;"	d
KS32C_EXTDBWTH_DSX3_shift	snds/v3_0/include/plf_io.h	106;"	d
KS32C_EXTDBWTH_MASK	aim711/v3_0/include/plf_io.h	103;"	d
KS32C_EXTDBWTH_MASK	snds/v3_0/include/plf_io.h	88;"	d
KS32C_GDMA_CNT0	aim711/v3_0/include/plf_io.h	359;"	d
KS32C_GDMA_CNT1	aim711/v3_0/include/plf_io.h	363;"	d
KS32C_GDMA_CON0	aim711/v3_0/include/plf_io.h	356;"	d
KS32C_GDMA_CON1	aim711/v3_0/include/plf_io.h	360;"	d
KS32C_GDMA_DST0	aim711/v3_0/include/plf_io.h	358;"	d
KS32C_GDMA_DST1	aim711/v3_0/include/plf_io.h	362;"	d
KS32C_GDMA_SRC0	aim711/v3_0/include/plf_io.h	357;"	d
KS32C_GDMA_SRC1	aim711/v3_0/include/plf_io.h	361;"	d
KS32C_I2CBUF	aim711/v3_0/include/plf_io.h	377;"	d
KS32C_I2CCON	aim711/v3_0/include/plf_io.h	367;"	d
KS32C_I2CPS	aim711/v3_0/include/plf_io.h	378;"	d
KS32C_I2C_CON_ACK	aim711/v3_0/include/plf_io.h	371;"	d
KS32C_I2C_CON_BF	aim711/v3_0/include/plf_io.h	368;"	d
KS32C_I2C_CON_BUSY	aim711/v3_0/include/plf_io.h	375;"	d
KS32C_I2C_CON_IEN	aim711/v3_0/include/plf_io.h	369;"	d
KS32C_I2C_CON_LRB	aim711/v3_0/include/plf_io.h	370;"	d
KS32C_I2C_CON_RESET	aim711/v3_0/include/plf_io.h	376;"	d
KS32C_I2C_CON_RESTART	aim711/v3_0/include/plf_io.h	374;"	d
KS32C_I2C_CON_START	aim711/v3_0/include/plf_io.h	372;"	d
KS32C_I2C_CON_STOP	aim711/v3_0/include/plf_io.h	373;"	d
KS32C_I2C_FREQ	aim711/v3_0/include/plf_io.h	380;"	d
KS32C_I2C_RD	aim711/v3_0/include/plf_io.h	381;"	d
KS32C_I2C_WR	aim711/v3_0/include/plf_io.h	382;"	d
KS32C_INTMOD	aim711/v3_0/include/plf_io.h	209;"	d
KS32C_INTMOD	snds/v3_0/include/plf_io.h	194;"	d
KS32C_INTMSK	aim711/v3_0/include/plf_io.h	211;"	d
KS32C_INTMSK	snds/v3_0/include/plf_io.h	196;"	d
KS32C_INTMSK_GLOBAL	aim711/v3_0/include/plf_io.h	224;"	d
KS32C_INTMSK_GLOBAL	snds/v3_0/include/plf_io.h	209;"	d
KS32C_INTOFFSET	aim711/v3_0/include/plf_io.h	218;"	d
KS32C_INTOFFSET	snds/v3_0/include/plf_io.h	203;"	d
KS32C_INTOFFSET_FIQ	aim711/v3_0/include/plf_io.h	221;"	d
KS32C_INTOFFSET_FIQ	snds/v3_0/include/plf_io.h	206;"	d
KS32C_INTOFFSET_IRQ	aim711/v3_0/include/plf_io.h	222;"	d
KS32C_INTOFFSET_IRQ	snds/v3_0/include/plf_io.h	207;"	d
KS32C_INTPND	aim711/v3_0/include/plf_io.h	210;"	d
KS32C_INTPND	snds/v3_0/include/plf_io.h	195;"	d
KS32C_INTPRI0	aim711/v3_0/include/plf_io.h	212;"	d
KS32C_INTPRI0	snds/v3_0/include/plf_io.h	197;"	d
KS32C_INTPRI1	aim711/v3_0/include/plf_io.h	213;"	d
KS32C_INTPRI1	snds/v3_0/include/plf_io.h	198;"	d
KS32C_INTPRI2	aim711/v3_0/include/plf_io.h	214;"	d
KS32C_INTPRI2	snds/v3_0/include/plf_io.h	199;"	d
KS32C_INTPRI3	aim711/v3_0/include/plf_io.h	215;"	d
KS32C_INTPRI3	snds/v3_0/include/plf_io.h	200;"	d
KS32C_INTPRI4	aim711/v3_0/include/plf_io.h	216;"	d
KS32C_INTPRI4	snds/v3_0/include/plf_io.h	201;"	d
KS32C_INTPRI5	aim711/v3_0/include/plf_io.h	217;"	d
KS32C_INTPRI5	snds/v3_0/include/plf_io.h	202;"	d
KS32C_IOPCON	aim711/v3_0/include/plf_io.h	230;"	d
KS32C_IOPCON	snds/v3_0/include/plf_io.h	215;"	d
KS32C_IOPCON_DAK0_shift	aim711/v3_0/include/plf_io.h	261;"	d
KS32C_IOPCON_DAK1_shift	aim711/v3_0/include/plf_io.h	262;"	d
KS32C_IOPCON_DAK_AKTIV_HI	aim711/v3_0/include/plf_io.h	258;"	d
KS32C_IOPCON_DAK_AKTIV_LOW	aim711/v3_0/include/plf_io.h	257;"	d
KS32C_IOPCON_DAK_ENABLE	aim711/v3_0/include/plf_io.h	259;"	d
KS32C_IOPCON_DAK_MASK	aim711/v3_0/include/plf_io.h	256;"	d
KS32C_IOPCON_DRQ0_shift	aim711/v3_0/include/plf_io.h	253;"	d
KS32C_IOPCON_DRQ1_shift	aim711/v3_0/include/plf_io.h	254;"	d
KS32C_IOPCON_DRQ_AKTIV_HI	aim711/v3_0/include/plf_io.h	249;"	d
KS32C_IOPCON_DRQ_AKTIV_LOW	aim711/v3_0/include/plf_io.h	248;"	d
KS32C_IOPCON_DRQ_ENABLE	aim711/v3_0/include/plf_io.h	251;"	d
KS32C_IOPCON_DRQ_FILTERING	aim711/v3_0/include/plf_io.h	250;"	d
KS32C_IOPCON_DRQ_MASK	aim711/v3_0/include/plf_io.h	247;"	d
KS32C_IOPCON_TO0_shift	aim711/v3_0/include/plf_io.h	266;"	d
KS32C_IOPCON_TO1_shift	aim711/v3_0/include/plf_io.h	267;"	d
KS32C_IOPCON_TOEN_ENABLE	aim711/v3_0/include/plf_io.h	264;"	d
KS32C_IOPCON_XIRQ0_shift	aim711/v3_0/include/plf_io.h	242;"	d
KS32C_IOPCON_XIRQ1_shift	aim711/v3_0/include/plf_io.h	243;"	d
KS32C_IOPCON_XIRQ2_shift	aim711/v3_0/include/plf_io.h	244;"	d
KS32C_IOPCON_XIRQ3_shift	aim711/v3_0/include/plf_io.h	245;"	d
KS32C_IOPCON_XIRQ_AKTIV_HI	aim711/v3_0/include/plf_io.h	239;"	d
KS32C_IOPCON_XIRQ_AKTIV_LOW	aim711/v3_0/include/plf_io.h	238;"	d
KS32C_IOPCON_XIRQ_BOTH_EDGE	aim711/v3_0/include/plf_io.h	236;"	d
KS32C_IOPCON_XIRQ_ENABLE	aim711/v3_0/include/plf_io.h	240;"	d
KS32C_IOPCON_XIRQ_FALLING	aim711/v3_0/include/plf_io.h	235;"	d
KS32C_IOPCON_XIRQ_FILTERING	aim711/v3_0/include/plf_io.h	237;"	d
KS32C_IOPCON_XIRQ_LEVEL	aim711/v3_0/include/plf_io.h	233;"	d
KS32C_IOPCON_XIRQ_MASK	aim711/v3_0/include/plf_io.h	232;"	d
KS32C_IOPCON_XIRQ_RISING	aim711/v3_0/include/plf_io.h	234;"	d
KS32C_IOPDATA	aim711/v3_0/include/plf_io.h	269;"	d
KS32C_IOPDATA	snds/v3_0/include/plf_io.h	216;"	d
KS32C_IOPDATA_P0	aim711/v3_0/include/plf_io.h	271;"	d
KS32C_IOPDATA_P1	aim711/v3_0/include/plf_io.h	272;"	d
KS32C_IOPDATA_P10_XIRQ2	aim711/v3_0/include/plf_io.h	281;"	d
KS32C_IOPDATA_P11_XIRQ3	aim711/v3_0/include/plf_io.h	282;"	d
KS32C_IOPDATA_P12_DRQ0	aim711/v3_0/include/plf_io.h	283;"	d
KS32C_IOPDATA_P13_DRQ1	aim711/v3_0/include/plf_io.h	284;"	d
KS32C_IOPDATA_P14_DAK0	aim711/v3_0/include/plf_io.h	285;"	d
KS32C_IOPDATA_P15_DAK1	aim711/v3_0/include/plf_io.h	286;"	d
KS32C_IOPDATA_P16_TO0	aim711/v3_0/include/plf_io.h	287;"	d
KS32C_IOPDATA_P17_TO1	aim711/v3_0/include/plf_io.h	288;"	d
KS32C_IOPDATA_P2	aim711/v3_0/include/plf_io.h	273;"	d
KS32C_IOPDATA_P3	aim711/v3_0/include/plf_io.h	274;"	d
KS32C_IOPDATA_P4	aim711/v3_0/include/plf_io.h	275;"	d
KS32C_IOPDATA_P5	aim711/v3_0/include/plf_io.h	276;"	d
KS32C_IOPDATA_P6	aim711/v3_0/include/plf_io.h	277;"	d
KS32C_IOPDATA_P7	aim711/v3_0/include/plf_io.h	278;"	d
KS32C_IOPDATA_P8_XIRQ0	aim711/v3_0/include/plf_io.h	279;"	d
KS32C_IOPDATA_P9_XIRQ1	aim711/v3_0/include/plf_io.h	280;"	d
KS32C_IOPMOD	aim711/v3_0/include/plf_io.h	229;"	d
KS32C_IOPMOD	snds/v3_0/include/plf_io.h	214;"	d
KS32C_PNDPRI	aim711/v3_0/include/plf_io.h	219;"	d
KS32C_PNDPRI	snds/v3_0/include/plf_io.h	204;"	d
KS32C_PNDTEST	aim711/v3_0/include/plf_io.h	220;"	d
KS32C_PNDTEST	snds/v3_0/include/plf_io.h	205;"	d
KS32C_REFEXTCON	aim711/v3_0/include/plf_io.h	192;"	d
KS32C_REFEXTCON	snds/v3_0/include/plf_io.h	177;"	d
KS32C_REFEXTCON_BASE	aim711/v3_0/include/plf_io.h	202;"	d
KS32C_REFEXTCON_BASE	snds/v3_0/include/plf_io.h	187;"	d
KS32C_REFEXTCON_RCV_shift	aim711/v3_0/include/plf_io.h	204;"	d
KS32C_REFEXTCON_RCV_shift	snds/v3_0/include/plf_io.h	189;"	d
KS32C_REFEXTCON_REN	aim711/v3_0/include/plf_io.h	200;"	d
KS32C_REFEXTCON_REN	snds/v3_0/include/plf_io.h	185;"	d
KS32C_REFEXTCON_TCHR_1C	aim711/v3_0/include/plf_io.h	196;"	d
KS32C_REFEXTCON_TCHR_1C	snds/v3_0/include/plf_io.h	181;"	d
KS32C_REFEXTCON_TCSR_1C	aim711/v3_0/include/plf_io.h	195;"	d
KS32C_REFEXTCON_TCSR_1C	snds/v3_0/include/plf_io.h	180;"	d
KS32C_REFEXTCON_TRC_4C	aim711/v3_0/include/plf_io.h	198;"	d
KS32C_REFEXTCON_TRC_4C	snds/v3_0/include/plf_io.h	183;"	d
KS32C_REFEXTCON_VSF	aim711/v3_0/include/plf_io.h	201;"	d
KS32C_REFEXTCON_VSF	snds/v3_0/include/plf_io.h	186;"	d
KS32C_REG_BASE	aim711/v3_0/include/plf_io.h	61;"	d
KS32C_REG_BASE	snds/v3_0/include/plf_io.h	61;"	d
KS32C_ROMCON0	aim711/v3_0/include/plf_io.h	125;"	d
KS32C_ROMCON0	snds/v3_0/include/plf_io.h	110;"	d
KS32C_ROMCON1	aim711/v3_0/include/plf_io.h	126;"	d
KS32C_ROMCON1	snds/v3_0/include/plf_io.h	111;"	d
KS32C_ROMCON2	aim711/v3_0/include/plf_io.h	127;"	d
KS32C_ROMCON2	snds/v3_0/include/plf_io.h	112;"	d
KS32C_ROMCON3	aim711/v3_0/include/plf_io.h	128;"	d
KS32C_ROMCON3	snds/v3_0/include/plf_io.h	113;"	d
KS32C_ROMCON4	aim711/v3_0/include/plf_io.h	129;"	d
KS32C_ROMCON4	snds/v3_0/include/plf_io.h	114;"	d
KS32C_ROMCON5	aim711/v3_0/include/plf_io.h	130;"	d
KS32C_ROMCON5	snds/v3_0/include/plf_io.h	115;"	d
KS32C_ROMCON_BASE_MASK	aim711/v3_0/include/plf_io.h	153;"	d
KS32C_ROMCON_BASE_MASK	snds/v3_0/include/plf_io.h	138;"	d
KS32C_ROMCON_BASE_shift	aim711/v3_0/include/plf_io.h	154;"	d
KS32C_ROMCON_BASE_shift	snds/v3_0/include/plf_io.h	139;"	d
KS32C_ROMCON_NEXT_MASK	aim711/v3_0/include/plf_io.h	156;"	d
KS32C_ROMCON_NEXT_MASK	snds/v3_0/include/plf_io.h	141;"	d
KS32C_ROMCON_NEXT_shift	aim711/v3_0/include/plf_io.h	157;"	d
KS32C_ROMCON_NEXT_shift	snds/v3_0/include/plf_io.h	142;"	d
KS32C_ROMCON_PMC_16W_PAGE	aim711/v3_0/include/plf_io.h	136;"	d
KS32C_ROMCON_PMC_16W_PAGE	snds/v3_0/include/plf_io.h	121;"	d
KS32C_ROMCON_PMC_4W_PAGE	aim711/v3_0/include/plf_io.h	134;"	d
KS32C_ROMCON_PMC_4W_PAGE	snds/v3_0/include/plf_io.h	119;"	d
KS32C_ROMCON_PMC_8W_PAGE	aim711/v3_0/include/plf_io.h	135;"	d
KS32C_ROMCON_PMC_8W_PAGE	snds/v3_0/include/plf_io.h	120;"	d
KS32C_ROMCON_PMC_MASK	aim711/v3_0/include/plf_io.h	132;"	d
KS32C_ROMCON_PMC_MASK	snds/v3_0/include/plf_io.h	117;"	d
KS32C_ROMCON_PMC_ROM	aim711/v3_0/include/plf_io.h	133;"	d
KS32C_ROMCON_PMC_ROM	snds/v3_0/include/plf_io.h	118;"	d
KS32C_ROMCON_TACC_2C	aim711/v3_0/include/plf_io.h	146;"	d
KS32C_ROMCON_TACC_2C	snds/v3_0/include/plf_io.h	131;"	d
KS32C_ROMCON_TACC_3C	aim711/v3_0/include/plf_io.h	147;"	d
KS32C_ROMCON_TACC_3C	snds/v3_0/include/plf_io.h	132;"	d
KS32C_ROMCON_TACC_4C	aim711/v3_0/include/plf_io.h	148;"	d
KS32C_ROMCON_TACC_4C	snds/v3_0/include/plf_io.h	133;"	d
KS32C_ROMCON_TACC_5C	aim711/v3_0/include/plf_io.h	149;"	d
KS32C_ROMCON_TACC_5C	snds/v3_0/include/plf_io.h	134;"	d
KS32C_ROMCON_TACC_6C	aim711/v3_0/include/plf_io.h	150;"	d
KS32C_ROMCON_TACC_6C	snds/v3_0/include/plf_io.h	135;"	d
KS32C_ROMCON_TACC_7C	aim711/v3_0/include/plf_io.h	151;"	d
KS32C_ROMCON_TACC_7C	snds/v3_0/include/plf_io.h	136;"	d
KS32C_ROMCON_TACC_DISABLE	aim711/v3_0/include/plf_io.h	145;"	d
KS32C_ROMCON_TACC_DISABLE	snds/v3_0/include/plf_io.h	130;"	d
KS32C_ROMCON_TACC_MASK	aim711/v3_0/include/plf_io.h	144;"	d
KS32C_ROMCON_TACC_MASK	snds/v3_0/include/plf_io.h	129;"	d
KS32C_ROMCON_TPA_2C	aim711/v3_0/include/plf_io.h	140;"	d
KS32C_ROMCON_TPA_2C	snds/v3_0/include/plf_io.h	125;"	d
KS32C_ROMCON_TPA_3C	aim711/v3_0/include/plf_io.h	141;"	d
KS32C_ROMCON_TPA_3C	snds/v3_0/include/plf_io.h	126;"	d
KS32C_ROMCON_TPA_4C	aim711/v3_0/include/plf_io.h	142;"	d
KS32C_ROMCON_TPA_4C	snds/v3_0/include/plf_io.h	127;"	d
KS32C_ROMCON_TPA_5C	aim711/v3_0/include/plf_io.h	139;"	d
KS32C_ROMCON_TPA_5C	snds/v3_0/include/plf_io.h	124;"	d
KS32C_ROMCON_TPA_MASK	aim711/v3_0/include/plf_io.h	138;"	d
KS32C_ROMCON_TPA_MASK	snds/v3_0/include/plf_io.h	123;"	d
KS32C_SYSCFG	aim711/v3_0/include/plf_io.h	65;"	d
KS32C_SYSCFG	snds/v3_0/include/plf_io.h	65;"	d
KS32C_SYSCFG_CE	aim711/v3_0/include/plf_io.h	76;"	d
KS32C_SYSCFG_CE	snds/v3_0/include/plf_io.h	76;"	d
KS32C_SYSCFG_CM_0R_8C	aim711/v3_0/include/plf_io.h	73;"	d
KS32C_SYSCFG_CM_0R_8C	snds/v3_0/include/plf_io.h	73;"	d
KS32C_SYSCFG_CM_4R_4C	aim711/v3_0/include/plf_io.h	72;"	d
KS32C_SYSCFG_CM_4R_4C	snds/v3_0/include/plf_io.h	72;"	d
KS32C_SYSCFG_CM_8R_0C	aim711/v3_0/include/plf_io.h	74;"	d
KS32C_SYSCFG_CM_8R_0C	snds/v3_0/include/plf_io.h	74;"	d
KS32C_SYSCFG_CM_MASK	aim711/v3_0/include/plf_io.h	71;"	d
KS32C_SYSCFG_CM_MASK	snds/v3_0/include/plf_io.h	71;"	d
KS32C_SYSCFG_ISBBP_MASK	aim711/v3_0/include/plf_io.h	70;"	d
KS32C_SYSCFG_ISBBP_MASK	snds/v3_0/include/plf_io.h	70;"	d
KS32C_SYSCFG_PD_ID_MASK	aim711/v3_0/include/plf_io.h	68;"	d
KS32C_SYSCFG_PD_ID_MASK	snds/v3_0/include/plf_io.h	68;"	d
KS32C_SYSCFG_SDM	aim711/v3_0/include/plf_io.h	67;"	d
KS32C_SYSCFG_SDM	snds/v3_0/include/plf_io.h	67;"	d
KS32C_SYSCFG_SE	aim711/v3_0/include/plf_io.h	77;"	d
KS32C_SYSCFG_SE	snds/v3_0/include/plf_io.h	77;"	d
KS32C_SYSCFG_SRBBP_MASK	aim711/v3_0/include/plf_io.h	69;"	d
KS32C_SYSCFG_SRBBP_MASK	snds/v3_0/include/plf_io.h	69;"	d
KS32C_SYSCFG_WE	aim711/v3_0/include/plf_io.h	75;"	d
KS32C_SYSCFG_WE	snds/v3_0/include/plf_io.h	75;"	d
KS32C_TCNT0	aim711/v3_0/include/plf_io.h	296;"	d
KS32C_TCNT0	snds/v3_0/include/plf_io.h	224;"	d
KS32C_TCNT1	aim711/v3_0/include/plf_io.h	297;"	d
KS32C_TCNT1	snds/v3_0/include/plf_io.h	225;"	d
KS32C_TDATA0	aim711/v3_0/include/plf_io.h	294;"	d
KS32C_TDATA0	snds/v3_0/include/plf_io.h	222;"	d
KS32C_TDATA1	aim711/v3_0/include/plf_io.h	295;"	d
KS32C_TDATA1	snds/v3_0/include/plf_io.h	223;"	d
KS32C_TMOD	aim711/v3_0/include/plf_io.h	293;"	d
KS32C_TMOD	snds/v3_0/include/plf_io.h	221;"	d
KS32C_TMOD_TCLR0	aim711/v3_0/include/plf_io.h	301;"	d
KS32C_TMOD_TCLR0	snds/v3_0/include/plf_io.h	229;"	d
KS32C_TMOD_TCLR1	aim711/v3_0/include/plf_io.h	304;"	d
KS32C_TMOD_TCLR1	snds/v3_0/include/plf_io.h	232;"	d
KS32C_TMOD_TE0	aim711/v3_0/include/plf_io.h	299;"	d
KS32C_TMOD_TE0	snds/v3_0/include/plf_io.h	227;"	d
KS32C_TMOD_TE1	aim711/v3_0/include/plf_io.h	302;"	d
KS32C_TMOD_TE1	snds/v3_0/include/plf_io.h	230;"	d
KS32C_TMOD_TMD0	aim711/v3_0/include/plf_io.h	300;"	d
KS32C_TMOD_TMD0	snds/v3_0/include/plf_io.h	228;"	d
KS32C_TMOD_TMD1	aim711/v3_0/include/plf_io.h	303;"	d
KS32C_TMOD_TMD1	snds/v3_0/include/plf_io.h	231;"	d
KS32C_UART0_BASE	aim711/v3_0/include/plf_io.h	310;"	d
KS32C_UART0_BASE	snds/v3_0/include/plf_io.h	238;"	d
KS32C_UART1_BASE	aim711/v3_0/include/plf_io.h	311;"	d
KS32C_UART1_BASE	snds/v3_0/include/plf_io.h	239;"	d
KS32C_UART_BRDCLK	aim711/v3_0/include/plf_io.h	320;"	d
KS32C_UART_BRDCLK	snds/v3_0/include/plf_io.h	248;"	d
KS32C_UART_BRDCNT	aim711/v3_0/include/plf_io.h	319;"	d
KS32C_UART_BRDCNT	snds/v3_0/include/plf_io.h	247;"	d
KS32C_UART_BRDIV	aim711/v3_0/include/plf_io.h	318;"	d
KS32C_UART_BRDIV	snds/v3_0/include/plf_io.h	246;"	d
KS32C_UART_CON	aim711/v3_0/include/plf_io.h	314;"	d
KS32C_UART_CON	snds/v3_0/include/plf_io.h	242;"	d
KS32C_UART_CON_RXM_INT	aim711/v3_0/include/plf_io.h	337;"	d
KS32C_UART_CON_RXM_INT	snds/v3_0/include/plf_io.h	265;"	d
KS32C_UART_CON_RXM_MASK	aim711/v3_0/include/plf_io.h	336;"	d
KS32C_UART_CON_RXM_MASK	snds/v3_0/include/plf_io.h	264;"	d
KS32C_UART_CON_RX_ERR_INT	aim711/v3_0/include/plf_io.h	340;"	d
KS32C_UART_CON_RX_ERR_INT	snds/v3_0/include/plf_io.h	268;"	d
KS32C_UART_CON_TXM_INT	aim711/v3_0/include/plf_io.h	339;"	d
KS32C_UART_CON_TXM_INT	snds/v3_0/include/plf_io.h	267;"	d
KS32C_UART_CON_TXM_MASK	aim711/v3_0/include/plf_io.h	338;"	d
KS32C_UART_CON_TXM_MASK	snds/v3_0/include/plf_io.h	266;"	d
KS32C_UART_LCON	aim711/v3_0/include/plf_io.h	313;"	d
KS32C_UART_LCON	snds/v3_0/include/plf_io.h	241;"	d
KS32C_UART_LCON_0_PARITY	aim711/v3_0/include/plf_io.h	332;"	d
KS32C_UART_LCON_0_PARITY	snds/v3_0/include/plf_io.h	260;"	d
KS32C_UART_LCON_1_PARITY	aim711/v3_0/include/plf_io.h	331;"	d
KS32C_UART_LCON_1_PARITY	snds/v3_0/include/plf_io.h	259;"	d
KS32C_UART_LCON_1_SBITS	aim711/v3_0/include/plf_io.h	326;"	d
KS32C_UART_LCON_1_SBITS	snds/v3_0/include/plf_io.h	254;"	d
KS32C_UART_LCON_2_SBITS	aim711/v3_0/include/plf_io.h	327;"	d
KS32C_UART_LCON_2_SBITS	snds/v3_0/include/plf_io.h	255;"	d
KS32C_UART_LCON_5_DBITS	aim711/v3_0/include/plf_io.h	322;"	d
KS32C_UART_LCON_5_DBITS	snds/v3_0/include/plf_io.h	250;"	d
KS32C_UART_LCON_6_DBITS	aim711/v3_0/include/plf_io.h	323;"	d
KS32C_UART_LCON_6_DBITS	snds/v3_0/include/plf_io.h	251;"	d
KS32C_UART_LCON_7_DBITS	aim711/v3_0/include/plf_io.h	324;"	d
KS32C_UART_LCON_7_DBITS	snds/v3_0/include/plf_io.h	252;"	d
KS32C_UART_LCON_8_DBITS	aim711/v3_0/include/plf_io.h	325;"	d
KS32C_UART_LCON_8_DBITS	snds/v3_0/include/plf_io.h	253;"	d
KS32C_UART_LCON_EVEN_PARITY	aim711/v3_0/include/plf_io.h	329;"	d
KS32C_UART_LCON_EVEN_PARITY	snds/v3_0/include/plf_io.h	257;"	d
KS32C_UART_LCON_IR	aim711/v3_0/include/plf_io.h	334;"	d
KS32C_UART_LCON_IR	snds/v3_0/include/plf_io.h	262;"	d
KS32C_UART_LCON_NO_PARITY	aim711/v3_0/include/plf_io.h	328;"	d
KS32C_UART_LCON_NO_PARITY	snds/v3_0/include/plf_io.h	256;"	d
KS32C_UART_LCON_ODD_PARITY	aim711/v3_0/include/plf_io.h	330;"	d
KS32C_UART_LCON_ODD_PARITY	snds/v3_0/include/plf_io.h	258;"	d
KS32C_UART_LCON_SCS	aim711/v3_0/include/plf_io.h	333;"	d
KS32C_UART_LCON_SCS	snds/v3_0/include/plf_io.h	261;"	d
KS32C_UART_RXBUF	aim711/v3_0/include/plf_io.h	317;"	d
KS32C_UART_RXBUF	snds/v3_0/include/plf_io.h	245;"	d
KS32C_UART_STAT	aim711/v3_0/include/plf_io.h	315;"	d
KS32C_UART_STAT	snds/v3_0/include/plf_io.h	243;"	d
KS32C_UART_STAT_DTR	aim711/v3_0/include/plf_io.h	343;"	d
KS32C_UART_STAT_DTR	snds/v3_0/include/plf_io.h	271;"	d
KS32C_UART_STAT_RDR	aim711/v3_0/include/plf_io.h	344;"	d
KS32C_UART_STAT_RDR	snds/v3_0/include/plf_io.h	272;"	d
KS32C_UART_STAT_TC	aim711/v3_0/include/plf_io.h	346;"	d
KS32C_UART_STAT_TC	snds/v3_0/include/plf_io.h	274;"	d
KS32C_UART_STAT_TXE	aim711/v3_0/include/plf_io.h	345;"	d
KS32C_UART_STAT_TXE	snds/v3_0/include/plf_io.h	273;"	d
KS32C_UART_TXBUF	aim711/v3_0/include/plf_io.h	316;"	d
KS32C_UART_TXBUF	snds/v3_0/include/plf_io.h	244;"	d
KeyboardAscii	arm9/aaed2000/v3_0/src/kbd_drvr.c	/^KeyboardAscii(CYG_BYTE scancode)$/;"	f	file:
KeyboardAscii	edb7xxx/v3_0/src/lcd_support.c	/^KeyboardAscii(CYG_BYTE scancode)$/;"	f	file:
KeyboardAscii	xscale/picasso/v3_0/src/vga_support.c	/^KeyboardAscii(CYG_BYTE scancode)$/;"	f	file:
KeyboardAscii	xscale/uE250/v3_0/src/vga_support.c	/^KeyboardAscii(CYG_BYTE scancode)$/;"	f	file:
KeyboardChar	xscale/picasso/v3_0/src/vga_support.c	/^KeyboardChar(void)$/;"	f
KeyboardChar	xscale/uE250/v3_0/src/vga_support.c	/^KeyboardChar(void)$/;"	f
KeyboardInit	edb7xxx/v3_0/src/lcd_support.c	/^KeyboardInit(void)$/;"	f	file:
KeyboardInit	xscale/picasso/v3_0/src/vga_support.c	/^KeyboardInit(void)$/;"	f	file:
KeyboardInit	xscale/uE250/v3_0/src/vga_support.c	/^KeyboardInit(void)$/;"	f	file:
KeyboardScan	arm9/aaed2000/v3_0/src/kbd_drvr.c	/^KeyboardScan(CYG_BYTE *code)$/;"	f	file:
KeyboardTest	edb7xxx/v3_0/src/lcd_support.c	/^KeyboardTest(void)$/;"	f	file:
KeyboardTest	xscale/picasso/v3_0/src/vga_support.c	/^KeyboardTest(void)$/;"	f	file:
KeyboardTest	xscale/uE250/v3_0/src/vga_support.c	/^KeyboardTest(void)$/;"	f	file:
LADR0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	403;"	d
LADR0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	447;"	d
LADR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	414;"	d
LADR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	458;"	d
LADR2_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	425;"	d
LADR2_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	469;"	d
LAST_CHAR	arm9/aaed2000/v3_0/src/font.h	54;"	d
LAST_CHAR	edb7xxx/v3_0/misc/lcd_support.c	51;"	d	file:
LAST_CHAR	edb7xxx/v3_0/src/font.h	54;"	d
LAST_CHAR	sa11x0/assabet/v3_0/src/lcd_support.c	183;"	d	file:
LAST_CHAR	sa11x0/cerfpda/v3_0/src/lcd_support.c	183;"	d	file:
LAST_CHAR	sa11x0/ipaq/v3_0/src/font.h	54;"	d
LAST_CHAR	xscale/picasso/v3_0/src/font.h	164;"	d
LAST_CHAR	xscale/picasso/v3_0/src/font.h	55;"	d
LAST_CHAR	xscale/uE250/v3_0/src/font.h	164;"	d
LAST_CHAR	xscale/uE250/v3_0/src/font.h	55;"	d
LAST_DEVICE_NUM	xscale/iq80310/v3_0/src/diag/pci_bios.h	310;"	d
LAST_SYSPROC	xscale/iq80310/v3_0/src/diag/pci_bios.h	109;"	d
LATENCY_TIMER_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	347;"	d
LATENCY_VALUE	xscale/iq80310/v3_0/src/diag/pci_bios.h	308;"	d
LCDCON	edb7xxx/v3_0/include/hal_edb7xxx.h	235;"	d
LCDCON1	arm9/smdk2410/v3_0/include/s3c2410x.h	204;"	d
LCDCON2	arm9/smdk2410/v3_0/include/s3c2410x.h	205;"	d
LCDCON3	arm9/smdk2410/v3_0/include/s3c2410x.h	206;"	d
LCDCON4	arm9/smdk2410/v3_0/include/s3c2410x.h	207;"	d
LCDCON5	arm9/smdk2410/v3_0/include/s3c2410x.h	208;"	d
LCDCON_AC_PRESCALE	edb7xxx/v3_0/include/hal_edb7xxx.h	242;"	d
LCDCON_AC_PRESCALE_S	edb7xxx/v3_0/include/hal_edb7xxx.h	243;"	d
LCDCON_BUFSIZ	edb7xxx/v3_0/include/hal_edb7xxx.h	236;"	d
LCDCON_BUFSIZ_S	edb7xxx/v3_0/include/hal_edb7xxx.h	237;"	d
LCDCON_GSEN	edb7xxx/v3_0/include/hal_edb7xxx.h	244;"	d
LCDCON_GSMD	edb7xxx/v3_0/include/hal_edb7xxx.h	245;"	d
LCDCON_LINE_LENGTH	edb7xxx/v3_0/include/hal_edb7xxx.h	238;"	d
LCDCON_LINE_LENGTH_S	edb7xxx/v3_0/include/hal_edb7xxx.h	239;"	d
LCDCON_PIX_PRESCALE	edb7xxx/v3_0/include/hal_edb7xxx.h	240;"	d
LCDCON_PIX_PRESCALE_S	edb7xxx/v3_0/include/hal_edb7xxx.h	241;"	d
LCDINTMSK	arm9/smdk2410/v3_0/include/s3c2410x.h	219;"	d
LCDINTPND	arm9/smdk2410/v3_0/include/s3c2410x.h	217;"	d
LCDSADDR1	arm9/smdk2410/v3_0/include/s3c2410x.h	209;"	d
LCDSADDR2	arm9/smdk2410/v3_0/include/s3c2410x.h	210;"	d
LCDSADDR3	arm9/smdk2410/v3_0/include/s3c2410x.h	211;"	d
LCDSRCPND	arm9/smdk2410/v3_0/include/s3c2410x.h	218;"	d
LCD_BACKLIGHT	edb7xxx/v3_0/misc/lcd_support.c	222;"	d	file:
LCD_BACKLIGHT	edb7xxx/v3_0/src/lcd_support.c	307;"	d	file:
LCD_BASE	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	116;"	d	file:
LCD_BUFFER_SIZE	edb7xxx/v3_0/include/hal_platform_setup.h	81;"	d
LCD_BUFFER_SIZE	edb7xxx/v3_0/include/hal_platform_setup.h	83;"	d
LCD_CMD	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	120;"	d	file:
LCD_CMD_ACG	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	142;"	d	file:
LCD_CMD_ADD	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	143;"	d	file:
LCD_CMD_BL	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	134;"	d	file:
LCD_CMD_CL	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	137;"	d	file:
LCD_CMD_CR	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	139;"	d	file:
LCD_CMD_CUR	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	135;"	d	file:
LCD_CMD_DOFF	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	133;"	d	file:
LCD_CMD_DON	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	136;"	d	file:
LCD_CMD_ECL	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	129;"	d	file:
LCD_CMD_ECR	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	131;"	d	file:
LCD_CMD_ESL	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	130;"	d	file:
LCD_CMD_ESR	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	132;"	d	file:
LCD_CMD_HOME	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	128;"	d	file:
LCD_CMD_MODE	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	141;"	d	file:
LCD_CMD_RST	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	127;"	d	file:
LCD_CMD_SL	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	138;"	d	file:
LCD_CMD_SR	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	140;"	d	file:
LCD_COMM_CHANNEL	edb7xxx/v3_0/src/lcd_support.c	1307;"	d	file:
LCD_COMM_CHANNEL	sa11x0/ipaq/v3_0/src/lcd_support.c	1286;"	d	file:
LCD_DATA	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	118;"	d	file:
LCD_DCDC	edb7xxx/v3_0/misc/lcd_support.c	220;"	d	file:
LCD_DCDC	edb7xxx/v3_0/src/lcd_support.c	305;"	d	file:
LCD_DELAY_US	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	179;"	d	file:
LCD_DEPTH	arm9/aaed2000/v3_0/src/lcd_support.c	90;"	d	file:
LCD_DEPTH	edb7xxx/v3_0/src/lcd_support.c	89;"	d	file:
LCD_DEPTH	sa11x0/assabet/v3_0/src/lcd_support.c	289;"	d	file:
LCD_DEPTH	sa11x0/cerfpda/v3_0/src/lcd_support.c	289;"	d	file:
LCD_DEPTH	sa11x0/ipaq/v3_0/src/lcd_support.c	98;"	d	file:
LCD_DROP_ON_POTS	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	316;"	d	file:
LCD_ENABLE	edb7xxx/v3_0/misc/lcd_support.c	221;"	d	file:
LCD_ENABLE	edb7xxx/v3_0/src/lcd_support.c	306;"	d	file:
LCD_ENABLE_HIGH	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	251;"	d	file:
LCD_ENABLE_LOW	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	261;"	d	file:
LCD_ENABLE_PULSE	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	272;"	d	file:
LCD_ERR	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	147;"	d	file:
LCD_FRAMEBUFFER	arm9/aaed2000/v3_0/src/lcd_support.c	70;"	d	file:
LCD_HEIGHT	arm9/aaed2000/v3_0/src/lcd_support.c	85;"	d	file:
LCD_HEIGHT	arm9/aaed2000/v3_0/src/lcd_support.c	88;"	d	file:
LCD_HEIGHT	edb7xxx/v3_0/misc/lcd_support.c	158;"	d	file:
LCD_HEIGHT	edb7xxx/v3_0/misc/lcd_support.c	161;"	d	file:
LCD_HEIGHT	edb7xxx/v3_0/src/lcd_support.c	84;"	d	file:
LCD_HEIGHT	edb7xxx/v3_0/src/lcd_support.c	87;"	d	file:
LCD_HEIGHT	sa11x0/assabet/v3_0/src/lcd_support.c	288;"	d	file:
LCD_HEIGHT	sa11x0/cerfpda/v3_0/src/lcd_support.c	288;"	d	file:
LCD_HEIGHT	sa11x0/ipaq/v3_0/src/lcd_support.c	93;"	d	file:
LCD_HEIGHT	sa11x0/ipaq/v3_0/src/lcd_support.c	96;"	d	file:
LCD_INIT	edb7xxx/v3_0/misc/lcd_support.c	223;"	d	file:
LCD_INIT	edb7xxx/v3_0/src/lcd_support.c	308;"	d	file:
LCD_KBD_CTRL	sa11x0/ipaq/v3_0/src/lcd_support.c	805;"	d	file:
LCD_KBD_NORM	sa11x0/ipaq/v3_0/src/lcd_support.c	802;"	d	file:
LCD_KBD_NUM	sa11x0/ipaq/v3_0/src/lcd_support.c	804;"	d	file:
LCD_KBD_SHIFT	sa11x0/ipaq/v3_0/src/lcd_support.c	803;"	d	file:
LCD_LA_END	edb7xxx/v3_0/include/hal_platform_setup.h	98;"	d
LCD_LA_START	edb7xxx/v3_0/include/hal_platform_setup.h	97;"	d
LCD_LINE0	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	149;"	d	file:
LCD_LINE1	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	150;"	d	file:
LCD_LINE_LENGTH	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	151;"	d	file:
LCD_MICRO_DELAY	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	191;"	d	file:
LCD_NANO_DELAY	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	184;"	d	file:
LCD_OK	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	146;"	d	file:
LCD_PA	edb7xxx/v3_0/include/hal_platform_setup.h	99;"	d
LCD_PANEL_TIMEOUT	edb7xxx/v3_0/misc/lcd_panel_support.c	105;"	d	file:
LCD_READ	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	389;"	d	file:
LCD_READ_NIBBLE	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	281;"	d	file:
LCD_RS_READ_DATA	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	198;"	d	file:
LCD_RS_READ_STAT	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	209;"	d	file:
LCD_RS_WRITE_CMD	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	241;"	d	file:
LCD_RS_WRITE_DATA	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	225;"	d	file:
LCD_STAT	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	119;"	d	file:
LCD_STAT_ADD	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	124;"	d	file:
LCD_STAT_BUSY	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	123;"	d	file:
LCD_WIDTH	arm9/aaed2000/v3_0/src/lcd_support.c	84;"	d	file:
LCD_WIDTH	arm9/aaed2000/v3_0/src/lcd_support.c	87;"	d	file:
LCD_WIDTH	edb7xxx/v3_0/misc/lcd_support.c	157;"	d	file:
LCD_WIDTH	edb7xxx/v3_0/misc/lcd_support.c	160;"	d	file:
LCD_WIDTH	edb7xxx/v3_0/src/lcd_support.c	83;"	d	file:
LCD_WIDTH	edb7xxx/v3_0/src/lcd_support.c	86;"	d	file:
LCD_WIDTH	sa11x0/assabet/v3_0/src/lcd_support.c	287;"	d	file:
LCD_WIDTH	sa11x0/cerfpda/v3_0/src/lcd_support.c	287;"	d	file:
LCD_WIDTH	sa11x0/ipaq/v3_0/src/lcd_support.c	92;"	d	file:
LCD_WIDTH	sa11x0/ipaq/v3_0/src/lcd_support.c	95;"	d	file:
LCD_WRITE	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	392;"	d	file:
LCD_WRITE_NIBBLE	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	295;"	d	file:
LCR	arm9/innovator/v3_0/src/hal_diag.c	108;"	d	file:
LCR	xscale/iq80310/v3_0/src/diag/cycduart.h	60;"	d
LCR_5BITS	xscale/iq80310/v3_0/src/diag/cycduart.h	68;"	d
LCR_6BITS	xscale/iq80310/v3_0/src/diag/cycduart.h	69;"	d
LCR_7BITS	xscale/iq80310/v3_0/src/diag/cycduart.h	70;"	d
LCR_8BITS	xscale/iq80310/v3_0/src/diag/cycduart.h	71;"	d
LCR_DLAB	xscale/iq80310/v3_0/src/diag/cycduart.h	77;"	d
LCR_EPS	xscale/iq80310/v3_0/src/diag/cycduart.h	74;"	d
LCR_NSB	xscale/iq80310/v3_0/src/diag/cycduart.h	72;"	d
LCR_PEN	xscale/iq80310/v3_0/src/diag/cycduart.h	73;"	d
LCR_SB	xscale/iq80310/v3_0/src/diag/cycduart.h	76;"	d
LCR_SP	xscale/iq80310/v3_0/src/diag/cycduart.h	75;"	d
LCSR_E	aeb/v3_0/include/hal_cache.h	84;"	d
LCSR_L	aeb/v3_0/include/hal_cache.h	85;"	d
LD	gps4020/v3_0/support/download/Makefile	/^LD        = arm-elf-ld$/;"	m
LDFLAGS	gps4020/v3_0/support/download/Makefile	/^LDFLAGS   = -nostdlib -Wl,-static -Wl,-Map,$@.map$/;"	m
LDLIBS	gps4020/v3_0/support/download/Makefile	/^LDLIBS    =$/;"	m
LEDFLSH	edb7xxx/v3_0/include/hal_edb7xxx.h	396;"	d
LEDFLSH_DUTY	edb7xxx/v3_0/include/hal_edb7xxx.h	398;"	d
LEDFLSH_ENABLE	edb7xxx/v3_0/include/hal_edb7xxx.h	397;"	d
LEDFLSH_PERIOD	edb7xxx/v3_0/include/hal_edb7xxx.h	399;"	d
LETTER_A	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	72;"	d
LETTER_B	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	73;"	d
LETTER_C	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	74;"	d
LETTER_D	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	75;"	d
LETTER_E	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	76;"	d
LETTER_F	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	77;"	d
LETTER_I	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	78;"	d
LETTER_L	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	79;"	d
LETTER_P	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	80;"	d
LETTER_S	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	81;"	d
LINE	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	60;"	d
LINES	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	59;"	d
LINK_XINT0	xscale/iq80310/v3_0/src/diag/pci_bios.h	254;"	d
LINK_XINT1	xscale/iq80310/v3_0/src/diag/pci_bios.h	255;"	d
LINK_XINT2	xscale/iq80310/v3_0/src/diag/pci_bios.h	256;"	d
LINK_XINT3	xscale/iq80310/v3_0/src/diag/pci_bios.h	257;"	d
LINK_XINT4	xscale/iq80310/v3_0/src/diag/pci_bios.h	258;"	d
LINK_XINT5	xscale/iq80310/v3_0/src/diag/pci_bios.h	259;"	d
LINK_XINT6	xscale/iq80310/v3_0/src/diag/pci_bios.h	260;"	d
LINK_XINT7	xscale/iq80310/v3_0/src/diag/pci_bios.h	261;"	d
LIN_PRIORITY	xscale/iq80310/v3_0/src/diag/ether_test.h	296;"	d
LIN_PRIORITY_MODE	xscale/iq80310/v3_0/src/diag/ether_test.h	300;"	d
LOADLIBES	gps4020/v3_0/support/download/Makefile	/^LOADLIBES =$/;"	m
LOAD_CU_BASE	xscale/iq80310/v3_0/src/diag/ether_test.h	109;"	d
LOAD_DUMPCTR_ADDR	xscale/iq80310/v3_0/src/diag/ether_test.h	107;"	d
LOAD_HDS	xscale/iq80310/v3_0/src/diag/ether_test.h	117;"	d
LOAD_RU_BASE	xscale/iq80310/v3_0/src/diag/ether_test.h	118;"	d
LOCALBUS_CONFIG_OFFSET	xscale/picasso/v3_0/include/plx.h	44;"	d
LOCALBUS_CONFIG_OFFSET	xscale/uE250/v3_0/include/plx.h	44;"	d
LOCALBUS_IRQ_MASK	xscale/picasso/v3_0/include/plx.h	74;"	d
LOCALBUS_IRQ_MASK	xscale/uE250/v3_0/include/plx.h	74;"	d
LOCALBUS_IRQ_STATUS	xscale/picasso/v3_0/include/plx.h	75;"	d
LOCALBUS_IRQ_STATUS	xscale/uE250/v3_0/include/plx.h	75;"	d
LOCALBUS_OFFSET	xscale/picasso/v3_0/include/plx.h	45;"	d
LOCALBUS_OFFSET	xscale/uE250/v3_0/include/plx.h	45;"	d
LOCKTIME	arm9/smdk2410/v3_0/include/s3c2410x.h	195;"	d
LOCK_BLOCK_CONFIRM	xscale/iq80310/v3_0/src/diag/flash.c	77;"	d	file:
LOCK_CMD	xscale/iq80310/v3_0/src/diag/flash.c	72;"	d	file:
LOW	xscale/iq80310/v3_0/src/diag/i557_eep.c	89;"	d	file:
LPCSEL	arm9/smdk2410/v3_0/include/s3c2410x.h	220;"	d
LR	arch/v3_0/include/arm_stub.h	/^    R8, R9, R10, FP, IP, SP, LR, PC,$/;"	e	enum:regnames
LSB	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	87;"	d
LSB_DISPLAY_REG	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	58;"	d
LSB_DISPLAY_REG	xscale/iq80310/v3_0/src/diag/flash.c	164;"	d	file:
LSHIFT	arm9/aaed2000/v3_0/src/kbd_drvr.c	64;"	d	file:
LSHIFT	edb7xxx/v3_0/src/lcd_support.c	751;"	d	file:
LSHIFT	xscale/picasso/v3_0/src/vga_support.c	808;"	d	file:
LSHIFT	xscale/uE250/v3_0/src/vga_support.c	808;"	d	file:
LSR	arm9/innovator/v3_0/src/hal_diag.c	111;"	d	file:
LSR	xscale/iq80310/v3_0/src/diag/cycduart.h	62;"	d
LSR_BI	xscale/iq80310/v3_0/src/diag/cycduart.h	85;"	d
LSR_DR	xscale/iq80310/v3_0/src/diag/cycduart.h	81;"	d
LSR_FE	xscale/iq80310/v3_0/src/diag/cycduart.h	84;"	d
LSR_FERR	xscale/iq80310/v3_0/src/diag/cycduart.h	88;"	d
LSR_OE	xscale/iq80310/v3_0/src/diag/cycduart.h	82;"	d
LSR_PE	xscale/iq80310/v3_0/src/diag/cycduart.h	83;"	d
LSR_THRE	xscale/iq80310/v3_0/src/diag/cycduart.h	86;"	d
LSR_TSRE	xscale/iq80310/v3_0/src/diag/cycduart.h	87;"	d
LWABar	xscale/iq80310/v3_0/src/diag/memtest.c	/^LWABar(long	start,			\/* Starting address of test *\/$/;"	f	file:
LWAddr	xscale/iq80310/v3_0/src/diag/memtest.c	/^static int LWAddr ($/;"	f	file:
LWBar	xscale/iq80310/v3_0/src/diag/memtest.c	/^static int LWBar (long	start,			\/* Starting address of test *\/$/;"	f	file:
L_bit	xscale/cores/v3_0/src/xscale_stub.c	245;"	d	file:
LoopMemTest	xscale/iq80310/v3_0/src/diag/memtest.c	/^LoopMemTest ($/;"	f
LoopMemTest	xscale/iq80321/v3_0/src/diag/memtest.c	/^LoopMemTest (CYG_ADDRWORD startAddr, CYG_ADDRWORD endAddr)$/;"	f
MAC7100_ATD_IV	mac7100/var/v3_0/include/var_io.h	163;"	d
MAC7100_ATD_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	124;"	d
MAC7100_ATD_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	124;"	d
MAC7100_CAN_A_Error_IV	mac7100/var/v3_0/include/var_io.h	130;"	d
MAC7100_CAN_A_Error_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	91;"	d
MAC7100_CAN_A_Error_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	91;"	d
MAC7100_CAN_A_MB14_IV	mac7100/var/v3_0/include/var_io.h	129;"	d
MAC7100_CAN_A_MB14_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	90;"	d
MAC7100_CAN_A_MB14_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	90;"	d
MAC7100_CAN_A_MB_IV	mac7100/var/v3_0/include/var_io.h	128;"	d
MAC7100_CAN_A_MB_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	89;"	d
MAC7100_CAN_A_MB_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	89;"	d
MAC7100_CAN_B_Error_IV	mac7100/var/v3_0/include/var_io.h	133;"	d
MAC7100_CAN_B_Error_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	94;"	d
MAC7100_CAN_B_Error_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	94;"	d
MAC7100_CAN_B_MB14_IV	mac7100/var/v3_0/include/var_io.h	132;"	d
MAC7100_CAN_B_MB14_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	93;"	d
MAC7100_CAN_B_MB14_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	93;"	d
MAC7100_CAN_B_MB_IV	mac7100/var/v3_0/include/var_io.h	131;"	d
MAC7100_CAN_B_MB_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	92;"	d
MAC7100_CAN_B_MB_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	92;"	d
MAC7100_CAN_C_Error_IV	mac7100/var/v3_0/include/var_io.h	136;"	d
MAC7100_CAN_C_Error_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	97;"	d
MAC7100_CAN_C_Error_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	97;"	d
MAC7100_CAN_C_MB14_IV	mac7100/var/v3_0/include/var_io.h	135;"	d
MAC7100_CAN_C_MB14_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	96;"	d
MAC7100_CAN_C_MB14_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	96;"	d
MAC7100_CAN_C_MB_IV	mac7100/var/v3_0/include/var_io.h	134;"	d
MAC7100_CAN_C_MB_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	95;"	d
MAC7100_CAN_C_MB_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	95;"	d
MAC7100_CAN_D_Error_IV	mac7100/var/v3_0/include/var_io.h	139;"	d
MAC7100_CAN_D_Error_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	100;"	d
MAC7100_CAN_D_Error_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	100;"	d
MAC7100_CAN_D_MB14_IV	mac7100/var/v3_0/include/var_io.h	138;"	d
MAC7100_CAN_D_MB14_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	99;"	d
MAC7100_CAN_D_MB14_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	99;"	d
MAC7100_CAN_D_MB_IV	mac7100/var/v3_0/include/var_io.h	137;"	d
MAC7100_CAN_D_MB_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	98;"	d
MAC7100_CAN_D_MB_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	98;"	d
MAC7100_CFM_IV	mac7100/var/v3_0/include/var_io.h	164;"	d
MAC7100_CFM_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	125;"	d
MAC7100_CFM_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	125;"	d
MAC7100_CIMR_OFFSET	mac7100/var/v3_0/include/var_io.h	78;"	d
MAC7100_CLMASK_OFFSET	mac7100/var/v3_0/include/var_io.h	79;"	d
MAC7100_CRG_ACQ	mac7100/var/v3_0/include/var_io.h	370;"	d
MAC7100_CRG_AUTO	mac7100/var/v3_0/include/var_io.h	371;"	d
MAC7100_CRG_BASE	mac7100/var/v3_0/include/var_io.h	324;"	d
MAC7100_CRG_BDMCTL	mac7100/var/v3_0/include/var_io.h	333;"	d
MAC7100_CRG_CLKSEL	mac7100/var/v3_0/include/var_io.h	330;"	d
MAC7100_CRG_CLKSEL_VAL	mac7100/var/v3_0/include/hal_var_setup.h	71;"	d
MAC7100_CRG_CME	mac7100/var/v3_0/include/var_io.h	373;"	d
MAC7100_CRG_CRGFLG	mac7100/var/v3_0/include/var_io.h	328;"	d
MAC7100_CRG_CRGINT	mac7100/var/v3_0/include/var_io.h	329;"	d
MAC7100_CRG_CTCTL	mac7100/var/v3_0/include/var_io.h	335;"	d
MAC7100_CRG_CTFLG	mac7100/var/v3_0/include/var_io.h	327;"	d
MAC7100_CRG_DOZE	mac7100/var/v3_0/include/var_io.h	377;"	d
MAC7100_CRG_DOZE_ROA	mac7100/var/v3_0/include/var_io.h	361;"	d
MAC7100_CRG_FORBYP	mac7100/var/v3_0/include/var_io.h	334;"	d
MAC7100_CRG_FSTWKP	mac7100/var/v3_0/include/var_io.h	369;"	d
MAC7100_CRG_IV	mac7100/var/v3_0/include/var_io.h	122;"	d
MAC7100_CRG_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	83;"	d
MAC7100_CRG_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	83;"	d
MAC7100_CRG_LOCK	mac7100/var/v3_0/include/var_io.h	347;"	d
MAC7100_CRG_LOCKIE	mac7100/var/v3_0/include/var_io.h	355;"	d
MAC7100_CRG_LOCKIF	mac7100/var/v3_0/include/var_io.h	348;"	d
MAC7100_CRG_LVRF	mac7100/var/v3_0/include/var_io.h	349;"	d
MAC7100_CRG_PLLCTL	mac7100/var/v3_0/include/var_io.h	331;"	d
MAC7100_CRG_PLLCTL_VAL	mac7100/var/v3_0/include/hal_var_setup.h	68;"	d
MAC7100_CRG_PLLDOZE	mac7100/var/v3_0/include/var_io.h	360;"	d
MAC7100_CRG_PLLON	mac7100/var/v3_0/include/var_io.h	372;"	d
MAC7100_CRG_PLLSEL	mac7100/var/v3_0/include/var_io.h	363;"	d
MAC7100_CRG_PORF	mac7100/var/v3_0/include/var_io.h	350;"	d
MAC7100_CRG_PRE	mac7100/var/v3_0/include/var_io.h	368;"	d
MAC7100_CRG_PSTP	mac7100/var/v3_0/include/var_io.h	362;"	d
MAC7100_CRG_PWE	mac7100/var/v3_0/include/var_io.h	367;"	d
MAC7100_CRG_REFD	mac7100/var/v3_0/include/var_io.h	341;"	d
MAC7100_CRG_REFDV	mac7100/var/v3_0/include/var_io.h	326;"	d
MAC7100_CRG_REFDV_VAL	mac7100/var/v3_0/include/hal_var_setup.h	60;"	d
MAC7100_CRG_REFDV_VAL	mac7100/var/v3_0/include/hal_var_setup.h	63;"	d
MAC7100_CRG_RSBCK	mac7100/var/v3_0/include/var_io.h	380;"	d
MAC7100_CRG_RTIDOZE	mac7100/var/v3_0/include/var_io.h	359;"	d
MAC7100_CRG_SCM	mac7100/var/v3_0/include/var_io.h	344;"	d
MAC7100_CRG_SCME	mac7100/var/v3_0/include/var_io.h	366;"	d
MAC7100_CRG_SCMIE	mac7100/var/v3_0/include/var_io.h	354;"	d
MAC7100_CRG_SCMIF	mac7100/var/v3_0/include/var_io.h	345;"	d
MAC7100_CRG_SDMCTL	mac7100/var/v3_0/include/var_io.h	332;"	d
MAC7100_CRG_STOP	mac7100/var/v3_0/include/var_io.h	376;"	d
MAC7100_CRG_STPEF	mac7100/var/v3_0/include/var_io.h	351;"	d
MAC7100_CRG_SWTDOZE	mac7100/var/v3_0/include/var_io.h	358;"	d
MAC7100_CRG_SYN	mac7100/var/v3_0/include/var_io.h	338;"	d
MAC7100_CRG_SYNR	mac7100/var/v3_0/include/var_io.h	325;"	d
MAC7100_CRG_SYNR_VAL	mac7100/var/v3_0/include/hal_var_setup.h	65;"	d
MAC7100_CRG_TRACK	mac7100/var/v3_0/include/var_io.h	346;"	d
MAC7100_DSPI_A_IV	mac7100/var/v3_0/include/var_io.h	141;"	d
MAC7100_DSPI_A_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	102;"	d
MAC7100_DSPI_A_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	102;"	d
MAC7100_DSPI_B_IV	mac7100/var/v3_0/include/var_io.h	142;"	d
MAC7100_DSPI_B_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	103;"	d
MAC7100_DSPI_B_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	103;"	d
MAC7100_EDMA0_IV	mac7100/var/v3_0/include/var_io.h	104;"	d
MAC7100_EDMA0_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	65;"	d
MAC7100_EDMA0_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	65;"	d
MAC7100_EDMA10_IV	mac7100/var/v3_0/include/var_io.h	114;"	d
MAC7100_EDMA10_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	75;"	d
MAC7100_EDMA10_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	75;"	d
MAC7100_EDMA11_IV	mac7100/var/v3_0/include/var_io.h	115;"	d
MAC7100_EDMA11_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	76;"	d
MAC7100_EDMA11_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	76;"	d
MAC7100_EDMA12_IV	mac7100/var/v3_0/include/var_io.h	116;"	d
MAC7100_EDMA12_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	77;"	d
MAC7100_EDMA12_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	77;"	d
MAC7100_EDMA13_IV	mac7100/var/v3_0/include/var_io.h	117;"	d
MAC7100_EDMA13_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	78;"	d
MAC7100_EDMA13_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	78;"	d
MAC7100_EDMA14_IV	mac7100/var/v3_0/include/var_io.h	118;"	d
MAC7100_EDMA14_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	79;"	d
MAC7100_EDMA14_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	79;"	d
MAC7100_EDMA15_IV	mac7100/var/v3_0/include/var_io.h	119;"	d
MAC7100_EDMA15_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	80;"	d
MAC7100_EDMA15_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	80;"	d
MAC7100_EDMA1_IV	mac7100/var/v3_0/include/var_io.h	105;"	d
MAC7100_EDMA1_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	66;"	d
MAC7100_EDMA1_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	66;"	d
MAC7100_EDMA2_IV	mac7100/var/v3_0/include/var_io.h	106;"	d
MAC7100_EDMA2_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	67;"	d
MAC7100_EDMA2_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	67;"	d
MAC7100_EDMA3_IV	mac7100/var/v3_0/include/var_io.h	107;"	d
MAC7100_EDMA3_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	68;"	d
MAC7100_EDMA3_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	68;"	d
MAC7100_EDMA4_IV	mac7100/var/v3_0/include/var_io.h	108;"	d
MAC7100_EDMA4_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	69;"	d
MAC7100_EDMA4_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	69;"	d
MAC7100_EDMA5_IV	mac7100/var/v3_0/include/var_io.h	109;"	d
MAC7100_EDMA5_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	70;"	d
MAC7100_EDMA5_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	70;"	d
MAC7100_EDMA6_IV	mac7100/var/v3_0/include/var_io.h	110;"	d
MAC7100_EDMA6_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	71;"	d
MAC7100_EDMA6_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	71;"	d
MAC7100_EDMA7_IV	mac7100/var/v3_0/include/var_io.h	111;"	d
MAC7100_EDMA7_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	72;"	d
MAC7100_EDMA7_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	72;"	d
MAC7100_EDMA8_IV	mac7100/var/v3_0/include/var_io.h	112;"	d
MAC7100_EDMA8_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	73;"	d
MAC7100_EDMA8_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	73;"	d
MAC7100_EDMA9_IV	mac7100/var/v3_0/include/var_io.h	113;"	d
MAC7100_EDMA9_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	74;"	d
MAC7100_EDMA9_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	74;"	d
MAC7100_EDMA_Error_IV	mac7100/var/v3_0/include/var_io.h	120;"	d
MAC7100_EDMA_Error_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	81;"	d
MAC7100_EDMA_Error_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	81;"	d
MAC7100_EMIOS0_IV	mac7100/var/v3_0/include/var_io.h	147;"	d
MAC7100_EMIOS0_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	108;"	d
MAC7100_EMIOS0_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	108;"	d
MAC7100_EMIOS10_IV	mac7100/var/v3_0/include/var_io.h	157;"	d
MAC7100_EMIOS10_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	118;"	d
MAC7100_EMIOS10_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	118;"	d
MAC7100_EMIOS11_IV	mac7100/var/v3_0/include/var_io.h	158;"	d
MAC7100_EMIOS11_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	119;"	d
MAC7100_EMIOS11_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	119;"	d
MAC7100_EMIOS12_IV	mac7100/var/v3_0/include/var_io.h	159;"	d
MAC7100_EMIOS12_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	120;"	d
MAC7100_EMIOS12_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	120;"	d
MAC7100_EMIOS13_IV	mac7100/var/v3_0/include/var_io.h	160;"	d
MAC7100_EMIOS13_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	121;"	d
MAC7100_EMIOS13_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	121;"	d
MAC7100_EMIOS14_IV	mac7100/var/v3_0/include/var_io.h	161;"	d
MAC7100_EMIOS14_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	122;"	d
MAC7100_EMIOS14_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	122;"	d
MAC7100_EMIOS15_IV	mac7100/var/v3_0/include/var_io.h	162;"	d
MAC7100_EMIOS15_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	123;"	d
MAC7100_EMIOS15_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	123;"	d
MAC7100_EMIOS1_IV	mac7100/var/v3_0/include/var_io.h	148;"	d
MAC7100_EMIOS1_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	109;"	d
MAC7100_EMIOS1_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	109;"	d
MAC7100_EMIOS2_IV	mac7100/var/v3_0/include/var_io.h	149;"	d
MAC7100_EMIOS2_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	110;"	d
MAC7100_EMIOS2_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	110;"	d
MAC7100_EMIOS3_IV	mac7100/var/v3_0/include/var_io.h	150;"	d
MAC7100_EMIOS3_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	111;"	d
MAC7100_EMIOS3_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	111;"	d
MAC7100_EMIOS4_IV	mac7100/var/v3_0/include/var_io.h	151;"	d
MAC7100_EMIOS4_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	112;"	d
MAC7100_EMIOS4_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	112;"	d
MAC7100_EMIOS5_IV	mac7100/var/v3_0/include/var_io.h	152;"	d
MAC7100_EMIOS5_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	113;"	d
MAC7100_EMIOS5_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	113;"	d
MAC7100_EMIOS6_IV	mac7100/var/v3_0/include/var_io.h	153;"	d
MAC7100_EMIOS6_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	114;"	d
MAC7100_EMIOS6_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	114;"	d
MAC7100_EMIOS7_IV	mac7100/var/v3_0/include/var_io.h	154;"	d
MAC7100_EMIOS7_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	115;"	d
MAC7100_EMIOS7_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	115;"	d
MAC7100_EMIOS8_IV	mac7100/var/v3_0/include/var_io.h	155;"	d
MAC7100_EMIOS8_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	116;"	d
MAC7100_EMIOS8_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	116;"	d
MAC7100_EMIOS9_IV	mac7100/var/v3_0/include/var_io.h	156;"	d
MAC7100_EMIOS9_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	117;"	d
MAC7100_EMIOS9_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	117;"	d
MAC7100_ESCI_A_IV	mac7100/var/v3_0/include/var_io.h	143;"	d
MAC7100_ESCI_A_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	104;"	d
MAC7100_ESCI_A_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	104;"	d
MAC7100_ESCI_B_IV	mac7100/var/v3_0/include/var_io.h	144;"	d
MAC7100_ESCI_B_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	105;"	d
MAC7100_ESCI_B_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	105;"	d
MAC7100_ESCI_C_IV	mac7100/var/v3_0/include/var_io.h	145;"	d
MAC7100_ESCI_C_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	106;"	d
MAC7100_ESCI_C_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	106;"	d
MAC7100_ESCI_D_IV	mac7100/var/v3_0/include/var_io.h	146;"	d
MAC7100_ESCI_D_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	107;"	d
MAC7100_ESCI_D_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	107;"	d
MAC7100_FIQIACK_OFFSET	mac7100/var/v3_0/include/var_io.h	83;"	d
MAC7100_I2C_IV	mac7100/var/v3_0/include/var_io.h	140;"	d
MAC7100_I2C_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	101;"	d
MAC7100_I2C_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	101;"	d
MAC7100_ICONFIG_OFFSET	mac7100/var/v3_0/include/var_io.h	76;"	d
MAC7100_ICR_OFFSET	mac7100/var/v3_0/include/var_io.h	81;"	d
MAC7100_IMRH_OFFSET	mac7100/var/v3_0/include/var_io.h	72;"	d
MAC7100_IMRL_OFFSET	mac7100/var/v3_0/include/var_io.h	73;"	d
MAC7100_INTC_BASE	mac7100/var/v3_0/include/var_io.h	68;"	d
MAC7100_INTC_CIMR	mac7100/var/v3_0/include/var_io.h	97;"	d
MAC7100_INTC_CLMASK	mac7100/var/v3_0/include/var_io.h	98;"	d
MAC7100_INTC_FIQIACK	mac7100/var/v3_0/include/var_io.h	94;"	d
MAC7100_INTC_ICONFIG	mac7100/var/v3_0/include/var_io.h	92;"	d
MAC7100_INTC_ICR	mac7100/var/v3_0/include/var_io.h	95;"	d
MAC7100_INTC_IMRH	mac7100/var/v3_0/include/var_io.h	87;"	d
MAC7100_INTC_IMRL	mac7100/var/v3_0/include/var_io.h	88;"	d
MAC7100_INTC_INTFRC	mac7100/var/v3_0/include/var_io.h	89;"	d
MAC7100_INTC_INTFRCH	mac7100/var/v3_0/include/var_io.h	90;"	d
MAC7100_INTC_INTFRCL	mac7100/var/v3_0/include/var_io.h	91;"	d
MAC7100_INTC_INT_LEVEL	mac7100/var/v3_0/include/var_io.h	101;"	d
MAC7100_INTC_IPRH	mac7100/var/v3_0/include/var_io.h	85;"	d
MAC7100_INTC_IPRL	mac7100/var/v3_0/include/var_io.h	86;"	d
MAC7100_INTC_IRQIACK	mac7100/var/v3_0/include/var_io.h	93;"	d
MAC7100_INTC_SIMR	mac7100/var/v3_0/include/var_io.h	96;"	d
MAC7100_INTC_SLMASK	mac7100/var/v3_0/include/var_io.h	99;"	d
MAC7100_INTFRCH_OFFSET	mac7100/var/v3_0/include/var_io.h	74;"	d
MAC7100_INTFRCL_OFFSET	mac7100/var/v3_0/include/var_io.h	75;"	d
MAC7100_IPRH_OFFSET	mac7100/var/v3_0/include/var_io.h	70;"	d
MAC7100_IPRL_OFFSET	mac7100/var/v3_0/include/var_io.h	71;"	d
MAC7100_IRQIACK_OFFSET	mac7100/var/v3_0/include/var_io.h	82;"	d
MAC7100_IRQ_IV	mac7100/var/v3_0/include/var_io.h	166;"	d
MAC7100_IRQ_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	127;"	d
MAC7100_IRQ_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	127;"	d
MAC7100_IRQ_SPURIOUS	mac7100/var/v3_0/include/var_io.h	169;"	d
MAC7100_MCM_AAMR	mac7100/var/v3_0/include/var_io.h	406;"	d
MAC7100_MCM_AMC	mac7100/var/v3_0/include/var_io.h	392;"	d
MAC7100_MCM_ASC	mac7100/var/v3_0/include/var_io.h	393;"	d
MAC7100_MCM_ASLAVE	mac7100/var/v3_0/include/var_io.h	450;"	d
MAC7100_MCM_AXMC	mac7100/var/v3_0/include/var_io.h	419;"	d
MAC7100_MCM_AXSC	mac7100/var/v3_0/include/var_io.h	423;"	d
MAC7100_MCM_CFADR	mac7100/var/v3_0/include/var_io.h	408;"	d
MAC7100_MCM_CFATR	mac7100/var/v3_0/include/var_io.h	412;"	d
MAC7100_MCM_CFDTR	mac7100/var/v3_0/include/var_io.h	414;"	d
MAC7100_MCM_CFLOC	mac7100/var/v3_0/include/var_io.h	410;"	d
MAC7100_MCM_DIR	mac7100/var/v3_0/include/var_io.h	428;"	d
MAC7100_MCM_DP64	mac7100/var/v3_0/include/var_io.h	424;"	d
MAC7100_MCM_EA	mac7100/var/v3_0/include/var_io.h	452;"	d
MAC7100_MCM_ENBWCR	mac7100/var/v3_0/include/var_io.h	433;"	d
MAC7100_MCM_IMC	mac7100/var/v3_0/include/var_io.h	394;"	d
MAC7100_MCM_LOCALERR	mac7100/var/v3_0/include/var_io.h	455;"	d
MAC7100_MCM_MRSR	mac7100/var/v3_0/include/var_io.h	396;"	d
MAC7100_MCM_MSWTCR	mac7100/var/v3_0/include/var_io.h	400;"	d
MAC7100_MCM_MSWTIR	mac7100/var/v3_0/include/var_io.h	404;"	d
MAC7100_MCM_MSWTSR	mac7100/var/v3_0/include/var_io.h	402;"	d
MAC7100_MCM_MWCR	mac7100/var/v3_0/include/var_io.h	398;"	d
MAC7100_MCM_PCT	mac7100/var/v3_0/include/var_io.h	390;"	d
MAC7100_MCM_POR	mac7100/var/v3_0/include/var_io.h	429;"	d
MAC7100_MCM_PRILVL	mac7100/var/v3_0/include/var_io.h	432;"	d
MAC7100_MCM_PROTECTION	mac7100/var/v3_0/include/var_io.h	459;"	d
MAC7100_MCM_REV	mac7100/var/v3_0/include/var_io.h	391;"	d
MAC7100_MCM_RO	mac7100/var/v3_0/include/var_io.h	441;"	d
MAC7100_MCM_SIZE	mac7100/var/v3_0/include/var_io.h	461;"	d
MAC7100_MCM_SWCIN16	mac7100/var/v3_0/include/var_io.h	440;"	d
MAC7100_MCM_SWE	mac7100/var/v3_0/include/var_io.h	438;"	d
MAC7100_MCM_SWRI	mac7100/var/v3_0/include/var_io.h	437;"	d
MAC7100_MCM_SWRWH	mac7100/var/v3_0/include/var_io.h	439;"	d
MAC7100_MCM_SWT	mac7100/var/v3_0/include/var_io.h	436;"	d
MAC7100_MCM_SWTIC	mac7100/var/v3_0/include/var_io.h	444;"	d
MAC7100_MCM_SWTR	mac7100/var/v3_0/include/var_io.h	427;"	d
MAC7100_MCM_SWT_IV	mac7100/var/v3_0/include/var_io.h	121;"	d
MAC7100_MCM_SWT_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	82;"	d
MAC7100_MCM_SWT_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	82;"	d
MAC7100_MCM_WRITE	mac7100/var/v3_0/include/var_io.h	463;"	d
MAC7100_PIM_BASE	mac7100/var/v3_0/include/var_io.h	241;"	d
MAC7100_PIM_CONFIG	mac7100/var/v3_0/include/var_io.h	254;"	d
MAC7100_PIM_CONFIG_TA	mac7100/var/v3_0/include/var_io.h	277;"	d
MAC7100_PIM_CONFIG_TCK	mac7100/var/v3_0/include/var_io.h	275;"	d
MAC7100_PIM_CONFIG_TDI	mac7100/var/v3_0/include/var_io.h	269;"	d
MAC7100_PIM_CONFIG_TDO	mac7100/var/v3_0/include/var_io.h	271;"	d
MAC7100_PIM_CONFIG_TMS	mac7100/var/v3_0/include/var_io.h	273;"	d
MAC7100_PIM_DATA	mac7100/var/v3_0/include/var_io.h	262;"	d
MAC7100_PIM_DDR	mac7100/var/v3_0/include/var_io.h	291;"	d
MAC7100_PIM_EIMCLKEN	mac7100/var/v3_0/include/var_io.h	303;"	d
MAC7100_PIM_GLBLINT	mac7100/var/v3_0/include/var_io.h	265;"	d
MAC7100_PIM_INT_PENDING	mac7100/var/v3_0/include/var_io.h	297;"	d
MAC7100_PIM_IV	mac7100/var/v3_0/include/var_io.h	165;"	d
MAC7100_PIM_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	126;"	d
MAC7100_PIM_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	126;"	d
MAC7100_PIM_MODE	mac7100/var/v3_0/include/var_io.h	292;"	d
MAC7100_PIM_MODE_PERIPHERAL	mac7100/var/v3_0/include/var_io.h	293;"	d
MAC7100_PIM_ODER	mac7100/var/v3_0/include/var_io.h	289;"	d
MAC7100_PIM_PIER	mac7100/var/v3_0/include/var_io.h	283;"	d
MAC7100_PIM_PIFR	mac7100/var/v3_0/include/var_io.h	281;"	d
MAC7100_PIM_PIMCONFIG	mac7100/var/v3_0/include/var_io.h	267;"	d
MAC7100_PIM_PORT32IR	mac7100/var/v3_0/include/var_io.h	305;"	d
MAC7100_PIM_PORT32IR_AB	mac7100/var/v3_0/include/var_io.h	307;"	d
MAC7100_PIM_PORT32IR_BC	mac7100/var/v3_0/include/var_io.h	311;"	d
MAC7100_PIM_PORT32IR_CD	mac7100/var/v3_0/include/var_io.h	308;"	d
MAC7100_PIM_PORT32IR_DE	mac7100/var/v3_0/include/var_io.h	312;"	d
MAC7100_PIM_PORT32IR_EF	mac7100/var/v3_0/include/var_io.h	309;"	d
MAC7100_PIM_PORT32IR_FG	mac7100/var/v3_0/include/var_io.h	313;"	d
MAC7100_PIM_PORT32IR_GH	mac7100/var/v3_0/include/var_io.h	310;"	d
MAC7100_PIM_PORT32IR_HI	mac7100/var/v3_0/include/var_io.h	314;"	d
MAC7100_PIM_PORTDATA	mac7100/var/v3_0/include/var_io.h	258;"	d
MAC7100_PIM_PORTHSEL	mac7100/var/v3_0/include/var_io.h	301;"	d
MAC7100_PIM_PORTIFR	mac7100/var/v3_0/include/var_io.h	256;"	d
MAC7100_PIM_PORTIR	mac7100/var/v3_0/include/var_io.h	260;"	d
MAC7100_PIM_PULL	mac7100/var/v3_0/include/var_io.h	285;"	d
MAC7100_PIM_RDR	mac7100/var/v3_0/include/var_io.h	287;"	d
MAC7100_PIT1_IV	mac7100/var/v3_0/include/var_io.h	123;"	d
MAC7100_PIT1_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	84;"	d
MAC7100_PIT1_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	84;"	d
MAC7100_PIT2_IV	mac7100/var/v3_0/include/var_io.h	124;"	d
MAC7100_PIT2_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	85;"	d
MAC7100_PIT2_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	85;"	d
MAC7100_PIT3_IV	mac7100/var/v3_0/include/var_io.h	125;"	d
MAC7100_PIT3_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	86;"	d
MAC7100_PIT3_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	86;"	d
MAC7100_PIT4_RTI_IV	mac7100/var/v3_0/include/var_io.h	126;"	d
MAC7100_PIT4_RTI_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	87;"	d
MAC7100_PIT4_RTI_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	87;"	d
MAC7100_PITCTRL_OFFSET	mac7100/var/v3_0/include/var_io.h	215;"	d
MAC7100_PITEN_OFFSET	mac7100/var/v3_0/include/var_io.h	214;"	d
MAC7100_PITFLG_OFFSET	mac7100/var/v3_0/include/var_io.h	211;"	d
MAC7100_PITINTEN_OFFSET	mac7100/var/v3_0/include/var_io.h	212;"	d
MAC7100_PITINTSEL_OFFSET	mac7100/var/v3_0/include/var_io.h	213;"	d
MAC7100_PIT_BASE	mac7100/var/v3_0/include/var_io.h	202;"	d
MAC7100_PIT_CTRL	mac7100/var/v3_0/include/var_io.h	231;"	d
MAC7100_PIT_EN	mac7100/var/v3_0/include/var_io.h	229;"	d
MAC7100_PIT_EN_PEN	mac7100/var/v3_0/include/var_io.h	224;"	d
MAC7100_PIT_EN_RTIEN	mac7100/var/v3_0/include/var_io.h	223;"	d
MAC7100_PIT_FLAG_RTIF	mac7100/var/v3_0/include/var_io.h	217;"	d
MAC7100_PIT_FLAG_TIF	mac7100/var/v3_0/include/var_io.h	218;"	d
MAC7100_PIT_FLG	mac7100/var/v3_0/include/var_io.h	226;"	d
MAC7100_PIT_INTEN	mac7100/var/v3_0/include/var_io.h	227;"	d
MAC7100_PIT_INTEN_RTIE	mac7100/var/v3_0/include/var_io.h	220;"	d
MAC7100_PIT_INTEN_TIE	mac7100/var/v3_0/include/var_io.h	221;"	d
MAC7100_PIT_INTSEL	mac7100/var/v3_0/include/var_io.h	228;"	d
MAC7100_PIT_INTSEL_ISEL	mac7100/var/v3_0/include/var_io.h	219;"	d
MAC7100_PIT_MDIS	mac7100/var/v3_0/include/var_io.h	232;"	d
MAC7100_PIT_TLVAL	mac7100/var/v3_0/include/var_io.h	206;"	d
MAC7100_PIT_TVAL	mac7100/var/v3_0/include/var_io.h	208;"	d
MAC7100_PORT_A_OFFSET	mac7100/var/v3_0/include/var_io.h	243;"	d
MAC7100_PORT_B_OFFSET	mac7100/var/v3_0/include/var_io.h	244;"	d
MAC7100_PORT_C_OFFSET	mac7100/var/v3_0/include/var_io.h	245;"	d
MAC7100_PORT_D_OFFSET	mac7100/var/v3_0/include/var_io.h	246;"	d
MAC7100_PORT_E_OFFSET	mac7100/var/v3_0/include/var_io.h	247;"	d
MAC7100_PORT_F_OFFSET	mac7100/var/v3_0/include/var_io.h	248;"	d
MAC7100_PORT_G_OFFSET	mac7100/var/v3_0/include/var_io.h	249;"	d
MAC7100_PORT_H_OFFSET	mac7100/var/v3_0/include/var_io.h	250;"	d
MAC7100_PORT_I_OFFSET	mac7100/var/v3_0/include/var_io.h	251;"	d
MAC7100_SIMR_OFFSET	mac7100/var/v3_0/include/var_io.h	77;"	d
MAC7100_SLMASK_OFFSET	mac7100/var/v3_0/include/var_io.h	80;"	d
MAC7100_TLVAL0_OFFSET	mac7100/var/v3_0/include/var_io.h	203;"	d
MAC7100_TVAL0_OFFSET	mac7100/var/v3_0/include/var_io.h	204;"	d
MAC7100_VREG_IV	mac7100/var/v3_0/include/var_io.h	127;"	d
MAC7100_VREG_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	88;"	d
MAC7100_VREG_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	88;"	d
MAC7100_XIRQ_IV	mac7100/var/v3_0/include/var_io.h	167;"	d
MAC7100_XIRQ_LEVEL	mac7100/mac7100evb/v3_0/include/hal_platform_ints.h	128;"	d
MAC7100_XIRQ_LEVEL	mac7100/mace1/v3_0/include/hal_platform_ints.h	128;"	d
MAC_EEPROM_OFFSET	xscale/ixdp425/v3_0/src/ixdp425_misc.c	319;"	d	file:
MAC_EEPROM_OFFSET	xscale/prpmc1100/v3_0/src/prpmc1100_misc.c	303;"	d	file:
MADE_BY_INTEL	xscale/iq80310/v3_0/src/diag/flash.c	115;"	d	file:
MAKE_THUMB_ADDR	arch/v3_0/src/arm_stub.c	82;"	d	file:
MAN_ATMEL	integrator/v3_0/src/flash.c	344;"	d	file:
MAN_ATMEL	integrator/v3_0/src/prog_flash.c	186;"	d	file:
MAN_ATMEL	pid/v3_0/src/flash.c	162;"	d	file:
MAN_ATMEL	pid/v3_0/src/prog_flash.c	127;"	d	file:
MAN_INTEL	integrator/v3_0/src/prog_flash.c	193;"	d	file:
MASK	xscale/iq80310/v3_0/src/diag/flash.c	59;"	d	file:
MASTER_ABORT	xscale/iq80310/v3_0/src/diag/pci_bios.h	281;"	d
MASTER_LOCK_CONFIRM	xscale/iq80310/v3_0/src/diag/flash.c	78;"	d	file:
MASTER_PAR_ERR	xscale/iq80310/v3_0/src/diag/pci_bios.h	284;"	d
MAX	aim711/v3_0/src/aim711_misc.c	78;"	d	file:
MAXP_REG	arm9/smdk2410/v3_0/include/s3c2410x.h	343;"	d
MAX_DELAY	xscale/iq80310/v3_0/src/diag/ether_test.h	71;"	d
MAX_DEVICE_NUMBER	xscale/iq80310/v3_0/src/diag/pci_bios.h	300;"	d
MAX_ERRORS	edb7xxx/v3_0/tests/dram_test.c	78;"	d	file:
MAX_FUNCTION_NUMBER	xscale/iq80310/v3_0/src/diag/pci_bios.h	301;"	d
MAX_I960RX	xscale/iq80310/v3_0/src/diag/xscale_test.c	896;"	d	file:
MAX_IDE	xscale/picasso/v3_0/src/picasso_ide.c	73;"	d	file:
MAX_IDE	xscale/uE250/v3_0/src/uE250_ide.c	73;"	d	file:
MAX_IDLE_TIME	arm9/aaed2000/v3_0/src/lcd_support.c	972;"	d	file:
MAX_IDLE_TIME	edb7xxx/v3_0/src/lcd_support.c	1353;"	d	file:
MAX_IDLE_TIME	sa11x0/ipaq/v3_0/src/redboot_cmds.c	204;"	d	file:
MAX_IDLE_TIME	xscale/picasso/v3_0/src/vga_support.c	1422;"	d	file:
MAX_IDLE_TIME	xscale/uE250/v3_0/src/vga_support.c	1422;"	d	file:
MAX_INPUT_LINE_SIZE	xscale/iq80310/v3_0/src/diag/test_menu.c	68;"	d	file:
MAX_INPUT_LINE_SIZE	xscale/iq80321/v3_0/src/diag/test_menu.c	85;"	d	file:
MAX_KEY_EVENTS	sa11x0/ipaq/v3_0/src/atmel_support.c	414;"	d	file:
MAX_LAT_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	381;"	d
MAX_PCI_BUSES	xscale/iq80310/v3_0/src/diag/pci_bios.h	299;"	d
MAX_PCI_HANDLERS	xscale/iq80310/v3_0/src/diag/interrupts.c	101;"	d	file:
MAX_PCI_HANDLERS	xscale/iq80310/v3_0/src/diag/pci_serv.c	104;"	d	file:
MAX_SPURIOUS_CNT	xscale/iq80310/v3_0/src/diag/interrupts.c	99;"	d	file:
MAX_SUB_BUSNO	xscale/iq80310/v3_0/src/diag/pci_bios.h	307;"	d
MAX_TICKS	xscale/iop310/v3_0/src/iop310_misc.c	283;"	d	file:
MAX_TICKS	xscale/ixp425/v3_0/src/ixp425_misc.c	325;"	d	file:
MAX_TICKS	xscale/verde/v3_0/src/verde_misc.c	332;"	d	file:
MAX_TS_EVENTS	sa11x0/ipaq/v3_0/src/atmel_support.c	341;"	d	file:
MAX_WRITE_BUFF	integrator/v3_0/src/flash.c	82;"	d	file:
MA_FAULT	xscale/iq80310/v3_0/src/diag/pci_bios.h	293;"	d
MBR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	263;"	d
MBR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	307;"	d
MBytes	ebsa285/v3_0/tests/sdram0.cxx	83;"	d	file:
MCCR	edb7xxx/v3_0/include/hal_edb7xxx.h	289;"	d
MCDR0	edb7xxx/v3_0/include/hal_edb7xxx.h	290;"	d
MCDR1	edb7xxx/v3_0/include/hal_edb7xxx.h	291;"	d
MCDR2	edb7xxx/v3_0/include/hal_edb7xxx.h	292;"	d
MCEOI	edb7xxx/v3_0/include/hal_edb7xxx.h	264;"	d
MCISR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	456;"	d
MCISR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	500;"	d
MCISR_REG	xscale/iop310/v3_0/include/hal_iop310.h	549;"	d
MCP_CTRL0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	130;"	d
MCP_DATA2	sa11x0/brutus/v3_0/include/hal_platform_setup.h	131;"	d
MCP_STAT	sa11x0/brutus/v3_0/include/hal_platform_setup.h	129;"	d
MCR	arm9/innovator/v3_0/src/hal_diag.c	109;"	d	file:
MCR	xscale/iq80310/v3_0/src/diag/cycduart.h	61;"	d
MCR_DTR	xscale/iq80310/v3_0/src/diag/cycduart.h	109;"	d
MCR_LOOP	xscale/iq80310/v3_0/src/diag/cycduart.h	113;"	d
MCR_OUT1	xscale/iq80310/v3_0/src/diag/cycduart.h	111;"	d
MCR_OUT2	xscale/iq80310/v3_0/src/diag/cycduart.h	112;"	d
MCR_RTS	xscale/iq80310/v3_0/src/diag/cycduart.h	110;"	d
MCSR	edb7xxx/v3_0/include/hal_edb7xxx.h	293;"	d
MCU_ABDDSR	xscale/verde/v3_0/include/hal_verde.h	202;"	d
MCU_ABUDSR	xscale/verde/v3_0/include/hal_verde.h	201;"	d
MCU_CDDSR	xscale/verde/v3_0/include/hal_verde.h	194;"	d
MCU_CEDDSR	xscale/verde/v3_0/include/hal_verde.h	196;"	d
MCU_CEUDSR	xscale/verde/v3_0/include/hal_verde.h	195;"	d
MCU_CSDDSR	xscale/verde/v3_0/include/hal_verde.h	198;"	d
MCU_CSUDSR	xscale/verde/v3_0/include/hal_verde.h	197;"	d
MCU_CUDSR	xscale/verde/v3_0/include/hal_verde.h	193;"	d
MCU_DBDDSR	xscale/verde/v3_0/include/hal_verde.h	192;"	d
MCU_DBUDSR	xscale/verde/v3_0/include/hal_verde.h	191;"	d
MCU_DSDR	xscale/verde/v3_0/include/hal_verde.h	203;"	d
MCU_ECAR0	xscale/verde/v3_0/include/hal_verde.h	186;"	d
MCU_ECAR1	xscale/verde/v3_0/include/hal_verde.h	187;"	d
MCU_ECCR	xscale/verde/v3_0/include/hal_verde.h	183;"	d
MCU_ECTST	xscale/verde/v3_0/include/hal_verde.h	188;"	d
MCU_ELOG0	xscale/verde/v3_0/include/hal_verde.h	184;"	d
MCU_ELOG1	xscale/verde/v3_0/include/hal_verde.h	185;"	d
MCU_ERROR	xscale/iq80310/v3_0/src/diag/iq80310.h	261;"	d
MCU_MCISR	xscale/verde/v3_0/include/hal_verde.h	189;"	d
MCU_REDDSR	xscale/verde/v3_0/include/hal_verde.h	200;"	d
MCU_REDR	xscale/verde/v3_0/include/hal_verde.h	204;"	d
MCU_RES10	xscale/verde/v3_0/include/hal_verde.h	205;"	d
MCU_REUDSR	xscale/verde/v3_0/include/hal_verde.h	199;"	d
MCU_RFR	xscale/verde/v3_0/include/hal_verde.h	190;"	d
MCU_SBR0	xscale/verde/v3_0/include/hal_verde.h	181;"	d
MCU_SBR1	xscale/verde/v3_0/include/hal_verde.h	182;"	d
MCU_SDBR	xscale/verde/v3_0/include/hal_verde.h	180;"	d
MCU_SDCR	xscale/verde/v3_0/include/hal_verde.h	179;"	d
MCU_SDIR	xscale/verde/v3_0/include/hal_verde.h	178;"	d
MC_SETUP	xscale/iq80310/v3_0/src/diag/ether_test.h	97;"	d
MDCAS0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	269;"	d
MDCAS1	sa11x0/brutus/v3_0/include/hal_platform_setup.h	270;"	d
MDCAS2	sa11x0/brutus/v3_0/include/hal_platform_setup.h	271;"	d
MDCFG	sa11x0/brutus/v3_0/include/hal_platform_setup.h	268;"	d
MDCNFG_DE0	xscale/xsengine/v3_0/include/hal_platform_setup.h	89;"	d
MDCNFG_DE1	xscale/xsengine/v3_0/include/hal_platform_setup.h	90;"	d
MDCNFG_DE2	xscale/xsengine/v3_0/include/hal_platform_setup.h	91;"	d
MDCNFG_DE3	xscale/xsengine/v3_0/include/hal_platform_setup.h	92;"	d
MDCNFG_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	197;"	d
MDCNFG_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	53;"	d
MDCNFG_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	53;"	d
MDCNFG_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	60;"	d
MDI_CONTROL_U	xscale/iq80310/v3_0/src/diag/ether_test.h	/^} MDI_CONTROL_U;$/;"	t	typeref:union:__anon12
MDI_CTL_REG	xscale/iq80310/v3_0/src/diag/ether_test.h	81;"	d
MDI_CTRL_100_MBPS	xscale/iq80310/v3_0/src/diag/ether_test.h	204;"	d
MDI_CTRL_10_MBPS	xscale/iq80310/v3_0/src/diag/ether_test.h	205;"	d
MDI_CTRL_AUTO_DISAB	xscale/iq80310/v3_0/src/diag/ether_test.h	203;"	d
MDI_CTRL_AUTO_ENAB	xscale/iq80310/v3_0/src/diag/ether_test.h	202;"	d
MDI_CTRL_COLL_TEST	xscale/iq80310/v3_0/src/diag/ether_test.h	197;"	d
MDI_CTRL_FULL_DUPLEX	xscale/iq80310/v3_0/src/diag/ether_test.h	198;"	d
MDI_CTRL_ISOLATE	xscale/iq80310/v3_0/src/diag/ether_test.h	200;"	d
MDI_CTRL_LOOPBACK	xscale/iq80310/v3_0/src/diag/ether_test.h	206;"	d
MDI_CTRL_POWER_DOWN	xscale/iq80310/v3_0/src/diag/ether_test.h	201;"	d
MDI_CTRL_RESET	xscale/iq80310/v3_0/src/diag/ether_test.h	207;"	d
MDI_CTRL_RESTART_AUTO	xscale/iq80310/v3_0/src/diag/ether_test.h	199;"	d
MDI_DEFAULT_PHY_ADDR	xscale/iq80310/v3_0/src/diag/ether_test.h	142;"	d
MDI_NOT_READY	xscale/iq80310/v3_0/src/diag/ether_test.h	140;"	d
MDI_PHY_AUTO_AD	xscale/iq80310/v3_0/src/diag/ether_test.h	151;"	d
MDI_PHY_AUTO_EXP	xscale/iq80310/v3_0/src/diag/ether_test.h	153;"	d
MDI_PHY_AUTO_LNK	xscale/iq80310/v3_0/src/diag/ether_test.h	152;"	d
MDI_PHY_CTRL	xscale/iq80310/v3_0/src/diag/ether_test.h	147;"	d
MDI_PHY_ID_1	xscale/iq80310/v3_0/src/diag/ether_test.h	149;"	d
MDI_PHY_ID_2	xscale/iq80310/v3_0/src/diag/ether_test.h	150;"	d
MDI_PHY_STAT	xscale/iq80310/v3_0/src/diag/ether_test.h	148;"	d
MDI_POLLED	xscale/iq80310/v3_0/src/diag/ether_test.h	141;"	d
MDI_READ_OP	xscale/iq80310/v3_0/src/diag/ether_test.h	139;"	d
MDI_STAT_10BASET_FULL	xscale/iq80310/v3_0/src/diag/ether_test.h	217;"	d
MDI_STAT_10BASET_HALF	xscale/iq80310/v3_0/src/diag/ether_test.h	216;"	d
MDI_STAT_AUTO_CAPABLE	xscale/iq80310/v3_0/src/diag/ether_test.h	213;"	d
MDI_STAT_AUTO_COMPLETE	xscale/iq80310/v3_0/src/diag/ether_test.h	215;"	d
MDI_STAT_EXTENDED	xscale/iq80310/v3_0/src/diag/ether_test.h	210;"	d
MDI_STAT_JABBER	xscale/iq80310/v3_0/src/diag/ether_test.h	211;"	d
MDI_STAT_LINK	xscale/iq80310/v3_0/src/diag/ether_test.h	212;"	d
MDI_STAT_REMOTE_FLT	xscale/iq80310/v3_0/src/diag/ether_test.h	214;"	d
MDI_STAT_T4_CAPABLE	xscale/iq80310/v3_0/src/diag/ether_test.h	220;"	d
MDI_STAT_TX_FULL	xscale/iq80310/v3_0/src/diag/ether_test.h	219;"	d
MDI_STAT_TX_HALF	xscale/iq80310/v3_0/src/diag/ether_test.h	218;"	d
MDI_WRITE_OP	xscale/iq80310/v3_0/src/diag/ether_test.h	138;"	d
MDMRS_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	198;"	d
MDMRS_VAL	xscale/mpc50/v3_0/include/hal_platform_setup.h	191;"	d
MDMRS_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	55;"	d
MDMRS_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	55;"	d
MDMRS_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	61;"	d
MDR1	arm9/innovator/v3_0/src/hal_diag.c	119;"	d	file:
MDREFR_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	196;"	d
MDREFR_VALUE_1	xscale/picasso/v3_0/include/hal_platform_setup.h	56;"	d
MDREFR_VALUE_1	xscale/uE250/v3_0/include/hal_platform_setup.h	56;"	d
MDREFR_VALUE_1	xscale/xsengine/v3_0/include/hal_platform_setup.h	62;"	d
MDREFR_VALUE_2	xscale/picasso/v3_0/include/hal_platform_setup.h	57;"	d
MDREFR_VALUE_2	xscale/uE250/v3_0/include/hal_platform_setup.h	57;"	d
MDREFR_VALUE_2	xscale/xsengine/v3_0/include/hal_platform_setup.h	63;"	d
MDREFR_VALUE_3	xscale/picasso/v3_0/include/hal_platform_setup.h	58;"	d
MDREFR_VALUE_3	xscale/uE250/v3_0/include/hal_platform_setup.h	58;"	d
MDREFR_VALUE_3	xscale/xsengine/v3_0/include/hal_platform_setup.h	64;"	d
MEGS	ebsa285/v3_0/tests/sdram0.cxx	59;"	d	file:
MEMBASE_DRAM	xscale/iop310/v3_0/include/hal_iop310.h	590;"	d
MEMBASE_DRAM	xscale/iq80310/v3_0/src/diag/iq80310.h	111;"	d
MEMCFG1	edb7xxx/v3_0/include/hal_edb7xxx.h	230;"	d
MEMCFG2	edb7xxx/v3_0/include/hal_edb7xxx.h	231;"	d
MEMCFG_BUS_WIDTH	edb7xxx/v3_0/src/edb7xxx_misc.c	371;"	d	file:
MEMCFG_BUS_WIDTH_16	edb7xxx/v3_0/src/edb7xxx_misc.c	373;"	d	file:
MEMCFG_BUS_WIDTH_32	edb7xxx/v3_0/src/edb7xxx_misc.c	372;"	d	file:
MEMCFG_BUS_WIDTH_8	edb7xxx/v3_0/src/edb7xxx_misc.c	374;"	d	file:
MEMCFG_CLKENB	edb7xxx/v3_0/src/edb7xxx_misc.c	377;"	d	file:
MEMCFG_H	arm9/smdk2410/v3_0/include/memcfg.h	2;"	d
MEMCFG_SQAEN	edb7xxx/v3_0/src/edb7xxx_misc.c	376;"	d	file:
MEMCFG_WAIT_STATES	edb7xxx/v3_0/src/edb7xxx_misc.c	375;"	d	file:
MEMORY_BASE_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	362;"	d
MEMORY_LIMIT_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	363;"	d
MEM_RESET	pid/v3_0/include/hal_platform_setup.h	69;"	d
MENU_ARG	xscale/iq80310/v3_0/src/diag/test_menu.h	/^typedef volatile void *MENU_ARG;$/;"	t
MENU_ARG	xscale/iq80321/v3_0/src/diag/test_menu.h	/^typedef volatile void *MENU_ARG;$/;"	t
MENU_ITEM	xscale/iq80310/v3_0/src/diag/test_menu.h	/^} MENU_ITEM;$/;"	t	typeref:struct:menuItem
MENU_ITEM	xscale/iq80321/v3_0/src/diag/test_menu.h	/^} MENU_ITEM;$/;"	t	typeref:struct:menuItem
MENU_OPT_NONE	xscale/iq80310/v3_0/src/diag/test_menu.h	132;"	d
MENU_OPT_NONE	xscale/iq80321/v3_0/src/diag/test_menu.h	132;"	d
MENU_OPT_SUPPRESS_DISP	xscale/iq80310/v3_0/src/diag/test_menu.h	133;"	d
MENU_OPT_SUPPRESS_DISP	xscale/iq80321/v3_0/src/diag/test_menu.h	133;"	d
MENU_OPT_VALUE	xscale/iq80310/v3_0/src/diag/test_menu.h	134;"	d
MENU_OPT_VALUE	xscale/iq80321/v3_0/src/diag/test_menu.h	134;"	d
MENU_RTN	xscale/iq80310/v3_0/src/diag/test_menu.h	/^typedef void (*MENU_RTN) (MENU_ARG);$/;"	t
MENU_RTN	xscale/iq80321/v3_0/src/diag/test_menu.h	/^typedef void (*MENU_RTN) (MENU_ARG arg);$/;"	t
MENU_TITLE	xscale/iq80310/v3_0/src/diag/xscale_test.c	195;"	d	file:
MENU_TITLE	xscale/iq80321/v3_0/src/diag/xscale_test.c	126;"	d	file:
MIN	aim711/v3_0/src/aim711_misc.c	75;"	d	file:
MIN_GNT_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	379;"	d
MIN_KBD_EVENTS	sa11x0/ipaq/v3_0/src/lcd_support.c	887;"	d	file:
MIN_TICKS	xscale/iop310/v3_0/src/iop310_misc.c	282;"	d	file:
MIN_TICKS	xscale/ixp425/v3_0/src/ixp425_misc.c	324;"	d	file:
MIN_TICKS	xscale/verde/v3_0/src/verde_misc.c	331;"	d	file:
MISCCR	arm9/smdk2410/v3_0/include/s3c2410x.h	436;"	d
MLR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	264;"	d
MLR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	308;"	d
MLTR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	462;"	d
MLTR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	506;"	d
MMR_BASE	xscale/iop310/v3_0/include/hal_iop310.h	129;"	d
MMU_AP_All	arch/v3_0/include/hal_mmu.h	78;"	d
MMU_AP_Any	arch/v3_0/include/hal_mmu.h	72;"	d
MMU_AP_Limited	arch/v3_0/include/hal_mmu.h	69;"	d
MMU_AP_Supervisor	arch/v3_0/include/hal_mmu.h	70;"	d
MMU_AP_UserRead	arch/v3_0/include/hal_mmu.h	71;"	d
MMU_AP_ap0_Any	arch/v3_0/include/hal_mmu.h	74;"	d
MMU_AP_ap1_Any	arch/v3_0/include/hal_mmu.h	75;"	d
MMU_AP_ap2_Any	arch/v3_0/include/hal_mmu.h	76;"	d
MMU_AP_ap3_Any	arch/v3_0/include/hal_mmu.h	77;"	d
MMU_BASE	edb7xxx/v3_0/include/hal_platform_setup.h	86;"	d
MMU_Base	arch/v3_0/include/hal_mmu.h	87;"	d
MMU_Base	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_Base,c0                                 $/;"	v
MMU_Bufferable	arch/v3_0/include/hal_mmu.h	66;"	d
MMU_CP	arch/v3_0/include/hal_mmu.h	85;"	d
MMU_CP	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_Base,c0                                 $/;"	v
MMU_CP	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_FlushIDC,c0,0	\/* Invalidate Caches *\/ $/;"	v
MMU_CP	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_FlushIDC,c0,0 \/* Invalidate Caches *\/$/;"	v
MMU_CP	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_FlushTLB,c0,0	\/* Invalidate TLB *\/    $/;"	v
MMU_CP	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_TLB,c7,0      \/* Invalidate TLB *\/$/;"	v
MMU_CP	edb7xxx/v3_0/include/hal_platform_setup.h	/^15:	mcr	MMU_CP,0,r1,MMU_TLB,c7,0      \/* Invalidate TLB *\/$/;"	v
MMU_CP	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr     MMU_CP,0,r0,MMU_TLB,c7,0        	\/\/ Flush ID TLBs$/;"	v
MMU_CP	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mcr     MMU_CP,0,r0,MMU_InvalidateCache,c7,0	\/\/ Flush data and instruction cache$/;"	v
MMU_Cacheable	arch/v3_0/include/hal_mmu.h	67;"	d
MMU_Control	arch/v3_0/include/hal_mmu.h	86;"	d
MMU_Control	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_Control,c0$/;"	v
MMU_Control	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr     MMU_CP,0,r1,MMU_Control,c0$/;"	v
MMU_Control	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        mcr	MMU_CP,0,r1,MMU_Control,c0$/;"	v
MMU_Control	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mcr        MMU_CP,0,r1,MMU_Control,c0$/;"	v
MMU_Control	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_Control,c0                              $/;"	v
MMU_Control	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r2,MMU_Control,c0	\/* MMU off *\/           $/;"	v
MMU_Control	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r5,MMU_Control,c0    \/* MMU off *\/$/;"	v
MMU_Control	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r5,MMU_Control,c0$/;"	v
MMU_Control	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_Control,c0$/;"	v
MMU_Control	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_Control,c0$/;"	v
MMU_Control	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^	    mcr	    MMU_CP,0,r1,MMU_Control,c0$/;"	v
MMU_Control	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^	    mcr	    MMU_CP,0,r1,MMU_Control,c0$/;"	v
MMU_Control	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        mcr     MMU_CP,0,r1,MMU_Control,c0$/;"	v
MMU_Control	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_Control,c0$/;"	v
MMU_Control	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        mcr     MMU_CP,0,r1,MMU_Control,c0$/;"	v
MMU_Control	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     MMU_CP,0,r1,MMU_Control,c0$/;"	v
MMU_Control	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     MMU_CP,0,r1,MMU_Control,c0$/;"	v
MMU_Control	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     MMU_CP,0,r1,MMU_Control,c0$/;"	v
MMU_Control_A	arch/v3_0/include/hal_mmu.h	99;"	d
MMU_Control_B	arch/v3_0/include/hal_mmu.h	105;"	d
MMU_Control_BTB	xscale/cores/v3_0/include/hal_mm.h	243;"	d
MMU_Control_C	arch/v3_0/include/hal_mmu.h	100;"	d
MMU_Control_D	arch/v3_0/include/hal_mmu.h	103;"	d
MMU_Control_F	arch/v3_0/include/hal_mmu.h	113;"	d
MMU_Control_I	arch/v3_0/include/hal_mmu.h	108;"	d
MMU_Control_Init	arch/v3_0/include/hal_mmu.h	110;"	d
MMU_Control_L	arch/v3_0/include/hal_mmu.h	104;"	d
MMU_Control_M	arch/v3_0/include/hal_mmu.h	98;"	d
MMU_Control_P	arch/v3_0/include/hal_mmu.h	102;"	d
MMU_Control_R	arch/v3_0/include/hal_mmu.h	107;"	d
MMU_Control_RR	arch/v3_0/include/hal_mmu.h	115;"	d
MMU_Control_S	arch/v3_0/include/hal_mmu.h	106;"	d
MMU_Control_W	arch/v3_0/include/hal_mmu.h	101;"	d
MMU_Control_X	arch/v3_0/include/hal_mmu.h	109;"	d
MMU_Control_Z	arch/v3_0/include/hal_mmu.h	114;"	d
MMU_DOMAIN	arch/v3_0/include/hal_mmu.h	80;"	d
MMU_DomainAccess	arch/v3_0/include/hal_mmu.h	88;"	d
MMU_DomainAccess	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_DomainAccess,c0                         $/;"	v
MMU_FaultAddress	arch/v3_0/include/hal_mmu.h	90;"	d
MMU_FaultStatus	arch/v3_0/include/hal_mmu.h	89;"	d
MMU_FlushIDC	arch/v3_0/include/hal_mmu.h	96;"	d
MMU_FlushIDC	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_FlushIDC,c0,0	\/* Invalidate Caches *\/ $/;"	v
MMU_FlushIDC	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_FlushIDC,c0,0 \/* Invalidate Caches *\/$/;"	v
MMU_FlushTLB	arch/v3_0/include/hal_mmu.h	95;"	d
MMU_FlushTLB	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_FlushTLB,c0,0	\/* Invalidate TLB *\/    $/;"	v
MMU_InvalidateCache	arch/v3_0/include/hal_mmu.h	91;"	d
MMU_InvalidateCache	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mcr     MMU_CP,0,r0,MMU_InvalidateCache,c7,0	\/\/ Flush data and instruction cache$/;"	v
MMU_L1_TYPE	arch/v3_0/include/hal_mmu.h	56;"	d
MMU_L1_TYPE_Fault	arch/v3_0/include/hal_mmu.h	57;"	d
MMU_L1_TYPE_Page	arch/v3_0/include/hal_mmu.h	58;"	d
MMU_L1_TYPE_Section	arch/v3_0/include/hal_mmu.h	59;"	d
MMU_L2_TYPE	arch/v3_0/include/hal_mmu.h	61;"	d
MMU_L2_TYPE_Fault	arch/v3_0/include/hal_mmu.h	62;"	d
MMU_L2_TYPE_Large	arch/v3_0/include/hal_mmu.h	63;"	d
MMU_L2_TYPE_Small	arch/v3_0/include/hal_mmu.h	64;"	d
MMU_PAGE_SIZE	arch/v3_0/include/hal_mmu.h	82;"	d
MMU_SECTION_SIZE	arch/v3_0/include/hal_mmu.h	83;"	d
MMU_TABLES_SIZE	edb7xxx/v3_0/include/hal_platform_setup.h	89;"	d
MMU_TABLES_SIZE	edb7xxx/v3_0/include/hal_platform_setup.h	92;"	d
MMU_TLB	arch/v3_0/include/hal_mmu.h	92;"	d
MMU_TLB	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_TLB,c7,0      \/* Invalidate TLB *\/$/;"	v
MMU_TLB	edb7xxx/v3_0/include/hal_platform_setup.h	/^15:	mcr	MMU_CP,0,r1,MMU_TLB,c7,0      \/* Invalidate TLB *\/$/;"	v
MMU_TLB	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr     MMU_CP,0,r0,MMU_TLB,c7,0        	\/\/ Flush ID TLBs$/;"	v
MODE_REGISTER_STEP	ebsa285/v3_0/src/mem285.S	/^#define MODE_REGISTER_STEP (ARRAY_1_MODE_REGISTER - ARRAY_0_MODE_REGISTER)$/;"	d
MOD_CapsLock	edb7xxx/v3_0/misc/kbd_support.c	414;"	d	file:
MOD_Ctrl	edb7xxx/v3_0/misc/kbd_support.c	413;"	d	file:
MOD_Shift	edb7xxx/v3_0/misc/kbd_support.c	412;"	d	file:
MPC50_BUTTON_PRESSED	xscale/mpc50/v3_0/include/mpc50.h	75;"	d
MPC50_ETH_IOBASE	xscale/mpc50/v3_0/include/mpc50.h	66;"	d
MPC50_ETH_IRQ	xscale/mpc50/v3_0/include/mpc50.h	67;"	d
MPC50_ETH_RESET	xscale/mpc50/v3_0/include/mpc50.h	68;"	d
MPC50_FLASH_BASE	xscale/mpc50/v3_0/include/mpc50.h	71;"	d
MPC50_FPGA_CONFIG	xscale/mpc50/v3_0/include/mpc50.h	55;"	d
MPC50_FPGA_CONFIG_DONE	xscale/mpc50/v3_0/include/mpc50.h	57;"	d
MPC50_FPGA_DATA	xscale/mpc50/v3_0/include/mpc50.h	54;"	d
MPC50_FPGA_DATA_CLOCK	xscale/mpc50/v3_0/include/mpc50.h	53;"	d
MPC50_FPGA_IRQ0	xscale/mpc50/v3_0/include/mpc50.h	59;"	d
MPC50_FPGA_IRQ1	xscale/mpc50/v3_0/include/mpc50.h	60;"	d
MPC50_FPGA_STATUS	xscale/mpc50/v3_0/include/mpc50.h	56;"	d
MPC50_VAL_MAGIC	xscale/mpc50/v3_0/include/mpc50.h	79;"	d
MPC50_VAL_OFFS_CCCR	xscale/mpc50/v3_0/include/mpc50.h	80;"	d
MPC50_VAL_OFFS_MDCNFG	xscale/mpc50/v3_0/include/mpc50.h	82;"	d
MPC50_VAL_OFFS_MDREFR	xscale/mpc50/v3_0/include/mpc50.h	81;"	d
MPC_FPGA_BASE	xscale/mpc50/v3_0/include/mpc50.h	63;"	d
MPC_FPGA_IRQ	xscale/mpc50/v3_0/include/mpc50.h	62;"	d
MPLLCON	arm9/smdk2410/v3_0/include/s3c2410x.h	196;"	d
MPU_DB	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	161;"	d	file:
MPU_EN	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	163;"	d	file:
MPU_RS	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	162;"	d	file:
MPU_RW	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	164;"	d	file:
MPU_XX	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	165;"	d	file:
MRSRB6	arm9/smdk2410/v3_0/include/s3c2410x.h	85;"	d
MRSRB7	arm9/smdk2410/v3_0/include/s3c2410x.h	86;"	d
MRS_AUTO_RFRSH	xscale/iop310/v3_0/include/hal_iop310.h	147;"	d
MRS_CAS_LAT_2	xscale/iop310/v3_0/include/hal_iop310.h	143;"	d
MRS_CAS_LAT_3	xscale/iop310/v3_0/include/hal_iop310.h	144;"	d
MRS_NOP_DELAY	xscale/iop310/v3_0/include/hal_iop310.h	149;"	d
MRS_NORM_OP	xscale/iop310/v3_0/include/hal_iop310.h	148;"	d
MRS_NO_OP	xscale/iop310/v3_0/include/hal_iop310.h	146;"	d
MRS_PRECHRG	xscale/iop310/v3_0/include/hal_iop310.h	145;"	d
MSB	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	86;"	d
MSB_DISPLAY_REG	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	57;"	d
MSB_DISPLAY_REG	xscale/iq80310/v3_0/src/diag/flash.c	163;"	d	file:
MSC0VALUE	sa11x0/cerf/v3_0/include/hal_platform_setup.h	100;"	d
MSC0VALUE	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	101;"	d
MSC0_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	199;"	d
MSC0_VAL	xscale/mpc50/v3_0/include/hal_platform_setup.h	192;"	d
MSC0_VALUE_BURST	xscale/picasso/v3_0/include/hal_platform_setup.h	81;"	d
MSC0_VALUE_BURST	xscale/uE250/v3_0/include/hal_platform_setup.h	81;"	d
MSC0_VALUE_BURST	xscale/xsengine/v3_0/include/hal_platform_setup.h	87;"	d
MSC0_VALUE_NONBURST	xscale/picasso/v3_0/include/hal_platform_setup.h	80;"	d
MSC0_VALUE_NONBURST	xscale/uE250/v3_0/include/hal_platform_setup.h	80;"	d
MSC0_VALUE_NONBURST	xscale/xsengine/v3_0/include/hal_platform_setup.h	86;"	d
MSC1VALUE	sa11x0/cerf/v3_0/include/hal_platform_setup.h	101;"	d
MSC1VALUE	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	102;"	d
MSC1_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	200;"	d
MSC1_VAL	xscale/mpc50/v3_0/include/hal_platform_setup.h	193;"	d
MSC2VALUE	sa11x0/cerf/v3_0/include/hal_platform_setup.h	102;"	d
MSC2VALUE	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	103;"	d
MSC2_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	201;"	d
MSCTL0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	272;"	d
MSCTL1	sa11x0/brutus/v3_0/include/hal_platform_setup.h	273;"	d
MSK_ULCON_IRM	arm9/smdk2410/v3_0/include/s3c2410x.h	308;"	d
MSK_ULCON_PM	arm9/smdk2410/v3_0/include/s3c2410x.h	300;"	d
MSK_ULCON_SB	arm9/smdk2410/v3_0/include/s3c2410x.h	295;"	d
MSK_ULCON_WL	arm9/smdk2410/v3_0/include/s3c2410x.h	288;"	d
MSR	arm9/innovator/v3_0/src/hal_diag.c	113;"	d	file:
MSR	xscale/iq80310/v3_0/src/diag/cycduart.h	63;"	d
MSR_CTS	xscale/iq80310/v3_0/src/diag/cycduart.h	121;"	d
MSR_DCTS	xscale/iq80310/v3_0/src/diag/cycduart.h	117;"	d
MSR_DDSR	xscale/iq80310/v3_0/src/diag/cycduart.h	118;"	d
MSR_DRLSD	xscale/iq80310/v3_0/src/diag/cycduart.h	120;"	d
MSR_DSR	xscale/iq80310/v3_0/src/diag/cycduart.h	122;"	d
MSR_RI	xscale/iq80310/v3_0/src/diag/cycduart.h	123;"	d
MSR_RLSD	xscale/iq80310/v3_0/src/diag/cycduart.h	124;"	d
MSR_TERI	xscale/iq80310/v3_0/src/diag/cycduart.h	119;"	d
MTTR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	463;"	d
MTTR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	507;"	d
MUCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	380;"	d
MUCR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	424;"	d
MULTIFUNCTION_DEVICE	xscale/iq80310/v3_0/src/diag/pci_bios.h	306;"	d
MU_ERROR	xscale/iq80310/v3_0/src/diag/iq80310.h	269;"	d
MU_INT	xscale/iq80310/v3_0/src/diag/iq80310.h	257;"	d
MU_INT_ID	xscale/iq80310/v3_0/src/diag/iq80310.h	228;"	d
M_MDIV	arm9/smdk2410/v3_0/include/hal_platform_setup.h	66;"	d
M_MDIV	arm9/smdk2410/v3_0/include/hal_platform_setup.h	70;"	d
M_MDIV	arm9/smdk2410/v3_0/include/hal_platform_setup.h	74;"	d
M_MDIV	arm9/smdk2410/v3_0/include/hal_platform_setup.h	78;"	d
M_MDIV	arm9/smdk2410/v3_0/include/hal_platform_setup.h	82;"	d
M_PDIV	arm9/smdk2410/v3_0/include/hal_platform_setup.h	67;"	d
M_PDIV	arm9/smdk2410/v3_0/include/hal_platform_setup.h	71;"	d
M_PDIV	arm9/smdk2410/v3_0/include/hal_platform_setup.h	75;"	d
M_PDIV	arm9/smdk2410/v3_0/include/hal_platform_setup.h	79;"	d
M_PDIV	arm9/smdk2410/v3_0/include/hal_platform_setup.h	83;"	d
M_SDIV	arm9/smdk2410/v3_0/include/hal_platform_setup.h	68;"	d
M_SDIV	arm9/smdk2410/v3_0/include/hal_platform_setup.h	72;"	d
M_SDIV	arm9/smdk2410/v3_0/include/hal_platform_setup.h	76;"	d
M_SDIV	arm9/smdk2410/v3_0/include/hal_platform_setup.h	80;"	d
M_SDIV	arm9/smdk2410/v3_0/include/hal_platform_setup.h	84;"	d
ModuleHeader	aeb/v3_0/src/gdb_module.c	/^struct ModuleHeader {$/;"	s	file:
ModuleHeader	e7t/v3_0/src/redboot_module.c	/^struct ModuleHeader {$/;"	s	file:
NA_MSG	edb7xxx/v3_0/tests/dram_test.c	332;"	d	file:
NA_MSG	edb7xxx/v3_0/tests/dram_test.c	336;"	d	file:
NBYTES	xscale/iq80310/v3_0/src/diag/cycduart.c	116;"	d	file:
NDAR0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	400;"	d
NDAR0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	444;"	d
NDAR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	411;"	d
NDAR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	455;"	d
NDAR2_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	422;"	d
NDAR2_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	466;"	d
NEXT_CONSTRUCTOR	arch/v3_0/src/hal_misc.c	186;"	d	file:
NEXT_CONSTRUCTOR	arch/v3_0/src/hal_misc.c	192;"	d	file:
NEXT_PAGE	cma230/v3_0/include/hal_platform_extras.h	58;"	d
NEXT_PAGE	edb7xxx/v3_0/include/hal_platform_extras.h	58;"	d
NEXT_SECTION	cma230/v3_0/include/hal_platform_extras.h	72;"	d
NEXT_SECTION	edb7xxx/v3_0/include/hal_platform_extras.h	80;"	d
NFADDR	arm9/smdk2410/v3_0/include/s3c2410x.h	227;"	d
NFCMD	arm9/smdk2410/v3_0/include/s3c2410x.h	226;"	d
NFCONF	arm9/smdk2410/v3_0/include/s3c2410x.h	225;"	d
NFDATA	arm9/smdk2410/v3_0/include/s3c2410x.h	228;"	d
NFECC	arm9/smdk2410/v3_0/include/s3c2410x.h	230;"	d
NFECC0	arm9/smdk2410/v3_0/include/s3c2410x.h	231;"	d
NFECC1	arm9/smdk2410/v3_0/include/s3c2410x.h	232;"	d
NFECC2	arm9/smdk2410/v3_0/include/s3c2410x.h	233;"	d
NFSTAT	arm9/smdk2410/v3_0/include/s3c2410x.h	229;"	d
NIBBLES_PER_PIXEL	edb7xxx/v3_0/misc/lcd_support.c	165;"	d	file:
NIBBLES_PER_PIXEL	sa11x0/assabet/v3_0/src/lcd_support.c	293;"	d	file:
NIBBLES_PER_PIXEL	sa11x0/cerfpda/v3_0/src/lcd_support.c	293;"	d	file:
NINE	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	71;"	d
NISR_AAU	xscale/iop310/v3_0/include/hal_iop310.h	528;"	d
NISR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	481;"	d
NISR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	525;"	d
NISR_BIU	xscale/iop310/v3_0/include/hal_iop310.h	529;"	d
NISR_DMA0	xscale/iop310/v3_0/include/hal_iop310.h	524;"	d
NISR_DMA1	xscale/iop310/v3_0/include/hal_iop310.h	525;"	d
NISR_DMA2	xscale/iop310/v3_0/include/hal_iop310.h	526;"	d
NISR_MCU	xscale/iop310/v3_0/include/hal_iop310.h	519;"	d
NISR_MU	xscale/iop310/v3_0/include/hal_iop310.h	527;"	d
NISR_PATU	xscale/iop310/v3_0/include/hal_iop310.h	520;"	d
NISR_PBDG	xscale/iop310/v3_0/include/hal_iop310.h	522;"	d
NISR_REG	xscale/iop310/v3_0/include/hal_iop310.h	518;"	d
NISR_SATU	xscale/iop310/v3_0/include/hal_iop310.h	521;"	d
NISR_SBDG	xscale/iop310/v3_0/include/hal_iop310.h	523;"	d
NOP	xscale/iq80310/v3_0/src/diag/ether_test.h	94;"	d
NO_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	200;"	d
NO_FORCE_FDX	xscale/iq80310/v3_0/src/diag/ether_test.h	333;"	d
NO_LATE_SCB	xscale/iq80310/v3_0/src/diag/ether_test.h	263;"	d
NO_LOOP_BACK	xscale/iq80310/v3_0/src/diag/ether_test.h	289;"	d
NO_MULTI_ALL	xscale/iq80310/v3_0/src/diag/ether_test.h	344;"	d
NO_MULTI_IA	xscale/iq80310/v3_0/src/diag/ether_test.h	340;"	d
NO_SV_BAD_FRAME	xscale/iq80310/v3_0/src/diag/ether_test.h	266;"	d
NO_TNO_INT	xscale/iq80310/v3_0/src/diag/ether_test.h	264;"	d
NO_XFER_CRC	xscale/iq80310/v3_0/src/diag/ether_test.h	328;"	d
NSECS_PER_TICK	xscale/pxa2x0/v3_0/src/pxa2x0_misc.c	180;"	d	file:
NULL	xscale/iq80310/v3_0/src/diag/ether_test.h	64;"	d
NULL	xscale/iq80310/v3_0/src/diag/iq80310.h	63;"	d
NUMOF	sa11x0/var/v3_0/src/hal_diag.c	341;"	d	file:
NUMOF	xscale/pxa2x0/v3_0/src/hal_diag.c	310;"	d	file:
NUMREGS	arch/v3_0/include/arm_stub.h	67;"	d
NUMS	arm9/aaed2000/v3_0/src/kbd_drvr.c	69;"	d	file:
NUMS	edb7xxx/v3_0/src/lcd_support.c	756;"	d	file:
NUMS	xscale/picasso/v3_0/src/vga_support.c	813;"	d	file:
NUMS	xscale/uE250/v3_0/src/vga_support.c	813;"	d	file:
NUMTESTS	ebsa285/v3_0/tests/sdram0.cxx	65;"	d	file:
NUM_ATMEL_CMDS	sa11x0/ipaq/v3_0/include/atmel_support.h	69;"	d
NUM_BREEZE_BLOCKS	xscale/iq80310/v3_0/src/diag/iq80310.h	213;"	d
NUM_DECAY	edb7xxx/v3_0/tests/dram_test.c	83;"	d	file:
NUM_FLASH_BANKS	xscale/iq80310/v3_0/src/diag/iq80310.h	166;"	d
NUM_FLASH_BLOCKS	xscale/iq80310/v3_0/src/diag/iq80310.h	214;"	d
NUM_MENU_ITEMS	xscale/iq80310/v3_0/src/diag/xscale_test.c	193;"	d	file:
NUM_MENU_ITEMS	xscale/iq80321/v3_0/src/diag/xscale_test.c	125;"	d	file:
NUM_PCI_BUSES	xscale/iq80310/v3_0/src/diag/pci_bios.h	111;"	d
NUM_PCI_SLOTS	xscale/iq80310/v3_0/src/diag/pci_bios.h	305;"	d
NUM_PCI_XINTS	xscale/iq80310/v3_0/src/diag/interrupts.c	100;"	d	file:
NUM_PCI_XINTS	xscale/iq80310/v3_0/src/diag/pci_serv.c	103;"	d	file:
NUM_PCM_SAMPLES	edb7xxx/v3_0/misc/i2s_audio_test.c	71;"	d	file:
NUM_RUNS	edb7xxx/v3_0/tests/dram_test.c	79;"	d	file:
NUM_SA110_INTERRUPTS	ebsa285/v3_0/include/hal_ebsa285.h	687;"	d
NUM_SA11X0_INTERRUPTS	sa11x0/var/v3_0/include/hal_sa11x0.h	263;"	d
N_A_MSG	lpc24xx/ea2468/v3_0/tests/i2c_eeprom.c	161;"	d	file:
N_A_MSG	lpc24xx/ea2468/v3_0/tests/i2c_eeprom.c	165;"	d	file:
OB_DBELL_INTA	xscale/iq80310/v3_0/src/diag/xscale_test.c	915;"	d	file:
OB_DBELL_INTB	xscale/iq80310/v3_0/src/diag/xscale_test.c	916;"	d	file:
OB_DBELL_INTC	xscale/iq80310/v3_0/src/diag/xscale_test.c	917;"	d	file:
OB_DBELL_INTD	xscale/iq80310/v3_0/src/diag/xscale_test.c	918;"	d	file:
OB_STAT_INTA	xscale/iq80310/v3_0/src/diag/xscale_test.c	909;"	d	file:
OB_STAT_INTB	xscale/iq80310/v3_0/src/diag/xscale_test.c	910;"	d	file:
OB_STAT_INTC	xscale/iq80310/v3_0/src/diag/xscale_test.c	911;"	d	file:
OB_STAT_INTD	xscale/iq80310/v3_0/src/diag/xscale_test.c	912;"	d	file:
OC	gps4020/v3_0/support/download/Makefile	/^OC        = arm-elf-objcopy$/;"	m
OCFLAGS	gps4020/v3_0/support/download/Makefile	/^OCFLAGS   = --output-target binary$/;"	m
ODR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	376;"	d
ODR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	420;"	d
OFF	cma230/v3_0/include/hal_platform_extras.h	83;"	d
OFF	edb7xxx/v3_0/include/hal_platform_extras.h	91;"	d
OFHPR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	388;"	d
OFHPR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	432;"	d
OFS_UBRDIV	arm9/smdk2410/v3_0/include/s3c2410x.h	282;"	d
OFS_UCON	arm9/smdk2410/v3_0/include/s3c2410x.h	275;"	d
OFS_UERSTAT	arm9/smdk2410/v3_0/include/s3c2410x.h	279;"	d
OFS_UFCON	arm9/smdk2410/v3_0/include/s3c2410x.h	276;"	d
OFS_UFSTAT	arm9/smdk2410/v3_0/include/s3c2410x.h	280;"	d
OFS_ULCON	arm9/smdk2410/v3_0/include/s3c2410x.h	274;"	d
OFS_UMCON	arm9/smdk2410/v3_0/include/s3c2410x.h	277;"	d
OFS_UMSTAT	arm9/smdk2410/v3_0/include/s3c2410x.h	281;"	d
OFS_URXH	arm9/smdk2410/v3_0/include/s3c2410x.h	284;"	d
OFS_UTRSTAT	arm9/smdk2410/v3_0/include/s3c2410x.h	278;"	d
OFS_UTXH	arm9/smdk2410/v3_0/include/s3c2410x.h	283;"	d
OFTPR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	389;"	d
OFTPR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	433;"	d
OIMR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	378;"	d
OIMR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	422;"	d
OIMR_REG	xscale/iop310/v3_0/include/hal_iop310.h	535;"	d
OISR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	377;"	d
OISR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	421;"	d
OISR_REG	xscale/iop310/v3_0/include/hal_iop310.h	534;"	d
OK	xscale/iq80310/v3_0/src/diag/ether_test.h	52;"	d
OK	xscale/iq80310/v3_0/src/diag/i557_eep.h	55;"	d
OK	xscale/iq80310/v3_0/src/diag/iq80310.h	71;"	d
OMR0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	371;"	d
OMR0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	415;"	d
OMR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	372;"	d
OMR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	416;"	d
ONE	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	63;"	d
ONE_MEG	ebsa285/v3_0/tests/sdram0.cxx	56;"	d	file:
ONE_MEG_IN_WORDS	ebsa285/v3_0/tests/sdram0.cxx	57;"	d	file:
ONE_URUN_RETRY	xscale/iq80310/v3_0/src/diag/ether_test.h	275;"	d
OPHPR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	390;"	d
OPHPR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	434;"	d
OPTPR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	391;"	d
OPTPR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	435;"	d
OSCR_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	195;"	d
OSC_12M	arm9/innovator/v3_0/src/hal_diag.c	123;"	d	file:
OST_STS_RESET	xscale/ixp425/v3_0/include/hal_ixp425.h	308;"	d
OST_STS_T0INT	xscale/ixp425/v3_0/include/hal_ixp425.h	304;"	d
OST_STS_T1INT	xscale/ixp425/v3_0/include/hal_ixp425.h	305;"	d
OST_STS_TSINT	xscale/ixp425/v3_0/include/hal_ixp425.h	306;"	d
OST_STS_WDOGINT	xscale/ixp425/v3_0/include/hal_ixp425.h	307;"	d
OST_TIM_RL_ENABLE	xscale/ixp425/v3_0/include/hal_ixp425.h	311;"	d
OST_TIM_RL_MASK	xscale/ixp425/v3_0/include/hal_ixp425.h	313;"	d
OST_TIM_RL_ONESHOT	xscale/ixp425/v3_0/include/hal_ixp425.h	312;"	d
OUTL	xscale/iq80321/v3_0/src/diag/i82544.c	66;"	d	file:
OUT_CSR1_REG	arm9/smdk2410/v3_0/include/s3c2410x.h	347;"	d
OUT_CSR2_REG	arm9/smdk2410/v3_0/include/s3c2410x.h	348;"	d
OUT_FIFO_CNT1_REG	arm9/smdk2410/v3_0/include/s3c2410x.h	349;"	d
OUT_FIFO_CNT2_REG	arm9/smdk2410/v3_0/include/s3c2410x.h	350;"	d
OpenPort	edb7xxx/v3_0/support/dl_edb7xxx.c	33;"	d	file:
PADDING_ENABLE	xscale/iq80310/v3_0/src/diag/ether_test.h	326;"	d
PADDR	edb7xxx/v3_0/include/hal_edb7xxx.h	67;"	d
PADR	edb7xxx/v3_0/include/hal_edb7xxx.h	64;"	d
PADR0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	401;"	d
PADR0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	445;"	d
PADR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	412;"	d
PADR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	456;"	d
PADR2_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	423;"	d
PADR2_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	467;"	d
PAIMR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	364;"	d
PAIMR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	408;"	d
PALETTE	arm9/smdk2410/v3_0/include/s3c2410x.h	221;"	d
PALLSW	edb7xxx/v3_0/include/hal_edb7xxx.h	259;"	d
PALMSW	edb7xxx/v3_0/include/hal_edb7xxx.h	260;"	d
PAQCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	362;"	d
PAQCR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	406;"	d
PARITY_ERROR	xscale/iq80310/v3_0/src/diag/pci_bios.h	279;"	d
PAR_FAULT	xscale/iq80310/v3_0/src/diag/pci_bios.h	296;"	d
PASSED	xscale/iq80310/v3_0/src/diag/memtest.c	87;"	d	file:
PASSED	xscale/iq80321/v3_0/src/diag/memtest.c	64;"	d	file:
PATUCMD_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	313;"	d
PATUCMD_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	357;"	d
PATUCMD_REG	xscale/iop310/v3_0/include/hal_iop310.h	576;"	d
PATUISR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	352;"	d
PATUISR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	396;"	d
PATUISR_REG	xscale/iop310/v3_0/include/hal_iop310.h	555;"	d
PATUSR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	314;"	d
PATUSR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	358;"	d
PATUSR_REG	xscale/iop310/v3_0/include/hal_iop310.h	566;"	d
PATU_ERROR	xscale/iq80310/v3_0/src/diag/iq80310.h	262;"	d
PATU_INT	xscale/iq80310/v3_0/src/diag/iq80310.h	258;"	d
PATU_INT_ID	xscale/iq80310/v3_0/src/diag/iq80310.h	229;"	d
PAUSE	xscale/iq80321/v3_0/include/hal_platform_setup.h	95;"	d
PBAR_ADWAIT_12	xscale/verde/v3_0/include/hal_verde.h	271;"	d
PBAR_ADWAIT_16	xscale/verde/v3_0/include/hal_verde.h	272;"	d
PBAR_ADWAIT_20	xscale/verde/v3_0/include/hal_verde.h	273;"	d
PBAR_ADWAIT_4	xscale/verde/v3_0/include/hal_verde.h	269;"	d
PBAR_ADWAIT_8	xscale/verde/v3_0/include/hal_verde.h	270;"	d
PBAR_BUS_16	xscale/verde/v3_0/include/hal_verde.h	275;"	d
PBAR_BUS_32	xscale/verde/v3_0/include/hal_verde.h	276;"	d
PBAR_BUS_8	xscale/verde/v3_0/include/hal_verde.h	274;"	d
PBAR_FLASH	xscale/verde/v3_0/include/hal_verde.h	262;"	d
PBAR_RCWAIT_1	xscale/verde/v3_0/include/hal_verde.h	263;"	d
PBAR_RCWAIT_12	xscale/verde/v3_0/include/hal_verde.h	266;"	d
PBAR_RCWAIT_16	xscale/verde/v3_0/include/hal_verde.h	267;"	d
PBAR_RCWAIT_20	xscale/verde/v3_0/include/hal_verde.h	268;"	d
PBAR_RCWAIT_4	xscale/verde/v3_0/include/hal_verde.h	264;"	d
PBAR_RCWAIT_8	xscale/verde/v3_0/include/hal_verde.h	265;"	d
PBCR_ENABLE	xscale/verde/v3_0/include/hal_verde.h	256;"	d
PBCR_ERR_TYPEMASK	xscale/verde/v3_0/include/hal_verde.h	260;"	d
PBCR_ERR_VALID	xscale/verde/v3_0/include/hal_verde.h	258;"	d
PBCR_ERR_WRITE	xscale/verde/v3_0/include/hal_verde.h	259;"	d
PBDDR	edb7xxx/v3_0/include/hal_edb7xxx.h	68;"	d
PBDR	edb7xxx/v3_0/include/hal_edb7xxx.h	65;"	d
PBISR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	274;"	d
PBISR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	318;"	d
PBISR_REG	xscale/iop310/v3_0/include/hal_iop310.h	557;"	d
PBIU_PBAR0	xscale/verde/v3_0/include/hal_verde.h	236;"	d
PBIU_PBAR1	xscale/verde/v3_0/include/hal_verde.h	238;"	d
PBIU_PBAR2	xscale/verde/v3_0/include/hal_verde.h	240;"	d
PBIU_PBAR3	xscale/verde/v3_0/include/hal_verde.h	242;"	d
PBIU_PBAR4	xscale/verde/v3_0/include/hal_verde.h	244;"	d
PBIU_PBAR5	xscale/verde/v3_0/include/hal_verde.h	246;"	d
PBIU_PBCR	xscale/verde/v3_0/include/hal_verde.h	234;"	d
PBIU_PBLR0	xscale/verde/v3_0/include/hal_verde.h	237;"	d
PBIU_PBLR1	xscale/verde/v3_0/include/hal_verde.h	239;"	d
PBIU_PBLR2	xscale/verde/v3_0/include/hal_verde.h	241;"	d
PBIU_PBLR3	xscale/verde/v3_0/include/hal_verde.h	243;"	d
PBIU_PBLR4	xscale/verde/v3_0/include/hal_verde.h	245;"	d
PBIU_PBLR5	xscale/verde/v3_0/include/hal_verde.h	247;"	d
PBIU_PBSR	xscale/verde/v3_0/include/hal_verde.h	235;"	d
PBIU_PBVR0	xscale/verde/v3_0/include/hal_verde.h	248;"	d
PBIU_PBVR1	xscale/verde/v3_0/include/hal_verde.h	249;"	d
PBIU_PBVR2	xscale/verde/v3_0/include/hal_verde.h	250;"	d
PBIU_PBVR3	xscale/verde/v3_0/include/hal_verde.h	251;"	d
PBIU_PBVR4	xscale/verde/v3_0/include/hal_verde.h	252;"	d
PBIU_PBVR5	xscale/verde/v3_0/include/hal_verde.h	253;"	d
PBIU_PBVR6	xscale/verde/v3_0/include/hal_verde.h	254;"	d
PBLR_SZ_128K	xscale/verde/v3_0/include/hal_verde.h	283;"	d
PBLR_SZ_128M	xscale/verde/v3_0/include/hal_verde.h	293;"	d
PBLR_SZ_16K	xscale/verde/v3_0/include/hal_verde.h	280;"	d
PBLR_SZ_16M	xscale/verde/v3_0/include/hal_verde.h	290;"	d
PBLR_SZ_1G	xscale/verde/v3_0/include/hal_verde.h	296;"	d
PBLR_SZ_1M	xscale/verde/v3_0/include/hal_verde.h	286;"	d
PBLR_SZ_256K	xscale/verde/v3_0/include/hal_verde.h	284;"	d
PBLR_SZ_256M	xscale/verde/v3_0/include/hal_verde.h	294;"	d
PBLR_SZ_2G	xscale/verde/v3_0/include/hal_verde.h	297;"	d
PBLR_SZ_2M	xscale/verde/v3_0/include/hal_verde.h	287;"	d
PBLR_SZ_32K	xscale/verde/v3_0/include/hal_verde.h	281;"	d
PBLR_SZ_32M	xscale/verde/v3_0/include/hal_verde.h	291;"	d
PBLR_SZ_4K	xscale/verde/v3_0/include/hal_verde.h	278;"	d
PBLR_SZ_4M	xscale/verde/v3_0/include/hal_verde.h	288;"	d
PBLR_SZ_512K	xscale/verde/v3_0/include/hal_verde.h	285;"	d
PBLR_SZ_512M	xscale/verde/v3_0/include/hal_verde.h	295;"	d
PBLR_SZ_64K	xscale/verde/v3_0/include/hal_verde.h	282;"	d
PBLR_SZ_64M	xscale/verde/v3_0/include/hal_verde.h	292;"	d
PBLR_SZ_8K	xscale/verde/v3_0/include/hal_verde.h	279;"	d
PBLR_SZ_8M	xscale/verde/v3_0/include/hal_verde.h	289;"	d
PBLR_SZ_DISABLE	xscale/verde/v3_0/include/hal_verde.h	298;"	d
PBNR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	256;"	d
PBNR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	300;"	d
PBNR_REG	xscale/iop310/v3_0/include/hal_iop310.h	572;"	d
PBRIDGE_ERROR	xscale/iq80310/v3_0/src/diag/iq80310.h	264;"	d
PC	arch/v3_0/include/arm_stub.h	/^    R8, R9, R10, FP, IP, SP, LR, PC,$/;"	e	enum:regnames
PCICTL_CONFIG_REMAP	xscale/picasso/v3_0/include/plf_io.h	67;"	d
PCICTL_CONFIG_REMAP	xscale/uE250/v3_0/include/plf_io.h	67;"	d
PCICTL_INT_EDGE	xscale/picasso/v3_0/include/plf_io.h	70;"	d
PCICTL_INT_EDGE	xscale/uE250/v3_0/include/plf_io.h	70;"	d
PCICTL_INT_RESET	xscale/picasso/v3_0/include/plf_io.h	68;"	d
PCICTL_INT_RESET	xscale/uE250/v3_0/include/plf_io.h	68;"	d
PCICTL_IO_REMAP	xscale/picasso/v3_0/include/plf_io.h	66;"	d
PCICTL_IO_REMAP	xscale/uE250/v3_0/include/plf_io.h	66;"	d
PCICTL_IRQ_MASK	xscale/picasso/v3_0/include/plf_io.h	71;"	d
PCICTL_IRQ_MASK	xscale/uE250/v3_0/include/plf_io.h	71;"	d
PCICTL_MEM_REMAP	xscale/picasso/v3_0/include/plf_io.h	65;"	d
PCICTL_MEM_REMAP	xscale/uE250/v3_0/include/plf_io.h	65;"	d
PCICTL_MISC	xscale/picasso/v3_0/include/plf_io.h	72;"	d
PCICTL_MISC	xscale/uE250/v3_0/include/plf_io.h	72;"	d
PCICTL_STATUS_REG	xscale/picasso/v3_0/include/plf_io.h	69;"	d
PCICTL_STATUS_REG	xscale/uE250/v3_0/include/plf_io.h	69;"	d
PCITOPCI_HEADER	xscale/iq80310/v3_0/src/diag/pci_bios.h	304;"	d
PCI_BIOS_INFO	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^} PCI_BIOS_INFO;$/;"	t	typeref:struct:__anon26
PCI_BUS_TIMEOUT	xscale/picasso/v3_0/include/plf_io.h	97;"	d
PCI_BUS_TIMEOUT	xscale/uE250/v3_0/include/plf_io.h	97;"	d
PCI_CLK_GPIO	xscale/grg/v3_0/src/grg_pci.c	75;"	d	file:
PCI_CLK_GPIO	xscale/ixdp425/v3_0/src/ixdp425_pci.c	74;"	d	file:
PCI_CLK_GPIO	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	75;"	d	file:
PCI_CMD_BUS_MASTER	xscale/iq80310/v3_0/src/diag/pci_bios.h	316;"	d
PCI_CMD_FBB_ENAB	xscale/iq80310/v3_0/src/diag/pci_bios.h	323;"	d
PCI_CMD_IOSPACE	xscale/iq80310/v3_0/src/diag/pci_bios.h	314;"	d
PCI_CMD_MEMSPACE	xscale/iq80310/v3_0/src/diag/pci_bios.h	315;"	d
PCI_CMD_MWI_ENAB	xscale/iq80310/v3_0/src/diag/pci_bios.h	318;"	d
PCI_CMD_PARITY	xscale/iq80310/v3_0/src/diag/pci_bios.h	320;"	d
PCI_CMD_SERR_ENAB	xscale/iq80310/v3_0/src/diag/pci_bios.h	322;"	d
PCI_CMD_SPECIAL	xscale/iq80310/v3_0/src/diag/pci_bios.h	317;"	d
PCI_CMD_VGA_SNOOP	xscale/iq80310/v3_0/src/diag/pci_bios.h	319;"	d
PCI_CMD_WAIT_CYC	xscale/iq80310/v3_0/src/diag/pci_bios.h	321;"	d
PCI_CONFIG_BASE	integrator/v3_0/include/hal_integrator.h	232;"	d
PCI_CONFIG_BASE	xscale/picasso/v3_0/include/plf_io.h	107;"	d
PCI_CONFIG_BASE	xscale/uE250/v3_0/include/plf_io.h	107;"	d
PCI_CONFIG_SPACE	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^} PCI_CONFIG_SPACE;$/;"	t	typeref:union:__anon29
PCI_CONFIG_SPACE_0	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^} PCI_CONFIG_SPACE_0;$/;"	t	typeref:struct:__anon27
PCI_CONFIG_SPACE_1	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^} PCI_CONFIG_SPACE_1;$/;"	t	typeref:struct:__anon28
PCI_CONTROL_BASE	xscale/picasso/v3_0/include/plf_io.h	60;"	d
PCI_CONTROL_BASE	xscale/uE250/v3_0/include/plf_io.h	60;"	d
PCI_CRP_AD_CBE_BE_SHIFT	xscale/ixp425/v3_0/include/hal_ixp425.h	111;"	d
PCI_CRP_AD_CBE_READ	xscale/ixp425/v3_0/include/hal_ixp425.h	109;"	d
PCI_CRP_AD_CBE_WRITE	xscale/ixp425/v3_0/include/hal_ixp425.h	110;"	d
PCI_CSR_ABE	xscale/ixp425/v3_0/include/hal_ixp425.h	118;"	d
PCI_CSR_ADS	xscale/ixp425/v3_0/include/hal_ixp425.h	116;"	d
PCI_CSR_ARBEN	xscale/ixp425/v3_0/include/hal_ixp425.h	115;"	d
PCI_CSR_ASE	xscale/ixp425/v3_0/include/hal_ixp425.h	120;"	d
PCI_CSR_DBT	xscale/ixp425/v3_0/include/hal_ixp425.h	119;"	d
PCI_CSR_HOST	xscale/ixp425/v3_0/include/hal_ixp425.h	114;"	d
PCI_CSR_IC	xscale/ixp425/v3_0/include/hal_ixp425.h	121;"	d
PCI_CSR_PDS	xscale/ixp425/v3_0/include/hal_ixp425.h	117;"	d
PCI_CSR_PRST	xscale/ixp425/v3_0/include/hal_ixp425.h	122;"	d
PCI_CTL_IO	xscale/picasso/v3_0/include/plf_io.h	62;"	d
PCI_CTL_IO	xscale/uE250/v3_0/include/plf_io.h	62;"	d
PCI_CTL_IO_BYTE	xscale/picasso/v3_0/include/plf_io.h	63;"	d
PCI_CTL_IO_BYTE	xscale/uE250/v3_0/include/plf_io.h	63;"	d
PCI_DATA	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^} PCI_DATA;$/;"	t	typeref:struct:__anon25
PCI_DEVICE_ID_DEC_21285	ebsa285/v3_0/support/linux/safl_util/safl.c	113;"	d	file:
PCI_DEVICE_ID_DEC_21554	ebsa285/v3_0/support/linux/safl_util/safl.c	109;"	d	file:
PCI_DEVICE_LOCATION	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^} PCI_DEVICE_LOCATION;$/;"	t	typeref:struct:__anon30
PCI_IDSEL_0	xscale/picasso/v3_0/include/plf_io.h	78;"	d
PCI_IDSEL_0	xscale/uE250/v3_0/include/plf_io.h	78;"	d
PCI_IDSEL_1	xscale/picasso/v3_0/include/plf_io.h	79;"	d
PCI_IDSEL_1	xscale/uE250/v3_0/include/plf_io.h	79;"	d
PCI_IDSEL_2	xscale/picasso/v3_0/include/plf_io.h	80;"	d
PCI_IDSEL_2	xscale/uE250/v3_0/include/plf_io.h	80;"	d
PCI_IDSEL_3	xscale/picasso/v3_0/include/plf_io.h	81;"	d
PCI_IDSEL_3	xscale/uE250/v3_0/include/plf_io.h	81;"	d
PCI_IDSEL_4	xscale/picasso/v3_0/include/plf_io.h	82;"	d
PCI_IDSEL_4	xscale/uE250/v3_0/include/plf_io.h	82;"	d
PCI_IDSEL_5	xscale/picasso/v3_0/include/plf_io.h	83;"	d
PCI_IDSEL_5	xscale/uE250/v3_0/include/plf_io.h	83;"	d
PCI_IDSEL_OFF	xscale/picasso/v3_0/include/plf_io.h	77;"	d
PCI_IDSEL_OFF	xscale/uE250/v3_0/include/plf_io.h	77;"	d
PCI_IDSEL_SHIFT	xscale/picasso/v3_0/include/plf_io.h	104;"	d
PCI_IDSEL_SHIFT	xscale/uE250/v3_0/include/plf_io.h	104;"	d
PCI_INTA_GPIO	xscale/grg/v3_0/src/grg_pci.c	77;"	d	file:
PCI_INTA_GPIO	xscale/ixdp425/v3_0/src/ixdp425_pci.c	76;"	d	file:
PCI_INTA_GPIO	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	78;"	d	file:
PCI_INTB_GPIO	xscale/ixdp425/v3_0/src/ixdp425_pci.c	77;"	d	file:
PCI_INTB_GPIO	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	79;"	d	file:
PCI_INTC_GPIO	xscale/ixdp425/v3_0/src/ixdp425_pci.c	78;"	d	file:
PCI_INTC_GPIO	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	80;"	d	file:
PCI_INTD_GPIO	xscale/ixdp425/v3_0/src/ixdp425_pci.c	79;"	d	file:
PCI_INTD_GPIO	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	81;"	d	file:
PCI_INTEN_ADB	xscale/ixp425/v3_0/include/hal_ixp425.h	141;"	d
PCI_INTEN_AHBE	xscale/ixp425/v3_0/include/hal_ixp425.h	138;"	d
PCI_INTEN_APDC	xscale/ixp425/v3_0/include/hal_ixp425.h	139;"	d
PCI_INTEN_PADC	xscale/ixp425/v3_0/include/hal_ixp425.h	140;"	d
PCI_INTEN_PDB	xscale/ixp425/v3_0/include/hal_ixp425.h	142;"	d
PCI_INTEN_PFE	xscale/ixp425/v3_0/include/hal_ixp425.h	136;"	d
PCI_INTEN_PPE	xscale/ixp425/v3_0/include/hal_ixp425.h	137;"	d
PCI_INTEN_PSE	xscale/ixp425/v3_0/include/hal_ixp425.h	135;"	d
PCI_INT_A	xscale/picasso/v3_0/include/plf_io.h	89;"	d
PCI_INT_A	xscale/uE250/v3_0/include/plf_io.h	89;"	d
PCI_INT_A_ENABLE	xscale/picasso/v3_0/include/plf_io.h	99;"	d
PCI_INT_A_ENABLE	xscale/uE250/v3_0/include/plf_io.h	99;"	d
PCI_INT_B	xscale/picasso/v3_0/include/plf_io.h	90;"	d
PCI_INT_B	xscale/uE250/v3_0/include/plf_io.h	90;"	d
PCI_INT_B_ENABLE	xscale/picasso/v3_0/include/plf_io.h	100;"	d
PCI_INT_B_ENABLE	xscale/uE250/v3_0/include/plf_io.h	100;"	d
PCI_INT_C	xscale/picasso/v3_0/include/plf_io.h	91;"	d
PCI_INT_C	xscale/uE250/v3_0/include/plf_io.h	91;"	d
PCI_INT_C_ENABLE	xscale/picasso/v3_0/include/plf_io.h	101;"	d
PCI_INT_C_ENABLE	xscale/uE250/v3_0/include/plf_io.h	101;"	d
PCI_INT_D	xscale/picasso/v3_0/include/plf_io.h	92;"	d
PCI_INT_D	xscale/uE250/v3_0/include/plf_io.h	92;"	d
PCI_INT_D_ENABLE	xscale/picasso/v3_0/include/plf_io.h	102;"	d
PCI_INT_D_ENABLE	xscale/uE250/v3_0/include/plf_io.h	102;"	d
PCI_IO_BASE	integrator/v3_0/include/hal_integrator.h	230;"	d
PCI_IRQ_ROUTING_TABLE	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^} PCI_IRQ_ROUTING_TABLE;$/;"	t	typeref:struct:__anon32
PCI_ISR_ADB	xscale/ixp425/v3_0/include/hal_ixp425.h	131;"	d
PCI_ISR_AHBE	xscale/ixp425/v3_0/include/hal_ixp425.h	128;"	d
PCI_ISR_APDC	xscale/ixp425/v3_0/include/hal_ixp425.h	129;"	d
PCI_ISR_PADC	xscale/ixp425/v3_0/include/hal_ixp425.h	130;"	d
PCI_ISR_PDB	xscale/ixp425/v3_0/include/hal_ixp425.h	132;"	d
PCI_ISR_PFE	xscale/ixp425/v3_0/include/hal_ixp425.h	126;"	d
PCI_ISR_PPE	xscale/ixp425/v3_0/include/hal_ixp425.h	127;"	d
PCI_ISR_PSE	xscale/ixp425/v3_0/include/hal_ixp425.h	125;"	d
PCI_IntHandler	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^int PCI_IntHandler (int IntPin)$/;"	f
PCI_MASTER_ABORT	xscale/picasso/v3_0/include/plf_io.h	94;"	d
PCI_MASTER_ABORT	xscale/uE250/v3_0/include/plf_io.h	94;"	d
PCI_MEM_BASE	integrator/v3_0/include/hal_integrator.h	228;"	d
PCI_NP_BE_SHIFT	xscale/ixp425/v3_0/include/hal_ixp425.h	106;"	d
PCI_NP_CMD_CONFIGR	xscale/ixp425/v3_0/include/hal_ixp425.h	104;"	d
PCI_NP_CMD_CONFIGW	xscale/ixp425/v3_0/include/hal_ixp425.h	105;"	d
PCI_NP_CMD_IOR	xscale/ixp425/v3_0/include/hal_ixp425.h	102;"	d
PCI_NP_CMD_IOW	xscale/ixp425/v3_0/include/hal_ixp425.h	103;"	d
PCI_PARITY_ERROR	xscale/picasso/v3_0/include/plf_io.h	95;"	d
PCI_PARITY_ERROR	xscale/uE250/v3_0/include/plf_io.h	95;"	d
PCI_RESET	xscale/picasso/v3_0/include/plf_io.h	74;"	d
PCI_RESET	xscale/uE250/v3_0/include/plf_io.h	74;"	d
PCI_RESET_GPIO	xscale/grg/v3_0/src/grg_pci.c	76;"	d	file:
PCI_RESET_GPIO	xscale/ixdp425/v3_0/src/ixdp425_pci.c	75;"	d	file:
PCI_RESET_GPIO	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	76;"	d	file:
PCI_SDRAM_128	xscale/picasso/v3_0/include/plf_io.h	85;"	d
PCI_SDRAM_128	xscale/uE250/v3_0/include/plf_io.h	85;"	d
PCI_SDRAM_256	xscale/picasso/v3_0/include/plf_io.h	86;"	d
PCI_SDRAM_256	xscale/uE250/v3_0/include/plf_io.h	86;"	d
PCI_SDRAM_64	xscale/picasso/v3_0/include/plf_io.h	84;"	d
PCI_SDRAM_64	xscale/uE250/v3_0/include/plf_io.h	84;"	d
PCI_SUPPORT_VER1	ebsa285/v3_0/support/linux/safl_util/safl.c	97;"	d	file:
PCI_SUPPORT_VER2	ebsa285/v3_0/support/linux/safl_util/safl.c	99;"	d	file:
PCI_SYSTEM_RESET	xscale/picasso/v3_0/include/plf_io.h	87;"	d
PCI_SYSTEM_RESET	xscale/uE250/v3_0/include/plf_io.h	87;"	d
PCI_SYS_ERROR	xscale/picasso/v3_0/include/plf_io.h	96;"	d
PCI_SYS_ERROR	xscale/uE250/v3_0/include/plf_io.h	96;"	d
PCI_TARGET_ABORT	xscale/picasso/v3_0/include/plf_io.h	93;"	d
PCI_TARGET_ABORT	xscale/uE250/v3_0/include/plf_io.h	93;"	d
PCI_TIMER	xscale/picasso/v3_0/include/plf_io.h	76;"	d
PCI_TIMER	xscale/uE250/v3_0/include/plf_io.h	76;"	d
PCI_V3_BASE	integrator/v3_0/include/hal_integrator.h	235;"	d
PCI_WRITEBUF	xscale/picasso/v3_0/include/plf_io.h	75;"	d
PCI_WRITEBUF	xscale/uE250/v3_0/include/plf_io.h	75;"	d
PCLK	arm9/smdk2410/v3_0/include/s3c2410x.h	69;"	d
PCMCIA0_LA_START	edb7xxx/v3_0/include/hal_platform_setup.h	114;"	d
PCMCIA0_PA	edb7xxx/v3_0/include/hal_platform_setup.h	115;"	d
PCMCIA1_LA_START	edb7xxx/v3_0/include/hal_platform_setup.h	116;"	d
PCMCIA1_PA	edb7xxx/v3_0/include/hal_platform_setup.h	117;"	d
PCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	248;"	d
PCR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	292;"	d
PCR_FCONNECT	xscale/iq80310/v3_0/src/diag/ether_test.h	171;"	d
PCR_REG	xscale/iop310/v3_0/include/hal_iop310.h	571;"	d
PCR_TXREADY_SEL	xscale/iq80310/v3_0/src/diag/ether_test.h	170;"	d
PCSR_CFG_RETRY	xscale/verde/v3_0/include/hal_verde.h	119;"	d
PCSR_CT0CS	aeb/v3_0/src/aeb_misc.c	189;"	d	file:
PCSR_CT1CS	aeb/v3_0/src/aeb_misc.c	190;"	d	file:
PCSR_CT2CS	aeb/v3_0/src/aeb_misc.c	191;"	d	file:
PCSR_RESET_I_BUS	xscale/verde/v3_0/include/hal_verde.h	117;"	d
PCSR_RESET_P_BUS	xscale/verde/v3_0/include/hal_verde.h	118;"	d
PDDDR	edb7xxx/v3_0/include/hal_edb7xxx.h	69;"	d
PDDR	edb7xxx/v3_0/include/hal_edb7xxx.h	66;"	d
PDIDR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	484;"	d
PDIDR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	528;"	d
PECR10_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	303;"	d
PECR10_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	347;"	d
PECR11_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	304;"	d
PECR11_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	348;"	d
PECR12_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	305;"	d
PECR12_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	349;"	d
PECR13_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	306;"	d
PECR13_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	350;"	d
PECR14_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	307;"	d
PECR14_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	351;"	d
PECR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	294;"	d
PECR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	338;"	d
PECR2_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	295;"	d
PECR2_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	339;"	d
PECR3_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	296;"	d
PECR3_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	340;"	d
PECR4_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	297;"	d
PECR4_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	341;"	d
PECR5_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	298;"	d
PECR5_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	342;"	d
PECR6_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	299;"	d
PECR6_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	343;"	d
PECR7_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	300;"	d
PECR7_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	344;"	d
PECR8_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	301;"	d
PECR8_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	345;"	d
PECR9_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	302;"	d
PECR9_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	346;"	d
PEDDR	edb7xxx/v3_0/include/hal_edb7xxx.h	71;"	d
PEDR	edb7xxx/v3_0/include/hal_edb7xxx.h	70;"	d
PEN_IDLE_TIMEOUT	sa11x0/ipaq/v3_0/src/lcd_support.c	886;"	d	file:
PHY_ADDR_CON_STATUS	xscale/iq80310/v3_0/src/diag/ether_test.h	181;"	d
PHY_ADDR_SPEED_100_MBPS	xscale/iq80310/v3_0/src/diag/ether_test.h	183;"	d
PHY_ADDR_SPEED_10_MBPS	xscale/iq80310/v3_0/src/diag/ether_test.h	182;"	d
PIABAR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	321;"	d
PIABAR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	365;"	d
PIABAR_REG	xscale/iop310/v3_0/include/hal_iop310.h	577;"	d
PIALR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	332;"	d
PIALR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	376;"	d
PIATVR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	333;"	d
PIATVR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	377;"	d
PICASSO_FLASH_ADDR	xscale/picasso/v3_0/include/picasso.h	54;"	d
PIN_BASE	lpc24xx/ea2468/v3_0/src/ea2468_misc.c	80;"	d	file:
PIRSR	xscale/verde/v3_0/include/hal_verde.h	428;"	d
PIRSR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	277;"	d
PIRSR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	321;"	d
PIRSR_REG	xscale/iop310/v3_0/include/hal_iop310.h	531;"	d
PIXELS_PER_BYTE	edb7xxx/v3_0/misc/lcd_support.c	166;"	d	file:
PIXELS_PER_BYTE	sa11x0/assabet/v3_0/src/lcd_support.c	294;"	d	file:
PIXELS_PER_BYTE	sa11x0/cerfpda/v3_0/src/lcd_support.c	294;"	d	file:
PIXEL_MASK	edb7xxx/v3_0/misc/lcd_support.c	167;"	d	file:
PIXEL_MASK	sa11x0/assabet/v3_0/src/lcd_support.c	295;"	d	file:
PIXEL_MASK	sa11x0/cerfpda/v3_0/src/lcd_support.c	295;"	d	file:
PLATFORM_BLOCK	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	240;"	d
PLATFORM_EXTRAS	edb7xxx/v3_0/include/hal_platform_setup.h	322;"	d
PLATFORM_EXTRAS	xscale/iq80321/v3_0/include/hal_platform_setup.h	68;"	d
PLATFORM_EXTRAS	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	67;"	d
PLATFORM_FLUSH_DISABLE_CACHES	ebsa285/v3_0/include/hal_platform_setup.h	121;"	d
PLATFORM_PREAMBLE	arm9/innovator/v3_0/include/hal_platform_setup.h	106;"	d
PLATFORM_PREAMBLE	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	106;"	d
PLATFORM_SETUP1	aeb/v3_0/include/hal_platform_setup.h	104;"	d
PLATFORM_SETUP1	aeb/v3_0/include/hal_platform_setup.h	79;"	d
PLATFORM_SETUP1	aim711/v3_0/include/hal_platform_setup.h	252;"	d
PLATFORM_SETUP1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	63;"	d
PLATFORM_SETUP1	arm9/excalibur/v3_0/include/hal_platform_setup.h	67;"	d
PLATFORM_SETUP1	arm9/innovator/v3_0/include/hal_platform_setup.h	66;"	d
PLATFORM_SETUP1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	91;"	d
PLATFORM_SETUP1	at91/at91sam7s/v3_0/include/hal_platform_setup.h	159;"	d
PLATFORM_SETUP1	at91/eb40/v3_0/include/hal_platform_setup.h	114;"	d
PLATFORM_SETUP1	at91/eb40a/v3_0/include/hal_platform_setup.h	139;"	d
PLATFORM_SETUP1	at91/eb42/v3_0/include/hal_platform_setup.h	194;"	d
PLATFORM_SETUP1	at91/eb55/v3_0/include/hal_platform_setup.h	213;"	d
PLATFORM_SETUP1	at91/jtst/v3_0/include/hal_platform_setup.h	153;"	d
PLATFORM_SETUP1	at91/phycore/v3_0/include/hal_platform_setup.h	207;"	d
PLATFORM_SETUP1	cma230/v3_0/include/hal_platform_setup.h	58;"	d
PLATFORM_SETUP1	e7t/v3_0/include/hal_platform_setup.h	132;"	d
PLATFORM_SETUP1	e7t/v3_0/include/hal_platform_setup.h	70;"	d
PLATFORM_SETUP1	ebsa285/v3_0/include/hal_platform_setup.h	108;"	d
PLATFORM_SETUP1	ebsa285/v3_0/include/hal_platform_setup.h	116;"	d
PLATFORM_SETUP1	edb7xxx/v3_0/include/hal_platform_setup.h	316;"	d
PLATFORM_SETUP1	gps4020/v3_0/include/hal_platform_setup.h	114;"	d
PLATFORM_SETUP1	integrator/v3_0/include/hal_platform_setup.h	76;"	d
PLATFORM_SETUP1	lpc24xx/ea2468/v3_0/include/hal_platform_setup.h	119;"	d
PLATFORM_SETUP1	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	155;"	d
PLATFORM_SETUP1	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	158;"	d
PLATFORM_SETUP1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	228;"	d
PLATFORM_SETUP1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	233;"	d
PLATFORM_SETUP1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	227;"	d
PLATFORM_SETUP1	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	157;"	d
PLATFORM_SETUP1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	259;"	d
PLATFORM_SETUP1	mac7100/mac7100evb/v3_0/include/hal_platform_setup.h	129;"	d
PLATFORM_SETUP1	mac7100/mace1/v3_0/include/hal_platform_setup.h	129;"	d
PLATFORM_SETUP1	pid/v3_0/include/hal_platform_setup.h	71;"	d
PLATFORM_SETUP1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	65;"	d
PLATFORM_SETUP1	sa11x0/brutus/v3_0/include/hal_platform_setup.h	64;"	d
PLATFORM_SETUP1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	65;"	d
PLATFORM_SETUP1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	65;"	d
PLATFORM_SETUP1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	65;"	d
PLATFORM_SETUP1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	65;"	d
PLATFORM_SETUP1	sa11x0/nano/v3_0/include/hal_platform_setup.h	65;"	d
PLATFORM_SETUP1	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	64;"	d
PLATFORM_SETUP1	snds/v3_0/include/hal_platform_setup.h	322;"	d
PLATFORM_SETUP1	snds/v3_0/include/hal_platform_setup.h	75;"	d
PLATFORM_SETUP1	xscale/grg/v3_0/include/hal_platform_setup.h	85;"	d
PLATFORM_SETUP1	xscale/iq80310/v3_0/include/hal_platform_setup.h	86;"	d
PLATFORM_SETUP1	xscale/iq80310/v3_0/include/hal_platform_setup.h	89;"	d
PLATFORM_SETUP1	xscale/iq80321/v3_0/include/hal_platform_setup.h	67;"	d
PLATFORM_SETUP1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	86;"	d
PLATFORM_SETUP1	xscale/mpc50/v3_0/include/hal_platform_setup.h	550;"	d
PLATFORM_SETUP1	xscale/npwr/v3_0/include/hal_platform_setup.h	88;"	d
PLATFORM_SETUP1	xscale/npwr/v3_0/include/hal_platform_setup.h	91;"	d
PLATFORM_SETUP1	xscale/picasso/v3_0/include/hal_platform_setup.h	84;"	d
PLATFORM_SETUP1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	66;"	d
PLATFORM_SETUP1	xscale/uE250/v3_0/include/hal_platform_setup.h	84;"	d
PLATFORM_SETUP1	xscale/xsengine/v3_0/include/hal_platform_setup.h	97;"	d
PLATFORM_VECTORS	sa11x0/assabet/v3_0/include/hal_platform_setup.h	285;"	d
PLATFORM_VECTORS	sa11x0/cerf/v3_0/include/hal_platform_setup.h	314;"	d
PLATFORM_VECTORS	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	315;"	d
PLATFORM_VECTORS	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	358;"	d
PLATFORM_VECTORS	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	544;"	d
PLATFORM_VECTORS	sa11x0/nano/v3_0/include/hal_platform_setup.h	358;"	d
PLATFORM_VECTORS	xscale/grg/v3_0/include/hal_platform_setup.h	337;"	d
PLATFORM_VECTORS	xscale/iq80310/v3_0/include/hal_platform_setup.h	862;"	d
PLATFORM_VECTORS	xscale/iq80321/v3_0/include/hal_platform_setup.h	941;"	d
PLATFORM_VECTORS	xscale/ixdp425/v3_0/include/hal_platform_setup.h	385;"	d
PLATFORM_VECTORS	xscale/npwr/v3_0/include/hal_platform_setup.h	896;"	d
PLATFORM_VECTORS	xscale/picasso/v3_0/include/hal_platform_setup.h	302;"	d
PLATFORM_VECTORS	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	295;"	d
PLATFORM_VECTORS	xscale/uE250/v3_0/include/hal_platform_setup.h	302;"	d
PLATFORM_VECTORS	xscale/xsengine/v3_0/include/hal_platform_setup.h	347;"	d
PLTR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	253;"	d
PLTR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	297;"	d
PMBR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	265;"	d
PMBR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	309;"	d
PMLR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	266;"	d
PMLR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	310;"	d
PMPCON	edb7xxx/v3_0/include/hal_edb7xxx.h	253;"	d
PM_INT	xscale/iq80310/v3_0/src/diag/iq80310.h	252;"	d
PM_INT_ID	xscale/iq80310/v3_0/src/diag/iq80310.h	225;"	d
POCCAR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	358;"	d
POCCAR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	402;"	d
POCCDR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	360;"	d
POCCDR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	404;"	d
PODWVR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	340;"	d
PODWVR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	384;"	d
PODWVR_REG	xscale/iop310/v3_0/include/hal_iop310.h	583;"	d
POIOWVR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	339;"	d
POIOWVR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	383;"	d
POIOWVR_REG	xscale/iop310/v3_0/include/hal_iop310.h	582;"	d
POMWVR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	337;"	d
POMWVR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	381;"	d
POMWVR_REG	xscale/iop310/v3_0/include/hal_iop310.h	581;"	d
PORTRAIT_MODE	sa11x0/ipaq/v3_0/src/lcd_support.c	81;"	d	file:
PORT_DUMP	xscale/iq80310/v3_0/src/diag/ether_test.h	87;"	d
PORT_REG	xscale/iq80310/v3_0/src/diag/ether_test.h	78;"	d
PORT_RESET	xscale/iq80310/v3_0/src/diag/ether_test.h	85;"	d
PORT_SELF_TEST	xscale/iq80310/v3_0/src/diag/ether_test.h	86;"	d
POUDR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	341;"	d
POUDR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	385;"	d
PREAMBLE_LEN	xscale/iq80310/v3_0/src/diag/ether_test.h	288;"	d
PREF_BASE_UPPER_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	368;"	d
PREF_LIMIT_UPPER_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	370;"	d
PREF_MEM_BASE_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	365;"	d
PREF_MEM_LIMIT_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	366;"	d
PRG_FLASH	at91/jtst/v3_0/support/jtstflash.c	48;"	d	file:
PRG_FLASH	at91/jtst/v3_0/support/jtstflash.cpp	46;"	d	file:
PRIMARY_BUSNO_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	353;"	d
PRIMARY_BUS_NUM	xscale/iop310/v3_0/include/hal_iop310.h	593;"	d
PRIMARY_BUS_NUM	xscale/iop310/v3_0/include/var_io.h	89;"	d
PRIMARY_BUS_NUM	xscale/iq80310/v3_0/src/diag/pci_bios.h	90;"	d
PRIMARY_DAC_BASE	xscale/iop310/v3_0/include/hal_iop310.h	595;"	d
PRIMARY_DAC_BASE	xscale/iop310/v3_0/include/var_io.h	91;"	d
PRIMARY_DAC_BASE	xscale/iq80310/v3_0/src/diag/pci_bios.h	92;"	d
PRIMARY_DAC_LIMIT	xscale/iop310/v3_0/include/hal_iop310.h	598;"	d
PRIMARY_DAC_LIMIT	xscale/iop310/v3_0/include/var_io.h	94;"	d
PRIMARY_DAC_LIMIT	xscale/iq80310/v3_0/src/diag/pci_bios.h	95;"	d
PRIMARY_IO_BASE	xscale/iop310/v3_0/include/hal_iop310.h	596;"	d
PRIMARY_IO_BASE	xscale/iop310/v3_0/include/var_io.h	92;"	d
PRIMARY_IO_BASE	xscale/iq80310/v3_0/src/diag/pci_bios.h	93;"	d
PRIMARY_IO_LIMIT	xscale/iop310/v3_0/include/hal_iop310.h	599;"	d
PRIMARY_IO_LIMIT	xscale/iop310/v3_0/include/var_io.h	95;"	d
PRIMARY_IO_LIMIT	xscale/iq80310/v3_0/src/diag/pci_bios.h	96;"	d
PRIMARY_MEM_BASE	xscale/iop310/v3_0/include/hal_iop310.h	594;"	d
PRIMARY_MEM_BASE	xscale/iop310/v3_0/include/var_io.h	90;"	d
PRIMARY_MEM_BASE	xscale/iq80310/v3_0/src/diag/pci_bios.h	91;"	d
PRIMARY_MEM_LIMIT	xscale/iop310/v3_0/include/hal_iop310.h	597;"	d
PRIMARY_MEM_LIMIT	xscale/iop310/v3_0/include/var_io.h	93;"	d
PRIMARY_MEM_LIMIT	xscale/iq80310/v3_0/src/diag/pci_bios.h	94;"	d
PRINT_OFF	xscale/iq80310/v3_0/src/diag/pci_serv.c	89;"	d	file:
PRINT_ON	xscale/iq80310/v3_0/src/diag/pci_serv.c	88;"	d	file:
PRIORITY	arm9/smdk2410/v3_0/include/s3c2410x.h	96;"	d
PROGRAM_CMD	xscale/iq80310/v3_0/src/diag/flash.c	69;"	d	file:
PROGRAM_COMMAND	integrator/v3_0/src/flash.c	65;"	d	file:
PROGRAM_COMPLETED	xscale/iq80310/v3_0/src/diag/flash.c	102;"	d	file:
PROGRAM_LOCK_ERROR	xscale/iq80310/v3_0/src/diag/flash.c	95;"	d	file:
PROGRAM_LOCK_SUCCESS	xscale/iq80310/v3_0/src/diag/flash.c	96;"	d	file:
PROGRAM_SUSPENDED	xscale/iq80310/v3_0/src/diag/flash.c	101;"	d	file:
PROGRAM_VERIFY	integrator/v3_0/src/flash.c	66;"	d	file:
PROG_CMD	integrator/v3_0/src/flash.c	341;"	d	file:
PROG_CMD	integrator/v3_0/src/prog_flash.c	183;"	d	file:
PROG_CMD	pid/v3_0/src/flash.c	159;"	d	file:
PROG_CMD	pid/v3_0/src/prog_flash.c	124;"	d	file:
PROG_IF_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	343;"	d
PROM_MODE	xscale/iq80310/v3_0/src/diag/ether_test.h	311;"	d
PROTOK	at91/jtst/v3_0/support/jtstflash.c	54;"	d	file:
PROTOK	at91/jtst/v3_0/support/jtstflash.cpp	52;"	d	file:
PRPMC_CTL_EREADY	xscale/prpmc1100/v3_0/include/prpmc1100.h	84;"	d
PRPMC_CTL_INTN_GPIO	xscale/prpmc1100/v3_0/include/prpmc1100.h	86;"	d
PRPMC_CTL_REG	xscale/prpmc1100/v3_0/include/prpmc1100.h	83;"	d
PRPMC_CTL_RESETOUT	xscale/prpmc1100/v3_0/include/prpmc1100.h	85;"	d
PRPMC_STS_FAIL_LED	xscale/prpmc1100/v3_0/include/prpmc1100.h	91;"	d
PRPMC_STS_REG	xscale/prpmc1100/v3_0/include/prpmc1100.h	89;"	d
PRPMC_STS_RUN_LED	xscale/prpmc1100/v3_0/include/prpmc1100.h	90;"	d
PS	arch/v3_0/include/arm_stub.h	/^    FPS, PS$/;"	e	enum:regnames
PSERR_FAULT	xscale/iq80310/v3_0/src/diag/pci_bios.h	292;"	d
PSR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	249;"	d
PSR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	293;"	d
PSR_REG	xscale/iop310/v3_0/include/hal_iop310.h	568;"	d
PSSR_OFFS	xscale/mpc50/v3_0/include/hal_platform_setup.h	471;"	d
PSSR_VALUE	xscale/picasso/v3_0/include/hal_platform_setup.h	79;"	d
PSSR_VALUE	xscale/uE250/v3_0/include/hal_platform_setup.h	79;"	d
PSSR_VALUE	xscale/xsengine/v3_0/include/hal_platform_setup.h	85;"	d
PS_C	arch/v3_0/include/arm_stub.h	91;"	d
PS_F	arch/v3_0/include/arm_stub.h	95;"	d
PS_I	arch/v3_0/include/arm_stub.h	94;"	d
PS_N	arch/v3_0/include/arm_stub.h	89;"	d
PS_V	arch/v3_0/include/arm_stub.h	92;"	d
PS_Z	arch/v3_0/include/arm_stub.h	90;"	d
PTE_BASE	edb7xxx/v3_0/include/hal_platform_setup.h	87;"	d
PTE_SECTION_FLASH	xscale/cores/v3_0/include/hal_mm.h	60;"	d
PTE_SECTION_RAM	xscale/cores/v3_0/include/hal_mm.h	61;"	d
PTE_SECTION_UNCACHED	xscale/cores/v3_0/include/hal_mm.h	62;"	d
PTR	arch/v3_0/src/vectors.S	/^#define PTR(name)               \\$/;"	d
PUADR0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	402;"	d
PUADR0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	446;"	d
PUADR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	413;"	d
PUADR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	457;"	d
PUADR2_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	424;"	d
PUADR2_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	468;"	d
PUT_CHAR	integrator/v3_0/src/hal_diag.c	100;"	d	file:
PWR_REG	arm9/smdk2410/v3_0/include/s3c2410x.h	335;"	d
PXA27X_CCCR_A	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	538;"	d
PXA27X_CCCR_CPDIS	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	542;"	d
PXA27X_CCCR_L16	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	530;"	d
PXA27X_CCCR_L8	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	529;"	d
PXA27X_CCCR_LCD_26	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	540;"	d
PXA27X_CCCR_N1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	532;"	d
PXA27X_CCCR_N1_5	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	533;"	d
PXA27X_CCCR_N2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	534;"	d
PXA27X_CCCR_N2_5	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	535;"	d
PXA27X_CCCR_N3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	536;"	d
PXA27X_CCCR_PLL_EARLY_EN	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	539;"	d
PXA27X_CCCR_PPDIS	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	541;"	d
PXA2X0_AC97_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	260;"	d
PXA2X0_AC97_PRIM_AUDIO_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	277;"	d
PXA2X0_AC97_PRIM_MODEM_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	279;"	d
PXA2X0_AC97_SEC_AUDIO_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	278;"	d
PXA2X0_AC97_SEC_MODEM_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	280;"	d
PXA2X0_BOOT_DEF	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	581;"	d
PXA2X0_BTDLH	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	238;"	d
PXA2X0_BTDLL	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	237;"	d
PXA2X0_BTFCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	230;"	d
PXA2X0_BTIER	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	228;"	d
PXA2X0_BTIIR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	229;"	d
PXA2X0_BTISR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	236;"	d
PXA2X0_BTLCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	231;"	d
PXA2X0_BTLSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	233;"	d
PXA2X0_BTMCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	232;"	d
PXA2X0_BTMSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	234;"	d
PXA2X0_BTRBR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	226;"	d
PXA2X0_BTSPR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	235;"	d
PXA2X0_BTTHR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	227;"	d
PXA2X0_BTUART_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	225;"	d
PXA2X0_CACHE_FLUSH_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	80;"	d
PXA2X0_CAR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	269;"	d
PXA2X0_CCCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	501;"	d
PXA2X0_CCCR_L09	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	508;"	d
PXA2X0_CCCR_L27	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	509;"	d
PXA2X0_CCCR_L32	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	510;"	d
PXA2X0_CCCR_L36	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	511;"	d
PXA2X0_CCCR_L40	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	512;"	d
PXA2X0_CCCR_L45	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	513;"	d
PXA2X0_CCCR_M1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	515;"	d
PXA2X0_CCCR_M2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	516;"	d
PXA2X0_CCCR_M4	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	517;"	d
PXA2X0_CCCR_N10	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	519;"	d
PXA2X0_CCCR_N15	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	520;"	d
PXA2X0_CCCR_N20	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	521;"	d
PXA2X0_CCCR_N25	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	522;"	d
PXA2X0_CCCR_N30	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	523;"	d
PXA2X0_CKEN	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	502;"	d
PXA2X0_CLK_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	500;"	d
PXA2X0_CS0_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	61;"	d
PXA2X0_CS1_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	62;"	d
PXA2X0_CS2_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	63;"	d
PXA2X0_CS3_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	64;"	d
PXA2X0_CS4_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	65;"	d
PXA2X0_CS5_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	66;"	d
PXA2X0_DCMD0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	146;"	d
PXA2X0_DCMD1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	150;"	d
PXA2X0_DCMD10	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	186;"	d
PXA2X0_DCMD11	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	190;"	d
PXA2X0_DCMD12	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	194;"	d
PXA2X0_DCMD13	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	198;"	d
PXA2X0_DCMD14	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	202;"	d
PXA2X0_DCMD15	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	206;"	d
PXA2X0_DCMD2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	154;"	d
PXA2X0_DCMD3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	158;"	d
PXA2X0_DCMD4	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	162;"	d
PXA2X0_DCMD5	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	166;"	d
PXA2X0_DCMD6	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	170;"	d
PXA2X0_DCMD7	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	174;"	d
PXA2X0_DCMD8	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	178;"	d
PXA2X0_DCMD9	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	182;"	d
PXA2X0_DCSR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	86;"	d
PXA2X0_DCSR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	87;"	d
PXA2X0_DCSR10	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	96;"	d
PXA2X0_DCSR11	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	97;"	d
PXA2X0_DCSR12	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	98;"	d
PXA2X0_DCSR13	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	99;"	d
PXA2X0_DCSR14	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	100;"	d
PXA2X0_DCSR15	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	101;"	d
PXA2X0_DCSR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	88;"	d
PXA2X0_DCSR3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	89;"	d
PXA2X0_DCSR4	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	90;"	d
PXA2X0_DCSR5	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	91;"	d
PXA2X0_DCSR6	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	92;"	d
PXA2X0_DCSR7	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	93;"	d
PXA2X0_DCSR8	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	94;"	d
PXA2X0_DCSR9	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	95;"	d
PXA2X0_DDADR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	143;"	d
PXA2X0_DDADR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	147;"	d
PXA2X0_DDADR10	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	183;"	d
PXA2X0_DDADR11	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	187;"	d
PXA2X0_DDADR12	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	191;"	d
PXA2X0_DDADR13	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	195;"	d
PXA2X0_DDADR14	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	199;"	d
PXA2X0_DDADR15	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	203;"	d
PXA2X0_DDADR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	151;"	d
PXA2X0_DDADR3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	155;"	d
PXA2X0_DDADR4	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	159;"	d
PXA2X0_DDADR5	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	163;"	d
PXA2X0_DDADR6	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	167;"	d
PXA2X0_DDADR7	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	171;"	d
PXA2X0_DDADR8	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	175;"	d
PXA2X0_DDADR9	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	179;"	d
PXA2X0_DINT	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	102;"	d
PXA2X0_DMA_CTL_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	85;"	d
PXA2X0_DRCMR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	103;"	d
PXA2X0_DRCMR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	104;"	d
PXA2X0_DRCMR10	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	113;"	d
PXA2X0_DRCMR11	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	114;"	d
PXA2X0_DRCMR12	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	115;"	d
PXA2X0_DRCMR13	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	116;"	d
PXA2X0_DRCMR14	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	117;"	d
PXA2X0_DRCMR15	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	118;"	d
PXA2X0_DRCMR16	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	119;"	d
PXA2X0_DRCMR17	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	120;"	d
PXA2X0_DRCMR18	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	121;"	d
PXA2X0_DRCMR19	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	122;"	d
PXA2X0_DRCMR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	105;"	d
PXA2X0_DRCMR20	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	123;"	d
PXA2X0_DRCMR21	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	124;"	d
PXA2X0_DRCMR22	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	125;"	d
PXA2X0_DRCMR23	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	126;"	d
PXA2X0_DRCMR24	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	127;"	d
PXA2X0_DRCMR25	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	128;"	d
PXA2X0_DRCMR26	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	129;"	d
PXA2X0_DRCMR27	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	130;"	d
PXA2X0_DRCMR28	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	131;"	d
PXA2X0_DRCMR29	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	132;"	d
PXA2X0_DRCMR3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	106;"	d
PXA2X0_DRCMR30	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	133;"	d
PXA2X0_DRCMR31	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	134;"	d
PXA2X0_DRCMR32	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	135;"	d
PXA2X0_DRCMR33	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	136;"	d
PXA2X0_DRCMR34	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	137;"	d
PXA2X0_DRCMR35	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	138;"	d
PXA2X0_DRCMR36	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	139;"	d
PXA2X0_DRCMR37	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	140;"	d
PXA2X0_DRCMR38	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	141;"	d
PXA2X0_DRCMR39	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	142;"	d
PXA2X0_DRCMR4	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	107;"	d
PXA2X0_DRCMR5	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	108;"	d
PXA2X0_DRCMR6	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	109;"	d
PXA2X0_DRCMR7	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	110;"	d
PXA2X0_DRCMR8	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	111;"	d
PXA2X0_DRCMR9	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	112;"	d
PXA2X0_DSADR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	144;"	d
PXA2X0_DSADR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	148;"	d
PXA2X0_DSADR10	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	184;"	d
PXA2X0_DSADR11	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	188;"	d
PXA2X0_DSADR12	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	192;"	d
PXA2X0_DSADR13	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	196;"	d
PXA2X0_DSADR14	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	200;"	d
PXA2X0_DSADR15	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	204;"	d
PXA2X0_DSADR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	152;"	d
PXA2X0_DSADR3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	156;"	d
PXA2X0_DSADR4	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	160;"	d
PXA2X0_DSADR5	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	164;"	d
PXA2X0_DSADR6	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	168;"	d
PXA2X0_DSADR7	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	172;"	d
PXA2X0_DSADR8	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	176;"	d
PXA2X0_DSADR9	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	180;"	d
PXA2X0_DTADR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	145;"	d
PXA2X0_DTADR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	149;"	d
PXA2X0_DTADR10	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	185;"	d
PXA2X0_DTADR11	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	189;"	d
PXA2X0_DTADR12	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	193;"	d
PXA2X0_DTADR13	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	197;"	d
PXA2X0_DTADR14	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	201;"	d
PXA2X0_DTADR15	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	205;"	d
PXA2X0_DTADR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	153;"	d
PXA2X0_DTADR3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	157;"	d
PXA2X0_DTADR4	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	161;"	d
PXA2X0_DTADR5	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	165;"	d
PXA2X0_DTADR6	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	169;"	d
PXA2X0_DTADR7	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	173;"	d
PXA2X0_DTADR8	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	177;"	d
PXA2X0_DTADR9	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	181;"	d
PXA2X0_FBR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	558;"	d
PXA2X0_FBR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	559;"	d
PXA2X0_FDADR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	550;"	d
PXA2X0_FDADR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	554;"	d
PXA2X0_FFDLH	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	222;"	d
PXA2X0_FFDLL	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	221;"	d
PXA2X0_FFFCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	214;"	d
PXA2X0_FFIER	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	212;"	d
PXA2X0_FFIIR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	213;"	d
PXA2X0_FFISR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	220;"	d
PXA2X0_FFLCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	215;"	d
PXA2X0_FFLSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	217;"	d
PXA2X0_FFMCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	216;"	d
PXA2X0_FFMSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	218;"	d
PXA2X0_FFRBR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	210;"	d
PXA2X0_FFSPR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	219;"	d
PXA2X0_FFTHR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	211;"	d
PXA2X0_FFUART_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	209;"	d
PXA2X0_FIDR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	552;"	d
PXA2X0_FIDR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	556;"	d
PXA2X0_FSADR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	551;"	d
PXA2X0_FSADR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	555;"	d
PXA2X0_GAFR0_L	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	431;"	d
PXA2X0_GAFR0_U	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	432;"	d
PXA2X0_GAFR1_L	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	433;"	d
PXA2X0_GAFR1_U	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	434;"	d
PXA2X0_GAFR2_L	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	435;"	d
PXA2X0_GAFR2_U	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	436;"	d
PXA2X0_GAFR3_L	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	437;"	d
PXA2X0_GAFR3_U	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	438;"	d
PXA2X0_GCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	264;"	d
PXA2X0_GEDR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	428;"	d
PXA2X0_GEDR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	429;"	d
PXA2X0_GEDR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	430;"	d
PXA2X0_GEDR3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	445;"	d
PXA2X0_GFER0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	425;"	d
PXA2X0_GFER1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	426;"	d
PXA2X0_GFER2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	427;"	d
PXA2X0_GFER3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	444;"	d
PXA2X0_GPCR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	419;"	d
PXA2X0_GPCR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	420;"	d
PXA2X0_GPCR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	421;"	d
PXA2X0_GPCR3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	442;"	d
PXA2X0_GPDR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	413;"	d
PXA2X0_GPDR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	414;"	d
PXA2X0_GPDR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	415;"	d
PXA2X0_GPDR3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	440;"	d
PXA2X0_GPIO_AF1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	448;"	d
PXA2X0_GPIO_AF2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	449;"	d
PXA2X0_GPIO_AF3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	450;"	d
PXA2X0_GPIO_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	409;"	d
PXA2X0_GPIO_IN	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	451;"	d
PXA2X0_GPIO_NORM	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	447;"	d
PXA2X0_GPIO_OUT	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	452;"	d
PXA2X0_GPLR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	410;"	d
PXA2X0_GPLR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	411;"	d
PXA2X0_GPLR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	412;"	d
PXA2X0_GPLR3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	439;"	d
PXA2X0_GPSR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	416;"	d
PXA2X0_GPSR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	417;"	d
PXA2X0_GPSR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	418;"	d
PXA2X0_GPSR3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	441;"	d
PXA2X0_GRER0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	422;"	d
PXA2X0_GRER1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	423;"	d
PXA2X0_GRER2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	424;"	d
PXA2X0_GRER3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	443;"	d
PXA2X0_GSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	268;"	d
PXA2X0_I2C_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	241;"	d
PXA2X0_I2S_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	250;"	d
PXA2X0_IBMR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	242;"	d
PXA2X0_ICCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	404;"	d
PXA2X0_ICCR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	348;"	d
PXA2X0_ICCR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	349;"	d
PXA2X0_ICCR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	350;"	d
PXA2X0_ICDR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	351;"	d
PXA2X0_ICFP	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	402;"	d
PXA2X0_ICIP	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	399;"	d
PXA2X0_ICLR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	401;"	d
PXA2X0_ICLR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	406;"	d
PXA2X0_ICMR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	400;"	d
PXA2X0_ICMR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	405;"	d
PXA2X0_ICPR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	403;"	d
PXA2X0_ICP_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	347;"	d
PXA2X0_ICR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	244;"	d
PXA2X0_ICSR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	352;"	d
PXA2X0_ICSR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	353;"	d
PXA2X0_IC_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	398;"	d
PXA2X0_IDBR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	243;"	d
PXA2X0_ISAR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	246;"	d
PXA2X0_ISR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	245;"	d
PXA2X0_LCCR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	546;"	d
PXA2X0_LCCR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	547;"	d
PXA2X0_LCCR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	548;"	d
PXA2X0_LCCR3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	549;"	d
PXA2X0_LCD_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	72;"	d
PXA2X0_LCSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	560;"	d
PXA2X0_LDCMD0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	553;"	d
PXA2X0_LDCMD1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	557;"	d
PXA2X0_LIIDR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	561;"	d
PXA2X0_MCATT0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	576;"	d
PXA2X0_MCATT1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	577;"	d
PXA2X0_MCCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	263;"	d
PXA2X0_MCDR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	271;"	d
PXA2X0_MCIO0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	578;"	d
PXA2X0_MCIO1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	579;"	d
PXA2X0_MCMEM0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	574;"	d
PXA2X0_MCMEM1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	575;"	d
PXA2X0_MCSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	267;"	d
PXA2X0_MDCNFG	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	566;"	d
PXA2X0_MDMRS	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	580;"	d
PXA2X0_MDREFR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	567;"	d
PXA2X0_MECR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	571;"	d
PXA2X0_MEMORY_CTL_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	73;"	d
PXA2X0_MICR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	273;"	d
PXA2X0_MISR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	275;"	d
PXA2X0_MMC_ARGH	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	493;"	d
PXA2X0_MMC_ARGL	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	494;"	d
PXA2X0_MMC_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	479;"	d
PXA2X0_MMC_BLKLEN	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	487;"	d
PXA2X0_MMC_CLKRT	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	482;"	d
PXA2X0_MMC_CMD	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	492;"	d
PXA2X0_MMC_CMDAT	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	484;"	d
PXA2X0_MMC_I_MASK	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	490;"	d
PXA2X0_MMC_I_REG	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	491;"	d
PXA2X0_MMC_NOB	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	488;"	d
PXA2X0_MMC_PRTBUF	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	489;"	d
PXA2X0_MMC_RDTO	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	486;"	d
PXA2X0_MMC_RES	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	495;"	d
PXA2X0_MMC_RESTO	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	485;"	d
PXA2X0_MMC_RXFIFO	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	496;"	d
PXA2X0_MMC_SPI	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	483;"	d
PXA2X0_MMC_STAT	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	481;"	d
PXA2X0_MMC_STRPCL	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	480;"	d
PXA2X0_MMC_TXFIFO	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	497;"	d
PXA2X0_MOCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	272;"	d
PXA2X0_MODR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	276;"	d
PXA2X0_MOSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	274;"	d
PXA2X0_MSC0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	568;"	d
PXA2X0_MSC1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	569;"	d
PXA2X0_MSC2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	570;"	d
PXA2X0_OIER	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	371;"	d
PXA2X0_OIER_TIMER0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	378;"	d
PXA2X0_OIER_TIMER1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	379;"	d
PXA2X0_OIER_TIMER2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	380;"	d
PXA2X0_OIER_TIMER3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	381;"	d
PXA2X0_OSCC	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	503;"	d
PXA2X0_OSCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	368;"	d
PXA2X0_OSMR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	364;"	d
PXA2X0_OSMR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	365;"	d
PXA2X0_OSMR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	366;"	d
PXA2X0_OSMR3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	367;"	d
PXA2X0_OSSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	369;"	d
PXA2X0_OSSR_TIMER0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	373;"	d
PXA2X0_OSSR_TIMER1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	374;"	d
PXA2X0_OSSR_TIMER2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	375;"	d
PXA2X0_OSSR_TIMER3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	376;"	d
PXA2X0_OSTIMER_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	363;"	d
PXA2X0_OWER	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	370;"	d
PXA2X0_OWER_WME	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	383;"	d
PXA2X0_PCDR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	270;"	d
PXA2X0_PCFR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	464;"	d
PXA2X0_PCMCIA0_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	68;"	d
PXA2X0_PCMCIA1_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	69;"	d
PXA2X0_PEDR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	463;"	d
PXA2X0_PERIPHERALS_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	71;"	d
PXA2X0_PFER	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	462;"	d
PXA2X0_PGSR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	465;"	d
PXA2X0_PGSR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	466;"	d
PXA2X0_PGSR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	467;"	d
PXA2X0_PICR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	262;"	d
PXA2X0_PISR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	266;"	d
PXA2X0_PMCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	457;"	d
PXA2X0_PM_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	456;"	d
PXA2X0_POCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	261;"	d
PXA2X0_POSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	265;"	d
PXA2X0_PRER	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	461;"	d
PXA2X0_PSPR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	459;"	d
PXA2X0_PSSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	458;"	d
PXA2X0_PWER	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	460;"	d
PXA2X0_PWM0_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	386;"	d
PXA2X0_PWM1_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	392;"	d
PXA2X0_PWM_CTRL0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	387;"	d
PXA2X0_PWM_CTRL1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	393;"	d
PXA2X0_PWM_PERVAL0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	389;"	d
PXA2X0_PWM_PERVAL1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	395;"	d
PXA2X0_PWM_PWDUTY0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	388;"	d
PXA2X0_PWM_PWDUTY1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	394;"	d
PXA2X0_RAM_BANK0_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	75;"	d
PXA2X0_RAM_BANK1_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	76;"	d
PXA2X0_RAM_BANK2_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	77;"	d
PXA2X0_RAM_BANK3_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	78;"	d
PXA2X0_RCNR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	357;"	d
PXA2X0_RCSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	468;"	d
PXA2X0_REGISTER	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	55;"	d
PXA2X0_REGISTER	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	57;"	d
PXA2X0_RTAR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	358;"	d
PXA2X0_RTC_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	356;"	d
PXA2X0_RTSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	359;"	d
PXA2X0_RTTR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	360;"	d
PXA2X0_SACR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	251;"	d
PXA2X0_SACR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	252;"	d
PXA2X0_SADIV	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	256;"	d
PXA2X0_SADR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	257;"	d
PXA2X0_SAICR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	255;"	d
PXA2X0_SAIMR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	254;"	d
PXA2X0_SASR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	253;"	d
PXA2X0_SSCR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	472;"	d
PXA2X0_SSCR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	473;"	d
PXA2X0_SSDR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	476;"	d
PXA2X0_SSITR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	475;"	d
PXA2X0_SSP_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	471;"	d
PXA2X0_SSSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	474;"	d
PXA2X0_STDLH	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	344;"	d
PXA2X0_STDLL	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	343;"	d
PXA2X0_STFCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	336;"	d
PXA2X0_STIER	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	334;"	d
PXA2X0_STIIR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	335;"	d
PXA2X0_STISR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	342;"	d
PXA2X0_STLCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	337;"	d
PXA2X0_STLSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	339;"	d
PXA2X0_STMCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	338;"	d
PXA2X0_STMSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	340;"	d
PXA2X0_STRBR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	332;"	d
PXA2X0_STSPR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	341;"	d
PXA2X0_STTHR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	333;"	d
PXA2X0_STUART_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	331;"	d
PXA2X0_SXCNFG	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	572;"	d
PXA2X0_SXMRS	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	573;"	d
PXA2X0_TCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	563;"	d
PXA2X0_TRGBR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	562;"	d
PXA2X0_UART_BAUD_RATE_DIVISOR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	654;"	d
PXA2X0_UART_DLH	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	597;"	d
PXA2X0_UART_DLL	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	596;"	d
PXA2X0_UART_FCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	589;"	d
PXA2X0_UART_FCR_FCR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	647;"	d
PXA2X0_UART_FCR_FCR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	648;"	d
PXA2X0_UART_FCR_FCR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	649;"	d
PXA2X0_UART_FCR_ITL0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	650;"	d
PXA2X0_UART_FCR_ITL1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	651;"	d
PXA2X0_UART_FCR_ITL_1BYTE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	652;"	d
PXA2X0_UART_IER	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	587;"	d
PXA2X0_UART_IER_DMAE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	608;"	d
PXA2X0_UART_IER_MIE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	604;"	d
PXA2X0_UART_IER_NRZE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	606;"	d
PXA2X0_UART_IER_RAVIE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	601;"	d
PXA2X0_UART_IER_RLSE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	603;"	d
PXA2X0_UART_IER_RTOIE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	605;"	d
PXA2X0_UART_IER_TIE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	602;"	d
PXA2X0_UART_IER_UUE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	607;"	d
PXA2X0_UART_IIR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	588;"	d
PXA2X0_UART_IIR_ID_MASK	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	614;"	d
PXA2X0_UART_IIR_IP	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	611;"	d
PXA2X0_UART_ISR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	595;"	d
PXA2X0_UART_LCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	590;"	d
PXA2X0_UART_LCR_DLAB	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	644;"	d
PXA2X0_UART_LCR_EPS	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	641;"	d
PXA2X0_UART_LCR_PEN	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	640;"	d
PXA2X0_UART_LCR_SB	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	643;"	d
PXA2X0_UART_LCR_SP	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	642;"	d
PXA2X0_UART_LCR_STB	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	639;"	d
PXA2X0_UART_LCR_WLS0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	637;"	d
PXA2X0_UART_LCR_WLS1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	638;"	d
PXA2X0_UART_LSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	592;"	d
PXA2X0_UART_LSR_BI	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	621;"	d
PXA2X0_UART_LSR_DR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	617;"	d
PXA2X0_UART_LSR_ERR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	624;"	d
PXA2X0_UART_LSR_FE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	620;"	d
PXA2X0_UART_LSR_OE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	618;"	d
PXA2X0_UART_LSR_PE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	619;"	d
PXA2X0_UART_LSR_TEMT	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	623;"	d
PXA2X0_UART_LSR_THRE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	622;"	d
PXA2X0_UART_MCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	591;"	d
PXA2X0_UART_MSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	593;"	d
PXA2X0_UART_MSR_CTS	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	631;"	d
PXA2X0_UART_MSR_DCD	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	634;"	d
PXA2X0_UART_MSR_DCTS	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	627;"	d
PXA2X0_UART_MSR_DDCD	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	630;"	d
PXA2X0_UART_MSR_DDSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	628;"	d
PXA2X0_UART_MSR_DSR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	632;"	d
PXA2X0_UART_MSR_RI	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	633;"	d
PXA2X0_UART_MSR_TERI	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	629;"	d
PXA2X0_UART_RBR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	585;"	d
PXA2X0_UART_Rx	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	613;"	d
PXA2X0_UART_SPR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	594;"	d
PXA2X0_UART_THR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	586;"	d
PXA2X0_UART_Tx	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	612;"	d
PXA2X0_UBCR12	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	307;"	d
PXA2X0_UBCR14	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	308;"	d
PXA2X0_UBCR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	303;"	d
PXA2X0_UBCR4	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	304;"	d
PXA2X0_UBCR7	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	305;"	d
PXA2X0_UBCR9	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	306;"	d
PXA2X0_UDCCR	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	284;"	d
PXA2X0_UDCCS0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	285;"	d
PXA2X0_UDCCS1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	286;"	d
PXA2X0_UDCCS10	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	295;"	d
PXA2X0_UDCCS11	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	296;"	d
PXA2X0_UDCCS12	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	297;"	d
PXA2X0_UDCCS13	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	298;"	d
PXA2X0_UDCCS14	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	299;"	d
PXA2X0_UDCCS15	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	300;"	d
PXA2X0_UDCCS2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	287;"	d
PXA2X0_UDCCS3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	288;"	d
PXA2X0_UDCCS4	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	289;"	d
PXA2X0_UDCCS5	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	290;"	d
PXA2X0_UDCCS6	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	291;"	d
PXA2X0_UDCCS7	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	292;"	d
PXA2X0_UDCCS8	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	293;"	d
PXA2X0_UDCCS9	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	294;"	d
PXA2X0_UDC_BASE	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	283;"	d
PXA2X0_UDDR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	309;"	d
PXA2X0_UDDR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	310;"	d
PXA2X0_UDDR10	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	319;"	d
PXA2X0_UDDR11	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	320;"	d
PXA2X0_UDDR12	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	321;"	d
PXA2X0_UDDR13	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	322;"	d
PXA2X0_UDDR14	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	323;"	d
PXA2X0_UDDR15	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	324;"	d
PXA2X0_UDDR2	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	311;"	d
PXA2X0_UDDR3	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	312;"	d
PXA2X0_UDDR4	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	313;"	d
PXA2X0_UDDR5	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	314;"	d
PXA2X0_UDDR6	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	315;"	d
PXA2X0_UDDR7	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	316;"	d
PXA2X0_UDDR8	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	317;"	d
PXA2X0_UDDR9	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	318;"	d
PXA2X0_UFNRH	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	301;"	d
PXA2X0_UFNRL	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	302;"	d
PXA2X0_UICR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	325;"	d
PXA2X0_UICR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	326;"	d
PXA2X0_USIR0	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	327;"	d
PXA2X0_USIR1	xscale/pxa2x0/v3_0/include/hal_pxa2x0.h	328;"	d
P_bit	xscale/cores/v3_0/src/xscale_stub.c	241;"	d	file:
QBAR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	381;"	d
QBAR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	425;"	d
QCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	284;"	d
QCR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	328;"	d
QUICK_100_MBPS	xscale/iq80310/v3_0/src/diag/ether_test.h	175;"	d
QUICK_10_MBPS	xscale/iq80310/v3_0/src/diag/ether_test.h	176;"	d
QUICK_LINK_INVALID	xscale/iq80310/v3_0/src/diag/ether_test.h	178;"	d
QUICK_LINK_VALID	xscale/iq80310/v3_0/src/diag/ether_test.h	177;"	d
QUIT	xscale/iq80310/v3_0/src/diag/test_menu.c	67;"	d	file:
QUIT	xscale/iq80321/v3_0/src/diag/test_menu.c	84;"	d	file:
R0	arch/v3_0/include/arm_stub.h	/^    R0, R1, R2, R3, R4, R5, R6, R7, $/;"	e	enum:regnames
R1	arch/v3_0/include/arm_stub.h	/^    R0, R1, R2, R3, R4, R5, R6, R7, $/;"	e	enum:regnames
R10	arch/v3_0/include/arm_stub.h	/^    R8, R9, R10, FP, IP, SP, LR, PC,$/;"	e	enum:regnames
R1_iA	arm9/smdk2410/v3_0/include/hal_platform_setup.h	168;"	d
R1_nF	arm9/smdk2410/v3_0/include/hal_platform_setup.h	169;"	d
R2	arch/v3_0/include/arm_stub.h	/^    R0, R1, R2, R3, R4, R5, R6, R7, $/;"	e	enum:regnames
R3	arch/v3_0/include/arm_stub.h	/^    R0, R1, R2, R3, R4, R5, R6, R7, $/;"	e	enum:regnames
R4	arch/v3_0/include/arm_stub.h	/^    R0, R1, R2, R3, R4, R5, R6, R7, $/;"	e	enum:regnames
R5	arch/v3_0/include/arm_stub.h	/^    R0, R1, R2, R3, R4, R5, R6, R7, $/;"	e	enum:regnames
R6	arch/v3_0/include/arm_stub.h	/^    R0, R1, R2, R3, R4, R5, R6, R7, $/;"	e	enum:regnames
R7	arch/v3_0/include/arm_stub.h	/^    R0, R1, R2, R3, R4, R5, R6, R7, $/;"	e	enum:regnames
R8	arch/v3_0/include/arm_stub.h	/^    R8, R9, R10, FP, IP, SP, LR, PC,$/;"	e	enum:regnames
R9	arch/v3_0/include/arm_stub.h	/^    R8, R9, R10, FP, IP, SP, LR, PC,$/;"	e	enum:regnames
RAM_0MEG	xscale/iop310/v3_0/include/hal_iop310.h	212;"	d
RAM_128MEG	xscale/iop310/v3_0/include/hal_iop310.h	218;"	d
RAM_16MEG	xscale/iop310/v3_0/include/hal_iop310.h	215;"	d
RAM_256MEG	xscale/iop310/v3_0/include/hal_iop310.h	219;"	d
RAM_32MEG	xscale/iop310/v3_0/include/hal_iop310.h	216;"	d
RAM_4MEG	xscale/iop310/v3_0/include/hal_iop310.h	213;"	d
RAM_64MEG	xscale/iop310/v3_0/include/hal_iop310.h	217;"	d
RAM_8MEG	xscale/iop310/v3_0/include/hal_iop310.h	214;"	d
RAM_BASE	xscale/iq80310/v3_0/include/hal_platform_setup.h	92;"	d
RAM_BASE	xscale/npwr/v3_0/include/hal_platform_setup.h	94;"	d
RAM_FUNC_SECT	xscale/iq80310/v3_0/src/diag/iq80310.h	85;"	d
RBD_RESUME	xscale/iq80310/v3_0/src/diag/ether_test.h	119;"	d
RBR	xscale/iq80310/v3_0/src/diag/cycduart.h	53;"	d
READMEM16	xscale/iq80321/v3_0/src/diag/i82544.c	59;"	d	file:
READMEM32	xscale/iq80321/v3_0/src/diag/i82544.c	61;"	d	file:
READMEM64	xscale/iq80321/v3_0/src/diag/i82544.c	63;"	d	file:
READMEM8	xscale/iq80321/v3_0/src/diag/i82544.c	57;"	d	file:
READ_ARRAY	integrator/v3_0/src/flash.c	69;"	d	file:
READ_ID_CMD	xscale/iq80310/v3_0/src/diag/flash.c	65;"	d	file:
READ_STATUS	integrator/v3_0/src/flash.c	67;"	d	file:
READ_STAT_REG	xscale/iq80310/v3_0/src/diag/flash.c	66;"	d	file:
RED	arm9/aaed2000/v3_0/src/lcd_support.c	252;"	d	file:
RED	edb7xxx/v3_0/src/lcd_support.c	135;"	d	file:
REDHAT_REDBOOT_OS	xscale/iq80310/v3_0/src/diag/iq80310.h	91;"	d
REDHAT_REDBOOT_OS	xscale/iq80310/v3_0/src/diag/iq80310.h	93;"	d
REDLUT	arm9/smdk2410/v3_0/include/s3c2410x.h	212;"	d
REDR_REC_VAL	xscale/verde/v3_0/include/hal_verde.h	220;"	d
REFCNT	arm9/smdk2410/v3_0/include/memcfg.h	168;"	d
REFEN	arm9/smdk2410/v3_0/include/memcfg.h	162;"	d
REFRESH	arm9/smdk2410/v3_0/include/s3c2410x.h	83;"	d
REFRESH_TIME	edb7xxx/v3_0/tests/dram_test.c	80;"	d	file:
REG16	xscale/cores/v3_0/include/hal_xscale.h	136;"	d
REG16_PTR	ebsa285/v3_0/include/hal_ebsa285.h	101;"	d
REG16_PTR	ebsa285/v3_0/include/hal_ebsa285.h	91;"	d
REG16_PTR	sa11x0/var/v3_0/include/hal_sa11x0.h	62;"	d
REG16_PTR	sa11x0/var/v3_0/include/hal_sa11x0.h	72;"	d
REG16_VAL	ebsa285/v3_0/include/hal_ebsa285.h	87;"	d
REG16_VAL	ebsa285/v3_0/include/hal_ebsa285.h	97;"	d
REG16_VAL	sa11x0/var/v3_0/include/hal_sa11x0.h	58;"	d
REG16_VAL	sa11x0/var/v3_0/include/hal_sa11x0.h	68;"	d
REG32	xscale/cores/v3_0/include/hal_xscale.h	137;"	d
REG32_PTR	ebsa285/v3_0/include/hal_ebsa285.h	102;"	d
REG32_PTR	ebsa285/v3_0/include/hal_ebsa285.h	92;"	d
REG32_PTR	sa11x0/var/v3_0/include/hal_sa11x0.h	63;"	d
REG32_PTR	sa11x0/var/v3_0/include/hal_sa11x0.h	73;"	d
REG32_VAL	ebsa285/v3_0/include/hal_ebsa285.h	88;"	d
REG32_VAL	ebsa285/v3_0/include/hal_ebsa285.h	98;"	d
REG32_VAL	sa11x0/var/v3_0/include/hal_sa11x0.h	59;"	d
REG32_VAL	sa11x0/var/v3_0/include/hal_sa11x0.h	69;"	d
REG8	xscale/cores/v3_0/include/hal_xscale.h	135;"	d
REG8_PTR	ebsa285/v3_0/include/hal_ebsa285.h	100;"	d
REG8_PTR	ebsa285/v3_0/include/hal_ebsa285.h	90;"	d
REG8_PTR	sa11x0/var/v3_0/include/hal_sa11x0.h	61;"	d
REG8_PTR	sa11x0/var/v3_0/include/hal_sa11x0.h	71;"	d
REG8_VAL	ebsa285/v3_0/include/hal_ebsa285.h	86;"	d
REG8_VAL	ebsa285/v3_0/include/hal_ebsa285.h	96;"	d
REG8_VAL	sa11x0/var/v3_0/include/hal_sa11x0.h	57;"	d
REG8_VAL	sa11x0/var/v3_0/include/hal_sa11x0.h	67;"	d
REGION0_BASE_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	350;"	d
REGION1_BASE_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	351;"	d
REGION2_BASE_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	352;"	d
REGION3_BASE_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	357;"	d
REGION4_BASE_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	361;"	d
REGION5_BASE_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	364;"	d
REGSIZE	arch/v3_0/include/arm_stub.h	69;"	d
REMOTE_LOOPBACK	xscale/iq80310/v3_0/src/diag/ether_test.h	187;"	d
RESERVED_AREA1	xscale/iq80310/v3_0/src/diag/iq80310.h	181;"	d
RESERVED_AREA2	xscale/iq80310/v3_0/src/diag/iq80310.h	182;"	d
RESERVED_AREA3	xscale/iq80310/v3_0/src/diag/iq80310.h	183;"	d
RESERVED_AREA4	xscale/iq80310/v3_0/src/diag/iq80310.h	184;"	d
RESERVED_AREA_SIZE	xscale/iq80310/v3_0/src/diag/iq80310.h	185;"	d
RESET_CMD	xscale/iq80310/v3_0/src/diag/flash.c	62;"	d	file:
RETURN	aim711/v3_0/src/aim711_misc.c	379;"	d	file:
REVISION_MASK	xscale/iq80310/v3_0/src/diag/ether_test.h	166;"	d
REVISION_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	342;"	d
RFR_15_6us	xscale/verde/v3_0/include/hal_verde.h	217;"	d
RFR_3_9us	xscale/verde/v3_0/include/hal_verde.h	215;"	d
RFR_7_8us	xscale/verde/v3_0/include/hal_verde.h	216;"	d
RFR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	457;"	d
RFR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	501;"	d
RFR_INIT_VAL	xscale/iop310/v3_0/include/hal_iop310.h	154;"	d
RFR_OFF	xscale/iop310/v3_0/include/hal_iop310.h	140;"	d
RFSH_CONFIG_VALUE	sa11x0/cerf/v3_0/include/hal_platform_setup.h	105;"	d
RFSH_CONFIG_VALUE	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	106;"	d
RFSH_CONFIG_VALUE	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	126;"	d
RGB_BLUE	arm9/aaed2000/v3_0/src/lcd_support.c	94;"	d	file:
RGB_BLUE	edb7xxx/v3_0/src/lcd_support.c	95;"	d	file:
RGB_BLUE	edb7xxx/v3_0/src/lcd_support.c	99;"	d	file:
RGB_BLUE	sa11x0/assabet/v3_0/src/lcd_support.c	81;"	d	file:
RGB_BLUE	sa11x0/cerfpda/v3_0/src/lcd_support.c	81;"	d	file:
RGB_BLUE	sa11x0/ipaq/v3_0/src/lcd_support.c	110;"	d	file:
RGB_BLUE	sa11x0/ipaq/v3_0/src/lcd_support.c	114;"	d	file:
RGB_GREEN	arm9/aaed2000/v3_0/src/lcd_support.c	93;"	d	file:
RGB_GREEN	edb7xxx/v3_0/src/lcd_support.c	94;"	d	file:
RGB_GREEN	edb7xxx/v3_0/src/lcd_support.c	98;"	d	file:
RGB_GREEN	sa11x0/assabet/v3_0/src/lcd_support.c	80;"	d	file:
RGB_GREEN	sa11x0/cerfpda/v3_0/src/lcd_support.c	80;"	d	file:
RGB_GREEN	sa11x0/ipaq/v3_0/src/lcd_support.c	109;"	d	file:
RGB_GREEN	sa11x0/ipaq/v3_0/src/lcd_support.c	113;"	d	file:
RGB_RED	arm9/aaed2000/v3_0/src/lcd_support.c	92;"	d	file:
RGB_RED	edb7xxx/v3_0/src/lcd_support.c	93;"	d	file:
RGB_RED	edb7xxx/v3_0/src/lcd_support.c	97;"	d	file:
RGB_RED	sa11x0/assabet/v3_0/src/lcd_support.c	79;"	d	file:
RGB_RED	sa11x0/cerfpda/v3_0/src/lcd_support.c	79;"	d	file:
RGB_RED	sa11x0/ipaq/v3_0/src/lcd_support.c	108;"	d	file:
RGB_RED	sa11x0/ipaq/v3_0/src/lcd_support.c	112;"	d	file:
RHR	arm9/innovator/v3_0/src/hal_diag.c	100;"	d	file:
RIDR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	250;"	d
RIDR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	294;"	d
RI_MASK	xscale/iq80310/v3_0/src/diag/iq80310.h	163;"	d
ROM0_LA_END	edb7xxx/v3_0/include/hal_platform_setup.h	103;"	d
ROM0_LA_END	edb7xxx/v3_0/include/hal_platform_setup.h	105;"	d
ROM0_LA_START	edb7xxx/v3_0/include/hal_platform_setup.h	100;"	d
ROM0_PA	edb7xxx/v3_0/include/hal_platform_setup.h	101;"	d
ROM1_LA_END	edb7xxx/v3_0/include/hal_platform_setup.h	108;"	d
ROM1_LA_START	edb7xxx/v3_0/include/hal_platform_setup.h	107;"	d
ROM1_PA	edb7xxx/v3_0/include/hal_platform_setup.h	109;"	d
ROMRAM_COPY	ebsa285/v3_0/include/hal_platform_setup.h	178;"	d
ROMRAM_COPY	ebsa285/v3_0/include/hal_platform_setup.h	197;"	d
ROM_address	edb7xxx/v3_0/misc/prog_flash.c	/^long *ROM_address =      (long *)0xE07E0000;$/;"	v
ROUNDUP	arch/v3_0/src/redboot_linux_exec.c	302;"	d	file:
RSHIFT	arm9/aaed2000/v3_0/src/kbd_drvr.c	65;"	d	file:
RSHIFT	edb7xxx/v3_0/src/lcd_support.c	752;"	d	file:
RSHIFT	xscale/picasso/v3_0/src/vga_support.c	809;"	d	file:
RSHIFT	xscale/uE250/v3_0/src/vga_support.c	809;"	d	file:
RTCALM	arm9/smdk2410/v3_0/include/s3c2410x.h	457;"	d
RTCCON	arm9/smdk2410/v3_0/include/s3c2410x.h	455;"	d
RTCDR	edb7xxx/v3_0/include/hal_edb7xxx.h	250;"	d
RTCEOI	edb7xxx/v3_0/include/hal_edb7xxx.h	268;"	d
RTCMR	edb7xxx/v3_0/include/hal_edb7xxx.h	251;"	d
RTCRST	arm9/smdk2410/v3_0/include/s3c2410x.h	464;"	d
RU_ABORT	xscale/iq80310/v3_0/src/diag/ether_test.h	116;"	d
RU_IDLE	xscale/iq80310/v3_0/src/diag/ether_test.h	126;"	d
RU_NOP	xscale/iq80310/v3_0/src/diag/ether_test.h	113;"	d
RU_NORESOURCE	xscale/iq80310/v3_0/src/diag/ether_test.h	128;"	d
RU_NORSRC_NORBD	xscale/iq80310/v3_0/src/diag/ether_test.h	131;"	d
RU_READY	xscale/iq80310/v3_0/src/diag/ether_test.h	129;"	d
RU_READY_NORBD	xscale/iq80310/v3_0/src/diag/ether_test.h	132;"	d
RU_RESUME	xscale/iq80310/v3_0/src/diag/ether_test.h	115;"	d
RU_START	xscale/iq80310/v3_0/src/diag/ether_test.h	114;"	d
RU_SUSPENDED	xscale/iq80310/v3_0/src/diag/ether_test.h	127;"	d
RU_SUSP_NORBD	xscale/iq80310/v3_0/src/diag/ether_test.h	130;"	d
RXBC_REG	xscale/iq80310/v3_0/src/diag/ether_test.h	82;"	d
RX_DATA	integrator/v3_0/src/hal_diag.c	103;"	d	file:
RX_DMA_BCOUNT	xscale/iq80310/v3_0/src/diag/ether_test.h	254;"	d
RX_EMPTY	integrator/v3_0/src/hal_diag.c	106;"	d	file:
RX_FIFO_LIMIT	xscale/iq80310/v3_0/src/diag/ether_test.h	243;"	d
ReceiveChar	edb7xxx/v3_0/support/dl_edb7xxx.c	28;"	d	file:
RmShifted	arch/v3_0/src/arm_stub.c	/^RmShifted(int shift)$/;"	f	file:
S0	integrator/v3_0/src/flash.c	547;"	d	file:
S0	pid/v3_0/src/flash.c	315;"	d	file:
S1	integrator/v3_0/src/flash.c	548;"	d	file:
S1	pid/v3_0/src/flash.c	316;"	d	file:
S2	integrator/v3_0/src/flash.c	549;"	d	file:
S2	pid/v3_0/src/flash.c	317;"	d	file:
S3	integrator/v3_0/src/flash.c	550;"	d	file:
S3	pid/v3_0/src/flash.c	318;"	d	file:
S5	integrator/v3_0/src/flash.c	551;"	d	file:
S5	pid/v3_0/src/flash.c	319;"	d	file:
S7	integrator/v3_0/src/flash.c	552;"	d	file:
S7	pid/v3_0/src/flash.c	320;"	d	file:
S8	integrator/v3_0/src/flash.c	553;"	d	file:
S8	pid/v3_0/src/flash.c	321;"	d	file:
S9	integrator/v3_0/src/flash.c	554;"	d	file:
S9	pid/v3_0/src/flash.c	322;"	d	file:
SA1100_UART3BASE	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	165;"	d
SA1100_UTCR0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	121;"	d
SA1100_UTCR0_2STOP	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	131;"	d
SA1100_UTCR0_8BIT	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	132;"	d
SA1100_UTCR0_OES	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	130;"	d
SA1100_UTCR0_PE	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	129;"	d
SA1100_UTCR0_RCE	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	134;"	d
SA1100_UTCR0_SCE	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	133;"	d
SA1100_UTCR0_TCE	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	135;"	d
SA1100_UTCR1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	122;"	d
SA1100_UTCR1_BRDHIMASK	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	137;"	d
SA1100_UTCR2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	123;"	d
SA1100_UTCR2_BRDLoMASK	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	138;"	d
SA1100_UTCR3	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	124;"	d
SA1100_UTCR3_BRK	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	142;"	d
SA1100_UTCR3_LBM	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	145;"	d
SA1100_UTCR3_RIE	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	143;"	d
SA1100_UTCR3_RXE	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	140;"	d
SA1100_UTCR3_TIE	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	144;"	d
SA1100_UTCR3_TXE	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	141;"	d
SA1100_UTDR	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	125;"	d
SA1100_UTDR_FRE	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	149;"	d
SA1100_UTDR_PRE	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	148;"	d
SA1100_UTDR_ROR	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	150;"	d
SA1100_UTSR0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	126;"	d
SA1100_UTSR0_TFS	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	153;"	d
SA1100_UTSR1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	127;"	d
SA1100_UTSR1_ERROR_MASK	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	163;"	d
SA1100_UTSR1_FRE	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	160;"	d
SA1100_UTSR1_PRE	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	159;"	d
SA1100_UTSR1_RNE	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	157;"	d
SA1100_UTSR1_ROR	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	161;"	d
SA1100_UTSR1_TBY	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	156;"	d
SA1100_UTSR1_TNF	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	158;"	d
SA110_ACCESS_CHECKS_ROM	ebsa285/v3_0/include/hal_ebsa285.h	172;"	d
SA110_ACCESS_CHECKS_SYSTEM	ebsa285/v3_0/include/hal_ebsa285.h	171;"	d
SA110_ADDRESS_FAULT_DISABLED	ebsa285/v3_0/include/hal_ebsa285.h	160;"	d
SA110_ADDRESS_FAULT_ENABLED	ebsa285/v3_0/include/hal_ebsa285.h	161;"	d
SA110_ADDRESS_FAULT_MASK	ebsa285/v3_0/include/hal_ebsa285.h	162;"	d
SA110_BIG_ENDIAN	ebsa285/v3_0/include/hal_ebsa285.h	170;"	d
SA110_CACHE_OPERATIONS_REGISTER	ebsa285/v3_0/include/hal_ebsa285.h	122;"	d
SA110_CLEAN_CACHE_DATA_ENTRY_OPCODE	ebsa285/v3_0/include/hal_ebsa285.h	219;"	d
SA110_CLEAN_CACHE_DATA_ENTRY_RM	ebsa285/v3_0/include/hal_ebsa285.h	220;"	d
SA110_CONTROL	ebsa285/v3_0/include/hal_ebsa285.h	466;"	d
SA110_CONTROL_CFN	ebsa285/v3_0/include/hal_ebsa285.h	474;"	d
SA110_CONTROL_INIT_COMPLETE	ebsa285/v3_0/include/hal_ebsa285.h	471;"	d
SA110_CONTROL_REGISTER	ebsa285/v3_0/include/hal_ebsa285.h	117;"	d
SA110_CONTROL_RST_I	ebsa285/v3_0/include/hal_ebsa285.h	472;"	d
SA110_CONTROL_STATUS_BASE	ebsa285/v3_0/include/hal_ebsa285.h	258;"	d
SA110_CONTROL_WATCHDOG	ebsa285/v3_0/include/hal_ebsa285.h	473;"	d
SA110_CONTROL_o	ebsa285/v3_0/include/hal_ebsa285.h	464;"	d
SA110_CSR_BASE_ADDRESS_MASK	ebsa285/v3_0/include/hal_ebsa285.h	319;"	d
SA110_CSR_BASE_ADDRESS_MASK_o	ebsa285/v3_0/include/hal_ebsa285.h	316;"	d
SA110_CSR_BASE_ADDRESS_OFFSET	ebsa285/v3_0/include/hal_ebsa285.h	320;"	d
SA110_CSR_BASE_ADDRESS_OFFSET_o	ebsa285/v3_0/include/hal_ebsa285.h	317;"	d
SA110_CSR_WINDOW_SIZE_128	ebsa285/v3_0/include/hal_ebsa285.h	325;"	d
SA110_CSR_WINDOW_SIZE_128MB	ebsa285/v3_0/include/hal_ebsa285.h	334;"	d
SA110_CSR_WINDOW_SIZE_16MB	ebsa285/v3_0/include/hal_ebsa285.h	331;"	d
SA110_CSR_WINDOW_SIZE_1MB	ebsa285/v3_0/include/hal_ebsa285.h	327;"	d
SA110_CSR_WINDOW_SIZE_256MB	ebsa285/v3_0/include/hal_ebsa285.h	335;"	d
SA110_CSR_WINDOW_SIZE_2MB	ebsa285/v3_0/include/hal_ebsa285.h	328;"	d
SA110_CSR_WINDOW_SIZE_32MB	ebsa285/v3_0/include/hal_ebsa285.h	332;"	d
SA110_CSR_WINDOW_SIZE_4MB	ebsa285/v3_0/include/hal_ebsa285.h	329;"	d
SA110_CSR_WINDOW_SIZE_512KB	ebsa285/v3_0/include/hal_ebsa285.h	326;"	d
SA110_CSR_WINDOW_SIZE_64MB	ebsa285/v3_0/include/hal_ebsa285.h	333;"	d
SA110_CSR_WINDOW_SIZE_8MB	ebsa285/v3_0/include/hal_ebsa285.h	330;"	d
SA110_DATA_CACHE_DISABLED	ebsa285/v3_0/include/hal_ebsa285.h	163;"	d
SA110_DATA_CACHE_ENABLED	ebsa285/v3_0/include/hal_ebsa285.h	164;"	d
SA110_DATA_CACHE_MASK	ebsa285/v3_0/include/hal_ebsa285.h	165;"	d
SA110_DCACHE_LINESIZE_BYTES	ebsa285/v3_0/include/hal_ebsa285.h	132;"	d
SA110_DCACHE_LINESIZE_WORDS	ebsa285/v3_0/include/hal_ebsa285.h	134;"	d
SA110_DCACHE_LINE_BASE	ebsa285/v3_0/include/hal_ebsa285.h	139;"	d
SA110_DCACHE_SIZE	ebsa285/v3_0/include/hal_ebsa285.h	130;"	d
SA110_DCACHE_WAYS	ebsa285/v3_0/include/hal_ebsa285.h	136;"	d
SA110_DISABLE_CLOCK_SWITCHING_OPCODE	ebsa285/v3_0/include/hal_ebsa285.h	247;"	d
SA110_DISABLE_CLOCK_SWITCHING_RM	ebsa285/v3_0/include/hal_ebsa285.h	248;"	d
SA110_DISABLE_mCLK_OUTPUT_OPCODE	ebsa285/v3_0/include/hal_ebsa285.h	249;"	d
SA110_DISABLE_mCLK_OUTPUT_RM	ebsa285/v3_0/include/hal_ebsa285.h	250;"	d
SA110_DOMAIN_0_MASK	ebsa285/v3_0/include/hal_ebsa285.h	185;"	d
SA110_DOMAIN_10_MASK	ebsa285/v3_0/include/hal_ebsa285.h	195;"	d
SA110_DOMAIN_11_MASK	ebsa285/v3_0/include/hal_ebsa285.h	196;"	d
SA110_DOMAIN_12_MASK	ebsa285/v3_0/include/hal_ebsa285.h	197;"	d
SA110_DOMAIN_13_MASK	ebsa285/v3_0/include/hal_ebsa285.h	198;"	d
SA110_DOMAIN_14_MASK	ebsa285/v3_0/include/hal_ebsa285.h	199;"	d
SA110_DOMAIN_15_MASK	ebsa285/v3_0/include/hal_ebsa285.h	200;"	d
SA110_DOMAIN_1_MASK	ebsa285/v3_0/include/hal_ebsa285.h	186;"	d
SA110_DOMAIN_2_MASK	ebsa285/v3_0/include/hal_ebsa285.h	187;"	d
SA110_DOMAIN_3_MASK	ebsa285/v3_0/include/hal_ebsa285.h	188;"	d
SA110_DOMAIN_4_MASK	ebsa285/v3_0/include/hal_ebsa285.h	189;"	d
SA110_DOMAIN_5_MASK	ebsa285/v3_0/include/hal_ebsa285.h	190;"	d
SA110_DOMAIN_6_MASK	ebsa285/v3_0/include/hal_ebsa285.h	191;"	d
SA110_DOMAIN_7_MASK	ebsa285/v3_0/include/hal_ebsa285.h	192;"	d
SA110_DOMAIN_8_MASK	ebsa285/v3_0/include/hal_ebsa285.h	193;"	d
SA110_DOMAIN_9_MASK	ebsa285/v3_0/include/hal_ebsa285.h	194;"	d
SA110_DOMAIN_ACCESS_CONTROL_REGISTER	ebsa285/v3_0/include/hal_ebsa285.h	119;"	d
SA110_DOMAIN_MASK	ebsa285/v3_0/include/hal_ebsa285.h	206;"	d
SA110_DOORBELL_PCI_MASK	ebsa285/v3_0/include/hal_ebsa285.h	306;"	d
SA110_DOORBELL_PCI_MASK_o	ebsa285/v3_0/include/hal_ebsa285.h	302;"	d
SA110_DOORBELL_SA_MASK	ebsa285/v3_0/include/hal_ebsa285.h	307;"	d
SA110_DOORBELL_SA_MASK_o	ebsa285/v3_0/include/hal_ebsa285.h	303;"	d
SA110_DOORBELL_SETUP_o	ebsa285/v3_0/include/hal_ebsa285.h	297;"	d
SA110_DOORBELL_o	ebsa285/v3_0/include/hal_ebsa285.h	296;"	d
SA110_DRAIN_CACHE_WRITE_BUFFER_OPCODE	ebsa285/v3_0/include/hal_ebsa285.h	221;"	d
SA110_DRAIN_CACHE_WRITE_BUFFER_RM	ebsa285/v3_0/include/hal_ebsa285.h	222;"	d
SA110_ENABLE_CLOCK_SWITCHING_OPCODE	ebsa285/v3_0/include/hal_ebsa285.h	245;"	d
SA110_ENABLE_CLOCK_SWITCHING_RM	ebsa285/v3_0/include/hal_ebsa285.h	246;"	d
SA110_EXP_ROM_BASE_ADDRESS_MASK	ebsa285/v3_0/include/hal_ebsa285.h	356;"	d
SA110_EXP_ROM_BASE_ADDRESS_MASK_o	ebsa285/v3_0/include/hal_ebsa285.h	347;"	d
SA110_EXP_ROM_WINDOW_SIZE_16MB	ebsa285/v3_0/include/hal_ebsa285.h	403;"	d
SA110_EXP_ROM_WINDOW_SIZE_1MB	ebsa285/v3_0/include/hal_ebsa285.h	399;"	d
SA110_EXP_ROM_WINDOW_SIZE_2MB	ebsa285/v3_0/include/hal_ebsa285.h	400;"	d
SA110_EXP_ROM_WINDOW_SIZE_4MB	ebsa285/v3_0/include/hal_ebsa285.h	401;"	d
SA110_EXP_ROM_WINDOW_SIZE_8MB	ebsa285/v3_0/include/hal_ebsa285.h	402;"	d
SA110_EXP_ROM_WINDOW_SIZE_NO_WINDOW	ebsa285/v3_0/include/hal_ebsa285.h	404;"	d
SA110_FAULT_ADDRESS_REGISTER	ebsa285/v3_0/include/hal_ebsa285.h	121;"	d
SA110_FAULT_STATUS_MASK	ebsa285/v3_0/include/hal_ebsa285.h	205;"	d
SA110_FAULT_STATUS_REGISTER	ebsa285/v3_0/include/hal_ebsa285.h	120;"	d
SA110_FLUSH_CACHE_DATA_OPCODE	ebsa285/v3_0/include/hal_ebsa285.h	215;"	d
SA110_FLUSH_CACHE_DATA_RM	ebsa285/v3_0/include/hal_ebsa285.h	216;"	d
SA110_FLUSH_CACHE_DATA_SINGLE_OPCODE	ebsa285/v3_0/include/hal_ebsa285.h	217;"	d
SA110_FLUSH_CACHE_DATA_SINGLE_RM	ebsa285/v3_0/include/hal_ebsa285.h	218;"	d
SA110_FLUSH_CACHE_INST_DATA_OPCODE	ebsa285/v3_0/include/hal_ebsa285.h	211;"	d
SA110_FLUSH_CACHE_INST_DATA_RM	ebsa285/v3_0/include/hal_ebsa285.h	212;"	d
SA110_FLUSH_CACHE_INST_OPCODE	ebsa285/v3_0/include/hal_ebsa285.h	213;"	d
SA110_FLUSH_CACHE_INST_RM	ebsa285/v3_0/include/hal_ebsa285.h	214;"	d
SA110_FLUSH_DATA_ENTRY_TLB_OPCODE	ebsa285/v3_0/include/hal_ebsa285.h	233;"	d
SA110_FLUSH_DATA_ENTRY_TLB_RM	ebsa285/v3_0/include/hal_ebsa285.h	234;"	d
SA110_FLUSH_DATA_TLB_OPCODE	ebsa285/v3_0/include/hal_ebsa285.h	231;"	d
SA110_FLUSH_DATA_TLB_RM	ebsa285/v3_0/include/hal_ebsa285.h	232;"	d
SA110_FLUSH_INST_DATA_TLB_OPCODE	ebsa285/v3_0/include/hal_ebsa285.h	227;"	d
SA110_FLUSH_INST_DATA_TLB_RM	ebsa285/v3_0/include/hal_ebsa285.h	228;"	d
SA110_FLUSH_INST_TLB_OPCODE	ebsa285/v3_0/include/hal_ebsa285.h	229;"	d
SA110_FLUSH_INST_TLB_RM	ebsa285/v3_0/include/hal_ebsa285.h	230;"	d
SA110_ICACHE_CLEAR_LFSR_OPCODE	ebsa285/v3_0/include/hal_ebsa285.h	243;"	d
SA110_ICACHE_CLEAR_LFSR_RM	ebsa285/v3_0/include/hal_ebsa285.h	244;"	d
SA110_ICACHE_EVEN_WORD_LOADING_OPCODE	ebsa285/v3_0/include/hal_ebsa285.h	241;"	d
SA110_ICACHE_EVEN_WORD_LOADING_RM	ebsa285/v3_0/include/hal_ebsa285.h	242;"	d
SA110_ICACHE_LINESIZE_BYTES	ebsa285/v3_0/include/hal_ebsa285.h	131;"	d
SA110_ICACHE_LINESIZE_WORDS	ebsa285/v3_0/include/hal_ebsa285.h	133;"	d
SA110_ICACHE_LINE_BASE	ebsa285/v3_0/include/hal_ebsa285.h	137;"	d
SA110_ICACHE_ODD_WORD_LOADING_OPCODE	ebsa285/v3_0/include/hal_ebsa285.h	239;"	d
SA110_ICACHE_ODD_WORD_LOADING_RM	ebsa285/v3_0/include/hal_ebsa285.h	240;"	d
SA110_ICACHE_SIZE	ebsa285/v3_0/include/hal_ebsa285.h	129;"	d
SA110_ICACHE_WAYS	ebsa285/v3_0/include/hal_ebsa285.h	135;"	d
SA110_ID_MASK	ebsa285/v3_0/include/hal_ebsa285.h	151;"	d
SA110_ID_REGISTER	ebsa285/v3_0/include/hal_ebsa285.h	116;"	d
SA110_ID_VALUE	ebsa285/v3_0/include/hal_ebsa285.h	152;"	d
SA110_INBOUND_FIFO_o	ebsa285/v3_0/include/hal_ebsa285.h	290;"	d
SA110_INSTRUCTION_CACHE_DISABLED	ebsa285/v3_0/include/hal_ebsa285.h	173;"	d
SA110_INSTRUCTION_CACHE_ENABLED	ebsa285/v3_0/include/hal_ebsa285.h	174;"	d
SA110_INSTRUCTION_CACHE_MASK	ebsa285/v3_0/include/hal_ebsa285.h	175;"	d
SA110_IRQCONT_FIQENABLE	ebsa285/v3_0/include/hal_ebsa285.h	592;"	d
SA110_IRQCONT_FIQENABLECLEAR	ebsa285/v3_0/include/hal_ebsa285.h	594;"	d
SA110_IRQCONT_FIQENABLECLEAR_o	ebsa285/v3_0/include/hal_ebsa285.h	581;"	d
SA110_IRQCONT_FIQENABLESET	ebsa285/v3_0/include/hal_ebsa285.h	593;"	d
SA110_IRQCONT_FIQENABLESET_o	ebsa285/v3_0/include/hal_ebsa285.h	580;"	d
SA110_IRQCONT_FIQENABLE_o	ebsa285/v3_0/include/hal_ebsa285.h	579;"	d
SA110_IRQCONT_FIQRAWSTATUS	ebsa285/v3_0/include/hal_ebsa285.h	591;"	d
SA110_IRQCONT_FIQRAWSTATUS_o	ebsa285/v3_0/include/hal_ebsa285.h	578;"	d
SA110_IRQCONT_FIQSOFT	ebsa285/v3_0/include/hal_ebsa285.h	595;"	d
SA110_IRQCONT_FIQSOFT_o	ebsa285/v3_0/include/hal_ebsa285.h	582;"	d
SA110_IRQCONT_FIQSTATUS	ebsa285/v3_0/include/hal_ebsa285.h	590;"	d
SA110_IRQCONT_FIQSTATUS_o	ebsa285/v3_0/include/hal_ebsa285.h	577;"	d
SA110_IRQCONT_IRQENABLE	ebsa285/v3_0/include/hal_ebsa285.h	586;"	d
SA110_IRQCONT_IRQENABLECLEAR	ebsa285/v3_0/include/hal_ebsa285.h	588;"	d
SA110_IRQCONT_IRQENABLECLEAR_o	ebsa285/v3_0/include/hal_ebsa285.h	575;"	d
SA110_IRQCONT_IRQENABLESET	ebsa285/v3_0/include/hal_ebsa285.h	587;"	d
SA110_IRQCONT_IRQENABLESET_o	ebsa285/v3_0/include/hal_ebsa285.h	574;"	d
SA110_IRQCONT_IRQENABLE_o	ebsa285/v3_0/include/hal_ebsa285.h	573;"	d
SA110_IRQCONT_IRQRAWSTATUS	ebsa285/v3_0/include/hal_ebsa285.h	585;"	d
SA110_IRQCONT_IRQRAWSTATUS_o	ebsa285/v3_0/include/hal_ebsa285.h	572;"	d
SA110_IRQCONT_IRQSOFT	ebsa285/v3_0/include/hal_ebsa285.h	589;"	d
SA110_IRQCONT_IRQSOFT_o	ebsa285/v3_0/include/hal_ebsa285.h	576;"	d
SA110_IRQCONT_IRQSTATUS	ebsa285/v3_0/include/hal_ebsa285.h	584;"	d
SA110_IRQCONT_IRQSTATUS_o	ebsa285/v3_0/include/hal_ebsa285.h	571;"	d
SA110_IRQSOFT_RAW_BIT_MASK	ebsa285/v3_0/include/hal_ebsa285.h	694;"	d
SA110_IRQ_CONSOLE_RX	ebsa285/v3_0/include/hal_ebsa285.h	655;"	d
SA110_IRQ_CONSOLE_TX	ebsa285/v3_0/include/hal_ebsa285.h	656;"	d
SA110_IRQ_DATA_PARITY_ERROR	ebsa285/v3_0/include/hal_ebsa285.h	681;"	d
SA110_IRQ_DISCARD_TIMER_EXPIRED	ebsa285/v3_0/include/hal_ebsa285.h	680;"	d
SA110_IRQ_DMA_CHAN_1	ebsa285/v3_0/include/hal_ebsa285.h	669;"	d
SA110_IRQ_DMA_CHAN_2	ebsa285/v3_0/include/hal_ebsa285.h	670;"	d
SA110_IRQ_DOORBELL_FROM_HOST	ebsa285/v3_0/include/hal_ebsa285.h	668;"	d
SA110_IRQ_I20_INBOUND_POST_LIST	ebsa285/v3_0/include/hal_ebsa285.h	678;"	d
SA110_IRQ_INTSRC_MASK	ebsa285/v3_0/include/hal_ebsa285.h	688;"	d
SA110_IRQ_IRQ_IN_I_0	ebsa285/v3_0/include/hal_ebsa285.h	661;"	d
SA110_IRQ_IRQ_IN_I_1	ebsa285/v3_0/include/hal_ebsa285.h	662;"	d
SA110_IRQ_IRQ_IN_I_2	ebsa285/v3_0/include/hal_ebsa285.h	663;"	d
SA110_IRQ_IRQ_IN_I_3	ebsa285/v3_0/include/hal_ebsa285.h	664;"	d
SA110_IRQ_MASTER_ABORT	ebsa285/v3_0/include/hal_ebsa285.h	682;"	d
SA110_IRQ_MAX	ebsa285/v3_0/include/hal_ebsa285.h	686;"	d
SA110_IRQ_MIN	ebsa285/v3_0/include/hal_ebsa285.h	651;"	d
SA110_IRQ_PARITY_ERROR	ebsa285/v3_0/include/hal_ebsa285.h	684;"	d
SA110_IRQ_PIC_IRQ_I	ebsa285/v3_0/include/hal_ebsa285.h	671;"	d
SA110_IRQ_PMCSR_WRITE_BY_HOST	ebsa285/v3_0/include/hal_ebsa285.h	672;"	d
SA110_IRQ_RECEIVED_SERR	ebsa285/v3_0/include/hal_ebsa285.h	676;"	d
SA110_IRQ_RSV0	ebsa285/v3_0/include/hal_ebsa285.h	653;"	d
SA110_IRQ_RSV1	ebsa285/v3_0/include/hal_ebsa285.h	673;"	d
SA110_IRQ_RSV2	ebsa285/v3_0/include/hal_ebsa285.h	674;"	d
SA110_IRQ_RSV3	ebsa285/v3_0/include/hal_ebsa285.h	679;"	d
SA110_IRQ_SDRAM_PARITY	ebsa285/v3_0/include/hal_ebsa285.h	677;"	d
SA110_IRQ_SOFT_INTERRUPT	ebsa285/v3_0/include/hal_ebsa285.h	654;"	d
SA110_IRQ_START_BIST	ebsa285/v3_0/include/hal_ebsa285.h	675;"	d
SA110_IRQ_TARGET_ABORT	ebsa285/v3_0/include/hal_ebsa285.h	683;"	d
SA110_IRQ_TIMER_1	ebsa285/v3_0/include/hal_ebsa285.h	657;"	d
SA110_IRQ_TIMER_2	ebsa285/v3_0/include/hal_ebsa285.h	658;"	d
SA110_IRQ_TIMER_3	ebsa285/v3_0/include/hal_ebsa285.h	659;"	d
SA110_IRQ_TIMER_4	ebsa285/v3_0/include/hal_ebsa285.h	660;"	d
SA110_IRQ_XCS_I_0	ebsa285/v3_0/include/hal_ebsa285.h	665;"	d
SA110_IRQ_XCS_I_1	ebsa285/v3_0/include/hal_ebsa285.h	666;"	d
SA110_IRQ_XCS_I_2	ebsa285/v3_0/include/hal_ebsa285.h	667;"	d
SA110_LITTLE_ENDIAN	ebsa285/v3_0/include/hal_ebsa285.h	169;"	d
SA110_MAILBOX0_o	ebsa285/v3_0/include/hal_ebsa285.h	292;"	d
SA110_MAILBOX1_o	ebsa285/v3_0/include/hal_ebsa285.h	293;"	d
SA110_MAILBOX2_o	ebsa285/v3_0/include/hal_ebsa285.h	294;"	d
SA110_MAILBOX3_o	ebsa285/v3_0/include/hal_ebsa285.h	295;"	d
SA110_MMU_DISABLED	ebsa285/v3_0/include/hal_ebsa285.h	157;"	d
SA110_MMU_ENABLED	ebsa285/v3_0/include/hal_ebsa285.h	158;"	d
SA110_MMU_MASK	ebsa285/v3_0/include/hal_ebsa285.h	159;"	d
SA110_OUTBOUND_FIFO_o	ebsa285/v3_0/include/hal_ebsa285.h	291;"	d
SA110_OUT_INT_MASK_o	ebsa285/v3_0/include/hal_ebsa285.h	289;"	d
SA110_OUT_INT_STATUS	ebsa285/v3_0/include/hal_ebsa285.h	299;"	d
SA110_OUT_INT_STATUS_DOORBELL_INT	ebsa285/v3_0/include/hal_ebsa285.h	310;"	d
SA110_OUT_INT_STATUS_OUTBOUND_INT	ebsa285/v3_0/include/hal_ebsa285.h	311;"	d
SA110_OUT_INT_STATUS_o	ebsa285/v3_0/include/hal_ebsa285.h	288;"	d
SA110_PCI_ADDR_EXT	ebsa285/v3_0/include/hal_ebsa285.h	305;"	d
SA110_PCI_ADDR_EXT_o	ebsa285/v3_0/include/hal_ebsa285.h	301;"	d
SA110_PCI_CFG_COMMAND	ebsa285/v3_0/include/hal_ebsa285.h	277;"	d
SA110_PCI_CFG_COMMAND_o	ebsa285/v3_0/include/hal_ebsa285.h	271;"	d
SA110_PCI_CFG_CSR_IO_BAR	ebsa285/v3_0/include/hal_ebsa285.h	280;"	d
SA110_PCI_CFG_CSR_IO_BAR_o	ebsa285/v3_0/include/hal_ebsa285.h	274;"	d
SA110_PCI_CFG_CSR_MEM_BAR	ebsa285/v3_0/include/hal_ebsa285.h	279;"	d
SA110_PCI_CFG_CSR_MEM_BAR_o	ebsa285/v3_0/include/hal_ebsa285.h	273;"	d
SA110_PCI_CFG_INT_LINE	ebsa285/v3_0/include/hal_ebsa285.h	278;"	d
SA110_PCI_CFG_INT_LINE_o	ebsa285/v3_0/include/hal_ebsa285.h	272;"	d
SA110_PCI_CFG_SDRAM_BAR	ebsa285/v3_0/include/hal_ebsa285.h	281;"	d
SA110_PCI_CFG_SDRAM_BAR_o	ebsa285/v3_0/include/hal_ebsa285.h	275;"	d
SA110_PCI_CONFIG0_BASE	ebsa285/v3_0/include/hal_ebsa285.h	261;"	d
SA110_PCI_CONFIG1_BASE	ebsa285/v3_0/include/hal_ebsa285.h	262;"	d
SA110_REGISTER	ebsa285/v3_0/include/hal_ebsa285.h	259;"	d
SA110_RX_FIFO_EMPTY	ebsa285/v3_0/include/hal_ebsa285.h	562;"	d
SA110_RX_FIFO_FULL	ebsa285/v3_0/include/hal_ebsa285.h	561;"	d
SA110_RX_FIFO_STATUS_MASK	ebsa285/v3_0/include/hal_ebsa285.h	563;"	d
SA110_SDRAM_ADDRESS_MULTIPLEX_MASK	ebsa285/v3_0/include/hal_ebsa285.h	458;"	d
SA110_SDRAM_ADDRESS_SIZE_ARRAY_0	ebsa285/v3_0/include/hal_ebsa285.h	358;"	d
SA110_SDRAM_ADDRESS_SIZE_ARRAY_0_o	ebsa285/v3_0/include/hal_ebsa285.h	349;"	d
SA110_SDRAM_ADDRESS_SIZE_ARRAY_1	ebsa285/v3_0/include/hal_ebsa285.h	359;"	d
SA110_SDRAM_ADDRESS_SIZE_ARRAY_1_o	ebsa285/v3_0/include/hal_ebsa285.h	350;"	d
SA110_SDRAM_ADDRESS_SIZE_ARRAY_2	ebsa285/v3_0/include/hal_ebsa285.h	360;"	d
SA110_SDRAM_ADDRESS_SIZE_ARRAY_2_o	ebsa285/v3_0/include/hal_ebsa285.h	351;"	d
SA110_SDRAM_ADDRESS_SIZE_ARRAY_3	ebsa285/v3_0/include/hal_ebsa285.h	361;"	d
SA110_SDRAM_ADDRESS_SIZE_ARRAY_3_o	ebsa285/v3_0/include/hal_ebsa285.h	352;"	d
SA110_SDRAM_ARRAY_0_MODE_REGISTER_BASE	ebsa285/v3_0/include/hal_ebsa285.h	340;"	d
SA110_SDRAM_ARRAY_1_MODE_REGISTER_BASE	ebsa285/v3_0/include/hal_ebsa285.h	341;"	d
SA110_SDRAM_ARRAY_2_MODE_REGISTER_BASE	ebsa285/v3_0/include/hal_ebsa285.h	342;"	d
SA110_SDRAM_ARRAY_3_MODE_REGISTER_BASE	ebsa285/v3_0/include/hal_ebsa285.h	343;"	d
SA110_SDRAM_ARRAY_BASE_MASK	ebsa285/v3_0/include/hal_ebsa285.h	459;"	d
SA110_SDRAM_BASE_ADDRESS_MASK	ebsa285/v3_0/include/hal_ebsa285.h	354;"	d
SA110_SDRAM_BASE_ADDRESS_MASK_o	ebsa285/v3_0/include/hal_ebsa285.h	345;"	d
SA110_SDRAM_BASE_ADDRESS_OFFSET	ebsa285/v3_0/include/hal_ebsa285.h	355;"	d
SA110_SDRAM_BASE_ADDRESS_OFFSET_o	ebsa285/v3_0/include/hal_ebsa285.h	346;"	d
SA110_SDRAM_CAS_LATENCY_2_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	420;"	d
SA110_SDRAM_CAS_LATENCY_3_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	421;"	d
SA110_SDRAM_COMMAND_DRIVE_1_CYCLE	ebsa285/v3_0/include/hal_ebsa285.h	432;"	d
SA110_SDRAM_COMMAND_DRIVE_SAME_CYCLE	ebsa285/v3_0/include/hal_ebsa285.h	431;"	d
SA110_SDRAM_LAST_DATA_IN_2_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	413;"	d
SA110_SDRAM_LAST_DATA_IN_3_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	414;"	d
SA110_SDRAM_LAST_DATA_IN_4_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	415;"	d
SA110_SDRAM_LAST_DATA_IN_5_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	416;"	d
SA110_SDRAM_MUX_MODE0	ebsa285/v3_0/include/hal_ebsa285.h	371;"	d
SA110_SDRAM_MUX_MODE1	ebsa285/v3_0/include/hal_ebsa285.h	372;"	d
SA110_SDRAM_MUX_MODE2	ebsa285/v3_0/include/hal_ebsa285.h	373;"	d
SA110_SDRAM_MUX_MODE3	ebsa285/v3_0/include/hal_ebsa285.h	374;"	d
SA110_SDRAM_MUX_MODE4	ebsa285/v3_0/include/hal_ebsa285.h	375;"	d
SA110_SDRAM_MUX_MODE_MASK	ebsa285/v3_0/include/hal_ebsa285.h	376;"	d
SA110_SDRAM_PARITY_DISABLED	ebsa285/v3_0/include/hal_ebsa285.h	434;"	d
SA110_SDRAM_PARITY_ENABLED	ebsa285/v3_0/include/hal_ebsa285.h	435;"	d
SA110_SDRAM_PARITY_MASK	ebsa285/v3_0/include/hal_ebsa285.h	436;"	d
SA110_SDRAM_RAS_TO_CAS_DELAY_2_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	418;"	d
SA110_SDRAM_RAS_TO_CAS_DELAY_3_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	419;"	d
SA110_SDRAM_REFRESH_INTERVAL	ebsa285/v3_0/include/hal_ebsa285.h	442;"	d
SA110_SDRAM_REFRESH_INTERVAL_MIN	ebsa285/v3_0/include/hal_ebsa285.h	443;"	d
SA110_SDRAM_REFRESH_INTERVAL_NORMAL	ebsa285/v3_0/include/hal_ebsa285.h	444;"	d
SA110_SDRAM_ROW_CYCLE_TIME_10_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	429;"	d
SA110_SDRAM_ROW_CYCLE_TIME_4_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	423;"	d
SA110_SDRAM_ROW_CYCLE_TIME_5_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	424;"	d
SA110_SDRAM_ROW_CYCLE_TIME_6_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	425;"	d
SA110_SDRAM_ROW_CYCLE_TIME_7_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	426;"	d
SA110_SDRAM_ROW_CYCLE_TIME_8_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	427;"	d
SA110_SDRAM_ROW_CYCLE_TIME_9_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	428;"	d
SA110_SDRAM_ROW_PRECHARGE_1_CYCLE	ebsa285/v3_0/include/hal_ebsa285.h	409;"	d
SA110_SDRAM_ROW_PRECHARGE_2_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	410;"	d
SA110_SDRAM_ROW_PRECHARGE_3_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	411;"	d
SA110_SDRAM_ROW_PRECHARGE_4_CYCLES	ebsa285/v3_0/include/hal_ebsa285.h	412;"	d
SA110_SDRAM_SA110_PRIME_DISABLED	ebsa285/v3_0/include/hal_ebsa285.h	438;"	d
SA110_SDRAM_SA110_PRIME_ENABLED	ebsa285/v3_0/include/hal_ebsa285.h	439;"	d
SA110_SDRAM_SA110_PRIME_MASK	ebsa285/v3_0/include/hal_ebsa285.h	440;"	d
SA110_SDRAM_SIZE_0	ebsa285/v3_0/include/hal_ebsa285.h	449;"	d
SA110_SDRAM_SIZE_16M	ebsa285/v3_0/include/hal_ebsa285.h	367;"	d
SA110_SDRAM_SIZE_16MB	ebsa285/v3_0/include/hal_ebsa285.h	454;"	d
SA110_SDRAM_SIZE_1M	ebsa285/v3_0/include/hal_ebsa285.h	363;"	d
SA110_SDRAM_SIZE_1MB	ebsa285/v3_0/include/hal_ebsa285.h	450;"	d
SA110_SDRAM_SIZE_2M	ebsa285/v3_0/include/hal_ebsa285.h	364;"	d
SA110_SDRAM_SIZE_2MB	ebsa285/v3_0/include/hal_ebsa285.h	451;"	d
SA110_SDRAM_SIZE_32M	ebsa285/v3_0/include/hal_ebsa285.h	368;"	d
SA110_SDRAM_SIZE_32MB	ebsa285/v3_0/include/hal_ebsa285.h	455;"	d
SA110_SDRAM_SIZE_4M	ebsa285/v3_0/include/hal_ebsa285.h	365;"	d
SA110_SDRAM_SIZE_4MB	ebsa285/v3_0/include/hal_ebsa285.h	452;"	d
SA110_SDRAM_SIZE_64M	ebsa285/v3_0/include/hal_ebsa285.h	369;"	d
SA110_SDRAM_SIZE_64MB	ebsa285/v3_0/include/hal_ebsa285.h	456;"	d
SA110_SDRAM_SIZE_8M	ebsa285/v3_0/include/hal_ebsa285.h	366;"	d
SA110_SDRAM_SIZE_8MB	ebsa285/v3_0/include/hal_ebsa285.h	453;"	d
SA110_SDRAM_TIMING	ebsa285/v3_0/include/hal_ebsa285.h	357;"	d
SA110_SDRAM_TIMING_o	ebsa285/v3_0/include/hal_ebsa285.h	348;"	d
SA110_SDRAM_WINDOW_SIZE_128MB	ebsa285/v3_0/include/hal_ebsa285.h	392;"	d
SA110_SDRAM_WINDOW_SIZE_16MB	ebsa285/v3_0/include/hal_ebsa285.h	389;"	d
SA110_SDRAM_WINDOW_SIZE_1MB	ebsa285/v3_0/include/hal_ebsa285.h	385;"	d
SA110_SDRAM_WINDOW_SIZE_256KB	ebsa285/v3_0/include/hal_ebsa285.h	383;"	d
SA110_SDRAM_WINDOW_SIZE_256MB	ebsa285/v3_0/include/hal_ebsa285.h	393;"	d
SA110_SDRAM_WINDOW_SIZE_2MB	ebsa285/v3_0/include/hal_ebsa285.h	386;"	d
SA110_SDRAM_WINDOW_SIZE_32MB	ebsa285/v3_0/include/hal_ebsa285.h	390;"	d
SA110_SDRAM_WINDOW_SIZE_4MB	ebsa285/v3_0/include/hal_ebsa285.h	387;"	d
SA110_SDRAM_WINDOW_SIZE_512KB	ebsa285/v3_0/include/hal_ebsa285.h	384;"	d
SA110_SDRAM_WINDOW_SIZE_64MB	ebsa285/v3_0/include/hal_ebsa285.h	391;"	d
SA110_SDRAM_WINDOW_SIZE_8MB	ebsa285/v3_0/include/hal_ebsa285.h	388;"	d
SA110_SDRAM_WINDOW_SIZE_NO_WINDOW	ebsa285/v3_0/include/hal_ebsa285.h	394;"	d
SA110_SIR_DISABLED	ebsa285/v3_0/include/hal_ebsa285.h	549;"	d
SA110_SIR_ENABLED	ebsa285/v3_0/include/hal_ebsa285.h	550;"	d
SA110_SIR_ENABLE_MASK	ebsa285/v3_0/include/hal_ebsa285.h	551;"	d
SA110_SIR_PULSE_WIDTH_BIT_RATE	ebsa285/v3_0/include/hal_ebsa285.h	552;"	d
SA110_SIR_PULSE_WIDTH_MAX_CLK	ebsa285/v3_0/include/hal_ebsa285.h	553;"	d
SA110_TEST_CLOCK_AND_IDLE_REGISTER	ebsa285/v3_0/include/hal_ebsa285.h	124;"	d
SA110_TIMER1_BASE_o	ebsa285/v3_0/include/hal_ebsa285.h	601;"	d
SA110_TIMER1_CLEAR	ebsa285/v3_0/include/hal_ebsa285.h	626;"	d
SA110_TIMER1_CLEAR_o	ebsa285/v3_0/include/hal_ebsa285.h	609;"	d
SA110_TIMER1_CONTROL	ebsa285/v3_0/include/hal_ebsa285.h	625;"	d
SA110_TIMER1_CONTROL_o	ebsa285/v3_0/include/hal_ebsa285.h	608;"	d
SA110_TIMER1_LOAD	ebsa285/v3_0/include/hal_ebsa285.h	623;"	d
SA110_TIMER1_LOAD_o	ebsa285/v3_0/include/hal_ebsa285.h	606;"	d
SA110_TIMER1_VALUE	ebsa285/v3_0/include/hal_ebsa285.h	624;"	d
SA110_TIMER1_VALUE_o	ebsa285/v3_0/include/hal_ebsa285.h	607;"	d
SA110_TIMER2_BASE_o	ebsa285/v3_0/include/hal_ebsa285.h	602;"	d
SA110_TIMER2_CLEAR	ebsa285/v3_0/include/hal_ebsa285.h	630;"	d
SA110_TIMER2_CLEAR_o	ebsa285/v3_0/include/hal_ebsa285.h	613;"	d
SA110_TIMER2_CONTROL	ebsa285/v3_0/include/hal_ebsa285.h	629;"	d
SA110_TIMER2_CONTROL_o	ebsa285/v3_0/include/hal_ebsa285.h	612;"	d
SA110_TIMER2_LOAD	ebsa285/v3_0/include/hal_ebsa285.h	627;"	d
SA110_TIMER2_LOAD_o	ebsa285/v3_0/include/hal_ebsa285.h	610;"	d
SA110_TIMER2_VALUE	ebsa285/v3_0/include/hal_ebsa285.h	628;"	d
SA110_TIMER2_VALUE_o	ebsa285/v3_0/include/hal_ebsa285.h	611;"	d
SA110_TIMER3_BASE_o	ebsa285/v3_0/include/hal_ebsa285.h	603;"	d
SA110_TIMER3_CLEAR	ebsa285/v3_0/include/hal_ebsa285.h	634;"	d
SA110_TIMER3_CLEAR_o	ebsa285/v3_0/include/hal_ebsa285.h	617;"	d
SA110_TIMER3_CONTROL	ebsa285/v3_0/include/hal_ebsa285.h	633;"	d
SA110_TIMER3_CONTROL_o	ebsa285/v3_0/include/hal_ebsa285.h	616;"	d
SA110_TIMER3_LOAD	ebsa285/v3_0/include/hal_ebsa285.h	631;"	d
SA110_TIMER3_LOAD_o	ebsa285/v3_0/include/hal_ebsa285.h	614;"	d
SA110_TIMER3_VALUE	ebsa285/v3_0/include/hal_ebsa285.h	632;"	d
SA110_TIMER3_VALUE_o	ebsa285/v3_0/include/hal_ebsa285.h	615;"	d
SA110_TIMER4_BASE_o	ebsa285/v3_0/include/hal_ebsa285.h	604;"	d
SA110_TIMER4_CLEAR	ebsa285/v3_0/include/hal_ebsa285.h	638;"	d
SA110_TIMER4_CLEAR_o	ebsa285/v3_0/include/hal_ebsa285.h	621;"	d
SA110_TIMER4_CONTROL	ebsa285/v3_0/include/hal_ebsa285.h	637;"	d
SA110_TIMER4_CONTROL_o	ebsa285/v3_0/include/hal_ebsa285.h	620;"	d
SA110_TIMER4_LOAD	ebsa285/v3_0/include/hal_ebsa285.h	635;"	d
SA110_TIMER4_LOAD_o	ebsa285/v3_0/include/hal_ebsa285.h	618;"	d
SA110_TIMER4_VALUE	ebsa285/v3_0/include/hal_ebsa285.h	636;"	d
SA110_TIMER4_VALUE_o	ebsa285/v3_0/include/hal_ebsa285.h	619;"	d
SA110_TIMER_BASE_o	ebsa285/v3_0/include/hal_ebsa285.h	600;"	d
SA110_TIMER_CONTROL_ENABLE	ebsa285/v3_0/include/hal_ebsa285.h	646;"	d
SA110_TIMER_CONTROL_MODE	ebsa285/v3_0/include/hal_ebsa285.h	645;"	d
SA110_TIMER_CONTROL_SCALE_1	ebsa285/v3_0/include/hal_ebsa285.h	641;"	d
SA110_TIMER_CONTROL_SCALE_16	ebsa285/v3_0/include/hal_ebsa285.h	642;"	d
SA110_TIMER_CONTROL_SCALE_256	ebsa285/v3_0/include/hal_ebsa285.h	643;"	d
SA110_TIMER_CONTROL_SCALE_EXT	ebsa285/v3_0/include/hal_ebsa285.h	644;"	d
SA110_TLB_OPERATIONS_REGISTER	ebsa285/v3_0/include/hal_ebsa285.h	123;"	d
SA110_TRANSLATION_TABLE_BASE_REGISTER	ebsa285/v3_0/include/hal_ebsa285.h	118;"	d
SA110_TRANSLATION_TABLE_MASK	ebsa285/v3_0/include/hal_ebsa285.h	180;"	d
SA110_TX_BUSY	ebsa285/v3_0/include/hal_ebsa285.h	559;"	d
SA110_TX_BUSY_MASK	ebsa285/v3_0/include/hal_ebsa285.h	560;"	d
SA110_TX_FIFO_BUSY	ebsa285/v3_0/include/hal_ebsa285.h	565;"	d
SA110_TX_FIFO_READY	ebsa285/v3_0/include/hal_ebsa285.h	564;"	d
SA110_TX_FIFO_STATUS_MASK	ebsa285/v3_0/include/hal_ebsa285.h	566;"	d
SA110_TX_IDLE	ebsa285/v3_0/include/hal_ebsa285.h	558;"	d
SA110_UART_BREAK_DISABLED	ebsa285/v3_0/include/hal_ebsa285.h	512;"	d
SA110_UART_BREAK_ENABLED	ebsa285/v3_0/include/hal_ebsa285.h	513;"	d
SA110_UART_BREAK_MASK	ebsa285/v3_0/include/hal_ebsa285.h	514;"	d
SA110_UART_CONTROL_REGISTER	ebsa285/v3_0/include/hal_ebsa285.h	492;"	d
SA110_UART_CONTROL_REGISTER_o	ebsa285/v3_0/include/hal_ebsa285.h	484;"	d
SA110_UART_DATA_LENGTH_5_BITS	ebsa285/v3_0/include/hal_ebsa285.h	527;"	d
SA110_UART_DATA_LENGTH_6_BITS	ebsa285/v3_0/include/hal_ebsa285.h	528;"	d
SA110_UART_DATA_LENGTH_7_BITS	ebsa285/v3_0/include/hal_ebsa285.h	529;"	d
SA110_UART_DATA_LENGTH_8_BITS	ebsa285/v3_0/include/hal_ebsa285.h	530;"	d
SA110_UART_DATA_LENGTH_MASK	ebsa285/v3_0/include/hal_ebsa285.h	531;"	d
SA110_UART_DATA_MASK	ebsa285/v3_0/include/hal_ebsa285.h	500;"	d
SA110_UART_DATA_REGISTER	ebsa285/v3_0/include/hal_ebsa285.h	487;"	d
SA110_UART_DATA_REGISTER_o	ebsa285/v3_0/include/hal_ebsa285.h	479;"	d
SA110_UART_DISABLED	ebsa285/v3_0/include/hal_ebsa285.h	546;"	d
SA110_UART_ENABLED	ebsa285/v3_0/include/hal_ebsa285.h	547;"	d
SA110_UART_ENABLE_MASK	ebsa285/v3_0/include/hal_ebsa285.h	548;"	d
SA110_UART_FIFO_DISABLED	ebsa285/v3_0/include/hal_ebsa285.h	524;"	d
SA110_UART_FIFO_ENABLED	ebsa285/v3_0/include/hal_ebsa285.h	525;"	d
SA110_UART_FIFO_ENABLE_MASK	ebsa285/v3_0/include/hal_ebsa285.h	526;"	d
SA110_UART_FLAG_REGISTER	ebsa285/v3_0/include/hal_ebsa285.h	493;"	d
SA110_UART_FLAG_REGISTER_o	ebsa285/v3_0/include/hal_ebsa285.h	485;"	d
SA110_UART_FRAMING_ERROR_MASK	ebsa285/v3_0/include/hal_ebsa285.h	505;"	d
SA110_UART_H_BAUD_CONTROL	ebsa285/v3_0/include/hal_ebsa285.h	489;"	d
SA110_UART_H_BAUD_CONTROL_o	ebsa285/v3_0/include/hal_ebsa285.h	481;"	d
SA110_UART_H_BAUD_RATE_DIVISOR_MASK	ebsa285/v3_0/include/hal_ebsa285.h	536;"	d
SA110_UART_L_BAUD_CONTROL	ebsa285/v3_0/include/hal_ebsa285.h	491;"	d
SA110_UART_L_BAUD_CONTROL_o	ebsa285/v3_0/include/hal_ebsa285.h	483;"	d
SA110_UART_L_BAUD_RATE_DIVISOR_MASK	ebsa285/v3_0/include/hal_ebsa285.h	541;"	d
SA110_UART_M_BAUD_CONTROL	ebsa285/v3_0/include/hal_ebsa285.h	490;"	d
SA110_UART_M_BAUD_CONTROL_o	ebsa285/v3_0/include/hal_ebsa285.h	482;"	d
SA110_UART_ODD_EVEN_SELECT_MASK	ebsa285/v3_0/include/hal_ebsa285.h	520;"	d
SA110_UART_OVERRUN_ERROR_MASK	ebsa285/v3_0/include/hal_ebsa285.h	507;"	d
SA110_UART_PARITY_DISABLED	ebsa285/v3_0/include/hal_ebsa285.h	515;"	d
SA110_UART_PARITY_ENABLED	ebsa285/v3_0/include/hal_ebsa285.h	516;"	d
SA110_UART_PARITY_ERROR_MASK	ebsa285/v3_0/include/hal_ebsa285.h	506;"	d
SA110_UART_PARITY_EVEN	ebsa285/v3_0/include/hal_ebsa285.h	519;"	d
SA110_UART_PARITY_MASK	ebsa285/v3_0/include/hal_ebsa285.h	517;"	d
SA110_UART_PARITY_ODD	ebsa285/v3_0/include/hal_ebsa285.h	518;"	d
SA110_UART_RXSTAT	ebsa285/v3_0/include/hal_ebsa285.h	488;"	d
SA110_UART_RXSTAT_o	ebsa285/v3_0/include/hal_ebsa285.h	480;"	d
SA110_UART_STOP_BITS_ONE	ebsa285/v3_0/include/hal_ebsa285.h	521;"	d
SA110_UART_STOP_BITS_SELECT_MASK	ebsa285/v3_0/include/hal_ebsa285.h	523;"	d
SA110_UART_STOP_BITS_TWO	ebsa285/v3_0/include/hal_ebsa285.h	522;"	d
SA110_WAIT_FOR_INTERRUPT_OPCODE	ebsa285/v3_0/include/hal_ebsa285.h	251;"	d
SA110_WAIT_FOR_INTERRUPT_RM	ebsa285/v3_0/include/hal_ebsa285.h	252;"	d
SA110_WRITE_BUFFER_DISABLED	ebsa285/v3_0/include/hal_ebsa285.h	166;"	d
SA110_WRITE_BUFFER_ENABLED	ebsa285/v3_0/include/hal_ebsa285.h	167;"	d
SA110_WRITE_BUFFER_MASK	ebsa285/v3_0/include/hal_ebsa285.h	168;"	d
SA110_XBUS_CYCLE_ARBITER	ebsa285/v3_0/include/hal_ebsa285.h	702;"	d
SA110_XBUS_CYCLE_ARBITER_ENABLED	ebsa285/v3_0/include/hal_ebsa285.h	705;"	d
SA110_XBUS_CYCLE_ARBITER_o	ebsa285/v3_0/include/hal_ebsa285.h	699;"	d
SA110_XBUS_IO_STROBE_MASK	ebsa285/v3_0/include/hal_ebsa285.h	703;"	d
SA110_XBUS_IO_STROBE_MASK_o	ebsa285/v3_0/include/hal_ebsa285.h	700;"	d
SA110_XBUS_XCS2	ebsa285/v3_0/include/hal_ebsa285.h	707;"	d
SA110_XBUS_XCS2_PCI_DISABLE	ebsa285/v3_0/include/hal_ebsa285.h	708;"	d
SA110_ZEROS_BANK_BASE	ebsa285/v3_0/include/hal_ebsa285.h	142;"	d
SA1110_BCR_AUDIO_ON	sa11x0/assabet/v3_0/include/assabet.h	102;"	d
SA1110_BCR_AUDIO_ON	sa11x0/cerf/v3_0/include/cerf.h	98;"	d
SA1110_BCR_AUDIO_ON	sa11x0/cerfpda/v3_0/include/cerfpda.h	98;"	d
SA1110_BCR_BACKLIGHT	sa11x0/assabet/v3_0/include/assabet.h	103;"	d
SA1110_BCR_BACKLIGHT	sa11x0/cerf/v3_0/include/cerf.h	99;"	d
SA1110_BCR_BACKLIGHT	sa11x0/cerfpda/v3_0/include/cerfpda.h	99;"	d
SA1110_BCR_CF1_RST	sa11x0/flexanet/v3_0/include/flexanet.h	95;"	d
SA1110_BCR_CF2_RST	sa11x0/flexanet/v3_0/include/flexanet.h	96;"	d
SA1110_BCR_CF_BUS	sa11x0/assabet/v3_0/include/assabet.h	99;"	d
SA1110_BCR_CF_BUS	sa11x0/cerf/v3_0/include/cerf.h	95;"	d
SA1110_BCR_CF_BUS	sa11x0/cerfpda/v3_0/include/cerfpda.h	95;"	d
SA1110_BCR_CF_BUS_OFF	sa11x0/assabet/v3_0/include/assabet.h	101;"	d
SA1110_BCR_CF_BUS_OFF	sa11x0/cerf/v3_0/include/cerf.h	97;"	d
SA1110_BCR_CF_BUS_OFF	sa11x0/cerfpda/v3_0/include/cerfpda.h	97;"	d
SA1110_BCR_CF_BUS_ON	sa11x0/assabet/v3_0/include/assabet.h	100;"	d
SA1110_BCR_CF_BUS_ON	sa11x0/cerf/v3_0/include/cerf.h	96;"	d
SA1110_BCR_CF_BUS_ON	sa11x0/cerfpda/v3_0/include/cerfpda.h	96;"	d
SA1110_BCR_CF_POWER	sa11x0/assabet/v3_0/include/assabet.h	85;"	d
SA1110_BCR_CF_POWER	sa11x0/cerf/v3_0/include/cerf.h	81;"	d
SA1110_BCR_CF_POWER	sa11x0/cerfpda/v3_0/include/cerfpda.h	81;"	d
SA1110_BCR_CF_POWER_OFF	sa11x0/assabet/v3_0/include/assabet.h	87;"	d
SA1110_BCR_CF_POWER_OFF	sa11x0/cerf/v3_0/include/cerf.h	83;"	d
SA1110_BCR_CF_POWER_OFF	sa11x0/cerfpda/v3_0/include/cerfpda.h	83;"	d
SA1110_BCR_CF_POWER_ON	sa11x0/assabet/v3_0/include/assabet.h	86;"	d
SA1110_BCR_CF_POWER_ON	sa11x0/cerf/v3_0/include/cerf.h	82;"	d
SA1110_BCR_CF_POWER_ON	sa11x0/cerfpda/v3_0/include/cerfpda.h	82;"	d
SA1110_BCR_CF_RESET	sa11x0/assabet/v3_0/include/assabet.h	88;"	d
SA1110_BCR_CF_RESET	sa11x0/cerf/v3_0/include/cerf.h	84;"	d
SA1110_BCR_CF_RESET	sa11x0/cerfpda/v3_0/include/cerfpda.h	84;"	d
SA1110_BCR_CF_RESET_DISABLE	sa11x0/assabet/v3_0/include/assabet.h	90;"	d
SA1110_BCR_CF_RESET_DISABLE	sa11x0/cerf/v3_0/include/cerf.h	86;"	d
SA1110_BCR_CF_RESET_DISABLE	sa11x0/cerfpda/v3_0/include/cerfpda.h	86;"	d
SA1110_BCR_CF_RESET_ENABLE	sa11x0/assabet/v3_0/include/assabet.h	89;"	d
SA1110_BCR_CF_RESET_ENABLE	sa11x0/cerf/v3_0/include/cerf.h	85;"	d
SA1110_BCR_CF_RESET_ENABLE	sa11x0/cerfpda/v3_0/include/cerfpda.h	85;"	d
SA1110_BCR_COM_DTR	sa11x0/assabet/v3_0/include/assabet.h	120;"	d
SA1110_BCR_COM_DTR	sa11x0/cerf/v3_0/include/cerf.h	116;"	d
SA1110_BCR_COM_DTR	sa11x0/cerfpda/v3_0/include/cerfpda.h	116;"	d
SA1110_BCR_COM_RTS	sa11x0/assabet/v3_0/include/assabet.h	121;"	d
SA1110_BCR_COM_RTS	sa11x0/cerf/v3_0/include/cerf.h	117;"	d
SA1110_BCR_COM_RTS	sa11x0/cerfpda/v3_0/include/cerfpda.h	117;"	d
SA1110_BCR_ETH_SLEEP	sa11x0/cerf/v3_0/include/cerf.h	121;"	d
SA1110_BCR_ETH_SLEEP	sa11x0/cerfpda/v3_0/include/cerfpda.h	121;"	d
SA1110_BCR_GREEN_LED	sa11x0/assabet/v3_0/include/assabet.h	114;"	d
SA1110_BCR_GREEN_LED	sa11x0/cerf/v3_0/include/cerf.h	110;"	d
SA1110_BCR_GREEN_LED	sa11x0/cerfpda/v3_0/include/cerfpda.h	110;"	d
SA1110_BCR_GREEN_LED_OFF	sa11x0/assabet/v3_0/include/assabet.h	116;"	d
SA1110_BCR_GREEN_LED_OFF	sa11x0/cerf/v3_0/include/cerf.h	112;"	d
SA1110_BCR_GREEN_LED_OFF	sa11x0/cerfpda/v3_0/include/cerfpda.h	112;"	d
SA1110_BCR_GREEN_LED_ON	sa11x0/assabet/v3_0/include/assabet.h	115;"	d
SA1110_BCR_GREEN_LED_ON	sa11x0/cerf/v3_0/include/cerf.h	111;"	d
SA1110_BCR_GREEN_LED_ON	sa11x0/cerfpda/v3_0/include/cerfpda.h	111;"	d
SA1110_BCR_GUI_NRST	sa11x0/flexanet/v3_0/include/flexanet.h	97;"	d
SA1110_BCR_IRDA_FREQ	sa11x0/assabet/v3_0/include/assabet.h	92;"	d
SA1110_BCR_IRDA_FREQ	sa11x0/cerf/v3_0/include/cerf.h	88;"	d
SA1110_BCR_IRDA_FREQ	sa11x0/cerfpda/v3_0/include/cerfpda.h	88;"	d
SA1110_BCR_IRDA_MD	sa11x0/assabet/v3_0/include/assabet.h	93;"	d
SA1110_BCR_IRDA_MD	sa11x0/cerf/v3_0/include/cerf.h	89;"	d
SA1110_BCR_IRDA_MD	sa11x0/cerfpda/v3_0/include/cerfpda.h	89;"	d
SA1110_BCR_IRDA_MD_13	sa11x0/assabet/v3_0/include/assabet.h	97;"	d
SA1110_BCR_IRDA_MD_13	sa11x0/cerf/v3_0/include/cerf.h	93;"	d
SA1110_BCR_IRDA_MD_13	sa11x0/cerfpda/v3_0/include/cerfpda.h	93;"	d
SA1110_BCR_IRDA_MD_23	sa11x0/assabet/v3_0/include/assabet.h	96;"	d
SA1110_BCR_IRDA_MD_23	sa11x0/cerf/v3_0/include/cerf.h	92;"	d
SA1110_BCR_IRDA_MD_23	sa11x0/cerfpda/v3_0/include/cerfpda.h	92;"	d
SA1110_BCR_IRDA_MD_MAX	sa11x0/assabet/v3_0/include/assabet.h	94;"	d
SA1110_BCR_IRDA_MD_MAX	sa11x0/cerf/v3_0/include/cerf.h	90;"	d
SA1110_BCR_IRDA_MD_MAX	sa11x0/cerfpda/v3_0/include/cerfpda.h	90;"	d
SA1110_BCR_IRDA_MD_OFF	sa11x0/assabet/v3_0/include/assabet.h	95;"	d
SA1110_BCR_IRDA_MD_OFF	sa11x0/cerf/v3_0/include/cerf.h	91;"	d
SA1110_BCR_IRDA_MD_OFF	sa11x0/cerfpda/v3_0/include/cerfpda.h	91;"	d
SA1110_BCR_L3CLK	sa11x0/flexanet/v3_0/include/flexanet.h	105;"	d
SA1110_BCR_L3DAT	sa11x0/flexanet/v3_0/include/flexanet.h	104;"	d
SA1110_BCR_L3MOD	sa11x0/flexanet/v3_0/include/flexanet.h	103;"	d
SA1110_BCR_LCD	sa11x0/assabet/v3_0/include/assabet.h	107;"	d
SA1110_BCR_LCD	sa11x0/cerf/v3_0/include/cerf.h	103;"	d
SA1110_BCR_LCD	sa11x0/cerfpda/v3_0/include/cerfpda.h	103;"	d
SA1110_BCR_LCD_12BPP	sa11x0/assabet/v3_0/include/assabet.h	106;"	d
SA1110_BCR_LCD_12BPP	sa11x0/cerf/v3_0/include/cerf.h	102;"	d
SA1110_BCR_LCD_12BPP	sa11x0/cerfpda/v3_0/include/cerfpda.h	102;"	d
SA1110_BCR_LCD_16BPP	sa11x0/assabet/v3_0/include/assabet.h	105;"	d
SA1110_BCR_LCD_16BPP	sa11x0/cerf/v3_0/include/cerf.h	101;"	d
SA1110_BCR_LCD_16BPP	sa11x0/cerfpda/v3_0/include/cerfpda.h	101;"	d
SA1110_BCR_LCD_BPP	sa11x0/assabet/v3_0/include/assabet.h	104;"	d
SA1110_BCR_LCD_BPP	sa11x0/cerf/v3_0/include/cerf.h	100;"	d
SA1110_BCR_LCD_BPP	sa11x0/cerfpda/v3_0/include/cerfpda.h	100;"	d
SA1110_BCR_LCD_OFF	sa11x0/assabet/v3_0/include/assabet.h	109;"	d
SA1110_BCR_LCD_OFF	sa11x0/cerf/v3_0/include/cerf.h	105;"	d
SA1110_BCR_LCD_OFF	sa11x0/cerfpda/v3_0/include/cerfpda.h	105;"	d
SA1110_BCR_LCD_ON	sa11x0/assabet/v3_0/include/assabet.h	108;"	d
SA1110_BCR_LCD_ON	sa11x0/cerf/v3_0/include/cerf.h	104;"	d
SA1110_BCR_LCD_ON	sa11x0/cerfpda/v3_0/include/cerfpda.h	104;"	d
SA1110_BCR_LED_GREEN	sa11x0/flexanet/v3_0/include/flexanet.h	93;"	d
SA1110_BCR_MIN	sa11x0/assabet/v3_0/include/assabet.h	83;"	d
SA1110_BCR_MIN	sa11x0/cerf/v3_0/include/cerf.h	79;"	d
SA1110_BCR_MIN	sa11x0/cerfpda/v3_0/include/cerfpda.h	79;"	d
SA1110_BCR_MIN	sa11x0/flexanet/v3_0/include/flexanet.h	90;"	d
SA1110_BCR_MOTOR	sa11x0/assabet/v3_0/include/assabet.h	117;"	d
SA1110_BCR_MOTOR	sa11x0/cerf/v3_0/include/cerf.h	113;"	d
SA1110_BCR_MOTOR	sa11x0/cerfpda/v3_0/include/cerfpda.h	113;"	d
SA1110_BCR_MOTOR_OFF	sa11x0/assabet/v3_0/include/assabet.h	119;"	d
SA1110_BCR_MOTOR_OFF	sa11x0/cerf/v3_0/include/cerf.h	115;"	d
SA1110_BCR_MOTOR_OFF	sa11x0/cerfpda/v3_0/include/cerfpda.h	115;"	d
SA1110_BCR_MOTOR_ON	sa11x0/assabet/v3_0/include/assabet.h	118;"	d
SA1110_BCR_MOTOR_ON	sa11x0/cerf/v3_0/include/cerf.h	114;"	d
SA1110_BCR_MOTOR_ON	sa11x0/cerfpda/v3_0/include/cerfpda.h	114;"	d
SA1110_BCR_MUTE	sa11x0/assabet/v3_0/include/assabet.h	123;"	d
SA1110_BCR_MUTE	sa11x0/cerf/v3_0/include/cerf.h	119;"	d
SA1110_BCR_MUTE	sa11x0/cerfpda/v3_0/include/cerfpda.h	119;"	d
SA1110_BCR_RADIO_WAKE	sa11x0/assabet/v3_0/include/assabet.h	122;"	d
SA1110_BCR_RADIO_WAKE	sa11x0/cerf/v3_0/include/cerf.h	118;"	d
SA1110_BCR_RADIO_WAKE	sa11x0/cerfpda/v3_0/include/cerfpda.h	118;"	d
SA1110_BCR_RED_LED	sa11x0/assabet/v3_0/include/assabet.h	111;"	d
SA1110_BCR_RED_LED	sa11x0/cerf/v3_0/include/cerf.h	107;"	d
SA1110_BCR_RED_LED	sa11x0/cerfpda/v3_0/include/cerfpda.h	107;"	d
SA1110_BCR_RED_LED_OFF	sa11x0/assabet/v3_0/include/assabet.h	113;"	d
SA1110_BCR_RED_LED_OFF	sa11x0/cerf/v3_0/include/cerf.h	109;"	d
SA1110_BCR_RED_LED_OFF	sa11x0/cerfpda/v3_0/include/cerfpda.h	109;"	d
SA1110_BCR_RED_LED_ON	sa11x0/assabet/v3_0/include/assabet.h	112;"	d
SA1110_BCR_RED_LED_ON	sa11x0/cerf/v3_0/include/cerf.h	108;"	d
SA1110_BCR_RED_LED_ON	sa11x0/cerfpda/v3_0/include/cerfpda.h	108;"	d
SA1110_BCR_RS232_ENABLE	sa11x0/assabet/v3_0/include/assabet.h	110;"	d
SA1110_BCR_RS232_ENABLE	sa11x0/cerf/v3_0/include/cerf.h	106;"	d
SA1110_BCR_RS232_ENABLE	sa11x0/cerfpda/v3_0/include/cerfpda.h	106;"	d
SA1110_BCR_RTS1	sa11x0/flexanet/v3_0/include/flexanet.h	98;"	d
SA1110_BCR_RTS3	sa11x0/flexanet/v3_0/include/flexanet.h	99;"	d
SA1110_BCR_SOFT_RESET	sa11x0/assabet/v3_0/include/assabet.h	91;"	d
SA1110_BCR_SOFT_RESET	sa11x0/cerf/v3_0/include/cerf.h	87;"	d
SA1110_BCR_SOFT_RESET	sa11x0/cerfpda/v3_0/include/cerfpda.h	87;"	d
SA1110_BCR_SPARE_1	sa11x0/flexanet/v3_0/include/flexanet.h	94;"	d
SA1110_BCR_SPARE_11	sa11x0/flexanet/v3_0/include/flexanet.h	106;"	d
SA1110_BCR_SPARE_12	sa11x0/flexanet/v3_0/include/flexanet.h	107;"	d
SA1110_BCR_SPARE_13	sa11x0/flexanet/v3_0/include/flexanet.h	108;"	d
SA1110_BCR_SPARE_14	sa11x0/flexanet/v3_0/include/flexanet.h	109;"	d
SA1110_BCR_SPARE_15	sa11x0/flexanet/v3_0/include/flexanet.h	110;"	d
SA1110_BCR_STEREO_LB	sa11x0/assabet/v3_0/include/assabet.h	98;"	d
SA1110_BCR_STEREO_LB	sa11x0/cerf/v3_0/include/cerf.h	94;"	d
SA1110_BCR_STEREO_LB	sa11x0/cerfpda/v3_0/include/cerfpda.h	94;"	d
SA1110_BCR_XCDBG0	sa11x0/flexanet/v3_0/include/flexanet.h	100;"	d
SA1110_BOARD_CONTROL	sa11x0/assabet/v3_0/include/assabet.h	82;"	d
SA1110_BOARD_CONTROL	sa11x0/cerf/v3_0/include/cerf.h	78;"	d
SA1110_BOARD_CONTROL	sa11x0/cerfpda/v3_0/include/cerfpda.h	78;"	d
SA1110_BOARD_CONTROL	sa11x0/flexanet/v3_0/include/flexanet.h	87;"	d
SA1110_BSR_CFG0	sa11x0/flexanet/v3_0/include/flexanet.h	119;"	d
SA1110_BSR_CFG1	sa11x0/flexanet/v3_0/include/flexanet.h	120;"	d
SA1110_BSR_CTS1	sa11x0/flexanet/v3_0/include/flexanet.h	113;"	d
SA1110_BSR_CTS3	sa11x0/flexanet/v3_0/include/flexanet.h	114;"	d
SA1110_BSR_DSR1	sa11x0/flexanet/v3_0/include/flexanet.h	115;"	d
SA1110_BSR_DSR3	sa11x0/flexanet/v3_0/include/flexanet.h	116;"	d
SA1110_BSR_ID0	sa11x0/flexanet/v3_0/include/flexanet.h	117;"	d
SA1110_BSR_ID1	sa11x0/flexanet/v3_0/include/flexanet.h	118;"	d
SA1110_CF_DETECT	sa11x0/assabet/v3_0/include/assabet.h	129;"	d
SA1110_CF_DETECT	sa11x0/cerf/v3_0/include/cerf.h	127;"	d
SA1110_CF_DETECT	sa11x0/cerfpda/v3_0/include/cerfpda.h	127;"	d
SA1110_CF_DETECT	sa11x0/ipaq/v3_0/include/ipaq.h	136;"	d
SA1110_CF_IRQ	sa11x0/assabet/v3_0/include/assabet.h	128;"	d
SA1110_CF_IRQ	sa11x0/cerf/v3_0/include/cerf.h	126;"	d
SA1110_CF_IRQ	sa11x0/cerfpda/v3_0/include/cerfpda.h	126;"	d
SA1110_CF_IRQ	sa11x0/ipaq/v3_0/include/ipaq.h	135;"	d
SA1110_DBAR1	sa11x0/assabet/v3_0/include/assabet.h	143;"	d
SA1110_DBAR1	sa11x0/cerf/v3_0/include/cerf.h	141;"	d
SA1110_DBAR1	sa11x0/cerfpda/v3_0/include/cerfpda.h	142;"	d
SA1110_DBAR1	sa11x0/ipaq/v3_0/include/ipaq.h	179;"	d
SA1110_DBAR2	sa11x0/assabet/v3_0/include/assabet.h	145;"	d
SA1110_DBAR2	sa11x0/cerf/v3_0/include/cerf.h	143;"	d
SA1110_DBAR2	sa11x0/cerfpda/v3_0/include/cerfpda.h	144;"	d
SA1110_DBAR2	sa11x0/ipaq/v3_0/include/ipaq.h	181;"	d
SA1110_DCAR1	sa11x0/assabet/v3_0/include/assabet.h	144;"	d
SA1110_DCAR1	sa11x0/cerf/v3_0/include/cerf.h	142;"	d
SA1110_DCAR1	sa11x0/cerfpda/v3_0/include/cerfpda.h	143;"	d
SA1110_DCAR1	sa11x0/ipaq/v3_0/include/ipaq.h	180;"	d
SA1110_DCAR2	sa11x0/assabet/v3_0/include/assabet.h	146;"	d
SA1110_DCAR2	sa11x0/cerf/v3_0/include/cerf.h	144;"	d
SA1110_DCAR2	sa11x0/cerfpda/v3_0/include/cerfpda.h	145;"	d
SA1110_DCAR2	sa11x0/ipaq/v3_0/include/ipaq.h	182;"	d
SA1110_EGPIO	sa11x0/ipaq/v3_0/include/ipaq.h	80;"	d
SA1110_EIO_AMP	sa11x0/ipaq/v3_0/include/ipaq.h	113;"	d
SA1110_EIO_AMP_OFF	sa11x0/ipaq/v3_0/include/ipaq.h	114;"	d
SA1110_EIO_AMP_ON	sa11x0/ipaq/v3_0/include/ipaq.h	115;"	d
SA1110_EIO_AUDIO	sa11x0/ipaq/v3_0/include/ipaq.h	116;"	d
SA1110_EIO_AUDIO_OFF	sa11x0/ipaq/v3_0/include/ipaq.h	117;"	d
SA1110_EIO_AUDIO_ON	sa11x0/ipaq/v3_0/include/ipaq.h	118;"	d
SA1110_EIO_CF_RESET	sa11x0/ipaq/v3_0/include/ipaq.h	86;"	d
SA1110_EIO_CF_RESET_DISABLE	sa11x0/ipaq/v3_0/include/ipaq.h	87;"	d
SA1110_EIO_CF_RESET_ENABLE	sa11x0/ipaq/v3_0/include/ipaq.h	88;"	d
SA1110_EIO_CODEC_RESET	sa11x0/ipaq/v3_0/include/ipaq.h	92;"	d
SA1110_EIO_CODEC_RESET_DISABLE	sa11x0/ipaq/v3_0/include/ipaq.h	93;"	d
SA1110_EIO_CODEC_RESET_ENABLE	sa11x0/ipaq/v3_0/include/ipaq.h	94;"	d
SA1110_EIO_FIR	sa11x0/ipaq/v3_0/include/ipaq.h	124;"	d
SA1110_EIO_IR	sa11x0/ipaq/v3_0/include/ipaq.h	110;"	d
SA1110_EIO_IR_FSEL	sa11x0/ipaq/v3_0/include/ipaq.h	122;"	d
SA1110_EIO_IR_OFF	sa11x0/ipaq/v3_0/include/ipaq.h	111;"	d
SA1110_EIO_IR_ON	sa11x0/ipaq/v3_0/include/ipaq.h	112;"	d
SA1110_EIO_LCD_3V3	sa11x0/ipaq/v3_0/include/ipaq.h	101;"	d
SA1110_EIO_LCD_3V3_OFF	sa11x0/ipaq/v3_0/include/ipaq.h	102;"	d
SA1110_EIO_LCD_3V3_ON	sa11x0/ipaq/v3_0/include/ipaq.h	103;"	d
SA1110_EIO_LCD_5V	sa11x0/ipaq/v3_0/include/ipaq.h	125;"	d
SA1110_EIO_LCD_5V_OFF	sa11x0/ipaq/v3_0/include/ipaq.h	126;"	d
SA1110_EIO_LCD_5V_ON	sa11x0/ipaq/v3_0/include/ipaq.h	127;"	d
SA1110_EIO_LCD_CTRL	sa11x0/ipaq/v3_0/include/ipaq.h	107;"	d
SA1110_EIO_LCD_CTRL_OFF	sa11x0/ipaq/v3_0/include/ipaq.h	108;"	d
SA1110_EIO_LCD_CTRL_ON	sa11x0/ipaq/v3_0/include/ipaq.h	109;"	d
SA1110_EIO_LCD_VDD	sa11x0/ipaq/v3_0/include/ipaq.h	128;"	d
SA1110_EIO_LCD_VDD_OFF	sa11x0/ipaq/v3_0/include/ipaq.h	129;"	d
SA1110_EIO_LCD_VDD_ON	sa11x0/ipaq/v3_0/include/ipaq.h	130;"	d
SA1110_EIO_MIN	sa11x0/ipaq/v3_0/include/ipaq.h	81;"	d
SA1110_EIO_MUTE	sa11x0/ipaq/v3_0/include/ipaq.h	119;"	d
SA1110_EIO_MUTE_OFF	sa11x0/ipaq/v3_0/include/ipaq.h	120;"	d
SA1110_EIO_MUTE_ON	sa11x0/ipaq/v3_0/include/ipaq.h	121;"	d
SA1110_EIO_OPT	sa11x0/ipaq/v3_0/include/ipaq.h	98;"	d
SA1110_EIO_OPT_OFF	sa11x0/ipaq/v3_0/include/ipaq.h	99;"	d
SA1110_EIO_OPT_ON	sa11x0/ipaq/v3_0/include/ipaq.h	100;"	d
SA1110_EIO_OPT_PWR	sa11x0/ipaq/v3_0/include/ipaq.h	95;"	d
SA1110_EIO_OPT_PWR_OFF	sa11x0/ipaq/v3_0/include/ipaq.h	96;"	d
SA1110_EIO_OPT_PWR_ON	sa11x0/ipaq/v3_0/include/ipaq.h	97;"	d
SA1110_EIO_OPT_RESET	sa11x0/ipaq/v3_0/include/ipaq.h	89;"	d
SA1110_EIO_OPT_RESET_DISABLE	sa11x0/ipaq/v3_0/include/ipaq.h	90;"	d
SA1110_EIO_OPT_RESET_ENABLE	sa11x0/ipaq/v3_0/include/ipaq.h	91;"	d
SA1110_EIO_RS232	sa11x0/ipaq/v3_0/include/ipaq.h	104;"	d
SA1110_EIO_RS232_OFF	sa11x0/ipaq/v3_0/include/ipaq.h	105;"	d
SA1110_EIO_RS232_ON	sa11x0/ipaq/v3_0/include/ipaq.h	106;"	d
SA1110_EIO_SIR	sa11x0/ipaq/v3_0/include/ipaq.h	123;"	d
SA1110_EIO_VPP	sa11x0/ipaq/v3_0/include/ipaq.h	83;"	d
SA1110_EIO_VPP_OFF	sa11x0/ipaq/v3_0/include/ipaq.h	84;"	d
SA1110_EIO_VPP_ON	sa11x0/ipaq/v3_0/include/ipaq.h	85;"	d
SA1110_FHH_ETH_IOBASE	sa11x0/flexanet/v3_0/include/flexanet.h	149;"	d
SA1110_FHH_ETH_MMBASE	sa11x0/flexanet/v3_0/include/flexanet.h	150;"	d
SA1110_GPCLK_CONTROL_0	sa11x0/var/v3_0/include/hal_sa11x0.h	510;"	d
SA1110_GPCLK_CONTROL_1	sa11x0/var/v3_0/include/hal_sa11x0.h	511;"	d
SA1110_GPCLK_CONTROL_2	sa11x0/var/v3_0/include/hal_sa11x0.h	512;"	d
SA1110_GPCLK_SCD_IN	sa11x0/var/v3_0/include/hal_sa11x0.h	518;"	d
SA1110_GPCLK_SCD_OUT	sa11x0/var/v3_0/include/hal_sa11x0.h	519;"	d
SA1110_GPCLK_SCE	sa11x0/var/v3_0/include/hal_sa11x0.h	517;"	d
SA1110_GPCLK_SUS_GPCLK	sa11x0/var/v3_0/include/hal_sa11x0.h	515;"	d
SA1110_GPCLK_SUS_UART	sa11x0/var/v3_0/include/hal_sa11x0.h	516;"	d
SA1110_GPIO_ALT	sa11x0/flexanet/v3_0/include/flexanet.h	79;"	d
SA1110_GPIO_APP_IRQ	sa11x0/flexanet/v3_0/include/flexanet.h	127;"	d
SA1110_GPIO_CF1_BVD1	sa11x0/flexanet/v3_0/include/flexanet.h	129;"	d
SA1110_GPIO_CF1_IRQ	sa11x0/flexanet/v3_0/include/flexanet.h	125;"	d
SA1110_GPIO_CF1_NCD	sa11x0/flexanet/v3_0/include/flexanet.h	123;"	d
SA1110_GPIO_CF2_ABSENT	sa11x0/ipaq/v3_0/include/ipaq.h	146;"	d
SA1110_GPIO_CF2_BVD1	sa11x0/flexanet/v3_0/include/flexanet.h	130;"	d
SA1110_GPIO_CF2_DETECT	sa11x0/ipaq/v3_0/include/ipaq.h	144;"	d
SA1110_GPIO_CF2_NCD	sa11x0/flexanet/v3_0/include/flexanet.h	124;"	d
SA1110_GPIO_CF2_PRESENT	sa11x0/ipaq/v3_0/include/ipaq.h	145;"	d
SA1110_GPIO_CF_ABSENT	sa11x0/assabet/v3_0/include/assabet.h	136;"	d
SA1110_GPIO_CF_ABSENT	sa11x0/ipaq/v3_0/include/ipaq.h	143;"	d
SA1110_GPIO_CF_DETECT	sa11x0/assabet/v3_0/include/assabet.h	134;"	d
SA1110_GPIO_CF_DETECT	sa11x0/cerf/v3_0/include/cerf.h	132;"	d
SA1110_GPIO_CF_DETECT	sa11x0/cerfpda/v3_0/include/cerfpda.h	133;"	d
SA1110_GPIO_CF_DETECT	sa11x0/ipaq/v3_0/include/ipaq.h	141;"	d
SA1110_GPIO_CF_PRESENT	sa11x0/assabet/v3_0/include/assabet.h	135;"	d
SA1110_GPIO_CF_PRESENT	sa11x0/cerf/v3_0/include/cerf.h	133;"	d
SA1110_GPIO_CF_PRESENT	sa11x0/cerfpda/v3_0/include/cerfpda.h	134;"	d
SA1110_GPIO_CF_PRESENT	sa11x0/ipaq/v3_0/include/ipaq.h	142;"	d
SA1110_GPIO_CLR	sa11x0/flexanet/v3_0/include/flexanet.h	80;"	d
SA1110_GPIO_DIR	sa11x0/flexanet/v3_0/include/flexanet.h	78;"	d
SA1110_GPIO_ETH_IRQ	sa11x0/flexanet/v3_0/include/flexanet.h	132;"	d
SA1110_GPIO_GAFR_DEFAULT_VALUE	sa11x0/nano/v3_0/include/nano.h	87;"	d
SA1110_GPIO_GFER_DEFAULT_VALUE	sa11x0/nano/v3_0/include/nano.h	90;"	d
SA1110_GPIO_GPDR_DEFAULT_VALUE	sa11x0/nano/v3_0/include/nano.h	85;"	d
SA1110_GPIO_GPOCR_DEFAULT_VALUE	sa11x0/nano/v3_0/include/nano.h	93;"	d
SA1110_GPIO_GPOSR_DEFAULT_VALUE	sa11x0/nano/v3_0/include/nano.h	92;"	d
SA1110_GPIO_GRER_DEFAULT_VALUE	sa11x0/nano/v3_0/include/nano.h	89;"	d
SA1110_GPIO_GUI_IRQ	sa11x0/flexanet/v3_0/include/flexanet.h	131;"	d
SA1110_GPIO_INTIP_IRQ	sa11x0/flexanet/v3_0/include/flexanet.h	133;"	d
SA1110_GPIO_INTR_ETH0	sa11x0/nano/v3_0/include/nano.h	99;"	d
SA1110_GPIO_INTR_ETH1	sa11x0/nano/v3_0/include/nano.h	100;"	d
SA1110_GPIO_RADIO_REF	sa11x0/flexanet/v3_0/include/flexanet.h	128;"	d
SA1110_GPIO_SET	sa11x0/flexanet/v3_0/include/flexanet.h	81;"	d
SA1110_GPIO_XMI_IRQ	sa11x0/flexanet/v3_0/include/flexanet.h	134;"	d
SA1110_IRQ_GPIO_16X5X	sa11x0/cerfpda/v3_0/include/cerfpda.h	129;"	d
SA1110_IRQ_GPIO_APP	sa11x0/flexanet/v3_0/include/flexanet.h	141;"	d
SA1110_IRQ_GPIO_CF1_BVD1	sa11x0/flexanet/v3_0/include/flexanet.h	142;"	d
SA1110_IRQ_GPIO_CF1_CD	sa11x0/flexanet/v3_0/include/flexanet.h	137;"	d
SA1110_IRQ_GPIO_CF1_IRQ	sa11x0/flexanet/v3_0/include/flexanet.h	139;"	d
SA1110_IRQ_GPIO_CF2_BVD1	sa11x0/flexanet/v3_0/include/flexanet.h	143;"	d
SA1110_IRQ_GPIO_CF2_CD	sa11x0/flexanet/v3_0/include/flexanet.h	138;"	d
SA1110_IRQ_GPIO_CF2_IRQ	sa11x0/flexanet/v3_0/include/flexanet.h	140;"	d
SA1110_IRQ_GPIO_ETH	sa11x0/cerf/v3_0/include/cerf.h	128;"	d
SA1110_IRQ_GPIO_ETH	sa11x0/cerfpda/v3_0/include/cerfpda.h	128;"	d
SA1110_IRQ_GPIO_ETH	sa11x0/flexanet/v3_0/include/flexanet.h	145;"	d
SA1110_IRQ_GPIO_GUI	sa11x0/flexanet/v3_0/include/flexanet.h	144;"	d
SA1110_IRQ_GPIO_INTIP	sa11x0/flexanet/v3_0/include/flexanet.h	146;"	d
SA1110_LCCR0	sa11x0/assabet/v3_0/include/assabet.h	141;"	d
SA1110_LCCR0	sa11x0/cerf/v3_0/include/cerf.h	139;"	d
SA1110_LCCR0	sa11x0/cerfpda/v3_0/include/cerfpda.h	140;"	d
SA1110_LCCR0	sa11x0/ipaq/v3_0/include/ipaq.h	177;"	d
SA1110_LCCR1	sa11x0/assabet/v3_0/include/assabet.h	147;"	d
SA1110_LCCR1	sa11x0/cerf/v3_0/include/cerf.h	145;"	d
SA1110_LCCR1	sa11x0/cerfpda/v3_0/include/cerfpda.h	146;"	d
SA1110_LCCR1	sa11x0/ipaq/v3_0/include/ipaq.h	183;"	d
SA1110_LCCR2	sa11x0/assabet/v3_0/include/assabet.h	148;"	d
SA1110_LCCR2	sa11x0/cerf/v3_0/include/cerf.h	146;"	d
SA1110_LCCR2	sa11x0/cerfpda/v3_0/include/cerfpda.h	147;"	d
SA1110_LCCR2	sa11x0/ipaq/v3_0/include/ipaq.h	184;"	d
SA1110_LCCR3	sa11x0/assabet/v3_0/include/assabet.h	149;"	d
SA1110_LCCR3	sa11x0/cerf/v3_0/include/cerf.h	147;"	d
SA1110_LCCR3	sa11x0/cerfpda/v3_0/include/cerfpda.h	148;"	d
SA1110_LCCR3	sa11x0/ipaq/v3_0/include/ipaq.h	185;"	d
SA1110_LCSR	sa11x0/assabet/v3_0/include/assabet.h	142;"	d
SA1110_LCSR	sa11x0/cerf/v3_0/include/cerf.h	140;"	d
SA1110_LCSR	sa11x0/cerfpda/v3_0/include/cerfpda.h	141;"	d
SA1110_LCSR	sa11x0/ipaq/v3_0/include/ipaq.h	178;"	d
SA1110_LOGIC_ONE	sa11x0/assabet/v3_0/include/assabet.h	76;"	d
SA1110_LOGIC_ONE	sa11x0/cerf/v3_0/include/cerf.h	72;"	d
SA1110_LOGIC_ONE	sa11x0/cerfpda/v3_0/include/cerfpda.h	72;"	d
SA1110_LOGIC_ONE	sa11x0/flexanet/v3_0/include/flexanet.h	72;"	d
SA1110_LOGIC_ONE	sa11x0/nano/v3_0/include/nano.h	64;"	d
SA1110_LOGIC_ZERO	sa11x0/assabet/v3_0/include/assabet.h	77;"	d
SA1110_LOGIC_ZERO	sa11x0/cerf/v3_0/include/cerf.h	73;"	d
SA1110_LOGIC_ZERO	sa11x0/cerfpda/v3_0/include/cerfpda.h	73;"	d
SA1110_LOGIC_ZERO	sa11x0/flexanet/v3_0/include/flexanet.h	73;"	d
SA1110_LOGIC_ZERO	sa11x0/nano/v3_0/include/nano.h	65;"	d
SA1110_SA1110_GPIO_CF2_IRQ	sa11x0/flexanet/v3_0/include/flexanet.h	126;"	d
SA11X0_ACCESS_DBAR_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	154;"	d
SA11X0_ACCESS_DBAR_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	163;"	d
SA11X0_ACCESS_DBAR_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	155;"	d
SA11X0_ACCESS_DBAR_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	164;"	d
SA11X0_ACCESS_DBMR_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	158;"	d
SA11X0_ACCESS_DBMR_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	167;"	d
SA11X0_ACCESS_DBMR_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	159;"	d
SA11X0_ACCESS_DBMR_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	168;"	d
SA11X0_ACCESS_DBVR_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	156;"	d
SA11X0_ACCESS_DBVR_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	165;"	d
SA11X0_ACCESS_DBVR_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	157;"	d
SA11X0_ACCESS_DBVR_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	166;"	d
SA11X0_ACCESS_PROC_ID_REGISTER_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	141;"	d
SA11X0_ACCESS_PROC_ID_REGISTER_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	144;"	d
SA11X0_ACCESS_PROC_ID_REGISTER_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	142;"	d
SA11X0_ACCESS_PROC_ID_REGISTER_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	145;"	d
SA11X0_BATTERY_FAULT_STATUS	sa11x0/var/v3_0/include/hal_sa11x0.h	497;"	d
SA11X0_CHIPSEL_DURING_SLEEP_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	467;"	d
SA11X0_CLOCK_SPEED_103_2_MHz	sa11x0/var/v3_0/include/hal_sa11x0.h	478;"	d
SA11X0_CLOCK_SPEED_118_0_MHz	sa11x0/var/v3_0/include/hal_sa11x0.h	479;"	d
SA11X0_CLOCK_SPEED_132_7_MHz	sa11x0/var/v3_0/include/hal_sa11x0.h	480;"	d
SA11X0_CLOCK_SPEED_147_5_MHz	sa11x0/var/v3_0/include/hal_sa11x0.h	481;"	d
SA11X0_CLOCK_SPEED_162_2_MHz	sa11x0/var/v3_0/include/hal_sa11x0.h	482;"	d
SA11X0_CLOCK_SPEED_176_9_MHz	sa11x0/var/v3_0/include/hal_sa11x0.h	483;"	d
SA11X0_CLOCK_SPEED_191_7_MHz	sa11x0/var/v3_0/include/hal_sa11x0.h	484;"	d
SA11X0_CLOCK_SPEED_206_4_MHz	sa11x0/var/v3_0/include/hal_sa11x0.h	485;"	d
SA11X0_CLOCK_SPEED_221_2_MHz	sa11x0/var/v3_0/include/hal_sa11x0.h	486;"	d
SA11X0_CLOCK_SPEED_59_0_MHz	sa11x0/var/v3_0/include/hal_sa11x0.h	475;"	d
SA11X0_CLOCK_SPEED_73_7_MHz	sa11x0/var/v3_0/include/hal_sa11x0.h	476;"	d
SA11X0_CLOCK_SPEED_88_5_MHz	sa11x0/var/v3_0/include/hal_sa11x0.h	477;"	d
SA11X0_DATA_INPUT_LATCH_CAS_PLUS_ONE	sa11x0/var/v3_0/include/hal_sa11x0.h	660;"	d
SA11X0_DATA_INPUT_LATCH_CAS_PLUS_THREE	sa11x0/var/v3_0/include/hal_sa11x0.h	662;"	d
SA11X0_DATA_INPUT_LATCH_CAS_PLUS_TWO	sa11x0/var/v3_0/include/hal_sa11x0.h	661;"	d
SA11X0_DATA_INPUT_LATCH_WITH_CAS	sa11x0/var/v3_0/include/hal_sa11x0.h	659;"	d
SA11X0_DBCR_LOAD_WATCH_DISABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	173;"	d
SA11X0_DBCR_LOAD_WATCH_ENABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	174;"	d
SA11X0_DBCR_LOAD_WATCH_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	175;"	d
SA11X0_DBCR_STORE_ADDRESS_WATCH_DISABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	176;"	d
SA11X0_DBCR_STORE_ADDRESS_WATCH_ENABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	177;"	d
SA11X0_DBCR_STORE_ADDRESS_WATCH_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	178;"	d
SA11X0_DBCR_STORE_DATA_WATCH_DISABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	179;"	d
SA11X0_DBCR_STORE_DATA_WATCH_ENABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	180;"	d
SA11X0_DBCR_STORE_DATA_WATCH_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	181;"	d
SA11X0_DCACHE_LINESIZE_BYTES	sa11x0/var/v3_0/include/hal_sa11x0.h	110;"	d
SA11X0_DCACHE_LINESIZE_WORDS	sa11x0/var/v3_0/include/hal_sa11x0.h	112;"	d
SA11X0_DCACHE_LINE_BASE	sa11x0/var/v3_0/include/hal_sa11x0.h	117;"	d
SA11X0_DCACHE_SIZE	sa11x0/var/v3_0/include/hal_sa11x0.h	108;"	d
SA11X0_DCACHE_WAYS	sa11x0/var/v3_0/include/hal_sa11x0.h	114;"	d
SA11X0_DISABLE_CLOCK_SWITCHING_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	202;"	d
SA11X0_DISABLE_CLOCK_SWITCHING_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	217;"	d
SA11X0_DISABLE_CLOCK_SWITCHING_RM	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^                SA11X0_DISABLE_CLOCK_SWITCHING_RM,\\$/;"	v
SA11X0_DISABLE_CLOCK_SWITCHING_RM	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^                SA11X0_DISABLE_CLOCK_SWITCHING_RM,\\$/;"	v
SA11X0_DISABLE_CLOCK_SWITCHING_RM	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^                SA11X0_DISABLE_CLOCK_SWITCHING_RM,\\$/;"	v
SA11X0_DISABLE_CLOCK_SWITCHING_RM	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^                SA11X0_DISABLE_CLOCK_SWITCHING_RM,\\$/;"	v
SA11X0_DISABLE_CLOCK_SWITCHING_RM	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^                SA11X0_DISABLE_CLOCK_SWITCHING_RM,\\$/;"	v
SA11X0_DISABLE_CLOCK_SWITCHING_RM	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^                SA11X0_DISABLE_CLOCK_SWITCHING_RM,\\$/;"	v
SA11X0_DISABLE_CLOCK_SWITCHING_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	203;"	d
SA11X0_DISABLE_CLOCK_SWITCHING_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	218;"	d
SA11X0_DRAM0_CAS_0	sa11x0/var/v3_0/include/hal_sa11x0.h	621;"	d
SA11X0_DRAM0_CAS_1	sa11x0/var/v3_0/include/hal_sa11x0.h	622;"	d
SA11X0_DRAM0_CAS_2	sa11x0/var/v3_0/include/hal_sa11x0.h	623;"	d
SA11X0_DRAM2_CAS_0	sa11x0/var/v3_0/include/hal_sa11x0.h	628;"	d
SA11X0_DRAM2_CAS_1	sa11x0/var/v3_0/include/hal_sa11x0.h	629;"	d
SA11X0_DRAM2_CAS_2	sa11x0/var/v3_0/include/hal_sa11x0.h	630;"	d
SA11X0_DRAM_BANK_0_DISABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	637;"	d
SA11X0_DRAM_BANK_0_ENABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	638;"	d
SA11X0_DRAM_BANK_0_ENABLE_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	639;"	d
SA11X0_DRAM_BANK_1_DISABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	640;"	d
SA11X0_DRAM_BANK_1_ENABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	641;"	d
SA11X0_DRAM_BANK_1_ENABLE_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	642;"	d
SA11X0_DRAM_BANK_2_DISABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	643;"	d
SA11X0_DRAM_BANK_2_ENABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	644;"	d
SA11X0_DRAM_BANK_2_ENABLE_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	645;"	d
SA11X0_DRAM_BANK_3_DISABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	646;"	d
SA11X0_DRAM_BANK_3_ENABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	647;"	d
SA11X0_DRAM_BANK_3_ENABLE_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	648;"	d
SA11X0_DRAM_CAS_BEFORE_RAS	sa11x0/var/v3_0/include/hal_sa11x0.h	658;"	d
SA11X0_DRAM_CLOCK_CPU_CLOCK	sa11x0/var/v3_0/include/hal_sa11x0.h	654;"	d
SA11X0_DRAM_CLOCK_CPU_CLOCK_DIV_2	sa11x0/var/v3_0/include/hal_sa11x0.h	655;"	d
SA11X0_DRAM_CLOCK_CPU_CLOCK_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	656;"	d
SA11X0_DRAM_CONFIGURATION	sa11x0/var/v3_0/include/hal_sa11x0.h	620;"	d
SA11X0_DRAM_CONTROL_HOLD	sa11x0/var/v3_0/include/hal_sa11x0.h	499;"	d
SA11X0_DRAM_RAS_PRECHARGE	sa11x0/var/v3_0/include/hal_sa11x0.h	657;"	d
SA11X0_DRAM_REFRESH_INTERVAL	sa11x0/var/v3_0/include/hal_sa11x0.h	663;"	d
SA11X0_DRAM_ROW_ADDRESS_BITS_10	sa11x0/var/v3_0/include/hal_sa11x0.h	650;"	d
SA11X0_DRAM_ROW_ADDRESS_BITS_11	sa11x0/var/v3_0/include/hal_sa11x0.h	651;"	d
SA11X0_DRAM_ROW_ADDRESS_BITS_12	sa11x0/var/v3_0/include/hal_sa11x0.h	652;"	d
SA11X0_DRAM_ROW_ADDRESS_BITS_9	sa11x0/var/v3_0/include/hal_sa11x0.h	649;"	d
SA11X0_DRAM_ROW_ADDRESS_BITS_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	653;"	d
SA11X0_DRIVE_CHIPSEL_DURING_SLEEP	sa11x0/var/v3_0/include/hal_sa11x0.h	465;"	d
SA11X0_DRIVE_PCMCIA_DURING_SLEEP	sa11x0/var/v3_0/include/hal_sa11x0.h	462;"	d
SA11X0_ENABLE_CLOCK_SWITCHING_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	200;"	d
SA11X0_ENABLE_CLOCK_SWITCHING_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	215;"	d
SA11X0_ENABLE_CLOCK_SWITCHING_RM	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^                SA11X0_ENABLE_CLOCK_SWITCHING_RM,\\$/;"	v
SA11X0_ENABLE_CLOCK_SWITCHING_RM	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^                SA11X0_ENABLE_CLOCK_SWITCHING_RM,\\$/;"	v
SA11X0_ENABLE_CLOCK_SWITCHING_RM	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^                SA11X0_ENABLE_CLOCK_SWITCHING_RM,\\$/;"	v
SA11X0_ENABLE_CLOCK_SWITCHING_RM	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^                SA11X0_ENABLE_CLOCK_SWITCHING_RM,\\$/;"	v
SA11X0_ENABLE_CLOCK_SWITCHING_RM	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^                SA11X0_ENABLE_CLOCK_SWITCHING_RM,\\$/;"	v
SA11X0_ENABLE_CLOCK_SWITCHING_RM	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^                SA11X0_ENABLE_CLOCK_SWITCHING_RM,\\$/;"	v
SA11X0_ENABLE_CLOCK_SWITCHING_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	201;"	d
SA11X0_ENABLE_CLOCK_SWITCHING_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	216;"	d
SA11X0_EXP_BUS_CONFIGURATION	sa11x0/var/v3_0/include/hal_sa11x0.h	626;"	d
SA11X0_FLOAT_CHIPSEL_DURING_SLEEP	sa11x0/var/v3_0/include/hal_sa11x0.h	466;"	d
SA11X0_FLOAT_PCMCIA_DURING_SLEEP	sa11x0/var/v3_0/include/hal_sa11x0.h	463;"	d
SA11X0_FORCE_OSC_ENABLE_ON	sa11x0/var/v3_0/include/hal_sa11x0.h	469;"	d
SA11X0_FORCE_SLEEP_MODE	sa11x0/var/v3_0/include/hal_sa11x0.h	453;"	d
SA11X0_GPIO_ALTERNATE_FUNCTION	sa11x0/var/v3_0/include/hal_sa11x0.h	724;"	d
SA11X0_GPIO_EDGE_DETECT_STATUS	sa11x0/var/v3_0/include/hal_sa11x0.h	723;"	d
SA11X0_GPIO_FALLING_EDGE_DETECT	sa11x0/var/v3_0/include/hal_sa11x0.h	722;"	d
SA11X0_GPIO_PIN_0	sa11x0/var/v3_0/include/hal_sa11x0.h	688;"	d
SA11X0_GPIO_PIN_1	sa11x0/var/v3_0/include/hal_sa11x0.h	689;"	d
SA11X0_GPIO_PIN_10	sa11x0/var/v3_0/include/hal_sa11x0.h	698;"	d
SA11X0_GPIO_PIN_11	sa11x0/var/v3_0/include/hal_sa11x0.h	699;"	d
SA11X0_GPIO_PIN_12	sa11x0/var/v3_0/include/hal_sa11x0.h	700;"	d
SA11X0_GPIO_PIN_13	sa11x0/var/v3_0/include/hal_sa11x0.h	701;"	d
SA11X0_GPIO_PIN_14	sa11x0/var/v3_0/include/hal_sa11x0.h	702;"	d
SA11X0_GPIO_PIN_15	sa11x0/var/v3_0/include/hal_sa11x0.h	703;"	d
SA11X0_GPIO_PIN_16	sa11x0/var/v3_0/include/hal_sa11x0.h	704;"	d
SA11X0_GPIO_PIN_17	sa11x0/var/v3_0/include/hal_sa11x0.h	705;"	d
SA11X0_GPIO_PIN_18	sa11x0/var/v3_0/include/hal_sa11x0.h	706;"	d
SA11X0_GPIO_PIN_19	sa11x0/var/v3_0/include/hal_sa11x0.h	707;"	d
SA11X0_GPIO_PIN_2	sa11x0/var/v3_0/include/hal_sa11x0.h	690;"	d
SA11X0_GPIO_PIN_20	sa11x0/var/v3_0/include/hal_sa11x0.h	708;"	d
SA11X0_GPIO_PIN_21	sa11x0/var/v3_0/include/hal_sa11x0.h	709;"	d
SA11X0_GPIO_PIN_22	sa11x0/var/v3_0/include/hal_sa11x0.h	710;"	d
SA11X0_GPIO_PIN_23	sa11x0/var/v3_0/include/hal_sa11x0.h	711;"	d
SA11X0_GPIO_PIN_24	sa11x0/var/v3_0/include/hal_sa11x0.h	712;"	d
SA11X0_GPIO_PIN_25	sa11x0/var/v3_0/include/hal_sa11x0.h	713;"	d
SA11X0_GPIO_PIN_26	sa11x0/var/v3_0/include/hal_sa11x0.h	714;"	d
SA11X0_GPIO_PIN_27	sa11x0/var/v3_0/include/hal_sa11x0.h	715;"	d
SA11X0_GPIO_PIN_3	sa11x0/var/v3_0/include/hal_sa11x0.h	691;"	d
SA11X0_GPIO_PIN_4	sa11x0/var/v3_0/include/hal_sa11x0.h	692;"	d
SA11X0_GPIO_PIN_5	sa11x0/var/v3_0/include/hal_sa11x0.h	693;"	d
SA11X0_GPIO_PIN_6	sa11x0/var/v3_0/include/hal_sa11x0.h	694;"	d
SA11X0_GPIO_PIN_7	sa11x0/var/v3_0/include/hal_sa11x0.h	695;"	d
SA11X0_GPIO_PIN_8	sa11x0/var/v3_0/include/hal_sa11x0.h	696;"	d
SA11X0_GPIO_PIN_9	sa11x0/var/v3_0/include/hal_sa11x0.h	697;"	d
SA11X0_GPIO_PIN_DIRECTION	sa11x0/var/v3_0/include/hal_sa11x0.h	718;"	d
SA11X0_GPIO_PIN_LEVEL	sa11x0/var/v3_0/include/hal_sa11x0.h	717;"	d
SA11X0_GPIO_PIN_OUTPUT_CLEAR	sa11x0/var/v3_0/include/hal_sa11x0.h	720;"	d
SA11X0_GPIO_PIN_OUTPUT_SET	sa11x0/var/v3_0/include/hal_sa11x0.h	719;"	d
SA11X0_GPIO_RISING_EDGE_DETECT	sa11x0/var/v3_0/include/hal_sa11x0.h	721;"	d
SA11X0_HARDWARE_RESET	sa11x0/var/v3_0/include/hal_sa11x0.h	432;"	d
SA11X0_IBCR_BREAKPOINT_DISABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	184;"	d
SA11X0_IBCR_BREAKPOINT_ENABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	185;"	d
SA11X0_IBCR_BREAKPOINT_ENABLE_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	186;"	d
SA11X0_IBCR_INSTRUCTION_ADDRESS_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	183;"	d
SA11X0_ICACHE_CLEAR_LFSR_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	196;"	d
SA11X0_ICACHE_CLEAR_LFSR_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	211;"	d
SA11X0_ICACHE_CLEAR_LFSR_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	197;"	d
SA11X0_ICACHE_CLEAR_LFSR_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	212;"	d
SA11X0_ICACHE_EVEN_WORD_LOADING_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	194;"	d
SA11X0_ICACHE_EVEN_WORD_LOADING_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	209;"	d
SA11X0_ICACHE_EVEN_WORD_LOADING_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	195;"	d
SA11X0_ICACHE_EVEN_WORD_LOADING_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	210;"	d
SA11X0_ICACHE_LINESIZE_BYTES	sa11x0/var/v3_0/include/hal_sa11x0.h	109;"	d
SA11X0_ICACHE_LINESIZE_WORDS	sa11x0/var/v3_0/include/hal_sa11x0.h	111;"	d
SA11X0_ICACHE_LINE_BASE	sa11x0/var/v3_0/include/hal_sa11x0.h	115;"	d
SA11X0_ICACHE_ODD_WORD_LOADING_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	192;"	d
SA11X0_ICACHE_ODD_WORD_LOADING_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	207;"	d
SA11X0_ICACHE_ODD_WORD_LOADING_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	193;"	d
SA11X0_ICACHE_ODD_WORD_LOADING_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	208;"	d
SA11X0_ICACHE_SIZE	sa11x0/var/v3_0/include/hal_sa11x0.h	107;"	d
SA11X0_ICACHE_WAYS	sa11x0/var/v3_0/include/hal_sa11x0.h	113;"	d
SA11X0_ICCR	sa11x0/var/v3_0/include/hal_sa11x0.h	377;"	d
SA11X0_ICCR_DISABLE_IDLE_MASK_ALL	sa11x0/var/v3_0/include/hal_sa11x0.h	384;"	d
SA11X0_ICCR_DISABLE_IDLE_MASK_ENABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	385;"	d
SA11X0_ICFP	sa11x0/var/v3_0/include/hal_sa11x0.h	378;"	d
SA11X0_ICIP	sa11x0/var/v3_0/include/hal_sa11x0.h	374;"	d
SA11X0_ICLR	sa11x0/var/v3_0/include/hal_sa11x0.h	376;"	d
SA11X0_ICMR	sa11x0/var/v3_0/include/hal_sa11x0.h	375;"	d
SA11X0_ICPR	sa11x0/var/v3_0/include/hal_sa11x0.h	379;"	d
SA11X0_INVOKE_SOFTWARE_RESET	sa11x0/var/v3_0/include/hal_sa11x0.h	430;"	d
SA11X0_IRQ_CHANNEL_0_SERVICE_REQUEST	sa11x0/var/v3_0/include/hal_sa11x0.h	249;"	d
SA11X0_IRQ_CHANNEL_1_SERVICE_REQUEST	sa11x0/var/v3_0/include/hal_sa11x0.h	250;"	d
SA11X0_IRQ_CHANNEL_2_SERVICE_REQUEST	sa11x0/var/v3_0/include/hal_sa11x0.h	251;"	d
SA11X0_IRQ_CHANNEL_3_SERVICE_REQUEST	sa11x0/var/v3_0/include/hal_sa11x0.h	252;"	d
SA11X0_IRQ_CHANNEL_4_SERVICE_REQUEST	sa11x0/var/v3_0/include/hal_sa11x0.h	253;"	d
SA11X0_IRQ_CHANNEL_5_SERVICE_REQUEST	sa11x0/var/v3_0/include/hal_sa11x0.h	254;"	d
SA11X0_IRQ_GPIO_0_EDGE_DETECT	sa11x0/var/v3_0/include/hal_sa11x0.h	229;"	d
SA11X0_IRQ_GPIO_10_EDGE_DETECT	sa11x0/var/v3_0/include/hal_sa11x0.h	239;"	d
SA11X0_IRQ_GPIO_1_EDGE_DETECT	sa11x0/var/v3_0/include/hal_sa11x0.h	230;"	d
SA11X0_IRQ_GPIO_2_EDGE_DETECT	sa11x0/var/v3_0/include/hal_sa11x0.h	231;"	d
SA11X0_IRQ_GPIO_3_EDGE_DETECT	sa11x0/var/v3_0/include/hal_sa11x0.h	232;"	d
SA11X0_IRQ_GPIO_4_EDGE_DETECT	sa11x0/var/v3_0/include/hal_sa11x0.h	233;"	d
SA11X0_IRQ_GPIO_5_EDGE_DETECT	sa11x0/var/v3_0/include/hal_sa11x0.h	234;"	d
SA11X0_IRQ_GPIO_6_EDGE_DETECT	sa11x0/var/v3_0/include/hal_sa11x0.h	235;"	d
SA11X0_IRQ_GPIO_7_EDGE_DETECT	sa11x0/var/v3_0/include/hal_sa11x0.h	236;"	d
SA11X0_IRQ_GPIO_8_EDGE_DETECT	sa11x0/var/v3_0/include/hal_sa11x0.h	237;"	d
SA11X0_IRQ_GPIO_9_EDGE_DETECT	sa11x0/var/v3_0/include/hal_sa11x0.h	238;"	d
SA11X0_IRQ_GPIO_ANY_EDGE_DETECT	sa11x0/var/v3_0/include/hal_sa11x0.h	240;"	d
SA11X0_IRQ_ICP_SERVICE_REQUEST	sa11x0/var/v3_0/include/hal_sa11x0.h	245;"	d
SA11X0_IRQ_INTSRC_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	264;"	d
SA11X0_IRQ_LCD_CONT_SERVICE_REQUEST	sa11x0/var/v3_0/include/hal_sa11x0.h	241;"	d
SA11X0_IRQ_MAX	sa11x0/var/v3_0/include/hal_sa11x0.h	262;"	d
SA11X0_IRQ_MCP_SERVICE_REQUEST	sa11x0/var/v3_0/include/hal_sa11x0.h	247;"	d
SA11X0_IRQ_MIN	sa11x0/var/v3_0/include/hal_sa11x0.h	227;"	d
SA11X0_IRQ_ONE_HZ_CLOCK_TIC	sa11x0/var/v3_0/include/hal_sa11x0.h	259;"	d
SA11X0_IRQ_OS_TIMER_MATCH_REG_0	sa11x0/var/v3_0/include/hal_sa11x0.h	255;"	d
SA11X0_IRQ_OS_TIMER_MATCH_REG_1	sa11x0/var/v3_0/include/hal_sa11x0.h	256;"	d
SA11X0_IRQ_OS_TIMER_MATCH_REG_2	sa11x0/var/v3_0/include/hal_sa11x0.h	257;"	d
SA11X0_IRQ_OS_TIMER_MATCH_REG_3	sa11x0/var/v3_0/include/hal_sa11x0.h	258;"	d
SA11X0_IRQ_RTC_EQUALS_ALARM	sa11x0/var/v3_0/include/hal_sa11x0.h	260;"	d
SA11X0_IRQ_SDLC_SERVICE_REQUEST	sa11x0/var/v3_0/include/hal_sa11x0.h	243;"	d
SA11X0_IRQ_SSP_SERVICE_REQUEST	sa11x0/var/v3_0/include/hal_sa11x0.h	248;"	d
SA11X0_IRQ_UART1_SERVICE_REQUEST	sa11x0/var/v3_0/include/hal_sa11x0.h	244;"	d
SA11X0_IRQ_UART3_SERVICE_REQUEST	sa11x0/var/v3_0/include/hal_sa11x0.h	246;"	d
SA11X0_IRQ_USB_SERVICE_REQUEST	sa11x0/var/v3_0/include/hal_sa11x0.h	242;"	d
SA11X0_LOAD_DBCR_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	160;"	d
SA11X0_LOAD_DBCR_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	169;"	d
SA11X0_LOAD_DBCR_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	161;"	d
SA11X0_LOAD_DBCR_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	170;"	d
SA11X0_MCP_CONTROL_0	sa11x0/var/v3_0/include/hal_sa11x0.h	610;"	d
SA11X0_MCP_CONTROL_1	sa11x0/var/v3_0/include/hal_sa11x0.h	615;"	d
SA11X0_MCP_DATA_0	sa11x0/var/v3_0/include/hal_sa11x0.h	611;"	d
SA11X0_MCP_DATA_1	sa11x0/var/v3_0/include/hal_sa11x0.h	612;"	d
SA11X0_MCP_DATA_2	sa11x0/var/v3_0/include/hal_sa11x0.h	613;"	d
SA11X0_MCP_STATUS	sa11x0/var/v3_0/include/hal_sa11x0.h	614;"	d
SA11X0_MOVE_LFSR_TO_R14_ABORT_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	198;"	d
SA11X0_MOVE_LFSR_TO_R14_ABORT_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	213;"	d
SA11X0_MOVE_LFSR_TO_R14_ABORT_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	199;"	d
SA11X0_MOVE_LFSR_TO_R14_ABORT_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	214;"	d
SA11X0_NO_FORCE_SLEEP_MODE	sa11x0/var/v3_0/include/hal_sa11x0.h	452;"	d
SA11X0_NO_STOP_OSC_DURING_SLEEP	sa11x0/var/v3_0/include/hal_sa11x0.h	459;"	d
SA11X0_OIER	sa11x0/var/v3_0/include/hal_sa11x0.h	397;"	d
SA11X0_OIER_TIMER0	sa11x0/var/v3_0/include/hal_sa11x0.h	409;"	d
SA11X0_OIER_TIMER1	sa11x0/var/v3_0/include/hal_sa11x0.h	410;"	d
SA11X0_OIER_TIMER2	sa11x0/var/v3_0/include/hal_sa11x0.h	411;"	d
SA11X0_OIER_TIMER3	sa11x0/var/v3_0/include/hal_sa11x0.h	412;"	d
SA11X0_OSCILLATOR_STATUS	sa11x0/var/v3_0/include/hal_sa11x0.h	505;"	d
SA11X0_OSCR	sa11x0/var/v3_0/include/hal_sa11x0.h	394;"	d
SA11X0_OSC_DURING_SLEEP_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	461;"	d
SA11X0_OSC_STABLE_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	470;"	d
SA11X0_OSMR0	sa11x0/var/v3_0/include/hal_sa11x0.h	390;"	d
SA11X0_OSMR1	sa11x0/var/v3_0/include/hal_sa11x0.h	391;"	d
SA11X0_OSMR2	sa11x0/var/v3_0/include/hal_sa11x0.h	392;"	d
SA11X0_OSMR3	sa11x0/var/v3_0/include/hal_sa11x0.h	393;"	d
SA11X0_OSSR	sa11x0/var/v3_0/include/hal_sa11x0.h	395;"	d
SA11X0_OSSR_TIMER0	sa11x0/var/v3_0/include/hal_sa11x0.h	403;"	d
SA11X0_OSSR_TIMER1	sa11x0/var/v3_0/include/hal_sa11x0.h	404;"	d
SA11X0_OSSR_TIMER2	sa11x0/var/v3_0/include/hal_sa11x0.h	405;"	d
SA11X0_OSSR_TIMER3	sa11x0/var/v3_0/include/hal_sa11x0.h	406;"	d
SA11X0_OWER	sa11x0/var/v3_0/include/hal_sa11x0.h	396;"	d
SA11X0_OWER_ENABLE	sa11x0/var/v3_0/include/hal_sa11x0.h	415;"	d
SA11X0_PCMCIA_DURING_SLEEP_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	464;"	d
SA11X0_PERIPHERAL_CONTROL_HOLD	sa11x0/var/v3_0/include/hal_sa11x0.h	500;"	d
SA11X0_PLL_CLOCK	sa11x0/assabet/v3_0/include/hal_platform_setup.h	69;"	d
SA11X0_PLL_CLOCK	sa11x0/assabet/v3_0/include/hal_platform_setup.h	71;"	d
SA11X0_PLL_CLOCK	sa11x0/assabet/v3_0/include/hal_platform_setup.h	73;"	d
SA11X0_PLL_CLOCK	sa11x0/assabet/v3_0/include/hal_platform_setup.h	75;"	d
SA11X0_PLL_CLOCK	sa11x0/assabet/v3_0/include/hal_platform_setup.h	77;"	d
SA11X0_PLL_CLOCK	sa11x0/assabet/v3_0/include/hal_platform_setup.h	79;"	d
SA11X0_PLL_CLOCK	sa11x0/assabet/v3_0/include/hal_platform_setup.h	81;"	d
SA11X0_PLL_CLOCK	sa11x0/assabet/v3_0/include/hal_platform_setup.h	83;"	d
SA11X0_PLL_CLOCK	sa11x0/assabet/v3_0/include/hal_platform_setup.h	85;"	d
SA11X0_PLL_CLOCK	sa11x0/assabet/v3_0/include/hal_platform_setup.h	87;"	d
SA11X0_PLL_CLOCK	sa11x0/assabet/v3_0/include/hal_platform_setup.h	89;"	d
SA11X0_PLL_CLOCK	sa11x0/assabet/v3_0/include/hal_platform_setup.h	91;"	d
SA11X0_PLL_CLOCK	sa11x0/brutus/v3_0/include/hal_platform_setup.h	68;"	d
SA11X0_PLL_CLOCK	sa11x0/brutus/v3_0/include/hal_platform_setup.h	70;"	d
SA11X0_PLL_CLOCK	sa11x0/brutus/v3_0/include/hal_platform_setup.h	72;"	d
SA11X0_PLL_CLOCK	sa11x0/brutus/v3_0/include/hal_platform_setup.h	74;"	d
SA11X0_PLL_CLOCK	sa11x0/brutus/v3_0/include/hal_platform_setup.h	76;"	d
SA11X0_PLL_CLOCK	sa11x0/brutus/v3_0/include/hal_platform_setup.h	78;"	d
SA11X0_PLL_CLOCK	sa11x0/brutus/v3_0/include/hal_platform_setup.h	80;"	d
SA11X0_PLL_CLOCK	sa11x0/brutus/v3_0/include/hal_platform_setup.h	82;"	d
SA11X0_PLL_CLOCK	sa11x0/brutus/v3_0/include/hal_platform_setup.h	84;"	d
SA11X0_PLL_CLOCK	sa11x0/brutus/v3_0/include/hal_platform_setup.h	86;"	d
SA11X0_PLL_CLOCK	sa11x0/brutus/v3_0/include/hal_platform_setup.h	88;"	d
SA11X0_PLL_CLOCK	sa11x0/brutus/v3_0/include/hal_platform_setup.h	90;"	d
SA11X0_PLL_CLOCK	sa11x0/cerf/v3_0/include/hal_platform_setup.h	69;"	d
SA11X0_PLL_CLOCK	sa11x0/cerf/v3_0/include/hal_platform_setup.h	71;"	d
SA11X0_PLL_CLOCK	sa11x0/cerf/v3_0/include/hal_platform_setup.h	73;"	d
SA11X0_PLL_CLOCK	sa11x0/cerf/v3_0/include/hal_platform_setup.h	75;"	d
SA11X0_PLL_CLOCK	sa11x0/cerf/v3_0/include/hal_platform_setup.h	77;"	d
SA11X0_PLL_CLOCK	sa11x0/cerf/v3_0/include/hal_platform_setup.h	79;"	d
SA11X0_PLL_CLOCK	sa11x0/cerf/v3_0/include/hal_platform_setup.h	81;"	d
SA11X0_PLL_CLOCK	sa11x0/cerf/v3_0/include/hal_platform_setup.h	83;"	d
SA11X0_PLL_CLOCK	sa11x0/cerf/v3_0/include/hal_platform_setup.h	85;"	d
SA11X0_PLL_CLOCK	sa11x0/cerf/v3_0/include/hal_platform_setup.h	87;"	d
SA11X0_PLL_CLOCK	sa11x0/cerf/v3_0/include/hal_platform_setup.h	89;"	d
SA11X0_PLL_CLOCK	sa11x0/cerf/v3_0/include/hal_platform_setup.h	91;"	d
SA11X0_PLL_CLOCK	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	69;"	d
SA11X0_PLL_CLOCK	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	71;"	d
SA11X0_PLL_CLOCK	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	73;"	d
SA11X0_PLL_CLOCK	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	75;"	d
SA11X0_PLL_CLOCK	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	77;"	d
SA11X0_PLL_CLOCK	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	79;"	d
SA11X0_PLL_CLOCK	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	81;"	d
SA11X0_PLL_CLOCK	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	83;"	d
SA11X0_PLL_CLOCK	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	85;"	d
SA11X0_PLL_CLOCK	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	87;"	d
SA11X0_PLL_CLOCK	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	89;"	d
SA11X0_PLL_CLOCK	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	91;"	d
SA11X0_PLL_CLOCK	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	70;"	d
SA11X0_PLL_CLOCK	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	72;"	d
SA11X0_PLL_CLOCK	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	74;"	d
SA11X0_PLL_CLOCK	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	76;"	d
SA11X0_PLL_CLOCK	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	78;"	d
SA11X0_PLL_CLOCK	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	80;"	d
SA11X0_PLL_CLOCK	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	82;"	d
SA11X0_PLL_CLOCK	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	84;"	d
SA11X0_PLL_CLOCK	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	86;"	d
SA11X0_PLL_CLOCK	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	88;"	d
SA11X0_PLL_CLOCK	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	90;"	d
SA11X0_PLL_CLOCK	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	92;"	d
SA11X0_PLL_CLOCK	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	74;"	d
SA11X0_PLL_CLOCK	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	76;"	d
SA11X0_PLL_CLOCK	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	78;"	d
SA11X0_PLL_CLOCK	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	80;"	d
SA11X0_PLL_CLOCK	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	82;"	d
SA11X0_PLL_CLOCK	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	84;"	d
SA11X0_PLL_CLOCK	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	86;"	d
SA11X0_PLL_CLOCK	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	88;"	d
SA11X0_PLL_CLOCK	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	90;"	d
SA11X0_PLL_CLOCK	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	92;"	d
SA11X0_PLL_CLOCK	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	94;"	d
SA11X0_PLL_CLOCK	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	96;"	d
SA11X0_PLL_CLOCK	sa11x0/nano/v3_0/include/hal_platform_setup.h	71;"	d
SA11X0_PLL_CLOCK	sa11x0/nano/v3_0/include/hal_platform_setup.h	73;"	d
SA11X0_PLL_CLOCK	sa11x0/nano/v3_0/include/hal_platform_setup.h	75;"	d
SA11X0_PLL_CLOCK	sa11x0/nano/v3_0/include/hal_platform_setup.h	77;"	d
SA11X0_PLL_CLOCK	sa11x0/nano/v3_0/include/hal_platform_setup.h	79;"	d
SA11X0_PLL_CLOCK	sa11x0/nano/v3_0/include/hal_platform_setup.h	81;"	d
SA11X0_PLL_CLOCK	sa11x0/nano/v3_0/include/hal_platform_setup.h	83;"	d
SA11X0_PLL_CLOCK	sa11x0/nano/v3_0/include/hal_platform_setup.h	85;"	d
SA11X0_PLL_CLOCK	sa11x0/nano/v3_0/include/hal_platform_setup.h	87;"	d
SA11X0_PLL_CLOCK	sa11x0/nano/v3_0/include/hal_platform_setup.h	89;"	d
SA11X0_PLL_CLOCK	sa11x0/nano/v3_0/include/hal_platform_setup.h	91;"	d
SA11X0_PLL_CLOCK	sa11x0/nano/v3_0/include/hal_platform_setup.h	93;"	d
SA11X0_PLL_CLOCK	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	68;"	d
SA11X0_PLL_CLOCK	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	70;"	d
SA11X0_PLL_CLOCK	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	72;"	d
SA11X0_PLL_CLOCK	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	74;"	d
SA11X0_PLL_CLOCK	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	76;"	d
SA11X0_PLL_CLOCK	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	78;"	d
SA11X0_PLL_CLOCK	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	80;"	d
SA11X0_PLL_CLOCK	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	82;"	d
SA11X0_PLL_CLOCK	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	84;"	d
SA11X0_PLL_CLOCK	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	86;"	d
SA11X0_PLL_CLOCK	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	88;"	d
SA11X0_PLL_CLOCK	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	90;"	d
SA11X0_PPC_LCD_AC_BIAS_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	566;"	d
SA11X0_PPC_LCD_AC_BIAS_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	568;"	d
SA11X0_PPC_LCD_AC_BIAS_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	567;"	d
SA11X0_PPC_LCD_FRAMECLK_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	563;"	d
SA11X0_PPC_LCD_FRAMECLK_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	565;"	d
SA11X0_PPC_LCD_FRAMECLK_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	564;"	d
SA11X0_PPC_LCD_LINECLK_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	560;"	d
SA11X0_PPC_LCD_LINECLK_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	562;"	d
SA11X0_PPC_LCD_LINECLK_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	561;"	d
SA11X0_PPC_LCD_PIN_0_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	533;"	d
SA11X0_PPC_LCD_PIN_0_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	535;"	d
SA11X0_PPC_LCD_PIN_0_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	534;"	d
SA11X0_PPC_LCD_PIN_1_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	536;"	d
SA11X0_PPC_LCD_PIN_1_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	538;"	d
SA11X0_PPC_LCD_PIN_1_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	537;"	d
SA11X0_PPC_LCD_PIN_2_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	539;"	d
SA11X0_PPC_LCD_PIN_2_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	541;"	d
SA11X0_PPC_LCD_PIN_2_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	540;"	d
SA11X0_PPC_LCD_PIN_3_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	542;"	d
SA11X0_PPC_LCD_PIN_3_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	544;"	d
SA11X0_PPC_LCD_PIN_3_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	543;"	d
SA11X0_PPC_LCD_PIN_4_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	545;"	d
SA11X0_PPC_LCD_PIN_4_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	547;"	d
SA11X0_PPC_LCD_PIN_4_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	546;"	d
SA11X0_PPC_LCD_PIN_5_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	548;"	d
SA11X0_PPC_LCD_PIN_5_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	550;"	d
SA11X0_PPC_LCD_PIN_5_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	549;"	d
SA11X0_PPC_LCD_PIN_6_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	551;"	d
SA11X0_PPC_LCD_PIN_6_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	553;"	d
SA11X0_PPC_LCD_PIN_6_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	552;"	d
SA11X0_PPC_LCD_PIN_7_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	554;"	d
SA11X0_PPC_LCD_PIN_7_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	556;"	d
SA11X0_PPC_LCD_PIN_7_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	555;"	d
SA11X0_PPC_LCD_PIXCLK_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	557;"	d
SA11X0_PPC_LCD_PIXCLK_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	559;"	d
SA11X0_PPC_LCD_PIXCLK_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	558;"	d
SA11X0_PPC_PIN_ASSIGNMENT	sa11x0/var/v3_0/include/hal_sa11x0.h	526;"	d
SA11X0_PPC_PIN_DIRECTION	sa11x0/var/v3_0/include/hal_sa11x0.h	524;"	d
SA11X0_PPC_PIN_FLAG	sa11x0/var/v3_0/include/hal_sa11x0.h	528;"	d
SA11X0_PPC_PIN_SLEEP_MODE_DIR	sa11x0/var/v3_0/include/hal_sa11x0.h	527;"	d
SA11X0_PPC_PIN_STATE	sa11x0/var/v3_0/include/hal_sa11x0.h	525;"	d
SA11X0_PPC_SERIAL_PORT_1_RX_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	572;"	d
SA11X0_PPC_SERIAL_PORT_1_RX_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	574;"	d
SA11X0_PPC_SERIAL_PORT_1_RX_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	573;"	d
SA11X0_PPC_SERIAL_PORT_1_TX_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	569;"	d
SA11X0_PPC_SERIAL_PORT_1_TX_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	571;"	d
SA11X0_PPC_SERIAL_PORT_1_TX_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	570;"	d
SA11X0_PPC_SERIAL_PORT_2_RX_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	578;"	d
SA11X0_PPC_SERIAL_PORT_2_RX_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	580;"	d
SA11X0_PPC_SERIAL_PORT_2_RX_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	579;"	d
SA11X0_PPC_SERIAL_PORT_2_TX_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	575;"	d
SA11X0_PPC_SERIAL_PORT_2_TX_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	577;"	d
SA11X0_PPC_SERIAL_PORT_2_TX_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	576;"	d
SA11X0_PPC_SERIAL_PORT_3_RX_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	584;"	d
SA11X0_PPC_SERIAL_PORT_3_RX_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	586;"	d
SA11X0_PPC_SERIAL_PORT_3_RX_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	585;"	d
SA11X0_PPC_SERIAL_PORT_3_TX_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	581;"	d
SA11X0_PPC_SERIAL_PORT_3_TX_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	583;"	d
SA11X0_PPC_SERIAL_PORT_3_TX_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	582;"	d
SA11X0_PPC_SERIAL_PORT_4_RX_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	590;"	d
SA11X0_PPC_SERIAL_PORT_4_RX_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	592;"	d
SA11X0_PPC_SERIAL_PORT_4_RX_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	591;"	d
SA11X0_PPC_SERIAL_PORT_4_SERCLK_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	593;"	d
SA11X0_PPC_SERIAL_PORT_4_SERCLK_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	595;"	d
SA11X0_PPC_SERIAL_PORT_4_SERCLK_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	594;"	d
SA11X0_PPC_SERIAL_PORT_4_SERFRM_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	596;"	d
SA11X0_PPC_SERIAL_PORT_4_SERFRM_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	598;"	d
SA11X0_PPC_SERIAL_PORT_4_SERFRM_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	597;"	d
SA11X0_PPC_SERIAL_PORT_4_TX_DIR_INPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	587;"	d
SA11X0_PPC_SERIAL_PORT_4_TX_DIR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	589;"	d
SA11X0_PPC_SERIAL_PORT_4_TX_DIR_OUTPUT	sa11x0/var/v3_0/include/hal_sa11x0.h	588;"	d
SA11X0_PPC_SSP_PIN_NOT_REASSIGNED	sa11x0/var/v3_0/include/hal_sa11x0.h	603;"	d
SA11X0_PPC_SSP_PIN_REASSIGNED	sa11x0/var/v3_0/include/hal_sa11x0.h	604;"	d
SA11X0_PPC_SSP_PIN_REASSIGNMENT_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	605;"	d
SA11X0_PPC_UART_PIN_NOT_REASSIGNED	sa11x0/var/v3_0/include/hal_sa11x0.h	600;"	d
SA11X0_PPC_UART_PIN_REASSIGNED	sa11x0/var/v3_0/include/hal_sa11x0.h	601;"	d
SA11X0_PPC_UART_PIN_REASSIGNMENT_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	602;"	d
SA11X0_PROCESS_ID_PID_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	148;"	d
SA11X0_PWR_MGR_CONTROL	sa11x0/var/v3_0/include/hal_sa11x0.h	440;"	d
SA11X0_PWR_MGR_GENERAL_CONFIG	sa11x0/var/v3_0/include/hal_sa11x0.h	444;"	d
SA11X0_PWR_MGR_GPIO_SLEEP_STATE	sa11x0/var/v3_0/include/hal_sa11x0.h	446;"	d
SA11X0_PWR_MGR_OSC_STATUS	sa11x0/var/v3_0/include/hal_sa11x0.h	447;"	d
SA11X0_PWR_MGR_PLL_CONFIG	sa11x0/var/v3_0/include/hal_sa11x0.h	445;"	d
SA11X0_PWR_MGR_SCRATCHPAD	sa11x0/var/v3_0/include/hal_sa11x0.h	442;"	d
SA11X0_PWR_MGR_SLEEP_STATUS	sa11x0/var/v3_0/include/hal_sa11x0.h	441;"	d
SA11X0_PWR_MGR_WAKEUP_ENABLE	sa11x0/var/v3_0/include/hal_sa11x0.h	443;"	d
SA11X0_RAM_BANK0_BASE	sa11x0/var/v3_0/include/hal_sa11x0.h	91;"	d
SA11X0_RAM_BANK1_BASE	sa11x0/var/v3_0/include/hal_sa11x0.h	92;"	d
SA11X0_RAM_BANK2_BASE	sa11x0/var/v3_0/include/hal_sa11x0.h	93;"	d
SA11X0_RAM_BANK3_BASE	sa11x0/var/v3_0/include/hal_sa11x0.h	94;"	d
SA11X0_RCNR	sa11x0/var/v3_0/include/hal_sa11x0.h	398;"	d
SA11X0_READ_BREAKPOINT_REGISTER	sa11x0/var/v3_0/include/hal_sa11x0.h	126;"	d
SA11X0_READ_BREAKPOINT_REGISTER	sa11x0/var/v3_0/include/hal_sa11x0.h	132;"	d
SA11X0_READ_PROCESS_ID_REGISTER	sa11x0/var/v3_0/include/hal_sa11x0.h	124;"	d
SA11X0_READ_PROCESS_ID_REGISTER	sa11x0/var/v3_0/include/hal_sa11x0.h	130;"	d
SA11X0_REFRESH_CONFIGURATION	sa11x0/var/v3_0/include/hal_sa11x0.h	627;"	d
SA11X0_REGISTER	sa11x0/var/v3_0/include/hal_sa11x0.h	102;"	d
SA11X0_REGISTER_BASE	sa11x0/var/v3_0/include/hal_sa11x0.h	101;"	d
SA11X0_RESET_SOFTWARE_RESET	sa11x0/var/v3_0/include/hal_sa11x0.h	420;"	d
SA11X0_RESET_STATUS	sa11x0/var/v3_0/include/hal_sa11x0.h	421;"	d
SA11X0_ROM_BANK0_BASE	sa11x0/var/v3_0/include/hal_sa11x0.h	81;"	d
SA11X0_ROM_BANK1_BASE	sa11x0/var/v3_0/include/hal_sa11x0.h	82;"	d
SA11X0_ROM_BANK2_BASE	sa11x0/var/v3_0/include/hal_sa11x0.h	83;"	d
SA11X0_ROM_BANK3_BASE	sa11x0/var/v3_0/include/hal_sa11x0.h	84;"	d
SA11X0_ROM_BANK4_BASE	sa11x0/var/v3_0/include/hal_sa11x0.h	87;"	d
SA11X0_ROM_BANK5_BASE	sa11x0/var/v3_0/include/hal_sa11x0.h	88;"	d
SA11X0_RTSR	sa11x0/var/v3_0/include/hal_sa11x0.h	400;"	d
SA11X0_RTTR	sa11x0/var/v3_0/include/hal_sa11x0.h	399;"	d
SA11X0_SLEEP_MODE_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	454;"	d
SA11X0_SLEEP_MODE_RESET	sa11x0/var/v3_0/include/hal_sa11x0.h	435;"	d
SA11X0_SMROM_CONFIGURATION	sa11x0/var/v3_0/include/hal_sa11x0.h	632;"	d
SA11X0_SOFTWARE_RESET	sa11x0/var/v3_0/include/hal_sa11x0.h	433;"	d
SA11X0_SOFTWARE_SLEEP_STATUS	sa11x0/var/v3_0/include/hal_sa11x0.h	496;"	d
SA11X0_STATIC_CONTROL_0	sa11x0/var/v3_0/include/hal_sa11x0.h	624;"	d
SA11X0_STATIC_CONTROL_1	sa11x0/var/v3_0/include/hal_sa11x0.h	625;"	d
SA11X0_STATIC_CONTROL_2	sa11x0/var/v3_0/include/hal_sa11x0.h	631;"	d
SA11X0_STATIC_ROM_BANK_0	sa11x0/var/v3_0/include/hal_sa11x0.h	680;"	d
SA11X0_STATIC_ROM_BANK_1	sa11x0/var/v3_0/include/hal_sa11x0.h	681;"	d
SA11X0_STATIC_ROM_BANK_2	sa11x0/var/v3_0/include/hal_sa11x0.h	682;"	d
SA11X0_STATIC_ROM_BANK_3	sa11x0/var/v3_0/include/hal_sa11x0.h	683;"	d
SA11X0_STATIC_ROM_BUS_WIDTH_16_BITS	sa11x0/var/v3_0/include/hal_sa11x0.h	674;"	d
SA11X0_STATIC_ROM_BUS_WIDTH_32_BITS	sa11x0/var/v3_0/include/hal_sa11x0.h	673;"	d
SA11X0_STATIC_ROM_BUS_WIDTH_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	675;"	d
SA11X0_STATIC_ROM_DELAY_FIRST_ACCESS	sa11x0/var/v3_0/include/hal_sa11x0.h	676;"	d
SA11X0_STATIC_ROM_DELAY_NEXT_ACCESS	sa11x0/var/v3_0/include/hal_sa11x0.h	677;"	d
SA11X0_STATIC_ROM_RECOVERY	sa11x0/var/v3_0/include/hal_sa11x0.h	678;"	d
SA11X0_STATIC_ROM_TYPE_BURST_OF_4_ROM	sa11x0/var/v3_0/include/hal_sa11x0.h	670;"	d
SA11X0_STATIC_ROM_TYPE_BURST_OF_8_ROM	sa11x0/var/v3_0/include/hal_sa11x0.h	671;"	d
SA11X0_STATIC_ROM_TYPE_FLASH	sa11x0/var/v3_0/include/hal_sa11x0.h	668;"	d
SA11X0_STATIC_ROM_TYPE_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	672;"	d
SA11X0_STATIC_ROM_TYPE_SRAM	sa11x0/var/v3_0/include/hal_sa11x0.h	669;"	d
SA11X0_STOP_OSC_DURING_SLEEP	sa11x0/var/v3_0/include/hal_sa11x0.h	460;"	d
SA11X0_TEST_CLOCK_AND_IDLE_REGISTER	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^                SA11X0_TEST_CLOCK_AND_IDLE_REGISTER,\\$/;"	v
SA11X0_TEST_CLOCK_AND_IDLE_REGISTER	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^                SA11X0_TEST_CLOCK_AND_IDLE_REGISTER,\\$/;"	v
SA11X0_TEST_CLOCK_AND_IDLE_REGISTER	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^                SA11X0_TEST_CLOCK_AND_IDLE_REGISTER,\\$/;"	v
SA11X0_TEST_CLOCK_AND_IDLE_REGISTER	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^                SA11X0_TEST_CLOCK_AND_IDLE_REGISTER,\\$/;"	v
SA11X0_TEST_CLOCK_AND_IDLE_REGISTER	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^                SA11X0_TEST_CLOCK_AND_IDLE_REGISTER,\\$/;"	v
SA11X0_TEST_CLOCK_AND_IDLE_REGISTER	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^                SA11X0_TEST_CLOCK_AND_IDLE_REGISTER,\\$/;"	v
SA11X0_TEST_CLOCK_AND_IDLE_REGISTER	sa11x0/var/v3_0/include/hal_sa11x0.h	128;"	d
SA11X0_TEST_CLOCK_AND_IDLE_REGISTER	sa11x0/var/v3_0/include/hal_sa11x0.h	134;"	d
SA11X0_TUCR	sa11x0/var/v3_0/include/hal_sa11x0.h	422;"	d
SA11X0_TUCR_EXTERNAL_MEMORY_MASTER	sa11x0/var/v3_0/include/hal_sa11x0.h	424;"	d
SA11X0_TUCR_RESERVED_BITS	sa11x0/var/v3_0/include/hal_sa11x0.h	425;"	d
SA11X0_UART1_BASE	sa11x0/var/v3_0/include/hal_sa11x0.h	269;"	d
SA11X0_UART1_CONTROL0	sa11x0/var/v3_0/include/hal_sa11x0.h	270;"	d
SA11X0_UART1_CONTROL1	sa11x0/var/v3_0/include/hal_sa11x0.h	271;"	d
SA11X0_UART1_CONTROL2	sa11x0/var/v3_0/include/hal_sa11x0.h	272;"	d
SA11X0_UART1_CONTROL3	sa11x0/var/v3_0/include/hal_sa11x0.h	273;"	d
SA11X0_UART1_DATA	sa11x0/var/v3_0/include/hal_sa11x0.h	274;"	d
SA11X0_UART1_STATUS0	sa11x0/var/v3_0/include/hal_sa11x0.h	275;"	d
SA11X0_UART1_STATUS1	sa11x0/var/v3_0/include/hal_sa11x0.h	276;"	d
SA11X0_UART3_BASE	sa11x0/var/v3_0/include/hal_sa11x0.h	281;"	d
SA11X0_UART3_CONTROL0	sa11x0/var/v3_0/include/hal_sa11x0.h	282;"	d
SA11X0_UART3_CONTROL1	sa11x0/var/v3_0/include/hal_sa11x0.h	283;"	d
SA11X0_UART3_CONTROL2	sa11x0/var/v3_0/include/hal_sa11x0.h	284;"	d
SA11X0_UART3_CONTROL3	sa11x0/var/v3_0/include/hal_sa11x0.h	285;"	d
SA11X0_UART3_DATA	sa11x0/var/v3_0/include/hal_sa11x0.h	286;"	d
SA11X0_UART3_STATUS0	sa11x0/var/v3_0/include/hal_sa11x0.h	287;"	d
SA11X0_UART3_STATUS1	sa11x0/var/v3_0/include/hal_sa11x0.h	288;"	d
SA11X0_UART_BAUD_RATE_DIVISOR	sa11x0/var/v3_0/include/hal_sa11x0.h	320;"	d
SA11X0_UART_BREAK_DISABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	331;"	d
SA11X0_UART_BREAK_ENABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	332;"	d
SA11X0_UART_BREAK_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	333;"	d
SA11X0_UART_DATA_BITS_7	sa11x0/var/v3_0/include/hal_sa11x0.h	302;"	d
SA11X0_UART_DATA_BITS_8	sa11x0/var/v3_0/include/hal_sa11x0.h	303;"	d
SA11X0_UART_DATA_BITS_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	304;"	d
SA11X0_UART_DATA_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	346;"	d
SA11X0_UART_ERROR_IN_FIFO	sa11x0/var/v3_0/include/hal_sa11x0.h	356;"	d
SA11X0_UART_FRAMING_ERROR	sa11x0/var/v3_0/include/hal_sa11x0.h	365;"	d
SA11X0_UART_H_BAUD_RATE_DIVISOR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	318;"	d
SA11X0_UART_LOOPBACK_MODE	sa11x0/var/v3_0/include/hal_sa11x0.h	341;"	d
SA11X0_UART_L_BAUD_RATE_DIVISOR_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	319;"	d
SA11X0_UART_NORMAL_OPERATION	sa11x0/var/v3_0/include/hal_sa11x0.h	340;"	d
SA11X0_UART_PARITY_DISABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	293;"	d
SA11X0_UART_PARITY_ENABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	294;"	d
SA11X0_UART_PARITY_ENABLE_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	295;"	d
SA11X0_UART_PARITY_ERROR	sa11x0/var/v3_0/include/hal_sa11x0.h	364;"	d
SA11X0_UART_PARITY_EVEN	sa11x0/var/v3_0/include/hal_sa11x0.h	297;"	d
SA11X0_UART_PARITY_MODE_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	298;"	d
SA11X0_UART_PARITY_ODD	sa11x0/var/v3_0/include/hal_sa11x0.h	296;"	d
SA11X0_UART_RX_BEGIN_OF_BREAK	sa11x0/var/v3_0/include/hal_sa11x0.h	354;"	d
SA11X0_UART_RX_DISABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	325;"	d
SA11X0_UART_RX_EDGE_SELECT_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	310;"	d
SA11X0_UART_RX_ENABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	326;"	d
SA11X0_UART_RX_ENABLE_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	327;"	d
SA11X0_UART_RX_END_OF_BREAK	sa11x0/var/v3_0/include/hal_sa11x0.h	355;"	d
SA11X0_UART_RX_FALLING_EDGE_SELECT	sa11x0/var/v3_0/include/hal_sa11x0.h	309;"	d
SA11X0_UART_RX_FIFO_INT_DISABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	334;"	d
SA11X0_UART_RX_FIFO_INT_ENABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	335;"	d
SA11X0_UART_RX_FIFO_INT_ENABLE_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	336;"	d
SA11X0_UART_RX_FIFO_NOT_EMPTY	sa11x0/var/v3_0/include/hal_sa11x0.h	362;"	d
SA11X0_UART_RX_FIFO_OVERRUN	sa11x0/var/v3_0/include/hal_sa11x0.h	366;"	d
SA11X0_UART_RX_IDLE	sa11x0/var/v3_0/include/hal_sa11x0.h	353;"	d
SA11X0_UART_RX_RISING_EDGE_SELECT	sa11x0/var/v3_0/include/hal_sa11x0.h	308;"	d
SA11X0_UART_RX_SERVICE_REQUEST	sa11x0/var/v3_0/include/hal_sa11x0.h	352;"	d
SA11X0_UART_SAMPLE_CLOCK_DISABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	305;"	d
SA11X0_UART_SAMPLE_CLOCK_ENABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	306;"	d
SA11X0_UART_SAMPLE_CLOCK_ENABLE_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	307;"	d
SA11X0_UART_STOP_BITS_1	sa11x0/var/v3_0/include/hal_sa11x0.h	299;"	d
SA11X0_UART_STOP_BITS_2	sa11x0/var/v3_0/include/hal_sa11x0.h	300;"	d
SA11X0_UART_STOP_BITS_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	301;"	d
SA11X0_UART_TX_BUSY	sa11x0/var/v3_0/include/hal_sa11x0.h	361;"	d
SA11X0_UART_TX_DISABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	328;"	d
SA11X0_UART_TX_EDGE_SELECT_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	313;"	d
SA11X0_UART_TX_ENABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	329;"	d
SA11X0_UART_TX_ENABLE_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	330;"	d
SA11X0_UART_TX_FALLING_EDGE_SELECT	sa11x0/var/v3_0/include/hal_sa11x0.h	312;"	d
SA11X0_UART_TX_FIFO_INT_DISABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	337;"	d
SA11X0_UART_TX_FIFO_INT_ENABLED	sa11x0/var/v3_0/include/hal_sa11x0.h	338;"	d
SA11X0_UART_TX_FIFO_INT_ENABLE_MASK	sa11x0/var/v3_0/include/hal_sa11x0.h	339;"	d
SA11X0_UART_TX_FIFO_NOT_FULL	sa11x0/var/v3_0/include/hal_sa11x0.h	363;"	d
SA11X0_UART_TX_RISING_EDGE_SELECT	sa11x0/var/v3_0/include/hal_sa11x0.h	311;"	d
SA11X0_UART_TX_SERVICE_REQUEST	sa11x0/var/v3_0/include/hal_sa11x0.h	351;"	d
SA11X0_VDD_FAULT_STATUS	sa11x0/var/v3_0/include/hal_sa11x0.h	498;"	d
SA11X0_WAIT_FOR_INTERRUPT_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	204;"	d
SA11X0_WAIT_FOR_INTERRUPT_OPCODE	sa11x0/var/v3_0/include/hal_sa11x0.h	219;"	d
SA11X0_WAIT_FOR_INTERRUPT_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	205;"	d
SA11X0_WAIT_FOR_INTERRUPT_RM	sa11x0/var/v3_0/include/hal_sa11x0.h	220;"	d
SA11X0_WAIT_OSC_STABLE	sa11x0/var/v3_0/include/hal_sa11x0.h	468;"	d
SA11X0_WAKEUP_ENABLE	sa11x0/var/v3_0/include/hal_sa11x0.h	491;"	d
SA11X0_WATCHDOG_RESET	sa11x0/var/v3_0/include/hal_sa11x0.h	434;"	d
SA11X0_WRITE_BREAKPOINT_REGISTER	sa11x0/var/v3_0/include/hal_sa11x0.h	127;"	d
SA11X0_WRITE_BREAKPOINT_REGISTER	sa11x0/var/v3_0/include/hal_sa11x0.h	133;"	d
SA11X0_WRITE_PROCESS_ID_REGISTER	sa11x0/var/v3_0/include/hal_sa11x0.h	125;"	d
SA11X0_WRITE_PROCESS_ID_REGISTER	sa11x0/var/v3_0/include/hal_sa11x0.h	131;"	d
SA11X0_ZEROS_BANK_BASE	sa11x0/var/v3_0/include/hal_sa11x0.h	96;"	d
SACR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	276;"	d
SACR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	320;"	d
SAFL_MINOR	ebsa285/v3_0/support/linux/safl_util/safl.c	118;"	d	file:
SAIMR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	365;"	d
SAIMR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	409;"	d
SAQCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	363;"	d
SAQCR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	407;"	d
SAR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	492;"	d
SAR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	536;"	d
SAR2_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	493;"	d
SAR2_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	537;"	d
SAR3_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	494;"	d
SAR3_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	538;"	d
SAR4_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	495;"	d
SAR4_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	539;"	d
SAR5_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	499;"	d
SAR5_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	543;"	d
SAR6_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	500;"	d
SAR6_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	544;"	d
SAR7_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	501;"	d
SAR7_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	545;"	d
SAR8_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	502;"	d
SAR8_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	546;"	d
SATUCMD_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	354;"	d
SATUCMD_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	398;"	d
SATUCMD_REG	xscale/iop310/v3_0/include/hal_iop310.h	586;"	d
SATUISR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	353;"	d
SATUISR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	397;"	d
SATUISR_REG	xscale/iop310/v3_0/include/hal_iop310.h	556;"	d
SATUSR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	355;"	d
SATUSR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	399;"	d
SATUSR_REG	xscale/iop310/v3_0/include/hal_iop310.h	567;"	d
SATU_ERROR	xscale/iq80310/v3_0/src/diag/iq80310.h	263;"	d
SBISR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	275;"	d
SBISR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	319;"	d
SBISR_REG	xscale/iop310/v3_0/include/hal_iop310.h	558;"	d
SBNR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	257;"	d
SBNR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	301;"	d
SBNR_REG	xscale/iop310/v3_0/include/hal_iop310.h	573;"	d
SBR0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	434;"	d
SBR0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	478;"	d
SBR0_INIT_VAL	xscale/iop310/v3_0/include/hal_iop310.h	151;"	d
SBR0_OFF	xscale/iop310/v3_0/include/hal_iop310.h	133;"	d
SBR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	435;"	d
SBR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	479;"	d
SBR1_INIT_VAL	xscale/iop310/v3_0/include/hal_iop310.h	152;"	d
SBR1_OFF	xscale/iop310/v3_0/include/hal_iop310.h	134;"	d
SBRIDGE_ERROR	xscale/iq80310/v3_0/src/diag/iq80310.h	265;"	d
SBR_128MEG	xscale/iop310/v3_0/include/hal_iop310.h	224;"	d
SBR_128MEG	xscale/verde/v3_0/include/hal_verde.h	210;"	d
SBR_256MEG	xscale/iop310/v3_0/include/hal_iop310.h	225;"	d
SBR_256MEG	xscale/verde/v3_0/include/hal_verde.h	211;"	d
SBR_32MEG	xscale/iop310/v3_0/include/hal_iop310.h	222;"	d
SBR_32MEG	xscale/verde/v3_0/include/hal_verde.h	208;"	d
SBR_512MEG	xscale/verde/v3_0/include/hal_verde.h	212;"	d
SBR_64MEG	xscale/iop310/v3_0/include/hal_iop310.h	223;"	d
SBR_64MEG	xscale/verde/v3_0/include/hal_verde.h	209;"	d
SCALE	xscale/iq80310/v3_0/src/diag/iq80310.h	115;"	d
SCB_BASE	lpc24xx/ea2468/v3_0/src/ea2468_misc.c	78;"	d	file:
SCB_CMD_REG	xscale/iq80310/v3_0/src/diag/ether_test.h	76;"	d
SCB_GENPTR_REG	xscale/iq80310/v3_0/src/diag/ether_test.h	77;"	d
SCB_OFFSET	xscale/iq80310/v3_0/src/diag/ether_test.h	74;"	d
SCB_STAT_REG	xscale/iq80310/v3_0/src/diag/ether_test.h	75;"	d
SCB_S_CUACTIVE	xscale/iq80310/v3_0/src/diag/ether_test.h	350;"	d
SCB_S_CUIDLE	xscale/iq80310/v3_0/src/diag/ether_test.h	348;"	d
SCB_S_CUMASK	xscale/iq80310/v3_0/src/diag/ether_test.h	347;"	d
SCB_S_CURSV1	xscale/iq80310/v3_0/src/diag/ether_test.h	351;"	d
SCB_S_CUSUSP	xscale/iq80310/v3_0/src/diag/ether_test.h	349;"	d
SCBtype	xscale/iq80310/v3_0/src/diag/ether_test.h	/^struct SCBtype $/;"	s
SCCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	280;"	d
SCCR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	324;"	d
SCR	arm9/innovator/v3_0/src/hal_diag.c	121;"	d	file:
SCR	xscale/iq80310/v3_0/src/diag/cycduart.h	64;"	d
SCREEN_HEIGHT	arm9/aaed2000/v3_0/src/lcd_support.c	233;"	d	file:
SCREEN_HEIGHT	edb7xxx/v3_0/src/lcd_support.c	119;"	d	file:
SCREEN_HEIGHT	sa11x0/assabet/v3_0/src/lcd_support.c	310;"	d	file:
SCREEN_HEIGHT	sa11x0/cerfpda/v3_0/src/lcd_support.c	310;"	d	file:
SCREEN_HEIGHT	sa11x0/ipaq/v3_0/src/lcd_support.c	136;"	d	file:
SCREEN_HEIGHT	xscale/picasso/v3_0/src/vga_support.c	209;"	d	file:
SCREEN_HEIGHT	xscale/uE250/v3_0/src/vga_support.c	209;"	d	file:
SCREEN_PAN	arm9/aaed2000/v3_0/src/lcd_support.c	231;"	d	file:
SCREEN_PAN	edb7xxx/v3_0/src/lcd_support.c	117;"	d	file:
SCREEN_PAN	sa11x0/ipaq/v3_0/src/lcd_support.c	134;"	d	file:
SCREEN_PAN	xscale/picasso/v3_0/src/vga_support.c	207;"	d	file:
SCREEN_PAN	xscale/uE250/v3_0/src/vga_support.c	207;"	d	file:
SCREEN_SCALE	edb7xxx/v3_0/misc/lcd_support.c	164;"	d	file:
SCREEN_SCALE	sa11x0/assabet/v3_0/src/lcd_support.c	292;"	d	file:
SCREEN_SCALE	sa11x0/cerfpda/v3_0/src/lcd_support.c	292;"	d	file:
SCREEN_START	sa11x0/assabet/v3_0/src/lcd_support.c	312;"	d	file:
SCREEN_START	sa11x0/cerfpda/v3_0/src/lcd_support.c	312;"	d	file:
SCREEN_WIDTH	arm9/aaed2000/v3_0/src/lcd_support.c	232;"	d	file:
SCREEN_WIDTH	edb7xxx/v3_0/src/lcd_support.c	118;"	d	file:
SCREEN_WIDTH	sa11x0/assabet/v3_0/src/lcd_support.c	309;"	d	file:
SCREEN_WIDTH	sa11x0/cerfpda/v3_0/src/lcd_support.c	309;"	d	file:
SCREEN_WIDTH	sa11x0/ipaq/v3_0/src/lcd_support.c	135;"	d	file:
SCREEN_WIDTH	xscale/picasso/v3_0/src/vga_support.c	208;"	d	file:
SCREEN_WIDTH	xscale/uE250/v3_0/src/vga_support.c	208;"	d	file:
SCR_CLK	gps4020/v3_0/include/gps4020.h	97;"	d
SCR_CLK	gps4020/v3_0/support/download/tty.c	28;"	d	file:
SCR_EIE	gps4020/v3_0/include/gps4020.h	93;"	d
SCR_EIE	gps4020/v3_0/support/download/tty.c	24;"	d	file:
SCR_FCT	gps4020/v3_0/include/gps4020.h	96;"	d
SCR_FCT	gps4020/v3_0/support/download/tty.c	27;"	d	file:
SCR_MIE	gps4020/v3_0/include/gps4020.h	92;"	d
SCR_MIE	gps4020/v3_0/support/download/tty.c	23;"	d	file:
SCR_REN	gps4020/v3_0/include/gps4020.h	99;"	d
SCR_REN	gps4020/v3_0/support/download/tty.c	30;"	d	file:
SCR_RIE	gps4020/v3_0/include/gps4020.h	95;"	d
SCR_RIE	gps4020/v3_0/support/download/tty.c	26;"	d	file:
SCR_TEN	gps4020/v3_0/include/gps4020.h	98;"	d
SCR_TEN	gps4020/v3_0/support/download/tty.c	29;"	d	file:
SCR_TIE	gps4020/v3_0/include/gps4020.h	94;"	d
SCR_TIE	gps4020/v3_0/support/download/tty.c	25;"	d	file:
SDBR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	433;"	d
SDBR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	477;"	d
SDBR_OFF	xscale/iop310/v3_0/include/hal_iop310.h	132;"	d
SDCONF	edb7xxx/v3_0/include/hal_edb7xxx.h	164;"	d
SDCR_1BANK_X16	xscale/iop310/v3_0/include/hal_iop310.h	228;"	d
SDCR_1BANK_X8	xscale/iop310/v3_0/include/hal_iop310.h	230;"	d
SDCR_2BANK_X16	xscale/iop310/v3_0/include/hal_iop310.h	229;"	d
SDCR_2BANK_X8	xscale/iop310/v3_0/include/hal_iop310.h	231;"	d
SDCR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	432;"	d
SDCR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	476;"	d
SDCR_INIT_VAL	xscale/iop310/v3_0/include/hal_iop310.h	150;"	d
SDCR_INIT_VAL	xscale/verde/v3_0/include/hal_verde.h	221;"	d
SDCR_OFF	xscale/iop310/v3_0/include/hal_iop310.h	131;"	d
SDER_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	283;"	d
SDER_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	327;"	d
SDIBSIZE	arm9/smdk2410/v3_0/include/s3c2410x.h	509;"	d
SDICARG	arm9/smdk2410/v3_0/include/s3c2410x.h	501;"	d
SDICCON	arm9/smdk2410/v3_0/include/s3c2410x.h	502;"	d
SDICON	arm9/smdk2410/v3_0/include/s3c2410x.h	499;"	d
SDICSTA	arm9/smdk2410/v3_0/include/s3c2410x.h	503;"	d
SDIDAT	arm9/smdk2410/v3_0/include/s3c2410x.h	516;"	d
SDIDCNT	arm9/smdk2410/v3_0/include/s3c2410x.h	511;"	d
SDIDCON	arm9/smdk2410/v3_0/include/s3c2410x.h	510;"	d
SDIDSTA	arm9/smdk2410/v3_0/include/s3c2410x.h	512;"	d
SDIDTIMER	arm9/smdk2410/v3_0/include/s3c2410x.h	508;"	d
SDIFSTA	arm9/smdk2410/v3_0/include/s3c2410x.h	513;"	d
SDIIMSK	arm9/smdk2410/v3_0/include/s3c2410x.h	514;"	d
SDIPRE	arm9/smdk2410/v3_0/include/s3c2410x.h	500;"	d
SDIRSP0	arm9/smdk2410/v3_0/include/s3c2410x.h	504;"	d
SDIRSP1	arm9/smdk2410/v3_0/include/s3c2410x.h	505;"	d
SDIRSP2	arm9/smdk2410/v3_0/include/s3c2410x.h	506;"	d
SDIRSP3	arm9/smdk2410/v3_0/include/s3c2410x.h	507;"	d
SDIR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	431;"	d
SDIR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	475;"	d
SDIR_CMD_AUTO_REFRESH	xscale/verde/v3_0/include/hal_verde.h	229;"	d
SDIR_CMD_CAS_LAT_2_A	xscale/verde/v3_0/include/hal_verde.h	227;"	d
SDIR_CMD_CAS_LAT_2_B	xscale/verde/v3_0/include/hal_verde.h	228;"	d
SDIR_CMD_ENABLE_DLL	xscale/verde/v3_0/include/hal_verde.h	226;"	d
SDIR_CMD_NOP	xscale/verde/v3_0/include/hal_verde.h	224;"	d
SDIR_CMD_PRECHARGE_ALL	xscale/verde/v3_0/include/hal_verde.h	225;"	d
SDIR_OFF	xscale/iop310/v3_0/include/hal_iop310.h	130;"	d
SDPR0_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	436;"	d
SDPR0_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	480;"	d
SDPR1_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	437;"	d
SDPR1_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	481;"	d
SDPR2_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	438;"	d
SDPR2_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	482;"	d
SDPR3_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	439;"	d
SDPR3_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	483;"	d
SDPR4_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	440;"	d
SDPR4_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	484;"	d
SDPR5_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	441;"	d
SDPR5_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	485;"	d
SDPR6_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	442;"	d
SDPR6_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	486;"	d
SDPR7_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	443;"	d
SDPR7_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	487;"	d
SDRAM_ALIAS_BASE	xscale/grg/v3_0/include/grg.h	64;"	d
SDRAM_ALIAS_BASE	xscale/grg/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_SDRAM   SDRAM_ALIAS_BASE,     1, 0, 0, 0   \/\/ Cached SDRAM alias$/;"	v
SDRAM_ALIAS_BASE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_SDRAM   SDRAM_ALIAS_BASE,     1, 0, 0, 0   \/\/ Cached SDRAM alias$/;"	v
SDRAM_ALIAS_BASE	xscale/ixdp425/v3_0/include/ixdp425.h	64;"	d
SDRAM_BASE	arm9/innovator/v3_0/include/innovator.h	63;"	d
SDRAM_BASE	lpc24xx/ea2468/v3_0/src/ea2468_misc.c	83;"	d	file:
SDRAM_BASE	xscale/grg/v3_0/include/grg.h	63;"	d
SDRAM_BASE	xscale/grg/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_SDRAM   SDRAM_BASE,           1, 0, 0, 0   \/\/ Cached SDRAM$/;"	v
SDRAM_BASE	xscale/iq80321/v3_0/include/iq80321.h	70;"	d
SDRAM_BASE	xscale/iq80321/v3_0/include/iq80321.h	72;"	d
SDRAM_BASE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_SDRAM   SDRAM_BASE,           1, 0, 0, 0   \/\/ Cached SDRAM$/;"	v
SDRAM_BASE	xscale/ixdp425/v3_0/include/ixdp425.h	63;"	d
SDRAM_BASE	xscale/picasso/v3_0/include/picasso.h	50;"	d
SDRAM_BASE	xscale/prpmc1100/v3_0/include/prpmc1100.h	63;"	d
SDRAM_BASE	xscale/uE250/v3_0/include/uE250.h	50;"	d
SDRAM_BASE	xscale/xsengine/v3_0/include/xsengine.h	50;"	d
SDRAM_BATTERY_TEST_ADDR	xscale/iq80321/v3_0/include/iq80321.h	106;"	d
SDRAM_BATTERY_TEST_BASE	xscale/iq80310/v3_0/include/hal_platform_setup.h	98;"	d
SDRAM_BATTERY_TEST_BASE	xscale/iq80310/v3_0/src/diag/iq80310.h	188;"	d
SDRAM_BATTERY_TEST_BASE	xscale/npwr/v3_0/include/hal_platform_setup.h	100;"	d
SDRAM_CONFIG_2x16Mx16	xscale/ixp425/v3_0/include/hal_ixp425.h	155;"	d
SDRAM_CONFIG_2x32Mx16	xscale/ixp425/v3_0/include/hal_ixp425.h	157;"	d
SDRAM_CONFIG_2x8Mx16	xscale/ixp425/v3_0/include/hal_ixp425.h	153;"	d
SDRAM_CONFIG_4x16Mx16	xscale/ixp425/v3_0/include/hal_ixp425.h	156;"	d
SDRAM_CONFIG_4x32Mx16	xscale/ixp425/v3_0/include/hal_ixp425.h	158;"	d
SDRAM_CONFIG_4x8Mx16	xscale/ixp425/v3_0/include/hal_ixp425.h	154;"	d
SDRAM_CONFIG_CAS_3	xscale/ixp425/v3_0/include/hal_ixp425.h	159;"	d
SDRAM_CONFIG_RAS_3	xscale/ixp425/v3_0/include/hal_ixp425.h	160;"	d
SDRAM_DC_BASE	xscale/grg/v3_0/include/grg.h	66;"	d
SDRAM_DC_BASE	xscale/grg/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_SDRAM   SDRAM_DC_BASE,        1, 0, 0, 1   \/\/ Cached data coherent SDRAM$/;"	v
SDRAM_DC_BASE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_SDRAM   SDRAM_DC_BASE,        1, 0, 0, 1   \/\/ Cached data coherent SDRAM$/;"	v
SDRAM_DC_BASE	xscale/ixdp425/v3_0/include/ixdp425.h	66;"	d
SDRAM_DEVID	xscale/iop310/v3_0/include/hal_iop310.h	240;"	d
SDRAM_DEVID	xscale/iq80321/v3_0/include/iq80321.h	90;"	d
SDRAM_IR_AUTO_REFRESH	xscale/ixp425/v3_0/include/hal_ixp425.h	167;"	d
SDRAM_IR_BURST_TERMINATE	xscale/ixp425/v3_0/include/hal_ixp425.h	168;"	d
SDRAM_IR_MODE_SET_CAS2	xscale/ixp425/v3_0/include/hal_ixp425.h	163;"	d
SDRAM_IR_MODE_SET_CAS3	xscale/ixp425/v3_0/include/hal_ixp425.h	164;"	d
SDRAM_IR_NOP	xscale/ixp425/v3_0/include/hal_ixp425.h	166;"	d
SDRAM_IR_NORMAL	xscale/ixp425/v3_0/include/hal_ixp425.h	169;"	d
SDRAM_IR_PRECHARGE	xscale/ixp425/v3_0/include/hal_ixp425.h	165;"	d
SDRAM_MAX	xscale/iq80321/v3_0/include/iq80321.h	75;"	d
SDRAM_MAX	xscale/picasso/v3_0/include/picasso.h	52;"	d
SDRAM_MAX	xscale/uE250/v3_0/include/uE250.h	52;"	d
SDRAM_MAX	xscale/xsengine/v3_0/include/xsengine.h	52;"	d
SDRAM_MODE_REGISTER_SETUP	ebsa285/v3_0/src/mem285.S	/^#define SDRAM_MODE_REGISTER_SETUP 0x22$/;"	d
SDRAM_MODE_REGISTER_SETUP_OFFSET	ebsa285/v3_0/src/mem285.S	/^#define SDRAM_MODE_REGISTER_SETUP_OFFSET ((SDRAM_MODE_REGISTER_SETUP) << 2)$/;"	d
SDRAM_PHYS_BASE	xscale/grg/v3_0/include/grg.h	62;"	d
SDRAM_PHYS_BASE	xscale/grg/v3_0/include/hal_platform_setup.h	/^    XSCALE_MMU_SECTION SDRAM_PHYS_BASE>>20, \\va>>20, SDRAM_SIZE>>20, \\c, \\b, 3, \\x, \\p$/;"	v
SDRAM_PHYS_BASE	xscale/iq80321/v3_0/include/iq80321.h	68;"	d
SDRAM_PHYS_BASE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^    XSCALE_MMU_SECTION SDRAM_PHYS_BASE>>20, \\va>>20, SDRAM_SIZE>>20, \\c, \\b, 3, \\x, \\p$/;"	v
SDRAM_PHYS_BASE	xscale/ixdp425/v3_0/include/ixdp425.h	62;"	d
SDRAM_PHYS_BASE	xscale/picasso/v3_0/include/picasso.h	49;"	d
SDRAM_PHYS_BASE	xscale/prpmc1100/v3_0/include/prpmc1100.h	62;"	d
SDRAM_PHYS_BASE	xscale/uE250/v3_0/include/uE250.h	49;"	d
SDRAM_PHYS_BASE	xscale/xsengine/v3_0/include/xsengine.h	49;"	d
SDRAM_SIZE	xscale/grg/v3_0/include/grg.h	67;"	d
SDRAM_SIZE	xscale/grg/v3_0/include/hal_platform_setup.h	/^    XSCALE_MMU_SECTION SDRAM_PHYS_BASE>>20, \\va>>20, SDRAM_SIZE>>20, \\c, \\b, 3, \\x, \\p$/;"	v
SDRAM_SIZE	xscale/iq80321/v3_0/include/iq80321.h	74;"	d
SDRAM_SIZE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^    XSCALE_MMU_SECTION SDRAM_PHYS_BASE>>20, \\va>>20, SDRAM_SIZE>>20, \\c, \\b, 3, \\x, \\p$/;"	v
SDRAM_SIZE	xscale/ixdp425/v3_0/include/ixdp425.h	67;"	d
SDRAM_SIZE	xscale/picasso/v3_0/include/picasso.h	51;"	d
SDRAM_SIZE	xscale/prpmc1100/v3_0/include/prpmc1100.h	65;"	d
SDRAM_SIZE	xscale/uE250/v3_0/include/uE250.h	51;"	d
SDRAM_SIZE	xscale/xsengine/v3_0/include/xsengine.h	51;"	d
SDRAM_TIMING_VALUE	ebsa285/v3_0/src/mem285.S	/^#define SDRAM_TIMING_VALUE        (SA110_SDRAM_ROW_PRECHARGE_2_CYCLES    | \\$/;"	d
SDRAM_TIMING_VALUE_MIN	ebsa285/v3_0/src/mem285.S	/^#define SDRAM_TIMING_VALUE_MIN    (SDRAM_TIMING_VALUE                    | \\$/;"	d
SDRAM_TIMING_VALUE_NORMAL	ebsa285/v3_0/src/mem285.S	/^#define SDRAM_TIMING_VALUE_NORMAL (SDRAM_TIMING_VALUE                    | \\$/;"	d
SDRAM_UNCACHED_BASE	xscale/grg/v3_0/include/grg.h	65;"	d
SDRAM_UNCACHED_BASE	xscale/grg/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_SDRAM   SDRAM_UNCACHED_BASE,  0, 0, 0, 0   \/\/ Uncached SDRAM$/;"	v
SDRAM_UNCACHED_BASE	xscale/iq80321/v3_0/include/iq80321.h	78;"	d
SDRAM_UNCACHED_BASE	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	IXP_MAP_SDRAM   SDRAM_UNCACHED_BASE,  0, 0, 0, 0   \/\/ Uncached SDRAM$/;"	v
SDRAM_UNCACHED_BASE	xscale/ixdp425/v3_0/include/ixdp425.h	65;"	d
SDRAM_UNCACHED_BASE	xscale/picasso/v3_0/include/picasso.h	56;"	d
SDRAM_UNCACHED_BASE	xscale/prpmc1100/v3_0/include/prpmc1100.h	64;"	d
SDRAM_UNCACHED_BASE	xscale/uE250/v3_0/include/uE250.h	56;"	d
SDRAM_UNCACHED_BASE	xscale/xsengine/v3_0/include/xsengine.h	57;"	d
SDRAM_WIDTH_BYTE	xscale/iop310/v3_0/include/hal_iop310.h	235;"	d
SDRFOR	edb7xxx/v3_0/include/hal_edb7xxx.h	165;"	d
SECONDARY_BUSNO_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	354;"	d
SECONDARY_BUS_NUM	xscale/iop310/v3_0/include/hal_iop310.h	602;"	d
SECONDARY_BUS_NUM	xscale/iop310/v3_0/include/var_io.h	100;"	d
SECONDARY_BUS_NUM	xscale/iq80310/v3_0/src/diag/pci_bios.h	100;"	d
SECONDARY_DAC_BASE	xscale/iop310/v3_0/include/hal_iop310.h	604;"	d
SECONDARY_DAC_BASE	xscale/iop310/v3_0/include/var_io.h	102;"	d
SECONDARY_DAC_BASE	xscale/iq80310/v3_0/src/diag/pci_bios.h	102;"	d
SECONDARY_DAC_LIMIT	xscale/iop310/v3_0/include/hal_iop310.h	607;"	d
SECONDARY_DAC_LIMIT	xscale/iop310/v3_0/include/var_io.h	105;"	d
SECONDARY_DAC_LIMIT	xscale/iq80310/v3_0/src/diag/pci_bios.h	105;"	d
SECONDARY_IO_BASE	xscale/iop310/v3_0/include/hal_iop310.h	605;"	d
SECONDARY_IO_BASE	xscale/iop310/v3_0/include/var_io.h	103;"	d
SECONDARY_IO_BASE	xscale/iq80310/v3_0/src/diag/pci_bios.h	103;"	d
SECONDARY_IO_LIMIT	xscale/iop310/v3_0/include/hal_iop310.h	608;"	d
SECONDARY_IO_LIMIT	xscale/iop310/v3_0/include/var_io.h	106;"	d
SECONDARY_IO_LIMIT	xscale/iq80310/v3_0/src/diag/pci_bios.h	106;"	d
SECONDARY_LAT_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	356;"	d
SECONDARY_MEM_BASE	xscale/iop310/v3_0/include/hal_iop310.h	603;"	d
SECONDARY_MEM_BASE	xscale/iop310/v3_0/include/var_io.h	101;"	d
SECONDARY_MEM_BASE	xscale/iq80310/v3_0/src/diag/pci_bios.h	101;"	d
SECONDARY_MEM_LIMIT	xscale/iop310/v3_0/include/hal_iop310.h	606;"	d
SECONDARY_MEM_LIMIT	xscale/iop310/v3_0/include/var_io.h	104;"	d
SECONDARY_MEM_LIMIT	xscale/iq80310/v3_0/src/diag/pci_bios.h	104;"	d
SECONDARY_STAT_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	360;"	d
SECTOR_PROG	xscale/iq80310/v3_0/src/diag/flash.c	83;"	d	file:
SELECT_557_EEP	xscale/iq80310/v3_0/src/diag/i557_eep.h	77;"	d
SELECT_SETUP_TIME	xscale/iq80310/v3_0/src/diag/i557_eep.c	92;"	d	file:
SELF_TEST_ALIGN	xscale/iq80310/v3_0/src/diag/ether_test.h	228;"	d
SEQ_ADD1	integrator/v3_0/src/flash.c	336;"	d	file:
SEQ_ADD1	integrator/v3_0/src/prog_flash.c	178;"	d	file:
SEQ_ADD1	pid/v3_0/src/flash.c	154;"	d	file:
SEQ_ADD1	pid/v3_0/src/prog_flash.c	119;"	d	file:
SEQ_ADD2	integrator/v3_0/src/flash.c	337;"	d	file:
SEQ_ADD2	integrator/v3_0/src/prog_flash.c	179;"	d	file:
SEQ_ADD2	pid/v3_0/src/flash.c	155;"	d	file:
SEQ_ADD2	pid/v3_0/src/prog_flash.c	120;"	d	file:
SERR_ASSERTED	xscale/iq80310/v3_0/src/diag/pci_bios.h	287;"	d
SERR_ERROR	xscale/iq80310/v3_0/src/diag/pci_bios.h	280;"	d
SET_FAILED	xscale/iq80310/v3_0/src/diag/pci_bios.h	400;"	d
SET_LOCK_BIT_ERROR	xscale/iq80310/v3_0/src/diag/flash.c	97;"	d	file:
SET_LOCK_BIT_SUCCESS	xscale/iq80310/v3_0/src/diag/flash.c	98;"	d	file:
SEVEN	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	69;"	d
SHF_ULCON_IRM	arm9/smdk2410/v3_0/include/s3c2410x.h	307;"	d
SHF_ULCON_PM	arm9/smdk2410/v3_0/include/s3c2410x.h	299;"	d
SHF_ULCON_SB	arm9/smdk2410/v3_0/include/s3c2410x.h	294;"	d
SHF_ULCON_WL	arm9/smdk2410/v3_0/include/s3c2410x.h	287;"	d
SIABAR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	334;"	d
SIABAR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	378;"	d
SIABAR_REG	xscale/iop310/v3_0/include/hal_iop310.h	578;"	d
SIALR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	335;"	d
SIALR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	379;"	d
SIALR_REG	xscale/iop310/v3_0/include/hal_iop310.h	579;"	d
SIATVR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	336;"	d
SIATVR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	380;"	d
SIATVR_REG	xscale/iop310/v3_0/include/hal_iop310.h	580;"	d
SINTA_INT	xscale/iq80310/v3_0/src/diag/iq80310.h	159;"	d
SINTA_INT_ID	xscale/iq80310/v3_0/src/diag/iq80310.h	234;"	d
SINTB_INT	xscale/iq80310/v3_0/src/diag/iq80310.h	160;"	d
SINTB_INT_ID	xscale/iq80310/v3_0/src/diag/iq80310.h	235;"	d
SINTC_INT	xscale/iq80310/v3_0/src/diag/iq80310.h	161;"	d
SINTC_INT_ID	xscale/iq80310/v3_0/src/diag/iq80310.h	236;"	d
SINTD_INT	xscale/iq80310/v3_0/src/diag/iq80310.h	246;"	d
SINTD_INT_ID	xscale/iq80310/v3_0/src/diag/iq80310.h	237;"	d
SINT_MASK	xscale/iq80310/v3_0/src/diag/iq80310.h	162;"	d
SINT_REG_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	157;"	d
SIOBR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	278;"	d
SIOBR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	322;"	d
SIOLR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	279;"	d
SIOLR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	323;"	d
SIO_BRDDIV	aim711/v3_0/src/hal_diag.c	66;"	d	file:
SIO_BRDDIV	e7t/v3_0/src/hal_diag.c	66;"	d	file:
SIO_BRDDIV	snds/v3_0/src/hal_diag.c	66;"	d	file:
SIO_FCR_FCR0	cma230/v3_0/src/hal_diag.c	182;"	d	file:
SIO_FCR_FCR0	xscale/iop310/v3_0/src/hal_diag.c	163;"	d	file:
SIO_FCR_FCR1	cma230/v3_0/src/hal_diag.c	183;"	d	file:
SIO_FCR_FCR1	xscale/iop310/v3_0/src/hal_diag.c	164;"	d	file:
SIO_FCR_FCR2	cma230/v3_0/src/hal_diag.c	184;"	d	file:
SIO_FCR_FCR2	xscale/iop310/v3_0/src/hal_diag.c	165;"	d	file:
SIO_IER_ELSI	cma230/v3_0/src/hal_diag.c	142;"	d	file:
SIO_IER_ELSI	xscale/iop310/v3_0/src/hal_diag.c	123;"	d	file:
SIO_IER_EMSI	cma230/v3_0/src/hal_diag.c	143;"	d	file:
SIO_IER_EMSI	xscale/iop310/v3_0/src/hal_diag.c	124;"	d	file:
SIO_IER_ERDAI	cma230/v3_0/src/hal_diag.c	140;"	d	file:
SIO_IER_ERDAI	xscale/iop310/v3_0/src/hal_diag.c	121;"	d	file:
SIO_IER_ETHREI	cma230/v3_0/src/hal_diag.c	141;"	d	file:
SIO_IER_ETHREI	xscale/iop310/v3_0/src/hal_diag.c	122;"	d	file:
SIO_IER_LS	aeb/v3_0/src/hal_diag.c	80;"	d	file:
SIO_IER_LS	pid/v3_0/src/hal_diag.c	106;"	d	file:
SIO_IER_LS	xscale/iq80321/v3_0/src/hal_diag.c	105;"	d	file:
SIO_IER_LS	xscale/ixp425/v3_0/src/ixp425_diag.c	98;"	d	file:
SIO_IER_MS	aeb/v3_0/src/hal_diag.c	81;"	d	file:
SIO_IER_MS	pid/v3_0/src/hal_diag.c	107;"	d	file:
SIO_IER_MS	xscale/iq80321/v3_0/src/hal_diag.c	106;"	d	file:
SIO_IER_MS	xscale/ixp425/v3_0/src/ixp425_diag.c	99;"	d	file:
SIO_IER_RCV	aeb/v3_0/src/hal_diag.c	78;"	d	file:
SIO_IER_RCV	pid/v3_0/src/hal_diag.c	104;"	d	file:
SIO_IER_RCV	xscale/iq80321/v3_0/src/hal_diag.c	103;"	d	file:
SIO_IER_RCV	xscale/ixp425/v3_0/src/ixp425_diag.c	96;"	d	file:
SIO_IER_UUE	xscale/ixp425/v3_0/src/ixp425_diag.c	100;"	d	file:
SIO_IER_XMT	aeb/v3_0/src/hal_diag.c	79;"	d	file:
SIO_IER_XMT	pid/v3_0/src/hal_diag.c	105;"	d	file:
SIO_IER_XMT	xscale/iq80321/v3_0/src/hal_diag.c	104;"	d	file:
SIO_IER_XMT	xscale/ixp425/v3_0/src/ixp425_diag.c	97;"	d	file:
SIO_IIR_ID_MASK	cma230/v3_0/src/hal_diag.c	147;"	d	file:
SIO_IIR_ID_MASK	xscale/iop310/v3_0/src/hal_diag.c	128;"	d	file:
SIO_IIR_IP	cma230/v3_0/src/hal_diag.c	146;"	d	file:
SIO_IIR_IP	xscale/iop310/v3_0/src/hal_diag.c	127;"	d	file:
SIO_LCR_DLAB	aeb/v3_0/src/hal_diag.c	124;"	d	file:
SIO_LCR_DLAB	cma230/v3_0/src/hal_diag.c	179;"	d	file:
SIO_LCR_DLAB	pid/v3_0/src/hal_diag.c	137;"	d	file:
SIO_LCR_DLAB	xscale/iop310/v3_0/src/hal_diag.c	160;"	d	file:
SIO_LCR_DLAB	xscale/iq80321/v3_0/src/hal_diag.c	136;"	d	file:
SIO_LCR_DLAB	xscale/ixp425/v3_0/src/ixp425_diag.c	130;"	d	file:
SIO_LCR_EPS	aeb/v3_0/src/hal_diag.c	121;"	d	file:
SIO_LCR_EPS	cma230/v3_0/src/hal_diag.c	176;"	d	file:
SIO_LCR_EPS	pid/v3_0/src/hal_diag.c	134;"	d	file:
SIO_LCR_EPS	xscale/iop310/v3_0/src/hal_diag.c	157;"	d	file:
SIO_LCR_EPS	xscale/iq80321/v3_0/src/hal_diag.c	133;"	d	file:
SIO_LCR_EPS	xscale/ixp425/v3_0/src/ixp425_diag.c	127;"	d	file:
SIO_LCR_PEN	aeb/v3_0/src/hal_diag.c	120;"	d	file:
SIO_LCR_PEN	cma230/v3_0/src/hal_diag.c	175;"	d	file:
SIO_LCR_PEN	pid/v3_0/src/hal_diag.c	133;"	d	file:
SIO_LCR_PEN	xscale/iop310/v3_0/src/hal_diag.c	156;"	d	file:
SIO_LCR_PEN	xscale/iq80321/v3_0/src/hal_diag.c	132;"	d	file:
SIO_LCR_PEN	xscale/ixp425/v3_0/src/ixp425_diag.c	126;"	d	file:
SIO_LCR_SB	aeb/v3_0/src/hal_diag.c	123;"	d	file:
SIO_LCR_SB	cma230/v3_0/src/hal_diag.c	178;"	d	file:
SIO_LCR_SB	pid/v3_0/src/hal_diag.c	136;"	d	file:
SIO_LCR_SB	xscale/iop310/v3_0/src/hal_diag.c	159;"	d	file:
SIO_LCR_SB	xscale/iq80321/v3_0/src/hal_diag.c	135;"	d	file:
SIO_LCR_SB	xscale/ixp425/v3_0/src/ixp425_diag.c	129;"	d	file:
SIO_LCR_SP	aeb/v3_0/src/hal_diag.c	122;"	d	file:
SIO_LCR_SP	cma230/v3_0/src/hal_diag.c	177;"	d	file:
SIO_LCR_SP	pid/v3_0/src/hal_diag.c	135;"	d	file:
SIO_LCR_SP	xscale/iop310/v3_0/src/hal_diag.c	158;"	d	file:
SIO_LCR_SP	xscale/iq80321/v3_0/src/hal_diag.c	134;"	d	file:
SIO_LCR_SP	xscale/ixp425/v3_0/src/ixp425_diag.c	128;"	d	file:
SIO_LCR_STB	aeb/v3_0/src/hal_diag.c	119;"	d	file:
SIO_LCR_STB	cma230/v3_0/src/hal_diag.c	174;"	d	file:
SIO_LCR_STB	pid/v3_0/src/hal_diag.c	132;"	d	file:
SIO_LCR_STB	xscale/iop310/v3_0/src/hal_diag.c	155;"	d	file:
SIO_LCR_STB	xscale/iq80321/v3_0/src/hal_diag.c	131;"	d	file:
SIO_LCR_STB	xscale/ixp425/v3_0/src/ixp425_diag.c	125;"	d	file:
SIO_LCR_WLS0	aeb/v3_0/src/hal_diag.c	117;"	d	file:
SIO_LCR_WLS0	cma230/v3_0/src/hal_diag.c	172;"	d	file:
SIO_LCR_WLS0	pid/v3_0/src/hal_diag.c	130;"	d	file:
SIO_LCR_WLS0	xscale/iop310/v3_0/src/hal_diag.c	153;"	d	file:
SIO_LCR_WLS0	xscale/iq80321/v3_0/src/hal_diag.c	129;"	d	file:
SIO_LCR_WLS0	xscale/ixp425/v3_0/src/ixp425_diag.c	123;"	d	file:
SIO_LCR_WLS1	aeb/v3_0/src/hal_diag.c	118;"	d	file:
SIO_LCR_WLS1	cma230/v3_0/src/hal_diag.c	173;"	d	file:
SIO_LCR_WLS1	pid/v3_0/src/hal_diag.c	131;"	d	file:
SIO_LCR_WLS1	xscale/iop310/v3_0/src/hal_diag.c	154;"	d	file:
SIO_LCR_WLS1	xscale/iq80321/v3_0/src/hal_diag.c	130;"	d	file:
SIO_LCR_WLS1	xscale/ixp425/v3_0/src/ixp425_diag.c	124;"	d	file:
SIO_LSR_BI	aeb/v3_0/src/hal_diag.c	101;"	d	file:
SIO_LSR_BI	cma230/v3_0/src/hal_diag.c	156;"	d	file:
SIO_LSR_BI	pid/v3_0/src/hal_diag.c	114;"	d	file:
SIO_LSR_BI	xscale/iop310/v3_0/src/hal_diag.c	137;"	d	file:
SIO_LSR_BI	xscale/iq80321/v3_0/src/hal_diag.c	113;"	d	file:
SIO_LSR_BI	xscale/ixp425/v3_0/src/ixp425_diag.c	107;"	d	file:
SIO_LSR_DR	aeb/v3_0/src/hal_diag.c	97;"	d	file:
SIO_LSR_DR	cma230/v3_0/src/hal_diag.c	152;"	d	file:
SIO_LSR_DR	pid/v3_0/src/hal_diag.c	110;"	d	file:
SIO_LSR_DR	xscale/iop310/v3_0/src/hal_diag.c	133;"	d	file:
SIO_LSR_DR	xscale/iq80321/v3_0/src/hal_diag.c	109;"	d	file:
SIO_LSR_DR	xscale/ixp425/v3_0/src/ixp425_diag.c	103;"	d	file:
SIO_LSR_ERR	aeb/v3_0/src/hal_diag.c	104;"	d	file:
SIO_LSR_ERR	cma230/v3_0/src/hal_diag.c	159;"	d	file:
SIO_LSR_ERR	pid/v3_0/src/hal_diag.c	117;"	d	file:
SIO_LSR_ERR	xscale/iop310/v3_0/src/hal_diag.c	140;"	d	file:
SIO_LSR_ERR	xscale/iq80321/v3_0/src/hal_diag.c	116;"	d	file:
SIO_LSR_ERR	xscale/ixp425/v3_0/src/ixp425_diag.c	110;"	d	file:
SIO_LSR_FE	aeb/v3_0/src/hal_diag.c	100;"	d	file:
SIO_LSR_FE	cma230/v3_0/src/hal_diag.c	155;"	d	file:
SIO_LSR_FE	pid/v3_0/src/hal_diag.c	113;"	d	file:
SIO_LSR_FE	xscale/iop310/v3_0/src/hal_diag.c	136;"	d	file:
SIO_LSR_FE	xscale/iq80321/v3_0/src/hal_diag.c	112;"	d	file:
SIO_LSR_FE	xscale/ixp425/v3_0/src/ixp425_diag.c	106;"	d	file:
SIO_LSR_OE	aeb/v3_0/src/hal_diag.c	98;"	d	file:
SIO_LSR_OE	cma230/v3_0/src/hal_diag.c	153;"	d	file:
SIO_LSR_OE	pid/v3_0/src/hal_diag.c	111;"	d	file:
SIO_LSR_OE	xscale/iop310/v3_0/src/hal_diag.c	134;"	d	file:
SIO_LSR_OE	xscale/iq80321/v3_0/src/hal_diag.c	110;"	d	file:
SIO_LSR_OE	xscale/ixp425/v3_0/src/ixp425_diag.c	104;"	d	file:
SIO_LSR_PE	aeb/v3_0/src/hal_diag.c	99;"	d	file:
SIO_LSR_PE	cma230/v3_0/src/hal_diag.c	154;"	d	file:
SIO_LSR_PE	pid/v3_0/src/hal_diag.c	112;"	d	file:
SIO_LSR_PE	xscale/iop310/v3_0/src/hal_diag.c	135;"	d	file:
SIO_LSR_PE	xscale/iq80321/v3_0/src/hal_diag.c	111;"	d	file:
SIO_LSR_PE	xscale/ixp425/v3_0/src/ixp425_diag.c	105;"	d	file:
SIO_LSR_TEMT	aeb/v3_0/src/hal_diag.c	103;"	d	file:
SIO_LSR_TEMT	cma230/v3_0/src/hal_diag.c	158;"	d	file:
SIO_LSR_TEMT	pid/v3_0/src/hal_diag.c	116;"	d	file:
SIO_LSR_TEMT	xscale/iop310/v3_0/src/hal_diag.c	139;"	d	file:
SIO_LSR_TEMT	xscale/iq80321/v3_0/src/hal_diag.c	115;"	d	file:
SIO_LSR_TEMT	xscale/ixp425/v3_0/src/ixp425_diag.c	109;"	d	file:
SIO_LSR_THRE	aeb/v3_0/src/hal_diag.c	102;"	d	file:
SIO_LSR_THRE	cma230/v3_0/src/hal_diag.c	157;"	d	file:
SIO_LSR_THRE	pid/v3_0/src/hal_diag.c	115;"	d	file:
SIO_LSR_THRE	xscale/iop310/v3_0/src/hal_diag.c	138;"	d	file:
SIO_LSR_THRE	xscale/iq80321/v3_0/src/hal_diag.c	114;"	d	file:
SIO_LSR_THRE	xscale/ixp425/v3_0/src/ixp425_diag.c	108;"	d	file:
SIO_MCR_AFE	xscale/ixp425/v3_0/src/ixp425_diag.c	138;"	d	file:
SIO_MCR_DTR	aeb/v3_0/src/hal_diag.c	127;"	d	file:
SIO_MCR_DTR	pid/v3_0/src/hal_diag.c	140;"	d	file:
SIO_MCR_DTR	xscale/iq80321/v3_0/src/hal_diag.c	139;"	d	file:
SIO_MCR_DTR	xscale/ixp425/v3_0/src/ixp425_diag.c	133;"	d	file:
SIO_MCR_INT	aeb/v3_0/src/hal_diag.c	129;"	d	file:
SIO_MCR_INT	pid/v3_0/src/hal_diag.c	142;"	d	file:
SIO_MCR_LOOP	xscale/ixp425/v3_0/src/ixp425_diag.c	137;"	d	file:
SIO_MCR_OUT1	xscale/ixp425/v3_0/src/ixp425_diag.c	135;"	d	file:
SIO_MCR_OUT2	xscale/ixp425/v3_0/src/ixp425_diag.c	136;"	d	file:
SIO_MCR_RTS	aeb/v3_0/src/hal_diag.c	128;"	d	file:
SIO_MCR_RTS	pid/v3_0/src/hal_diag.c	141;"	d	file:
SIO_MCR_RTS	xscale/iq80321/v3_0/src/hal_diag.c	140;"	d	file:
SIO_MCR_RTS	xscale/ixp425/v3_0/src/ixp425_diag.c	134;"	d	file:
SIO_MSR_CTS	aeb/v3_0/src/hal_diag.c	111;"	d	file:
SIO_MSR_CTS	cma230/v3_0/src/hal_diag.c	166;"	d	file:
SIO_MSR_CTS	pid/v3_0/src/hal_diag.c	124;"	d	file:
SIO_MSR_CTS	xscale/iop310/v3_0/src/hal_diag.c	147;"	d	file:
SIO_MSR_CTS	xscale/iq80321/v3_0/src/hal_diag.c	123;"	d	file:
SIO_MSR_CTS	xscale/ixp425/v3_0/src/ixp425_diag.c	117;"	d	file:
SIO_MSR_DCD	aeb/v3_0/src/hal_diag.c	114;"	d	file:
SIO_MSR_DCD	cma230/v3_0/src/hal_diag.c	169;"	d	file:
SIO_MSR_DCD	pid/v3_0/src/hal_diag.c	127;"	d	file:
SIO_MSR_DCD	xscale/iop310/v3_0/src/hal_diag.c	150;"	d	file:
SIO_MSR_DCD	xscale/iq80321/v3_0/src/hal_diag.c	126;"	d	file:
SIO_MSR_DCD	xscale/ixp425/v3_0/src/ixp425_diag.c	120;"	d	file:
SIO_MSR_DCTS	aeb/v3_0/src/hal_diag.c	107;"	d	file:
SIO_MSR_DCTS	cma230/v3_0/src/hal_diag.c	162;"	d	file:
SIO_MSR_DCTS	pid/v3_0/src/hal_diag.c	120;"	d	file:
SIO_MSR_DCTS	xscale/iop310/v3_0/src/hal_diag.c	143;"	d	file:
SIO_MSR_DCTS	xscale/iq80321/v3_0/src/hal_diag.c	119;"	d	file:
SIO_MSR_DCTS	xscale/ixp425/v3_0/src/ixp425_diag.c	113;"	d	file:
SIO_MSR_DDCD	aeb/v3_0/src/hal_diag.c	110;"	d	file:
SIO_MSR_DDCD	cma230/v3_0/src/hal_diag.c	165;"	d	file:
SIO_MSR_DDCD	pid/v3_0/src/hal_diag.c	123;"	d	file:
SIO_MSR_DDCD	xscale/iop310/v3_0/src/hal_diag.c	146;"	d	file:
SIO_MSR_DDCD	xscale/iq80321/v3_0/src/hal_diag.c	122;"	d	file:
SIO_MSR_DDCD	xscale/ixp425/v3_0/src/ixp425_diag.c	116;"	d	file:
SIO_MSR_DDSR	aeb/v3_0/src/hal_diag.c	108;"	d	file:
SIO_MSR_DDSR	cma230/v3_0/src/hal_diag.c	163;"	d	file:
SIO_MSR_DDSR	pid/v3_0/src/hal_diag.c	121;"	d	file:
SIO_MSR_DDSR	xscale/iop310/v3_0/src/hal_diag.c	144;"	d	file:
SIO_MSR_DDSR	xscale/iq80321/v3_0/src/hal_diag.c	120;"	d	file:
SIO_MSR_DDSR	xscale/ixp425/v3_0/src/ixp425_diag.c	114;"	d	file:
SIO_MSR_DSR	aeb/v3_0/src/hal_diag.c	112;"	d	file:
SIO_MSR_DSR	cma230/v3_0/src/hal_diag.c	167;"	d	file:
SIO_MSR_DSR	pid/v3_0/src/hal_diag.c	125;"	d	file:
SIO_MSR_DSR	xscale/iop310/v3_0/src/hal_diag.c	148;"	d	file:
SIO_MSR_DSR	xscale/iq80321/v3_0/src/hal_diag.c	124;"	d	file:
SIO_MSR_DSR	xscale/ixp425/v3_0/src/ixp425_diag.c	118;"	d	file:
SIO_MSR_RI	aeb/v3_0/src/hal_diag.c	113;"	d	file:
SIO_MSR_RI	cma230/v3_0/src/hal_diag.c	168;"	d	file:
SIO_MSR_RI	pid/v3_0/src/hal_diag.c	126;"	d	file:
SIO_MSR_RI	xscale/iop310/v3_0/src/hal_diag.c	149;"	d	file:
SIO_MSR_RI	xscale/iq80321/v3_0/src/hal_diag.c	125;"	d	file:
SIO_MSR_RI	xscale/ixp425/v3_0/src/ixp425_diag.c	119;"	d	file:
SIO_MSR_TERI	aeb/v3_0/src/hal_diag.c	109;"	d	file:
SIO_MSR_TERI	cma230/v3_0/src/hal_diag.c	164;"	d	file:
SIO_MSR_TERI	pid/v3_0/src/hal_diag.c	122;"	d	file:
SIO_MSR_TERI	xscale/iop310/v3_0/src/hal_diag.c	145;"	d	file:
SIO_MSR_TERI	xscale/iq80321/v3_0/src/hal_diag.c	121;"	d	file:
SIO_MSR_TERI	xscale/ixp425/v3_0/src/ixp425_diag.c	115;"	d	file:
SISR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	273;"	d
SISR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	317;"	d
SIX	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	68;"	d
SIZE	gps4020/v3_0/support/download/Makefile	/^SIZE      = arm-elf-size$/;"	m
SK_HIGH_557_EEP	xscale/iq80310/v3_0/src/diag/i557_eep.h	81;"	d
SK_HIGH_PERIOD	xscale/iq80310/v3_0/src/diag/i557_eep.c	81;"	d	file:
SK_LOW_557_EEP	xscale/iq80310/v3_0/src/diag/i557_eep.h	82;"	d
SK_LOW_PERIOD	xscale/iq80310/v3_0/src/diag/i557_eep.c	80;"	d	file:
SLOT0	xscale/iq80310/v3_0/src/diag/pci_bios.h	273;"	d
SLOT1	xscale/iq80310/v3_0/src/diag/pci_bios.h	274;"	d
SLOT2	xscale/iq80310/v3_0/src/diag/pci_bios.h	275;"	d
SLOT3	xscale/iq80310/v3_0/src/diag/pci_bios.h	276;"	d
SLOTS_PER_BUS	xscale/iq80310/v3_0/src/diag/pci_bios.h	311;"	d
SLOT_IRQ_ROUTING	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^} SLOT_IRQ_ROUTING;$/;"	t	typeref:struct:__anon31
SLTR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	259;"	d
SLTR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	303;"	d
SMBR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	281;"	d
SMBR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	325;"	d
SMDK2410_FLASH_PHYS_BASE	arm9/smdk2410/v3_0/include/s3c2410x.h	62;"	d
SMDK2410_FLASH_VIRT_BASE	arm9/smdk2410/v3_0/include/s3c2410x.h	63;"	d
SMDK2410_SDRAM_PHYS_BASE	arm9/smdk2410/v3_0/include/s3c2410x.h	59;"	d
SMDK2410_SDRAM_VIRT_BASE	arm9/smdk2410/v3_0/include/s3c2410x.h	60;"	d
SMLR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	282;"	d
SMLR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	326;"	d
SMROM_CONFIG_VALUE	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	105;"	d
SMR_CFG	gps4020/v3_0/include/gps4020.h	123;"	d
SMR_CFG	gps4020/v3_0/support/download/tty.c	54;"	d	file:
SMR_DIV	gps4020/v3_0/include/gps4020.h	101;"	d
SMR_DIV	gps4020/v3_0/support/download/tty.c	32;"	d	file:
SMR_DTR	gps4020/v3_0/include/gps4020.h	125;"	d
SMR_DTR	gps4020/v3_0/support/download/tty.c	56;"	d	file:
SMR_LENGTH	gps4020/v3_0/include/gps4020.h	110;"	d
SMR_LENGTH	gps4020/v3_0/support/download/tty.c	41;"	d	file:
SMR_LENGTH_7	gps4020/v3_0/include/gps4020.h	112;"	d
SMR_LENGTH_7	gps4020/v3_0/support/download/tty.c	43;"	d	file:
SMR_LENGTH_8	gps4020/v3_0/include/gps4020.h	111;"	d
SMR_LENGTH_8	gps4020/v3_0/support/download/tty.c	42;"	d	file:
SMR_MSU	gps4020/v3_0/include/gps4020.h	124;"	d
SMR_MSU	gps4020/v3_0/support/download/tty.c	55;"	d	file:
SMR_PARITY	gps4020/v3_0/include/gps4020.h	105;"	d
SMR_PARITY	gps4020/v3_0/support/download/tty.c	36;"	d	file:
SMR_PARITY_EVEN	gps4020/v3_0/include/gps4020.h	106;"	d
SMR_PARITY_EVEN	gps4020/v3_0/support/download/tty.c	37;"	d	file:
SMR_PARITY_ODD	gps4020/v3_0/include/gps4020.h	107;"	d
SMR_PARITY_ODD	gps4020/v3_0/support/download/tty.c	38;"	d	file:
SMR_PARITY_OFF	gps4020/v3_0/include/gps4020.h	109;"	d
SMR_PARITY_OFF	gps4020/v3_0/support/download/tty.c	40;"	d	file:
SMR_PARITY_ON	gps4020/v3_0/include/gps4020.h	108;"	d
SMR_PARITY_ON	gps4020/v3_0/support/download/tty.c	39;"	d	file:
SMR_RTS	gps4020/v3_0/include/gps4020.h	126;"	d
SMR_RTS	gps4020/v3_0/support/download/tty.c	57;"	d	file:
SMR_STOP	gps4020/v3_0/include/gps4020.h	102;"	d
SMR_STOP	gps4020/v3_0/support/download/tty.c	33;"	d	file:
SMR_STOP_1	gps4020/v3_0/include/gps4020.h	103;"	d
SMR_STOP_1	gps4020/v3_0/support/download/tty.c	34;"	d	file:
SMR_STOP_2	gps4020/v3_0/include/gps4020.h	104;"	d
SMR_STOP_2	gps4020/v3_0/support/download/tty.c	35;"	d	file:
SNOOZE	edb7xxx/v3_0/include/hal_edb7xxx.h	286;"	d
SNZDISP	edb7xxx/v3_0/include/hal_edb7xxx.h	277;"	d
SOCCAR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	359;"	d
SOCCAR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	403;"	d
SOCCDR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	361;"	d
SOCCDR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	405;"	d
SODWVR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	356;"	d
SODWVR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	400;"	d
SODWVR_REG	xscale/iop310/v3_0/include/hal_iop310.h	587;"	d
SOF	sa11x0/ipaq/v3_0/include/atmel_support.h	95;"	d
SOIOWVR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	343;"	d
SOIOWVR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	387;"	d
SOIOWVR_REG	xscale/iop310/v3_0/include/hal_iop310.h	585;"	d
SOMWVR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	342;"	d
SOMWVR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	386;"	d
SOMWVR_REG	xscale/iop310/v3_0/include/hal_iop310.h	584;"	d
SOUDR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	357;"	d
SOUDR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	401;"	d
SP	arch/v3_0/include/arm_stub.h	/^    R8, R9, R10, FP, IP, SP, LR, PC,$/;"	e	enum:regnames
SPCON0	arm9/smdk2410/v3_0/include/s3c2410x.h	483;"	d
SPCON1	arm9/smdk2410/v3_0/include/s3c2410x.h	490;"	d
SPEED_100M	xscale/iq80310/v3_0/src/diag/ether_test.c	108;"	d	file:
SPEED_10M	xscale/iq80310/v3_0/src/diag/ether_test.c	107;"	d	file:
SPEED_NOLINK	xscale/iq80310/v3_0/src/diag/ether_test.c	106;"	d	file:
SPPIN0	arm9/smdk2410/v3_0/include/s3c2410x.h	485;"	d
SPPIN1	arm9/smdk2410/v3_0/include/s3c2410x.h	492;"	d
SPPRE0	arm9/smdk2410/v3_0/include/s3c2410x.h	486;"	d
SPPRE1	arm9/smdk2410/v3_0/include/s3c2410x.h	493;"	d
SPR	arm9/innovator/v3_0/src/hal_diag.c	116;"	d	file:
SPRDAT0	arm9/smdk2410/v3_0/include/s3c2410x.h	488;"	d
SPRDAT1	arm9/smdk2410/v3_0/include/s3c2410x.h	495;"	d
SPSTA0	arm9/smdk2410/v3_0/include/s3c2410x.h	484;"	d
SPSTA1	arm9/smdk2410/v3_0/include/s3c2410x.h	491;"	d
SPTDAT0	arm9/smdk2410/v3_0/include/s3c2410x.h	487;"	d
SPTDAT1	arm9/smdk2410/v3_0/include/s3c2410x.h	494;"	d
SRAM_LA_END	edb7xxx/v3_0/include/hal_platform_setup.h	120;"	d
SRAM_LA_END	edb7xxx/v3_0/include/hal_platform_setup.h	122;"	d
SRAM_LA_START	edb7xxx/v3_0/include/hal_platform_setup.h	118;"	d
SRAM_PA	edb7xxx/v3_0/include/hal_platform_setup.h	124;"	d
SRCPND	arm9/smdk2410/v3_0/include/s3c2410x.h	93;"	d
SRXEOF	edb7xxx/v3_0/include/hal_edb7xxx.h	281;"	d
SR_MASK	integrator/v3_0/src/flash.c	68;"	d	file:
SS2DR	edb7xxx/v3_0/include/hal_edb7xxx.h	279;"	d
SS2POP	edb7xxx/v3_0/include/hal_edb7xxx.h	282;"	d
SSR	arm9/innovator/v3_0/src/hal_diag.c	122;"	d	file:
SSR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	262;"	d
SSR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	306;"	d
SSR_FE	gps4020/v3_0/include/gps4020.h	116;"	d
SSR_FE	gps4020/v3_0/support/download/tty.c	47;"	d	file:
SSR_MSS	gps4020/v3_0/include/gps4020.h	114;"	d
SSR_MSS	gps4020/v3_0/support/download/tty.c	45;"	d	file:
SSR_OE	gps4020/v3_0/include/gps4020.h	115;"	d
SSR_OE	gps4020/v3_0/support/download/tty.c	46;"	d	file:
SSR_PE	gps4020/v3_0/include/gps4020.h	117;"	d
SSR_PE	gps4020/v3_0/support/download/tty.c	48;"	d	file:
SSR_REG	xscale/iop310/v3_0/include/hal_iop310.h	569;"	d
SSR_RxActive	gps4020/v3_0/include/gps4020.h	119;"	d
SSR_RxActive	gps4020/v3_0/support/download/tty.c	50;"	d	file:
SSR_RxFull	gps4020/v3_0/include/gps4020.h	121;"	d
SSR_RxFull	gps4020/v3_0/support/download/tty.c	52;"	d	file:
SSR_TxActive	gps4020/v3_0/include/gps4020.h	118;"	d
SSR_TxActive	gps4020/v3_0/support/download/tty.c	49;"	d	file:
SSR_TxEmpty	gps4020/v3_0/include/gps4020.h	120;"	d
SSR_TxEmpty	gps4020/v3_0/support/download/tty.c	51;"	d	file:
STACK_SIZE	edb7xxx/v3_0/misc/i2s_audio_test.c	89;"	d	file:
STACK_SIZE	edb7xxx/v3_0/misc/kbd_test.c	65;"	d	file:
STACK_SIZE	edb7xxx/v3_0/misc/lcd_test.c	59;"	d	file:
STACK_SIZE	edb7xxx/v3_0/misc/panel_test.c	65;"	d	file:
STACK_SIZE	edb7xxx/v3_0/misc/prog_flash.c	62;"	d	file:
STACK_SIZE	edb7xxx/v3_0/tests/dram_test.c	68;"	d	file:
STACK_SIZE	sa11x0/assabet/v3_0/misc/lcd_test.c	73;"	d	file:
STACK_SIZE	sa11x0/cerfpda/v3_0/misc/lcd_test.c	73;"	d	file:
STANDARD_HEADER	xscale/iq80310/v3_0/src/diag/pci_bios.h	303;"	d
START	ebsa285/v3_0/tests/sdram0.cxx	61;"	d	file:
START_CMD1	integrator/v3_0/src/flash.c	338;"	d	file:
START_CMD1	integrator/v3_0/src/prog_flash.c	180;"	d	file:
START_CMD1	pid/v3_0/src/flash.c	156;"	d	file:
START_CMD1	pid/v3_0/src/prog_flash.c	121;"	d	file:
START_CMD2	integrator/v3_0/src/flash.c	339;"	d	file:
START_CMD2	integrator/v3_0/src/prog_flash.c	181;"	d	file:
START_CMD2	pid/v3_0/src/flash.c	157;"	d	file:
START_CMD2	pid/v3_0/src/prog_flash.c	122;"	d	file:
STATIC_0_CONFIG_VALUE	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	132;"	d
STATIC_1_CONFIG_VALUE	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	136;"	d
STATIC_CONTROL_0_VALUE	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	248;"	d
STATIC_CONTROL_1_VALUE	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	261;"	d
STATUS	xscale/iq80310/v3_0/src/diag/iq80310.h	/^typedef int		STATUS;$/;"	t
STATUS_ERROR	integrator/v3_0/src/flash.c	81;"	d	file:
STATUS_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	341;"	d
STATUS_READY_MASK	integrator/v3_0/src/flash.c	79;"	d	file:
STDBY	edb7xxx/v3_0/include/hal_edb7xxx.h	273;"	d
STFCLR	edb7xxx/v3_0/include/hal_edb7xxx.h	262;"	d
STOP_CMD	integrator/v3_0/src/flash.c	342;"	d	file:
STOP_CMD	integrator/v3_0/src/prog_flash.c	184;"	d	file:
STOP_CMD	pid/v3_0/src/flash.c	160;"	d	file:
STOP_CMD	pid/v3_0/src/prog_flash.c	125;"	d	file:
STRIDE	arm9/innovator/v3_0/src/hal_diag.c	94;"	d	file:
STRIDE	arm9/innovator/v3_0/src/hal_diag.c	97;"	d	file:
STRIPPING_DISABLE	xscale/iq80310/v3_0/src/diag/ether_test.h	324;"	d
STRIPPING_ENABLE	xscale/iq80310/v3_0/src/diag/ether_test.h	325;"	d
SUBBNR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	258;"	d
SUBBNR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	302;"	d
SUBBNR_REG	xscale/iop310/v3_0/include/hal_iop310.h	574;"	d
SUBORD_BUSNO_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	355;"	d
SUBSRCPND	arm9/smdk2410/v3_0/include/s3c2410x.h	135;"	d
SUB_CLASS_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	344;"	d
SUB_DEVICE_ID_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	371;"	d
SUB_VENDOR_ID_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	369;"	d
SUCCESSFUL	xscale/iq80310/v3_0/src/diag/pci_bios.h	395;"	d
SYNCIO	edb7xxx/v3_0/include/hal_edb7xxx.h	257;"	d
SYNCIO_FRAMELEN	edb7xxx/v3_0/misc/lcd_panel_support.c	60;"	d	file:
SYNCIO_TXFRMEN	edb7xxx/v3_0/misc/lcd_panel_support.c	59;"	d	file:
SYNC_COUNT	integrator/v3_0/src/flash.c	212;"	d	file:
SYNC_COUNT	pid/v3_0/misc/dl.c	50;"	d	file:
SYNC_COUNT	pid/v3_0/src/flash.c	65;"	d	file:
SYSCON1	edb7xxx/v3_0/include/hal_edb7xxx.h	73;"	d
SYSCON1_ADCKSEL	edb7xxx/v3_0/include/hal_edb7xxx.h	91;"	d
SYSCON1_ADC_CLOCK_128kHZ	edb7xxx/v3_0/include/hal_edb7xxx.h	95;"	d
SYSCON1_ADC_CLOCK_16kHZ	edb7xxx/v3_0/include/hal_edb7xxx.h	93;"	d
SYSCON1_ADC_CLOCK_4kHZ	edb7xxx/v3_0/include/hal_edb7xxx.h	92;"	d
SYSCON1_ADC_CLOCK_64kHZ	edb7xxx/v3_0/include/hal_edb7xxx.h	94;"	d
SYSCON1_BZMOD	edb7xxx/v3_0/include/hal_edb7xxx.h	85;"	d
SYSCON1_BZTOG	edb7xxx/v3_0/include/hal_edb7xxx.h	84;"	d
SYSCON1_CDENRX	edb7xxx/v3_0/include/hal_edb7xxx.h	89;"	d
SYSCON1_CDENTX	edb7xxx/v3_0/include/hal_edb7xxx.h	88;"	d
SYSCON1_DBGEN	edb7xxx/v3_0/include/hal_edb7xxx.h	86;"	d
SYSCON1_EXCKEN	edb7xxx/v3_0/include/hal_edb7xxx.h	96;"	d
SYSCON1_IRTXM	edb7xxx/v3_0/include/hal_edb7xxx.h	98;"	d
SYSCON1_KBD_COL	edb7xxx/v3_0/include/hal_edb7xxx.h	78;"	d
SYSCON1_KBD_CTL	edb7xxx/v3_0/include/hal_edb7xxx.h	74;"	d
SYSCON1_KBD_HIGH	edb7xxx/v3_0/include/hal_edb7xxx.h	75;"	d
SYSCON1_KBD_LOW	edb7xxx/v3_0/include/hal_edb7xxx.h	76;"	d
SYSCON1_KBD_TRISTATE	edb7xxx/v3_0/include/hal_edb7xxx.h	77;"	d
SYSCON1_LCDEN	edb7xxx/v3_0/include/hal_edb7xxx.h	87;"	d
SYSCON1_SIREN	edb7xxx/v3_0/include/hal_edb7xxx.h	90;"	d
SYSCON1_TC1M	edb7xxx/v3_0/include/hal_edb7xxx.h	79;"	d
SYSCON1_TC1S	edb7xxx/v3_0/include/hal_edb7xxx.h	80;"	d
SYSCON1_TC2M	edb7xxx/v3_0/include/hal_edb7xxx.h	81;"	d
SYSCON1_TC2S	edb7xxx/v3_0/include/hal_edb7xxx.h	82;"	d
SYSCON1_UART1EN	edb7xxx/v3_0/include/hal_edb7xxx.h	83;"	d
SYSCON1_WAKEDIS	edb7xxx/v3_0/include/hal_edb7xxx.h	97;"	d
SYSCON2	edb7xxx/v3_0/include/hal_edb7xxx.h	100;"	d
SYSCON2_BUZFREQ	edb7xxx/v3_0/include/hal_edb7xxx.h	115;"	d
SYSCON2_CLKENSL	edb7xxx/v3_0/include/hal_edb7xxx.h	114;"	d
SYSCON2_DRAMSZ	edb7xxx/v3_0/include/hal_edb7xxx.h	103;"	d
SYSCON2_KBD6	edb7xxx/v3_0/include/hal_edb7xxx.h	102;"	d
SYSCON2_KBWEN	edb7xxx/v3_0/include/hal_edb7xxx.h	104;"	d
SYSCON2_LCDSNZE	edb7xxx/v3_0/include/hal_edb7xxx.h	112;"	d
SYSCON2_OSTB	edb7xxx/v3_0/include/hal_edb7xxx.h	113;"	d
SYSCON2_PCMCIA1	edb7xxx/v3_0/include/hal_edb7xxx.h	106;"	d
SYSCON2_PCMCIA2	edb7xxx/v3_0/include/hal_edb7xxx.h	107;"	d
SYSCON2_SERSEL	edb7xxx/v3_0/include/hal_edb7xxx.h	101;"	d
SYSCON2_SNZPOL	edb7xxx/v3_0/include/hal_edb7xxx.h	111;"	d
SYSCON2_SS2MAEN	edb7xxx/v3_0/include/hal_edb7xxx.h	110;"	d
SYSCON2_SS2RXEN	edb7xxx/v3_0/include/hal_edb7xxx.h	108;"	d
SYSCON2_SS2TXEN	edb7xxx/v3_0/include/hal_edb7xxx.h	105;"	d
SYSCON2_UART2EN	edb7xxx/v3_0/include/hal_edb7xxx.h	109;"	d
SYSCON3	edb7xxx/v3_0/include/hal_edb7xxx.h	117;"	d
SYSCON3_128FS	edb7xxx/v3_0/include/hal_edb7xxx.h	132;"	d
SYSCON3_ADCCKNSEN	edb7xxx/v3_0/include/hal_edb7xxx.h	127;"	d
SYSCON3_ADCCON	edb7xxx/v3_0/include/hal_edb7xxx.h	118;"	d
SYSCON3_CLKCTL	edb7xxx/v3_0/include/hal_edb7xxx.h	119;"	d
SYSCON3_DAIEN	edb7xxx/v3_0/include/hal_edb7xxx.h	124;"	d
SYSCON3_DAISEL	edb7xxx/v3_0/include/hal_edb7xxx.h	131;"	d
SYSCON3_ENPD67	edb7xxx/v3_0/include/hal_edb7xxx.h	133;"	d
SYSCON3_FASTWAKE	edb7xxx/v3_0/include/hal_edb7xxx.h	122;"	d
SYSCON3_I2SSEL	edb7xxx/v3_0/include/hal_edb7xxx.h	121;"	d
SYSCON3_I2SSEL	edb7xxx/v3_0/include/hal_edb7xxx.h	381;"	d
SYSFLG1	edb7xxx/v3_0/include/hal_edb7xxx.h	137;"	d
SYSFLG1_BOOTBITS	edb7xxx/v3_0/include/hal_edb7xxx.h	157;"	d
SYSFLG1_CLDFLG	edb7xxx/v3_0/include/hal_edb7xxx.h	150;"	d
SYSFLG1_CRXFE	edb7xxx/v3_0/include/hal_edb7xxx.h	154;"	d
SYSFLG1_CTS	edb7xxx/v3_0/include/hal_edb7xxx.h	143;"	d
SYSFLG1_CTXFF	edb7xxx/v3_0/include/hal_edb7xxx.h	155;"	d
SYSFLG1_DCD	edb7xxx/v3_0/include/hal_edb7xxx.h	145;"	d
SYSFLG1_DCDET	edb7xxx/v3_0/include/hal_edb7xxx.h	139;"	d
SYSFLG1_DID	edb7xxx/v3_0/include/hal_edb7xxx.h	142;"	d
SYSFLG1_DSR	edb7xxx/v3_0/include/hal_edb7xxx.h	144;"	d
SYSFLG1_ID	edb7xxx/v3_0/include/hal_edb7xxx.h	158;"	d
SYSFLG1_MCDR	edb7xxx/v3_0/include/hal_edb7xxx.h	138;"	d
SYSFLG1_NBFLG	edb7xxx/v3_0/include/hal_edb7xxx.h	147;"	d
SYSFLG1_PFFLG	edb7xxx/v3_0/include/hal_edb7xxx.h	149;"	d
SYSFLG1_RSTFLG	edb7xxx/v3_0/include/hal_edb7xxx.h	148;"	d
SYSFLG1_RTCDIV	edb7xxx/v3_0/include/hal_edb7xxx.h	151;"	d
SYSFLG1_SSIBUSY	edb7xxx/v3_0/include/hal_edb7xxx.h	156;"	d
SYSFLG1_UBUSY1	edb7xxx/v3_0/include/hal_edb7xxx.h	146;"	d
SYSFLG1_URXFE1	edb7xxx/v3_0/include/hal_edb7xxx.h	152;"	d
SYSFLG1_UTXFF1	edb7xxx/v3_0/include/hal_edb7xxx.h	153;"	d
SYSFLG1_VERID	edb7xxx/v3_0/include/hal_edb7xxx.h	159;"	d
SYSFLG1_WUDR	edb7xxx/v3_0/include/hal_edb7xxx.h	140;"	d
SYSFLG1_WUON	edb7xxx/v3_0/include/hal_edb7xxx.h	141;"	d
SYSFLG2	edb7xxx/v3_0/include/hal_edb7xxx.h	161;"	d
SYS_ERASE_SIZE_OFF	integrator/v3_0/src/flash.c	78;"	d	file:
SYS_INFO_SIZE_OFF	integrator/v3_0/src/flash.c	76;"	d	file:
SYS_INFO_WB_OFF	integrator/v3_0/src/flash.c	77;"	d	file:
SYS_exit	arch/v3_0/src/hal_syscall.c	76;"	d	file:
SYS_interrupt	arch/v3_0/src/hal_syscall.c	77;"	d	file:
SZ_128K	ebsa285/v3_0/include/hal_ebsa285.h	69;"	d
SZ_128M	ebsa285/v3_0/include/hal_ebsa285.h	79;"	d
SZ_16K	ebsa285/v3_0/include/hal_ebsa285.h	66;"	d
SZ_16M	ebsa285/v3_0/include/hal_ebsa285.h	76;"	d
SZ_1G	ebsa285/v3_0/include/hal_ebsa285.h	82;"	d
SZ_1K	ebsa285/v3_0/include/hal_ebsa285.h	62;"	d
SZ_1M	ebsa285/v3_0/include/hal_ebsa285.h	72;"	d
SZ_256K	ebsa285/v3_0/include/hal_ebsa285.h	70;"	d
SZ_256M	ebsa285/v3_0/include/hal_ebsa285.h	80;"	d
SZ_256M	integrator/v3_0/include/hal_integrator.h	339;"	d
SZ_2K	ebsa285/v3_0/include/hal_ebsa285.h	63;"	d
SZ_2M	ebsa285/v3_0/include/hal_ebsa285.h	73;"	d
SZ_32K	ebsa285/v3_0/include/hal_ebsa285.h	67;"	d
SZ_32M	ebsa285/v3_0/include/hal_ebsa285.h	77;"	d
SZ_4K	ebsa285/v3_0/include/hal_ebsa285.h	64;"	d
SZ_4M	ebsa285/v3_0/include/hal_ebsa285.h	74;"	d
SZ_512K	ebsa285/v3_0/include/hal_ebsa285.h	71;"	d
SZ_512M	ebsa285/v3_0/include/hal_ebsa285.h	81;"	d
SZ_64K	ebsa285/v3_0/include/hal_ebsa285.h	68;"	d
SZ_64M	ebsa285/v3_0/include/hal_ebsa285.h	78;"	d
SZ_8K	ebsa285/v3_0/include/hal_ebsa285.h	65;"	d
SZ_8M	ebsa285/v3_0/include/hal_ebsa285.h	75;"	d
SendChar	edb7xxx/v3_0/support/dl_edb7xxx.c	29;"	d	file:
SetBaud	edb7xxx/v3_0/support/dl_edb7xxx.c	30;"	d	file:
SevSegDecode	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^const unsigned char SevSegDecode[] = {$/;"	v
SlMask	mac7100/var/v3_0/src/mac7100_misc.c	/^  cyg_uint8 SlMask;$/;"	m	struct:ClSlMask_T	file:
TARGET_ABORT_M	xscale/iq80310/v3_0/src/diag/pci_bios.h	282;"	d
TARGET_ABORT_T	xscale/iq80310/v3_0/src/diag/pci_bios.h	283;"	d
TARGET_HAS_LARGE_REGISTERS	arch/v3_0/include/arm_stub.h	61;"	d
TARGET_REGISTER_T_DEFINED	arch/v3_0/include/arm_stub.h	75;"	d
TA_M_FAULT	xscale/iq80310/v3_0/src/diag/pci_bios.h	294;"	d
TA_T_FAULT	xscale/iq80310/v3_0/src/diag/pci_bios.h	295;"	d
TC1D	edb7xxx/v3_0/include/hal_edb7xxx.h	248;"	d
TC1EOI	edb7xxx/v3_0/include/hal_edb7xxx.h	266;"	d
TC2D	edb7xxx/v3_0/include/hal_edb7xxx.h	249;"	d
TC2EOI	edb7xxx/v3_0/include/hal_edb7xxx.h	267;"	d
TCFG0	arm9/smdk2410/v3_0/include/s3c2410x.h	314;"	d
TCFG1	arm9/smdk2410/v3_0/include/s3c2410x.h	315;"	d
TCMPB0	arm9/smdk2410/v3_0/include/s3c2410x.h	318;"	d
TCMPB1	arm9/smdk2410/v3_0/include/s3c2410x.h	321;"	d
TCMPB2	arm9/smdk2410/v3_0/include/s3c2410x.h	324;"	d
TCMPB3	arm9/smdk2410/v3_0/include/s3c2410x.h	327;"	d
TCNTB0	arm9/smdk2410/v3_0/include/s3c2410x.h	317;"	d
TCNTB1	arm9/smdk2410/v3_0/include/s3c2410x.h	320;"	d
TCNTB2	arm9/smdk2410/v3_0/include/s3c2410x.h	323;"	d
TCNTB3	arm9/smdk2410/v3_0/include/s3c2410x.h	326;"	d
TCNTB4	arm9/smdk2410/v3_0/include/s3c2410x.h	329;"	d
TCNTO0	arm9/smdk2410/v3_0/include/s3c2410x.h	319;"	d
TCNTO1	arm9/smdk2410/v3_0/include/s3c2410x.h	322;"	d
TCNTO2	arm9/smdk2410/v3_0/include/s3c2410x.h	325;"	d
TCNTO3	arm9/smdk2410/v3_0/include/s3c2410x.h	328;"	d
TCNTO4	arm9/smdk2410/v3_0/include/s3c2410x.h	330;"	d
TCON	arm9/smdk2410/v3_0/include/s3c2410x.h	316;"	d
TCR	arm9/innovator/v3_0/src/hal_diag.c	114;"	d	file:
TCR0_READ	xscale/verde/v3_0/include/hal_verde.h	400;"	d
TCR0_WRITE	xscale/verde/v3_0/include/hal_verde.h	/^static inline void TCR0_WRITE(cyg_uint32 val) { _TCR0_WRITE(val); }$/;"	f
TCR1_READ	xscale/verde/v3_0/include/hal_verde.h	402;"	d
TCR1_WRITE	xscale/verde/v3_0/include/hal_verde.h	/^static inline void TCR1_WRITE(cyg_uint32 val) { _TCR1_WRITE(val); }$/;"	f
TC_BASE	arm9/innovator/v3_0/include/innovator.h	111;"	d
TC_CLOCK_BASE	gps4020/v3_0/include/gps4020.h	153;"	d
TC_CTL_HEP	gps4020/v3_0/include/gps4020.h	150;"	d
TC_CTL_IE	gps4020/v3_0/include/gps4020.h	140;"	d
TC_CTL_MODE	gps4020/v3_0/include/gps4020.h	142;"	d
TC_CTL_MODE_FREE	gps4020/v3_0/include/gps4020.h	144;"	d
TC_CTL_MODE_HALT	gps4020/v3_0/include/gps4020.h	143;"	d
TC_CTL_MODE_PWM	gps4020/v3_0/include/gps4020.h	146;"	d
TC_CTL_MODE_RELOAD	gps4020/v3_0/include/gps4020.h	145;"	d
TC_CTL_OS	gps4020/v3_0/include/gps4020.h	141;"	d
TC_CTL_SCR	gps4020/v3_0/include/gps4020.h	147;"	d
TC_CTL_SCR_COUNT	gps4020/v3_0/include/gps4020.h	149;"	d
TC_CTL_SCR_HALT	gps4020/v3_0/include/gps4020.h	148;"	d
TC_CTL_STAT	gps4020/v3_0/include/gps4020.h	151;"	d
TC_EMIFF_MRS	arm9/innovator/v3_0/include/innovator.h	131;"	d
TC_EMIFF_PRIO_REG	arm9/innovator/v3_0/include/innovator.h	124;"	d
TC_EMIFF_SDRAM_CONFIG	arm9/innovator/v3_0/include/innovator.h	130;"	d
TC_EMIFS_CONFIG_REG	arm9/innovator/v3_0/include/innovator.h	125;"	d
TC_EMIFS_CS0_CONFIG	arm9/innovator/v3_0/include/innovator.h	126;"	d
TC_EMIFS_CS1_CONFIG	arm9/innovator/v3_0/include/innovator.h	127;"	d
TC_EMIFS_CS2_CONFIG	arm9/innovator/v3_0/include/innovator.h	128;"	d
TC_EMIFS_CS3_CONFIG	arm9/innovator/v3_0/include/innovator.h	129;"	d
TC_EMIFS_PRIO_REG	arm9/innovator/v3_0/include/innovator.h	123;"	d
TC_ENDIANISM	arm9/innovator/v3_0/include/innovator.h	135;"	d
TC_IMIF_PRIO	arm9/innovator/v3_0/include/innovator.h	122;"	d
TC_TIMEOUT1	arm9/innovator/v3_0/include/innovator.h	132;"	d
TC_TIMEOUT2	arm9/innovator/v3_0/include/innovator.h	133;"	d
TC_TIMEOUT3	arm9/innovator/v3_0/include/innovator.h	134;"	d
TDR	xscale/iq80310/v3_0/src/diag/ether_test.h	99;"	d
TEOI	edb7xxx/v3_0/include/hal_edb7xxx.h	265;"	d
TERMINAL	xscale/iq80310/v3_0/src/diag/iq80310.h	116;"	d
TESTBAUD	xscale/iq80310/v3_0/src/diag/cycduart.c	115;"	d	file:
TEST_BUF_CHARS	xscale/iq80310/v3_0/src/diag/flash.c	113;"	d	file:
TEST_BUF_LONGS	xscale/iq80310/v3_0/src/diag/flash.c	112;"	d	file:
TEST_PATTERN	xscale/iq80321/v3_0/src/diag/battery.c	56;"	d	file:
THR	arm9/innovator/v3_0/src/hal_diag.c	101;"	d	file:
THR	xscale/iq80310/v3_0/src/diag/cycduart.h	54;"	d
THREE	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	65;"	d
THUMB_CALL	arch/v3_0/src/vectors.S	/^#define THUMB_CALL(_r_, _l_, _f_)                \\$/;"	d
THUMB_CALL	arch/v3_0/src/vectors.S	/^#define THUMB_CALL(_r_, _l_, _f_) \\$/;"	d
THUMB_MODE	arch/v3_0/src/vectors.S	/^#define THUMB_MODE(_r_, _l_)                     \\$/;"	d
THUMB_MODE	arch/v3_0/src/vectors.S	/^#define THUMB_MODE(_r_, _l_)$/;"	d
TICKS_10MSEC	xscale/iop310/v3_0/include/hal_iop310.h	118;"	d
TICKS_10MSEC	xscale/iq80310/v3_0/src/diag/iq80310.h	136;"	d
TICKS_5MSEC	xscale/iop310/v3_0/include/hal_iop310.h	120;"	d
TICKS_5MSEC	xscale/iq80310/v3_0/src/diag/iq80310.h	138;"	d
TICNT	arm9/smdk2410/v3_0/include/s3c2410x.h	456;"	d
TIMER_CNT_ENAB	xscale/iop310/v3_0/include/hal_iop310.h	115;"	d
TIMER_CNT_ENAB	xscale/iq80310/v3_0/src/diag/iq80310.h	133;"	d
TIMER_COUNT_MASK	xscale/iop310/v3_0/include/hal_iop310.h	114;"	d
TIMER_COUNT_MASK	xscale/iq80310/v3_0/src/diag/iq80310.h	132;"	d
TIMER_CTL_MODE	aeb/v3_0/src/aeb_misc.c	105;"	d	file:
TIMER_CTL_MODE_HROS	aeb/v3_0/src/aeb_misc.c	107;"	d	file:
TIMER_CTL_MODE_HTS	aeb/v3_0/src/aeb_misc.c	111;"	d	file:
TIMER_CTL_MODE_IOTC	aeb/v3_0/src/aeb_misc.c	106;"	d	file:
TIMER_CTL_MODE_RG	aeb/v3_0/src/aeb_misc.c	108;"	d	file:
TIMER_CTL_MODE_STS	aeb/v3_0/src/aeb_misc.c	110;"	d	file:
TIMER_CTL_MODE_SWG	aeb/v3_0/src/aeb_misc.c	109;"	d	file:
TIMER_CTL_RW	aeb/v3_0/src/aeb_misc.c	112;"	d	file:
TIMER_CTL_RW_BOTH	aeb/v3_0/src/aeb_misc.c	116;"	d	file:
TIMER_CTL_RW_LATCH	aeb/v3_0/src/aeb_misc.c	113;"	d	file:
TIMER_CTL_RW_LSB	aeb/v3_0/src/aeb_misc.c	114;"	d	file:
TIMER_CTL_RW_MSB	aeb/v3_0/src/aeb_misc.c	115;"	d	file:
TIMER_CTL_SC	aeb/v3_0/src/aeb_misc.c	117;"	d	file:
TIMER_CTL_SC_CTR0	aeb/v3_0/src/aeb_misc.c	118;"	d	file:
TIMER_CTL_SC_CTR1	aeb/v3_0/src/aeb_misc.c	119;"	d	file:
TIMER_CTL_SC_CTR2	aeb/v3_0/src/aeb_misc.c	120;"	d	file:
TIMER_CTL_SC_RBC	aeb/v3_0/src/aeb_misc.c	121;"	d	file:
TIMER_CTL_TYPE	aeb/v3_0/src/aeb_misc.c	102;"	d	file:
TIMER_CTL_TYPE_BCD	aeb/v3_0/src/aeb_misc.c	104;"	d	file:
TIMER_CTL_TYPE_BIN	aeb/v3_0/src/aeb_misc.c	103;"	d	file:
TIMER_ENABLE_REG_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	112;"	d
TIMER_INT	xscale/iq80310/v3_0/src/diag/iq80310.h	242;"	d
TIMER_INT_ENAB	xscale/iop310/v3_0/include/hal_iop310.h	116;"	d
TIMER_INT_ENAB	xscale/iq80310/v3_0/src/diag/iq80310.h	134;"	d
TIMER_INT_ID	xscale/iq80310/v3_0/src/diag/iq80310.h	230;"	d
TIMER_LA0_REG_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	108;"	d
TIMER_LA1_REG_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	109;"	d
TIMER_LA2_REG_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	110;"	d
TIMER_LA3_REG_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	111;"	d
TISR_READ	xscale/verde/v3_0/include/hal_verde.h	408;"	d
TISR_WRITE	xscale/verde/v3_0/include/hal_verde.h	/^static inline void TISR_WRITE(cyg_uint32 val) { _TISR_WRITE(val); }$/;"	f
TLR	arm9/innovator/v3_0/src/hal_diag.c	117;"	d	file:
TMR0_READ	xscale/verde/v3_0/include/hal_verde.h	396;"	d
TMR0_WRITE	xscale/verde/v3_0/include/hal_verde.h	/^static inline void TMR0_WRITE(cyg_uint32 val) { _TMR0_WRITE(val); }$/;"	f
TMR1_READ	xscale/verde/v3_0/include/hal_verde.h	398;"	d
TMR1_WRITE	xscale/verde/v3_0/include/hal_verde.h	/^static inline void TMR1_WRITE(cyg_uint32 val) { _TMR1_WRITE(val); }$/;"	f
TMR_CLK_1	xscale/verde/v3_0/include/hal_verde.h	389;"	d
TMR_CLK_16	xscale/verde/v3_0/include/hal_verde.h	392;"	d
TMR_CLK_4	xscale/verde/v3_0/include/hal_verde.h	390;"	d
TMR_CLK_8	xscale/verde/v3_0/include/hal_verde.h	391;"	d
TMR_ENABLE	xscale/verde/v3_0/include/hal_verde.h	387;"	d
TMR_RELOAD	xscale/verde/v3_0/include/hal_verde.h	388;"	d
TMR_TC	xscale/verde/v3_0/include/hal_verde.h	386;"	d
TOTAL_MS	xscale/iq80310/v3_0/src/diag/cycduart.c	118;"	d	file:
TOUCH_CTL	edb7xxx/v3_0/misc/lcd_panel_support.c	66;"	d	file:
TPAL	arm9/smdk2410/v3_0/include/s3c2410x.h	216;"	d
TRANSMIT	xscale/iq80310/v3_0/src/diag/ether_test.h	98;"	d
TREFMD	arm9/smdk2410/v3_0/include/memcfg.h	163;"	d
TRR0_READ	xscale/verde/v3_0/include/hal_verde.h	404;"	d
TRR0_WRITE	xscale/verde/v3_0/include/hal_verde.h	/^static inline void TRR0_WRITE(cyg_uint32 val) { _TRR0_WRITE(val); }$/;"	f
TRR1_READ	xscale/verde/v3_0/include/hal_verde.h	406;"	d
TRR1_WRITE	xscale/verde/v3_0/include/hal_verde.h	/^static inline void TRR1_WRITE(cyg_uint32 val) { _TRR1_WRITE(val); }$/;"	f
TRUE	arch/v3_0/src/arm_stub.c	74;"	d	file:
TRUE	arm9/aaed2000/v3_0/src/lcd_support.c	75;"	d	file:
TRUE	edb7xxx/v3_0/misc/i2s_audio_test.c	86;"	d	file:
TRUE	edb7xxx/v3_0/misc/kbd_test.c	62;"	d	file:
TRUE	edb7xxx/v3_0/misc/lcd_support.c	357;"	d	file:
TRUE	edb7xxx/v3_0/misc/lcd_test.c	56;"	d	file:
TRUE	edb7xxx/v3_0/misc/panel_test.c	62;"	d	file:
TRUE	edb7xxx/v3_0/misc/prog_flash.c	59;"	d	file:
TRUE	edb7xxx/v3_0/src/lcd_support.c	69;"	d	file:
TRUE	edb7xxx/v3_0/tests/dram_test.c	65;"	d	file:
TRUE	integrator/v3_0/src/flash.c	62;"	d	file:
TRUE	integrator/v3_0/src/prog_flash.c	66;"	d	file:
TRUE	pid/v3_0/src/flash.c	62;"	d	file:
TRUE	pid/v3_0/src/prog_flash.c	65;"	d	file:
TRUE	sa11x0/assabet/v3_0/misc/lcd_test.c	70;"	d	file:
TRUE	sa11x0/assabet/v3_0/src/lcd_support.c	70;"	d	file:
TRUE	sa11x0/cerfpda/v3_0/misc/lcd_test.c	70;"	d	file:
TRUE	sa11x0/cerfpda/v3_0/src/lcd_support.c	70;"	d	file:
TRUE	sa11x0/ipaq/v3_0/src/lcd_support.c	78;"	d	file:
TRUE	xscale/iq80310/v3_0/src/diag/ether_test.h	56;"	d
TRUE	xscale/iq80310/v3_0/src/diag/io_utils.c	60;"	d	file:
TRUE	xscale/iq80310/v3_0/src/diag/iq80310.h	75;"	d
TRUE	xscale/iq80310/v3_0/src/diag/memtest.c	78;"	d	file:
TRUE	xscale/picasso/v3_0/src/vga_support.c	72;"	d	file:
TRUE	xscale/uE250/v3_0/src/vga_support.c	72;"	d	file:
TU_TCR0	xscale/verde/v3_0/include/hal_verde.h	379;"	d
TU_TCR1	xscale/verde/v3_0/include/hal_verde.h	380;"	d
TU_TISR	xscale/verde/v3_0/include/hal_verde.h	383;"	d
TU_TMR0	xscale/verde/v3_0/include/hal_verde.h	377;"	d
TU_TMR1	xscale/verde/v3_0/include/hal_verde.h	378;"	d
TU_TRR0	xscale/verde/v3_0/include/hal_verde.h	381;"	d
TU_TRR1	xscale/verde/v3_0/include/hal_verde.h	382;"	d
TU_WDTCR	xscale/verde/v3_0/include/hal_verde.h	384;"	d
TWISTER_LOOPBACK	xscale/iq80310/v3_0/src/diag/ether_test.h	186;"	d
TWO	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	64;"	d
TX_DMA_BCOUNT	xscale/iq80310/v3_0/src/diag/ether_test.h	258;"	d
TX_EMPTY	integrator/v3_0/src/hal_diag.c	105;"	d	file:
TX_READY	integrator/v3_0/src/hal_diag.c	104;"	d	file:
TYPE1_EXP_ROM_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	376;"	d
Tacc0	snds/v3_0/src/ks32c5000.h	224;"	d
Tacc1	snds/v3_0/src/ks32c5000.h	229;"	d
Tacc2	snds/v3_0/src/ks32c5000.h	234;"	d
Tacc3	snds/v3_0/src/ks32c5000.h	239;"	d
Tacs0	snds/v3_0/src/ks32c5000.h	222;"	d
Tacs1	snds/v3_0/src/ks32c5000.h	227;"	d
Tacs2	snds/v3_0/src/ks32c5000.h	232;"	d
Tacs3	snds/v3_0/src/ks32c5000.h	237;"	d
Tchr	arm9/smdk2410/v3_0/include/memcfg.h	167;"	d
Tcoh0	snds/v3_0/src/ks32c5000.h	223;"	d
Tcoh1	snds/v3_0/src/ks32c5000.h	228;"	d
Tcoh2	snds/v3_0/src/ks32c5000.h	233;"	d
Tcoh3	snds/v3_0/src/ks32c5000.h	238;"	d
Tcos0	snds/v3_0/src/ks32c5000.h	221;"	d
Tcos1	snds/v3_0/src/ks32c5000.h	226;"	d
Tcos2	snds/v3_0/src/ks32c5000.h	231;"	d
Tcos3	snds/v3_0/src/ks32c5000.h	236;"	d
TimerModeEnable0	snds/v3_0/src/ks32c5000.h	134;"	d
TimerModeEnable1	snds/v3_0/src/ks32c5000.h	137;"	d
TimerModeInitOut0	snds/v3_0/src/ks32c5000.h	136;"	d
TimerModeInitOut1	snds/v3_0/src/ks32c5000.h	139;"	d
TimerModeToggle0	snds/v3_0/src/ks32c5000.h	135;"	d
TimerModeToggle1	snds/v3_0/src/ks32c5000.h	138;"	d
Trc	arm9/smdk2410/v3_0/include/memcfg.h	165;"	d
Trp	arm9/smdk2410/v3_0/include/memcfg.h	164;"	d
TxRx	gps4020/v3_0/include/gps4020.h	/^    unsigned char TxRx;$/;"	m	struct:_gps4020_uart
TxRx	gps4020/v3_0/support/download/tty.c	/^    unsigned char TxRx;$/;"	m	struct:uart	file:
UART1_BASE	xscale/ixp425/v3_0/src/ixp425_diag.c	140;"	d	file:
UART1_INT	xscale/iq80310/v3_0/src/diag/iq80310.h	244;"	d
UART1_INT_ID	xscale/iq80310/v3_0/src/diag/iq80310.h	232;"	d
UART2_BASE	xscale/ixp425/v3_0/src/ixp425_diag.c	141;"	d	file:
UART2_INT	xscale/iq80310/v3_0/src/diag/iq80310.h	245;"	d
UART2_INT_ID	xscale/iq80310/v3_0/src/diag/iq80310.h	233;"	d
UARTDR1	edb7xxx/v3_0/include/hal_edb7xxx.h	207;"	d
UARTDR2	edb7xxx/v3_0/include/hal_edb7xxx.h	208;"	d
UART_BASE_0	ebsa285/v3_0/include/hal_ebsa285.h	495;"	d
UART_BASE_0	sa11x0/var/v3_0/include/hal_sa11x0.h	368;"	d
UART_BASE_1	sa11x0/var/v3_0/include/hal_sa11x0.h	369;"	d
UART_BITRATE	edb7xxx/v3_0/include/hal_edb7xxx.h	223;"	d
UART_DIVISOR	edb7xxx/v3_0/include/hal_edb7xxx.h	222;"	d
UART_DIVISOR	edb7xxx/v3_0/include/hal_edb7xxx.h	225;"	d
UART_DIVISOR	edb7xxx/v3_0/include/hal_edb7xxx.h	227;"	d
UASR	arm9/innovator/v3_0/src/hal_diag.c	120;"	d	file:
UBLB	arm9/smdk2410/v3_0/include/memcfg.h	71;"	d
UBLCR1	edb7xxx/v3_0/include/hal_edb7xxx.h	209;"	d
UBLCR2	edb7xxx/v3_0/include/hal_edb7xxx.h	210;"	d
UBLCR_BRDV	edb7xxx/v3_0/include/hal_edb7xxx.h	211;"	d
UBLCR_BREAK	edb7xxx/v3_0/include/hal_edb7xxx.h	212;"	d
UBLCR_EVENPRT	edb7xxx/v3_0/include/hal_edb7xxx.h	214;"	d
UBLCR_FIFOEN	edb7xxx/v3_0/include/hal_edb7xxx.h	216;"	d
UBLCR_PRTEN	edb7xxx/v3_0/include/hal_edb7xxx.h	213;"	d
UBLCR_WRDLEN	edb7xxx/v3_0/include/hal_edb7xxx.h	217;"	d
UBLCR_WRDLEN5	edb7xxx/v3_0/include/hal_edb7xxx.h	218;"	d
UBLCR_WRDLEN6	edb7xxx/v3_0/include/hal_edb7xxx.h	219;"	d
UBLCR_WRDLEN7	edb7xxx/v3_0/include/hal_edb7xxx.h	220;"	d
UBLCR_WRDLEN8	edb7xxx/v3_0/include/hal_edb7xxx.h	221;"	d
UBLCR_XSTOP	edb7xxx/v3_0/include/hal_edb7xxx.h	215;"	d
UBRDIV0	arm9/smdk2410/v3_0/include/s3c2410x.h	245;"	d
UBRDIV1	arm9/smdk2410/v3_0/include/s3c2410x.h	255;"	d
UBRDIV2	arm9/smdk2410/v3_0/include/s3c2410x.h	265;"	d
UCHAR	xscale/iq80310/v3_0/src/diag/iq80310.h	/^typedef unsigned char	UCHAR;$/;"	t
UCLK	arm9/smdk2410/v3_0/include/s3c2410x.h	70;"	d
UCON0	arm9/smdk2410/v3_0/include/s3c2410x.h	238;"	d
UCON1	arm9/smdk2410/v3_0/include/s3c2410x.h	248;"	d
UCON2	arm9/smdk2410/v3_0/include/s3c2410x.h	258;"	d
UE250_FLASH_ADDR	xscale/uE250/v3_0/include/uE250.h	54;"	d
UERSTAT0	arm9/smdk2410/v3_0/include/s3c2410x.h	242;"	d
UERSTAT1	arm9/smdk2410/v3_0/include/s3c2410x.h	252;"	d
UERSTAT2	arm9/smdk2410/v3_0/include/s3c2410x.h	262;"	d
UFCON0	arm9/smdk2410/v3_0/include/s3c2410x.h	239;"	d
UFCON1	arm9/smdk2410/v3_0/include/s3c2410x.h	249;"	d
UFCON2	arm9/smdk2410/v3_0/include/s3c2410x.h	259;"	d
UFSTAT0	arm9/smdk2410/v3_0/include/s3c2410x.h	243;"	d
UFSTAT1	arm9/smdk2410/v3_0/include/s3c2410x.h	253;"	d
UFSTAT2	arm9/smdk2410/v3_0/include/s3c2410x.h	263;"	d
UINT	xscale/iq80310/v3_0/src/diag/iq80310.h	/^typedef unsigned int	UINT;$/;"	t
UINT16	xscale/iq80310/v3_0/src/diag/iq80310.h	/^typedef unsigned short	UINT16;$/;"	t
UINT32	xscale/iq80310/v3_0/src/diag/iq80310.h	/^typedef unsigned int	UINT32;$/;"	t
UINT8	xscale/iq80310/v3_0/src/diag/iq80310.h	/^typedef unsigned char	UINT8;$/;"	t
ULCON0	arm9/smdk2410/v3_0/include/s3c2410x.h	237;"	d
ULCON1	arm9/smdk2410/v3_0/include/s3c2410x.h	247;"	d
ULCON2	arm9/smdk2410/v3_0/include/s3c2410x.h	257;"	d
ULONG	xscale/iq80310/v3_0/src/diag/iq80310.h	/^typedef unsigned long	ULONG;$/;"	t
UMCON0	arm9/smdk2410/v3_0/include/s3c2410x.h	240;"	d
UMCON1	arm9/smdk2410/v3_0/include/s3c2410x.h	250;"	d
UMCON2	arm9/smdk2410/v3_0/include/s3c2410x.h	260;"	d
UMSEOI	edb7xxx/v3_0/include/hal_edb7xxx.h	269;"	d
UMSTAT0	arm9/smdk2410/v3_0/include/s3c2410x.h	244;"	d
UMSTAT1	arm9/smdk2410/v3_0/include/s3c2410x.h	254;"	d
UMSTAT2	arm9/smdk2410/v3_0/include/s3c2410x.h	264;"	d
UNKNOWN_ERR	xscale/iq80310/v3_0/src/diag/flash.c	110;"	d	file:
UNKNOWN_FTYPE	integrator/v3_0/src/flash.c	126;"	d	file:
UNKNOWN_FTYPE	integrator/v3_0/src/prog_flash.c	71;"	d	file:
UNLOCK_BLOCK_CONFIRM	xscale/iq80310/v3_0/src/diag/flash.c	79;"	d	file:
UNMAKE_THUMB_ADDR	arch/v3_0/src/arm_stub.c	83;"	d	file:
UNMAPPED	ebsa285/v3_0/include/hal_platform_setup.h	70;"	d
UNMAPPED	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	69;"	d
UNMAPPED_PTR	arch/v3_0/src/vectors.S	/^#define UNMAPPED_PTR(name)              \\$/;"	d
UPLLCON	arm9/smdk2410/v3_0/include/s3c2410x.h	197;"	d
URXH0	arm9/smdk2410/v3_0/include/s3c2410x.h	268;"	d
URXH1	arm9/smdk2410/v3_0/include/s3c2410x.h	270;"	d
URXH2	arm9/smdk2410/v3_0/include/s3c2410x.h	272;"	d
USB_INT_EN_REG	arm9/smdk2410/v3_0/include/s3c2410x.h	339;"	d
USB_INT_REG	arm9/smdk2410/v3_0/include/s3c2410x.h	337;"	d
USE_503_MODE	xscale/iq80310/v3_0/src/diag/ether_test.h	279;"	d
USE_MII_MODE	xscale/iq80310/v3_0/src/diag/ether_test.h	280;"	d
USE_RGB565	edb7xxx/v3_0/src/lcd_support.c	91;"	d	file:
USE_RGB565	sa11x0/ipaq/v3_0/src/lcd_support.c	106;"	d	file:
USE_TWO_WATCHPOINTS	xscale/cores/v3_0/src/xscale_stub.c	63;"	d	file:
USHORT	xscale/iq80310/v3_0/src/diag/iq80310.h	/^typedef unsigned short	USHORT;$/;"	t
UTRSTAT0	arm9/smdk2410/v3_0/include/s3c2410x.h	241;"	d
UTRSTAT1	arm9/smdk2410/v3_0/include/s3c2410x.h	251;"	d
UTRSTAT2	arm9/smdk2410/v3_0/include/s3c2410x.h	261;"	d
UTXH0	arm9/smdk2410/v3_0/include/s3c2410x.h	267;"	d
UTXH1	arm9/smdk2410/v3_0/include/s3c2410x.h	269;"	d
UTXH2	arm9/smdk2410/v3_0/include/s3c2410x.h	271;"	d
U_bit	xscale/cores/v3_0/src/xscale_stub.c	242;"	d	file:
UartControlDSR	snds/v3_0/src/ks32c5000.h	197;"	d
UartControlLoopback	snds/v3_0/src/ks32c5000.h	201;"	d
UartControlRxModeDisabled	snds/v3_0/src/ks32c5000.h	184;"	d
UartControlRxModeDma0	snds/v3_0/src/ks32c5000.h	186;"	d
UartControlRxModeDma1	snds/v3_0/src/ks32c5000.h	187;"	d
UartControlRxModeInterrupt	snds/v3_0/src/ks32c5000.h	185;"	d
UartControlRxModeMask	snds/v3_0/src/ks32c5000.h	183;"	d
UartControlRxStatusIntEnable	snds/v3_0/src/ks32c5000.h	189;"	d
UartControlSendBreak	snds/v3_0/src/ks32c5000.h	199;"	d
UartControlTxModeDisable	snds/v3_0/src/ks32c5000.h	192;"	d
UartControlTxModeDma0	snds/v3_0/src/ks32c5000.h	194;"	d
UartControlTxModeDma1	snds/v3_0/src/ks32c5000.h	195;"	d
UartControlTxModeInterrupt	snds/v3_0/src/ks32c5000.h	193;"	d
UartControlTxModeMask	snds/v3_0/src/ks32c5000.h	191;"	d
UartLineInfraRedEnable	snds/v3_0/src/ks32c5000.h	177;"	d
UartLineParityEven	snds/v3_0/src/ks32c5000.h	173;"	d
UartLineParityMark	snds/v3_0/src/ks32c5000.h	174;"	d
UartLineParityMask	snds/v3_0/src/ks32c5000.h	170;"	d
UartLineParityNone	snds/v3_0/src/ks32c5000.h	171;"	d
UartLineParityOdd	snds/v3_0/src/ks32c5000.h	172;"	d
UartLineParitySpace	snds/v3_0/src/ks32c5000.h	175;"	d
UartLineStop1	snds/v3_0/src/ks32c5000.h	167;"	d
UartLineStop2	snds/v3_0/src/ks32c5000.h	168;"	d
UartLineStopMask	snds/v3_0/src/ks32c5000.h	166;"	d
UartLineWordLen5	snds/v3_0/src/ks32c5000.h	161;"	d
UartLineWordLen6	snds/v3_0/src/ks32c5000.h	162;"	d
UartLineWordLen7	snds/v3_0/src/ks32c5000.h	163;"	d
UartLineWordLen8	snds/v3_0/src/ks32c5000.h	164;"	d
UartLineWordLenMask	snds/v3_0/src/ks32c5000.h	160;"	d
UartStatusDTR	snds/v3_0/src/ks32c5000.h	210;"	d
UartStatusRxBreak	snds/v3_0/src/ks32c5000.h	209;"	d
UartStatusRxDataAvail	snds/v3_0/src/ks32c5000.h	211;"	d
UartStatusRxFrameError	snds/v3_0/src/ks32c5000.h	208;"	d
UartStatusRxOverrunError	snds/v3_0/src/ks32c5000.h	206;"	d
UartStatusRxParityError	snds/v3_0/src/ks32c5000.h	207;"	d
UartStatusTxBufEmpty	snds/v3_0/src/ks32c5000.h	212;"	d
UartStatusTxDone	snds/v3_0/src/ks32c5000.h	213;"	d
V3_BASE	integrator/v3_0/include/hal_integrator.h	238;"	d
V3_COMMAND_M_FBB_EN	integrator/v3_0/include/hal_integrator.h	325;"	d
V3_COMMAND_M_IO_EN	integrator/v3_0/include/hal_integrator.h	330;"	d
V3_COMMAND_M_MASTER_EN	integrator/v3_0/include/hal_integrator.h	328;"	d
V3_COMMAND_M_MEM_EN	integrator/v3_0/include/hal_integrator.h	329;"	d
V3_COMMAND_M_PAR_EN	integrator/v3_0/include/hal_integrator.h	327;"	d
V3_COMMAND_M_SERR_EN	integrator/v3_0/include/hal_integrator.h	326;"	d
V3_DMA_CSR0	integrator/v3_0/include/hal_integrator.h	279;"	d
V3_DMA_CSR1	integrator/v3_0/include/hal_integrator.h	280;"	d
V3_DMA_CTLB_ADR0	integrator/v3_0/include/hal_integrator.h	281;"	d
V3_DMA_CTLB_ADR1	integrator/v3_0/include/hal_integrator.h	282;"	d
V3_DMA_DELAY	integrator/v3_0/include/hal_integrator.h	283;"	d
V3_DMA_LENGTH0	integrator/v3_0/include/hal_integrator.h	277;"	d
V3_DMA_LENGTH1	integrator/v3_0/include/hal_integrator.h	278;"	d
V3_DMA_LOCAL_ADR0	integrator/v3_0/include/hal_integrator.h	275;"	d
V3_DMA_LOCAL_ADR1	integrator/v3_0/include/hal_integrator.h	276;"	d
V3_DMA_PCI_ADR0	integrator/v3_0/include/hal_integrator.h	273;"	d
V3_DMA_PCI_ADR1	integrator/v3_0/include/hal_integrator.h	274;"	d
V3_FIFO_CFG	integrator/v3_0/include/hal_integrator.h	265;"	d
V3_FIFO_PRIORITY	integrator/v3_0/include/hal_integrator.h	266;"	d
V3_FIFO_STAT	integrator/v3_0/include/hal_integrator.h	267;"	d
V3_LB_BASE0	integrator/v3_0/include/hal_integrator.h	257;"	d
V3_LB_BASE1	integrator/v3_0/include/hal_integrator.h	258;"	d
V3_LB_BASE2	integrator/v3_0/include/hal_integrator.h	261;"	d
V3_LB_BASE_M_ADR_SIZE	integrator/v3_0/include/hal_integrator.h	320;"	d
V3_LB_BASE_M_ENABLE	integrator/v3_0/include/hal_integrator.h	322;"	d
V3_LB_BASE_M_MAP_ADR	integrator/v3_0/include/hal_integrator.h	318;"	d
V3_LB_BASE_M_PREFETCH	integrator/v3_0/include/hal_integrator.h	321;"	d
V3_LB_BASE_M_SWAP	integrator/v3_0/include/hal_integrator.h	319;"	d
V3_LB_CFG	integrator/v3_0/include/hal_integrator.h	271;"	d
V3_LB_IMASK	integrator/v3_0/include/hal_integrator.h	269;"	d
V3_LB_IO_BASE	integrator/v3_0/include/hal_integrator.h	264;"	d
V3_LB_ISTAT	integrator/v3_0/include/hal_integrator.h	268;"	d
V3_LB_MAIL_IERD	integrator/v3_0/include/hal_integrator.h	288;"	d
V3_LB_MAIL_IEWR	integrator/v3_0/include/hal_integrator.h	287;"	d
V3_LB_MAP0	integrator/v3_0/include/hal_integrator.h	259;"	d
V3_LB_MAP1	integrator/v3_0/include/hal_integrator.h	260;"	d
V3_LB_MAP2	integrator/v3_0/include/hal_integrator.h	262;"	d
V3_LB_SIZE	integrator/v3_0/include/hal_integrator.h	263;"	d
V3_MAIL_DATA	integrator/v3_0/include/hal_integrator.h	284;"	d
V3_MAIL_RD_STAT	integrator/v3_0/include/hal_integrator.h	290;"	d
V3_MAIL_WR_STAT	integrator/v3_0/include/hal_integrator.h	289;"	d
V3_PCI_BASE0	integrator/v3_0/include/hal_integrator.h	247;"	d
V3_PCI_BASE1	integrator/v3_0/include/hal_integrator.h	248;"	d
V3_PCI_BPARAM	integrator/v3_0/include/hal_integrator.h	252;"	d
V3_PCI_CC_REV	integrator/v3_0/include/hal_integrator.h	244;"	d
V3_PCI_CFG	integrator/v3_0/include/hal_integrator.h	272;"	d
V3_PCI_CFG_M_AD_LOW0	integrator/v3_0/include/hal_integrator.h	300;"	d
V3_PCI_CFG_M_AD_LOW1	integrator/v3_0/include/hal_integrator.h	299;"	d
V3_PCI_CFG_M_RETRY_EN	integrator/v3_0/include/hal_integrator.h	298;"	d
V3_PCI_CMD	integrator/v3_0/include/hal_integrator.h	242;"	d
V3_PCI_DEVICE	integrator/v3_0/include/hal_integrator.h	241;"	d
V3_PCI_HDR_CF	integrator/v3_0/include/hal_integrator.h	245;"	d
V3_PCI_INT_CFG	integrator/v3_0/include/hal_integrator.h	256;"	d
V3_PCI_INT_STAT	integrator/v3_0/include/hal_integrator.h	255;"	d
V3_PCI_IO_BASE	integrator/v3_0/include/hal_integrator.h	246;"	d
V3_PCI_MAIL_IERD	integrator/v3_0/include/hal_integrator.h	286;"	d
V3_PCI_MAIL_IEWR	integrator/v3_0/include/hal_integrator.h	285;"	d
V3_PCI_MAP0	integrator/v3_0/include/hal_integrator.h	253;"	d
V3_PCI_MAP1	integrator/v3_0/include/hal_integrator.h	254;"	d
V3_PCI_MAP_M_ADR_SIZE	integrator/v3_0/include/hal_integrator.h	307;"	d
V3_PCI_MAP_M_ADR_SIZE_1024M	integrator/v3_0/include/hal_integrator.h	315;"	d
V3_PCI_MAP_M_ADR_SIZE_512M	integrator/v3_0/include/hal_integrator.h	312;"	d
V3_PCI_MAP_M_ENABLE	integrator/v3_0/include/hal_integrator.h	309;"	d
V3_PCI_MAP_M_MAP_ADR	integrator/v3_0/include/hal_integrator.h	303;"	d
V3_PCI_MAP_M_RD_POST_INH	integrator/v3_0/include/hal_integrator.h	304;"	d
V3_PCI_MAP_M_REG_EN	integrator/v3_0/include/hal_integrator.h	308;"	d
V3_PCI_MAP_M_ROM_SIZE	integrator/v3_0/include/hal_integrator.h	305;"	d
V3_PCI_MAP_M_SWAP	integrator/v3_0/include/hal_integrator.h	306;"	d
V3_PCI_ROM	integrator/v3_0/include/hal_integrator.h	251;"	d
V3_PCI_STAT	integrator/v3_0/include/hal_integrator.h	243;"	d
V3_PCI_SUB_ID	integrator/v3_0/include/hal_integrator.h	250;"	d
V3_PCI_SUB_VENDOR	integrator/v3_0/include/hal_integrator.h	249;"	d
V3_PCI_VENDOR	integrator/v3_0/include/hal_integrator.h	240;"	d
V3_QBA_MAP	integrator/v3_0/include/hal_integrator.h	291;"	d
V3_SYSTEM	integrator/v3_0/include/hal_integrator.h	270;"	d
V3_SYSTEM_M_LOCK	integrator/v3_0/include/hal_integrator.h	295;"	d
V3_SYSTEM_M_RST_OUT	integrator/v3_0/include/hal_integrator.h	294;"	d
VAE_MAC7100_FlashSecurity	mac7100/var/v3_0/src/flash_security.S	/^VAE_MAC7100_FlashSecurity:$/;"	l
VALID_FLASH_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	177;"	d
VAL_ULCON_IRM_IR	arm9/smdk2410/v3_0/include/s3c2410x.h	310;"	d
VAL_ULCON_IRM_N	arm9/smdk2410/v3_0/include/s3c2410x.h	309;"	d
VAL_ULCON_PM_E	arm9/smdk2410/v3_0/include/s3c2410x.h	303;"	d
VAL_ULCON_PM_FC0	arm9/smdk2410/v3_0/include/s3c2410x.h	305;"	d
VAL_ULCON_PM_FC1	arm9/smdk2410/v3_0/include/s3c2410x.h	304;"	d
VAL_ULCON_PM_N	arm9/smdk2410/v3_0/include/s3c2410x.h	301;"	d
VAL_ULCON_PM_O	arm9/smdk2410/v3_0/include/s3c2410x.h	302;"	d
VAL_ULCON_SB_1	arm9/smdk2410/v3_0/include/s3c2410x.h	296;"	d
VAL_ULCON_SB_2	arm9/smdk2410/v3_0/include/s3c2410x.h	297;"	d
VAL_ULCON_WL_5	arm9/smdk2410/v3_0/include/s3c2410x.h	289;"	d
VAL_ULCON_WL_6	arm9/smdk2410/v3_0/include/s3c2410x.h	290;"	d
VAL_ULCON_WL_7	arm9/smdk2410/v3_0/include/s3c2410x.h	291;"	d
VAL_ULCON_WL_8	arm9/smdk2410/v3_0/include/s3c2410x.h	292;"	d
VENDOR_ID_OFFSET	xscale/iq80310/v3_0/src/diag/pci_bios.h	338;"	d
VENDOR_INTEL	xscale/iq80310/v3_0/src/diag/xscale_test.c	149;"	d	file:
VGA_BASE	xscale/picasso/v3_0/include/picasso.h	61;"	d
VGA_BASE	xscale/uE250/v3_0/include/uE250.h	61;"	d
VGA_DEPTH	xscale/picasso/v3_0/src/vga_support.c	78;"	d	file:
VGA_DEPTH	xscale/uE250/v3_0/src/vga_support.c	78;"	d	file:
VGA_DONE	xscale/picasso/v3_0/src/xilinx-load.c	87;"	d	file:
VGA_DONE	xscale/uE250/v3_0/src/xilinx-load.c	87;"	d	file:
VGA_DONE_DRV	xscale/picasso/v3_0/src/xilinx-load.c	90;"	d	file:
VGA_DONE_DRV	xscale/uE250/v3_0/src/xilinx-load.c	90;"	d	file:
VGA_HEIGHT	xscale/picasso/v3_0/src/vga_support.c	77;"	d	file:
VGA_HEIGHT	xscale/uE250/v3_0/src/vga_support.c	77;"	d	file:
VGA_INIT	xscale/picasso/v3_0/src/xilinx-load.c	88;"	d	file:
VGA_INIT	xscale/uE250/v3_0/src/xilinx-load.c	88;"	d	file:
VGA_INIT_DRV	xscale/picasso/v3_0/src/xilinx-load.c	91;"	d	file:
VGA_INIT_DRV	xscale/uE250/v3_0/src/xilinx-load.c	91;"	d	file:
VGA_PROG	xscale/picasso/v3_0/src/xilinx-load.c	89;"	d	file:
VGA_PROG	xscale/uE250/v3_0/src/xilinx-load.c	89;"	d	file:
VGA_PROG_CTRL	xscale/picasso/v3_0/src/xilinx-load.c	84;"	d	file:
VGA_PROG_CTRL	xscale/uE250/v3_0/src/xilinx-load.c	84;"	d	file:
VGA_PROG_DATA	xscale/picasso/v3_0/src/xilinx-load.c	85;"	d	file:
VGA_PROG_DATA	xscale/uE250/v3_0/src/xilinx-load.c	85;"	d	file:
VGA_WIDTH	xscale/picasso/v3_0/src/vga_support.c	76;"	d	file:
VGA_WIDTH	xscale/uE250/v3_0/src/vga_support.c	76;"	d	file:
VGA_WRITE	xscale/picasso/v3_0/src/xilinx-load.c	92;"	d	file:
VGA_WRITE	xscale/uE250/v3_0/src/xilinx-load.c	92;"	d	file:
VGA_ctlr	xscale/picasso/v3_0/src/vga_support.c	/^struct VGA_ctlr {$/;"	s	file:
VGA_ctlr	xscale/uE250/v3_0/src/vga_support.c	/^struct VGA_ctlr {$/;"	s	file:
VIDR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	246;"	d
VIDR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	290;"	d
VISIBLE_SCREEN_HEIGHT	arm9/aaed2000/v3_0/src/lcd_support.c	235;"	d	file:
VISIBLE_SCREEN_HEIGHT	edb7xxx/v3_0/src/lcd_support.c	121;"	d	file:
VISIBLE_SCREEN_HEIGHT	sa11x0/ipaq/v3_0/src/lcd_support.c	138;"	d	file:
VISIBLE_SCREEN_HEIGHT	xscale/picasso/v3_0/src/vga_support.c	211;"	d	file:
VISIBLE_SCREEN_HEIGHT	xscale/uE250/v3_0/src/vga_support.c	211;"	d	file:
VISIBLE_SCREEN_WIDTH	arm9/aaed2000/v3_0/src/lcd_support.c	234;"	d	file:
VISIBLE_SCREEN_WIDTH	edb7xxx/v3_0/src/lcd_support.c	120;"	d	file:
VISIBLE_SCREEN_WIDTH	sa11x0/ipaq/v3_0/src/lcd_support.c	137;"	d	file:
VISIBLE_SCREEN_WIDTH	xscale/picasso/v3_0/src/vga_support.c	210;"	d	file:
VISIBLE_SCREEN_WIDTH	xscale/uE250/v3_0/src/vga_support.c	210;"	d	file:
VOIDFUNCPTR	xscale/iq80310/v3_0/src/diag/iq80310.h	/^typedef void 		(*VOIDFUNCPTR) (int);$/;"	t
VPP_LOW_DETECT	xscale/iq80310/v3_0/src/diag/flash.c	99;"	d	file:
VPP_OK	xscale/iq80310/v3_0/src/diag/flash.c	100;"	d	file:
WAIT	arm9/smdk2410/v3_0/include/memcfg.h	70;"	d
WATCHDOG_BASE	arm9/innovator/v3_0/include/innovator.h	86;"	d
WATCHDOG_CNTL_TIMER	arm9/innovator/v3_0/include/innovator.h	92;"	d
WATCHDOG_LOAD_TIM	arm9/innovator/v3_0/include/innovator.h	93;"	d
WATCHDOG_READ_TIM	arm9/innovator/v3_0/include/innovator.h	94;"	d
WATCHDOG_TIMER_MODE	arm9/innovator/v3_0/include/innovator.h	95;"	d
WATCH_MODE_ACCESS	xscale/cores/v3_0/src/xscale_stub.c	163;"	d	file:
WATCH_MODE_NONE	xscale/cores/v3_0/src/xscale_stub.c	161;"	d	file:
WATCH_MODE_READ	xscale/cores/v3_0/src/xscale_stub.c	164;"	d	file:
WATCH_MODE_WRITE	xscale/cores/v3_0/src/xscale_stub.c	162;"	d	file:
WORDS	ebsa285/v3_0/tests/sdram0.cxx	60;"	d	file:
WRITEMEM16	xscale/iq80321/v3_0/src/diag/i82544.c	60;"	d	file:
WRITEMEM32	xscale/iq80321/v3_0/src/diag/i82544.c	62;"	d	file:
WRITEMEM64	xscale/iq80321/v3_0/src/diag/i82544.c	64;"	d	file:
WRITEMEM8	xscale/iq80321/v3_0/src/diag/i82544.c	58;"	d	file:
WRITE_CONFIRM_CMD	xscale/iq80310/v3_0/src/diag/flash.c	64;"	d	file:
WRITE_TO_BUF_CMD	xscale/iq80310/v3_0/src/diag/flash.c	63;"	d	file:
WSM_BUSY	xscale/iq80310/v3_0/src/diag/flash.c	88;"	d	file:
WSM_READY	xscale/iq80310/v3_0/src/diag/flash.c	87;"	d	file:
WTCNT	arm9/smdk2410/v3_0/include/s3c2410x.h	385;"	d
WTCON	arm9/smdk2410/v3_0/include/s3c2410x.h	383;"	d
WTDAT	arm9/smdk2410/v3_0/include/s3c2410x.h	384;"	d
W_bit	xscale/cores/v3_0/src/xscale_stub.c	244;"	d	file:
WaitFor	edb7xxx/v3_0/support/dl_edb7xxx.c	/^WaitFor(long lPort, char cWaitChar)$/;"	f
WaitForOutputEmpty	edb7xxx/v3_0/support/dl_edb7xxx.c	32;"	d	file:
X3ISR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	147;"	d
X3ISR_REG	xscale/iop310/v3_0/include/hal_iop310.h	99;"	d
X3MASK_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	148;"	d
X3MASK_REG	xscale/iop310/v3_0/include/hal_iop310.h	100;"	d
X6ISR_AAIP	xscale/iop310/v3_0/include/hal_iop310.h	511;"	d
X6ISR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	483;"	d
X6ISR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	527;"	d
X6ISR_DIP0	xscale/iop310/v3_0/include/hal_iop310.h	507;"	d
X6ISR_DIP1	xscale/iop310/v3_0/include/hal_iop310.h	508;"	d
X6ISR_DIP2	xscale/iop310/v3_0/include/hal_iop310.h	509;"	d
X6ISR_EMIP	xscale/iop310/v3_0/include/hal_iop310.h	510;"	d
X6ISR_REG	xscale/iop310/v3_0/include/hal_iop310.h	506;"	d
X7ISR_ADDR	xscale/iop310/v3_0/include/hal_iop310.h	482;"	d
X7ISR_ADDR	xscale/iq80310/v3_0/src/diag/iq80310.h	526;"	d
X7ISR_BIST	xscale/iop310/v3_0/include/hal_iop310.h	516;"	d
X7ISR_INDB	xscale/iop310/v3_0/include/hal_iop310.h	515;"	d
X7ISR_ISQC	xscale/iop310/v3_0/include/hal_iop310.h	514;"	d
X7ISR_REG	xscale/iop310/v3_0/include/hal_iop310.h	513;"	d
XFER_CRC	xscale/iq80310/v3_0/src/diag/ether_test.h	327;"	d
XINT0	xscale/iq80310/v3_0/src/diag/pci_bios.h	84;"	d
XINT1	xscale/iq80310/v3_0/src/diag/pci_bios.h	85;"	d
XINT2	xscale/iq80310/v3_0/src/diag/pci_bios.h	86;"	d
XINT3	xscale/iq80310/v3_0/src/diag/pci_bios.h	87;"	d
XINT3_ETHERNET	xscale/iop310/v3_0/include/hal_iop310.h	102;"	d
XINT3_PCI_INTD	xscale/iop310/v3_0/include/hal_iop310.h	105;"	d
XINT3_TIMER	xscale/iop310/v3_0/include/hal_iop310.h	101;"	d
XINT3_UART_1	xscale/iop310/v3_0/include/hal_iop310.h	103;"	d
XINT3_UART_2	xscale/iop310/v3_0/include/hal_iop310.h	104;"	d
XOFF1	arm9/innovator/v3_0/src/hal_diag.c	115;"	d	file:
XOFF2	arm9/innovator/v3_0/src/hal_diag.c	118;"	d	file:
XON1	arm9/innovator/v3_0/src/hal_diag.c	110;"	d	file:
XON2	arm9/innovator/v3_0/src/hal_diag.c	112;"	d	file:
XSDEBUG	xscale/xsengine/v3_0/include/hal_platform_setup.h	94;"	d
XSENGINE_FLASH_ADDR	xscale/xsengine/v3_0/include/xsengine.h	54;"	d
XTAL	xscale/iq80310/v3_0/src/diag/iq80310.h	119;"	d
X_ARM_MMU_SECTION	arm9/aaed2000/v3_0/src/aaed2000_misc.c	146;"	d	file:
X_ARM_MMU_SECTION	arm9/excalibur/v3_0/src/excalibur_misc.c	142;"	d	file:
X_ARM_MMU_SECTION	arm9/innovator/v3_0/src/innovator_misc.c	142;"	d	file:
X_ARM_MMU_SECTION	arm9/smdk2410/v3_0/src/smdk2410_misc.c	142;"	d	file:
X_ARM_MMU_SECTION	sa11x0/var/v3_0/include/hal_mm.h	136;"	d
ZCHAR_BUF_SIZE	xscale/picasso/v3_0/src/xilinx-load.c	102;"	d	file:
ZCHAR_BUF_SIZE	xscale/uE250/v3_0/src/xilinx-load.c	102;"	d	file:
ZERO	xscale/iq80310/v3_0/src/diag/7_segment_displays.h	62;"	d
_ADDR_REDBOOT_TO_ARM	arm9/aaed2000/v3_0/include/plf_io.h	85;"	d
_BUF	xscale/picasso/v3_0/src/picasso_misc.c	94;"	d	file:
_BUF	xscale/uE250/v3_0/src/uE250_misc.c	94;"	d	file:
_BUF	xscale/xsengine/v3_0/src/xsengine_misc.c	88;"	d	file:
_CACHED	xscale/picasso/v3_0/src/picasso_misc.c	92;"	d	file:
_CACHED	xscale/uE250/v3_0/src/uE250_misc.c	92;"	d	file:
_CACHED	xscale/xsengine/v3_0/src/xsengine_misc.c	86;"	d	file:
_CLKM_ARM_CKCTL	arm9/innovator/v3_0/include/innovator.h	69;"	d
_CLKM_ARM_EWUPCT	arm9/innovator/v3_0/include/innovator.h	72;"	d
_CLKM_ARM_IDLECT1	arm9/innovator/v3_0/include/innovator.h	70;"	d
_CLKM_ARM_IDLECT2	arm9/innovator/v3_0/include/innovator.h	71;"	d
_CLKM_ARM_RSTCT1	arm9/innovator/v3_0/include/innovator.h	73;"	d
_CLKM_ARM_RSTCT2	arm9/innovator/v3_0/include/innovator.h	74;"	d
_CLKM_ARM_SYSST	arm9/innovator/v3_0/include/innovator.h	75;"	d
_CLK_AHB1_COUNT	arm9/excalibur/v3_0/include/excalibur.h	232;"	d
_CLK_DERIVE	arm9/excalibur/v3_0/include/excalibur.h	230;"	d
_CLK_DERIVE_BP1	arm9/excalibur/v3_0/include/excalibur.h	237;"	d
_CLK_DERIVE_BP2	arm9/excalibur/v3_0/include/excalibur.h	238;"	d
_CLK_DERIVE_INIT	arm9/excalibur/v3_0/include/excalibur.h	251;"	d
_CLK_PLL1_CTRL	arm9/excalibur/v3_0/include/excalibur.h	225;"	d
_CLK_PLL1_CTRL_INIT	arm9/excalibur/v3_0/include/excalibur.h	249;"	d
_CLK_PLL1_CTRL_P	arm9/excalibur/v3_0/include/excalibur.h	234;"	d
_CLK_PLL1_KCNT	arm9/excalibur/v3_0/include/excalibur.h	224;"	d
_CLK_PLL1_MCNT	arm9/excalibur/v3_0/include/excalibur.h	223;"	d
_CLK_PLL1_NCNT	arm9/excalibur/v3_0/include/excalibur.h	222;"	d
_CLK_PLL2_CTRL	arm9/excalibur/v3_0/include/excalibur.h	229;"	d
_CLK_PLL2_CTRL_INIT	arm9/excalibur/v3_0/include/excalibur.h	250;"	d
_CLK_PLL2_CTRL_P	arm9/excalibur/v3_0/include/excalibur.h	235;"	d
_CLK_PLL2_KCNT	arm9/excalibur/v3_0/include/excalibur.h	228;"	d
_CLK_PLL2_MCNT	arm9/excalibur/v3_0/include/excalibur.h	227;"	d
_CLK_PLL2_NCNT	arm9/excalibur/v3_0/include/excalibur.h	226;"	d
_CLK_STATUS	arm9/excalibur/v3_0/include/excalibur.h	231;"	d
_CLK_STATUS_C1	arm9/excalibur/v3_0/include/excalibur.h	242;"	d
_CLK_STATUS_C2	arm9/excalibur/v3_0/include/excalibur.h	243;"	d
_CLK_STATUS_L1	arm9/excalibur/v3_0/include/excalibur.h	240;"	d
_CLK_STATUS_L2	arm9/excalibur/v3_0/include/excalibur.h	241;"	d
_CNT_MASK	xscale/iop310/v3_0/src/iop310_misc.c	385;"	d	file:
_CS0_IDCY	arm9/aaed2000/v3_0/include/aaed2000.h	285;"	d
_CS0_IDCY	arm9/aaed2000/v3_0/include/aaed2000.h	292;"	d
_CS0_WST	arm9/aaed2000/v3_0/include/aaed2000.h	284;"	d
_CS0_WST	arm9/aaed2000/v3_0/include/aaed2000.h	291;"	d
_CS1_IDCY	arm9/aaed2000/v3_0/include/aaed2000.h	287;"	d
_CS1_IDCY	arm9/aaed2000/v3_0/include/aaed2000.h	294;"	d
_CS1_WST	arm9/aaed2000/v3_0/include/aaed2000.h	286;"	d
_CS1_WST	arm9/aaed2000/v3_0/include/aaed2000.h	293;"	d
_CS3_IDCY	arm9/aaed2000/v3_0/include/aaed2000.h	289;"	d
_CS3_IDCY	arm9/aaed2000/v3_0/include/aaed2000.h	296;"	d
_CS3_WST	arm9/aaed2000/v3_0/include/aaed2000.h	288;"	d
_CS3_WST	arm9/aaed2000/v3_0/include/aaed2000.h	295;"	d
_CYGHWR_LAYOUT_ONLY	edb7xxx/v3_0/include/plf_io.h	65;"	d
_CYGHWR_LAYOUT_ONLY	edb7xxx/v3_0/src/edb7xxx_misc.c	561;"	d	file:
_CharReady	edb7xxx/v3_0/support/io.c	/^int _CharReady(long port)$/;"	f
_DEFINE_VARS	xscale/uE250/v3_0/src/uE250_plx.c	74;"	d	file:
_DPLL_CTL_REG	arm9/innovator/v3_0/include/innovator.h	103;"	d
_DPSRAM0_LCR	arm9/excalibur/v3_0/include/excalibur.h	73;"	d
_DPSRAM0_LCR_INIT	arm9/excalibur/v3_0/include/excalibur.h	77;"	d
_DPSRAM0_SR	arm9/excalibur/v3_0/include/excalibur.h	72;"	d
_DPSRAM1_LCR	arm9/excalibur/v3_0/include/excalibur.h	75;"	d
_DPSRAM1_LCR_INIT	arm9/excalibur/v3_0/include/excalibur.h	78;"	d
_DPSRAM1_SR	arm9/excalibur/v3_0/include/excalibur.h	74;"	d
_FPGA_PROG_BASE	xscale/picasso/v3_0/src/xilinx-load.c	77;"	d	file:
_FPGA_PROG_BASE	xscale/uE250/v3_0/src/xilinx-load.c	77;"	d	file:
_GPS4020_H_	gps4020/v3_0/include/gps4020.h	53;"	d
_INTCTL_WRITE	xscale/verde/v3_0/include/hal_verde.h	432;"	d
_INTSTR_WRITE	xscale/verde/v3_0/include/hal_verde.h	434;"	d
_IOCR_EBI	arm9/excalibur/v3_0/include/excalibur.h	84;"	d
_IOCR_IO_STRIPE	arm9/excalibur/v3_0/include/excalibur.h	91;"	d
_IOCR_LOCK	arm9/excalibur/v3_0/include/excalibur.h	92;"	d
_IOCR_OC_FAST	arm9/excalibur/v3_0/include/excalibur.h	89;"	d
_IOCR_OC_PCI	arm9/excalibur/v3_0/include/excalibur.h	88;"	d
_IOCR_OC_SLOW	arm9/excalibur/v3_0/include/excalibur.h	90;"	d
_IOCR_SDRAM	arm9/excalibur/v3_0/include/excalibur.h	83;"	d
_IOCR_TRACE	arm9/excalibur/v3_0/include/excalibur.h	86;"	d
_IOCR_UART	arm9/excalibur/v3_0/include/excalibur.h	85;"	d
_LCD_FONT_H_	arm9/aaed2000/v3_0/src/font.h	49;"	d
_LCD_FONT_H_	edb7xxx/v3_0/src/font.h	49;"	d
_LCD_FONT_H_	sa11x0/ipaq/v3_0/src/font.h	49;"	d
_LCD_FONT_H_	xscale/picasso/v3_0/src/font.h	49;"	d
_LCD_FONT_H_	xscale/uE250/v3_0/src/font.h	49;"	d
_LCD_SUPPORT_H_	arm9/aaed2000/v3_0/include/lcd_support.h	2;"	d
_LCD_SUPPORT_H_	edb7xxx/v3_0/include/lcd_support.h	2;"	d
_LCD_SUPPORT_H_	sa11x0/ipaq/v3_0/include/lcd_support.h	2;"	d
_LOGIC_ONE	sa11x0/ipaq/v3_0/include/ipaq.h	74;"	d
_LOGIC_ZERO	sa11x0/ipaq/v3_0/include/ipaq.h	75;"	d
_MMAP_DISABLE	arm9/excalibur/v3_0/include/excalibur.h	131;"	d
_MMAP_DPSRAM0	arm9/excalibur/v3_0/include/excalibur.h	105;"	d
_MMAP_DPSRAM0_INIT	arm9/excalibur/v3_0/include/excalibur.h	136;"	d
_MMAP_DPSRAM1	arm9/excalibur/v3_0/include/excalibur.h	106;"	d
_MMAP_DPSRAM1_INIT	arm9/excalibur/v3_0/include/excalibur.h	137;"	d
_MMAP_EBI0	arm9/excalibur/v3_0/include/excalibur.h	109;"	d
_MMAP_EBI0_INIT	arm9/excalibur/v3_0/include/excalibur.h	140;"	d
_MMAP_EBI1	arm9/excalibur/v3_0/include/excalibur.h	110;"	d
_MMAP_EBI1_INIT	arm9/excalibur/v3_0/include/excalibur.h	141;"	d
_MMAP_EBI2	arm9/excalibur/v3_0/include/excalibur.h	111;"	d
_MMAP_EBI2_INIT	arm9/excalibur/v3_0/include/excalibur.h	142;"	d
_MMAP_EBI3	arm9/excalibur/v3_0/include/excalibur.h	112;"	d
_MMAP_EBI3_INIT	arm9/excalibur/v3_0/include/excalibur.h	143;"	d
_MMAP_ENABLE	arm9/excalibur/v3_0/include/excalibur.h	130;"	d
_MMAP_NOPREFETCH	arm9/excalibur/v3_0/include/excalibur.h	128;"	d
_MMAP_PLD0	arm9/excalibur/v3_0/include/excalibur.h	113;"	d
_MMAP_PLD0_INIT	arm9/excalibur/v3_0/include/excalibur.h	144;"	d
_MMAP_PLD1	arm9/excalibur/v3_0/include/excalibur.h	114;"	d
_MMAP_PLD1_INIT	arm9/excalibur/v3_0/include/excalibur.h	146;"	d
_MMAP_PLD2	arm9/excalibur/v3_0/include/excalibur.h	115;"	d
_MMAP_PLD2_INIT	arm9/excalibur/v3_0/include/excalibur.h	147;"	d
_MMAP_PLD3	arm9/excalibur/v3_0/include/excalibur.h	116;"	d
_MMAP_PLD3_INIT	arm9/excalibur/v3_0/include/excalibur.h	148;"	d
_MMAP_PREFETCH	arm9/excalibur/v3_0/include/excalibur.h	127;"	d
_MMAP_REGISTERS	arm9/excalibur/v3_0/include/excalibur.h	102;"	d
_MMAP_REGISTERS_INIT	arm9/excalibur/v3_0/include/excalibur.h	133;"	d
_MMAP_SDRAM0	arm9/excalibur/v3_0/include/excalibur.h	107;"	d
_MMAP_SDRAM0_INIT	arm9/excalibur/v3_0/include/excalibur.h	138;"	d
_MMAP_SDRAM1	arm9/excalibur/v3_0/include/excalibur.h	108;"	d
_MMAP_SDRAM1_INIT	arm9/excalibur/v3_0/include/excalibur.h	139;"	d
_MMAP_SIZE_128K	arm9/excalibur/v3_0/include/excalibur.h	120;"	d
_MMAP_SIZE_16K	arm9/excalibur/v3_0/include/excalibur.h	118;"	d
_MMAP_SIZE_16M	arm9/excalibur/v3_0/include/excalibur.h	123;"	d
_MMAP_SIZE_1M	arm9/excalibur/v3_0/include/excalibur.h	121;"	d
_MMAP_SIZE_32M	arm9/excalibur/v3_0/include/excalibur.h	124;"	d
_MMAP_SIZE_4M	arm9/excalibur/v3_0/include/excalibur.h	122;"	d
_MMAP_SIZE_64K	arm9/excalibur/v3_0/include/excalibur.h	119;"	d
_MMAP_SIZE_64M	arm9/excalibur/v3_0/include/excalibur.h	125;"	d
_MMAP_SRAM0	arm9/excalibur/v3_0/include/excalibur.h	103;"	d
_MMAP_SRAM0_INIT	arm9/excalibur/v3_0/include/excalibur.h	134;"	d
_MMAP_SRAM1	arm9/excalibur/v3_0/include/excalibur.h	104;"	d
_MMAP_SRAM1_INIT	arm9/excalibur/v3_0/include/excalibur.h	135;"	d
_NOBUF	xscale/picasso/v3_0/src/picasso_misc.c	95;"	d	file:
_NOBUF	xscale/uE250/v3_0/src/uE250_misc.c	95;"	d	file:
_NOBUF	xscale/xsengine/v3_0/src/xsengine_misc.c	89;"	d	file:
_OpenPort	edb7xxx/v3_0/support/io.c	/^long _OpenPort(char *name)$/;"	f
_PCI_ADDR	xscale/picasso/v3_0/src/picasso_pci.c	185;"	d	file:
_PCI_ADDR	xscale/uE250/v3_0/src/uE250_pci.c	197;"	d	file:
_PCI_IO_BASE	xscale/iq80321/v3_0/include/plf_io.h	70;"	d
_PCI_IO_LIMIT	xscale/iq80321/v3_0/include/plf_io.h	72;"	d
_PCI_MEM_BASE	xscale/iq80321/v3_0/include/plf_io.h	68;"	d
_PCI_MEM_DAC_BASE	xscale/iq80321/v3_0/include/plf_io.h	69;"	d
_PCI_MEM_LIMIT	xscale/iq80321/v3_0/include/plf_io.h	71;"	d
_PCI_READ_16	xscale/picasso/v3_0/include/plf_io.h	118;"	d
_PCI_READ_16	xscale/uE250/v3_0/include/plf_io.h	118;"	d
_PCI_READ_32	xscale/picasso/v3_0/include/plf_io.h	119;"	d
_PCI_READ_32	xscale/uE250/v3_0/include/plf_io.h	119;"	d
_PCI_READ_8	xscale/picasso/v3_0/include/plf_io.h	117;"	d
_PCI_READ_8	xscale/uE250/v3_0/include/plf_io.h	117;"	d
_PCI_WRITE_X	xscale/picasso/v3_0/include/plf_io.h	120;"	d
_PCI_WRITE_X	xscale/uE250/v3_0/include/plf_io.h	120;"	d
_RWRW	xscale/picasso/v3_0/src/picasso_misc.c	96;"	d	file:
_RWRW	xscale/uE250/v3_0/src/uE250_misc.c	96;"	d	file:
_RWRW	xscale/xsengine/v3_0/src/xsengine_misc.c	90;"	d	file:
_ReceiveChar	edb7xxx/v3_0/support/io.c	/^char _ReceiveChar(long port)$/;"	f
_SDRAM_ADDR	arm9/excalibur/v3_0/include/excalibur.h	268;"	d
_SDRAM_CONFIG	arm9/excalibur/v3_0/include/excalibur.h	266;"	d
_SDRAM_INIT	arm9/excalibur/v3_0/include/excalibur.h	269;"	d
_SDRAM_INIT_BS	arm9/excalibur/v3_0/include/excalibur.h	305;"	d
_SDRAM_INIT_EN	arm9/excalibur/v3_0/include/excalibur.h	300;"	d
_SDRAM_INIT_LEM	arm9/excalibur/v3_0/include/excalibur.h	303;"	d
_SDRAM_INIT_LM	arm9/excalibur/v3_0/include/excalibur.h	302;"	d
_SDRAM_INIT_PR	arm9/excalibur/v3_0/include/excalibur.h	301;"	d
_SDRAM_INIT_RF	arm9/excalibur/v3_0/include/excalibur.h	304;"	d
_SDRAM_INIT_SR	arm9/excalibur/v3_0/include/excalibur.h	306;"	d
_SDRAM_MODE0	arm9/excalibur/v3_0/include/excalibur.h	270;"	d
_SDRAM_MODE1	arm9/excalibur/v3_0/include/excalibur.h	271;"	d
_SDRAM_REFRESH	arm9/excalibur/v3_0/include/excalibur.h	267;"	d
_SDRAM_TIMING1	arm9/excalibur/v3_0/include/excalibur.h	264;"	d
_SDRAM_TIMING2	arm9/excalibur/v3_0/include/excalibur.h	265;"	d
_SDRAM_WIDTH_LK	arm9/excalibur/v3_0/include/excalibur.h	276;"	d
_SDRAM_WIDTH_W	arm9/excalibur/v3_0/include/excalibur.h	275;"	d
_SendChar	edb7xxx/v3_0/support/io.c	/^void _SendChar(long port, char ch)$/;"	f
_SetBaud	edb7xxx/v3_0/support/io.c	/^void _SetBaud(long port, long reqRate)$/;"	f
_TCR0_WRITE	xscale/verde/v3_0/include/hal_verde.h	401;"	d
_TCR1_WRITE	xscale/verde/v3_0/include/hal_verde.h	403;"	d
_TICKS_PER_USEC	xscale/iop310/v3_0/src/iop310_misc.c	386;"	d	file:
_TICKS_PER_USEC	xscale/ixp425/v3_0/src/ixp425_misc.c	405;"	d	file:
_TICKS_PER_USEC	xscale/verde/v3_0/src/verde_misc.c	413;"	d	file:
_TIMERS_TESTING	aeb/v3_0/src/aeb_misc.c	194;"	d	file:
_TISR_WRITE	xscale/verde/v3_0/include/hal_verde.h	409;"	d
_TMR0_WRITE	xscale/verde/v3_0/include/hal_verde.h	397;"	d
_TMR1_WRITE	xscale/verde/v3_0/include/hal_verde.h	399;"	d
_TRR0_WRITE	xscale/verde/v3_0/include/hal_verde.h	405;"	d
_TRR1_WRITE	xscale/verde/v3_0/include/hal_verde.h	407;"	d
_UART_DIV_HI	arm9/excalibur/v3_0/include/excalibur.h	194;"	d
_UART_DIV_LO	arm9/excalibur/v3_0/include/excalibur.h	193;"	d
_UART_FCR	arm9/excalibur/v3_0/include/excalibur.h	185;"	d
_UART_FCR_RC	arm9/excalibur/v3_0/include/excalibur.h	201;"	d
_UART_FCR_RX_THR_1	arm9/excalibur/v3_0/include/excalibur.h	203;"	d
_UART_FCR_TC	arm9/excalibur/v3_0/include/excalibur.h	200;"	d
_UART_FCR_TX_THR_15	arm9/excalibur/v3_0/include/excalibur.h	202;"	d
_UART_IEC	arm9/excalibur/v3_0/include/excalibur.h	187;"	d
_UART_IES	arm9/excalibur/v3_0/include/excalibur.h	186;"	d
_UART_IID	arm9/excalibur/v3_0/include/excalibur.h	189;"	d
_UART_INTS_ME	arm9/excalibur/v3_0/include/excalibur.h	211;"	d
_UART_INTS_MI	arm9/excalibur/v3_0/include/excalibur.h	212;"	d
_UART_INTS_RE	arm9/excalibur/v3_0/include/excalibur.h	205;"	d
_UART_INTS_RI	arm9/excalibur/v3_0/include/excalibur.h	206;"	d
_UART_INTS_TE	arm9/excalibur/v3_0/include/excalibur.h	207;"	d
_UART_INTS_TI	arm9/excalibur/v3_0/include/excalibur.h	208;"	d
_UART_INTS_TIE	arm9/excalibur/v3_0/include/excalibur.h	209;"	d
_UART_INTS_TII	arm9/excalibur/v3_0/include/excalibur.h	210;"	d
_UART_ISR	arm9/excalibur/v3_0/include/excalibur.h	188;"	d
_UART_MC	arm9/excalibur/v3_0/include/excalibur.h	190;"	d
_UART_MCR	arm9/excalibur/v3_0/include/excalibur.h	191;"	d
_UART_MC_1STOP	arm9/excalibur/v3_0/include/excalibur.h	216;"	d
_UART_MC_8BIT	arm9/excalibur/v3_0/include/excalibur.h	215;"	d
_UART_MC_PARITY_NONE	arm9/excalibur/v3_0/include/excalibur.h	217;"	d
_UART_MSR	arm9/excalibur/v3_0/include/excalibur.h	192;"	d
_UART_RD	arm9/excalibur/v3_0/include/excalibur.h	182;"	d
_UART_RDS	arm9/excalibur/v3_0/include/excalibur.h	181;"	d
_UART_RSR	arm9/excalibur/v3_0/include/excalibur.h	180;"	d
_UART_RSR_RX_LEVEL	arm9/excalibur/v3_0/include/excalibur.h	196;"	d
_UART_TD	arm9/excalibur/v3_0/include/excalibur.h	184;"	d
_UART_TSR	arm9/excalibur/v3_0/include/excalibur.h	183;"	d
_UART_TSR_TXI	arm9/excalibur/v3_0/include/excalibur.h	198;"	d
_UNCACHED	xscale/picasso/v3_0/src/picasso_misc.c	93;"	d	file:
_UNCACHED	xscale/uE250/v3_0/src/uE250_misc.c	93;"	d	file:
_UNCACHED	xscale/xsengine/v3_0/src/xsengine_misc.c	87;"	d	file:
_V3CloseConfigWindow	integrator/v3_0/include/plf_io.h	94;"	d
_V3OpenConfigWindow	integrator/v3_0/include/plf_io.h	78;"	d
_V3Read16	integrator/v3_0/include/plf_io.h	71;"	d
_V3Read32	integrator/v3_0/include/plf_io.h	75;"	d
_V3Write16	integrator/v3_0/include/plf_io.h	69;"	d
_V3Write32	integrator/v3_0/include/plf_io.h	73;"	d
_VGA_SUPPORT_H_	xscale/picasso/v3_0/include/vga_support.h	2;"	d
_VGA_SUPPORT_H_	xscale/uE250/v3_0/include/vga_support.h	2;"	d
_WDTCR_READ	xscale/verde/v3_0/include/hal_verde.h	410;"	d
_WDTCR_WRITE	xscale/verde/v3_0/include/hal_verde.h	411;"	d
_WD_CNTL_TIMER	arm9/innovator/v3_0/include/innovator.h	87;"	d
_WD_LOAD_TIM	arm9/innovator/v3_0/include/innovator.h	88;"	d
_WD_READ_TIM	arm9/innovator/v3_0/include/innovator.h	89;"	d
_WD_TIMER_MODE	arm9/innovator/v3_0/include/innovator.h	90;"	d
_WaitForOutputEmpty	edb7xxx/v3_0/support/io.c	/^void _WaitForOutputEmpty(long port)$/;"	f
__BASE	edb7xxx/v3_0/src/hal_diag.c	375;"	d	file:
__BASE	edb7xxx/v3_0/src/hal_diag.c	378;"	d	file:
__BASE	sa11x0/var/v3_0/src/hal_diag.c	382;"	d	file:
__BASE	sa11x0/var/v3_0/src/hal_diag.c	385;"	d	file:
__CYGARC_CLR_MMU_BITS	arch/v3_0/src/redboot_linux_exec.c	105;"	d	file:
__CYGARC_CLR_MMU_BITS	xscale/cores/v3_0/include/hal_xscale.h	98;"	d
__CYGARC_CLR_MMU_BITS_X	arch/v3_0/src/redboot_linux_exec.c	110;"	d	file:
__CYGARC_CLR_MMU_BITS_X	arch/v3_0/src/redboot_linux_exec.c	114;"	d	file:
__CYGARC_CLR_MMU_BITS_X	xscale/cores/v3_0/include/hal_xscale.h	102;"	d
__CYGARC_GET_CTLREG	arch/v3_0/src/redboot_linux_exec.c	102;"	d	file:
__CYGARC_GET_CTLREG	xscale/cores/v3_0/include/hal_xscale.h	95;"	d
__CYGARC_SET_CTLREG	arch/v3_0/src/redboot_linux_exec.c	120;"	d	file:
__CYGARC_SET_CTLREG	xscale/cores/v3_0/include/hal_xscale.h	110;"	d
__GDB_stack	arch/v3_0/src/vectors.S	/^__GDB_stack:$/;"	l
__GDB_stack_base	arch/v3_0/src/vectors.S	/^__GDB_stack_base:$/;"	l
__HAL_SA11X0_H__	sa11x0/var/v3_0/include/hal_sa11x0.h	53;"	d
__INTA_ROUTING	xscale/iq80321/v3_0/include/plf_io.h	100;"	d
__INTA_ROUTING	xscale/iq80321/v3_0/include/plf_io.h	91;"	d
__INTB_ROUTING	xscale/iq80321/v3_0/include/plf_io.h	101;"	d
__INTB_ROUTING	xscale/iq80321/v3_0/include/plf_io.h	92;"	d
__IRQ	edb7xxx/v3_0/src/hal_diag.c	376;"	d	file:
__IRQ	edb7xxx/v3_0/src/hal_diag.c	379;"	d	file:
__NIC_PRIV	xscale/iq80321/v3_0/include/plf_io.h	104;"	d
__NIC_PRIV	xscale/iq80321/v3_0/include/plf_io.h	95;"	d
__NIC_PUB	xscale/iq80321/v3_0/include/plf_io.h	103;"	d
__NIC_PUB	xscale/iq80321/v3_0/include/plf_io.h	94;"	d
__READ_UINT32	arm9/smdk2410/v3_0/src/hal_diag.c	82;"	d	file:
__SLOT_PRIV	xscale/iq80321/v3_0/include/plf_io.h	107;"	d
__SLOT_PRIV	xscale/iq80321/v3_0/include/plf_io.h	98;"	d
__SLOT_PUB	xscale/iq80321/v3_0/include/plf_io.h	106;"	d
__SLOT_PUB	xscale/iq80321/v3_0/include/plf_io.h	97;"	d
__arm_breakinst	arch/v3_0/src/arm_stub.c	/^cyg_uint32 __arm_breakinst = HAL_BREAKINST_ARM;$/;"	v
__base	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	SL_SMPAGE_ENTRY __base,3,3,3,3,0,0$/;"	v
__base	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	SL_SMPAGE_ENTRY __base,3,3,3,3,0,0$/;"	v
__break_opcode	arch/v3_0/src/hal_misc.c	/^__break_opcode (void)$/;"	f
__clear_breakpoints	arch/v3_0/src/arm_stub.c	/^void __clear_breakpoints (void)$/;"	f
__clear_single_step	arch/v3_0/src/arm_stub.c	/^void __clear_single_step (void)$/;"	f
__computeSignal	arch/v3_0/src/arm_stub.c	/^int __computeSignal (unsigned int trap_number)$/;"	f
__diag_FIQ	xscale/iq80310/v3_0/src/diag/irq.S	/^  __diag_FIQ:$/;"	l
__diag_IRQ	xscale/iq80310/v3_0/src/diag/irq.S	/^  __diag_IRQ:$/;"	l
__disableDCache	xscale/iq80310/v3_0/src/diag/diag.c	/^void __disableDCache(void)$/;"	f
__disableICache	xscale/iq80310/v3_0/src/diag/diag.c	/^void __disableICache(void)$/;"	f
__dummy	aeb/v3_0/src/gdb_module.c	/^__dummy(void *p)$/;"	f	file:
__dummy	e7t/v3_0/src/redboot_module.c	/^__dummy(void *p)$/;"	f	file:
__dummy_init	e7t/v3_0/src/redboot_module.c	/^void __dummy_init(void)$/;"	f
__dump_procs	arch/v3_0/src/vectors.S	/^__dump_procs:$/;"	l
__enableDCache	xscale/iq80310/v3_0/src/diag/diag.c	/^void __enableDCache(void)$/;"	f
__enableICache	xscale/iq80310/v3_0/src/diag/diag.c	/^void __enableICache(void)$/;"	f
__exception_handlers	arch/v3_0/src/vectors.S	/^__exception_handlers:$/;"	l
__exception_handlers	gps4020/v3_0/support/download/gps4020_start.S	/^__exception_handlers:$/;"	l
__exception_stack	arch/v3_0/src/vectors.S	/^__exception_stack:$/;"	l
__exception_stack_base	arch/v3_0/src/vectors.S	/^__exception_stack_base: $/;"	l
__fiq_stack	xscale/iq80310/v3_0/src/diag/irq.S	/^  __fiq_stack:$/;"	l
__gccmain	arch/v3_0/src/vectors.S	/^__gccmain:$/;"	l
__get_trap_number	arch/v3_0/src/arm_stub.c	/^int __get_trap_number (void)$/;"	f
__global	xscale/picasso/v3_0/include/plx.h	48;"	d
__global	xscale/picasso/v3_0/include/plx.h	50;"	d
__global	xscale/picasso/v3_0/include/plx.h	54;"	d
__global	xscale/uE250/v3_0/include/plx.h	48;"	d
__global	xscale/uE250/v3_0/include/plx.h	50;"	d
__global	xscale/uE250/v3_0/include/plx.h	54;"	d
__hdr	aeb/v3_0/src/gdb_module.c	/^const static struct ModuleHeader __hdr = {$/;"	v	typeref:struct:ModuleHeader	file:
__hdr	e7t/v3_0/src/redboot_module.c	/^const static struct ModuleHeader __hdr = {$/;"	v	typeref:struct:ModuleHeader	file:
__help	aeb/v3_0/src/gdb_module.c	/^const char __help[] = "eCos            1.3   (" __DATE__ ") GDB stubs";$/;"	v
__help	e7t/v3_0/src/redboot_module.c	/^const char __help[] = "RedBoot              " __DATE__;$/;"	v
__ignore_abort	xscale/iq80310/v3_0/src/diag/irq.S	/^__ignore_abort:$/;"	l
__initfunc	ebsa285/v3_0/support/linux/safl_util/safl.c	/^__initfunc(int safl_scan(void))$/;"	f
__initfunc	ebsa285/v3_0/support/linux/safl_util/safl.c	93;"	d	file:
__install_breakpoints	arch/v3_0/src/arm_stub.c	/^void __install_breakpoints (void)$/;"	f
__interrupt_stack	arch/v3_0/src/vectors.S	/^__interrupt_stack:$/;"	l
__interrupt_stack_base	arch/v3_0/src/vectors.S	/^__interrupt_stack_base:$/;"	l
__irq_stack	xscale/iq80310/v3_0/src/diag/irq.S	/^  __irq_stack:$/;"	l
__is_breakpoint_function	arch/v3_0/src/arm_stub.c	/^__is_breakpoint_function ()$/;"	f
__is_bsp_syscall	arch/v3_0/src/arm_stub.c	/^int __is_bsp_syscall(void) $/;"	f
__mem285_init	ebsa285/v3_0/src/mem285.S	/^__mem285_init:$/;"	l
__mem_fault_handler	arch/v3_0/src/hal_misc.c	/^externC void* volatile __mem_fault_handler;$/;"	v
__pci_abort_handler	xscale/iop310/v3_0/src/iop310_pci.c	/^static void __attribute__ ((naked)) __pci_abort_handler(void) $/;"	f	file:
__pci_abort_handler	xscale/verde/v3_0/src/verde_pci.c	/^__pci_abort_handler(void) $/;"	f	file:
__restore_debug_traps	arch/v3_0/src/hal_misc.c	/^__restore_debug_traps(void)$/;"	f	file:
__single_step	arch/v3_0/src/arm_stub.c	/^void __single_step (void)$/;"	f
__skipinst	arch/v3_0/src/arm_stub.c	/^void __skipinst (void)$/;"	f
__startup_stack	arch/v3_0/src/vectors.S	/^__startup_stack:$/;"	l
__startup_stack_base	arch/v3_0/src/vectors.S	/^__startup_stack_base:$/;"	l
__take_over_debug_traps	arch/v3_0/src/hal_misc.c	/^__take_over_debug_traps(void)$/;"	f	file:
__thumb_breakinst	arch/v3_0/src/arm_stub.c	/^cyg_uint16 __thumb_breakinst = HAL_BREAKINST_THUMB;$/;"	v
__title	aeb/v3_0/src/gdb_module.c	/^const char __title[] = "eCos";$/;"	v
__title	e7t/v3_0/src/redboot_module.c	/^const char __title[] = "RedBoot";$/;"	v
__undef_exception_stack	arch/v3_0/src/vectors.S	/^__undef_exception_stack:$/;"	l
_atmel_pkt	sa11x0/ipaq/v3_0/include/atmel_support.h	/^typedef struct _atmel_pkt {$/;"	s
_bitfile_fun	xscale/picasso/v3_0/src/xilinx-load.c	/^typedef int _bitfile_fun(void);$/;"	t	file:
_bitfile_fun	xscale/uE250/v3_0/src/xilinx-load.c	/^typedef int _bitfile_fun(void);$/;"	t	file:
_bitmap	xscale/picasso/v3_0/src/vga_support.c	/^static unsigned long _bitmap[] = {$/;"	v	file:
_bitmap	xscale/uE250/v3_0/src/vga_support.c	/^static unsigned long _bitmap[] = {$/;"	v	file:
_cspr_enable_fiq_int	xscale/iq80310/v3_0/src/diag/irq.S	/^_cspr_enable_fiq_int:$/;"	l
_cspr_enable_irq_int	xscale/iq80310/v3_0/src/diag/irq.S	/^_cspr_enable_irq_int:$/;"	l
_cvt	arm9/aaed2000/v3_0/src/lcd_support.c	/^_cvt(unsigned long val, char *buf, long radix, char *digits)$/;"	f	file:
_cvt	edb7xxx/v3_0/misc/lcd_support.c	/^_cvt(unsigned long val, char *buf, long radix, char *digits)$/;"	f	file:
_cvt	edb7xxx/v3_0/src/lcd_support.c	/^_cvt(unsigned long val, char *buf, long radix, char *digits)$/;"	f	file:
_cvt	sa11x0/assabet/v3_0/src/lcd_support.c	/^_cvt(unsigned long val, char *buf, long radix, char *digits)$/;"	f	file:
_cvt	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^_cvt(unsigned long val, char *buf, long radix, char *digits)$/;"	f	file:
_cvt	sa11x0/ipaq/v3_0/src/lcd_support.c	/^_cvt(unsigned long val, char *buf, long radix, char *digits)$/;"	f	file:
_cvt	xscale/picasso/v3_0/src/vga_support.c	/^_cvt(unsigned long val, char *buf, long radix, char *digits)$/;"	f	file:
_cvt	xscale/uE250/v3_0/src/vga_support.c	/^_cvt(unsigned long val, char *buf, long radix, char *digits)$/;"	f	file:
_disable_timer	xscale/iq80310/v3_0/src/diag/diag.c	/^void _disable_timer(void)$/;"	f
_download_fun	xscale/picasso/v3_0/src/xilinx-load.c	/^typedef void _download_fun(_bitfile_fun *_bitfile);$/;"	t	file:
_download_fun	xscale/uE250/v3_0/src/xilinx-load.c	/^typedef void _download_fun(_bitfile_fun *_bitfile);$/;"	t	file:
_eCos_id	arch/v3_0/src/vectors.S	/^_eCos_id:$/;"	l
_edb7xxx_physical_address	edb7xxx/v3_0/src/edb7xxx_misc.c	/^_edb7xxx_physical_address(unsigned long addr)$/;"	f
_enableFiqIrq	xscale/iq80310/v3_0/src/diag/diag.c	/^void _enableFiqIrq(void)$/;"	f
_enable_timer	xscale/iq80310/v3_0/src/diag/diag.c	/^void _enable_timer(void)$/;"	f
_fake_led	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^_fake_led (bool state)$/;"	f	file:
_fill0	gps4020/v3_0/include/gps4020.h	/^    unsigned char _fill0[3];$/;"	m	struct:_gps4020_uart
_fill0	gps4020/v3_0/support/download/tty.c	/^    unsigned char _fill0[3];$/;"	m	struct:uart	file:
_fill1	gps4020/v3_0/include/gps4020.h	/^    unsigned char _fill1[3];$/;"	m	struct:_gps4020_uart
_fill1	gps4020/v3_0/support/download/tty.c	/^    unsigned char _fill1[3];$/;"	m	struct:uart	file:
_fill1	xscale/picasso/v3_0/src/vga_support.c	/^    unsigned char  _fill1[13];$/;"	m	struct:VGA_ctlr	file:
_fill1	xscale/uE250/v3_0/src/vga_support.c	/^    unsigned char  _fill1[13];$/;"	m	struct:VGA_ctlr	file:
_fill2	gps4020/v3_0/include/gps4020.h	/^    unsigned char _fill2[3];$/;"	m	struct:_gps4020_uart
_fill2	gps4020/v3_0/support/download/tty.c	/^    unsigned char _fill2[3];$/;"	m	struct:uart	file:
_fill2	xscale/picasso/v3_0/src/vga_support.c	/^        unsigned short _fill2[2];$/;"	m	struct:VGA_ctlr::ADV471	file:
_fill2	xscale/uE250/v3_0/src/vga_support.c	/^        unsigned short _fill2[2];$/;"	m	struct:VGA_ctlr::ADV471	file:
_fill3	gps4020/v3_0/include/gps4020.h	/^    unsigned char _fill3[3];$/;"	m	struct:_gps4020_uart
_fill3	gps4020/v3_0/support/download/tty.c	/^    unsigned char _fill3[3];$/;"	m	struct:uart	file:
_fill3	xscale/picasso/v3_0/src/vga_support.c	/^    unsigned char _fill3[0x100000-0x20];$/;"	m	struct:VGA_ctlr	file:
_fill3	xscale/uE250/v3_0/src/vga_support.c	/^    unsigned char _fill3[0x100000-0x20];$/;"	m	struct:VGA_ctlr	file:
_fill4	gps4020/v3_0/include/gps4020.h	/^    unsigned char _fill4[3];$/;"	m	struct:_gps4020_uart
_fill4	gps4020/v3_0/support/download/tty.c	/^    unsigned char _fill4[3];$/;"	m	struct:uart	file:
_fill5	gps4020/v3_0/include/gps4020.h	/^    unsigned char _fill5[3+8];$/;"	m	struct:_gps4020_uart
_fill5	gps4020/v3_0/support/download/tty.c	/^    unsigned char _fill5[3+8];$/;"	m	struct:uart	file:
_fill6	gps4020/v3_0/include/gps4020.h	/^    unsigned char _fill6[3];$/;"	m	struct:_gps4020_uart
_fill6	gps4020/v3_0/support/download/tty.c	/^    unsigned char _fill6[3];$/;"	m	struct:uart	file:
_flushICache	xscale/iq80310/v3_0/src/diag/diag.c	/^void _flushICache(void)$/;"	f
_from_hex	gps4020/v3_0/support/download/gps4020_download.c	/^_from_hex(char c) $/;"	f	file:
_getc	gps4020/v3_0/support/download/gps4020_download.c	/^_getc(void)$/;"	f	file:
_gps4020_intc	gps4020/v3_0/include/gps4020.h	/^struct _gps4020_intc {$/;"	s
_gps4020_timer	gps4020/v3_0/include/gps4020.h	/^struct _gps4020_timer {$/;"	s
_gps4020_uart	gps4020/v3_0/include/gps4020.h	/^struct _gps4020_uart {$/;"	s
_gps4020_watchdog	gps4020/v3_0/include/gps4020.h	/^struct _gps4020_watchdog {$/;"	s
_gps4020_watchdog	gps4020/v3_0/src/gps4020_misc.c	/^_gps4020_watchdog(bool is_idle)$/;"	f
_hal_registers	arch/v3_0/src/hal_misc.c	/^externC HAL_SavedRegisters *_hal_registers;$/;"	v
_hex	arm9/aaed2000/v3_0/src/lcd_support.c	/^_hex(char *cp)$/;"	f	file:
_hex	edb7xxx/v3_0/src/lcd_support.c	/^_hex(char *cp)$/;"	f	file:
_hex	gps4020/v3_0/support/download/gps4020_download.c	/^_hex(char **_cp)$/;"	f
_hex	sa11x0/assabet/v3_0/src/lcd_support.c	/^_hex(char *cp)$/;"	f	file:
_hex	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^_hex(char *cp)$/;"	f	file:
_hex	sa11x0/ipaq/v3_0/src/lcd_support.c	/^_hex(char *cp)$/;"	f	file:
_hex	xscale/picasso/v3_0/src/vga_support.c	/^_hex(char *cp)$/;"	f	file:
_hex	xscale/uE250/v3_0/src/vga_support.c	/^_hex(char *cp)$/;"	f	file:
_hexdigit	arm9/aaed2000/v3_0/src/lcd_support.c	/^_hexdigit(char c)$/;"	f	file:
_hexdigit	edb7xxx/v3_0/src/lcd_support.c	/^_hexdigit(char c)$/;"	f	file:
_hexdigit	sa11x0/assabet/v3_0/src/lcd_support.c	/^_hexdigit(char c)$/;"	f	file:
_hexdigit	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^_hexdigit(char c)$/;"	f	file:
_hexdigit	sa11x0/ipaq/v3_0/src/lcd_support.c	/^_hexdigit(char c)$/;"	f	file:
_hexdigit	xscale/picasso/v3_0/src/vga_support.c	/^_hexdigit(char c)$/;"	f	file:
_hexdigit	xscale/uE250/v3_0/src/vga_support.c	/^_hexdigit(char c)$/;"	f	file:
_imrr	cma230/v3_0/src/cma230_misc.c	/^static cyg_uint8 _imrr;$/;"	v	file:
_is_hex	gps4020/v3_0/support/download/gps4020_download.c	/^_is_hex(char c)$/;"	f	file:
_key0	arch/v3_0/src/arm_stub.c	/^    cyg_uint32 _key0;  \/\/ Must be ICE_KEY0$/;"	m	struct:__anon7	file:
_key1	arch/v3_0/src/arm_stub.c	/^    cyg_uint32 _key1;  \/\/ Must be ICE_KEY1$/;"	m	struct:__anon7	file:
_l_	arch/v3_0/src/vectors.S	/^ _l_:$/;"	l
_lcd_brightness	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static int _lcd_brightness;$/;"	v	file:
_lcd_pots_init	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^_lcd_pots_init (void)$/;"	f	file:
_lcd_printf	arm9/aaed2000/v3_0/src/lcd_support.c	/^_lcd_printf(char const *fmt, ...)$/;"	f
_lcd_printf	edb7xxx/v3_0/src/lcd_support.c	/^_lcd_printf(char const *fmt, ...)$/;"	f
_lcd_read	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^_lcd_read (int sel, cyg_uint8 * dat)$/;"	f	file:
_lcd_write	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^_lcd_write (int sel, cyg_uint8 dat)$/;"	f	file:
_led	lpc2xxx/olpch2294/v3_0/src/olpch2294_misc.c	/^_led (bool state)$/;"	f	file:
_leds	gps4020/v3_0/support/download/gps4020_start.S	/^_leds:  .long   0x77        $/;"	l
_msec_delay	xscale/iq80310/v3_0/src/diag/diag.c	/^void _msec_delay(void)$/;"	f
_name_	arch/v3_0/src/context.S	/^_name_ ## _ARM:$/;"	l
_name_	arch/v3_0/src/context.S	/^_name_:                                         ;\\$/;"	l
_name_	arch/v3_0/src/context.S	/^_name_: $/;"	l
_name_	arch/v3_0/src/vectors.S	/^_name_ ## _ARM:$/;"	l
_name_	arch/v3_0/src/vectors.S	/^_name_:                                         ;\\$/;"	l
_name_	arch/v3_0/src/vectors.S	/^_name_: $/;"	l
_period	aeb/v3_0/src/aeb_misc.c	/^static cyg_uint32 _period;$/;"	v	file:
_period	aim711/v3_0/src/aim711_misc.c	/^static cyg_uint32 _period;$/;"	v	file:
_period	at91/var/v3_0/src/timer_tc.c	/^static cyg_uint32 _period;$/;"	v	file:
_period	cma230/v3_0/src/cma230_misc.c	/^static cyg_uint32 _period;$/;"	v	file:
_period	e7t/v3_0/src/e7t_misc.c	/^static cyg_uint32 _period;$/;"	v	file:
_period	ebsa285/v3_0/src/ebsa285_misc.c	/^static cyg_uint32 _period;$/;"	v	file:
_period	edb7xxx/v3_0/src/edb7xxx_misc.c	/^static cyg_uint32 _period;$/;"	v	file:
_period	gps4020/v3_0/src/gps4020_misc.c	/^static cyg_uint32 _period;$/;"	v	file:
_period	integrator/v3_0/src/integrator_misc.c	/^static cyg_uint32 _period;$/;"	v	file:
_period	lpc2xxx/var/v3_0/src/lpc2xxx_misc.c	/^static cyg_uint32 _period;$/;"	v	file:
_period	mac7100/var/v3_0/src/mac7100_misc.c	/^static cyg_uint32 _period;$/;"	v	file:
_period	pid/v3_0/src/pid_misc.c	/^static cyg_uint32 _period;$/;"	v	file:
_period	snds/v3_0/src/snds100_misc.c	/^static cyg_uint32 _period;$/;"	v	file:
_period	xscale/iop310/v3_0/src/iop310_misc.c	/^static cyg_uint32 _period;$/;"	v	file:
_period	xscale/ixp425/v3_0/src/ixp425_misc.c	/^static cyg_uint32 _period;$/;"	v	file:
_period	xscale/verde/v3_0/src/verde_misc.c	/^static cyg_uint32 _period;$/;"	v	file:
_picasso_extended_int_acknowledge	xscale/picasso/v3_0/src/picasso_misc.c	/^_picasso_extended_int_acknowledge(int vector)$/;"	f
_picasso_extended_int_configure	xscale/picasso/v3_0/src/picasso_misc.c	/^_picasso_extended_int_configure(int vector, int level, int up)$/;"	f
_picasso_extended_int_mask	xscale/picasso/v3_0/src/picasso_misc.c	/^_picasso_extended_int_mask(int vector)$/;"	f
_picasso_extended_int_set_level	xscale/picasso/v3_0/src/picasso_misc.c	/^_picasso_extended_int_set_level(int vector, int level)$/;"	f
_picasso_extended_int_unmask	xscale/picasso/v3_0/src/picasso_misc.c	/^_picasso_extended_int_unmask(int vector)$/;"	f
_picasso_extended_irq	xscale/picasso/v3_0/src/picasso_misc.c	/^_picasso_extended_irq(void)$/;"	f
_picasso_pci_translate_interrupt	xscale/picasso/v3_0/src/picasso_pci.c	/^_picasso_pci_translate_interrupt(int bus, int devfn, int *vector, int *valid)$/;"	f
_plx_config_addr	xscale/picasso/v3_0/include/plx.h	/^__global cyg_uint32 _plx_config_addr;$/;"	v
_plx_config_addr	xscale/uE250/v3_0/include/plx.h	/^__global cyg_uint32 _plx_config_addr;$/;"	v
_plx_localbus_addr	xscale/picasso/v3_0/include/plx.h	/^__global cyg_uint32 _plx_localbus_addr;$/;"	v
_plx_localbus_addr	xscale/uE250/v3_0/include/plx.h	/^__global cyg_uint32 _plx_localbus_addr;$/;"	v
_psr	arch/v3_0/src/vectors.S	/^_psr:$/;"	l
_putc	gps4020/v3_0/support/download/gps4020_start.S	/^_putc:          $/;"	l
_puthex	gps4020/v3_0/support/download/gps4020_start.S	/^_puthex:$/;"	l
_puts	gps4020/v3_0/support/download/gps4020_start.S	/^_puts:$/;"	l
_pxa2x0_set_GPIO_mode	xscale/pxa2x0/v3_0/src/pxa2x0_misc.c	/^_pxa2x0_set_GPIO_mode(int bit, int mode, int dir)$/;"	f
_read_timer	xscale/iq80310/v3_0/src/diag/diag.c	/^unsigned int _read_timer(void)$/;"	f
_reserved	gps4020/v3_0/include/gps4020.h	/^        unsigned long _reserved[5];$/;"	m	struct:_gps4020_timer::__anon45
_scrub_ecc	xscale/iop310/v3_0/src/iop310_misc.c	/^void _scrub_ecc(unsigned p)$/;"	f
_scrub_ecc	xscale/verde/v3_0/src/verde_misc.c	/^_scrub_ecc(unsigned p)$/;"	f	file:
_sp	arch/v3_0/src/vectors.S	/^_sp:$/;"	l
_stack	gps4020/v3_0/support/download/gps4020_start.S	/^_stack:$/;"	l
_stack_base	gps4020/v3_0/support/download/gps4020_start.S	/^_stack_base:$/;"	l
_start_hang	arch/v3_0/src/vectors.S	/^_start_hang:$/;"	l
_stringify	arch/v3_0/include/hal_arch.h	226;"	d
_stringify1	arch/v3_0/include/hal_arch.h	225;"	d
_swapped	xscale/picasso/v3_0/src/xilinx-load.c	/^static const cyg_uint8 _swapped[] = {$/;"	v	file:
_swapped	xscale/uE250/v3_0/src/xilinx-load.c	/^static const cyg_uint8 _swapped[] = {$/;"	v	file:
_sztab	xscale/cores/v3_0/src/xscale_stub.c	/^static char _sztab[8] = { 4, 2, 1, 1, 4, 2, 1, 2 };$/;"	v	file:
_timeout	arm9/aaed2000/v3_0/src/lcd_support.c	/^static int  _timeout = 500;$/;"	v	file:
_timeout	edb7xxx/v3_0/src/lcd_support.c	/^static int  _timeout = 500;$/;"	v	file:
_timeout	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static int  _timeout = 500;$/;"	v	file:
_timeout	xscale/picasso/v3_0/src/vga_support.c	/^static int  _timeout = 500;$/;"	v	file:
_timeout	xscale/uE250/v3_0/src/vga_support.c	/^static int  _timeout = 500;$/;"	v	file:
_tty_getc	gps4020/v3_0/support/download/tty.c	/^_tty_getc(volatile struct uart *uart)$/;"	f	file:
_tty_init	gps4020/v3_0/support/download/tty.c	/^_tty_init(volatile struct uart *uart)$/;"	f	file:
_tty_putc	gps4020/v3_0/support/download/tty.c	/^_tty_putc(volatile struct uart *uart, char c)$/;"	f	file:
_uE250_extended_int_acknowledge	xscale/uE250/v3_0/src/uE250_misc.c	/^_uE250_extended_int_acknowledge(int vector)$/;"	f
_uE250_extended_int_configure	xscale/uE250/v3_0/src/uE250_misc.c	/^_uE250_extended_int_configure(int vector, int level, int up)$/;"	f
_uE250_extended_int_mask	xscale/uE250/v3_0/src/uE250_misc.c	/^_uE250_extended_int_mask(int vector)$/;"	f
_uE250_extended_int_set_level	xscale/uE250/v3_0/src/uE250_misc.c	/^_uE250_extended_int_set_level(int vector, int level)$/;"	f
_uE250_extended_int_unmask	xscale/uE250/v3_0/src/uE250_misc.c	/^_uE250_extended_int_unmask(int vector)$/;"	f
_uE250_extended_irq	xscale/uE250/v3_0/src/uE250_misc.c	/^_uE250_extended_irq(void)$/;"	f
_uE250_pci_translate_interrupt	xscale/uE250/v3_0/src/uE250_pci.c	/^_uE250_pci_translate_interrupt(int bus, int devfn, int *vector, int *valid)$/;"	f
_uPCI_BASE_INTERRUPT	xscale/picasso/v3_0/include/hal_plf_ints.h	63;"	d
_uPCI_BASE_INTERRUPT	xscale/uE250/v3_0/include/hal_plf_ints.h	63;"	d
_usec_delay	xscale/iq80310/v3_0/src/diag/diag.c	/^void _usec_delay(void)$/;"	f
_vga_printf	xscale/picasso/v3_0/src/vga_support.c	/^_vga_printf(char const *fmt, ...)$/;"	f
_vga_printf	xscale/uE250/v3_0/src/vga_support.c	/^_vga_printf(char const *fmt, ...)$/;"	f
_zcalloc	xscale/picasso/v3_0/src/xilinx-load.c	/^_zcalloc(void *opaque, unsigned int items, unsigned int size)$/;"	f	file:
_zcalloc	xscale/uE250/v3_0/src/xilinx-load.c	/^_zcalloc(void *opaque, unsigned int items, unsigned int size)$/;"	f	file:
_zcfree	xscale/picasso/v3_0/src/xilinx-load.c	/^_zcfree(void *opaque, void *ptr)$/;"	f	file:
_zcfree	xscale/uE250/v3_0/src/xilinx-load.c	/^_zcfree(void *opaque, void *ptr)$/;"	f	file:
_zchar	xscale/picasso/v3_0/src/xilinx-load.c	/^_zchar(void)$/;"	f	file:
_zchar	xscale/uE250/v3_0/src/xilinx-load.c	/^_zchar(void)$/;"	f	file:
_zchar_info	xscale/picasso/v3_0/src/xilinx-load.c	/^struct _zchar_info {$/;"	s	file:
_zchar_info	xscale/uE250/v3_0/src/xilinx-load.c	/^struct _zchar_info {$/;"	s	file:
aaed2000_KeyboardGetc	arm9/aaed2000/v3_0/src/kbd_drvr.c	/^aaed2000_KeyboardGetc(void)$/;"	f
aaed2000_KeyboardInit	arm9/aaed2000/v3_0/src/kbd_drvr.c	/^aaed2000_KeyboardInit(void)$/;"	f
aaed2000_KeyboardTest	arm9/aaed2000/v3_0/src/kbd_drvr.c	/^aaed2000_KeyboardTest(void)$/;"	f
aaed2000_ser_channels	arm9/aaed2000/v3_0/src/hal_diag.c	/^static channel_data_t aaed2000_ser_channels[1] = {$/;"	v	file:
abort_data	arch/v3_0/src/vectors.S	/^abort_data:$/;"	l
abort_data	gps4020/v3_0/support/download/gps4020_start.S	/^abort_data:                 \/\/ 0x30$/;"	l
abort_interrupt	aeb/v3_0/src/aeb_misc.c	/^static cyg_interrupt abort_interrupt;$/;"	v	file:
abort_interrupt	e7t/v3_0/src/e7t_misc.c	/^static cyg_interrupt abort_interrupt;$/;"	v	file:
abort_interrupt	snds/v3_0/src/snds100_misc.c	/^static cyg_interrupt abort_interrupt;$/;"	v	file:
abort_interrupt_handle	aeb/v3_0/src/aeb_misc.c	/^static cyg_handle_t  abort_interrupt_handle;$/;"	v	file:
abort_interrupt_handle	e7t/v3_0/src/e7t_misc.c	/^static cyg_handle_t  abort_interrupt_handle;$/;"	v	file:
abort_interrupt_handle	snds/v3_0/src/snds100_misc.c	/^static cyg_handle_t  abort_interrupt_handle;$/;"	v	file:
abort_prefetch	arch/v3_0/src/vectors.S	/^abort_prefetch:$/;"	l
abort_prefetch	gps4020/v3_0/support/download/gps4020_start.S	/^abort_prefetch:             \/\/ 0x2C$/;"	l
abs	edb7xxx/v3_0/misc/lcd_panel_support.c	/^abs(int x)$/;"	f	file:
abs	sa11x0/ipaq/v3_0/src/lcd_support.c	/^abs(int x)$/;"	f	file:
access_size	xscale/picasso/v3_0/include/vga_support.h	/^    short access_size;    \/\/ Data path width to frame buffer$/;"	m	struct:vga_info
access_size	xscale/uE250/v3_0/include/vga_support.h	/^    short access_size;    \/\/ Data path width to frame buffer$/;"	m	struct:vga_info
acorn	arch/v3_0/src/redboot_linux_exec.c	/^        struct tag_acorn	acorn;$/;"	m	union:tag::__anon4	typeref:struct:tag::__anon4::tag_acorn	file:
actCount	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	actCount : 14;	\/* # bytes in this buffer (set by 82557) *\/$/;"	m	struct:rfd
actionRoutine	xscale/iq80310/v3_0/src/diag/test_menu.h	/^    MENU_RTN	actionRoutine;	\/* routine to call when item is chosen *\/$/;"	m	struct:menuItem
actionRoutine	xscale/iq80321/v3_0/src/diag/test_menu.h	/^    MENU_RTN	actionRoutine;	\/* routine to call when item is chosen *\/$/;"	m	struct:menuItem
active	gps4020/v3_0/include/gps4020.h	/^    unsigned long active;$/;"	m	struct:_gps4020_intc
adapter	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static UINT32 adapter[2];		\/* Ptr to PCI Ethernet adapter *\/$/;"	v	file:
adc_sample	edb7xxx/v3_0/misc/lcd_panel_support.c	/^adc_sample(int chan)$/;"	f	file:
add	at91/jtst/v3_0/support/jtstflash.c	/^  unsigned add;$/;"	m	struct:__anon63	file:
add	at91/jtst/v3_0/support/jtstflash.cpp	/^  unsigned add;$/;"	m	struct:__anon62	file:
addr	xscale/grg/v3_0/include/hal_platform_setup.h	/^    XSCALE_MMU_SECTION \\addr>>20, \\addr>>20, \\sz>>20, 0, 0, 3, 0, 0$/;"	v
addr	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^    XSCALE_MMU_SECTION \\addr>>20, \\addr>>20, \\sz>>20, 0, 0, 3, 0, 0$/;"	v
addr_test	edb7xxx/v3_0/tests/dram_test.c	/^addr_test(cyg_uint32 start, cyg_uint32 end)$/;"	f	file:
address	xscale/uE250/v3_0/src/uE250_plx.c	/^    cyg_uint32 address, value;$/;"	m	struct:plx_init	file:
adfsdrives	arch/v3_0/src/redboot_linux_exec.c	/^    u8 adfsdrives;$/;"	m	struct:tag_acorn	file:
aeb_abort_isr	aeb/v3_0/src/aeb_misc.c	/^aeb_abort_isr(cyg_vector_t vector, cyg_addrword_t data, HAL_SavedRegisters *regs)$/;"	f	file:
aeb_ser_channel	aeb/v3_0/src/hal_diag.c	/^static channel_data_t aeb_ser_channel = {(cyg_uint8*)CYG_DEV_UART1_BASE, 0, 0};$/;"	v	file:
aeb_ser_channels	aeb/v3_0/src/hal_diag.c	/^static channel_data_t aeb_ser_channels[1];$/;"	v	file:
aeb_setup_timer1	aeb/v3_0/src/aeb_misc.c	/^aeb_setup_timer1(cyg_uint32 period)$/;"	f	file:
aeb_timer1_isr	aeb/v3_0/src/aeb_misc.c	/^aeb_timer1_isr(cyg_vector_t vector, cyg_addrword_t data, HAL_SavedRegisters *regs)$/;"	f	file:
alignErr	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	alignErr : 1;	\/* CRC error on misaligned frame *\/$/;"	m	struct:rfd
ap	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int ap : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
ap	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int ap : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
ap	arm9/innovator/v3_0/src/innovator_misc.c	/^    int ap : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
ap	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int ap : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
ap	ebsa285/v3_0/include/hal_ebsa285.h	/^    int ap : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
ap	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int ap : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
ap	xscale/cores/v3_0/include/hal_mm.h	/^.macro FL_SECTION_ENTRY base,x,ap,p,d,c,b$/;"	v
ap	xscale/cores/v3_0/include/hal_mm.h	/^.macro SL_XSMPAGE_ENTRY base,x,ap,c,b$/;"	v
ap	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	.macro FL_SECTION_ENTRY base,x,ap,p,d,c,b$/;"	v
ap	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	.macro SL_XSMPAGE_ENTRY base,x,ap,c,b$/;"	v
ap0	xscale/cores/v3_0/include/hal_mm.h	/^.macro SL_SMPAGE_ENTRY base,ap3,ap2,ap1,ap0,c,b$/;"	v
ap0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	.macro SL_SMPAGE_ENTRY base,ap3,ap2,ap1,ap0,c,b$/;"	v
ap1	xscale/cores/v3_0/include/hal_mm.h	/^.macro SL_SMPAGE_ENTRY base,ap3,ap2,ap1,ap0,c,b$/;"	v
ap1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	.macro SL_SMPAGE_ENTRY base,ap3,ap2,ap1,ap0,c,b$/;"	v
ap2	xscale/cores/v3_0/include/hal_mm.h	/^.macro SL_SMPAGE_ENTRY base,ap3,ap2,ap1,ap0,c,b$/;"	v
ap2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	.macro SL_SMPAGE_ENTRY base,ap3,ap2,ap1,ap0,c,b$/;"	v
ap3	xscale/cores/v3_0/include/hal_mm.h	/^.macro SL_SMPAGE_ENTRY base,ap3,ap2,ap1,ap0,c,b$/;"	v
ap3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	.macro SL_SMPAGE_ENTRY base,ap3,ap2,ap1,ap0,c,b$/;"	v
arg	xscale/iq80310/v3_0/src/diag/interrupts.c	/^	int		arg;$/;"	m	struct:__anon34	file:
arg	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^    int		arg;$/;"	m	struct:__anon33	file:
arg	xscale/iq80310/v3_0/src/diag/test_menu.h	/^    MENU_ARG	arg;		\/* argument to actionRoutine *\/$/;"	m	struct:menuItem
arg	xscale/iq80321/v3_0/src/diag/test_menu.h	/^    MENU_ARG	arg;		\/* argument to actionRoutine *\/$/;"	m	struct:menuItem
arm_instr	arch/v3_0/src/arm_stub.c	/^        cyg_uint32 arm_instr;$/;"	m	union:__anon5::__anon6	file:
ask	at91/jtst/v3_0/support/jtstflash.c	/^unsigned ask(int fd,unsigned cmd, unsigned address,unsigned len){$/;"	f
ask	at91/jtst/v3_0/support/jtstflash.cpp	/^unsigned ask(unsigned cmd, unsigned address,unsigned len){$/;"	f
assabet_BCR	sa11x0/assabet/v3_0/src/assabet_misc.c	/^assabet_BCR(unsigned long mask, unsigned long value)$/;"	f
assabet_program_new_stack	sa11x0/assabet/v3_0/src/assabet_misc.c	/^void assabet_program_new_stack(void *func)$/;"	f
at91_ser_channels	at91/var/v3_0/src/hal_diag.c	/^static channel_data_t at91_ser_channels[CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS] = {$/;"	v	file:
at91_ser_channels	at91/var/v3_0/src/hal_diag_dbg.c	/^static channel_data_t at91_ser_channels[1] = {$/;"	v	file:
atmel_DSR	sa11x0/ipaq/v3_0/src/atmel_support.c	/^atmel_DSR(cyg_vector_t vector, cyg_ucount32 count, cyg_addrword_t data)$/;"	f	file:
atmel_ISR	sa11x0/ipaq/v3_0/src/atmel_support.c	/^atmel_ISR(cyg_vector_t vector, cyg_addrword_t data)$/;"	f	file:
atmel_check	sa11x0/ipaq/v3_0/src/atmel_support.c	/^atmel_check(bool is_idle)$/;"	f
atmel_flush	sa11x0/ipaq/v3_0/src/atmel_support.c	/^atmel_flush(void)$/;"	f	file:
atmel_handler	sa11x0/ipaq/v3_0/include/atmel_support.h	/^typedef void atmel_handler(atmel_pkt *);$/;"	t
atmel_in	sa11x0/ipaq/v3_0/src/atmel_support.c	/^atmel_in(unsigned char ch)$/;"	f	file:
atmel_init	sa11x0/ipaq/v3_0/src/atmel_support.c	/^atmel_init(void)$/;"	f
atmel_interrupt	sa11x0/ipaq/v3_0/src/atmel_support.c	/^static cyg_interrupt atmel_interrupt;$/;"	v	file:
atmel_interrupt_handle	sa11x0/ipaq/v3_0/src/atmel_support.c	/^static cyg_handle_t  atmel_interrupt_handle;$/;"	v	file:
atmel_interrupt_mode	sa11x0/ipaq/v3_0/src/atmel_support.c	/^atmel_interrupt_mode(bool enable)$/;"	f
atmel_pkt	sa11x0/ipaq/v3_0/include/atmel_support.h	/^} atmel_pkt;$/;"	t	typeref:struct:_atmel_pkt
atmel_pkt_send	sa11x0/ipaq/v3_0/src/atmel_support.c	/^atmel_pkt_send(atmel_pkt *pkt)$/;"	f	file:
atmel_poll	sa11x0/ipaq/v3_0/src/atmel_support.c	/^atmel_poll(void)$/;"	f	file:
atmel_putc	sa11x0/ipaq/v3_0/src/atmel_support.c	/^atmel_putc(unsigned char c)$/;"	f
atmel_putq	sa11x0/ipaq/v3_0/src/atmel_support.c	/^unsigned char atmel_putq[ATMEL_PUTQ_SIZE];$/;"	v
atmel_putq_get	sa11x0/ipaq/v3_0/src/atmel_support.c	/^int atmel_putq_put, atmel_putq_get;$/;"	v
atmel_putq_put	sa11x0/ipaq/v3_0/src/atmel_support.c	/^int atmel_putq_put, atmel_putq_get;$/;"	v
atmel_register	sa11x0/ipaq/v3_0/src/atmel_support.c	/^atmel_register(int cmd, atmel_handler *fun)$/;"	f
atmel_send	sa11x0/ipaq/v3_0/src/atmel_support.c	/^atmel_send(int cmd, unsigned char *data, int len)$/;"	f
atmel_use_ints	sa11x0/ipaq/v3_0/src/atmel_support.c	/^bool atmel_use_ints;$/;"	v
atod	xscale/iq80310/v3_0/src/diag/io_utils.c	/^void atod(char a, int* b)$/;"	f
audio_buf	edb7xxx/v3_0/misc/i2s_audio_test.c	/^struct audio_buf {$/;"	s	file:
audio_buf_left_ptr	edb7xxx/v3_0/misc/i2s_audio_fiq.S	/^#define audio_buf_left_ptr   0x0$/;"	d
audio_buf_length	edb7xxx/v3_0/misc/i2s_audio_fiq.S	/^#define audio_buf_length     0x8                      $/;"	d
audio_buf_right_ptr	edb7xxx/v3_0/misc/i2s_audio_fiq.S	/^#define audio_buf_right_ptr  0x4$/;"	d
audio_exercise	edb7xxx/v3_0/misc/i2s_audio_test.c	/^audio_exercise(cyg_addrword_t p)$/;"	f	file:
avail	xscale/picasso/v3_0/src/xilinx-load.c	/^    int   avail;$/;"	m	struct:_zchar_info	file:
avail	xscale/uE250/v3_0/src/xilinx-load.c	/^    int   avail;$/;"	m	struct:_zchar_info	file:
b	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int b : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
b	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int b : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
b	arm9/innovator/v3_0/src/innovator_misc.c	/^    int b : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
b	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int b : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
b	ebsa285/v3_0/include/hal_ebsa285.h	/^    int b : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
b	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int b : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
b	xscale/grg/v3_0/include/hal_platform_setup.h	/^    XSCALE_MMU_SECTION SDRAM_PHYS_BASE>>20, \\va>>20, SDRAM_SIZE>>20, \\c, \\b, 3, \\x, \\p$/;"	v
b	xscale/grg/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP n, sz, c, b, x, p$/;"	v
b	xscale/grg/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP_V n, va, sz, c, b, x, p$/;"	v
b	xscale/grg/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_SDRAM va, c, b, x, p$/;"	v
b	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^    XSCALE_MMU_SECTION SDRAM_PHYS_BASE>>20, \\va>>20, SDRAM_SIZE>>20, \\c, \\b, 3, \\x, \\p$/;"	v
b	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP n, sz, c, b, x, p$/;"	v
b	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP_V n, va, sz, c, b, x, p$/;"	v
b	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_SDRAM va, c, b, x, p$/;"	v
b00010000	gps4020/v3_0/include/hal_platform_setup.h	/^	and     r0, r0, #0b00010000    @ 0 = output, 1 = input$/;"	v
backplane_detection	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^void backplane_detection(MENU_ARG arg)$/;"	f
base	aeb/v3_0/src/hal_diag.c	/^    cyg_uint8* base;$/;"	m	struct:__anon1	file:
base	aim711/v3_0/src/hal_diag.c	/^    cyg_uint8* base;$/;"	m	struct:__anon41	file:
base	arm9/aaed2000/v3_0/src/hal_diag.c	/^    cyg_uint8 *base;$/;"	m	struct:__anon60	file:
base	arm9/excalibur/v3_0/src/hal_diag.c	/^    cyg_uint32 base;$/;"	m	struct:__anon58	file:
base	arm9/innovator/v3_0/src/hal_diag.c	/^    cyg_uint32 base;$/;"	m	struct:__anon59	file:
base	arm9/smdk2410/v3_0/src/hal_diag.c	/^    cyg_uint32 base;$/;"	m	struct:__anon57	file:
base	at91/var/v3_0/src/hal_diag.c	/^    cyg_uint8* base;$/;"	m	struct:__anon64	file:
base	at91/var/v3_0/src/hal_diag_dbg.c	/^    cyg_uint8* base;$/;"	m	struct:__anon65	file:
base	cma230/v3_0/src/hal_diag.c	/^    cyg_uint8* base;$/;"	m	struct:__anon56	file:
base	e7t/v3_0/src/hal_diag.c	/^    cyg_uint8* base;$/;"	m	struct:__anon42	file:
base	edb7xxx/v3_0/src/hal_diag.c	/^    volatile struct edb_serial* base;$/;"	m	struct:__anon49	typeref:struct:__anon49::edb_serial	file:
base	gps4020/v3_0/src/hal_diag.c	/^    volatile struct _gps4020_uart *base;$/;"	m	struct:__anon46	typeref:struct:__anon46::_gps4020_uart	file:
base	integrator/v3_0/src/flash.c	/^    char *base;			\/\/ Base Address of flash$/;"	m	struct:flashType	file:
base	integrator/v3_0/src/hal_diag.c	/^    cyg_uint8* base;$/;"	m	struct:__anon47	file:
base	integrator/v3_0/src/prog_flash.c	/^    char *base;			\/\/ Base Address of flash$/;"	m	struct:flashType	file:
base	lpc24xx/var/v3_0/src/hal_diag.c	/^    cyg_uint8* base;     $/;"	m	struct:__anon8	file:
base	lpc2xxx/var/v3_0/src/hal_diag.c	/^    cyg_uint8* base;$/;"	m	struct:__anon51	file:
base	mac7100/var/v3_0/src/hal_diag.c	/^    void *base;$/;"	m	struct:__anon9	file:
base	pid/v3_0/src/hal_diag.c	/^    cyg_uint8* base;$/;"	m	struct:__anon44	file:
base	sa11x0/var/v3_0/src/hal_diag.c	/^    volatile struct sa11x0_serial* base;$/;"	m	struct:__anon43	typeref:struct:__anon43::sa11x0_serial	file:
base	snds/v3_0/src/hal_diag.c	/^    cyg_uint8* base;$/;"	m	struct:__anon55	file:
base	xscale/iop310/v3_0/src/hal_diag.c	/^    cyg_uint8* base;$/;"	m	struct:__anon38	file:
base	xscale/iq80321/v3_0/src/hal_diag.c	/^    cyg_uint8* base;$/;"	m	struct:__anon40	file:
base	xscale/ixp425/v3_0/src/ixp425_diag.c	/^    cyg_uint32* base;$/;"	m	struct:__anon35	file:
base	xscale/pxa2x0/v3_0/src/hal_diag.c	/^    cyg_uint8* base;$/;"	m	struct:__anon37	file:
base_address	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int base_address : 12;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
base_address	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int base_address : 23;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
base_address	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int base_address : 12;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
base_address	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int base_address : 23;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
base_address	arm9/innovator/v3_0/src/innovator_misc.c	/^    int base_address : 12;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
base_address	arm9/innovator/v3_0/src/innovator_misc.c	/^    int base_address : 23;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
base_address	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int base_address : 12;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
base_address	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int base_address : 23;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
base_address	ebsa285/v3_0/include/hal_ebsa285.h	/^    int base_address : 12;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
base_address	ebsa285/v3_0/include/hal_ebsa285.h	/^    int base_address : 23;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE
base_address	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int base_address : 12;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
base_address	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int base_address : 23;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE
base_class	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   base_class;$/;"	m	struct:__anon27
base_class	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   base_class;$/;"	m	struct:__anon28
batlow_interrupt	edb7xxx/v3_0/src/edb7xxx_misc.c	/^static cyg_interrupt batlow_interrupt;$/;"	v	file:
batlow_interrupt_handle	edb7xxx/v3_0/src/edb7xxx_misc.c	/^static cyg_handle_t  batlow_interrupt_handle;$/;"	v	file:
battery_status	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^void battery_status(MENU_ARG arg)$/;"	f
battery_status	xscale/iq80321/v3_0/src/diag/battery.c	/^battery_status(MENU_ARG arg)$/;"	f
battery_test_menu	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^static void battery_test_menu (MENU_ARG arg)$/;"	f	file:
battery_test_menu	xscale/iq80321/v3_0/src/diag/battery.c	/^battery_test_menu (MENU_ARG arg)$/;"	f
battery_test_read	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^static void battery_test_read (MENU_ARG arg)$/;"	f	file:
battery_test_read	xscale/iq80321/v3_0/src/diag/battery.c	/^battery_test_read (MENU_ARG arg)$/;"	f	file:
battery_test_write	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^static void battery_test_write (MENU_ARG arg)$/;"	f	file:
battery_test_write	xscale/iq80321/v3_0/src/diag/battery.c	/^battery_test_write (MENU_ARG arg)$/;"	f	file:
baud	gps4020/v3_0/include/gps4020.h	/^    unsigned char baud;$/;"	m	struct:_gps4020_uart
baud	gps4020/v3_0/support/download/tty.c	/^    unsigned char baud;$/;"	m	struct:uart	file:
baud_conf	xscale/iop310/v3_0/src/hal_diag.c	/^struct baud_config baud_conf[] = {$/;"	v	typeref:struct:baud_config
baud_conf	xscale/iq80321/v3_0/src/hal_diag.c	/^struct baud_config baud_conf[] = {$/;"	v	typeref:struct:baud_config
baud_config	xscale/iop310/v3_0/src/hal_diag.c	/^struct baud_config {$/;"	s	file:
baud_config	xscale/iq80321/v3_0/src/hal_diag.c	/^struct baud_config {$/;"	s	file:
baud_rate	at91/var/v3_0/src/hal_diag.c	/^    int baud_rate;$/;"	m	struct:__anon64	file:
baud_rate	at91/var/v3_0/src/hal_diag_dbg.c	/^    cyg_uint32 baud_rate;$/;"	m	struct:__anon65	file:
baud_rate	edb7xxx/v3_0/src/hal_diag.c	/^    int baud_rate;	$/;"	m	struct:__anon49	file:
baud_rate	lpc24xx/var/v3_0/src/hal_diag.c	/^    int        baud_rate;$/;"	m	struct:__anon8	file:
baud_rate	lpc2xxx/var/v3_0/src/hal_diag.c	/^    int baud_rate;$/;"	m	struct:__anon51	file:
baud_rate	mac7100/var/v3_0/src/hal_diag.c	/^    int baud_rate;$/;"	m	struct:__anon9	file:
baud_rate	sa11x0/var/v3_0/src/hal_diag.c	/^    int baud_rate;$/;"	m	struct:__anon43	file:
baud_rate	xscale/iop310/v3_0/src/hal_diag.c	/^    cyg_int32 baud_rate;$/;"	m	struct:__anon38	file:
baud_rate	xscale/iop310/v3_0/src/hal_diag.c	/^    cyg_int32 baud_rate;$/;"	m	struct:baud_config	file:
baud_rate	xscale/iq80310/v3_0/src/diag/cycduart.c	/^unsigned long baud_rate = 0;$/;"	v
baud_rate	xscale/iq80321/v3_0/src/hal_diag.c	/^    cyg_int32 baud_rate;$/;"	m	struct:__anon40	file:
baud_rate	xscale/iq80321/v3_0/src/hal_diag.c	/^    cyg_int32 baud_rate;$/;"	m	struct:baud_config	file:
baud_rate	xscale/ixp425/v3_0/src/ixp425_diag.c	/^    cyg_int32 baud_rate;$/;"	m	struct:__anon35	file:
baud_rate	xscale/pxa2x0/v3_0/src/hal_diag.c	/^    int baud_rate;$/;"	m	struct:__anon37	file:
bg	arm9/aaed2000/v3_0/src/lcd_support.c	/^static int bg = RGB_RED(0x17) | RGB_GREEN(0x17) | RGB_BLUE(0x1F);$/;"	v	file:
bg	edb7xxx/v3_0/misc/lcd_support.c	/^static int bg = 0x00;$/;"	v	file:
bg	edb7xxx/v3_0/src/lcd_support.c	/^static int bg = RGB_RED(0) | RGB_GREEN(0) | RGB_BLUE(15\/*31*\/);$/;"	v	file:
bg	sa11x0/assabet/v3_0/src/lcd_support.c	/^static int bg = RGB_RED(31) | RGB_GREEN(63) | RGB_BLUE(31);$/;"	v	file:
bg	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^static int bg = RGB_RED(31) | RGB_GREEN(63) | RGB_BLUE(31);$/;"	v	file:
bg	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static int bg = RGB_RED(0) | RGB_GREEN(0) | RGB_BLUE(15\/*31*\/);$/;"	v	file:
bg	xscale/picasso/v3_0/src/vga_support.c	/^static int bg = 0;$/;"	v	file:
bg	xscale/uE250/v3_0/src/vga_support.c	/^static int bg = 0;$/;"	v	file:
bist	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   bist;$/;"	m	struct:__anon27
bist	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   bist;$/;"	m	struct:__anon28
bitfile_get_len16	xscale/picasso/v3_0/src/xilinx-load.c	/^bitfile_get_len16(_bitfile_fun *_bitfile)$/;"	f	file:
bitfile_get_len16	xscale/uE250/v3_0/src/xilinx-load.c	/^bitfile_get_len16(_bitfile_fun *_bitfile)$/;"	f	file:
bitfile_get_len32	xscale/picasso/v3_0/src/xilinx-load.c	/^bitfile_get_len32(_bitfile_fun *_bitfile)$/;"	f	file:
bitfile_get_len32	xscale/uE250/v3_0/src/xilinx-load.c	/^bitfile_get_len32(_bitfile_fun *_bitfile)$/;"	f	file:
bitfile_get_tag	xscale/picasso/v3_0/src/xilinx-load.c	/^bitfile_get_tag(_bitfile_fun *_bitfile)$/;"	f	file:
bitfile_get_tag	xscale/uE250/v3_0/src/xilinx-load.c	/^bitfile_get_tag(_bitfile_fun *_bitfile)$/;"	f	file:
bitfile_process_string_tag	xscale/picasso/v3_0/src/xilinx-load.c	/^bitfile_process_string_tag(char *description, _bitfile_fun *_bitfile)$/;"	f	file:
bitfile_process_string_tag	xscale/uE250/v3_0/src/xilinx-load.c	/^bitfile_process_string_tag(char *description, _bitfile_fun *_bitfile)$/;"	f	file:
bitfile_process_tag_e	xscale/picasso/v3_0/src/xilinx-load.c	/^bitfile_process_tag_e(_bitfile_fun *_bitfile)$/;"	f	file:
bitfile_process_tag_e	xscale/uE250/v3_0/src/xilinx-load.c	/^bitfile_process_tag_e(_bitfile_fun *_bitfile)$/;"	f	file:
bits	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		} bits;$/;"	m	union:selfTest::__anon10	typeref:struct:selfTest::__anon10::__anon11
bits	xscale/iq80310/v3_0/src/diag/ether_test.h	/^    } bits;$/;"	m	union:__anon12	typeref:struct:__anon12::__anon13
bits	xscale/iq80310/v3_0/src/diag/ether_test.h	/^    } bits;$/;"	m	union:__anon14	typeref:struct:__anon14::__anon15
bitswap	xscale/picasso/v3_0/src/xilinx-load.c	/^bitswap(cyg_uint8 byte)$/;"	f	file:
bitswap	xscale/uE250/v3_0/src/xilinx-load.c	/^bitswap(cyg_uint8 byte)$/;"	f	file:
blcr	edb7xxx/v3_0/src/hal_diag.c	/^    volatile cyg_uint32 blcr;$/;"	m	struct:edb_serial	file:
blue_pos	arch/v3_0/src/redboot_linux_exec.c	/^    u8	blue_pos;$/;"	m	struct:tag_videolfb	file:
blue_size	arch/v3_0/src/redboot_linux_exec.c	/^    u8	blue_size;$/;"	m	struct:tag_videolfb	file:
board_revision	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^char board_revision ()$/;"	f
bool	gps4020/v3_0/support/download/gps4020_download.c	/^typedef int bool;$/;"	t	file:
bpp	arm9/aaed2000/v3_0/include/lcd_support.h	/^    short bpp;            \/\/ Depth (bits\/pixel)$/;"	m	struct:lcd_info
bpp	edb7xxx/v3_0/include/lcd_support.h	/^    short bpp;            \/\/ Depth (bits\/pixel)$/;"	m	struct:lcd_info
bpp	sa11x0/ipaq/v3_0/include/lcd_support.h	/^    short bpp;            \/\/ Depth (bits\/pixel)$/;"	m	struct:lcd_info
bpp	xscale/picasso/v3_0/include/vga_support.h	/^    short bpp;            \/\/ Depth (bits\/pixel)$/;"	m	struct:vga_info
bpp	xscale/uE250/v3_0/include/vga_support.h	/^    short bpp;            \/\/ Depth (bits\/pixel)$/;"	m	struct:vga_info
brdclk	snds/v3_0/src/ks32c5000.h	/^  reg brdclk;  \/\/ UART Baud Rate Clock$/;"	m	struct:__anon54
brdcnt	snds/v3_0/src/ks32c5000.h	/^  reg brdcnt;  \/\/ UART Baud Rate Counter$/;"	m	struct:__anon54
brdiv	snds/v3_0/src/ks32c5000.h	/^  reg brdiv;   \/\/ UART Baud Rate Divisor$/;"	m	struct:__anon54
break_buffer	arch/v3_0/src/arm_stub.c	/^static instrBuffer break_buffer;$/;"	v	file:
break_flag	xscale/iq80310/v3_0/src/diag/cycduart.c	/^int break_flag = 0;$/;"	v
breakpoint	arch/v3_0/src/hal_misc.c	/^breakpoint(void)$/;"	f
bridge_control	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  bridge_control;$/;"	m	struct:__anon28
brutus_program_new_stack	sa11x0/brutus/v3_0/src/brutus_misc.c	/^void brutus_program_new_stack(void *func)$/;"	f
bswap	aeb/v3_0/src/flash_cksum.tcl	/^proc bswap { native } {$/;"	p
bswap	e7t/v3_0/src/flash_cksum.tcl	/^proc bswap { native } {$/;"	p
buf	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static char buf[4];$/;"	v	file:
buf	xscale/picasso/v3_0/src/xilinx-load.c	/^    char  buf[ZCHAR_BUF_SIZE];$/;"	m	struct:_zchar_info	file:
buf	xscale/uE250/v3_0/src/xilinx-load.c	/^    char  buf[ZCHAR_BUF_SIZE];$/;"	m	struct:_zchar_info	file:
bufAddr	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT8	*bufAddr;	\/* where to dump registers *\/$/;"	m	struct:cmdBlock::__anon22
bufsize	aim711/v3_0/include/plf_io.h	/^    cyg_uint32  bufsize;$/;"	m	struct:hal_ks32c_i2c_msg_s
bus	xscale/iq80310/v3_0/src/diag/interrupts.c	/^	int		bus;$/;"	m	struct:__anon34	file:
bus	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^    int		bus;$/;"	m	struct:__anon33	file:
bus0_lastbus	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^int bus0_lastbus;        \/* last secondary bus number behind bus 0 *\/$/;"	v
bus1_lastbus	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^int bus1_lastbus;        \/* last secondary bus number behind bus 1 *\/$/;"	v
bus_number	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^	int	bus_number;  \/* 0...255 *\/$/;"	m	struct:__anon30
bus_number	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^	int	bus_number;  \/* 0...255 *\/$/;"	m	struct:__anon31
bus_read_config_byte	xscale/ixp425/v3_0/src/ixp425_pci.c	/^bus_read_config_byte(cyg_uint32 bus, cyg_uint32 devfn, int offset)$/;"	f	file:
bus_read_config_dword	xscale/ixp425/v3_0/src/ixp425_pci.c	/^bus_read_config_dword(cyg_uint32 bus, cyg_uint32 devfn, int offset)$/;"	f	file:
bus_read_config_word	xscale/ixp425/v3_0/src/ixp425_pci.c	/^bus_read_config_word(cyg_uint32 bus, cyg_uint32 devfn, int offset)$/;"	f	file:
bus_test	xscale/iq80310/v3_0/src/diag/cycduart.c	/^static int bus_test (void)$/;"	f	file:
bus_write_config_byte	xscale/ixp425/v3_0/src/ixp425_pci.c	/^bus_write_config_byte(cyg_uint32 bus, cyg_uint32 devfn, int offset, cyg_uint8 value)$/;"	f	file:
bus_write_config_dword	xscale/ixp425/v3_0/src/ixp425_pci.c	/^bus_write_config_dword(cyg_uint32 bus, cyg_uint32 devfn, int offset, cyg_uint32 value)$/;"	f	file:
bus_write_config_word	xscale/ixp425/v3_0/src/ixp425_pci.c	/^bus_write_config_word(cyg_uint32 bus, cyg_uint32 devfn, int offset, cyg_uint16 value)$/;"	f	file:
busno	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^	UINT32 busno;$/;"	m	struct:__anon24	file:
button_info	sa11x0/ipaq/v3_0/include/atmel_support.h	/^    unsigned char button_info;$/;"	m	struct:key_event
c	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int c : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
c	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int c : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
c	arm9/innovator/v3_0/src/innovator_misc.c	/^    int c : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
c	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int c : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
c	ebsa285/v3_0/include/hal_ebsa285.h	/^    int c : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
c	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        tst     \\c,#SA1100_UTSR1_TNF        \/\/ Tx FIFO not full$/;"	v
c	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^77:     ldr     \\c,[r9,#SA1100_UTSR1]$/;"	v
c	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int c : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
c	xscale/cores/v3_0/include/hal_mm.h	/^.macro FL_SECTION_ENTRY base,x,ap,p,d,c,b$/;"	v
c	xscale/cores/v3_0/include/hal_mm.h	/^.macro SL_SMPAGE_ENTRY base,ap3,ap2,ap1,ap0,c,b$/;"	v
c	xscale/cores/v3_0/include/hal_mm.h	/^.macro SL_XSMPAGE_ENTRY base,x,ap,c,b$/;"	v
c	xscale/grg/v3_0/include/hal_platform_setup.h	/^    XSCALE_MMU_SECTION SDRAM_PHYS_BASE>>20, \\va>>20, SDRAM_SIZE>>20, \\c, \\b, 3, \\x, \\p$/;"	v
c	xscale/grg/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP n, sz, c, b, x, p$/;"	v
c	xscale/grg/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP_V n, va, sz, c, b, x, p$/;"	v
c	xscale/grg/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_SDRAM va, c, b, x, p$/;"	v
c	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	c : 1;		\/* 1 = command completed *\/$/;"	m	struct:cmdBlock::__anon17
c	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	c : 1;		\/* 1 = command completed *\/$/;"	m	struct:cmdBlock::__anon18
c	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	c : 1;		\/* 1 = command completed *\/$/;"	m	struct:cmdBlock::__anon19
c	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	c : 1;		\/* 1 = command completed *\/$/;"	m	struct:cmdBlock::__anon20
c	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	c : 1;		\/* 1 = command completed *\/$/;"	m	struct:cmdBlock::__anon21
c	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	c : 1;		\/* 1 = command completed *\/$/;"	m	struct:cmdBlock::__anon22
c	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	c : 1;		\/* 1 = command completed *\/$/;"	m	struct:cmdBlock::__anon23
c	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	c : 1;		\/* 1 = command completed *\/$/;"	m	struct:rfd
c	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^    XSCALE_MMU_SECTION SDRAM_PHYS_BASE>>20, \\va>>20, SDRAM_SIZE>>20, \\c, \\b, 3, \\x, \\p$/;"	v
c	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP n, sz, c, b, x, p$/;"	v
c	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP_V n, va, sz, c, b, x, p$/;"	v
c	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_SDRAM va, c, b, x, p$/;"	v
c	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	.macro FL_SECTION_ENTRY base,x,ap,p,d,c,b$/;"	v
c	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	.macro SL_SMPAGE_ENTRY base,ap3,ap2,ap1,ap0,c,b$/;"	v
c	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	.macro SL_XSMPAGE_ENTRY base,x,ap,c,b$/;"	v
c0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c1,c0,0$/;"	v
c0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mcr p15, 0, r0, c1, c0, 0$/;"	v
c0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,r0,c1,c0,0$/;"	v
c0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mrc p15, 0, r0, c1, c0, 0$/;"	v
c0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c1,c0,0$/;"	v
c0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c1,c0,0$/;"	v
c0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r0,c1,c0,0$/;"	v
c0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,r0,c1,c0,0$/;"	v
c0	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c13,c0,0	\/\/ Disable virtual ID mapping$/;"	v
c0	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c9,c0,0	\/\/ Flush Read-Buffer$/;"	v
c0	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r1,c1,c0,0	\/\/ Write MMU control register$/;"	v
c0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c1,c0,0$/;"	v
c0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c1,c0,0$/;"	v
c0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r0,c1,c0,0$/;"	v
c0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,r0,c1,c0,0$/;"	v
c0	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_FlushIDC,c0,0	\/* Invalidate Caches *\/ $/;"	v
c0	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_FlushIDC,c0,0 \/* Invalidate Caches *\/$/;"	v
c0	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_FlushTLB,c0,0	\/* Invalidate TLB *\/    $/;"	v
c0	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^		mcr     p15, 0, r0, c1, c0, 0 	\/\/  MMU off$/;"	v
c0	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c1, c0, 0 	\/\/  MMU off$/;"	v
c0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c13,c0,0	\/\/ Disable virtual ID mapping$/;"	v
c0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c9,c0,0	\/\/ Flush Read-Buffer$/;"	v
c0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r1,c1,c0,0	\/\/ Write MMU control register$/;"	v
c0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r5,c2,c0,0$/;"	v
c0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r6,c1,c0,0$/;"	v
c0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r6,c2,c0,0$/;"	v
c0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r6,c3,c0,0$/;"	v
c0	xscale/cores/v3_0/include/hal_xscale.h	/^	mcr	p15, 0, \\reg, c1, c0, 0$/;"	v
c0	xscale/cores/v3_0/include/hal_xscale.h	/^	mrc	p15, 0, \\reg, c1, c0, 0$/;"	v
c0	xscale/cores/v3_0/include/hal_xscale.h	/^        mrc  p15,0,\\reg,c2,c0,0$/;"	v
c0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 1$/;"	v
c0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
c0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 1$/;"	v
c0	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c3, c0, 0$/;"	v
c0	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mrc     p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p13, 0, r0, c0, c1, 0		$/;"	v
c0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p13, 0, r0, c0, c1, 0		\/\/ multi-bit detection$/;"	v
c0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
c0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0$/;"	v
c0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c3, c0, 0$/;"	v
c0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mrc	p13, 0, r0, c0, c1, 0		\/\/ BCU_WAIT --> wait until the BCU isn't busy$/;"	v
c0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mrc	p13, 0, r0, c0, c1, 0		\/\/ disable ECC$/;"	v
c0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, \\reg0, c1, c0, 0     \/\/ read ARM control register$/;"	v
c0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr	p13,0,r0,c0,c0,0 \/\/ write to INTCTL$/;"	v
c0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr	p13,0,r0,c8,c0,0 \/\/ write to INTSTR$/;"	v
c0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mrc    p15,0,r1,c2,c0,0		\/* arbitrary read   *\/$/;"	v
c0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,\\reg,c2,c0,0$/;"	v
c0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
c0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0$/;"	v
c0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c3, c0, 0$/;"	v
c0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 1$/;"	v
c0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
c0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 1$/;"	v
c0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c3, c0, 0$/;"	v
c0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mrc     p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p14, 0, r0, c6, c0, 0					\/\/ Turbo Mode on$/;"	v
c0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c1, c0, 0	\/\/ caches off -- MMU off or ID map$/;"	v
c0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c3, c0, 0  $/;"	v
c0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c3, c0, 0$/;"	v
c0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr    p15, 0, r0, c1, c0, 0	\/\/ (caches off, MMU off, etc.)$/;"	v
c0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mrc		p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p13, 0, r0, c0, c1, 0		$/;"	v
c0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p13, 0, r0, c0, c1, 0		\/\/ multi-bit detection$/;"	v
c0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
c0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0$/;"	v
c0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c3, c0, 0$/;"	v
c0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15,0,r0,c1,c0,1$/;"	v
c0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p13, 0, r0, c0, c1, 0		\/\/ BCU_WAIT --> wait until the BCU isn't busy$/;"	v
c0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p13, 0, r0, c0, c1, 0		\/\/ disable ECC$/;"	v
c0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, \\reg0, c1, c0, 0     \/\/ read ARM control register$/;"	v
c0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p15,0,r0,c1,c0,1$/;"	v
c0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr	p13,0,r0,c0,c0,0 \/\/ write to INTCTL$/;"	v
c0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr	p13,0,r0,c8,c0,0 \/\/ write to INTSTR$/;"	v
c0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mrc    p15,0,r1,c2,c0,0		\/* arbitrary read   *\/$/;"	v
c0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,\\reg,c2,c0,0$/;"	v
c0	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     p14, 0, r1, c6, c0, 0$/;"	v
c0	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mrc     p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 1$/;"	v
c0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
c0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 1$/;"	v
c0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c3, c0, 0$/;"	v
c0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mrc     p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     p14, 0, r1, c6, c0, 0$/;"	v
c0	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mrc     p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     p14, 0, r1, c6, c0, 0$/;"	v
c0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c1, c0, 0$/;"	v
c0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mrc     p15, 0, r0, c1, c0, 0$/;"	v
c1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c1,c0,0$/;"	v
c1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mcr p15, 0, r0, c1, c0, 0$/;"	v
c1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,r0,c1,c0,0$/;"	v
c1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mrc p15, 0, r0, c1, c0, 0$/;"	v
c1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c1,c0,0$/;"	v
c1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c1,c0,0$/;"	v
c1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r0,c1,c0,0$/;"	v
c1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,r0,c1,c0,0$/;"	v
c1	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r1,c1,c0,0	\/\/ Write MMU control register$/;"	v
c1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c1,c0,0$/;"	v
c1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c1,c0,0$/;"	v
c1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r0,c1,c0,0$/;"	v
c1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,r0,c1,c0,0$/;"	v
c1	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r1,c15,c1,2$/;"	v
c1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^		mcr     p15, 0, r0, c1, c0, 0 	\/\/  MMU off$/;"	v
c1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c1, c0, 0 	\/\/  MMU off$/;"	v
c1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r1,c1,c0,0	\/\/ Write MMU control register$/;"	v
c1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r6,c1,c0,0$/;"	v
c1	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^	mcr	p15,0,r1,c1,c0$/;"	v
c1	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr	p15,0,r1,c1,c0$/;"	v
c1	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r1,c15,c1,2$/;"	v
c1	xscale/cores/v3_0/include/hal_xscale.h	/^	mcr	p15, 0, \\reg, c1, c0, 0$/;"	v
c1	xscale/cores/v3_0/include/hal_xscale.h	/^	mrc	p15, 0, \\reg, c1, c0, 0$/;"	v
c1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 1$/;"	v
c1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 1$/;"	v
c1	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mrc     p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p13, 0, r0, c0, c1, 0		$/;"	v
c1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p13, 0, r0, c0, c1, 0		\/\/ multi-bit detection$/;"	v
c1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c15, c1, 0$/;"	v
c1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mrc	p13, 0, r0, c0, c1, 0		\/\/ BCU_WAIT --> wait until the BCU isn't busy$/;"	v
c1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mrc	p13, 0, r0, c0, c1, 0		\/\/ disable ECC$/;"	v
c1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, \\reg0, c1, c0, 0     \/\/ read ARM control register$/;"	v
c1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c15, c1, 0$/;"	v
c1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 1$/;"	v
c1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 1$/;"	v
c1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mrc     p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c1, c0, 0	\/\/ caches off -- MMU off or ID map$/;"	v
c1	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c15, c1, 0$/;"	v
c1	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr    p15, 0, r0, c1, c0, 0	\/\/ (caches off, MMU off, etc.)$/;"	v
c1	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mrc		p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p13, 0, r0, c0, c1, 0		$/;"	v
c1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p13, 0, r0, c0, c1, 0		\/\/ multi-bit detection$/;"	v
c1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c15, c1, 0$/;"	v
c1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15,0,r0,c1,c0,1$/;"	v
c1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p13, 0, r0, c0, c1, 0		\/\/ BCU_WAIT --> wait until the BCU isn't busy$/;"	v
c1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p13, 0, r0, c0, c1, 0		\/\/ disable ECC$/;"	v
c1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, \\reg0, c1, c0, 0     \/\/ read ARM control register$/;"	v
c1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p15,0,r0,c1,c0,1$/;"	v
c1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c15, c1, 0$/;"	v
c1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mrc     p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 1$/;"	v
c1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 1$/;"	v
c1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mrc     p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c15, c1, 0$/;"	v
c1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mrc     p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c1, c0, 0$/;"	v
c1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c15, c1, 0$/;"	v
c1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mrc     p15, 0, r0, c1, c0, 0$/;"	v
c10	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c7,c10,4	\/\/ Drain write buffer$/;"	v
c10	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c7,c10,4	\/\/ Drain write buffer$/;"	v
c10	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4	\/\/ drain the write & fill buffers$/;"	v
c10	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4$/;"	v
c10	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c10, 4  \/\/ drain the write & fill buffers$/;"	v
c10	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4		\/\/ drain the write & fill buffers$/;"	v
c10	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c10, 4		\/\/ drain WB$/;"	v
c10	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15,0,r0,c7,c10,4$/;"	v
c10	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr p15, 0, r0, c7, c10, 4		\/\/ $/;"	v
c10	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c10,4$/;"	v
c10	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4	\/\/ drain the write & fill buffers$/;"	v
c10	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4$/;"	v
c10	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c10, 4		\/\/ drain WB$/;"	v
c10	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c10, 4  \/\/ drain the write & fill buffers$/;"	v
c10	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4	\/\/ drain the write & fill buffers$/;"	v
c10	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4$/;"	v
c10	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c10, 4  \/\/ drain the write & fill buffers$/;"	v
c10	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c10, 4		\/\/ drain the write & fill buffers$/;"	v
c10	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c10, 4	\/\/ Drain write buffer -- r0 ignored$/;"	v
c10	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c10, 4$/;"	v
c10	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4		\/\/ drain the write & fill buffers$/;"	v
c10	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c10, 4		\/\/ drain WB$/;"	v
c10	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15,0,r0,c7,c10,4$/;"	v
c10	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr p15, 0, r0, c7, c10, 4		\/\/ $/;"	v
c10	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c10,4$/;"	v
c10	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4	\/\/ drain the write & fill buffers$/;"	v
c10	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4$/;"	v
c10	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c10, 4  \/\/ drain the write & fill buffers$/;"	v
c13	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r1,c7,c13,1$/;"	v
c13	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r3,c7,c13,1$/;"	v
c13	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c13,c0,0	\/\/ Disable virtual ID mapping$/;"	v
c13	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c13,c0,0	\/\/ Disable virtual ID mapping$/;"	v
c15	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r1,c15,c1,2$/;"	v
c15	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r1,c15,c1,2$/;"	v
c15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c15, c1, 0$/;"	v
c15	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c15, c1, 0$/;"	v
c15	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c15, c1, 0$/;"	v
c15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c15, c1, 0$/;"	v
c15	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c15, c1, 0$/;"	v
c15	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c15, c1, 0$/;"	v
c15	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c15, c1, 0$/;"	v
c2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r5,c2,c0,0$/;"	v
c2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r6,c2,c0,0$/;"	v
c2	xscale/cores/v3_0/include/hal_xscale.h	/^        mrc  p15,0,\\reg,c2,c0,0$/;"	v
c2	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
c2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
c2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0$/;"	v
c2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c2, 5		 \/\/ allocate a Dcache line$/;"	v
c2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r2, c7, c2, 5		\/\/ allocate a Dcache line$/;"	v
c2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c2,5		\/* allocate a line    *\/$/;"	v
c2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mrc    p15,0,r1,c2,c0,0		\/* arbitrary read   *\/$/;"	v
c2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,\\reg,c2,c0,0$/;"	v
c2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
c2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0$/;"	v
c2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r1, c7, c2, 5   \/\/ allocate a Dcache line$/;"	v
c2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r2, c7, c2, 5   \/\/ allocate a Dcache line$/;"	v
c2	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
c2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r1, c7, c2, 5	\/\/ allocate a Dcache line$/;"	v
c2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r1, c7, c2, 5$/;"	v
c2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
c2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0$/;"	v
c2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c2, 5		 \/\/ allocate a Dcache line$/;"	v
c2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r2, c7, c2, 5		\/\/ allocate a Dcache line$/;"	v
c2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c2,5		\/* allocate a line    *\/$/;"	v
c2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mrc    p15,0,r1,c2,c0,0		\/* arbitrary read   *\/$/;"	v
c2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,\\reg,c2,c0,0$/;"	v
c2	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
c3	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r6,c3,c0,0$/;"	v
c3	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c3, c0, 0$/;"	v
c3	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c3, c0, 0$/;"	v
c3	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c3, c0, 0$/;"	v
c3	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c3, c0, 0$/;"	v
c3	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c3, c0, 0  $/;"	v
c3	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c3, c0, 0$/;"	v
c3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c3, c0, 0$/;"	v
c3	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c3, c0, 0$/;"	v
c5	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c7,c5,0           \/\/ clear instruction cache$/;"	v
c5	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c7,c5,0 \/\/ Icache$/;"	v
c5	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c8,c5,0 \/\/ ITLB$/;"	v
c5	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c5, 0		\/\/ flush I cache$/;"	v
c5	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c5, 0		\/\/ flush I cache$/;"	v
c5	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c5, 0		\/\/ flush I cache$/;"	v
c6	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c7,c6,0           \/\/ clear data cache$/;"	v
c6	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c7,c6,0           \/\/ clear data cache$/;"	v
c6	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c7,c6,0           \/\/ clear data cache$/;"	v
c6	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c7,c6,0 \/\/ Dcache$/;"	v
c6	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c8,c6,0 \/\/ DTLB$/;"	v
c6	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c6, 0		\/\/ flush Dcache$/;"	v
c6	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c6,0		\/* invalidate data cache *\/$/;"	v
c6	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c6, 0   \/\/ flush Dcache$/;"	v
c6	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p14, 0, r0, c6, c0, 0					\/\/ Turbo Mode on$/;"	v
c6	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c6, 0$/;"	v
c6	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c6, 0		\/\/ flush Dcache$/;"	v
c6	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c6,0		\/* invalidate data cache *\/$/;"	v
c6	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     p14, 0, r1, c6, c0, 0$/;"	v
c6	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     p14, 0, r1, c6, c0, 0$/;"	v
c6	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     p14, 0, r1, c6, c0, 0$/;"	v
c7	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c7,c6,0           \/\/ clear data cache$/;"	v
c7	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r1,c7,c13,1$/;"	v
c7	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r3,c7,c13,1$/;"	v
c7	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c7,c5,0           \/\/ clear instruction cache$/;"	v
c7	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c7,c6,0           \/\/ clear data cache$/;"	v
c7	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c7,c10,4	\/\/ Drain write buffer$/;"	v
c7	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c7,c7,0	\/\/ Flush data and instruction cache$/;"	v
c7	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c8,c7,0	\/\/ Flush ID TLBs$/;"	v
c7	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c7,c6,0           \/\/ clear data cache$/;"	v
c7	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_TLB,c7,0      \/* Invalidate TLB *\/$/;"	v
c7	edb7xxx/v3_0/include/hal_platform_setup.h	/^15:	mcr	MMU_CP,0,r1,MMU_TLB,c7,0      \/* Invalidate TLB *\/$/;"	v
c7	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^		mcr     p15, 0, r0, c7, c7, 0 	\/\/  Flush caches$/;"	v
c7	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^		mcr     p15, 0, r0, c8, c7, 0 	\/\/  Flush TLB$/;"	v
c7	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c7, 0 	\/\/  Flush caches$/;"	v
c7	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0 	\/\/  Flush TLB$/;"	v
c7	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr     MMU_CP,0,r0,MMU_TLB,c7,0        	\/\/ Flush ID TLBs$/;"	v
c7	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c7,c10,4	\/\/ Drain write buffer$/;"	v
c7	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c7,c7,0	\/\/ Flush data and instruction cache$/;"	v
c7	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c8,c7,0	\/\/ Flush ID TLBs$/;"	v
c7	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mcr     MMU_CP,0,r0,MMU_InvalidateCache,c7,0	\/\/ Flush data and instruction cache$/;"	v
c7	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c7,c5,0 \/\/ Icache$/;"	v
c7	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c7,c6,0 \/\/ Dcache$/;"	v
c7	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4	\/\/ drain the write & fill buffers$/;"	v
c7	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4$/;"	v
c7	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c7, 0$/;"	v
c7	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr 	p15, 0, r0, c8, c7, 0$/;"	v
c7	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c10, 4  \/\/ drain the write & fill buffers$/;"	v
c7	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c7, 0   \/\/ flush Icache, Dcache and BTB$/;"	v
c7	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0   \/\/ flush instuction and data TLBs$/;"	v
c7	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4		\/\/ drain the write & fill buffers$/;"	v
c7	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c6, 0		\/\/ flush Dcache$/;"	v
c7	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c7, 0		\/\/ flush Icache, Dcache and BTB$/;"	v
c7	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c8, c7, 0		\/\/ flush instuction and data TLBs$/;"	v
c7	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c10, 4		\/\/ drain WB$/;"	v
c7	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c2, 5		 \/\/ allocate a Dcache line$/;"	v
c7	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c5, 0		\/\/ flush I cache$/;"	v
c7	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c8, c7, 0		\/\/ flush TLBs$/;"	v
c7	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r2, c7, c2, 5		\/\/ allocate a Dcache line$/;"	v
c7	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15,0,r0,c7,c10,4$/;"	v
c7	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr p15, 0, r0, c7, c10, 4		\/\/ $/;"	v
c7	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c10,4$/;"	v
c7	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c2,5		\/* allocate a line    *\/$/;"	v
c7	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c6,0		\/* invalidate data cache *\/$/;"	v
c7	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4	\/\/ drain the write & fill buffers$/;"	v
c7	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4$/;"	v
c7	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c10, 4		\/\/ drain WB$/;"	v
c7	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c5, 0		\/\/ flush I cache$/;"	v
c7	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c8, c7, 0		\/\/ flush TLBs$/;"	v
c7	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c10, 4  \/\/ drain the write & fill buffers$/;"	v
c7	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c6, 0   \/\/ flush Dcache$/;"	v
c7	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c7, 0   \/\/ flush Icache, Dcache and BTB$/;"	v
c7	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0   \/\/ flush instuction and data TLBs$/;"	v
c7	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r1, c7, c2, 5   \/\/ allocate a Dcache line$/;"	v
c7	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r2, c7, c2, 5   \/\/ allocate a Dcache line$/;"	v
c7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4	\/\/ drain the write & fill buffers$/;"	v
c7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4$/;"	v
c7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c7, 0$/;"	v
c7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr 	p15, 0, r0, c8, c7, 0$/;"	v
c7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c10, 4  \/\/ drain the write & fill buffers$/;"	v
c7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c7, 0   \/\/ flush Icache, Dcache and BTB$/;"	v
c7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0   \/\/ flush instuction and data TLBs$/;"	v
c7	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c10, 4		\/\/ drain the write & fill buffers$/;"	v
c7	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c10, 4	\/\/ Drain write buffer -- r0 ignored$/;"	v
c7	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c10, 4$/;"	v
c7	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c6, 0$/;"	v
c7	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c7, 0		\/\/ flush Icache, Dcache and BTB$/;"	v
c7	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c7, 0	\/\/ Invalidate the I & D cache, mini- d cache, and BTB$/;"	v
c7	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c8, c7, 0		\/\/ flush instuction and data TLBs$/;"	v
c7	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r1, c7, c2, 5	\/\/ allocate a Dcache line$/;"	v
c7	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r1, c7, c2, 5$/;"	v
c7	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4		\/\/ drain the write & fill buffers$/;"	v
c7	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c6, 0		\/\/ flush Dcache$/;"	v
c7	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c7, 0		\/\/ flush Icache, Dcache and BTB$/;"	v
c7	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c8, c7, 0		\/\/ flush instuction and data TLBs$/;"	v
c7	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c10, 4		\/\/ drain WB$/;"	v
c7	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c2, 5		 \/\/ allocate a Dcache line$/;"	v
c7	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c5, 0		\/\/ flush I cache$/;"	v
c7	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c8, c7, 0		\/\/ flush TLBs$/;"	v
c7	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r2, c7, c2, 5		\/\/ allocate a Dcache line$/;"	v
c7	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15,0,r0,c7,c10,4$/;"	v
c7	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr p15, 0, r0, c7, c10, 4		\/\/ $/;"	v
c7	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c10,4$/;"	v
c7	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c2,5		\/* allocate a line    *\/$/;"	v
c7	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c6,0		\/* invalidate data cache *\/$/;"	v
c7	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c7, c7, 0   \/\/  Flush caches$/;"	v
c7	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c8, c7, 0   \/\/  Flush TLB$/;"	v
c7	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4	\/\/ drain the write & fill buffers$/;"	v
c7	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4$/;"	v
c7	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c7, 0$/;"	v
c7	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr 	p15, 0, r0, c8, c7, 0$/;"	v
c7	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c10, 4  \/\/ drain the write & fill buffers$/;"	v
c7	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c7, 0   \/\/ flush Icache, Dcache and BTB$/;"	v
c7	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0   \/\/ flush instuction and data TLBs$/;"	v
c7	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c7, c7, 0   \/\/  Flush caches$/;"	v
c7	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c8, c7, 0   \/\/  Flush TLB$/;"	v
c7	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c7, c7, 0   \/\/  Flush caches$/;"	v
c7	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c8, c7, 0   \/\/  Flush TLB$/;"	v
c8	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c8,c7,0	\/\/ Flush ID TLBs$/;"	v
c8	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^		mcr     p15, 0, r0, c8, c7, 0 	\/\/  Flush TLB$/;"	v
c8	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0 	\/\/  Flush TLB$/;"	v
c8	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c8,c7,0	\/\/ Flush ID TLBs$/;"	v
c8	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c8,c5,0 \/\/ ITLB$/;"	v
c8	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c8,c6,0 \/\/ DTLB$/;"	v
c8	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr 	p15, 0, r0, c8, c7, 0$/;"	v
c8	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0   \/\/ flush instuction and data TLBs$/;"	v
c8	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c8, c7, 0		\/\/ flush instuction and data TLBs$/;"	v
c8	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c8, c7, 0		\/\/ flush TLBs$/;"	v
c8	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr	p13,0,r0,c8,c0,0 \/\/ write to INTSTR$/;"	v
c8	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c8, c7, 0		\/\/ flush TLBs$/;"	v
c8	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0   \/\/ flush instuction and data TLBs$/;"	v
c8	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr 	p15, 0, r0, c8, c7, 0$/;"	v
c8	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0   \/\/ flush instuction and data TLBs$/;"	v
c8	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c8, c7, 0		\/\/ flush instuction and data TLBs$/;"	v
c8	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c8, c7, 0		\/\/ flush instuction and data TLBs$/;"	v
c8	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c8, c7, 0		\/\/ flush TLBs$/;"	v
c8	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr	p13,0,r0,c8,c0,0 \/\/ write to INTSTR$/;"	v
c8	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c8, c7, 0   \/\/  Flush TLB$/;"	v
c8	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr 	p15, 0, r0, c8, c7, 0$/;"	v
c8	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0   \/\/ flush instuction and data TLBs$/;"	v
c8	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c8, c7, 0   \/\/  Flush TLB$/;"	v
c8	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c8, c7, 0   \/\/  Flush TLB$/;"	v
c9	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c9,c0,0	\/\/ Flush Read-Buffer$/;"	v
c9	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c9,c0,0	\/\/ Flush Read-Buffer$/;"	v
cache_line_size	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   cache_line_size;$/;"	m	struct:__anon27
cache_line_size	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   cache_line_size;$/;"	m	struct:__anon28
cache_loop	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^static void cache_loop (MENU_ARG arg)$/;"	f	file:
cache_loop	xscale/iq80321/v3_0/src/diag/xscale_test.c	/^cache_loop (MENU_ARG arg)$/;"	f	file:
calc_looperms	xscale/iq80310/v3_0/src/diag/cycduart.c	/^calc_looperms(void)$/;"	f	file:
call_exception_handler	arch/v3_0/src/vectors.S	/^call_exception_handler:$/;"	l
cardbus_cis_ptr	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned long   cardbus_cis_ptr;$/;"	m	struct:__anon27
cat24c256_do_write_cyle	lpc24xx/ea2468/v3_0/src/platform_i2c.c	/^static cyg_uint32 cat24c256_do_write_cyle(cyg_uint16 addr,$/;"	f	file:
cat24c256_is_busy	lpc24xx/ea2468/v3_0/src/platform_i2c.c	/^static bool cat24c256_is_busy(void)$/;"	f	file:
cerf_BCR	sa11x0/cerf/v3_0/src/cerf_misc.c	/^cerf_BCR(unsigned long mask, unsigned long value)$/;"	f
cerf_program_new_stack	sa11x0/cerf/v3_0/src/cerf_misc.c	/^void cerf_program_new_stack(void *func)$/;"	f
cerfpda_BCR	sa11x0/cerfpda/v3_0/src/cerfpda_misc.c	/^cerfpda_BCR(unsigned long mask, unsigned long value)$/;"	f
cerfpda_program_new_stack	sa11x0/cerfpda/v3_0/src/cerfpda_misc.c	/^void cerfpda_program_new_stack(void *func)$/;"	f
channel_data_t	aeb/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon1	file:
channel_data_t	aim711/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon41	file:
channel_data_t	arm9/aaed2000/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon60	file:
channel_data_t	arm9/excalibur/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon58	file:
channel_data_t	arm9/innovator/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon59	file:
channel_data_t	arm9/smdk2410/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon57	file:
channel_data_t	at91/var/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon64	file:
channel_data_t	at91/var/v3_0/src/hal_diag_dbg.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon65	file:
channel_data_t	cma230/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon56	file:
channel_data_t	e7t/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon42	file:
channel_data_t	edb7xxx/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon49	file:
channel_data_t	gps4020/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon46	file:
channel_data_t	integrator/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon47	file:
channel_data_t	lpc24xx/var/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon8	file:
channel_data_t	lpc2xxx/var/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon51	file:
channel_data_t	mac7100/var/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon9	file:
channel_data_t	pid/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon44	file:
channel_data_t	sa11x0/var/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon43	file:
channel_data_t	snds/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon55	file:
channel_data_t	xscale/iop310/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon38	file:
channel_data_t	xscale/iq80321/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon40	file:
channel_data_t	xscale/ixp425/v3_0/src/ixp425_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon35	file:
channel_data_t	xscale/pxa2x0/v3_0/src/hal_diag.c	/^} channel_data_t;$/;"	t	typeref:struct:__anon37	file:
channels	cma230/v3_0/src/hal_diag.c	/^static channel_data_t channels[2] = {$/;"	v	file:
channels	xscale/iop310/v3_0/src/hal_diag.c	/^static channel_data_t channels[2] = {$/;"	v	file:
char_codes	integrator/v3_0/src/hal_diag.c	/^unsigned int char_codes[] = {$/;"	v
checkPacket	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static int checkPacket (UINT8 *pTxBuffer, UINT8 *pRxBuffer, int length)$/;"	f	file:
check_ack	at91/jtst/v3_0/support/jtstflash.c	/^unsigned check_ack(int fd){$/;"	f
check_ack	at91/jtst/v3_0/support/jtstflash.cpp	/^unsigned check_ack(){$/;"	f
check_addrsize_setup	ebsa285/v3_0/tests/sdram0.cxx	/^check_addrsize_setup( void )$/;"	f
check_eeprom	xscale/iq80310/v3_0/src/diag/flash.c	/^int check_eeprom(ADDR addr, unsigned long length)$/;"	f
check_error	at91/jtst/v3_0/support/jtstflash.c	/^void check_error(int a){$/;"	f
checksum	aeb/v3_0/src/flash_cksum.tcl	/^proc checksum { name } {$/;"	p
checksum	aeb/v3_0/src/gdb_module.c	/^    cyg_uint32    checksum;$/;"	m	struct:ModuleHeader	file:
checksum	e7t/v3_0/src/flash_cksum.tcl	/^proc checksum { name } {$/;"	p
checksum	e7t/v3_0/src/redboot_module.c	/^    cyg_uint32    checksum;$/;"	m	struct:ModuleHeader	file:
cksum	gps4020/v3_0/support/download/download.py	/^def cksum(str):$/;"	f
cleanup_module	ebsa285/v3_0/support/linux/safl_util/safl.c	/^cleanup_module(void)$/;"	f
clear_all_lock_bits	xscale/iq80310/v3_0/src/diag/flash.c	/^int clear_all_lock_bits(ADDR addr)$/;"	f
clock_period	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^static cyg_uint32 clock_period = 0;$/;"	v	file:
clock_period	sa11x0/var/v3_0/src/sa11x0_misc.c	/^static cyg_uint32  clock_period;$/;"	v	file:
clock_period	xscale/pxa2x0/v3_0/src/pxa2x0_misc.c	/^static cyg_uint32  clock_period;$/;"	v	file:
close	integrator/v3_0/src/flash.c	/^    flashClose *close;		\/\/ Unlock a flash device$/;"	m	struct:flashType	file:
close	sa11x0/ipaq/v3_0/src/lcd_support.c	/^close(int c1, int c2)$/;"	f	file:
clut	xscale/picasso/v3_0/src/vga_support.c	/^    } clut;$/;"	m	struct:VGA_ctlr	typeref:struct:VGA_ctlr::ADV471	file:
clut	xscale/uE250/v3_0/src/vga_support.c	/^    } clut;$/;"	m	struct:VGA_ctlr	typeref:struct:VGA_ctlr::ADV471	file:
cmd	at91/jtst/v3_0/support/jtstflash.c	/^  unsigned cmd;$/;"	m	struct:__anon63	file:
cmd	at91/jtst/v3_0/support/jtstflash.cpp	/^  unsigned cmd;$/;"	m	struct:__anon62	file:
cmdBlock	xscale/iq80310/v3_0/src/diag/ether_test.h	/^union cmdBlock {$/;"	u
cmdStat	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	CMD_STAT_U	cmdStat; $/;"	m	struct:SCBtype
cmd_bar	xscale/picasso/v3_0/src/picasso_ide.c	/^    cyg_uint32 cmd_bar;$/;"	m	struct:__anon39	file:
cmd_bar	xscale/uE250/v3_0/src/uE250_ide.c	/^    cyg_uint32 cmd_bar;$/;"	m	struct:__anon36	file:
cmd_stat	xscale/iq80310/v3_0/src/diag/flash.c	/^int cmd_stat;						$/;"	v
cmdline	arch/v3_0/src/redboot_linux_exec.c	/^        struct tag_cmdline	cmdline;$/;"	m	union:tag::__anon4	typeref:struct:tag::__anon4::tag_cmdline	file:
cmdline	arch/v3_0/src/redboot_linux_exec.c	/^    char cmdline[1];$/;"	m	struct:tag_cmdline	file:
cmdtbl	aeb/v3_0/src/gdb_module.c	/^    cyg_uint32    cmdtbl;$/;"	m	struct:ModuleHeader	file:
cmdtbl	e7t/v3_0/src/redboot_module.c	/^    cyg_uint32    cmdtbl;$/;"	m	struct:ModuleHeader	file:
code	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	code : 3;	\/* command code (0 = NOP) *\/$/;"	m	struct:cmdBlock::__anon17
code	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	code : 3;	\/* command code (1 = ia setup) *\/$/;"	m	struct:cmdBlock::__anon18
code	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	code : 3;	\/* command code (2 = configure) *\/$/;"	m	struct:cmdBlock::__anon19
code	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	code : 3;	\/* command code (3 = mc setup) *\/$/;"	m	struct:cmdBlock::__anon20
code	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	code : 3;	\/* command code (4 = transmit) *\/$/;"	m	struct:cmdBlock::__anon21
code	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	code : 3;	\/* command code (6 = dump) *\/$/;"	m	struct:cmdBlock::__anon22
code	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	code : 3;	\/* command code (7 = diagnose) *\/$/;"	m	struct:cmdBlock::__anon23
code_fun	arm9/excalibur/v3_0/src/excalibur_misc.c	/^typedef void code_fun(void);$/;"	t	file:
code_fun	arm9/innovator/v3_0/src/innovator_misc.c	/^typedef void code_fun(void);$/;"	t	file:
code_fun	ebsa285/v3_0/src/ebsa285_misc.c	/^typedef void code_fun(void);$/;"	t	file:
code_fun	sa11x0/assabet/v3_0/src/assabet_misc.c	/^typedef void code_fun(void);$/;"	t	file:
code_fun	sa11x0/brutus/v3_0/src/brutus_misc.c	/^typedef void code_fun(void);$/;"	t	file:
code_fun	sa11x0/cerf/v3_0/src/cerf_misc.c	/^typedef void code_fun(void);$/;"	t	file:
code_fun	sa11x0/cerfpda/v3_0/src/cerfpda_misc.c	/^typedef void code_fun(void);$/;"	t	file:
code_fun	sa11x0/flexanet/v3_0/src/flexanet_misc.c	/^typedef void code_fun(void);$/;"	t	file:
code_fun	sa11x0/nano/v3_0/src/nano_misc.c	/^typedef void code_fun(void);$/;"	t	file:
code_fun	sa11x0/sa1100mm/v3_0/src/sa1100mm_misc.c	/^typedef void code_fun(void);$/;"	t	file:
code_fun	xscale/mpc50/v3_0/src/mpc50_misc.c	/^typedef void code_fun(void);$/;"	t	file:
col_state	edb7xxx/v3_0/misc/kbd_support.c	/^static cyg_uint8 col_state[8];$/;"	v	file:
command	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT16	command;$/;"	m	struct:__anon14::__anon16
command	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  command;$/;"	m	struct:__anon27
command	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  command;$/;"	m	struct:__anon28
command_t	at91/jtst/v3_0/support/jtstflash.c	/^} command_t;$/;"	t	typeref:struct:__anon63	file:
command_t	at91/jtst/v3_0/support/jtstflash.cpp	/^} command_t;$/;"	t	typeref:struct:__anon62	file:
configData	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT8	configData[20];	\/* configuration data *\/$/;"	m	struct:cmdBlock::__anon19
config_ints	xscale/iq80310/v3_0/src/diag/interrupts.c	/^void config_ints(void)$/;"	f
configure	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	} configure;$/;"	m	union:cmdBlock	typeref:struct:cmdBlock::__anon19
control	gps4020/v3_0/include/gps4020.h	/^        unsigned long control;$/;"	m	struct:_gps4020_timer::__anon45
control	gps4020/v3_0/include/gps4020.h	/^    unsigned char control;$/;"	m	struct:_gps4020_uart
control	gps4020/v3_0/include/gps4020.h	/^    unsigned long control;$/;"	m	struct:_gps4020_watchdog
control	gps4020/v3_0/support/download/tty.c	/^    unsigned char control;$/;"	m	struct:uart	file:
control_register	ebsa285/v3_0/src/hal_diag.c	/^  volatile cyg_uint32 control_register;$/;"	m	struct:ebsa_serial	file:
coord	sa11x0/ipaq/v3_0/src/lcd_support.c	/^struct coord {$/;"	s	file:
core	arch/v3_0/src/redboot_linux_exec.c	/^        struct tag_core		core;$/;"	m	union:tag::__anon4	typeref:struct:tag::__anon4::tag_core	file:
count	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static int count = 0;$/;"	v	file:
counter_test	xscale/iq80310/v3_0/src/diag/external_timer.c	/^void counter_test (void)$/;"	f
cpsr	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  cpsr;                             \/\/ Condition Reg$/;"	m	struct:__anon2
cpsr	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        msr     cpsr,r0$/;"	v
cpsr	edb7xxx/v3_0/include/hal_platform_setup.h	/^        msr     cpsr,r0$/;"	v
cpsr	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        msr     cpsr, r0$/;"	v
cpsr	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        msr     cpsr, r0$/;"	v
cpsr	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        msr     cpsr, r0$/;"	v
cpsr	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        msr     cpsr,r0$/;"	v
crcErr	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	crcErr : 1;	\/* CRC error on aligned frame *\/$/;"	m	struct:rfd
csr_ioaddr	ebsa285/v3_0/support/linux/safl_util/safl.c	/^static unsigned long csr_ioaddr;$/;"	v	file:
ctl_bar	xscale/picasso/v3_0/src/picasso_ide.c	/^    cyg_uint32 ctl_bar;$/;"	m	struct:__anon39	file:
ctl_bar	xscale/uE250/v3_0/src/uE250_ide.c	/^    cyg_uint32 ctl_bar;$/;"	m	struct:__anon36	file:
ctlr	xscale/picasso/v3_0/include/vga_support.h	/^    void  *ctlr;          \/\/ Controller regs$/;"	m	struct:vga_info
ctlr	xscale/uE250/v3_0/include/vga_support.h	/^    void  *ctlr;          \/\/ Controller regs$/;"	m	struct:vga_info
ctrl	edb7xxx/v3_0/src/hal_diag.c	/^    volatile cyg_uint32 ctrl;$/;"	m	struct:edb_serial	file:
cuc	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	cuc : 3;		\/* Command unit command *\/$/;"	m	struct:__anon14::__anon15
curX	arm9/aaed2000/v3_0/src/lcd_support.c	/^static int curX = 0;  \/\/ Last used position$/;"	v	file:
curX	edb7xxx/v3_0/misc/lcd_support.c	/^static int curX = 0;  \/\/ Last used position$/;"	v	file:
curX	edb7xxx/v3_0/src/lcd_support.c	/^static int curX = 0;  \/\/ Last used position$/;"	v	file:
curX	sa11x0/assabet/v3_0/src/lcd_support.c	/^static int curX = 0;  \/\/ Last used position$/;"	v	file:
curX	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^static int curX = 0;  \/\/ Last used position$/;"	v	file:
curX	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static int curX = 0;  \/\/ Last used position$/;"	v	file:
curX	xscale/picasso/v3_0/src/vga_support.c	/^static int curX = 0;  \/\/ Last used position$/;"	v	file:
curX	xscale/uE250/v3_0/src/vga_support.c	/^static int curX = 0;  \/\/ Last used position$/;"	v	file:
curY	arm9/aaed2000/v3_0/src/lcd_support.c	/^static int curY = 0;$/;"	v	file:
curY	edb7xxx/v3_0/misc/lcd_support.c	/^static int curY = 0;$/;"	v	file:
curY	edb7xxx/v3_0/src/lcd_support.c	/^static int curY = 0;$/;"	v	file:
curY	sa11x0/assabet/v3_0/src/lcd_support.c	/^static int curY = 0;$/;"	v	file:
curY	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^static int curY = 0;$/;"	v	file:
curY	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static int curY = 0;$/;"	v	file:
curY	xscale/picasso/v3_0/src/vga_support.c	/^static int curY = 0;$/;"	v	file:
curY	xscale/uE250/v3_0/src/vga_support.c	/^static int curY = 0;$/;"	v	file:
cur_buf	edb7xxx/v3_0/misc/i2s_audio_test.c	/^volatile struct audio_buf cur_buf;$/;"	v	typeref:struct:audio_buf
cur_kbd_map	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static kbd_map *cur_kbd_map = &kbd_norm_map;$/;"	v	file:
current	gps4020/v3_0/include/gps4020.h	/^        unsigned long current;$/;"	m	struct:_gps4020_timer::__anon45
current	gps4020/v3_0/include/gps4020.h	/^    unsigned long current;  \/\/ Only accessible in TEST mode$/;"	m	struct:_gps4020_watchdog
cursor_enable	arm9/aaed2000/v3_0/src/lcd_support.c	/^static bool cursor_enable = true;$/;"	v	file:
cursor_enable	edb7xxx/v3_0/src/lcd_support.c	/^static bool cursor_enable = true;$/;"	v	file:
cursor_enable	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static bool cursor_enable = true;$/;"	v	file:
cursor_enable	xscale/picasso/v3_0/src/vga_support.c	/^static bool cursor_enable = true;$/;"	v	file:
cursor_enable	xscale/uE250/v3_0/src/vga_support.c	/^static bool cursor_enable = true;$/;"	v	file:
cus	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	cus : 2;		\/* Command unit status *\/$/;"	m	struct:__anon14::__anon15
cyg_ISR	xscale/iop310/v3_0/src/iop310_misc.c	/^typedef cyg_uint32 cyg_ISR(cyg_uint32 vector, CYG_ADDRWORD data);$/;"	t	file:
cyg_hal_arm9_soft_reset	arm9/var/v3_0/src/arm9_misc.c	/^cyg_hal_arm9_soft_reset(CYG_ADDRESS entry)$/;"	f
cyg_hal_batlow_isr	edb7xxx/v3_0/src/edb7xxx_misc.c	/^cyg_hal_batlow_isr(cyg_vector_t vector, cyg_addrword_t data, HAL_SavedRegisters *regs)$/;"	f
cyg_hal_gdb_break_is_set	arch/v3_0/src/arm_stub.c	/^cyg_hal_gdb_break_is_set (void)$/;"	f
cyg_hal_gdb_interrupt	arch/v3_0/src/arm_stub.c	/^cyg_hal_gdb_interrupt (target_register_t pc)$/;"	f
cyg_hal_gdb_place_break	arch/v3_0/src/arm_stub.c	/^cyg_hal_gdb_place_break (target_register_t pc)$/;"	f
cyg_hal_gdb_remove_break	arch/v3_0/src/arm_stub.c	/^cyg_hal_gdb_remove_break (target_register_t pc)$/;"	f
cyg_hal_gdb_running_step	arch/v3_0/src/arm_stub.c	/^volatile int cyg_hal_gdb_running_step = 0;$/;"	v
cyg_hal_invoke_constructors	arch/v3_0/src/hal_misc.c	/^cyg_hal_invoke_constructors (void)$/;"	f
cyg_hal_ixp425_serial_init	xscale/ixp425/v3_0/src/ixp425_diag.c	/^cyg_hal_ixp425_serial_init(void)$/;"	f
cyg_hal_led_segment	xscale/iq80321/v3_0/src/hal_diag.c	/^cyg_uint8 cyg_hal_led_segment[16] = {$/;"	v
cyg_hal_plf_comms_init	aeb/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	aim711/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	arm9/aaed2000/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	arm9/excalibur/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	arm9/innovator/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	arm9/smdk2410/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	at91/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	at91/var/v3_0/src/hal_diag_dbg.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	cma230/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	e7t/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	ebsa285/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	edb7xxx/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	gps4020/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	integrator/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	lpc24xx/ea2468/v3_0/src/ea2468_misc.c	/^void cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	lpc2xxx/lpcmt/v3_0/src/lpcmt_misc.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	lpc2xxx/mcb2100/v3_0/src/mcb2100_misc.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^cyg_hal_plf_comms_init (void)$/;"	f
cyg_hal_plf_comms_init	lpc2xxx/olpch2294/v3_0/src/olpch2294_misc.c	/^cyg_hal_plf_comms_init (void)$/;"	f
cyg_hal_plf_comms_init	lpc2xxx/olpcl2294/v3_0/src/olpcl2294_misc.c	/^cyg_hal_plf_comms_init (void)$/;"	f
cyg_hal_plf_comms_init	lpc2xxx/p2106/v3_0/src/p2106_misc.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	lpc2xxx/phycore229x/v3_0/src/phycore229x_misc.c	/^void cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	mac7100/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	pid/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	sa11x0/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	snds/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	xscale/iop310/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	xscale/iq80321/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	xscale/ixp425/v3_0/src/ixp425_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_comms_init	xscale/pxa2x0/v3_0/src/hal_diag.c	/^cyg_hal_plf_comms_init(void)$/;"	f
cyg_hal_plf_dcc_control	at91/var/v3_0/src/hal_diag_dcc.c	/^cyg_hal_plf_dcc_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_dcc_getc	at91/var/v3_0/src/hal_diag_dcc.c	/^cyg_hal_plf_dcc_getc(void* __ch_data)$/;"	f	file:
cyg_hal_plf_dcc_getc_nonblock	at91/var/v3_0/src/hal_diag_dcc.c	/^cyg_hal_plf_dcc_getc_nonblock(cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_dcc_getc_timeout	at91/var/v3_0/src/hal_diag_dcc.c	/^cyg_hal_plf_dcc_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_dcc_init	at91/var/v3_0/src/hal_diag_dcc.c	/^cyg_hal_plf_dcc_init(const int channel)$/;"	f
cyg_hal_plf_dcc_putc	at91/var/v3_0/src/hal_diag_dcc.c	/^cyg_hal_plf_dcc_putc(void * __ch_data, char ch)$/;"	f	file:
cyg_hal_plf_dcc_read	at91/var/v3_0/src/hal_diag_dcc.c	/^cyg_hal_plf_dcc_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_dcc_register	at91/var/v3_0/src/hal_diag_dcc.c	/^cyg_hal_plf_dcc_register(const int channel)$/;"	f	file:
cyg_hal_plf_dcc_write	at91/var/v3_0/src/hal_diag_dcc.c	/^cyg_hal_plf_dcc_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_hw_breakpoint	xscale/cores/v3_0/src/xscale_stub.c	/^int cyg_hal_plf_hw_breakpoint(int setflag, void *vaddr, int len)$/;"	f
cyg_hal_plf_hw_watchpoint	xscale/cores/v3_0/src/xscale_stub.c	/^int cyg_hal_plf_hw_watchpoint(int setflag, void *vaddr, int len, int type)$/;"	f
cyg_hal_plf_ide_init	xscale/picasso/v3_0/src/picasso_ide.c	/^cyg_hal_plf_ide_init(void)$/;"	f
cyg_hal_plf_ide_init	xscale/uE250/v3_0/src/uE250_ide.c	/^cyg_hal_plf_ide_init(void)$/;"	f
cyg_hal_plf_ide_read_uint16	xscale/picasso/v3_0/src/picasso_ide.c	/^cyg_hal_plf_ide_read_uint16(int ctlr, cyg_uint32 reg)$/;"	f
cyg_hal_plf_ide_read_uint16	xscale/uE250/v3_0/src/uE250_ide.c	/^cyg_hal_plf_ide_read_uint16(int ctlr, cyg_uint32 reg)$/;"	f
cyg_hal_plf_ide_read_uint8	xscale/picasso/v3_0/src/picasso_ide.c	/^cyg_hal_plf_ide_read_uint8(int ctlr, cyg_uint32 reg)$/;"	f
cyg_hal_plf_ide_read_uint8	xscale/uE250/v3_0/src/uE250_ide.c	/^cyg_hal_plf_ide_read_uint8(int ctlr, cyg_uint32 reg)$/;"	f
cyg_hal_plf_ide_write_control	xscale/picasso/v3_0/src/picasso_ide.c	/^cyg_hal_plf_ide_write_control(int ctlr, cyg_uint32 reg, cyg_uint8 val)$/;"	f
cyg_hal_plf_ide_write_control	xscale/uE250/v3_0/src/uE250_ide.c	/^cyg_hal_plf_ide_write_control(int ctlr, cyg_uint32 reg, cyg_uint8 val)$/;"	f
cyg_hal_plf_ide_write_uint16	xscale/picasso/v3_0/src/picasso_ide.c	/^cyg_hal_plf_ide_write_uint16(int ctlr, cyg_uint32 reg, cyg_uint16 val)$/;"	f
cyg_hal_plf_ide_write_uint16	xscale/uE250/v3_0/src/uE250_ide.c	/^cyg_hal_plf_ide_write_uint16(int ctlr, cyg_uint32 reg, cyg_uint16 val)$/;"	f
cyg_hal_plf_ide_write_uint8	xscale/picasso/v3_0/src/picasso_ide.c	/^cyg_hal_plf_ide_write_uint8(int ctlr, cyg_uint32 reg, cyg_uint8 val)$/;"	f
cyg_hal_plf_ide_write_uint8	xscale/uE250/v3_0/src/uE250_ide.c	/^cyg_hal_plf_ide_write_uint8(int ctlr, cyg_uint32 reg, cyg_uint8 val)$/;"	f
cyg_hal_plf_is_stopped_by_hardware	xscale/cores/v3_0/src/xscale_stub.c	/^int cyg_hal_plf_is_stopped_by_hardware(void **data_addr_p)$/;"	f
cyg_hal_plf_lcd_control	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^cyg_hal_plf_lcd_control (void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_lcd_getc	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^cyg_hal_plf_lcd_getc (void *__ch_data)$/;"	f
cyg_hal_plf_lcd_init	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^cyg_hal_plf_lcd_init (void)$/;"	f	file:
cyg_hal_plf_lcd_putc	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^cyg_hal_plf_lcd_putc (void *__ch_data, cyg_uint8 c)$/;"	f
cyg_hal_plf_lcd_read	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^cyg_hal_plf_lcd_read (void *__ch_data, cyg_uint8 * __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_lcd_write	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^cyg_hal_plf_lcd_write (void *__ch_data, const cyg_uint8 * __buf,$/;"	f	file:
cyg_hal_plf_pci_cfg_read_byte	xscale/iop310/v3_0/src/iop310_pci.c	/^cyg_uint8 cyg_hal_plf_pci_cfg_read_byte (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_read_byte	xscale/ixp425/v3_0/src/ixp425_pci.c	/^cyg_hal_plf_pci_cfg_read_byte (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_read_byte	xscale/picasso/v3_0/src/picasso_pci.c	/^cyg_hal_plf_pci_cfg_read_byte(cyg_uint32 bus, cyg_uint32 devfn, $/;"	f
cyg_hal_plf_pci_cfg_read_byte	xscale/uE250/v3_0/src/uE250_pci.c	/^cyg_hal_plf_pci_cfg_read_byte(cyg_uint32 bus, cyg_uint32 devfn, $/;"	f
cyg_hal_plf_pci_cfg_read_byte	xscale/verde/v3_0/src/verde_pci.c	/^cyg_hal_plf_pci_cfg_read_byte (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_read_dword	xscale/iop310/v3_0/src/iop310_pci.c	/^cyg_uint32 cyg_hal_plf_pci_cfg_read_dword (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_read_dword	xscale/ixp425/v3_0/src/ixp425_pci.c	/^cyg_hal_plf_pci_cfg_read_dword (cyg_uint32 bus, cyg_uint32 devfn, cyg_uint32 offset)$/;"	f
cyg_hal_plf_pci_cfg_read_dword	xscale/picasso/v3_0/src/picasso_pci.c	/^cyg_hal_plf_pci_cfg_read_dword(cyg_uint32 bus, cyg_uint32 devfn, $/;"	f
cyg_hal_plf_pci_cfg_read_dword	xscale/uE250/v3_0/src/uE250_pci.c	/^cyg_hal_plf_pci_cfg_read_dword(cyg_uint32 bus, cyg_uint32 devfn, $/;"	f
cyg_hal_plf_pci_cfg_read_dword	xscale/verde/v3_0/src/verde_pci.c	/^cyg_hal_plf_pci_cfg_read_dword (cyg_uint32 bus, cyg_uint32 devfn, cyg_uint32 offset)$/;"	f
cyg_hal_plf_pci_cfg_read_word	xscale/iop310/v3_0/src/iop310_pci.c	/^cyg_uint16 cyg_hal_plf_pci_cfg_read_word (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_read_word	xscale/ixp425/v3_0/src/ixp425_pci.c	/^cyg_hal_plf_pci_cfg_read_word (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_read_word	xscale/picasso/v3_0/src/picasso_pci.c	/^cyg_hal_plf_pci_cfg_read_word(cyg_uint32 bus, cyg_uint32 devfn, $/;"	f
cyg_hal_plf_pci_cfg_read_word	xscale/uE250/v3_0/src/uE250_pci.c	/^cyg_hal_plf_pci_cfg_read_word(cyg_uint32 bus, cyg_uint32 devfn, $/;"	f
cyg_hal_plf_pci_cfg_read_word	xscale/verde/v3_0/src/verde_pci.c	/^cyg_hal_plf_pci_cfg_read_word (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_byte	xscale/iop310/v3_0/src/iop310_pci.c	/^void cyg_hal_plf_pci_cfg_write_byte (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_byte	xscale/ixp425/v3_0/src/ixp425_pci.c	/^cyg_hal_plf_pci_cfg_write_byte (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_byte	xscale/picasso/v3_0/src/picasso_pci.c	/^cyg_hal_plf_pci_cfg_write_byte(cyg_uint32 bus, cyg_uint32 devfn, $/;"	f
cyg_hal_plf_pci_cfg_write_byte	xscale/uE250/v3_0/src/uE250_pci.c	/^cyg_hal_plf_pci_cfg_write_byte(cyg_uint32 bus, cyg_uint32 devfn, $/;"	f
cyg_hal_plf_pci_cfg_write_byte	xscale/verde/v3_0/src/verde_pci.c	/^cyg_hal_plf_pci_cfg_write_byte (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_dword	xscale/iop310/v3_0/src/iop310_pci.c	/^void cyg_hal_plf_pci_cfg_write_dword (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_dword	xscale/ixp425/v3_0/src/ixp425_pci.c	/^cyg_hal_plf_pci_cfg_write_dword (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_dword	xscale/picasso/v3_0/src/picasso_pci.c	/^cyg_hal_plf_pci_cfg_write_dword(cyg_uint32 bus, cyg_uint32 devfn, $/;"	f
cyg_hal_plf_pci_cfg_write_dword	xscale/uE250/v3_0/src/uE250_pci.c	/^cyg_hal_plf_pci_cfg_write_dword(cyg_uint32 bus, cyg_uint32 devfn, $/;"	f
cyg_hal_plf_pci_cfg_write_dword	xscale/verde/v3_0/src/verde_pci.c	/^cyg_hal_plf_pci_cfg_write_dword (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_word	xscale/iop310/v3_0/src/iop310_pci.c	/^void cyg_hal_plf_pci_cfg_write_word (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_word	xscale/ixp425/v3_0/src/ixp425_pci.c	/^cyg_hal_plf_pci_cfg_write_word (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_cfg_write_word	xscale/picasso/v3_0/src/picasso_pci.c	/^cyg_hal_plf_pci_cfg_write_word(cyg_uint32 bus, cyg_uint32 devfn, $/;"	f
cyg_hal_plf_pci_cfg_write_word	xscale/uE250/v3_0/src/uE250_pci.c	/^cyg_hal_plf_pci_cfg_write_word(cyg_uint32 bus, cyg_uint32 devfn, $/;"	f
cyg_hal_plf_pci_cfg_write_word	xscale/verde/v3_0/src/verde_pci.c	/^cyg_hal_plf_pci_cfg_write_word (cyg_uint32 bus,$/;"	f
cyg_hal_plf_pci_clear_idsel	xscale/picasso/v3_0/src/picasso_pci.c	/^cyg_hal_plf_pci_clear_idsel(void)$/;"	f	file:
cyg_hal_plf_pci_clear_idsel	xscale/uE250/v3_0/src/uE250_pci.c	/^cyg_hal_plf_pci_clear_idsel(void)$/;"	f	file:
cyg_hal_plf_pci_init	xscale/iop310/v3_0/src/iop310_pci.c	/^void cyg_hal_plf_pci_init(void)$/;"	f
cyg_hal_plf_pci_init	xscale/iq80321/v3_0/src/iq80321_pci.c	/^cyg_hal_plf_pci_init(void)$/;"	f
cyg_hal_plf_pci_init	xscale/ixp425/v3_0/src/ixp425_pci.c	/^cyg_hal_plf_pci_init(void)$/;"	f
cyg_hal_plf_pci_init	xscale/picasso/v3_0/src/picasso_pci.c	/^cyg_hal_plf_pci_init(void)$/;"	f
cyg_hal_plf_pci_init	xscale/uE250/v3_0/src/uE250_pci.c	/^cyg_hal_plf_pci_init(void)$/;"	f
cyg_hal_plf_pci_io_inb	xscale/ixp425/v3_0/src/ixp425_pci.c	/^cyg_hal_plf_pci_io_inb(cyg_uint32 offset)$/;"	f
cyg_hal_plf_pci_io_inl	xscale/ixp425/v3_0/src/ixp425_pci.c	/^cyg_hal_plf_pci_io_inl(cyg_uint32 offset)$/;"	f
cyg_hal_plf_pci_io_inw	xscale/ixp425/v3_0/src/ixp425_pci.c	/^cyg_hal_plf_pci_io_inw(cyg_uint32 offset)$/;"	f
cyg_hal_plf_pci_io_outb	xscale/ixp425/v3_0/src/ixp425_pci.c	/^cyg_hal_plf_pci_io_outb(cyg_uint32 offset, cyg_uint8 value)$/;"	f
cyg_hal_plf_pci_io_outl	xscale/ixp425/v3_0/src/ixp425_pci.c	/^cyg_hal_plf_pci_io_outl(cyg_uint32 offset, cyg_uint32 value)$/;"	f
cyg_hal_plf_pci_io_outw	xscale/ixp425/v3_0/src/ixp425_pci.c	/^cyg_hal_plf_pci_io_outw(cyg_uint32 offset, cyg_uint16 value)$/;"	f
cyg_hal_plf_pci_select_idsel	xscale/picasso/v3_0/src/picasso_pci.c	/^cyg_hal_plf_pci_select_idsel(cyg_uint32 dev)$/;"	f
cyg_hal_plf_pci_select_idsel	xscale/uE250/v3_0/src/uE250_pci.c	/^cyg_hal_plf_pci_select_idsel(cyg_uint32 dev)$/;"	f
cyg_hal_plf_pci_translate_interrupt	xscale/grg/v3_0/src/grg_pci.c	/^cyg_hal_plf_pci_translate_interrupt(cyg_uint32 bus, cyg_uint32 devfn,$/;"	f
cyg_hal_plf_pci_translate_interrupt	xscale/ixdp425/v3_0/src/ixdp425_pci.c	/^cyg_hal_plf_pci_translate_interrupt(cyg_uint32 bus, cyg_uint32 devfn,$/;"	f
cyg_hal_plf_pci_translate_interrupt	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	/^cyg_hal_plf_pci_translate_interrupt(cyg_uint32 bus, cyg_uint32 devfn,$/;"	f
cyg_hal_plf_serial_control	aeb/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	aim711/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	arm9/aaed2000/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	arm9/excalibur/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	arm9/innovator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	arm9/smdk2410/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	at91/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	cma230/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	e7t/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	ebsa285/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	edb7xxx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	gps4020/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	integrator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	lpc24xx/var/v3_0/src/hal_diag.c	/^static int cyg_hal_plf_serial_control(void *__ch_data, $/;"	f	file:
cyg_hal_plf_serial_control	lpc2xxx/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	mac7100/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	pid/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	sa11x0/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	snds/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	xscale/iop310/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	xscale/iq80321/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	xscale/ixp425/v3_0/src/ixp425_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_control	xscale/pxa2x0/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_dbg_control	at91/var/v3_0/src/hal_diag_dbg.c	/^cyg_hal_plf_serial_dbg_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
cyg_hal_plf_serial_dbg_getc	at91/var/v3_0/src/hal_diag_dbg.c	/^cyg_hal_plf_serial_dbg_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_dbg_getc_nonblock	at91/var/v3_0/src/hal_diag_dbg.c	/^cyg_hal_plf_serial_dbg_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_dbg_getc_timeout	at91/var/v3_0/src/hal_diag_dbg.c	/^cyg_hal_plf_serial_dbg_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_dbg_init_channel	at91/var/v3_0/src/hal_diag_dbg.c	/^cyg_hal_plf_serial_dbg_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_dbg_isr	at91/var/v3_0/src/hal_diag_dbg.c	/^cyg_hal_plf_serial_dbg_isr(void *__ch_data, int* __ctrlc,$/;"	f	file:
cyg_hal_plf_serial_dbg_putc	at91/var/v3_0/src/hal_diag_dbg.c	/^cyg_hal_plf_serial_dbg_putc(void* __ch_data, char c)$/;"	f
cyg_hal_plf_serial_dbg_read	at91/var/v3_0/src/hal_diag_dbg.c	/^cyg_hal_plf_serial_dbg_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_dbg_write	at91/var/v3_0/src/hal_diag_dbg.c	/^cyg_hal_plf_serial_dbg_write(void* __ch_data, const cyg_uint8* __buf,$/;"	f	file:
cyg_hal_plf_serial_getc	aeb/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	aim711/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	arm9/aaed2000/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	arm9/excalibur/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	arm9/innovator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	arm9/smdk2410/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	at91/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	cma230/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	e7t/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	ebsa285/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	edb7xxx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	gps4020/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	integrator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	lpc24xx/var/v3_0/src/hal_diag.c	/^cyg_uint8 cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	lpc2xxx/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	mac7100/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	pid/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	sa11x0/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	snds/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	xscale/iop310/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	xscale/iq80321/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	xscale/ixp425/v3_0/src/ixp425_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f
cyg_hal_plf_serial_getc	xscale/pxa2x0/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	aeb/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	aim711/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	arm9/aaed2000/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	arm9/excalibur/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	arm9/innovator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	arm9/smdk2410/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	at91/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	cma230/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	e7t/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	ebsa285/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	edb7xxx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	gps4020/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void *__ch_data, cyg_uint8 *ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	integrator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	lpc24xx/var/v3_0/src/hal_diag.c	/^static cyg_bool cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	lpc2xxx/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	mac7100/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* p_ch_in)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	pid/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	sa11x0/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	snds/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	xscale/iop310/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	xscale/iq80321/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	xscale/ixp425/v3_0/src/ixp425_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_nonblock	xscale/pxa2x0/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
cyg_hal_plf_serial_getc_timeout	aeb/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	aim711/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	arm9/aaed2000/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	arm9/excalibur/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	arm9/innovator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	arm9/smdk2410/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	at91/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	cma230/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	e7t/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	ebsa285/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	edb7xxx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	gps4020/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	integrator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	lpc24xx/var/v3_0/src/hal_diag.c	/^cyg_bool cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	lpc2xxx/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	mac7100/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* p_ch_in)$/;"	f
cyg_hal_plf_serial_getc_timeout	pid/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	sa11x0/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	snds/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	xscale/iop310/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	xscale/iq80321/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	xscale/ixp425/v3_0/src/ixp425_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_getc_timeout	xscale/pxa2x0/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f
cyg_hal_plf_serial_init	aeb/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	aim711/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	arm9/aaed2000/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	arm9/excalibur/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	arm9/innovator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	arm9/smdk2410/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	at91/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	at91/var/v3_0/src/hal_diag_dbg.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	cma230/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	e7t/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	ebsa285/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	edb7xxx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	gps4020/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	integrator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	lpc24xx/var/v3_0/src/hal_diag.c	/^void cyg_hal_plf_serial_init(void)$/;"	f
cyg_hal_plf_serial_init	lpc2xxx/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f
cyg_hal_plf_serial_init	mac7100/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	pid/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	sa11x0/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	snds/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	xscale/iop310/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	xscale/iq80321/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init	xscale/pxa2x0/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init(void)$/;"	f	file:
cyg_hal_plf_serial_init_channel	aeb/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	aim711/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	arm9/aaed2000/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	arm9/excalibur/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	arm9/innovator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	arm9/smdk2410/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	at91/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	e7t/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	edb7xxx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init_channel(channel_data_t* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	gps4020/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	integrator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	lpc24xx/var/v3_0/src/hal_diag.c	/^static void cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	lpc2xxx/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	mac7100/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	pid/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	snds/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	xscale/iq80321/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_init_channel	xscale/ixp425/v3_0/src/ixp425_diag.c	/^cyg_hal_plf_serial_init_channel(void* __ch_data)$/;"	f	file:
cyg_hal_plf_serial_isr	aeb/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	aim711/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	arm9/aaed2000/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	arm9/excalibur/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	arm9/innovator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	arm9/smdk2410/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	at91/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	cma230/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	e7t/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	ebsa285/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	edb7xxx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	gps4020/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	integrator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	lpc24xx/var/v3_0/src/hal_diag.c	/^static int cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	lpc2xxx/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	mac7100/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	pid/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	sa11x0/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	snds/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	xscale/iop310/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	xscale/iq80321/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	xscale/ixp425/v3_0/src/ixp425_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_isr	xscale/pxa2x0/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
cyg_hal_plf_serial_putc	aeb/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	aim711/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	arm9/aaed2000/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	arm9/excalibur/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	arm9/innovator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	arm9/smdk2410/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void* __ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	at91/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	cma230/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void* __ch_data, cyg_uint8 c)$/;"	f
cyg_hal_plf_serial_putc	e7t/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	ebsa285/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	edb7xxx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	gps4020/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	integrator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	lpc24xx/var/v3_0/src/hal_diag.c	/^void cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	lpc2xxx/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	mac7100/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void* __ch_data, char ch_out)$/;"	f
cyg_hal_plf_serial_putc	pid/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	sa11x0/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	snds/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	xscale/iop310/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void* __ch_data, cyg_uint8 c)$/;"	f
cyg_hal_plf_serial_putc	xscale/iq80321/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	xscale/ixp425/v3_0/src/ixp425_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f
cyg_hal_plf_serial_putc	xscale/pxa2x0/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_putc(void *__ch_data, char c)$/;"	f	file:
cyg_hal_plf_serial_read	aeb/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	aim711/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	arm9/aaed2000/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	arm9/excalibur/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	arm9/innovator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	arm9/smdk2410/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	at91/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	cma230/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	e7t/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	ebsa285/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	edb7xxx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	gps4020/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	integrator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	lpc24xx/var/v3_0/src/hal_diag.c	/^static void cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_read	lpc2xxx/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	mac7100/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	pid/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	sa11x0/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	snds/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	xscale/iop310/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	xscale/iq80321/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	xscale/ixp425/v3_0/src/ixp425_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_read	xscale/pxa2x0/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
cyg_hal_plf_serial_write	aeb/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	aim711/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	arm9/aaed2000/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	arm9/excalibur/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	arm9/innovator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	arm9/smdk2410/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	at91/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	cma230/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	e7t/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	ebsa285/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	edb7xxx/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	gps4020/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	integrator/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	lpc24xx/var/v3_0/src/hal_diag.c	/^static void cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	lpc2xxx/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	mac7100/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	pid/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	sa11x0/var/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	snds/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	xscale/iop310/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	xscale/iq80321/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	xscale/ixp425/v3_0/src/ixp425_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_serial_write	xscale/pxa2x0/v3_0/src/hal_diag.c	/^cyg_hal_plf_serial_write(void* __ch_data, const cyg_uint8* __buf, $/;"	f	file:
cyg_hal_plf_wait_for_bios	xscale/iq80321/v3_0/src/iq80321_pci.c	/^cyg_hal_plf_wait_for_bios(void)$/;"	f
cyg_hal_report_abort_data	arch/v3_0/src/hal_misc.c	/^void cyg_hal_report_abort_data(HAL_SavedRegisters *frame)$/;"	f
cyg_hal_report_abort_prefetch	arch/v3_0/src/hal_misc.c	/^void cyg_hal_report_abort_prefetch(HAL_SavedRegisters *frame)$/;"	f
cyg_hal_report_exception_handler_returned	arch/v3_0/src/hal_misc.c	/^void cyg_hal_report_exception_handler_returned(HAL_SavedRegisters *frame)$/;"	f
cyg_hal_report_software_interrupt	arch/v3_0/src/hal_misc.c	/^void cyg_hal_report_software_interrupt(HAL_SavedRegisters *frame)$/;"	f
cyg_hal_report_undefined_instruction	arch/v3_0/src/hal_misc.c	/^void cyg_hal_report_undefined_instruction(HAL_SavedRegisters *frame)$/;"	f
cyg_hal_stop_constructors	arch/v3_0/src/hal_misc.c	/^cyg_bool cyg_hal_stop_constructors;$/;"	v
cyg_interrupt_stack	arch/v3_0/src/vectors.S	/^cyg_interrupt_stack:$/;"	l
cyg_interrupt_stack_base	arch/v3_0/src/vectors.S	/^cyg_interrupt_stack_base:$/;"	l
cyg_package_start	integrator/v3_0/src/flash.c	/^cyg_package_start( void )$/;"	f
cyg_package_start	integrator/v3_0/src/prog_flash.c	/^cyg_package_start( void )$/;"	f
cyg_package_start	pid/v3_0/src/flash.c	/^cyg_package_start( void )$/;"	f
cyg_package_start	pid/v3_0/src/prog_flash.c	/^cyg_package_start( void )$/;"	f
cyg_pci_window_real_base	sa11x0/nano/v3_0/src/nano_misc.c	/^cyg_uint32 cyg_pci_window_real_base = 0;$/;"	v
cyg_pci_window_real_base	xscale/iq80321/v3_0/src/iq80321_misc.c	/^cyg_uint32 cyg_pci_window_real_base = 0;$/;"	v
cyg_plf_pci_init	integrator/v3_0/src/integrator_misc.c	/^__externC void cyg_plf_pci_init(void)$/;"	f
cyg_start	aeb/v3_0/src/gdb_module.c	/^void cyg_start (void)$/;"	f
cyg_start	ebsa285/v3_0/tests/sdram0.cxx	/^cyg_start( void )$/;"	f
cyg_start	edb7xxx/v3_0/misc/i2s_audio_test.c	/^cyg_start( void )$/;"	f
cyg_start	edb7xxx/v3_0/misc/kbd_test.c	/^cyg_start( void )$/;"	f
cyg_start	edb7xxx/v3_0/misc/lcd_test.c	/^cyg_start( void )$/;"	f
cyg_start	edb7xxx/v3_0/misc/panel_test.c	/^cyg_start( void )$/;"	f
cyg_start	edb7xxx/v3_0/misc/prog_flash.c	/^cyg_start( void )$/;"	f
cyg_start	edb7xxx/v3_0/tests/dram_test.c	/^cyg_start( void )$/;"	f
cyg_start	lpc24xx/ea2468/v3_0/tests/i2c_eeprom.c	/^cyg_start( void )$/;"	f
cyg_start	lpc24xx/ea2468/v3_0/tests/i2c_eeprom.c	/^cyg_start(void)$/;"	f
cyg_start	lpc2xxx/var/v3_0/tests/iap_test.c	/^cyg_start (void)$/;"	f
cyg_start	sa11x0/assabet/v3_0/misc/lcd_test.c	/^cyg_start( void )$/;"	f
cyg_start	sa11x0/cerfpda/v3_0/misc/lcd_test.c	/^cyg_start( void )$/;"	f
cyg_test_exit	edb7xxx/v3_0/misc/i2s_audio_test.c	/^cyg_test_exit(void)$/;"	f	file:
cyg_test_exit	edb7xxx/v3_0/misc/kbd_test.c	/^cyg_test_exit(void)$/;"	f	file:
cyg_test_exit	edb7xxx/v3_0/misc/lcd_test.c	/^cyg_test_exit(void)$/;"	f	file:
cyg_test_exit	edb7xxx/v3_0/misc/panel_test.c	/^cyg_test_exit(void)$/;"	f	file:
cyg_test_exit	edb7xxx/v3_0/misc/prog_flash.c	/^cyg_test_exit(void)$/;"	f	file:
cyg_test_exit	sa11x0/assabet/v3_0/misc/lcd_test.c	/^cyg_test_exit(void)$/;"	f	file:
cyg_test_exit	sa11x0/cerfpda/v3_0/misc/lcd_test.c	/^cyg_test_exit(void)$/;"	f	file:
cyg_user_start	sa11x0/var/v3_0/tests/mmap_test.c	/^cyg_user_start( void )$/;"	f
cygarc_physical_address	xscale/iq80321/v3_0/include/plf_io.h	/^static inline unsigned cygarc_physical_address(unsigned va)$/;"	f
cygarc_physical_address	xscale/picasso/v3_0/include/plf_io.h	/^static inline unsigned cygarc_physical_address(unsigned va)$/;"	f
cygarc_physical_address	xscale/uE250/v3_0/include/plf_io.h	/^static inline unsigned cygarc_physical_address(unsigned va)$/;"	f
cygarc_virtual_address	xscale/iq80321/v3_0/include/plf_io.h	/^static inline unsigned cygarc_virtual_address(unsigned pa)$/;"	f
cygarc_virtual_address	xscale/picasso/v3_0/include/plf_io.h	/^static inline unsigned cygarc_virtual_address(unsigned pa)$/;"	f
cygarc_virtual_address	xscale/uE250/v3_0/include/plf_io.h	/^static inline unsigned cygarc_virtual_address(unsigned pa)$/;"	f
cyghal_get_npe_esa	xscale/ixdp425/v3_0/src/ixdp425_misc.c	/^cyghal_get_npe_esa(int port, cyg_uint8 *buf)$/;"	f
cyghal_get_npe_esa	xscale/prpmc1100/v3_0/src/prpmc1100_misc.c	/^cyghal_get_npe_esa(int port, cyg_uint8 *buf)$/;"	f
d	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  d[HAL_NUM_THREAD_CONTEXT_REGS] ;  \/\/ Data regs (r0..r10)$/;"	m	struct:__anon2
d	xscale/cores/v3_0/include/hal_mm.h	/^.macro FL_SECTION_ENTRY base,x,ap,p,d,c,b$/;"	v
d	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	.macro FL_SECTION_ENTRY base,x,ap,p,d,c,b$/;"	v
data	edb7xxx/v3_0/src/hal_diag.c	/^    } data;$/;"	m	struct:edb_serial	typeref:union:edb_serial::__anon48	file:
data	lpc2xxx/var/v3_0/tests/iap_test.c	/^static cyg_uint32 data[2];$/;"	v	file:
data	sa11x0/ipaq/v3_0/include/atmel_support.h	/^    unsigned char data[ATMEL_PKT_LEN];$/;"	m	struct:_atmel_pkt
data	xscale/iq80310/v3_0/src/diag/ether_test.h	/^    	UINT32 data : 16;	\/* data to write or data read *\/$/;"	m	struct:__anon12::__anon13
data	xscale/picasso/v3_0/src/vga_support.c	/^        unsigned short data;$/;"	m	struct:VGA_ctlr::ADV471	file:
data	xscale/uE250/v3_0/src/vga_support.c	/^        unsigned short data;$/;"	m	struct:VGA_ctlr::ADV471	file:
data_register	ebsa285/v3_0/src/hal_diag.c	/^  volatile cyg_uint32 data_register;$/;"	m	struct:ebsa_serial	file:
dbuf	integrator/v3_0/src/flash.c	/^char dbuf[256];$/;"	v
dbuf	pid/v3_0/src/flash.c	/^char dbuf[256];$/;"	v
dec2hex	xscale/iq80310/v3_0/src/diag/io_utils.c	/^char dec2hex(char dec)$/;"	f
decIn	xscale/iq80310/v3_0/src/diag/io_utils.c	/^long decIn(void)$/;"	f
decIn	xscale/iq80321/v3_0/src/diag/io_utils.c	/^decIn(void)$/;"	f
decay_test	edb7xxx/v3_0/tests/dram_test.c	/^decay_test(cyg_uint32 start, cyg_uint32 end)$/;"	f	file:
decay_time	edb7xxx/v3_0/tests/dram_test.c	/^int decay_time[] = { 50, 100, 200, 500, 1000 };$/;"	v
delay_max1000_us	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^static void delay_max1000_us(cyg_uint32 usecs)$/;"	f	file:
delay_ms	xscale/iq80310/v3_0/src/diag/external_timer.c	/^void delay_ms(int num_ms)$/;"	f
destAddr	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT8	destAddr[6];	\/* destination hardware address *\/$/;"	m	struct:cmdBlock::__anon21
destAddr	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT8	destAddr[6];	\/* destination address *\/$/;"	m	struct:rfd
devaddr	aim711/v3_0/include/plf_io.h	/^    cyg_uint8   devaddr;$/;"	m	struct:hal_ks32c_i2c_msg_s
device	xscale/iq80310/v3_0/src/diag/interrupts.c	/^	int		device;$/;"	m	struct:__anon34	file:
device	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^    int		device;$/;"	m	struct:__anon33	file:
device_code	edb7xxx/v3_0/misc/prog_flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
device_code	integrator/v3_0/src/flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
device_code	integrator/v3_0/src/prog_flash.c	/^int manuf_code, device_code;$/;"	v
device_code	pid/v3_0/src/flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
device_code	pid/v3_0/src/prog_flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
device_id	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  device_id;$/;"	m	struct:__anon27
device_id	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  device_id;$/;"	m	struct:__anon28
device_id	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^	UINT32 device_id;$/;"	m	struct:__anon24	file:
device_number	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  int	device_number;  \/* Device number on bus *\/$/;"	m	struct:__anon30
device_number	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  int	device_number;  \/* Device number on bus *\/$/;"	m	struct:__anon31
devno	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^	UINT32 devno;$/;"	m	struct:__anon24	file:
diag_bp	aeb/v3_0/src/hal_diag.c	/^static int diag_bp = 0;$/;"	v	file:
diag_bp	cma230/v3_0/src/hal_diag.c	/^static int diag_bp = 0;$/;"	v	file:
diag_bp	ebsa285/v3_0/src/hal_diag.c	/^static int diag_bp = 0;$/;"	v	file:
diag_bp	edb7xxx/v3_0/src/hal_diag.c	/^static int diag_bp = 0;$/;"	v	file:
diag_bp	pid/v3_0/src/hal_diag.c	/^static int diag_bp = 0;$/;"	v	file:
diag_bp	sa11x0/var/v3_0/src/hal_diag.c	/^static int diag_bp = 0;$/;"	v	file:
diag_buffer	aeb/v3_0/src/hal_diag.c	/^static char diag_buffer[DIAG_BUFSIZE];$/;"	v	file:
diag_buffer	cma230/v3_0/src/hal_diag.c	/^static char diag_buffer[DIAG_BUFSIZE];$/;"	v	file:
diag_buffer	ebsa285/v3_0/src/hal_diag.c	/^static char diag_buffer[DIAG_BUFSIZE];$/;"	v	file:
diag_buffer	edb7xxx/v3_0/src/hal_diag.c	/^static char diag_buffer[DIAG_BUFSIZE];$/;"	v	file:
diag_buffer	pid/v3_0/src/hal_diag.c	/^static char diag_buffer[DIAG_BUFSIZE];$/;"	v	file:
diag_buffer	sa11x0/var/v3_0/src/hal_diag.c	/^static char diag_buffer[DIAG_BUFSIZE];$/;"	v	file:
diag_hex2dec	xscale/iq80321/v3_0/src/diag/io_utils.c	/^diag_hex2dec(char hex)$/;"	f
diag_ishex	xscale/iq80321/v3_0/src/diag/io_utils.c	/^diag_ishex(char theChar)$/;"	f
diag_wait	xscale/iq80321/v3_0/src/diag/xscale_test.c	/^diag_wait(void)$/;"	f
diagnTest	xscale/iq80310/v3_0/src/diag/ether_test.h	/^			UINT32	diagnTest : 1;$/;"	m	struct:selfTest::__anon10::__anon11
diagnose	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	} diagnose;$/;"	m	union:cmdBlock	typeref:struct:cmdBlock::__anon23
disable_external_interrupt	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int disable_external_interrupt(int int_id)$/;"	f
disable_uart_ints	xscale/iq80310/v3_0/src/diag/cycduart.c	/^static void disable_uart_ints (void)$/;"	f	file:
display_out	xscale/iq80310/v3_0/src/diag/flash.c	/^void display_out (int msb_flag, unsigned char val)$/;"	f
display_readb	xscale/picasso/v3_0/include/plx.h	66;"	d
display_readb	xscale/uE250/v3_0/include/plx.h	66;"	d
display_readl	xscale/picasso/v3_0/include/plx.h	68;"	d
display_readl	xscale/uE250/v3_0/include/plx.h	68;"	d
display_readw	xscale/picasso/v3_0/include/plx.h	67;"	d
display_readw	xscale/uE250/v3_0/include/plx.h	67;"	d
display_val	xscale/iq80310/v3_0/src/diag/flash.c	/^void display_val (int number)$/;"	f
display_writeb	xscale/picasso/v3_0/include/plx.h	69;"	d
display_writeb	xscale/uE250/v3_0/include/plx.h	69;"	d
display_writel	xscale/picasso/v3_0/include/plx.h	71;"	d
display_writel	xscale/uE250/v3_0/include/plx.h	71;"	d
display_writew	xscale/picasso/v3_0/include/plx.h	70;"	d
display_writew	xscale/uE250/v3_0/include/plx.h	70;"	d
dmaOverrun	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	dmaOverrun : 1;	\/* DMA overrun (couldn't get local bus) *\/$/;"	m	struct:rfd
do_DRAM_refresh	edb7xxx/v3_0/src/edb7xxx_misc.c	/^do_DRAM_refresh(void)$/;"	f	file:
do_echo	lpc2xxx/olpch2294/v3_0/src/redboot_cmds.c	/^do_echo (int argc, char *argv[])$/;"	f	file:
do_echo	lpc2xxx/olpcl2294/v3_0/src/redboot_cmds.c	/^do_echo (int argc, char *argv[])$/;"	f	file:
do_eeprom_read	aim711/v3_0/src/redboot_eeprom.c	/^do_eeprom_read(int argc, char *argv[])$/;"	f	file:
do_eeprom_write	aim711/v3_0/src/redboot_eeprom.c	/^do_eeprom_write(int argc, char *argv[])$/;"	f	file:
do_egpio	sa11x0/ipaq/v3_0/src/redboot_cmds.c	/^do_egpio(int argc,char *argv[]) {$/;"	f	file:
do_exec	arch/v3_0/src/redboot_linux_exec.c	/^do_exec(int argc, char *argv[])$/;"	f	file:
do_gpio	sa11x0/ipaq/v3_0/src/redboot_cmds.c	/^do_gpio(int argc,char *argv[]) {$/;"	f	file:
do_hdwr_diag	xscale/iq80310/v3_0/src/diag/diag.c	/^void do_hdwr_diag(int arg, char *argv[])$/;"	f
do_hdwr_diag	xscale/iq80321/v3_0/src/diag/diag.c	/^void do_hdwr_diag(int arg, char *argv[])$/;"	f
do_lcd	lpc2xxx/olpce2294/v3_0/src/redboot_cmds.c	/^do_lcd (int argc, char *argv[])$/;"	f	file:
do_lcd	lpc2xxx/olpce2294/v3_0/src/redboot_cmds.c	/^static cmd_fun do_lcd;$/;"	v	file:
do_led	lpc2xxx/olpch2294/v3_0/src/redboot_cmds.c	/^do_led (int argc, char *argv[])$/;"	f	file:
do_led	lpc2xxx/olpcl2294/v3_0/src/redboot_cmds.c	/^do_led (int argc, char *argv[])$/;"	f	file:
do_mem	sa11x0/ipaq/v3_0/src/redboot_cmds.c	/^do_mem(int argc, char *argv[]) {$/;"	f	file:
do_physaddr	sa11x0/ipaq/v3_0/src/redboot_cmds.c	/^do_physaddr(int argc, char *argv[]) {$/;"	f	file:
do_set_npe_mac	xscale/ixdp425/v3_0/src/ixdp425_misc.c	/^do_set_npe_mac(int argc, char *argv[])$/;"	f	file:
do_set_npe_mac	xscale/prpmc1100/v3_0/src/prpmc1100_misc.c	/^do_set_npe_mac(int argc, char *argv[])$/;"	f	file:
domain	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int domain : 4;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
domain	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int domain : 4;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
domain	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int domain : 4;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
domain	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int domain : 4;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
domain	arm9/innovator/v3_0/src/innovator_misc.c	/^    int domain : 4;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
domain	arm9/innovator/v3_0/src/innovator_misc.c	/^    int domain : 4;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
domain	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int domain : 4;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
domain	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int domain : 4;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
domain	ebsa285/v3_0/include/hal_ebsa285.h	/^    int domain : 4;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE
domain	ebsa285/v3_0/include/hal_ebsa285.h	/^    int domain : 4;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
domain	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int domain : 4;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE
domain	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int domain : 4;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
download	gps4020/v3_0/support/download/download.py	/^def download(readline):$/;"	f
download	gps4020/v3_0/support/download/download_bin.py	/^def download(read):$/;"	f
download_bitstream	xscale/picasso/v3_0/src/xilinx-load.c	/^download_bitstream(char *title, _bitfile_fun *_bitfile, _download_fun *_download)$/;"	f	file:
download_bitstream	xscale/uE250/v3_0/src/xilinx-load.c	/^download_bitstream(char *title, _bitfile_fun *_bitfile, _download_fun *_download)$/;"	f	file:
dram_delay_loop	edb7xxx/v3_0/src/edb7xxx_misc.c	/^dram_delay_loop(void)$/;"	f
dram_exercise	edb7xxx/v3_0/tests/dram_test.c	/^dram_exercise(cyg_addrword_t p)$/;"	f	file:
dram_size	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^unsigned long dram_size; \/* global storing the size of DRAM *\/	$/;"	v
driver_fd	ebsa285/v3_0/support/linux/safl_util/sa_flash.c	/^int  driver_fd;$/;"	v
duart_already_init	xscale/iq80310/v3_0/src/diag/cycduart.c	/^static int duart_already_init = FALSE;$/;"	v	file:
duart_initialize	xscale/iq80310/v3_0/src/diag/cycduart.c	/^void duart_initialize(void)$/;"	f
dump	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	} dump;$/;"	m	union:cmdBlock	typeref:struct:cmdBlock::__anon22
dumpMem	xscale/iq80310/v3_0/src/diag/memtest.c	/^void dumpMem ($/;"	f
dumpMem	xscale/iq80321/v3_0/src/diag/memtest.c	/^dumpMem (CYG_ADDRWORD badAddr)$/;"	f
dump_frame	arch/v3_0/src/hal_misc.c	/^dump_frame(unsigned char *frame)$/;"	f
e7t_abort_isr	e7t/v3_0/src/e7t_misc.c	/^e7t_abort_isr(cyg_vector_t vector, cyg_addrword_t data, HAL_SavedRegisters *regs)$/;"	f	file:
e7t_ser_channels	e7t/v3_0/src/hal_diag.c	/^static channel_data_t e7t_ser_channels[2] = {$/;"	v	file:
ea2468_i2c0_init	lpc24xx/ea2468/v3_0/src/platform_i2c.c	/^static void ea2468_i2c0_init(struct cyg_i2c_bus* bus)$/;"	f	file:
ebsa285_program_new_stack	ebsa285/v3_0/src/ebsa285_misc.c	/^void ebsa285_program_new_stack(void *func)$/;"	f
ebsa_serial	ebsa285/v3_0/src/hal_diag.c	/^struct ebsa_serial {$/;"	s	file:
ecc_error_reported	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int ecc_error_reported = FALSE;$/;"	v
edb_ser_channel	edb7xxx/v3_0/src/hal_diag.c	/^static channel_data_t edb_ser_channel = {$/;"	v	file:
edb_ser_channels	edb7xxx/v3_0/src/hal_diag.c	/^static channel_data_t edb_ser_channels[2] = {$/;"	v	file:
edb_serial	edb7xxx/v3_0/src/hal_diag.c	/^struct edb_serial {$/;"	s	file:
ee_clock_down	xscale/iq80321/v3_0/src/diag/i82544.c	/^ee_clock_down( int ioaddr )$/;"	f	file:
ee_clock_up	xscale/iq80321/v3_0/src/diag/i82544.c	/^ee_clock_up( int ioaddr )$/;"	f	file:
ee_deselect	xscale/iq80321/v3_0/src/diag/i82544.c	/^ee_deselect( int ioaddr )$/;"	f	file:
ee_read_data_bit	xscale/iq80321/v3_0/src/diag/i82544.c	/^ee_read_data_bit( int ioaddr )$/;"	f	file:
ee_select	xscale/iq80321/v3_0/src/diag/i82544.c	/^ee_select( int ioaddr )$/;"	f	file:
ee_write_data_bit	xscale/iq80321/v3_0/src/diag/i82544.c	/^ee_write_data_bit( int ioaddr, int databit )$/;"	f	file:
eeprom_defaults	xscale/iq80321/v3_0/src/diag/i82544.c	/^static cyg_uint16 eeprom_defaults[] = {$/;"	v	file:
eeprom_delay	xscale/iq80310/v3_0/src/diag/i557_eep.c	/^void eeprom_delay (int nsec)$/;"	f
eeprom_get_word	xscale/iq80310/v3_0/src/diag/i557_eep.c	/^static int eeprom_get_word (unsigned long pci_base,$/;"	f	file:
eeprom_getb	xscale/ixdp425/v3_0/src/ixdp425_misc.c	/^eeprom_getb(int more)$/;"	f	file:
eeprom_getb	xscale/prpmc1100/v3_0/src/prpmc1100_misc.c	/^eeprom_getb(int more)$/;"	f	file:
eeprom_prog_first	xscale/iq80310/v3_0/src/diag/flash.c	/^ADDR eeprom_prog_first, eeprom_prog_last;$/;"	v
eeprom_prog_last	xscale/iq80310/v3_0/src/diag/flash.c	/^ADDR eeprom_prog_first, eeprom_prog_last;$/;"	v
eeprom_put_word	xscale/iq80310/v3_0/src/diag/i557_eep.c	/^static int eeprom_put_word (unsigned long pci_base,$/;"	f	file:
eeprom_putb	xscale/ixdp425/v3_0/src/ixdp425_misc.c	/^eeprom_putb(cyg_uint8 b)$/;"	f	file:
eeprom_putb	xscale/prpmc1100/v3_0/src/prpmc1100_misc.c	/^eeprom_putb(cyg_uint8 b)$/;"	f	file:
eeprom_read	xscale/iq80310/v3_0/src/diag/i557_eep.c	/^int eeprom_read (unsigned long pci_base,\/* PCI Base address *\/$/;"	f
eeprom_read	xscale/ixdp425/v3_0/src/ixdp425_misc.c	/^eeprom_read(int addr, cyg_uint8 *buf, int nbytes)$/;"	f	file:
eeprom_read	xscale/prpmc1100/v3_0/src/prpmc1100_misc.c	/^eeprom_read(int addr, cyg_uint8 *buf, int nbytes)$/;"	f	file:
eeprom_send_addr	xscale/iq80310/v3_0/src/diag/i557_eep.c	/^static int eeprom_send_addr (unsigned long pci_base,$/;"	f	file:
eeprom_send_start	xscale/iq80310/v3_0/src/diag/i557_eep.c	/^static int eeprom_send_start (unsigned long pci_base, int command)$/;"	f	file:
eeprom_size	xscale/iq80310/v3_0/src/diag/flash.c	/^unsigned long eeprom_size;$/;"	v
eeprom_start	xscale/ixdp425/v3_0/src/ixdp425_misc.c	/^eeprom_start(cyg_uint8 b)$/;"	f	file:
eeprom_start	xscale/prpmc1100/v3_0/src/prpmc1100_misc.c	/^eeprom_start(cyg_uint8 b)$/;"	f	file:
eeprom_stop	xscale/ixdp425/v3_0/src/ixdp425_misc.c	/^eeprom_stop(void)$/;"	f	file:
eeprom_stop	xscale/prpmc1100/v3_0/src/prpmc1100_misc.c	/^eeprom_stop(void)$/;"	f	file:
eeprom_write	xscale/iq80310/v3_0/src/diag/i557_eep.c	/^int eeprom_write (unsigned long pci_base,\/* PCI Base address *\/$/;"	f
eeprom_write	xscale/ixdp425/v3_0/src/ixdp425_misc.c	/^eeprom_write(int addr, cyg_uint8 val)$/;"	f	file:
eeprom_write	xscale/prpmc1100/v3_0/src/prpmc1100_misc.c	/^eeprom_write(int addr, cyg_uint8 val)$/;"	f	file:
eeprom_write_disable	xscale/iq80310/v3_0/src/diag/i557_eep.c	/^int eeprom_write_disable (unsigned long pci_base)$/;"	f
eeprom_write_enable	xscale/iq80310/v3_0/src/diag/i557_eep.c	/^int eeprom_write_enable (unsigned long pci_base)$/;"	f
el	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	el : 1;		\/* 1 = last cmdBlock in list *\/$/;"	m	struct:cmdBlock::__anon17
el	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	el : 1;		\/* 1 = last cmdBlock in list *\/$/;"	m	struct:cmdBlock::__anon18
el	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	el : 1;		\/* 1 = last cmdBlock in list *\/$/;"	m	struct:cmdBlock::__anon19
el	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	el : 1;		\/* 1 = last cmdBlock in list *\/$/;"	m	struct:cmdBlock::__anon20
el	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	el : 1;		\/* 1 = last cmdBlock in list *\/$/;"	m	struct:cmdBlock::__anon21
el	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	el : 1;		\/* 1 = last cmdBlock in list *\/$/;"	m	struct:cmdBlock::__anon22
el	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	el : 1;		\/* 1 = last cmdBlock in list *\/$/;"	m	struct:cmdBlock::__anon23
el	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	el : 1;		\/* 1 = last cmdBlock in list *\/$/;"	m	struct:rfd
enable	gps4020/v3_0/include/gps4020.h	/^    unsigned long enable;     \/\/ 1=>enable$/;"	m	struct:_gps4020_intc
enable	xscale/picasso/v3_0/src/vga_support.c	/^    unsigned char  enable;$/;"	m	struct:VGA_ctlr	file:
enable	xscale/uE250/v3_0/src/vga_support.c	/^    unsigned char  enable;$/;"	m	struct:VGA_ctlr	file:
enable_FIQ	edb7xxx/v3_0/src/edb7xxx_misc.c	/^enable_FIQ(void)$/;"	f	file:
enable_external_interrupt	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int enable_external_interrupt(int int_id)$/;"	f
enetAddr	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT8	enetAddr[6];	\/* hardware ethernet address *\/$/;"	m	struct:cmdBlock::__anon18
enet_setup	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^static void enet_setup (MENU_ARG arg)$/;"	f	file:
enet_setup	xscale/iq80321/v3_0/src/diag/i82544.c	/^enet_setup (MENU_ARG arg)$/;"	f
eof	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	eof : 1;	\/* 1 = entire frame in cmd block *\/$/;"	m	struct:cmdBlock::__anon21
eof	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	eof : 1;	\/* 1 = last buffer for this frame *\/$/;"	m	struct:rfd
eoi	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    cyg_haladdress eoi;        \/\/ Acknowledge location$/;"	m	struct:__anon61	file:
erase	integrator/v3_0/src/flash.c	/^    flashErase *erase;   	\/\/ Erase a block of eraseSize bytes$/;"	m	struct:flashType	file:
eraseSize	integrator/v3_0/src/flash.c	/^    unsigned int eraseSize;	\/\/ Size of block erase$/;"	m	struct:flashType	file:
eraseSize	integrator/v3_0/src/prog_flash.c	/^    unsigned int eraseSize;	\/\/ Size of block erase$/;"	m	struct:flashType	file:
erase_eeprom	xscale/iq80310/v3_0/src/diag/flash.c	/^int erase_eeprom(ADDR addr, unsigned long length)$/;"	f
erase_sector	edb7xxx/v3_0/misc/prog_flash.c	/^erase_sector(volatile long *mem)$/;"	f
error_count	edb7xxx/v3_0/tests/dram_test.c	/^int error_count;$/;"	v
error_print	xscale/iq80310/v3_0/src/diag/interrupts.c	/^void error_print ($/;"	f
ether_test	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^void ether_test (MENU_ARG arg)$/;"	f
excalibur_program_new_stack	arm9/excalibur/v3_0/src/excalibur_misc.c	/^void excalibur_program_new_stack(void *func)$/;"	f
excalibur_ser_channels	arm9/excalibur/v3_0/src/hal_diag.c	/^static channel_data_t excalibur_ser_channels[1] = {$/;"	v	file:
exception	gps4020/v3_0/support/download/gps4020_start.S	/^exception:$/;"	l
exception_handler	arch/v3_0/src/hal_misc.c	/^exception_handler(HAL_SavedRegisters *regs)$/;"	f
exception_level	arch/v3_0/src/hal_misc.c	/^static int exception_level;$/;"	v	file:
ext_state	edb7xxx/v3_0/misc/kbd_support.c	/^static cyg_uint8 ext_state[8];$/;"	v	file:
ext_timer_handler	xscale/iq80310/v3_0/src/diag/external_timer.c	/^void ext_timer_handler (int arg)$/;"	f
f	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	f : 1;		\/* 1 = self test failed *\/$/;"	m	struct:cmdBlock::__anon23
f	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	f : 1;		\/* 1 = buffer used *\/$/;"	m	struct:rfd
f0	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  f0[3];$/;"	m	struct:__anon3
f1	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  f1[3];$/;"	m	struct:__anon3
f2	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  f2[3];$/;"	m	struct:__anon3
f3	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  f3[3];$/;"	m	struct:__anon3
f4	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  f4[3];$/;"	m	struct:__anon3
f5	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  f5[3];$/;"	m	struct:__anon3
f6	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  f6[3];$/;"	m	struct:__anon3
f7	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  f7[3];$/;"	m	struct:__anon3
false	gps4020/v3_0/support/download/gps4020_download.c	23;"	d	file:
fault	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    struct ARM_MMU_FIRST_LEVEL_FAULT fault;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_FAULT	file:
fault	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    struct ARM_MMU_FIRST_LEVEL_FAULT fault;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_FAULT	file:
fault	arm9/innovator/v3_0/src/innovator_misc.c	/^    struct ARM_MMU_FIRST_LEVEL_FAULT fault;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_FAULT	file:
fault	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    struct ARM_MMU_FIRST_LEVEL_FAULT fault;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_FAULT	file:
fault	ebsa285/v3_0/include/hal_ebsa285.h	/^    struct ARM_MMU_FIRST_LEVEL_FAULT fault;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_FAULT
fault	sa11x0/var/v3_0/include/hal_mm.h	/^    struct ARM_MMU_FIRST_LEVEL_FAULT fault;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_FAULT
fb	arm9/aaed2000/v3_0/include/lcd_support.h	/^    void  *fb;            \/\/ Frame buffer$/;"	m	struct:lcd_info
fb	edb7xxx/v3_0/include/lcd_support.h	/^    void  *fb;            \/\/ Frame buffer$/;"	m	struct:lcd_info
fb	sa11x0/ipaq/v3_0/include/lcd_support.h	/^    void  *fb;            \/\/ Frame buffer$/;"	m	struct:lcd_info
fb	xscale/picasso/v3_0/include/vga_support.h	/^    void  *fb;            \/\/ Frame buffer$/;"	m	struct:vga_info
fb	xscale/picasso/v3_0/src/vga_support.c	/^    unsigned char fb[1];$/;"	m	struct:VGA_ctlr	file:
fb	xscale/uE250/v3_0/include/vga_support.h	/^    void  *fb;            \/\/ Frame buffer$/;"	m	struct:vga_info
fb	xscale/uE250/v3_0/src/vga_support.c	/^    unsigned char fb[1];$/;"	m	struct:VGA_ctlr	file:
feedback	xscale/picasso/v3_0/src/xilinx-load.c	/^    int   feedback;$/;"	m	struct:_zchar_info	file:
feedback	xscale/uE250/v3_0/src/xilinx-load.c	/^    int   feedback;$/;"	m	struct:_zchar_info	file:
fg	arm9/aaed2000/v3_0/src/lcd_support.c	/^static int fg = RGB_RED(0) | RGB_GREEN(0) | RGB_BLUE(0);$/;"	v	file:
fg	edb7xxx/v3_0/misc/lcd_support.c	/^static int fg = 0x0F;$/;"	v	file:
fg	edb7xxx/v3_0/src/lcd_support.c	/^static int fg = RGB_RED(15) | RGB_GREEN(63) | RGB_BLUE(8);$/;"	v	file:
fg	sa11x0/assabet/v3_0/src/lcd_support.c	/^static int fg = RGB_RED(0) | RGB_GREEN(0) | RGB_BLUE(0);$/;"	v	file:
fg	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^static int fg = RGB_RED(0) | RGB_GREEN(0) | RGB_BLUE(0);$/;"	v	file:
fg	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static int fg = RGB_RED(15) | RGB_GREEN(63) | RGB_BLUE(8);$/;"	v	file:
fg	xscale/picasso/v3_0/src/vga_support.c	/^static int fg = 1;$/;"	v	file:
fg	xscale/uE250/v3_0/src/vga_support.c	/^static int fg = 1;$/;"	v	file:
final	aeb/v3_0/src/gdb_module.c	/^    cyg_uint32    final;$/;"	m	struct:ModuleHeader	file:
final	e7t/v3_0/src/redboot_module.c	/^    cyg_uint32    final;$/;"	m	struct:ModuleHeader	file:
find_thumb_watch_address	xscale/cores/v3_0/src/xscale_stub.c	/^find_thumb_watch_address(unsigned wa0, int mode0, unsigned wa1, int mode1)$/;"	f	file:
find_watch_address	xscale/cores/v3_0/src/xscale_stub.c	/^find_watch_address(unsigned wa0, int mode0, unsigned wa1, int mode1)$/;"	f	file:
first_int	edb7xxx/v3_0/src/edb7xxx_misc.c	/^    int        first_int, last_int;$/;"	m	struct:regmap	file:
flag_register	ebsa285/v3_0/src/hal_diag.c	/^  volatile cyg_uint32 flag_register;$/;"	m	struct:ebsa_serial	file:
flags	aeb/v3_0/src/gdb_module.c	/^    cyg_uint16    flags;$/;"	m	struct:ModuleHeader	file:
flags	arch/v3_0/src/redboot_linux_exec.c	/^    u32 flags;		\/* b0 = load, b1 = prompt *\/$/;"	m	struct:tag_ramdisk	file:
flags	arch/v3_0/src/redboot_linux_exec.c	/^    u32 flags;		\/* bit 0 = read-only *\/$/;"	m	struct:tag_core	file:
flags	e7t/v3_0/src/redboot_module.c	/^    cyg_uint16    flags;$/;"	m	struct:ModuleHeader	file:
flashClose	integrator/v3_0/src/flash.c	/^typedef int flashClose(char *address, char *flash);$/;"	t	file:
flashErase	integrator/v3_0/src/flash.c	/^typedef int flashErase(char *address, unsigned size, char *flash);$/;"	t	file:
flashInit	integrator/v3_0/src/flash.c	/^typedef int flashInit(char *address, char *flash);$/;"	t	file:
flashRead	integrator/v3_0/src/flash.c	/^typedef int flashRead(char *address, unsigned int *value);$/;"	t	file:
flashReadBlock	integrator/v3_0/src/flash.c	/^typedef int flashReadBlock(char *address, unsigned int *data, unsigned int size);$/;"	t	file:
flashType	integrator/v3_0/src/flash.c	/^typedef struct flashType {$/;"	s	file:
flashType	integrator/v3_0/src/prog_flash.c	/^typedef struct flashType {$/;"	s	file:
flashWrite	integrator/v3_0/src/flash.c	/^typedef int flashWrite(char *address, unsignedint  data, char *flash);$/;"	t	file:
flashWriteBlock	integrator/v3_0/src/flash.c	/^typedef int flashWriteBlock(char *address, unsigned int *data, unsigned int size, char *flash);$/;"	t	file:
flashWriteDisable	integrator/v3_0/src/flash.c	/^flashWriteDisable(void)$/;"	f
flashWriteEnable	integrator/v3_0/src/flash.c	/^flashWriteEnable(void)$/;"	f
flash_addr	ebsa285/v3_0/support/linux/safl_util/safl.c	/^static unsigned long flash_addr;$/;"	v	file:
flash_base	ebsa285/v3_0/support/linux/safl_util/sa_flash.c	/^volatile void *flash_base;$/;"	v
flash_base	xscale/iq80310/v3_0/src/diag/flash.c	/^unsigned long flash_base;$/;"	v
flash_buffer	edb7xxx/v3_0/misc/prog_flash.c	/^long *flash_buffer =     (long *)0x60000;$/;"	v
flash_buffer	integrator/v3_0/src/flash.c	/^char *flash_buffer = (char *)0x30000;$/;"	v
flash_buffer	integrator/v3_0/src/prog_flash.c	/^char *flash_buffer =     (char *)0x60000;$/;"	v
flash_buffer	pid/v3_0/src/flash.c	/^char *flash_buffer = (char *)0x30000;$/;"	v
flash_buffer	pid/v3_0/src/prog_flash.c	/^char *flash_buffer =     (char *)0x60000;$/;"	v
flash_buffer	xscale/iq80310/v3_0/src/diag/flash.c	/^unsigned long *flash_buffer = (unsigned long *)0xa1000000;$/;"	v
flash_buffer_end	edb7xxx/v3_0/misc/prog_flash.c	/^long *flash_buffer_end = (long *)0x64000;$/;"	v
flash_buffer_end	integrator/v3_0/src/prog_flash.c	/^char *flash_buffer_end = (char *)0x80000;$/;"	v
flash_buffer_end	pid/v3_0/src/prog_flash.c	/^char *flash_buffer_end = (char *)0x80000;$/;"	v
flash_erase_block	ebsa285/v3_0/support/linux/safl_util/sa_flash.c	/^flash_erase_block(int block) $/;"	f	file:
flash_normal_mode	ebsa285/v3_0/support/linux/safl_util/sa_flash.c	/^flash_normal_mode(void)$/;"	f	file:
flash_read_dword	ebsa285/v3_0/support/linux/safl_util/sa_flash.c	/^flash_read_dword(int offset)$/;"	f	file:
flash_test	xscale/iq80310/v3_0/src/diag/flash.c	/^void flash_test(MENU_ARG arg)$/;"	f
flash_verify	ebsa285/v3_0/support/linux/safl_util/sa_flash.c	/^flash_verify(void) $/;"	f	file:
flash_write_dword	ebsa285/v3_0/support/linux/safl_util/sa_flash.c	/^flash_write_dword(int offset, unsigned int data) $/;"	f	file:
flash_write_mode	ebsa285/v3_0/support/linux/safl_util/sa_flash.c	/^flash_write_mode(void)$/;"	f	file:
flexanet_BCR	sa11x0/flexanet/v3_0/src/flexanet_misc.c	/^flexanet_BCR(unsigned long mask, unsigned long value)$/;"	f
flexanet_program_new_stack	sa11x0/flexanet/v3_0/src/flexanet_misc.c	/^void flexanet_program_new_stack(void *func)$/;"	f
fmemclk	arch/v3_0/src/redboot_linux_exec.c	/^    u32 fmemclk;$/;"	m	struct:tag_memclk	file:
font_table	arm9/aaed2000/v3_0/src/font.h	/^static char font_table[LAST_CHAR-FIRST_CHAR+1][8] =$/;"	v
font_table	edb7xxx/v3_0/misc/lcd_support.c	/^static char font_table[LAST_CHAR-FIRST_CHAR+1][8] =$/;"	v	file:
font_table	edb7xxx/v3_0/src/font.h	/^static char font_table[LAST_CHAR-FIRST_CHAR+1][8] =$/;"	v
font_table	sa11x0/assabet/v3_0/src/lcd_support.c	/^static const char font_table[LAST_CHAR-FIRST_CHAR+1][8] =$/;"	v	file:
font_table	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^static const char font_table[LAST_CHAR-FIRST_CHAR+1][8] =$/;"	v	file:
font_table	sa11x0/ipaq/v3_0/src/font.h	/^static char font_table[LAST_CHAR-FIRST_CHAR+1][8] =$/;"	v
font_table	xscale/picasso/v3_0/src/font.h	/^static char font_table[LAST_CHAR-FIRST_CHAR+1][8] =$/;"	v
font_table	xscale/picasso/v3_0/src/font.h	/^static char font_table[LAST_CHAR-FIRST_CHAR+1][FONT_HEIGHT] = {$/;"	v
font_table	xscale/uE250/v3_0/src/font.h	/^static char font_table[LAST_CHAR-FIRST_CHAR+1][8] =$/;"	v
font_table	xscale/uE250/v3_0/src/font.h	/^static char font_table[LAST_CHAR-FIRST_CHAR+1][FONT_HEIGHT] = {$/;"	v
forever_flag	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static int forever_flag = FALSE;$/;"	v	file:
fp	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  fp;                               \/\/ (r11) Frame pointer$/;"	m	struct:__anon2
fp	sa11x0/assabet/v3_0/src/lcd_support.c	/^static volatile struct lcd_frame *fp;$/;"	v	typeref:struct:lcd_frame	file:
fp	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^static volatile struct lcd_frame *fp;$/;"	v	typeref:struct:lcd_frame	file:
fp	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static volatile struct lcd_frame *fp;$/;"	v	typeref:struct:lcd_frame	file:
fps	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  fps;$/;"	m	struct:__anon3
frameTooshort	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	frameTooshort : 1;$/;"	m	struct:rfd
fun	arch/v3_0/src/arm_stub.c	/^    void       (*fun)(void);$/;"	m	struct:__anon7	file:
funcno	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^	UINT32 funcno;$/;"	m	struct:__anon24	file:
function_number	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  int	function_number;  \/* Function number on device *\/$/;"	m	struct:__anon30
get_dbcon	xscale/cores/v3_0/src/xscale_stub.c	/^static inline unsigned get_dbcon(void)$/;"	f	file:
get_dbr0	xscale/cores/v3_0/src/xscale_stub.c	/^static inline unsigned get_dbr0(void)$/;"	f	file:
get_dbr1	xscale/cores/v3_0/src/xscale_stub.c	/^static inline unsigned get_dbr1(void)$/;"	f	file:
get_dcsr	xscale/cores/v3_0/src/xscale_stub.c	/^static inline unsigned get_dcsr(void)$/;"	f	file:
get_ether_addr	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static int get_ether_addr (int     unit,$/;"	f	file:
get_ibcr0	xscale/cores/v3_0/src/xscale_stub.c	/^static inline unsigned get_ibcr0(void)$/;"	f	file:
get_ibcr1	xscale/cores/v3_0/src/xscale_stub.c	/^static inline unsigned get_ibcr1(void)$/;"	f	file:
get_int	arm9/aaed2000/v3_0/src/lcd_support.c	/^get_int(char **_cp)$/;"	f	file:
get_int	edb7xxx/v3_0/src/lcd_support.c	/^get_int(char **_cp)$/;"	f	file:
get_int	sa11x0/assabet/v3_0/src/lcd_support.c	/^get_int(char **_cp)$/;"	f	file:
get_int	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^get_int(char **_cp)$/;"	f	file:
get_int	sa11x0/ipaq/v3_0/src/lcd_support.c	/^get_int(char **_cp)$/;"	f	file:
get_int	xscale/picasso/v3_0/src/vga_support.c	/^get_int(unsigned char **_cp)$/;"	f	file:
get_int	xscale/uE250/v3_0/src/vga_support.c	/^get_int(unsigned char **_cp)$/;"	f	file:
get_mac_address	xscale/iq80321/v3_0/src/diag/i82544.c	/^get_mac_address(char *addr_buf)$/;"	f	file:
get_register	arch/v3_0/src/arm_stub.c	/^get_register (regnames_t reg)$/;"	f
get_register_as_bytes	arch/v3_0/src/arm_stub.c	/^get_register_as_bytes (regnames_t which, char *value)$/;"	f
get_sda_line	xscale/iq80310/v3_0/src/diag/i557_eep.c	/^static int get_sda_line (unsigned long pci_base) \/* PCI address *\/$/;"	f	file:
gpio_int	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int   gpio_int;   \/\/ GPIO (F) interrupt source$/;"	m	struct:__anon61	file:
gpio_test	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^void gpio_test (MENU_ARG arg)$/;"	f
gpr	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  gpr[16];$/;"	m	struct:__anon3
green_pos	arch/v3_0/src/redboot_linux_exec.c	/^    u8	green_pos;$/;"	m	struct:tag_videolfb	file:
green_size	arch/v3_0/src/redboot_linux_exec.c	/^    u8	green_size;$/;"	m	struct:tag_videolfb	file:
h	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mov     r0,\\h,LSR #4$/;"	v
h	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mov     r1,\\h,LSR #8$/;"	v
h	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mov     r2,\\h,LSR #16$/;"	v
h	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	h : 1;		\/* 1 = Header RFD *\/$/;"	m	struct:rfd
hComm	at91/jtst/v3_0/support/jtstflash.cpp	/^static HANDLE hComm;$/;"	v	file:
h_baud_control	ebsa285/v3_0/src/hal_diag.c	/^  volatile cyg_uint32 h_baud_control;$/;"	m	struct:ebsa_serial	file:
hal_IRQ_handler	aeb/v3_0/src/aeb_misc.c	/^int hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	aim711/v3_0/src/aim711_misc.c	/^int hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^int hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	arm9/excalibur/v3_0/src/excalibur_misc.c	/^hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	arm9/innovator/v3_0/src/innovator_misc.c	/^hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	at91/var/v3_0/src/at91_misc.c	/^int hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	cma230/v3_0/src/cma230_misc.c	/^int hal_IRQ_handler(HAL_SavedRegisters *regs)$/;"	f
hal_IRQ_handler	e7t/v3_0/src/e7t_misc.c	/^int hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	ebsa285/v3_0/src/ebsa285_misc.c	/^int hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	edb7xxx/v3_0/src/edb7xxx_misc.c	/^int hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	gps4020/v3_0/src/gps4020_misc.c	/^int hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	integrator/v3_0/src/integrator_misc.c	/^int hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^int hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	lpc2xxx/var/v3_0/src/lpc2xxx_misc.c	/^int hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	mac7100/var/v3_0/src/mac7100_misc.c	/^int hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	pid/v3_0/src/pid_misc.c	/^int hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	sa11x0/var/v3_0/src/sa11x0_misc.c	/^int hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	snds/v3_0/src/snds100_misc.c	/^int hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	xscale/iop310/v3_0/src/iop310_misc.c	/^int hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	xscale/ixp425/v3_0/src/ixp425_misc.c	/^hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	xscale/pxa2x0/v3_0/src/pxa2x0_misc.c	/^int hal_IRQ_handler(void)$/;"	f
hal_IRQ_handler	xscale/verde/v3_0/src/verde_misc.c	/^hal_IRQ_handler(void)$/;"	f
hal_aeb_reset	aeb/v3_0/src/aeb_misc.c	/^hal_aeb_reset(void)$/;"	f
hal_aim711_eeprom_read	aim711/v3_0/src/aim711_misc.c	/^int hal_aim711_eeprom_read(cyg_uint8 *buf, int offset, int len)$/;"	f
hal_aim711_eeprom_write	aim711/v3_0/src/aim711_misc.c	/^int hal_aim711_eeprom_write(cyg_uint8 *buf, int offset, int len)$/;"	f
hal_arch_default_isr	arch/v3_0/src/hal_misc.c	/^hal_arch_default_isr(CYG_ADDRWORD vector, CYG_ADDRWORD data)$/;"	f
hal_arm_ice_thread_handler	arch/v3_0/src/arm_stub.c	/^} hal_arm_ice_thread_handler = {$/;"	v	typeref:struct:__anon7
hal_arm_mem_real_region_top	ebsa285/v3_0/src/ebsa285_misc.c	/^hal_arm_mem_real_region_top( cyg_uint8 *regionend )$/;"	f
hal_arm_mem_real_region_top	sa11x0/nano/v3_0/src/nano_misc.c	/^hal_arm_mem_real_region_top( cyg_uint8 *regionend )$/;"	f
hal_arm_mem_real_region_top	xscale/iop310/v3_0/src/iop310_misc.c	/^hal_arm_mem_real_region_top( cyg_uint8 *regionend )$/;"	f
hal_arm_mem_real_region_top	xscale/iq80321/v3_0/src/iq80321_misc.c	/^hal_arm_mem_real_region_top( cyg_uint8 *regionend )$/;"	f
hal_arm_mem_real_region_top	xscale/mpc50/v3_0/src/mpc50_misc.c	/^hal_arm_mem_real_region_top( cyg_uint8 *regionend )$/;"	f
hal_arm_mem_real_region_top	xscale/picasso/v3_0/src/picasso_misc.c	/^hal_arm_mem_real_region_top( cyg_uint8 *regionend )$/;"	f
hal_arm_mem_real_region_top	xscale/uE250/v3_0/src/uE250_misc.c	/^hal_arm_mem_real_region_top( cyg_uint8 *regionend )$/;"	f
hal_at91_get_leds	at91/eb40a/v3_0/src/eb40a_misc.c	/^hal_at91_get_leds(void)$/;"	f
hal_at91_get_leds	at91/eb42/v3_0/src/eb42_misc.c	/^hal_at91_get_leds(void)$/;"	f
hal_at91_get_leds	at91/eb55/v3_0/src/eb55_misc.c	/^hal_at91_get_leds(void)$/;"	f
hal_at91_get_leds	at91/phycore/v3_0/src/phycore_misc.c	/^hal_at91_get_leds(void)$/;"	f
hal_at91_led	at91/at91sam7sek/v3_0/src/at91sam7sek_misc.c	/^hal_at91_led (int val)$/;"	f
hal_at91_led	at91/at91sam7xek/v3_0/src/at91sam7xek_misc.c	/^hal_at91_led (int val)$/;"	f
hal_at91_led	at91/eb40/v3_0/src/eb40_misc.c	/^hal_at91_led(int val)$/;"	f
hal_at91_led	at91/jtst/v3_0/src/jtst_misc.c	/^hal_at91_led(int val){$/;"	f
hal_at91_led	at91/sam7ex256/v3_0/src/sam7ex256_misc.c	/^void hal_at91_led (int val)$/;"	f
hal_at91_led_off	at91/eb40a/v3_0/src/eb40a_misc.c	/^hal_at91_led_off(int val)$/;"	f
hal_at91_led_off	at91/eb42/v3_0/src/eb42_misc.c	/^hal_at91_led_off(int val)$/;"	f
hal_at91_led_off	at91/eb55/v3_0/src/eb55_misc.c	/^hal_at91_led_off(int val)$/;"	f
hal_at91_led_off	at91/phycore/v3_0/src/phycore_misc.c	/^hal_at91_led_off(int val)$/;"	f
hal_at91_led_on	at91/eb40a/v3_0/src/eb40a_misc.c	/^hal_at91_led_on(int val)$/;"	f
hal_at91_led_on	at91/eb42/v3_0/src/eb42_misc.c	/^hal_at91_led_on(int val)$/;"	f
hal_at91_led_on	at91/eb55/v3_0/src/eb55_misc.c	/^hal_at91_led_on(int val)$/;"	f
hal_at91_led_on	at91/phycore/v3_0/src/phycore_misc.c	/^hal_at91_led_on(int val)$/;"	f
hal_at91_reset_cpu	at91/var/v3_0/src/at91_misc.c	/^void hal_at91_reset_cpu(void)$/;"	f
hal_at91_set_leds	at91/at91sam7s/v3_0/src/at91sam7s_misc.c	/^hal_at91_set_leds (int val)$/;"	f
hal_at91_set_leds	at91/eb40/v3_0/src/eb40_misc.c	/^hal_at91_set_leds(int val)$/;"	f
hal_at91_set_leds	at91/eb40a/v3_0/src/eb40a_misc.c	/^hal_at91_set_leds(int val)$/;"	f
hal_at91_set_leds	at91/eb42/v3_0/src/eb42_misc.c	/^hal_at91_set_leds(int val)$/;"	f
hal_at91_set_leds	at91/eb55/v3_0/src/eb55_misc.c	/^hal_at91_set_leds(int val)$/;"	f
hal_at91_set_leds	at91/jtst/v3_0/src/jtst_misc.c	/^hal_at91_set_leds(int val){$/;"	f
hal_at91_set_leds	at91/phycore/v3_0/src/phycore_misc.c	/^hal_at91_set_leds(int val)$/;"	f
hal_at91_us_baud	at91/at91sam7s/v3_0/src/at91sam7s_misc.c	/^hal_at91_us_baud(cyg_uint32 baud_rate)$/;"	f
hal_bsp_mmu_init	ebsa285/v3_0/src/ebsa285_misc.c	/^hal_bsp_mmu_init(int sdram_size)$/;"	f	file:
hal_call_isr	xscale/iop310/v3_0/src/iop310_misc.c	/^hal_call_isr (cyg_uint32 vector)$/;"	f	file:
hal_clock_init_period	xscale/iop310/v3_0/src/iop310_misc.c	/^static cyg_uint32 hal_clock_init_period; \/\/ The START value, it counts up$/;"	v	file:
hal_clock_initialize	aeb/v3_0/src/aeb_misc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	aim711/v3_0/src/aim711_misc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	arm9/excalibur/v3_0/src/excalibur_misc.c	/^hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	arm9/innovator/v3_0/src/innovator_misc.c	/^hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	at91/var/v3_0/src/timer_pit.c	/^hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	at91/var/v3_0/src/timer_tc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	cma230/v3_0/src/cma230_misc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	e7t/v3_0/src/e7t_misc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	ebsa285/v3_0/src/ebsa285_misc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	edb7xxx/v3_0/src/edb7xxx_misc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	gps4020/v3_0/src/gps4020_misc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	integrator/v3_0/src/integrator_misc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	lpc2xxx/var/v3_0/src/lpc2xxx_misc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	mac7100/var/v3_0/src/mac7100_misc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	pid/v3_0/src/pid_misc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	sa11x0/var/v3_0/src/sa11x0_misc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	snds/v3_0/src/snds100_misc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	xscale/iop310/v3_0/src/iop310_misc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	xscale/ixp425/v3_0/src/ixp425_misc.c	/^hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	xscale/pxa2x0/v3_0/src/pxa2x0_misc.c	/^void hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_initialize	xscale/verde/v3_0/src/verde_misc.c	/^hal_clock_initialize(cyg_uint32 period)$/;"	f
hal_clock_latency	sa11x0/var/v3_0/src/sa11x0_misc.c	/^void hal_clock_latency(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	aeb/v3_0/src/aeb_misc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	aim711/v3_0/src/aim711_misc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	arm9/excalibur/v3_0/src/excalibur_misc.c	/^hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	arm9/innovator/v3_0/src/innovator_misc.c	/^hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	at91/var/v3_0/src/timer_pit.c	/^hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	at91/var/v3_0/src/timer_tc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	cma230/v3_0/src/cma230_misc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	e7t/v3_0/src/e7t_misc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	ebsa285/v3_0/src/ebsa285_misc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	edb7xxx/v3_0/src/edb7xxx_misc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	gps4020/v3_0/src/gps4020_misc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	integrator/v3_0/src/integrator_misc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	lpc2xxx/var/v3_0/src/lpc2xxx_misc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	mac7100/var/v3_0/src/mac7100_misc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	pid/v3_0/src/pid_misc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	sa11x0/var/v3_0/src/sa11x0_misc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	snds/v3_0/src/snds100_misc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	xscale/iop310/v3_0/src/iop310_misc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	xscale/ixp425/v3_0/src/ixp425_misc.c	/^hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	xscale/pxa2x0/v3_0/src/pxa2x0_misc.c	/^void hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_read	xscale/verde/v3_0/src/verde_misc.c	/^hal_clock_read(cyg_uint32 *pvalue)$/;"	f
hal_clock_reinitialize	xscale/iop310/v3_0/src/iop310_misc.c	/^hal_clock_reinitialize(          int *pfreq,    \/* inout *\/$/;"	f
hal_clock_reinitialize	xscale/ixp425/v3_0/src/ixp425_misc.c	/^hal_clock_reinitialize(          int *pfreq,    \/* inout *\/$/;"	f
hal_clock_reinitialize	xscale/verde/v3_0/src/verde_misc.c	/^hal_clock_reinitialize(          int *pfreq,    \/* inout *\/$/;"	f
hal_clock_reset	aeb/v3_0/src/aeb_misc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	aim711/v3_0/src/aim711_misc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	arm9/excalibur/v3_0/src/excalibur_misc.c	/^hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	arm9/innovator/v3_0/src/innovator_misc.c	/^hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	at91/var/v3_0/src/timer_pit.c	/^hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	at91/var/v3_0/src/timer_tc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	cma230/v3_0/src/cma230_misc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	e7t/v3_0/src/e7t_misc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	ebsa285/v3_0/src/ebsa285_misc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	edb7xxx/v3_0/src/edb7xxx_misc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	gps4020/v3_0/src/gps4020_misc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	integrator/v3_0/src/integrator_misc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	lpc2xxx/var/v3_0/src/lpc2xxx_misc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	mac7100/var/v3_0/src/mac7100_misc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	pid/v3_0/src/pid_misc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	sa11x0/var/v3_0/src/sa11x0_misc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	snds/v3_0/src/snds100_misc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	xscale/iop310/v3_0/src/iop310_misc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	xscale/ixp425/v3_0/src/ixp425_misc.c	/^hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	xscale/pxa2x0/v3_0/src/pxa2x0_misc.c	/^void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_clock_reset	xscale/verde/v3_0/src/verde_misc.c	/^hal_clock_reset(cyg_uint32 vector, cyg_uint32 period)$/;"	f
hal_delay_us	aim711/v3_0/src/aim711_misc.c	/^void hal_delay_us(cyg_int32 usecs)$/;"	f
hal_delay_us	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^void hal_delay_us(cyg_int32 usecs)$/;"	f
hal_delay_us	arm9/excalibur/v3_0/src/excalibur_misc.c	/^hal_delay_us(cyg_int32 usecs)$/;"	f
hal_delay_us	arm9/innovator/v3_0/src/innovator_misc.c	/^hal_delay_us(cyg_int32 usecs)$/;"	f
hal_delay_us	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^hal_delay_us(cyg_int32 usecs)$/;"	f
hal_delay_us	at91/var/v3_0/src/timer_pit.c	/^void hal_delay_us(cyg_int32 usecs)$/;"	f
hal_delay_us	at91/var/v3_0/src/timer_tc.c	/^void hal_delay_us(cyg_int32 usecs)$/;"	f
hal_delay_us	e7t/v3_0/src/e7t_misc.c	/^void hal_delay_us(cyg_int32 usecs)$/;"	f
hal_delay_us	ebsa285/v3_0/src/ebsa285_misc.c	/^void hal_delay_us(cyg_int32 usecs)$/;"	f
hal_delay_us	edb7xxx/v3_0/src/edb7xxx_misc.c	/^void hal_delay_us(int us)$/;"	f
hal_delay_us	gps4020/v3_0/src/gps4020_misc.c	/^void hal_delay_us(cyg_int32 usecs)$/;"	f
hal_delay_us	integrator/v3_0/src/integrator_misc.c	/^void hal_delay_us(cyg_uint32 delay)$/;"	f
hal_delay_us	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^void hal_delay_us(cyg_int32 usecs)$/;"	f
hal_delay_us	lpc2xxx/var/v3_0/src/lpc2xxx_misc.c	/^void hal_delay_us(cyg_int32 usecs)$/;"	f
hal_delay_us	mac7100/var/v3_0/src/mac7100_misc.c	/^void hal_delay_us(cyg_int32 usecs)$/;"	f
hal_delay_us	pid/v3_0/src/pid_misc.c	/^void hal_delay_us(cyg_int32 usecs)$/;"	f
hal_delay_us	sa11x0/var/v3_0/src/sa11x0_misc.c	/^void hal_delay_us(cyg_int32 usecs)$/;"	f
hal_delay_us	snds/v3_0/src/snds100_misc.c	/^void hal_delay_us(cyg_int32 usecs)$/;"	f
hal_delay_us	xscale/iop310/v3_0/src/iop310_misc.c	/^void hal_delay_us(cyg_uint32 delay)$/;"	f
hal_delay_us	xscale/ixp425/v3_0/src/ixp425_misc.c	/^hal_delay_us(cyg_int32 delay)$/;"	f
hal_delay_us	xscale/pxa2x0/v3_0/src/pxa2x0_misc.c	/^void hal_delay_us(cyg_int32 usecs)$/;"	f
hal_delay_us	xscale/verde/v3_0/src/verde_misc.c	/^hal_delay_us(cyg_int32 delay)$/;"	f
hal_diag_alpha_led	integrator/v3_0/src/hal_diag.c	/^hal_diag_alpha_led(unsigned int val)$/;"	f
hal_diag_alpha_led_char	integrator/v3_0/src/hal_diag.c	/^hal_diag_alpha_led_char(char c1, char c2)$/;"	f
hal_diag_init	aeb/v3_0/src/hal_diag.c	/^void hal_diag_init(void)$/;"	f
hal_diag_init	cma230/v3_0/src/hal_diag.c	/^void hal_diag_init(void)$/;"	f
hal_diag_init	ebsa285/v3_0/src/hal_diag.c	/^void hal_diag_init(void)$/;"	f
hal_diag_init	edb7xxx/v3_0/src/hal_diag.c	/^void hal_diag_init(void)$/;"	f
hal_diag_init	pid/v3_0/src/hal_diag.c	/^void hal_diag_init(void)$/;"	f
hal_diag_init	sa11x0/var/v3_0/src/hal_diag.c	/^hal_diag_init(void)$/;"	f
hal_diag_led	aim711/v3_0/src/hal_diag.c	/^hal_diag_led(int mask)$/;"	f
hal_diag_led	arm9/excalibur/v3_0/src/hal_diag.c	/^hal_diag_led(int n)$/;"	f
hal_diag_led	arm9/innovator/v3_0/src/hal_diag.c	/^hal_diag_led(int n)$/;"	f
hal_diag_led	at91/var/v3_0/src/hal_diag.c	/^hal_diag_led(int mask)$/;"	f
hal_diag_led	at91/var/v3_0/src/hal_diag_dbg.c	/^hal_diag_led(int mask)$/;"	f
hal_diag_led	e7t/v3_0/src/hal_diag.c	/^hal_diag_led(int mask)$/;"	f
hal_diag_led	integrator/v3_0/src/hal_diag.c	/^hal_diag_led(int n)$/;"	f
hal_diag_led	lpc24xx/var/v3_0/src/hal_diag.c	/^void hal_diag_led(int mask)$/;"	f
hal_diag_led	lpc2xxx/var/v3_0/src/hal_diag.c	/^hal_diag_led(int mask)$/;"	f
hal_diag_led	pid/v3_0/src/hal_diag.c	/^hal_diag_led(int n)$/;"	f
hal_diag_led	snds/v3_0/src/hal_diag.c	/^hal_diag_led(int mask)$/;"	f
hal_diag_led	xscale/iq80321/v3_0/src/hal_diag.c	/^hal_diag_led(int n)$/;"	f
hal_diag_led	xscale/ixp425/v3_0/src/ixp425_diag.c	/^hal_diag_led(int n)$/;"	f
hal_diag_read_char	aeb/v3_0/src/hal_diag.c	/^hal_diag_read_char(char *c)$/;"	f
hal_diag_read_char	aeb/v3_0/src/hal_diag.c	/^void hal_diag_read_char(char *c)$/;"	f
hal_diag_read_char	cma230/v3_0/src/hal_diag.c	/^hal_diag_read_char(char *c)$/;"	f
hal_diag_read_char	cma230/v3_0/src/hal_diag.c	/^void hal_diag_read_char(char *c)$/;"	f
hal_diag_read_char	ebsa285/v3_0/src/hal_diag.c	/^hal_diag_read_char(char *c)$/;"	f
hal_diag_read_char	ebsa285/v3_0/src/hal_diag.c	/^void hal_diag_read_char(char *c)$/;"	f
hal_diag_read_char	edb7xxx/v3_0/src/hal_diag.c	/^hal_diag_read_char(char *c)$/;"	f
hal_diag_read_char	edb7xxx/v3_0/src/hal_diag.c	/^void hal_diag_read_char(char *c)$/;"	f
hal_diag_read_char	pid/v3_0/src/hal_diag.c	/^hal_diag_read_char(char *c)$/;"	f
hal_diag_read_char	pid/v3_0/src/hal_diag.c	/^void hal_diag_read_char(char *c)$/;"	f
hal_diag_read_char	sa11x0/var/v3_0/src/hal_diag.c	/^hal_diag_read_char(char *c)$/;"	f
hal_diag_read_char	sa11x0/var/v3_0/src/hal_diag.c	/^void hal_diag_read_char(char *c)$/;"	f
hal_diag_read_serial	aeb/v3_0/src/hal_diag.c	/^hal_diag_read_serial(char *c)$/;"	f	file:
hal_diag_read_serial	cma230/v3_0/src/hal_diag.c	/^hal_diag_read_serial(char *c)$/;"	f	file:
hal_diag_read_serial	ebsa285/v3_0/src/hal_diag.c	/^hal_diag_read_serial(char *c)$/;"	f	file:
hal_diag_read_serial	edb7xxx/v3_0/src/hal_diag.c	/^hal_diag_read_serial(char *c)$/;"	f	file:
hal_diag_read_serial	pid/v3_0/src/hal_diag.c	/^hal_diag_read_serial(char *c)$/;"	f	file:
hal_diag_write_char	aeb/v3_0/src/hal_diag.c	/^hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	aeb/v3_0/src/hal_diag.c	/^void hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	cma230/v3_0/src/hal_diag.c	/^hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	cma230/v3_0/src/hal_diag.c	/^void hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	ebsa285/v3_0/src/hal_diag.c	/^hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	ebsa285/v3_0/src/hal_diag.c	/^void hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	edb7xxx/v3_0/src/hal_diag.c	/^hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	edb7xxx/v3_0/src/hal_diag.c	/^void hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	pid/v3_0/src/hal_diag.c	/^hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	pid/v3_0/src/hal_diag.c	/^void hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	sa11x0/var/v3_0/src/hal_diag.c	/^hal_diag_write_char(char c)$/;"	f
hal_diag_write_char	sa11x0/var/v3_0/src/hal_diag.c	/^void hal_diag_write_char(char c)$/;"	f
hal_diag_write_char_serial	aeb/v3_0/src/hal_diag.c	/^hal_diag_write_char_serial(char c)$/;"	f	file:
hal_diag_write_char_serial	cma230/v3_0/src/hal_diag.c	/^hal_diag_write_char_serial(char c)$/;"	f	file:
hal_diag_write_char_serial	ebsa285/v3_0/src/hal_diag.c	/^hal_diag_write_char_serial(char c)$/;"	f	file:
hal_diag_write_char_serial	edb7xxx/v3_0/src/hal_diag.c	/^hal_diag_write_char_serial(char c)$/;"	f	file:
hal_diag_write_char_serial	pid/v3_0/src/hal_diag.c	/^hal_diag_write_char_serial(char c)$/;"	f	file:
hal_disable_interrupts	edb7xxx/v3_0/misc/i2s_audio_fiq.S	/^hal_disable_interrupts:             $/;"	l
hal_dram_size	arch/v3_0/include/hal_intr.h	/^externC CYG_ADDRWORD   hal_dram_size;$/;"	v
hal_dram_size	arch/v3_0/src/vectors.S	/^hal_dram_size:  $/;"	l
hal_dram_type	arch/v3_0/include/hal_intr.h	/^externC CYG_ADDRWORD   hal_dram_type; $/;"	v
hal_dram_type	arch/v3_0/src/vectors.S	/^hal_dram_type:  $/;"	l
hal_enable_profile_timer	sa11x0/var/v3_0/src/sa11x0_misc.c	/^hal_enable_profile_timer(int resolution)$/;"	f
hal_flash_program	xscale/ixp425/v3_0/src/ixp425_redboot.c	/^hal_flash_program(void *addr, void *data, int len, void **err)$/;"	f
hal_flash_read	xscale/ixp425/v3_0/src/ixp425_redboot.c	/^hal_flash_read(void *addr, void *data, int len, void **err)$/;"	f
hal_gpio_init	lpc24xx/ea2468/v3_0/src/ea2468_misc.c	/^void hal_gpio_init(void)$/;"	f
hal_gps4020_reset	gps4020/v3_0/src/gps4020_misc.c	/^hal_gps4020_reset(void)$/;"	f
hal_hardware_init	aeb/v3_0/src/aeb_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	aim711/v3_0/src/aim711_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	arm9/var/v3_0/src/arm9_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	at91/var/v3_0/src/at91_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	cma230/v3_0/src/cma230_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	e7t/v3_0/src/e7t_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	ebsa285/v3_0/src/ebsa285_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	edb7xxx/v3_0/src/edb7xxx_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	gps4020/v3_0/src/gps4020_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	integrator/v3_0/src/integrator_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	lpc2xxx/var/v3_0/src/lpc2xxx_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	mac7100/var/v3_0/src/mac7100_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	pid/v3_0/src/pid_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	sa11x0/var/v3_0/src/sa11x0_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	snds/v3_0/src/snds100_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	xscale/iop310/v3_0/src/iop310_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	xscale/ixp425/v3_0/src/ixp425_misc.c	/^hal_hardware_init(void)$/;"	f
hal_hardware_init	xscale/pxa2x0/v3_0/src/pxa2x0_misc.c	/^void hal_hardware_init(void)$/;"	f
hal_hardware_init	xscale/verde/v3_0/src/verde_misc.c	/^hal_hardware_init(void)$/;"	f
hal_intc_init	mac7100/var/v3_0/src/mac7100_misc.c	/^void hal_intc_init(void)$/;"	f
hal_interrupt_acknowledge	aeb/v3_0/src/aeb_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	aim711/v3_0/src/aim711_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	arm9/excalibur/v3_0/src/excalibur_misc.c	/^hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	arm9/innovator/v3_0/src/innovator_misc.c	/^hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	at91/var/v3_0/src/at91_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	cma230/v3_0/src/cma230_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	e7t/v3_0/src/e7t_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	ebsa285/v3_0/src/ebsa285_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	edb7xxx/v3_0/src/edb7xxx_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	gps4020/v3_0/src/gps4020_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	integrator/v3_0/src/integrator_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	lpc2xxx/var/v3_0/src/lpc2xxx_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	mac7100/var/v3_0/src/mac7100_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	pid/v3_0/src/pid_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	sa11x0/var/v3_0/src/sa11x0_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	snds/v3_0/src/snds100_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	xscale/iop310/v3_0/src/iop310_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	xscale/ixp425/v3_0/src/ixp425_misc.c	/^hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	xscale/pxa2x0/v3_0/src/pxa2x0_misc.c	/^void hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_acknowledge	xscale/verde/v3_0/src/verde_misc.c	/^hal_interrupt_acknowledge(int vector)$/;"	f
hal_interrupt_bitmap	edb7xxx/v3_0/src/edb7xxx_misc.c	/^static cyg_uint32 hal_interrupt_bitmap[] = {$/;"	v	file:
hal_interrupt_clear_map	edb7xxx/v3_0/src/edb7xxx_misc.c	/^static cyg_uint32 hal_interrupt_clear_map[] = {$/;"	v	file:
hal_interrupt_configure	aeb/v3_0/src/aeb_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	aim711/v3_0/src/aim711_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	arm9/excalibur/v3_0/src/excalibur_misc.c	/^hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	arm9/innovator/v3_0/src/innovator_misc.c	/^hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	at91/var/v3_0/src/at91_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	cma230/v3_0/src/cma230_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	e7t/v3_0/src/e7t_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	ebsa285/v3_0/src/ebsa285_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	edb7xxx/v3_0/src/edb7xxx_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	gps4020/v3_0/src/gps4020_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	integrator/v3_0/src/integrator_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	lpc2xxx/var/v3_0/src/lpc2xxx_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	mac7100/var/v3_0/src/mac7100_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	pid/v3_0/src/pid_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	sa11x0/var/v3_0/src/sa11x0_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	snds/v3_0/src/snds100_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	xscale/iop310/v3_0/src/iop310_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	xscale/ixp425/v3_0/src/ixp425_misc.c	/^hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	xscale/pxa2x0/v3_0/src/pxa2x0_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_configure	xscale/verde/v3_0/src/verde_misc.c	/^void hal_interrupt_configure(int vector, int level, int up)$/;"	f
hal_interrupt_data	arch/v3_0/include/hal_intr.h	/^externC CYG_ADDRWORD   hal_interrupt_data[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_data	arch/v3_0/src/vectors.S	/^hal_interrupt_data:$/;"	l
hal_interrupt_handlers	arch/v3_0/include/hal_intr.h	/^externC CYG_ADDRESS    hal_interrupt_handlers[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_handlers	arch/v3_0/src/vectors.S	/^hal_interrupt_handlers:$/;"	l
hal_interrupt_mask	aeb/v3_0/src/aeb_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	aim711/v3_0/src/aim711_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	arm9/excalibur/v3_0/src/excalibur_misc.c	/^hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	arm9/innovator/v3_0/src/innovator_misc.c	/^hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	at91/var/v3_0/src/at91_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	cma230/v3_0/src/cma230_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	e7t/v3_0/src/e7t_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	ebsa285/v3_0/src/ebsa285_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	edb7xxx/v3_0/src/edb7xxx_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	gps4020/v3_0/src/gps4020_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	integrator/v3_0/src/integrator_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	lpc2xxx/var/v3_0/src/lpc2xxx_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	mac7100/var/v3_0/src/mac7100_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	pid/v3_0/src/pid_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	sa11x0/var/v3_0/src/sa11x0_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	snds/v3_0/src/snds100_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	xscale/iop310/v3_0/src/iop310_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	xscale/ixp425/v3_0/src/ixp425_misc.c	/^hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	xscale/pxa2x0/v3_0/src/pxa2x0_misc.c	/^void hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask	xscale/verde/v3_0/src/verde_misc.c	/^hal_interrupt_mask(int vector)$/;"	f
hal_interrupt_mask_regmap	edb7xxx/v3_0/src/edb7xxx_misc.c	/^static cyg_uint32 hal_interrupt_mask_regmap[] = {$/;"	v	file:
hal_interrupt_objects	arch/v3_0/include/hal_intr.h	/^externC CYG_ADDRESS    hal_interrupt_objects[CYGNUM_HAL_ISR_COUNT];$/;"	v
hal_interrupt_objects	arch/v3_0/src/vectors.S	/^hal_interrupt_objects:$/;"	l
hal_interrupt_set_level	aeb/v3_0/src/aeb_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	aim711/v3_0/src/aim711_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	arm9/excalibur/v3_0/src/excalibur_misc.c	/^hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	arm9/innovator/v3_0/src/innovator_misc.c	/^hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	at91/var/v3_0/src/at91_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	cma230/v3_0/src/cma230_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	e7t/v3_0/src/e7t_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	ebsa285/v3_0/src/ebsa285_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	edb7xxx/v3_0/src/edb7xxx_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	gps4020/v3_0/src/gps4020_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	integrator/v3_0/src/integrator_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	lpc2xxx/var/v3_0/src/lpc2xxx_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	mac7100/var/v3_0/src/mac7100_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	pid/v3_0/src/pid_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	sa11x0/var/v3_0/src/sa11x0_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	snds/v3_0/src/snds100_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	xscale/iop310/v3_0/src/iop310_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	xscale/ixp425/v3_0/src/ixp425_misc.c	/^hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	xscale/pxa2x0/v3_0/src/pxa2x0_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_set_level	xscale/verde/v3_0/src/verde_misc.c	/^void hal_interrupt_set_level(int vector, int level)$/;"	f
hal_interrupt_status_regmap	edb7xxx/v3_0/src/edb7xxx_misc.c	/^} hal_interrupt_status_regmap[] = {$/;"	v	typeref:struct:regmap	file:
hal_interrupt_unmask	aeb/v3_0/src/aeb_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	aim711/v3_0/src/aim711_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	arm9/excalibur/v3_0/src/excalibur_misc.c	/^hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	arm9/innovator/v3_0/src/innovator_misc.c	/^hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	at91/var/v3_0/src/at91_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	cma230/v3_0/src/cma230_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	e7t/v3_0/src/e7t_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	ebsa285/v3_0/src/ebsa285_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	edb7xxx/v3_0/src/edb7xxx_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	gps4020/v3_0/src/gps4020_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	integrator/v3_0/src/integrator_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	lpc2xxx/var/v3_0/src/lpc2xxx_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	mac7100/var/v3_0/src/mac7100_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	pid/v3_0/src/pid_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	sa11x0/var/v3_0/src/sa11x0_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	snds/v3_0/src/snds100_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	xscale/iop310/v3_0/src/iop310_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	xscale/ixp425/v3_0/src/ixp425_misc.c	/^hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	xscale/pxa2x0/v3_0/src/pxa2x0_misc.c	/^void hal_interrupt_unmask(int vector)$/;"	f
hal_interrupt_unmask	xscale/verde/v3_0/src/verde_misc.c	/^hal_interrupt_unmask(int vector)$/;"	f
hal_ixdp425_flash_priv	xscale/ixdp425/v3_0/src/ixdp425_strataflash.c	/^static cyg_strata_dev hal_ixdp425_flash_priv;$/;"	v	file:
hal_jmp_buf	arch/v3_0/include/hal_arch.h	/^typedef cyg_uint32 hal_jmp_buf[CYGARC_JMP_BUF_SIZE];$/;"	t
hal_ks32c_i2c_init	aim711/v3_0/src/aim711_misc.c	/^hal_ks32c_i2c_init(void)$/;"	f	file:
hal_ks32c_i2c_msg_s	aim711/v3_0/include/plf_io.h	/^typedef struct hal_ks32c_i2c_msg_s$/;"	s
hal_ks32c_i2c_msg_t	aim711/v3_0/include/plf_io.h	/^} hal_ks32c_i2c_msg_t;$/;"	t	typeref:struct:hal_ks32c_i2c_msg_s
hal_ks32c_i2c_transfer	aim711/v3_0/src/aim711_misc.c	/^hal_ks32c_i2c_transfer(cyg_uint32 nmsg, hal_ks32c_i2c_msg_t* pmsgs)$/;"	f
hal_lpc24xx_set_leds	lpc24xx/ea2468/v3_0/src/ea2468_misc.c	/^void hal_lpc24xx_set_leds (int mask)$/;"	f
hal_lpc2xxx_iap_call	lpc2xxx/var/v3_0/src/lpc2xxx_iap.c	/^hal_lpc2xxx_iap_call (cyg_uint32 cmd, cyg_uint32 par0, cyg_uint32 par1,$/;"	f
hal_lpc2xxx_iap_init	lpc2xxx/var/v3_0/src/lpc2xxx_iap.c	/^hal_lpc2xxx_iap_init (void) {$/;"	f	file:
hal_lpc2xxx_set_leds	lpc2xxx/lpcmt/v3_0/src/lpcmt_misc.c	/^void hal_lpc2xxx_set_leds(int mask)$/;"	f
hal_lpc2xxx_set_leds	lpc2xxx/mcb2100/v3_0/src/mcb2100_misc.c	/^void hal_lpc2xxx_set_leds(int mask)$/;"	f
hal_lpc2xxx_set_leds	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^hal_lpc2xxx_set_leds (int mask)$/;"	f
hal_lpc2xxx_set_leds	lpc2xxx/olpch2294/v3_0/src/olpch2294_misc.c	/^hal_lpc2xxx_set_leds (int mask)$/;"	f
hal_lpc2xxx_set_leds	lpc2xxx/olpcl2294/v3_0/src/olpcl2294_misc.c	/^hal_lpc2xxx_set_leds (int mask)$/;"	f
hal_lpc2xxx_set_leds	lpc2xxx/p2106/v3_0/src/p2106_misc.c	/^void hal_lpc2xxx_set_leds(int mask)$/;"	f
hal_lpc2xxx_set_leds	lpc2xxx/phycore229x/v3_0/src/phycore229x_misc.c	/^void hal_lpc2xxx_set_leds (int mask)$/;"	f
hal_lpc_can_init	lpc24xx/ea2468/v3_0/src/ea2468_misc.c	/^void hal_lpc_can_init(cyg_uint8 can_chan_no)$/;"	f
hal_lpc_can_init	lpc2xxx/var/v3_0/src/lpc2xxx_misc.c	/^void hal_lpc_can_init(cyg_uint8 can_chan_no)$/;"	f
hal_lpc_eeprom_read	lpc24xx/ea2468/v3_0/src/platform_i2c.c	/^cyg_uint32 hal_lpc_eeprom_read(cyg_uint16 addr,$/;"	f
hal_lpc_eeprom_write	lpc24xx/ea2468/v3_0/src/platform_i2c.c	/^cyg_uint32 hal_lpc_eeprom_write(cyg_uint16 addr,$/;"	f
hal_lpc_get_pclk	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^cyg_uint32 hal_lpc_get_pclk(cyg_uint32 pclk_id)$/;"	f
hal_lpc_set_pclk	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^void hal_lpc_set_pclk(cyg_uint32 peripheral_id, cyg_uint8 divider)$/;"	f
hal_lpc_set_power	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^void hal_lpc_set_power(cyg_uint8 pconp_id, int on)$/;"	f
hal_lpc_watchdog_reset	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^void hal_lpc_watchdog_reset(void)$/;"	f
hal_lpc_watchdog_reset	lpc2xxx/var/v3_0/src/lpc2xxx_misc.c	/^void hal_lpc_watchdog_reset(void)$/;"	f
hal_lsbindex	arch/v3_0/src/hal_misc.c	/^hal_lsbindex(int mask)$/;"	f
hal_mac7100_esci_pins	mac7100/var/v3_0/src/mac7100_misc.c	/^hal_mac7100_esci_pins(cyg_uint32 i_esci){$/;"	f
hal_mac7100_reset_cpu	mac7100/var/v3_0/src/mac7100_misc.c	/^void hal_mac7100_reset_cpu(void)$/;"	f
hal_mac7100evb_get_leds	mac7100/mac7100evb/v3_0/src/mac7100evb_misc.c	/^hal_mac7100evb_get_leds(void)$/;"	f
hal_mac7100evb_led_off	mac7100/mac7100evb/v3_0/src/mac7100evb_misc.c	/^hal_mac7100evb_led_off(int val)$/;"	f
hal_mac7100evb_led_on	mac7100/mac7100evb/v3_0/src/mac7100evb_misc.c	/^hal_mac7100evb_led_on(int val)$/;"	f
hal_mac7100evb_set_leds	mac7100/mac7100evb/v3_0/src/mac7100evb_misc.c	/^hal_mac7100evb_set_leds(int val)$/;"	f
hal_mace1_get_leds	mac7100/mace1/v3_0/src/mace1_misc.c	/^hal_mace1_get_leds(void)$/;"	f
hal_mace1_led_off	mac7100/mace1/v3_0/src/mace1_misc.c	/^hal_mace1_led_off(int val)$/;"	f
hal_mace1_led_on	mac7100/mace1/v3_0/src/mace1_misc.c	/^hal_mace1_led_on(int val)$/;"	f
hal_mace1_set_leds	mac7100/mace1/v3_0/src/mace1_misc.c	/^hal_mace1_set_leds(int val)$/;"	f
hal_mem_init	lpc24xx/ea2468/v3_0/src/ea2468_misc.c	/^void hal_mem_init(void)$/;"	f
hal_mmu_init	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^hal_mmu_init(void)$/;"	f
hal_mmu_init	arm9/excalibur/v3_0/src/excalibur_misc.c	/^hal_mmu_init(void)$/;"	f
hal_mmu_init	arm9/innovator/v3_0/src/innovator_misc.c	/^hal_mmu_init(void)$/;"	f
hal_mmu_init	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^hal_mmu_init(void)$/;"	f
hal_mmu_init	sa11x0/assabet/v3_0/src/assabet_misc.c	/^hal_mmu_init(void)$/;"	f
hal_mmu_init	sa11x0/brutus/v3_0/src/brutus_misc.c	/^hal_mmu_init(void)$/;"	f
hal_mmu_init	sa11x0/cerf/v3_0/src/cerf_misc.c	/^hal_mmu_init(void)$/;"	f
hal_mmu_init	sa11x0/cerfpda/v3_0/src/cerfpda_misc.c	/^hal_mmu_init(void)$/;"	f
hal_mmu_init	sa11x0/flexanet/v3_0/src/flexanet_misc.c	/^hal_mmu_init(void)$/;"	f
hal_mmu_init	sa11x0/ipaq/v3_0/src/ipaq_misc.c	/^hal_mmu_init(void)$/;"	f
hal_mmu_init	sa11x0/nano/v3_0/src/nano_misc.c	/^hal_mmu_init(void)$/;"	f
hal_mmu_init	sa11x0/sa1100mm/v3_0/src/sa1100mm_misc.c	/^hal_mmu_init(void)$/;"	f
hal_mmu_init	xscale/mpc50/v3_0/src/mpc50_misc.c	/^void hal_mmu_init(void)$/;"	f
hal_mmu_init	xscale/picasso/v3_0/src/picasso_misc.c	/^hal_mmu_init(void)$/;"	f
hal_mmu_init	xscale/uE250/v3_0/src/uE250_misc.c	/^hal_mmu_init(void)$/;"	f
hal_mmu_init	xscale/xsengine/v3_0/src/xsengine_misc.c	/^hal_mmu_init(void)$/;"	f
hal_msbindex	arch/v3_0/src/hal_misc.c	/^hal_msbindex(int mask)$/;"	f
hal_pci_alloc_base_io	xscale/iq80321/v3_0/src/iq80321_pci.c	/^cyg_uint32 hal_pci_alloc_base_io;$/;"	v
hal_pci_alloc_base_memory	xscale/iq80321/v3_0/src/iq80321_pci.c	/^cyg_uint32 hal_pci_alloc_base_memory;$/;"	v
hal_pci_inbound_window_base	xscale/iq80321/v3_0/src/iq80321_pci.c	/^cyg_uint32 hal_pci_inbound_window_base;$/;"	v
hal_pci_inbound_window_mask	xscale/iq80321/v3_0/src/iq80321_pci.c	/^cyg_uint32 hal_pci_inbound_window_mask;$/;"	v
hal_pci_physical_io_base	xscale/iq80321/v3_0/src/iq80321_pci.c	/^cyg_uint32 hal_pci_physical_io_base;$/;"	v
hal_pci_physical_memory_base	xscale/iq80321/v3_0/src/iq80321_pci.c	/^cyg_uint32 hal_pci_physical_memory_base;$/;"	v
hal_phys_to_virt_address	sa11x0/var/v3_0/src/sa11x0_misc.c	/^cyg_uint32 hal_phys_to_virt_address( cyg_uint32 paddr )$/;"	f
hal_pit_init	mac7100/var/v3_0/src/mac7100_misc.c	/^void hal_pit_init(void)$/;"	f
hal_plf_eth_init	at91/at91sam7xek/v3_0/src/at91sam7xek_misc.c	/^void hal_plf_eth_init(void)$/;"	f
hal_plf_eth_init	at91/sam7ex256/v3_0/src/sam7ex256_misc.c	/^void hal_plf_eth_init(void)$/;"	f
hal_plf_hardware_init	at91/at91sam7s/v3_0/src/at91sam7s_misc.c	/^void hal_plf_hardware_init (void) $/;"	f
hal_plf_hardware_init	lpc24xx/ea2468/v3_0/src/ea2468_misc.c	/^void hal_plf_hardware_init(void)$/;"	f
hal_plf_hardware_init	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^hal_plf_hardware_init (void)$/;"	f
hal_plf_hardware_init	lpc2xxx/olpch2294/v3_0/src/olpch2294_misc.c	/^hal_plf_hardware_init (void)$/;"	f
hal_plf_hardware_init	lpc2xxx/olpcl2294/v3_0/src/olpcl2294_misc.c	/^hal_plf_hardware_init (void)$/;"	f
hal_plf_hardware_init	lpc2xxx/phycore229x/v3_0/src/phycore229x_misc.c	/^void hal_plf_hardware_init(void)$/;"	f
hal_plf_hardware_init	xscale/iq80310/v3_0/src/iq80310_misc.c	/^void hal_plf_hardware_init(void)$/;"	f
hal_plf_hardware_init	xscale/npwr/v3_0/src/npwr_misc.c	/^void hal_plf_hardware_init(void)$/;"	f
hal_plf_pci_init	xscale/grg/v3_0/src/grg_pci.c	/^hal_plf_pci_init(void)$/;"	f
hal_plf_pci_init	xscale/ixdp425/v3_0/src/ixdp425_pci.c	/^hal_plf_pci_init(void)$/;"	f
hal_plf_pci_init	xscale/prpmc1100/v3_0/src/prpmc1100_pci.c	/^hal_plf_pci_init(void)$/;"	f
hal_plf_startup	lpc24xx/ea2468/v3_0/src/ea2468_misc.c	/^void hal_plf_startup(void)$/;"	f
hal_pll_init	lpc24xx/ea2468/v3_0/src/ea2468_misc.c	/^void hal_pll_init(void)$/;"	f
hal_reset	aim711/v3_0/src/aim711_misc.c	/^void hal_reset(void)$/;"	f
hal_reset	snds/v3_0/src/snds100_misc.c	/^void hal_reset(void)$/;"	f
hal_set_pin_function	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^void hal_set_pin_function(cyg_uint8 port, cyg_uint8 pin, cyg_uint8 function)$/;"	f
hal_show_IRQ	aeb/v3_0/src/aeb_misc.c	/^void hal_show_IRQ(int vector, int data, int handler)$/;"	f
hal_show_IRQ	aim711/v3_0/src/aim711_misc.c	/^void hal_show_IRQ(int vector, int data, int handler)$/;"	f
hal_show_IRQ	at91/var/v3_0/src/at91_misc.c	/^void hal_show_IRQ(int vector, int data, int handler)$/;"	f
hal_show_IRQ	e7t/v3_0/src/e7t_misc.c	/^void hal_show_IRQ(int vector, int data, int handler)$/;"	f
hal_show_IRQ	integrator/v3_0/src/integrator_misc.c	/^void hal_show_IRQ(int vector, int data, int handler)$/;"	f
hal_show_IRQ	mac7100/var/v3_0/src/mac7100_misc.c	/^void hal_show_IRQ(int vector, int data, int handler)$/;"	f
hal_show_IRQ	pid/v3_0/src/pid_misc.c	/^void hal_show_IRQ(int vector, int data, int handler)$/;"	f
hal_show_IRQ	snds/v3_0/src/snds100_misc.c	/^void hal_show_IRQ(int vector, int data, int handler)$/;"	f
hal_spurious_IRQ	arch/v3_0/src/hal_misc.c	/^hal_spurious_IRQ(HAL_SavedRegisters *regs)$/;"	f
hal_spurious_ints	edb7xxx/v3_0/src/edb7xxx_misc.c	/^int hal_spurious_ints;$/;"	v
hal_start_clock_tmr	lpc24xx/var/v3_0/src/lpc24xx_misc.c	/^void hal_start_clock_tmr(cyg_uint32 period)$/;"	f
hal_syscall_handler	arch/v3_0/src/hal_syscall.c	/^hal_syscall_handler(void)$/;"	f
hal_virt_to_phys_address	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^hal_virt_to_phys_address(cyg_uint32 virt)$/;"	f
hal_virt_to_phys_address	sa11x0/var/v3_0/src/sa11x0_misc.c	/^cyg_uint32 hal_virt_to_phys_address( cyg_uint32 vaddr )$/;"	f
hal_virt_to_uncached_address	sa11x0/var/v3_0/src/sa11x0_misc.c	/^cyg_uint32 hal_virt_to_uncached_address( cyg_uint32 vaddr )$/;"	f
hal_virtual_vector_table	arch/v3_0/src/vectors.S	/^hal_virtual_vector_table:$/;"	l
hal_vsr_table	arch/v3_0/include/hal_intr.h	/^externC CYG_ADDRESS    hal_vsr_table[CYGNUM_HAL_VSR_COUNT];$/;"	v
hal_vsr_table	arch/v3_0/src/vectors.S	/^hal_vsr_table:$/;"	l
hal_xscale_core_init	xscale/cores/v3_0/src/xscale_misc.c	/^hal_xscale_core_init(void)$/;"	f
handler	xscale/iq80310/v3_0/src/diag/interrupts.c	/^	INTFUNCPTR	handler;$/;"	m	struct:__anon34	file:
handler	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^    FUNCPTR	handler;$/;"	m	struct:__anon33	file:
handlers	sa11x0/ipaq/v3_0/src/atmel_support.c	/^static atmel_handler *handlers[NUM_ATMEL_CMDS];$/;"	v	file:
hardware_mech_config	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^	int	hardware_mech_config;	 \/* for accessing config. space *\/$/;"	m	struct:__anon26
hardware_mech_special	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^	int	hardware_mech_special;	\/* for performing special cycles *\/$/;"	m	struct:__anon26
hardware_vectors	arch/v3_0/src/hal_misc.c	/^static unsigned long *hardware_vectors = (unsigned long *)0x20;$/;"	v	file:
hdl	lpc24xx/ea2468/v3_0/tests/i2c_eeprom.c	/^    cyg_handle_t hdl;$/;"	m	struct:st_thread_data	file:
hdr	arch/v3_0/src/redboot_linux_exec.c	/^    struct tag_header hdr;$/;"	m	struct:tag	typeref:struct:tag::tag_header	file:
hdwr_diag	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^void hdwr_diag (void)$/;"	f
hdwr_diag	xscale/iq80321/v3_0/src/diag/xscale_test.c	/^hdwr_diag (void)$/;"	f
header_type	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   header_type;$/;"	m	struct:__anon27
header_type	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   header_type;$/;"	m	struct:__anon28
height	arm9/aaed2000/v3_0/include/lcd_support.h	/^    short height, width;  \/\/ Pixels$/;"	m	struct:lcd_info
height	edb7xxx/v3_0/include/lcd_support.h	/^    short height, width;  \/\/ Pixels$/;"	m	struct:lcd_info
height	edb7xxx/v3_0/misc/lcd_support.c	/^static int height = LCD_HEIGHT \/ (FONT_HEIGHT*SCREEN_SCALE);$/;"	v	file:
height	sa11x0/ipaq/v3_0/include/lcd_support.h	/^    short height, width;  \/\/ Pixels$/;"	m	struct:lcd_info
height	xscale/picasso/v3_0/include/vga_support.h	/^    short height, width;  \/\/ Pixels$/;"	m	struct:vga_info
height	xscale/uE250/v3_0/include/vga_support.h	/^    short height, width;  \/\/ Pixels$/;"	m	struct:vga_info
help	aeb/v3_0/src/gdb_module.c	/^    cyg_uint32    help;$/;"	m	struct:ModuleHeader	file:
help	e7t/v3_0/src/redboot_module.c	/^    cyg_uint32    help;$/;"	m	struct:ModuleHeader	file:
hex2dec	xscale/iq80310/v3_0/src/diag/io_utils.c	/^char hex2dec(char hex)$/;"	f
hex2digit	integrator/v3_0/src/flash.c	/^int hex2digit(char c)$/;"	f
hex2digit	pid/v3_0/src/flash.c	/^int hex2digit(char c)$/;"	f
hex32out	xscale/iq80310/v3_0/src/diag/io_utils.c	/^void hex32out(unsigned long num)$/;"	f
hex8out	xscale/iq80310/v3_0/src/diag/io_utils.c	/^void hex8out(unsigned char num)$/;"	f
hexIn	xscale/iq80310/v3_0/src/diag/io_utils.c	/^long hexIn(void)$/;"	f
hexIn	xscale/iq80321/v3_0/src/diag/io_utils.c	/^hexIn(void)$/;"	f
hex_codes	integrator/v3_0/src/hal_diag.c	/^unsigned int hex_codes[] = {$/;"	v
hextab	aim711/v3_0/src/hal_diag.c	/^char hextab[] = "0123456789ABCDEF";$/;"	v
hextab	e7t/v3_0/src/hal_diag.c	/^char hextab[] = "0123456789ABCDEF";$/;"	v
hextab	snds/v3_0/src/hal_diag.c	/^char hextab[] = "0123456789ABCDEF";$/;"	v
high	arch/v3_0/src/redboot_linux_exec.c	/^    u32 high;$/;"	m	struct:tag_serialnr	file:
hold_vectors	arch/v3_0/src/hal_misc.c	/^static unsigned long hold_vectors[ARM_VECTORS];$/;"	v	file:
i	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	i : 1;		\/* 1 = interrupt upon completion *\/$/;"	m	struct:cmdBlock::__anon17
i	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	i : 1;		\/* 1 = interrupt upon completion *\/$/;"	m	struct:cmdBlock::__anon18
i	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	i : 1;		\/* 1 = interrupt upon completion *\/$/;"	m	struct:cmdBlock::__anon19
i	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	i : 1;		\/* 1 = interrupt upon completion *\/$/;"	m	struct:cmdBlock::__anon20
i	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	i : 1;		\/* 1 = interrupt upon completion *\/$/;"	m	struct:cmdBlock::__anon21
i	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	i : 1;		\/* 1 = interrupt upon completion *\/$/;"	m	struct:cmdBlock::__anon22
i	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	i : 1;		\/* 1 = interrupt upon completion *\/$/;"	m	struct:cmdBlock::__anon23
i2c0_thread	lpc24xx/ea2468/v3_0/tests/i2c_eeprom.c	/^cyg_thread_entry_t i2c0_thread;$/;"	v
i2c0_thread	lpc24xx/ea2468/v3_0/tests/i2c_eeprom.c	/^void i2c0_thread(cyg_addrword_t data)$/;"	f
i2c0_thread_data	lpc24xx/ea2468/v3_0/tests/i2c_eeprom.c	/^thread_data_t      i2c0_thread_data;$/;"	v
i2c_mutex	aim711/v3_0/src/aim711_misc.c	/^static cyg_drv_mutex_t i2c_mutex;$/;"	v	file:
i2s_FIQ	edb7xxx/v3_0/misc/i2s_audio_fiq.S	/^i2s_FIQ:$/;"	l
i557AddrSet	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static int i557AddrSet ()$/;"	f	file:
i557Config	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static int i557Config (UINT8 loopBackMode)	\/* None, int, or ext 1, 2 (see etherTest.h) *\/$/;"	f	file:
i557Init	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static int i557Init (void)$/;"	f	file:
i557IntHandler	xscale/iq80310/v3_0/src/diag/ether_test.c	/^int i557IntHandler (int arg)  \/* should return int *\/$/;"	f
i557RUStart	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static int i557RUStart (void)$/;"	f	file:
i557SelfTest	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static int i557SelfTest ()$/;"	f	file:
i557Status	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static UINT16 i557Status;	\/* Status code from SCB *\/$/;"	v	file:
i960Rx_devices	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^I960RX_DEVICES i960Rx_devices[MAX_I960RX];$/;"	v
i960Rx_seek	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^static void i960Rx_seek (UINT32 adapter_device_id)$/;"	f	file:
iaMatch	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	iaMatch : 1;	\/* Dest addr matched chip's hardware addr *\/$/;"	m	struct:rfd
iaSetup	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	} iaSetup;$/;"	m	union:cmdBlock	typeref:struct:cmdBlock::__anon18
ice_thread_inbuf	arch/v3_0/src/arm_stub.c	/^static cyg_uint8 ice_thread_inbuf[ICE_THREAD_INBUFSIZ];$/;"	v	file:
ice_thread_outbuf	arch/v3_0/src/arm_stub.c	/^static cyg_uint8 ice_thread_outbuf[ICE_THREAD_OUTBUFSIZ];$/;"	v	file:
ice_thread_proc	arch/v3_0/src/arm_stub.c	/^ice_thread_proc(void)$/;"	f	file:
ice_thread_query	arch/v3_0/src/arm_stub.c	/^ice_thread_query(void)$/;"	f	file:
ice_thread_set	arch/v3_0/src/arm_stub.c	/^ice_thread_set(void)$/;"	f	file:
ice_thread_stack	arch/v3_0/src/arm_stub.c	/^static cyg_uint8 ice_thread_stack[ICE_THREAD_STACKSIZE];$/;"	v	file:
ice_thread_vector	arch/v3_0/src/vectors.S	/^ice_thread_vector:$/;"	l
id	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_FAULT	file:
id	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
id	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_RESERVED	file:
id	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
id	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_FAULT	file:
id	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
id	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_RESERVED	file:
id	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
id	arm9/innovator/v3_0/src/innovator_misc.c	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_FAULT	file:
id	arm9/innovator/v3_0/src/innovator_misc.c	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
id	arm9/innovator/v3_0/src/innovator_misc.c	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_RESERVED	file:
id	arm9/innovator/v3_0/src/innovator_misc.c	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
id	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_FAULT	file:
id	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
id	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_RESERVED	file:
id	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
id	ebsa285/v3_0/include/hal_ebsa285.h	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_FAULT
id	ebsa285/v3_0/include/hal_ebsa285.h	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE
id	ebsa285/v3_0/include/hal_ebsa285.h	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_RESERVED
id	ebsa285/v3_0/include/hal_ebsa285.h	/^    int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
id	lpc2xxx/var/v3_0/tests/iap_test.c	/^    cyg_uint32 id;$/;"	m	struct:__anon50	file:
id	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_FAULT
id	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE
id	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_RESERVED
id	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int id : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
ide_ctrl	xscale/picasso/v3_0/src/picasso_ide.c	/^} ide_ctrl[MAX_IDE];$/;"	v	typeref:struct:__anon39	file:
ide_ctrl	xscale/uE250/v3_0/src/uE250_ide.c	/^} ide_ctrl[MAX_IDE];$/;"	v	typeref:struct:__anon36	file:
ident	integrator/v3_0/src/flash.c	/^    char *ident;		\/\/ identification string$/;"	m	struct:flashType	file:
ident	integrator/v3_0/src/prog_flash.c	/^    char *ident;		\/\/ identification string$/;"	m	struct:flashType	file:
identify_FLASH	edb7xxx/v3_0/misc/prog_flash.c	/^identify_FLASH(void )$/;"	f
identify_FLASH	integrator/v3_0/src/flash.c	/^identify_FLASH(void )$/;"	f
identify_FLASH	integrator/v3_0/src/prog_flash.c	/^identify_FLASH(void )$/;"	f
identify_FLASH	pid/v3_0/src/flash.c	/^identify_FLASH(void )$/;"	f
identify_FLASH	pid/v3_0/src/prog_flash.c	/^identify_FLASH(void )$/;"	f
idle	arm9/aaed2000/v3_0/src/lcd_support.c	/^idle(bool is_idle)$/;"	f	file:
idle	edb7xxx/v3_0/misc/i2s_audio_test.c	/^idle(void)$/;"	f	file:
idle	edb7xxx/v3_0/src/lcd_support.c	/^idle(bool is_idle)$/;"	f	file:
idle	sa11x0/ipaq/v3_0/src/redboot_cmds.c	/^idle(bool is_idle)$/;"	f	file:
idle	xscale/picasso/v3_0/src/vga_support.c	/^idle(bool is_idle)$/;"	f	file:
idle	xscale/uE250/v3_0/src/vga_support.c	/^idle(bool is_idle)$/;"	f	file:
if_level_major_ver	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^	int	if_level_major_ver;	 \/* in BCD, 0x02 for version 2.1 *\/$/;"	m	struct:__anon26
if_level_minor_ver	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^	int	if_level_minor_ver;	 \/* in BCD, 0x01 for version 2.1 *\/$/;"	m	struct:__anon26
imp	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int imp : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
imp	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int imp : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
imp	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int imp : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
imp	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int imp : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
imp	arm9/innovator/v3_0/src/innovator_misc.c	/^    int imp : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
imp	arm9/innovator/v3_0/src/innovator_misc.c	/^    int imp : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
imp	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int imp : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
imp	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int imp : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
imp	ebsa285/v3_0/include/hal_ebsa285.h	/^    int imp : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
imp	ebsa285/v3_0/include/hal_ebsa285.h	/^    int imp : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE
imp	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int imp : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
imp	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int imp : 2;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE
in_buffer	arch/v3_0/src/arm_stub.c	/^    cyg_uint8  *in_buffer;$/;"	m	struct:__anon7	file:
in_buffer_size	arch/v3_0/src/arm_stub.c	/^    cyg_int32  in_buffer_size;$/;"	m	struct:__anon7	file:
inb	edb7xxx/v3_0/src/lcd_support.c	/^inb(cyg_uint32 port)$/;"	f	file:
inb	xscale/picasso/v3_0/src/vga_support.c	/^inb(cyg_uint32 port)$/;"	f	file:
inb	xscale/uE250/v3_0/src/vga_support.c	/^inb(cyg_uint32 port)$/;"	f	file:
info	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^	SLOT_IRQ_ROUTING  info[NUM_PCI_SLOTS];$/;"	m	struct:__anon32
init	aeb/v3_0/src/gdb_module.c	/^    cyg_uint32    init;$/;"	m	struct:ModuleHeader	file:
init	e7t/v3_0/src/redboot_module.c	/^    cyg_uint32    init;$/;"	m	struct:ModuleHeader	file:
init	integrator/v3_0/src/flash.c	/^    flashInit *init;     	\/\/ Lock a flash device$/;"	m	struct:flashType	file:
initCom	at91/jtst/v3_0/support/jtstflash.cpp	/^void initCom(char* com){$/;"	f
initPHY	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static int initPHY (UINT32 device_type, int loop_mode)$/;"	f	file:
init_channel	ebsa285/v3_0/src/hal_diag.c	/^init_channel(void* __ch_data)$/;"	f	file:
init_channel	sa11x0/var/v3_0/src/hal_diag.c	/^init_channel(channel_data_t* __ch_data)$/;"	f	file:
init_channel	xscale/pxa2x0/v3_0/src/hal_diag.c	/^init_channel(channel_data_t* __ch_data)$/;"	f	file:
init_done	arch/v3_0/src/vectors.S	/^init_done:$/;"	l
init_eeprom	xscale/iq80310/v3_0/src/diag/flash.c	/^void init_eeprom(void)$/;"	f
init_external_timer	xscale/iq80310/v3_0/src/diag/external_timer.c	/^void init_external_timer(void)$/;"	f
init_flag	arch/v3_0/src/vectors.S	/^init_flag:$/;"	l
init_kbd_coord	sa11x0/ipaq/v3_0/src/lcd_support.c	/^init_kbd_coord(int indx, char *prompt_char)$/;"	f	file:
init_lcd_channel	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^init_lcd_channel (cyg_uint8 * base)$/;"	f	file:
init_module	ebsa285/v3_0/support/linux/safl_util/safl.c	/^init_module(void)$/;"	f
init_ser	aim711/v3_0/src/hal_diag.c	/^init_ser(void)$/;"	f
init_ser	e7t/v3_0/src/hal_diag.c	/^init_ser(void)$/;"	f
init_ser	snds/v3_0/src/hal_diag.c	/^init_ser(void)$/;"	f
init_serial_channel	cma230/v3_0/src/hal_diag.c	/^init_serial_channel(channel_data_t* __ch_data)$/;"	f	file:
init_serial_channel	xscale/iop310/v3_0/src/hal_diag.c	/^init_serial_channel(channel_data_t* __ch_data)$/;"	f	file:
init_uart	xscale/iq80310/v3_0/src/diag/cycduart.c	/^static void init_uart (void)$/;"	f	file:
initialize_plx_bridge	xscale/uE250/v3_0/src/uE250_plx.c	/^initialize_plx_bridge(void)$/;"	f
initialized	lpc2xxx/var/v3_0/src/lpc2xxx_iap.c	/^static int initialized = 0;$/;"	v	file:
initrd	arch/v3_0/src/redboot_linux_exec.c	/^        struct tag_initrd	initrd;$/;"	m	union:tag::__anon4	typeref:struct:tag::__anon4::tag_initrd	file:
innovator_program_new_stack	arm9/innovator/v3_0/src/innovator_misc.c	/^void innovator_program_new_stack(void *func)$/;"	f
innovator_ser_channels	arm9/innovator/v3_0/src/hal_diag.c	/^static channel_data_t innovator_ser_channels[1] = {$/;"	v	file:
inreg	xscale/iq80310/v3_0/src/diag/cycduart.c	/^int inreg(int reg)$/;"	f
ins_will_execute	arch/v3_0/src/arm_stub.c	/^ins_will_execute(unsigned long ins)$/;"	f	file:
inside	sa11x0/ipaq/v3_0/src/lcd_support.c	/^inside(int pos, int lim1, int lim2)$/;"	f	file:
instrBuffer	arch/v3_0/src/arm_stub.c	/^} instrBuffer;$/;"	t	typeref:struct:__anon5	file:
intEnab	xscale/iq80310/v3_0/src/diag/ether_test.h	/^    	UINT32 intEnab : 1;	\/* 1 = interrupt at end of cycle *\/$/;"	m	struct:__anon12::__anon13
int_line	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   int_line;$/;"	m	struct:__anon27
int_line	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   int_line;$/;"	m	struct:__anon28
int_pin	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   int_pin;$/;"	m	struct:__anon27
int_pin	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   int_pin;$/;"	m	struct:__anon28
int_state	gps4020/v3_0/src/hal_diag.c	/^    int                   int_state;$/;"	m	struct:__anon46	file:
inta_bitmap	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  int	inta_bitmap;  \/* Which XINT connected to *\/$/;"	m	struct:__anon31
inta_link	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  int	inta_link;  \/* Which ints. are or'd together *\/$/;"	m	struct:__anon31
intb_bitmap	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  int	intb_bitmap;  \/* Which XINT connected to *\/$/;"	m	struct:__anon31
intb_link	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  int	intb_link;  \/* Which ints. are or'd together *\/$/;"	m	struct:__anon31
intc_bitmap	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  int	intc_bitmap;  \/* Which XINT connected to *\/$/;"	m	struct:__anon31
intc_link	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  int	intc_link;  \/* Which ints. are or'd together *\/$/;"	m	struct:__anon31
intd_bitmap	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  int	intd_bitmap;  \/* Which XINT connected to *\/$/;"	m	struct:__anon31
intd_link	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  int	intd_link;  \/* Which ints. are or'd together *\/$/;"	m	struct:__anon31
integrator_ser_channels	integrator/v3_0/src/hal_diag.c	/^static channel_data_t integrator_ser_channels[2] = {$/;"	v	file:
internal_timer	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^void internal_timer(MENU_ARG arg)$/;"	f
intmod	snds/v3_0/src/ks32c5000.h	/^  reg intmod;          \/\/ Interrupt mode register$/;"	m	struct:__anon52
intmsk	snds/v3_0/src/ks32c5000.h	/^  reg intmsk;          \/\/ Interrupt mask register$/;"	m	struct:__anon52
intoffset	snds/v3_0/src/ks32c5000.h	/^  reg intoffset;       \/\/ Interrupt offset register$/;"	m	struct:__anon52
intpnd	snds/v3_0/src/ks32c5000.h	/^  reg intpnd;          \/\/ Interrupt pending register$/;"	m	struct:__anon52
intpri0	snds/v3_0/src/ks32c5000.h	/^  reg intpri0;         \/\/ Interrupt priority register$/;"	m	struct:__anon52
intpri1	snds/v3_0/src/ks32c5000.h	/^  reg intpri1;$/;"	m	struct:__anon52
intpri2	snds/v3_0/src/ks32c5000.h	/^  reg intpri2;$/;"	m	struct:__anon52
intpri3	snds/v3_0/src/ks32c5000.h	/^  reg intpri3;$/;"	m	struct:__anon52
intpri4	snds/v3_0/src/ks32c5000.h	/^  reg intpri4;$/;"	m	struct:__anon52
intpri5	snds/v3_0/src/ks32c5000.h	/^  reg intpri5;$/;"	m	struct:__anon52
io_base	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   io_base;$/;"	m	struct:__anon28
io_limit	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   io_limit;$/;"	m	struct:__anon28
iobase_upper16	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  iobase_upper16;$/;"	m	struct:__anon28
iolimit_upper16	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  iolimit_upper16;$/;"	m	struct:__anon28
iop310_is_host	xscale/iop310/v3_0/include/hal_iop310.h	95;"	d
iospace_limit	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^ULONG	iospace_limit[NUM_PCI_BUSES];$/;"	v
iospace_ptr	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^ULONG	iospace_ptr[NUM_PCI_BUSES];$/;"	v
ip	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  ip;                               \/\/ (r12)$/;"	m	struct:__anon2
ipaq_EGPIO	sa11x0/ipaq/v3_0/src/ipaq_misc.c	/^ipaq_EGPIO(unsigned long mask, unsigned long value)$/;"	f
iq80310_fiq_handler	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int iq80310_fiq_handler(void)$/;"	f
iq80310_irq_handler	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int iq80310_irq_handler(void)$/;"	f
irq_level	arch/v3_0/src/vectors.S	/^irq_level:$/;"	l
isHost	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^int isHost(void)$/;"	f
is_digit	arm9/aaed2000/v3_0/src/lcd_support.c	628;"	d	file:
is_digit	edb7xxx/v3_0/misc/lcd_support.c	362;"	d	file:
is_digit	edb7xxx/v3_0/src/lcd_support.c	569;"	d	file:
is_digit	sa11x0/assabet/v3_0/src/lcd_support.c	474;"	d	file:
is_digit	sa11x0/cerfpda/v3_0/src/lcd_support.c	474;"	d	file:
is_digit	sa11x0/ipaq/v3_0/src/lcd_support.c	565;"	d	file:
is_digit	xscale/picasso/v3_0/src/vga_support.c	635;"	d	file:
is_digit	xscale/uE250/v3_0/src/vga_support.c	635;"	d	file:
is_store_insn	xscale/cores/v3_0/src/xscale_stub.c	/^is_store_insn(unsigned pc)$/;"	f	file:
is_swabbed_redboot	xscale/ixp425/v3_0/src/ixp425_redboot.c	/^is_swabbed_redboot(void *faddr, cyg_uint32 *p)$/;"	f	file:
is_thumb_store_insn	xscale/cores/v3_0/src/xscale_stub.c	/^is_thumb_store_insn(unsigned pc)$/;"	f	file:
isdec	xscale/iq80310/v3_0/src/diag/io_utils.c	/^char isdec(char theChar)$/;"	f
ishex	xscale/iq80310/v3_0/src/diag/io_utils.c	/^char ishex(char theChar)$/;"	f
isr_connect	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int isr_connect(int int_num, void (*handler)(int), int arg)$/;"	f
isr_disconnect	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int isr_disconnect(int int_num)$/;"	f
isr_level	mac7100/var/v3_0/src/hal_diag.c	/^    int isr_level;$/;"	m	struct:__anon9	file:
isr_vector	aeb/v3_0/src/hal_diag.c	/^    int isr_vector;$/;"	m	struct:__anon1	file:
isr_vector	arm9/aaed2000/v3_0/src/hal_diag.c	/^    int        isr_vector;$/;"	m	struct:__anon60	file:
isr_vector	arm9/excalibur/v3_0/src/hal_diag.c	/^    int isr_vector;$/;"	m	struct:__anon58	file:
isr_vector	arm9/innovator/v3_0/src/hal_diag.c	/^    int isr_vector;$/;"	m	struct:__anon59	file:
isr_vector	arm9/smdk2410/v3_0/src/hal_diag.c	/^    int isr_vector;$/;"	m	struct:__anon57	file:
isr_vector	at91/var/v3_0/src/hal_diag.c	/^    int isr_vector;$/;"	m	struct:__anon64	file:
isr_vector	at91/var/v3_0/src/hal_diag_dbg.c	/^    int isr_vector;$/;"	m	struct:__anon65	file:
isr_vector	cma230/v3_0/src/hal_diag.c	/^    int isr_vector;$/;"	m	struct:__anon56	file:
isr_vector	edb7xxx/v3_0/src/hal_diag.c	/^    int isr_vector;$/;"	m	struct:__anon49	file:
isr_vector	gps4020/v3_0/src/hal_diag.c	/^    int                   isr_vector;$/;"	m	struct:__anon46	file:
isr_vector	integrator/v3_0/src/hal_diag.c	/^    int isr_vector;$/;"	m	struct:__anon47	file:
isr_vector	lpc24xx/var/v3_0/src/hal_diag.c	/^    int        isr_vector;$/;"	m	struct:__anon8	file:
isr_vector	lpc2xxx/var/v3_0/src/hal_diag.c	/^    int isr_vector;$/;"	m	struct:__anon51	file:
isr_vector	mac7100/var/v3_0/src/hal_diag.c	/^    int isr_vector;$/;"	m	struct:__anon9	file:
isr_vector	pid/v3_0/src/hal_diag.c	/^    int isr_vector;$/;"	m	struct:__anon44	file:
isr_vector	sa11x0/var/v3_0/src/hal_diag.c	/^    int isr_vector;$/;"	m	struct:__anon43	file:
isr_vector	xscale/iop310/v3_0/src/hal_diag.c	/^    int isr_vector;$/;"	m	struct:__anon38	file:
isr_vector	xscale/iq80321/v3_0/src/hal_diag.c	/^    int isr_vector;$/;"	m	struct:__anon40	file:
isr_vector	xscale/ixp425/v3_0/src/ixp425_diag.c	/^    int isr_vector;$/;"	m	struct:__anon35	file:
isr_vector	xscale/pxa2x0/v3_0/src/hal_diag.c	/^    int isr_vector;$/;"	m	struct:__anon37	file:
isr_vector_rx	aim711/v3_0/src/hal_diag.c	/^    int isr_vector_rx;$/;"	m	struct:__anon41	file:
isr_vector_rx	e7t/v3_0/src/hal_diag.c	/^    int isr_vector_rx;$/;"	m	struct:__anon42	file:
isr_vector_rx	snds/v3_0/src/hal_diag.c	/^    int isr_vector_rx;$/;"	m	struct:__anon55	file:
isr_vector_tx	aim711/v3_0/src/hal_diag.c	/^    int isr_vector_tx;$/;"	m	struct:__anon41	file:
isr_vector_tx	e7t/v3_0/src/hal_diag.c	/^    int isr_vector_tx;$/;"	m	struct:__anon42	file:
isr_vector_tx	snds/v3_0/src/hal_diag.c	/^    int isr_vector_tx;$/;"	m	struct:__anon55	file:
isr_xint0_spurious	xscale/iq80310/v3_0/src/diag/interrupts.c	/^static int isr_xint0_spurious = 0;$/;"	v	file:
isr_xint1_spurious	xscale/iq80310/v3_0/src/diag/interrupts.c	/^static int isr_xint1_spurious = 0;$/;"	v	file:
isr_xint2_spurious	xscale/iq80310/v3_0/src/diag/interrupts.c	/^static int isr_xint2_spurious = 0;$/;"	v	file:
isr_xint3_spurious	xscale/iq80310/v3_0/src/diag/interrupts.c	/^static int isr_xint3_spurious = 0;$/;"	v	file:
itemName	xscale/iq80310/v3_0/src/diag/test_menu.h	/^    char	*itemName;	\/* string to print with the menu *\/$/;"	m	struct:menuItem
itemName	xscale/iq80321/v3_0/src/diag/test_menu.h	/^    char	*itemName;	\/* string to print with the menu *\/$/;"	m	struct:menuItem
ixp425_read_config_byte	xscale/ixp425/v3_0/src/ixp425_pci.c	/^ixp425_read_config_byte(int offset)$/;"	f	file:
ixp425_read_config_dword	xscale/ixp425/v3_0/src/ixp425_pci.c	/^ixp425_read_config_dword(int offset)$/;"	f	file:
ixp425_read_config_word	xscale/ixp425/v3_0/src/ixp425_pci.c	/^ixp425_read_config_word(int offset)$/;"	f	file:
ixp425_write_config_byte	xscale/ixp425/v3_0/src/ixp425_pci.c	/^ixp425_write_config_byte(int offset, cyg_uint8 value)$/;"	f
ixp425_write_config_dword	xscale/ixp425/v3_0/src/ixp425_pci.c	/^ixp425_write_config_dword(int offset, cyg_uint32 value)$/;"	f
ixp425_write_config_word	xscale/ixp425/v3_0/src/ixp425_pci.c	/^ixp425_write_config_word(int offset, cyg_uint16 value)$/;"	f
kbd_active	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static bool kbd_active = true;$/;"	v	file:
kbd_chars	edb7xxx/v3_0/misc/kbd_support.c	/^static cyg_uint8 kbd_chars[96] = {$/;"	v	file:
kbd_ctrl_map	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static kbd_map kbd_ctrl_map = {$/;"	v	file:
kbd_delay	edb7xxx/v3_0/misc/kbd_support.c	/^kbd_delay(void)$/;"	f	file:
kbd_event_handler	sa11x0/ipaq/v3_0/src/atmel_support.c	/^kbd_event_handler(atmel_pkt *pkt)$/;"	f	file:
kbd_events_mbox	edb7xxx/v3_0/misc/kbd_support.c	/^static cyg_mbox      kbd_events_mbox;$/;"	v	file:
kbd_events_mbox_handle	edb7xxx/v3_0/misc/kbd_support.c	/^static cyg_handle_t  kbd_events_mbox_handle;$/;"	v	file:
kbd_exercise	edb7xxx/v3_0/misc/kbd_test.c	/^kbd_exercise(cyg_addrword_t p)$/;"	f	file:
kbd_getc	edb7xxx/v3_0/misc/kbd_support.c	/^kbd_getc(void)$/;"	f
kbd_init	edb7xxx/v3_0/misc/kbd_support.c	/^kbd_init(void)$/;"	f
kbd_interrupt	edb7xxx/v3_0/misc/kbd_support.c	/^static cyg_interrupt kbd_interrupt;$/;"	v	file:
kbd_interrupt_handle	edb7xxx/v3_0/misc/kbd_support.c	/^static cyg_handle_t  kbd_interrupt_handle;$/;"	v	file:
kbd_limits	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static struct coord kbd_limits[4];$/;"	v	typeref:struct:coord	file:
kbd_map	edb7xxx/v3_0/misc/kbd_support.c	/^static cyg_uint32    kbd_map[8][16] = {$/;"	v	file:
kbd_map	sa11x0/ipaq/v3_0/src/lcd_support.c	/^typedef unsigned char kbd_map[4][11];$/;"	t	file:
kbd_modifiers	edb7xxx/v3_0/misc/kbd_support.c	/^static cyg_uint32    kbd_modifiers;$/;"	v	file:
kbd_new_state	edb7xxx/v3_0/misc/kbd_support.c	/^static cyg_uint8     kbd_new_state[128];  \/\/ Current state of each key$/;"	v	file:
kbd_norm_map	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static kbd_map kbd_norm_map = {$/;"	v	file:
kbd_num_map	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static kbd_map kbd_num_map = {$/;"	v	file:
kbd_pos	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static int kbd_pos;$/;"	v	file:
kbd_scan	edb7xxx/v3_0/misc/kbd_support.c	/^kbd_scan(void)$/;"	f	file:
kbd_sem	edb7xxx/v3_0/misc/kbd_support.c	/^static cyg_sem_t     kbd_sem;$/;"	v	file:
kbd_server	edb7xxx/v3_0/misc/kbd_support.c	/^kbd_server(cyg_addrword_t p)$/;"	f	file:
kbd_server_stack	edb7xxx/v3_0/misc/kbd_support.c	/^static char kbd_server_stack[STACK_SIZE];$/;"	v	file:
kbd_server_thread_data	edb7xxx/v3_0/misc/kbd_support.c	/^static cyg_thread kbd_server_thread_data;$/;"	v	file:
kbd_server_thread_handle	edb7xxx/v3_0/misc/kbd_support.c	/^static cyg_handle_t kbd_server_thread_handle;$/;"	v	file:
kbd_shift_map	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static kbd_map kbd_shift_map = {$/;"	v	file:
kbd_shifted_chars	edb7xxx/v3_0/misc/kbd_support.c	/^static cyg_uint8 kbd_shifted_chars[96] = {$/;"	v	file:
kbd_state	edb7xxx/v3_0/misc/kbd_support.c	/^static cyg_uint8     kbd_state[128];      \/\/ Known state of each key$/;"	v	file:
key_event	sa11x0/ipaq/v3_0/include/atmel_support.h	/^struct key_event {$/;"	s
key_event_get	sa11x0/ipaq/v3_0/src/atmel_support.c	/^static int key_event_get, key_event_put;$/;"	v	file:
key_event_list	sa11x0/ipaq/v3_0/src/atmel_support.c	/^static struct key_event key_event_list[MAX_KEY_EVENTS];$/;"	v	typeref:struct:key_event	file:
key_event_put	sa11x0/ipaq/v3_0/src/atmel_support.c	/^static int key_event_get, key_event_put;$/;"	v	file:
key_get_event	sa11x0/ipaq/v3_0/src/atmel_support.c	/^key_get_event(struct key_event *ke)$/;"	f
keyboard_dsr	edb7xxx/v3_0/misc/kbd_support.c	/^keyboard_dsr(cyg_vector_t vector, cyg_ucount32 count, cyg_addrword_t data)$/;"	f	file:
keyboard_isr	edb7xxx/v3_0/misc/kbd_support.c	/^keyboard_isr(cyg_vector_t vector, cyg_addrword_t data, HAL_SavedRegisters *regs)$/;"	f	file:
known_parts	lpc2xxx/var/v3_0/tests/iap_test.c	/^static lpc_part_id_info_t known_parts[] = {$/;"	v	file:
ks32c_abort_isr	snds/v3_0/src/snds100_misc.c	/^ks32c_abort_isr(cyg_vector_t vector, cyg_addrword_t data, HAL_SavedRegisters *regs)$/;"	f	file:
ks32c_ser_channels	aim711/v3_0/src/hal_diag.c	/^static channel_data_t ks32c_ser_channels[2] = {$/;"	v	file:
ks32c_ser_channels	snds/v3_0/src/hal_diag.c	/^static channel_data_t ks32c_ser_channels[2] = {$/;"	v	file:
l_baud_control	ebsa285/v3_0/src/hal_diag.c	/^  volatile cyg_uint32 l_baud_control;$/;"	m	struct:ebsa_serial	file:
last_int	edb7xxx/v3_0/src/edb7xxx_misc.c	/^    int        first_int, last_int;$/;"	m	struct:regmap	file:
last_pci_bus	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^	int	last_pci_bus;	 \/* numbers start at 0 *\/$/;"	m	struct:__anon26
lastbus	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^UINT    lastbus;$/;"	v
latency_timer	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   latency_timer;$/;"	m	struct:__anon27
latency_timer	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   latency_timer;$/;"	m	struct:__anon28
lcd_base	edb7xxx/v3_0/misc/lcd_support.c	/^static cyg_uint8 *lcd_base = (cyg_uint8 *)0xC0000000;$/;"	v	file:
lcd_bpp	arm9/aaed2000/v3_0/src/lcd_support.c	/^static int lcd_bpp;$/;"	v	file:
lcd_bpp	edb7xxx/v3_0/src/lcd_support.c	/^static int lcd_bpp;$/;"	v	file:
lcd_bpp	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static int lcd_bpp;$/;"	v	file:
lcd_brightness	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_brightness(int level)$/;"	f
lcd_brightness_ack	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_brightness_ack(atmel_pkt *pkt)$/;"	f	file:
lcd_clear	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_clear(void)$/;"	f
lcd_clear	edb7xxx/v3_0/misc/lcd_support.c	/^lcd_clear(void)$/;"	f
lcd_clear	edb7xxx/v3_0/src/lcd_support.c	/^lcd_clear(void)$/;"	f
lcd_clear	lpc2xxx/olpce2294/v3_0/src/redboot_cmds.c	/^lcd_clear (int argc, char *argv[])$/;"	f	file:
lcd_clear	sa11x0/assabet/v3_0/src/lcd_support.c	/^lcd_clear(void)$/;"	f
lcd_clear	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^lcd_clear(void)$/;"	f
lcd_clear	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_clear(void)$/;"	f
lcd_comm_control	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_comm_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
lcd_comm_control	edb7xxx/v3_0/src/lcd_support.c	/^lcd_comm_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
lcd_comm_control	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_comm_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
lcd_comm_getc	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_comm_getc(void* __ch_data)$/;"	f	file:
lcd_comm_getc	edb7xxx/v3_0/src/lcd_support.c	/^lcd_comm_getc(void* __ch_data)$/;"	f	file:
lcd_comm_getc	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_comm_getc(void* __ch_data)$/;"	f	file:
lcd_comm_getc_nonblock	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_comm_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
lcd_comm_getc_nonblock	edb7xxx/v3_0/src/lcd_support.c	/^lcd_comm_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
lcd_comm_getc_nonblock	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_comm_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
lcd_comm_getc_timeout	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_comm_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
lcd_comm_getc_timeout	edb7xxx/v3_0/src/lcd_support.c	/^lcd_comm_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
lcd_comm_getc_timeout	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_comm_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
lcd_comm_init	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_comm_init(void)$/;"	f
lcd_comm_init	edb7xxx/v3_0/src/lcd_support.c	/^lcd_comm_init(void)$/;"	f
lcd_comm_init	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_comm_init(void)$/;"	f
lcd_comm_isr	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_comm_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
lcd_comm_isr	edb7xxx/v3_0/src/lcd_support.c	/^lcd_comm_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
lcd_comm_isr	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_comm_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
lcd_comm_putc	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_comm_putc(void* __ch_data, cyg_uint8 c)$/;"	f	file:
lcd_comm_putc	edb7xxx/v3_0/src/lcd_support.c	/^lcd_comm_putc(void* __ch_data, cyg_uint8 c)$/;"	f	file:
lcd_comm_putc	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_comm_putc(void* __ch_data, cyg_uint8 c)$/;"	f	file:
lcd_comm_read	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_comm_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
lcd_comm_read	edb7xxx/v3_0/src/lcd_support.c	/^lcd_comm_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
lcd_comm_read	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_comm_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
lcd_comm_write	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_comm_write(void* __ch_data, const cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
lcd_comm_write	edb7xxx/v3_0/src/lcd_support.c	/^lcd_comm_write(void* __ch_data, const cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
lcd_comm_write	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_comm_write(void* __ch_data, const cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
lcd_curline	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^static int lcd_curline = 0;$/;"	v	file:
lcd_dark	lpc2xxx/olpce2294/v3_0/src/redboot_cmds.c	/^lcd_dark (int argc, char *argv[])$/;"	f	file:
lcd_depth	edb7xxx/v3_0/misc/lcd_support.c	/^static int lcd_depth;  \/\/ Should be 1, 2, or 4$/;"	v	file:
lcd_dis	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^lcd_dis (int add, char *s, cyg_uint8 * base)$/;"	f	file:
lcd_drawc	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_drawc(cyg_int8 c, int x, int y)$/;"	f	file:
lcd_drawc	edb7xxx/v3_0/misc/lcd_support.c	/^lcd_drawc(cyg_int8 c, int x, int y)$/;"	f	file:
lcd_drawc	edb7xxx/v3_0/src/lcd_support.c	/^lcd_drawc(cyg_int8 c, int x, int y)$/;"	f	file:
lcd_drawc	sa11x0/assabet/v3_0/src/lcd_support.c	/^lcd_drawc(cyg_int8 c, int x, int y)$/;"	f	file:
lcd_drawc	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^lcd_drawc(cyg_int8 c, int x, int y)$/;"	f	file:
lcd_drawc	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_drawc(cyg_int8 c, int x, int y)$/;"	f	file:
lcd_echo	lpc2xxx/olpce2294/v3_0/src/redboot_cmds.c	/^lcd_echo (int argc, char *argv[])$/;"	f	file:
lcd_exercise	edb7xxx/v3_0/misc/lcd_test.c	/^lcd_exercise(cyg_addrword_t p)$/;"	f	file:
lcd_fb	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_fb(int row, int col)$/;"	f	file:
lcd_frame	sa11x0/assabet/v3_0/src/lcd_support.c	/^static struct lcd_frame {$/;"	s	file:
lcd_frame	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^static struct lcd_frame {$/;"	s	file:
lcd_frame	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static struct lcd_frame {$/;"	s	file:
lcd_frame_buffer	sa11x0/assabet/v3_0/src/lcd_support.c	/^} lcd_frame_buffer;$/;"	v	typeref:struct:lcd_frame	file:
lcd_frame_buffer	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^} lcd_frame_buffer;$/;"	v	typeref:struct:lcd_frame	file:
lcd_frame_buffer	sa11x0/ipaq/v3_0/src/lcd_support.c	/^} *lcd_frame_buffer = (struct lcd_frame *)0x01FC0000;  \/\/ Actually just 0x26000 bytes, but...$/;"	v	typeref:struct:lcd_frame	file:
lcd_framebuffer	arm9/aaed2000/v3_0/src/lcd_support.c	/^static cyg_uint32 lcd_framebuffer;$/;"	v	file:
lcd_getinfo	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_getinfo(struct lcd_info *info)$/;"	f
lcd_getinfo	edb7xxx/v3_0/src/lcd_support.c	/^lcd_getinfo(struct lcd_info *info)$/;"	f
lcd_getinfo	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_getinfo(struct lcd_info *info)$/;"	f
lcd_height	arm9/aaed2000/v3_0/src/lcd_support.c	/^static int lcd_height = LCD_HEIGHT;$/;"	v	file:
lcd_height	edb7xxx/v3_0/misc/lcd_support.c	/^static int lcd_height = LCD_HEIGHT;$/;"	v	file:
lcd_height	edb7xxx/v3_0/src/lcd_support.c	/^static int lcd_height = LCD_HEIGHT;$/;"	v	file:
lcd_height	sa11x0/assabet/v3_0/src/lcd_support.c	/^static int lcd_height = LCD_HEIGHT;$/;"	v	file:
lcd_height	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^static int lcd_height = LCD_HEIGHT;$/;"	v	file:
lcd_height	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static int lcd_height = LCD_HEIGHT;$/;"	v	file:
lcd_info	arm9/aaed2000/v3_0/include/lcd_support.h	/^struct lcd_info {$/;"	s
lcd_info	edb7xxx/v3_0/include/lcd_support.h	/^struct lcd_info {$/;"	s
lcd_info	sa11x0/ipaq/v3_0/include/lcd_support.h	/^struct lcd_info {$/;"	s
lcd_init	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_init(int depth)$/;"	f
lcd_init	edb7xxx/v3_0/src/lcd_support.c	/^lcd_init(int depth)$/;"	f
lcd_init	sa11x0/assabet/v3_0/src/lcd_support.c	/^lcd_init(int depth)$/;"	f
lcd_init	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^lcd_init(int depth)$/;"	f
lcd_init	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_init(int depth)$/;"	f
lcd_kbd	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_kbd(int which)$/;"	f	file:
lcd_light	lpc2xxx/olpce2294/v3_0/src/redboot_cmds.c	/^lcd_light (int argc, char *argv[])$/;"	f	file:
lcd_line	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^static char *lcd_line[2] = { lcd_line0, lcd_line1 };$/;"	v	file:
lcd_line0	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^static char lcd_line0[LCD_LINE_LENGTH + 1];$/;"	v	file:
lcd_line1	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^static char lcd_line1[LCD_LINE_LENGTH + 1];$/;"	v	file:
lcd_linepos	lpc2xxx/olpce2294/v3_0/src/olpce2294_misc.c	/^static int lcd_linepos = 0;$/;"	v	file:
lcd_moveto	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_moveto(int X, int Y)$/;"	f
lcd_moveto	edb7xxx/v3_0/misc/lcd_support.c	/^lcd_moveto(int X, int Y)$/;"	f
lcd_moveto	edb7xxx/v3_0/src/lcd_support.c	/^lcd_moveto(int X, int Y)$/;"	f
lcd_moveto	sa11x0/assabet/v3_0/src/lcd_support.c	/^lcd_moveto(int X, int Y)$/;"	f
lcd_moveto	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^lcd_moveto(int X, int Y)$/;"	f
lcd_moveto	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_moveto(int X, int Y)$/;"	f
lcd_on	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_on(bool enable)$/;"	f
lcd_on	edb7xxx/v3_0/misc/lcd_support.c	/^lcd_on(int depth)$/;"	f
lcd_on	edb7xxx/v3_0/src/lcd_support.c	/^lcd_on(bool enable)$/;"	f
lcd_on	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_on(bool enable)$/;"	f
lcd_panel_dsr	edb7xxx/v3_0/misc/lcd_panel_support.c	/^lcd_panel_dsr(cyg_vector_t vector, cyg_ucount32 count, cyg_addrword_t data)$/;"	f	file:
lcd_panel_events_mbox	edb7xxx/v3_0/misc/lcd_panel_support.c	/^static cyg_mbox      lcd_panel_events_mbox;$/;"	v	file:
lcd_panel_events_mbox_handle	edb7xxx/v3_0/misc/lcd_panel_support.c	/^static cyg_handle_t  lcd_panel_events_mbox_handle;$/;"	v	file:
lcd_panel_init	edb7xxx/v3_0/misc/lcd_panel_support.c	/^lcd_panel_init(void)$/;"	f	file:
lcd_panel_interrupt	edb7xxx/v3_0/misc/lcd_panel_support.c	/^static cyg_interrupt lcd_panel_interrupt;$/;"	v	file:
lcd_panel_interrupt_handle	edb7xxx/v3_0/misc/lcd_panel_support.c	/^static cyg_handle_t  lcd_panel_interrupt_handle;$/;"	v	file:
lcd_panel_isr	edb7xxx/v3_0/misc/lcd_panel_support.c	/^lcd_panel_isr(cyg_vector_t vector, cyg_addrword_t data, HAL_SavedRegisters *regs)$/;"	f	file:
lcd_panel_sem	edb7xxx/v3_0/misc/lcd_panel_support.c	/^static cyg_sem_t     lcd_panel_sem;$/;"	v	file:
lcd_panel_server	edb7xxx/v3_0/misc/lcd_panel_support.c	/^lcd_panel_server(cyg_addrword_t p)$/;"	f	file:
lcd_panel_server_stack	edb7xxx/v3_0/misc/lcd_panel_support.c	/^static char lcd_panel_server_stack[STACK_SIZE];$/;"	v	file:
lcd_panel_server_thread_data	edb7xxx/v3_0/misc/lcd_panel_support.c	/^static cyg_thread lcd_panel_server_thread_data;$/;"	v	file:
lcd_panel_server_thread_handle	edb7xxx/v3_0/misc/lcd_panel_support.c	/^static cyg_handle_t lcd_panel_server_thread_handle;$/;"	v	file:
lcd_printf	edb7xxx/v3_0/misc/lcd_support.c	/^lcd_printf(char const *fmt, ...)$/;"	f
lcd_printf	sa11x0/assabet/v3_0/src/lcd_support.c	/^lcd_printf(char const *fmt, ...)$/;"	f
lcd_printf	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^lcd_printf(char const *fmt, ...)$/;"	f
lcd_printf	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_printf(char const *fmt, ...)$/;"	f
lcd_putc	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_putc(cyg_int8 c)$/;"	f
lcd_putc	edb7xxx/v3_0/misc/lcd_support.c	/^lcd_putc(cyg_int8 c)$/;"	f
lcd_putc	edb7xxx/v3_0/src/lcd_support.c	/^lcd_putc(cyg_int8 c)$/;"	f
lcd_putc	sa11x0/assabet/v3_0/src/lcd_support.c	/^lcd_putc(cyg_int8 c)$/;"	f
lcd_putc	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^lcd_putc(cyg_int8 c)$/;"	f
lcd_putc	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_putc(cyg_int8 c)$/;"	f
lcd_refresh	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_refresh(void)$/;"	f	file:
lcd_refresh	edb7xxx/v3_0/src/lcd_support.c	/^lcd_refresh(void)$/;"	f	file:
lcd_refresh	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_refresh(void)$/;"	f	file:
lcd_screen_clear	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_screen_clear(void)$/;"	f
lcd_scroll	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_scroll(void)$/;"	f	file:
lcd_scroll	edb7xxx/v3_0/src/lcd_support.c	/^lcd_scroll(void)$/;"	f	file:
lcd_scroll	sa11x0/assabet/v3_0/src/lcd_support.c	/^lcd_scroll(void)$/;"	f	file:
lcd_scroll	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^lcd_scroll(void)$/;"	f	file:
lcd_scroll	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_scroll(void)$/;"	f	file:
lcd_setbg	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_setbg(int red, int green, int blue)$/;"	f
lcd_setbg	edb7xxx/v3_0/src/lcd_support.c	/^lcd_setbg(int red, int green, int blue)$/;"	f
lcd_setbg	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_setbg(int red, int green, int blue)$/;"	f
lcd_setfg	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_setfg(int red, int green, int blue)$/;"	f
lcd_setfg	edb7xxx/v3_0/src/lcd_support.c	/^lcd_setfg(int red, int green, int blue)$/;"	f
lcd_setfg	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_setfg(int red, int green, int blue)$/;"	f
lcd_test	edb7xxx/v3_0/misc/lcd_test.c	/^lcd_test(int depth)$/;"	f	file:
lcd_test	sa11x0/assabet/v3_0/misc/lcd_test.c	/^lcd_test(cyg_addrword_t p)$/;"	f	file:
lcd_test	sa11x0/cerfpda/v3_0/misc/lcd_test.c	/^lcd_test(cyg_addrword_t p)$/;"	f	file:
lcd_usage	lpc2xxx/olpce2294/v3_0/src/redboot_cmds.c	/^lcd_usage (char *why)$/;"	f	file:
lcd_vprintf	arm9/aaed2000/v3_0/src/lcd_support.c	/^lcd_vprintf(void (*putc)(cyg_int8), const char *fmt0, va_list ap)$/;"	f	file:
lcd_vprintf	edb7xxx/v3_0/misc/lcd_support.c	/^lcd_vprintf(void (*putc)(cyg_int8), const char *fmt0, va_list ap)$/;"	f
lcd_vprintf	edb7xxx/v3_0/src/lcd_support.c	/^lcd_vprintf(void (*putc)(cyg_int8), const char *fmt0, va_list ap)$/;"	f	file:
lcd_vprintf	sa11x0/assabet/v3_0/src/lcd_support.c	/^lcd_vprintf(void (*putc)(cyg_int8), const char *fmt0, va_list ap)$/;"	f
lcd_vprintf	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^lcd_vprintf(void (*putc)(cyg_int8), const char *fmt0, va_list ap)$/;"	f
lcd_vprintf	sa11x0/ipaq/v3_0/src/lcd_support.c	/^lcd_vprintf(void (*putc)(cyg_int8), const char *fmt0, va_list ap)$/;"	f	file:
lcd_width	arm9/aaed2000/v3_0/src/lcd_support.c	/^static int lcd_width  = LCD_WIDTH;$/;"	v	file:
lcd_width	edb7xxx/v3_0/misc/lcd_support.c	/^static int lcd_width  = LCD_WIDTH;$/;"	v	file:
lcd_width	edb7xxx/v3_0/src/lcd_support.c	/^static int lcd_width  = LCD_WIDTH;$/;"	v	file:
lcd_width	sa11x0/assabet/v3_0/src/lcd_support.c	/^static int lcd_width  = LCD_WIDTH;$/;"	v	file:
lcd_width	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^static int lcd_width  = LCD_WIDTH;$/;"	v	file:
lcd_width	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static int lcd_width  = LCD_WIDTH;$/;"	v	file:
led_data	xscale/iq80321/v3_0/src/diag/xscale_test.c	/^static unsigned char led_data[] = {$/;"	v	file:
left_chan_ptr	edb7xxx/v3_0/misc/i2s_audio_test.c	/^    void *left_chan_ptr;$/;"	m	struct:audio_buf	file:
left_channel	edb7xxx/v3_0/misc/long_audio_left.h	/^unsigned short left_channel[] = {$/;"	v
left_channel	edb7xxx/v3_0/misc/short_audio_left.h	/^unsigned short left_channel[] = {$/;"	v
left_channel_length	edb7xxx/v3_0/misc/long_audio_left.h	/^int left_channel_length = sizeof(left_channel)\/sizeof(left_channel[0]);$/;"	v
left_channel_length	edb7xxx/v3_0/misc/short_audio_left.h	/^int left_channel_length = sizeof(left_channel)\/sizeof(left_channel[0]);$/;"	v
len	at91/jtst/v3_0/support/jtstflash.c	/^  unsigned len;$/;"	m	struct:__anon63	file:
len	at91/jtst/v3_0/support/jtstflash.cpp	/^  unsigned len;$/;"	m	struct:__anon62	file:
len	integrator/v3_0/src/flash.c	/^int pos, len;$/;"	v
len	pid/v3_0/src/flash.c	/^int pos, len;$/;"	v
len	sa11x0/ipaq/v3_0/include/atmel_support.h	/^    int len, size;$/;"	m	struct:_atmel_pkt
length	edb7xxx/v3_0/misc/i2s_audio_test.c	/^    int   length;$/;"	m	struct:audio_buf	file:
length	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT16	length;		\/* 802.3 packet length (from packet) *\/$/;"	m	struct:cmdBlock::__anon21
length	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT16	length;		\/* 802.3 packet length (from packet) *\/$/;"	m	struct:rfd
lfb_base	arch/v3_0/src/redboot_linux_exec.c	/^    u32	lfb_base;$/;"	m	struct:tag_videolfb	file:
lfb_depth	arch/v3_0/src/redboot_linux_exec.c	/^    u16	lfb_depth;$/;"	m	struct:tag_videolfb	file:
lfb_height	arch/v3_0/src/redboot_linux_exec.c	/^    u16	lfb_height;$/;"	m	struct:tag_videolfb	file:
lfb_linelength	arch/v3_0/src/redboot_linux_exec.c	/^    u16	lfb_linelength;$/;"	m	struct:tag_videolfb	file:
lfb_size	arch/v3_0/src/redboot_linux_exec.c	/^    u32	lfb_size;$/;"	m	struct:tag_videolfb	file:
lfb_width	arch/v3_0/src/redboot_linux_exec.c	/^    u16	lfb_width;$/;"	m	struct:tag_videolfb	file:
line_to_string	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^static char *line_to_string (int intline)$/;"	f	file:
link	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		union cmdBlock *link;	\/* next block in list *\/$/;"	m	struct:cmdBlock::__anon17	typeref:union:cmdBlock::__anon17::cmdBlock
link	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		union cmdBlock *link;	\/* next block in list *\/$/;"	m	struct:cmdBlock::__anon18	typeref:union:cmdBlock::__anon18::cmdBlock
link	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		union cmdBlock *link;	\/* next block in list *\/$/;"	m	struct:cmdBlock::__anon19	typeref:union:cmdBlock::__anon19::cmdBlock
link	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		union cmdBlock *link;	\/* next block in list *\/$/;"	m	struct:cmdBlock::__anon20	typeref:union:cmdBlock::__anon20::cmdBlock
link	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		union cmdBlock *link;	\/* next block in list *\/$/;"	m	struct:cmdBlock::__anon21	typeref:union:cmdBlock::__anon21::cmdBlock
link	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		union cmdBlock *link;	\/* next block in list *\/$/;"	m	struct:cmdBlock::__anon22	typeref:union:cmdBlock::__anon22::cmdBlock
link	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		union cmdBlock *link;	\/* next block in list *\/$/;"	m	struct:cmdBlock::__anon23	typeref:union:cmdBlock::__anon23::cmdBlock
link	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	union cmdBlock *link;	\/* next block in list *\/$/;"	m	struct:rfd	typeref:union:rfd::cmdBlock
link_speed	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static int link_speed = SPEED_NOLINK;$/;"	v	file:
load_fpga	xscale/picasso/v3_0/src/xilinx-load.c	/^load_fpga(cyg_uint8 *compressed_bitfile, int len) $/;"	f
load_fpga	xscale/uE250/v3_0/src/xilinx-load.c	/^load_fpga(cyg_uint8 *compressed_bitfile, int len) $/;"	f
load_srecords	integrator/v3_0/src/flash.c	/^bool load_srecords(char (*readc)(), $/;"	f
load_srecords	pid/v3_0/src/flash.c	/^bool load_srecords(char (*readc)(), $/;"	f
load_vga	xscale/uE250/v3_0/src/xilinx-load.c	/^load_vga(cyg_uint8 *compressed_bitfile, int len)$/;"	f
localbus_readb	xscale/picasso/v3_0/include/plx.h	59;"	d
localbus_readb	xscale/uE250/v3_0/include/plx.h	59;"	d
localbus_readl	xscale/picasso/v3_0/include/plx.h	61;"	d
localbus_readl	xscale/uE250/v3_0/include/plx.h	61;"	d
localbus_readw	xscale/picasso/v3_0/include/plx.h	60;"	d
localbus_readw	xscale/uE250/v3_0/include/plx.h	60;"	d
localbus_writeb	xscale/picasso/v3_0/include/plx.h	62;"	d
localbus_writeb	xscale/uE250/v3_0/include/plx.h	62;"	d
localbus_writel	xscale/picasso/v3_0/include/plx.h	64;"	d
localbus_writel	xscale/uE250/v3_0/include/plx.h	64;"	d
localbus_writew	xscale/picasso/v3_0/include/plx.h	63;"	d
localbus_writew	xscale/uE250/v3_0/include/plx.h	63;"	d
logicalSize	integrator/v3_0/src/flash.c	/^    unsigned int logicalSize;	\/\/ Size of logical block$/;"	m	struct:flashType	file:
logicalSize	integrator/v3_0/src/prog_flash.c	/^    unsigned int logicalSize;	\/\/ Size of logical block$/;"	m	struct:flashType	file:
loopcount	sa11x0/var/v3_0/tests/mmap_test.c	/^static int vpcount = 0, uncachedcount = 0, loopcount = 0;$/;"	v	file:
looperms	xscale/iq80310/v3_0/src/diag/cycduart.c	/^static int looperms;$/;"	v	file:
low	arch/v3_0/src/redboot_linux_exec.c	/^    u32 low;$/;"	m	struct:tag_serialnr	file:
lpc2xxx_ser_channels	lpc24xx/var/v3_0/src/hal_diag.c	/^static channel_data_t lpc2xxx_ser_channels[2] = $/;"	v	file:
lpc2xxx_ser_channels	lpc2xxx/var/v3_0/src/hal_diag.c	/^static channel_data_t lpc2xxx_ser_channels[2] = {$/;"	v	file:
lpc_get_vpbdiv	lpc2xxx/var/v3_0/src/lpc2xxx_misc.c	/^cyg_uint32 lpc_get_vpbdiv(void)$/;"	f
lpc_iap_entry	lpc2xxx/var/v3_0/src/lpc2xxx_iap.c	/^static lpc_iap_entry_t lpc_iap_entry =$/;"	v	file:
lpc_iap_entry_t	lpc2xxx/var/v3_0/src/lpc2xxx_iap.c	/^typedef void    (*lpc_iap_entry_t) (cyg_uint32[], cyg_uint32[]);$/;"	t	file:
lpc_part_id_info_t	lpc2xxx/var/v3_0/tests/iap_test.c	/^} lpc_part_id_info_t;$/;"	t	typeref:struct:__anon50	file:
lpc_set_vpbdiv	lpc2xxx/var/v3_0/src/lpc2xxx_misc.c	/^void lpc_set_vpbdiv(int vpbdiv, int xclkdiv)$/;"	f
lr	aim711/v3_0/include/hal_platform_setup.h	/^        add     lr,lr,r1$/;"	v
lr	aim711/v3_0/include/hal_platform_setup.h	/^        ldr     lr,=4f$/;"	v
lr	aim711/v3_0/include/hal_platform_setup.h	/^        ldr     lr,=99f$/;"	v
lr	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  lr;                               \/\/ (r14) Link Reg$/;"	m	struct:__anon2
lr	edb7xxx/v3_0/include/hal_platform_setup.h	/^        mov     lr,pc           \/\/ Call phys_store() function above$/;"	v
lsb	xscale/iop310/v3_0/src/hal_diag.c	/^    cyg_uint8 lsb;$/;"	m	struct:baud_config	file:
lsb	xscale/iq80321/v3_0/src/hal_diag.c	/^    cyg_uint8 lsb;$/;"	m	struct:baud_config	file:
lvalue	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	.macro HEX_DISPLAY reg0, reg1, lvalue, rvalue	$/;"	v
lvalue	xscale/iq80321/v3_0/include/iq80321.h	/^	.macro HEX_DISPLAY reg0, reg1, lvalue, rvalue	$/;"	v
lvalue	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	.macro HEX_DISPLAY reg0, reg1, lvalue, rvalue	$/;"	v
m	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	m : 1;			\/* Interrupt mask bit *\/$/;"	m	struct:__anon14::__anon15
m_baud_control	ebsa285/v3_0/src/hal_diag.c	/^  volatile cyg_uint32 m_baud_control;$/;"	m	struct:ebsa_serial	file:
mac7100_ser_channels	mac7100/var/v3_0/src/hal_diag.c	/^static channel_data_t mac7100_ser_channels[4] = {$/;"	v	file:
magic	aeb/v3_0/src/gdb_module.c	/^    cyg_uint32    magic;$/;"	m	struct:ModuleHeader	file:
magic	e7t/v3_0/src/redboot_module.c	/^    cyg_uint32    magic;$/;"	m	struct:ModuleHeader	file:
main	arch/v3_0/src/hal_mk_defs.c	/^main(void)$/;"	f
main	at91/jtst/v3_0/support/jtstflash.c	/^main(int argc,char**argv){$/;"	f
main	at91/jtst/v3_0/support/jtstflash.cpp	/^int main(int argc, char* argv[])$/;"	f
main	ebsa285/v3_0/support/linux/safl_util/sa_flash.c	/^main(int argc, char *argv[])$/;"	f
main	edb7xxx/v3_0/support/dl_edb7xxx.c	/^main(int argc, char *argv[])$/;"	f
main	gps4020/v3_0/support/download/gps4020_download.c	/^main(void)$/;"	f
main	integrator/v3_0/src/flash.c	/^main( int argc, char *argv[] )$/;"	f
main	integrator/v3_0/src/prog_flash.c	/^main( int argc, char *argv[] )$/;"	f
main	pid/v3_0/misc/dl.c	/^main(int argc, char *argv[])$/;"	f
main	pid/v3_0/src/flash.c	/^main( int argc, char *argv[] )$/;"	f
main	pid/v3_0/src/prog_flash.c	/^main( int argc, char *argv[] )$/;"	f
major	aeb/v3_0/src/gdb_module.c	/^    cyg_uint8     major;$/;"	m	struct:ModuleHeader	file:
major	e7t/v3_0/src/redboot_module.c	/^    cyg_uint8     major;$/;"	m	struct:ModuleHeader	file:
makePacket	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static void makePacket (UINT8 *pPacket, int length)$/;"	f	file:
malloc	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static char *malloc (int numBytes) \/* number of bytes needed *\/$/;"	f	file:
manuf_code	edb7xxx/v3_0/misc/prog_flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
manuf_code	integrator/v3_0/src/flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
manuf_code	integrator/v3_0/src/prog_flash.c	/^int manuf_code, device_code;$/;"	v
manuf_code	pid/v3_0/src/flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
manuf_code	pid/v3_0/src/prog_flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
mask_557_ints	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static void mask_557_ints (void)$/;"	f	file:
mask_reg	edb7xxx/v3_0/src/edb7xxx_misc.c	/^    cyg_uint32 stat_reg, mask_reg;$/;"	m	struct:regmap	file:
max	sa11x0/ipaq/v3_0/src/lcd_support.c	/^max(int x, int y)$/;"	f	file:
maxX	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static short minX, maxX, minY, maxY;  \/\/ Coordinates for the keyboard matrix$/;"	v	file:
maxY	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static short minX, maxX, minY, maxY;  \/\/ Coordinates for the keyboard matrix$/;"	v	file:
max_lat	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   max_lat;$/;"	m	struct:__anon27
max_no_of_sectors	edb7xxx/v3_0/misc/prog_flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
max_no_of_sectors	integrator/v3_0/src/flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
max_no_of_sectors	integrator/v3_0/src/prog_flash.c	/^int sector_size, max_no_of_sectors, word_mode;$/;"	v
max_no_of_sectors	pid/v3_0/src/flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
max_no_of_sectors	pid/v3_0/src/prog_flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
mcAddrList	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT8	mcAddrList[6];	\/* list of multicast addresses *\/$/;"	m	struct:cmdBlock::__anon20
mcCount	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT16	mcCount;	\/* # of bytes in mcAddrList[] *\/$/;"	m	struct:cmdBlock::__anon20
mcSetup	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	} mcSetup;$/;"	m	union:cmdBlock	typeref:struct:cmdBlock::__anon20
mcu_ISR	xscale/verde/v3_0/src/verde_misc.c	/^mcu_ISR(cyg_vector_t vector, cyg_addrword_t data)$/;"	f	file:
mem	arch/v3_0/src/redboot_linux_exec.c	/^        struct tag_mem32	mem;$/;"	m	union:tag::__anon4	typeref:struct:tag::__anon4::tag_mem32	file:
memTest	xscale/iq80310/v3_0/src/diag/memtest.c	/^memTest ($/;"	f
memTest	xscale/iq80321/v3_0/src/diag/memtest.c	/^memTest (CYG_ADDRWORD startAddr, CYG_ADDRWORD endAddr)$/;"	f
mem_base	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  mem_base;$/;"	m	struct:__anon28
mem_limit	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  mem_limit;$/;"	m	struct:__anon28
mem_pool	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static volatile char *mem_pool; \/* Ptr to malloc's free memory pool *\/$/;"	v	file:
memc_control_reg	arch/v3_0/src/redboot_linux_exec.c	/^    u32 memc_control_reg;$/;"	m	struct:tag_acorn	file:
memclk	arch/v3_0/src/redboot_linux_exec.c	/^        struct tag_memclk	memclk;$/;"	m	union:tag::__anon4	typeref:struct:tag::__anon4::tag_memclk	file:
memory_tests	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^static void memory_tests (MENU_ARG arg)$/;"	f	file:
memory_tests	xscale/iq80321/v3_0/src/diag/xscale_test.c	/^memory_tests (MENU_ARG arg)$/;"	f	file:
memspace_limit	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^ULONG	memspace_limit[NUM_PCI_BUSES];$/;"	v
memspace_ptr	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^ULONG	memspace_ptr[NUM_PCI_BUSES];$/;"	v
menu	xscale/iq80310/v3_0/src/diag/test_menu.c	/^MENU_ARG menu ($/;"	f
menu	xscale/iq80321/v3_0/src/diag/test_menu.c	/^MENU_ARG menu ($/;"	f
menuGetChoice	xscale/iq80310/v3_0/src/diag/test_menu.c	/^menuGetChoice (MENU_ITEM	menuTable[],$/;"	f	file:
menuGetChoice	xscale/iq80321/v3_0/src/diag/test_menu.c	/^menuGetChoice ($/;"	f	file:
menuItem	xscale/iq80310/v3_0/src/diag/test_menu.h	/^typedef struct menuItem$/;"	s
menuItem	xscale/iq80321/v3_0/src/diag/test_menu.h	/^typedef struct menuItem$/;"	s
messagingUnitBase	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^UINT32	messagingUnitBase = (UINT32)NULL;$/;"	v
min	sa11x0/ipaq/v3_0/src/lcd_support.c	/^min(int x, int y)$/;"	f	file:
minX	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static short minX, maxX, minY, maxY;  \/\/ Coordinates for the keyboard matrix$/;"	v	file:
minY	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static short minX, maxX, minY, maxY;  \/\/ Coordinates for the keyboard matrix$/;"	v	file:
min_gnt	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   min_gnt;$/;"	m	struct:__anon27
minor	aeb/v3_0/src/gdb_module.c	/^    cyg_uint8     minor;$/;"	m	struct:ModuleHeader	file:
minor	e7t/v3_0/src/redboot_module.c	/^    cyg_uint8     minor;$/;"	m	struct:ModuleHeader	file:
mode	gps4020/v3_0/include/gps4020.h	/^    unsigned char mode;$/;"	m	struct:_gps4020_uart
mode	gps4020/v3_0/support/download/tty.c	/^    unsigned char mode;$/;"	m	struct:uart	file:
modem_control	gps4020/v3_0/include/gps4020.h	/^    unsigned char modem_control;$/;"	m	struct:_gps4020_uart
modem_control	gps4020/v3_0/support/download/tty.c	/^    unsigned char modem_control;$/;"	m	struct:uart	file:
modem_status	gps4020/v3_0/include/gps4020.h	/^    unsigned char modem_status;$/;"	m	struct:_gps4020_uart
modem_status	gps4020/v3_0/support/download/tty.c	/^    unsigned char modem_status;$/;"	m	struct:uart	file:
mpc50_program_new_stack	xscale/mpc50/v3_0/src/mpc50_misc.c	/^void mpc50_program_new_stack(void *func)$/;"	f
mpc50_user_hardware_init	xscale/mpc50/v3_0/src/mpc50_misc.c	/^void mpc50_user_hardware_init()$/;"	f
msb	xscale/iop310/v3_0/src/hal_diag.c	/^    cyg_uint8 msb;$/;"	m	struct:baud_config	file:
msb	xscale/iq80321/v3_0/src/hal_diag.c	/^    cyg_uint8 msb;$/;"	m	struct:baud_config	file:
msec_timeout	aeb/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon1	file:
msec_timeout	aim711/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon41	file:
msec_timeout	arm9/aaed2000/v3_0/src/hal_diag.c	/^    cyg_int32  msec_timeout;$/;"	m	struct:__anon60	file:
msec_timeout	arm9/excalibur/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon58	file:
msec_timeout	arm9/innovator/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon59	file:
msec_timeout	arm9/smdk2410/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon57	file:
msec_timeout	at91/var/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon64	file:
msec_timeout	at91/var/v3_0/src/hal_diag_dbg.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon65	file:
msec_timeout	cma230/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon56	file:
msec_timeout	e7t/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon42	file:
msec_timeout	ebsa285/v3_0/src/hal_diag.c	/^static cyg_int32 msec_timeout;$/;"	v	file:
msec_timeout	edb7xxx/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon49	file:
msec_timeout	gps4020/v3_0/src/hal_diag.c	/^    cyg_int32             msec_timeout;$/;"	m	struct:__anon46	file:
msec_timeout	integrator/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon47	file:
msec_timeout	lpc24xx/var/v3_0/src/hal_diag.c	/^    cyg_int32  msec_timeout;     $/;"	m	struct:__anon8	file:
msec_timeout	lpc2xxx/var/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon51	file:
msec_timeout	mac7100/var/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon9	file:
msec_timeout	pid/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon44	file:
msec_timeout	sa11x0/var/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon43	file:
msec_timeout	snds/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon55	file:
msec_timeout	xscale/iop310/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon38	file:
msec_timeout	xscale/iq80321/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon40	file:
msec_timeout	xscale/ixp425/v3_0/src/ixp425_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon35	file:
msec_timeout	xscale/pxa2x0/v3_0/src/hal_diag.c	/^    cyg_int32 msec_timeout;$/;"	m	struct:__anon37	file:
msg	gps4020/v3_0/support/download/gps4020_start.S	/^msg:    .string "PC=0x"        $/;"	l
mymain	ebsa285/v3_0/tests/sdram0.cxx	/^void mymain( void )$/;"	f
n	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        add     \\n,\\n,#'A'-'0'-0x0A$/;"	v
n	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        and     \\n,\\n,#0x0F$/;"	v
n	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        cmp     \\n,#0x0A$/;"	v
n	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^78:     add     \\n,\\n,#'0'$/;"	v
n	xscale/grg/v3_0/include/hal_platform_setup.h	/^    IXP_MAP_EXP_V \\n, (0x50000000 + (IXP425_EXP_CS_SIZE * \\n)), \\sz, \\c, \\b, \\x, \\p$/;"	v
n	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^    IXP_MAP_EXP_V \\n, (0x50000000 + (IXP425_EXP_CS_SIZE * \\n)), \\sz, \\c, \\b, \\x, \\p$/;"	v
nDEBUG	arm9/excalibur/v3_0/include/hal_platform_setup.h	63;"	d
nDEBUG	arm9/innovator/v3_0/include/hal_platform_setup.h	63;"	d
n_ALTERA_CACHEHACK	arm9/excalibur/v3_0/include/hal_platform_setup.h	64;"	d
nano_program_new_stack	sa11x0/nano/v3_0/src/nano_misc.c	/^void nano_program_new_stack(void *func)$/;"	f
new_test	edb7xxx/v3_0/tests/dram_test.c	/^new_test(void)$/;"	f	file:
next	integrator/v3_0/src/flash.c	/^    struct flashType *next;     \/\/ Pointer to next flash device$/;"	m	struct:flashType	typeref:struct:flashType::flashType	file:
next	sa11x0/ipaq/v3_0/include/atmel_support.h	/^    struct _atmel_pkt *next;$/;"	m	struct:_atmel_pkt	typeref:struct:_atmel_pkt::_atmel_pkt
next_buf	edb7xxx/v3_0/misc/i2s_audio_test.c	/^volatile struct audio_buf next_buf;$/;"	v	typeref:struct:audio_buf
nextbus	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^UINT	nextbus;$/;"	v
nextch	integrator/v3_0/src/flash.c	/^char nextch(void)$/;"	f
nextch	pid/v3_0/src/flash.c	/^char nextch(void)$/;"	f
nfiq_ISR	xscale/iop310/v3_0/src/iop310_misc.c	/^static cyg_uint32 nfiq_ISR(cyg_vector_t vector, cyg_addrword_t data)$/;"	f	file:
nirq_ISR	xscale/iop310/v3_0/src/iop310_misc.c	/^static cyg_uint32 nirq_ISR(cyg_vector_t vector, cyg_addrword_t data)$/;"	f	file:
nmi_ecc_isr	xscale/iq80310/v3_0/src/diag/interrupts.c	/^void nmi_ecc_isr(void)$/;"	f
nmi_mcu_ISR	xscale/iop310/v3_0/src/iop310_misc.c	/^static cyg_uint32 nmi_mcu_ISR(cyg_vector_t vector, cyg_addrword_t data)$/;"	f	file:
nmi_patu_ISR	xscale/iop310/v3_0/src/iop310_misc.c	/^static cyg_uint32 nmi_patu_ISR(cyg_vector_t vector, cyg_addrword_t data)$/;"	f	file:
nmi_pb_ISR	xscale/iop310/v3_0/src/iop310_misc.c	/^static cyg_uint32 nmi_pb_ISR(cyg_vector_t vector, cyg_addrword_t data)$/;"	f	file:
nmi_satu_ISR	xscale/iop310/v3_0/src/iop310_misc.c	/^static cyg_uint32 nmi_satu_ISR(cyg_vector_t vector, cyg_addrword_t data)$/;"	f	file:
nmi_sb_ISR	xscale/iop310/v3_0/src/iop310_misc.c	/^static cyg_uint32 nmi_sb_ISR(cyg_vector_t vector, cyg_addrword_t data)$/;"	f	file:
nmi_verbose	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^int nmi_verbose;	\/* global flag to indicate whether or not PCI Error messages should be$/;"	v
noRsrc	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	noRsrc : 1;	\/* No resources (out of buffer space) *\/$/;"	m	struct:rfd
node_address	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static UINT8 node_address[6];$/;"	v	file:
nop	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        nop;nop;nop;nop;nop$/;"	v
nop	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	nop; nop; nop; nop$/;"	v
nop	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	nop; nop; nop; nop$/;"	v
nop	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	} nop;$/;"	m	union:cmdBlock	typeref:struct:cmdBlock::__anon17
null_handler	sa11x0/ipaq/v3_0/src/atmel_support.c	/^null_handler(atmel_pkt *pkt)$/;"	f	file:
num2baud	at91/jtst/v3_0/support/jtstflash.c	/^unsigned num2baud(unsigned baud_rate){$/;"	f
num_devices	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^	int num_devices; $/;"	m	struct:__anon25
num_functions	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^	int num_functions;	$/;"	m	struct:__anon25
num_key_events	sa11x0/ipaq/v3_0/src/atmel_support.c	/^static int num_key_events = 0;$/;"	v	file:
num_rx_devices	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^UINT32 num_rx_devices = 0; $/;"	v
num_ts_events	sa11x0/ipaq/v3_0/src/atmel_support.c	/^static int num_ts_events = 0;$/;"	v	file:
obj	lpc24xx/ea2468/v3_0/tests/i2c_eeprom.c	/^    cyg_thread   obj;$/;"	m	struct:st_thread_data	file:
off	xscale/picasso/v3_0/include/vga_support.h	/^    void  (*off)(void);   \/\/ Turn screen off$/;"	m	struct:vga_info
off	xscale/uE250/v3_0/include/vga_support.h	/^    void  (*off)(void);   \/\/ Turn screen off$/;"	m	struct:vga_info
off_ppci_bus	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^int off_ppci_bus (int busno)$/;"	f
ok	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	ok : 1;		\/* 1 = command completed, no error *\/$/;"	m	struct:cmdBlock::__anon17
ok	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	ok : 1;		\/* 1 = command completed, no error *\/$/;"	m	struct:cmdBlock::__anon18
ok	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	ok : 1;		\/* 1 = command completed, no error *\/$/;"	m	struct:cmdBlock::__anon19
ok	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	ok : 1;		\/* 1 = command completed, no error *\/$/;"	m	struct:cmdBlock::__anon20
ok	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	ok : 1;		\/* 1 = command completed, no error *\/$/;"	m	struct:cmdBlock::__anon21
ok	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	ok : 1;		\/* 1 = command completed, no error *\/$/;"	m	struct:cmdBlock::__anon22
ok	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	ok : 1;		\/* 1 = command completed, no error *\/$/;"	m	struct:cmdBlock::__anon23
ok	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	ok : 1;		\/* 1 = command completed, no error *\/$/;"	m	struct:rfd
on	xscale/picasso/v3_0/include/vga_support.h	/^    void  (*on)(void);    \/\/ Turn screen on$/;"	m	struct:vga_info
on	xscale/uE250/v3_0/include/vga_support.h	/^    void  (*on)(void);    \/\/ Turn screen on$/;"	m	struct:vga_info
onesTest	xscale/iq80310/v3_0/src/diag/memtest.c	/^onesTest($/;"	f	file:
onesTest	xscale/iq80321/v3_0/src/diag/memtest.c	/^onesTest(CYG_ADDRWORD *testAddr)$/;"	f	file:
ones_test	edb7xxx/v3_0/tests/dram_test.c	/^ones_test(cyg_uint32 start, cyg_uint32 end)$/;"	f	file:
op	xscale/iq80310/v3_0/src/diag/ether_test.h	/^    	UINT32 op : 2;	\/* opcode, 1 for MDI write, 2 for MDI read *\/$/;"	m	struct:__anon12::__anon13
orig_abort_vec	xscale/iop310/v3_0/src/iop310_pci.c	/^static cyg_uint32 orig_abort_vec;$/;"	v	file:
orig_abort_vec	xscale/verde/v3_0/src/verde_pci.c	/^static cyg_uint32 orig_abort_vec;$/;"	v	file:
out_buffer	arch/v3_0/src/arm_stub.c	/^    cyg_uint8  *out_buffer;$/;"	m	struct:__anon7	file:
out_buffer_size	arch/v3_0/src/arm_stub.c	/^    cyg_int32  out_buffer_size;$/;"	m	struct:__anon7	file:
outb	edb7xxx/v3_0/src/lcd_support.c	/^outb(cyg_uint32 port, cyg_uint8 val)$/;"	f	file:
outb	xscale/picasso/v3_0/src/vga_support.c	/^outb(cyg_uint32 port, cyg_uint8 val)$/;"	f	file:
outb	xscale/uE250/v3_0/src/vga_support.c	/^outb(cyg_uint32 port, cyg_uint8 val)$/;"	f	file:
outreg	xscale/iq80310/v3_0/src/diag/cycduart.c	/^void outreg(int reg, unsigned char val)$/;"	f
overlay_data	xscale/picasso/v3_0/src/vga_support.c	/^        unsigned short overlay_data;$/;"	m	struct:VGA_ctlr::ADV471	file:
overlay_data	xscale/uE250/v3_0/src/vga_support.c	/^        unsigned short overlay_data;$/;"	m	struct:VGA_ctlr::ADV471	file:
overlay_read_addr	xscale/picasso/v3_0/src/vga_support.c	/^        unsigned short overlay_read_addr;$/;"	m	struct:VGA_ctlr::ADV471	file:
overlay_read_addr	xscale/uE250/v3_0/src/vga_support.c	/^        unsigned short overlay_read_addr;$/;"	m	struct:VGA_ctlr::ADV471	file:
p	xscale/cores/v3_0/include/hal_mm.h	/^.macro FL_PT_ENTRY base,p,d$/;"	v
p	xscale/cores/v3_0/include/hal_mm.h	/^.macro FL_SECTION_ENTRY base,x,ap,p,d,c,b$/;"	v
p	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	.macro FL_PT_ENTRY base,p,d$/;"	v
p	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	.macro FL_SECTION_ENTRY base,x,ap,p,d,c,b$/;"	v
p13	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p13, 0, r0, c0, c1, 0		$/;"	v
p13	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p13, 0, r0, c0, c1, 0		\/\/ multi-bit detection$/;"	v
p13	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mrc	p13, 0, r0, c0, c1, 0		\/\/ BCU_WAIT --> wait until the BCU isn't busy$/;"	v
p13	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mrc	p13, 0, r0, c0, c1, 0		\/\/ disable ECC$/;"	v
p13	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr	p13,0,r0,c0,c0,0 \/\/ write to INTCTL$/;"	v
p13	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr	p13,0,r0,c8,c0,0 \/\/ write to INTSTR$/;"	v
p13	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p13, 0, r0, c0, c1, 0		$/;"	v
p13	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p13, 0, r0, c0, c1, 0		\/\/ multi-bit detection$/;"	v
p13	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p13, 0, r0, c0, c1, 0		\/\/ BCU_WAIT --> wait until the BCU isn't busy$/;"	v
p13	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p13, 0, r0, c0, c1, 0		\/\/ disable ECC$/;"	v
p13	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr	p13,0,r0,c0,c0,0 \/\/ write to INTCTL$/;"	v
p13	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr	p13,0,r0,c8,c0,0 \/\/ write to INTSTR$/;"	v
p14	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p14, 0, r0, c6, c0, 0					\/\/ Turbo Mode on$/;"	v
p15	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c1,c0,0$/;"	v
p15	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c7,c6,0           \/\/ clear data cache$/;"	v
p15	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mcr p15, 0, r0, c1, c0, 0$/;"	v
p15	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,r0,c1,c0,0$/;"	v
p15	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mrc p15, 0, r0, c1, c0, 0$/;"	v
p15	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c1,c0,0$/;"	v
p15	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r1,c7,c13,1$/;"	v
p15	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r3,c7,c13,1$/;"	v
p15	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c1,c0,0$/;"	v
p15	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c7,c5,0           \/\/ clear instruction cache$/;"	v
p15	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c7,c6,0           \/\/ clear data cache$/;"	v
p15	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r0,c1,c0,0$/;"	v
p15	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,r0,c1,c0,0$/;"	v
p15	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c13,c0,0	\/\/ Disable virtual ID mapping$/;"	v
p15	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c7,c10,4	\/\/ Drain write buffer$/;"	v
p15	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c7,c7,0	\/\/ Flush data and instruction cache$/;"	v
p15	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c8,c7,0	\/\/ Flush ID TLBs$/;"	v
p15	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c9,c0,0	\/\/ Flush Read-Buffer$/;"	v
p15	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r1,c1,c0,0	\/\/ Write MMU control register$/;"	v
p15	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c1,c0,0$/;"	v
p15	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c1,c0,0$/;"	v
p15	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c7,c6,0           \/\/ clear data cache$/;"	v
p15	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r0,c1,c0,0$/;"	v
p15	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,r0,c1,c0,0$/;"	v
p15	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,\\$/;"	v
p15	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^		mcr     p15, 0, r0, c1, c0, 0 	\/\/  MMU off$/;"	v
p15	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^		mcr     p15, 0, r0, c7, c7, 0 	\/\/  Flush caches$/;"	v
p15	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^		mcr     p15, 0, r0, c8, c7, 0 	\/\/  Flush TLB$/;"	v
p15	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,\\$/;"	v
p15	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c1, c0, 0 	\/\/  MMU off$/;"	v
p15	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c7, 0 	\/\/  Flush caches$/;"	v
p15	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0 	\/\/  Flush TLB$/;"	v
p15	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,\\$/;"	v
p15	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,\\$/;"	v
p15	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c13,c0,0	\/\/ Disable virtual ID mapping$/;"	v
p15	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c7,c10,4	\/\/ Drain write buffer$/;"	v
p15	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c7,c7,0	\/\/ Flush data and instruction cache$/;"	v
p15	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c8,c7,0	\/\/ Flush ID TLBs$/;"	v
p15	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c9,c0,0	\/\/ Flush Read-Buffer$/;"	v
p15	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r1,c1,c0,0	\/\/ Write MMU control register$/;"	v
p15	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,\\$/;"	v
p15	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r5,c2,c0,0$/;"	v
p15	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r6,c1,c0,0$/;"	v
p15	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r6,c2,c0,0$/;"	v
p15	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r6,c3,c0,0$/;"	v
p15	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,\\$/;"	v
p15	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c7,c5,0 \/\/ Icache$/;"	v
p15	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c7,c6,0 \/\/ Dcache$/;"	v
p15	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c8,c5,0 \/\/ ITLB$/;"	v
p15	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c8,c6,0 \/\/ DTLB$/;"	v
p15	xscale/cores/v3_0/include/hal_xscale.h	/^	mcr	p15, 0, \\reg, c1, c0, 0$/;"	v
p15	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 1$/;"	v
p15	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4	\/\/ drain the write & fill buffers$/;"	v
p15	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4$/;"	v
p15	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c7, 0$/;"	v
p15	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 1$/;"	v
p15	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr 	p15, 0, r0, c8, c7, 0$/;"	v
p15	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c10, 4  \/\/ drain the write & fill buffers$/;"	v
p15	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c7, 0   \/\/ flush Icache, Dcache and BTB$/;"	v
p15	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0   \/\/ flush instuction and data TLBs$/;"	v
p15	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mrc     p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4		\/\/ drain the write & fill buffers$/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c6, 0		\/\/ flush Dcache$/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c7, 0		\/\/ flush Icache, Dcache and BTB$/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c8, c7, 0		\/\/ flush instuction and data TLBs$/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c10, 4		\/\/ drain WB$/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c2, 5		 \/\/ allocate a Dcache line$/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c5, 0		\/\/ flush I cache$/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c8, c7, 0		\/\/ flush TLBs$/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r2, c7, c2, 5		\/\/ allocate a Dcache line$/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr p15, 0, r0, c7, c10, 4		\/\/ $/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, \\reg0, c1, c0, 0     \/\/ read ARM control register$/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c10,4$/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c2,5		\/* allocate a line    *\/$/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c6,0		\/* invalidate data cache *\/$/;"	v
p15	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mrc    p15,0,r1,c2,c0,0		\/* arbitrary read   *\/$/;"	v
p15	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
p15	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4	\/\/ drain the write & fill buffers$/;"	v
p15	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4$/;"	v
p15	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c10, 4		\/\/ drain WB$/;"	v
p15	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c5, 0		\/\/ flush I cache$/;"	v
p15	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c8, c7, 0		\/\/ flush TLBs$/;"	v
p15	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c10, 4  \/\/ drain the write & fill buffers$/;"	v
p15	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c6, 0   \/\/ flush Dcache$/;"	v
p15	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c7, 0   \/\/ flush Icache, Dcache and BTB$/;"	v
p15	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0   \/\/ flush instuction and data TLBs$/;"	v
p15	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r1, c7, c2, 5   \/\/ allocate a Dcache line$/;"	v
p15	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r2, c7, c2, 5   \/\/ allocate a Dcache line$/;"	v
p15	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 1$/;"	v
p15	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4	\/\/ drain the write & fill buffers$/;"	v
p15	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4$/;"	v
p15	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c7, 0$/;"	v
p15	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 1$/;"	v
p15	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr 	p15, 0, r0, c8, c7, 0$/;"	v
p15	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c10, 4  \/\/ drain the write & fill buffers$/;"	v
p15	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c7, 0   \/\/ flush Icache, Dcache and BTB$/;"	v
p15	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0   \/\/ flush instuction and data TLBs$/;"	v
p15	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mrc     p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c1, c0, 0	\/\/ caches off -- MMU off or ID map$/;"	v
p15	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c3, c0, 0  $/;"	v
p15	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c10, 4		\/\/ drain the write & fill buffers$/;"	v
p15	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c10, 4	\/\/ Drain write buffer -- r0 ignored$/;"	v
p15	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c10, 4$/;"	v
p15	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c6, 0$/;"	v
p15	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c7, 0		\/\/ flush Icache, Dcache and BTB$/;"	v
p15	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c7, 0	\/\/ Invalidate the I & D cache, mini- d cache, and BTB$/;"	v
p15	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c8, c7, 0		\/\/ flush instuction and data TLBs$/;"	v
p15	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r1, c7, c2, 5	\/\/ allocate a Dcache line$/;"	v
p15	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r1, c7, c2, 5$/;"	v
p15	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr    p15, 0, r0, c1, c0, 0	\/\/ (caches off, MMU off, etc.)$/;"	v
p15	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mrc		p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4		\/\/ drain the write & fill buffers$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c6, 0		\/\/ flush Dcache$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c7, 0		\/\/ flush Icache, Dcache and BTB$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c8, c7, 0		\/\/ flush instuction and data TLBs$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c10, 4		\/\/ drain WB$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c2, 5		 \/\/ allocate a Dcache line$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c5, 0		\/\/ flush I cache$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c8, c7, 0		\/\/ flush TLBs$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r2, c7, c2, 5		\/\/ allocate a Dcache line$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15,0,r0,c1,c0,1$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr p15, 0, r0, c7, c10, 4		\/\/ $/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, \\reg0, c1, c0, 0     \/\/ read ARM control register$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p15,0,r0,c1,c0,1$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c10,4$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c2,5		\/* allocate a line    *\/$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c6,0		\/* invalidate data cache *\/$/;"	v
p15	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mrc    p15,0,r1,c2,c0,0		\/* arbitrary read   *\/$/;"	v
p15	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c7, c7, 0   \/\/  Flush caches$/;"	v
p15	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c8, c7, 0   \/\/  Flush TLB$/;"	v
p15	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mrc     p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 1$/;"	v
p15	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4	\/\/ drain the write & fill buffers$/;"	v
p15	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4$/;"	v
p15	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c7, 0$/;"	v
p15	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 1$/;"	v
p15	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr 	p15, 0, r0, c8, c7, 0$/;"	v
p15	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c10, 4  \/\/ drain the write & fill buffers$/;"	v
p15	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c7, 0   \/\/ flush Icache, Dcache and BTB$/;"	v
p15	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0   \/\/ flush instuction and data TLBs$/;"	v
p15	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mrc     p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c7, c7, 0   \/\/  Flush caches$/;"	v
p15	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c8, c7, 0   \/\/  Flush TLB$/;"	v
p15	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mrc     p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c1, c0, 0$/;"	v
p15	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c7, c7, 0   \/\/  Flush caches$/;"	v
p15	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c8, c7, 0   \/\/  Flush TLB$/;"	v
p15	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mrc     p15, 0, r0, c1, c0, 0$/;"	v
pCmdBlock	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static union cmdBlock *pCmdBlock;$/;"	v	typeref:union:cmdBlock	file:
pPacketBuf	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static char *pPacketBuf;$/;"	v	file:
pRfd	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static struct rfd *pRfd;$/;"	v	typeref:struct:rfd	file:
pSCB	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static volatile struct SCBtype *pSCB;	\/* Pointer to SCB in use *\/$/;"	v	typeref:struct:SCBtype	file:
pad	sa11x0/assabet/v3_0/src/lcd_support.c	/^    unsigned char  pad[256];$/;"	m	struct:lcd_frame	file:
pad	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^    unsigned char  pad[256];$/;"	m	struct:lcd_frame	file:
pad	sa11x0/ipaq/v3_0/src/lcd_support.c	/^    unsigned char  pad[256];$/;"	m	struct:lcd_frame	file:
pad0010	sa11x0/ipaq/v3_0/src/atmel_support.c	/^  volatile cyg_uint32 pad0010;$/;"	m	struct:sa11x0_serial	file:
pad0010	sa11x0/var/v3_0/src/hal_diag.c	/^  volatile cyg_uint32 pad0010;$/;"	m	struct:sa11x0_serial	file:
pad0018	sa11x0/ipaq/v3_0/src/atmel_support.c	/^  volatile cyg_uint32 pad0018;$/;"	m	struct:sa11x0_serial	file:
pad0018	sa11x0/var/v3_0/src/hal_diag.c	/^  volatile cyg_uint32 pad0018;$/;"	m	struct:sa11x0_serial	file:
pad004_040	edb7xxx/v3_0/src/hal_diag.c	/^    cyg_uint32 pad004_040[16-1];$/;"	m	struct:edb_serial	file:
pad044_37c	edb7xxx/v3_0/src/hal_diag.c	/^    cyg_uint32 pad044_37c[208-1];$/;"	m	struct:edb_serial	file:
pad384_3BC	edb7xxx/v3_0/src/hal_diag.c	/^    cyg_uint32 pad384_3BC[16-1];$/;"	m	struct:edb_serial	file:
page_table	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    struct ARM_MMU_FIRST_LEVEL_PAGE_TABLE page_table;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
page_table	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    struct ARM_MMU_FIRST_LEVEL_PAGE_TABLE page_table;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
page_table	arm9/innovator/v3_0/src/innovator_misc.c	/^    struct ARM_MMU_FIRST_LEVEL_PAGE_TABLE page_table;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
page_table	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    struct ARM_MMU_FIRST_LEVEL_PAGE_TABLE page_table;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
page_table	ebsa285/v3_0/include/hal_ebsa285.h	/^    struct ARM_MMU_FIRST_LEVEL_PAGE_TABLE page_table;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_PAGE_TABLE
page_table	sa11x0/var/v3_0/include/hal_mm.h	/^    struct ARM_MMU_FIRST_LEVEL_PAGE_TABLE page_table;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_PAGE_TABLE
pagesize	arch/v3_0/src/redboot_linux_exec.c	/^    u32 pagesize;$/;"	m	struct:tag_core	file:
palette	sa11x0/assabet/v3_0/src/lcd_support.c	/^    unsigned short palette[16];$/;"	m	struct:lcd_frame	file:
palette	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^    unsigned short palette[16];$/;"	m	struct:lcd_frame	file:
palette	sa11x0/ipaq/v3_0/src/lcd_support.c	/^    unsigned short palette[16];$/;"	m	struct:lcd_frame	file:
panel_delay	edb7xxx/v3_0/misc/lcd_panel_support.c	/^panel_delay(void)$/;"	f	file:
panel_exercise	edb7xxx/v3_0/misc/panel_test.c	/^panel_exercise(cyg_addrword_t p)$/;"	f	file:
parse_color	arm9/aaed2000/v3_0/src/lcd_support.c	/^parse_color(char *cp)$/;"	f	file:
parse_color	edb7xxx/v3_0/src/lcd_support.c	/^parse_color(char *cp)$/;"	f	file:
parse_color	sa11x0/assabet/v3_0/src/lcd_support.c	/^parse_color(char *cp)$/;"	f	file:
parse_color	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^parse_color(char *cp)$/;"	f	file:
parse_color	sa11x0/ipaq/v3_0/src/lcd_support.c	/^parse_color(char *cp)$/;"	f	file:
parse_color	xscale/picasso/v3_0/src/vga_support.c	/^parse_color(char *cp, int *red, int *green, int *blue)$/;"	f	file:
parse_color	xscale/uE250/v3_0/src/vga_support.c	/^parse_color(char *cp, int *red, int *green, int *blue)$/;"	f	file:
part	lpc2xxx/var/v3_0/tests/iap_test.c	/^    char part[8];$/;"	m	struct:__anon50	file:
pattern_test	edb7xxx/v3_0/tests/dram_test.c	/^pattern_test(cyg_uint32 start, cyg_uint32 end)$/;"	f	file:
pbuf	aim711/v3_0/include/plf_io.h	/^    cyg_uint8*  pbuf;$/;"	m	struct:hal_ks32c_i2c_msg_s
pbus_nr	xscale/iop310/v3_0/src/iop310_pci.c	/^static cyg_uint8 pbus_nr;$/;"	v	file:
pc	aim711/v3_0/include/hal_platform_setup.h	/^        mov     pc,lr$/;"	v
pc	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  pc;                               \/\/ (r15) PC place holder$/;"	m	struct:__anon2
pc	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^	mov	pc,r2    \/* Change address spaces *\/$/;"	v
pc	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        add     pc,pc,r1$/;"	v
pc	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mov     pc, lr$/;"	v
pc	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mov     pc,r2    \/\/ Change address spaces$/;"	v
pc	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        mov     pc,r2$/;"	v
pc	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        moveq   pc,r2$/;"	v
pc	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mov        pc,r2    \/* Change address spaces *\/$/;"	v
pc	at91/eb40/v3_0/include/hal_platform_setup.h	/^        mov     pc,r12                  \/\/ Change address space, break pipeline$/;"	v
pc	at91/eb40/v3_0/include/hal_platform_setup.h	/^        movs    r0,pc,lsr #20           \/\/ If ROM startup, PC < 0x100000$/;"	v
pc	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        mov     pc,r12                  \/\/ Change address space, break pipeline$/;"	v
pc	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        movs    r0,pc,lsr #20           \/\/ If ROM startup, PC < 0x100000$/;"	v
pc	at91/eb42/v3_0/include/hal_platform_setup.h	/^        mov     pc,r12                  \/\/ Change address space, break pipeline$/;"	v
pc	at91/eb42/v3_0/include/hal_platform_setup.h	/^        movs    r0,pc,lsr #20           \/\/ If ROM startup, PC < 0x100000$/;"	v
pc	at91/eb55/v3_0/include/hal_platform_setup.h	/^        mov     pc,r12                  \/\/ Change address space, break pipeline$/;"	v
pc	at91/eb55/v3_0/include/hal_platform_setup.h	/^        movs    r0,pc,lsr #20           \/\/ If ROM startup, PC < 0x100000$/;"	v
pc	at91/jtst/v3_0/include/hal_platform_setup.h	/^        mov     pc,r12                  \/\/ Change address space, break pipeline$/;"	v
pc	at91/jtst/v3_0/include/hal_platform_setup.h	/^        movs    r0,pc,lsr #20           \/\/ If ROM startup, PC < 0x100000$/;"	v
pc	at91/phycore/v3_0/include/hal_platform_setup.h	/^        mov     pc,r12                  \/\/ Change address space, break pipeline$/;"	v
pc	at91/phycore/v3_0/include/hal_platform_setup.h	/^        movs    r0,pc,lsr #20           \/\/ If ROM startup, PC < 0x100000$/;"	v
pc	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mov	pc,r2    \/* Change address spaces *\/                    $/;"	v
pc	edb7xxx/v3_0/include/hal_platform_setup.h	/^        mov     pc,lr$/;"	v
pc	edb7xxx/v3_0/include/hal_platform_setup.h	/^        mov     pc,r1$/;"	v
pc	edb7xxx/v3_0/include/hal_platform_setup.h	/^        mov     pc,r6$/;"	v
pc	gps4020/v3_0/include/hal_platform_setup.h	/^        mov     pc,r4$/;"	v
pc	integrator/v3_0/include/hal_platform_setup.h	/^	orr	pc,pc,#0x24000000$/;"	v
pc	mac7100/var/v3_0/include/hal_var_setup.h	/^        mov     pc,#0x40000000        \/\/ 2.Jump to _mac7100_teleporter in RAM$/;"	v
pc	mac7100/var/v3_0/include/hal_var_setup.h	/^        mov     pc,r3                 \/\/ 4.Teleport back to Flash$/;"	v
pc	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^	mov	pc,r2    \/* Change address spaces *\/$/;"	v
pc	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        mov     pc,r1$/;"	v
pc	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^	mov	pc,r2    \/* Change address spaces *\/$/;"	v
pc	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^	    mov	    pc,r2    \/* Change address spaces *\/$/;"	v
pc	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        mov     pc,r1$/;"	v
pc	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^	    mov	    pc,r2    \/* Change address spaces *\/$/;"	v
pc	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        mov     pc,r1$/;"	v
pc	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        mov     pc,r1$/;"	v
pc	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        mov     pc,r2    \/* Change address spaces *\/$/;"	v
pc	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mov     pc,lr        $/;"	v
pc	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mov     pc,lr$/;"	v
pc	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mov     pc,r1$/;"	v
pc	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mov     pc,r2$/;"	v
pc	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^	mov	pc,r2    \/* Change address spaces *\/$/;"	v
pc	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        mov     pc,r2    \/* Change address spaces *\/$/;"	v
pc	xscale/cores/v3_0/include/hal_xscale.h	/^	sub  pc,pc,#4$/;"	v
pc	xscale/cores/v3_0/include/hal_xscale.h	/^	subne	pc,  pc, #0xc$/;"	v
pc	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mov     pc, r0$/;"	v
pc	xscale/grg/v3_0/include/hal_platform_setup.h	/^    subne   pc,  pc, #0xc$/;"	v
pc	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	sub  pc,pc,#4$/;"	v
pc	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	submi	pc, pc, #0xc$/;"	v
pc	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	subne	pc,  pc, #0xc$/;"	v
pc	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        sub    pc,pc,#4$/;"	v
pc	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mov     pc, r7$/;"	v
pc	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mov     pc, r0$/;"	v
pc	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^    subne   pc,  pc, #0xc$/;"	v
pc	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mov		pc,r2$/;"	v
pc	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	sub  pc,pc,#4$/;"	v
pc	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	submi	pc, pc, #0xc$/;"	v
pc	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	subne	pc,  pc, #0xc$/;"	v
pc	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        sub    pc,pc,#4$/;"	v
pc	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mov     pc, r2$/;"	v
pc	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mov     pc, r0$/;"	v
pc	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^    subne   pc,  pc, #0xc$/;"	v
pc	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mov     pc, r2$/;"	v
pc	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mov     pc, r2$/;"	v
pcBoot	edb7xxx/v3_0/support/bootcode.h	/^char pcBoot[2048] = {$/;"	v
pci0_config	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  PCI_CONFIG_SPACE_0  pci0_config;$/;"	m	union:__anon29
pci1_config	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  PCI_CONFIG_SPACE_1  pci1_config;$/;"	m	union:__anon29
pci_check_abort	xscale/ixp425/v3_0/src/ixp425_pci.c	/^pci_check_abort(void)$/;"	f	file:
pci_config	xscale/ixp425/v3_0/src/ixp425_pci.c	/^pci_config(cyg_uint32 bus, cyg_uint32 devfn, cyg_uint32 offset, cyg_uint32 cmd, int size)$/;"	f	file:
pci_config_cleanup	xscale/iop310/v3_0/src/iop310_pci.c	/^static inline int pci_config_cleanup(cyg_uint32 bus)$/;"	f	file:
pci_config_cleanup	xscale/verde/v3_0/src/verde_pci.c	/^pci_config_cleanup(cyg_uint32 bus)$/;"	f	file:
pci_config_cycle	xscale/iq80310/v3_0/src/diag/diag.c	/^int pci_config_cycle = 0;	\/* skip exception handling when performing pci config cycle *\/$/;"	v
pci_config_cycle	xscale/iq80321/v3_0/src/diag/diag.c	/^int pci_config_cycle = 0;	\/* skip exception handling when performing pci config cycle *\/$/;"	v
pci_config_error	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^int pci_config_error = FALSE; \/* becomes TRUE if an NMI interrupt occurs due to a PCI config cycle *\/$/;"	v
pci_config_setup	xscale/iop310/v3_0/src/iop310_pci.c	/^static inline cyg_uint32 *pci_config_setup(cyg_uint32 bus,$/;"	f	file:
pci_config_setup	xscale/verde/v3_0/src/verde_pci.c	/^pci_config_setup(cyg_uint32 bus, cyg_uint32 devfn, cyg_uint32 offset)$/;"	f	file:
pci_ether_test	xscale/iq80310/v3_0/src/diag/ether_test.c	/^void pci_ether_test (UINT32 busno, UINT32 devno, UINT32 funcno)$/;"	f
pci_int_handlers	xscale/iq80310/v3_0/src/diag/interrupts.c	/^INT_HANDLER pci_int_handlers[4][MAX_PCI_HANDLERS];$/;"	v
pci_int_test	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^void pci_int_test (MENU_ARG arg)$/;"	f
pci_io_read_16	xscale/picasso/v3_0/src/picasso_pci.c	/^cyg_uint16 pci_io_read_16(cyg_uint32 address)$/;"	f
pci_io_read_16	xscale/uE250/v3_0/src/uE250_pci.c	/^cyg_uint16 pci_io_read_16(cyg_uint32 address)$/;"	f
pci_io_read_32	xscale/picasso/v3_0/src/picasso_pci.c	/^cyg_uint32 pci_io_read_32(cyg_uint32 address)$/;"	f
pci_io_read_32	xscale/uE250/v3_0/src/uE250_pci.c	/^cyg_uint32 pci_io_read_32(cyg_uint32 address)$/;"	f
pci_io_read_8	xscale/picasso/v3_0/src/picasso_pci.c	/^cyg_uint8 pci_io_read_8(cyg_uint32 address)$/;"	f
pci_io_read_8	xscale/uE250/v3_0/src/uE250_pci.c	/^cyg_uint8 pci_io_read_8(cyg_uint32 address)$/;"	f
pci_io_write_16	xscale/picasso/v3_0/src/picasso_pci.c	/^void pci_io_write_16(cyg_uint32 address, cyg_uint16 value)$/;"	f
pci_io_write_16	xscale/uE250/v3_0/src/uE250_pci.c	/^void pci_io_write_16(cyg_uint32 address, cyg_uint16 value)$/;"	f
pci_io_write_32	xscale/picasso/v3_0/src/picasso_pci.c	/^void pci_io_write_32(cyg_uint32 address, cyg_uint32 value)$/;"	f
pci_io_write_32	xscale/uE250/v3_0/src/uE250_pci.c	/^void pci_io_write_32(cyg_uint32 address, cyg_uint32 value)$/;"	f
pci_io_write_8	xscale/picasso/v3_0/src/picasso_pci.c	/^void pci_io_write_8(cyg_uint32 address, cyg_uint8 value)$/;"	f
pci_io_write_8	xscale/uE250/v3_0/src/uE250_pci.c	/^void pci_io_write_8(cyg_uint32 address, cyg_uint8 value)$/;"	f
pci_irq_table	xscale/ixdp425/v3_0/src/ixdp425_pci.c	/^static const int pci_irq_table[IXP425_PCI_MAX_DEV][IXP425_PCI_IRQ_LINES] = {$/;"	v	file:
pci_isr_connect	xscale/iq80310/v3_0/src/diag/interrupts.c	/^STATUS pci_isr_connect (int intline, int bus, int device, int (*handler)(int), int arg)$/;"	f
pci_isr_disconnect	xscale/iq80310/v3_0/src/diag/interrupts.c	/^STATUS pci_isr_disconnect (int intline, int bus, int device)$/;"	f
pci_np_read	xscale/ixp425/v3_0/src/ixp425_pci.c	/^pci_np_read(cyg_uint32 cmd)$/;"	f	file:
pci_np_write	xscale/ixp425/v3_0/src/ixp425_pci.c	/^pci_np_write(cyg_uint32 cmd, cyg_uint32 data)$/;"	f	file:
pci_sync	ebsa285/v3_0/support/linux/safl_util/sa_flash.c	/^pci_sync(void)$/;"	f	file:
pci_test	xscale/iq80321/v3_0/src/diag/pcitest.c	/^pci_test (MENU_ARG arg)$/;"	f
pci_to_xint	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^STATUS pci_to_xint(int device, int intpin, int *xint)$/;"	f
pcibase_addr0	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned long   pcibase_addr0;$/;"	m	struct:__anon27
pcibase_addr0	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned long   pcibase_addr0;$/;"	m	struct:__anon28
pcibase_addr1	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned long   pcibase_addr1;$/;"	m	struct:__anon27
pcibase_addr1	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned long   pcibase_addr1;$/;"	m	struct:__anon28
pcibase_addr2	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned long   pcibase_addr2;$/;"	m	struct:__anon27
pcibase_addr3	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned long   pcibase_addr3;$/;"	m	struct:__anon27
pcibase_addr4	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned long   pcibase_addr4;$/;"	m	struct:__anon27
pcibase_addr5	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned long   pcibase_addr5;$/;"	m	struct:__anon27
pcibase_exp_rom	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned long   pcibase_exp_rom;$/;"	m	struct:__anon27
pcibase_exp_rom	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned long   pcibase_exp_rom;$/;"	m	struct:__anon28
pconfig_read	ebsa285/v3_0/support/linux/safl_util/safl.c	/^pconfig_read(int addr)$/;"	f	file:
pconfig_write	ebsa285/v3_0/support/linux/safl_util/safl.c	/^pconfig_write(int addr, int val)$/;"	f	file:
period	gps4020/v3_0/include/gps4020.h	/^    unsigned long period;$/;"	m	struct:_gps4020_watchdog
periph_id	lpc24xx/var/v3_0/src/hal_diag.c	/^    cyg_uint8  periph_id;$/;"	m	struct:__anon8	file:
pfbase_upper32	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned long   pfbase_upper32;$/;"	m	struct:__anon28
pflimit_upper32	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned long   pflimit_upper32;$/;"	m	struct:__anon28
pfmem_base	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  pfmem_base;$/;"	m	struct:__anon28
pfmem_limit	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  pfmem_limit;$/;"	m	struct:__anon28
pfunc	arch/v3_0/src/hal_misc.c	/^typedef void (*pfunc) (void);$/;"	t	file:
pgprot_noncached	ebsa285/v3_0/support/linux/safl_util/safl.c	/^pgprot_noncached(unsigned long prot)$/;"	f	file:
phyAdd	xscale/iq80310/v3_0/src/diag/ether_test.h	/^    	UINT32 phyAdd : 5;	\/* PHY address *\/$/;"	m	struct:__anon12::__anon13
phy_id	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static UINT32 phy_id = 0;$/;"	v	file:
physicalBase	integrator/v3_0/src/flash.c	/^    char *physicalBase;		\/\/ before mem initialisation$/;"	m	struct:flashType	file:
physicalBase	integrator/v3_0/src/prog_flash.c	/^    char *physicalBase;		\/\/ before mem initialisation$/;"	m	struct:flashType	file:
picasso_pci_bitstream	xscale/picasso/v3_0/src/picasso_pci.c	/^static unsigned char picasso_pci_bitstream[] = {$/;"	v	file:
pid_ser_channel	pid/v3_0/src/hal_diag.c	/^static channel_data_t pid_ser_channel = {$/;"	v	file:
pid_ser_channels	pid/v3_0/src/hal_diag.c	/^static channel_data_t pid_ser_channels[2] = {$/;"	v	file:
pixel_read_mask	xscale/picasso/v3_0/src/vga_support.c	/^        unsigned short pixel_read_mask;$/;"	m	struct:VGA_ctlr::ADV471	file:
pixel_read_mask	xscale/uE250/v3_0/src/vga_support.c	/^        unsigned short pixel_read_mask;$/;"	m	struct:VGA_ctlr::ADV471	file:
pixels	sa11x0/assabet/v3_0/src/lcd_support.c	/^    unsigned short pixels[240][320];$/;"	m	struct:lcd_frame	file:
pixels	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^    unsigned short pixels[240][320];$/;"	m	struct:lcd_frame	file:
pixels	sa11x0/ipaq/v3_0/src/lcd_support.c	/^    unsigned short pixels[DISPLAY_HEIGHT][DISPLAY_WIDTH];$/;"	m	struct:lcd_frame	file:
plf_hardware_init	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	arm9/excalibur/v3_0/src/excalibur_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	arm9/innovator/v3_0/src/innovator_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	sa11x0/assabet/v3_0/src/assabet_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	sa11x0/brutus/v3_0/src/brutus_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	sa11x0/cerf/v3_0/src/cerf_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	sa11x0/cerfpda/v3_0/src/cerfpda_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	sa11x0/flexanet/v3_0/src/flexanet_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	sa11x0/ipaq/v3_0/src/ipaq_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	sa11x0/nano/v3_0/src/nano_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	sa11x0/sa1100mm/v3_0/src/sa1100mm_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	xscale/grg/v3_0/src/grg_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	xscale/iq80321/v3_0/src/iq80321_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	xscale/ixdp425/v3_0/src/ixdp425_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	xscale/mpc50/v3_0/src/mpc50_misc.c	/^void plf_hardware_init(void)$/;"	f
plf_hardware_init	xscale/picasso/v3_0/src/picasso_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	xscale/prpmc1100/v3_0/src/prpmc1100_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	xscale/uE250/v3_0/src/uE250_misc.c	/^plf_hardware_init(void)$/;"	f
plf_hardware_init	xscale/xsengine/v3_0/src/xsengine_misc.c	/^plf_hardware_init(void)$/;"	f
plf_if_init	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^plf_if_init(void) $/;"	f
plf_if_init	sa11x0/ipaq/v3_0/src/ipaq_misc.c	/^plf_if_init(void) $/;"	f
plf_ser_channels	xscale/iq80321/v3_0/src/hal_diag.c	/^static channel_data_t plf_ser_channels[1] = {$/;"	v	file:
plf_ser_channels	xscale/ixp425/v3_0/src/ixp425_diag.c	/^static channel_data_t plf_ser_channels[] = {$/;"	v	file:
plx_config_readl	xscale/picasso/v3_0/include/plx.h	56;"	d
plx_config_readl	xscale/uE250/v3_0/include/plx.h	56;"	d
plx_config_writel	xscale/picasso/v3_0/include/plx.h	57;"	d
plx_config_writel	xscale/uE250/v3_0/include/plx.h	57;"	d
plx_init	xscale/uE250/v3_0/src/uE250_plx.c	/^static struct plx_init {$/;"	s	file:
plx_init_values	xscale/uE250/v3_0/src/uE250_plx.c	/^} plx_init_values[] = {$/;"	v	typeref:struct:plx_init	file:
polarity	gps4020/v3_0/include/gps4020.h	/^    unsigned long polarity;   \/\/ 0=>active low$/;"	m	struct:_gps4020_intc
polled_delay	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^void polled_delay (int usec)$/;"	f
portWrite	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static void portWrite (UINT32 value)$/;"	f	file:
port_init	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^static void port_init(void)$/;"	f	file:
pos	integrator/v3_0/src/flash.c	/^int pos, len;$/;"	v
pos	pid/v3_0/src/flash.c	/^int pos, len;$/;"	v
postcall	lpc2xxx/var/v3_0/src/lpc2xxx_iap.c	/^static void     (*postcall) (void) = NULL;$/;"	v	file:
powerup_wait_done	xscale/iq80310/v3_0/src/diag/i557_eep.c	/^int powerup_wait_done = 0;		\/* set true after power-up wait done *\/$/;"	v
ppci_tests	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^static void ppci_tests (MENU_ARG arg)$/;"	f	file:
precall	lpc2xxx/var/v3_0/src/lpc2xxx_iap.c	/^static void     (*precall) (void) = NULL;$/;"	v	file:
present_status	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^	int	present_status;	 \/* set to 0x00 for BIOS present *\/$/;"	m	struct:__anon26
primary_busno	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   primary_busno;$/;"	m	struct:__anon28
primary_busno	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^UINT	primary_busno = PRIMARY_BUS_NUM;$/;"	v
printMenu	xscale/iq80310/v3_0/src/diag/test_menu.c	/^printMenu (MENU_ITEM	menuTable[],$/;"	f	file:
printMenu	xscale/iq80321/v3_0/src/diag/test_menu.c	/^printMenu ($/;"	f	file:
printf	xscale/iq80310/v3_0/src/diag/io_utils.c	57;"	d	file:
printf	xscale/iq80310/v3_0/src/diag/iq80310.h	83;"	d
printf	xscale/iq80310/v3_0/src/diag/memtest.c	61;"	d	file:
profile_isr	sa11x0/var/v3_0/src/sa11x0_misc.c	/^profile_isr(CYG_ADDRWORD vector, CYG_ADDRWORD data, HAL_SavedRegisters *regs)$/;"	f	file:
profile_period	sa11x0/var/v3_0/src/sa11x0_misc.c	/^static int  profile_period  = 0;$/;"	v	file:
prog_if	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   prog_if;$/;"	m	struct:__anon27
prog_if	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   prog_if;$/;"	m	struct:__anon28
program_eeprom	xscale/iq80321/v3_0/src/diag/i82544.c	/^program_eeprom(cyg_uint32 ioaddr, int addrbits, cyg_uint16 *data)$/;"	f	file:
program_flash	edb7xxx/v3_0/misc/prog_flash.c	/^program_flash(cyg_addrword_t arg)$/;"	f	file:
ps	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  ps;$/;"	m	struct:__anon3
ptr	xscale/picasso/v3_0/src/xilinx-load.c	/^    char *ptr;$/;"	m	struct:_zchar_info	file:
ptr	xscale/uE250/v3_0/src/xilinx-load.c	/^    char *ptr;$/;"	m	struct:_zchar_info	file:
put_register	arch/v3_0/src/arm_stub.c	/^put_register (regnames_t which, target_register_t value)$/;"	f
put_register_as_bytes	arch/v3_0/src/arm_stub.c	/^put_register_as_bytes (regnames_t which, char *value)$/;"	f
putc_ser	aim711/v3_0/src/hal_diag.c	/^void putc_ser(int c)$/;"	f
putc_ser	e7t/v3_0/src/hal_diag.c	/^void putc_ser(int c)$/;"	f
putc_ser	snds/v3_0/src/hal_diag.c	/^void putc_ser(int c)$/;"	f
putint	aim711/v3_0/src/hal_diag.c	/^void putint(int a)$/;"	f
putint	e7t/v3_0/src/hal_diag.c	/^void putint(int a)$/;"	f
putint	snds/v3_0/src/hal_diag.c	/^void putint(int a)$/;"	f
quick_getchar	arm9/innovator/v3_0/src/hal_diag.c	/^quick_getchar(void)$/;"	f	file:
quick_getchar_nonblock	arm9/innovator/v3_0/src/hal_diag.c	/^quick_getchar_nonblock(char *c)$/;"	f	file:
quick_init_uart	arm9/innovator/v3_0/src/hal_diag.c	/^quick_init_uart(void)$/;"	f	file:
quick_putchar	arm9/innovator/v3_0/src/hal_diag.c	/^quick_putchar(char c)$/;"	f	file:
r0	aim711/v3_0/include/hal_platform_setup.h	/^        add     r0,r0,r1$/;"	v
r0	aim711/v3_0/include/hal_platform_setup.h	/^        ldmia   r0,{r1-r12}$/;"	v
r0	aim711/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=1b          \/* address off 1: after remap *\/$/;"	v
r0	aim711/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=40f$/;"	v
r0	aim711/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=KS32C_EXTDBWTH$/;"	v
r0	aim711/v3_0/include/hal_platform_setup.h	/^        str     r0,[r2],#4$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        bic  r0,r0,#0x000f              \/\/ disable DCache, write buffer,$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        bic  r0,r0,#0x1000              \/\/ disable ICache$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        bic r0, r0, #0x80000000$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=30f$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=AAEC_SMCBCR0$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=AAEC_SMCBCR1$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=AAEC_SMCBCR3$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=AAEC_SMC_DEV0$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=AAEC_SMC_GLOBAL$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr    r0,=AAEC_CSC_CLKSET$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c1,c0,0$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c7,c6,0           \/\/ clear data cache$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mcr p15, 0, r0, c1, c0, 0$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mov     r0,r9                     \/\/ Relocate FLASH\/ROM to RAM$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mov  r0,#0$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,r0,c1,c0,0$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mrc p15, 0, r0, c1, c0, 0$/;"	v
r0	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        orr r0, r0, #0x40000000$/;"	v
r0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        adr     r0,2f$/;"	v
r0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        adr     r0,SDRAM_REGS_ADDR$/;"	v
r0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        bic     r0,r0,#0x1000              \/\/ disable ICache$/;"	v
r0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        bic  r0,r0,#0x0007              \/\/ disable DCache,$/;"	v
r0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        bic  r0,r0,#0x1000              \/\/ disable ICache$/;"	v
r0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldmia   r0,{r0-r11}$/;"	v
r0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldmia   r0,{r0-r5}$/;"	v
r0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=30f$/;"	v
r0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=__rom_vectors_lma   \/\/ Relocate FLASH\/ROM to SDRAM$/;"	v
r0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c1,c0,0$/;"	v
r0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c1,c0,0$/;"	v
r0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c7,c5,0           \/\/ clear instruction cache$/;"	v
r0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c7,c6,0           \/\/ clear data cache$/;"	v
r0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mov  r0,#0$/;"	v
r0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r0,c1,c0,0$/;"	v
r0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,r0,c1,c0,0$/;"	v
r0	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        orr     r0,r0,#0x1000              \/\/ enable ICache$/;"	v
r0	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	add r2,r0,#0x2000	   \/\/ cache from the internal memory bank$/;"	v
r0	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	cmp r0, r2$/;"	v
r0	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c13,c0,0	\/\/ Disable virtual ID mapping$/;"	v
r0	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c7,c10,4	\/\/ Drain write buffer$/;"	v
r0	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c7,c7,0	\/\/ Flush data and instruction cache$/;"	v
r0	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c8,c7,0	\/\/ Flush ID TLBs$/;"	v
r0	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c9,c0,0	\/\/ Flush Read-Buffer$/;"	v
r0	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mov r0,#0$/;"	v
r0	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mov r0,#INTERNAL_SRAM_BASE \/\/ Force cache writeback by reloading$/;"	v
r0	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        mov     r0,#(CPSR_IRQ_DISABLE|CPSR_FIQ_DISABLE|CPSR_SUPERVISOR_MODE)$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        add    r2, r0, #52          \/\/ End address of SMRDATA$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        adr    r0,1f$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        bic  r0,r0,#0x000f              \/\/ disable DCache, write buffer,$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        bic  r0,r0,#0x1000              \/\/ disable ICache$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=30f$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=CLKDIVN     \/\/ Set ratios 1:2:4 for FCLK:HCLK:PCLK$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=GPFCON$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        ldr    r0,=INTMSK$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        ldr    r0,=INTSUBMSK$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        ldr    r0,=LOCKTIME$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c1,c0,0$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c1,c0,0$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mcr  p15,0,r0,c7,c6,0           \/\/ clear data cache$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mov     r0,r9                     \/\/ Relocate FLASH\/ROM to RAM$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mov  r0,#0$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r0,c1,c0,0$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,r0,c1,c0,0$/;"	v
r0	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        orr     r0,r0,#(R1_nF|R1_iA)$/;"	v
r0	at91/at91sam7s/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=AT91_MC  \/\/ Need to do a remap$/;"	v
r0	at91/eb40/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=30f$/;"	v
r0	at91/eb40/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=AT91_PIO            \/\/ Disable PIO (so peripherals can use bits)$/;"	v
r0	at91/eb40/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=AT91_PS             \/\/ Power saving interface$/;"	v
r0	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=30f$/;"	v
r0	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=AT91_PIO            \/\/ Disable PIO (so peripherals can use bits)$/;"	v
r0	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=AT91_PS             \/\/ Power saving interface$/;"	v
r0	at91/eb42/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=0x01000000          \/\/ Relocate FLASH\/ROM to on-chip RAM$/;"	v
r0	at91/eb42/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=30f$/;"	v
r0	at91/eb55/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=30f$/;"	v
r0	at91/jtst/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =0x7ffc$/;"	v
r0	at91/jtst/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=30f$/;"	v
r0	at91/jtst/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=AT91_CLKGEN$/;"	v
r0	at91/jtst/v3_0/include/hal_platform_setup.h	/^        sub     r0,r0,r3$/;"	v
r0	at91/phycore/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=30f$/;"	v
r0	edb7xxx/v3_0/include/hal_platform_setup.h	/^        str     r0,[r2],#4              $/;"	v
r0	gps4020/v3_0/include/hal_platform_setup.h	/^	and     r0, r0, #0b00010000    @ 0 = output, 1 = input$/;"	v
r0	gps4020/v3_0/include/hal_platform_setup.h	/^        mov     r0,#0$/;"	v
r0	gps4020/v3_0/include/hal_platform_setup.h	/^        mov     r0,#1$/;"	v
r0	gps4020/v3_0/include/hal_platform_setup.h	/^        mov     r0,#2$/;"	v
r0	gps4020/v3_0/include/hal_platform_setup.h	/^        str     r0,[r3,#GPIO_WRITE_REG_OFFSET]$/;"	v
r0	integrator/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =INTEGRATOR_HDR_BASE                                 $/;"	v
r0	integrator/v3_0/include/hal_platform_setup.h	/^	ldr	r0,=0x24000000$/;"	v
r0	integrator/v3_0/include/hal_platform_setup.h	/^	str	r0, [r1, #INTEGRATOR_FIQENABLECLEAR]             	 $/;"	v
r0	integrator/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=30f$/;"	v
r0	integrator/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=INTEGRATOR_DBG_BASE                                  $/;"	v
r0	lpc24xx/ea2468/v3_0/include/hal_platform_setup.h	/^    cmps r0,r2$/;"	v
r0	lpc24xx/ea2468/v3_0/include/hal_platform_setup.h	/^    ldr r0,=CYGARC_HAL_LPC24XX_REG_SCB_BASE$/;"	v
r0	lpc24xx/ea2468/v3_0/include/hal_platform_setup.h	/^    mov r0,#0					$/;"	v
r0	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	cmps r0,r2$/;"	v
r0	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	ldr r0,=CYGARC_HAL_LPC2XXX_REG_SCB_BASE$/;"	v
r0	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	cmps r0,r2$/;"	v
r0	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	ldr r0,=CYGARC_HAL_LPC2XXX_REG_SCB_BASE$/;"	v
r0	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        cmps r0,r2$/;"	v
r0	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        ldr r0,=CYGARC_HAL_LPC2XXX_REG_BCFG0$/;"	v
r0	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        ldr r0,=CYGARC_HAL_LPC2XXX_REG_BCFG1$/;"	v
r0	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        ldr r0,=CYGARC_HAL_LPC2XXX_REG_BCFG2$/;"	v
r0	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        ldr r0,=CYGARC_HAL_LPC2XXX_REG_SCB_BASE$/;"	v
r0	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        and r0,r0,pc$/;"	v
r0	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        cmps r0,r2$/;"	v
r0	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        ldr r0,=20f$/;"	v
r0	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        ldr r0,=CYGARC_HAL_LPC2XXX_REG_BCFG0$/;"	v
r0	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        ldr r0,=CYGARC_HAL_LPC2XXX_REG_BCFG1$/;"	v
r0	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        ldr r0,=CYGARC_HAL_LPC2XXX_REG_SCB_BASE$/;"	v
r0	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        cmps r0,r2$/;"	v
r0	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        ldr r0,=CYGARC_HAL_LPC2XXX_REG_BCFG0$/;"	v
r0	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        ldr r0,=CYGARC_HAL_LPC2XXX_REG_BCFG1$/;"	v
r0	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        ldr r0,=CYGARC_HAL_LPC2XXX_REG_BCFG2$/;"	v
r0	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        ldr r0,=CYGARC_HAL_LPC2XXX_REG_SCB_BASE$/;"	v
r0	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	cmps r0,r2$/;"	v
r0	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	ldr r0,=CYGARC_HAL_LPC2XXX_REG_SCB_BASE$/;"	v
r0	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    cmps r0,r2$/;"	v
r0	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    ldr r0,=CYGARC_HAL_LPC2XXX_REG_BCFG0$/;"	v
r0	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    ldr r0,=CYGARC_HAL_LPC2XXX_REG_BCFG1$/;"	v
r0	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    ldr r0,=CYGARC_HAL_LPC2XXX_REG_BCFG2$/;"	v
r0	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    ldr r0,=CYGARC_HAL_LPC2XXX_REG_BCFG3$/;"	v
r0	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    ldr r0,=CYGARC_HAL_LPC2XXX_REG_IO_BASE$/;"	v
r0	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    ldr r0,=CYGARC_HAL_LPC2XXX_REG_PIN_BASE	$/;"	v
r0	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    ldr r0,=CYGARC_HAL_LPC2XXX_REG_PIN_BASE$/;"	v
r0	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    ldr r0,=CYGARC_HAL_LPC2XXX_REG_SCB_BASE$/;"	v
r0	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    mov r0,#0					$/;"	v
r0	mac7100/mac7100evb/v3_0/include/hal_platform_setup.h	/^        ldr r0,=MAC7100_PIM_CONFIG(MAC7100_PORT_F_OFFSET, 8) \/\/ LED pin cfg$/;"	v
r0	mac7100/mace1/v3_0/include/hal_platform_setup.h	/^        ldr r0,=MAC7100_PIM_CONFIG(MAC7100_PORT_A_OFFSET, 8) \/\/ LED pin cfg$/;"	v
r0	mac7100/var/v3_0/include/hal_var_setup.h	/^        bic     r0,r0,#0x000000ff     \/\/ 3.Re-map memory$/;"	v
r0	mac7100/var/v3_0/include/hal_var_setup.h	/^        ldr     r0, [r1]             \/\/AAMR Register$/;"	v
r0	mac7100/var/v3_0/include/hal_var_setup.h	/^        orr     r0,r0,#0x8b           \/\/   Flash -> 0x20000000$/;"	v
r0	mac7100/var/v3_0/include/hal_var_setup.h	/^        str     r0,[r1]               \/\/   RAM   -> 0x00000000 and 0x40000000$/;"	v
r0	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,\\$/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=0x00100300  $/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=0x0801A9BF$/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=0x13802080$/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=0x3C1E0F07$/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=0x42200118$/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=0xFFFFF078$/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        mov     r0,#0                           \/\/ Force initial state$/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        mov     r0,#0x200$/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        mov     r0,#\\val$/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        orr     r0,r0,#(1<<16)$/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        orr     r0,r0,r2        \/* Merge in the ROM_SEL value *\/$/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        str     r0,[r1,#GPIO_GAFR]      \/\/ No alt. funcs. during init$/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        str     r0,[r1,#GPIO_GEDR]      \/\/ Clear edge detect status$/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        str     r0,[r1,#GPIO_GFER]      \/\/ Disable falling edge detects$/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        str     r0,[r1,#GPIO_GPCR]      \/\/ Force all outputs to low$/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        str     r0,[r1,#GPIO_GRER]      \/\/ Disable rising edge detects$/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        str     r0,[r1,#MSCTL0]$/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        sub     r0,r0,#1        $/;"	v
r0	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^2002:   subs    r0,r0,#1$/;"	v
r0	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^		mcr     p15, 0, r0, c1, c0, 0 	\/\/  MMU off$/;"	v
r0	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^		mcr     p15, 0, r0, c7, c7, 0 	\/\/  Flush caches$/;"	v
r0	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^		mcr     p15, 0, r0, c8, c7, 0 	\/\/  Flush TLB$/;"	v
r0	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^		mov     r0, #0x0 		\/\/  Get a zero to turn things off$/;"	v
r0	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,\\$/;"	v
r0	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        mov     r0, #(CPSR_IRQ_DISABLE | \\$/;"	v
r0	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        str     r0,[r1]$/;"	v
r0	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c1, c0, 0 	\/\/  MMU off$/;"	v
r0	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c7, 0 	\/\/  Flush caches$/;"	v
r0	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0 	\/\/  Flush TLB$/;"	v
r0	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,\\$/;"	v
r0	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        mov     r0, #(CPSR_IRQ_DISABLE | \\$/;"	v
r0	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        mov     r0, #0x0 		\/\/  Get a zero to turn things off$/;"	v
r0	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        str     r0,[r1]$/;"	v
r0	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,\\$/;"	v
r0	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        mov     r0, #(CPSR_IRQ_DISABLE | \\$/;"	v
r0	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        str     r0,[r1]$/;"	v
r0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	add r2,r0,#0x4000	\/\/ cache from the zeros bank$/;"	v
r0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	cmp r0, r2$/;"	v
r0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr     MMU_CP,0,r0,MMU_TLB,c7,0        	\/\/ Flush ID TLBs$/;"	v
r0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c13,c0,0	\/\/ Disable virtual ID mapping$/;"	v
r0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c7,c10,4	\/\/ Drain write buffer$/;"	v
r0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c7,c7,0	\/\/ Flush data and instruction cache$/;"	v
r0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c8,c7,0	\/\/ Flush ID TLBs$/;"	v
r0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r0,c9,c0,0	\/\/ Flush Read-Buffer$/;"	v
r0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mov r0,#0$/;"	v
r0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mov r0,#0xE0000000	\/\/ Force cache writeback by reloading$/;"	v
r0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mcr     MMU_CP,0,r0,MMU_InvalidateCache,c7,0	\/\/ Flush data and instruction cache$/;"	v
r0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,\\$/;"	v
r0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mov     r0,#(CPSR_IRQ_DISABLE|CPSR_FIQ_DISABLE|CPSR_SUPERVISOR_MODE)$/;"	v
r0	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        str     r0,[r1]$/;"	v
r0	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^	ldr	r0,=SA1110_GPIO_GAFR_DEFAULT_VALUE$/;"	v
r0	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^	ldr	r0,=SA1110_GPIO_GFER_DEFAULT_VALUE$/;"	v
r0	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^	ldr	r0,=SA1110_GPIO_GPOCR_DEFAULT_VALUE$/;"	v
r0	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^	ldr	r0,=SA1110_GPIO_GPOSR_DEFAULT_VALUE$/;"	v
r0	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^	ldr	r0,=SA1110_GPIO_GRER_DEFAULT_VALUE$/;"	v
r0	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=SA1110_GPIO_GPDR_DEFAULT_VALUE$/;"	v
r0	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,\\$/;"	v
r0	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c7,c5,0 \/\/ Icache$/;"	v
r0	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c7,c6,0 \/\/ Dcache$/;"	v
r0	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c8,c5,0 \/\/ ITLB$/;"	v
r0	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r0,c8,c6,0 \/\/ DTLB$/;"	v
r0	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mov     r0,#0$/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =0x200$/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =SA11X0_DRAM0_CAS_0$/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =SA11X0_DRAM0_CAS_1$/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =SA11X0_DRAM0_CAS_2$/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =SA11X0_STATIC_CONTROL_0$/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =SA11X0_STATIC_CONTROL_1$/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=0x00100300  $/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        mov     r0,#0                           \/\/ Force initial state$/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        orr	r0, r2, #HEX_LED_0_STROBE$/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        orr	r0, r2, #HEX_LED_1_STROBE$/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        str     r0, [r1, #HEX_LED_O]$/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        str     r0,[r1,#GPIO_GAFR]      \/\/ No alt. funcs. during init$/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        str     r0,[r1,#GPIO_GEDR]      \/\/ Clear edge detect status$/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        str     r0,[r1,#GPIO_GFER]      \/\/ Disable falling edge detects$/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        str     r0,[r1,#GPIO_GPCR]      \/\/ Force all outputs to low$/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        str     r0,[r1,#GPIO_GRER]      \/\/ Disable rising edge detects$/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        sub     r0,r0,#1        $/;"	v
r0	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^0:      subs    r0, r0, #1$/;"	v
r0	xscale/cores/v3_0/include/hal_mm.h	/^        cmp     r0, r1$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =(SDRAM_PHYS_BASE | 0x4000) \/\/ RAM tables$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS1_INIT$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS2_INIT$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS3_INIT$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS4_INIT$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS5_INIT$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS6_INIT$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS7_INIT$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	ldr     r0, =1f$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 1$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4	\/\/ drain the write & fill buffers$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c7, 0$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mov	r0, #0$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 1$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #1$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_BTB$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_I$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_M$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_R$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^	str	r0, [r1], #4$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =0x55555555$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =IXP425_SDRAM_CFG_BASE$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=(CPSR_IRQ_DISABLE|CPSR_FIQ_DISABLE|CPSR_SUPERVISOR_MODE)$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr 	p15, 0, r0, c8, c7, 0$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c3, c0, 0$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c10, 4  \/\/ drain the write & fill buffers$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c7, 0   \/\/ flush Icache, Dcache and BTB$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0   \/\/ flush instuction and data TLBs$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^        mrc     p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^        orr	r0, r0, #0x80$/;"	v
r0	xscale/grg/v3_0/include/hal_platform_setup.h	/^        orr     r0, r0, #MMU_Control_C$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_0$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_1$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_2$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_1, DISPLAY_0$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_5, DISPLAY_2$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_6, DISPLAY_6$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_7, DISPLAY_7$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_9$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	IOP310_EARLY_PCI_SETUP  r0, r1, r4, 0x113C, 0x0700$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	add	r0, r0, r0		\/\/ SDRAM Bank1 Boundary register is double SBR0$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	add	r0, r0, r5$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	add     r2, r0, #0x4800     	\/\/ End of tables$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	and	r0, r0, #(-1-8)$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ands	r3, r0, #ISR_EMPTY	\/\/ Bit #6 is checked: IDBR Transmit Empty$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ands	r3, r0, #ISR_FULL	\/\/ Bit #6 is checked: IDBR Transmit Empty$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	cmp	r0, r2$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0,   =MRS_NO_OP        \/\/ Issue NOP cmd to SDRAM$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =0			\/\/ turn off refresh$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =0x100000$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =0x2001			\/\/ enable access to all coprocessors$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =0x55555555$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =0xff		\/\/ If this is the checksum byte, compare it$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =MRS_AUTO_RFRSH	\/\/ Issue 1 Auto Refresh command$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =MRS_AUTO_RFRSH$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =MRS_CAS_LAT_2	\/\/ set the CAS latency$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =MRS_NORM_OP	\/\/ Issue a Normal Operation command$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =MRS_PRECHRG	\/\/ Issue 1 Precharge all$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =RFR_INIT_VAL	\/\/ Program Refresh Rate register$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =SBR_128MEG		\/\/ Program SDRAM Bank0 Boundary register to 128 MB$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =SBR_256MEG		\/\/ Program SDRAM Bank0 Boundary register to 64 MB$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =SBR_32MEG		\/\/ Program SDRAM Bank0 Boundary register to 32 MB$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =SBR_64MEG		\/\/ Program SDRAM Bank0 Boundary register to 64 MB$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =SDRAM_DEVID	\/\/ Load slave address for SDRAM module (0xA2)$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =mmu_table$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, [r12]		\/\/ Load I2C Status Reg into R0 -  ld	(r12), r10$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, [r12]		\/\/ Load I2C Status Reg into R0$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r0, [r1]    		\/\/ entry for first 1MB of DRAM$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p13, 0, r0, c0, c1, 0		$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p13, 0, r0, c0, c1, 0		\/\/ multi-bit detection$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c15, c1, 0$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c3, c0, 0$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4		\/\/ drain the write & fill buffers$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c6, 0		\/\/ flush Dcache$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c7, 0		\/\/ flush Icache, Dcache and BTB$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c8, c7, 0		\/\/ flush instuction and data TLBs$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15,0,r0,c7,c10,4$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr p15, 0, r0, c7, c10, 4		\/\/ $/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov	r0, #0		\/\/ scrub with 0x0000:0000$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov	r0, #0x1000000$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov	r0, #1024			 \/\/ number of lines in the Dcache$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov	r0, r5$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mrc	p13, 0, r0, c0, c1, 0		\/\/ BCU_WAIT --> wait until the BCU isn't busy$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mrc	p13, 0, r0, c0, c1, 0		\/\/ disable ECC$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #6			\/\/ enable single-bit correction,$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #8			\/\/ enable ECC$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_C$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_I$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_M$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_R$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	orr	r1, r0, #IDBR_MODE	\/\/ Set read bit (bit #0)$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str	r0, [r1, #0]$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str	r0, [r12]		\/\/ Write back status to clear$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str	r0, [r1]    		\/\/ store it back$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str	r0, [r9, #SBR1_OFF]$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str	r0, [r9, #SDIR_OFF]    \/\/ Auto Refresh #2$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str	r0, [r9, #SDIR_OFF]    \/\/ Auto Refresh #3$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str	r0, [r9, #SDIR_OFF]    \/\/ Auto Refresh #4$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str	r0, [r9, #SDIR_OFF]    \/\/ Auto Refresh #5$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str	r0, [r9, #SDIR_OFF]    \/\/ Auto Refresh #6$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str	r0, [r9, #SDIR_OFF]    \/\/ Auto Refresh #7$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str	r0, [r9, #SDIR_OFF]    \/\/ Auto Refresh #8$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	sub     r0, r0, r4$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	subs	r0, r0, #1			 \/\/ decrement the loop count$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	subs	r0, r0, #1			\/\/ decrement the loop count$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        add    r0, r0, #32       	\/* 32 bytes\/line      *\/$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        add    r1, r0, #0x8000		\/* 32KB cache         *\/$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr	p13,0,r0,c0,c0,0 \/\/ write to INTCTL$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr	p13,0,r0,c8,c0,0 \/\/ write to INTSTR$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c10,4$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c2,5		\/* allocate a line    *\/$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c6,0		\/* invalidate data cache *\/$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mov	r0, #0 \/\/ enable no sources$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mov    r0, #DCACHE_FLUSH_AREA	\/* cache flush region *\/$/;"	v
r0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^    1:  subs	r0,r0,#1$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_0$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_1$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_2$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_3$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_4$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_1$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_2$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_3$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_4$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_5$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_6$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_7$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_8$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_9$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_A$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_B$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_C$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_D$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_S, DISPLAY_E$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_S, DISPLAY_L$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	add     r2, r0, #0x4000     	\/\/ End of tables$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	and	r13, r0, #4     \/\/ save retry bit for later$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ands	r3, r0, #ISR_EMPTY	\/\/ Bit #6 is checked, IDBR Transmit Empty$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ands	r3, r0, #ISR_FULL	\/\/ Bit #7 is checked$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	bic	r0, r0, #0x3f$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	bic	r0, r0, #4$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	cmp	r0, r2$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =(SDRAM_PHYS_BASE | 0x4000) \/\/ RAM tables$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =0x20c1              \/\/ CP13,CP7,CP6,CP0$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =0x55555555$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =0xffffffff$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =mmu_table$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r0, [r11, #I2C_ISR0]	\/\/ Load I2C Status Reg into R0$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r0, [r2], #4	\/\/ load value$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr     r0, =((0xFFFFFFFF - ((64 * 1024 * 1024) - 1)) & 0xFFFFFFC0)$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c3, c0, 0$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4	\/\/ drain the write & fill buffers$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r0, #0$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r0, #0xc$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r0, #SDRAM_DEVID	\/\/ Load slave address for SDRAM module (0xA2)$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	moveq	r0, #SBR_128MEG		\/\/ Program SDRAM Bank0 Boundary register to 128 MB$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	moveq	r0, #SBR_256MEG		\/\/ Program SDRAM Bank0 Boundary register to 64 MB$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	moveq	r0, #SBR_32MEG		\/\/ Program SDRAM Bank0 Boundary register to 32 MB$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	moveq	r0, #SBR_512MEG		\/\/ Program SDRAM Bank0 Boundary register to 64 MB$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	moveq	r0, #SBR_64MEG		\/\/ Program SDRAM Bank0 Boundary register to 64 MB$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_BTB$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_C$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_I$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_M$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_R$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	orr	r1, r0, #IDBR_MODE	\/\/ Set read bit (bit #0)$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str	r0, [r11, #I2C_ISR0]	\/\/ Clear status$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str	r0, [r11, #I2C_ISR0]	\/\/ Write back status to clear$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str	r0, [r1]$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str     r0, [r1]$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	sub	r0, r0, r1$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =MCU_DSDR$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =MCU_ECCR$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =MCU_ECTST           \/\/ clear test register$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =MCU_MCISR$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =MCU_REDR$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =MCU_RFR$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =MCU_SDBR$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =MCU_SDCR$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =MCU_SDIR$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c15, c1, 0$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c10, 4  \/\/ drain the write & fill buffers$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c6, 0   \/\/ flush Dcache$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c7, 0   \/\/ flush Icache, Dcache and BTB$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0   \/\/ flush instuction and data TLBs$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mov     r0, #0$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        str	r0, [r1], #4	\/\/ store to register$/;"	v
r0	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        subs    r0, r0, #1              \/\/ decrement the loop count$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =(SDRAM_PHYS_BASE | 0x4000) \/\/ RAM tables$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS1_INIT$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS2_INIT$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS3_INIT$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS4_INIT$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS5_INIT$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS6_INIT$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS7_INIT$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	ldr     r0, =1f$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	ldr     r0, =30f$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 1$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4	\/\/ drain the write & fill buffers$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c7, 0$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mov	r0, #0$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 1$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #1$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #IXDP_FLASH_BASE$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_BTB$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_I$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_M$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_R$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	str	r0, [r1], #4$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =0x55555555$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =IXP425_SDRAM_CFG_BASE$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=(CPSR_IRQ_DISABLE|CPSR_FIQ_DISABLE|CPSR_SUPERVISOR_MODE)$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr 	p15, 0, r0, c8, c7, 0$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c3, c0, 0$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c10, 4  \/\/ drain the write & fill buffers$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c7, 0   \/\/ flush Icache, Dcache and BTB$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0   \/\/ flush instuction and data TLBs$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mov     r0, #IXDP_FLASH_BASE$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mrc     p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        orr	r0, r0, #0x80$/;"	v
r0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        orr     r0, r0, #MMU_Control_C$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr		r0, =0x55555555$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr		r0, =GPDR0_VAL			\/\/ GPIO direction$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr		r0, =GPDR1_VAL			\/\/ GPIO direction$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr		r0, =GPDR2_VAL			\/\/ GPIO direction$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr		r0, =GPSR1_VAL			\/\/ set GPIO outputs to default$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr		r0, [r0, #MPC50_VAL_OFFS_CCCR]$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr     r0,  =MSC1_VAL$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p14, 0, r0, c6, c0, 0					\/\/ Turbo Mode on$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c1, c0, 0	\/\/ caches off -- MMU off or ID map$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c15, c1, 0$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c3, c0, 0  $/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c3, c0, 0$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c10, 4		\/\/ drain the write & fill buffers$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c10, 4	\/\/ Drain write buffer -- r0 ignored$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c10, 4$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c6, 0$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c7, 0		\/\/ flush Icache, Dcache and BTB$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c7, c7, 0	\/\/ Invalidate the I & D cache, mini- d cache, and BTB$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r0, c8, c7, 0		\/\/ flush instuction and data TLBs$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr    p15, 0, r0, c1, c0, 0	\/\/ (caches off, MMU off, etc.)$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mov		r0,	#3$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mov		r0, #1024$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mov		r0, #64					\/\/ number of lines in the mini Dcache$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mov    r0, #0x78$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mrc		p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mvn		r0, #0                      $/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mvn		r0, r0$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		orr		r0, r0, #MMU_Control_BTB		\/\/ Enable the BTB$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		orr		r0, r0, #MMU_Control_C$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		orr		r0, r0, #MMU_Control_I$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		orr		r0, r0, #MMU_Control_M$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		orr		r0, r0, #MMU_Control_R$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		str		r0,	[r1, #ICMR_OFFS]									\/\/ clear Interrupt mask Register$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		str		r0,	[r1, #OSCR_OFFS] $/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		str		r0, [r1, #CCCR_OFFS]					\/\/ set Core Clock$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		str		r0, [r1, #GPCR0_OFFS]$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		str		r0, [r1, #GPCR2_OFFS]$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		str		r0, [r1, #ICLR_OFFS]									\/\/ clear Interrupt level Register$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		str r0,	[r1, #OSCR_OFFS] $/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		subs	r0, r0, #1				\/\/ decrement the loop count$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		subs	r0, r0, #1$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        ldr		r0, =GAFR0_L_VAL		\/\/ GPIO alternate function$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        ldr		r0, =GAFR0_U_VAL		\/\/ GPIO alternate function$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        ldr		r0, =GAFR1_L_VAL		\/\/ GPIO alternate function$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        ldr		r0, =GAFR1_U_VAL		\/\/ GPIO alternate function$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        ldr		r0, =GAFR2_L_VAL		\/\/ GPIO alternate function$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        ldr		r0, =GAFR2_U_VAL		\/\/ GPIO alternate function$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        ldr		r0, =GPSR2_VAL			\/\/ set GPIO outputs to default$/;"	v
r0	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        str		r0, [r1, #GPCR1_OFFS]$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_0$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_1$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_2$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_1, DISPLAY_0$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_5, DISPLAY_2$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_6, DISPLAY_6$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_7, DISPLAY_7$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_9$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	IOP310_EARLY_PCI_SETUP  r0, r1, r4, 0x113C, 0x0700$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	add	r0, r0, r0		\/\/ SDRAM Bank1 Boundary register is double SBR0$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	add	r0, r0, r5$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	add     r2, r0, #0x4800     	\/\/ End of tables$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	and	r0, r0, #(-1-8)$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ands	r3, r0, #ISR_EMPTY	\/\/ Bit #6 is checked: IDBR Transmit Empty$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ands	r3, r0, #ISR_FULL	\/\/ Bit #6 is checked: IDBR Transmit Empty$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	cmp	r0, r2$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0,   =MRS_NO_OP        \/\/ Issue NOP cmd to SDRAM$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =0			\/\/ turn off refresh$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =0x100000$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =0x2001			\/\/ enable access to all coprocessors$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =0x55555555$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =0xff		\/\/ If this is the checksum byte, compare it$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =MRS_AUTO_RFRSH	\/\/ Issue 1 Auto Refresh command$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =MRS_AUTO_RFRSH$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =MRS_CAS_LAT_2	\/\/ set the CAS latency$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =MRS_NORM_OP	\/\/ Issue a Normal Operation command$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =MRS_PRECHRG	\/\/ Issue 1 Precharge all$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =RFR_INIT_VAL	\/\/ Program Refresh Rate register$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =SBR_128MEG		\/\/ Program SDRAM Bank0 Boundary register to 128 MB$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =SBR_256MEG		\/\/ Program SDRAM Bank0 Boundary register to 64 MB$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =SBR_32MEG		\/\/ Program SDRAM Bank0 Boundary register to 32 MB$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =SBR_64MEG		\/\/ Program SDRAM Bank0 Boundary register to 64 MB$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =SDRAM_DEVID	\/\/ Load slave address for SDRAM module (0xA2)$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =mmu_table$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, [r12]		\/\/ Load I2C Status Reg into R0 -  ld	(r12), r10$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, [r12]		\/\/ Load I2C Status Reg into R0$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r0, [r1]    		\/\/ entry for first 1MB of DRAM$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p13, 0, r0, c0, c1, 0		$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p13, 0, r0, c0, c1, 0		\/\/ multi-bit detection$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c15, c1, 0$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c3, c0, 0$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4		\/\/ drain the write & fill buffers$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c6, 0		\/\/ flush Dcache$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c7, 0		\/\/ flush Icache, Dcache and BTB$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c8, c7, 0		\/\/ flush instuction and data TLBs$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15,0,r0,c1,c0,1$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15,0,r0,c7,c10,4$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr p15, 0, r0, c7, c10, 4		\/\/ $/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov	r0, #0		\/\/ scrub with 0x0000:0000$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov	r0, #0x1000000$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov	r0, #1024			 \/\/ number of lines in the Dcache$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov	r0, r5$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p13, 0, r0, c0, c1, 0		\/\/ BCU_WAIT --> wait until the BCU isn't busy$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p13, 0, r0, c0, c1, 0		\/\/ disable ECC$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p15,0,r0,c1,c0,1$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #6			\/\/ enable single-bit correction,$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #8			\/\/ enable ECC$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_C$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_I$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_M$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_R$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	orr	r0,r0,#1		\/\/ set the disable bit$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	orr	r1, r0, #IDBR_MODE	\/\/ Set read bit (bit #0)$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str	r0, [r1, #0]$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str	r0, [r12]		\/\/ Write back status to clear$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str	r0, [r1]    		\/\/ store it back$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str	r0, [r9, #SBR1_OFF]$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str	r0, [r9, #SDIR_OFF]    \/\/ Auto Refresh #2$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str	r0, [r9, #SDIR_OFF]    \/\/ Auto Refresh #3$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str	r0, [r9, #SDIR_OFF]    \/\/ Auto Refresh #4$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str	r0, [r9, #SDIR_OFF]    \/\/ Auto Refresh #5$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str	r0, [r9, #SDIR_OFF]    \/\/ Auto Refresh #6$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str	r0, [r9, #SDIR_OFF]    \/\/ Auto Refresh #7$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str	r0, [r9, #SDIR_OFF]    \/\/ Auto Refresh #8$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	sub     r0, r0, r4$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	subs	r0, r0, #1			 \/\/ decrement the loop count$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	subs	r0, r0, #1			\/\/ decrement the loop count$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        add    r0, r0, #32       	\/* 32 bytes\/line      *\/$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        add    r1, r0, #0x8000		\/* 32KB cache         *\/$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr	p13,0,r0,c0,c0,0 \/\/ write to INTCTL$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr	p13,0,r0,c8,c0,0 \/\/ write to INTSTR$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c10,4$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c2,5		\/* allocate a line    *\/$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mcr    p15,0,r0,c7,c6,0		\/* invalidate data cache *\/$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mov	r0, #0 \/\/ enable no sources$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mov    r0, #DCACHE_FLUSH_AREA	\/* cache flush region *\/$/;"	v
r0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^    1:  subs	r0,r0,#1$/;"	v
r0	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr     r0, =0x00000001$/;"	v
r0	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr     r0,=(CPSR_IRQ_DISABLE|CPSR_FIQ_DISABLE|CPSR_SUPERVISOR_MODE)$/;"	v
r0	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c15, c1, 0$/;"	v
r0	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c7, c7, 0   \/\/  Flush caches$/;"	v
r0	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c8, c7, 0   \/\/  Flush TLB$/;"	v
r0	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mov     r0, #0x0$/;"	v
r0	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mrc     p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  orr     r0, r0, #MMU_Control_I$/;"	v
r0	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  str     r0,[r1]$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	add     r2, r0, #0x4000     	\/\/ End of tables$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	cmp	r0, r2$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =(SDRAM_PHYS_BASE | 0x4000) \/\/ RAM tables$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS1_INIT$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS2_INIT$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS3_INIT$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS4_INIT$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS5_INIT$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS6_INIT$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =IXP425_EXP_CS7_INIT$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	ldr	r0, =mmu_table$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	ldr     r0, =1f$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c1, c0, 1$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c2, c0, 0		\/\/ load page table pointer$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4	\/\/ drain the write & fill buffers$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c10, 4$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r0, c7, c7, 0$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, r0, c1, c0, 1$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #1$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_BTB$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_I$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_M$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	orr	r0, r0, #MMU_Control_R$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =0x55555555$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        ldr     r0, =IXP425_SDRAM_CFG_BASE$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        ldr     r0,=(CPSR_IRQ_DISABLE|CPSR_FIQ_DISABLE|CPSR_SUPERVISOR_MODE)$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr 	p15, 0, r0, c8, c7, 0$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c3, c0, 0$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c10, 4  \/\/ drain the write & fill buffers$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c7, c7, 0   \/\/ flush Icache, Dcache and BTB$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r0, c8, c7, 0   \/\/ flush instuction and data TLBs$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        mrc     p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        orr	r0, r0, #0x80$/;"	v
r0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        orr     r0, r0, #MMU_Control_C$/;"	v
r0	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr     r0, =0x00000001$/;"	v
r0	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr     r0,=(CPSR_IRQ_DISABLE|CPSR_FIQ_DISABLE|CPSR_SUPERVISOR_MODE)$/;"	v
r0	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c15, c1, 0$/;"	v
r0	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c7, c7, 0   \/\/  Flush caches$/;"	v
r0	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c8, c7, 0   \/\/  Flush TLB$/;"	v
r0	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mov     r0, #0x0$/;"	v
r0	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mrc     p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  orr     r0, r0, #MMU_Control_I$/;"	v
r0	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  str     r0,[r1]$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r0, =0x00000001$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r0,=(CPSR_IRQ_DISABLE|CPSR_FIQ_DISABLE|CPSR_SUPERVISOR_MODE)$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r0,=PXA2X0_FFDLL    \/* Divisor to 115200 *\/$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r0,=PXA2X0_FFIER    \/* enable UART *\/$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r0,=PXA2X0_FFLCR    \/* 8bit char + DLAB(Divisor access) *\/$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r0,=PXA2X0_FFLCR    \/* DLAB off *\/$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r0,=PXA2X0_FFTHR    \/* send char A *\/$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r0,=PXA2X0_FFTHR    \/* send char B *\/$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r0,=PXA2X0_FFTHR    \/* send char C *\/$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r0,=PXA2X0_FFTHR    \/* send char D *\/$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r0,=PXA2X0_FFTHR    \/* send char E *\/$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r0,=PXA2X0_GAFR1_L  \/* GPIO as decated BTUART *\/$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c15, c1, 0$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c7, c7, 0   \/\/  Flush caches$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     p15, 0, r0, c8, c7, 0   \/\/  Flush TLB$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mov     r0, #0x0$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mrc     p15, 0, r0, c1, c0, 0$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  orr     r0, r0, #MMU_Control_I$/;"	v
r0	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  str     r0,[r1]$/;"	v
r1	aim711/v3_0/include/hal_platform_setup.h	/^        and     r1,r1,#(~0x7) $/;"	v
r1	aim711/v3_0/include/hal_platform_setup.h	/^        cmp     r1,#0 $/;"	v
r1	aim711/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=0x00000000$/;"	v
r1	aim711/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=0x80000 $/;"	v
r1	aim711/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=AIM711_ROM0_LA_START$/;"	v
r1	aim711/v3_0/include/hal_platform_setup.h	/^        orr     r1,r1,#((0x7 & (~(\\x)))) $/;"	v
r1	aim711/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0] $/;"	v
r1	aim711/v3_0/include/hal_platform_setup.h	/^        sub     r1,r1,#8        \/* + 8 *\/$/;"	v
r1	aim711/v3_0/include/hal_platform_setup.h	/^        sub     r1,r1,r0$/;"	v
r1	aim711/v3_0/include/hal_platform_setup.h	/^1:      mov     r1,pc           \/* actual address  *\/$/;"	v
r1	aim711/v3_0/include/hal_platform_setup.h	/^1:      sub     r1,r1,#1 $/;"	v
r1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_Control,c0$/;"	v
r1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^       	ldr	r1,=MMU_Control_Init|MMU_Control_M$/;"	v
r1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        bic     r1,r1,#0xE0000000$/;"	v
r1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        cmp     r1,r2$/;"	v
r1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=AAEC_SMC_GLOBAL_CMD_ENABLE$/;"	v
r1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=AAEC_SMC_GLOBAL_CMD_MODE$/;"	v
r1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=AAEC_SMC_GLOBAL_CMD_PREALL$/;"	v
r1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=__exception_handlers  \/\/ ram base & length$/;"	v
r1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=__startup_stack$/;"	v
r1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        orr     r1,r1,#((0x7 & ~(\\x))<<29)$/;"	v
r1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        orr     sp,r1,r2$/;"	v
r1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        str     r1, [r0]$/;"	v
r1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0, #12]$/;"	v
r1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0, #4]$/;"	v
r1	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0, #8]$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        add     r1,r1,#32$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        adr     r1,SDR_Cache_Start$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        and     r1, r1, r2$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        bic     r1,r1,r2$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        cmp     r1, r2$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        cmp     r1,r2$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=(0x10 | _CLK_DERIVE_BP1 | _CLK_DERIVE_BP2)$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=CYGMEM_REGION_rom$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=EXCALIBUR_BOOT_CR$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=EXCALIBUR_EBI_CR$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=EXCALIBUR_MMAP_BASE$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=_DPSRAM1_LCR_INIT$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=__startup_stack$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr     MMU_CP,0,r1,MMU_Control,c0$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r1,c7,c13,1$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mov     r1, r5$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mov     r1, r6$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mov     r1,r4$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        orr     r1,r1,#0x300 \/* Use PLL2 for AHB and for the SDRAM *\/$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        orr     sp,r1,r2$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0]$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        str     r1,[r11, #_SDRAM_INIT]$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        str     r1,[r3, #_CLK_DERIVE]$/;"	v
r1	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        str     r1,[r3, #_CLK_PLL2_CTRL]$/;"	v
r1	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	ldr	r1,=CONFIG_BASE$/;"	v
r1	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	ldr	r1,=DPLL1_BASE$/;"	v
r1	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	ldr	r1,=FPGA_BASE$/;"	v
r1	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	ldr	r1,=TC_BASE$/;"	v
r1	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	ldr	r1,=WATCHDOG_BASE$/;"	v
r1	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r1,c1,c0,0	\/\/ Write MMU control register$/;"	v
r1	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	mov r1,#0x0070		\/\/ MMU Control System bit$/;"	v
r1	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=CLKM_BASE$/;"	v
r1	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        mcr	MMU_CP,0,r1,MMU_Control,c0$/;"	v
r1	arm9/innovator/v3_0/include/hal_platform_setup.h	/^123:    ldr r1,[r0],#16$/;"	v
r1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        bic     r1,r1,#(0xf<<4)$/;"	v
r1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        cmp     r1,r2$/;"	v
r1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        ldr        r1,=MMU_Control_Init|MMU_Control_M$/;"	v
r1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=__exception_handlers  \/\/ ram base & length$/;"	v
r1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=__startup_stack$/;"	v
r1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        ldr    r1,=BWSCON           \/\/ BWSCON Address$/;"	v
r1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        mcr        MMU_CP,0,r1,MMU_Control,c0$/;"	v
r1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        orr     r1,r1,#((0xf & ~(\\x))<<4)$/;"	v
r1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        orr     r1,r1,#((1<<14)|(1<<12)|(1<<10)|(1<<8))$/;"	v
r1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        orr     r1,r1,#((1<<7)|(1<<6)|(1<<5)|(1<<4))$/;"	v
r1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        orr     sp,r1,r2$/;"	v
r1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        str     r1, [r0]$/;"	v
r1	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0]$/;"	v
r1	at91/at91sam7s/v3_0/include/hal_platform_setup.h	/^        ands    r1,r1,#AT91_PMC_SR_LOCK$/;"	v
r1	at91/at91sam7s/v3_0/include/hal_platform_setup.h	/^        ands    r1,r1,#AT91_PMC_SR_MCKRDY$/;"	v
r1	at91/at91sam7s/v3_0/include/hal_platform_setup.h	/^        ands    r1,r1,#AT91_PMC_SR_MOSCS$/;"	v
r1	at91/at91sam7s/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=((AT91_PMC_PLLR_DIV(CYGNUM_HAL_ARM_AT91_PLL_DIVIDER))|(AT91_PMC_PLLR_PLLCOUNT(CYGNUM_HAL_ARM_AT91_PLL_COUNT))|(AT91_PMC_PLLR_MUL(CYGNUM_HAL_ARM_AT91_PLL_MULTIPLIER-1)))$/;"	v
r1	at91/at91sam7s/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=(AT91_PMC_MCKR_PRES_CLK_2|AT91_PMC_MCKR_PLL_CLK)$/;"	v
r1	at91/at91sam7s/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=(AT91_PMC_MCKR_PRES_CLK|AT91_PMC_MCKR_SLOW_CLK)$/;"	v
r1	at91/at91sam7s/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=(AT91_PMC_MOR_OSCBYPASS)$/;"	v
r1	at91/at91sam7s/v3_0/include/hal_platform_setup.h	/^        ldr     r1,[r0,#AT91_PMC_SR]$/;"	v
r1	at91/at91sam7s/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0,#AT91_MC_FMR1]$/;"	v
r1	at91/eb40/v3_0/include/hal_platform_setup.h	/^        cmp     r1,r2$/;"	v
r1	at91/eb40/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=0x000001B6          \/\/ LEDs$/;"	v
r1	at91/eb40/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0,#AT91_PIO_SODR]$/;"	v
r1	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        cmp     r1,r2$/;"	v
r1	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=(\\y<<16)$/;"	v
r1	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=0x000001B6          \/\/ LEDs$/;"	v
r1	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0,#AT91_PIO_OER]$/;"	v
r1	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0,#AT91_PIO_SODR]$/;"	v
r1	at91/eb42/v3_0/include/hal_platform_setup.h	/^        cmp     r1,r2$/;"	v
r1	at91/eb42/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=(\\y<<8)$/;"	v
r1	at91/eb42/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0,#AT91_PIO_OER]$/;"	v
r1	at91/eb55/v3_0/include/hal_platform_setup.h	/^        cmp     r1,r2$/;"	v
r1	at91/eb55/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=(\\y<<8)$/;"	v
r1	at91/eb55/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0,#AT91_PIO_OER]$/;"	v
r1	at91/jtst/v3_0/include/hal_platform_setup.h	/^	ldr     r1,=1024$/;"	v
r1	at91/jtst/v3_0/include/hal_platform_setup.h	/^	ldr     r1,=128$/;"	v
r1	at91/jtst/v3_0/include/hal_platform_setup.h	/^	ldr     r1,=2046$/;"	v
r1	at91/jtst/v3_0/include/hal_platform_setup.h	/^        cmp     r1,r2$/;"	v
r1	at91/jtst/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=.__interrupt_stack$/;"	v
r1	at91/jtst/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=.__startup_stack$/;"	v
r1	at91/jtst/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=1$/;"	v
r1	at91/jtst/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=BIT21|BIT22|BIT23|BIT24|BIT25|BIT26|BIT27$/;"	v
r1	at91/jtst/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=BIT30|BIT3$/;"	v
r1	at91/jtst/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=__interrupt_stack$/;"	v
r1	at91/jtst/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0,#AT91_CLKGEN_CPTMAX1]$/;"	v
r1	at91/jtst/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0,#AT91_PIO_PER]  \/\/ software control$/;"	v
r1	at91/jtst/v3_0/include/hal_platform_setup.h	/^        sub     r3,r1,r2$/;"	v
r1	at91/phycore/v3_0/include/hal_platform_setup.h	/^        cmp     r1,r2$/;"	v
r1	at91/phycore/v3_0/include/hal_platform_setup.h	/^        mov     r1,#0x00000001$/;"	v
r1	at91/phycore/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0,#AT91_PIO_CODR]$/;"	v
r1	at91/phycore/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0,#AT91_PIO_OER]$/;"	v
r1	at91/phycore/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0,#AT91_PIO_PER]$/;"	v
r1	at91/phycore/v3_0/include/hal_platform_setup.h	/^        str     r1,[r0,#AT91_PIO_SODR]$/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^	ldr	r1,=0xFFFFFFFF                                          $/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^	ldr	r1,=MEMCFG1			$/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^	ldr	r1,=MEMCFG2			$/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^	ldr	r1,=SDRFOR			$/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_Base,c0                                 $/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_Control,c0                              $/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_DomainAccess,c0                         $/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_FlushIDC,c0,0	\/* Invalidate Caches *\/ $/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_FlushIDC,c0,0 \/* Invalidate Caches *\/$/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_FlushTLB,c0,0	\/* Invalidate TLB *\/    $/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_TLB,c7,0      \/* Invalidate TLB *\/$/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^        add     r1,r1,r2$/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^        add     r2,r1,#_phys_store_end-_phys_store$/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^        add     r3,r1,r3$/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^        cmp     r1,r2$/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^        cmp     r1,r3$/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=15f$/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=7b$/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^15:	mcr	MMU_CP,0,r1,MMU_TLB,c7,0      \/* Invalidate TLB *\/$/;"	v
r1	edb7xxx/v3_0/include/hal_platform_setup.h	/^5:      mov     r1,lr$/;"	v
r1	gps4020/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=MPC_BASE_ADDRESS$/;"	v
r1	gps4020/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SYSTEM_CONFIG               \/\/ Swap memory regions 0x0XXXXXXX, 0x6XXXXXXX$/;"	v
r1	integrator/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =INTEGRATOR_IRQCONT_BASE                             $/;"	v
r1	integrator/v3_0/include/hal_platform_setup.h	/^	orr	r1, r1, #INTEGRATOR_HDR_CTRL_REMAP	                 $/;"	v
r1	integrator/v3_0/include/hal_platform_setup.h	/^        cmp     r1,r2$/;"	v
r1	integrator/v3_0/include/hal_platform_setup.h	/^        str     r1, [r0, #INTEGRATOR_HDR_CTRL_OFFSET]                    $/;"	v
r1	lpc24xx/ea2468/v3_0/include/hal_platform_setup.h	/^    mov r1,#0x40000000$/;"	v
r1	lpc24xx/ea2468/v3_0/include/hal_platform_setup.h	/^    str r1, [r0,#CYGARC_HAL_LPC24XX_REG_MEMMAP]	$/;"	v
r1	lpc24xx/ea2468/v3_0/include/hal_platform_setup.h	/^    str r1, [r0,#CYGARC_HAL_LPC24XX_REG_MEMMAP]$/;"	v
r1	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	ands r1,r1,#(1<<10)$/;"	v
r1	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	ldr r1,=((\\x & 1)<<12)$/;"	v
r1	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	ldr r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLSTAT]	\/\/ wait for it to lock$/;"	v
r1	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	mov r1,#(0x20 | (CYGNUM_HAL_ARM_LPC2XXX_PLL_MUL - 1))$/;"	v
r1	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	mov r1,#0x40000000$/;"	v
r1	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	mov r1,#1			\/\/ enable PLL	$/;"	v
r1	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	mov r1,#2$/;"	v
r1	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	mov r1,#3			\/\/ connect PLL$/;"	v
r1	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	mov r1,#4$/;"	v
r1	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	str r1, [r0,#CYGARC_HAL_LPC2XXX_REG_MEMMAP]	\/\/ int vectors mapped to RAM$/;"	v
r1	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_MAMCR]	\/\/ enable full MAM$/;"	v
r1	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_MAMTIM]	\/\/ flash timings$/;"	v
r1	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLCFG]	$/;"	v
r1	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLCON]$/;"	v
r1	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	ands r1,r1,#(1<<10)$/;"	v
r1	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	ldr r1,=(\\x<<16)$/;"	v
r1	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	ldr r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLSTAT]	\/\/ wait for it to lock$/;"	v
r1	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	mov r1,#(0x20 | (CYGNUM_HAL_ARM_LPC2XXX_PLL_MUL - 1))$/;"	v
r1	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	mov r1,#0x40000000$/;"	v
r1	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	mov r1,#1			                \/\/ enable PLL	$/;"	v
r1	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	mov r1,#2$/;"	v
r1	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	mov r1,#3			                \/\/ connect PLL$/;"	v
r1	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	mov r1,#4$/;"	v
r1	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	str r1, [r0,#CYGARC_HAL_LPC2XXX_REG_MEMMAP]	$/;"	v
r1	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_MAMCR]	\/\/ enable full MAM$/;"	v
r1	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_MAMTIM]	\/\/ flash timings$/;"	v
r1	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLCFG]$/;"	v
r1	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLCON]$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        ands r1,r1,#(1<<10)$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        ldr r1,=  (0x1 << 0)    \/* P0.16 as EINT0       *\/$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        ldr r1,=  (0x1 << 2)    \/* P1.31:26 Debug port  *\/\\$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        ldr r1,=((\\x & 1)<<10)$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        ldr r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLSTAT]$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#(0x20 | (CYGNUM_HAL_ARM_LPC2XXX_PLL_MUL - 1))$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#0x40000000$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#1$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#2 \/\/ 2, full MAM$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#3$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#4$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        orr r1,r1,#(1<<10)$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        str r1, [r0,#CYGARC_HAL_LPC2XXX_REG_MEMMAP]$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_IO0DIR]$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_MAMCR]$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_MAMTIM]$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLCFG]$/;"	v
r1	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLCON]$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        ands r1,r1,#(1<<10)$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        cmp r1,r2$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        ldr r1,=  (0x1 << 2)    \/* P1.31:26 Debug port  *\/\\$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        ldr r1,=((\\x & 1)<<30)$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        ldr r1,=(CYGMEM_REGION_ram)$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        ldr r1,=0$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        ldr r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLSTAT]$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#(0x20 | (CYGNUM_HAL_ARM_LPC2XXX_PLL_MUL - 1))$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#0x40000000$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#1$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#2 \/\/ 2, full MAM$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#3$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#4$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        orr r1,r1,#(1<<30)$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        str r1, [r0,#CYGARC_HAL_LPC2XXX_REG_MEMMAP]$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_IO0DIR]$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_MAMCR]$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_MAMTIM]$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLCFG]$/;"	v
r1	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLCON]$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        ands r1,r1,#(1<<10)$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        ldr r1,=  (0x1 << 0)    \/* P0.16 as EINT0       *\/$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        ldr r1,=  (0x1 << 2)    \/* P1.31:26 Debug port  *\/\\$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        ldr r1,=((\\x & 1)<<23)$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        ldr r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLSTAT]$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#(0x20 | (CYGNUM_HAL_ARM_LPC2XXX_PLL_MUL - 1))$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#0x40000000$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#1$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#2 \/\/ 2, full MAM$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#3$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        mov r1,#4$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        orr r1,r1,#(1<<23)$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        str r1, [r0,#CYGARC_HAL_LPC2XXX_REG_MEMMAP]$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_IO1DIR]$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_MAMCR]$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_MAMTIM]$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLCFG]$/;"	v
r1	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLCON]$/;"	v
r1	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	ands r1,r1,#(1<<10)$/;"	v
r1	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	ldr r1,=((\\x & 1)<<7)$/;"	v
r1	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	ldr r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLSTAT]	\/\/ wait for it to lock$/;"	v
r1	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	mov r1,#(0x20 | (CYGNUM_HAL_ARM_LPC2XXX_PLL_MUL - 1))$/;"	v
r1	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	mov r1,#0x40000000$/;"	v
r1	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	mov r1,#1			\/\/ enable PLL	$/;"	v
r1	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	mov r1,#2$/;"	v
r1	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	mov r1,#3			                \/\/ connect PLL$/;"	v
r1	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	mov r1,#4$/;"	v
r1	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	str r1, [r0,#CYGARC_HAL_LPC2XXX_REG_MEMMAP]	$/;"	v
r1	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_MAMCR]	\/\/ enable full MAM$/;"	v
r1	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_MAMTIM]	\/\/ flash timings$/;"	v
r1	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLCFG]	$/;"	v
r1	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLCON]$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    ands r1,r1,#(1<<10)$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    bic r1, r1, #8$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    bic r1,r1,#LINES$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    ldr r1,=((\\x & 1)<<8)$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    ldr r1,[r0,#CYGARC_HAL_LPC2XXX_REG_IO1PIN]$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    ldr r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLSTAT] \/\/ wait for it to lock$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    mov r1,#(0x20 | (CYGNUM_HAL_ARM_LPC2XXX_PLL_MUL - 1))$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    mov r1,#0x40000000$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    mov r1,#1$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    mov r1,#2$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    mov r1,#3 \/\/ connect PLL$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    mov r1,#4					                $/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    orr r1,r1,#LINE$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    str r1, [r0,#CYGARC_HAL_LPC2XXX_REG_MEMMAP]	$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_IO1DIR]$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_IO1PIN]$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_MAMCR]	\/\/ enable full MAM$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_MAMTIM]	\/\/ flash timings$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PINSEL2]$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLCFG] $/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLCON] \/\/ enable PLL$/;"	v
r1	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    str r1,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLCON]$/;"	v
r1	mac7100/mac7100evb/v3_0/include/hal_platform_setup.h	/^        and r1,r1,#0x00ff$/;"	v
r1	mac7100/mac7100evb/v3_0/include/hal_platform_setup.h	/^        orr r1,r1,#(((~\\y)&0xff)<<8)$/;"	v
r1	mac7100/mac7100evb/v3_0/include/hal_platform_setup.h	/^        strh r1,[r0]$/;"	v
r1	mac7100/mac7100evb/v3_0/include/hal_platform_setup.h	/^        strh r1,[r0],#2 \/\/ LED: ... MSB$/;"	v
r1	mac7100/mac7100evb/v3_0/include/hal_platform_setup.h	/^        strh r1,[r0],#2$/;"	v
r1	mac7100/mace1/v3_0/include/hal_platform_setup.h	/^        add r1,r1,#(\\y<<8)$/;"	v
r1	mac7100/mace1/v3_0/include/hal_platform_setup.h	/^        and r1,r1,#0x00ff$/;"	v
r1	mac7100/mace1/v3_0/include/hal_platform_setup.h	/^        strh r1,[r0]$/;"	v
r1	mac7100/mace1/v3_0/include/hal_platform_setup.h	/^        strh r1,[r0],#2 \/\/ LED: MSB ...$/;"	v
r1	mac7100/mace1/v3_0/include/hal_platform_setup.h	/^        strh r1,[r0],#2$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_Control,c0$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        cmp     r1,#0$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=100000$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA1110_BOARD_CONTROL$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA1110_GPCLK_CONTROL_0$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_DRAM_CONFIGURATION$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_GPIO_PIN_DIRECTION$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_PLL_CONFIG$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_SCRATCHPAD$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_SLEEP_STATUS$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_RAM_BANK0_BASE$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_RESET_STATUS$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=__startup_stack$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=_assabet_BCR$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=_assabet_CFG$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=dram_table$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        orr     sp,r1,r2$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        sub     r1,r1,r2$/;"	v
r1	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^10:     sub     r1,r1,#1$/;"	v
r1	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_Control,c0$/;"	v
r1	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        ands    r1,r1,#0xF$/;"	v
r1	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_DRAM_CONFIGURATION$/;"	v
r1	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_MCP_DATA_2$/;"	v
r1	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PPC_PIN_ASSIGNMENT   \/\/ Disable any reassignments$/;"	v
r1	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PPC_PIN_STATE$/;"	v
r1	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_PLL_CONFIG$/;"	v
r1	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=__startup_stack$/;"	v
r1	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r1,c15,c1,2$/;"	v
r1	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        orr     sp,r1,r2$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^	    mcr	    MMU_CP,0,r1,MMU_Control,c0$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        cmp     r1,#0$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=10000$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=20000$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA1110_GPCLK_CONTROL_0$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_DRAM_CONFIGURATION$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_GPIO_PIN_DIRECTION$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_GPIO_PIN_OUTPUT_CLEAR$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_GPIO_PIN_OUTPUT_SET$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_PLL_CONFIG$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_SCRATCHPAD$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_SLEEP_STATUS$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_RAM_BANK0_BASE$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_RESET_STATUS$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=__startup_stack$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=_cerf_BCR$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=dram_table$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        mov     r1, #0x400$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        orr     sp,r1,r2$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        sub     r1,r1,r2$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^0:	    subs    r1, r1, #1$/;"	v
r1	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^10:     sub     r1,r1,#1$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^	    mcr	    MMU_CP,0,r1,MMU_Control,c0$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        cmp     r1,#0$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=10000$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=20000$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA1110_GPCLK_CONTROL_0$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_DRAM_CONFIGURATION$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_GPIO_PIN_DIRECTION$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_GPIO_PIN_OUTPUT_CLEAR$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_GPIO_PIN_OUTPUT_SET$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_PLL_CONFIG$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_SCRATCHPAD$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_SLEEP_STATUS$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_RAM_BANK0_BASE$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_RESET_STATUS$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=__startup_stack$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=_cerfpda_BCR$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=dram_table$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        mov     r1, #0x400$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        orr     sp,r1,r2$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        sub     r1,r1,r2$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^0:	    subs    r1, r1, #1$/;"	v
r1	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^10:     sub     r1,r1,#1$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        cmp     r1,#0$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=20000$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA1110_BOARD_CONTROL$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA1110_GPCLK_CONTROL_0$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_DRAM_CONFIGURATION$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_GPIO_ALTERNATE_FUNCTION$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_GPIO_PIN_DIRECTION$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_GPIO_PIN_OUTPUT_CLEAR$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_GPIO_PIN_OUTPUT_SET$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_PLL_CONFIG$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_SCRATCHPAD$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_SLEEP_STATUS$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_RAM_BANK0_BASE$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_RESET_STATUS$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=__startup_stack$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=_flexanet_BCR$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=dram_table$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        mcr     MMU_CP,0,r1,MMU_Control,c0$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        orr     sp,r1,r2$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        sub     r1,r1,r2$/;"	v
r1	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^10:     sub     r1,r1,#1$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r1,MMU_Control,c0$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mcr p15,0,r1,c1,c0,0	\/\/ Write MMU control register$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	mov r1,#0x0070		\/\/ MMU Control System bit$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        cmp     r1,#0$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=100000$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=1000000$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA1110_GPCLK_CONTROL_0$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_DRAM_CONFIGURATION$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_ICMR$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_PLL_CONFIG$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_SCRATCHPAD$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_SLEEP_STATUS$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_RAM_BANK0_BASE$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_RESET_STATUS$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=__startup_stack$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        orr     sp,r1,r2$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^10:     sub     r1,r1,#1$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^123:    ldr r1,[r0],#32$/;"	v
r1	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^19:     mov     r1,lr                           \/\/ Points to 'dram_table'        $/;"	v
r1	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^	mcr	p15,0,r1,c1,c0$/;"	v
r1	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA1110_GPCLK_CONTROL_0$/;"	v
r1	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_DRAM_CONFIGURATION$/;"	v
r1	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_PLL_CONFIG$/;"	v
r1	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_SLEEP_STATUS$/;"	v
r1	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_RAM_BANK0_BASE$/;"	v
r1	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=__startup_stack$/;"	v
r1	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=dram_table$/;"	v
r1	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        mcr	p15,0,r1,c1,c0$/;"	v
r1	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        orr     sp,r1,r2$/;"	v
r1	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        sub     r1,r1,r2$/;"	v
r1	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        and     r1, r1, #SA11X0_STATIC_ROM_BUS_WIDTH_MASK$/;"	v
r1	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        ldr     r1, =HEX_LED_REG_BASE$/;"	v
r1	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PPC_PIN_ASSIGNMENT   \/\/ Disable any reassignments$/;"	v
r1	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PPC_PIN_STATE$/;"	v
r1	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        ldr     r1,=SA11X0_PWR_MGR_PLL_CONFIG$/;"	v
r1	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        mcr     MMU_CP,0,r1,MMU_Control,c0$/;"	v
r1	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r1,c15,c1,2$/;"	v
r1	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        orr     r1, r1, r2$/;"	v
r1	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        orr     sp,r1,r2$/;"	v
r1	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        str     r1, [r0]$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	add     r2, r1, #0x4000     	\/\/ End of tables$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	bic     r1, r1, #EXP_CNFG0_MEM_MAP$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	cmp	r1, r2$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =IXP425_SDRAM_REFRESH_CNT$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mov	r1, #IXP425_SDRAM_SET_MODE_CMD$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mov	r1, #SDRAM_IR_NORMAL$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mov	r1, #SDRAM_PHYS_BASE$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mov 	r1, #0$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mov 	r1, #SDRAM_IR_NOP$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mov     r1, #SDRAM_IR_AUTO_REFRESH$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mov     r1, #SDRAM_IR_PRECHARGE$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	orr	r1, r1, #0x4000		\/\/ RAM tables$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	str	r1, [r0, #IXP425_SDRAM_IR]$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^	str	r1, [r0, #IXP425_SDRAM_REFRESH]$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^        ldr     r1, =IXP425_EXP_CFG_BASE$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^        ldr     r1, =hal_dram_size  \/* [see hal_intr.h] *\/$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^        orr     r1, r1, #EXP_CNFG1_BYTE_SWAP_EN$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^        str	r1, [r0, #IXP425_SDRAM_IR]$/;"	v
r1	xscale/grg/v3_0/include/hal_platform_setup.h	/^        str     r1, [r2, #IXP425_EXP_CNFG1]$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_0$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_1$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_2$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_1, DISPLAY_0$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_5, DISPLAY_2$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_6, DISPLAY_6$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_7, DISPLAY_7$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_9$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	IOP310_EARLY_PCI_SETUP  r0, r1, r4, 0x113C, 0x0700$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	add	r1, r1, #1		\/\/ Increment I2C timeout counter (r1 = r1 + 1)$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	add	r1, r1, #32			 \/\/ increment the address to$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	add	r1, r1, #4$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	add     r1, r5, #(0xA00 * 4)$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	bic	r1, r1,	#ICR_START	\/\/ No start bit (already started)$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	bic	r1, r1, #ICR_ENB	\/\/ Disable I2C unit$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	bic	r1, r1, #ICR_SCLENB	\/\/ Disable I2C clock generator$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	bic	r1, r1, #IDBR_MODE	\/\/ Clear read bit (bit #0)$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	cmp	r1, r2$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	cmp	r1, r5$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	cmp	r1, r9$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =0x00000000		\/\/ Initialize I2C timeout counter$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =0x00000000		\/\/ Load base address of SDRAM module EEPROM$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =ECCR_ADDR$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =I2C_DEVID		\/\/ Load slave address r1.$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =RAM_32MEG		\/\/ do we have 32 MB banks?$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =RAM_BASE	\/\/ base address of SDRAM$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =SDCR_ADDR		\/\/ point at SDRAM Control Register$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r1, [r11]		\/\/ read the current Control Register value$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r1, [r11] $/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r1, [r13] 		\/\/ Read the byte$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c10, 4		\/\/ drain WB$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c2, 5		 \/\/ allocate a Dcache line$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c5, 0		\/\/ flush I cache$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c8, c7, 0		\/\/ flush TLBs$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov	r1, #0$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov	r1, #DCACHE_FLUSH_AREA           \/\/ use a CACHEABLE area of$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov	r1, #RAM_BASE$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mul	r10, r1, r2$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	orr	r1, r1,	#ICR_START	\/\/ Set start bit$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	orr	r1, r1, #0x4000		\/\/ RAM tables$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	orr	r1, r1, #ICR_ACK	\/\/ Set NACK if this is the last byte$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	orr	r1, r1, #ICR_STOP	\/\/ Set STOP if this is the last byte$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	orr	r1, r1, #ICR_TRANSFER	\/\/ Set transfer bit - bit is self_clearing$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str	r1, [r11]		\/\/ Store to control register$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str	r1, [r13]		\/\/ Store to data register$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str	r1, [r2]		\/\/ Save the value to the Control Register.$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        add    r1, r0, #0x8000		\/* 32KB cache         *\/$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        ldr     r1, =hal_dram_size  \/* [see hal_intr.h] *\/$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mov    r1,r1$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mrc    p15,0,r1,c2,c0,0		\/* arbitrary read   *\/$/;"	v
r1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        teq    r1, r0$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_0$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_1$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_2$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_3$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_4$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_1$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_2$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_3$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_4$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_5$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_6$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_7$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_8$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_9$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_A$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_B$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_C$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_A, DISPLAY_D$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_S, DISPLAY_E$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_S, DISPLAY_L$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ands	r1, r8, #0x80$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ands	r2, r1, #0x10		\/\/ Check for data width of 16$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ands	r2, r1, #0x7f$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ands	r3, r1, #SPD_ATTRIB_REG_CTL  \/\/ check for registered modules$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	bic	r1, r1,	#ICR_START	\/\/ No start bit (already started)$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	bic	r1, r1,	#ICR_START | ICR_STOP$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	bic	r1, r1,	#ICR_STOP	\/\/ No stop bit$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	bic	r1, r1, #ICR_ENB | ICR_SCLENB	\/\/ Disable I2C unit$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	bic	r1, r1, #IDBR_MODE	\/\/ Clear read bit (bit #0)$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	cmp	r1, r5$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =0x7ff$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =ATU_IALR2$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =ICR_GCALL | ICR_ENB | ICR_SCLENB$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =IQ80321_BATTERY_STATUS_ADDR | PBAR_FLASH | PBAR_RCWAIT_20 | PBAR_ADWAIT_20 | PBAR_BUS_32$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =IQ80321_DISPLAY_LEFT_ADDR | PBAR_FLASH | PBAR_RCWAIT_20 | PBAR_ADWAIT_20 | PBAR_BUS_32$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =IQ80321_DISPLAY_RIGHT_ADDR | PBAR_FLASH | PBAR_RCWAIT_20 | PBAR_ADWAIT_20 | PBAR_BUS_32$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =IQ80321_ROTARY_SWITCH_ADDR | PBAR_FLASH | PBAR_RCWAIT_20 | PBAR_ADWAIT_20 | PBAR_BUS_32$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =MCU_SBR0$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =MCU_SBR1$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r1, [r11, #I2C_ICR0]	\/\/ read the current Control Register value$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r1, [r11, #I2C_ICR0] $/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r1, [r11, #I2C_IDBR0]	\/\/ Read the byte$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr     r1, =ATU_IATVR2$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr     r1, =IQ80321_FLASH_ADDR | PBAR_FLASH | PBAR_RCWAIT_20 | PBAR_ADWAIT_20 | PBAR_BUS_16$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c10, 4		\/\/ drain WB$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c5, 0		\/\/ flush I cache$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c8, c7, 0		\/\/ flush TLBs$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r1, #0			\/\/ Load base address of SDRAM module EEPROM$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r1, #0$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r1, #I2C_DEVID		\/\/ Load slave address r1.$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r1, #I2C_TIMOUT		\/\/ Initialize I2C timeout counter$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r1, #ICR_RESET$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r1, #SDRAM_BASE$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r1, #SDRAM_DEVID	\/\/ Load slave address for SDRAM module. 0xA2 (Presence Detect Data)$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r10, r1, lsl #2		\/\/ Store bank size in Mbytes (shift left 2 bits)$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	orr	r1, r0, #IDBR_MODE	\/\/ Set read bit (bit #0)$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	orr	r1, r1,	#ICR_START | ICR_TRANSFER$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	orr	r1, r1, #0x4000		\/\/ RAM tables$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	orr	r1, r1, #ICR_TRANSFER	\/\/ Set transfer bit - bit is self_clearing$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	orreq	r1, r1, #ICR_ACK | ICR_STOP$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str	r1, [r11, #I2C_ICR0]	\/\/ Store to control register$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str	r1, [r11, #I2C_ICR0]$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str	r1, [r11, #I2C_IDBR0]	\/\/ Store to data register$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str	r1, [r11, #I2C_IDBR0]   \/\/ Store to data register$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str	r1, [r11, #I2C_ISAR0]	\/\/ Save the value 0x02 (I2C_DEVID) in the register.$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r1, r10, #128		\/\/ do we have 128 MB banks?$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r1, r10, #128$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r1, r10, #256		\/\/ do we have 256 MB banks?$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r1, r10, #32$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r1, r10, #512		\/\/ do we have 512 MB banks?$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r1, r10, #64		\/\/ do we have 64 MB banks?$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r1, r8, #2		\/\/ do we have 2 banks???$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r2, r1, #2$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        add     r1, r1, #32             \/\/ increment to the next cache line$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        and     r2, r2, r1, lsr #25$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r1, =ATU_IABAR1$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r1, =ATU_IABAR2$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r1, =ATU_IAUBAR1$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r1, =ATU_PCSR$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r1, =DCACHE_FLUSH_AREA  \/\/ use a CACHEABLE area of memory$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r1, =DCACHE_FLUSH_AREA  \/\/ use a CACHEABLE area of$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r1, =hal_dram_size  \/* [see hal_intr.h] *\/$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r1, =hal_pcsr_cfg_retry$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r1, c7, c2, 5   \/\/ allocate a Dcache line$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mov     r1, #0$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mov     r1, #0xF                        \/\/ DDR Normal Operation$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mov     r1, #SDIR_CMD_AUTO_REFRESH      \/\/ 1st of two auto-refresh cycle commands$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mov     r1, #SDIR_CMD_CAS_LAT_2_A   \/\/ Set CAS Latency to 2$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mov     r1, #SDIR_CMD_CAS_LAT_2_B       \/\/ Set CAS Latency to 2$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mov     r1, #SDIR_CMD_ENABLE_DLL$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mov     r1, #SDIR_CMD_PRECHARGE_ALL$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mov     r1, #SDRAM_PHYS_BASE$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        str     r1, [r0]                        \/\/ 2nd of two auto-refresh cycle commands$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        str     r1, [r0]$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^    0:	subs	r1, r1, #1		\/\/ Increment I2C timeout counter (r1 = r1 + 1)$/;"	v
r1	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^    0:	subs	r1, r1, #1		\/\/ decrement timeout$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	add     r2, r1, #0x4000     	\/\/ End of tables$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	bic     r1, r1, #EXP_CNFG0_MEM_MAP$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	cmp	r1, r2$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =IXP425_SDRAM_REFRESH_CNT$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mov	r1, #IXP425_SDRAM_SET_MODE_CMD$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mov	r1, #SDRAM_IR_NORMAL$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mov	r1, #SDRAM_PHYS_BASE$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mov 	r1, #0$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mov 	r1, #SDRAM_IR_NOP$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mov     r1, #SDRAM_IR_AUTO_REFRESH$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mov     r1, #SDRAM_IR_PRECHARGE$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	orr	r1, r1, #0x4000		\/\/ RAM tables$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	str	r1, [r0, #IXP425_SDRAM_IR]$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	str	r1, [r0, #IXP425_SDRAM_REFRESH]$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        cmp     r1, r2$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        ldr     r1, =IXP425_EXP_CFG_BASE$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        ldr     r1, =hal_dram_size  \/* [see hal_intr.h] *\/$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        mov     r1, #SDRAM_PHYS_BASE$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        orr     r1, r1, #EXP_CNFG1_BYTE_SWAP_EN$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        str	r1, [r0, #IXP425_SDRAM_IR]$/;"	v
r1	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        str     r1, [r2, #IXP425_EXP_CNFG1]$/;"	v
r1	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		add		r1, r1, #32				\/\/ increment the address to$/;"	v
r1	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		add		r1, r1, #32$/;"	v
r1	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr		r1,  =PXA2X0_MEMORY_CTL_BASE$/;"	v
r1	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr     r1,=__startup_stack$/;"	v
r1	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr r1,	=PXA2X0_OSTIMER_BASE$/;"	v
r1	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r1, c7, c2, 5	\/\/ allocate a Dcache line$/;"	v
r1	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mcr		p15, 0, r1, c7, c2, 5$/;"	v
r1	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		mov		r1, #0xc0000000$/;"	v
r1	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		orr     sp,r1,r2$/;"	v
r1	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        ldr		r1, =PXA2X0_PM_BASE$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_0$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_1$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_0, DISPLAY_2$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_1, DISPLAY_0$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_5, DISPLAY_2$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_6, DISPLAY_6$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_7, DISPLAY_7$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r0, r1, DISPLAY_9, DISPLAY_9$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	IOP310_EARLY_PCI_SETUP  r0, r1, r4, 0x113C, 0x0700$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	add	r1, r1, #1		\/\/ Increment I2C timeout counter (r1 = r1 + 1)$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	add	r1, r1, #32			 \/\/ increment the address to$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	add	r1, r1, #4$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	add     r1, r5, #(0xA00 * 4)$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	bic	r1, r1,	#ICR_START	\/\/ No start bit (already started)$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	bic	r1, r1, #ICR_ENB	\/\/ Disable I2C unit$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	bic	r1, r1, #ICR_SCLENB	\/\/ Disable I2C clock generator$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	bic	r1, r1, #IDBR_MODE	\/\/ Clear read bit (bit #0)$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	cmp	r1, r2$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	cmp	r1, r5$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	cmp	r1, r9$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =0x00000000		\/\/ Initialize I2C timeout counter$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =0x00000000		\/\/ Load base address of SDRAM module EEPROM$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =ECCR_ADDR$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =I2C_DEVID		\/\/ Load slave address r1.$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =RAM_32MEG		\/\/ do we have 32 MB banks?$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =RAM_BASE	\/\/ base address of SDRAM$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =SDCR_ADDR		\/\/ point at SDRAM Control Register$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r1, [r11]		\/\/ read the current Control Register value$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r1, [r11] $/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r1, [r13] 		\/\/ Read the byte$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c10, 4		\/\/ drain WB$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c2, 5		 \/\/ allocate a Dcache line$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c7, c5, 0		\/\/ flush I cache$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r1, c8, c7, 0		\/\/ flush TLBs$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov	r1, #0$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov	r1, #DCACHE_FLUSH_AREA           \/\/ use a CACHEABLE area of$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov	r1, #RAM_BASE$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mul	r10, r1, r2$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	orr	r1, r1,	#ICR_START	\/\/ Set start bit$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	orr	r1, r1, #0x4000		\/\/ RAM tables$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	orr	r1, r1, #ICR_ACK	\/\/ Set NACK if this is the last byte$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	orr	r1, r1, #ICR_STOP	\/\/ Set STOP if this is the last byte$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	orr	r1, r1, #ICR_TRANSFER	\/\/ Set transfer bit - bit is self_clearing$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str	r1, [r11]		\/\/ Store to control register$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str	r1, [r13]		\/\/ Store to data register$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str	r1, [r2]		\/\/ Save the value to the Control Register.$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        add    r1, r0, #0x8000		\/* 32KB cache         *\/$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        ldr     r1, =hal_dram_size  \/* [see hal_intr.h] *\/$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mov    r1,r1$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mrc    p15,0,r1,c2,c0,0		\/* arbitrary read   *\/$/;"	v
r1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        teq    r1, r0$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr     r1, =0x00000003$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_GPCR0$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_GPSR0$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_ICMR$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_MDCNFG$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_MDMRS$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_MDREFR$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_MSC0$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_RAM_BANK0_BASE$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=__startup_stack$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR0_L$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR0_U$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR1_L$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR1_U$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR2_L$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR2_U$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPCR0$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPCR1$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPCR2$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPDR0$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPDR1$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPDR2$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPSR0$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPSR1$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPSR2$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_PSSR$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     MMU_CP,0,r1,MMU_Control,c0$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  mcr     p14, 0, r1, c6, c0, 0$/;"	v
r1	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  orr     sp,r1,r2$/;"	v
r1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	bic     r1, r1, #EXP_CNFG0_MEM_MAP$/;"	v
r1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	ldr	r1, =IXP425_SDRAM_REFRESH_CNT$/;"	v
r1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mov	r1, #IXP425_SDRAM_SET_MODE_CMD$/;"	v
r1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mov	r1, #SDRAM_IR_NORMAL$/;"	v
r1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mov	r1, #SDRAM_PHYS_BASE$/;"	v
r1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mov 	r1, #0$/;"	v
r1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mov 	r1, #SDRAM_IR_NOP$/;"	v
r1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mov     r1, #SDRAM_IR_AUTO_REFRESH$/;"	v
r1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mov     r1, #SDRAM_IR_PRECHARGE$/;"	v
r1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	orr	r1, r1, #0x4000		\/\/ RAM tables$/;"	v
r1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	str	r1, [r0, #IXP425_SDRAM_IR]$/;"	v
r1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	str	r1, [r0, #IXP425_SDRAM_REFRESH]$/;"	v
r1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        ldr     r1, =IXP425_EXP_CFG_BASE$/;"	v
r1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        ldr     r1, =hal_dram_size  \/* [see hal_intr.h] *\/$/;"	v
r1	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        str	r1, [r0, #IXP425_SDRAM_IR]$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr     r1, =0x00000003$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_GPCR0$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_GPSR0$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_ICMR$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_MDCNFG$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_MDMRS$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_MDREFR$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_MSC0$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_RAM_BANK0_BASE$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=__startup_stack$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR0_L$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR0_U$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR1_L$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR1_U$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR2_L$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR2_U$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPCR0$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPCR1$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPCR2$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPDR0$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPDR1$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPDR2$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPSR0$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPSR1$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPSR2$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_PSSR$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     MMU_CP,0,r1,MMU_Control,c0$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  mcr     p14, 0, r1, c6, c0, 0$/;"	v
r1	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  orr     sp,r1,r2$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r1, =0x00000003$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_ICMR$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_MDCNFG$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_MDMRS$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_MDREFR$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=PXA2X0_MSC0$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r1,=__startup_stack$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR0_L$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR0_U$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR1_L$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR1_U$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR2_L$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GAFR2_U$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPCR0$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPCR1$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPCR2$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPDR0$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPDR1$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPDR2$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPSR0$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPSR1$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_GPSR2$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r1, =PXA2X0_PSSR$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     MMU_CP,0,r1,MMU_Control,c0$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  mcr     p14, 0, r1, c6, c0, 0$/;"	v
r1	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  orr     sp,r1,r2$/;"	v
r10	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        str     r10,[r4]$/;"	v
r10	at91/eb40/v3_0/include/hal_platform_setup.h	/^        ldmia   r10!,{r0-r9,r11-r12}    \/\/ Table of initialization constants$/;"	v
r10	at91/eb40/v3_0/include/hal_platform_setup.h	/^        ldr     r10,=0x0000FFFF$/;"	v
r10	at91/eb40/v3_0/include/hal_platform_setup.h	/^        ldr     r10,=0x01010000$/;"	v
r10	at91/eb40/v3_0/include/hal_platform_setup.h	/^        moveq   r10,r10,lsl #12         \/\/   mask address to low 20 bits$/;"	v
r10	at91/eb40/v3_0/include/hal_platform_setup.h	/^        moveq   r10,r10,lsr #12$/;"	v
r10	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        ldmia   r10!,{r0-r9,r11-r12}    \/\/ Table of initialization constants$/;"	v
r10	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        ldr     r10,=0x0000FFFF$/;"	v
r10	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        ldr     r10,=0x01000000$/;"	v
r10	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        moveq   r10,r10,lsl #12         \/\/   mask address to low 20 bits$/;"	v
r10	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        moveq   r10,r10,lsr #12$/;"	v
r10	at91/eb42/v3_0/include/hal_platform_setup.h	/^        ldmia   r10!,{r0-r9,r11-r12}    \/\/ Table of initialization constants$/;"	v
r10	at91/eb42/v3_0/include/hal_platform_setup.h	/^        ldr     r10,=0x0000FFFF$/;"	v
r10	at91/eb42/v3_0/include/hal_platform_setup.h	/^        ldr     r10,=0x01000000$/;"	v
r10	at91/eb42/v3_0/include/hal_platform_setup.h	/^        moveq   r10,r10,lsl #12         \/\/   mask address to low 20 bits$/;"	v
r10	at91/eb42/v3_0/include/hal_platform_setup.h	/^        moveq   r10,r10,lsr #12$/;"	v
r10	at91/eb55/v3_0/include/hal_platform_setup.h	/^        ldmia   r10!,{r0-r9,r11-r12}    \/\/ Table of initialization constants$/;"	v
r10	at91/eb55/v3_0/include/hal_platform_setup.h	/^        ldr     r10,=0x0000FFFF$/;"	v
r10	at91/eb55/v3_0/include/hal_platform_setup.h	/^        ldr     r10,=0x01000000$/;"	v
r10	at91/eb55/v3_0/include/hal_platform_setup.h	/^        ldr     r10,=_InitMemory        \/\/ Initialize memory controller$/;"	v
r10	at91/eb55/v3_0/include/hal_platform_setup.h	/^        moveq   r10,r10,lsl #12         \/\/   mask address to low 20 bits$/;"	v
r10	at91/eb55/v3_0/include/hal_platform_setup.h	/^        moveq   r10,r10,lsr #12$/;"	v
r10	at91/jtst/v3_0/include/hal_platform_setup.h	/^        ldmia   r10!,{r0-r9,r11-r12}    \/\/ Table of initialization constants$/;"	v
r10	at91/jtst/v3_0/include/hal_platform_setup.h	/^        ldr     r10,=0x0000FFFF$/;"	v
r10	at91/jtst/v3_0/include/hal_platform_setup.h	/^        ldr     r10,=0x00510000$/;"	v
r10	at91/jtst/v3_0/include/hal_platform_setup.h	/^        moveq   r10,r10,lsl #12         \/\/   mask address to low 20 bits$/;"	v
r10	at91/jtst/v3_0/include/hal_platform_setup.h	/^        moveq   r10,r10,lsr #12$/;"	v
r10	at91/phycore/v3_0/include/hal_platform_setup.h	/^        ldmia   r10!,{r0-r9,r11-r12}    \/\/ Table of initialization constants$/;"	v
r10	at91/phycore/v3_0/include/hal_platform_setup.h	/^        ldr     r10,=0x0000FFFF$/;"	v
r10	at91/phycore/v3_0/include/hal_platform_setup.h	/^        ldr     r10,=0x01000000$/;"	v
r10	at91/phycore/v3_0/include/hal_platform_setup.h	/^        ldr     r10,=_InitMemory        \/\/ Initialize memory controller$/;"	v
r10	at91/phycore/v3_0/include/hal_platform_setup.h	/^        moveq   r10,r10,lsl #12         \/\/   mask address to low 20 bits$/;"	v
r10	at91/phycore/v3_0/include/hal_platform_setup.h	/^        moveq   r10,r10,lsr #12$/;"	v
r10	edb7xxx/v3_0/include/hal_platform_setup.h	/^        ldr     r10,=UARTDR1$/;"	v
r10	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str r10, [r9, #0x0]$/;"	v
r10	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r10, #0		\/\/ Bank size$/;"	v
r10	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r10, r1, lsl #2		\/\/ Store bank size in Mbytes (shift left 2 bits)$/;"	v
r10	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str	r10, [r9]$/;"	v
r10	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r1, r10, #128		\/\/ do we have 128 MB banks?$/;"	v
r10	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r1, r10, #128$/;"	v
r10	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r1, r10, #256		\/\/ do we have 256 MB banks?$/;"	v
r10	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r1, r10, #32$/;"	v
r10	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r1, r10, #512		\/\/ do we have 512 MB banks?$/;"	v
r10	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r1, r10, #64		\/\/ do we have 64 MB banks?$/;"	v
r10	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str r10, [r9, #0x0]$/;"	v
r11	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r11,=EXCALIBUR_SDRAM_BASE$/;"	v
r11	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        str     r11,[r5]$/;"	v
r11	at91/eb40/v3_0/include/hal_platform_setup.h	/^        stmia   r11!,{r0-r9}            \/\/ Write to controller$/;"	v
r11	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        stmia   r11!,{r0-r9}            \/\/ Write to controller$/;"	v
r11	at91/eb42/v3_0/include/hal_platform_setup.h	/^        stmia   r11!,{r0-r9}            \/\/ Write to controller$/;"	v
r11	at91/eb55/v3_0/include/hal_platform_setup.h	/^        stmia   r11!,{r0-r9}            \/\/ Write to controller$/;"	v
r11	at91/jtst/v3_0/include/hal_platform_setup.h	/^        stmia   r11!,{r0-r9}            \/\/ Write to controller$/;"	v
r11	at91/phycore/v3_0/include/hal_platform_setup.h	/^        stmia   r11!,{r0-r9}            \/\/ Write to controller$/;"	v
r11	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r11, =ICR_ADDR		\/\/ Load the address of the I2C Control Register in r11.$/;"	v
r11	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r11, =RAM_BASE	\/\/ base address of SDRAM$/;"	v
r11	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	stmia	r11!, {r0-r7}$/;"	v
r11	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r11, =I2C_BASE0		\/\/ base address of the I2C unit$/;"	v
r11	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r11, =SDRAM_UNCACHED_BASE$/;"	v
r11	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        str     r11, [r10]   \/\/ display FF and loop forever.$/;"	v
r11	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        str     r11, [r9]    \/\/ We should never reach this point. If we do,$/;"	v
r11	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r11, =ICR_ADDR		\/\/ Load the address of the I2C Control Register in r11.$/;"	v
r11	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r11, =RAM_BASE	\/\/ base address of SDRAM$/;"	v
r11	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	stmia	r11!, {r0-r7}$/;"	v
r12	at91/eb40/v3_0/include/hal_platform_setup.h	/^        and     r12,r12,r10$/;"	v
r12	at91/eb40/v3_0/include/hal_platform_setup.h	/^        orr     r12,r12,r10$/;"	v
r12	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        and     r12,r12,r10$/;"	v
r12	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        orr     r12,r12,r10$/;"	v
r12	at91/eb42/v3_0/include/hal_platform_setup.h	/^        and     r12,r12,r10$/;"	v
r12	at91/eb42/v3_0/include/hal_platform_setup.h	/^        orr     r12,r12,r10$/;"	v
r12	at91/eb55/v3_0/include/hal_platform_setup.h	/^        and     r12,r12,r10$/;"	v
r12	at91/eb55/v3_0/include/hal_platform_setup.h	/^        orr     r12,r12,r10$/;"	v
r12	at91/jtst/v3_0/include/hal_platform_setup.h	/^        and     r12,r12,r10$/;"	v
r12	at91/jtst/v3_0/include/hal_platform_setup.h	/^        orr     r12,r12,r10$/;"	v
r12	at91/phycore/v3_0/include/hal_platform_setup.h	/^        and     r12,r12,r10$/;"	v
r12	at91/phycore/v3_0/include/hal_platform_setup.h	/^        orr     r12,r12,r10$/;"	v
r12	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	subs	r12, r12, #32	\/\/ 32 bytes\/line$/;"	v
r12	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r12, r4		\/\/ size of memory to scrub$/;"	v
r12	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        subs    r12, r12, #32$/;"	v
r12	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	subs	r12, r12, #32	\/\/ 32 bytes\/line$/;"	v
r13	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	and	r13, r0, #4     \/\/ save retry bit for later$/;"	v
r14	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	addeq	r14, r14, #1$/;"	v
r14	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r14, #0         \/\/ ECC flag$/;"	v
r14	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	orrs	r14, r14, r14$/;"	v
r2	aim711/v3_0/include/hal_platform_setup.h	/^        cmp     r2,r1$/;"	v
r2	aim711/v3_0/include/hal_platform_setup.h	/^        cmp     r2,r4$/;"	v
r2	aim711/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=__exception_handlers$/;"	v
r2	aim711/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1]$/;"	v
r2	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        add     r2,r9,r1        \/\/ r9 has ROM offset$/;"	v
r2	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=10f$/;"	v
r2	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=AAEC_TMR_T1_BASE$/;"	v
r2	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        sub     r1,r2,r1$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        adr     r2,SDR_Cache_Stop       $/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2, =(_CLK_STATUS_C1 | _CLK_STATUS_C2)$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=(EXCALIBUR_CLK_BASE+_CLK_AHB1_COUNT)$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=(_CLK_DERIVE_BP1 | _CLK_DERIVE_BP2)$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=(_UART_FCR_TC | _UART_FCR_RC | _UART_FCR_TX_THR_15 | _UART_FCR_RX_THR_1)$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=10f$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=CYG_DEVICE_SERIAL_BAUD_LSB$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=CYG_DEVICE_SERIAL_BAUD_MSB$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=EXCALIBUR_DPSRAM_BASE$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=EXCALIBUR_IOCR_EBI_INIT$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=EXCALIBUR_IOCR_UART_INIT$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=_CLK_STATUS_L2 \/*_CLK_STATUS_L1 | _CLK_STATUS_L2*\/$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=_MMAP_DPSRAM0_INIT$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=_MMAP_DPSRAM1_INIT$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=_MMAP_EBI1_INIT$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=_MMAP_EBI2_INIT$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=_MMAP_EBI3_INIT$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=_MMAP_PLD0_INIT$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=_MMAP_PLD1_INIT$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=_MMAP_PLD2_INIT$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=_MMAP_PLD3_INIT$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=_MMAP_SDRAM0_INIT$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=_MMAP_SDRAM1_INIT$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=_MMAP_SRAM0_INIT$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=_MMAP_SRAM1_INIT$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mov     r2,#_SDRAM_INIT_EN$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        orr     r2,r2,r1$/;"	v
r2	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        str     r2,[r11, #_SDRAM_INIT]$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	add r2,r0,#0x2000	   \/\/ cache from the internal memory bank$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	and	r2,r2,#1$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	cmp	r2,#1$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	ldr	r2,=0x00000037$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	ldr	r2,=0x000100F4$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	ldr	r2,=0x1139$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	ldr	r2,=0x1149$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	ldr	r2,=0xA0$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	ldrh	r2,[r1,#0x08]$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	ldrh	r2,[r1,#0x14]$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	orr	r2,r2,#0x0001$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	orr	r2,r2,#0x0082   \/\/ Bits 7 (EN_TIMCK) and 1 (EN_XORPCK)$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	orr	r2,r2,#0x20$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	orr	r2,r2,r3$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	str	r2,[r1,#0x00]$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	str	r2,[r1,#0x1c]$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	strb	r2,[r1,#0x05]$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	strh	r2,[r1,#0x08]$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^	strh	r2,[r1,#0x14]$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        bic     r2,r2,#0x1000   \/\/ Set ARM_TIMXO = 0$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=10f$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        orr     r2,r2,#0x40$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        strh    r2,[r1,#0x00]$/;"	v
r2	arm9/innovator/v3_0/include/hal_platform_setup.h	/^1:	ldr	r2,[r1,#_DPLL_CTL_REG]$/;"	v
r2	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        add     r2,r9,r1        \/\/ r9 has ROM offset$/;"	v
r2	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        cmp    r2, r0        $/;"	v
r2	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=10f$/;"	v
r2	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        sub     r1,r2,r1$/;"	v
r2	edb7xxx/v3_0/include/hal_platform_setup.h	/^	ldr	r2,=10f                                                 $/;"	v
r2	edb7xxx/v3_0/include/hal_platform_setup.h	/^	ldr	r2,=20f      $/;"	v
r2	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r2,MMU_Control,c0	\/* MMU off *\/           $/;"	v
r2	edb7xxx/v3_0/include/hal_platform_setup.h	/^        add     r2,r1,#_phys_store_end-_phys_store$/;"	v
r2	edb7xxx/v3_0/include/hal_platform_setup.h	/^        add     r2,r2,r3$/;"	v
r2	edb7xxx/v3_0/include/hal_platform_setup.h	/^        cmp     r2,r4                   $/;"	v
r2	edb7xxx/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=__exception_handlers$/;"	v
r2	edb7xxx/v3_0/include/hal_platform_setup.h	/^        sub     r1,r2,r1$/;"	v
r2	gps4020/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=0x00000021                  \/\/ 0x4xxxxxxx, 16bit peripheral$/;"	v
r2	gps4020/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=0x0000006E                  \/\/ 0x0xxxxxxx, 32bit memory$/;"	v
r2	gps4020/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1,#MPC_AREA3_CONFIG]$/;"	v
r2	gps4020/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1,#MPC_AREA4_CONFIG]$/;"	v
r2	gps4020/v3_0/include/hal_platform_setup.h	/^        orr     r2,r2,#1$/;"	v
r2	lpc24xx/ea2468/v3_0/include/hal_platform_setup.h	/^    mov r2,#0x40$/;"	v
r2	lpc24xx/ea2468/v3_0/include/hal_platform_setup.h	/^    sub sp,r2,#0xff$/;"	v
r2	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	mov r2,#0x40$/;"	v
r2	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	str r2,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLFEED]	\/\/ update PLL registers$/;"	v
r2	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	mov r2,#0x40$/;"	v
r2	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	str r2,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLFEED]	\/\/ update PLL registers$/;"	v
r2	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        mov r2,#0x40$/;"	v
r2	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        str r2,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLFEED]$/;"	v
r2	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        mov r2,#0x40$/;"	v
r2	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        str r2,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLFEED]$/;"	v
r2	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        mov r2,#0x40$/;"	v
r2	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        str r2,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLFEED]$/;"	v
r2	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	mov r2,#0x40$/;"	v
r2	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	str r2,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLFEED]	\/\/ update PLL registers$/;"	v
r2	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    mov r2,#0x40$/;"	v
r2	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    str r2,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLFEED] $/;"	v
r2	mac7100/var/v3_0/include/hal_var_setup.h	/^            cmp     r2,r3$/;"	v
r2	mac7100/var/v3_0/include/hal_var_setup.h	/^        and     r2,r2,r4$/;"	v
r2	mac7100/var/v3_0/include/hal_var_setup.h	/^        ldr     r2, _mac7100_teleport+4  \/\/    TelePorter$/;"	v
r2	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        bic     r2,r2,#SA1110_BCR_GREEN_LED$/;"	v
r2	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        bic     r2,r2,#SA1110_BCR_RED_LED$/;"	v
r2	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        cmp     r2,#0$/;"	v
r2	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        cmp     r2,#SA11X0_SLEEP_MODE_RESET$/;"	v
r2	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=0x0807A400          \/\/ Reconfigure 2..9 as inputs$/;"	v
r2	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=0x0807A7FC          \/\/ Restore proper pin configuration$/;"	v
r2	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=10f$/;"	v
r2	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1]$/;"	v
r2	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1],#4                      \/\/ First control register$/;"	v
r2	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1],#4                      \/\/ Next control register$/;"	v
r2	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        orr     r2,r2,#SA1110_BCR_GREEN_LED$/;"	v
r2	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        orr     r2,r2,#SA1110_BCR_RED_LED$/;"	v
r2	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        str     r2,[r1]$/;"	v
r2	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        subs    r2,r2,#1$/;"	v
r2	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        and     r2,r2,#4        \/* Extract the ROM_SEL (s11) value *\/$/;"	v
r2	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        ldr     r2, =0x50000$/;"	v
r2	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        ldr     r2, =0x801F$/;"	v
r2	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=10f$/;"	v
r2	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        orr     r2, r2, #(3 << 16)$/;"	v
r2	sa11x0/brutus/v3_0/include/hal_platform_setup.h	/^        str     r2, [r1, #MCP_DATA2]$/;"	v
r2	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        cmp     r2,#0$/;"	v
r2	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        cmp     r2,#SA11X0_SLEEP_MODE_RESET$/;"	v
r2	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=10f$/;"	v
r2	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1]$/;"	v
r2	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1],#4                      \/\/ First control register$/;"	v
r2	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1],#4                      \/\/ Next control register$/;"	v
r2	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        orr     r2, r2, r3$/;"	v
r2	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        str     r2,[r1]$/;"	v
r2	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        cmp     r2,#0$/;"	v
r2	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        cmp     r2,#SA11X0_SLEEP_MODE_RESET$/;"	v
r2	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=10f$/;"	v
r2	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1]$/;"	v
r2	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1],#4                      \/\/ First control register$/;"	v
r2	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1],#4                      \/\/ Next control register$/;"	v
r2	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        orr     r2, r2, r3$/;"	v
r2	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        str     r2,[r1]$/;"	v
r2	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        cmp     r2,#0$/;"	v
r2	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        cmp     r2,#SA11X0_SLEEP_MODE_RESET$/;"	v
r2	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=10f$/;"	v
r2	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1]$/;"	v
r2	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1],#4                      \/\/ First control register$/;"	v
r2	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1],#4                      \/\/ Next control register$/;"	v
r2	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        orr     r2, r2, #0x01$/;"	v
r2	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        orr     r2,r2,#SA1110_BCR_LED_GREEN$/;"	v
r2	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        str     r2,[r1]$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	add r2,r0,#0x4000	\/\/ cache from the zeros bank$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	ldr	r2,[r1,#4]$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	tst	r2,#0x08000000	\/\/ Look for expansion pack$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        cmp     r2,#0$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        cmp     r2,#SA11X0_SLEEP_MODE_RESET$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r2, [r3, #0]$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1]$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1],#4                      \/\/ First control register$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1],#4                      \/\/ Next control register$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mov     r2, #(SA1100_UTCR3_RXE|SA1100_UTCR3_TXE)$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mov     r2, #0x00$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mov     r2, #0xFF$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mov     r2, #SA1100_UTCR0_8BIT$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mov     r2, #SA11X0_UART_BAUD_RATE_DIVISOR(CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD)$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        str     r2, [r1, #SA1100_UTCR0]         \/* UART1 Control Reg. 0        *\/$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        str     r2, [r1, #SA1100_UTCR1]$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        str     r2, [r1, #SA1100_UTCR2]$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        str     r2, [r1, #SA1100_UTCR3]         \/* UART1 Control Reg. 3        *\/$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        str     r2, [r1, #SA1100_UTCR3]$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        str     r2, [r1, #SA1100_UTSR0]         \/* UART1 Status Reg. 0        *\/$/;"	v
r2	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        str     r2, [r3, #0]$/;"	v
r2	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^	ands	r2, r2, #0xf$/;"	v
r2	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        cmp     r2,#0$/;"	v
r2	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=10f$/;"	v
r2	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1]$/;"	v
r2	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1],#4                      \/\/ First control register$/;"	v
r2	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        ldr     r2,[r1],#4                      \/\/ Next control register$/;"	v
r2	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        and     r2, r2, #0xf$/;"	v
r2	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        ldr     r2, =STATIC_CONTROL_0_VALUE$/;"	v
r2	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        ldr     r2, =\\val$/;"	v
r2	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        ldr     r2,=10f$/;"	v
r2	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        mov     r2, r2, LSR #4$/;"	v
r2	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        orr	r0, r2, #HEX_LED_0_STROBE$/;"	v
r2	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        orr	r0, r2, #HEX_LED_1_STROBE$/;"	v
r2	sa11x0/sa1100mm/v3_0/include/hal_platform_setup.h	/^        str     r2, [r1, #DISCRETE_LED_O]$/;"	v
r2	xscale/cores/v3_0/include/hal_mm.h	/^        add     r2, r2, #(1 << 20)$/;"	v
r2	xscale/grg/v3_0/include/hal_platform_setup.h	/^	add     r2, r1, #0x4000     	\/\/ End of tables$/;"	v
r2	xscale/grg/v3_0/include/hal_platform_setup.h	/^	mov     r2, #8$/;"	v
r2	xscale/grg/v3_0/include/hal_platform_setup.h	/^	subs	r2, r2, #1$/;"	v
r2	xscale/grg/v3_0/include/hal_platform_setup.h	/^        ldr     r2, =IXP425_EXP_CFG_BASE$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r2, r3, DISPLAY_5, DISPLAY_5$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r2, r3, DISPLAY_7, DISPLAY_7	$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	add	r2, r2, #32			\/\/ increment the address to$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	add	r2, r2, #4$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	add     r2, r0, #0x4800     	\/\/ End of tables$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	cmp	r2, r8			\/\/ do we have 2 banks???$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	cmp	r2, r8		\/\/ do we have 2 banks???$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =(DCACHE_FLUSH_AREA+DCACHE_SIZE) \/\/ use a CACHEABLE area of$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =0x02			$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =0x04		\/\/ Store bank size in Mbytes (shift left 2 bits)$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =BANKCNT_BYTE	\/\/ Check for bank count byte$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =BANKSZ_BYTE	\/\/ Check for bank size byte$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =CHECKSUM_BYTE $/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =ICCR_ADDR		\/\/ Load the address of the I2C Clock Control Register in r2.$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =ICR_ADDR		\/\/ Load the address of the Control Register in r2.$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =SDRAM_WIDTH_BYTE 	\/\/ Check for SDRAM width byte$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r2, c7, c2, 5		\/\/ allocate a Dcache line$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov	r2, #0				$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov	r2, #0x02			$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov	r2, #0x10	  \/\/ Check for data width of 16$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mul	r2, r8, r10		\/\/ Multiply by bank count to get DRAM size in MB$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mul	r4, r2, r0		\/\/ Convert size to bytes  - r4 contains DRAM size in bytes$/;"	v
r2	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^  	HEX_DISPLAY r2, r3, DISPLAY_F, DISPLAY_F$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r2, r3, DISPLAY_7, DISPLAY_7$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	add	r2, r2, r0$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	add     r2, r6, #1$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	addeq	r2, r2, r0              \/\/ SBR1 == SBR0+r0 if two banks$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	addeq   r2, r2, #0x80000000$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ands	r2, r1, #0x10		\/\/ Check for data width of 16$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ands	r2, r1, #0x7f$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	cmp	r2, r7			\/\/ r7 = 64 (decimal) so if r6 = 64, this is the last byte to be read$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr     r2, =registered_table$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr     r2, =unbuffered_table$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r4, r2, lsl #20		\/\/ Convert size to bytes  - r4 contains DRAM size in bytes$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mul	r2, r3, r10		\/\/ Multiply by bank count to get DRAM size in MB$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	orr	r2, r2, #2$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	orr	r8, r8, r2, lsl #3      \/\/ set b7 in r8 if x16$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str	r2, [r0]$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str     r2, [r8, #0x0c]  \/\/ PBIU_PBLR0$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str     r2, [r8, #0x14]  \/\/ PBIU_PBLR1$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str     r2, [r8, #0x1C]  \/\/ PBIU_PBLR2$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str     r2, [r8, #0x24]  \/\/ PBIU_PBLR3$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str     r2, [r8, #0x2C]  \/\/ PBIU_PBLR4$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str     r2, [r8, #0x34]  \/\/ PBIU_PBLR5$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r2, r1, #2$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r2, r6, #SPD_BANKCNT$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r2, r6, #SPD_CHECKSUM$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r2, r6, #SPD_CONFIG$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r2, r6, #SPD_MOD_ATTRIB$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r2, r6, #SPD_REFRESH$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r2, r6, #SPD_SDRAM_WIDTH$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r3, r2, #1$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r3, r2, #2$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^  	HEX_DISPLAY r2, r3, DISPLAY_F, DISPLAY_F$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        add     r2, r2, #32             \/\/ increment to the next cache line$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        add     r2, r2, #32          \/\/ increment to the next cache line$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        and     r2, r2, r1, lsr #25$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        ldr     r2, =DCACHE_FLUSH_AREA + DCACHE_SIZE$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mcr     p15, 0, r2, c7, c2, 5   \/\/ allocate a Dcache line$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mov     r2, #0$/;"	v
r2	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mov     r2, #0x1f$/;"	v
r2	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	add     r2, r1, #0x4000     	\/\/ End of tables$/;"	v
r2	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	ldr 	r2, =IXP425_EXP_CFG_BASE$/;"	v
r2	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	mov     r2, #8$/;"	v
r2	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	subs	r2, r2, #1$/;"	v
r2	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        ldr     r2, =IXP425_EXP_CFG_BASE$/;"	v
r2	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        ldr     r2, =__ram_data_end$/;"	v
r2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		adr		r2,  mpc50_static_info$/;"	v
r2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		bic     r2,  r2,  #0x0003		\/\/ DE1-0$/;"	v
r2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		cmp		r2,	r0$/;"	v
r2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		cmp r2,	r0$/;"	v
r2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr		r2,	=0x300												\/\/ wait 200 usec $/;"	v
r2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr		r2,  [r2, #MPC50_VAL_OFFS_MDCNFG]$/;"	v
r2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr     r2,  =0x00030003$/;"	v
r2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr     r2,  =0x000f0000										$/;"	v
r2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr     r2,  =0xFFF												\/\/ DRI field$/;"	v
r2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr     r2,=1f$/;"	v
r2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr r2,	=0x300$/;"	v
r2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^	    ldr     r2, =PXA2X0_RAM_BANK0_BASE$/;"	v
r2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^	    str     r2, [r2]$/;"	v
r2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        bic     r2,  r2,  #0x00030000	\/\/ DE3-2$/;"	v
r2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        ldr     r2,  =MDMRS_VAL$/;"	v
r2	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        str     r2,  [r1, #MDCNFG_OFFS]$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r2, r3, DISPLAY_5, DISPLAY_5$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r2, r3, DISPLAY_7, DISPLAY_7	$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	add	r2, r2, #32			\/\/ increment the address to$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	add	r2, r2, #4$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	add     r2, r0, #0x4800     	\/\/ End of tables$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	cmp	r2, r8			\/\/ do we have 2 banks???$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	cmp	r2, r8		\/\/ do we have 2 banks???$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =(DCACHE_FLUSH_AREA+DCACHE_SIZE) \/\/ use a CACHEABLE area of$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =0x02			$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =0x04		\/\/ Store bank size in Mbytes (shift left 2 bits)$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =BANKCNT_BYTE	\/\/ Check for bank count byte$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =BANKSZ_BYTE	\/\/ Check for bank size byte$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =CHECKSUM_BYTE $/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =ICCR_ADDR		\/\/ Load the address of the I2C Clock Control Register in r2.$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =ICR_ADDR		\/\/ Load the address of the Control Register in r2.$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r2, =SDRAM_WIDTH_BYTE 	\/\/ Check for SDRAM width byte$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mcr	p15, 0, r2, c7, c2, 5		\/\/ allocate a Dcache line$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov	r2, #0				$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov	r2, #0x02			$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov	r2, #0x10	  \/\/ Check for data width of 16$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mul	r2, r8, r10		\/\/ Multiply by bank count to get DRAM size in MB$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mul	r4, r2, r0		\/\/ Convert size to bytes  - r4 contains DRAM size in bytes$/;"	v
r2	xscale/npwr/v3_0/include/hal_platform_setup.h	/^  	HEX_DISPLAY r2, r3, DISPLAY_F, DISPLAY_F$/;"	v
r2	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr     r2, =0x00000321$/;"	v
r2	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr     r2,=10f$/;"	v
r2	xscale/picasso/v3_0/include/hal_platform_setup.h	/^  ldr     r2,[r1]$/;"	v
r2	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	mov     r2, #8$/;"	v
r2	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	subs	r2, r2, #1$/;"	v
r2	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr     r2, =0x00000321$/;"	v
r2	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr     r2,=10f$/;"	v
r2	xscale/uE250/v3_0/include/hal_platform_setup.h	/^  ldr     r2,[r1]$/;"	v
r2	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  bic     r2,r2,#(MDCNFG_DE0|MDCNFG_DE1)$/;"	v
r2	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  bic     r2,r2,#(MDCNFG_DE2|MDCNFG_DE3)$/;"	v
r2	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r2, =0x00000321$/;"	v
r2	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r2,=10f$/;"	v
r2	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr     r2,=PXA2X0_RAM_BANK0_BASE$/;"	v
r2	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  str     r2,[r1]$/;"	v
r2	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  str     r2,[r2]$/;"	v
r2	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  str r2, [r3]$/;"	v
r3	aim711/v3_0/include/hal_platform_setup.h	/^        ldr     r3, =0xe7ffff90 \/* sdram c+wb disabled, regs @ 0x03ff0000 *\/$/;"	v
r3	aim711/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=0x00000000$/;"	v
r3	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        cmp     r3,#0$/;"	v
r3	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=(AAEC_TMR_TxCONTROL_ENABLE|AAEC_TMR_TxCONTROL_MODE_FREE|AAEC_TMR_TxCONTROL_508KHZ)$/;"	v
r3	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=0xf000c800$/;"	v
r3	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=AAEC_SMC_REFRESH_TIME$/;"	v
r3	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=AAEC_TMR_TxCONTROL_508KHZ_uS(200)$/;"	v
r3	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        mov     r3, #100$/;"	v
r3	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        str     r3,[r1],#4$/;"	v
r3	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        str     r3,[r2, #AAEC_TMR_TxCONTROL_OFFSET]$/;"	v
r3	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^1:      ldr     r3,[r2, #AAEC_TMR_TxVALUE_OFFSET]$/;"	v
r3	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^1:      subs    r3, r3, #1$/;"	v
r3	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        add     r3,r3,#200 $/;"	v
r3	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        add     r3,r3,#200 \/\/ CPU 150 MHz SDRAM 75 MHz$/;"	v
r3	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        add     r3,r3,#32$/;"	v
r3	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        adr     r3,Issue_SDRAM_Command$/;"	v
r3	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        cmp     r3, r8$/;"	v
r3	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        cmp     r3,r4$/;"	v
r3	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r3, [r9]$/;"	v
r3	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=EXCALIBUR_CLK_BASE$/;"	v
r3	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mcr     p15,0,r3,c7,c13,1$/;"	v
r3	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mov     r3, #0$/;"	v
r3	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mov     r3, #EXCALIBUR_TIMER_CR_S$/;"	v
r3	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mov     r3,#0x3b00 \/\/ (15104)$/;"	v
r3	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        str     r3, [r10]$/;"	v
r3	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        str     r3,[r1],#4$/;"	v
r3	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^1:      subs    r3,r3,#1$/;"	v
r3	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        cmp     r3,r0$/;"	v
r3	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        cmpeq   r3,r1$/;"	v
r3	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=0$/;"	v
r3	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        ldr     r3,[r2,#4]$/;"	v
r3	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        streq   r3,[r2],#4$/;"	v
r3	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        ldr    r3, [r0], #4    $/;"	v
r3	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        str     r3,[r1],#4$/;"	v
r3	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        str    r3, [r1], #4    $/;"	v
r3	at91/at91sam7s/v3_0/include/hal_platform_setup.h	/^        eor     r4,r3,r4     \/\/ XOR the contents of 0x20004 $/;"	v
r3	at91/at91sam7s/v3_0/include/hal_platform_setup.h	/^        ldr     r3,[r1]$/;"	v
r3	at91/at91sam7s/v3_0/include/hal_platform_setup.h	/^        str     r3,[r1]      \/\/ restore the value we changed$/;"	v
r3	at91/eb40/v3_0/include/hal_platform_setup.h	/^        str     r3,[r1],#4$/;"	v
r3	at91/eb40a/v3_0/include/hal_platform_setup.h	/^        str     r3,[r1],#4$/;"	v
r3	at91/eb42/v3_0/include/hal_platform_setup.h	/^        cmp     r3,r4$/;"	v
r3	at91/eb42/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=AT91_PMC_CGMR_INIT1$/;"	v
r3	at91/eb42/v3_0/include/hal_platform_setup.h	/^        ldr     r3,[r2,#AT91_PMC_SR]$/;"	v
r3	at91/eb42/v3_0/include/hal_platform_setup.h	/^        str     r3,[r1],#4$/;"	v
r3	at91/eb55/v3_0/include/hal_platform_setup.h	/^        and     r3,r4,r3$/;"	v
r3	at91/eb55/v3_0/include/hal_platform_setup.h	/^        cmp     r3,r4 \/\/#AT91_PMC_SR_MOSCS$/;"	v
r3	at91/eb55/v3_0/include/hal_platform_setup.h	/^        cmp     r3,r4$/;"	v
r3	at91/eb55/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=AT91_PMC_CGMR_INIT1$/;"	v
r3	at91/eb55/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=AT91_PMC_CGMR_INIT2$/;"	v
r3	at91/eb55/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=AT91_PMC_CGMR_INIT3$/;"	v
r3	at91/eb55/v3_0/include/hal_platform_setup.h	/^        ldr     r3,[r2,#AT91_PMC_SR]$/;"	v
r3	at91/eb55/v3_0/include/hal_platform_setup.h	/^        str     r3,[r1],#4$/;"	v
r3	at91/jtst/v3_0/include/hal_platform_setup.h	/^        str     r3,[r1],#4$/;"	v
r3	at91/phycore/v3_0/include/hal_platform_setup.h	/^        and     r3,r4,r3$/;"	v
r3	at91/phycore/v3_0/include/hal_platform_setup.h	/^        cmp     r3,r4 \/\/#AT91_PMC_SR_MOSCS$/;"	v
r3	at91/phycore/v3_0/include/hal_platform_setup.h	/^        cmp     r3,r4$/;"	v
r3	at91/phycore/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=AT91_PMC_CGMR_INIT1$/;"	v
r3	at91/phycore/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=AT91_PMC_CGMR_INIT2$/;"	v
r3	at91/phycore/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=AT91_PMC_CGMR_INIT3$/;"	v
r3	at91/phycore/v3_0/include/hal_platform_setup.h	/^        ldr     r3,[r2,#AT91_PMC_SR]$/;"	v
r3	at91/phycore/v3_0/include/hal_platform_setup.h	/^        str     r3,[r1],#4$/;"	v
r3	edb7xxx/v3_0/include/hal_platform_setup.h	/^        add     r3,r1,r3$/;"	v
r3	edb7xxx/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=DRAM_PA$/;"	v
r3	edb7xxx/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=_edata$/;"	v
r3	edb7xxx/v3_0/include/hal_platform_setup.h	/^        sub     r3,r3,r4$/;"	v
r3	integrator/v3_0/include/hal_platform_setup.h	/^        str     r3,[r1],#4$/;"	v
r3	lpc24xx/ea2468/v3_0/include/hal_platform_setup.h	/^    ldr r3,[r0,#4]!$/;"	v
r3	lpc24xx/ea2468/v3_0/include/hal_platform_setup.h	/^    str r3,[r1,#4]!$/;"	v
r3	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	ldr r3,[r0,#4]!$/;"	v
r3	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	mov r3,#0x55$/;"	v
r3	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	str r3,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLFEED]$/;"	v
r3	lpc2xxx/lpcmt/v3_0/include/hal_platform_setup.h	/^	str r3,[r1,#4]!$/;"	v
r3	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	ldr r3,[r0,#4]!$/;"	v
r3	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	mov r3,#0x55$/;"	v
r3	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	str r3,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLFEED]$/;"	v
r3	lpc2xxx/mcb2100/v3_0/include/hal_platform_setup.h	/^	str r3,[r1,#4]!$/;"	v
r3	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        ldr r3,[r0,#4]!$/;"	v
r3	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        mov r3,#0x55$/;"	v
r3	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        str r3,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLFEED]$/;"	v
r3	lpc2xxx/olpce2294/v3_0/include/hal_platform_setup.h	/^        str r3,[r1,#4]!$/;"	v
r3	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        ldr r3,[r0,#4]!$/;"	v
r3	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        mov r3,#0x55$/;"	v
r3	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        str r3,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLFEED]$/;"	v
r3	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        str r3,[r1,#4]!$/;"	v
r3	lpc2xxx/olpch2294/v3_0/include/hal_platform_setup.h	/^        str r3,[r1],#4$/;"	v
r3	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        ldr r3,[r0,#4]!$/;"	v
r3	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        mov r3,#0x55$/;"	v
r3	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        str r3,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLFEED]$/;"	v
r3	lpc2xxx/olpcl2294/v3_0/include/hal_platform_setup.h	/^        str r3,[r1,#4]!$/;"	v
r3	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	ldr r3,[r0,#4]!$/;"	v
r3	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	mov r3,#0x55$/;"	v
r3	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	str r3,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLFEED]$/;"	v
r3	lpc2xxx/p2106/v3_0/include/hal_platform_setup.h	/^	str r3,[r1,#4]!$/;"	v
r3	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    ldr r3,[r0,#4]!$/;"	v
r3	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    mov r3,#0x55$/;"	v
r3	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    str r3,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLFEED] $/;"	v
r3	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    str r3,[r0,#CYGARC_HAL_LPC2XXX_REG_PLLFEED]$/;"	v
r3	lpc2xxx/phycore229x/v3_0/include/hal_platform_setup.h	/^    str r3,[r1,#4]!$/;"	v
r3	mac7100/var/v3_0/include/hal_var_setup.h	/^        and     r3,r3,r4$/;"	v
r3	mac7100/var/v3_0/include/hal_var_setup.h	/^        ldr     r3, _mac7100_teleport+8  \/\/    TelePort (TelePorter end)$/;"	v
r3	mac7100/var/v3_0/include/hal_var_setup.h	/^        ldr     r3,_mac7100_teleport+12$/;"	v
r3	mac7100/var/v3_0/include/hal_var_setup.h	/^        mov r3,#0$/;"	v
r3	mac7100/var/v3_0/include/hal_var_setup.h	/^        mov r3,#MAC7100_CRG_PLLCTL_VAL$/;"	v
r3	mac7100/var/v3_0/include/hal_var_setup.h	/^        mov r3,#MAC7100_CRG_REFDV_VAL$/;"	v
r3	mac7100/var/v3_0/include/hal_var_setup.h	/^        mov r3,#MAC7100_CRG_SYNR_VAL$/;"	v
r3	mac7100/var/v3_0/include/hal_var_setup.h	/^        mov r3,r3$/;"	v
r3	mac7100/var/v3_0/include/hal_var_setup.h	/^        strb r3,[r2,#(MAC7100_CRG_BDMCTL-MAC7100_CRG_BASE)]  \/\/ Set CRG BDMCTL $/;"	v
r3	mac7100/var/v3_0/include/hal_var_setup.h	/^        strb r3,[r2,#(MAC7100_CRG_CLKSEL-MAC7100_CRG_BASE)]  $/;"	v
r3	mac7100/var/v3_0/include/hal_var_setup.h	/^        strb r3,[r2,#(MAC7100_CRG_CRGINT-MAC7100_CRG_BASE)]  $/;"	v
r3	mac7100/var/v3_0/include/hal_var_setup.h	/^        strb r3,[r2,#(MAC7100_CRG_PLLCTL-MAC7100_CRG_BASE)]   $/;"	v
r3	mac7100/var/v3_0/include/hal_var_setup.h	/^        strb r3,[r2,#(MAC7100_CRG_REFDV-MAC7100_CRG_BASE)]   $/;"	v
r3	mac7100/var/v3_0/include/hal_var_setup.h	/^        strb r3,[r2,#(MAC7100_CRG_SYNR-MAC7100_CRG_BASE)]   $/;"	v
r3	mac7100/var/v3_0/include/hal_var_setup.h	/^        tst r3,#MAC7100_CRG_LOCK$/;"	v
r3	mac7100/var/v3_0/include/hal_var_setup.h	/^1:      ldrb r3,[r2,#(MAC7100_CRG_CRGFLG-MAC7100_CRG_BASE)] $/;"	v
r3	mac7100/var/v3_0/include/hal_var_setup.h	/^2:      mov r3,#MAC7100_CRG_CLKSEL_VAL  \/\/ <<-------<<$/;"	v
r3	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=SA11X0_GPIO_PIN_LEVEL$/;"	v
r3	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=SA11X0_GPIO_PIN_OUTPUT_SET$/;"	v
r3	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^        str     r3,[r2]$/;"	v
r3	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^10:     ldr     r3,[r1],#4$/;"	v
r3	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=SA11X0_GPIO_PIN_OUTPUT_CLEAR$/;"	v
r3	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=SA11X0_GPIO_PIN_OUTPUT_SET$/;"	v
r3	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^        str     r3,[r2]$/;"	v
r3	sa11x0/cerf/v3_0/include/hal_platform_setup.h	/^10:     ldr     r3,[r1],#4$/;"	v
r3	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=SA11X0_GPIO_PIN_OUTPUT_CLEAR$/;"	v
r3	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=SA11X0_GPIO_PIN_OUTPUT_SET$/;"	v
r3	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^        str     r3,[r2]$/;"	v
r3	sa11x0/cerfpda/v3_0/include/hal_platform_setup.h	/^10:     ldr     r3,[r1],#4$/;"	v
r3	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^        str     r3,[r2]$/;"	v
r3	sa11x0/flexanet/v3_0/include/hal_platform_setup.h	/^11:     ldr     r3,[r1],#4$/;"	v
r3	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        cmp     r3,#0$/;"	v
r3	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r3, =EGPIOBase$/;"	v
r3	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r3,=8$/;"	v
r3	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        str     r3,[r2]$/;"	v
r3	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        sub     r3,r3,#1$/;"	v
r3	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^20:     ldr     r3,[r1],#4$/;"	v
r3	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^        str     r3,[r2]$/;"	v
r3	sa11x0/nano/v3_0/include/hal_platform_setup.h	/^10:     ldr     r3,[r1],#4$/;"	v
r3	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r2, r3, DISPLAY_5, DISPLAY_5$/;"	v
r3	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r2, r3, DISPLAY_7, DISPLAY_7	$/;"	v
r3	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	add	r3, r3, r5$/;"	v
r3	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	and	r1, r3, r3		\/\/ The mask zeroes the 25 MSBs of r1 just to make sure.$/;"	v
r3	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ands	r3, r0, #ISR_EMPTY	\/\/ Bit #6 is checked: IDBR Transmit Empty$/;"	v
r3	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ands	r3, r0, #ISR_FULL	\/\/ Bit #6 is checked: IDBR Transmit Empty$/;"	v
r3	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r3, =ICR_SCLENB		\/\/ Enable I2C Clock Generator disabled$/;"	v
r3	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r3, [r0], #4$/;"	v
r3	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov	r3, #0$/;"	v
r3	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov     r3, #0x1000$/;"	v
r3	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	orr	r1, r3, r1		\/\/ OR the two and store in R1$/;"	v
r3	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str	r3, [r1], #4$/;"	v
r3	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str	r3, [r2]		\/\/ Save the value 0x02 (I2C_DEVID) in the register.$/;"	v
r3	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	sub     r3, r3, r4$/;"	v
r3	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	subs    r3, r3, #4$/;"	v
r3	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^  	HEX_DISPLAY r2, r3, DISPLAY_F, DISPLAY_F$/;"	v
r3	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r2, r3, DISPLAY_5, DISPLAY_5$/;"	v
r3	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r2, r3, DISPLAY_7, DISPLAY_7$/;"	v
r3	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	and     r3, r8, #0x7f           \/\/ isolate bank count     $/;"	v
r3	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ands	r3, r0, #ISR_EMPTY	\/\/ Bit #6 is checked, IDBR Transmit Empty$/;"	v
r3	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ands	r3, r0, #ISR_FULL	\/\/ Bit #7 is checked$/;"	v
r3	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ands	r3, r1, #SPD_ATTRIB_REG_CTL  \/\/ check for registered modules$/;"	v
r3	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r3, [r0], #4$/;"	v
r3	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mul	r2, r3, r10		\/\/ Multiply by bank count to get DRAM size in MB$/;"	v
r3	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	str	r3, [r1], #4$/;"	v
r3	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	strb	r3, [r2]$/;"	v
r3	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r3, r2, #1$/;"	v
r3	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r3, r2, #2$/;"	v
r3	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r3, r3, #1$/;"	v
r3	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^  	HEX_DISPLAY r2, r3, DISPLAY_F, DISPLAY_F$/;"	v
r3	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mov     r3, #0$/;"	v
r3	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	ldr     r3, =0xFFFF$/;"	v
r3	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        str     r3, [r1],#4$/;"	v
r3	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        strh    r3, [r4]    \/\/ We should never reach this point. If we do,$/;"	v
r3	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		adr		r3,  mpc50_static_info$/;"	v
r3	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr		r3,  [r3, #MPC50_VAL_OFFS_MDCNFG]$/;"	v
r3	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		ldr		r3,  [r3, #MPC50_VAL_OFFS_MDREFR]$/;"	v
r3	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		orr     r3,  r3,  r2$/;"	v
r3	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		str     r3,  [r1, #MDCNFG_OFFS]$/;"	v
r3	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        and     r2,  r3,  r2                 $/;"	v
r3	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        and     r3,  r3,  r2                 $/;"	v
r3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r2, r3, DISPLAY_5, DISPLAY_5$/;"	v
r3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	HEX_DISPLAY r2, r3, DISPLAY_7, DISPLAY_7	$/;"	v
r3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	add	r3, r3, r5$/;"	v
r3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	and	r1, r3, r3		\/\/ The mask zeroes the 25 MSBs of r1 just to make sure.$/;"	v
r3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ands	r3, r0, #ISR_EMPTY	\/\/ Bit #6 is checked: IDBR Transmit Empty$/;"	v
r3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ands	r3, r0, #ISR_FULL	\/\/ Bit #6 is checked: IDBR Transmit Empty$/;"	v
r3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r3, =ICR_SCLENB		\/\/ Enable I2C Clock Generator disabled$/;"	v
r3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r3, [r0], #4$/;"	v
r3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov	r3, #0$/;"	v
r3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov     r3, #0x1000$/;"	v
r3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	orr	r1, r3, r1		\/\/ OR the two and store in R1$/;"	v
r3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str	r3, [r1], #4$/;"	v
r3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str	r3, [r2]		\/\/ Save the value 0x02 (I2C_DEVID) in the register.$/;"	v
r3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	sub     r3, r3, r4$/;"	v
r3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	subs    r3, r3, #4$/;"	v
r3	xscale/npwr/v3_0/include/hal_platform_setup.h	/^  	HEX_DISPLAY r2, r3, DISPLAY_F, DISPLAY_F$/;"	v
r3	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	ldr	r3, [r0], #4$/;"	v
r3	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	str	r3, [r1], #4$/;"	v
r3	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r3, =PXA2X0_OSCR$/;"	v
r4	aim711/v3_0/include/hal_platform_setup.h	/^        cmp     r4,r3$/;"	v
r4	aim711/v3_0/include/hal_platform_setup.h	/^        ldr     r4,=__rom_data_end$/;"	v
r4	aim711/v3_0/include/hal_platform_setup.h	/^        ldr     r4,[r3]$/;"	v
r4	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        str     r4,[r3]$/;"	v
r4	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        adr     r4,End_Issue_SDRAM_Command$/;"	v
r4	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r4,=EXCALIBUR_TIMER0_LIMIT$/;"	v
r4	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r4,=EXCALIBUR_UART0_BASE$/;"	v
r4	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r4,=_SDRAM_INIT_PR$/;"	v
r4	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        mov     r4,#2$/;"	v
r4	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        subs    r4,r4,#1$/;"	v
r4	at91/at91sam7s/v3_0/include/hal_platform_setup.h	/^        ldr     r4,=0xffffff$/;"	v
r4	at91/at91sam7s/v3_0/include/hal_platform_setup.h	/^        str     r4,[r1]      \/\/ and write it$/;"	v
r4	at91/eb42/v3_0/include/hal_platform_setup.h	/^        mov     r4,#AT91_PMC_SR_LOCK$/;"	v
r4	at91/eb55/v3_0/include/hal_platform_setup.h	/^        and     r3,r4,r3$/;"	v
r4	at91/eb55/v3_0/include/hal_platform_setup.h	/^        mov     r4,#AT91_PMC_SR_LOCK$/;"	v
r4	at91/eb55/v3_0/include/hal_platform_setup.h	/^        mov     r4,#AT91_PMC_SR_MOSCS$/;"	v
r4	at91/phycore/v3_0/include/hal_platform_setup.h	/^        and     r3,r4,r3$/;"	v
r4	at91/phycore/v3_0/include/hal_platform_setup.h	/^        mov     r4,#AT91_PMC_SR_LOCK$/;"	v
r4	at91/phycore/v3_0/include/hal_platform_setup.h	/^        mov     r4,#AT91_PMC_SR_MOSCS$/;"	v
r4	edb7xxx/v3_0/include/hal_platform_setup.h	/^        ldr     r4,=__rom_data_end      $/;"	v
r4	edb7xxx/v3_0/include/hal_platform_setup.h	/^        str     r4,[r2],#4$/;"	v
r4	edb7xxx/v3_0/include/hal_platform_setup.h	/^        str     r4,[r3],#4$/;"	v
r4	edb7xxx/v3_0/include/hal_platform_setup.h	/^10:     ldr     r4,[r1],#4$/;"	v
r4	gps4020/v3_0/include/hal_platform_setup.h	/^        ldr     r4,=10f                         \/\/ Change address space$/;"	v
r4	mac7100/var/v3_0/include/hal_var_setup.h	/^        mov     r4, #0x40000000      \/\/    RAM address$/;"	v
r4	mac7100/var/v3_0/include/hal_var_setup.h	/^        mvn     r4, #0xf0000000      \/\/ 1.Copy telepoter to RAM$/;"	v
r4	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	orreq	r4,r4,#0x01B0	\/\/ Power it up if there$/;"	v
r4	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^	str	r4,[r0]$/;"	v
r4	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        cmp     r4,#0$/;"	v
r4	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r4,=0x100\/32$/;"	v
r4	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        str     r4,[r5],#4$/;"	v
r4	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        sub     r4,r4,#1$/;"	v
r4	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	IOP310_EARLY_PCI_SETUP  r0, r1, r4, 0x113C, 0x0700$/;"	v
r4	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr     r4, [r2]$/;"	v
r4	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov	r4, #0					$/;"	v
r4	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	str	r4, [r1]$/;"	v
r4	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r4, #0		\/\/ SDRAM size$/;"	v
r4	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r4, r2, lsl #20		\/\/ Convert size to bytes  - r4 contains DRAM size in bytes$/;"	v
r4	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	sub	r1, r4, #1$/;"	v
r4	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mov     r4, #0$/;"	v
r4	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		bic		r4,  r4,  #0x00004000									\/\/ K0DB2$/;"	v
r4	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		orr     r4,  r4,  #0x00008000									\/\/ SDCKE1 on$/;"	v
r4	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^		orr     r4,  r4,  #0x00800000									\/\/ K0Free on$/;"	v
r4	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^ 		bic     r4,  r4,  #(0x01000000 | 0x02000000)					\/\/ clear K1Free, K2Free, $/;"	v
r4	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        bic     r4,  r4,  #0x00400000									\/\/ Self Refresh off$/;"	v
r4	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        bic     r4,  r4,  r2$/;"	v
r4	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        ldr     r4,  [r1, #MDREFR_OFFS]									\/\/ read Reset Status$/;"	v
r4	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        ldr     r4,  [r1, #MDREFR_OFFS]        $/;"	v
r4	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        ldr     r4,  [r1, #MDREFR_OFFS]$/;"	v
r4	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        orr     r4,  r4,  r3											\/\/ add DRI field$/;"	v
r4	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        orr     r4,  r4,  r3$/;"	v
r4	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        str     r4,  [r1, #MDREFR_OFFS]									\/\/ $/;"	v
r4	xscale/mpc50/v3_0/include/hal_platform_setup.h	/^        str     r4,  [r1, #MDREFR_OFFS]$/;"	v
r4	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	IOP310_EARLY_PCI_SETUP  r0, r1, r4, 0x113C, 0x0700$/;"	v
r4	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr     r4, [r2]$/;"	v
r4	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov	r4, #0					$/;"	v
r4	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	str	r4, [r1]$/;"	v
r4	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  cmp r4, r2$/;"	v
r4	xscale/xsengine/v3_0/include/hal_platform_setup.h	/^  ldr r4, =0x300$/;"	v
r5	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        str     r5, [r4]$/;"	v
r5	at91/at91sam7s/v3_0/include/hal_platform_setup.h	/^        cmp     r5,r4$/;"	v
r5	at91/at91sam7s/v3_0/include/hal_platform_setup.h	/^        ldr     r5,[r0]      \/\/ Read from low memory$/;"	v
r5	edb7xxx/v3_0/include/hal_platform_setup.h	/^	ldr	r5,=MMU_Control_Init$/;"	v
r5	edb7xxx/v3_0/include/hal_platform_setup.h	/^	ldr	r5,=MMU_Control_Init|MMU_Control_M$/;"	v
r5	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r5,MMU_Control,c0    \/* MMU off *\/$/;"	v
r5	edb7xxx/v3_0/include/hal_platform_setup.h	/^	mcr	MMU_CP,0,r5,MMU_Control,c0$/;"	v
r5	mac7100/var/v3_0/include/hal_var_setup.h	/^            ldr     r5,[r2],#4      $/;"	v
r5	mac7100/var/v3_0/include/hal_var_setup.h	/^            str     r5,[r4],#4$/;"	v
r5	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        and     r5,r5,r6$/;"	v
r5	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r5,=0x00000000$/;"	v
r5	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r5,=0x00022000$/;"	v
r5	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r5,c2,c0,0$/;"	v
r5	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	add	r5, r5, r1		\/\/ Add it to the checksum if not the checksum byte$/;"	v
r5	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	add     r1, r5, #(0xA00 * 4)$/;"	v
r5	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	and	r5, r5, r0		\/\/	against the calculated checksum$/;"	v
r5	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov	r5, #0$/;"	v
r5	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov     r5, r1$/;"	v
r5	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	addne	r5, r5, r1		\/\/ Add it to the checksum if not the checksum byte$/;"	v
r5	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	and	r5, r5, #0xff		\/\/	against the calculated checksum$/;"	v
r5	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r5, #0		\/\/ R5 has running checksum calculation$/;"	v
r5	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mov     r5, #0$/;"	v
r5	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	add	r5, r5, r1		\/\/ Add it to the checksum if not the checksum byte$/;"	v
r5	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	add     r1, r5, #(0xA00 * 4)$/;"	v
r5	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	and	r5, r5, r0		\/\/	against the calculated checksum$/;"	v
r5	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov	r5, #0$/;"	v
r5	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov     r5, r1$/;"	v
r6	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        adr     r6,SDRAM_REGS_VALUE$/;"	v
r6	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldmia   r6,{r6-r11}$/;"	v
r6	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        str     r6,[r0]$/;"	v
r6	edb7xxx/v3_0/include/hal_platform_setup.h	/^        ldr     r6,=SRAM_LA_START$/;"	v
r6	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        ldr     r6,=0xFFFFC000$/;"	v
r6	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r6,c1,c0,0$/;"	v
r6	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r6,c2,c0,0$/;"	v
r6	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mrc     p15,0,r6,c3,c0,0$/;"	v
r6	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mrs     r6,cpsr$/;"	v
r6	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	add	r6, r6, #1		\/\/ Increment byte counter$/;"	v
r6	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	cmp	r6, r7			\/\/ r7 = 64 (decimal) so if r6 = 64, this is the last byte to be read$/;"	v
r6	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	cmp	r6, r7$/;"	v
r6	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov	r6, #0					$/;"	v
r6	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	add	r6, r6, #1	\/\/ Increment byte counter$/;"	v
r6	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	add     r2, r6, #1$/;"	v
r6	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	cmp	r6, r7$/;"	v
r6	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r6, #0		\/\/ Counter incremented before byte is read$/;"	v
r6	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r2, r6, #SPD_BANKCNT$/;"	v
r6	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r2, r6, #SPD_BANKSZ$/;"	v
r6	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r2, r6, #SPD_CHECKSUM$/;"	v
r6	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r2, r6, #SPD_CONFIG$/;"	v
r6	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r2, r6, #SPD_MOD_ATTRIB$/;"	v
r6	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r2, r6, #SPD_REFRESH$/;"	v
r6	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r2, r6, #SPD_SDRAM_WIDTH$/;"	v
r6	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mov     r6, #0$/;"	v
r6	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	add	r6, r6, #1		\/\/ Increment byte counter$/;"	v
r6	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	cmp	r6, r7			\/\/ r7 = 64 (decimal) so if r6 = 64, this is the last byte to be read$/;"	v
r6	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	cmp	r6, r7$/;"	v
r6	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov	r6, #0					$/;"	v
r7	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        str     r7,[r1]$/;"	v
r7	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        cmp     r7,#0$/;"	v
r7	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        mov     r7,#5$/;"	v
r7	sa11x0/ipaq/v3_0/include/hal_platform_setup.h	/^        sub     r7,r7,#1$/;"	v
r7	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov	r7, #0$/;"	v
r7	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r7, #64		\/\/ Number of bytes to read in the Presence Detect EEPROM of SDRAM$/;"	v
r7	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        mov     r7, #0$/;"	v
r7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1001, r7, r8$/;"	v
r7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1002, r7, r8$/;"	v
r7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1003, r7, r8$/;"	v
r7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1004, r7, r8$/;"	v
r7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1005, r7, r8$/;"	v
r7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1006, r7, r8$/;"	v
r7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1007, r7, r8$/;"	v
r7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1008, r7, r8$/;"	v
r7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1009, r7, r8$/;"	v
r7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x100A, r7, r8$/;"	v
r7	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x100B, r7, r8$/;"	v
r7	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov	r7, #0$/;"	v
r8	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        ldr     r8,=~0xFF01FFFF         \/\/ Bits to ignore$/;"	v
r8	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r8, [r2]$/;"	v
r8	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        ldr     r8, [r9]$/;"	v
r8	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        str     r8,[r2]$/;"	v
r8	xscale/grg/v3_0/include/hal_platform_setup.h	/^        str     r8, [r1]$/;"	v
r8	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov	r8, r1			\/\/ Store bank count$/;"	v
r8	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov	r8,r4		\/\/ save DRAM size$/;"	v
r8	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mul	r2, r8, r10		\/\/ Multiply by bank count to get DRAM size in MB$/;"	v
r8	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	and	r8, r8, #0x7f$/;"	v
r8	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	and     r3, r8, #0x7f           \/\/ isolate bank count     $/;"	v
r8	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ands	r1, r8, #0x80$/;"	v
r8	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r8, =PBIU_PBCR$/;"	v
r8	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r8, #0		\/\/ Flags: b0-b6 == bankcnt, b7 = x16 flag$/;"	v
r8	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r8, r4		\/\/ save DRAM size$/;"	v
r8	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	moveq	r8, r1			\/\/ Store bank count$/;"	v
r8	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	orr	r8, r8, r2, lsl #3      \/\/ set b7 in r8 if x16$/;"	v
r8	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	subs	r1, r8, #2		\/\/ do we have 2 banks???$/;"	v
r8	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        str     r8, [r1]$/;"	v
r8	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov	r8, r1			\/\/ Store bank count$/;"	v
r8	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov	r8,r4		\/\/ save DRAM size$/;"	v
r8	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mul	r2, r8, r10		\/\/ Multiply by bank count to get DRAM size in MB$/;"	v
r8	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        str     r8, [r1]$/;"	v
r9	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        add     r2,r9,r1        \/\/ r9 has ROM offset$/;"	v
r9	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        and     r9,r9,r8$/;"	v
r9	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^        orr     r9,r9,#0x60000000       \/\/ Turn into ROM address$/;"	v
r9	arm9/aaed2000/v3_0/include/hal_platform_setup.h	/^10:     mov     r9,lr$/;"	v
r9	arm9/excalibur/v3_0/include/hal_platform_setup.h	/^        str     r9,[r3]$/;"	v
r9	arm9/smdk2410/v3_0/include/hal_platform_setup.h	/^        add     r2,r9,r1        \/\/ r9 has ROM offset$/;"	v
r9	sa11x0/assabet/v3_0/include/hal_platform_setup.h	/^10:     ldr     r9,[r3]                 \/\/ Read multiple times to settle$/;"	v
r9	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r9, =MMR_BASE		\/\/ get base of MMRs$/;"	v
r9	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	r9, =SDRAM_BATTERY_TEST_BASE$/;"	v
r9	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	ldr	r9, =SDRAM_BATTERY_TEST_ADDR$/;"	v
r9	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	mov	r9, #RFR_15_6us	\/\/ Refresh rate (assume normal 15.6us)$/;"	v
r9	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	moveq	r9, #RFR_15_6us$/;"	v
r9	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	moveq	r9, #RFR_3_9us$/;"	v
r9	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	moveq	r9, #RFR_7_8us$/;"	v
r9	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r9, =MMR_BASE		\/\/ get base of MMRs$/;"	v
r9	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	r9, =SDRAM_BATTERY_TEST_BASE$/;"	v
ramdisk	arch/v3_0/src/redboot_linux_exec.c	/^        struct tag_ramdisk	ramdisk;$/;"	m	union:tag::__anon4	typeref:struct:tag::__anon4::tag_ramdisk	file:
raw	integrator/v3_0/src/flash.c	/^char *raw = (char *)0x10000;$/;"	v
raw	pid/v3_0/src/flash.c	/^char *raw = (char *)0x10000;$/;"	v
rbdAddr	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT8	*rbdAddr;	\/* rx buf desc addr; all 1s for simple mode *\/$/;"	m	struct:rfd
read	edb7xxx/v3_0/src/hal_diag.c	/^        volatile cyg_uint32 read;    \/\/ Need to read 32 bits$/;"	m	union:edb_serial::__anon48	file:
read	integrator/v3_0/src/flash.c	/^    flashRead *read;     	\/\/ Read one word$/;"	m	struct:flashType	file:
readBlock	integrator/v3_0/src/flash.c	/^    flashReadBlock *readBlock;  \/\/ Read a block of writeSize bytes$/;"	m	struct:flashType	file:
readMDI	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static UINT16 readMDI (int unit, UINT8	phyAdd, UINT8	regAdd)$/;"	f	file:
read_addr	xscale/picasso/v3_0/src/vga_support.c	/^        unsigned short read_addr;$/;"	m	struct:VGA_ctlr::ADV471	file:
read_addr	xscale/uE250/v3_0/src/vga_support.c	/^        unsigned short read_addr;$/;"	m	struct:VGA_ctlr::ADV471	file:
read_buf	lpc24xx/ea2468/v3_0/tests/i2c_eeprom.c	/^static cyg_uint8   read_buf[EEPROM_SIZE];$/;"	v	file:
read_coyanosa_id_reg	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^void read_coyanosa_id_reg (void)$/;"	f
read_eeprom_word	xscale/iq80321/v3_0/src/diag/i82544.c	/^read_eeprom_word( cyg_uint32 ioaddr, int addrbits, int address )$/;"	f	file:
read_fdc37c672_configreg	xscale/uE250/v3_0/src/uE250_plx.c	/^read_fdc37c672_configreg(cyg_uint8 regno)$/;"	f	file:
read_part_id	lpc2xxx/var/v3_0/tests/iap_test.c	/^read_part_id (void *data)$/;"	f	file:
read_serial	arm9/innovator/v3_0/src/hal_diag.c	132;"	d	file:
read_timer_count	xscale/iq80310/v3_0/src/diag/external_timer.c	/^UINT32 read_timer_count (void)$/;"	f
ready	xscale/iq80310/v3_0/src/diag/ether_test.h	/^    	UINT32 ready : 1;	\/* 1 = operation complete *\/$/;"	m	struct:__anon12::__anon13
red_pos	arch/v3_0/src/redboot_linux_exec.c	/^    u8	red_pos;$/;"	m	struct:tag_videolfb	file:
red_size	arch/v3_0/src/redboot_linux_exec.c	/^    u8	red_size;$/;"	m	struct:tag_videolfb	file:
refresh_test	edb7xxx/v3_0/tests/dram_test.c	/^refresh_test(cyg_uint32 start, cyg_uint32 end)$/;"	f	file:
reg	snds/v3_0/src/ks32c5000.h	/^typedef volatile unsigned int reg;$/;"	t
reg	xscale/cores/v3_0/include/hal_xscale.h	/^	mcr	p15, 0, \\reg, c1, c0, 0$/;"	v
reg	xscale/cores/v3_0/include/hal_xscale.h	/^	mov  \\reg,\\reg$/;"	v
reg	xscale/cores/v3_0/include/hal_xscale.h	/^	mrc	p15, 0, \\reg, c1, c0, 0$/;"	v
reg	xscale/cores/v3_0/include/hal_xscale.h	/^	orr	\\reg, \\reg, #MMU_Control_BTB$/;"	v
reg	xscale/cores/v3_0/include/hal_xscale.h	/^        mrc  p15,0,\\reg,c2,c0,0$/;"	v
reg	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mov  \\reg,\\reg$/;"	v
reg	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,\\reg,c2,c0,0$/;"	v
reg	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mov  \\reg,\\reg$/;"	v
reg	xscale/npwr/v3_0/include/hal_platform_setup.h	/^        mrc  p15,0,\\reg,c2,c0,0$/;"	v
reg0	xscale/cores/v3_0/include/hal_xscale.h	/^	ldr	\\reg0, =\\cycles$/;"	v
reg0	xscale/cores/v3_0/include/hal_xscale.h	/^	subs	\\reg0, \\reg0, #1$/;"	v
reg0	xscale/grg/v3_0/include/grg.h	/^	.macro DISPLAY value, reg0, reg1$/;"	v
reg0	xscale/grg/v3_0/include/hal_platform_setup.h	/^    ldr     \\reg0, =\\cycles$/;"	v
reg0	xscale/grg/v3_0/include/hal_platform_setup.h	/^    subs    \\reg0, \\reg0, #1$/;"	v
reg0	xscale/iop310/v3_0/include/hal_iop310.h	/^        ldr     \\reg0, =ASIR_ADDR$/;"	v
reg0	xscale/iop310/v3_0/include/hal_iop310.h	/^        ldr     \\reg0, =ASVIR_ADDR$/;"	v
reg0	xscale/iop310/v3_0/include/hal_iop310.h	/^        ldr     \\reg0, =EBCR_ADDR$/;"	v
reg0	xscale/iop310/v3_0/include/hal_iop310.h	/^        ldr     \\reg0, =PIALR_ADDR$/;"	v
reg0	xscale/iop310/v3_0/include/hal_iop310.h	/^        ldr     \\reg0, =PIATVR_ADDR$/;"	v
reg0	xscale/iop310/v3_0/include/hal_iop310.h	/^        ldr     \\reg0, =SISR_ADDR$/;"	v
reg0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	.macro TRIGGER_LA_ON_ADDRESS address, reg0, reg1$/;"	v
reg0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	\\reg0, =DISPLAY_LEFT		\/\/ display left digit$/;"	v
reg0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	\\reg0, =DISPLAY_RIGHT$/;"	v
reg0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	\\reg0, =\\cycles$/;"	v
reg0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, \\reg0, c1, c0, 0     \/\/ read ARM control register$/;"	v
reg0	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	subs	\\reg0, \\reg0, #1$/;"	v
reg0	xscale/iq80321/v3_0/include/iq80321.h	/^	add	\\reg0, \\reg0, \\reg2$/;"	v
reg0	xscale/iq80321/v3_0/include/iq80321.h	/^	add	\\reg0, \\reg0, \\reg2, lsr #4$/;"	v
reg0	xscale/iq80321/v3_0/include/iq80321.h	/^	ldr	\\reg0, =666b$/;"	v
reg0	xscale/iq80321/v3_0/include/iq80321.h	/^	ldr	\\reg0, =DISPLAY_LEFT		\/\/ display left digit$/;"	v
reg0	xscale/iq80321/v3_0/include/iq80321.h	/^	ldr	\\reg0, =DISPLAY_LEFT$/;"	v
reg0	xscale/iq80321/v3_0/include/iq80321.h	/^	ldr	\\reg0, =DISPLAY_RIGHT$/;"	v
reg0	xscale/iq80321/v3_0/include/iq80321.h	/^        ldr     \\reg0, =0x7800000$/;"	v
reg0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^    ldr     \\reg0, =\\cycles$/;"	v
reg0	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^    subs    \\reg0, \\reg0, #1$/;"	v
reg0	xscale/ixdp425/v3_0/include/ixdp425.h	/^	.macro DISPLAY value, reg0, reg1$/;"	v
reg0	xscale/ixdp425/v3_0/include/ixdp425.h	/^	ldr    \\reg0, =\\value$/;"	v
reg0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	.macro TRIGGER_LA_ON_ADDRESS address, reg0, reg1$/;"	v
reg0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	\\reg0, =DISPLAY_LEFT		\/\/ display left digit$/;"	v
reg0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	\\reg0, =DISPLAY_RIGHT$/;"	v
reg0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	\\reg0, =\\cycles$/;"	v
reg0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	mrc	p15, 0, \\reg0, c1, c0, 0     \/\/ read ARM control register$/;"	v
reg0	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	subs	\\reg0, \\reg0, #1$/;"	v
reg0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^    ldr     \\reg0, =\\cycles$/;"	v
reg0	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^    subs    \\reg0, \\reg0, #1$/;"	v
reg0	xscale/prpmc1100/v3_0/include/prpmc1100.h	/^	.macro DISPLAY value, reg0, reg1$/;"	v
reg1	xscale/iop310/v3_0/include/hal_iop310.h	/^        mvn     \\reg1, \\reg1               \/\/ 1s complement$/;"	v
reg1	xscale/iop310/v3_0/include/hal_iop310.h	/^        str     \\reg1, [\\reg0]$/;"	v
reg1	xscale/iop310/v3_0/include/hal_iop310.h	/^        strh    \\reg1, [\\reg0]$/;"	v
reg1	xscale/iop310/v3_0/include/hal_iop310.h	/^.macro IOP310_EARLY_PCI_SETUP reg0, reg1, reg_dram_size, vendor_id, device_id$/;"	v
reg1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	.macro HEX_DISPLAY reg0, reg1, lvalue, rvalue	$/;"	v
reg1	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	ldr	\\reg1, =\\address$/;"	v
reg1	xscale/iq80321/v3_0/include/iq80321.h	/^	.macro HEX_DISPLAY reg0, reg1, lvalue, rvalue	$/;"	v
reg1	xscale/iq80321/v3_0/include/iq80321.h	/^	.macro REG_DISPLAY reg0, reg1, reg2$/;"	v
reg1	xscale/iq80321/v3_0/include/iq80321.h	/^	ldrb	\\reg1, [\\reg0]$/;"	v
reg1	xscale/iq80321/v3_0/include/iq80321.h	/^        add     \\reg1, \\reg1, #1$/;"	v
reg1	xscale/iq80321/v3_0/include/iq80321.h	/^        cmp     \\reg1, \\reg0$/;"	v
reg1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	.macro HEX_DISPLAY reg0, reg1, lvalue, rvalue	$/;"	v
reg1	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	ldr	\\reg1, =\\address$/;"	v
reg2	xscale/iq80321/v3_0/include/iq80321.h	/^	add	\\reg0, \\reg0, \\reg2, lsr #4$/;"	v
reg2	xscale/iq80321/v3_0/include/iq80321.h	/^	and     \\reg2, \\reg2, #0xf$/;"	v
regAdd	xscale/iq80310/v3_0/src/diag/ether_test.h	/^    	UINT32 regAdd : 5;	\/* PHY register address *\/$/;"	m	struct:__anon12::__anon13
regTest	xscale/iq80310/v3_0/src/diag/ether_test.h	/^			UINT32	regTest : 1;$/;"	m	struct:selfTest::__anon10::__anon11
reg_dram_size	xscale/iop310/v3_0/include/hal_iop310.h	/^        sub     \\reg1, \\reg_dram_size, #1  \/\/ dram_size - 1$/;"	v
reg_dram_size	xscale/iop310/v3_0/include/hal_iop310.h	/^.macro IOP310_EARLY_PCI_SETUP reg0, reg1, reg_dram_size, vendor_id, device_id$/;"	v
reg_offset	arch/v3_0/src/arm_stub.c	/^reg_offset(regnames_t reg)$/;"	f	file:
regmap	edb7xxx/v3_0/src/edb7xxx_misc.c	/^static struct regmap {$/;"	s	file:
regnames	arch/v3_0/include/arm_stub.h	/^enum regnames {$/;"	g
regnames_t	arch/v3_0/include/arm_stub.h	/^typedef enum regnames regnames_t;$/;"	t	typeref:enum:regnames
reload	gps4020/v3_0/include/gps4020.h	/^        unsigned long reload;$/;"	m	struct:_gps4020_timer::__anon45
repeat_mem_test	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^static void repeat_mem_test (MENU_ARG arg)$/;"	f	file:
repeat_mem_test	xscale/iq80321/v3_0/src/diag/xscale_test.c	/^repeat_mem_test (MENU_ARG arg)$/;"	f	file:
report_error	edb7xxx/v3_0/tests/dram_test.c	/^report_error(void *addr, cyg_uint32 actual, cyg_uint32 expected)$/;"	f	file:
reserved	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    struct ARM_MMU_FIRST_LEVEL_RESERVED reserved;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_RESERVED	file:
reserved	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    struct ARM_MMU_FIRST_LEVEL_RESERVED reserved;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_RESERVED	file:
reserved	arm9/innovator/v3_0/src/innovator_misc.c	/^    struct ARM_MMU_FIRST_LEVEL_RESERVED reserved;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_RESERVED	file:
reserved	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    struct ARM_MMU_FIRST_LEVEL_RESERVED reserved;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_RESERVED	file:
reserved	ebsa285/v3_0/include/hal_ebsa285.h	/^    struct ARM_MMU_FIRST_LEVEL_RESERVED reserved;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_RESERVED
reserved	sa11x0/var/v3_0/include/hal_mm.h	/^    struct ARM_MMU_FIRST_LEVEL_RESERVED reserved;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_RESERVED
reserved2	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned long   reserved2[2];$/;"	m	struct:__anon27
reset	gps4020/v3_0/include/gps4020.h	/^    unsigned long reset;      \/\/ reset edge triggers$/;"	m	struct:_gps4020_intc
reset	gps4020/v3_0/include/gps4020.h	/^    unsigned long reset;$/;"	m	struct:_gps4020_watchdog
reset	gps4020/v3_0/support/download/gps4020_start.S	/^reset:          $/;"	l
resetChip	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static void resetChip (void)$/;"	f	file:
reset_platform	arch/v3_0/src/vectors.S	/^reset_platform:         $/;"	l
reset_vector	arch/v3_0/src/vectors.S	/^reset_vector:$/;"	l
return_from_exception	arch/v3_0/src/vectors.S	/^return_from_exception:$/;"	l
rev	arch/v3_0/src/redboot_linux_exec.c	/^    u32 rev;$/;"	m	struct:tag_revision	file:
rev	xscale/picasso/v3_0/src/vga_support.c	/^    unsigned short rev;$/;"	m	struct:VGA_ctlr	file:
rev	xscale/uE250/v3_0/src/vga_support.c	/^    unsigned short rev;$/;"	m	struct:VGA_ctlr	file:
revision	arch/v3_0/src/redboot_linux_exec.c	/^        struct tag_revision	revision;$/;"	m	union:tag::__anon4	typeref:struct:tag::__anon4::tag_revision	file:
revision_id	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   revision_id;$/;"	m	struct:__anon27
revision_id	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   revision_id;$/;"	m	struct:__anon28
rfd	xscale/iq80310/v3_0/src/diag/ether_test.h	/^struct rfd {$/;"	s
right_chan_ptr	edb7xxx/v3_0/misc/i2s_audio_test.c	/^    void *right_chan_ptr;$/;"	m	struct:audio_buf	file:
right_channel	edb7xxx/v3_0/misc/long_audio_right.h	/^unsigned short right_channel[] = {$/;"	v
right_channel	edb7xxx/v3_0/misc/short_audio_right.h	/^unsigned short right_channel[] = {$/;"	v
right_channel_length	edb7xxx/v3_0/misc/long_audio_right.h	/^int right_channel_length = sizeof(right_channel)\/sizeof(right_channel[0]);$/;"	v
right_channel_length	edb7xxx/v3_0/misc/short_audio_right.h	/^int right_channel_length = sizeof(right_channel)\/sizeof(right_channel[0]);$/;"	v
rlen	arm9/aaed2000/v3_0/include/lcd_support.h	/^    short rlen;           \/\/ Length of one raster line in bytes$/;"	m	struct:lcd_info
rlen	edb7xxx/v3_0/include/lcd_support.h	/^    short rlen;           \/\/ Length of one raster line in bytes$/;"	m	struct:lcd_info
rlen	sa11x0/ipaq/v3_0/include/lcd_support.h	/^    short rlen;           \/\/ Length of one raster line in bytes$/;"	m	struct:lcd_info
rlen	xscale/picasso/v3_0/include/vga_support.h	/^    short rlen;           \/\/ Length of one raster line in bytes$/;"	m	struct:vga_info
rlen	xscale/uE250/v3_0/include/vga_support.h	/^    short rlen;           \/\/ Length of one raster line in bytes$/;"	m	struct:vga_info
ro_base	aeb/v3_0/src/gdb_module.c	/^    cyg_uint32    ro_base;$/;"	m	struct:ModuleHeader	file:
ro_base	e7t/v3_0/src/redboot_module.c	/^    cyg_uint32    ro_base;$/;"	m	struct:ModuleHeader	file:
ro_limit	aeb/v3_0/src/gdb_module.c	/^    cyg_uint32    ro_limit;$/;"	m	struct:ModuleHeader	file:
ro_limit	e7t/v3_0/src/redboot_module.c	/^    cyg_uint32    ro_limit;$/;"	m	struct:ModuleHeader	file:
romSig	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	romSig;			\/* signature of rom *\/$/;"	m	struct:selfTest
romTest	xscale/iq80310/v3_0/src/diag/ether_test.h	/^			UINT32	romTest : 1;$/;"	m	struct:selfTest::__anon10::__anon11
rootdev	arch/v3_0/src/redboot_linux_exec.c	/^    u32 rootdev;$/;"	m	struct:tag_core	file:
rotary_switch	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^void rotary_switch (MENU_ARG arg)$/;"	f
rotary_switch	xscale/iq80321/v3_0/src/diag/xscale_test.c	/^rotary_switch (MENU_ARG arg)$/;"	f	file:
rsrv	xscale/iq80310/v3_0/src/diag/ether_test.h	/^    	UINT32 rsrv : 2;	\/* reserved *\/   $/;"	m	struct:__anon12::__anon13
rsrv1	xscale/iq80310/v3_0/src/diag/ether_test.h	/^			UINT32	rsrv1 : 2;$/;"	m	struct:selfTest::__anon10::__anon11
rsrv1	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv1 : 11;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon23
rsrv1	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv1 : 12;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon21
rsrv1	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv1 : 13;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon17
rsrv1	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv1 : 13;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon18
rsrv1	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv1 : 13;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon19
rsrv1	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv1 : 13;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon20
rsrv1	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv1 : 13;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon22
rsrv1	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	rsrv1 : 2;		\/* Reserved *\/$/;"	m	struct:__anon14::__anon15
rsrv1	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	rsrv1 : 2;	\/* reserved bits (set to 0) *\/$/;"	m	struct:rfd
rsrv2	xscale/iq80310/v3_0/src/diag/ether_test.h	/^			UINT32	rsrv2 : 1;$/;"	m	struct:selfTest::__anon10::__anon11
rsrv2	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv2 : 1;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon17
rsrv2	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv2 : 1;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon18
rsrv2	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv2 : 1;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon19
rsrv2	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv2 : 1;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon20
rsrv2	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv2 : 1;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon21
rsrv2	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv2 : 1;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon22
rsrv2	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv2 : 1;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon23
rsrv2	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	rsrv2 : 1;	\/* reserved bits (set to 0) *\/$/;"	m	struct:rfd
rsrv2	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	rsrv2 : 2;		\/* Reserved *\/$/;"	m	struct:__anon14::__anon15
rsrv3	xscale/iq80310/v3_0/src/diag/ether_test.h	/^			UINT32	rsrv3 : 6;$/;"	m	struct:selfTest::__anon10::__anon11
rsrv3	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv3 : 10;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon17
rsrv3	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv3 : 10;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon18
rsrv3	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv3 : 10;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon19
rsrv3	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv3 : 10;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon20
rsrv3	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv3 : 10;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon22
rsrv3	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv3 : 1;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon23
rsrv3	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv3 : 9;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon21
rsrv3	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	rsrv3 : 1;		\/* Reserved *\/$/;"	m	struct:__anon14::__anon15
rsrv3	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	rsrv3 : 1;	\/* reserved bits (set to 0) *\/$/;"	m	struct:rfd
rsrv4	xscale/iq80310/v3_0/src/diag/ether_test.h	/^			UINT32	rsrv4 : 19;$/;"	m	struct:selfTest::__anon10::__anon11
rsrv4	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT16	rsrv4;		\/* padding *\/$/;"	m	struct:cmdBlock::__anon18
rsrv4	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv4 : 10;	\/* reserved bits (set to 0) *\/$/;"	m	struct:cmdBlock::__anon23
rsrv4	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	rsrv4 : 1;	\/* reserved (set to 0) *\/$/;"	m	struct:cmdBlock::__anon21
rsrv4	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	rsrv4 : 1;		\/* Reserved *\/$/;"	m	struct:__anon14::__anon15
rsrv4	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	rsrv4 : 1;	\/* reserved bits (set to 0) *\/$/;"	m	struct:rfd
rsrv5	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	rsrv5 : 3;	\/* reserved bits (set to 0) *\/$/;"	m	struct:rfd
rsrv5	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	rsrv5 : 6;		\/* Reserved *\/$/;"	m	struct:__anon14::__anon15
rsrv6	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	rsrv6 : 9;	\/* reserved bits (set to 0) *\/$/;"	m	struct:rfd
rsrv7	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	rsrv7 : 2;	\/* reserved bits (set to 0) *\/$/;"	m	struct:rfd
rsvd_pos	arch/v3_0/src/redboot_linux_exec.c	/^    u8	rsvd_pos;$/;"	m	struct:tag_videolfb	file:
rsvd_size	arch/v3_0/src/redboot_linux_exec.c	/^    u8	rsvd_size;$/;"	m	struct:tag_videolfb	file:
ruc	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	ruc : 3;		\/* Receive unit command *\/$/;"	m	struct:__anon14::__anon15
run_errors	edb7xxx/v3_0/tests/dram_test.c	/^int run_errors;$/;"	v
rus	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	rus : 4;		\/* Receive unit status *\/$/;"	m	struct:__anon14::__anon15
rw_base	aeb/v3_0/src/gdb_module.c	/^    cyg_uint32    rw_base;$/;"	m	struct:ModuleHeader	file:
rw_base	e7t/v3_0/src/redboot_module.c	/^    cyg_uint32    rw_base;$/;"	m	struct:ModuleHeader	file:
rxColl	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	rxColl : 1;	\/* 1 = collision on reception *\/$/;"	m	struct:rfd
rxData	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT8	rxData[ETHERMTU];	\/* optional data (simplified mode) *\/$/;"	m	struct:rfd
rxErr	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	rxErr : 1;	\/* RX_ER pin asserted during frame reception *\/$/;"	m	struct:rfd
rxSem	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static volatile UINT32 rxSem;	\/* Used to block test until rx sinterrupt *\/$/;"	v	file:
rxstat	ebsa285/v3_0/src/hal_diag.c	/^  volatile cyg_uint32 rxstat;$/;"	m	struct:ebsa_serial	file:
s	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	s : 1;		\/* 1 = suspend CU upon completion *\/$/;"	m	struct:cmdBlock::__anon17
s	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	s : 1;		\/* 1 = suspend CU upon completion *\/$/;"	m	struct:cmdBlock::__anon18
s	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	s : 1;		\/* 1 = suspend CU upon completion *\/$/;"	m	struct:cmdBlock::__anon19
s	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	s : 1;		\/* 1 = suspend CU upon completion *\/$/;"	m	struct:cmdBlock::__anon20
s	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	s : 1;		\/* 1 = suspend CU upon completion *\/$/;"	m	struct:cmdBlock::__anon21
s	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	s : 1;		\/* 1 = suspend CU upon completion *\/$/;"	m	struct:cmdBlock::__anon22
s	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	s : 1;		\/* 1 = suspend CU upon completion *\/$/;"	m	struct:cmdBlock::__anon23
s	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	s : 1;		\/* 1 = suspend CU upon completion *\/$/;"	m	struct:rfd
sa1100mm_program_new_stack	sa11x0/sa1100mm/v3_0/src/sa1100mm_misc.c	/^void sa1100mm_program_new_stack(void *func)$/;"	f
sa11x0_serial	sa11x0/ipaq/v3_0/src/atmel_support.c	/^struct sa11x0_serial {$/;"	s	file:
sa11x0_serial	sa11x0/var/v3_0/src/hal_diag.c	/^struct sa11x0_serial {$/;"	s	file:
safl_close	ebsa285/v3_0/support/linux/safl_util/safl.c	/^safl_close( struct inode *inode, struct file *file )$/;"	f	file:
safl_debug	ebsa285/v3_0/support/linux/safl_util/safl.c	/^static int safl_debug = 0;$/;"	v	file:
safl_dev	ebsa285/v3_0/support/linux/safl_util/safl.c	/^static struct miscdevice safl_dev = {$/;"	v	typeref:struct:miscdevice	file:
safl_devid	ebsa285/v3_0/support/linux/safl_util/safl.c	/^static int safl_devid;$/;"	v	file:
safl_fops	ebsa285/v3_0/support/linux/safl_util/safl.c	/^static struct file_operations safl_fops = {$/;"	v	typeref:struct:file_operations	file:
safl_mmap	ebsa285/v3_0/support/linux/safl_util/safl.c	/^safl_mmap(struct file * file, struct vm_area_struct * vma)$/;"	f	file:
safl_open	ebsa285/v3_0/support/linux/safl_util/safl.c	/^safl_open( struct inode *inode, struct file *file )$/;"	f	file:
safl_open_cnt	ebsa285/v3_0/support/linux/safl_util/safl.c	/^static int safl_open_cnt = 0;	\/* #times opened *\/$/;"	v	file:
safl_pci_bus	ebsa285/v3_0/support/linux/safl_util/safl.c	/^static u8 safl_pci_bus, safl_pci_devfn;$/;"	v	file:
safl_pci_devfn	ebsa285/v3_0/support/linux/safl_util/safl.c	/^static u8 safl_pci_bus, safl_pci_devfn;$/;"	v	file:
safl_pdev	ebsa285/v3_0/support/linux/safl_util/safl.c	/^static struct pci_dev *safl_pdev;$/;"	v	typeref:struct:pci_dev	file:
savedInstr	arch/v3_0/src/arm_stub.c	/^    } savedInstr;$/;"	m	struct:__anon5	typeref:union:__anon5::__anon6	file:
sbus_nr	xscale/iop310/v3_0/src/iop310_pci.c	/^static cyg_uint8 sbus_nr;$/;"	v	file:
sbz	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int sbz : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
sbz	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int sbz : 30;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_FAULT	file:
sbz	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int sbz : 30;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_RESERVED	file:
sbz	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int sbz : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
sbz	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int sbz : 30;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_FAULT	file:
sbz	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int sbz : 30;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_RESERVED	file:
sbz	arm9/innovator/v3_0/src/innovator_misc.c	/^    int sbz : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
sbz	arm9/innovator/v3_0/src/innovator_misc.c	/^    int sbz : 30;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_FAULT	file:
sbz	arm9/innovator/v3_0/src/innovator_misc.c	/^    int sbz : 30;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_RESERVED	file:
sbz	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int sbz : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE	file:
sbz	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int sbz : 30;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_FAULT	file:
sbz	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int sbz : 30;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_RESERVED	file:
sbz	ebsa285/v3_0/include/hal_ebsa285.h	/^    int sbz : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE
sbz	ebsa285/v3_0/include/hal_ebsa285.h	/^    int sbz : 30;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_FAULT
sbz	ebsa285/v3_0/include/hal_ebsa285.h	/^    int sbz : 30;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_RESERVED
sbz	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int sbz : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_PAGE_TABLE
sbz	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int sbz : 30;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_FAULT
sbz	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int sbz : 30;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_RESERVED
sbz0	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int sbz0 : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
sbz0	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int sbz0 : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
sbz0	arm9/innovator/v3_0/src/innovator_misc.c	/^    int sbz0 : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
sbz0	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int sbz0 : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
sbz0	ebsa285/v3_0/include/hal_ebsa285.h	/^    int sbz0 : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
sbz0	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int sbz0 : 1;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
sbz1	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    int sbz1 : 8;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
sbz1	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    int sbz1 : 8;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
sbz1	arm9/innovator/v3_0/src/innovator_misc.c	/^    int sbz1 : 8;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
sbz1	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    int sbz1 : 8;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION	file:
sbz1	ebsa285/v3_0/include/hal_ebsa285.h	/^    int sbz1 : 8;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
sbz1	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned int sbz1 : 8;$/;"	m	struct:ARM_MMU_FIRST_LEVEL_SECTION
scan_all_HAL_PCI_CONFIG_ADDRESS	sa11x0/nano/v3_0/include/nano.h	186;"	d
scancode	arm9/aaed2000/v3_0/src/kbd_drvr.c	/^static const int scancode[AAED2000_KBD_ROWS][AAED2000_KBD_COLS] =$/;"	v	file:
scb_general_ptr	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32		scb_general_ptr;	\/* SCB General Pointer *\/$/;"	m	struct:SCBtype
sconfig_read	ebsa285/v3_0/support/linux/safl_util/safl.c	/^sconfig_read(int addr)$/;"	f	file:
sconfig_write	ebsa285/v3_0/support/linux/safl_util/safl.c	/^sconfig_write(int addr, int val)$/;"	f	file:
screen	arm9/aaed2000/v3_0/src/lcd_support.c	/^static char screen[SCREEN_HEIGHT][SCREEN_WIDTH];$/;"	v	file:
screen	edb7xxx/v3_0/src/lcd_support.c	/^static char screen[SCREEN_HEIGHT][SCREEN_WIDTH];$/;"	v	file:
screen	sa11x0/assabet/v3_0/src/lcd_support.c	/^static char screen[SCREEN_HEIGHT][SCREEN_WIDTH];$/;"	v	file:
screen	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^static char screen[SCREEN_HEIGHT][SCREEN_WIDTH];$/;"	v	file:
screen	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static char screen[SCREEN_HEIGHT][SCREEN_WIDTH];$/;"	v	file:
screen	xscale/picasso/v3_0/src/vga_support.c	/^static char screen[SCREEN_HEIGHT][SCREEN_WIDTH];$/;"	v	file:
screen	xscale/uE250/v3_0/src/vga_support.c	/^static char screen[SCREEN_HEIGHT][SCREEN_WIDTH];$/;"	v	file:
screen_end	arm9/aaed2000/v3_0/src/lcd_support.c	/^static int screen_end = LCD_HEIGHT\/FONT_HEIGHT;$/;"	v	file:
screen_end	xscale/picasso/v3_0/src/vga_support.c	/^static int screen_end = VGA_HEIGHT\/FONT_HEIGHT;$/;"	v	file:
screen_end	xscale/uE250/v3_0/src/vga_support.c	/^static int screen_end = VGA_HEIGHT\/FONT_HEIGHT;$/;"	v	file:
screen_height	arm9/aaed2000/v3_0/src/lcd_support.c	/^static int screen_height = SCREEN_HEIGHT;$/;"	v	file:
screen_height	edb7xxx/v3_0/src/lcd_support.c	/^static int screen_height = SCREEN_HEIGHT;$/;"	v	file:
screen_height	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static int screen_height = SCREEN_HEIGHT;$/;"	v	file:
screen_height	xscale/picasso/v3_0/src/vga_support.c	/^static int screen_height = SCREEN_HEIGHT;$/;"	v	file:
screen_height	xscale/uE250/v3_0/src/vga_support.c	/^static int screen_height = SCREEN_HEIGHT;$/;"	v	file:
screen_pan	arm9/aaed2000/v3_0/src/lcd_support.c	/^static int screen_pan = 0;$/;"	v	file:
screen_pan	edb7xxx/v3_0/src/lcd_support.c	/^static int screen_pan = 0;$/;"	v	file:
screen_pan	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static int screen_pan = 0;$/;"	v	file:
screen_pan	xscale/picasso/v3_0/src/vga_support.c	/^static int screen_pan = 0;$/;"	v	file:
screen_pan	xscale/uE250/v3_0/src/vga_support.c	/^static int screen_pan = 0;$/;"	v	file:
screen_start	arm9/aaed2000/v3_0/src/lcd_support.c	/^static int screen_start = 0;                       $/;"	v	file:
screen_start	edb7xxx/v3_0/src/lcd_support.c	/^static int screen_start = 0;$/;"	v	file:
screen_start	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static int screen_start = 0;$/;"	v	file:
screen_start	xscale/picasso/v3_0/src/vga_support.c	/^static int screen_start = 0;                       $/;"	v	file:
screen_start	xscale/uE250/v3_0/src/vga_support.c	/^static int screen_start = 0;                       $/;"	v	file:
screen_width	arm9/aaed2000/v3_0/src/lcd_support.c	/^static int screen_width = SCREEN_WIDTH;$/;"	v	file:
screen_width	edb7xxx/v3_0/src/lcd_support.c	/^static int screen_width = SCREEN_WIDTH;$/;"	v	file:
screen_width	sa11x0/ipaq/v3_0/src/lcd_support.c	/^static int screen_width = SCREEN_WIDTH;$/;"	v	file:
screen_width	xscale/picasso/v3_0/src/vga_support.c	/^static int screen_width = SCREEN_WIDTH;$/;"	v	file:
screen_width	xscale/uE250/v3_0/src/vga_support.c	/^static int screen_width = SCREEN_WIDTH;$/;"	v	file:
secondary_busno	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   secondary_busno;$/;"	m	struct:__anon28
secondary_busno	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^UINT	secondary_busno = SECONDARY_BUS_NUM;$/;"	v
secondary_latency_timer	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   secondary_latency_timer;$/;"	m	struct:__anon28
secondary_status	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  secondary_status;$/;"	m	struct:__anon28
section	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    struct ARM_MMU_FIRST_LEVEL_SECTION section;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_SECTION	file:
section	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    struct ARM_MMU_FIRST_LEVEL_SECTION section;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_SECTION	file:
section	arm9/innovator/v3_0/src/innovator_misc.c	/^    struct ARM_MMU_FIRST_LEVEL_SECTION section;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_SECTION	file:
section	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    struct ARM_MMU_FIRST_LEVEL_SECTION section;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_SECTION	file:
section	ebsa285/v3_0/include/hal_ebsa285.h	/^    struct ARM_MMU_FIRST_LEVEL_SECTION section;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_SECTION
section	sa11x0/var/v3_0/include/hal_mm.h	/^    struct ARM_MMU_FIRST_LEVEL_SECTION section;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	typeref:struct:ARM_MMU_FIRST_LEVEL_DESCRIPTOR::ARM_MMU_FIRST_LEVEL_SECTION
sector_size	edb7xxx/v3_0/misc/prog_flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
sector_size	integrator/v3_0/src/flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
sector_size	integrator/v3_0/src/prog_flash.c	/^int sector_size, max_no_of_sectors, word_mode;$/;"	v
sector_size	pid/v3_0/src/flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
sector_size	pid/v3_0/src/prog_flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
select_host_test_system	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^void select_host_test_system (void)$/;"	f
self	aeb/v3_0/src/gdb_module.c	/^    cyg_uint32    self;$/;"	m	struct:ModuleHeader	file:
self	e7t/v3_0/src/redboot_module.c	/^    cyg_uint32    self;$/;"	m	struct:ModuleHeader	file:
selfTest	xscale/iq80310/v3_0/src/diag/ether_test.h	/^			UINT32	selfTest : 1;$/;"	m	struct:selfTest::__anon10::__anon11
selfTest	xscale/iq80310/v3_0/src/diag/ether_test.h	/^struct selfTest {$/;"	s
send	gps4020/v3_0/support/download/download.py	/^def send(str):$/;"	f
send	gps4020/v3_0/support/download/download_bin.py	/^def send(str):$/;"	f
sendCommand	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static void sendCommand (UINT8 cuc, UINT8 ruc, UINT32 scb_general_ptr)$/;"	f	file:
ser_channel	cma230/v3_0/src/hal_diag.c	/^static channel_data_t ser_channel = { (cyg_uint8*)CYG_DEV_SERIAL_BASE, 0, 0};$/;"	v	file:
ser_channel	sa11x0/var/v3_0/src/hal_diag.c	/^static channel_data_t ser_channel = {$/;"	v	file:
ser_channels	sa11x0/var/v3_0/src/hal_diag.c	/^static channel_data_t ser_channels[] = {$/;"	v	file:
ser_channels	xscale/pxa2x0/v3_0/src/hal_diag.c	/^static channel_data_t ser_channels[] = {$/;"	v	file:
serial_channels	gps4020/v3_0/src/hal_diag.c	/^static channel_data_t serial_channels[] = {$/;"	v	file:
serial_getc	xscale/iq80310/v3_0/src/diag/cycduart.c	/^int serial_getc(void)$/;"	f
serial_init	xscale/iq80310/v3_0/src/diag/cycduart.c	/^void serial_init(void)$/;"	f
serial_loopback	xscale/iq80310/v3_0/src/diag/cycduart.c	/^void serial_loopback(int flag)$/;"	f
serial_putc	xscale/iq80310/v3_0/src/diag/cycduart.c	/^void serial_putc(int c)$/;"	f
serial_set	xscale/iq80310/v3_0/src/diag/cycduart.c	/^void serial_set(unsigned long baud)$/;"	f
serialnr	arch/v3_0/src/redboot_linux_exec.c	/^        struct tag_serialnr	serialnr;$/;"	m	union:tag::__anon4	typeref:struct:tag::__anon4::tag_serialnr	file:
service	aeb/v3_0/src/gdb_module.c	/^    cyg_uint32    service;$/;"	m	struct:ModuleHeader	file:
service	e7t/v3_0/src/redboot_module.c	/^    cyg_uint32    service;$/;"	m	struct:ModuleHeader	file:
setUpPacket	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static void setUpPacket (char *pBuf)\/* Where to put it *\/$/;"	f	file:
set_all_lock_bits	xscale/iq80310/v3_0/src/diag/flash.c	/^int set_all_lock_bits()$/;"	f
set_baud	xscale/iop310/v3_0/src/hal_diag.c	/^set_baud( channel_data_t *chan )$/;"	f	file:
set_baud	xscale/iq80321/v3_0/src/hal_diag.c	/^set_baud( channel_data_t *chan )$/;"	f	file:
set_baud	xscale/ixp425/v3_0/src/ixp425_diag.c	/^set_baud( channel_data_t *chan )$/;"	f	file:
set_bg	sa11x0/assabet/v3_0/src/lcd_support.c	/^set_bg(int red, int green, int blue)$/;"	f
set_bg	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^set_bg(int red, int green, int blue)$/;"	f
set_dbcon	xscale/cores/v3_0/src/xscale_stub.c	/^static inline void set_dbcon(unsigned x)$/;"	f	file:
set_dbr0	xscale/cores/v3_0/src/xscale_stub.c	/^static inline void set_dbr0(unsigned x)$/;"	f	file:
set_dbr1	xscale/cores/v3_0/src/xscale_stub.c	/^static inline void set_dbr1(unsigned x)$/;"	f	file:
set_dcsr	xscale/cores/v3_0/src/xscale_stub.c	/^static inline void set_dcsr(unsigned x)$/;"	f	file:
set_fg	sa11x0/assabet/v3_0/src/lcd_support.c	/^set_fg(int red, int green, int blue)$/;"	f
set_fg	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^set_fg(int red, int green, int blue)$/;"	f
set_ibcr0	xscale/cores/v3_0/src/xscale_stub.c	/^static inline void set_ibcr0(unsigned x)$/;"	f	file:
set_ibcr1	xscale/cores/v3_0/src/xscale_stub.c	/^static inline void set_ibcr1(unsigned x)$/;"	f	file:
set_pc	arch/v3_0/src/arm_stub.c	/^void set_pc (target_register_t pc)$/;"	f
set_pixel	arm9/aaed2000/v3_0/src/lcd_support.c	/^set_pixel(int row, int col, unsigned short val)$/;"	f	file:
set_pixel	edb7xxx/v3_0/src/lcd_support.c	/^set_pixel(int row, int col, unsigned short val)$/;"	f	file:
set_pixel	sa11x0/ipaq/v3_0/src/lcd_support.c	/^set_pixel(int row, int col, unsigned short val)$/;"	f	file:
set_pixel	xscale/picasso/v3_0/src/vga_support.c	/^set_pixel(int row, int col, unsigned char val)$/;"	f	file:
set_pixel	xscale/uE250/v3_0/src/vga_support.c	/^set_pixel(int row, int col, unsigned char val)$/;"	f	file:
set_scl_line	xscale/iq80310/v3_0/src/diag/i557_eep.c	/^static void set_scl_line (unsigned long pci_base, \/* PCI address *\/$/;"	f	file:
set_sda_line	xscale/iq80310/v3_0/src/diag/i557_eep.c	/^static void set_sda_line (unsigned long pci_base, \/* PCI address *\/$/;"	f	file:
seven_segment_display	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^void seven_segment_display (MENU_ARG arg)$/;"	f
seven_segment_display	xscale/iq80321/v3_0/src/diag/xscale_test.c	/^seven_segment_display (MENU_ARG arg)$/;"	f
sf	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	sf : 1;		\/* 1 = flexible mode *\/$/;"	m	struct:cmdBlock::__anon21
sf	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	sf : 1;		\/* 1 = Flexible mode *\/$/;"	m	struct:rfd
sgets	xscale/iq80310/v3_0/src/diag/io_utils.c	/^char* sgets(char *s)$/;"	f
show_xpm	arm9/aaed2000/v3_0/src/lcd_support.c	/^show_xpm(char *xpm[], int screen_pos)$/;"	f
show_xpm	edb7xxx/v3_0/src/lcd_support.c	/^show_xpm(char *xpm[], int screen_pos)$/;"	f
show_xpm	sa11x0/assabet/v3_0/src/lcd_support.c	/^show_xpm(char *xpm[])$/;"	f
show_xpm	sa11x0/cerfpda/v3_0/src/lcd_support.c	/^show_xpm(char *xpm[])$/;"	f
show_xpm	sa11x0/ipaq/v3_0/src/lcd_support.c	/^show_xpm(char *xpm[], int screen_pos)$/;"	f
show_xpm	xscale/picasso/v3_0/src/vga_support.c	/^show_xpm(char *xpm[], int screen_pos)$/;"	f	file:
show_xpm	xscale/uE250/v3_0/src/vga_support.c	/^show_xpm(char *xpm[], int screen_pos)$/;"	f	file:
si	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	si : 1;			\/* Software generated int. *\/$/;"	m	struct:__anon14::__anon15
sinta_handler	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int sinta_handler(void)$/;"	f
sintb_handler	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int sintb_handler(void)$/;"	f
sintc_handler	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int sintc_handler(void)$/;"	f
sintd_handler	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int sintd_handler(void)$/;"	f
size	arch/v3_0/src/redboot_linux_exec.c	/^    u32	size;$/;"	m	struct:tag_mem32	file:
size	arch/v3_0/src/redboot_linux_exec.c	/^    u32 size;    \/\/ Size of tag (hdr+data) in *longwords*$/;"	m	struct:tag_header	file:
size	arch/v3_0/src/redboot_linux_exec.c	/^    u32 size;$/;"	m	struct:tag_initrd	file:
size	arch/v3_0/src/redboot_linux_exec.c	/^    u32 size;$/;"	m	struct:tag_ramdisk	file:
size	integrator/v3_0/src/flash.c	/^    unsigned int size;		\/\/ Size of flash, in bytes$/;"	m	struct:flashType	file:
size	integrator/v3_0/src/prog_flash.c	/^    unsigned int size;		\/\/ Size of flash, in bytes$/;"	m	struct:flashType	file:
size	sa11x0/ipaq/v3_0/include/atmel_support.h	/^    int len, size;$/;"	m	struct:_atmel_pkt
size	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	size : 14;	\/* # bytes avail in this buffer (set by CPU) *\/$/;"	m	struct:rfd
slot_number	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  int	slot_number;  \/* Physical slot (1 - NUM_PCI_SLOTS) *\/$/;"	m	struct:__anon31
smdk_ser_channels	arm9/smdk2410/v3_0/src/hal_diag.c	/^static channel_data_t smdk_ser_channels[2] = {$/;"	v	file:
software_interrupt	arch/v3_0/src/vectors.S	/^software_interrupt:$/;"	l
software_interrupt	gps4020/v3_0/support/download/gps4020_start.S	/^software_interrupt:         \/\/ 0x28$/;"	l
somefunc	sa11x0/var/v3_0/tests/mmap_test.c	/^static void somefunc( void )$/;"	f	file:
sounddefault	arch/v3_0/src/redboot_linux_exec.c	/^    u8 sounddefault;$/;"	m	struct:tag_acorn	file:
sourceAddr	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT8	sourceAddr[6];	\/* source address *\/$/;"	m	struct:rfd
sources	gps4020/v3_0/include/gps4020.h	/^    unsigned long sources;    \/\/ Active interrupt sources$/;"	m	struct:_gps4020_intc
sp	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  sp;                               \/\/ (r13) Stack pointer$/;"	m	struct:__anon2
sp	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        ldr     sp,=__startup_stack$/;"	v
sp	arm9/innovator/v3_0/include/hal_platform_setup.h	/^        orr     sp,sp,#0x10000000$/;"	v
spci_tests	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^static void spci_tests (MENU_ARG arg)$/;"	f	file:
special_mem_test	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^static void special_mem_test (MENU_ARG arg)$/;"	f	file:
special_mem_test	xscale/iq80321/v3_0/src/diag/xscale_test.c	/^special_mem_test (MENU_ARG arg)$/;"	f	file:
spin	edb7xxx/v3_0/misc/prog_flash.c	/^spin(void)$/;"	f
spin	gps4020/v3_0/support/download/download.py	/^def spin():$/;"	f
spin	gps4020/v3_0/support/download/download_bin.py	/^def spin():$/;"	f
spurious_IRQ	arch/v3_0/src/vectors.S	/^spurious_IRQ:           $/;"	l
ss_saved_instr	arch/v3_0/src/arm_stub.c	/^static unsigned long  ss_saved_instr;$/;"	v	file:
ss_saved_pc	arch/v3_0/src/arm_stub.c	/^static unsigned long  ss_saved_pc = 0;$/;"	v	file:
ss_saved_thumb_instr	arch/v3_0/src/arm_stub.c	/^static unsigned short ss_saved_thumb_instr;$/;"	v	file:
st_thread_data	lpc24xx/ea2468/v3_0/tests/i2c_eeprom.c	/^typedef struct st_thread_data$/;"	s	file:
stack	arch/v3_0/src/arm_stub.c	/^    cyg_uint8  *stack;$/;"	m	struct:__anon7	file:
stack	edb7xxx/v3_0/misc/i2s_audio_test.c	/^static char stack[STACK_SIZE];$/;"	v	file:
stack	edb7xxx/v3_0/misc/kbd_test.c	/^static char stack[STACK_SIZE];$/;"	v	file:
stack	edb7xxx/v3_0/misc/lcd_test.c	/^static char stack[STACK_SIZE];$/;"	v	file:
stack	edb7xxx/v3_0/misc/panel_test.c	/^static char stack[STACK_SIZE];$/;"	v	file:
stack	edb7xxx/v3_0/misc/prog_flash.c	/^static char stack[STACK_SIZE];$/;"	v	file:
stack	edb7xxx/v3_0/tests/dram_test.c	/^static char stack[STACK_SIZE];$/;"	v	file:
stack	lpc24xx/ea2468/v3_0/tests/i2c_eeprom.c	/^    long         stack[CYGNUM_HAL_STACK_SIZE_TYPICAL];$/;"	m	struct:st_thread_data	file:
stack	sa11x0/assabet/v3_0/misc/lcd_test.c	/^static char stack[STACK_SIZE];$/;"	v	file:
stack	sa11x0/cerfpda/v3_0/misc/lcd_test.c	/^static char stack[STACK_SIZE];$/;"	v	file:
stack_size	arch/v3_0/src/arm_stub.c	/^    cyg_int32  stack_size;$/;"	m	struct:__anon7	file:
start	aeb/v3_0/src/gdb_module.c	/^    cyg_uint32    start;$/;"	m	struct:ModuleHeader	file:
start	arch/v3_0/src/redboot_linux_exec.c	/^    u32	start;$/;"	m	struct:tag_mem32	file:
start	arch/v3_0/src/redboot_linux_exec.c	/^    u32 start;$/;"	m	struct:tag_initrd	file:
start	arch/v3_0/src/redboot_linux_exec.c	/^    u32 start;$/;"	m	struct:tag_ramdisk	file:
start	arch/v3_0/src/vectors.S	/^start:  $/;"	l
start	e7t/v3_0/src/redboot_module.c	/^    cyg_uint32    start;$/;"	m	struct:ModuleHeader	file:
start	gps4020/v3_0/support/download/gps4020_start.S	/^start:$/;"	l
stat	edb7xxx/v3_0/src/hal_diag.c	/^    volatile cyg_uint32 stat;$/;"	m	struct:edb_serial	file:
stat_reg	edb7xxx/v3_0/src/edb7xxx_misc.c	/^    cyg_uint32 stat_reg, mask_reg;$/;"	m	struct:regmap	file:
statack_cna	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	statack_cna : 1;	\/* CU not active *\/$/;"	m	struct:__anon14::__anon15
statack_cx_tno	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	statack_cx_tno : 1;	\/* Cmd exec completed *\/$/;"	m	struct:__anon14::__anon15
statack_fr	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	statack_fr : 1;		\/* Frame reception done *\/$/;"	m	struct:__anon14::__anon15
statack_mdi	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	statack_mdi : 1;	\/* MDI read\/write complete *\/$/;"	m	struct:__anon14::__anon15
statack_rnr	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	statack_rnr : 1;	\/* RU not ready *\/$/;"	m	struct:__anon14::__anon15
statack_swi	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	statack_swi : 1;	\/* Software generated int. *\/$/;"	m	struct:__anon14::__anon15
staticmem	sa11x0/var/v3_0/tests/mmap_test.c	/^static int staticmem = 0;$/;"	v	file:
status	aim711/v3_0/include/plf_io.h	/^    cyg_int8    status;$/;"	m	struct:hal_ks32c_i2c_msg_s
status	gps4020/v3_0/include/gps4020.h	/^    unsigned char status;$/;"	m	struct:_gps4020_uart
status	gps4020/v3_0/include/gps4020.h	/^    unsigned long status;     \/\/ masked (active and enabled)$/;"	m	struct:_gps4020_intc
status	gps4020/v3_0/support/download/tty.c	/^    unsigned char status;$/;"	m	struct:uart	file:
status	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT16	status;$/;"	m	struct:__anon14::__anon16
status	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  status;$/;"	m	struct:__anon27
status	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  status;$/;"	m	struct:__anon28
stream	xscale/picasso/v3_0/src/xilinx-load.c	/^static z_stream stream;$/;"	v	file:
stream	xscale/uE250/v3_0/src/xilinx-load.c	/^static z_stream stream;$/;"	v	file:
stride	xscale/picasso/v3_0/include/vga_support.h	/^    short stride;         \/\/ Offset (in bytes) between elements$/;"	m	struct:vga_info
stride	xscale/uE250/v3_0/include/vga_support.h	/^    short stride;         \/\/ Offset (in bytes) between elements$/;"	m	struct:vga_info
sub_class	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   sub_class;$/;"	m	struct:__anon27
sub_class	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   sub_class;$/;"	m	struct:__anon28
sub_device_id	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  sub_device_id;$/;"	m	struct:__anon27
sub_device_id	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  sub_device_id;$/;"	m	struct:__anon28
sub_vendor_id	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  sub_vendor_id;$/;"	m	struct:__anon27
sub_vendor_id	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  sub_vendor_id;$/;"	m	struct:__anon28
subbus_nr	xscale/iop310/v3_0/src/iop310_pci.c	/^static cyg_uint8 subbus_nr;$/;"	v	file:
subordinate_busno	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned char   subordinate_busno;$/;"	m	struct:__anon28
svc_lr	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  svc_lr;                           \/\/ saved svc mode lr$/;"	m	struct:__anon2
svc_sp	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  svc_sp;                           \/\/ saved svc mode sp$/;"	m	struct:__anon2
swi_base	aeb/v3_0/src/gdb_module.c	/^    cyg_uint32    swi_base;$/;"	m	struct:ModuleHeader	file:
swi_base	e7t/v3_0/src/redboot_module.c	/^    cyg_uint32    swi_base;$/;"	m	struct:ModuleHeader	file:
swi_handler	aeb/v3_0/src/gdb_module.c	/^    cyg_uint32    swi_handler;$/;"	m	struct:ModuleHeader	file:
swi_handler	e7t/v3_0/src/redboot_module.c	/^    cyg_uint32    swi_handler;$/;"	m	struct:ModuleHeader	file:
sys_irq_handler	at91/var/v3_0/src/at91_misc.c	/^static int sys_irq_handler(void)$/;"	f	file:
sys_set_pci_irq	xscale/iq80310/v3_0/src/diag/pci_serv.c	/^STATUS sys_set_pci_irq (int int_pin, int irq_num, int bus_dev)$/;"	f
sz	xscale/grg/v3_0/include/hal_platform_setup.h	/^    XSCALE_MMU_SECTION \\addr>>20, \\addr>>20, \\sz>>20, 0, 0, 3, 0, 0$/;"	v
sz	xscale/grg/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP n, sz, c, b, x, p$/;"	v
sz	xscale/grg/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP_V n, va, sz, c, b, x, p$/;"	v
sz	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^    XSCALE_MMU_SECTION \\addr>>20, \\addr>>20, \\sz>>20, 0, 0, 3, 0, 0$/;"	v
sz	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP n, sz, c, b, x, p$/;"	v
sz	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP_V n, va, sz, c, b, x, p$/;"	v
tFlash	integrator/v3_0/src/flash.c	/^} tFlash;$/;"	t	typeref:struct:flashType	file:
tFlash	integrator/v3_0/src/prog_flash.c	/^} tFlash;$/;"	t	typeref:struct:flashType	file:
tInterruptController	snds/v3_0/src/ks32c5000.h	/^} tInterruptController;$/;"	t	typeref:struct:__anon52
tTimers	snds/v3_0/src/ks32c5000.h	/^}tTimers;$/;"	t	typeref:struct:__anon53
tUart	snds/v3_0/src/ks32c5000.h	/^}tUart;$/;"	t	typeref:struct:__anon54
tag	arch/v3_0/src/redboot_linux_exec.c	/^    u32 tag;$/;"	m	struct:tag_header	file:
tag	arch/v3_0/src/redboot_linux_exec.c	/^struct tag {$/;"	s	file:
tag_acorn	arch/v3_0/src/redboot_linux_exec.c	/^struct tag_acorn {$/;"	s	file:
tag_cmdline	arch/v3_0/src/redboot_linux_exec.c	/^struct tag_cmdline {$/;"	s	file:
tag_core	arch/v3_0/src/redboot_linux_exec.c	/^struct tag_core {$/;"	s	file:
tag_header	arch/v3_0/src/redboot_linux_exec.c	/^struct tag_header {$/;"	s	file:
tag_initrd	arch/v3_0/src/redboot_linux_exec.c	/^struct tag_initrd {$/;"	s	file:
tag_mem32	arch/v3_0/src/redboot_linux_exec.c	/^struct tag_mem32 {$/;"	s	file:
tag_memclk	arch/v3_0/src/redboot_linux_exec.c	/^struct tag_memclk {$/;"	s	file:
tag_ramdisk	arch/v3_0/src/redboot_linux_exec.c	/^struct tag_ramdisk {$/;"	s	file:
tag_revision	arch/v3_0/src/redboot_linux_exec.c	/^struct tag_revision {$/;"	s	file:
tag_serialnr	arch/v3_0/src/redboot_linux_exec.c	/^struct tag_serialnr {$/;"	s	file:
tag_videolfb	arch/v3_0/src/redboot_linux_exec.c	/^struct tag_videolfb {$/;"	s	file:
tag_videotext	arch/v3_0/src/redboot_linux_exec.c	/^struct tag_videotext {$/;"	s	file:
targetAddr	arch/v3_0/src/arm_stub.c	/^    cyg_uint32 targetAddr;$/;"	m	struct:__anon5	file:
target_ins	arch/v3_0/src/arm_stub.c	/^target_ins(unsigned long *pc, unsigned long ins)$/;"	f	file:
target_register_t	arch/v3_0/include/arm_stub.h	/^typedef unsigned long target_register_t;$/;"	t
target_thumb_ins	arch/v3_0/src/arm_stub.c	/^target_thumb_ins(unsigned long pc, unsigned short ins)$/;"	f	file:
tbdAddr	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT8	*tbdAddr;	\/* tx buf addr; all 1s for simp mode *\/$/;"	m	struct:cmdBlock::__anon21
tbd_number	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT8	tbd_number;	\/* # of tx. buffers in TBD array *\/$/;"	m	struct:cmdBlock::__anon21
tc	gps4020/v3_0/include/gps4020.h	/^    } tc[2];$/;"	m	struct:_gps4020_timer	typeref:struct:_gps4020_timer::__anon45
tcbCount	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	tcbCount : 14;	\/* # bytes to be tx from cmd block *\/$/;"	m	struct:cmdBlock::__anon21
tcnt0	snds/v3_0/src/ks32c5000.h	/^  reg tcnt0;     \/\/ Timer 0 Count$/;"	m	struct:__anon53
tcnt1	snds/v3_0/src/ks32c5000.h	/^  reg tcnt1;     \/\/ Timer 1 Count$/;"	m	struct:__anon53
tdata0	snds/v3_0/src/ks32c5000.h	/^  reg tdata0;    \/\/ Timer 0 Data$/;"	m	struct:__anon53
tdata1	snds/v3_0/src/ks32c5000.h	/^  reg tdata1;    \/\/ Timer 1 Data$/;"	m	struct:__anon53
testMenu	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^static MENU_ITEM testMenu[] = {$/;"	v	file:
testMenu	xscale/iq80321/v3_0/src/diag/xscale_test.c	/^static MENU_ITEM testMenu[] =$/;"	v	file:
thread_data	edb7xxx/v3_0/misc/i2s_audio_test.c	/^static cyg_thread thread_data;$/;"	v	file:
thread_data	edb7xxx/v3_0/misc/kbd_test.c	/^static cyg_thread thread_data;$/;"	v	file:
thread_data	edb7xxx/v3_0/misc/lcd_test.c	/^static cyg_thread thread_data;$/;"	v	file:
thread_data	edb7xxx/v3_0/misc/panel_test.c	/^static cyg_thread thread_data;$/;"	v	file:
thread_data	edb7xxx/v3_0/misc/prog_flash.c	/^static cyg_thread thread_data;$/;"	v	file:
thread_data	edb7xxx/v3_0/tests/dram_test.c	/^static cyg_thread thread_data;$/;"	v	file:
thread_data	sa11x0/assabet/v3_0/misc/lcd_test.c	/^static cyg_thread thread_data;$/;"	v	file:
thread_data	sa11x0/cerfpda/v3_0/misc/lcd_test.c	/^static cyg_thread thread_data;$/;"	v	file:
thread_data_t	lpc24xx/ea2468/v3_0/tests/i2c_eeprom.c	/^} thread_data_t;$/;"	t	typeref:struct:st_thread_data	file:
thread_handle	edb7xxx/v3_0/misc/i2s_audio_test.c	/^static cyg_handle_t thread_handle;$/;"	v	file:
thread_handle	edb7xxx/v3_0/misc/kbd_test.c	/^static cyg_handle_t thread_handle;$/;"	v	file:
thread_handle	edb7xxx/v3_0/misc/lcd_test.c	/^static cyg_handle_t thread_handle;$/;"	v	file:
thread_handle	edb7xxx/v3_0/misc/panel_test.c	/^static cyg_handle_t thread_handle;$/;"	v	file:
thread_handle	edb7xxx/v3_0/misc/prog_flash.c	/^static cyg_handle_t thread_handle;$/;"	v	file:
thread_handle	edb7xxx/v3_0/tests/dram_test.c	/^static cyg_handle_t thread_handle;$/;"	v	file:
thread_handle	sa11x0/assabet/v3_0/misc/lcd_test.c	/^static cyg_handle_t thread_handle;$/;"	v	file:
thread_handle	sa11x0/cerfpda/v3_0/misc/lcd_test.c	/^static cyg_handle_t thread_handle;$/;"	v	file:
thumb_instr	arch/v3_0/src/arm_stub.c	/^        cyg_uint16 thumb_instr;$/;"	m	union:__anon5::__anon6	file:
timer1_count	aeb/v3_0/src/aeb_misc.c	/^static cyg_uint32    timer1_count;$/;"	v	file:
timer1_interrupt	aeb/v3_0/src/aeb_misc.c	/^static cyg_interrupt timer1_interrupt;$/;"	v	file:
timer1_interrupt_handle	aeb/v3_0/src/aeb_misc.c	/^static cyg_handle_t  timer1_interrupt_handle;$/;"	v	file:
timer_test	xscale/iq80310/v3_0/src/diag/external_timer.c	/^void timer_test (MENU_ARG arg)$/;"	f
timer_test	xscale/iq80321/v3_0/src/diag/timer.c	/^timer_test(MENU_ARG arg)$/;"	f
timer_ticks	xscale/iq80310/v3_0/src/diag/external_timer.c	/^volatile int timer_ticks;$/;"	v
title	aeb/v3_0/src/gdb_module.c	/^    cyg_uint32    title;$/;"	m	struct:ModuleHeader	file:
title	e7t/v3_0/src/redboot_module.c	/^    cyg_uint32    title;$/;"	m	struct:ModuleHeader	file:
tmod	snds/v3_0/src/ks32c5000.h	/^  reg tmod;      \/\/ Timer mode$/;"	m	struct:__anon53
total	xscale/picasso/v3_0/src/xilinx-load.c	/^    int   total;$/;"	m	struct:_zchar_info	file:
total	xscale/uE250/v3_0/src/xilinx-load.c	/^    int   total;$/;"	m	struct:_zchar_info	file:
total_errors	edb7xxx/v3_0/tests/dram_test.c	/^int total_errors;$/;"	v
totry	at91/jtst/v3_0/support/jtstflash.c	/^unsigned totry[]={$/;"	v
trace	gps4020/v3_0/support/download/download.py	/^trace = open("\/tmp\/download.trace", "w")$/;"	v
transmit	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	} transmit;$/;"	m	union:cmdBlock	typeref:struct:cmdBlock::__anon21
trigger	gps4020/v3_0/include/gps4020.h	/^    unsigned long trigger;    \/\/ 0=>level, 1=>edge$/;"	m	struct:_gps4020_intc
true	gps4020/v3_0/support/download/gps4020_download.c	24;"	d	file:
ts_event	sa11x0/ipaq/v3_0/include/atmel_support.h	/^struct ts_event {$/;"	s
ts_event_get	sa11x0/ipaq/v3_0/src/atmel_support.c	/^static int ts_event_get, ts_event_put;$/;"	v	file:
ts_event_handler	sa11x0/ipaq/v3_0/src/atmel_support.c	/^ts_event_handler(atmel_pkt *pkt)$/;"	f	file:
ts_event_list	sa11x0/ipaq/v3_0/src/atmel_support.c	/^static struct ts_event ts_event_list[MAX_TS_EVENTS];$/;"	v	typeref:struct:ts_event	file:
ts_event_put	sa11x0/ipaq/v3_0/src/atmel_support.c	/^static int ts_event_get, ts_event_put;$/;"	v	file:
ts_get_event	sa11x0/ipaq/v3_0/src/atmel_support.c	/^ts_get_event(struct ts_event *tse)$/;"	f
tty_getc	gps4020/v3_0/support/download/tty.c	/^tty_getc(int chan)$/;"	f
tty_getline	gps4020/v3_0/support/download/tty.c	/^tty_getline(int chan, char *buf)$/;"	f
tty_init	gps4020/v3_0/support/download/tty.c	/^tty_init(void)$/;"	f
tty_putc	gps4020/v3_0/support/download/tty.c	/^tty_putc(int chan, char c)$/;"	f
tty_puthex	gps4020/v3_0/support/download/tty.c	/^tty_puthex(int chan, unsigned long val, int length)$/;"	f
tty_puts	gps4020/v3_0/support/download/tty.c	/^tty_puts(int chan, char *s)$/;"	f
txData	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT8	txData[ETHERMTU];	\/* optional data to tx *\/$/;"	m	struct:cmdBlock::__anon21
txPacket	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static int txPacket (char *pBuf) \/* Dest addr, ethertype, buffer *\/$/;"	f	file:
tx_threshold	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT8	tx_threshold;	\/* # of bytes in FIFO before xmission *\/$/;"	m	struct:cmdBlock::__anon21
type	arm9/aaed2000/v3_0/include/lcd_support.h	/^    short type;$/;"	m	struct:lcd_info
type	edb7xxx/v3_0/include/lcd_support.h	/^    short type;$/;"	m	struct:lcd_info
type	gps4020/v3_0/include/gps4020.h	/^    unsigned long type;       \/\/ 0=>IRQ, 1=>FIQ$/;"	m	struct:_gps4020_intc
type	integrator/v3_0/src/flash.c	/^    unsigned int type;		\/\/ Atmel \/ Intel (CFI) \/ Unknown$/;"	m	struct:flashType	file:
type	integrator/v3_0/src/prog_flash.c	/^    unsigned int type;		\/\/ Atmel \/ Intel (CFI) \/ Unknown$/;"	m	struct:flashType	file:
type	sa11x0/ipaq/v3_0/include/lcd_support.h	/^    short type;$/;"	m	struct:lcd_info
type	xscale/picasso/v3_0/include/vga_support.h	/^    short type;$/;"	m	struct:vga_info
type	xscale/uE250/v3_0/include/vga_support.h	/^    short type;$/;"	m	struct:vga_info
typeFrame	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	UINT32	typeFrame : 1;	\/* Type field of pkt. indicates a TYPE frame *\/$/;"	m	struct:rfd
u	arch/v3_0/src/redboot_linux_exec.c	/^    } u;$/;"	m	struct:tag	typeref:union:tag::__anon4	file:
u	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	u : 1;		\/* 1 = underrun was encountered *\/$/;"	m	struct:cmdBlock::__anon21
u	xscale/iq80310/v3_0/src/diag/ether_test.h	/^	} u;$/;"	m	struct:selfTest	typeref:union:selfTest::__anon10
u16	arch/v3_0/src/redboot_linux_exec.c	/^typedef unsigned short u16;$/;"	t	file:
u32	arch/v3_0/src/redboot_linux_exec.c	/^typedef unsigned long  u32;$/;"	t	file:
u8	arch/v3_0/src/redboot_linux_exec.c	/^typedef unsigned char  u8;$/;"	t	file:
uE250_pci_bitstream	xscale/uE250/v3_0/src/uE250_pci.c	/^static unsigned char uE250_pci_bitstream[] = {$/;"	v	file:
uE250_plx_bitstream	xscale/uE250/v3_0/src/uE250_plx.c	/^static unsigned char uE250_plx_bitstream[] = {$/;"	v	file:
uart	gps4020/v3_0/support/download/tty.c	/^struct uart {$/;"	s	file:
uart_int	xscale/iq80310/v3_0/src/diag/cycduart.c	/^static volatile int uart_int;$/;"	v	file:
uart_isr	xscale/iq80310/v3_0/src/diag/cycduart.c	/^static void uart_isr (int unused)$/;"	f	file:
uart_test	xscale/iq80310/v3_0/src/diag/cycduart.c	/^void uart_test (MENU_ARG arg)$/;"	f
uart_unit	xscale/iq80310/v3_0/src/diag/cycduart.c	/^static unsigned int uart_unit = DFLTPORT;$/;"	v	file:
uarts	gps4020/v3_0/support/download/tty.c	/^volatile struct uart *uarts[] = {$/;"	v	typeref:struct:uart
ucon	snds/v3_0/src/ks32c5000.h	/^  reg ucon;    \/\/ UART Control$/;"	m	struct:__anon54
ulcon	snds/v3_0/src/ks32c5000.h	/^  reg ulcon;   \/\/ UART Line Control$/;"	m	struct:__anon54
uncachedcount	sa11x0/var/v3_0/tests/mmap_test.c	/^static int vpcount = 0, uncachedcount = 0, loopcount = 0;$/;"	v	file:
undefined_instruction	arch/v3_0/src/vectors.S	/^undefined_instruction:$/;"	l
undefined_instruction	gps4020/v3_0/support/download/gps4020_start.S	/^undefined_instruction:      \/\/ 0x24$/;"	l
uninit_external_timer	xscale/iq80310/v3_0/src/diag/external_timer.c	/^void uninit_external_timer(void)$/;"	f
unit_busno	xscale/iq80310/v3_0/src/diag/ether_test.c	/^int unit_devno, unit_busno, unit_funcno;$/;"	v
unit_devno	xscale/iq80310/v3_0/src/diag/ether_test.c	/^int unit_devno, unit_busno, unit_funcno;$/;"	v
unit_funcno	xscale/iq80310/v3_0/src/diag/ether_test.c	/^int unit_devno, unit_busno, unit_funcno;$/;"	v
unit_intpin	xscale/iq80310/v3_0/src/diag/ether_test.c	/^UINT8 unit_intpin;$/;"	v
unmask_557_ints	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static void unmask_557_ints (void)$/;"	f	file:
up	sa11x0/ipaq/v3_0/include/atmel_support.h	/^    bool   up;$/;"	m	struct:ts_event
urxbuf	snds/v3_0/src/ks32c5000.h	/^  reg urxbuf;  \/\/ UART Rx Buffer$/;"	m	struct:__anon54
uspin	edb7xxx/v3_0/support/io.c	/^uspin(int len)$/;"	f	file:
usr_aa_arg	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int usr_aa_arg = 0;$/;"	v
usr_aa_isr	xscale/iq80310/v3_0/src/diag/interrupts.c	/^void (*usr_aa_isr)(int) = NULL;$/;"	v
usr_dma0_arg	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int usr_dma0_arg = 0;$/;"	v
usr_dma0_isr	xscale/iq80310/v3_0/src/diag/interrupts.c	/^void (*usr_dma0_isr)(int) = NULL;$/;"	v
usr_dma1_arg	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int usr_dma1_arg = 0;$/;"	v
usr_dma1_isr	xscale/iq80310/v3_0/src/diag/interrupts.c	/^void (*usr_dma1_isr)(int) = NULL;$/;"	v
usr_dma2_arg	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int usr_dma2_arg = 0;$/;"	v
usr_dma2_isr	xscale/iq80310/v3_0/src/diag/interrupts.c	/^void (*usr_dma2_isr)(int) = NULL;$/;"	v
usr_enet_arg	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int usr_enet_arg = 0;$/;"	v
usr_enet_isr	xscale/iq80310/v3_0/src/diag/interrupts.c	/^void (*usr_enet_isr)(int) = NULL;$/;"	v
usr_i2c_arg	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int usr_i2c_arg = 0;$/;"	v
usr_i2c_isr	xscale/iq80310/v3_0/src/diag/interrupts.c	/^void (*usr_i2c_isr)(int) = NULL;$/;"	v
usr_mu_arg	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int usr_mu_arg = 0;$/;"	v
usr_mu_isr	xscale/iq80310/v3_0/src/diag/interrupts.c	/^void (*usr_mu_isr)(int) = NULL;$/;"	v
usr_patu_arg	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int usr_patu_arg = 0;$/;"	v
usr_patu_isr	xscale/iq80310/v3_0/src/diag/interrupts.c	/^void (*usr_patu_isr)(int) = NULL;$/;"	v
usr_pm_arg	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int usr_pm_arg = 0;$/;"	v
usr_pm_isr	xscale/iq80310/v3_0/src/diag/interrupts.c	/^void (*usr_pm_isr)(int) = NULL;$/;"	v
usr_timer_arg	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int usr_timer_arg = 0;$/;"	v
usr_timer_isr	xscale/iq80310/v3_0/src/diag/interrupts.c	/^void (*usr_timer_isr)(int) = NULL;$/;"	v
usr_uart1_arg	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int usr_uart1_arg = 0;$/;"	v
usr_uart1_isr	xscale/iq80310/v3_0/src/diag/interrupts.c	/^void (*usr_uart1_isr)(int) = NULL;$/;"	v
usr_uart2_arg	xscale/iq80310/v3_0/src/diag/interrupts.c	/^int usr_uart2_arg = 0;$/;"	v
usr_uart2_isr	xscale/iq80310/v3_0/src/diag/interrupts.c	/^void (*usr_uart2_isr)(int) = NULL;$/;"	v
ustat	snds/v3_0/src/ks32c5000.h	/^  reg ustat;   \/\/ UART Status$/;"	m	struct:__anon54
utcr0	sa11x0/ipaq/v3_0/src/atmel_support.c	/^  volatile cyg_uint32 utcr0;$/;"	m	struct:sa11x0_serial	file:
utcr0	sa11x0/var/v3_0/src/hal_diag.c	/^  volatile cyg_uint32 utcr0;$/;"	m	struct:sa11x0_serial	file:
utcr1	sa11x0/ipaq/v3_0/src/atmel_support.c	/^  volatile cyg_uint32 utcr1;$/;"	m	struct:sa11x0_serial	file:
utcr1	sa11x0/var/v3_0/src/hal_diag.c	/^  volatile cyg_uint32 utcr1;$/;"	m	struct:sa11x0_serial	file:
utcr2	sa11x0/ipaq/v3_0/src/atmel_support.c	/^  volatile cyg_uint32 utcr2;$/;"	m	struct:sa11x0_serial	file:
utcr2	sa11x0/var/v3_0/src/hal_diag.c	/^  volatile cyg_uint32 utcr2;$/;"	m	struct:sa11x0_serial	file:
utcr3	sa11x0/ipaq/v3_0/src/atmel_support.c	/^  volatile cyg_uint32 utcr3;$/;"	m	struct:sa11x0_serial	file:
utcr3	sa11x0/var/v3_0/src/hal_diag.c	/^  volatile cyg_uint32 utcr3;$/;"	m	struct:sa11x0_serial	file:
utdr	sa11x0/ipaq/v3_0/src/atmel_support.c	/^  volatile cyg_uint32 utdr;$/;"	m	struct:sa11x0_serial	file:
utdr	sa11x0/var/v3_0/src/hal_diag.c	/^  volatile cyg_uint32 utdr;$/;"	m	struct:sa11x0_serial	file:
utsr0	sa11x0/ipaq/v3_0/src/atmel_support.c	/^  volatile cyg_uint32 utsr0;$/;"	m	struct:sa11x0_serial	file:
utsr0	sa11x0/var/v3_0/src/hal_diag.c	/^  volatile cyg_uint32 utsr0;$/;"	m	struct:sa11x0_serial	file:
utsr1	sa11x0/ipaq/v3_0/src/atmel_support.c	/^  volatile cyg_uint32 utsr1;$/;"	m	struct:sa11x0_serial	file:
utsr1	sa11x0/var/v3_0/src/hal_diag.c	/^  volatile cyg_uint32 utsr1;$/;"	m	struct:sa11x0_serial	file:
utxbuf	snds/v3_0/src/ks32c5000.h	/^  reg utxbuf;  \/\/ UART Tx Buffer$/;"	m	struct:__anon54
v5T_semantics	arch/v3_0/src/arm_stub.c	/^v5T_semantics(void)$/;"	f	file:
va	xscale/grg/v3_0/include/hal_platform_setup.h	/^    XSCALE_MMU_SECTION SDRAM_PHYS_BASE>>20, \\va>>20, SDRAM_SIZE>>20, \\c, \\b, 3, \\x, \\p$/;"	v
va	xscale/grg/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP_V n, va, sz, c, b, x, p$/;"	v
va	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^    XSCALE_MMU_SECTION SDRAM_PHYS_BASE>>20, \\va>>20, SDRAM_SIZE>>20, \\c, \\b, 3, \\x, \\p$/;"	v
va	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP_V n, va, sz, c, b, x, p$/;"	v
value	xscale/uE250/v3_0/src/uE250_plx.c	/^    cyg_uint32 address, value;$/;"	m	struct:plx_init	file:
vector	arch/v3_0/include/hal_arch.h	/^    cyg_uint32  vector;                           \/\/ Vector number$/;"	m	struct:__anon2
vectors	arch/v3_0/src/vectors.S	/^vectors:$/;"	l
vectors	gps4020/v3_0/support/download/gps4020_start.S	/^vectors:$/;"	l
vendor_id	xscale/iop310/v3_0/include/hal_iop310.h	/^.macro IOP310_EARLY_PCI_SETUP reg0, reg1, reg_dram_size, vendor_id, device_id$/;"	v
vendor_id	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  vendor_id;$/;"	m	struct:__anon27
vendor_id	xscale/iq80310/v3_0/src/diag/pci_bios.h	/^  unsigned short  vendor_id;$/;"	m	struct:__anon28
version	ebsa285/v3_0/support/linux/safl_util/safl.c	/^static char *version =$/;"	v	file:
version_info	xscale/iq80310/v3_0/src/diag/xscale_test.c	/^void version_info (MENU_ARG arg)$/;"	f
vga	xscale/picasso/v3_0/src/vga_support.c	/^static struct vga_info vga;$/;"	v	typeref:struct:vga_info	file:
vga	xscale/uE250/v3_0/src/vga_support.c	/^static struct vga_info vga;$/;"	v	typeref:struct:vga_info	file:
vga_bitfile_process_tag_e	xscale/picasso/v3_0/src/xilinx-load.c	/^vga_bitfile_process_tag_e(_bitfile_fun *_bitfile)$/;"	f	file:
vga_bitfile_process_tag_e	xscale/uE250/v3_0/src/xilinx-load.c	/^vga_bitfile_process_tag_e(_bitfile_fun *_bitfile)$/;"	f	file:
vga_clear	xscale/picasso/v3_0/src/vga_support.c	/^vga_clear(void)$/;"	f
vga_clear	xscale/uE250/v3_0/src/vga_support.c	/^vga_clear(void)$/;"	f
vga_comm_control	xscale/picasso/v3_0/src/vga_support.c	/^vga_comm_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
vga_comm_control	xscale/uE250/v3_0/src/vga_support.c	/^vga_comm_control(void *__ch_data, __comm_control_cmd_t __func, ...)$/;"	f	file:
vga_comm_getc	xscale/picasso/v3_0/src/vga_support.c	/^vga_comm_getc(void* __ch_data)$/;"	f	file:
vga_comm_getc	xscale/uE250/v3_0/src/vga_support.c	/^vga_comm_getc(void* __ch_data)$/;"	f	file:
vga_comm_getc_nonblock	xscale/picasso/v3_0/src/vga_support.c	/^vga_comm_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
vga_comm_getc_nonblock	xscale/uE250/v3_0/src/vga_support.c	/^vga_comm_getc_nonblock(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
vga_comm_getc_timeout	xscale/picasso/v3_0/src/vga_support.c	/^vga_comm_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
vga_comm_getc_timeout	xscale/uE250/v3_0/src/vga_support.c	/^vga_comm_getc_timeout(void* __ch_data, cyg_uint8* ch)$/;"	f	file:
vga_comm_init	xscale/picasso/v3_0/src/vga_support.c	/^vga_comm_init(cyg_uint32 *addr)$/;"	f
vga_comm_init	xscale/uE250/v3_0/src/vga_support.c	/^vga_comm_init(cyg_uint32 *addr)$/;"	f
vga_comm_isr	xscale/picasso/v3_0/src/vga_support.c	/^vga_comm_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
vga_comm_isr	xscale/uE250/v3_0/src/vga_support.c	/^vga_comm_isr(void *__ch_data, int* __ctrlc, $/;"	f	file:
vga_comm_putc	xscale/picasso/v3_0/src/vga_support.c	/^vga_comm_putc(void* __ch_data, cyg_uint8 c)$/;"	f	file:
vga_comm_putc	xscale/uE250/v3_0/src/vga_support.c	/^vga_comm_putc(void* __ch_data, cyg_uint8 c)$/;"	f	file:
vga_comm_read	xscale/picasso/v3_0/src/vga_support.c	/^vga_comm_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
vga_comm_read	xscale/uE250/v3_0/src/vga_support.c	/^vga_comm_read(void* __ch_data, cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
vga_comm_write	xscale/picasso/v3_0/src/vga_support.c	/^vga_comm_write(void* __ch_data, const cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
vga_comm_write	xscale/uE250/v3_0/src/vga_support.c	/^vga_comm_write(void* __ch_data, const cyg_uint8* __buf, cyg_uint32 __len)$/;"	f	file:
vga_drawc	xscale/picasso/v3_0/src/vga_support.c	/^vga_drawc(cyg_uint8 c, int x, int y)$/;"	f	file:
vga_drawc	xscale/uE250/v3_0/src/vga_support.c	/^vga_drawc(cyg_uint8 c, int x, int y)$/;"	f	file:
vga_fb	xscale/picasso/v3_0/src/vga_support.c	/^vga_fb(int row, int col)$/;"	f	file:
vga_fb	xscale/uE250/v3_0/src/vga_support.c	/^vga_fb(int row, int col)$/;"	f	file:
vga_getinfo	xscale/picasso/v3_0/src/vga_support.c	/^vga_getinfo(struct vga_info *info)$/;"	f
vga_getinfo	xscale/uE250/v3_0/src/vga_support.c	/^vga_getinfo(struct vga_info *info)$/;"	f
vga_info	xscale/picasso/v3_0/include/vga_support.h	/^struct vga_info {$/;"	s
vga_info	xscale/uE250/v3_0/include/vga_support.h	/^struct vga_info {$/;"	s
vga_init	xscale/picasso/v3_0/src/vga_support.c	/^vga_init(cyg_uint32 *addr)$/;"	f
vga_init	xscale/uE250/v3_0/src/vga_support.c	/^vga_init(cyg_uint32 *addr)$/;"	f
vga_moveto	xscale/picasso/v3_0/src/vga_support.c	/^vga_moveto(int X, int Y)$/;"	f
vga_moveto	xscale/uE250/v3_0/src/vga_support.c	/^vga_moveto(int X, int Y)$/;"	f
vga_on	xscale/picasso/v3_0/src/vga_support.c	/^vga_on(bool enable)$/;"	f
vga_on	xscale/uE250/v3_0/src/vga_support.c	/^vga_on(bool enable)$/;"	f
vga_putc	xscale/picasso/v3_0/src/vga_support.c	/^vga_putc(cyg_uint8 c)$/;"	f
vga_putc	xscale/uE250/v3_0/src/vga_support.c	/^vga_putc(cyg_uint8 c)$/;"	f
vga_refresh	xscale/picasso/v3_0/src/vga_support.c	/^vga_refresh(void)$/;"	f	file:
vga_refresh	xscale/uE250/v3_0/src/vga_support.c	/^vga_refresh(void)$/;"	f	file:
vga_screen_clear	xscale/picasso/v3_0/src/vga_support.c	/^vga_screen_clear(void)$/;"	f
vga_screen_clear	xscale/uE250/v3_0/src/vga_support.c	/^vga_screen_clear(void)$/;"	f
vga_scroll	xscale/picasso/v3_0/src/vga_support.c	/^vga_scroll(void)$/;"	f	file:
vga_scroll	xscale/uE250/v3_0/src/vga_support.c	/^vga_scroll(void)$/;"	f	file:
vga_set_cmap	xscale/picasso/v3_0/src/vga_support.c	/^vga_set_cmap(volatile struct VGA_ctlr *ctlr, int index, $/;"	f	file:
vga_set_cmap	xscale/uE250/v3_0/src/vga_support.c	/^vga_set_cmap(volatile struct VGA_ctlr *ctlr, int index, $/;"	f	file:
vga_vprintf	xscale/picasso/v3_0/src/vga_support.c	/^vga_vprintf(void (*putc)(cyg_uint8), const char *fmt0, va_list ap)$/;"	f	file:
vga_vprintf	xscale/uE250/v3_0/src/vga_support.c	/^vga_vprintf(void (*putc)(cyg_uint8), const char *fmt0, va_list ap)$/;"	f	file:
video_cols	arch/v3_0/src/redboot_linux_exec.c	/^    u8	 video_cols;$/;"	m	struct:tag_videotext	file:
video_ega_bx	arch/v3_0/src/redboot_linux_exec.c	/^    u16	 video_ega_bx;$/;"	m	struct:tag_videotext	file:
video_isvga	arch/v3_0/src/redboot_linux_exec.c	/^    u8	 video_isvga;$/;"	m	struct:tag_videotext	file:
video_lines	arch/v3_0/src/redboot_linux_exec.c	/^    u8	 video_lines;$/;"	m	struct:tag_videotext	file:
video_mode	arch/v3_0/src/redboot_linux_exec.c	/^    u8	 video_mode;$/;"	m	struct:tag_videotext	file:
video_page	arch/v3_0/src/redboot_linux_exec.c	/^    u16	 video_page;$/;"	m	struct:tag_videotext	file:
video_points	arch/v3_0/src/redboot_linux_exec.c	/^    u16	 video_points;$/;"	m	struct:tag_videotext	file:
videolfb	arch/v3_0/src/redboot_linux_exec.c	/^        struct tag_videolfb	videolfb;$/;"	m	union:tag::__anon4	typeref:struct:tag::__anon4::tag_videolfb	file:
videotext	arch/v3_0/src/redboot_linux_exec.c	/^        struct tag_videotext	videotext;$/;"	m	union:tag::__anon4	typeref:struct:tag::__anon4::tag_videotext	file:
vpcount	sa11x0/var/v3_0/tests/mmap_test.c	/^static int vpcount = 0, uncachedcount = 0, loopcount = 0;$/;"	v	file:
vram_pages	arch/v3_0/src/redboot_linux_exec.c	/^    u32 vram_pages;$/;"	m	struct:tag_acorn	file:
waddr_match	xscale/cores/v3_0/src/xscale_stub.c	/^waddr_match(unsigned waddr, unsigned addr, int size)$/;"	f	file:
waitForInt	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static int waitForInt(void)$/;"	f	file:
waitForRxInt	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static int waitForRxInt(void)$/;"	f	file:
waitSem	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static volatile UINT32 waitSem;	\/* Used to block test until interrupt *\/$/;"	v	file:
walking_bit_test	edb7xxx/v3_0/tests/dram_test.c	/^walking_bit_test(cyg_uint32 start, cyg_uint32 end)$/;"	f	file:
warm_reset	arch/v3_0/src/vectors.S	/^warm_reset:                 $/;"	l
width	arm9/aaed2000/v3_0/include/lcd_support.h	/^    short height, width;  \/\/ Pixels$/;"	m	struct:lcd_info
width	edb7xxx/v3_0/include/lcd_support.h	/^    short height, width;  \/\/ Pixels$/;"	m	struct:lcd_info
width	edb7xxx/v3_0/misc/lcd_support.c	/^static int width = LCD_WIDTH \/ (FONT_WIDTH*NIBBLES_PER_PIXEL);$/;"	v	file:
width	sa11x0/ipaq/v3_0/include/lcd_support.h	/^    short height, width;  \/\/ Pixels$/;"	m	struct:lcd_info
width	xscale/picasso/v3_0/include/vga_support.h	/^    short height, width;  \/\/ Pixels$/;"	m	struct:vga_info
width	xscale/uE250/v3_0/include/vga_support.h	/^    short height, width;  \/\/ Pixels$/;"	m	struct:vga_info
word	arm9/aaed2000/v3_0/src/aaed2000_misc.c	/^    unsigned long word;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	file:
word	arm9/excalibur/v3_0/src/excalibur_misc.c	/^    unsigned long word;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	file:
word	arm9/innovator/v3_0/src/innovator_misc.c	/^    unsigned long word;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	file:
word	arm9/smdk2410/v3_0/src/smdk2410_misc.c	/^    unsigned long word;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR	file:
word	ebsa285/v3_0/include/hal_ebsa285.h	/^    unsigned long word;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR
word	sa11x0/var/v3_0/include/hal_mm.h	/^    unsigned long word;$/;"	m	union:ARM_MMU_FIRST_LEVEL_DESCRIPTOR
word	xscale/iq80310/v3_0/src/diag/ether_test.h	/^    UINT32 word;$/;"	m	union:__anon12
word2	xscale/iq80310/v3_0/src/diag/ether_test.h	/^		UINT32	word2;$/;"	m	union:selfTest::__anon10
word_mode	edb7xxx/v3_0/misc/prog_flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
word_mode	integrator/v3_0/src/flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
word_mode	integrator/v3_0/src/prog_flash.c	/^int sector_size, max_no_of_sectors, word_mode;$/;"	v
word_mode	pid/v3_0/src/flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
word_mode	pid/v3_0/src/prog_flash.c	/^int manuf_code, device_code, sector_size, max_no_of_sectors, word_mode;$/;"	v
words	xscale/iq80310/v3_0/src/diag/ether_test.h	/^    } words;$/;"	m	union:__anon14	typeref:struct:__anon14::__anon16
write	edb7xxx/v3_0/src/hal_diag.c	/^        volatile cyg_uint8 write;$/;"	m	union:edb_serial::__anon48	file:
write	integrator/v3_0/src/flash.c	/^    flashWrite *write;   	\/\/ Write one word$/;"	m	struct:flashType	file:
writeBlock	integrator/v3_0/src/flash.c	/^    flashWriteBlock *writeBlock;\/\/ Write a block of writeSize bytes$/;"	m	struct:flashType	file:
writeMDI	xscale/iq80310/v3_0/src/diag/ether_test.c	/^static void writeMDI (int unit, UINT8 phyAdd, UINT8 regAdd, UINT16 data)$/;"	f	file:
writeSize	integrator/v3_0/src/flash.c	/^    unsigned int writeSize;	\/\/ Size of physical block$/;"	m	struct:flashType	file:
writeSize	integrator/v3_0/src/prog_flash.c	/^    unsigned int writeSize;	\/\/ Size of physical block$/;"	m	struct:flashType	file:
write_addr	xscale/picasso/v3_0/src/vga_support.c	/^        unsigned short write_addr;$/;"	m	struct:VGA_ctlr::ADV471	file:
write_addr	xscale/uE250/v3_0/src/vga_support.c	/^        unsigned short write_addr;$/;"	m	struct:VGA_ctlr::ADV471	file:
write_buf	lpc24xx/ea2468/v3_0/tests/i2c_eeprom.c	/^static cyg_uint8   write_buf[EEPROM_SIZE];$/;"	v	file:
write_eeprom	xscale/iq80310/v3_0/src/diag/flash.c	/^write_eeprom(ADDR start_addr, const void *data_arg, int data_size)$/;"	f
write_eeprom_word	xscale/iq80321/v3_0/src/diag/i82544.c	/^write_eeprom_word( cyg_uint32 ioaddr, int addrbits, int address, cyg_uint16 value)$/;"	f	file:
write_enable_eeprom	xscale/iq80321/v3_0/src/diag/i82544.c	/^write_enable_eeprom(cyg_uint32 ioaddr, int addrbits)$/;"	f	file:
write_fdc37c672_configreg	xscale/uE250/v3_0/src/uE250_plx.c	/^write_fdc37c672_configreg(cyg_uint8 regno, cyg_uint8 data)$/;"	f	file:
write_flash	edb7xxx/v3_0/misc/prog_flash.c	/^write_flash(long *data, volatile long *mem)$/;"	f
write_sector	integrator/v3_0/src/flash.c	/^write_sector(int num, char *buf)$/;"	f
write_sector	integrator/v3_0/src/prog_flash.c	/^write_sector(int num, char *buf)$/;"	f
write_sector	pid/v3_0/src/flash.c	/^write_sector(int num, char *buf)$/;"	f
write_sector	pid/v3_0/src/prog_flash.c	/^write_sector(int num, char *buf)$/;"	f
write_serial	arm9/innovator/v3_0/src/hal_diag.c	129;"	d	file:
write_timer_count	xscale/iq80310/v3_0/src/diag/external_timer.c	/^void write_timer_count (UINT32 count)$/;"	f
wval_match	xscale/cores/v3_0/src/xscale_stub.c	/^wval_match(unsigned waddr, unsigned val, int size)$/;"	f	file:
x	arch/v3_0/src/redboot_linux_exec.c	/^    u8	 x;$/;"	m	struct:tag_videotext	file:
x	sa11x0/ipaq/v3_0/include/atmel_support.h	/^    short  x, y;$/;"	m	struct:ts_event
x	sa11x0/ipaq/v3_0/src/lcd_support.c	/^    short x,y;$/;"	m	struct:coord	file:
x	xscale/cores/v3_0/include/hal_mm.h	/^.macro FL_SECTION_ENTRY base,x,ap,p,d,c,b$/;"	v
x	xscale/cores/v3_0/include/hal_mm.h	/^.macro SL_XSMPAGE_ENTRY base,x,ap,c,b$/;"	v
x	xscale/grg/v3_0/include/hal_platform_setup.h	/^    XSCALE_MMU_SECTION SDRAM_PHYS_BASE>>20, \\va>>20, SDRAM_SIZE>>20, \\c, \\b, 3, \\x, \\p$/;"	v
x	xscale/grg/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP n, sz, c, b, x, p$/;"	v
x	xscale/grg/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP_V n, va, sz, c, b, x, p$/;"	v
x	xscale/grg/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_SDRAM va, c, b, x, p$/;"	v
x	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^    XSCALE_MMU_SECTION SDRAM_PHYS_BASE>>20, \\va>>20, SDRAM_SIZE>>20, \\c, \\b, 3, \\x, \\p$/;"	v
x	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP n, sz, c, b, x, p$/;"	v
x	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_EXP_V n, va, sz, c, b, x, p$/;"	v
x	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^.macro IXP_MAP_SDRAM va, c, b, x, p$/;"	v
x	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	.macro FL_SECTION_ENTRY base,x,ap,p,d,c,b$/;"	v
x	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	.macro SL_XSMPAGE_ENTRY base,x,ap,c,b$/;"	v
x10000	xscale/grg/v3_0/include/hal_platform_setup.h	/^	DELAY   0x10000, r1$/;"	v
x10000	xscale/grg/v3_0/include/hal_platform_setup.h	/^        DELAY   0x10000, r1$/;"	v
x10000	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DELAY   0x10000, r1$/;"	v
x10000	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^        DELAY   0x10000, r1$/;"	v
x10000	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	DELAY   0x10000, r1$/;"	v
x10000	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^        DELAY   0x10000, r1$/;"	v
x1001	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1001, r7, r8$/;"	v
x1002	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1002, r7, r8$/;"	v
x1003	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1003, r7, r8$/;"	v
x1004	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1004, r7, r8$/;"	v
x1005	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1005, r7, r8$/;"	v
x1006	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1006, r7, r8$/;"	v
x1007	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1007, r7, r8$/;"	v
x1008	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1008, r7, r8$/;"	v
x1009	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x1009, r7, r8$/;"	v
x100A	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x100A, r7, r8$/;"	v
x100B	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DISPLAY	0x100B, r7, r8$/;"	v
x113C	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	IOP310_EARLY_PCI_SETUP  r0, r1, r4, 0x113C, 0x0700$/;"	v
x113C	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	IOP310_EARLY_PCI_SETUP  r0, r1, r4, 0x113C, 0x0700$/;"	v
x1800000	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^	DELAY_FOR 0x1800000, r0$/;"	v
x1800000	xscale/iq80321/v3_0/include/hal_platform_setup.h	/^        DELAY_FOR 0x1800000, r0$/;"	v
x4000	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	DELAY_FOR 0x4000, r0$/;"	v
x4000	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	DELAY_FOR 0x4000, r0$/;"	v
x400000	xscale/iq80310/v3_0/include/hal_platform_setup.h	/^	DELAY_FOR 0x400000, r0$/;"	v
x400000	xscale/npwr/v3_0/include/hal_platform_setup.h	/^	DELAY_FOR 0x400000, r0$/;"	v
x800	xscale/grg/v3_0/include/hal_platform_setup.h	/^	DELAY   0x800, r3$/;"	v
x800	xscale/ixdp425/v3_0/include/hal_platform_setup.h	/^	DELAY   0x800, r3$/;"	v
x800	xscale/prpmc1100/v3_0/include/hal_platform_setup.h	/^	DELAY   0x800, r3$/;"	v
xgetchar	xscale/iq80310/v3_0/src/diag/io_utils.c	/^char xgetchar(void)$/;"	f
xgetchar_timeout	xscale/iq80310/v3_0/src/diag/io_utils.c	/^int xgetchar_timeout(char *ch, int msec)$/;"	f
y	arch/v3_0/src/redboot_linux_exec.c	/^    u8	 y;$/;"	m	struct:tag_videotext	file:
y	sa11x0/ipaq/v3_0/include/atmel_support.h	/^    short  x, y;$/;"	m	struct:ts_event
y	sa11x0/ipaq/v3_0/src/lcd_support.c	/^    short x,y;$/;"	m	struct:coord	file:
zeros_test	edb7xxx/v3_0/tests/dram_test.c	/^zeros_test(cyg_uint32 start, cyg_uint32 end)$/;"	f	file:
zi_base	aeb/v3_0/src/gdb_module.c	/^    cyg_uint32    zi_base; $/;"	m	struct:ModuleHeader	file:
zi_base	e7t/v3_0/src/redboot_module.c	/^    cyg_uint32    zi_base; $/;"	m	struct:ModuleHeader	file:
zi_limit	aeb/v3_0/src/gdb_module.c	/^    cyg_uint32    zi_limit;$/;"	m	struct:ModuleHeader	file:
zi_limit	e7t/v3_0/src/redboot_module.c	/^    cyg_uint32    zi_limit;$/;"	m	struct:ModuleHeader	file:
