vendor_name = ModelSim
source_file = 1, C:/Users/Sce_dio/Desktop/EDA_1/DeCode/Test_1_1.v
source_file = 1, C:/Users/Sce_dio/Desktop/EDA_1/DeCode/Waveform.vwf
source_file = 1, C:/Users/Sce_dio/Desktop/EDA_1/DeCode/db/Test_1_1.cbx.xml
design_name = Test_1_1
instance = comp, \clkin~I , clkin, Test_1_1, 1
instance = comp, \clkin~clkctrl , clkin~clkctrl, Test_1_1, 1
instance = comp, \datain~I , datain, Test_1_1, 1
instance = comp, \tmp[1]~reg0feeder , tmp[1]~reg0feeder, Test_1_1, 1
instance = comp, \tmp[1]~reg0 , tmp[1]~reg0, Test_1_1, 1
instance = comp, \tmp[0]~reg0feeder , tmp[0]~reg0feeder, Test_1_1, 1
instance = comp, \tmp[0]~reg0 , tmp[0]~reg0, Test_1_1, 1
instance = comp, \flag1~0 , flag1~0, Test_1_1, 1
instance = comp, \flag1~reg0 , flag1~reg0, Test_1_1, 1
instance = comp, \flag2~0 , flag2~0, Test_1_1, 1
instance = comp, \flag2~reg0 , flag2~reg0, Test_1_1, 1
instance = comp, \flag2~reg0clkctrl , flag2~reg0clkctrl, Test_1_1, 1
instance = comp, \dataout~0 , dataout~0, Test_1_1, 1
instance = comp, \dataout~reg0 , dataout~reg0, Test_1_1, 1
instance = comp, \always0~0 , always0~0, Test_1_1, 1
instance = comp, \fail~reg0 , fail~reg0, Test_1_1, 1
instance = comp, \tmp[0]~I , tmp[0], Test_1_1, 1
instance = comp, \tmp[1]~I , tmp[1], Test_1_1, 1
instance = comp, \flag1~I , flag1, Test_1_1, 1
instance = comp, \flag2~I , flag2, Test_1_1, 1
instance = comp, \dataout~I , dataout, Test_1_1, 1
instance = comp, \fail~I , fail, Test_1_1, 1
