INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:30:44 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.915ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer10/outs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 2.237ns (39.734%)  route 3.393ns (60.266%))
  Logic Levels:           20  (CARRY4=13 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1981, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
                         FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     0.734 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/Q
                         net (fo=34, unplaced)        0.461     1.195    lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q
                         LUT3 (Prop_lut3_I0_O)        0.119     1.314 r  lsq3/handshake_lsq_lsq3_core/dataReg[31]_i_12__1/O
                         net (fo=1, unplaced)         0.459     1.773    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/entry_allocated_for_port_1[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.018 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     2.025    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.075 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.075    lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.125 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     2.125    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.279 f  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_9/O[3]
                         net (fo=2, unplaced)         0.467     2.746    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01[15]
                         LUT5 (Prop_lut5_I1_O)        0.120     2.866 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_i_5/O
                         net (fo=33, unplaced)        0.316     3.182    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/oldest_entry_allocated_per_port_7_0
                         LUT4 (Prop_lut4_I3_O)        0.043     3.225 r  lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_4__1/O
                         net (fo=1, unplaced)         0.244     3.469    lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_4__1_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.512 r  lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_3__2/O
                         net (fo=1, unplaced)         0.244     3.756    lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_3__2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.799 r  lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_1__2/O
                         net (fo=3, unplaced)         0.262     4.061    load0/data_tehb/control/D[1]
                         LUT3 (Prop_lut3_I2_O)        0.043     4.104 r  load0/data_tehb/control/result_carry_i_3/O
                         net (fo=1, unplaced)         0.459     4.563    addi1/lhs[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.808 r  addi1/result_carry/CO[3]
                         net (fo=1, unplaced)         0.007     4.815    addi1/result_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.865 r  addi1/result_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.865    addi1/result_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.915 r  addi1/result_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.915    addi1/result_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.965 r  addi1/result_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.965    addi1/result_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.015 r  addi1/result_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.015    addi1/result_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.065 r  addi1/result_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     5.065    addi1/result_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     5.219 r  addi1/result_carry__5/O[3]
                         net (fo=2, unplaced)         0.467     5.686    load2/data_tehb/control/outs_reg[27][3]
                         LUT4 (Prop_lut4_I0_O)        0.120     5.806 r  load2/data_tehb/control/result__93_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000     5.806    addi1/outs_reg[27]_0[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.979 r  addi1/result__93_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.979    addi1/result__93_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     6.138 r  addi1/result__93_carry__6/O[1]
                         net (fo=1, unplaced)         0.000     6.138    buffer10/D[29]
                         FDRE                                         r  buffer10/outs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=1981, unset)         0.483     5.183    buffer10/clk
                         FDRE                                         r  buffer10/outs_reg[29]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
                         FDRE (Setup_fdre_C_D)        0.076     5.223    buffer10/outs_reg[29]
  -------------------------------------------------------------------
                         required time                          5.223    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                 -0.915    




