
STM32F401VE GPIO drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001434  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080015c8  080015d0  000025d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080015c8  080015c8  000025d0  2**0
                  CONTENTS
  4 .ARM          00000000  080015c8  080015c8  000025d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080015c8  080015d0  000025d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080015c8  080015c8  000025c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080015cc  080015cc  000025cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000025d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080015d0  00003000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080015d0  0000301c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000025d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002da1  00000000  00000000  00002600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000846  00000000  00000000  000053a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000370  00000000  00000000  00005be8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000027d  00000000  00000000  00005f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e5ac  00000000  00000000  000061d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002a68  00000000  00000000  00014781  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00052827  00000000  00000000  000171e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00069a10  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000e08  00000000  00000000  00069a54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0006a85c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080015b0 	.word	0x080015b0

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	080015b0 	.word	0x080015b0

080001d4 <smarthome_initialize>:
 */

#include <USART_smart_home.h>

void smarthome_initialize()
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b0a0      	sub	sp, #128	@ 0x80
 80001d8:	af00      	add	r7, sp, #0
	RCC->AHB1ENR = RCC->AHB1ENR | 0x1;
 80001da:	4b8a      	ldr	r3, [pc, #552]	@ (8000404 <smarthome_initialize+0x230>)
 80001dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001de:	4a89      	ldr	r2, [pc, #548]	@ (8000404 <smarthome_initialize+0x230>)
 80001e0:	f043 0301 	orr.w	r3, r3, #1
 80001e4:	6313      	str	r3, [r2, #48]	@ 0x30
	gpio_pin uart;
	uart.mode = GPIO_PIN_MODE_ALT_FUNCTION;
 80001e6:	2302      	movs	r3, #2
 80001e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
	uart.alternate_function = GPIO_PIN_ALTERNATE_FUNCTION_AF7_USART1_2;
 80001ea:	2307      	movs	r3, #7
 80001ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
	uart.pin = SMARTHOME_USART_TX;
 80001ee:	2309      	movs	r3, #9
 80001f0:	65bb      	str	r3, [r7, #88]	@ 0x58
	gpio_init(GPIOA, &uart);
 80001f2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80001f6:	4619      	mov	r1, r3
 80001f8:	4883      	ldr	r0, [pc, #524]	@ (8000408 <smarthome_initialize+0x234>)
 80001fa:	f000 f9bf 	bl	800057c <gpio_init>
	uart.pin = SMARTHOME_USART_RX;
 80001fe:	230a      	movs	r3, #10
 8000200:	65bb      	str	r3, [r7, #88]	@ 0x58
	gpio_init(GPIOA, &uart);
 8000202:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000206:	4619      	mov	r1, r3
 8000208:	487f      	ldr	r0, [pc, #508]	@ (8000408 <smarthome_initialize+0x234>)
 800020a:	f000 f9b7 	bl	800057c <gpio_init>

	uart.mode = GPIO_PIN_MODE_OUTPUT;//THIS IS A THERMOSTAT, CONFIGURE IT RIGHT LATER WHEN YOU TEST IT
 800020e:	2301      	movs	r3, #1
 8000210:	65fb      	str	r3, [r7, #92]	@ 0x5c
	uart.alternate_function = GPIO_PIN_ALTERNATE_FUNCTION_AF0_SYSTEM;
 8000212:	2300      	movs	r3, #0
 8000214:	66fb      	str	r3, [r7, #108]	@ 0x6c
	uart.pull = GPIO_PIN_PULL_DOWN;
 8000216:	2302      	movs	r3, #2
 8000218:	66bb      	str	r3, [r7, #104]	@ 0x68
	uart.output_type = GPIO_PIN_OUTPUT_TYPE_PUSH_PULL;
 800021a:	2300      	movs	r3, #0
 800021c:	663b      	str	r3, [r7, #96]	@ 0x60
	uart.output_speed = GPIO_PIN_OUTPUT_SPEED_MEDIUM;
 800021e:	2301      	movs	r3, #1
 8000220:	667b      	str	r3, [r7, #100]	@ 0x64
	for(int i = 0; i < 5; i++)
 8000222:	2300      	movs	r3, #0
 8000224:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8000226:	e00a      	b.n	800023e <smarthome_initialize+0x6a>
	{
		uart.pin = i;
 8000228:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800022a:	65bb      	str	r3, [r7, #88]	@ 0x58
		gpio_init(SMARTHOME_THERMOSTAT, &uart);
 800022c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000230:	4619      	mov	r1, r3
 8000232:	4875      	ldr	r0, [pc, #468]	@ (8000408 <smarthome_initialize+0x234>)
 8000234:	f000 f9a2 	bl	800057c <gpio_init>
	for(int i = 0; i < 5; i++)
 8000238:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800023a:	3301      	adds	r3, #1
 800023c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800023e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000240:	2b04      	cmp	r3, #4
 8000242:	ddf1      	ble.n	8000228 <smarthome_initialize+0x54>
	}

	RCC->AHB1ENR = RCC->AHB1ENR | 0x2;
 8000244:	4b6f      	ldr	r3, [pc, #444]	@ (8000404 <smarthome_initialize+0x230>)
 8000246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000248:	4a6e      	ldr	r2, [pc, #440]	@ (8000404 <smarthome_initialize+0x230>)
 800024a:	f043 0302 	orr.w	r3, r3, #2
 800024e:	6313      	str	r3, [r2, #48]	@ 0x30
	uart.mode = GPIO_PIN_MODE_OUTPUT;
 8000250:	2301      	movs	r3, #1
 8000252:	65fb      	str	r3, [r7, #92]	@ 0x5c
	uart.alternate_function = GPIO_PIN_ALTERNATE_FUNCTION_AF0_SYSTEM;
 8000254:	2300      	movs	r3, #0
 8000256:	66fb      	str	r3, [r7, #108]	@ 0x6c
	uart.pull = GPIO_PIN_PULL_UP;
 8000258:	2301      	movs	r3, #1
 800025a:	66bb      	str	r3, [r7, #104]	@ 0x68
	uart.output_type = GPIO_PIN_OUTPUT_TYPE_PUSH_PULL;
 800025c:	2300      	movs	r3, #0
 800025e:	663b      	str	r3, [r7, #96]	@ 0x60
	uart.output_speed = GPIO_PIN_OUTPUT_SPEED_MEDIUM;
 8000260:	2301      	movs	r3, #1
 8000262:	667b      	str	r3, [r7, #100]	@ 0x64
	for(int i = 0; i < 2; i++)
 8000264:	2300      	movs	r3, #0
 8000266:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000268:	e00a      	b.n	8000280 <smarthome_initialize+0xac>
	{
		uart.pin = i;
 800026a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800026c:	65bb      	str	r3, [r7, #88]	@ 0x58
		gpio_init(SMARTHOME_DOORLOCKS, &uart);
 800026e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000272:	4619      	mov	r1, r3
 8000274:	4865      	ldr	r0, [pc, #404]	@ (800040c <smarthome_initialize+0x238>)
 8000276:	f000 f981 	bl	800057c <gpio_init>
	for(int i = 0; i < 2; i++)
 800027a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800027c:	3301      	adds	r3, #1
 800027e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000280:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000282:	2b01      	cmp	r3, #1
 8000284:	ddf1      	ble.n	800026a <smarthome_initialize+0x96>
	}

	RCC->AHB1ENR = RCC->AHB1ENR | 0x4;
 8000286:	4b5f      	ldr	r3, [pc, #380]	@ (8000404 <smarthome_initialize+0x230>)
 8000288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800028a:	4a5e      	ldr	r2, [pc, #376]	@ (8000404 <smarthome_initialize+0x230>)
 800028c:	f043 0304 	orr.w	r3, r3, #4
 8000290:	6313      	str	r3, [r2, #48]	@ 0x30
	uart.mode = GPIO_PIN_MODE_INPUT;
 8000292:	2300      	movs	r3, #0
 8000294:	65fb      	str	r3, [r7, #92]	@ 0x5c
	uart.alternate_function = GPIO_PIN_ALTERNATE_FUNCTION_AF0_SYSTEM;
 8000296:	2300      	movs	r3, #0
 8000298:	66fb      	str	r3, [r7, #108]	@ 0x6c
	uart.pull = GPIO_PIN_PULL_DOWN;
 800029a:	2302      	movs	r3, #2
 800029c:	66bb      	str	r3, [r7, #104]	@ 0x68
	uart.pin = SMARTHOME_ALARM_SMOKE;
 800029e:	2300      	movs	r3, #0
 80002a0:	65bb      	str	r3, [r7, #88]	@ 0x58
	gpio_init(SMARTHOME_ALARMS, &uart);
 80002a2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80002a6:	4619      	mov	r1, r3
 80002a8:	4859      	ldr	r0, [pc, #356]	@ (8000410 <smarthome_initialize+0x23c>)
 80002aa:	f000 f967 	bl	800057c <gpio_init>

	RCC->AHB1ENR = RCC->AHB1ENR | 0x8;
 80002ae:	4b55      	ldr	r3, [pc, #340]	@ (8000404 <smarthome_initialize+0x230>)
 80002b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002b2:	4a54      	ldr	r2, [pc, #336]	@ (8000404 <smarthome_initialize+0x230>)
 80002b4:	f043 0308 	orr.w	r3, r3, #8
 80002b8:	6313      	str	r3, [r2, #48]	@ 0x30
	uart.mode = GPIO_PIN_MODE_OUTPUT;
 80002ba:	2301      	movs	r3, #1
 80002bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
	uart.alternate_function = GPIO_PIN_ALTERNATE_FUNCTION_AF0_SYSTEM;
 80002be:	2300      	movs	r3, #0
 80002c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
	uart.pull = GPIO_PIN_PULL_DOWN;
 80002c2:	2302      	movs	r3, #2
 80002c4:	66bb      	str	r3, [r7, #104]	@ 0x68
	uart.output_type = GPIO_PIN_OUTPUT_TYPE_PUSH_PULL;
 80002c6:	2300      	movs	r3, #0
 80002c8:	663b      	str	r3, [r7, #96]	@ 0x60
	uart.output_speed = GPIO_PIN_OUTPUT_SPEED_MEDIUM;
 80002ca:	2301      	movs	r3, #1
 80002cc:	667b      	str	r3, [r7, #100]	@ 0x64
	for(int i = 0; i < 8; i++)
 80002ce:	2300      	movs	r3, #0
 80002d0:	677b      	str	r3, [r7, #116]	@ 0x74
 80002d2:	e00a      	b.n	80002ea <smarthome_initialize+0x116>
	{
		uart.pin = i;
 80002d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80002d6:	65bb      	str	r3, [r7, #88]	@ 0x58
		gpio_init(SMARTHOME_LIGHTS, &uart);
 80002d8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80002dc:	4619      	mov	r1, r3
 80002de:	484d      	ldr	r0, [pc, #308]	@ (8000414 <smarthome_initialize+0x240>)
 80002e0:	f000 f94c 	bl	800057c <gpio_init>
	for(int i = 0; i < 8; i++)
 80002e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80002e6:	3301      	adds	r3, #1
 80002e8:	677b      	str	r3, [r7, #116]	@ 0x74
 80002ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80002ec:	2b07      	cmp	r3, #7
 80002ee:	ddf1      	ble.n	80002d4 <smarthome_initialize+0x100>
	}

	RCC->AHB1ENR = RCC->AHB1ENR | 0x10;
 80002f0:	4b44      	ldr	r3, [pc, #272]	@ (8000404 <smarthome_initialize+0x230>)
 80002f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002f4:	4a43      	ldr	r2, [pc, #268]	@ (8000404 <smarthome_initialize+0x230>)
 80002f6:	f043 0310 	orr.w	r3, r3, #16
 80002fa:	6313      	str	r3, [r2, #48]	@ 0x30
	uart.mode = GPIO_PIN_MODE_OUTPUT;
 80002fc:	2301      	movs	r3, #1
 80002fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
	uart.alternate_function = GPIO_PIN_ALTERNATE_FUNCTION_AF0_SYSTEM;
 8000300:	2300      	movs	r3, #0
 8000302:	66fb      	str	r3, [r7, #108]	@ 0x6c
	uart.pull = GPIO_PIN_PULL_DOWN;
 8000304:	2302      	movs	r3, #2
 8000306:	66bb      	str	r3, [r7, #104]	@ 0x68
	uart.output_type = GPIO_PIN_OUTPUT_TYPE_PUSH_PULL;
 8000308:	2300      	movs	r3, #0
 800030a:	663b      	str	r3, [r7, #96]	@ 0x60
	uart.output_speed = GPIO_PIN_OUTPUT_SPEED_MEDIUM;
 800030c:	2301      	movs	r3, #1
 800030e:	667b      	str	r3, [r7, #100]	@ 0x64
	for(int i = 0; i < 10; i++)
 8000310:	2300      	movs	r3, #0
 8000312:	673b      	str	r3, [r7, #112]	@ 0x70
 8000314:	e00a      	b.n	800032c <smarthome_initialize+0x158>
	{
		uart.pin = i;
 8000316:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000318:	65bb      	str	r3, [r7, #88]	@ 0x58
		gpio_init(SMARTHOME_SWITCHES, &uart);
 800031a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800031e:	4619      	mov	r1, r3
 8000320:	483d      	ldr	r0, [pc, #244]	@ (8000418 <smarthome_initialize+0x244>)
 8000322:	f000 f92b 	bl	800057c <gpio_init>
	for(int i = 0; i < 10; i++)
 8000326:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000328:	3301      	adds	r3, #1
 800032a:	673b      	str	r3, [r7, #112]	@ 0x70
 800032c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800032e:	2b09      	cmp	r3, #9
 8000330:	ddf1      	ble.n	8000316 <smarthome_initialize+0x142>
	}

	usart_type usart1;
	usart1.usart = USART1;
 8000332:	4b3a      	ldr	r3, [pc, #232]	@ (800041c <smarthome_initialize+0x248>)
 8000334:	603b      	str	r3, [r7, #0]
	usart1.type = USART1_TYPE;
 8000336:	2300      	movs	r3, #0
 8000338:	607b      	str	r3, [r7, #4]
	usart1.over8 = USART_OVER8_16;
 800033a:	2300      	movs	r3, #0
 800033c:	813b      	strh	r3, [r7, #8]
	usart1.ue = USART_UE_DISABLED;
 800033e:	2300      	movs	r3, #0
 8000340:	817b      	strh	r3, [r7, #10]
	usart1.m = USART_M_8_BITS;
 8000342:	2300      	movs	r3, #0
 8000344:	81bb      	strh	r3, [r7, #12]
	usart1.wake = USART_WAKE_IDLE_LINE;
 8000346:	2300      	movs	r3, #0
 8000348:	81fb      	strh	r3, [r7, #14]
	usart1.pce = USART_PCE_DISABLED;
 800034a:	2300      	movs	r3, #0
 800034c:	823b      	strh	r3, [r7, #16]
	usart1.ps = USART_PS_EVEN;
 800034e:	2300      	movs	r3, #0
 8000350:	827b      	strh	r3, [r7, #18]
	usart1.peie = USART_PEIE_INHIBITED;
 8000352:	2300      	movs	r3, #0
 8000354:	82bb      	strh	r3, [r7, #20]
	usart1.txeie = USART_TXEIE_INHIBITED;
 8000356:	2300      	movs	r3, #0
 8000358:	82fb      	strh	r3, [r7, #22]
	usart1.tcie = USART_TCIE_INHIBITED;
 800035a:	2300      	movs	r3, #0
 800035c:	833b      	strh	r3, [r7, #24]
	usart1.rxneie = USART_RXNEIE_ENABLED;
 800035e:	2301      	movs	r3, #1
 8000360:	837b      	strh	r3, [r7, #26]
    usart1.idleie = USART_IDLEIE_INHIBITED;
 8000362:	2300      	movs	r3, #0
 8000364:	83bb      	strh	r3, [r7, #28]
	usart1.te = USART_TE_ENABLED;
 8000366:	2301      	movs	r3, #1
 8000368:	83fb      	strh	r3, [r7, #30]
	usart1.re = USART_RE_ENABLED;
 800036a:	2301      	movs	r3, #1
 800036c:	843b      	strh	r3, [r7, #32]
	usart1.rwu = USART_RWU_ACTIVE_MODE;
 800036e:	2300      	movs	r3, #0
 8000370:	847b      	strh	r3, [r7, #34]	@ 0x22
	usart1.sbk = USART_SBK_NO_TRANSMIT;
 8000372:	2300      	movs	r3, #0
 8000374:	84bb      	strh	r3, [r7, #36]	@ 0x24
	usart1.linen = USART_LINEN_DISABLED;
 8000376:	2300      	movs	r3, #0
 8000378:	84fb      	strh	r3, [r7, #38]	@ 0x26
	usart1.stop = USART_STOP_1_BIT;
 800037a:	2300      	movs	r3, #0
 800037c:	853b      	strh	r3, [r7, #40]	@ 0x28
	usart1.clken = USART_CLKEN_DISABLED;
 800037e:	2300      	movs	r3, #0
 8000380:	857b      	strh	r3, [r7, #42]	@ 0x2a
	usart1.cpol = USART_CPOL_LOW;
 8000382:	2300      	movs	r3, #0
 8000384:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	usart1.cpha = USART_CPHA_FIRST_EDGE;
 8000386:	2300      	movs	r3, #0
 8000388:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	usart1.lbcl = USART_LBCL_NOT_OUTPUT;
 800038a:	2300      	movs	r3, #0
 800038c:	863b      	strh	r3, [r7, #48]	@ 0x30
	usart1.lbdie = USART_LBDIE_INHIBITED;
 800038e:	2300      	movs	r3, #0
 8000390:	867b      	strh	r3, [r7, #50]	@ 0x32
	usart1.lbdl = USART_LBDL_10_BIT;
 8000392:	2300      	movs	r3, #0
 8000394:	86bb      	strh	r3, [r7, #52]	@ 0x34
	usart1.add = 0x0;
 8000396:	2300      	movs	r3, #0
 8000398:	86fb      	strh	r3, [r7, #54]	@ 0x36
	usart1.onebit = USART_ONEBIT_THREE_SAMPLE;
 800039a:	2300      	movs	r3, #0
 800039c:	873b      	strh	r3, [r7, #56]	@ 0x38
	usart1.ctsie = USART_CTSIE_INHIBITED;
 800039e:	2300      	movs	r3, #0
 80003a0:	877b      	strh	r3, [r7, #58]	@ 0x3a
	usart1.ctse = USART_CTSE_DISABLED;
 80003a2:	2300      	movs	r3, #0
 80003a4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	usart1.rtse = USART_RTSE_DISABLED;
 80003a6:	2300      	movs	r3, #0
 80003a8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
	usart1.dmat = USART_DMAT_DISABLED;
 80003aa:	2300      	movs	r3, #0
 80003ac:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
	usart1.dmar = USART_DMAR_DISABLED;
 80003b0:	2300      	movs	r3, #0
 80003b2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
	usart1.scen = USART_SCEN_DISABLED;
 80003b6:	2300      	movs	r3, #0
 80003b8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	usart1.nack = USART_NACK_DISABLED;
 80003bc:	2300      	movs	r3, #0
 80003be:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	usart1.hdsel = USART_HDSEL_NOT_SELECTED;
 80003c2:	2300      	movs	r3, #0
 80003c4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	usart1.irlp = USART_IRLP_NORMAL_MODE;
 80003c8:	2300      	movs	r3, #0
 80003ca:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	usart1.iren = USART_IREN_DISABLED;
 80003ce:	2300      	movs	r3, #0
 80003d0:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	usart1.eie = USART_EIE_INHIBITED;
 80003d4:	2300      	movs	r3, #0
 80003d6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	usart1.div_mantissa = 0x258;
 80003da:	f44f 7316 	mov.w	r3, #600	@ 0x258
 80003de:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
	usart1.div_fraction = 0x0;
 80003e2:	2300      	movs	r3, #0
 80003e4:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
	usart1.gt = 0x00;
 80003e8:	2300      	movs	r3, #0
 80003ea:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
	usart1.psc = 0x00;
 80003ee:	2300      	movs	r3, #0
 80003f0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
	usart_configure(&usart1);
 80003f4:	463b      	mov	r3, r7
 80003f6:	4618      	mov	r0, r3
 80003f8:	f000 fbc5 	bl	8000b86 <usart_configure>
}
 80003fc:	bf00      	nop
 80003fe:	3780      	adds	r7, #128	@ 0x80
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}
 8000404:	40023800 	.word	0x40023800
 8000408:	40020000 	.word	0x40020000
 800040c:	40020400 	.word	0x40020400
 8000410:	40020800 	.word	0x40020800
 8000414:	40020c00 	.word	0x40020c00
 8000418:	40021000 	.word	0x40021000
 800041c:	40011000 	.word	0x40011000

08000420 <smarthome_configure_interrupts>:

void smarthome_configure_interrupts()
{
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
	usart_enable_interrupt(USART1_IRQn);
 8000424:	2025      	movs	r0, #37	@ 0x25
 8000426:	f001 f891 	bl	800154c <usart_enable_interrupt>
	gpio_configure_interrupt(SMARTHOME_THERMOSTAT_THIGH, GPIO_RISING_FALLING_EDGE);
 800042a:	2102      	movs	r1, #2
 800042c:	2003      	movs	r0, #3
 800042e:	f000 f9ab 	bl	8000788 <gpio_configure_interrupt>
	gpio_enable_interrupt(SMARTHOME_THERMOSTAT_THIGH, EXTI3_IRQn);
 8000432:	2109      	movs	r1, #9
 8000434:	2003      	movs	r0, #3
 8000436:	f000 fa1b 	bl	8000870 <gpio_enable_interrupt>
	gpio_configure_interrupt(SMARTHOME_THERMOSTAT_TLOW, GPIO_RISING_FALLING_EDGE);
 800043a:	2102      	movs	r1, #2
 800043c:	2004      	movs	r0, #4
 800043e:	f000 f9a3 	bl	8000788 <gpio_configure_interrupt>
	gpio_enable_interrupt(SMARTHOME_THERMOSTAT_TLOW, EXTI4_IRQn);
 8000442:	210a      	movs	r1, #10
 8000444:	2004      	movs	r0, #4
 8000446:	f000 fa13 	bl	8000870 <gpio_enable_interrupt>
	gpio_configure_interrupt(SMARTHOME_ALARM_SMOKE, GPIO_RISING_FALLING_EDGE);
 800044a:	2102      	movs	r1, #2
 800044c:	2000      	movs	r0, #0
 800044e:	f000 f99b 	bl	8000788 <gpio_configure_interrupt>
	gpio_enable_interrupt(SMARTHOME_ALARM_SMOKE, EXTI0_IRQn);
 8000452:	2106      	movs	r1, #6
 8000454:	2000      	movs	r0, #0
 8000456:	f000 fa0b 	bl	8000870 <gpio_enable_interrupt>
}
 800045a:	bf00      	nop
 800045c:	bd80      	pop	{r7, pc}
	...

08000460 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b082      	sub	sp, #8
 8000464:	af00      	add	r7, sp, #0
	uint16_t data = usart_receive(USART1);
 8000466:	4804      	ldr	r0, [pc, #16]	@ (8000478 <USART1_IRQHandler+0x18>)
 8000468:	f001 f85d 	bl	8001526 <usart_receive>
 800046c:	4603      	mov	r3, r0
 800046e:	80fb      	strh	r3, [r7, #6]
}
 8000470:	bf00      	nop
 8000472:	3708      	adds	r7, #8
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}
 8000478:	40011000 	.word	0x40011000

0800047c <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0

}
 8000480:	bf00      	nop
 8000482:	46bd      	mov	sp, r7
 8000484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000488:	4770      	bx	lr

0800048a <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 800048a:	b480      	push	{r7}
 800048c:	af00      	add	r7, sp, #0

}
 800048e:	bf00      	nop
 8000490:	46bd      	mov	sp, r7
 8000492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000496:	4770      	bx	lr

08000498 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0

}
 800049c:	bf00      	nop
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr

080004a6 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a6:	b580      	push	{r7, lr}
 80004a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004aa:	f000 f806 	bl	80004ba <SystemClock_Config>
  usart1.gt = 0x00;
  usart1.psc = 0x00;
  usart_configure(&usart1);
  uint16_t data;*/

  smarthome_initialize();
 80004ae:	f7ff fe91 	bl	80001d4 <smarthome_initialize>
  smarthome_configure_interrupts();
 80004b2:	f7ff ffb5 	bl	8000420 <smarthome_configure_interrupts>




  while (1)
 80004b6:	bf00      	nop
 80004b8:	e7fd      	b.n	80004b6 <main+0x10>

080004ba <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004ba:	b480      	push	{r7}
 80004bc:	af00      	add	r7, sp, #0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
  {
    Error_Handler();
  }*/
}
 80004be:	bf00      	nop
 80004c0:	46bd      	mov	sp, r7
 80004c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c6:	4770      	bx	lr

080004c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80004cc:	4b06      	ldr	r3, [pc, #24]	@ (80004e8 <SystemInit+0x20>)
 80004ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80004d2:	4a05      	ldr	r2, [pc, #20]	@ (80004e8 <SystemInit+0x20>)
 80004d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80004d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004dc:	bf00      	nop
 80004de:	46bd      	mov	sp, r7
 80004e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop
 80004e8:	e000ed00 	.word	0xe000ed00

080004ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80004ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000524 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80004f0:	f7ff ffea 	bl	80004c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80004f4:	480c      	ldr	r0, [pc, #48]	@ (8000528 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80004f6:	490d      	ldr	r1, [pc, #52]	@ (800052c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80004f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000530 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80004fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004fc:	e002      	b.n	8000504 <LoopCopyDataInit>

080004fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000500:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000502:	3304      	adds	r3, #4

08000504 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000504:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000506:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000508:	d3f9      	bcc.n	80004fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800050a:	4a0a      	ldr	r2, [pc, #40]	@ (8000534 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800050c:	4c0a      	ldr	r4, [pc, #40]	@ (8000538 <LoopFillZerobss+0x22>)
  movs r3, #0
 800050e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000510:	e001      	b.n	8000516 <LoopFillZerobss>

08000512 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000512:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000514:	3204      	adds	r2, #4

08000516 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000516:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000518:	d3fb      	bcc.n	8000512 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800051a:	f001 f825 	bl	8001568 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800051e:	f7ff ffc2 	bl	80004a6 <main>
  bx  lr    
 8000522:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000524:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000528:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800052c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000530:	080015d0 	.word	0x080015d0
  ldr r2, =_sbss
 8000534:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000538:	2000001c 	.word	0x2000001c

0800053c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800053c:	e7fe      	b.n	800053c <ADC_IRQHandler>
	...

08000540 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000540:	b480      	push	{r7}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0
 8000546:	4603      	mov	r3, r0
 8000548:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800054a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800054e:	2b00      	cmp	r3, #0
 8000550:	db0b      	blt.n	800056a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000552:	79fb      	ldrb	r3, [r7, #7]
 8000554:	f003 021f 	and.w	r2, r3, #31
 8000558:	4907      	ldr	r1, [pc, #28]	@ (8000578 <__NVIC_EnableIRQ+0x38>)
 800055a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800055e:	095b      	lsrs	r3, r3, #5
 8000560:	2001      	movs	r0, #1
 8000562:	fa00 f202 	lsl.w	r2, r0, r2
 8000566:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800056a:	bf00      	nop
 800056c:	370c      	adds	r7, #12
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	e000e100 	.word	0xe000e100

0800057c <gpio_init>:
}

//**************************************GPIO PIN CONFIGURATION FUNCTIONS****************************************

int gpio_init(GPIO_TypeDef* port, gpio_pin* pin)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
 8000584:	6039      	str	r1, [r7, #0]
	if(gpio_configure_pin_mode(port, pin->pin, pin->mode) != 0)
 8000586:	683b      	ldr	r3, [r7, #0]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	b299      	uxth	r1, r3
 800058c:	683b      	ldr	r3, [r7, #0]
 800058e:	685b      	ldr	r3, [r3, #4]
 8000590:	461a      	mov	r2, r3
 8000592:	6878      	ldr	r0, [r7, #4]
 8000594:	f000 f847 	bl	8000626 <gpio_configure_pin_mode>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d002      	beq.n	80005a4 <gpio_init+0x28>
	{
		return -1;
 800059e:	f04f 33ff 	mov.w	r3, #4294967295
 80005a2:	e03c      	b.n	800061e <gpio_init+0xa2>
	}
	if(gpio_configure_pin_output_type(port, pin->pin, pin->output_type) != 0)
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	b299      	uxth	r1, r3
 80005aa:	683b      	ldr	r3, [r7, #0]
 80005ac:	689b      	ldr	r3, [r3, #8]
 80005ae:	461a      	mov	r2, r3
 80005b0:	6878      	ldr	r0, [r7, #4]
 80005b2:	f000 f85b 	bl	800066c <gpio_configure_pin_output_type>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d002      	beq.n	80005c2 <gpio_init+0x46>
	{
		return -1;
 80005bc:	f04f 33ff 	mov.w	r3, #4294967295
 80005c0:	e02d      	b.n	800061e <gpio_init+0xa2>
	}
	if(gpio_configure_pin_output_speed(port, pin->pin, pin->output_speed) != 0)
 80005c2:	683b      	ldr	r3, [r7, #0]
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	b299      	uxth	r1, r3
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	68db      	ldr	r3, [r3, #12]
 80005cc:	461a      	mov	r2, r3
 80005ce:	6878      	ldr	r0, [r7, #4]
 80005d0:	f000 f86d 	bl	80006ae <gpio_configure_pin_output_speed>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d002      	beq.n	80005e0 <gpio_init+0x64>
	{
		return -1;
 80005da:	f04f 33ff 	mov.w	r3, #4294967295
 80005de:	e01e      	b.n	800061e <gpio_init+0xa2>
	}
	if(gpio_configure_pin_pull(port, pin->pin, pin->pull) != 0)
 80005e0:	683b      	ldr	r3, [r7, #0]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	b299      	uxth	r1, r3
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	691b      	ldr	r3, [r3, #16]
 80005ea:	461a      	mov	r2, r3
 80005ec:	6878      	ldr	r0, [r7, #4]
 80005ee:	f000 f881 	bl	80006f4 <gpio_configure_pin_pull>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d002      	beq.n	80005fe <gpio_init+0x82>
	{
		return -1;
 80005f8:	f04f 33ff 	mov.w	r3, #4294967295
 80005fc:	e00f      	b.n	800061e <gpio_init+0xa2>
	}
	if(gpio_configure_pin_alternate_function(port, pin->pin, pin->alternate_function) != 0)
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	b299      	uxth	r1, r3
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	695b      	ldr	r3, [r3, #20]
 8000608:	461a      	mov	r2, r3
 800060a:	6878      	ldr	r0, [r7, #4]
 800060c:	f000 f895 	bl	800073a <gpio_configure_pin_alternate_function>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d002      	beq.n	800061c <gpio_init+0xa0>
	{
		return -1;
 8000616:	f04f 33ff 	mov.w	r3, #4294967295
 800061a:	e000      	b.n	800061e <gpio_init+0xa2>
	}
	return 0;
 800061c:	2300      	movs	r3, #0
}
 800061e:	4618      	mov	r0, r3
 8000620:	3708      	adds	r7, #8
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}

08000626 <gpio_configure_pin_mode>:

int gpio_configure_pin_mode(GPIO_TypeDef* port, uint16_t pin, uint32_t mode)
{
 8000626:	b480      	push	{r7}
 8000628:	b085      	sub	sp, #20
 800062a:	af00      	add	r7, sp, #0
 800062c:	60f8      	str	r0, [r7, #12]
 800062e:	460b      	mov	r3, r1
 8000630:	607a      	str	r2, [r7, #4]
 8000632:	817b      	strh	r3, [r7, #10]
	port->MODER = port->MODER & ~(0x00000003 << (pin*2));
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	897a      	ldrh	r2, [r7, #10]
 800063a:	0052      	lsls	r2, r2, #1
 800063c:	2103      	movs	r1, #3
 800063e:	fa01 f202 	lsl.w	r2, r1, r2
 8000642:	43d2      	mvns	r2, r2
 8000644:	401a      	ands	r2, r3
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	601a      	str	r2, [r3, #0]
	port->MODER = port->MODER | (mode << (pin*2));
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	681a      	ldr	r2, [r3, #0]
 800064e:	897b      	ldrh	r3, [r7, #10]
 8000650:	005b      	lsls	r3, r3, #1
 8000652:	6879      	ldr	r1, [r7, #4]
 8000654:	fa01 f303 	lsl.w	r3, r1, r3
 8000658:	431a      	orrs	r2, r3
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	601a      	str	r2, [r3, #0]

	return 0;
 800065e:	2300      	movs	r3, #0
}
 8000660:	4618      	mov	r0, r3
 8000662:	3714      	adds	r7, #20
 8000664:	46bd      	mov	sp, r7
 8000666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066a:	4770      	bx	lr

0800066c <gpio_configure_pin_output_type>:

int gpio_configure_pin_output_type(GPIO_TypeDef* port, uint16_t pin, uint32_t type)
{
 800066c:	b480      	push	{r7}
 800066e:	b085      	sub	sp, #20
 8000670:	af00      	add	r7, sp, #0
 8000672:	60f8      	str	r0, [r7, #12]
 8000674:	460b      	mov	r3, r1
 8000676:	607a      	str	r2, [r7, #4]
 8000678:	817b      	strh	r3, [r7, #10]
	port->OTYPER = port->OTYPER & ~(0x00000001 << pin);
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	685b      	ldr	r3, [r3, #4]
 800067e:	897a      	ldrh	r2, [r7, #10]
 8000680:	2101      	movs	r1, #1
 8000682:	fa01 f202 	lsl.w	r2, r1, r2
 8000686:	43d2      	mvns	r2, r2
 8000688:	401a      	ands	r2, r3
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	605a      	str	r2, [r3, #4]
	port->OTYPER = port->OTYPER | (type << pin);
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	685a      	ldr	r2, [r3, #4]
 8000692:	897b      	ldrh	r3, [r7, #10]
 8000694:	6879      	ldr	r1, [r7, #4]
 8000696:	fa01 f303 	lsl.w	r3, r1, r3
 800069a:	431a      	orrs	r2, r3
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	605a      	str	r2, [r3, #4]

	return 0;
 80006a0:	2300      	movs	r3, #0
}
 80006a2:	4618      	mov	r0, r3
 80006a4:	3714      	adds	r7, #20
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr

080006ae <gpio_configure_pin_output_speed>:

int gpio_configure_pin_output_speed(GPIO_TypeDef* port, uint16_t pin, uint32_t speed)
{
 80006ae:	b480      	push	{r7}
 80006b0:	b085      	sub	sp, #20
 80006b2:	af00      	add	r7, sp, #0
 80006b4:	60f8      	str	r0, [r7, #12]
 80006b6:	460b      	mov	r3, r1
 80006b8:	607a      	str	r2, [r7, #4]
 80006ba:	817b      	strh	r3, [r7, #10]
	port->OSPEEDR = port->OSPEEDR & ~(0x00000003 << (pin*2));
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	689b      	ldr	r3, [r3, #8]
 80006c0:	897a      	ldrh	r2, [r7, #10]
 80006c2:	0052      	lsls	r2, r2, #1
 80006c4:	2103      	movs	r1, #3
 80006c6:	fa01 f202 	lsl.w	r2, r1, r2
 80006ca:	43d2      	mvns	r2, r2
 80006cc:	401a      	ands	r2, r3
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	609a      	str	r2, [r3, #8]
	port->OSPEEDR = port->OSPEEDR | (speed << (pin*2));
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	689a      	ldr	r2, [r3, #8]
 80006d6:	897b      	ldrh	r3, [r7, #10]
 80006d8:	005b      	lsls	r3, r3, #1
 80006da:	6879      	ldr	r1, [r7, #4]
 80006dc:	fa01 f303 	lsl.w	r3, r1, r3
 80006e0:	431a      	orrs	r2, r3
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	609a      	str	r2, [r3, #8]

	return 0;
 80006e6:	2300      	movs	r3, #0
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	3714      	adds	r7, #20
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr

080006f4 <gpio_configure_pin_pull>:

int gpio_configure_pin_pull(GPIO_TypeDef* port, uint16_t pin, uint32_t pull)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b085      	sub	sp, #20
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	60f8      	str	r0, [r7, #12]
 80006fc:	460b      	mov	r3, r1
 80006fe:	607a      	str	r2, [r7, #4]
 8000700:	817b      	strh	r3, [r7, #10]
	port->PUPDR = port->PUPDR & ~(0x00000003 << (pin*2));
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	68db      	ldr	r3, [r3, #12]
 8000706:	897a      	ldrh	r2, [r7, #10]
 8000708:	0052      	lsls	r2, r2, #1
 800070a:	2103      	movs	r1, #3
 800070c:	fa01 f202 	lsl.w	r2, r1, r2
 8000710:	43d2      	mvns	r2, r2
 8000712:	401a      	ands	r2, r3
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	60da      	str	r2, [r3, #12]
	port->PUPDR = port->PUPDR | (pull << (pin*2));
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	68da      	ldr	r2, [r3, #12]
 800071c:	897b      	ldrh	r3, [r7, #10]
 800071e:	005b      	lsls	r3, r3, #1
 8000720:	6879      	ldr	r1, [r7, #4]
 8000722:	fa01 f303 	lsl.w	r3, r1, r3
 8000726:	431a      	orrs	r2, r3
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	60da      	str	r2, [r3, #12]

	return 0;
 800072c:	2300      	movs	r3, #0
}
 800072e:	4618      	mov	r0, r3
 8000730:	3714      	adds	r7, #20
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr

0800073a <gpio_configure_pin_alternate_function>:

int gpio_configure_pin_alternate_function(GPIO_TypeDef* port, uint16_t pin, uint32_t alt_function)
{
 800073a:	b480      	push	{r7}
 800073c:	b085      	sub	sp, #20
 800073e:	af00      	add	r7, sp, #0
 8000740:	60f8      	str	r0, [r7, #12]
 8000742:	460b      	mov	r3, r1
 8000744:	607a      	str	r2, [r7, #4]
 8000746:	817b      	strh	r3, [r7, #10]
	if(pin < 8)
 8000748:	897b      	ldrh	r3, [r7, #10]
 800074a:	2b07      	cmp	r3, #7
 800074c:	d814      	bhi.n	8000778 <gpio_configure_pin_alternate_function+0x3e>
	{
		port->AFR[0] = port->AFR[0] & ~(0x0000000F << (pin*4));
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	6a1b      	ldr	r3, [r3, #32]
 8000752:	897a      	ldrh	r2, [r7, #10]
 8000754:	0092      	lsls	r2, r2, #2
 8000756:	210f      	movs	r1, #15
 8000758:	fa01 f202 	lsl.w	r2, r1, r2
 800075c:	43d2      	mvns	r2, r2
 800075e:	401a      	ands	r2, r3
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	621a      	str	r2, [r3, #32]
		port->AFR[0] = port->AFR[0] | (alt_function << (pin*4));
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	6a1a      	ldr	r2, [r3, #32]
 8000768:	897b      	ldrh	r3, [r7, #10]
 800076a:	009b      	lsls	r3, r3, #2
 800076c:	6879      	ldr	r1, [r7, #4]
 800076e:	fa01 f303 	lsl.w	r3, r1, r3
 8000772:	431a      	orrs	r2, r3
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	621a      	str	r2, [r3, #32]
	{
		//port->AFR[1] = port-AFR[1] & ~(0x0000000F << (pin*4));
		//port->AFR[1] = port->AFR[1] | (alt_function << (pin*4));
	}

	return 0;
 8000778:	2300      	movs	r3, #0
}
 800077a:	4618      	mov	r0, r3
 800077c:	3714      	adds	r7, #20
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr
	...

08000788 <gpio_configure_interrupt>:
}

//*************************************GPIO INTERRUPT HANDLING FUNTIONS***************************************

int gpio_configure_interrupt(uint16_t pin, uint32_t edge)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	6039      	str	r1, [r7, #0]
 8000792:	80fb      	strh	r3, [r7, #6]
	if(edge == GPIO_RISING_EDGE)
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	2b00      	cmp	r3, #0
 8000798:	d116      	bne.n	80007c8 <gpio_configure_interrupt+0x40>
	{
		EXTI->RTSR = EXTI->RTSR & ~(0x00000001 << pin);
 800079a:	4b34      	ldr	r3, [pc, #208]	@ (800086c <gpio_configure_interrupt+0xe4>)
 800079c:	689b      	ldr	r3, [r3, #8]
 800079e:	88fa      	ldrh	r2, [r7, #6]
 80007a0:	2101      	movs	r1, #1
 80007a2:	fa01 f202 	lsl.w	r2, r1, r2
 80007a6:	43d2      	mvns	r2, r2
 80007a8:	4611      	mov	r1, r2
 80007aa:	4a30      	ldr	r2, [pc, #192]	@ (800086c <gpio_configure_interrupt+0xe4>)
 80007ac:	400b      	ands	r3, r1
 80007ae:	6093      	str	r3, [r2, #8]
		EXTI->RTSR = EXTI->RTSR | (1 << pin);
 80007b0:	4b2e      	ldr	r3, [pc, #184]	@ (800086c <gpio_configure_interrupt+0xe4>)
 80007b2:	689b      	ldr	r3, [r3, #8]
 80007b4:	88fa      	ldrh	r2, [r7, #6]
 80007b6:	2101      	movs	r1, #1
 80007b8:	fa01 f202 	lsl.w	r2, r1, r2
 80007bc:	4611      	mov	r1, r2
 80007be:	4a2b      	ldr	r2, [pc, #172]	@ (800086c <gpio_configure_interrupt+0xe4>)
 80007c0:	430b      	orrs	r3, r1
 80007c2:	6093      	str	r3, [r2, #8]

		return 0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	e04a      	b.n	800085e <gpio_configure_interrupt+0xd6>
	}
	else if(edge == GPIO_FALLING_EDGE)
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	2b01      	cmp	r3, #1
 80007cc:	d116      	bne.n	80007fc <gpio_configure_interrupt+0x74>
	{
		EXTI->FTSR = EXTI->FTSR & ~(0x00000001 << pin);
 80007ce:	4b27      	ldr	r3, [pc, #156]	@ (800086c <gpio_configure_interrupt+0xe4>)
 80007d0:	68db      	ldr	r3, [r3, #12]
 80007d2:	88fa      	ldrh	r2, [r7, #6]
 80007d4:	2101      	movs	r1, #1
 80007d6:	fa01 f202 	lsl.w	r2, r1, r2
 80007da:	43d2      	mvns	r2, r2
 80007dc:	4611      	mov	r1, r2
 80007de:	4a23      	ldr	r2, [pc, #140]	@ (800086c <gpio_configure_interrupt+0xe4>)
 80007e0:	400b      	ands	r3, r1
 80007e2:	60d3      	str	r3, [r2, #12]
		EXTI->FTSR = EXTI->FTSR | (1 << pin);
 80007e4:	4b21      	ldr	r3, [pc, #132]	@ (800086c <gpio_configure_interrupt+0xe4>)
 80007e6:	68db      	ldr	r3, [r3, #12]
 80007e8:	88fa      	ldrh	r2, [r7, #6]
 80007ea:	2101      	movs	r1, #1
 80007ec:	fa01 f202 	lsl.w	r2, r1, r2
 80007f0:	4611      	mov	r1, r2
 80007f2:	4a1e      	ldr	r2, [pc, #120]	@ (800086c <gpio_configure_interrupt+0xe4>)
 80007f4:	430b      	orrs	r3, r1
 80007f6:	60d3      	str	r3, [r2, #12]

		return 0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	e030      	b.n	800085e <gpio_configure_interrupt+0xd6>
	}
	else if(edge == GPIO_RISING_FALLING_EDGE)
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	2b02      	cmp	r3, #2
 8000800:	d12b      	bne.n	800085a <gpio_configure_interrupt+0xd2>
	{
		EXTI->RTSR = EXTI->RTSR & ~(0x00000001 << pin);
 8000802:	4b1a      	ldr	r3, [pc, #104]	@ (800086c <gpio_configure_interrupt+0xe4>)
 8000804:	689b      	ldr	r3, [r3, #8]
 8000806:	88fa      	ldrh	r2, [r7, #6]
 8000808:	2101      	movs	r1, #1
 800080a:	fa01 f202 	lsl.w	r2, r1, r2
 800080e:	43d2      	mvns	r2, r2
 8000810:	4611      	mov	r1, r2
 8000812:	4a16      	ldr	r2, [pc, #88]	@ (800086c <gpio_configure_interrupt+0xe4>)
 8000814:	400b      	ands	r3, r1
 8000816:	6093      	str	r3, [r2, #8]
		EXTI->RTSR = EXTI->RTSR | (1 << pin);
 8000818:	4b14      	ldr	r3, [pc, #80]	@ (800086c <gpio_configure_interrupt+0xe4>)
 800081a:	689b      	ldr	r3, [r3, #8]
 800081c:	88fa      	ldrh	r2, [r7, #6]
 800081e:	2101      	movs	r1, #1
 8000820:	fa01 f202 	lsl.w	r2, r1, r2
 8000824:	4611      	mov	r1, r2
 8000826:	4a11      	ldr	r2, [pc, #68]	@ (800086c <gpio_configure_interrupt+0xe4>)
 8000828:	430b      	orrs	r3, r1
 800082a:	6093      	str	r3, [r2, #8]
		EXTI->FTSR = EXTI->FTSR & ~(0x00000001 << pin);
 800082c:	4b0f      	ldr	r3, [pc, #60]	@ (800086c <gpio_configure_interrupt+0xe4>)
 800082e:	68db      	ldr	r3, [r3, #12]
 8000830:	88fa      	ldrh	r2, [r7, #6]
 8000832:	2101      	movs	r1, #1
 8000834:	fa01 f202 	lsl.w	r2, r1, r2
 8000838:	43d2      	mvns	r2, r2
 800083a:	4611      	mov	r1, r2
 800083c:	4a0b      	ldr	r2, [pc, #44]	@ (800086c <gpio_configure_interrupt+0xe4>)
 800083e:	400b      	ands	r3, r1
 8000840:	60d3      	str	r3, [r2, #12]
		EXTI->FTSR = EXTI->FTSR | (1 << pin);
 8000842:	4b0a      	ldr	r3, [pc, #40]	@ (800086c <gpio_configure_interrupt+0xe4>)
 8000844:	68db      	ldr	r3, [r3, #12]
 8000846:	88fa      	ldrh	r2, [r7, #6]
 8000848:	2101      	movs	r1, #1
 800084a:	fa01 f202 	lsl.w	r2, r1, r2
 800084e:	4611      	mov	r1, r2
 8000850:	4a06      	ldr	r2, [pc, #24]	@ (800086c <gpio_configure_interrupt+0xe4>)
 8000852:	430b      	orrs	r3, r1
 8000854:	60d3      	str	r3, [r2, #12]

		return 0;
 8000856:	2300      	movs	r3, #0
 8000858:	e001      	b.n	800085e <gpio_configure_interrupt+0xd6>
	}
	else
	{
		return -1;
 800085a:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 800085e:	4618      	mov	r0, r3
 8000860:	370c      	adds	r7, #12
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	40013c00 	.word	0x40013c00

08000870 <gpio_enable_interrupt>:

int gpio_enable_interrupt(uint16_t pin, IRQn_Type irq)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	460a      	mov	r2, r1
 800087a:	80fb      	strh	r3, [r7, #6]
 800087c:	4613      	mov	r3, r2
 800087e:	717b      	strb	r3, [r7, #5]
	EXTI->IMR = EXTI->IMR & ~(0x00000001 << pin);
 8000880:	4b0f      	ldr	r3, [pc, #60]	@ (80008c0 <gpio_enable_interrupt+0x50>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	88fa      	ldrh	r2, [r7, #6]
 8000886:	2101      	movs	r1, #1
 8000888:	fa01 f202 	lsl.w	r2, r1, r2
 800088c:	43d2      	mvns	r2, r2
 800088e:	4611      	mov	r1, r2
 8000890:	4a0b      	ldr	r2, [pc, #44]	@ (80008c0 <gpio_enable_interrupt+0x50>)
 8000892:	400b      	ands	r3, r1
 8000894:	6013      	str	r3, [r2, #0]
	EXTI->IMR = EXTI->IMR | (1 << pin);
 8000896:	4b0a      	ldr	r3, [pc, #40]	@ (80008c0 <gpio_enable_interrupt+0x50>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	88fa      	ldrh	r2, [r7, #6]
 800089c:	2101      	movs	r1, #1
 800089e:	fa01 f202 	lsl.w	r2, r1, r2
 80008a2:	4611      	mov	r1, r2
 80008a4:	4a06      	ldr	r2, [pc, #24]	@ (80008c0 <gpio_enable_interrupt+0x50>)
 80008a6:	430b      	orrs	r3, r1
 80008a8:	6013      	str	r3, [r2, #0]
	NVIC_EnableIRQ(irq);
 80008aa:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff fe46 	bl	8000540 <__NVIC_EnableIRQ>

	return 0;
 80008b4:	2300      	movs	r3, #0
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3708      	adds	r7, #8
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	40013c00 	.word	0x40013c00

080008c4 <__NVIC_EnableIRQ>:
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	4603      	mov	r3, r0
 80008cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	db0b      	blt.n	80008ee <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008d6:	79fb      	ldrb	r3, [r7, #7]
 80008d8:	f003 021f 	and.w	r2, r3, #31
 80008dc:	4907      	ldr	r1, [pc, #28]	@ (80008fc <__NVIC_EnableIRQ+0x38>)
 80008de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e2:	095b      	lsrs	r3, r3, #5
 80008e4:	2001      	movs	r0, #1
 80008e6:	fa00 f202 	lsl.w	r2, r0, r2
 80008ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80008ee:	bf00      	nop
 80008f0:	370c      	adds	r7, #12
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	e000e100 	.word	0xe000e100

08000900 <usart_choose_type>:
#include <STM32F401VE_USART_driver.h>

//*********************************SPI CONFIGURATION FUCTIONS********************************************************

void usart_choose_type(uint32_t usart)
{
 8000900:	b480      	push	{r7}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
	switch(usart)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	2b02      	cmp	r3, #2
 800090c:	d017      	beq.n	800093e <usart_choose_type+0x3e>
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	2b02      	cmp	r3, #2
 8000912:	d81b      	bhi.n	800094c <usart_choose_type+0x4c>
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d003      	beq.n	8000922 <usart_choose_type+0x22>
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	2b01      	cmp	r3, #1
 800091e:	d007      	beq.n	8000930 <usart_choose_type+0x30>
	case USART6_TYPE:
	{
		RCC->APB2ENR = RCC->APB2ENR | USART6EN;
	}break;
	}
}
 8000920:	e014      	b.n	800094c <usart_choose_type+0x4c>
		RCC->APB2ENR = RCC->APB2ENR | USART1EN;
 8000922:	4b0d      	ldr	r3, [pc, #52]	@ (8000958 <usart_choose_type+0x58>)
 8000924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000926:	4a0c      	ldr	r2, [pc, #48]	@ (8000958 <usart_choose_type+0x58>)
 8000928:	f043 0310 	orr.w	r3, r3, #16
 800092c:	6453      	str	r3, [r2, #68]	@ 0x44
	}break;
 800092e:	e00d      	b.n	800094c <usart_choose_type+0x4c>
		RCC->APB1ENR = RCC->APB1ENR | USART2EN;
 8000930:	4b09      	ldr	r3, [pc, #36]	@ (8000958 <usart_choose_type+0x58>)
 8000932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000934:	4a08      	ldr	r2, [pc, #32]	@ (8000958 <usart_choose_type+0x58>)
 8000936:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800093a:	6413      	str	r3, [r2, #64]	@ 0x40
	}break;
 800093c:	e006      	b.n	800094c <usart_choose_type+0x4c>
		RCC->APB2ENR = RCC->APB2ENR | USART6EN;
 800093e:	4b06      	ldr	r3, [pc, #24]	@ (8000958 <usart_choose_type+0x58>)
 8000940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000942:	4a05      	ldr	r2, [pc, #20]	@ (8000958 <usart_choose_type+0x58>)
 8000944:	f043 0320 	orr.w	r3, r3, #32
 8000948:	6453      	str	r3, [r2, #68]	@ 0x44
	}break;
 800094a:	bf00      	nop
}
 800094c:	bf00      	nop
 800094e:	370c      	adds	r7, #12
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr
 8000958:	40023800 	.word	0x40023800

0800095c <usart_configure_cr1>:

void usart_configure_cr1(USART_TypeDef* type, uint16_t over8, uint16_t ue, uint16_t m, uint16_t wake, uint16_t pce, uint16_t ps, uint16_t peie, uint16_t txeie, uint16_t tcie, uint16_t rxneie, uint16_t idleie, uint16_t te, uint16_t re, uint16_t rwu, uint16_t sbk)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b084      	sub	sp, #16
 8000960:	af00      	add	r7, sp, #0
 8000962:	60f8      	str	r0, [r7, #12]
 8000964:	4608      	mov	r0, r1
 8000966:	4611      	mov	r1, r2
 8000968:	461a      	mov	r2, r3
 800096a:	4603      	mov	r3, r0
 800096c:	817b      	strh	r3, [r7, #10]
 800096e:	460b      	mov	r3, r1
 8000970:	813b      	strh	r3, [r7, #8]
 8000972:	4613      	mov	r3, r2
 8000974:	80fb      	strh	r3, [r7, #6]
	usart_cr1_configure_over8(type, over8);
 8000976:	897b      	ldrh	r3, [r7, #10]
 8000978:	4619      	mov	r1, r3
 800097a:	68f8      	ldr	r0, [r7, #12]
 800097c:	f000 f9d0 	bl	8000d20 <usart_cr1_configure_over8>
	usart_cr1_configure_ue(type, ue);
 8000980:	893b      	ldrh	r3, [r7, #8]
 8000982:	4619      	mov	r1, r3
 8000984:	68f8      	ldr	r0, [r7, #12]
 8000986:	f000 f9e4 	bl	8000d52 <usart_cr1_configure_ue>
	usart_cr1_configure_m(type, m);
 800098a:	88fb      	ldrh	r3, [r7, #6]
 800098c:	4619      	mov	r1, r3
 800098e:	68f8      	ldr	r0, [r7, #12]
 8000990:	f000 f9f8 	bl	8000d84 <usart_cr1_configure_m>
	usart_cr1_configure_wake(type, wake);
 8000994:	8b3b      	ldrh	r3, [r7, #24]
 8000996:	4619      	mov	r1, r3
 8000998:	68f8      	ldr	r0, [r7, #12]
 800099a:	f000 fa0c 	bl	8000db6 <usart_cr1_configure_wake>
	usart_cr1_configure_pce(type, pce);
 800099e:	8bbb      	ldrh	r3, [r7, #28]
 80009a0:	4619      	mov	r1, r3
 80009a2:	68f8      	ldr	r0, [r7, #12]
 80009a4:	f000 fa20 	bl	8000de8 <usart_cr1_configure_pce>
	usart_cr1_configure_ps(type, ps);
 80009a8:	8c3b      	ldrh	r3, [r7, #32]
 80009aa:	4619      	mov	r1, r3
 80009ac:	68f8      	ldr	r0, [r7, #12]
 80009ae:	f000 fa34 	bl	8000e1a <usart_cr1_configure_ps>
	usart_cr1_configure_peie(type, peie);
 80009b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80009b4:	4619      	mov	r1, r3
 80009b6:	68f8      	ldr	r0, [r7, #12]
 80009b8:	f000 fa48 	bl	8000e4c <usart_cr1_configure_peie>
	usart_cr1_configure_txeie(type, txeie);
 80009bc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80009be:	4619      	mov	r1, r3
 80009c0:	68f8      	ldr	r0, [r7, #12]
 80009c2:	f000 fa5c 	bl	8000e7e <usart_cr1_configure_txeie>
	usart_cr1_configure_tcie(type, tcie);
 80009c6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80009c8:	4619      	mov	r1, r3
 80009ca:	68f8      	ldr	r0, [r7, #12]
 80009cc:	f000 fa70 	bl	8000eb0 <usart_cr1_configure_tcie>
	usart_cr1_configure_rxneie(type, rxneie);
 80009d0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80009d2:	4619      	mov	r1, r3
 80009d4:	68f8      	ldr	r0, [r7, #12]
 80009d6:	f000 fa84 	bl	8000ee2 <usart_cr1_configure_rxneie>
	usart_cr1_configure_idleie(type, idleie);
 80009da:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80009dc:	4619      	mov	r1, r3
 80009de:	68f8      	ldr	r0, [r7, #12]
 80009e0:	f000 fa98 	bl	8000f14 <usart_cr1_configure_idleie>
	usart_cr1_configure_te(type, te);
 80009e4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80009e6:	4619      	mov	r1, r3
 80009e8:	68f8      	ldr	r0, [r7, #12]
 80009ea:	f000 faac 	bl	8000f46 <usart_cr1_configure_te>
	usart_cr1_configure_re(type, re);
 80009ee:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80009f0:	4619      	mov	r1, r3
 80009f2:	68f8      	ldr	r0, [r7, #12]
 80009f4:	f000 fac0 	bl	8000f78 <usart_cr1_configure_re>
	usart_cr1_configure_rwu(type, rwu);
 80009f8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80009fc:	4619      	mov	r1, r3
 80009fe:	68f8      	ldr	r0, [r7, #12]
 8000a00:	f000 fad3 	bl	8000faa <usart_cr1_configure_rwu>
	usart_cr1_configure_sbk(type, sbk);
 8000a04:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8000a08:	4619      	mov	r1, r3
 8000a0a:	68f8      	ldr	r0, [r7, #12]
 8000a0c:	f000 fae6 	bl	8000fdc <usart_cr1_configure_sbk>
}
 8000a10:	bf00      	nop
 8000a12:	3710      	adds	r7, #16
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}

08000a18 <usart_configure_cr2>:

void usart_configure_cr2(USART_TypeDef* type, uint16_t linen, uint16_t stop, uint16_t clken, uint16_t cpol, uint16_t cpha, uint16_t lbcl, uint16_t lbdie, uint16_t lbdl, uint16_t add)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b084      	sub	sp, #16
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	60f8      	str	r0, [r7, #12]
 8000a20:	4608      	mov	r0, r1
 8000a22:	4611      	mov	r1, r2
 8000a24:	461a      	mov	r2, r3
 8000a26:	4603      	mov	r3, r0
 8000a28:	817b      	strh	r3, [r7, #10]
 8000a2a:	460b      	mov	r3, r1
 8000a2c:	813b      	strh	r3, [r7, #8]
 8000a2e:	4613      	mov	r3, r2
 8000a30:	80fb      	strh	r3, [r7, #6]
	usart_cr2_configure_linen(type, linen);
 8000a32:	897b      	ldrh	r3, [r7, #10]
 8000a34:	4619      	mov	r1, r3
 8000a36:	68f8      	ldr	r0, [r7, #12]
 8000a38:	f000 fae8 	bl	800100c <usart_cr2_configure_linen>
	usart_cr2_configure_stop(type, stop);
 8000a3c:	893b      	ldrh	r3, [r7, #8]
 8000a3e:	4619      	mov	r1, r3
 8000a40:	68f8      	ldr	r0, [r7, #12]
 8000a42:	f000 fafc 	bl	800103e <usart_cr2_configure_stop>
	usart_cr2_configure_clken(type, clken);
 8000a46:	88fb      	ldrh	r3, [r7, #6]
 8000a48:	4619      	mov	r1, r3
 8000a4a:	68f8      	ldr	r0, [r7, #12]
 8000a4c:	f000 fb10 	bl	8001070 <usart_cr2_configure_clken>
	usart_cr2_configure_cpol(type, cpol);
 8000a50:	8b3b      	ldrh	r3, [r7, #24]
 8000a52:	4619      	mov	r1, r3
 8000a54:	68f8      	ldr	r0, [r7, #12]
 8000a56:	f000 fb24 	bl	80010a2 <usart_cr2_configure_cpol>
	usart_cr2_configure_cpha(type, cpha);
 8000a5a:	8bbb      	ldrh	r3, [r7, #28]
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	68f8      	ldr	r0, [r7, #12]
 8000a60:	f000 fb38 	bl	80010d4 <usart_cr2_configure_cpha>
	usart_cr2_configure_lbcl(type, lbcl);
 8000a64:	8c3b      	ldrh	r3, [r7, #32]
 8000a66:	4619      	mov	r1, r3
 8000a68:	68f8      	ldr	r0, [r7, #12]
 8000a6a:	f000 fb4c 	bl	8001106 <usart_cr2_configure_lbcl>
	usart_cr2_configure_lbdie(type, lbdie);
 8000a6e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000a70:	4619      	mov	r1, r3
 8000a72:	68f8      	ldr	r0, [r7, #12]
 8000a74:	f000 fb60 	bl	8001138 <usart_cr2_configure_lbdie>
	usart_cr2_configure_lbdl(type, lbdl);
 8000a78:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	68f8      	ldr	r0, [r7, #12]
 8000a7e:	f000 fb74 	bl	800116a <usart_cr2_configure_lbdl>
	usart_cr2_configure_add(type, add);
 8000a82:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000a84:	4619      	mov	r1, r3
 8000a86:	68f8      	ldr	r0, [r7, #12]
 8000a88:	f000 fb88 	bl	800119c <usart_cr2_configure_add>
}
 8000a8c:	bf00      	nop
 8000a8e:	3710      	adds	r7, #16
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}

08000a94 <usart_configure_cr3>:

void usart_configure_cr3(USART_TypeDef* type, uint16_t onebit, uint16_t ctsie, uint16_t ctse, uint16_t rtse, uint16_t dmat, uint16_t dmar, uint16_t scen, uint16_t nack, uint16_t hdsel, uint16_t irlp, uint16_t iren, uint16_t eie)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	60f8      	str	r0, [r7, #12]
 8000a9c:	4608      	mov	r0, r1
 8000a9e:	4611      	mov	r1, r2
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	817b      	strh	r3, [r7, #10]
 8000aa6:	460b      	mov	r3, r1
 8000aa8:	813b      	strh	r3, [r7, #8]
 8000aaa:	4613      	mov	r3, r2
 8000aac:	80fb      	strh	r3, [r7, #6]
	usart_cr3_configure_onebit(type, onebit);
 8000aae:	897b      	ldrh	r3, [r7, #10]
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	68f8      	ldr	r0, [r7, #12]
 8000ab4:	f000 fb8a 	bl	80011cc <usart_cr3_configure_onebit>
	usart_cr3_configure_ctsie(type, ctsie);
 8000ab8:	893b      	ldrh	r3, [r7, #8]
 8000aba:	4619      	mov	r1, r3
 8000abc:	68f8      	ldr	r0, [r7, #12]
 8000abe:	f000 fb9e 	bl	80011fe <usart_cr3_configure_ctsie>
	usart_cr3_configure_ctse(type, ctse);
 8000ac2:	88fb      	ldrh	r3, [r7, #6]
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	68f8      	ldr	r0, [r7, #12]
 8000ac8:	f000 fbb2 	bl	8001230 <usart_cr3_configure_ctse>
	usart_cr3_configure_rtse(type, rtse);
 8000acc:	8b3b      	ldrh	r3, [r7, #24]
 8000ace:	4619      	mov	r1, r3
 8000ad0:	68f8      	ldr	r0, [r7, #12]
 8000ad2:	f000 fbc6 	bl	8001262 <usart_cr3_configure_rtse>
	usart_cr3_configure_dmat(type, dmat);
 8000ad6:	8bbb      	ldrh	r3, [r7, #28]
 8000ad8:	4619      	mov	r1, r3
 8000ada:	68f8      	ldr	r0, [r7, #12]
 8000adc:	f000 fbda 	bl	8001294 <usart_cr3_configure_dmat>
	usart_cr3_configure_dmar(type, dmar);
 8000ae0:	8c3b      	ldrh	r3, [r7, #32]
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	68f8      	ldr	r0, [r7, #12]
 8000ae6:	f000 fbee 	bl	80012c6 <usart_cr3_configure_dmar>
	usart_cr3_configure_scen(type, scen);
 8000aea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000aec:	4619      	mov	r1, r3
 8000aee:	68f8      	ldr	r0, [r7, #12]
 8000af0:	f000 fc02 	bl	80012f8 <usart_cr3_configure_scen>
	usart_cr3_configure_nack(type, nack);
 8000af4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000af6:	4619      	mov	r1, r3
 8000af8:	68f8      	ldr	r0, [r7, #12]
 8000afa:	f000 fc16 	bl	800132a <usart_cr3_configure_nack>
	usart_cr3_configure_hdsel(type, hdsel);
 8000afe:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000b00:	4619      	mov	r1, r3
 8000b02:	68f8      	ldr	r0, [r7, #12]
 8000b04:	f000 fc2a 	bl	800135c <usart_cr3_configure_hdsel>
	usart_cr3_configure_irlp(type, irlp);
 8000b08:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	68f8      	ldr	r0, [r7, #12]
 8000b0e:	f000 fc3e 	bl	800138e <usart_cr3_configure_irlp>
	usart_cr3_configure_iren(type, iren);
 8000b12:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000b14:	4619      	mov	r1, r3
 8000b16:	68f8      	ldr	r0, [r7, #12]
 8000b18:	f000 fc52 	bl	80013c0 <usart_cr3_configure_iren>
	usart_cr3_configure_eie(type, eie);
 8000b1c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000b1e:	4619      	mov	r1, r3
 8000b20:	68f8      	ldr	r0, [r7, #12]
 8000b22:	f000 fc66 	bl	80013f2 <usart_cr3_configure_eie>
}
 8000b26:	bf00      	nop
 8000b28:	3710      	adds	r7, #16
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}

08000b2e <usart_configure_brr>:

void usart_configure_brr(USART_TypeDef* type, uint16_t div_mantissa, uint16_t div_fraction)
{
 8000b2e:	b580      	push	{r7, lr}
 8000b30:	b082      	sub	sp, #8
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	6078      	str	r0, [r7, #4]
 8000b36:	460b      	mov	r3, r1
 8000b38:	807b      	strh	r3, [r7, #2]
 8000b3a:	4613      	mov	r3, r2
 8000b3c:	803b      	strh	r3, [r7, #0]
	usart_brr_configure_div_mantissa(type, div_mantissa);
 8000b3e:	887b      	ldrh	r3, [r7, #2]
 8000b40:	4619      	mov	r1, r3
 8000b42:	6878      	ldr	r0, [r7, #4]
 8000b44:	f000 fc6d 	bl	8001422 <usart_brr_configure_div_mantissa>
	usart_brr_configure_div_fraction(type, div_fraction);
 8000b48:	883b      	ldrh	r3, [r7, #0]
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	6878      	ldr	r0, [r7, #4]
 8000b4e:	f000 fc83 	bl	8001458 <usart_brr_configure_div_fraction>
}
 8000b52:	bf00      	nop
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}

08000b5a <usart_configure_gtpr>:

void usart_configure_gtpr(USART_TypeDef* type, uint16_t gt, uint16_t psc)
{
 8000b5a:	b580      	push	{r7, lr}
 8000b5c:	b082      	sub	sp, #8
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	6078      	str	r0, [r7, #4]
 8000b62:	460b      	mov	r3, r1
 8000b64:	807b      	strh	r3, [r7, #2]
 8000b66:	4613      	mov	r3, r2
 8000b68:	803b      	strh	r3, [r7, #0]
	usart_gtpr_configure_gt(type, gt);
 8000b6a:	887b      	ldrh	r3, [r7, #2]
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	6878      	ldr	r0, [r7, #4]
 8000b70:	f000 fc8a 	bl	8001488 <usart_gtpr_configure_gt>
	usart_gtpr_configure_psc(type, psc);
 8000b74:	883b      	ldrh	r3, [r7, #0]
 8000b76:	4619      	mov	r1, r3
 8000b78:	6878      	ldr	r0, [r7, #4]
 8000b7a:	f000 fc9e 	bl	80014ba <usart_gtpr_configure_psc>
}
 8000b7e:	bf00      	nop
 8000b80:	3708      	adds	r7, #8
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}

08000b86 <usart_configure>:

void usart_configure(usart_type* usart)
{
 8000b86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000b8a:	b094      	sub	sp, #80	@ 0x50
 8000b8c:	af0c      	add	r7, sp, #48	@ 0x30
 8000b8e:	61f8      	str	r0, [r7, #28]
	usart_choose_type(usart->type);
 8000b90:	69fb      	ldr	r3, [r7, #28]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	4618      	mov	r0, r3
 8000b96:	f7ff feb3 	bl	8000900 <usart_choose_type>
	usart_cr1_configure_ue(usart->usart, 0x0);
 8000b9a:	69fb      	ldr	r3, [r7, #28]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f000 f8d6 	bl	8000d52 <usart_cr1_configure_ue>
	usart_configure_brr(usart->usart, usart->div_mantissa, usart->div_fraction);
 8000ba6:	69fb      	ldr	r3, [r7, #28]
 8000ba8:	6818      	ldr	r0, [r3, #0]
 8000baa:	69fb      	ldr	r3, [r7, #28]
 8000bac:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 8000bb0:	69fb      	ldr	r3, [r7, #28]
 8000bb2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	f7ff ffb9 	bl	8000b2e <usart_configure_brr>
	usart_configure_cr1(usart->usart, usart->over8, usart->ue, usart->m, usart->wake, usart->pce, usart->ps, usart->peie, usart->txeie, usart->tcie, usart->rxneie, usart->idleie, usart->te, usart->re, usart->rwu, usart->sbk);
 8000bbc:	69fb      	ldr	r3, [r7, #28]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	61bb      	str	r3, [r7, #24]
 8000bc2:	69fb      	ldr	r3, [r7, #28]
 8000bc4:	f8b3 c008 	ldrh.w	ip, [r3, #8]
 8000bc8:	69fb      	ldr	r3, [r7, #28]
 8000bca:	f8b3 e00a 	ldrh.w	lr, [r3, #10]
 8000bce:	69fb      	ldr	r3, [r7, #28]
 8000bd0:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 8000bd4:	69fb      	ldr	r3, [r7, #28]
 8000bd6:	89d8      	ldrh	r0, [r3, #14]
 8000bd8:	69fb      	ldr	r3, [r7, #28]
 8000bda:	8a1c      	ldrh	r4, [r3, #16]
 8000bdc:	69fb      	ldr	r3, [r7, #28]
 8000bde:	8a5d      	ldrh	r5, [r3, #18]
 8000be0:	69fb      	ldr	r3, [r7, #28]
 8000be2:	8a9e      	ldrh	r6, [r3, #20]
 8000be4:	69fb      	ldr	r3, [r7, #28]
 8000be6:	8ada      	ldrh	r2, [r3, #22]
 8000be8:	617a      	str	r2, [r7, #20]
 8000bea:	69fb      	ldr	r3, [r7, #28]
 8000bec:	8b19      	ldrh	r1, [r3, #24]
 8000bee:	6139      	str	r1, [r7, #16]
 8000bf0:	69fb      	ldr	r3, [r7, #28]
 8000bf2:	8b5b      	ldrh	r3, [r3, #26]
 8000bf4:	60fb      	str	r3, [r7, #12]
 8000bf6:	69fb      	ldr	r3, [r7, #28]
 8000bf8:	8b9a      	ldrh	r2, [r3, #28]
 8000bfa:	60ba      	str	r2, [r7, #8]
 8000bfc:	69fb      	ldr	r3, [r7, #28]
 8000bfe:	8bd9      	ldrh	r1, [r3, #30]
 8000c00:	6079      	str	r1, [r7, #4]
 8000c02:	69fb      	ldr	r3, [r7, #28]
 8000c04:	8c19      	ldrh	r1, [r3, #32]
 8000c06:	69fb      	ldr	r3, [r7, #28]
 8000c08:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8000c0a:	69fb      	ldr	r3, [r7, #28]
 8000c0c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000c0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000c10:	920a      	str	r2, [sp, #40]	@ 0x28
 8000c12:	9109      	str	r1, [sp, #36]	@ 0x24
 8000c14:	6879      	ldr	r1, [r7, #4]
 8000c16:	9108      	str	r1, [sp, #32]
 8000c18:	68ba      	ldr	r2, [r7, #8]
 8000c1a:	9207      	str	r2, [sp, #28]
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	9306      	str	r3, [sp, #24]
 8000c20:	6939      	ldr	r1, [r7, #16]
 8000c22:	9105      	str	r1, [sp, #20]
 8000c24:	697a      	ldr	r2, [r7, #20]
 8000c26:	9204      	str	r2, [sp, #16]
 8000c28:	9603      	str	r6, [sp, #12]
 8000c2a:	9502      	str	r5, [sp, #8]
 8000c2c:	9401      	str	r4, [sp, #4]
 8000c2e:	9000      	str	r0, [sp, #0]
 8000c30:	4643      	mov	r3, r8
 8000c32:	4672      	mov	r2, lr
 8000c34:	4661      	mov	r1, ip
 8000c36:	69b8      	ldr	r0, [r7, #24]
 8000c38:	f7ff fe90 	bl	800095c <usart_configure_cr1>
	usart_configure_cr2(usart->usart, usart->linen, usart->stop, usart->clken, usart->cpol, usart->cpha, usart->lbcl, usart->lbdie, usart->lbdl, usart->add);
 8000c3c:	69fb      	ldr	r3, [r7, #28]
 8000c3e:	681e      	ldr	r6, [r3, #0]
 8000c40:	69fb      	ldr	r3, [r7, #28]
 8000c42:	f8b3 c026 	ldrh.w	ip, [r3, #38]	@ 0x26
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	f8b3 e028 	ldrh.w	lr, [r3, #40]	@ 0x28
 8000c4c:	69fb      	ldr	r3, [r7, #28]
 8000c4e:	f8b3 802a 	ldrh.w	r8, [r3, #42]	@ 0x2a
 8000c52:	69fb      	ldr	r3, [r7, #28]
 8000c54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8000c56:	69fa      	ldr	r2, [r7, #28]
 8000c58:	8dd2      	ldrh	r2, [r2, #46]	@ 0x2e
 8000c5a:	69f9      	ldr	r1, [r7, #28]
 8000c5c:	8e09      	ldrh	r1, [r1, #48]	@ 0x30
 8000c5e:	69f8      	ldr	r0, [r7, #28]
 8000c60:	8e40      	ldrh	r0, [r0, #50]	@ 0x32
 8000c62:	69fc      	ldr	r4, [r7, #28]
 8000c64:	8ea4      	ldrh	r4, [r4, #52]	@ 0x34
 8000c66:	69fd      	ldr	r5, [r7, #28]
 8000c68:	8eed      	ldrh	r5, [r5, #54]	@ 0x36
 8000c6a:	9505      	str	r5, [sp, #20]
 8000c6c:	9404      	str	r4, [sp, #16]
 8000c6e:	9003      	str	r0, [sp, #12]
 8000c70:	9102      	str	r1, [sp, #8]
 8000c72:	9201      	str	r2, [sp, #4]
 8000c74:	9300      	str	r3, [sp, #0]
 8000c76:	4643      	mov	r3, r8
 8000c78:	4672      	mov	r2, lr
 8000c7a:	4661      	mov	r1, ip
 8000c7c:	4630      	mov	r0, r6
 8000c7e:	f7ff fecb 	bl	8000a18 <usart_configure_cr2>
	usart_configure_cr3(usart->usart, usart->onebit, usart->ctsie, usart->ctse, usart->rtse, usart->dmat, usart->dmar, usart->scen, usart->nack, usart->hdsel, usart->irlp, usart->iren, usart->eie);
 8000c82:	69fb      	ldr	r3, [r7, #28]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	61bb      	str	r3, [r7, #24]
 8000c88:	69fb      	ldr	r3, [r7, #28]
 8000c8a:	f8b3 c038 	ldrh.w	ip, [r3, #56]	@ 0x38
 8000c8e:	69fb      	ldr	r3, [r7, #28]
 8000c90:	f8b3 e03a 	ldrh.w	lr, [r3, #58]	@ 0x3a
 8000c94:	69fb      	ldr	r3, [r7, #28]
 8000c96:	f8b3 803c 	ldrh.w	r8, [r3, #60]	@ 0x3c
 8000c9a:	69fb      	ldr	r3, [r7, #28]
 8000c9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000c9e:	69fa      	ldr	r2, [r7, #28]
 8000ca0:	f8b2 2040 	ldrh.w	r2, [r2, #64]	@ 0x40
 8000ca4:	617a      	str	r2, [r7, #20]
 8000ca6:	69f9      	ldr	r1, [r7, #28]
 8000ca8:	f8b1 1042 	ldrh.w	r1, [r1, #66]	@ 0x42
 8000cac:	69f8      	ldr	r0, [r7, #28]
 8000cae:	f8b0 0044 	ldrh.w	r0, [r0, #68]	@ 0x44
 8000cb2:	69fc      	ldr	r4, [r7, #28]
 8000cb4:	f8b4 4046 	ldrh.w	r4, [r4, #70]	@ 0x46
 8000cb8:	69fd      	ldr	r5, [r7, #28]
 8000cba:	f8b5 5048 	ldrh.w	r5, [r5, #72]	@ 0x48
 8000cbe:	69fe      	ldr	r6, [r7, #28]
 8000cc0:	f8b6 604a 	ldrh.w	r6, [r6, #74]	@ 0x4a
 8000cc4:	69fa      	ldr	r2, [r7, #28]
 8000cc6:	f8b2 204c 	ldrh.w	r2, [r2, #76]	@ 0x4c
 8000cca:	613a      	str	r2, [r7, #16]
 8000ccc:	69fa      	ldr	r2, [r7, #28]
 8000cce:	f8b2 204e 	ldrh.w	r2, [r2, #78]	@ 0x4e
 8000cd2:	9208      	str	r2, [sp, #32]
 8000cd4:	693a      	ldr	r2, [r7, #16]
 8000cd6:	9207      	str	r2, [sp, #28]
 8000cd8:	9606      	str	r6, [sp, #24]
 8000cda:	9505      	str	r5, [sp, #20]
 8000cdc:	9404      	str	r4, [sp, #16]
 8000cde:	9003      	str	r0, [sp, #12]
 8000ce0:	9102      	str	r1, [sp, #8]
 8000ce2:	697a      	ldr	r2, [r7, #20]
 8000ce4:	9201      	str	r2, [sp, #4]
 8000ce6:	9300      	str	r3, [sp, #0]
 8000ce8:	4643      	mov	r3, r8
 8000cea:	4672      	mov	r2, lr
 8000cec:	4661      	mov	r1, ip
 8000cee:	69b8      	ldr	r0, [r7, #24]
 8000cf0:	f7ff fed0 	bl	8000a94 <usart_configure_cr3>
	usart_configure_gtpr(usart->usart, usart->gt, usart->psc);
 8000cf4:	69fb      	ldr	r3, [r7, #28]
 8000cf6:	6818      	ldr	r0, [r3, #0]
 8000cf8:	69fb      	ldr	r3, [r7, #28]
 8000cfa:	f8b3 1054 	ldrh.w	r1, [r3, #84]	@ 0x54
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8000d04:	461a      	mov	r2, r3
 8000d06:	f7ff ff28 	bl	8000b5a <usart_configure_gtpr>
	usart_cr1_configure_ue(usart->usart, 0x1);
 8000d0a:	69fb      	ldr	r3, [r7, #28]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	2101      	movs	r1, #1
 8000d10:	4618      	mov	r0, r3
 8000d12:	f000 f81e 	bl	8000d52 <usart_cr1_configure_ue>
}
 8000d16:	bf00      	nop
 8000d18:	3720      	adds	r7, #32
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000d20 <usart_cr1_configure_over8>:

void usart_cr1_configure_over8(USART_TypeDef* type, uint16_t over8)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
 8000d28:	460b      	mov	r3, r1
 8000d2a:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << USART_OVER8);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	60da      	str	r2, [r3, #12]
	type->CR1 = type->CR1 | (over8 << USART_OVER8);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	68da      	ldr	r2, [r3, #12]
 8000d3c:	887b      	ldrh	r3, [r7, #2]
 8000d3e:	03db      	lsls	r3, r3, #15
 8000d40:	431a      	orrs	r2, r3
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	60da      	str	r2, [r3, #12]
}
 8000d46:	bf00      	nop
 8000d48:	370c      	adds	r7, #12
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr

08000d52 <usart_cr1_configure_ue>:

void usart_cr1_configure_ue(USART_TypeDef* type, uint16_t ue)
{
 8000d52:	b480      	push	{r7}
 8000d54:	b083      	sub	sp, #12
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6078      	str	r0, [r7, #4]
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << USART_UE);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	68db      	ldr	r3, [r3, #12]
 8000d62:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	60da      	str	r2, [r3, #12]
	type->CR1 = type->CR1 | (ue << USART_UE);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	68da      	ldr	r2, [r3, #12]
 8000d6e:	887b      	ldrh	r3, [r7, #2]
 8000d70:	035b      	lsls	r3, r3, #13
 8000d72:	431a      	orrs	r2, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	60da      	str	r2, [r3, #12]
}
 8000d78:	bf00      	nop
 8000d7a:	370c      	adds	r7, #12
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr

08000d84 <usart_cr1_configure_m>:

void usart_cr1_configure_m(USART_TypeDef* type, uint16_t m)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	460b      	mov	r3, r1
 8000d8e:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << USART_M);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	60da      	str	r2, [r3, #12]
	type->CR1 = type->CR1 | (m << USART_M);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	68da      	ldr	r2, [r3, #12]
 8000da0:	887b      	ldrh	r3, [r7, #2]
 8000da2:	031b      	lsls	r3, r3, #12
 8000da4:	431a      	orrs	r2, r3
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	60da      	str	r2, [r3, #12]
}
 8000daa:	bf00      	nop
 8000dac:	370c      	adds	r7, #12
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr

08000db6 <usart_cr1_configure_wake>:

void usart_cr1_configure_wake(USART_TypeDef* type, uint16_t wake)
{
 8000db6:	b480      	push	{r7}
 8000db8:	b083      	sub	sp, #12
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	6078      	str	r0, [r7, #4]
 8000dbe:	460b      	mov	r3, r1
 8000dc0:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << USART_WAKE);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	68db      	ldr	r3, [r3, #12]
 8000dc6:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	60da      	str	r2, [r3, #12]
	type->CR1 = type->CR1 | (wake << USART_WAKE);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	68da      	ldr	r2, [r3, #12]
 8000dd2:	887b      	ldrh	r3, [r7, #2]
 8000dd4:	02db      	lsls	r3, r3, #11
 8000dd6:	431a      	orrs	r2, r3
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	60da      	str	r2, [r3, #12]
}
 8000ddc:	bf00      	nop
 8000dde:	370c      	adds	r7, #12
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr

08000de8 <usart_cr1_configure_pce>:

void usart_cr1_configure_pce(USART_TypeDef* type, uint16_t pce)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	460b      	mov	r3, r1
 8000df2:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << USART_PCE);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	68db      	ldr	r3, [r3, #12]
 8000df8:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	60da      	str	r2, [r3, #12]
	type->CR1 = type->CR1 | (pce << USART_PCE);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	68da      	ldr	r2, [r3, #12]
 8000e04:	887b      	ldrh	r3, [r7, #2]
 8000e06:	029b      	lsls	r3, r3, #10
 8000e08:	431a      	orrs	r2, r3
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	60da      	str	r2, [r3, #12]
}
 8000e0e:	bf00      	nop
 8000e10:	370c      	adds	r7, #12
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr

08000e1a <usart_cr1_configure_ps>:

void usart_cr1_configure_ps(USART_TypeDef* type, uint16_t ps)
{
 8000e1a:	b480      	push	{r7}
 8000e1c:	b083      	sub	sp, #12
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	6078      	str	r0, [r7, #4]
 8000e22:	460b      	mov	r3, r1
 8000e24:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << USART_PS);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	68db      	ldr	r3, [r3, #12]
 8000e2a:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	60da      	str	r2, [r3, #12]
	type->CR1 = type->CR1 | (ps << USART_PS);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	68da      	ldr	r2, [r3, #12]
 8000e36:	887b      	ldrh	r3, [r7, #2]
 8000e38:	025b      	lsls	r3, r3, #9
 8000e3a:	431a      	orrs	r2, r3
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	60da      	str	r2, [r3, #12]
}
 8000e40:	bf00      	nop
 8000e42:	370c      	adds	r7, #12
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr

08000e4c <usart_cr1_configure_peie>:

void usart_cr1_configure_peie(USART_TypeDef* type, uint16_t peie)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	460b      	mov	r3, r1
 8000e56:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << USART_PEIE);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	60da      	str	r2, [r3, #12]
	type->CR1 = type->CR1 | (peie << USART_PEIE);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	68da      	ldr	r2, [r3, #12]
 8000e68:	887b      	ldrh	r3, [r7, #2]
 8000e6a:	021b      	lsls	r3, r3, #8
 8000e6c:	431a      	orrs	r2, r3
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	60da      	str	r2, [r3, #12]
}
 8000e72:	bf00      	nop
 8000e74:	370c      	adds	r7, #12
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr

08000e7e <usart_cr1_configure_txeie>:

void usart_cr1_configure_txeie(USART_TypeDef* type, uint16_t txeie)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	b083      	sub	sp, #12
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
 8000e86:	460b      	mov	r3, r1
 8000e88:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << USART_TXEIE);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	68db      	ldr	r3, [r3, #12]
 8000e8e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	60da      	str	r2, [r3, #12]
	type->CR1 = type->CR1 | (txeie << USART_TXEIE);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	68da      	ldr	r2, [r3, #12]
 8000e9a:	887b      	ldrh	r3, [r7, #2]
 8000e9c:	01db      	lsls	r3, r3, #7
 8000e9e:	431a      	orrs	r2, r3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	60da      	str	r2, [r3, #12]
}
 8000ea4:	bf00      	nop
 8000ea6:	370c      	adds	r7, #12
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr

08000eb0 <usart_cr1_configure_tcie>:

void usart_cr1_configure_tcie(USART_TypeDef* type, uint16_t tcie)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	460b      	mov	r3, r1
 8000eba:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << USART_TCIE);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	60da      	str	r2, [r3, #12]
	type->CR1 = type->CR1 | (tcie << USART_TCIE);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	68da      	ldr	r2, [r3, #12]
 8000ecc:	887b      	ldrh	r3, [r7, #2]
 8000ece:	019b      	lsls	r3, r3, #6
 8000ed0:	431a      	orrs	r2, r3
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	60da      	str	r2, [r3, #12]
}
 8000ed6:	bf00      	nop
 8000ed8:	370c      	adds	r7, #12
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr

08000ee2 <usart_cr1_configure_rxneie>:

void usart_cr1_configure_rxneie(USART_TypeDef* type, uint16_t rxneie)
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	b083      	sub	sp, #12
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	6078      	str	r0, [r7, #4]
 8000eea:	460b      	mov	r3, r1
 8000eec:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << USART_RXNEIE);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	68db      	ldr	r3, [r3, #12]
 8000ef2:	f023 0220 	bic.w	r2, r3, #32
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	60da      	str	r2, [r3, #12]
	type->CR1 = type->CR1 | (rxneie << USART_RXNEIE);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	68da      	ldr	r2, [r3, #12]
 8000efe:	887b      	ldrh	r3, [r7, #2]
 8000f00:	015b      	lsls	r3, r3, #5
 8000f02:	431a      	orrs	r2, r3
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	60da      	str	r2, [r3, #12]
}
 8000f08:	bf00      	nop
 8000f0a:	370c      	adds	r7, #12
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr

08000f14 <usart_cr1_configure_idleie>:

void usart_cr1_configure_idleie(USART_TypeDef* type, uint16_t idleie)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << USART_IDLEIE);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	f023 0210 	bic.w	r2, r3, #16
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	60da      	str	r2, [r3, #12]
	type->CR1 = type->CR1 | (idleie << USART_IDLEIE);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	68da      	ldr	r2, [r3, #12]
 8000f30:	887b      	ldrh	r3, [r7, #2]
 8000f32:	011b      	lsls	r3, r3, #4
 8000f34:	431a      	orrs	r2, r3
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	60da      	str	r2, [r3, #12]
}
 8000f3a:	bf00      	nop
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr

08000f46 <usart_cr1_configure_te>:

void usart_cr1_configure_te(USART_TypeDef* type, uint16_t te)
{
 8000f46:	b480      	push	{r7}
 8000f48:	b083      	sub	sp, #12
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
 8000f4e:	460b      	mov	r3, r1
 8000f50:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << USART_TE);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	68db      	ldr	r3, [r3, #12]
 8000f56:	f023 0208 	bic.w	r2, r3, #8
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	60da      	str	r2, [r3, #12]
	type->CR1 = type->CR1 | (te << USART_TE);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	68da      	ldr	r2, [r3, #12]
 8000f62:	887b      	ldrh	r3, [r7, #2]
 8000f64:	00db      	lsls	r3, r3, #3
 8000f66:	431a      	orrs	r2, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	60da      	str	r2, [r3, #12]
}
 8000f6c:	bf00      	nop
 8000f6e:	370c      	adds	r7, #12
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr

08000f78 <usart_cr1_configure_re>:

void usart_cr1_configure_re(USART_TypeDef* type, uint16_t re)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	460b      	mov	r3, r1
 8000f82:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << USART_RE);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	68db      	ldr	r3, [r3, #12]
 8000f88:	f023 0204 	bic.w	r2, r3, #4
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	60da      	str	r2, [r3, #12]
	type->CR1 = type->CR1 | (re << USART_RE);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	68da      	ldr	r2, [r3, #12]
 8000f94:	887b      	ldrh	r3, [r7, #2]
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	431a      	orrs	r2, r3
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	60da      	str	r2, [r3, #12]
}
 8000f9e:	bf00      	nop
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr

08000faa <usart_cr1_configure_rwu>:

void usart_cr1_configure_rwu(USART_TypeDef* type, uint16_t rwu)
{
 8000faa:	b480      	push	{r7}
 8000fac:	b083      	sub	sp, #12
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	6078      	str	r0, [r7, #4]
 8000fb2:	460b      	mov	r3, r1
 8000fb4:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << USART_RWU);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	68db      	ldr	r3, [r3, #12]
 8000fba:	f023 0202 	bic.w	r2, r3, #2
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	60da      	str	r2, [r3, #12]
	type->CR1 = type->CR1 | (rwu << USART_RWU);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	68da      	ldr	r2, [r3, #12]
 8000fc6:	887b      	ldrh	r3, [r7, #2]
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	431a      	orrs	r2, r3
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	60da      	str	r2, [r3, #12]
}
 8000fd0:	bf00      	nop
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr

08000fdc <usart_cr1_configure_sbk>:

void usart_cr1_configure_sbk(USART_TypeDef* type, uint16_t sbk)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	807b      	strh	r3, [r7, #2]
	type->CR1 = type->CR1 & ~(0x0001 << USART_SBK);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	f023 0201 	bic.w	r2, r3, #1
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	60da      	str	r2, [r3, #12]
	type->CR1 = type->CR1 | (sbk << USART_SBK);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	68da      	ldr	r2, [r3, #12]
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	431a      	orrs	r2, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	60da      	str	r2, [r3, #12]
}
 8001000:	bf00      	nop
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <usart_cr2_configure_linen>:

void usart_cr2_configure_linen(USART_TypeDef* type, uint16_t linen)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	460b      	mov	r3, r1
 8001016:	807b      	strh	r3, [r7, #2]
	type->CR2 = type->CR2 & ~(0x0001 << USART_LINEN);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	691b      	ldr	r3, [r3, #16]
 800101c:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	611a      	str	r2, [r3, #16]
	type->CR2 = type->CR2 | (linen << USART_LINEN);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	691a      	ldr	r2, [r3, #16]
 8001028:	887b      	ldrh	r3, [r7, #2]
 800102a:	039b      	lsls	r3, r3, #14
 800102c:	431a      	orrs	r2, r3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	611a      	str	r2, [r3, #16]
}
 8001032:	bf00      	nop
 8001034:	370c      	adds	r7, #12
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr

0800103e <usart_cr2_configure_stop>:

void usart_cr2_configure_stop(USART_TypeDef* type, uint16_t stop)
{
 800103e:	b480      	push	{r7}
 8001040:	b083      	sub	sp, #12
 8001042:	af00      	add	r7, sp, #0
 8001044:	6078      	str	r0, [r7, #4]
 8001046:	460b      	mov	r3, r1
 8001048:	807b      	strh	r3, [r7, #2]
	type->CR2 = type->CR2 & ~(0x0003 << USART_STOP);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	691b      	ldr	r3, [r3, #16]
 800104e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	611a      	str	r2, [r3, #16]
	type->CR2 = type->CR2 | (stop << USART_STOP);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	691a      	ldr	r2, [r3, #16]
 800105a:	887b      	ldrh	r3, [r7, #2]
 800105c:	031b      	lsls	r3, r3, #12
 800105e:	431a      	orrs	r2, r3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	611a      	str	r2, [r3, #16]
}
 8001064:	bf00      	nop
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr

08001070 <usart_cr2_configure_clken>:

void usart_cr2_configure_clken(USART_TypeDef* type, uint16_t clken)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	807b      	strh	r3, [r7, #2]
	type->CR2 = type->CR2 & ~(0x0001 << USART_CLKEN);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	691b      	ldr	r3, [r3, #16]
 8001080:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	611a      	str	r2, [r3, #16]
	type->CR2 = type->CR2 | (clken << USART_CLKEN);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	691a      	ldr	r2, [r3, #16]
 800108c:	887b      	ldrh	r3, [r7, #2]
 800108e:	02db      	lsls	r3, r3, #11
 8001090:	431a      	orrs	r2, r3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	611a      	str	r2, [r3, #16]
}
 8001096:	bf00      	nop
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr

080010a2 <usart_cr2_configure_cpol>:

void usart_cr2_configure_cpol(USART_TypeDef* type, uint16_t cpol)
{
 80010a2:	b480      	push	{r7}
 80010a4:	b083      	sub	sp, #12
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
 80010aa:	460b      	mov	r3, r1
 80010ac:	807b      	strh	r3, [r7, #2]
	type->CR2 = type->CR2 & ~(0x0001 << USART_CPOL);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	691b      	ldr	r3, [r3, #16]
 80010b2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	611a      	str	r2, [r3, #16]
	type->CR2 = type->CR2 | (cpol << USART_CPOL);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	691a      	ldr	r2, [r3, #16]
 80010be:	887b      	ldrh	r3, [r7, #2]
 80010c0:	029b      	lsls	r3, r3, #10
 80010c2:	431a      	orrs	r2, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	611a      	str	r2, [r3, #16]
}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <usart_cr2_configure_cpha>:

void usart_cr2_configure_cpha(USART_TypeDef* type, uint16_t cpha)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	460b      	mov	r3, r1
 80010de:	807b      	strh	r3, [r7, #2]
	type->CR2 = type->CR2 & ~(0x0001 << USART_CPHA);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	691b      	ldr	r3, [r3, #16]
 80010e4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	611a      	str	r2, [r3, #16]
	type->CR2 = type->CR2 | (cpha << USART_CPHA);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	691a      	ldr	r2, [r3, #16]
 80010f0:	887b      	ldrh	r3, [r7, #2]
 80010f2:	025b      	lsls	r3, r3, #9
 80010f4:	431a      	orrs	r2, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	611a      	str	r2, [r3, #16]
}
 80010fa:	bf00      	nop
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr

08001106 <usart_cr2_configure_lbcl>:

void usart_cr2_configure_lbcl(USART_TypeDef* type, uint16_t lbcl)
{
 8001106:	b480      	push	{r7}
 8001108:	b083      	sub	sp, #12
 800110a:	af00      	add	r7, sp, #0
 800110c:	6078      	str	r0, [r7, #4]
 800110e:	460b      	mov	r3, r1
 8001110:	807b      	strh	r3, [r7, #2]
	type->CR2 = type->CR2 & ~(0x0001 << USART_LBCL);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	691b      	ldr	r3, [r3, #16]
 8001116:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	611a      	str	r2, [r3, #16]
	type->CR2 = type->CR2 | (lbcl << USART_LBCL);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	691a      	ldr	r2, [r3, #16]
 8001122:	887b      	ldrh	r3, [r7, #2]
 8001124:	021b      	lsls	r3, r3, #8
 8001126:	431a      	orrs	r2, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	611a      	str	r2, [r3, #16]
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <usart_cr2_configure_lbdie>:

void usart_cr2_configure_lbdie(USART_TypeDef* type, uint16_t lbdie)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	460b      	mov	r3, r1
 8001142:	807b      	strh	r3, [r7, #2]
	type->CR2 = type->CR2 & ~(0x0001 << USART_LBDIE);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	691b      	ldr	r3, [r3, #16]
 8001148:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	611a      	str	r2, [r3, #16]
	type->CR2 = type->CR2 | (lbdie << USART_LBDIE);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	691a      	ldr	r2, [r3, #16]
 8001154:	887b      	ldrh	r3, [r7, #2]
 8001156:	019b      	lsls	r3, r3, #6
 8001158:	431a      	orrs	r2, r3
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	611a      	str	r2, [r3, #16]
}
 800115e:	bf00      	nop
 8001160:	370c      	adds	r7, #12
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr

0800116a <usart_cr2_configure_lbdl>:

void usart_cr2_configure_lbdl(USART_TypeDef* type, uint16_t lbdl)
{
 800116a:	b480      	push	{r7}
 800116c:	b083      	sub	sp, #12
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]
 8001172:	460b      	mov	r3, r1
 8001174:	807b      	strh	r3, [r7, #2]
	type->CR2 = type->CR2 & ~(0x0001 << USART_LBDL);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	691b      	ldr	r3, [r3, #16]
 800117a:	f023 0220 	bic.w	r2, r3, #32
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	611a      	str	r2, [r3, #16]
	type->CR2 = type->CR2 | (lbdl << USART_LBDL);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	691a      	ldr	r2, [r3, #16]
 8001186:	887b      	ldrh	r3, [r7, #2]
 8001188:	015b      	lsls	r3, r3, #5
 800118a:	431a      	orrs	r2, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	611a      	str	r2, [r3, #16]
}
 8001190:	bf00      	nop
 8001192:	370c      	adds	r7, #12
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr

0800119c <usart_cr2_configure_add>:

void usart_cr2_configure_add(USART_TypeDef* type, uint16_t add)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	460b      	mov	r3, r1
 80011a6:	807b      	strh	r3, [r7, #2]
	type->CR2 = type->CR2 & ~(0x000F << USART_ADD);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	691b      	ldr	r3, [r3, #16]
 80011ac:	f023 020f 	bic.w	r2, r3, #15
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	611a      	str	r2, [r3, #16]
	type->CR2 = type->CR2 | (add << USART_ADD);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	691a      	ldr	r2, [r3, #16]
 80011b8:	887b      	ldrh	r3, [r7, #2]
 80011ba:	431a      	orrs	r2, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	611a      	str	r2, [r3, #16]
}
 80011c0:	bf00      	nop
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr

080011cc <usart_cr3_configure_onebit>:

void usart_cr3_configure_onebit(USART_TypeDef* type, uint16_t onebit)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	460b      	mov	r3, r1
 80011d6:	807b      	strh	r3, [r7, #2]
	type->CR3 = type->CR3 & ~(0x0001 << USART_ONEBIT);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	695b      	ldr	r3, [r3, #20]
 80011dc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	615a      	str	r2, [r3, #20]
	type->CR3 = type->CR3 | (onebit << USART_ONEBIT);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	695a      	ldr	r2, [r3, #20]
 80011e8:	887b      	ldrh	r3, [r7, #2]
 80011ea:	02db      	lsls	r3, r3, #11
 80011ec:	431a      	orrs	r2, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	615a      	str	r2, [r3, #20]
}
 80011f2:	bf00      	nop
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr

080011fe <usart_cr3_configure_ctsie>:

void usart_cr3_configure_ctsie(USART_TypeDef* type, uint16_t ctsie)
{
 80011fe:	b480      	push	{r7}
 8001200:	b083      	sub	sp, #12
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
 8001206:	460b      	mov	r3, r1
 8001208:	807b      	strh	r3, [r7, #2]
	type->CR3 = type->CR3 & ~(0x0001 << USART_CTSIE);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	695b      	ldr	r3, [r3, #20]
 800120e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	615a      	str	r2, [r3, #20]
	type->CR3 = type->CR3 | (ctsie << USART_CTSIE);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	695a      	ldr	r2, [r3, #20]
 800121a:	887b      	ldrh	r3, [r7, #2]
 800121c:	029b      	lsls	r3, r3, #10
 800121e:	431a      	orrs	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	615a      	str	r2, [r3, #20]
}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <usart_cr3_configure_ctse>:

void usart_cr3_configure_ctse(USART_TypeDef* type, uint16_t ctse)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	460b      	mov	r3, r1
 800123a:	807b      	strh	r3, [r7, #2]
	type->CR3 = type->CR3 & ~(0x0001 << USART_CTSE);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	695b      	ldr	r3, [r3, #20]
 8001240:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	615a      	str	r2, [r3, #20]
	type->CR3 = type->CR3 | (ctse << USART_CTSE);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	695a      	ldr	r2, [r3, #20]
 800124c:	887b      	ldrh	r3, [r7, #2]
 800124e:	025b      	lsls	r3, r3, #9
 8001250:	431a      	orrs	r2, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	615a      	str	r2, [r3, #20]
}
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr

08001262 <usart_cr3_configure_rtse>:

void usart_cr3_configure_rtse(USART_TypeDef* type, uint16_t rtse)
{
 8001262:	b480      	push	{r7}
 8001264:	b083      	sub	sp, #12
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
 800126a:	460b      	mov	r3, r1
 800126c:	807b      	strh	r3, [r7, #2]
	type->CR3 = type->CR3 & ~(0x0001 << USART_RTSE);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	695b      	ldr	r3, [r3, #20]
 8001272:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	615a      	str	r2, [r3, #20]
	type->CR3 = type->CR3 | (rtse << USART_RTSE);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	695a      	ldr	r2, [r3, #20]
 800127e:	887b      	ldrh	r3, [r7, #2]
 8001280:	021b      	lsls	r3, r3, #8
 8001282:	431a      	orrs	r2, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	615a      	str	r2, [r3, #20]
}
 8001288:	bf00      	nop
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <usart_cr3_configure_dmat>:

void usart_cr3_configure_dmat(USART_TypeDef* type, uint16_t dmat)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	460b      	mov	r3, r1
 800129e:	807b      	strh	r3, [r7, #2]
	type->CR3 = type->CR3 & ~(0x0001 << USART_DMAT);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	695b      	ldr	r3, [r3, #20]
 80012a4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	615a      	str	r2, [r3, #20]
	type->CR3 = type->CR3 | (dmat << USART_DMAT);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	695a      	ldr	r2, [r3, #20]
 80012b0:	887b      	ldrh	r3, [r7, #2]
 80012b2:	01db      	lsls	r3, r3, #7
 80012b4:	431a      	orrs	r2, r3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	615a      	str	r2, [r3, #20]
}
 80012ba:	bf00      	nop
 80012bc:	370c      	adds	r7, #12
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr

080012c6 <usart_cr3_configure_dmar>:

void usart_cr3_configure_dmar(USART_TypeDef* type, uint16_t dmar)
{
 80012c6:	b480      	push	{r7}
 80012c8:	b083      	sub	sp, #12
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	6078      	str	r0, [r7, #4]
 80012ce:	460b      	mov	r3, r1
 80012d0:	807b      	strh	r3, [r7, #2]
	type->CR3 = type->CR3 & ~(0x0001 << USART_DMAR);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	695b      	ldr	r3, [r3, #20]
 80012d6:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	615a      	str	r2, [r3, #20]
	type->CR3 = type->CR3 | (dmar << USART_DMAR);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	695a      	ldr	r2, [r3, #20]
 80012e2:	887b      	ldrh	r3, [r7, #2]
 80012e4:	019b      	lsls	r3, r3, #6
 80012e6:	431a      	orrs	r2, r3
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	615a      	str	r2, [r3, #20]
}
 80012ec:	bf00      	nop
 80012ee:	370c      	adds	r7, #12
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr

080012f8 <usart_cr3_configure_scen>:

void usart_cr3_configure_scen(USART_TypeDef* type, uint16_t scen)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	460b      	mov	r3, r1
 8001302:	807b      	strh	r3, [r7, #2]
	type->CR3 = type->CR3 & ~(0x0001 << USART_SCEN);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	695b      	ldr	r3, [r3, #20]
 8001308:	f023 0220 	bic.w	r2, r3, #32
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	615a      	str	r2, [r3, #20]
	type->CR3 = type->CR3 | (scen << USART_SCEN);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	695a      	ldr	r2, [r3, #20]
 8001314:	887b      	ldrh	r3, [r7, #2]
 8001316:	015b      	lsls	r3, r3, #5
 8001318:	431a      	orrs	r2, r3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	615a      	str	r2, [r3, #20]
}
 800131e:	bf00      	nop
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr

0800132a <usart_cr3_configure_nack>:

void usart_cr3_configure_nack(USART_TypeDef* type, uint16_t nack)
{
 800132a:	b480      	push	{r7}
 800132c:	b083      	sub	sp, #12
 800132e:	af00      	add	r7, sp, #0
 8001330:	6078      	str	r0, [r7, #4]
 8001332:	460b      	mov	r3, r1
 8001334:	807b      	strh	r3, [r7, #2]
	type->CR3 = type->CR3 & ~(0x0001 << USART_NACK);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	695b      	ldr	r3, [r3, #20]
 800133a:	f023 0210 	bic.w	r2, r3, #16
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	615a      	str	r2, [r3, #20]
	type->CR3 = type->CR3 | (nack << USART_NACK);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	695a      	ldr	r2, [r3, #20]
 8001346:	887b      	ldrh	r3, [r7, #2]
 8001348:	011b      	lsls	r3, r3, #4
 800134a:	431a      	orrs	r2, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	615a      	str	r2, [r3, #20]
}
 8001350:	bf00      	nop
 8001352:	370c      	adds	r7, #12
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr

0800135c <usart_cr3_configure_hdsel>:

void usart_cr3_configure_hdsel(USART_TypeDef* type, uint16_t hdsel)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	460b      	mov	r3, r1
 8001366:	807b      	strh	r3, [r7, #2]
	type->CR3 = type->CR3 & ~(0x0001 << USART_HDSEL);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	695b      	ldr	r3, [r3, #20]
 800136c:	f023 0208 	bic.w	r2, r3, #8
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	615a      	str	r2, [r3, #20]
	type->CR3 = type->CR3 | (hdsel << USART_HDSEL);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	695a      	ldr	r2, [r3, #20]
 8001378:	887b      	ldrh	r3, [r7, #2]
 800137a:	00db      	lsls	r3, r3, #3
 800137c:	431a      	orrs	r2, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	615a      	str	r2, [r3, #20]
}
 8001382:	bf00      	nop
 8001384:	370c      	adds	r7, #12
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr

0800138e <usart_cr3_configure_irlp>:

void usart_cr3_configure_irlp(USART_TypeDef* type, uint16_t irlp)
{
 800138e:	b480      	push	{r7}
 8001390:	b083      	sub	sp, #12
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
 8001396:	460b      	mov	r3, r1
 8001398:	807b      	strh	r3, [r7, #2]
	type->CR3 = type->CR3 & ~(0x0001 << USART_IRLP);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	695b      	ldr	r3, [r3, #20]
 800139e:	f023 0204 	bic.w	r2, r3, #4
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	615a      	str	r2, [r3, #20]
	type->CR3 = type->CR3 | (irlp << USART_IRLP);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	695a      	ldr	r2, [r3, #20]
 80013aa:	887b      	ldrh	r3, [r7, #2]
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	431a      	orrs	r2, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	615a      	str	r2, [r3, #20]
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <usart_cr3_configure_iren>:

void usart_cr3_configure_iren(USART_TypeDef* type, uint16_t iren)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	460b      	mov	r3, r1
 80013ca:	807b      	strh	r3, [r7, #2]
	type->CR3 = type->CR3 & ~(0x0001 << USART_IREN);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	695b      	ldr	r3, [r3, #20]
 80013d0:	f023 0202 	bic.w	r2, r3, #2
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	615a      	str	r2, [r3, #20]
	type->CR3 = type->CR3 | (iren << USART_IREN);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	695a      	ldr	r2, [r3, #20]
 80013dc:	887b      	ldrh	r3, [r7, #2]
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	431a      	orrs	r2, r3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	615a      	str	r2, [r3, #20]
}
 80013e6:	bf00      	nop
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr

080013f2 <usart_cr3_configure_eie>:

void usart_cr3_configure_eie(USART_TypeDef* type, uint16_t eie)
{
 80013f2:	b480      	push	{r7}
 80013f4:	b083      	sub	sp, #12
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
 80013fa:	460b      	mov	r3, r1
 80013fc:	807b      	strh	r3, [r7, #2]
	type->CR3 = type->CR3 & ~(0x0001 << USART_EIE);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	695b      	ldr	r3, [r3, #20]
 8001402:	f023 0201 	bic.w	r2, r3, #1
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	615a      	str	r2, [r3, #20]
	type->CR3 = type->CR3 | (eie << USART_EIE);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	695a      	ldr	r2, [r3, #20]
 800140e:	887b      	ldrh	r3, [r7, #2]
 8001410:	431a      	orrs	r2, r3
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	615a      	str	r2, [r3, #20]
}
 8001416:	bf00      	nop
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr

08001422 <usart_brr_configure_div_mantissa>:

void usart_brr_configure_div_mantissa(USART_TypeDef* type, uint16_t div_mantissa)
{
 8001422:	b480      	push	{r7}
 8001424:	b083      	sub	sp, #12
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
 800142a:	460b      	mov	r3, r1
 800142c:	807b      	strh	r3, [r7, #2]
	type->BRR = type->BRR & ~(0x0FFF << USART_DIV_Mantissa);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001436:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	6093      	str	r3, [r2, #8]
	type->BRR = type->BRR | (div_mantissa << USART_DIV_Mantissa);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	689a      	ldr	r2, [r3, #8]
 8001442:	887b      	ldrh	r3, [r7, #2]
 8001444:	011b      	lsls	r3, r3, #4
 8001446:	431a      	orrs	r2, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	609a      	str	r2, [r3, #8]
}
 800144c:	bf00      	nop
 800144e:	370c      	adds	r7, #12
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr

08001458 <usart_brr_configure_div_fraction>:

void usart_brr_configure_div_fraction(USART_TypeDef* type, uint16_t div_fraction)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	460b      	mov	r3, r1
 8001462:	807b      	strh	r3, [r7, #2]
	type->BRR = type->BRR & ~(0x000F << USART_DIV_Fraction);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	f023 020f 	bic.w	r2, r3, #15
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	609a      	str	r2, [r3, #8]
	type->BRR = type->BRR | (div_fraction << USART_DIV_Fraction);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	689a      	ldr	r2, [r3, #8]
 8001474:	887b      	ldrh	r3, [r7, #2]
 8001476:	431a      	orrs	r2, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	609a      	str	r2, [r3, #8]
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <usart_gtpr_configure_gt>:

void usart_gtpr_configure_gt(USART_TypeDef* type, uint16_t gt)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	460b      	mov	r3, r1
 8001492:	807b      	strh	r3, [r7, #2]
	type->GTPR = type->GTPR & ~(0x00FF << USART_GT);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	699b      	ldr	r3, [r3, #24]
 8001498:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	619a      	str	r2, [r3, #24]
	type->GTPR = type->GTPR | (gt << USART_GT);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	699a      	ldr	r2, [r3, #24]
 80014a4:	887b      	ldrh	r3, [r7, #2]
 80014a6:	021b      	lsls	r3, r3, #8
 80014a8:	431a      	orrs	r2, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	619a      	str	r2, [r3, #24]
}
 80014ae:	bf00      	nop
 80014b0:	370c      	adds	r7, #12
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr

080014ba <usart_gtpr_configure_psc>:

void usart_gtpr_configure_psc(USART_TypeDef* type, uint16_t psc)
{
 80014ba:	b480      	push	{r7}
 80014bc:	b083      	sub	sp, #12
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
 80014c2:	460b      	mov	r3, r1
 80014c4:	807b      	strh	r3, [r7, #2]
	type->GTPR = type->GTPR & ~(0x00FF << USART_PSC);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	619a      	str	r2, [r3, #24]
	type->GTPR = type->GTPR | (psc << USART_PSC);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	699a      	ldr	r2, [r3, #24]
 80014d6:	887b      	ldrh	r3, [r7, #2]
 80014d8:	431a      	orrs	r2, r3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	619a      	str	r2, [r3, #24]
}
 80014de:	bf00      	nop
 80014e0:	370c      	adds	r7, #12
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr

080014ea <usart_sr_check_rxne>:
{
	return ((type->SR & (0x0001 << USART_TC)) >> USART_TC);
}

uint16_t usart_sr_check_rxne(USART_TypeDef* type)
{
 80014ea:	b480      	push	{r7}
 80014ec:	b083      	sub	sp, #12
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6078      	str	r0, [r7, #4]
	return ((type->SR & (0x0001 << USART_RXNE)) >> USART_RXNE);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	095b      	lsrs	r3, r3, #5
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	b29b      	uxth	r3, r3
}
 8001500:	4618      	mov	r0, r3
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr

0800150c <usart_dr_read>:
{
	type->DR = data;
}

uint16_t usart_dr_read(USART_TypeDef* type)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
	return type->DR;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	b29b      	uxth	r3, r3
}
 800151a:	4618      	mov	r0, r3
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr

08001526 <usart_receive>:
	while(usart_sr_check_txe(type) == USART_TXE_NO_TRANSFER);
	usart_dr_write(type, data);
}

uint16_t usart_receive(USART_TypeDef* type)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	b082      	sub	sp, #8
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
	while(usart_sr_check_rxne(type) == USART_RXNE_NO_RECEIVED);
 800152e:	bf00      	nop
 8001530:	6878      	ldr	r0, [r7, #4]
 8001532:	f7ff ffda 	bl	80014ea <usart_sr_check_rxne>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d0f9      	beq.n	8001530 <usart_receive+0xa>
	return usart_dr_read(type);
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f7ff ffe5 	bl	800150c <usart_dr_read>
 8001542:	4603      	mov	r3, r0
}
 8001544:	4618      	mov	r0, r3
 8001546:	3708      	adds	r7, #8
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}

0800154c <usart_enable_interrupt>:

//*********************************************USART INTERRUPT HANDLING***********************************************

void usart_enable_interrupt(IRQn_Type irq)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
	NVIC_EnableIRQ(irq);
 8001556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff f9b2 	bl	80008c4 <__NVIC_EnableIRQ>
}
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <__libc_init_array>:
 8001568:	b570      	push	{r4, r5, r6, lr}
 800156a:	4d0d      	ldr	r5, [pc, #52]	@ (80015a0 <__libc_init_array+0x38>)
 800156c:	4c0d      	ldr	r4, [pc, #52]	@ (80015a4 <__libc_init_array+0x3c>)
 800156e:	1b64      	subs	r4, r4, r5
 8001570:	10a4      	asrs	r4, r4, #2
 8001572:	2600      	movs	r6, #0
 8001574:	42a6      	cmp	r6, r4
 8001576:	d109      	bne.n	800158c <__libc_init_array+0x24>
 8001578:	4d0b      	ldr	r5, [pc, #44]	@ (80015a8 <__libc_init_array+0x40>)
 800157a:	4c0c      	ldr	r4, [pc, #48]	@ (80015ac <__libc_init_array+0x44>)
 800157c:	f000 f818 	bl	80015b0 <_init>
 8001580:	1b64      	subs	r4, r4, r5
 8001582:	10a4      	asrs	r4, r4, #2
 8001584:	2600      	movs	r6, #0
 8001586:	42a6      	cmp	r6, r4
 8001588:	d105      	bne.n	8001596 <__libc_init_array+0x2e>
 800158a:	bd70      	pop	{r4, r5, r6, pc}
 800158c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001590:	4798      	blx	r3
 8001592:	3601      	adds	r6, #1
 8001594:	e7ee      	b.n	8001574 <__libc_init_array+0xc>
 8001596:	f855 3b04 	ldr.w	r3, [r5], #4
 800159a:	4798      	blx	r3
 800159c:	3601      	adds	r6, #1
 800159e:	e7f2      	b.n	8001586 <__libc_init_array+0x1e>
 80015a0:	080015c8 	.word	0x080015c8
 80015a4:	080015c8 	.word	0x080015c8
 80015a8:	080015c8 	.word	0x080015c8
 80015ac:	080015cc 	.word	0x080015cc

080015b0 <_init>:
 80015b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015b2:	bf00      	nop
 80015b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015b6:	bc08      	pop	{r3}
 80015b8:	469e      	mov	lr, r3
 80015ba:	4770      	bx	lr

080015bc <_fini>:
 80015bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015be:	bf00      	nop
 80015c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015c2:	bc08      	pop	{r3}
 80015c4:	469e      	mov	lr, r3
 80015c6:	4770      	bx	lr
