
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-road-321.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2622611 heartbeat IPC: 3.813 cumulative IPC: 3.813 (Simulation time: 0 hr 0 min 20 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5217289 heartbeat IPC: 3.85404 cumulative IPC: 3.83341 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 7783294 heartbeat IPC: 3.89711 cumulative IPC: 3.85441 (Simulation time: 0 hr 0 min 58 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 10354783 heartbeat IPC: 3.8888 cumulative IPC: 3.86295 (Simulation time: 0 hr 1 min 17 sec) 

Warmup complete CPU 0 instructions: 40000005 cycles: 10354784 (Simulation time: 0 hr 1 min 17 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 32448943 heartbeat IPC: 0.452608 cumulative IPC: 0.452608 (Simulation time: 0 hr 1 min 54 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 54515400 heartbeat IPC: 0.453176 cumulative IPC: 0.452892 (Simulation time: 0 hr 2 min 30 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 76718479 heartbeat IPC: 0.450388 cumulative IPC: 0.452054 (Simulation time: 0 hr 3 min 6 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 98777947 heartbeat IPC: 0.45332 cumulative IPC: 0.45237 (Simulation time: 0 hr 3 min 42 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 120824656 heartbeat IPC: 0.453582 cumulative IPC: 0.452612 (Simulation time: 0 hr 4 min 18 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 145534677 heartbeat IPC: 0.404694 cumulative IPC: 0.443853 (Simulation time: 0 hr 5 min 6 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 168768717 heartbeat IPC: 0.430403 cumulative IPC: 0.44188 (Simulation time: 0 hr 5 min 49 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 191337139 heartbeat IPC: 0.443097 cumulative IPC: 0.442032 (Simulation time: 0 hr 6 min 30 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 213961508 heartbeat IPC: 0.442001 cumulative IPC: 0.442029 (Simulation time: 0 hr 7 min 11 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 236245806 heartbeat IPC: 0.448746 cumulative IPC: 0.442691 (Simulation time: 0 hr 7 min 48 sec) 
Finished CPU 0 instructions: 100000002 cycles: 225891023 cumulative IPC: 0.442691 (Simulation time: 0 hr 7 min 48 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.442691 instructions: 100000002 cycles: 225891023
cpu0_DTLB TOTAL     ACCESS:   26263821  HIT:   26209712  MISS:      54109
cpu0_DTLB LOAD      ACCESS:   21692752  HIT:   21638784  MISS:      53968
cpu0_DTLB RFO       ACCESS:    4571069  HIT:    4570928  MISS:        141
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 97.6621 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 50421
cpu0_ITLB TOTAL     ACCESS:   10466544  HIT:   10466544  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10466544  HIT:   10466544  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      54109  HIT:      22875  MISS:      31234
cpu0_STLB LOAD      ACCESS:      53968  HIT:      22755  MISS:      31213
cpu0_STLB RFO       ACCESS:        141  HIT:        120  MISS:         21
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 154.589 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   23951321  HIT:   21953302  MISS:    1998019
cpu0_L1D LOAD      ACCESS:   18562637  HIT:   16584062  MISS:    1978575
cpu0_L1D RFO       ACCESS:    5357603  HIT:    5341919  MISS:      15684
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      31081  HIT:      27321  MISS:       3760
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 216.25 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 2555988
cpu0_L2C TOTAL     ACCESS:    2334660  HIT:     494965  MISS:    1839695
cpu0_L2C LOAD      ACCESS:    1978565  HIT:     151794  MISS:    1826771
cpu0_L2C RFO       ACCESS:      15684  HIT:       2959  MISS:      12725
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     336651  HIT:     336651  MISS:          0
cpu0_L2C TRANSLATION ACCESS:       3760  HIT:       3561  MISS:        199
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 223.898 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    2176045  HIT:     343325  MISS:    1832113
LLC LOAD      ACCESS:    1826771  HIT:       7413  MISS:    1819358
LLC RFO       ACCESS:      12725  HIT:        122  MISS:      12603
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     336350  HIT:     335743  MISS:        607
LLC TRANSLATION ACCESS:        199  HIT:         47  MISS:        152
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 204.738 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      13535  ROW_BUFFER_MISS:    1818569
 DBUS AVG_CONGESTED_CYCLE:    3.81879
 WQ ROW_BUFFER_HIT:     101334  ROW_BUFFER_MISS:     234712  FULL:          0

Summary: DRAM events
Added_to_RQ : 1832104
Added_to_WQ : 336094
Merged_WQ_READ : 9
 DBUS congested total cycle: 13563948
 DBUS delay total cycle: 6934550930

CPU 0 Branch Prediction Accuracy: 63.2255% MPKI: 43.8759 Average ROB Occupancy at Mispredict: 108.206
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 43.8759
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

