EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4250 3630 1310 1150
U 5F2E1805
F0 "Deserializer" 50
F1 "Deserializer.sch" 50
F2 "COAX+" B L 4250 4035 50 
F3 "I2C_SDA" B R 5560 4560 50 
F4 "I2C_SCL" B R 5560 4490 50 
F5 "PCLK" O R 5560 4340 50 
F6 "HSYNC" O R 5560 4270 50 
F7 "VSYNC" O R 5560 4200 50 
F8 "ROUT[0..11]" O R 5560 4110 50 
F9 "LOCK" O R 5560 4730 50 
F10 "GPIO0" I R 5560 3750 50 
F11 "GPIO1" I R 5560 3820 50 
F12 "GPIO2" I R 5560 3890 50 
F13 "GPIO3" I R 5560 3960 50 
$EndSheet
$Sheet
S 2455 3630 1630 1240
U 5F2FDF24
F0 "Power" 50
F1 "Power.sch" 50
F2 "COAX+" B R 4085 4035 50 
$EndSheet
Wire Wire Line
	4085 4035 4250 4035
Wire Bus Line
	5560 4110 5805 4110
Wire Wire Line
	5560 4200 5805 4200
Wire Wire Line
	5560 4270 5805 4270
Wire Wire Line
	5560 4340 5805 4340
$Sheet
S 5805 3470 1730 1490
U 5F304029
F0 "MCU" 50
F1 "MCU.sch" 50
F2 "ROUT[0..11]" I L 5805 4110 50 
F3 "VSYNC" I L 5805 4200 50 
F4 "HSYNC" I L 5805 4270 50 
F5 "PCLK" I L 5805 4340 50 
F6 "SDA" B L 5805 4560 50 
F7 "SCL" B L 5805 4490 50 
$EndSheet
Wire Wire Line
	5560 4490 5805 4490
Wire Wire Line
	5560 4560 5805 4560
$EndSCHEMATC
