#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May 25 21:07:07 2025
# Process ID: 10912
# Current directory: C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/immune_working/CPU/ip_repo/mySPI_Peripheral_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/immune_working/CPU/ip_repo/my_spi_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6212
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1107.812 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (1#1) [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:137]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' has 22 connections declared, but only 21 given [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:137]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (2#1) [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_0' [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_0' (3#1) [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_0' [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_0' (4#1) [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'design_1_microblaze_0_0' is unconnected for instance 'microblaze_0' [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:177]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'design_1_microblaze_0_0' has 52 connections declared, but only 51 given [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:177]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_0' [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:354]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:822]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (5#1) [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:822]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:954]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (6#1) [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:954]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:1334]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (7#1) [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:1334]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (8#1) [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (9#1) [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:354]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:1100]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (10#1) [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_0' [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_0' (11#1) [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:1246]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:1246]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (12#1) [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_0' [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_0' (13#1) [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:1292]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:1292]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_0' [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_0' (14#1) [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:1317]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:1317]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'design_1_lmb_bram_0' has 16 connections declared, but only 14 given [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:1317]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (15#1) [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:1100]
INFO: [Synth 8-6157] synthesizing module 'design_1_mySPI_Peripheral_0_2' [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_mySPI_Peripheral_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mySPI_Peripheral_0_2' (16#1) [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_mySPI_Peripheral_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (17#1) [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/.Xil/Vivado-10912-DESKTOP-7CFQ9ND/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:343]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:343]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:343]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (18#1) [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (19#1) [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.812 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1107.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_mySPI_Peripheral_0_2/design_1_mySPI_Peripheral_0_2/design_1_mySPI_Peripheral_0_2_in_context.xdc] for cell 'design_1_i/mySPI_Peripheral_0'
Finished Parsing XDC File [c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_mySPI_Peripheral_0_2/design_1_mySPI_Peripheral_0_2/design_1_mySPI_Peripheral_0_2_in_context.xdc] for cell 'design_1_i/mySPI_Peripheral_0'
Parsing XDC File [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.srcs/constrs_1/imports/immune_working/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.srcs/constrs_1/imports/immune_working/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.srcs/constrs_1/imports/immune_working/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1127.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1127.941 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1131.055 ; gain = 23.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1131.055 ; gain = 23.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mySPI_Peripheral_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1131.055 ; gain = 23.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1131.055 ; gain = 23.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1131.055 ; gain = 23.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1178.344 ; gain = 70.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1178.566 ; gain = 70.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1197.680 ; gain = 89.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1204.402 ; gain = 96.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1204.402 ; gain = 96.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1204.402 ; gain = 96.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1204.402 ; gain = 96.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1204.402 ; gain = 96.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1204.402 ; gain = 96.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_0               |         1|
|2     |design_1_axi_uartlite_0_0     |         1|
|3     |design_1_clk_wiz_1_0          |         1|
|4     |design_1_mdm_1_0              |         1|
|5     |design_1_microblaze_0_0       |         1|
|6     |design_1_mySPI_Peripheral_0_2 |         1|
|7     |design_1_rst_clk_wiz_1_100M_0 |         1|
|8     |design_1_dlmb_bram_if_cntlr_0 |         1|
|9     |design_1_dlmb_v10_0           |         1|
|10    |design_1_ilmb_bram_if_cntlr_0 |         1|
|11    |design_1_ilmb_v10_0           |         1|
|12    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_axi_uartlite_0     |     1|
|2     |design_1_clk_wiz_1          |     1|
|3     |design_1_dlmb_bram_if_cntlr |     1|
|4     |design_1_dlmb_v10           |     1|
|5     |design_1_ilmb_bram_if_cntlr |     1|
|6     |design_1_ilmb_v10           |     1|
|7     |design_1_lmb_bram           |     1|
|8     |design_1_mdm_1              |     1|
|9     |design_1_microblaze_0       |     1|
|10    |design_1_mySPI_Peripheral_0 |     1|
|11    |design_1_rst_clk_wiz_1_100M |     1|
|12    |design_1_xbar               |     1|
|13    |IBUF                        |     3|
|14    |OBUF                        |     4|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1204.402 ; gain = 96.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1204.402 ; gain = 73.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1204.402 ; gain = 96.590
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1216.508 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1222.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1222.508 ; gain = 114.695
INFO: [Common 17-1381] The checkpoint 'C:/immune_working/CPU/20250523_SPI_AXI_Master/20250523_SPI_AXI_Master.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 25 21:07:36 2025...
