# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../guia_16.srcs/sources_1/imports/new/myCnt.vhd" \
"../../../../guia_16.srcs/sources_1/imports/new/myCntBinarioSimple.vhd" \
"../../../../guia_16.srcs/sources_1/new/uartTx.vhd" \
"../../../../guia_16.srcs/sim_1/imports/Downloads/uartTx_tb.vhd" \

# Do not sort compile order
nosort
