From 5b55359143b8f8d1911532fff40d28e5ed4cd778 Mon Sep 17 00:00:00 2001
From: Yves Vandervennet <yvanderv@opensource.altera.com>
Date: Thu, 5 Nov 2015 00:05:22 -0600
Subject: [PATCH 075/142] FogBugz #334039: enable SMP for the Stratix10 SWVP

Added cpu definition nodes into the DTS

Signed-off-by: Yves Vandervennet <yvanderv@opensource.altera.com>
[Original patch taken from
 https://github.com/altera-opensource/linux-socfpga.git
 tag rel_socfpga-4.8_17.03.01_pr]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/arm64/boot/dts/altera/stratix10_swvp.dts | 24 ++++++++++++++++++++++++
 1 file changed, 24 insertions(+)

diff --git a/arch/arm64/boot/dts/altera/stratix10_swvp.dts b/arch/arm64/boot/dts/altera/stratix10_swvp.dts
index c2279ca32143..131c0c24e41b 100644
--- a/arch/arm64/boot/dts/altera/stratix10_swvp.dts
+++ b/arch/arm64/boot/dts/altera/stratix10_swvp.dts
@@ -45,6 +45,30 @@
 			cpu-release-addr = <0x0 0x8000fff8>;
 		};
 
+		cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x0 0x1>;
+			enable-method = "spin-table";
+			cpu-release-addr = <0x0 0x8000fff8>;
+		};
+
+		cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x0 0x2>;
+			enable-method = "spin-table";
+			cpu-release-addr = <0x0 0x8000fff8>;
+		};
+
+		cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x0 0x3>;
+			enable-method = "spin-table";
+			cpu-release-addr = <0x0 0x8000fff8>;
+		};
+
 	};
 
 	memory@80000000 {
-- 
2.11.0

