INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:11:10 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 buffer122/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Destination:            buffer124/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.200ns  (clk rise@13.200ns - clk rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 0.865ns (13.840%)  route 5.385ns (86.160%))
  Logic Levels:           13  (LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.683 - 13.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2284, unset)         0.508     0.508    buffer122/clk
                         FDRE                                         r  buffer122/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer122/dataReg_reg[2]/Q
                         net (fo=4, unplaced)         0.440     1.174    buffer122/control/Q[2]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.293 r  buffer122/control/Memory[0][4]_i_7/O
                         net (fo=3, unplaced)         0.723     2.016    buffer122/control/Memory[0][4]_i_7_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.059 f  buffer122/control/dataReg[0]_i_2__10/O
                         net (fo=24, unplaced)        0.398     2.457    buffer207/fifo/transmitValue_reg_3
                         LUT6 (Prop_lut6_I0_O)        0.043     2.500 f  buffer207/fifo/transmitValue_i_3__63/O
                         net (fo=16, unplaced)        0.298     2.798    buffer145/fifo/outputValid_i_3__3_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.841 f  buffer145/fifo/transmitValue_i_4__36/O
                         net (fo=3, unplaced)         0.395     3.236    buffer145/fifo/transmitValue_i_4__36_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     3.279 f  buffer145/fifo/transmitValue_i_17/O
                         net (fo=1, unplaced)         0.377     3.656    buffer144/fifo/transmitValue_i_4__10[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     3.699 f  buffer144/fifo/transmitValue_i_11__2/O
                         net (fo=2, unplaced)         0.716     4.415    fork95/control/generateBlocks[1].regblock/transmitValue_i_5__7_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.458 f  fork95/control/generateBlocks[1].regblock/transmitValue_i_6__19/O
                         net (fo=1, unplaced)         0.222     4.680    fork95/control/generateBlocks[1].regblock/transmitValue_i_6__19_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.723 f  fork95/control/generateBlocks[1].regblock/transmitValue_i_5__7/O
                         net (fo=1, unplaced)         0.334     5.057    fork94/control/generateBlocks[2].regblock/transmitValue_i_2__21_0
                         LUT6 (Prop_lut6_I0_O)        0.043     5.100 r  fork94/control/generateBlocks[2].regblock/transmitValue_i_3__40/O
                         net (fo=2, unplaced)         0.255     5.355    fork94/control/generateBlocks[2].regblock/transmitValue_i_3__40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     5.398 f  fork94/control/generateBlocks[2].regblock/transmitValue_i_2__21/O
                         net (fo=2, unplaced)         0.388     5.786    fork92/control/generateBlocks[4].regblock/Memory_reg[0][1][0]
                         LUT6 (Prop_lut6_I1_O)        0.043     5.829 f  fork92/control/generateBlocks[4].regblock/Memory[0][5]_i_2/O
                         net (fo=6, unplaced)         0.276     6.105    buffer206/fifo/anyBlockStop
                         LUT5 (Prop_lut5_I1_O)        0.043     6.148 r  buffer206/fifo/fullReg_i_2__23/O
                         net (fo=9, unplaced)         0.285     6.433    buffer206/fifo/Full_reg_1
                         LUT4 (Prop_lut4_I0_O)        0.047     6.480 r  buffer206/fifo/outs[5]_i_1__2/O
                         net (fo=6, unplaced)         0.278     6.758    buffer124/E[0]
                         FDRE                                         r  buffer124/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.200    13.200 r  
                                                      0.000    13.200 r  clk (IN)
                         net (fo=2284, unset)         0.483    13.683    buffer124/clk
                         FDRE                                         r  buffer124/outs_reg[0]/C
                         clock pessimism              0.000    13.683    
                         clock uncertainty           -0.035    13.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    13.455    buffer124/outs_reg[0]
  -------------------------------------------------------------------
                         required time                         13.455    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  6.697    




