// Seed: 2380443841
module module_0 #(
    parameter id_2 = 32'd35
) (
    output tri id_0
);
  wire _id_2;
  ;
  assign module_1.id_7 = 0;
  assign id_0 = -1'b0;
  wire [id_2 : id_2] id_3;
  logic id_4;
endmodule
module module_1 #(
    parameter id_19 = 32'd13,
    parameter id_21 = 32'd91,
    parameter id_6  = 32'd38
) (
    input supply0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wor id_3,
    input wor id_4,
    input tri1 id_5,
    output tri0 _id_6,
    output wor id_7,
    output uwire id_8,
    output supply0 id_9,
    input uwire id_10[id_19  ==  id_21 : ""],
    output wor id_11,
    output uwire id_12,
    input tri1 id_13,
    input tri0 id_14,
    input wand id_15,
    input wor id_16,
    input supply1 id_17[id_6 : ""],
    output wor id_18,
    input tri1 _id_19,
    input tri1 id_20,
    input tri _id_21
);
  generate
    logic id_23;
  endgenerate
  module_0 modCall_1 (id_2);
endmodule : SymbolIdentifier
