// Seed: 3221170197
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wire id_3,
    output uwire id_4,
    input wire id_5,
    output tri0 id_6,
    output tri0 id_7,
    output wire id_8,
    input wor id_9,
    output supply0 id_10,
    output supply0 id_11,
    input supply0 id_12,
    input wor id_13,
    output tri1 id_14
    , id_16
);
  assign id_8 = -1'b0;
  logic [1 : -1] id_17 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd93
) (
    input wor id_0,
    input tri1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input tri id_4,
    input supply1 _id_5,
    output wand id_6,
    output tri id_7
);
  wand id_9;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_6,
      id_0,
      id_7,
      id_4,
      id_6,
      id_7,
      id_3,
      id_0,
      id_3,
      id_6,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_7 = 0;
  wire id_10;
  ;
  logic [1 : id_5] id_11;
  ;
  wire id_12;
  assign id_9 = -1;
  and primCall (id_2, id_1, id_4, id_0, id_9);
endmodule
