m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/simulation/modelsim
vdsa_control_fsm_sequential
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1764874991
!i10b 1
!s100 o_8@8FkNCj117@j2h3HaK1
Ie`TXS_;03CUfiTPf_^lBQ0
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 dsa_control_fsm_sequential_sv_unit
S1
R0
w1764867355
8C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_sequential.sv
FC:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_sequential.sv
L0 7
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1764874991.000000
!s107 C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_sequential.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga|C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_sequential.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga
Z8 tCvgOpt 0
vdsa_control_fsm_simd
R1
R2
!i10b 1
!s100 JC:LTFe`X2o3UEIBLkm@@1
IBK@agBAN^NM9VChYc7U]J3
R3
!s105 dsa_control_fsm_simd_sv_unit
S1
R0
w1764871277
8C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv
FC:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv
L0 7
R4
r1
!s85 0
31
R5
!s107 C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga|C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv|
!i113 1
R6
R7
R8
vdsa_datapath
R1
Z9 !s110 1764874990
!i10b 1
!s100 ^JddLm7B1X4`gFkVF^om]0
I?]KnGYQABzFA=0cdEgaz63
R3
!s105 dsa_datapath_sv_unit
S1
R0
Z10 w1764864828
8C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath.sv
FC:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath.sv
L0 8
R4
r1
!s85 0
31
Z11 !s108 1764874990.000000
!s107 C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga|C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath.sv|
!i113 1
R6
R7
R8
vdsa_datapath_simd
R1
R9
!i10b 1
!s100 68S8>mB^fZ_KC[TV78K_b1
Ij6JbfYYkB9<QbO=5KXEJJ2
R3
!s105 dsa_datapath_simd_sv_unit
S1
R0
R10
8C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv
FC:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv
L0 7
R4
r1
!s85 0
31
R11
!s107 C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga|C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv|
!i113 1
R6
R7
R8
vdsa_debug_registers
R1
R2
!i10b 1
!s100 oEf3dB5ih4HWGb86<Do^L3
INO0W:7DJ5ckjeVR9cEiEf1
R3
!s105 dsa_debug_registers_sv_unit
S1
R0
w1764873583
8C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_debug_registers.sv
FC:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_debug_registers.sv
L0 7
R4
r1
!s85 0
31
R5
!s107 C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_debug_registers.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga|C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_debug_registers.sv|
!i113 1
R6
R7
R8
vdsa_mem_banked
R1
R2
!i10b 1
!s100 4<jhBVb1j`4NK?13<4SS^0
IH4m@MP?fSD<zlCaPIa75Y2
R3
!s105 dsa_mem_banked_sv_unit
S1
R0
w1764865513
8C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_mem_banked.sv
FC:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_mem_banked.sv
L0 7
R4
r1
!s85 0
31
R5
!s107 C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_mem_banked.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga|C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_mem_banked.sv|
!i113 1
R6
R7
R8
vdsa_pixel_fetch_sequential
R1
R9
!i10b 1
!s100 Kz=SSSVR]@4giRCBFZ>_Z1
IfZMBhMBS`el;1o6`4lJ[T3
R3
!s105 dsa_pixel_fetch_sequential_sv_unit
S1
R0
R10
8C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv
FC:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv
L0 6
R4
r1
!s85 0
31
R11
!s107 C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga|C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv|
!i113 1
R6
R7
R8
vdsa_pixel_fetch_simd
R1
R2
!i10b 1
!s100 GWo;zzognkHL651eN4Q2P1
IbH74_dn1UC9FMFkT1`?0L2
R3
!s105 dsa_pixel_fetch_simd_sv_unit
S1
R0
R10
8C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv
FC:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv
L0 6
R4
r1
!s85 0
31
R5
!s107 C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga|C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv|
!i113 1
R6
R7
R8
vdsa_pixel_fetch_unified
R1
R2
!i10b 1
!s100 P[46:9oNj;[Jjh7h9z6ok0
I<^4DzH=nkdlIWdXREVDFi3
R3
!s105 dsa_pixel_fetch_unified_sv_unit
S1
R0
R10
8C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv
FC:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv
L0 6
R4
r1
!s85 0
31
R5
!s107 C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga|C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv|
!i113 1
R6
R7
R8
vdsa_simd_registers
R1
R9
!i10b 1
!s100 [9MdDmVC>;HhfFTGi<@DE3
IRRTKNRTFMWl=6MdSGaV5K1
R3
!s105 dsa_simd_registers_sv_unit
S1
R0
w1764874054
8C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_simd_registers.sv
FC:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_simd_registers.sv
L0 7
R4
r1
!s85 0
31
R11
!s107 C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_simd_registers.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga|C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_simd_registers.sv|
!i113 1
R6
R7
R8
vdsa_step_controller
R1
R2
!i10b 1
!s100 9L4zBBIf5MSNedHb>7Ubk3
Ifl=;l>eM_6:ZRBN3cf0=@2
R3
!s105 dsa_step_controller_sv_unit
S1
R0
w1764872363
8C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_step_controller.sv
FC:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_step_controller.sv
L0 7
R4
r1
!s85 0
31
R5
!s107 C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_step_controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga|C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_step_controller.sv|
!i113 1
R6
R7
R8
vdsa_top
R1
Z12 !s110 1764874992
!i10b 1
!s100 DiSXSa2NmY<kPmYd<^7[b0
Iz_hgDX1TDH0WANSdWk86`2
R3
!s105 dsa_top_sv_unit
S1
R0
w1764874838
8C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv
FC:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv
L0 5
R4
r1
!s85 0
31
Z13 !s108 1764874992.000000
!s107 C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga|C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv|
!i113 1
R6
R7
R8
vdsa_top_tb
R1
R12
!i10b 1
!s100 iBV?nTc9e^`l__TA[mQo73
I8eCLo:P>SgBC2HHY1clFU2
R3
!s105 dsa_top_tb_sv_unit
S1
R0
w1764871944
8C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_top_tb.sv
FC:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_top_tb.sv
L0 9
R4
r1
!s85 0
31
R13
!s107 C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_top_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga|C:/Users/lobok/Desktop/proyecto/parallel_bilineal_interpolation_fpga/fpga/dsa_top_tb.sv|
!i113 1
R6
R7
R8
