INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joshi/VerilogProjects/16bit_CustomALU_Project/16_bit_alu.srcs/sources_1/new/alu_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joshi/VerilogProjects/16bit_CustomALU_Project/16_bit_alu.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joshi/VerilogProjects/16bit_CustomALU_Project/16_bit_alu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
