<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project3_UART_RX.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SOPC_Core.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SOPC_Core.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SOPC_Core.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SOPC_Core.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SOPC_Core.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SOPC_Core.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SOPC_Core.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SOPC_Core.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SOPC_Core.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SOPC_Core.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SOPC_Core.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SOPC_Core.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SOPC_Core.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SOPC_Core.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SOPC_Core.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SOPC_Core.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SOPC_Core.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="SOPC_Core.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SOPC_Core.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SOPC_Core.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SOPC_Core_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SOPC_Core_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SOPC_Core_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SOPC_Core_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SOPC_Core_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SOPC_Core_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SOPC_Core_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SOPC_Core_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SOPC_Core_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SOPC_Core_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SOPC_Core_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SOPC_Core_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SOPC_Core_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SOPC_Core_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SOPC_Core_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SOPC_Core_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="UART_TOP.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sopc_core.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sopc_core.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sopc_core.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1523948534" xil_pn:in_ck="7240150443094880924" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1523948534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADDR_DECODER.v"/>
      <outfile xil_pn:name="AISO_RST.v"/>
      <outfile xil_pn:name="BAUD_DEC.v"/>
      <outfile xil_pn:name="PED.v"/>
      <outfile xil_pn:name="RS_FLOP.v"/>
      <outfile xil_pn:name="RX_CONTROL_tb.v"/>
      <outfile xil_pn:name="RX_Control.v"/>
      <outfile xil_pn:name="RX_DATAPATH.v"/>
      <outfile xil_pn:name="RX_DATAPATH_tb.v"/>
      <outfile xil_pn:name="RX_REMAP.v"/>
      <outfile xil_pn:name="RX_REMAP_tb.v"/>
      <outfile xil_pn:name="RX_SHIFT_REG.v"/>
      <outfile xil_pn:name="RX_SHIFT_REG_tb.v"/>
      <outfile xil_pn:name="SHIFT_R.v"/>
      <outfile xil_pn:name="SHIFT_R_FUNC.v"/>
      <outfile xil_pn:name="SOPC_Core.v"/>
      <outfile xil_pn:name="SOPC_Core_tb.v"/>
      <outfile xil_pn:name="UART_RX.v"/>
      <outfile xil_pn:name="UART_RX_tb.v"/>
      <outfile xil_pn:name="UART_TOP.v"/>
      <outfile xil_pn:name="UART_TOP_tb.v"/>
      <outfile xil_pn:name="UART_TX.v"/>
      <outfile xil_pn:name="tramelblaze.v"/>
      <outfile xil_pn:name="tramelblaze_top.v"/>
      <outfile xil_pn:name="uart_tx_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1523948534" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1915878511494867095" xil_pn:start_ts="1523948534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523948534" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6484086885272592679" xil_pn:start_ts="1523948534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523948534" xil_pn:in_ck="-2834566926428860428" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8405350411703161919" xil_pn:start_ts="1523948534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/scratch_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/scratch_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/stack_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/stack_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/tb_rom.ngc"/>
      <outfile xil_pn:name="ipcore_dir/tb_rom.v"/>
    </transform>
    <transform xil_pn:end_ts="1523948534" xil_pn:in_ck="-6031595189515219724" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1523948534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADDR_DECODER.v"/>
      <outfile xil_pn:name="AISO_RST.v"/>
      <outfile xil_pn:name="BAUD_DEC.v"/>
      <outfile xil_pn:name="PED.v"/>
      <outfile xil_pn:name="RS_FLOP.v"/>
      <outfile xil_pn:name="RX_CONTROL_tb.v"/>
      <outfile xil_pn:name="RX_Control.v"/>
      <outfile xil_pn:name="RX_DATAPATH.v"/>
      <outfile xil_pn:name="RX_DATAPATH_tb.v"/>
      <outfile xil_pn:name="RX_REMAP.v"/>
      <outfile xil_pn:name="RX_REMAP_tb.v"/>
      <outfile xil_pn:name="RX_SHIFT_REG.v"/>
      <outfile xil_pn:name="RX_SHIFT_REG_tb.v"/>
      <outfile xil_pn:name="SHIFT_R.v"/>
      <outfile xil_pn:name="SHIFT_R_FUNC.v"/>
      <outfile xil_pn:name="SOPC_Core.v"/>
      <outfile xil_pn:name="SOPC_Core_tb.v"/>
      <outfile xil_pn:name="UART_RX.v"/>
      <outfile xil_pn:name="UART_RX_tb.v"/>
      <outfile xil_pn:name="UART_TOP.v"/>
      <outfile xil_pn:name="UART_TOP_tb.v"/>
      <outfile xil_pn:name="UART_TX.v"/>
      <outfile xil_pn:name="ipcore_dir/scratch_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/stack_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/tb_rom.v"/>
      <outfile xil_pn:name="tramelblaze.v"/>
      <outfile xil_pn:name="tramelblaze_top.v"/>
      <outfile xil_pn:name="uart_tx_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1523948538" xil_pn:in_ck="-6031595189515219724" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8489975975119864943" xil_pn:start_ts="1523948534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="SOPC_Core_tb_beh.prj"/>
      <outfile xil_pn:name="SOPC_Core_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1523948538" xil_pn:in_ck="1996516627132087137" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2319326051004294060" xil_pn:start_ts="1523948538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SOPC_Core_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1523946931" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2885233721672383634" xil_pn:start_ts="1523946931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523955270" xil_pn:in_ck="-2834566926428860428" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8405350411703161919" xil_pn:start_ts="1523955269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/scratch_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/scratch_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/stack_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/stack_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/tb_rom.ngc"/>
      <outfile xil_pn:name="ipcore_dir/tb_rom.v"/>
    </transform>
    <transform xil_pn:end_ts="1523942767" xil_pn:in_ck="-6958758172863534559" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1523942767">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523946932" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2718770636346892588" xil_pn:start_ts="1523946932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523946932" xil_pn:in_ck="-6958758172863534559" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1523946932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1523946932" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="380615164703386123" xil_pn:start_ts="1523946932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1523955284" xil_pn:in_ck="-4470054431936191335" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="291189633789606512" xil_pn:start_ts="1523955270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SOPC_Core.lso"/>
      <outfile xil_pn:name="SOPC_Core.ngc"/>
      <outfile xil_pn:name="SOPC_Core.ngr"/>
      <outfile xil_pn:name="SOPC_Core.prj"/>
      <outfile xil_pn:name="SOPC_Core.stx"/>
      <outfile xil_pn:name="SOPC_Core.syr"/>
      <outfile xil_pn:name="SOPC_Core.xst"/>
      <outfile xil_pn:name="SOPC_Core_tb_beh.prj"/>
      <outfile xil_pn:name="SOPC_Core_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1523946946" xil_pn:in_ck="-5481817853030847" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119234813139109505" xil_pn:start_ts="1523946946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1523955289" xil_pn:in_ck="2848995026204835298" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8427859232154774078" xil_pn:start_ts="1523955284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="SOPC_Core.bld"/>
      <outfile xil_pn:name="SOPC_Core.ngd"/>
      <outfile xil_pn:name="SOPC_Core_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1523955309" xil_pn:in_ck="-3853776198756380379" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1523955289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SOPC_Core.pcf"/>
      <outfile xil_pn:name="SOPC_Core_map.map"/>
      <outfile xil_pn:name="SOPC_Core_map.mrp"/>
      <outfile xil_pn:name="SOPC_Core_map.ncd"/>
      <outfile xil_pn:name="SOPC_Core_map.ngm"/>
      <outfile xil_pn:name="SOPC_Core_map.xrpt"/>
      <outfile xil_pn:name="SOPC_Core_summary.xml"/>
      <outfile xil_pn:name="SOPC_Core_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1523955325" xil_pn:in_ck="-1045421368621389122" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1523955309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="SOPC_Core.ncd"/>
      <outfile xil_pn:name="SOPC_Core.pad"/>
      <outfile xil_pn:name="SOPC_Core.par"/>
      <outfile xil_pn:name="SOPC_Core.ptwx"/>
      <outfile xil_pn:name="SOPC_Core.unroutes"/>
      <outfile xil_pn:name="SOPC_Core.xpi"/>
      <outfile xil_pn:name="SOPC_Core_pad.csv"/>
      <outfile xil_pn:name="SOPC_Core_pad.txt"/>
      <outfile xil_pn:name="SOPC_Core_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1523955337" xil_pn:in_ck="-5020523933527809856" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1523955325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="SOPC_Core.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sopc_core.bgn"/>
      <outfile xil_pn:name="sopc_core.bit"/>
      <outfile xil_pn:name="sopc_core.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1523955325" xil_pn:in_ck="-3853776198756380511" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1523955320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="SOPC_Core.twr"/>
      <outfile xil_pn:name="SOPC_Core.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
