{"vcs1":{"timestamp_begin":1700287770.534705969, "rt":11.48, "ut":9.59, "st":0.80}}
{"vcselab":{"timestamp_begin":1700287782.079484953, "rt":1.28, "ut":0.33, "st":0.15}}
{"link":{"timestamp_begin":1700287783.430681187, "rt":0.38, "ut":0.12, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700287770.015312020}
{"VCS_COMP_START_TIME": 1700287770.015312020}
{"VCS_COMP_END_TIME": 1700287786.158437050}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370212}}
{"stitch_vcselab": {"peak_mem": 240020}}
