
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000126                       # Number of seconds simulated
sim_ticks                                   125862500                       # Number of ticks simulated
final_tick                                  125862500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 171976                       # Simulator instruction rate (inst/s)
host_op_rate                                   171973                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              223856114                       # Simulator tick rate (ticks/s)
host_mem_usage                                 751620                       # Number of bytes of host memory used
host_seconds                                     0.56                       # Real time elapsed on the host
sim_insts                                       96690                       # Number of instructions simulated
sim_ops                                         96690                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             90304                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             80896                       # Number of bytes read from this memory
system.physmem.bytes_read::total               171200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        90304                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           90304                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst               1411                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1264                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2675                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst            717481378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            642733141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1360214520                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       717481378                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          717481378                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           717481378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           642733141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1360214520                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1468.418775                       # Cycle average of tags in use
system.l2.total_refs                             2663                       # Total number of references to valid blocks.
system.l2.sampled_refs                           2575                       # Sample count of references to valid blocks.
system.l2.avg_refs                           1.034175                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           582.607134                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             752.008689                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             133.802952                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.035560                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.045899                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.008167                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.089625                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 1977                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  443                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2420                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1191                       # number of Writeback hits
system.l2.Writeback_hits::total                  1191                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 67                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    67                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  1977                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   510                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2487                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1977                       # number of overall hits
system.l2.overall_hits::cpu.data                  510                       # number of overall hits
system.l2.overall_hits::total                    2487                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1412                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                224                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1636                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             1040                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1040                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1412                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1264                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2676                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1412                       # number of overall misses
system.l2.overall_misses::cpu.data               1264                       # number of overall misses
system.l2.overall_misses::total                  2676                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     76045000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     13021000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        89066000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     68741492                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      68741492                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      76045000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      81762492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        157807492                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     76045000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     81762492                       # number of overall miss cycles
system.l2.overall_miss_latency::total       157807492                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             3389                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              667                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4056                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1191                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1191                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1107                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3389                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1774                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5163                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3389                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1774                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5163                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.416642                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.335832                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.403353                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.939476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.939476                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.416642                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.712514                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.518303                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.416642                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.712514                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.518303                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53856.232295                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 58129.464286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54441.320293                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 66097.588462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 66097.588462                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53856.232295                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 64685.515823                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 58971.409567                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53856.232295                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 64685.515823                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 58971.409567                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst          1412                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           224                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1636                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         1040                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1040                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2676                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2676                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     58833500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     10309000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     69142500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     56164492                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     56164492                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     58833500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     66473492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    125306992                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     58833500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     66473492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    125306992                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.416642                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.335832                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.403353                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.939476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.939476                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.416642                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.712514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.518303                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.416642                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.712514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.518303                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41666.784703                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 46022.321429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42263.141809                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 54004.319231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 54004.319231                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41666.784703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 52589.787975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46826.230194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41666.784703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 52589.787975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46826.230194                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                        22846                       # DTB read hits
system.cpu.dtb.read_misses                        277                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                    23123                       # DTB read accesses
system.cpu.dtb.write_hits                       19589                       # DTB write hits
system.cpu.dtb.write_misses                        95                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   19684                       # DTB write accesses
system.cpu.dtb.data_hits                        42435                       # DTB hits
system.cpu.dtb.data_misses                        372                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                    42807                       # DTB accesses
system.cpu.itb.fetch_hits                       23499                       # ITB hits
system.cpu.itb.fetch_misses                       201                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                   23700                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   27                       # Number of system calls
system.cpu.numCycles                           251726                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                    27159                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted              19009                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect               3631                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups                 20565                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                    11931                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                     2535                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                 269                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles              82997                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         163146                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       27159                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              14466                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         30606                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   11042                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                  40115                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   98                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4390                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                     23499                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2364                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             165336                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.986754                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.325658                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   134730     81.49%     81.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2127      1.29%     82.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3373      2.04%     84.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2904      1.76%     86.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4584      2.77%     89.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2366      1.43%     90.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2084      1.26%     92.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2453      1.48%     93.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    10715      6.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               165336                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.107891                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.648109                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    88036                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 41308                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     28330                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  1436                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   6226                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 4508                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   931                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 151881                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3143                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   6226                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    90117                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   10596                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          25123                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     27494                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  5780                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 145784                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     34                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  4869                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands               93100                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                183901                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           182195                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1706                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 63691                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    29409                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                826                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            459                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     10941                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                25879                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               21950                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               841                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1108                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     129395                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 844                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    120869                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               573                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           29719                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        17604                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            128                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        165336                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.731051                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.433722                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              116170     70.26%     70.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               19761     11.95%     82.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                9921      6.00%     88.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                7596      4.59%     92.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5365      3.24%     96.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3382      2.05%     98.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                2147      1.30%     99.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 726      0.44%     99.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 268      0.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          165336                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     153      8.35%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      8.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    911     49.73%     58.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   768     41.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                54      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 75534     62.49%     62.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   17      0.01%     62.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     62.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 278      0.23%     62.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  16      0.01%     62.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  87      0.07%     62.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  26      0.02%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                24606     20.36%     83.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               20251     16.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 120869                       # Type of FU issued
system.cpu.iq.rate                           0.480161                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        1832                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015157                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             407591                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            158914                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       113811                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                1888                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               1122                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          847                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 121689                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     958                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1875                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         8001                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4433                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           527                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   6226                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    3541                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   247                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              136733                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1641                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 25879                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                21950                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                453                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     58                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     3                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             81                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1070                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1952                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3022                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                117089                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 23151                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3780                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                          6494                       # number of nop insts executed
system.cpu.iew.exec_refs                        42839                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    20062                       # Number of branches executed
system.cpu.iew.exec_stores                      19688                       # Number of stores executed
system.cpu.iew.exec_rate                     0.465145                       # Inst execution rate
system.cpu.iew.wb_sent                         115482                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        114658                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     48327                       # num instructions producing a value
system.cpu.iew.wb_consumers                     64844                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.455487                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.745281                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           35310                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             716                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2727                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       159110                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.635699                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.579029                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       120841     75.95%     75.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        18422     11.58%     87.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         6659      4.19%     91.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3354      2.11%     93.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2983      1.87%     95.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1334      0.84%     96.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1255      0.79%     97.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          884      0.56%     97.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         3378      2.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       159110                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               101146                       # Number of instructions committed
system.cpu.commit.committedOps                 101146                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          35395                       # Number of memory references committed
system.cpu.commit.loads                         17878                       # Number of loads committed
system.cpu.commit.membars                         344                       # Number of memory barriers committed
system.cpu.commit.branches                      16665                       # Number of branches committed
system.cpu.commit.fp_insts                        742                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     94865                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1587                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                  3378                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                       291070                       # The number of ROB reads
system.cpu.rob.rob_writes                      279165                       # The number of ROB writes
system.cpu.timesIdled                            2488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           86390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       96690                       # Number of Instructions Simulated
system.cpu.committedOps                         96690                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total                 96690                       # Number of Instructions Simulated
system.cpu.cpi                               2.603434                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.603434                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.384108                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.384108                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   154378                       # number of integer regfile reads
system.cpu.int_regfile_writes                   76938                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       733                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      492                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     913                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    716                       # number of misc regfile writes
system.cpu.icache.replacements                   3132                       # number of replacements
system.cpu.icache.tagsinuse                234.632548                       # Cycle average of tags in use
system.cpu.icache.total_refs                    19524                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   3388                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                   5.762692                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle               45308000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     234.632548                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.916533                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.916533                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst        19524                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           19524                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         19524                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            19524                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        19524                       # number of overall hits
system.cpu.icache.overall_hits::total           19524                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         3975                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3975                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         3975                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3975                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         3975                       # number of overall misses
system.cpu.icache.overall_misses::total          3975                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    130963000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    130963000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    130963000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    130963000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    130963000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    130963000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        23499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        23499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        23499                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        23499                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        23499                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        23499                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.169156                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.169156                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.169156                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.169156                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.169156                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.169156                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 32946.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32946.666667                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 32946.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32946.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 32946.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32946.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          586                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          586                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          586                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          586                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          586                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          586                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3389                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3389                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3389                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3389                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3389                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    102388500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    102388500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    102388500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    102388500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    102388500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    102388500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.144219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.144219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.144219                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.144219                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.144219                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.144219                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 30212.009442                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30212.009442                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 30212.009442                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30212.009442                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 30212.009442                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30212.009442                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   1518                       # number of replacements
system.cpu.dcache.tagsinuse                234.963218                       # Cycle average of tags in use
system.cpu.dcache.total_refs                    32178                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   1774                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  18.138670                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               21558000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     234.963218                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.917825                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.917825                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data        19379                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           19379                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        12113                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          12113                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          342                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          342                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          344                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          344                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         31492                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            31492                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        31492                       # number of overall hits
system.cpu.dcache.overall_hits::total           31492                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1053                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1053                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         5060                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5060                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         6113                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6113                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         6113                       # number of overall misses
system.cpu.dcache.overall_misses::total          6113                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     34586500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     34586500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    324628166                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    324628166                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       204500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       204500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    359214666                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    359214666                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    359214666                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    359214666                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        20432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        20432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        17173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        17173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          344                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          344                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        37605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        37605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        37605                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        37605                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.051537                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051537                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.294649                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.294649                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.011561                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.011561                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.162558                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.162558                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.162558                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.162558                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32845.679012                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32845.679012                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64155.764032                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64155.764032                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        51125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        51125                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 58762.418780                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58762.418780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58762.418780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58762.418780                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3258865                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               347                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs  9391.541787                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1191                       # number of writebacks
system.cpu.dcache.writebacks::total              1191                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          390                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          390                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         3953                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3953                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4343                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4343                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4343                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4343                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          663                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          663                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1107                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1770                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1770                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1770                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1770                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     20009500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20009500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     73613365                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     73613365                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       192000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       192000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     93622865                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     93622865                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     93622865                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     93622865                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.064462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.011561                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.011561                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.047068                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.047068                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.047068                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047068                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30180.241327                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30180.241327                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 66498.071364                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66498.071364                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        48000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52894.274011                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52894.274011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52894.274011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52894.274011                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
