// Seed: 2978889502
module module_0 (
    output wor id_0,
    input tri0 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output tri id_4,
    output supply1 id_5,
    input uwire id_6,
    input tri0 id_7,
    output tri id_8,
    input tri0 id_9,
    input wand id_10,
    input tri1 id_11,
    input tri0 id_12,
    input wor id_13,
    input uwire id_14,
    output wand id_15,
    output tri1 id_16,
    output wire id_17,
    input wor id_18,
    output tri1 id_19
);
  always
    assert (id_14)
    else id_15 = id_11;
  assign id_19 = id_10;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    input wor id_2,
    input tri1 id_3,
    input tri id_4,
    inout tri0 id_5
    , id_12,
    input wor id_6,
    output tri id_7,
    output wor id_8,
    input supply0 id_9,
    output wand id_10
);
  assign id_10 = id_12;
  wire id_13 = id_13;
  wire id_14;
  module_0(
      id_8,
      id_4,
      id_5,
      id_7,
      id_5,
      id_8,
      id_6,
      id_5,
      id_12,
      id_2,
      id_5,
      id_3,
      id_4,
      id_3,
      id_12,
      id_5,
      id_12,
      id_1,
      id_4,
      id_1
  );
endmodule
