// Seed: 1491071592
module module_0 (
    output wor id_0,
    input wor id_1,
    input tri1 id_2,
    output tri1 id_3,
    output supply1 id_4,
    input wire id_5,
    input wire id_6,
    input uwire id_7,
    input tri1 id_8,
    output supply1 id_9,
    input wor id_10,
    input wor id_11,
    input supply0 id_12,
    output tri id_13,
    output tri0 id_14,
    input tri0 id_15,
    input tri0 id_16,
    input tri1 id_17,
    input wire id_18,
    input uwire id_19,
    output tri0 id_20,
    output supply1 id_21,
    input wor id_22,
    input wor id_23,
    input tri0 id_24,
    output tri1 id_25,
    output tri id_26
);
  id_28(
      .id_0(1), .id_1(id_9), .id_2(1 == id_5), .id_3(id_21)
  );
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output wand id_2,
    inout wor id_3,
    input tri0 id_4,
    input wand id_5
    , id_18,
    input uwire id_6,
    input uwire id_7,
    output uwire id_8,
    output wand id_9,
    output wand id_10,
    input wire id_11,
    output tri id_12,
    output uwire id_13,
    input uwire id_14,
    input wire id_15,
    input uwire id_16
);
  uwire id_19 = id_3, id_20;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_20,
      id_13,
      id_19,
      id_6,
      id_6,
      id_11,
      id_20,
      id_9,
      id_6,
      id_5,
      id_3,
      id_19,
      id_2,
      id_0,
      id_20,
      id_6,
      id_5,
      id_14,
      id_1,
      id_13,
      id_6,
      id_20,
      id_20,
      id_20,
      id_12
  );
  assign modCall_1.id_15 = 0;
  wire id_21;
  wire id_22;
endmodule
