;redcode
;assert 1
	SPL 0, <-3
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #270, 0
	SUB 121, 100
	MOV -1, <-20
	SUB -0, 100
	SUB -0, 100
	ADD 210, 60
	SPL @-12, #0
	SUB 87, -125
	SUB 87, -125
	SUB #12, @0
	SUB -1, <-0
	JMP <-107
	SUB 12, @10
	SUB -0, 900
	SUB -0, 900
	SUB -0, 900
	ADD 270, 60
	SUB @121, 106
	SUB 12, @10
	SUB #12, @0
	SUB #12, @0
	SUB #12, @0
	SUB 12, @10
	SUB @127, 106
	SLT #12, @0
	SUB @127, 106
	SLT #12, @0
	JMP <-167
	SUB 12, @10
	JMP <-127, 5
	JMP <-127, 5
	ADD @-127, 200
	ADD 270, 60
	ADD 270, 60
	SUB 12, @10
	JMP <-167, 7
	SUB 12, @10
	SUB #12, @0
	DJN -7, @-20
	SPL 0, <-3
	SPL 0, <-3
	CMP -207, <-130
	CMP -207, <-130
	CMP -207, <-130
	CMP -207, <-130
	SUB <-1, <20
	SUB <-1, <20
	SUB <-1, <20
