set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/ddr3_s4_uniphy_example.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_c0.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_addr_cmd.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_addr_cmd_wrap.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_ddr2_odt_gen.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_ddr3_odt_gen.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_odt_gen.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_rdwr_data_tmg.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_arbiter.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_burst_gen.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_cmd_gen.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_csr.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_buffer.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_buffer_manager.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_burst_tracking.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_dataid_manager.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_fifo.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_list.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_rdata_path.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_wdata_path.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_define.iv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_ecc_decoder.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_ecc_encoder.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_input_if.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_rank_timer.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_sideband.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_tbp.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_timing_param.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_controller.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_controller_st_top.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/alt_mem_ddrx_mm_st_converter.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_clock_pair_generator.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_pll_memphy.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_dll_memphy.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_oct_control.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_controller_phy.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_memphy_top.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_read_valid_selector.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_addr_cmd_datapath.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_reset.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_addr_cmd_pads.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_memphy.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_reset_sync.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_afi_mux.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_new_io_pads.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_fr_cycle_shifter.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_read_datapath.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_write_datapath.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_hr_to_fr.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_sequencer_mux_bridge.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_phy_csr.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_iss_probe.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_flop_mem.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_nios_sequencer.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_altdqdqs.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/software/sequencer.c] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/software/sequencer.h] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/altera_merlin_traffic_limiter.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_cpu_inst.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/altera_avalon_sc_fifo.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_cpu_inst_test_bench.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_id_router.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_cpu_inst_jtag_debug_module_tck.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_irq_mapper.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/altera_merlin_master_translator.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_rsp_xbar_demux_002.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_dm_decoder.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_write_decoder.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_lfsr72.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_di_buffer_wrap.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_lfsr36.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/sequencer_phy_mgr.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_ddr3.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_addr_router_001.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_datamux.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_cmd_xbar_mux.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/sequencer_scc_siii_wrapper.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/altera_avalon_st_pipeline_base.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_data_decoder.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_cpu_inst_oci_test_bench.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/altera_reset_controller.sdc] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_rsp_xbar_mux_001.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_inst_ROM_no_ifdef_params.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_lfsr12.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/altera_reset_controller.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/sequencer_scc_siii_phase_decode.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/altera_merlin_slave_agent.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_cmd_xbar_demux_001.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_cmd_xbar_demux.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_rsp_xbar_mux.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_ac_ROM_no_ifdef_params.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/sequencer_scc_reg_file.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_generic.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_jumplogic.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_cpu_inst.sdc] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_ram_csr.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_di_buffer.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/sequencer_data_mgr.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_data_broadcast.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_addr_router.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_cpu_inst_rf_ram_a.mif] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_pattern_fifo.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_rsp_xbar_demux.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_bitcheck.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_read_datapath.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/sequencer_scc_sv_wrapper.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_sequencer_ram.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/altera_reset_synchronizer.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_cpu_inst_rf_ram_b.mif] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_id_router_002.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_sequencer_rom.hex] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/altera_merlin_master_agent.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_ac_ROM_reg.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_inst_ROM_reg.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_ram.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/altera_merlin_slave_translator.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_cpu_inst_ociram_default_contents.mif] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/sequencer_scc_sv_phase_decode.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_cpu_inst_jtag_debug_module_sysclk.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/altera_merlin_arbitrator.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/sequencer_ptr_mgr.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rw_manager_core.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/altera_merlin_burst_uncompressor.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/sequencer_scc_mgr.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_sequencer_rom.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_sequencer_rom.hex] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_AC_ROM.hex] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_inst_ROM.hex] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SOURCE_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0.ppf] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0.sdc] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_timing.tcl] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_report_timing.tcl] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_report_timing_core.tcl] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_pin_map.tcl] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_pin_assignments.tcl] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_parameters.tcl] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_if0_p0_sequencer_cpu.sdc] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/ddr3_s4_uniphy_example_d0.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/driver_definitions.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/addr_gen.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/burst_boundary_addr_gen.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/lfsr.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/lfsr_wrapper.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rand_addr_gen.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rand_burstcount_gen.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rand_num_gen.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/rand_seq_addr_gen.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/reset_sync.v] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/scfifo_wrapper.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/seq_addr_gen.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/template_addr_gen.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/template_stage.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ddr3_s4_uniphy_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv] -library lib_ddr3_s4_uniphy_example
set_global_assignment -name SOPC_BUILDER_SIGNATURE_ID ipds 
 