* Z:\mnt\design.r\spice\examples\4227-2.asc
M쬞3 N002 N004 OUT OUT Si7386DP
M쬞1 N001 N008 IN1 IN1 Si7386DP
C1 IN1 N007 .1
R6 N001 N012 100K
R7 N001 N014 100K
R3 N005 N006 47
R2 N005 N004 10
C3 N006 0 .015
C6 0 N015 .1
C2 IN2 N009 .1
R5 N011 N001 137K
R4 0 N011 20K
C4 N011 0 .01
C5 N013 0 .1
C7 OUT 0 100
V1 IN1 0 PWL(0 0 10u 0 +1u 11)
V2 IN2 0 PWL(0 0 10u 0 +1u 12)
R1 N002 N001 .006
M쬞2 N001 N010 IN2 IN2 Si7386DP
S1 0 OUT N003 0 SCSW
V3 N003 0 PWL(0 0 300m 0 +1m 1 +10m 1 +1m 0)
XU1 N002 N001 IN1 N013 0 IN2 N010 N009 MP_01 N014 N012 0 N015 0 N011 MP_02 OUT N005 N007 N008 LTC4227-2
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1600m
.model SCSW SW(Ron=10m Roff=1.7 Vt=.5 Vh=-.4)
.lib LTC4227-2.sub
.backanno
.end
