# Use uClk instead of the default clock
+define+TEST_PARAM_AFU_CLK=plat_ifc.clocks.pClkDiv4
# Add register stages to the host channel path for timing
+define+TEST_PARAM_AFU_REG_STAGES=1

C:avalon_ccip/sources_avalon.txt
