#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x139604080 .scope module, "Mux2_1_5" "Mux2_1_5" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "inp1";
    .port_info 1 /INPUT 5 "inp2";
    .port_info 2 /INPUT 1 "stall_flag";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /OUTPUT 5 "out";
o0x140030010 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000031b4000_0 .net "cs", 0 0, o0x140030010;  0 drivers
o0x140030040 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x6000031b4090_0 .net "inp1", 4 0, o0x140030040;  0 drivers
o0x140030070 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x6000031b4120_0 .net "inp2", 4 0, o0x140030070;  0 drivers
v0x6000031b41b0_0 .var "out", 4 0;
o0x1400300d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000031b4240_0 .net "stall_flag", 0 0, o0x1400300d0;  0 drivers
E_0x600000db4330 .event edge, v0x6000031b4240_0, v0x6000031b4000_0, v0x6000031b4120_0, v0x6000031b4090_0;
S_0x1396041f0 .scope module, "pipeline" "pipeline" 3 15;
 .timescale -9 -12;
v0x6000031bbb10_0 .net "ALU_result_out_ex_dm", 31 0, v0x6000031b4f30_0;  1 drivers
o0x1400301f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000031bbba0_0 .net "Mem_address", 31 0, o0x1400301f0;  0 drivers
v0x6000031bbc30_0 .net "PCplus4Out", 31 0, v0x6000031b8480_0;  1 drivers
v0x6000031bbcc0_0 .net "Read_Data", 31 0, v0x6000031b4480_0;  1 drivers
v0x6000031bbd50_0 .net "Write_data", 31 0, v0x6000031b50e0_0;  1 drivers
v0x6000031bbde0_0 .net "alu_op", 1 0, v0x6000031b9950_0;  1 drivers
v0x6000031bbe70_0 .net "alu_op_out_id_ex", 1 0, v0x6000031b70f0_0;  1 drivers
v0x6000031bbf00_0 .net "alu_res_out_wb", 31 0, v0x6000031b4750_0;  1 drivers
v0x6000031bc000_0 .net "alu_src", 0 0, v0x6000031b99e0_0;  1 drivers
v0x6000031bc090_0 .net "alu_src_out_id_ex", 0 0, v0x6000031b7210_0;  1 drivers
v0x6000031bc120_0 .net "branch", 0 0, v0x6000031b9a70_0;  1 drivers
v0x6000031bc1b0_0 .net "branch_address", 31 0, v0x6000031b5cb0_0;  1 drivers
v0x6000031bc240_0 .net "branch_out_ex", 0 0, v0x6000031b5dd0_0;  1 drivers
v0x6000031bc2d0_0 .net "branch_out_ex_dm", 0 0, v0x6000031b5200_0;  1 drivers
v0x6000031bc360_0 .net "branch_out_id_ex", 0 0, v0x6000031b7330_0;  1 drivers
v0x6000031bc3f0_0 .var "clk", 0 0;
v0x6000031bc480_0 .net "currpc_out", 31 0, v0x6000031b8630_0;  1 drivers
v0x6000031bc510_0 .net "flag_ex", 0 0, v0x6000031bb8d0_0;  1 drivers
v0x6000031bc5a0_0 .net "flag_id", 0 0, v0x6000031bb960_0;  1 drivers
v0x6000031bc630_0 .net "flag_if", 0 0, v0x6000031bba80_0;  1 drivers
v0x6000031bc6c0_0 .net "imm_field_wo_sgn_ext", 15 0, v0x6000031bac70_0;  1 drivers
v0x6000031bc750_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x6000032b4140;  1 drivers
v0x6000031bc7e0_0 .net "inp_instn", 31 0, v0x6000031b8cf0_0;  1 drivers
o0x140031a80 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6000031bc870_0 .net "inst_imm_field", 15 0, o0x140031a80;  0 drivers
v0x6000031bc900_0 .net "inst_read_reg_addr1_out_id", 4 0, v0x6000031baeb0_0;  1 drivers
v0x6000031bc990_0 .net "inst_read_reg_addr1_out_id_ex", 4 0, v0x6000031b7600_0;  1 drivers
v0x6000031bca20_0 .net "inst_read_reg_addr2_out_id", 4 0, v0x6000031bafd0_0;  1 drivers
v0x6000031bcab0_0 .net "inst_read_reg_addr2_out_id_ex", 4 0, v0x6000031b7720_0;  1 drivers
v0x6000031bcb40_0 .net "jump", 0 0, v0x6000031b9c20_0;  1 drivers
v0x6000031bcbd0_0 .net "jump_address", 25 0, v0x6000031b87e0_0;  1 drivers
v0x6000031bcc60_0 .net "jump_id", 0 0, v0x6000031b8900_0;  1 drivers
v0x6000031bccf0_0 .net "jump_out_id", 0 0, v0x6000031bb0f0_0;  1 drivers
v0x6000031bcd80_0 .net "mem_read", 0 0, v0x6000031b9cb0_0;  1 drivers
v0x6000031bce10_0 .net "mem_read_out_ex", 0 0, v0x6000031b6250_0;  1 drivers
v0x6000031bcea0_0 .net "mem_read_out_ex_dm", 0 0, v0x6000031b5440_0;  1 drivers
v0x6000031bcf30_0 .net "mem_read_out_id_ex", 0 0, v0x6000031b78d0_0;  1 drivers
v0x6000031bcfc0_0 .net "mem_to_reg", 0 0, v0x6000031b9d40_0;  1 drivers
v0x6000031bd050_0 .net "mem_to_reg_out_dm_wb", 0 0, v0x6000031b4a20_0;  1 drivers
v0x6000031bd0e0_0 .net "mem_to_reg_out_ex", 0 0, v0x6000031b6370_0;  1 drivers
v0x6000031bd170_0 .net "mem_to_reg_out_ex_dm", 0 0, v0x6000031b5560_0;  1 drivers
v0x6000031bd200_0 .net "mem_to_reg_out_id_ex", 0 0, v0x6000031b79f0_0;  1 drivers
v0x6000031bd290_0 .net "mem_write", 0 0, v0x6000031b9dd0_0;  1 drivers
v0x6000031bd320_0 .net "mem_write_out_ex", 0 0, v0x6000031b6490_0;  1 drivers
v0x6000031bd3b0_0 .net "mem_write_out_ex_dm", 0 0, v0x6000031b5680_0;  1 drivers
v0x6000031bd440_0 .net "mem_write_out_id_ex", 0 0, v0x6000031b7b10_0;  1 drivers
v0x6000031bd4d0_0 .net "nextpc", 31 0, v0x6000031b8ea0_0;  1 drivers
v0x6000031bd560_0 .net "nextpc_out", 31 0, v0x6000031b7c30_0;  1 drivers
v0x6000031bd5f0_0 .net "out_instn", 31 0, v0x6000031b8a20_0;  1 drivers
v0x6000031bd680_0 .net "pc_to_branch", 31 0, v0x6000031b9050_0;  1 drivers
v0x6000031bd710_0 .net "pcout", 31 0, v0x6000031b6640_0;  1 drivers
v0x6000031bd7a0_0 .net "pcout_ex_dm", 31 0, v0x6000031b57a0_0;  1 drivers
v0x6000031bd830_0 .net "rd_out_dm_wb", 4 0, v0x6000031b4b40_0;  1 drivers
v0x6000031bd8c0_0 .net "rd_out_ex", 4 0, v0x6000031b6760_0;  1 drivers
v0x6000031bd950_0 .net "rd_out_ex_dm", 4 0, v0x6000031b58c0_0;  1 drivers
v0x6000031bd9e0_0 .net "rd_out_id", 4 0, v0x6000031bb210_0;  1 drivers
v0x6000031bda70_0 .net "rd_out_id_ex", 4 0, v0x6000031b7d50_0;  1 drivers
v0x6000031bdb00_0 .net "rd_out_wb", 4 0, v0x6000031b9680_0;  1 drivers
v0x6000031bdb90_0 .net "read_data_out_wb", 31 0, v0x6000031b4c60_0;  1 drivers
v0x6000031bdc20_0 .net "reg_dst", 0 0, v0x6000031b9ef0_0;  1 drivers
v0x6000031bdcb0_0 .net "reg_dst_id_ex", 0 0, v0x6000031b7e70_0;  1 drivers
v0x6000031bdd40_0 .net "reg_file_out_data1", 31 0, v0x6000031b7f00_0;  1 drivers
v0x6000031bddd0_0 .net "reg_file_out_data2", 31 0, v0x6000031b8000_0;  1 drivers
v0x6000031bde60_0 .net "reg_file_rd_data1", 31 0, v0x6000031ba2e0_0;  1 drivers
v0x6000031bdef0_0 .net "reg_file_rd_data2", 31 0, v0x6000031ba370_0;  1 drivers
v0x6000031bdf80_0 .net "reg_wr_data", 31 0, v0x6000031b98c0_0;  1 drivers
v0x6000031be010_0 .net "reg_write", 0 0, v0x6000031b9f80_0;  1 drivers
v0x6000031be0a0_0 .net "reg_write_out_dm_wb", 0 0, v0x6000031b4d80_0;  1 drivers
v0x6000031be130_0 .net "reg_write_out_ex", 0 0, v0x6000031b6ac0_0;  1 drivers
v0x6000031be1c0_0 .net "reg_write_out_ex_dm", 0 0, v0x6000031b59e0_0;  1 drivers
v0x6000031be250_0 .net "reg_write_out_id_ex", 0 0, v0x6000031b8240_0;  1 drivers
v0x6000031be2e0_0 .net "reg_write_out_wb", 0 0, v0x6000031b97a0_0;  1 drivers
v0x6000031be370_0 .var "reset", 0 0;
v0x6000031be400_0 .net "resultOut", 31 0, v0x6000031b6d00_0;  1 drivers
v0x6000031be490_0 .net "sgn_ext_imm", 31 0, v0x6000031ba910_0;  1 drivers
v0x6000031be520_0 .net "sgn_ext_imm_out", 31 0, v0x6000031b83f0_0;  1 drivers
v0x6000031be5b0_0 .net "zero", 0 0, v0x6000031b6fd0_0;  1 drivers
L_0x6000032b4000 .part v0x6000031b8a20_0, 26, 6;
L_0x6000032b41e0 .part v0x6000031b8a20_0, 21, 5;
L_0x6000032b4280 .part v0x6000031b8a20_0, 16, 5;
L_0x6000032b4320 .part v0x6000031b8a20_0, 11, 5;
L_0x6000032b43c0 .part v0x6000031b8a20_0, 0, 16;
S_0x139604360 .scope module, "DM" "DataMemory" 3 275, 4 1 0, S_0x1396041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Mem_address";
    .port_info 1 /INPUT 1 "Mem_read";
    .port_info 2 /INPUT 1 "Mem_write";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_Data";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
v0x6000031b42d0_0 .net "Mem_address", 31 0, o0x1400301f0;  alias, 0 drivers
v0x6000031b4360_0 .net "Mem_read", 0 0, v0x6000031b5440_0;  alias, 1 drivers
v0x6000031b43f0_0 .net "Mem_write", 0 0, v0x6000031b5680_0;  alias, 1 drivers
v0x6000031b4480_0 .var "Read_Data", 31 0;
v0x6000031b4510_0 .net "Write_data", 31 0, v0x6000031b50e0_0;  alias, 1 drivers
v0x6000031b45a0_0 .net "clk", 0 0, v0x6000031bc3f0_0;  1 drivers
v0x6000031b4630 .array "memory", 9 0, 31 0;
v0x6000031b46c0_0 .net "reset", 0 0, v0x6000031be370_0;  1 drivers
E_0x600000db4300 .event negedge, v0x6000031b45a0_0;
E_0x600000db4360 .event posedge, v0x6000031b45a0_0;
E_0x600000db4390 .event posedge, v0x6000031b46c0_0;
S_0x1396044d0 .scope module, "DM_WB" "MEM_WB_reg" 3 285, 5 1 0, S_0x1396041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem_to_reg";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "rd_in_dm_wb";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 32 "read_data";
    .port_info 6 /OUTPUT 1 "mem_to_reg_out_dm_wb";
    .port_info 7 /OUTPUT 1 "reg_write_out_dm_wb";
    .port_info 8 /OUTPUT 32 "read_data_out";
    .port_info 9 /OUTPUT 32 "alu_res_out";
    .port_info 10 /INPUT 1 "reset";
    .port_info 11 /OUTPUT 5 "rd_out_dm_wb";
v0x6000031b4750_0 .var "alu_res_out", 31 0;
v0x6000031b47e0_0 .net "alu_result", 31 0, v0x6000031b4f30_0;  alias, 1 drivers
v0x6000031b4870_0 .net "clk", 0 0, v0x6000031bc3f0_0;  alias, 1 drivers
v0x6000031b4900_0 .var "flag_dm_wb", 0 0;
v0x6000031b4990_0 .net "mem_to_reg", 0 0, v0x6000031b5560_0;  alias, 1 drivers
v0x6000031b4a20_0 .var "mem_to_reg_out_dm_wb", 0 0;
v0x6000031b4ab0_0 .net "rd_in_dm_wb", 4 0, v0x6000031b58c0_0;  alias, 1 drivers
v0x6000031b4b40_0 .var "rd_out_dm_wb", 4 0;
v0x6000031b4bd0_0 .net "read_data", 31 0, v0x6000031b4480_0;  alias, 1 drivers
v0x6000031b4c60_0 .var "read_data_out", 31 0;
v0x6000031b4cf0_0 .net "reg_write", 0 0, v0x6000031b59e0_0;  alias, 1 drivers
v0x6000031b4d80_0 .var "reg_write_out_dm_wb", 0 0;
o0x140030670 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000031b4e10_0 .net "reset", 0 0, o0x140030670;  0 drivers
E_0x600000db43c0 .event posedge, v0x6000031b4e10_0;
S_0x139604760 .scope module, "EX_DM" "EX_DM_register" 3 251, 6 1 0, S_0x1396041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /OUTPUT 32 "ALU_result_out_ex_dm";
    .port_info 2 /INPUT 1 "mem_read_in";
    .port_info 3 /INPUT 1 "mem_write_in";
    .port_info 4 /INPUT 32 "Write_data_in";
    .port_info 5 /INPUT 5 "rd_in_ex_dm";
    .port_info 6 /OUTPUT 32 "Mem_address";
    .port_info 7 /OUTPUT 1 "mem_read_out_ex_dm";
    .port_info 8 /OUTPUT 1 "mem_write_out_ex_dm";
    .port_info 9 /OUTPUT 32 "Write_data_out";
    .port_info 10 /INPUT 1 "mem_to_reg_in";
    .port_info 11 /INPUT 1 "reg_write_in";
    .port_info 12 /OUTPUT 1 "mem_to_reg_out_ex_dm";
    .port_info 13 /OUTPUT 1 "reg_write_out_ex_dm";
    .port_info 14 /INPUT 1 "clk";
    .port_info 15 /INPUT 1 "reset";
    .port_info 16 /OUTPUT 5 "rd_out_ex_dm";
    .port_info 17 /INPUT 1 "branch_out_ex";
    .port_info 18 /OUTPUT 1 "branch_out_ex_dm";
    .port_info 19 /INPUT 32 "pcout_ex";
    .port_info 20 /OUTPUT 32 "pcout_ex_dm";
v0x6000031b4ea0_0 .net "ALU_result", 31 0, v0x6000031b6d00_0;  alias, 1 drivers
v0x6000031b4f30_0 .var "ALU_result_out_ex_dm", 31 0;
v0x6000031b4fc0_0 .var "Mem_address", 31 0;
v0x6000031b5050_0 .net "Write_data_in", 31 0, v0x6000031b8000_0;  alias, 1 drivers
v0x6000031b50e0_0 .var "Write_data_out", 31 0;
v0x6000031b5170_0 .net "branch_out_ex", 0 0, v0x6000031b5dd0_0;  alias, 1 drivers
v0x6000031b5200_0 .var "branch_out_ex_dm", 0 0;
v0x6000031b5290_0 .net "clk", 0 0, v0x6000031bc3f0_0;  alias, 1 drivers
v0x6000031b5320_0 .var "flag_ex_dm", 0 0;
v0x6000031b53b0_0 .net "mem_read_in", 0 0, v0x6000031b6250_0;  alias, 1 drivers
v0x6000031b5440_0 .var "mem_read_out_ex_dm", 0 0;
v0x6000031b54d0_0 .net "mem_to_reg_in", 0 0, v0x6000031b6370_0;  alias, 1 drivers
v0x6000031b5560_0 .var "mem_to_reg_out_ex_dm", 0 0;
v0x6000031b55f0_0 .net "mem_write_in", 0 0, v0x6000031b6490_0;  alias, 1 drivers
v0x6000031b5680_0 .var "mem_write_out_ex_dm", 0 0;
v0x6000031b5710_0 .net "pcout_ex", 31 0, v0x6000031b6640_0;  alias, 1 drivers
v0x6000031b57a0_0 .var "pcout_ex_dm", 31 0;
v0x6000031b5830_0 .net "rd_in_ex_dm", 4 0, v0x6000031b6760_0;  alias, 1 drivers
v0x6000031b58c0_0 .var "rd_out_ex_dm", 4 0;
v0x6000031b5950_0 .net "reg_write_in", 0 0, v0x6000031b6ac0_0;  alias, 1 drivers
v0x6000031b59e0_0 .var "reg_write_out_ex_dm", 0 0;
v0x6000031b5a70_0 .net "reset", 0 0, v0x6000031be370_0;  alias, 1 drivers
S_0x139604ad0 .scope module, "Ex" "EX" 3 213, 7 1 0, S_0x1396041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "rs";
    .port_info 3 /INPUT 32 "rt";
    .port_info 4 /INPUT 5 "rd_out_ex_dm";
    .port_info 5 /INPUT 32 "sign_ext";
    .port_info 6 /INPUT 1 "ALUSrc";
    .port_info 7 /INPUT 2 "ALUOp";
    .port_info 8 /INPUT 1 "branch";
    .port_info 9 /INPUT 1 "reset";
    .port_info 10 /INPUT 1 "reg_dst";
    .port_info 11 /INPUT 5 "inst_read_reg_addr1_out_id_ex";
    .port_info 12 /INPUT 5 "inst_read_reg_addr2";
    .port_info 13 /INPUT 5 "rd_out_dm_wb";
    .port_info 14 /INPUT 5 "rd";
    .port_info 15 /INPUT 32 "pc";
    .port_info 16 /OUTPUT 1 "zero";
    .port_info 17 /OUTPUT 32 "address";
    .port_info 18 /OUTPUT 32 "resultOut";
    .port_info 19 /OUTPUT 32 "pcout";
    .port_info 20 /OUTPUT 1 "branch_out";
    .port_info 21 /OUTPUT 32 "offset";
    .port_info 22 /OUTPUT 5 "rd_out";
    .port_info 23 /INPUT 1 "branch_out_ex_dm";
    .port_info 24 /INPUT 1 "mem_read_in_ex";
    .port_info 25 /INPUT 1 "mem_write_in_ex";
    .port_info 26 /INPUT 1 "reg_write_in_ex";
    .port_info 27 /INPUT 1 "reg_write_out_ex_dm";
    .port_info 28 /INPUT 1 "reg_write_out_dm_wb";
    .port_info 29 /INPUT 1 "mem_to_reg_in_ex";
    .port_info 30 /OUTPUT 1 "mem_read_out_ex";
    .port_info 31 /OUTPUT 1 "mem_write_out_ex";
    .port_info 32 /OUTPUT 1 "reg_write_out_ex";
    .port_info 33 /OUTPUT 1 "mem_to_reg_out_ex";
P_0x139604c40 .param/l "ADD" 0 7 54, C4<000000>;
P_0x139604c80 .param/l "ADDI" 0 7 51, C4<00>;
P_0x139604cc0 .param/l "BEQ" 0 7 52, C4<01>;
P_0x139604d00 .param/l "LW" 0 7 49, C4<00>;
P_0x139604d40 .param/l "MUL" 0 7 56, C4<000010>;
P_0x139604d80 .param/l "RType" 0 7 53, C4<10>;
P_0x139604dc0 .param/l "SUB" 0 7 55, C4<000001>;
P_0x139604e00 .param/l "SW" 0 7 50, C4<00>;
v0x6000031b5b00_0 .var "ALUControl", 3 0;
v0x6000031b5b90_0 .net "ALUOp", 1 0, v0x6000031b70f0_0;  alias, 1 drivers
v0x6000031b5c20_0 .net "ALUSrc", 0 0, v0x6000031b7210_0;  alias, 1 drivers
v0x6000031b5cb0_0 .var "address", 31 0;
v0x6000031b5d40_0 .net "branch", 0 0, v0x6000031b7330_0;  alias, 1 drivers
v0x6000031b5dd0_0 .var "branch_out", 0 0;
v0x6000031b5e60_0 .net "branch_out_ex_dm", 0 0, v0x6000031b5200_0;  alias, 1 drivers
v0x6000031b5ef0_0 .net "clk", 0 0, v0x6000031bc3f0_0;  alias, 1 drivers
v0x6000031b5f80_0 .var "data2", 31 0;
v0x6000031b6010_0 .net "funct", 5 0, L_0x6000032b4460;  1 drivers
v0x6000031b60a0_0 .net "inst_read_reg_addr1_out_id_ex", 4 0, v0x6000031b7600_0;  alias, 1 drivers
v0x6000031b6130_0 .net "inst_read_reg_addr2", 4 0, v0x6000031b7720_0;  alias, 1 drivers
v0x6000031b61c0_0 .net "mem_read_in_ex", 0 0, v0x6000031b78d0_0;  alias, 1 drivers
v0x6000031b6250_0 .var "mem_read_out_ex", 0 0;
v0x6000031b62e0_0 .net "mem_to_reg_in_ex", 0 0, v0x6000031b79f0_0;  alias, 1 drivers
v0x6000031b6370_0 .var "mem_to_reg_out_ex", 0 0;
v0x6000031b6400_0 .net "mem_write_in_ex", 0 0, v0x6000031b7b10_0;  alias, 1 drivers
v0x6000031b6490_0 .var "mem_write_out_ex", 0 0;
v0x6000031b6520_0 .var "offset", 31 0;
v0x6000031b65b0_0 .net "pc", 31 0, v0x6000031b7c30_0;  alias, 1 drivers
v0x6000031b6640_0 .var "pcout", 31 0;
v0x6000031b66d0_0 .net "rd", 4 0, v0x6000031b7d50_0;  alias, 1 drivers
v0x6000031b6760_0 .var "rd_out", 4 0;
v0x6000031b67f0_0 .net "rd_out_dm_wb", 4 0, v0x6000031b4b40_0;  alias, 1 drivers
v0x6000031b6880_0 .net "rd_out_ex_dm", 4 0, v0x6000031b58c0_0;  alias, 1 drivers
v0x6000031b6910_0 .net "reg_dst", 0 0, v0x6000031b7e70_0;  alias, 1 drivers
v0x6000031b69a0_0 .net "reg_write_in_ex", 0 0, v0x6000031b8240_0;  alias, 1 drivers
v0x6000031b6a30_0 .net "reg_write_out_dm_wb", 0 0, v0x6000031b4d80_0;  alias, 1 drivers
v0x6000031b6ac0_0 .var "reg_write_out_ex", 0 0;
v0x6000031b6b50_0 .net "reg_write_out_ex_dm", 0 0, v0x6000031b59e0_0;  alias, 1 drivers
v0x6000031b6be0_0 .net "reset", 0 0, v0x6000031be370_0;  alias, 1 drivers
v0x6000031b6c70_0 .var "result", 31 0;
v0x6000031b6d00_0 .var "resultOut", 31 0;
v0x6000031b6d90_0 .net "rs", 31 0, v0x6000031b7f00_0;  alias, 1 drivers
v0x6000031b6e20_0 .net "rt", 31 0, v0x6000031b8000_0;  alias, 1 drivers
v0x6000031b6eb0_0 .net "sign_ext", 31 0, v0x6000031b83f0_0;  alias, 1 drivers
v0x6000031b6f40_0 .net "stall_flag", 0 0, v0x6000031bb8d0_0;  alias, 1 drivers
v0x6000031b6fd0_0 .var "zero", 0 0;
L_0x6000032b4460 .part v0x6000031b83f0_0, 0, 6;
S_0x139605590 .scope module, "ID_EX" "ID_EX_reg" 3 131, 8 1 0, S_0x1396041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 1 "mem_to_reg";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 2 "alu_op";
    .port_info 7 /INPUT 32 "nextpc";
    .port_info 8 /INPUT 32 "reg_file_rd_data1";
    .port_info 9 /INPUT 32 "reg_file_rd_data2";
    .port_info 10 /INPUT 32 "sgn_ext_imm";
    .port_info 11 /INPUT 16 "inst_imm_field";
    .port_info 12 /OUTPUT 32 "nextpc_out";
    .port_info 13 /OUTPUT 32 "reg_file_out_data1";
    .port_info 14 /OUTPUT 32 "reg_file_out_data2";
    .port_info 15 /OUTPUT 32 "sgn_ext_imm_out";
    .port_info 16 /OUTPUT 1 "reg_write_out_id_ex";
    .port_info 17 /OUTPUT 1 "mem_to_reg_out_id_ex";
    .port_info 18 /OUTPUT 1 "mem_write_out_id_ex";
    .port_info 19 /OUTPUT 1 "mem_read_out_id_ex";
    .port_info 20 /OUTPUT 1 "branch_out_id_ex";
    .port_info 21 /OUTPUT 1 "alu_src_out_id_ex";
    .port_info 22 /OUTPUT 2 "alu_op_out_id_ex";
    .port_info 23 /INPUT 1 "clk";
    .port_info 24 /INPUT 1 "reset";
    .port_info 25 /INPUT 1 "reg_dst";
    .port_info 26 /OUTPUT 1 "reg_dst_id_ex";
    .port_info 27 /INPUT 5 "inst_read_reg_addr2_out_id";
    .port_info 28 /INPUT 5 "rd_out_id";
    .port_info 29 /OUTPUT 5 "inst_read_reg_addr2_out_id_ex";
    .port_info 30 /OUTPUT 5 "rd_out_id_ex";
    .port_info 31 /INPUT 1 "jump_in_id";
    .port_info 32 /INPUT 5 "inst_read_reg_addr1_out_id";
    .port_info 33 /OUTPUT 5 "inst_read_reg_addr1_out_id_ex";
v0x6000031b7060_0 .net "alu_op", 1 0, v0x6000031b9950_0;  alias, 1 drivers
v0x6000031b70f0_0 .var "alu_op_out_id_ex", 1 0;
v0x6000031b7180_0 .net "alu_src", 0 0, v0x6000031b99e0_0;  alias, 1 drivers
v0x6000031b7210_0 .var "alu_src_out_id_ex", 0 0;
v0x6000031b72a0_0 .net "branch", 0 0, v0x6000031b9a70_0;  alias, 1 drivers
v0x6000031b7330_0 .var "branch_out_id_ex", 0 0;
v0x6000031b73c0_0 .net "clk", 0 0, v0x6000031bc3f0_0;  alias, 1 drivers
v0x6000031b7450_0 .var "flag_id_ex", 0 0;
v0x6000031b74e0_0 .net "inst_imm_field", 15 0, o0x140031a80;  alias, 0 drivers
v0x6000031b7570_0 .net "inst_read_reg_addr1_out_id", 4 0, v0x6000031baeb0_0;  alias, 1 drivers
v0x6000031b7600_0 .var "inst_read_reg_addr1_out_id_ex", 4 0;
v0x6000031b7690_0 .net "inst_read_reg_addr2_out_id", 4 0, v0x6000031bafd0_0;  alias, 1 drivers
v0x6000031b7720_0 .var "inst_read_reg_addr2_out_id_ex", 4 0;
v0x6000031b77b0_0 .net "jump_in_id", 0 0, v0x6000031bb0f0_0;  alias, 1 drivers
v0x6000031b7840_0 .net "mem_read", 0 0, v0x6000031b9cb0_0;  alias, 1 drivers
v0x6000031b78d0_0 .var "mem_read_out_id_ex", 0 0;
v0x6000031b7960_0 .net "mem_to_reg", 0 0, v0x6000031b9d40_0;  alias, 1 drivers
v0x6000031b79f0_0 .var "mem_to_reg_out_id_ex", 0 0;
v0x6000031b7a80_0 .net "mem_write", 0 0, v0x6000031b9dd0_0;  alias, 1 drivers
v0x6000031b7b10_0 .var "mem_write_out_id_ex", 0 0;
v0x6000031b7ba0_0 .net "nextpc", 31 0, v0x6000031b8ea0_0;  alias, 1 drivers
v0x6000031b7c30_0 .var "nextpc_out", 31 0;
v0x6000031b7cc0_0 .net "rd_out_id", 4 0, v0x6000031bb210_0;  alias, 1 drivers
v0x6000031b7d50_0 .var "rd_out_id_ex", 4 0;
v0x6000031b7de0_0 .net "reg_dst", 0 0, v0x6000031b9ef0_0;  alias, 1 drivers
v0x6000031b7e70_0 .var "reg_dst_id_ex", 0 0;
v0x6000031b7f00_0 .var "reg_file_out_data1", 31 0;
v0x6000031b8000_0 .var "reg_file_out_data2", 31 0;
v0x6000031b8090_0 .net "reg_file_rd_data1", 31 0, v0x6000031ba2e0_0;  alias, 1 drivers
v0x6000031b8120_0 .net "reg_file_rd_data2", 31 0, v0x6000031ba370_0;  alias, 1 drivers
v0x6000031b81b0_0 .net "reg_write", 0 0, v0x6000031b9f80_0;  alias, 1 drivers
v0x6000031b8240_0 .var "reg_write_out_id_ex", 0 0;
v0x6000031b82d0_0 .net "reset", 0 0, v0x6000031be370_0;  alias, 1 drivers
v0x6000031b8360_0 .net "sgn_ext_imm", 31 0, v0x6000031ba910_0;  alias, 1 drivers
v0x6000031b83f0_0 .var "sgn_ext_imm_out", 31 0;
S_0x139605d40 .scope module, "IF" "IF_ID_reg" 3 60, 9 1 0, S_0x1396041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "currpc";
    .port_info 1 /INPUT 32 "nextpc";
    .port_info 2 /INPUT 32 "inp_instn";
    .port_info 3 /OUTPUT 32 "out_instn";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "PCplus4Out";
    .port_info 6 /OUTPUT 32 "currpc_out";
    .port_info 7 /INPUT 1 "jump_in";
    .port_info 8 /OUTPUT 1 "jump_out";
    .port_info 9 /OUTPUT 26 "jump_address";
    .port_info 10 /INPUT 1 "reset";
v0x6000031b8480_0 .var "PCplus4Out", 31 0;
v0x6000031b8510_0 .net "clk", 0 0, v0x6000031bc3f0_0;  alias, 1 drivers
v0x6000031b85a0_0 .net "currpc", 31 0, v0x6000031b9050_0;  alias, 1 drivers
v0x6000031b8630_0 .var "currpc_out", 31 0;
v0x6000031b86c0_0 .var "flag_if_id", 0 0;
v0x6000031b8750_0 .net "inp_instn", 31 0, v0x6000031b8cf0_0;  alias, 1 drivers
v0x6000031b87e0_0 .var "jump_address", 25 0;
v0x6000031b8870_0 .net "jump_in", 0 0, v0x6000031b9c20_0;  alias, 1 drivers
v0x6000031b8900_0 .var "jump_out", 0 0;
v0x6000031b8990_0 .net "nextpc", 31 0, v0x6000031b8ea0_0;  alias, 1 drivers
v0x6000031b8a20_0 .var "out_instn", 31 0;
v0x6000031b8ab0_0 .net "reset", 0 0, v0x6000031be370_0;  alias, 1 drivers
S_0x139605eb0 .scope module, "IM" "Instruction_Memory" 3 40, 10 1 0, S_0x1396041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "inp_instn";
    .port_info 4 /OUTPUT 32 "nextpc";
    .port_info 5 /OUTPUT 32 "pc_to_branch";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /INPUT 1 "jump_in_im";
    .port_info 8 /INPUT 26 "jump_address_im";
    .port_info 9 /INPUT 32 "pcout_ex";
    .port_info 10 /INPUT 1 "branch_out_ex";
v0x6000031b8b40 .array "Imemory", 1023 0, 31 0;
v0x6000031b8bd0_0 .net "branch_out_ex", 0 0, v0x6000031b5dd0_0;  alias, 1 drivers
v0x6000031b8c60_0 .net "clk", 0 0, v0x6000031bc3f0_0;  alias, 1 drivers
v0x6000031b8cf0_0 .var "inp_instn", 31 0;
v0x6000031b8d80_0 .net "jump_address_im", 25 0, v0x6000031b87e0_0;  alias, 1 drivers
v0x6000031b8e10_0 .net "jump_in_im", 0 0, v0x6000031b8900_0;  alias, 1 drivers
v0x6000031b8ea0_0 .var "nextpc", 31 0;
v0x6000031b8f30_0 .net "pc", 31 0, v0x6000031b8ea0_0;  alias, 1 drivers
v0x6000031b8fc0_0 .var "pc_curr", 31 0;
v0x6000031b9050_0 .var "pc_to_branch", 31 0;
v0x6000031b90e0_0 .net "pcout_ex", 31 0, v0x6000031b6640_0;  alias, 1 drivers
v0x6000031b9170_0 .net "reset", 0 0, v0x6000031be370_0;  alias, 1 drivers
v0x6000031b9200_0 .net "stall_flag", 0 0, v0x6000031bba80_0;  alias, 1 drivers
v0x6000031b9290_0 .var "t_branch_out_ex", 0 0;
v0x6000031b9320_0 .var "t_jump_in_im", 0 0;
E_0x600000db43f0 .event edge, v0x6000031b8fc0_0;
E_0x600000db4420 .event edge, v0x6000031b45a0_0;
S_0x139606130 .scope module, "WB" "WriteBack" 3 299, 11 2 0, S_0x1396041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rd_in_wb";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 1 "mem_to_reg";
    .port_info 3 /INPUT 32 "alu_data_out";
    .port_info 4 /INPUT 32 "dm_data_out";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_data";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /OUTPUT 1 "reg_write_out_wb";
    .port_info 9 /OUTPUT 5 "rd_out_wb";
v0x6000031b93b0_0 .net "alu_data_out", 31 0, v0x6000031b4750_0;  alias, 1 drivers
v0x6000031b9440_0 .net "clk", 0 0, v0x6000031bc3f0_0;  alias, 1 drivers
v0x6000031b94d0_0 .net "dm_data_out", 31 0, v0x6000031b4c60_0;  alias, 1 drivers
v0x6000031b9560_0 .net "mem_to_reg", 0 0, v0x6000031b4a20_0;  alias, 1 drivers
v0x6000031b95f0_0 .net "rd_in_wb", 4 0, v0x6000031b4b40_0;  alias, 1 drivers
v0x6000031b9680_0 .var "rd_out_wb", 4 0;
v0x6000031b9710_0 .net "reg_write", 0 0, v0x6000031b4d80_0;  alias, 1 drivers
v0x6000031b97a0_0 .var "reg_write_out_wb", 0 0;
v0x6000031b9830_0 .net "reset", 0 0, v0x6000031be370_0;  alias, 1 drivers
v0x6000031b98c0_0 .var "wb_data", 31 0;
S_0x1396062a0 .scope module, "cu" "ControlUnit" 3 75, 12 1 0, S_0x1396041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "branch_out_ex_dm";
    .port_info 2 /OUTPUT 1 "reg_dst";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_to_reg";
    .port_info 6 /OUTPUT 2 "alu_op";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "alu_src";
    .port_info 9 /OUTPUT 1 "reg_write";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /INPUT 1 "reset";
    .port_info 12 /INPUT 1 "clk";
P_0x139606410 .param/l "ADDI" 0 12 12, C4<000100>;
P_0x139606450 .param/l "BEQ" 0 12 11, C4<000011>;
P_0x139606490 .param/l "JUMP" 0 12 13, C4<000101>;
P_0x1396064d0 .param/l "LW" 0 12 9, C4<000001>;
P_0x139606510 .param/l "RType" 0 12 8, C4<000000>;
P_0x139606550 .param/l "SW" 0 12 10, C4<000010>;
v0x6000031b9950_0 .var "alu_op", 1 0;
v0x6000031b99e0_0 .var "alu_src", 0 0;
v0x6000031b9a70_0 .var "branch", 0 0;
v0x6000031b9b00_0 .net "branch_out_ex_dm", 0 0, v0x6000031b5200_0;  alias, 1 drivers
v0x6000031b9b90_0 .net "clk", 0 0, v0x6000031bc3f0_0;  alias, 1 drivers
v0x6000031b9c20_0 .var "jump", 0 0;
v0x6000031b9cb0_0 .var "mem_read", 0 0;
v0x6000031b9d40_0 .var "mem_to_reg", 0 0;
v0x6000031b9dd0_0 .var "mem_write", 0 0;
v0x6000031b9e60_0 .net "opcode", 5 0, L_0x6000032b4000;  1 drivers
v0x6000031b9ef0_0 .var "reg_dst", 0 0;
v0x6000031b9f80_0 .var "reg_write", 0 0;
v0x6000031ba010_0 .net "reset", 0 0, v0x6000031be370_0;  alias, 1 drivers
S_0x1396066d0 .scope module, "tb" "instruction_decoder" 3 101, 13 8 0, S_0x1396041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 1 "stall_flag_if";
    .port_info 2 /INPUT 1 "stall_flag_ex";
    .port_info 3 /OUTPUT 1 "stall_flag_id_out";
    .port_info 4 /OUTPUT 1 "stall_flag_if_out";
    .port_info 5 /OUTPUT 1 "stall_flag_ex_out";
    .port_info 6 /INPUT 1 "reg_write_cu";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 5 "inst_read_reg_addr1";
    .port_info 10 /INPUT 5 "inst_read_reg_addr2";
    .port_info 11 /INPUT 5 "rd";
    .port_info 12 /INPUT 32 "reg_wr_data";
    .port_info 13 /INPUT 16 "inst_imm_field";
    .port_info 14 /INPUT 1 "reg_write";
    .port_info 15 /OUTPUT 32 "reg_file_rd_data1";
    .port_info 16 /OUTPUT 32 "reg_file_rd_data2";
    .port_info 17 /OUTPUT 16 "imm_field_wo_sgn_ext";
    .port_info 18 /OUTPUT 32 "sgn_ext_imm";
    .port_info 19 /OUTPUT 32 "imm_sgn_ext_lft_shft";
    .port_info 20 /INPUT 5 "reg_wr_addr_wb";
    .port_info 21 /OUTPUT 5 "inst_read_reg_addr1_out_id";
    .port_info 22 /OUTPUT 5 "inst_read_reg_addr2_out_id";
    .port_info 23 /OUTPUT 5 "rd_out_id";
    .port_info 24 /INPUT 1 "jump_in";
    .port_info 25 /OUTPUT 1 "jump_out_id";
v0x6000031baa30_0 .net *"_ivl_2", 29 0, L_0x6000032b40a0;  1 drivers
L_0x140068010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031baac0_0 .net *"_ivl_4", 1 0, L_0x140068010;  1 drivers
v0x6000031bab50_0 .net "clk", 0 0, v0x6000031bc3f0_0;  alias, 1 drivers
v0x6000031babe0_0 .var "flag_reg_wr_addr_wb", 4 0;
v0x6000031bac70_0 .var "imm_field_wo_sgn_ext", 15 0;
v0x6000031bad00_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x6000032b4140;  alias, 1 drivers
v0x6000031bad90_0 .net "inst_imm_field", 15 0, L_0x6000032b43c0;  1 drivers
v0x6000031bae20_0 .net "inst_read_reg_addr1", 4 0, L_0x6000032b41e0;  1 drivers
v0x6000031baeb0_0 .var "inst_read_reg_addr1_out_id", 4 0;
v0x6000031baf40_0 .net "inst_read_reg_addr2", 4 0, L_0x6000032b4280;  1 drivers
v0x6000031bafd0_0 .var "inst_read_reg_addr2_out_id", 4 0;
v0x6000031bb060_0 .net "jump_in", 0 0, v0x6000031b8900_0;  alias, 1 drivers
v0x6000031bb0f0_0 .var "jump_out_id", 0 0;
v0x6000031bb180_0 .net "rd", 4 0, L_0x6000032b4320;  1 drivers
v0x6000031bb210_0 .var "rd_out_id", 4 0;
v0x6000031bb2a0_0 .net "reg_file_rd_data1", 31 0, v0x6000031ba2e0_0;  alias, 1 drivers
v0x6000031bb330_0 .net "reg_file_rd_data2", 31 0, v0x6000031ba370_0;  alias, 1 drivers
v0x6000031bb3c0_0 .net "reg_wr_addr_wb", 4 0, v0x6000031b9680_0;  alias, 1 drivers
v0x6000031bb450_0 .net "reg_wr_data", 31 0, v0x6000031b98c0_0;  alias, 1 drivers
v0x6000031bb4e0_0 .net "reg_write", 0 0, v0x6000031b97a0_0;  alias, 1 drivers
v0x6000031bb570_0 .net "reg_write_cu", 0 0, v0x6000031b9f80_0;  alias, 1 drivers
v0x6000031bb600 .array "registers_flag", 31 0, 0 0;
v0x6000031bb690_0 .net "reset", 0 0, v0x6000031be370_0;  alias, 1 drivers
v0x6000031bb720_0 .net "sgn_ext_imm", 31 0, v0x6000031ba910_0;  alias, 1 drivers
v0x6000031bb7b0_0 .net "stall_flag", 0 0, v0x6000031bb960_0;  alias, 1 drivers
v0x6000031bb840_0 .net "stall_flag_ex", 0 0, v0x6000031bb8d0_0;  alias, 1 drivers
v0x6000031bb8d0_0 .var "stall_flag_ex_out", 0 0;
v0x6000031bb960_0 .var "stall_flag_id_out", 0 0;
v0x6000031bb9f0_0 .net "stall_flag_if", 0 0, v0x6000031bba80_0;  alias, 1 drivers
v0x6000031bba80_0 .var "stall_flag_if_out", 0 0;
L_0x6000032b40a0 .part v0x6000031ba910_0, 0, 30;
L_0x6000032b4140 .concat [ 2 30 0 0], L_0x140068010, L_0x6000032b40a0;
S_0x139606ab0 .scope module, "registerFile" "RegisterFile" 13 121, 14 1 0, S_0x1396066d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 5 "inst_read_reg_addr1";
    .port_info 2 /INPUT 5 "inst_read_reg_addr2";
    .port_info 3 /INPUT 5 "reg_wr_addr";
    .port_info 4 /INPUT 32 "reg_wr_data";
    .port_info 5 /INPUT 1 "reg_wr";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "reg_file_rd_data1";
    .port_info 8 /OUTPUT 32 "reg_file_rd_data2";
    .port_info 9 /INPUT 1 "reset";
v0x6000031ba0a0_0 .net "clk", 0 0, v0x6000031bc3f0_0;  alias, 1 drivers
v0x6000031ba130_0 .var/i "i", 31 0;
v0x6000031ba1c0_0 .net "inst_read_reg_addr1", 4 0, L_0x6000032b41e0;  alias, 1 drivers
v0x6000031ba250_0 .net "inst_read_reg_addr2", 4 0, L_0x6000032b4280;  alias, 1 drivers
v0x6000031ba2e0_0 .var "reg_file_rd_data1", 31 0;
v0x6000031ba370_0 .var "reg_file_rd_data2", 31 0;
v0x6000031ba400_0 .net "reg_wr", 0 0, v0x6000031b97a0_0;  alias, 1 drivers
v0x6000031ba490_0 .net "reg_wr_addr", 4 0, v0x6000031b9680_0;  alias, 1 drivers
v0x6000031ba520_0 .net "reg_wr_data", 31 0, v0x6000031b98c0_0;  alias, 1 drivers
v0x6000031ba5b0 .array "registers", 31 0, 31 0;
v0x6000031ba640 .array "registers_flag", 31 0, 0 0;
v0x6000031ba6d0_0 .net "reset", 0 0, v0x6000031be370_0;  alias, 1 drivers
v0x6000031ba760_0 .net "stall_flag", 0 0, v0x6000031bb960_0;  alias, 1 drivers
E_0x600000db4450 .event edge, v0x6000031b46c0_0;
S_0x139606c20 .scope module, "signExtend" "SignExtend" 13 124, 15 1 0, S_0x1396066d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stall_flag";
    .port_info 2 /INPUT 16 "inp";
    .port_info 3 /OUTPUT 32 "out";
v0x6000031ba7f0_0 .net "clk", 0 0, v0x6000031bc3f0_0;  alias, 1 drivers
v0x6000031ba880_0 .net "inp", 15 0, L_0x6000032b43c0;  alias, 1 drivers
v0x6000031ba910_0 .var "out", 31 0;
v0x6000031ba9a0_0 .net "stall_flag", 0 0, v0x6000031bb960_0;  alias, 1 drivers
    .scope S_0x139604080;
T_0 ;
    %wait E_0x600000db4330;
    %load/vec4 v0x6000031b4240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x6000031b4000_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x6000031b4090_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x6000031b4000_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x6000031b4120_0;
    %jmp/1 T_0.5, 9;
T_0.4 ; End of true expr.
    %pushi/vec4 31, 31, 5;
    %jmp/0 T_0.5, 9;
 ; End of false expr.
    %blend;
T_0.5;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v0x6000031b41b0_0, 0, 5;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x139605eb0;
T_1 ;
    %vpi_call 10 19 "$readmemb", "m.bin", v0x6000031b8b40 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x139605eb0;
T_2 ;
    %wait E_0x600000db4390;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031b8ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031b8fc0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x139605eb0;
T_3 ;
    %wait E_0x600000db4420;
    %vpi_call 10 35 "$display", "INSTRUCTION MEMORY: time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b stall = %b\012", $time, v0x6000031b8cf0_0, v0x6000031b8ea0_0, v0x6000031b9050_0, v0x6000031b9200_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x139605eb0;
T_4 ;
    %wait E_0x600000db4360;
    %load/vec4 v0x6000031b9200_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x6000031b8f30_0;
    %store/vec4 v0x6000031b8fc0_0, 0, 32;
    %load/vec4 v0x6000031b8e10_0;
    %store/vec4 v0x6000031b9320_0, 0, 1;
    %load/vec4 v0x6000031b8bd0_0;
    %store/vec4 v0x6000031b9290_0, 0, 1;
    %vpi_call 10 46 "$display", "PC : %b\012", v0x6000031b8f30_0 {0 0 0};
    %load/vec4 v0x6000031b8e10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x6000031b8d80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000031b8fc0_0, 0, 32;
    %vpi_call 10 50 "$display", "INSTRUCTION MEMORY JUMP: time=%3d, pc_curr = %b\012", $time, v0x6000031b8fc0_0 {0 0 0};
T_4.2 ;
    %load/vec4 v0x6000031b8fc0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x6000031b8b40, 4;
    %store/vec4 v0x6000031b8cf0_0, 0, 32;
    %load/vec4 v0x6000031b8fc0_0;
    %store/vec4 v0x6000031b9050_0, 0, 32;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x139605eb0;
T_5 ;
    %wait E_0x600000db4300;
    %vpi_call 10 61 "$display", "IM: negedge branch check: t_branch: %b, branch: %b, pcout_ex: %b", v0x6000031b9290_0, v0x6000031b8bd0_0, v0x6000031b90e0_0 {0 0 0};
    %load/vec4 v0x6000031b8bd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x6000031b90e0_0;
    %store/vec4 v0x6000031b8ea0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000031b9320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x6000031b8fc0_0;
    %store/vec4 v0x6000031b8ea0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x6000031b8fc0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x6000031b8ea0_0, 0, 32;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x139605eb0;
T_6 ;
    %wait E_0x600000db43f0;
    %load/vec4 v0x6000031b8ea0_0;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 10 76 "$finish" {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x139605d40;
T_7 ;
    %wait E_0x600000db4390;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031b86c0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x139605d40;
T_8 ;
    %wait E_0x600000db4300;
    %load/vec4 v0x6000031b8a20_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x6000031b87e0_0, 0, 26;
    %load/vec4 v0x6000031b8990_0;
    %assign/vec4 v0x6000031b8480_0, 0;
    %load/vec4 v0x6000031b85a0_0;
    %assign/vec4 v0x6000031b8630_0, 0;
    %load/vec4 v0x6000031b8750_0;
    %store/vec4 v0x6000031b8a20_0, 0, 32;
    %load/vec4 v0x6000031b8870_0;
    %assign/vec4 v0x6000031b8900_0, 0;
    %vpi_call 9 23 "$display", "time = %3d IF ID: Ouput inst: %b jump_address: %b", $time, v0x6000031b8a20_0, v0x6000031b87e0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x1396062a0;
T_9 ;
    %wait E_0x600000db4390;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031b9950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b99e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9c20_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1396062a0;
T_10 ;
    %wait E_0x600000db4360;
    %load/vec4 v0x6000031b9b00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b99e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9f80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000031b9950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9c20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000031b9e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031b9ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b99e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031b9f80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000031b9950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9c20_0, 0;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031b9cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031b9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031b99e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031b9f80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031b9950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9c20_0, 0;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031b9dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031b99e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9f80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031b9950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9c20_0, 0;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031b9a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b99e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9f80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000031b9950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9c20_0, 0;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031b99e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031b9f80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031b9950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9c20_0, 0;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b99e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b9f80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031b9950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031b9c20_0, 0;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x139606ab0;
T_11 ;
    %wait E_0x600000db4450;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba5b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031ba640, 0, 4;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x139606ab0;
T_12 ;
    %wait E_0x600000db4360;
    %load/vec4 v0x6000031ba1c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000031ba5b0, 4;
    %store/vec4 v0x6000031ba2e0_0, 0, 32;
    %load/vec4 v0x6000031ba250_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000031ba5b0, 4;
    %store/vec4 v0x6000031ba370_0, 0, 32;
    %vpi_call 14 76 "$display", "REGISTER FILE: time=%3d, register data1=%d, register data2=%d \012", $time, v0x6000031ba2e0_0, v0x6000031ba370_0 {0 0 0};
    %jmp T_12;
    .thread T_12;
    .scope S_0x139606ab0;
T_13 ;
    %wait E_0x600000db4360;
    %vpi_call 14 82 "$display", "REGISTER FILE: time: %3d", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031ba130_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x6000031ba130_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 14 84 "$display", "Register ", v0x6000031ba130_0, " ", &A<v0x6000031ba5b0, v0x6000031ba130_0 > {0 0 0};
    %load/vec4 v0x6000031ba130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031ba130_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x139606ab0;
T_14 ;
    %wait E_0x600000db4300;
    %load/vec4 v0x6000031ba400_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x6000031ba520_0;
    %load/vec4 v0x6000031ba490_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x6000031ba5b0, 4, 0;
    %load/vec4 v0x6000031ba490_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000031ba5b0, 4;
    %vpi_call 14 93 "$display", "REGISTER FILE: time=%3d, ans=%b addr=%b data=%b \012", $time, S<0,vec4,u32>, v0x6000031ba490_0, v0x6000031ba520_0 {1 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x139606c20;
T_15 ;
    %wait E_0x600000db4360;
    %load/vec4 v0x6000031ba9a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x6000031ba880_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.2, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x6000031ba880_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_15.3, 8;
T_15.2 ; End of true expr.
    %load/vec4 v0x6000031ba880_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_15.4, 9;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x6000031ba880_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_15.5, 9;
T_15.4 ; End of true expr.
    %pushi/vec4 65535, 65535, 32;
    %jmp/0 T_15.5, 9;
 ; End of false expr.
    %blend;
T_15.5;
    %jmp/0 T_15.3, 8;
 ; End of false expr.
    %blend;
T_15.3;
    %store/vec4 v0x6000031ba910_0, 0, 32;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1396066d0;
T_16 ;
    %wait E_0x600000db4390;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031bb8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031bba80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031bb960_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1396066d0;
T_17 ;
    %wait E_0x600000db4360;
    %load/vec4 v0x6000031bb060_0;
    %assign/vec4 v0x6000031bb0f0_0, 0;
    %load/vec4 v0x6000031bb180_0;
    %assign/vec4 v0x6000031bb210_0, 0;
    %load/vec4 v0x6000031baf40_0;
    %assign/vec4 v0x6000031bafd0_0, 0;
    %load/vec4 v0x6000031bae20_0;
    %assign/vec4 v0x6000031baeb0_0, 0;
    %load/vec4 v0x6000031bae20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000031bb600, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x6000031baf40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000031bb600, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031bba80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031bb960_0, 0;
T_17.0 ;
    %vpi_call 13 110 "$display", "INSTRUCTION DECODER: time = %3d, Register file: read reg 1 = %d, read reg 2 = %d", $time, v0x6000031bae20_0, v0x6000031baf40_0 {0 0 0};
    %jmp T_17;
    .thread T_17;
    .scope S_0x1396066d0;
T_18 ;
    %wait E_0x600000db4360;
    %load/vec4 v0x6000031bb7b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x6000031bad90_0;
    %assign/vec4 v0x6000031bac70_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1396066d0;
T_19 ;
    %wait E_0x600000db4360;
    %load/vec4 v0x6000031bb3c0_0;
    %assign/vec4 v0x6000031babe0_0, 0;
    %load/vec4 v0x6000031bb4e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6000031bb3c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031bb600, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031bba80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031bb960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031bb8d0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x139605590;
T_20 ;
    %wait E_0x600000db4390;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031b7450_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x139605590;
T_21 ;
    %wait E_0x600000db4300;
    %load/vec4 v0x6000031b77b0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x6000031b7ba0_0;
    %assign/vec4 v0x6000031b7c30_0, 0;
    %load/vec4 v0x6000031b72a0_0;
    %assign/vec4 v0x6000031b7330_0, 0;
    %load/vec4 v0x6000031b8090_0;
    %assign/vec4 v0x6000031b7f00_0, 0;
    %load/vec4 v0x6000031b8120_0;
    %assign/vec4 v0x6000031b8000_0, 0;
    %load/vec4 v0x6000031b8360_0;
    %assign/vec4 v0x6000031b83f0_0, 0;
    %load/vec4 v0x6000031b7cc0_0;
    %assign/vec4 v0x6000031b7d50_0, 0;
    %load/vec4 v0x6000031b7690_0;
    %assign/vec4 v0x6000031b7720_0, 0;
    %load/vec4 v0x6000031b81b0_0;
    %assign/vec4 v0x6000031b8240_0, 0;
    %load/vec4 v0x6000031b7960_0;
    %assign/vec4 v0x6000031b79f0_0, 0;
    %load/vec4 v0x6000031b7a80_0;
    %assign/vec4 v0x6000031b7b10_0, 0;
    %load/vec4 v0x6000031b7840_0;
    %assign/vec4 v0x6000031b78d0_0, 0;
    %load/vec4 v0x6000031b7180_0;
    %assign/vec4 v0x6000031b7210_0, 0;
    %load/vec4 v0x6000031b7060_0;
    %assign/vec4 v0x6000031b70f0_0, 0;
    %load/vec4 v0x6000031b7de0_0;
    %assign/vec4 v0x6000031b7e70_0, 0;
    %load/vec4 v0x6000031b7570_0;
    %assign/vec4 v0x6000031b7600_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x139604ad0;
T_22 ;
    %wait E_0x600000db4360;
    %load/vec4 v0x6000031b5e60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b6250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b6490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b6ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b6370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b5dd0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000031b61c0_0;
    %assign/vec4 v0x6000031b6250_0, 0;
    %load/vec4 v0x6000031b6400_0;
    %assign/vec4 v0x6000031b6490_0, 0;
    %load/vec4 v0x6000031b69a0_0;
    %assign/vec4 v0x6000031b6ac0_0, 0;
    %load/vec4 v0x6000031b62e0_0;
    %assign/vec4 v0x6000031b6370_0, 0;
    %load/vec4 v0x6000031b6910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v0x6000031b6130_0;
    %store/vec4 v0x6000031b6760_0, 0, 5;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x6000031b66d0_0;
    %store/vec4 v0x6000031b6760_0, 0, 5;
T_22.3 ;
    %load/vec4 v0x6000031b6f40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %load/vec4 v0x6000031b5c20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.6, 4;
    %load/vec4 v0x6000031b6e20_0;
    %store/vec4 v0x6000031b5f80_0, 0, 32;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000031b6eb0_0;
    %store/vec4 v0x6000031b5f80_0, 0, 32;
T_22.7 ;
    %load/vec4 v0x6000031b65b0_0;
    %store/vec4 v0x6000031b6640_0, 0, 32;
    %load/vec4 v0x6000031b5b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %jmp T_22.13;
T_22.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000031b5b00_0, 0, 4;
    %load/vec4 v0x6000031b6eb0_0;
    %store/vec4 v0x6000031b6520_0, 0, 32;
    %load/vec4 v0x6000031b6520_0;
    %store/vec4 v0x6000031b5f80_0, 0, 32;
    %jmp T_22.13;
T_22.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000031b5b00_0, 0, 4;
    %load/vec4 v0x6000031b6eb0_0;
    %store/vec4 v0x6000031b6520_0, 0, 32;
    %load/vec4 v0x6000031b6520_0;
    %store/vec4 v0x6000031b5f80_0, 0, 32;
    %jmp T_22.13;
T_22.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000031b5b00_0, 0, 4;
    %jmp T_22.13;
T_22.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000031b5b00_0, 0, 4;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v0x6000031b6010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %jmp T_22.17;
T_22.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000031b5b00_0, 0, 4;
    %jmp T_22.17;
T_22.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000031b5b00_0, 0, 4;
    %jmp T_22.17;
T_22.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000031b5b00_0, 0, 4;
    %jmp T_22.17;
T_22.17 ;
    %pop/vec4 1;
    %jmp T_22.13;
T_22.13 ;
    %pop/vec4 1;
    %load/vec4 v0x6000031b6d90_0;
    %load/vec4 v0x6000031b5f80_0;
    %cmp/e;
    %jmp/0xz  T_22.18, 4;
    %vpi_call 7 130 "$display", "\012\012zero ho gaya mc\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031b6fd0_0, 0, 1;
    %jmp T_22.19;
T_22.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031b6fd0_0, 0, 1;
T_22.19 ;
    %load/vec4 v0x6000031b5b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.22, 6;
    %jmp T_22.23;
T_22.20 ;
    %vpi_call 7 140 "$display", "EXECUTION UNIT: time = %3d, data1=%d, data2=%d \012", $time, v0x6000031b6d90_0, v0x6000031b5f80_0 {0 0 0};
    %load/vec4 v0x6000031b6d90_0;
    %load/vec4 v0x6000031b5f80_0;
    %add;
    %store/vec4 v0x6000031b6c70_0, 0, 32;
    %jmp T_22.23;
T_22.21 ;
    %load/vec4 v0x6000031b6d90_0;
    %load/vec4 v0x6000031b5f80_0;
    %sub;
    %store/vec4 v0x6000031b6c70_0, 0, 32;
    %jmp T_22.23;
T_22.22 ;
    %load/vec4 v0x6000031b6d90_0;
    %load/vec4 v0x6000031b5f80_0;
    %mul;
    %store/vec4 v0x6000031b6c70_0, 0, 32;
    %jmp T_22.23;
T_22.23 ;
    %pop/vec4 1;
    %load/vec4 v0x6000031b5d40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000031b6fd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.24, 8;
    %load/vec4 v0x6000031b6eb0_0;
    %store/vec4 v0x6000031b6520_0, 0, 32;
    %load/vec4 v0x6000031b6520_0;
    %store/vec4 v0x6000031b5cb0_0, 0, 32;
    %load/vec4 v0x6000031b5cb0_0;
    %store/vec4 v0x6000031b6640_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031b5dd0_0, 0, 1;
    %jmp T_22.25;
T_22.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031b5dd0_0, 0, 1;
T_22.25 ;
    %load/vec4 v0x6000031b6c70_0;
    %store/vec4 v0x6000031b6d00_0, 0, 32;
    %vpi_call 7 173 "$display", "EXECUTION UNIT: ", v0x6000031b6d00_0 {0 0 0};
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x139604ad0;
T_23 ;
    %wait E_0x600000db4390;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031b6fd0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x139604760;
T_24 ;
    %wait E_0x600000db4390;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031b5320_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x139604760;
T_25 ;
    %wait E_0x600000db4300;
    %load/vec4 v0x6000031b5170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x6000031b5710_0;
    %store/vec4 v0x6000031b57a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031b5200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b5440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b5680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b5560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b59e0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000031b4ea0_0;
    %assign/vec4 v0x6000031b4f30_0, 0;
    %load/vec4 v0x6000031b5830_0;
    %assign/vec4 v0x6000031b58c0_0, 0;
    %load/vec4 v0x6000031b53b0_0;
    %assign/vec4 v0x6000031b5440_0, 0;
    %load/vec4 v0x6000031b55f0_0;
    %assign/vec4 v0x6000031b5680_0, 0;
    %load/vec4 v0x6000031b5050_0;
    %assign/vec4 v0x6000031b50e0_0, 0;
    %load/vec4 v0x6000031b54d0_0;
    %assign/vec4 v0x6000031b5560_0, 0;
    %load/vec4 v0x6000031b5950_0;
    %assign/vec4 v0x6000031b59e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031b5200_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x139604360;
T_26 ;
    %wait E_0x600000db4390;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b4630, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b4630, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b4630, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b4630, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b4630, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b4630, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b4630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b4630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b4630, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b4630, 0, 4;
    %jmp T_26;
    .thread T_26;
    .scope S_0x139604360;
T_27 ;
    %wait E_0x600000db4360;
    %load/vec4 v0x6000031b4360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %ix/getv 4, v0x6000031b42d0_0;
    %load/vec4a v0x6000031b4630, 4;
    %assign/vec4 v0x6000031b4480_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x139604360;
T_28 ;
    %wait E_0x600000db4300;
    %load/vec4 v0x6000031b43f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x6000031b4510_0;
    %ix/getv 3, v0x6000031b42d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031b4630, 0, 4;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1396044d0;
T_29 ;
    %wait E_0x600000db43c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031b4900_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1396044d0;
T_30 ;
    %wait E_0x600000db4300;
    %load/vec4 v0x6000031b4ab0_0;
    %assign/vec4 v0x6000031b4b40_0, 0;
    %load/vec4 v0x6000031b4990_0;
    %assign/vec4 v0x6000031b4a20_0, 0;
    %load/vec4 v0x6000031b4cf0_0;
    %assign/vec4 v0x6000031b4d80_0, 0;
    %load/vec4 v0x6000031b4bd0_0;
    %assign/vec4 v0x6000031b4c60_0, 0;
    %load/vec4 v0x6000031b47e0_0;
    %assign/vec4 v0x6000031b4750_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0x139606130;
T_31 ;
    %wait E_0x600000db4360;
    %vpi_call 11 17 "$display", "Writeback rd_in", v0x6000031b95f0_0 {0 0 0};
    %load/vec4 v0x6000031b95f0_0;
    %assign/vec4 v0x6000031b9680_0, 0;
    %load/vec4 v0x6000031b9710_0;
    %assign/vec4 v0x6000031b97a0_0, 0;
    %load/vec4 v0x6000031b9560_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v0x6000031b94d0_0;
    %assign/vec4 v0x6000031b98c0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x6000031b93b0_0;
    %assign/vec4 v0x6000031b98c0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1396041f0;
T_32 ;
    %wait E_0x600000db4420;
    %delay 100000, 0;
    %load/vec4 v0x6000031bc3f0_0;
    %inv;
    %assign/vec4 v0x6000031bc3f0_0, 0;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1396041f0;
T_33 ;
    %vpi_call 3 320 "$monitor", "MONTIOR: time=%3d, reg_wr_data=%d \012", $time, v0x6000031bdf80_0 {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031bc3f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031be370_0, 0, 1;
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "./decode_unit/Mux2_1_5.v";
    "pipeline.v";
    "./data_memory/data_memory.v";
    "./registers/DM_WB_reg.v";
    "./registers/EX_DM_reg.v";
    "./execution/EX.v";
    "./registers/ID_EX_reg.v";
    "./registers/IF_ID_reg.v";
    "./IF_Unit/Instruction_Memory.v";
    "./write_back/write_back.v";
    "./decode_unit/controlunit.v";
    "./decode_unit/instruction_decoder.v";
    "./decode_unit/RegisterFile.v";
    "./decode_unit/SignExtend.v";
