<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="INPUT_SYNC_BYPASS (rw) register accessor: There is a 2-flipflop synchronizer on each GPIO input, which protects PIO logic from metastabilities. This increases input delay, and for fast synchronous IO (e.g. SPI) these synchronizers may need to be bypassed. Each bit in this register corresponds to one GPIO. 0 -&#62; input is synchronized (default) 1 -&#62; synchronizer is bypassed If in doubt, leave this register as all zeroes."><title>INPUT_SYNC_BYPASS in rp2040_pac::pio0 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-6c3ea77c.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.86.0 (05f9846f8 2025-03-31)" data-channel="1.86.0" data-search-js="search-581efc7a.js" data-settings-js="settings-6dad6058.js" ><script src="../../static.files/storage-3a5871a4.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../static.files/main-4d63596a.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">INPUT_<wbr>SYNC_<wbr>BYPASS</a></h2><h3><a href="#aliased-type">Aliased Type</a></h3></section><div id="rustdoc-modnav"><h2><a href="index.html">In rp2040_<wbr>pac::<wbr>pio0</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">rp2040_pac</a>::<wbr><a href="index.html">pio0</a></div><h1>Type Alias <span class="type">INPUT_SYNC_BYPASS</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/rp2040_pac/pio0.rs.html#224">Source</a> </span></div><pre class="rust item-decl"><code>pub type INPUT_SYNC_BYPASS = <a class="struct" href="../generic/struct.Reg.html" title="struct rp2040_pac::generic::Reg">Reg</a>&lt;<a class="struct" href="input_sync_bypass/struct.INPUT_SYNC_BYPASS_SPEC.html" title="struct rp2040_pac::pio0::input_sync_bypass::INPUT_SYNC_BYPASS_SPEC">INPUT_SYNC_BYPASS_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>INPUT_SYNC_BYPASS (rw) register accessor: There is a 2-flipflop synchronizer on each GPIO input, which protects PIO logic from metastabilities. This increases input delay, and for fast synchronous IO (e.g. SPI) these synchronizers may need to be bypassed. Each bit in this register corresponds to one GPIO.<br />
0 -&gt; input is synchronized (default)<br />
1 -&gt; synchronizer is bypassed<br />
If in doubt, leave this register as all zeroes.</p>
<p>You can <a href="../generic/struct.Reg.html#method.read" title="method rp2040_pac::generic::Reg::read"><code>read</code></a> this register and get <a href="input_sync_bypass/type.R.html" title="type rp2040_pac::pio0::input_sync_bypass::R"><code>input_sync_bypass::R</code></a>.  You can <a href="../generic/struct.Reg.html#method.reset" title="method rp2040_pac::generic::Reg::reset"><code>reset</code></a>, <a href="../generic/struct.Reg.html#method.write" title="method rp2040_pac::generic::Reg::write"><code>write</code></a>, <a href="../generic/struct.Reg.html#method.write_with_zero" title="method rp2040_pac::generic::Reg::write_with_zero"><code>write_with_zero</code></a> this register using <a href="input_sync_bypass/type.W.html" title="type rp2040_pac::pio0::input_sync_bypass::W"><code>input_sync_bypass::W</code></a>. You can also <a href="../generic/struct.Reg.html#method.modify" title="method rp2040_pac::generic::Reg::modify"><code>modify</code></a> this register. See <a href="https://docs.rs/svd2rust/#read--modify--write-api">API</a>.</p>
<p>For information about available fields see <a href="input_sync_bypass/index.html" title="mod rp2040_pac::pio0::input_sync_bypass"><code>input_sync_bypass</code></a>
module</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">ยง</a></h2><pre class="rust item-decl"><code>struct INPUT_SYNC_BYPASS { <span class="comment">/* private fields */</span> }</code></pre><script src="../../type.impl/rp2040_pac/generic/struct.Reg.js" data-self-path="rp2040_pac::pio0::INPUT_SYNC_BYPASS" async></script></section></div></main></body></html>