#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Dec 28 17:19:20 2024
# Process ID: 2412
# Current directory: C:/Users/PC/HSC/part2/overlay
# Command line: vivado.exe -mode batch -source build_bitstream.tcl -notrace
# Log file: C:/Users/PC/HSC/part2/overlay/vivado.log
# Journal file: C:/Users/PC/HSC/part2/overlay\vivado.jou
#-----------------------------------------------------------
source build_bitstream.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/PC/HSC/part2/ip_cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.070 ; gain = 0.000
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - concat_interrupts
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk1
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - system_interrupts
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m08_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m09_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding component instance block -- xilinx.com:hls:color_convert:1.0 - color_convert
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_hdmiin
Adding component instance block -- xilinx.com:user:color_swap:1.1 - color_swap_0
Adding component instance block -- digilentinc.com:ip:dvi2rgb:1.7 - dvi2rgb_0
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - vtc_in
Adding component instance block -- xilinx.com:hls:pixel_pack:1.0 - pixel_pack
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_1
Adding component instance block -- xilinx.com:hls:color_convert:1.0 - color_convert
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk
Adding component instance block -- xilinx.com:user:color_swap:1.1 - color_swap_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - hdmi_out_hpd_video
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - vtc_out
WARNING: [BD 41-1731] Type mismatch between connected pins: /video/hdmi_out/frontend/axi_dynclk/LOCKED_O(undef) and /video/hdmi_out/frontend/rgb2dvi_0/aRst_n(rst)
Adding component instance block -- xilinx.com:hls:pixel_proc:1.0 - pixel_proc
Adding component instance block -- xilinx.com:hls:pixel_unpack:1.0 - pixel_unpack
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_pixelclk
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <hsc_video> from BD file <./hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/hsc_video.bd>
INFO: [BD 41-1662] The design 'hsc_video.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/video/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/video/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_WID'(6) to pin: '/video/M_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_ARID'(6) to pin: '/video/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_AWID'(6) to pin: '/video/M_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/synth/hsc_video.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/video/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/video/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_WID'(6) to pin: '/video/M_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_ARID'(6) to pin: '/video/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_AWID'(6) to pin: '/video/M_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/sim/hsc_video.v
VHDL Output written to : C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/hdl/hsc_video_wrapper.v
make_wrapper: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.070 ; gain = 0.000
INFO: [BD 41-1662] The design 'hsc_video.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/video/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/video/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_WID'(6) to pin: '/video/M_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_ARID'(6) to pin: '/video/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_AWID'(6) to pin: '/video/M_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/synth/hsc_video.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/video/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/video/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_WID'(6) to pin: '/video/M_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_ARID'(6) to pin: '/video/M_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7_0/S_AXI_HP0_AWID'(6) to pin: '/video/M_AXI_awid'(1) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/sim/hsc_video.v
VHDL Output written to : C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/hdl/hsc_video_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block concat_interrupts .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_pc_1/hsc_video_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_pc_0/hsc_video_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_fclk0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_fclk1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_interrupts .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_pc_2/hsc_video_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m02_couplers/m02_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m03_couplers/m03_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m04_couplers/m04_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m05_couplers/m05_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m06_couplers/m06_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m07_couplers/m07_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m07_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m08_couplers/m08_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m09_couplers/m09_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m10_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_us_0/hsc_video_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_pc_3/hsc_video_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_vdma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/axis_register_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/color_convert .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/axi_gpio_hdmiin .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/color_swap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/vtc_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/pixel_pack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/axis_register_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/axis_register_slice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/color_convert .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/axi_dynclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/color_swap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/hdmi_out_hpd_video .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/vtc_out .
WARNING: [IP_Flow 19-519] IP 'hsc_video_pixel_proc_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/pixel_proc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/pixel_unpack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/proc_sys_reset_pixelclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/hw_handoff/hsc_video.hwh
Generated Block Design Tcl file C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/hw_handoff/hsc_video_bd.tcl
Generated Hardware Definition File C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/synth/hsc_video.hwdef
[Sat Dec 28 17:20:45 2024] Launched hsc_video_m08_regslice_0_synth_1, hsc_video_dvi2rgb_0_0_synth_1, hsc_video_v_vid_in_axi4s_0_0_synth_1, hsc_video_auto_cc_4_synth_1, hsc_video_vtc_in_0_synth_1, hsc_video_pixel_pack_0_synth_1, hsc_video_axis_register_slice_0_1_synth_1, hsc_video_axi_vdma_0_synth_1, hsc_video_m09_regslice_0_synth_1, hsc_video_xbar_2_synth_1, hsc_video_auto_us_0_synth_1, hsc_video_color_convert_0_synth_1, hsc_video_auto_pc_3_synth_1, hsc_video_axis_register_slice_0_0_synth_1, hsc_video_axi_gpio_hdmiin_0_synth_1, hsc_video_color_swap_0_0_synth_1, hsc_video_auto_pc_1_synth_1, hsc_video_s00_regslice_2_synth_1, hsc_video_m01_regslice_2_synth_1, hsc_video_m00_regslice_2_synth_1, hsc_video_auto_pc_0_synth_1, hsc_video_m07_regslice_0_synth_1, hsc_video_auto_cc_3_synth_1, hsc_video_auto_pc_2_synth_1, hsc_video_system_interrupts_0_synth_1, hsc_video_m01_regslice_3_synth_1, hsc_video_rst_ps7_0_fclk0_0_synth_1, hsc_video_m00_regslice_3_synth_1, hsc_video_rst_ps7_0_fclk1_0_synth_1, hsc_video_m03_regslice_0_synth_1, hsc_video_s00_regslice_3_synth_1, hsc_video_auto_cc_0_synth_1, hsc_video_auto_cc_1_synth_1, hsc_video_xbar_1_synth_1, hsc_video_m02_regslice_0_synth_1, hsc_video_m04_regslice_0_synth_1, hsc_video_m05_regslice_0_synth_1, hsc_video_m06_regslice_0_synth_1, hsc_video_auto_cc_2_synth_1, hsc_video_ps7_0_0_synth_1, hsc_video_xbar_0_synth_1, hsc_video_proc_sys_reset_pixelclk_0_synth_1, hsc_video_rgb2dvi_0_0_synth_1, hsc_video_axi_dynclk_0_synth_1, hsc_video_v_axi4s_vid_out_0_0_synth_1, hsc_video_pixel_unpack_0_synth_1, hsc_video_axis_register_slice_1_0_synth_1, hsc_video_color_swap_0_1_synth_1, hsc_video_vtc_out_0_synth_1, hsc_video_pixel_proc_0_synth_1, hsc_video_color_convert_1_synth_1, hsc_video_hdmi_out_hpd_video_0_synth_1, synth_1...
Run output will be captured here:
hsc_video_m08_regslice_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_m08_regslice_0_synth_1/runme.log
hsc_video_dvi2rgb_0_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_dvi2rgb_0_0_synth_1/runme.log
hsc_video_v_vid_in_axi4s_0_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_v_vid_in_axi4s_0_0_synth_1/runme.log
hsc_video_auto_cc_4_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_auto_cc_4_synth_1/runme.log
hsc_video_vtc_in_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_vtc_in_0_synth_1/runme.log
hsc_video_pixel_pack_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_pixel_pack_0_synth_1/runme.log
hsc_video_axis_register_slice_0_1_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_axis_register_slice_0_1_synth_1/runme.log
hsc_video_axi_vdma_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_axi_vdma_0_synth_1/runme.log
hsc_video_m09_regslice_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_m09_regslice_0_synth_1/runme.log
hsc_video_xbar_2_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_xbar_2_synth_1/runme.log
hsc_video_auto_us_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_auto_us_0_synth_1/runme.log
hsc_video_color_convert_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_color_convert_0_synth_1/runme.log
hsc_video_auto_pc_3_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_auto_pc_3_synth_1/runme.log
hsc_video_axis_register_slice_0_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_axis_register_slice_0_0_synth_1/runme.log
hsc_video_axi_gpio_hdmiin_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_axi_gpio_hdmiin_0_synth_1/runme.log
hsc_video_color_swap_0_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_color_swap_0_0_synth_1/runme.log
hsc_video_auto_pc_1_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_auto_pc_1_synth_1/runme.log
hsc_video_s00_regslice_2_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_s00_regslice_2_synth_1/runme.log
hsc_video_m01_regslice_2_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_m01_regslice_2_synth_1/runme.log
hsc_video_m00_regslice_2_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_m00_regslice_2_synth_1/runme.log
hsc_video_auto_pc_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_auto_pc_0_synth_1/runme.log
hsc_video_m07_regslice_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_m07_regslice_0_synth_1/runme.log
hsc_video_auto_cc_3_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_auto_cc_3_synth_1/runme.log
hsc_video_auto_pc_2_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_auto_pc_2_synth_1/runme.log
hsc_video_system_interrupts_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_system_interrupts_0_synth_1/runme.log
hsc_video_m01_regslice_3_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_m01_regslice_3_synth_1/runme.log
hsc_video_rst_ps7_0_fclk0_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_rst_ps7_0_fclk0_0_synth_1/runme.log
hsc_video_m00_regslice_3_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_m00_regslice_3_synth_1/runme.log
hsc_video_rst_ps7_0_fclk1_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_rst_ps7_0_fclk1_0_synth_1/runme.log
hsc_video_m03_regslice_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_m03_regslice_0_synth_1/runme.log
hsc_video_s00_regslice_3_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_s00_regslice_3_synth_1/runme.log
hsc_video_auto_cc_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_auto_cc_0_synth_1/runme.log
hsc_video_auto_cc_1_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_auto_cc_1_synth_1/runme.log
hsc_video_xbar_1_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_xbar_1_synth_1/runme.log
hsc_video_m02_regslice_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_m02_regslice_0_synth_1/runme.log
hsc_video_m04_regslice_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_m04_regslice_0_synth_1/runme.log
hsc_video_m05_regslice_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_m05_regslice_0_synth_1/runme.log
hsc_video_m06_regslice_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_m06_regslice_0_synth_1/runme.log
hsc_video_auto_cc_2_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_auto_cc_2_synth_1/runme.log
hsc_video_ps7_0_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_ps7_0_0_synth_1/runme.log
hsc_video_xbar_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_xbar_0_synth_1/runme.log
hsc_video_proc_sys_reset_pixelclk_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_proc_sys_reset_pixelclk_0_synth_1/runme.log
hsc_video_rgb2dvi_0_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_rgb2dvi_0_0_synth_1/runme.log
hsc_video_axi_dynclk_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_axi_dynclk_0_synth_1/runme.log
hsc_video_v_axi4s_vid_out_0_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_v_axi4s_vid_out_0_0_synth_1/runme.log
hsc_video_pixel_unpack_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_pixel_unpack_0_synth_1/runme.log
hsc_video_axis_register_slice_1_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_axis_register_slice_1_0_synth_1/runme.log
hsc_video_color_swap_0_1_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_color_swap_0_1_synth_1/runme.log
hsc_video_vtc_out_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_vtc_out_0_synth_1/runme.log
hsc_video_pixel_proc_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_pixel_proc_0_synth_1/runme.log
hsc_video_color_convert_1_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_color_convert_1_synth_1/runme.log
hsc_video_hdmi_out_hpd_video_0_synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/hsc_video_hdmi_out_hpd_video_0_synth_1/runme.log
synth_1: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/synth_1/runme.log
[Sat Dec 28 17:20:45 2024] Launched impl_1...
Run output will be captured here: C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 1012.070 ; gain = 0.000
[Sat Dec 28 17:20:45 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log hsc_video_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hsc_video_wrapper.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source hsc_video_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/PC/HSC/part2/ip_cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.055 ; gain = 0.000
Command: link_design -top hsc_video_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_ps7_0_0/hsc_video_ps7_0_0.dcp' for cell 'hsc_video_i/ps7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk0_0/hsc_video_rst_ps7_0_fclk0_0.dcp' for cell 'hsc_video_i/rst_ps7_0_fclk0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk1_0/hsc_video_rst_ps7_0_fclk1_0.dcp' for cell 'hsc_video_i/rst_ps7_0_fclk1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_system_interrupts_0/hsc_video_system_interrupts_0.dcp' for cell 'hsc_video_i/system_interrupts'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_xbar_0/hsc_video_xbar_0.dcp' for cell 'hsc_video_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_pc_0/hsc_video_auto_pc_0.dcp' for cell 'hsc_video_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_2/hsc_video_m00_regslice_2.dcp' for cell 'hsc_video_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_2/hsc_video_m01_regslice_2.dcp' for cell 'hsc_video_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_pc_1/hsc_video_auto_pc_1.dcp' for cell 'hsc_video_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_2/hsc_video_s00_regslice_2.dcp' for cell 'hsc_video_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.dcp' for cell 'hsc_video_i/video/axi_vdma'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_proc_sys_reset_pixelclk_0/hsc_video_proc_sys_reset_pixelclk_0.dcp' for cell 'hsc_video_i/video/proc_sys_reset_pixelclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_xbar_1/hsc_video_xbar_1.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_3/hsc_video_m00_regslice_3.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_3/hsc_video_m01_regslice_3.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m02_regslice_0/hsc_video_m02_regslice_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m03_regslice_0/hsc_video_m03_regslice_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m04_regslice_0/hsc_video_m04_regslice_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m05_regslice_0/hsc_video_m05_regslice_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m06_regslice_0/hsc_video_m06_regslice_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m07_regslice_0/hsc_video_m07_regslice_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m08_regslice_0/hsc_video_m08_regslice_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m09_regslice_0/hsc_video_m09_regslice_0.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_pc_2/hsc_video_auto_pc_2.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_3/hsc_video_s00_regslice_3.dcp' for cell 'hsc_video_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_xbar_2/hsc_video_xbar_2.dcp' for cell 'hsc_video_i/video/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_pc_3/hsc_video_auto_pc_3.dcp' for cell 'hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_us_0/hsc_video_auto_us_0.dcp' for cell 'hsc_video_i/video/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_0_0/hsc_video_axis_register_slice_0_0.dcp' for cell 'hsc_video_i/video/hdmi_in/axis_register_slice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_color_convert_0/hsc_video_color_convert_0.dcp' for cell 'hsc_video_i/video/hdmi_in/color_convert'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_pixel_pack_0/hsc_video_pixel_pack_0.dcp' for cell 'hsc_video_i/video/hdmi_in/pixel_pack'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_gpio_hdmiin_0/hsc_video_axi_gpio_hdmiin_0.dcp' for cell 'hsc_video_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_color_swap_0_0/hsc_video_color_swap_0_0.dcp' for cell 'hsc_video_i/video/hdmi_in/frontend/color_swap_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_dvi2rgb_0_0/hsc_video_dvi2rgb_0_0.dcp' for cell 'hsc_video_i/video/hdmi_in/frontend/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_v_vid_in_axi4s_0_0/hsc_video_v_vid_in_axi4s_0_0.dcp' for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_vtc_in_0/hsc_video_vtc_in_0.dcp' for cell 'hsc_video_i/video/hdmi_in/frontend/vtc_in'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_0_1/hsc_video_axis_register_slice_0_1.dcp' for cell 'hsc_video_i/video/hdmi_out/axis_register_slice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_1_0/hsc_video_axis_register_slice_1_0.dcp' for cell 'hsc_video_i/video/hdmi_out/axis_register_slice_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_color_convert_1/hsc_video_color_convert_1.dcp' for cell 'hsc_video_i/video/hdmi_out/color_convert'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_pixel_proc_0/hsc_video_pixel_proc_0.dcp' for cell 'hsc_video_i/video/hdmi_out/pixel_proc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_pixel_unpack_0/hsc_video_pixel_unpack_0.dcp' for cell 'hsc_video_i/video/hdmi_out/pixel_unpack'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_dynclk_0/hsc_video_axi_dynclk_0.dcp' for cell 'hsc_video_i/video/hdmi_out/frontend/axi_dynclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_color_swap_0_1/hsc_video_color_swap_0_1.dcp' for cell 'hsc_video_i/video/hdmi_out/frontend/color_swap_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_hdmi_out_hpd_video_0/hsc_video_hdmi_out_hpd_video_0.dcp' for cell 'hsc_video_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rgb2dvi_0_0/hsc_video_rgb2dvi_0_0.dcp' for cell 'hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_v_axi4s_vid_out_0_0/hsc_video_v_axi4s_vid_out_0_0.dcp' for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_vtc_out_0/hsc_video_vtc_out_0.dcp' for cell 'hsc_video_i/video/hdmi_out/frontend/vtc_out'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1012.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9628 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_ps7_0_0/hsc_video_ps7_0_0.xdc] for cell 'hsc_video_i/ps7_0/inst'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_ps7_0_0/hsc_video_ps7_0_0.xdc] for cell 'hsc_video_i/ps7_0/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk0_0/hsc_video_rst_ps7_0_fclk0_0_board.xdc] for cell 'hsc_video_i/rst_ps7_0_fclk0/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk0_0/hsc_video_rst_ps7_0_fclk0_0_board.xdc] for cell 'hsc_video_i/rst_ps7_0_fclk0/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk0_0/hsc_video_rst_ps7_0_fclk0_0.xdc] for cell 'hsc_video_i/rst_ps7_0_fclk0/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk0_0/hsc_video_rst_ps7_0_fclk0_0.xdc] for cell 'hsc_video_i/rst_ps7_0_fclk0/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk1_0/hsc_video_rst_ps7_0_fclk1_0_board.xdc] for cell 'hsc_video_i/rst_ps7_0_fclk1/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk1_0/hsc_video_rst_ps7_0_fclk1_0_board.xdc] for cell 'hsc_video_i/rst_ps7_0_fclk1/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk1_0/hsc_video_rst_ps7_0_fclk1_0.xdc] for cell 'hsc_video_i/rst_ps7_0_fclk1/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rst_ps7_0_fclk1_0/hsc_video_rst_ps7_0_fclk1_0.xdc] for cell 'hsc_video_i/rst_ps7_0_fclk1/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_system_interrupts_0/hsc_video_system_interrupts_0.xdc] for cell 'hsc_video_i/system_interrupts/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_system_interrupts_0/hsc_video_system_interrupts_0.xdc] for cell 'hsc_video_i/system_interrupts/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc] for cell 'hsc_video_i/video/axi_vdma/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:84]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc:220]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0.xdc] for cell 'hsc_video_i/video/axi_vdma/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_gpio_hdmiin_0/hsc_video_axi_gpio_hdmiin_0_board.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_gpio_hdmiin_0/hsc_video_axi_gpio_hdmiin_0_board.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_gpio_hdmiin_0/hsc_video_axi_gpio_hdmiin_0.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_gpio_hdmiin_0/hsc_video_axi_gpio_hdmiin_0.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/dvi2rgb_0/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_hdmi_out_hpd_video_0/hsc_video_hdmi_out_hpd_video_0_board.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_hdmi_out_hpd_video_0/hsc_video_hdmi_out_hpd_video_0_board.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_hdmi_out_hpd_video_0/hsc_video_hdmi_out_hpd_video_0.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_hdmi_out_hpd_video_0/hsc_video_hdmi_out_hpd_video_0.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_proc_sys_reset_pixelclk_0/hsc_video_proc_sys_reset_pixelclk_0_board.xdc] for cell 'hsc_video_i/video/proc_sys_reset_pixelclk/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_proc_sys_reset_pixelclk_0/hsc_video_proc_sys_reset_pixelclk_0_board.xdc] for cell 'hsc_video_i/video/proc_sys_reset_pixelclk/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_proc_sys_reset_pixelclk_0/hsc_video_proc_sys_reset_pixelclk_0.xdc] for cell 'hsc_video_i/video/proc_sys_reset_pixelclk/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_proc_sys_reset_pixelclk_0/hsc_video_proc_sys_reset_pixelclk_0.xdc] for cell 'hsc_video_i/video/proc_sys_reset_pixelclk/U0'
Parsing XDC File [C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/constrs_1/imports/overlay/hsc_video.xdc]
Finished Parsing XDC File [C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/constrs_1/imports/overlay/hsc_video.xdc]
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_2/hsc_video_s00_regslice_2_clocks.xdc] for cell 'hsc_video_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_2/hsc_video_s00_regslice_2_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_2/hsc_video_s00_regslice_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_2/hsc_video_s00_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_2/hsc_video_s00_regslice_2_clocks.xdc] for cell 'hsc_video_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_2/hsc_video_m00_regslice_2_clocks.xdc] for cell 'hsc_video_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_2/hsc_video_m00_regslice_2_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_2/hsc_video_m00_regslice_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_2/hsc_video_m00_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_2/hsc_video_m00_regslice_2_clocks.xdc] for cell 'hsc_video_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_2/hsc_video_m01_regslice_2_clocks.xdc] for cell 'hsc_video_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_2/hsc_video_m01_regslice_2_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_2/hsc_video_m01_regslice_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_2/hsc_video_m01_regslice_2_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_2/hsc_video_m01_regslice_2_clocks.xdc] for cell 'hsc_video_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_system_interrupts_0/hsc_video_system_interrupts_0_clocks.xdc] for cell 'hsc_video_i/system_interrupts/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_system_interrupts_0/hsc_video_system_interrupts_0_clocks.xdc] for cell 'hsc_video_i/system_interrupts/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_3/hsc_video_s00_regslice_3_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_3/hsc_video_s00_regslice_3_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_3/hsc_video_s00_regslice_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_3/hsc_video_s00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_s00_regslice_3/hsc_video_s00_regslice_3_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_3/hsc_video_m00_regslice_3_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_3/hsc_video_m00_regslice_3_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_3/hsc_video_m00_regslice_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_3/hsc_video_m00_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m00_regslice_3/hsc_video_m00_regslice_3_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_3/hsc_video_m01_regslice_3_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_3/hsc_video_m01_regslice_3_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_3/hsc_video_m01_regslice_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_3/hsc_video_m01_regslice_3_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m01_regslice_3/hsc_video_m01_regslice_3_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado 12-180] No cells matched '*gen_clock_conv.gen_async_conv.asyncfifo_axi*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0_clocks.xdc:17]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_0/hsc_video_auto_cc_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m02_regslice_0/hsc_video_m02_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m02_regslice_0/hsc_video_m02_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m02_regslice_0/hsc_video_m02_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m02_regslice_0/hsc_video_m02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m02_regslice_0/hsc_video_m02_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado 12-180] No cells matched '*gen_clock_conv.gen_async_conv.asyncfifo_axi*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1_clocks.xdc:17]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_1/hsc_video_auto_cc_1_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m03_regslice_0/hsc_video_m03_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m03_regslice_0/hsc_video_m03_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m03_regslice_0/hsc_video_m03_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m03_regslice_0/hsc_video_m03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m03_regslice_0/hsc_video_m03_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m04_regslice_0/hsc_video_m04_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m04_regslice_0/hsc_video_m04_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m04_regslice_0/hsc_video_m04_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m04_regslice_0/hsc_video_m04_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m04_regslice_0/hsc_video_m04_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m05_regslice_0/hsc_video_m05_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m05_regslice_0/hsc_video_m05_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m05_regslice_0/hsc_video_m05_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m05_regslice_0/hsc_video_m05_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m05_regslice_0/hsc_video_m05_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m06_regslice_0/hsc_video_m06_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m06_regslice_0/hsc_video_m06_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m06_regslice_0/hsc_video_m06_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m06_regslice_0/hsc_video_m06_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m06_regslice_0/hsc_video_m06_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado 12-180] No cells matched '*gen_clock_conv.gen_async_conv.asyncfifo_axi*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2_clocks.xdc:17]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_2/hsc_video_auto_cc_2_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m07_regslice_0/hsc_video_m07_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m07_regslice_0/hsc_video_m07_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m07_regslice_0/hsc_video_m07_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m07_regslice_0/hsc_video_m07_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m07_regslice_0/hsc_video_m07_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado 12-180] No cells matched '*gen_clock_conv.gen_async_conv.asyncfifo_axi*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3_clocks.xdc:17]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_3/hsc_video_auto_cc_3_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m08_regslice_0/hsc_video_m08_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m08_regslice_0/hsc_video_m08_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m08_regslice_0/hsc_video_m08_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m08_regslice_0/hsc_video_m08_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m08_regslice_0/hsc_video_m08_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m09_regslice_0/hsc_video_m09_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m09_regslice_0/hsc_video_m09_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m09_regslice_0/hsc_video_m09_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m09_regslice_0/hsc_video_m09_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_m09_regslice_0/hsc_video_m09_regslice_0_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4_clocks.xdc:13]
WARNING: [Vivado 12-180] No cells matched '*gen_clock_conv.gen_async_conv.asyncfifo_axi*'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4_clocks.xdc:17]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}'. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_cc_4/hsc_video_auto_cc_4_clocks.xdc] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_us_0/hsc_video_auto_us_0_clocks.xdc] for cell 'hsc_video_i/video/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_auto_us_0/hsc_video_auto_us_0_clocks.xdc] for cell 'hsc_video_i/video/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0_clocks.xdc] for cell 'hsc_video_i/video/axi_vdma/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axi_vdma_0/hsc_video_axi_vdma_0_clocks.xdc] for cell 'hsc_video_i/video/axi_vdma/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_0_0/hsc_video_axis_register_slice_0_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_in/axis_register_slice_0/inst'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_0_0/hsc_video_axis_register_slice_0_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_in/axis_register_slice_0/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_v_vid_in_axi4s_0_0/hsc_video_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_v_vid_in_axi4s_0_0/hsc_video_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_vtc_in_0/hsc_video_vtc_in_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/vtc_in/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_vtc_in_0/hsc_video_vtc_in_0_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_vtc_in_0/hsc_video_vtc_in_0_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1721.336 ; gain = 650.027
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_vtc_in_0/hsc_video_vtc_in_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_in/frontend/vtc_in/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_0_1/hsc_video_axis_register_slice_0_1_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/axis_register_slice_0/inst'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_0_1/hsc_video_axis_register_slice_0_1_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/axis_register_slice_0/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_1_0/hsc_video_axis_register_slice_1_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/axis_register_slice_1/inst'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_axis_register_slice_1_0/hsc_video_axis_register_slice_1_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/axis_register_slice_1/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_v_axi4s_vid_out_0_0/hsc_video_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_v_axi4s_vid_out_0_0/hsc_video_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_vtc_out_0/hsc_video_vtc_out_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/vtc_out/U0'
Finished Parsing XDC File [c:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.srcs/sources_1/bd/hsc_video/ip/hsc_video_vtc_out_0/hsc_video_vtc_out_0_clocks.xdc] for cell 'hsc_video_i/video/hdmi_out/frontend/vtc_out/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'hsc_video_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1721.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

64 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1721.336 ; gain = 709.281
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1721.336 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: deea3dab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1721.336 ; gain = 0.000

Starting Logic Optimization Task
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 105741f70

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1912.566 ; gain = 4.031
INFO: [Opt 31-389] Phase Retarget created 458 cells and removed 745 cells
INFO: [Opt 31-1021] In phase Retarget, 106 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Phase 2 Constant propagation | Checksum: 1cf98d629

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1912.566 ; gain = 4.031
INFO: [Opt 31-389] Phase Constant propagation created 236 cells and removed 1438 cells
INFO: [Opt 31-1021] In phase Constant propagation, 778 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ca7a0e32

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1912.566 ; gain = 4.031
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3531 cells
INFO: [Opt 31-1021] In phase Sweep, 160 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ca7a0e32

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1912.566 ; gain = 4.031
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ca7a0e32

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1912.566 ; gain = 4.031
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ca7a0e32

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1912.566 ; gain = 4.031
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             458  |             745  |                                            106  |
|  Constant propagation         |             236  |            1438  |                                            778  |
|  Sweep                        |               0  |            3531  |                                            160  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 1912.566 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16bcb6401

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1912.566 ; gain = 4.031

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 75 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 150
Ending PowerOpt Patch Enables Task | Checksum: 15cf41beb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.596 . Memory (MB): peak = 2516.094 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15cf41beb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 2516.094 ; gain = 603.527

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15cf41beb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.094 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2516.094 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1f001b3d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2516.094 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 91 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:56 . Memory (MB): peak = 2516.094 ; gain = 794.758
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.172 . Memory (MB): peak = 2516.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/impl_1/hsc_video_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2516.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file hsc_video_wrapper_drc_opted.rpt -pb hsc_video_wrapper_drc_opted.pb -rpx hsc_video_wrapper_drc_opted.rpx
Command: report_drc -file hsc_video_wrapper_drc_opted.rpt -pb hsc_video_wrapper_drc_opted.pb -rpx hsc_video_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/impl_1/hsc_video_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC AVAL-46] v7v8_mmcm_fvco_rule1: The current computed target frequency, FVCO, is out of range for cell hsc_video_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator. The computed FVCO is 599.952 MHz. The valid FVCO range for speed grade -1 is 600MHz to 1200MHz. The cell attribute values used to compute FVCO are CLKFBOUT_MULT_F = 5.000, CLKIN1_PERIOD = 8.33400, and DIVCLK_DIVIDE = 1 (FVCO = 1000 * CLKFBOUT_MULT_F/(CLKIN1_PERIOD * DIVCLK_DIVIDE)).
This violation may be corrected by:
  1. The timer uses timing constraints for clock period or clock frequency that affect CLKIN1 to set cell attribute CLKIN1_PERIOD, over-riding any previous value. This may already be in place and, if so this violation will be resolved once Timing is run.  Otherwise, consider modifying timing constraints to adjust the CLKIN1_PERIOD and bring FVCO into the allowed range.
  2. In the absence of timing constraints that affect CLKIN1, consider modifying the cell CLKIN1_PERIOD to bring FVCO into the allowed range.
  3. If CLKIN1_PERIOD is satisfactory, modify the CLKFBOUT_MULT_F or DIVCLK_DIVIDE cell attributes to bring FVCO into the allowed range.
  4. The MMCM configuration may be dynamically modified by use of DRP which is recognized by an ACTIVE signal on DCLK pin.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2516.094 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 140a20336

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2516.094 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10ae22319

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Phase 1.3 Build Placer Netlist Model | Checksum: 10090a0d1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10090a0d1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2516.094 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10090a0d1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 157e1b65b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 711 LUTNM shape to break, 2027 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 72, two critical 639, total 711, new lutff created 9
INFO: [Physopt 32-775] End 1 Pass. Optimized 1606 nets or cells. Created 711 new cells, deleted 895 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net hsc_video_i/video/hdmi_in/color_convert/inst/regslice_both_stream_out_24_data_U/ibuf_inst/ap_enable_reg_pp0_iter2_reg could not be optimized because driver hsc_video_i/video/hdmi_in/color_convert/inst/regslice_both_stream_out_24_data_U/ibuf_inst/ret_V_6_reg_1006_reg_i_1 could not be replicated
INFO: [Physopt 32-117] Net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/ap_rst_n_0[0] could not be optimized because driver hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg_i_2 could not be replicated
INFO: [Physopt 32-117] Net hsc_video_i/video/hdmi_in/color_convert/inst/regslice_both_stream_out_24_data_U/ibuf_inst/ap_enable_reg_pp0_iter3_reg could not be optimized because driver hsc_video_i/video/hdmi_in/color_convert/inst/regslice_both_stream_out_24_data_U/ibuf_inst/ret_V_7_reg_1021_reg_i_1 could not be replicated
INFO: [Physopt 32-117] Net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U15/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/select_ln340_5_reg_27217[18] could not be optimized because driver hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U15/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff1_reg__1_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/ap_rst_n_0[1] could not be optimized because driver hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff1_reg_i_1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U16/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg__2. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__3. 48 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 2 nets or cells. Created 96 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2516.094 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2516.094 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          711  |            895  |                  1606  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           96  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          807  |            895  |                  1608  |           0  |          10  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 202261017

Time (s): cpu = 00:03:05 ; elapsed = 00:01:53 . Memory (MB): peak = 2516.094 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1056d758b

Time (s): cpu = 00:03:20 ; elapsed = 00:02:03 . Memory (MB): peak = 2516.094 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1056d758b

Time (s): cpu = 00:03:20 ; elapsed = 00:02:03 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 133581919

Time (s): cpu = 00:03:30 ; elapsed = 00:02:08 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f9b6a16c

Time (s): cpu = 00:03:47 ; elapsed = 00:02:19 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1966607ad

Time (s): cpu = 00:03:49 ; elapsed = 00:02:20 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 184fd4052

Time (s): cpu = 00:03:49 ; elapsed = 00:02:20 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 115064762

Time (s): cpu = 00:04:13 ; elapsed = 00:02:37 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: eff3a04a

Time (s): cpu = 00:05:00 ; elapsed = 00:03:32 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 184dd52d7

Time (s): cpu = 00:05:04 ; elapsed = 00:03:37 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1737e150b

Time (s): cpu = 00:05:06 ; elapsed = 00:03:38 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16df1405f

Time (s): cpu = 00:05:46 ; elapsed = 00:04:09 . Memory (MB): peak = 2516.094 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 16df1405f

Time (s): cpu = 00:05:46 ; elapsed = 00:04:10 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e6a394af

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.878 | TNS=-71880.095 |
Phase 1 Physical Synthesis Initialization | Checksum: 1559c7d7b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2516.094 ; gain = 0.000
INFO: [Place 46-33] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/ap_rst_n_inv, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net hsc_video_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Ending Physical Synthesis Task | Checksum: e7c2bac5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2516.094 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: e6a394af

Time (s): cpu = 00:06:24 ; elapsed = 00:04:34 . Memory (MB): peak = 2516.094 ; gain = 0.000
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.404. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f347f642

Time (s): cpu = 00:07:11 ; elapsed = 00:05:08 . Memory (MB): peak = 2516.094 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1f347f642

Time (s): cpu = 00:07:11 ; elapsed = 00:05:09 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f347f642

Time (s): cpu = 00:07:12 ; elapsed = 00:05:09 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f347f642

Time (s): cpu = 00:07:13 ; elapsed = 00:05:10 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2516.094 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 249d00cba

Time (s): cpu = 00:07:13 ; elapsed = 00:05:10 . Memory (MB): peak = 2516.094 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 249d00cba

Time (s): cpu = 00:07:14 ; elapsed = 00:05:11 . Memory (MB): peak = 2516.094 ; gain = 0.000
Ending Placer Task | Checksum: 160d0ee5d

Time (s): cpu = 00:07:14 ; elapsed = 00:05:11 . Memory (MB): peak = 2516.094 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 91 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:19 ; elapsed = 00:05:15 . Memory (MB): peak = 2516.094 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2516.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/impl_1/hsc_video_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 2516.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file hsc_video_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2516.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hsc_video_wrapper_utilization_placed.rpt -pb hsc_video_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hsc_video_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.279 . Memory (MB): peak = 2516.094 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2516.094 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.404 | TNS=-71771.967 |
Phase 1 Physical Synthesis Initialization | Checksum: 203863b42

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2516.094 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.404 | TNS=-71771.967 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 203863b42

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.404 | TNS=-71771.967 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/newB_V_1_reg_27773[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/ps7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[5].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[5]_i_2
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.275 | TNS=-71771.836 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[5].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[5]_i_2
INFO: [Physopt 32-710] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7][5]. Critical path length was reduced through logic transformation on cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.245 | TNS=-71771.647 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/newB_V_1_reg_27773[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[6].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[6]_i_2
INFO: [Physopt 32-710] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7][6]. Critical path length was reduced through logic transformation on cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.215 | TNS=-71771.487 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/newB_V_1_reg_27773[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[1].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[1]_i_2
INFO: [Physopt 32-710] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7][1]. Critical path length was reduced through logic transformation on cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.199 | TNS=-71771.203 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/newB_V_1_reg_27773[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[2].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[2]_i_2
INFO: [Physopt 32-710] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7][2]. Critical path length was reduced through logic transformation on cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.174 | TNS=-71771.043 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/newB_V_3_reg_27437[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[3].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[3]_i_2
INFO: [Physopt 32-710] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7]_0[3]. Critical path length was reduced through logic transformation on cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.171 | TNS=-71770.861 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/newB_V_1_reg_27773[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[4].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[4]_i_2
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.170 | TNS=-71770.861 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/newB_V_3_reg_27437[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[2].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[2]_i_2
INFO: [Physopt 32-710] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7]_0[2]. Critical path length was reduced through logic transformation on cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.167 | TNS=-71770.701 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[4].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[4]_i_2
INFO: [Physopt 32-710] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7][4]. Critical path length was reduced through logic transformation on cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.086 | TNS=-71770.439 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[6].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[6]_i_2_comp
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.080 | TNS=-71770.315 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[5].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[5]_i_2_comp
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.078 | TNS=-71770.199 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/newB_V_1_reg_27773[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[3].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[3]_i_2
INFO: [Physopt 32-710] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7][3]. Critical path length was reduced through logic transformation on cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.066 | TNS=-71770.075 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/newB_V_3_reg_27437[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[1].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[1]_i_2
INFO: [Physopt 32-710] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7]_0[1]. Critical path length was reduced through logic transformation on cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.042 | TNS=-71769.879 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[2].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[2]_i_2_comp
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.010 | TNS=-71769.646 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[2].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[2]_i_2_comp
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.998 | TNS=-71769.573 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/newB_V_3_reg_27437[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[0].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[0]_i_2
INFO: [Physopt 32-710] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7]_0[0]. Critical path length was reduced through logic transformation on cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.996 | TNS=-71769.362 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/newB_V_3_reg_27437[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[6].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[6]_i_2
INFO: [Physopt 32-710] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7]_0[6]. Critical path length was reduced through logic transformation on cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.993 | TNS=-71769.100 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[3].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[3]_i_2_comp
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U22/mux_6_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U22/mux_5_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U22/mux_4_5[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.967 | TNS=-71769.027 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/newB_V_1_reg_27773[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[0].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[0]_i_2
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.963 | TNS=-71768.998 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[5].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[5]_i_2_comp
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_6_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_5_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.962 | TNS=-71768.911 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[6].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[6]_i_2_comp
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_6_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_5_1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.956 | TNS=-71768.911 |
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.953 | TNS=-71768.904 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[3].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[3]_i_2_comp
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.951 | TNS=-71768.802 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_6_2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_5_4[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_9[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.949 | TNS=-71768.802 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/newB_V_1_reg_27773[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[7].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[7]_i_3
INFO: [Physopt 32-710] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7][7]. Critical path length was reduced through logic transformation on cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[7]_i_2_comp.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.944 | TNS=-71768.460 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_5_5[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_11[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.942 | TNS=-71768.445 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[0].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[0]_i_2
INFO: [Physopt 32-710] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7][0]. Critical path length was reduced through logic transformation on cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.936 | TNS=-71768.191 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U22/mux_6_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U22/mux_5_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U22/mux_4_2[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.933 | TNS=-71767.849 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_2_9[6].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[6]_i_89
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_2_9[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/ap_sig_allocacmp_copy1_empty_data_V_9_2_load[6].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[6]_i_216
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/ap_sig_allocacmp_copy1_empty_data_V_9_2_load[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_29 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_29.  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/copy1_empty_data_V_0_0[6]_i_1
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/mux_4_3__1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/mux_3_7__2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/mux_2_14__2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_58_V/shared_memory_58_V_q0[6].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_58_V/copy1_empty_data_V_0_0[6]_i_39
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_58_V/shared_memory_58_V_q0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.931 | TNS=-71761.286 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_6_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_5_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_4[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.922 | TNS=-71761.264 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U22/mux_5_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U22/mux_4_6[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U22/mux_2_27[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U22/mux_1_54[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/ap_sig_allocacmp_copy2_empty_data_V_27_1_load[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_reg_27416_pp0_iter20_reg_reg[5]_26. Replicated 1 times.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_reg_27416_pp0_iter20_reg_reg[5]_26. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.910 | TNS=-71752.125 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[4].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[4]_i_2_comp
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.908 | TNS=-71752.118 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[1].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[1]_i_2_comp
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.902 | TNS=-71752.111 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[4].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[4]_i_2_comp
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_12_fu_19847_p258[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_6_1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_5_3[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_6[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.899 | TNS=-71752.096 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/shared_memory_59_V_q0[6].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/copy1_empty_data_V_0_0[6]_i_38
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/shared_memory_59_V_q0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.898 | TNS=-71741.102 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_5_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_7[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.892 | TNS=-71741.066 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U22/mux_6_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U22/mux_5_7[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U22/mux_4_14[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U22/mux_2_58[3].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[3]_i_40
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U22/mux_2_58[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[3]_i_115_n_0.  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[3]_i_115
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[3]_i_115_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.891 | TNS=-71741.029 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_6_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_5_1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_2[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_2_9[4].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[4]_i_89
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_2_9[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.888 | TNS=-71741.022 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_5_2[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_5[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_2_23[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_1_46[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/ap_sig_allocacmp_copy1_empty_data_V_23_1_load[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_19 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_19.  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/copy1_empty_data_V_16_0[4]_i_1
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.875 | TNS=-71733.950 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_5_1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_3[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.871 | TNS=-71733.928 |
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[1].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[1]_i_2_comp
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.866 | TNS=-71733.848 |
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_7[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.858 | TNS=-71733.826 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/newB_V_3_reg_27437[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[4].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[4]_i_2
INFO: [Physopt 32-710] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7]_0[4]. Critical path length was reduced through logic transformation on cell hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_3_reg_27437[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/tmp_14_fu_18049_p258[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.856 | TNS=-71733.652 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_6_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_5_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_2_9[3].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[3]_i_89
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_2_9[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.854 | TNS=-71733.652 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_2_9[4].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_1_reg_27773[4]_i_89
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_2_9[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.852 | TNS=-71733.608 |
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U22/mux_4_15[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.852 | TNS=-71733.557 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_5_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.852 | TNS=-71733.535 |
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.843 | TNS=-71733.491 |
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_6[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.843 | TNS=-71733.491 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_11[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_2_45[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_1_90[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/ap_sig_allocacmp_copy1_empty_data_V_45_0_load[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_13.  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/copy1_empty_data_V_32_0[6]_i_1
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.841 | TNS=-71729.439 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_2_17[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_1_35[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/ap_sig_allocacmp_copy1_empty_data_V_17_3_load[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_16 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_16.  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/copy1_empty_data_V_16_0[1]_i_1
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/mux_4_3__1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/mux_3_7__2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/mux_2_14__2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/shared_memory_59_V_q0[1].  Re-placed instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/copy1_empty_data_V_0_0[1]_i_38
INFO: [Physopt 32-735] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/shared_memory_59_V_q0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.832 | TNS=-71727.125 |
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/shared_memory_56_V_q0[1].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/copy1_empty_data_V_0_0[1]_i_41
INFO: [Physopt 32-572] Net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/shared_memory_56_V_q0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/shared_memory_56_V_q0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/gen_write[1].mem_reg_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/newB_V_1_reg_27773[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/ps7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_6_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_5_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_2_17[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_1_35[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/ap_sig_allocacmp_copy1_empty_data_V_17_3_load[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_16.  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/copy1_empty_data_V_16_0[1]_i_1
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/mux_4_3__1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/mux_3_7__2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/mux_2_14__2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/shared_memory_56_V_q0[1].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/copy1_empty_data_V_0_0[1]_i_41
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/shared_memory_56_V_q0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/gen_write[1].mem_reg_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.832 | TNS=-71727.125 |
Phase 3 Critical Path Optimization | Checksum: 203863b42

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 2516.094 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.832 | TNS=-71727.125 |
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/newB_V_1_reg_27773[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/ps7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_6_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_5_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_2_17[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_1_35[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/ap_sig_allocacmp_copy1_empty_data_V_17_3_load[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_16 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_16.  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/copy1_empty_data_V_16_0[1]_i_1
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/mux_4_3__1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/mux_3_7__2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/mux_2_14__2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/shared_memory_56_V_q0[1].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/copy1_empty_data_V_0_0[1]_i_41
INFO: [Physopt 32-572] Net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/shared_memory_56_V_q0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/shared_memory_56_V_q0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/gen_write[1].mem_reg_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/newB_V_1_reg_27773[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/ps7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_6_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_5_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_4_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_2_17[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/pixel_proc_mux_2569_32_1_1_U23/mux_1_35[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/ap_sig_allocacmp_copy1_empty_data_V_17_3_load[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_16.  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/copy1_empty_data_V_16_0[1]_i_1
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/trunc_ln321_1_reg_27386_pp0_iter20_reg_reg[5]_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/mux_4_3__1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/mux_3_7__2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_59_V/mux_2_14__2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/shared_memory_56_V_q0[1].  Did not re-place instance hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/copy1_empty_data_V_0_0[1]_i_41
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/shared_memory_56_V_q0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_51_V/newB_V_4_reg_27347_pp0_iter19_reg_reg[7][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_AXILiteS_s_axi_U/int_shared_memory_56_V/gen_write[1].mem_reg_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.832 | TNS=-71727.125 |
Phase 4 Critical Path Optimization | Checksum: 203863b42

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2516.094 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.461 . Memory (MB): peak = 2516.094 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.832 | TNS=-71727.125 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Path  |          0.572  |         44.842  |            1  |              0  |                    51  |           0  |           2  |  00:00:10  |
|  Total          |          0.572  |         44.842  |            1  |              0  |                    51  |           0  |           3  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2516.094 ; gain = 0.000
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Ending Physical Synthesis Task | Checksum: 197e181c2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 2516.094 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
459 Infos, 91 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:40 . Memory (MB): peak = 2516.094 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2516.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/impl_1/hsc_video_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 2516.094 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 571e9dc3 ConstDB: 0 ShapeSum: aa435741 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 130a82a2f

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 2605.613 ; gain = 41.309
Post Restoration Checksum: NetGraph: 46760b97 NumContArr: ea321e98 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 130a82a2f

Time (s): cpu = 00:01:27 ; elapsed = 00:00:55 . Memory (MB): peak = 2605.613 ; gain = 41.309

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 130a82a2f

Time (s): cpu = 00:01:27 ; elapsed = 00:00:56 . Memory (MB): peak = 2605.613 ; gain = 41.309

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 130a82a2f

Time (s): cpu = 00:01:27 ; elapsed = 00:00:56 . Memory (MB): peak = 2605.613 ; gain = 41.309
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 157bcb8a2

Time (s): cpu = 00:02:04 ; elapsed = 00:01:20 . Memory (MB): peak = 2664.859 ; gain = 100.555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.792 | TNS=-56332.159| WHS=-0.325 | THS=-381.365|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 175cde826

Time (s): cpu = 00:02:31 ; elapsed = 00:01:37 . Memory (MB): peak = 2970.508 ; gain = 406.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.792 | TNS=-54156.179| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 15a6d3275

Time (s): cpu = 00:02:32 ; elapsed = 00:01:38 . Memory (MB): peak = 2970.508 ; gain = 406.203
Phase 2 Router Initialization | Checksum: 1b0d68005

Time (s): cpu = 00:02:32 ; elapsed = 00:01:38 . Memory (MB): peak = 2970.508 ; gain = 406.203

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00207104 %
  Global Horizontal Routing Utilization  = 0.000422583 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 78361
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 78359
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2031abf12

Time (s): cpu = 00:03:13 ; elapsed = 00:02:01 . Memory (MB): peak = 2970.508 ; gain = 406.203

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15909
 Number of Nodes with overlaps = 2039
 Number of Nodes with overlaps = 400
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.819 | TNS=-111205.060| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16cbbf57d

Time (s): cpu = 00:05:35 ; elapsed = 00:03:32 . Memory (MB): peak = 2970.508 ; gain = 406.203

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2098
 Number of Nodes with overlaps = 1165
 Number of Nodes with overlaps = 441
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.475 | TNS=-111332.083| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ac62d3cd

Time (s): cpu = 00:06:49 ; elapsed = 00:04:25 . Memory (MB): peak = 2970.508 ; gain = 406.203

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1312
 Number of Nodes with overlaps = 543
 Number of Nodes with overlaps = 325
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.226 | TNS=-110346.758| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 16b6c113d

Time (s): cpu = 00:07:47 ; elapsed = 00:05:07 . Memory (MB): peak = 2970.508 ; gain = 406.203

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 557
Phase 4.4 Global Iteration 3 | Checksum: 1d2fb35a8

Time (s): cpu = 00:07:49 ; elapsed = 00:05:10 . Memory (MB): peak = 2970.508 ; gain = 406.203
Phase 4 Rip-up And Reroute | Checksum: 1d2fb35a8

Time (s): cpu = 00:07:49 ; elapsed = 00:05:10 . Memory (MB): peak = 2970.508 ; gain = 406.203

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2131306dd

Time (s): cpu = 00:07:57 ; elapsed = 00:05:15 . Memory (MB): peak = 2970.508 ; gain = 406.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.226 | TNS=-107268.941| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 187b3c4a0

Time (s): cpu = 00:07:59 ; elapsed = 00:05:16 . Memory (MB): peak = 2970.508 ; gain = 406.203

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 187b3c4a0

Time (s): cpu = 00:07:59 ; elapsed = 00:05:17 . Memory (MB): peak = 2970.508 ; gain = 406.203
Phase 5 Delay and Skew Optimization | Checksum: 187b3c4a0

Time (s): cpu = 00:07:59 ; elapsed = 00:05:17 . Memory (MB): peak = 2970.508 ; gain = 406.203

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a9cb222a

Time (s): cpu = 00:08:08 ; elapsed = 00:05:22 . Memory (MB): peak = 2970.508 ; gain = 406.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.226 | TNS=-104285.980| WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 201bd9406

Time (s): cpu = 00:08:08 ; elapsed = 00:05:22 . Memory (MB): peak = 2970.508 ; gain = 406.203
Phase 6 Post Hold Fix | Checksum: 201bd9406

Time (s): cpu = 00:08:09 ; elapsed = 00:05:23 . Memory (MB): peak = 2970.508 ; gain = 406.203

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 35.0194 %
  Global Horizontal Routing Utilization  = 38.1711 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 91.8919%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y52 -> INT_R_X19Y53
   INT_L_X20Y46 -> INT_R_X21Y47
   INT_L_X28Y44 -> INT_R_X29Y45
   INT_L_X30Y42 -> INT_R_X31Y43
   INT_L_X20Y28 -> INT_R_X21Y29
South Dir 4x4 Area, Max Cong = 88.1757%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y46 -> INT_R_X23Y49
East Dir 2x2 Area, Max Cong = 90.8088%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X14Y48 -> INT_R_X15Y49
   INT_L_X16Y48 -> INT_R_X17Y49
   INT_L_X14Y46 -> INT_R_X15Y47
   INT_L_X14Y44 -> INT_R_X15Y45
   INT_L_X36Y14 -> INT_R_X37Y15
West Dir 4x4 Area, Max Cong = 92.0037%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y46 -> INT_R_X23Y49
   INT_L_X20Y42 -> INT_R_X23Y45
   INT_L_X24Y42 -> INT_R_X27Y45
   INT_L_X52Y30 -> INT_R_X55Y33

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.833333 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.875 Sparse Ratio: 1.625
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.625 Sparse Ratio: 1.5

Phase 7 Route finalize | Checksum: 18022529e

Time (s): cpu = 00:08:09 ; elapsed = 00:05:23 . Memory (MB): peak = 2970.508 ; gain = 406.203

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18022529e

Time (s): cpu = 00:08:09 ; elapsed = 00:05:23 . Memory (MB): peak = 2970.508 ; gain = 406.203

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1990b1a64

Time (s): cpu = 00:08:16 ; elapsed = 00:05:31 . Memory (MB): peak = 2970.508 ; gain = 406.203

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.226 | TNS=-104285.980| WHS=0.017  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1990b1a64

Time (s): cpu = 00:08:16 ; elapsed = 00:05:31 . Memory (MB): peak = 2970.508 ; gain = 406.203
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:16 ; elapsed = 00:05:31 . Memory (MB): peak = 2970.508 ; gain = 406.203

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
479 Infos, 92 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:26 ; elapsed = 00:05:37 . Memory (MB): peak = 2970.508 ; gain = 454.414
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 2970.508 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/impl_1/hsc_video_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 2970.508 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file hsc_video_wrapper_drc_routed.rpt -pb hsc_video_wrapper_drc_routed.pb -rpx hsc_video_wrapper_drc_routed.rpx
Command: report_drc -file hsc_video_wrapper_drc_routed.rpt -pb hsc_video_wrapper_drc_routed.pb -rpx hsc_video_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/impl_1/hsc_video_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.508 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file hsc_video_wrapper_methodology_drc_routed.rpt -pb hsc_video_wrapper_methodology_drc_routed.pb -rpx hsc_video_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file hsc_video_wrapper_methodology_drc_routed.rpt -pb hsc_video_wrapper_methodology_drc_routed.pb -rpx hsc_video_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/PC/HSC/part2/overlay/hsc_video/hsc_video.runs/impl_1/hsc_video_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:07 ; elapsed = 00:00:43 . Memory (MB): peak = 3294.219 ; gain = 323.711
INFO: [runtcl-4] Executing : report_power -file hsc_video_wrapper_power_routed.rpt -pb hsc_video_wrapper_power_summary_routed.pb -rpx hsc_video_wrapper_power_routed.rpx
Command: report_power -file hsc_video_wrapper_power_routed.rpt -pb hsc_video_wrapper_power_summary_routed.pb -rpx hsc_video_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
491 Infos, 93 Warnings, 13 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3294.219 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file hsc_video_wrapper_route_status.rpt -pb hsc_video_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hsc_video_wrapper_timing_summary_routed.rpt -pb hsc_video_wrapper_timing_summary_routed.pb -rpx hsc_video_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file hsc_video_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file hsc_video_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hsc_video_wrapper_bus_skew_routed.rpt -pb hsc_video_wrapper_bus_skew_routed.pb -rpx hsc_video_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock hsc_video_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Memdata 28-208] The XPM instance: <hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <hsc_video_i/video/hdmi_out/frontend/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <hsc_video_i/video/hdmi_in/frontend/v_vid_in_axi4s_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block hsc_video_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the hsc_video_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <hsc_video_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <hsc_video_i/video/axi_vdma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <hsc_video_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <hsc_video_i/video/axi_vdma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <hsc_video_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <hsc_video_i/video/axi_vdma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force hsc_video_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_11_reg_1016_reg input hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_11_reg_1016_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_12_reg_1031_reg input hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_12_reg_1031_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_6_reg_1006_reg input hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_6_reg_1006_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_7_reg_1021_reg input hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_7_reg_1021_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_9_reg_1026_reg input hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_9_reg_1026_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_reg_1011_reg input hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_reg_1011_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_11_reg_1016_reg input hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_11_reg_1016_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_12_reg_1031_reg input hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_12_reg_1031_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_6_reg_1006_reg input hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_6_reg_1006_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_7_reg_1021_reg input hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_7_reg_1021_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_9_reg_1026_reg input hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_9_reg_1026_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_reg_1011_reg input hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_reg_1011_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U16/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg__2 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U16/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff2_reg__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U16/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U16/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U16/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product__4 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U16/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U15/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U15/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U15/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product__4 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U15/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__3 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff2_reg__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product__4 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U17/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U17/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U17/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product__4 output hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U17/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/tmp_product__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/r_V_12_reg_986_reg multiplier stage hsc_video_i/video/hdmi_in/color_convert/inst/r_V_12_reg_986_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/r_V_16_reg_996_reg multiplier stage hsc_video_i/video/hdmi_in/color_convert/inst/r_V_16_reg_996_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/r_V_19_reg_1001_reg multiplier stage hsc_video_i/video/hdmi_in/color_convert/inst/r_V_19_reg_1001_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_11_reg_1016_reg multiplier stage hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_11_reg_1016_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_6_reg_1006_reg multiplier stage hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_6_reg_1006_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_reg_1011_reg multiplier stage hsc_video_i/video/hdmi_in/color_convert/inst/ret_V_reg_1011_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/r_V_12_reg_986_reg multiplier stage hsc_video_i/video/hdmi_out/color_convert/inst/r_V_12_reg_986_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/r_V_16_reg_996_reg multiplier stage hsc_video_i/video/hdmi_out/color_convert/inst/r_V_16_reg_996_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/r_V_19_reg_1001_reg multiplier stage hsc_video_i/video/hdmi_out/color_convert/inst/r_V_19_reg_1001_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_11_reg_1016_reg multiplier stage hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_11_reg_1016_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_6_reg_1006_reg multiplier stage hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_6_reg_1006_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_reg_1011_reg multiplier stage hsc_video_i/video/hdmi_out/color_convert/inst/ret_V_reg_1011_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_62ns_8ns_69_6_1_U7/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_62ns_8ns_69_6_1_U7/pixel_proc_mul_62ns_8ns_69_6_1_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_62s_8ns_70_6_1_U10/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_62s_8ns_70_6_1_U10/pixel_proc_mul_62s_8ns_70_6_1_MulnS_3_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_63s_8ns_71_6_1_U13/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_63s_8ns_71_6_1_U13/pixel_proc_mul_63s_8ns_71_6_1_MulnS_5_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64ns_8ns_71_6_1_U8/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_1_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64ns_8ns_71_6_1_U8/pixel_proc_mul_64ns_8ns_71_6_1_MulnS_1_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_8ns_72_6_1_U11/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_8ns_72_6_1_U11/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_8ns_72_6_1_U12/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_8ns_72_6_1_U12/pixel_proc_mul_64s_8ns_72_6_1_MulnS_4_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U16/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U16/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U16/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg__4 multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_64s_96s_159_6_1_U16/pixel_proc_mul_64s_96s_159_6_1_MulnS_8_U/buff0_reg__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65ns_8ns_72_6_1_U9/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_2_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65ns_8ns_72_6_1_U9/pixel_proc_mul_65ns_8ns_72_6_1_MulnS_2_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U15/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U15/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U15/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg__4 multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_65s_96s_160_6_1_U15/pixel_proc_mul_65s_96s_160_6_1_MulnS_7_U/buff0_reg__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U14/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U17/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg multiplier stage hsc_video_i/video/hdmi_out/pixel_proc/inst/pixel_proc_mul_66ns_96s_161_6_1_U17/pixel_proc_mul_66ns_96s_161_6_1_MulnS_6_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], hsc_video_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 21 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (hsc_video_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 48 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hsc_video_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
517 Infos, 142 Warnings, 16 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 3410.141 ; gain = 115.922
INFO: [Common 17-206] Exiting Vivado at Sat Dec 28 18:00:33 2024...
[Sat Dec 28 18:00:38 2024] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:51 ; elapsed = 00:39:54 . Memory (MB): peak = 1012.070 ; gain = 0.000
ERROR: hsc_video bitstream generation does not meet timing.
INFO: [Common 17-206] Exiting Vivado at Sat Dec 28 18:00:39 2024...
