// Seed: 3342698732
module module_0 (
    id_1
);
  output wire id_1;
  always $display(id_2);
  assign module_1.type_0 = 0;
endmodule
program module_1 (
    output wire id_0,
    output wire id_1,
    output logic id_2,
    output tri id_3,
    input tri id_4,
    output supply1 id_5,
    input logic id_6,
    input tri1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input tri id_10,
    input wand id_11,
    input supply0 id_12,
    input wand id_13,
    input wor id_14,
    output logic id_15,
    input supply0 id_16
);
  always_latch id_15 <= id_6;
  assign id_2 = id_6;
  uwire id_18;
  wire  id_19;
  wire  id_20;
  assign id_18 = id_13;
  uwire id_21 = -1'h0;
  assign id_0 = 1;
  module_0 modCall_1 (id_21);
  assign id_1 = -1'h0;
  wire id_22;
endmodule
