// Seed: 42776518
module module_0;
  wire id_1;
  assign module_1.id_11 = 0;
  wire  id_2 = id_1;
  logic id_3;
endmodule
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output uwire id_2,
    output uwire id_3,
    input wire id_4,
    input wand id_5,
    input supply1 id_6,
    input tri id_7,
    input uwire id_8,
    input tri0 id_9,
    output logic id_10,
    output logic id_11,
    input wire id_12,
    input tri1 id_13,
    output uwire id_14
);
  assign module_1 = -1;
  module_0 modCall_1 ();
  always @(negedge id_5 or posedge -1) begin : LABEL_0
    id_11 = {-1, {id_1 == {1, -1 == id_4} {id_0}} & -1, 1, -1};
    id_10 <= id_12;
  end
endmodule
