
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'duazel' on host 'duazel-portable' (Linux_x86_64 version 4.15.0-33-generic) on Fri Aug 31 20:38:36 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper'
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj'.
INFO: [HLS 200-10] Adding design file 'jacobi-1d-imper.cpp' to the project
INFO: [HLS 200-10] Adding design file 'jacobi-1d-imper.h' to the project
INFO: [HLS 200-10] Adding design file 'polybench.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'jacobi-1d-imper.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 834 ; free virtual = 9126
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 835 ; free virtual = 9127
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.609 ; gain = 128.000 ; free physical = 813 ; free virtual = 9110
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 501.074 ; gain = 128.465 ; free physical = 803 ; free virtual = 9100
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 501.074 ; gain = 128.465 ; free physical = 771 ; free virtual = 9071
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 501.074 ; gain = 128.465 ; free physical = 766 ; free virtual = 9066
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_jacobi_1d_imper' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_jacobi_1d_imper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (3.17ns) of 'ddiv' operation ('tmp_7', jacobi-1d-imper.cpp:237) exceeds the target cycle time (target cycle time: 2.5ns, clock uncertainty: 0.312ns, effective cycle time: 2.19ns).
WARNING: [SCHED 204-21] Estimated clock period (3.171ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'ddiv' operation ('tmp_7', jacobi-1d-imper.cpp:237) (3.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.19 seconds; current allocated memory: 96.552 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 97.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_jacobi_1d_imper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_1d_imper/tsteps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_1d_imper/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_1d_imper/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_1d_imper/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_jacobi_1d_imper' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_jacobi_1d_imper_dadd_64ns_64ns_64_14_no_dsp_1' to 'kernel_jacobi_1d_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_jacobi_1d_imper_ddiv_64ns_64ns_64_59_1' to 'kernel_jacobi_1d_cud' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_1d_imper/tsteps' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_1d_imper/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'kernel_jacobi_1d_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_jacobi_1d_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_jacobi_1d_imper'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 98.203 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 501.074 ; gain = 128.465 ; free physical = 1029 ; free virtual = 9332
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_jacobi_1d_imper.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_jacobi_1d_imper.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_jacobi_1d_imper.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 20:39:08 2018...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64'...
[Fri Aug 31 20:39:21 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/synth_1/runme.log
[Fri Aug 31 20:39:21 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log kernel_jacobi_1d_imper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_jacobi_1d_imper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_jacobi_1d_imper.tcl -notrace
Command: synth_design -top kernel_jacobi_1d_imper -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17502 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.805 ; gain = 82.895 ; free physical = 129 ; free virtual = 8488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_jacobi_1d_imper' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:173]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:176]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:181]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:185]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:193]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:196]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:203]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:205]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:209]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:213]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:223]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:227]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:231]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:239]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:241]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:243]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_jacobi_1d_bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_bkb.vhd:11' bound to instance 'kernel_jacobi_1d_bkb_U1' of component 'kernel_jacobi_1d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:283]
INFO: [Synth 8-638] synthesizing module 'kernel_jacobi_1d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_bkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64/synth/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64.vhd:59' bound to instance 'kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u' of component 'kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_bkb.vhd:59]
INFO: [Synth 8-638] synthesizing module 'kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64/synth/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 12 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64/synth/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64' (26#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64/synth/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kernel_jacobi_1d_bkb' (27#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_bkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 59 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_jacobi_1d_cud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_cud.vhd:11' bound to instance 'kernel_jacobi_1d_cud_U2' of component 'kernel_jacobi_1d_cud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:298]
INFO: [Synth 8-638] synthesizing module 'kernel_jacobi_1d_cud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_cud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 59 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64/synth/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64.vhd:59' bound to instance 'kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u' of component 'kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_cud.vhd:59]
INFO: [Synth 8-638] synthesizing module 'kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64/synth/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 57 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64/synth/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64' (33#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64/synth/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kernel_jacobi_1d_cud' (34#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_cud.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'kernel_jacobi_1d_imper' (35#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.vhd:38]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port B[10]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized136 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized136 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized136 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized132 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized132 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized132 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized132 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized132 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized134 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized134 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized134 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized130 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized130 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized130 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized130 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized130 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized128 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized128 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized128 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized124 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized124 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized124 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized122 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized122 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized122 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized120 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized120 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized120 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized118 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized118 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized118 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized116 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized116 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized116 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1413.430 ; gain = 203.520 ; free physical = 235 ; free virtual = 8459
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1413.430 ; gain = 203.520 ; free physical = 246 ; free virtual = 8470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1413.430 ; gain = 203.520 ; free physical = 246 ; free virtual = 8470
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.xdc]
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  FDE => FDRE: 34 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1772.875 ; gain = 6.000 ; free physical = 127 ; free virtual = 8158
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1772.875 ; gain = 562.965 ; free physical = 262 ; free virtual = 8297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1772.875 ; gain = 562.965 ; free physical = 262 ; free virtual = 8297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1772.875 ; gain = 562.965 ; free physical = 264 ; free virtual = 8299
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_153_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_165_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_196_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 1772.875 ; gain = 562.965 ; free physical = 244 ; free virtual = 8286
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized8) to 'kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized14) to 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized14) to 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized8) to 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'kernel_jacobi_1d_cud_U2/ce_r_reg' into 'kernel_jacobi_1d_bkb_U1/ce_r_reg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_cud.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element kernel_jacobi_1d_cud_U2/ce_r_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_cud.vhd:73]
INFO: [Synth 8-5546] ROM "exitcond_fu_196_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_153_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_165_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[0]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[1]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[2]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[3]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[4]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[5]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[6]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[7]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[8]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[9]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[10]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[11]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[12]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[13]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[14]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[15]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[16]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[17]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[18]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[19]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[20]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[21]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[22]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[23]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[24]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[25]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[26]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[27]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[28]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[29]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[30]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[31]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[32]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[32]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[33]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[33]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[34]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[34]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[35]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[36]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[36]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[37]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[38]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[38]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[39]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[39]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[40]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[40]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[41]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[41]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[42]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[42]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[43]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[43]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[44]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[44]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[45]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[46]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[47]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[47]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[48]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[48]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[49]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[50]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[52]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[51]' (FD) to 'kernel_jacobi_1d_bkb_U1/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[52]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[53]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[54]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[55]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[55]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[56]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[56]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[57]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[57]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[58]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[58]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[59]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[60]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[61]' (FD) to 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/din1_buf1_reg[62]' (FD) to 'kernel_jacobi_1d_bkb_U1/ce_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_1d_cud_U2/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_jacobi_1d_bkb_U1/ce_r_reg )
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/ce_r_reg) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[63]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[62]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[61]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[60]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[59]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[58]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[57]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[56]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[55]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[54]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[53]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[52]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[51]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[50]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[49]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[48]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[47]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[46]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[45]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[44]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[43]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[42]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[41]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[40]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[39]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[38]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[37]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[36]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[35]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[34]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[33]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[32]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[31]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[30]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[29]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[28]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[27]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[26]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[25]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[24]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[23]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[22]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[21]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[20]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[19]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[18]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[17]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[16]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[15]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[14]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[13]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[12]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[11]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[10]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[9]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[8]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[7]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[6]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[5]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[4]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[3]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[2]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[1]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U1/dout_r_reg[0]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/din1_buf1_reg[63]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[63]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[62]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[61]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[60]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[59]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[58]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[57]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[56]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[55]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[54]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[53]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[52]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[51]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[50]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[49]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[48]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[47]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[46]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[45]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[44]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[43]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[42]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[41]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[40]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[39]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[38]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[37]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[36]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[35]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[34]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[33]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[32]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[31]) is unused and will be removed from module kernel_jacobi_1d_imper.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U2/dout_r_reg[30]) is unused and will be removed from module kernel_jacobi_1d_imper.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[55]' (FDE) to 'kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[54]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_1d_bkb_U1/kernel_jacobi_1d_imper_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1772.875 ; gain = 562.965 ; free physical = 209 ; free virtual = 8262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 1772.875 ; gain = 562.965 ; free physical = 126 ; free virtual = 8138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 1772.875 ; gain = 562.965 ; free physical = 123 ; free virtual = 8121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/NORMALIZE_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:12 . Memory (MB): peak = 1772.875 ; gain = 562.965 ; free physical = 144 ; free virtual = 8122
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:14 . Memory (MB): peak = 1772.875 ; gain = 562.965 ; free physical = 144 ; free virtual = 8122
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:14 . Memory (MB): peak = 1772.875 ; gain = 562.965 ; free physical = 144 ; free virtual = 8122
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1772.875 ; gain = 562.965 ; free physical = 135 ; free virtual = 8112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1772.875 ; gain = 562.965 ; free physical = 135 ; free virtual = 8112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1772.875 ; gain = 562.965 ; free physical = 134 ; free virtual = 8110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1772.875 ; gain = 562.965 ; free physical = 134 ; free virtual = 8110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    32|
|2     |LUT1    |    27|
|3     |LUT2    |   390|
|4     |LUT3    |  3057|
|5     |LUT4    |   143|
|6     |LUT5    |   131|
|7     |LUT6    |   383|
|8     |MUXCY   |  3198|
|9     |MUXF7   |    10|
|10    |MUXF8   |     5|
|11    |SRL16E  |    61|
|12    |SRLC32E |    92|
|13    |XORCY   |  3156|
|14    |FDE     |    34|
|15    |FDRE    |  7803|
|16    |FDSE    |     3|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1772.875 ; gain = 562.965 ; free physical = 134 ; free virtual = 8110
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 401 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 1772.875 ; gain = 203.520 ; free physical = 189 ; free virtual = 8165
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:16 . Memory (MB): peak = 1772.883 ; gain = 562.965 ; free physical = 190 ; free virtual = 8165
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6435 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 881 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 847 instances
  FDE => FDRE: 34 instances

INFO: [Common 17-83] Releasing license: Synthesis
210 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:23 . Memory (MB): peak = 1777.875 ; gain = 579.523 ; free physical = 196 ; free virtual = 8155
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/synth_1/kernel_jacobi_1d_imper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1801.887 ; gain = 24.012 ; free physical = 206 ; free virtual = 8169
INFO: [runtcl-4] Executing : report_utilization -file kernel_jacobi_1d_imper_utilization_synth.rpt -pb kernel_jacobi_1d_imper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1801.887 ; gain = 0.000 ; free physical = 206 ; free virtual = 8168
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 20:41:00 2018...
[Fri Aug 31 20:41:00 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:15 ; elapsed = 00:01:39 . Memory (MB): peak = 1281.875 ; gain = 0.000 ; free physical = 888 ; free virtual = 8841
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 895 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/kernel_jacobi_1d_imper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1614.219 ; gain = 332.344 ; free physical = 554 ; free virtual = 8515
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1614.219 ; gain = 0.000 ; free physical = 548 ; free virtual = 8509
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2146.801 ; gain = 532.582 ; free physical = 148 ; free virtual = 8111
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Aug 31 20:41:57 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.191 ; gain = 52.391 ; free physical = 130 ; free virtual = 8093
[Fri Aug 31 20:41:57 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log kernel_jacobi_1d_imper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source kernel_jacobi_1d_imper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_jacobi_1d_imper.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1183.340 ; gain = 0.000 ; free physical = 155 ; free virtual = 7939
INFO: [Netlist 29-17] Analyzing 895 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 2035.957 ; gain = 852.617 ; free physical = 154 ; free virtual = 7132
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2068.973 ; gain = 33.016 ; free physical = 145 ; free virtual = 7125

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 13f8ba6fa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 145 ; free virtual = 7126

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19282a121

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 215 ; free virtual = 7197
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 117970579

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 212 ; free virtual = 7194
INFO: [Opt 31-389] Phase Constant propagation created 2650 cells and removed 5593 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1cdf7b9fe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 201 ; free virtual = 7192
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 85 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1cdf7b9fe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 201 ; free virtual = 7191
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 71467973

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 200 ; free virtual = 7191
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 71467973

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 200 ; free virtual = 7190
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 200 ; free virtual = 7190
Ending Logic Optimization Task | Checksum: 71467973

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 201 ; free virtual = 7192

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 71467973

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 200 ; free virtual = 7191

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 71467973

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.973 ; gain = 0.000 ; free physical = 200 ; free virtual = 7191
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2068.973 ; gain = 33.016 ; free physical = 200 ; free virtual = 7191
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2092.984 ; gain = 24.012 ; free physical = 174 ; free virtual = 7179
INFO: [runtcl-4] Executing : report_drc -file kernel_jacobi_1d_imper_drc_opted.rpt -pb kernel_jacobi_1d_imper_drc_opted.pb -rpx kernel_jacobi_1d_imper_drc_opted.rpx
Command: report_drc -file kernel_jacobi_1d_imper_drc_opted.rpt -pb kernel_jacobi_1d_imper_drc_opted.pb -rpx kernel_jacobi_1d_imper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2100.988 ; gain = 0.000 ; free physical = 158 ; free virtual = 7155
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6cfb86ed

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2100.988 ; gain = 0.000 ; free physical = 158 ; free virtual = 7155
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2100.988 ; gain = 0.000 ; free physical = 158 ; free virtual = 7155

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4d05794f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2100.988 ; gain = 0.000 ; free physical = 143 ; free virtual = 7146

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cb57763d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2100.988 ; gain = 0.000 ; free physical = 147 ; free virtual = 7136

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cb57763d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2100.988 ; gain = 0.000 ; free physical = 147 ; free virtual = 7136
Phase 1 Placer Initialization | Checksum: cb57763d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2100.988 ; gain = 0.000 ; free physical = 147 ; free virtual = 7136

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14bc0351c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 136 ; free virtual = 7130

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2128.012 ; gain = 0.000 ; free physical = 144 ; free virtual = 7119

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: fce7bfc9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 144 ; free virtual = 7119
Phase 2 Global Placement | Checksum: afcd0273

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 142 ; free virtual = 7118

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: afcd0273

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 142 ; free virtual = 7118

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13914ac7a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 136 ; free virtual = 7114

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b931b4ce

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 136 ; free virtual = 7114

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 65bf0efc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 137 ; free virtual = 7114

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 65bf0efc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 137 ; free virtual = 7114

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13b353798

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 137 ; free virtual = 7113

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 135bcdf2b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 132 ; free virtual = 7109

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 159045f75

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 132 ; free virtual = 7110

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1b961f62d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 133 ; free virtual = 7110

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1c11815fb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 132 ; free virtual = 7109
Phase 3 Detail Placement | Checksum: 1c11815fb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2128.012 ; gain = 27.023 ; free physical = 132 ; free virtual = 7109

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12d9fee52

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12d9fee52

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 137 ; free virtual = 7110
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.462. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 63463391

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 127 ; free virtual = 7109
Phase 4.1 Post Commit Optimization | Checksum: 63463391

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 127 ; free virtual = 7109

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 63463391

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 128 ; free virtual = 7110

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 63463391

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 128 ; free virtual = 7110

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 81bd24b3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 128 ; free virtual = 7110
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 81bd24b3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 128 ; free virtual = 7110
Ending Placer Task | Checksum: 52f5789e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 148 ; free virtual = 7131
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2145.000 ; gain = 44.012 ; free physical = 148 ; free virtual = 7131
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2146.961 ; gain = 1.961 ; free physical = 129 ; free virtual = 7125
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.961 ; gain = 1.961 ; free physical = 161 ; free virtual = 7126
INFO: [runtcl-4] Executing : report_io -file kernel_jacobi_1d_imper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2146.961 ; gain = 0.000 ; free physical = 149 ; free virtual = 7114
INFO: [runtcl-4] Executing : report_utilization -file kernel_jacobi_1d_imper_utilization_placed.rpt -pb kernel_jacobi_1d_imper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2146.961 ; gain = 0.000 ; free physical = 158 ; free virtual = 7126
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kernel_jacobi_1d_imper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2146.961 ; gain = 0.000 ; free physical = 158 ; free virtual = 7127
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2146.961 ; gain = 0.000 ; free physical = 162 ; free virtual = 7128

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.462 | TNS=-4.868 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a6f15bb7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.961 ; gain = 0.000 ; free physical = 156 ; free virtual = 7131
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.462 | TNS=-4.868 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 19 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]. Replicated 1 times.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[32].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 2. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]. Replicated 2 times.
INFO: [Physopt 32-76] Pass 3. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 3 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 3 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.457 | TNS=-5.718 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 150 ; free virtual = 7117
Phase 2 Fanout Optimization | Checksum: 24dd4783e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 139 ; free virtual = 7117

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 13 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[9].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1__52
INFO: [Physopt 32-663] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[54].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53].  Re-placed instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[54].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[5].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__52
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[4].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__52
INFO: [Physopt 32-663] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]_repN.  Re-placed instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]_replica
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]_repN.  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]_replica
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[5].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__51
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[6].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__51
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[7].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1__51
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[4].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__51
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[2].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__52
INFO: [Physopt 32-662] Processed net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[3].  Did not re-place instance kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__52
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.404 | TNS=-9.108 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 7114
Phase 3 Placement Based Optimization | Checksum: 248499b13

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 130 ; free virtual = 7114

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net ap_ready_INST_0_i_1_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 128 ; free virtual = 7112
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 128 ; free virtual = 7112
Phase 4 Rewire | Checksum: 1e12aaa95

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 128 ; free virtual = 7112

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 7 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_jacobi_1d_cud_U2/kernel_jacobi_1d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net i_reg_1090. Replicated 1 times.
INFO: [Physopt 32-571] Net ap_ready_INST_0_i_1_n_2 was not replicated.
INFO: [Physopt 32-571] Net t_reg_98_reg_n_2_[4] was not replicated.
INFO: [Physopt 32-571] Net t_reg_98_reg_n_2_[5] was not replicated.
INFO: [Physopt 32-571] Net t_reg_98_reg_n_2_[1] was not replicated.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.404 | TNS=-7.678 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 128 ; free virtual = 7112
Phase 5 Critical Cell Optimization | Checksum: 1e4a60722

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 128 ; free virtual = 7112

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1e4a60722

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 128 ; free virtual = 7112

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1e4a60722

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 128 ; free virtual = 7112

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1e4a60722

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 128 ; free virtual = 7112

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1e4a60722

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 126 ; free virtual = 7110

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 2 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 2 nets.  Swapped 18 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 18 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.310 | TNS=-4.052 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 125 ; free virtual = 7110
Phase 10 Critical Pin Optimization | Checksum: 1e4a60722

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 125 ; free virtual = 7110

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1e4a60722

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 150 ; free virtual = 7135

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1e4a60722

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 150 ; free virtual = 7135
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 150 ; free virtual = 7135
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.310 | TNS=-4.052 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.005  |         -0.850  |            4  |              0  |                     3  |           0  |           1  |  00:00:04  |
|  Placement Based    |          0.053  |         -3.390  |            0  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          1.429  |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.094  |          3.626  |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.152  |          0.816  |            5  |              0  |                     8  |           0  |          11  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 20ab38df5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 150 ; free virtual = 7135
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2170.973 ; gain = 24.012 ; free physical = 157 ; free virtual = 7142
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 140 ; free virtual = 7138
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2170.973 ; gain = 0.000 ; free physical = 135 ; free virtual = 7135
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 8fb09fd9 ConstDB: 0 ShapeSum: c9007ef0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "A_q1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: cc36f129

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2320.633 ; gain = 149.660 ; free physical = 139 ; free virtual = 6864
Post Restoration Checksum: NetGraph: 4ac9251a NumContArr: 816dcc0f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cc36f129

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2320.633 ; gain = 149.660 ; free physical = 126 ; free virtual = 6865

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cc36f129

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2335.633 ; gain = 164.660 ; free physical = 127 ; free virtual = 6848

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cc36f129

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2335.633 ; gain = 164.660 ; free physical = 125 ; free virtual = 6848
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 241514554

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2346.453 ; gain = 175.480 ; free physical = 132 ; free virtual = 6844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.230 | TNS=-2.491 | WHS=0.051  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 231b85698

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2346.453 ; gain = 175.480 ; free physical = 124 ; free virtual = 6840

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19114fba5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2346.453 ; gain = 175.480 ; free physical = 124 ; free virtual = 6835

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.429 | TNS=-2.703 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1619f74b1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2346.453 ; gain = 175.480 ; free physical = 148 ; free virtual = 6832

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.438 | TNS=-2.530 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1aea86e8f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2346.453 ; gain = 175.480 ; free physical = 148 ; free virtual = 6832
Phase 4 Rip-up And Reroute | Checksum: 1aea86e8f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2346.453 ; gain = 175.480 ; free physical = 148 ; free virtual = 6832

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1aea86e8f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 2346.453 ; gain = 175.480 ; free physical = 148 ; free virtual = 6832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.429 | TNS=-2.703 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 687a406d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 144 ; free virtual = 6827

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 687a406d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 144 ; free virtual = 6827
Phase 5 Delay and Skew Optimization | Checksum: 687a406d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 144 ; free virtual = 6827

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d6faf177

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 143 ; free virtual = 6827
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.429 | TNS=-2.558 | WHS=0.066  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d6faf177

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 143 ; free virtual = 6827
Phase 6 Post Hold Fix | Checksum: d6faf177

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 143 ; free virtual = 6827

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.614571 %
  Global Horizontal Routing Utilization  = 0.600341 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 7061830a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 143 ; free virtual = 6827

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7061830a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 142 ; free virtual = 6827

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12942932c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 128 ; free virtual = 6827

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.429 | TNS=-2.558 | WHS=0.066  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 12942932c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 128 ; free virtual = 6828
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 149 ; free virtual = 6855

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 2350.453 ; gain = 179.480 ; free physical = 135 ; free virtual = 6855
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2350.453 ; gain = 0.000 ; free physical = 142 ; free virtual = 6807
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2350.453 ; gain = 0.000 ; free physical = 151 ; free virtual = 6816
INFO: [runtcl-4] Executing : report_drc -file kernel_jacobi_1d_imper_drc_routed.rpt -pb kernel_jacobi_1d_imper_drc_routed.pb -rpx kernel_jacobi_1d_imper_drc_routed.rpx
Command: report_drc -file kernel_jacobi_1d_imper_drc_routed.rpt -pb kernel_jacobi_1d_imper_drc_routed.pb -rpx kernel_jacobi_1d_imper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file kernel_jacobi_1d_imper_methodology_drc_routed.rpt -pb kernel_jacobi_1d_imper_methodology_drc_routed.pb -rpx kernel_jacobi_1d_imper_methodology_drc_routed.rpx
Command: report_methodology -file kernel_jacobi_1d_imper_methodology_drc_routed.rpt -pb kernel_jacobi_1d_imper_methodology_drc_routed.pb -rpx kernel_jacobi_1d_imper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file kernel_jacobi_1d_imper_power_routed.rpt -pb kernel_jacobi_1d_imper_power_summary_routed.pb -rpx kernel_jacobi_1d_imper_power_routed.rpx
Command: report_power -file kernel_jacobi_1d_imper_power_routed.rpt -pb kernel_jacobi_1d_imper_power_summary_routed.pb -rpx kernel_jacobi_1d_imper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
162 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file kernel_jacobi_1d_imper_route_status.rpt -pb kernel_jacobi_1d_imper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file kernel_jacobi_1d_imper_timing_summary_routed.rpt -pb kernel_jacobi_1d_imper_timing_summary_routed.pb -rpx kernel_jacobi_1d_imper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file kernel_jacobi_1d_imper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file kernel_jacobi_1d_imper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file kernel_jacobi_1d_imper_bus_skew_routed.rpt -pb kernel_jacobi_1d_imper_bus_skew_routed.pb -rpx kernel_jacobi_1d_imper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 20:44:50 2018...
[Fri Aug 31 20:44:56 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.84 ; elapsed = 00:02:59 . Memory (MB): peak = 2203.191 ; gain = 4.000 ; free physical = 1224 ; free virtual = 7970
INFO: [Netlist 29-17] Analyzing 895 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2369.520 ; gain = 0.000 ; free physical = 1039 ; free virtual = 7807
Restored from archive | CPU: 0.360000 secs | Memory: 7.736671 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2369.520 ; gain = 0.000 ; free physical = 1039 ; free virtual = 7807
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  SRLC32E => SRL16E: 16 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2444.547 ; gain = 65.027 ; free physical = 1031 ; free virtual = 7793


Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            classic
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 20:45:02 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         1247
LUT:           4053
FF:            4958
DSP:              0
BRAM:             0
SRL:            133
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    3.011
CP achieved post-implementation:    2.928
Timing not met
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 20:45:02 2018...
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj'.
INFO: [HLS 200-10] Adding design file 'jacobi-1d-imper.cpp' to the project
INFO: [HLS 200-10] Adding design file 'jacobi-1d-imper.h' to the project
INFO: [HLS 200-10] Adding design file 'polybench.h' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'jacobi-1d-imper.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:52 ; elapsed = 00:06:42 . Memory (MB): peak = 501.074 ; gain = 128.465 ; free physical = 1967 ; free virtual = 8927
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:52 ; elapsed = 00:06:42 . Memory (MB): peak = 501.074 ; gain = 128.465 ; free physical = 1967 ; free virtual = 8927
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:53 ; elapsed = 00:06:43 . Memory (MB): peak = 501.074 ; gain = 128.465 ; free physical = 1962 ; free virtual = 8925
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div3' (jacobi-1d-imper.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div3' into 'operator_double_div3' (jacobi-1d-imper.cpp:193) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div3' (jacobi-1d-imper.cpp:198) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:54 ; elapsed = 00:06:43 . Memory (MB): peak = 501.074 ; gain = 128.465 ; free physical = 1954 ; free virtual = 8915
INFO: [XFORM 203-602] Inlining function 'int_55_div3' into 'operator_int_55_div3' (jacobi-1d-imper.cpp:127) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div3' (jacobi-1d-imper.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div3' into 'operator_double_div3' (jacobi-1d-imper.cpp:193) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div3' (jacobi-1d-imper.cpp:198) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (jacobi-1d-imper.cpp:152:36) to (jacobi-1d-imper.cpp:199:3) in function 'operator_double_div3'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'operator_double_div3' into 'kernel_jacobi_1d_imper_optimized' (jacobi-1d-imper.cpp:258) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:54 ; elapsed = 00:06:43 . Memory (MB): peak = 565.113 ; gain = 192.504 ; free physical = 1919 ; free virtual = 8882
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:54 ; elapsed = 00:06:44 . Memory (MB): peak = 565.113 ; gain = 192.504 ; free physical = 1907 ; free virtual = 8871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_jacobi_1d_imper_optimized' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 387.01 seconds; current allocated memory: 153.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 153.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_jacobi_1d_imper_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', jacobi-1d-imper.cpp:189->jacobi-1d-imper.cpp:258) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 154.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 154.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div3_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 155.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_jacobi_1d_imper_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_1d_imper_optimized/tsteps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_1d_imper_optimized/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_1d_imper_optimized/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_jacobi_1d_imper_optimized/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_jacobi_1d_imper_optimized' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_jacobi_1d_imper_optimized_dadd_64ns_64ns_64_14_no_dsp_1' to 'kernel_jacobi_1d_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_jacobi_1d_imper_optimized_lshr_52ns_11ns_52_7_1' to 'kernel_jacobi_1d_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_jacobi_1d_imper_optimized_shl_55ns_11ns_55_7_1' to 'kernel_jacobi_1d_dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_1d_imper_optimized/tsteps' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_jacobi_1d_imper_optimized/n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'kernel_jacobi_1d_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_jacobi_1d_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_jacobi_1d_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_jacobi_1d_imper_optimized'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 157.128 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q3_rom' using distributed ROMs.
INFO: [RTMG 210-286] Generating pipelined shifter : 'kernel_jacobi_1d_cud'
INFO: [RTMG 210-286] Generating pipelined shifter : 'kernel_jacobi_1d_dEe'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:56 ; elapsed = 00:06:46 . Memory (MB): peak = 565.113 ; gain = 192.504 ; free physical = 1871 ; free virtual = 8860
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_jacobi_1d_imper_optimized.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_jacobi_1d_imper_optimized.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_jacobi_1d_imper_optimized.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 20:45:37 2018...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64'...
[Fri Aug 31 20:45:49 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.runs/synth_1/runme.log
[Fri Aug 31 20:45:49 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log kernel_jacobi_1d_imper_optimized.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_jacobi_1d_imper_optimized.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_jacobi_1d_imper_optimized.tcl -notrace
Command: synth_design -top kernel_jacobi_1d_imper_optimized -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28819 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.812 ; gain = 82.895 ; free physical = 1037 ; free virtual = 8350
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_jacobi_1d_imper_optimized' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:207]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:210]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:212]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:216]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:224]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:226]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:228]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:232]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:234]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:236]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:238]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:240]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:242]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:244]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:246]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:250]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:254]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:257]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:266]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:269]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:289]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:299]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:308]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:326]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:344]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:348]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:354]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:361]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:365]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:368]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:370]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:372]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:374]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:376]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:378]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:380]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:382]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:392]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:396]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:398]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:400]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:404]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:406]
INFO: [Synth 8-3491] module 'lut_div3_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk.vhd:12' bound to instance 'grp_lut_div3_chunk_fu_234' of component 'lut_div3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:503]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk.vhd:63]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_r0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_r0.vhd:75' bound to instance 'r0_U' of component 'lut_div3_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk.vhd:157]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_r0.vhd:88]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_r0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_r0.vhd:12' bound to instance 'lut_div3_chunk_r0_rom_U' of component 'lut_div3_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_r0.vhd:100]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_r0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_r0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_r0_rom' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_r0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_r0' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_r0.vhd:88]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_r1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_r1.vhd:75' bound to instance 'r1_U' of component 'lut_div3_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk.vhd:169]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_r1.vhd:88]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_r1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_r1.vhd:12' bound to instance 'lut_div3_chunk_r1_rom_U' of component 'lut_div3_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_r1.vhd:100]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_r1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_r1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_r1_rom' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_r1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_r1' (4#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_r1.vhd:88]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_q0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q0.vhd:72' bound to instance 'q0_U' of component 'lut_div3_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk.vhd:181]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q0.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_q0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q0.vhd:12' bound to instance 'lut_div3_chunk_q0_rom_U' of component 'lut_div3_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_q0_rom' (5#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_q0' (6#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q0.vhd:85]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_q1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q1.vhd:70' bound to instance 'q1_U' of component 'lut_div3_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk.vhd:193]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q1.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_q1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q1.vhd:12' bound to instance 'lut_div3_chunk_q1_rom_U' of component 'lut_div3_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q1.vhd:95]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_q1_rom' (7#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_q1' (8#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q1.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_q2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q2.vhd:69' bound to instance 'q2_U' of component 'lut_div3_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk.vhd:205]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q2.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_q2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q2.vhd:12' bound to instance 'lut_div3_chunk_q2_rom_U' of component 'lut_div3_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q2.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_q2_rom' (9#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_q2' (10#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q2.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_q3' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q3.vhd:69' bound to instance 'q3_U' of component 'lut_div3_chunk_q3' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk.vhd:217]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_q3' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q3.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div3_chunk_q3_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q3.vhd:12' bound to instance 'lut_div3_chunk_q3_rom_U' of component 'lut_div3_chunk_q3_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q3.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div3_chunk_q3_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q3.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_q3_rom' (11#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q3.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk_q3' (12#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk_q3.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'lut_div3_chunk' (13#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/lut_div3_chunk.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_jacobi_1d_bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_bkb.vhd:11' bound to instance 'kernel_jacobi_1d_bkb_U9' of component 'kernel_jacobi_1d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:516]
INFO: [Synth 8-638] synthesizing module 'kernel_jacobi_1d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_bkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64/synth/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64.vhd:59' bound to instance 'kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u' of component 'kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_bkb.vhd:59]
INFO: [Synth 8-638] synthesizing module 'kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64/synth/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 12 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64/synth/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64' (39#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64/synth/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kernel_jacobi_1d_bkb' (40#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_bkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-3491] module 'kernel_jacobi_1d_cud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_cud.vhd:13' bound to instance 'kernel_jacobi_1d_cud_U10' of component 'kernel_jacobi_1d_cud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:531]
INFO: [Synth 8-638] synthesizing module 'kernel_jacobi_1d_cud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_cud.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_jacobi_1d_cud' (41#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_cud.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter din0_WIDTH bound to: 55 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 55 - type: integer 
INFO: [Synth 8-3491] module 'kernel_jacobi_1d_dEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_dEe.vhd:13' bound to instance 'kernel_jacobi_1d_dEe_U11' of component 'kernel_jacobi_1d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:547]
INFO: [Synth 8-638] synthesizing module 'kernel_jacobi_1d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_dEe.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 55 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 55 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_jacobi_1d_dEe' (42#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_dEe.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'kernel_jacobi_1d_imper_optimized' (43#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.vhd:38]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[54]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[53]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[52]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[51]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[50]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[49]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[48]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[47]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[46]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[45]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[44]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[43]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[42]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[41]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[40]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[39]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[38]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[37]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[36]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[35]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[34]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[33]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[32]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[31]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[30]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[29]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[28]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[27]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[26]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[25]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[24]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[23]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[22]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[21]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[20]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[19]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[18]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[17]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[16]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[15]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[14]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[13]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[12]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_dEe has unconnected port din1[11]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[51]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[50]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[49]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[48]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[47]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[46]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[45]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[44]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[43]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[42]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[41]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[40]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[39]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[38]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[37]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[36]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[35]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[34]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[33]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[32]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[31]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[30]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[29]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[28]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[27]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[26]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[25]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[24]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[23]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[22]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[21]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[20]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[19]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[18]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[17]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[16]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[15]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[14]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[13]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[12]
WARNING: [Synth 8-3331] design kernel_jacobi_1d_cud has unconnected port din1[11]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized99 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized99 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized99 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1397.438 ; gain = 187.520 ; free physical = 1019 ; free virtual = 8337
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1397.438 ; gain = 187.520 ; free physical = 1023 ; free virtual = 8340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1397.438 ; gain = 187.520 ; free physical = 1023 ; free virtual = 8340
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 396 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.xdc]
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  FDE => FDRE: 33 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1721.758 ; gain = 0.000 ; free physical = 589 ; free virtual = 7939
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1721.758 ; gain = 511.840 ; free physical = 680 ; free virtual = 8030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1721.758 ; gain = 511.840 ; free physical = 680 ; free virtual = 8030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 1721.758 ; gain = 511.840 ; free physical = 681 ; free virtual = 8031
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_289_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_758_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_384_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_i_fu_362_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_i_fu_455_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_289_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_758_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_384_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_i_fu_362_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_i_fu_455_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_V_i_cast_cast_fu_354_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xf_V_7_fu_505_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 1721.758 ; gain = 511.840 ; free physical = 592 ; free virtual = 7942
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized8) to 'kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "exitcond_fu_758_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_289_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_i_fu_455_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_384_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_i_fu_362_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'shift_V_reg_868_reg[1]' (FDE) to 'new_exp_V_1_reg_827_reg[1]'
INFO: [Synth 8-3886] merging instance 'shift_V_reg_868_reg[0]' (FDE) to 'shift_V_1_reg_873_reg[0]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][53]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][54]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][52]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][54]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_1d_dEe_U11/dout_array_reg[0][54] )
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][48]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][48]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][50]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][49]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][49]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][51]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][51]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][44]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][44]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][46]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][46]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][45]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][45]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][47]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][47]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][40]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][40]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][42]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][42]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][41]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][41]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][43]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][43]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][36]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][36]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][38]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][37]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][37]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][39]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][39]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][32]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][32]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][34]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][33]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][33]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][35]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][35]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][28]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][30]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][29]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][31]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][24]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][26]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][25]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][27]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][20]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][22]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][21]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][23]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][16]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][18]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][17]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][19]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][12]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][14]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][13]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][15]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][8]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][10]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][9]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][11]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][4]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][6]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][5]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][7]' (FDRE) to 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][0]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][1]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][2]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/din1_cast_array_reg[0][7]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/din1_cast_array_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/din1_cast_array_reg[0][6]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/din1_cast_array_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/din1_cast_array_reg[0][9]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/din1_cast_array_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/din1_cast_array_reg[0][8]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/din1_cast_array_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/din1_cast_array_reg[0][10]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/din1_cast_array_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_reg[0][3]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/din1_cast_array_reg[0][5]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/din1_cast_array_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/din1_cast_array_reg[0][4]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/din1_cast_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/din1_cast_array_reg[0][3]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/din1_cast_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/din1_cast_array_reg[0][2]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/din1_cast_array_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/din1_cast_array_reg[0][1]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/din1_cast_array_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/din1_cast_array_reg[0][0]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/din1_cast_array_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][7]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][6]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][9]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][8]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][5]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][4]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][3]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][2]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][1]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][0]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][7]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[2].din1_cast_array_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][6]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[2].din1_cast_array_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][5]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[2].din1_cast_array_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][4]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[2].din1_cast_array_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][3]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[2].din1_cast_array_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][2]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[2].din1_cast_array_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][1]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[2].din1_cast_array_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][0]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[2].din1_cast_array_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][5]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[3].din1_cast_array_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][4]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[3].din1_cast_array_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][3]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[3].din1_cast_array_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][2]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[3].din1_cast_array_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][1]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[3].din1_cast_array_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][0]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[3].din1_cast_array_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][3]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[4].din1_cast_array_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][2]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[4].din1_cast_array_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][1]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[4].din1_cast_array_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][0]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[4].din1_cast_array_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][1]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[5].din1_cast_array_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][0]' (FDRE) to 'kernel_jacobi_1d_dEe_U11/dout_array_loop[5].din1_cast_array_reg[5][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_jacobi_1d_bkb_U9/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'new_mant_V_1_reg_834_reg[51]' (FDE) to 'shift_V_i_cast_cast_reg_841_reg[0]'
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/ce_r_reg) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[63]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[62]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[61]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[60]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[59]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[58]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[57]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[56]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[55]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[54]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[53]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[52]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[51]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[50]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[49]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[48]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[47]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[46]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[45]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[44]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[43]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[42]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[41]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[40]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[39]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[38]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[37]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[36]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[35]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[34]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[33]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[32]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[31]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[30]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[29]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[28]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[27]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[26]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[25]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[24]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[23]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[22]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[21]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[20]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[19]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[18]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[17]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[16]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[15]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[14]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[13]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[12]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[11]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[10]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[9]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[8]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[7]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[6]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[5]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[4]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[3]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[2]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[1]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_bkb_U9/dout_r_reg[0]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[1].din1_cast_array_reg[1][10]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][10]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][9]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[2].din1_cast_array_reg[2][8]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][10]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][9]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][8]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][7]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[3].din1_cast_array_reg[3][6]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][10]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][9]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][8]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][7]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][6]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][5]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[4].din1_cast_array_reg[4][4]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][10]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][9]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][8]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][7]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][6]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][5]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][4]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][3]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_cud_U10/dout_array_loop[5].din1_cast_array_reg[5][2]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_dEe_U11/dout_array_loop[1].din1_cast_array_reg[1][10]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_dEe_U11/dout_array_loop[2].din1_cast_array_reg[2][10]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_dEe_U11/dout_array_loop[2].din1_cast_array_reg[2][9]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_dEe_U11/dout_array_loop[2].din1_cast_array_reg[2][8]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_dEe_U11/dout_array_loop[3].din1_cast_array_reg[3][10]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_dEe_U11/dout_array_loop[3].din1_cast_array_reg[3][9]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_dEe_U11/dout_array_loop[3].din1_cast_array_reg[3][8]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_dEe_U11/dout_array_loop[3].din1_cast_array_reg[3][7]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_dEe_U11/dout_array_loop[3].din1_cast_array_reg[3][6]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_jacobi_1d_dEe_U11/dout_array_loop[4].din1_cast_array_reg[4][10]) is unused and will be removed from module kernel_jacobi_1d_imper_optimized.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[55]' (FDE) to 'kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_jacobi_1d_bkb_U9/kernel_jacobi_1d_imper_optimized_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:55 . Memory (MB): peak = 1721.758 ; gain = 511.840 ; free physical = 481 ; free virtual = 7838
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 1721.758 ; gain = 511.840 ; free physical = 137 ; free virtual = 7428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 1721.758 ; gain = 511.840 ; free physical = 160 ; free virtual = 7428
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:07 . Memory (MB): peak = 1721.758 ; gain = 511.840 ; free physical = 133 ; free virtual = 7391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:01:08 . Memory (MB): peak = 1721.758 ; gain = 511.840 ; free physical = 143 ; free virtual = 7368
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:01:08 . Memory (MB): peak = 1721.758 ; gain = 511.840 ; free physical = 143 ; free virtual = 7368
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 1721.758 ; gain = 511.840 ; free physical = 133 ; free virtual = 7363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 1721.758 ; gain = 511.840 ; free physical = 133 ; free virtual = 7364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 1721.758 ; gain = 511.840 ; free physical = 132 ; free virtual = 7363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 1721.758 ; gain = 511.840 ; free physical = 132 ; free virtual = 7363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    46|
|2     |LUT1   |    28|
|3     |LUT2   |   149|
|4     |LUT3   |   524|
|5     |LUT4   |   223|
|6     |LUT5   |   219|
|7     |LUT6   |   572|
|8     |MUXCY  |   217|
|9     |MUXF7  |    10|
|10    |MUXF8  |     5|
|11    |SRL16E |    52|
|12    |XORCY  |   121|
|13    |FDE    |    33|
|14    |FDRE   |  2510|
|15    |FDSE   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 1721.758 ; gain = 511.840 ; free physical = 132 ; free virtual = 7363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 395 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1721.758 ; gain = 187.520 ; free physical = 184 ; free virtual = 7415
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 1721.766 ; gain = 511.840 ; free physical = 184 ; free virtual = 7415
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 92 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 59 instances
  FDE => FDRE: 33 instances

INFO: [Common 17-83] Releasing license: Synthesis
337 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1721.766 ; gain = 523.406 ; free physical = 188 ; free virtual = 7413
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.runs/synth_1/kernel_jacobi_1d_imper_optimized.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kernel_jacobi_1d_imper_optimized_utilization_synth.rpt -pb kernel_jacobi_1d_imper_optimized_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1745.770 ; gain = 0.000 ; free physical = 198 ; free virtual = 7420
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 20:47:13 2018...
[Fri Aug 31 20:47:13 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:56 ; elapsed = 00:01:24 . Memory (MB): peak = 1271.871 ; gain = 0.000 ; free physical = 815 ; free virtual = 8027
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/kernel_jacobi_1d_imper_optimized.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1571.195 ; gain = 299.324 ; free physical = 395 ; free virtual = 7611
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1571.195 ; gain = 0.000 ; free physical = 390 ; free virtual = 7607
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 2099.777 ; gain = 528.582 ; free physical = 310 ; free virtual = 7579
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Aug 31 20:48:11 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/runme.log
[Fri Aug 31 20:48:11 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log kernel_jacobi_1d_imper_optimized.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source kernel_jacobi_1d_imper_optimized.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_jacobi_1d_imper_optimized.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_optimized.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1183.336 ; gain = 0.000 ; free physical = 140 ; free virtual = 7300
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 1990.984 ; gain = 807.648 ; free physical = 133 ; free virtual = 5541
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2038.000 ; gain = 47.016 ; free physical = 189 ; free virtual = 5631

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d842ea70

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2038.000 ; gain = 0.000 ; free physical = 187 ; free virtual = 5634

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 81d74670

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2038.000 ; gain = 0.000 ; free physical = 213 ; free virtual = 5704
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 3d3d0968

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2038.000 ; gain = 0.000 ; free physical = 213 ; free virtual = 5704
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 6bf2005f

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:01 . Memory (MB): peak = 2038.000 ; gain = 0.000 ; free physical = 213 ; free virtual = 5704
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 18 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 6bf2005f

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:01 . Memory (MB): peak = 2038.000 ; gain = 0.000 ; free physical = 212 ; free virtual = 5704
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 48bda5d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2038.000 ; gain = 0.000 ; free physical = 214 ; free virtual = 5704
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 48bda5d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2038.000 ; gain = 0.000 ; free physical = 214 ; free virtual = 5704
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2038.000 ; gain = 0.000 ; free physical = 214 ; free virtual = 5704
Ending Logic Optimization Task | Checksum: 48bda5d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2038.000 ; gain = 0.000 ; free physical = 213 ; free virtual = 5704

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 48bda5d0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2038.000 ; gain = 0.000 ; free physical = 203 ; free virtual = 5708

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 48bda5d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2038.000 ; gain = 0.000 ; free physical = 202 ; free virtual = 5708
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_optimized_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kernel_jacobi_1d_imper_optimized_drc_opted.rpt -pb kernel_jacobi_1d_imper_optimized_drc_opted.pb -rpx kernel_jacobi_1d_imper_optimized_drc_opted.rpx
Command: report_drc -file kernel_jacobi_1d_imper_optimized_drc_opted.rpt -pb kernel_jacobi_1d_imper_optimized_drc_opted.pb -rpx kernel_jacobi_1d_imper_optimized_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_optimized_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2070.016 ; gain = 0.000 ; free physical = 136 ; free virtual = 5701
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 32c60c5a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2070.016 ; gain = 0.000 ; free physical = 136 ; free virtual = 5701
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2070.016 ; gain = 0.000 ; free physical = 136 ; free virtual = 5701

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f70876d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2070.016 ; gain = 0.000 ; free physical = 140 ; free virtual = 5697

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11519957d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.016 ; gain = 0.000 ; free physical = 140 ; free virtual = 5649

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11519957d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.016 ; gain = 0.000 ; free physical = 140 ; free virtual = 5649
Phase 1 Placer Initialization | Checksum: 11519957d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.016 ; gain = 0.000 ; free physical = 140 ; free virtual = 5650

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1530a2a49

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2089.035 ; gain = 19.020 ; free physical = 140 ; free virtual = 5655

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2105.043 ; gain = 0.000 ; free physical = 136 ; free virtual = 5489

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c21f185d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 135 ; free virtual = 5488
Phase 2 Global Placement | Checksum: 181f9bb78

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 128 ; free virtual = 5465

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 181f9bb78

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 127 ; free virtual = 5465

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21cd106f0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 125 ; free virtual = 5460

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ac44e093

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 138 ; free virtual = 5456

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ddfd1d86

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 138 ; free virtual = 5456

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1ddfd1d86

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 138 ; free virtual = 5456

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1defcd846

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 137 ; free virtual = 5456

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1d3dd710e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 140 ; free virtual = 5448

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2577ce57a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 140 ; free virtual = 5447

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1d1352ff0

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 139 ; free virtual = 5447

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1816c65a3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:23 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 139 ; free virtual = 5442
Phase 3 Detail Placement | Checksum: 1816c65a3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:23 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 139 ; free virtual = 5442

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11dec504b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11dec504b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 131 ; free virtual = 5438
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.140. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2bc460717

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 136 ; free virtual = 5108
Phase 4.1 Post Commit Optimization | Checksum: 2bc460717

Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 136 ; free virtual = 5108

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2bc460717

Time (s): cpu = 00:01:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 135 ; free virtual = 5108

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2bc460717

Time (s): cpu = 00:01:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 134 ; free virtual = 5108

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2cdd39390

Time (s): cpu = 00:01:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 134 ; free virtual = 5108
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2cdd39390

Time (s): cpu = 00:01:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 133 ; free virtual = 5107
Ending Placer Task | Checksum: 1e25fb5f2

Time (s): cpu = 00:01:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 141 ; free virtual = 5123
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:38 . Memory (MB): peak = 2105.043 ; gain = 35.027 ; free physical = 125 ; free virtual = 5122
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2105.043 ; gain = 0.000 ; free physical = 127 ; free virtual = 5087
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_optimized_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file kernel_jacobi_1d_imper_optimized_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2105.043 ; gain = 0.000 ; free physical = 140 ; free virtual = 5081
INFO: [runtcl-4] Executing : report_utilization -file kernel_jacobi_1d_imper_optimized_utilization_placed.rpt -pb kernel_jacobi_1d_imper_optimized_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2105.043 ; gain = 0.000 ; free physical = 138 ; free virtual = 5093
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kernel_jacobi_1d_imper_optimized_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2105.043 ; gain = 0.000 ; free physical = 149 ; free virtual = 5098
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2105.043 ; gain = 0.000 ; free physical = 181 ; free virtual = 5155

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.140 | TNS=-0.412 |
Phase 1 Physical Synthesis Initialization | Checksum: 130a1f356

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2105.043 ; gain = 0.000 ; free physical = 138 ; free virtual = 5120
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.140 | TNS=-0.412 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net r_V_16_reg_9140. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.140 | TNS=-0.412 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2118.000 ; gain = 0.000 ; free physical = 135 ; free virtual = 5045
Phase 2 Fanout Optimization | Checksum: 1af3f13dd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2118.000 ; gain = 12.957 ; free physical = 134 ; free virtual = 5045

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 8 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net new_exp_V_1_reg_827[1].  Did not re-place instance new_exp_V_1_reg_827_reg[1]
INFO: [Physopt 32-662] Processed net p_Repl2_1_reg_889[10]_i_15_n_2.  Did not re-place instance p_Repl2_1_reg_889[10]_i_15
INFO: [Physopt 32-662] Processed net p_Repl2_1_reg_889[3]_i_2_n_2.  Did not re-place instance p_Repl2_1_reg_889[3]_i_2
INFO: [Physopt 32-662] Processed net B_d0[61].  Did not re-place instance p_Repl2_1_reg_889_reg[9]
INFO: [Physopt 32-662] Processed net p_Repl2_1_reg_889[10]_i_11_n_2.  Did not re-place instance p_Repl2_1_reg_889[10]_i_11
INFO: [Physopt 32-662] Processed net B_d0[57].  Did not re-place instance p_Repl2_1_reg_889_reg[5]
INFO: [Physopt 32-662] Processed net B_d0[60].  Did not re-place instance p_Repl2_1_reg_889_reg[8]
INFO: [Physopt 32-662] Processed net B_d0[62].  Did not re-place instance p_Repl2_1_reg_889_reg[10]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2118.000 ; gain = 0.000 ; free physical = 143 ; free virtual = 5052
Phase 3 Placement Based Optimization | Checksum: 1ca8532b6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2118.000 ; gain = 12.957 ; free physical = 144 ; free virtual = 5047

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2118.000 ; gain = 0.000 ; free physical = 143 ; free virtual = 5048
Phase 4 Rewire | Checksum: 1ca8532b6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2118.000 ; gain = 12.957 ; free physical = 143 ; free virtual = 5048

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 37 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net new_exp_V_1_reg_827[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net shift_V_i_cast_cast_reg_841[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net ap_NS_fsm115_out was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm[74]_i_2_n_2 was not replicated.
INFO: [Physopt 32-571] Net i_reg_211_reg_n_2_[1] was not replicated.
INFO: [Physopt 32-571] Net j_reg_223_reg_n_2_[12] was not replicated.
INFO: [Physopt 32-571] Net j_reg_223_reg_n_2_[13] was not replicated.
INFO: [Physopt 32-571] Net j_reg_223_reg_n_2_[2] was not replicated.
INFO: [Physopt 32-571] Net j_reg_223_reg_n_2_[4] was not replicated.
INFO: [Physopt 32-571] Net j_1_reg_10780 was not replicated.
INFO: [Physopt 32-571] Net tmp_8_reg_1068[13]_i_2_n_2 was not replicated.
INFO: [Physopt 32-571] Net tmp_2_i_fu_455_p2 was not replicated.
INFO: [Physopt 32-571] Net tmp_2_i_reg_884[0]_i_2_n_2 was not replicated.
INFO: [Physopt 32-571] Net new_exp_V_1_reg_827[2] was not replicated.
INFO: [Physopt 32-571] Net shift_V_i_cast_cast_reg_841[0] was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div3_chunk_fu_234/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]_0[0] was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state65 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div3_chunk_fu_234/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]_0[0] was not replicated.
INFO: [Physopt 32-571] Net new_exp_V_1_reg_827[0] was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div3_chunk_fu_234/q3_U/lut_div3_chunk_q3_rom_U/r_in_V[0] was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div3_chunk_fu_234/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_25_n_2 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state49 was not replicated.
INFO: [Physopt 32-571] Net i_reg_211_reg_n_2_[0] was not replicated.
INFO: [Physopt 32-571] Net j_reg_223_reg_n_2_[3] was not replicated.
INFO: [Physopt 32-571] Net j_reg_223_reg_n_2_[7] was not replicated.
INFO: [Physopt 32-571] Net new_exp_V_1_reg_827[9] was not replicated.
INFO: [Physopt 32-571] Net t_reg_200 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state53 was not replicated.
INFO: [Physopt 32-571] Net new_exp_V_1_reg_827[5] was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm[2]_i_3_n_2 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_reg_n_2_[21] was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state63 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div3_chunk_fu_234/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]_2 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div3_chunk_fu_234/q0_U/lut_div3_chunk_q0_rom_U/sel[0] was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state67 was not replicated.
INFO: [Physopt 32-571] Net new_exp_V_1_reg_827[4] was not replicated.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.126 | TNS=-0.329 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2118.000 ; gain = 0.000 ; free physical = 128 ; free virtual = 5052
Phase 5 Critical Cell Optimization | Checksum: 1109c30d1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2118.000 ; gain = 12.957 ; free physical = 128 ; free virtual = 5052

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1109c30d1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2118.000 ; gain = 12.957 ; free physical = 127 ; free virtual = 5050

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1109c30d1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.000 ; gain = 12.957 ; free physical = 125 ; free virtual = 5048

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1109c30d1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.000 ; gain = 12.957 ; free physical = 122 ; free virtual = 5046

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1109c30d1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.000 ; gain = 12.957 ; free physical = 129 ; free virtual = 5053

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 3 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2118.000 ; gain = 0.000 ; free physical = 133 ; free virtual = 5056
Phase 10 Critical Pin Optimization | Checksum: 1109c30d1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.000 ; gain = 12.957 ; free physical = 133 ; free virtual = 5057

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1109c30d1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.000 ; gain = 12.957 ; free physical = 136 ; free virtual = 5060

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1109c30d1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.000 ; gain = 12.957 ; free physical = 136 ; free virtual = 5060
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2118.000 ; gain = 0.000 ; free physical = 136 ; free virtual = 5060
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.126 | TNS=-0.329 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            2  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.014  |          0.083  |            1  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.014  |          0.083  |            3  |              0  |                     2  |           0  |          11  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 100d4007f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.000 ; gain = 12.957 ; free physical = 136 ; free virtual = 5060
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.000 ; gain = 12.957 ; free physical = 140 ; free virtual = 5065
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2118.000 ; gain = 0.000 ; free physical = 140 ; free virtual = 5067
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_optimized_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 265996c1 ConstDB: 0 ShapeSum: b77676b2 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_q0[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_q0[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 173a2b8c3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2270.824 ; gain = 152.824 ; free physical = 146 ; free virtual = 4466
Post Restoration Checksum: NetGraph: b05a4c76 NumContArr: c3486c4d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 173a2b8c3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2270.824 ; gain = 152.824 ; free physical = 146 ; free virtual = 4425

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 173a2b8c3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2285.824 ; gain = 167.824 ; free physical = 122 ; free virtual = 4405

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 173a2b8c3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2285.824 ; gain = 167.824 ; free physical = 121 ; free virtual = 4405
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: a9abb64b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 184 ; free virtual = 4170
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.053 | TNS=-0.053 | WHS=0.076  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 135658864

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 124 ; free virtual = 4049

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12f20fbef

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 135 ; free virtual = 3937

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 431
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.266 | TNS=-1.601 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dc2a89fe

Time (s): cpu = 00:01:48 ; elapsed = 00:01:10 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 139 ; free virtual = 3732

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.124 | TNS=-0.379 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cb821dff

Time (s): cpu = 00:02:21 ; elapsed = 00:01:29 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 127 ; free virtual = 3692

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.270 | TNS=-1.601 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2a6391164

Time (s): cpu = 00:02:38 ; elapsed = 00:01:38 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 130 ; free virtual = 3640
Phase 4 Rip-up And Reroute | Checksum: 2a6391164

Time (s): cpu = 00:02:38 ; elapsed = 00:01:38 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 130 ; free virtual = 3640

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2a6391164

Time (s): cpu = 00:02:39 ; elapsed = 00:01:39 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 133 ; free virtual = 3615
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.124 | TNS=-0.379 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1ea7041bc

Time (s): cpu = 00:02:39 ; elapsed = 00:01:39 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 132 ; free virtual = 3612

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ea7041bc

Time (s): cpu = 00:02:39 ; elapsed = 00:01:39 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 131 ; free virtual = 3611
Phase 5 Delay and Skew Optimization | Checksum: 1ea7041bc

Time (s): cpu = 00:02:39 ; elapsed = 00:01:39 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 169 ; free virtual = 3650

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15c7a25f2

Time (s): cpu = 00:02:39 ; elapsed = 00:01:39 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 162 ; free virtual = 3649
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.124 | TNS=-0.352 | WHS=0.081  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15c7a25f2

Time (s): cpu = 00:02:39 ; elapsed = 00:01:39 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 159 ; free virtual = 3646
Phase 6 Post Hold Fix | Checksum: 15c7a25f2

Time (s): cpu = 00:02:39 ; elapsed = 00:01:39 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 157 ; free virtual = 3644

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.237733 %
  Global Horizontal Routing Utilization  = 0.319565 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1d84cbd40

Time (s): cpu = 00:02:40 ; elapsed = 00:01:39 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 144 ; free virtual = 3630

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d84cbd40

Time (s): cpu = 00:02:40 ; elapsed = 00:01:39 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 143 ; free virtual = 3629

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21f1d2589

Time (s): cpu = 00:02:40 ; elapsed = 00:01:40 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 139 ; free virtual = 3625

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.124 | TNS=-0.352 | WHS=0.081  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 21f1d2589

Time (s): cpu = 00:02:40 ; elapsed = 00:01:40 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 138 ; free virtual = 3625
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:40 ; elapsed = 00:01:40 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 159 ; free virtual = 3646

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
155 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:43 ; elapsed = 00:01:43 . Memory (MB): peak = 2297.645 ; gain = 179.645 ; free physical = 159 ; free virtual = 3646
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2297.645 ; gain = 0.000 ; free physical = 122 ; free virtual = 3645
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_optimized_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kernel_jacobi_1d_imper_optimized_drc_routed.rpt -pb kernel_jacobi_1d_imper_optimized_drc_routed.pb -rpx kernel_jacobi_1d_imper_optimized_drc_routed.rpx
Command: report_drc -file kernel_jacobi_1d_imper_optimized_drc_routed.rpt -pb kernel_jacobi_1d_imper_optimized_drc_routed.pb -rpx kernel_jacobi_1d_imper_optimized_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_optimized_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file kernel_jacobi_1d_imper_optimized_methodology_drc_routed.rpt -pb kernel_jacobi_1d_imper_optimized_methodology_drc_routed.pb -rpx kernel_jacobi_1d_imper_optimized_methodology_drc_routed.rpx
Command: report_methodology -file kernel_jacobi_1d_imper_optimized_methodology_drc_routed.rpt -pb kernel_jacobi_1d_imper_optimized_methodology_drc_routed.pb -rpx kernel_jacobi_1d_imper_optimized_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/jacobi-1d-imper/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_jacobi_1d_imper_optimized_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file kernel_jacobi_1d_imper_optimized_power_routed.rpt -pb kernel_jacobi_1d_imper_optimized_power_summary_routed.pb -rpx kernel_jacobi_1d_imper_optimized_power_routed.rpx
Command: report_power -file kernel_jacobi_1d_imper_optimized_power_routed.rpt -pb kernel_jacobi_1d_imper_optimized_power_summary_routed.pb -rpx kernel_jacobi_1d_imper_optimized_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
167 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file kernel_jacobi_1d_imper_optimized_route_status.rpt -pb kernel_jacobi_1d_imper_optimized_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file kernel_jacobi_1d_imper_optimized_timing_summary_routed.rpt -pb kernel_jacobi_1d_imper_optimized_timing_summary_routed.pb -rpx kernel_jacobi_1d_imper_optimized_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file kernel_jacobi_1d_imper_optimized_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file kernel_jacobi_1d_imper_optimized_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file kernel_jacobi_1d_imper_optimized_bus_skew_routed.rpt -pb kernel_jacobi_1d_imper_optimized_bus_skew_routed.pb -rpx kernel_jacobi_1d_imper_optimized_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 20:52:19 2018...
[Fri Aug 31 20:52:19 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:05:10 ; elapsed = 00:04:08 . Memory (MB): peak = 2148.980 ; gain = 4.000 ; free physical = 2752 ; free virtual = 6775
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2283.293 ; gain = 0.000 ; free physical = 2516 ; free virtual = 6649
Restored from archive | CPU: 0.270000 secs | Memory: 3.509476 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2283.293 ; gain = 0.000 ; free physical = 2516 ; free virtual = 6649
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2346.320 ; gain = 58.027 ; free physical = 2488 ; free virtual = 6631


Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            my_version
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 20:52:24 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          670
LUT:           1618
FF:            2536
DSP:              0
BRAM:             0
SRL:             33
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.981
CP achieved post-implementation:    2.622
Timing not met
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 20:52:24 2018...
INFO: [HLS 200-112] Total elapsed time: 827.94 seconds; peak allocated memory: 157.128 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Aug 31 20:52:24 2018...
