(function() {var type_impls = {
"esp32p4":[["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-BitReader%3CFI%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/esp32p4/generic.rs.html#297-313\">source</a><a href=\"#impl-BitReader%3CFI%3E\" class=\"anchor\">ยง</a><h3 class=\"code-header\">impl&lt;FI&gt; <a class=\"type\" href=\"esp32p4/generic/type.BitReader.html\" title=\"type esp32p4::generic::BitReader\">BitReader</a>&lt;FI&gt;</h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.bit\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32p4/generic.rs.html#300-302\">source</a><h4 class=\"code-header\">pub const fn <a href=\"esp32p4/generic/type.BitReader.html#tymethod.bit\" class=\"fn\">bit</a>(&amp;self) -&gt; bool</h4></section></summary><div class=\"docblock\"><p>Value of the field as raw bits.</p>\n</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.bit_is_clear\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32p4/generic.rs.html#305-307\">source</a><h4 class=\"code-header\">pub const fn <a href=\"esp32p4/generic/type.BitReader.html#tymethod.bit_is_clear\" class=\"fn\">bit_is_clear</a>(&amp;self) -&gt; bool</h4></section></summary><div class=\"docblock\"><p>Returns <code>true</code> if the bit is clear (0).</p>\n</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.bit_is_set\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32p4/generic.rs.html#310-312\">source</a><h4 class=\"code-header\">pub const fn <a href=\"esp32p4/generic/type.BitReader.html#tymethod.bit_is_set\" class=\"fn\">bit_is_set</a>(&amp;self) -&gt; bool</h4></section></summary><div class=\"docblock\"><p>Returns <code>true</code> if the bit is set (1).</p>\n</div></details></div></details>",0,"esp32p4::adc::ctrl::START_FORCE_R","esp32p4::adc::ctrl::START_R","esp32p4::adc::ctrl::SAR_SEL_R","esp32p4::adc::ctrl::SAR_CLK_GATED_R","esp32p4::adc::ctrl::SAR1_PATT_P_CLEAR_R","esp32p4::adc::ctrl::SAR2_PATT_P_CLEAR_R","esp32p4::adc::ctrl::DATA_SAR_SEL_R","esp32p4::adc::ctrl::DATA_TO_I2S_R","esp32p4::adc::ctrl2::MEAS_NUM_LIMIT_R","esp32p4::adc::ctrl2::SAR1_INV_R","esp32p4::adc::ctrl2::SAR2_INV_R","esp32p4::adc::ctrl2::TIMER_SEL_R","esp32p4::adc::ctrl2::TIMER_EN_R","esp32p4::adc::arb_ctrl::ARB_APB_FORCE_R","esp32p4::adc::arb_ctrl::ARB_RTC_FORCE_R","esp32p4::adc::arb_ctrl::ARB_WIFI_FORCE_R","esp32p4::adc::arb_ctrl::ARB_GRANT_FORCE_R","esp32p4::adc::arb_ctrl::ARB_FIX_PRIORITY_R","esp32p4::adc::filter_ctrl0::FILTER_RESET_R","esp32p4::adc::thres_ctrl::THRES_ALL_EN_R","esp32p4::adc::thres_ctrl::THRES3_EN_R","esp32p4::adc::thres_ctrl::THRES2_EN_R","esp32p4::adc::thres_ctrl::THRES1_EN_R","esp32p4::adc::thres_ctrl::THRES0_EN_R","esp32p4::adc::int_ena::THRES1_LOW_INT_ENA_R","esp32p4::adc::int_ena::THRES0_LOW_INT_ENA_R","esp32p4::adc::int_ena::THRES1_HIGH_INT_ENA_R","esp32p4::adc::int_ena::THRES0_HIGH_INT_ENA_R","esp32p4::adc::int_ena::SAR2_DONE_INT_ENA_R","esp32p4::adc::int_ena::SAR1_DONE_INT_ENA_R","esp32p4::adc::int_raw::THRES1_LOW_INT_RAW_R","esp32p4::adc::int_raw::THRES0_LOW_INT_RAW_R","esp32p4::adc::int_raw::THRES1_HIGH_INT_RAW_R","esp32p4::adc::int_raw::THRES0_HIGH_INT_RAW_R","esp32p4::adc::int_raw::SAR2_DONE_INT_RAW_R","esp32p4::adc::int_raw::SAR1_DONE_INT_RAW_R","esp32p4::adc::int_st::THRES1_LOW_INT_ST_R","esp32p4::adc::int_st::THRES0_LOW_INT_ST_R","esp32p4::adc::int_st::THRES1_HIGH_INT_ST_R","esp32p4::adc::int_st::THRES0_HIGH_INT_ST_R","esp32p4::adc::int_st::APB_SARADC2_DONE_INT_ST_R","esp32p4::adc::int_st::APB_SARADC1_DONE_INT_ST_R","esp32p4::adc::dma_conf::APB_ADC_RESET_FSM_R","esp32p4::adc::dma_conf::APB_ADC_TRANS_R","esp32p4::adc::rnd_eco_cs::RND_ECO_EN_R","esp32p4::adc::rnd_eco_cs::RND_ECO_RESULT_R","esp32p4::adc::ctrl_date::CLK_EN_R","esp32p4::aes::dma_enable::DMA_ENABLE_R","esp32p4::aes::inc_sel::INC_SEL_R","esp32p4::aes::int_ena::INT_ENA_R","esp32p4::ahb_dma::in_int_raw_ch::IN_DONE_CH_INT_RAW_R","esp32p4::ahb_dma::in_int_raw_ch::IN_SUC_EOF_CH_INT_RAW_R","esp32p4::ahb_dma::in_int_raw_ch::IN_ERR_EOF_CH_INT_RAW_R","esp32p4::ahb_dma::in_int_raw_ch::IN_DSCR_ERR_CH_INT_RAW_R","esp32p4::ahb_dma::in_int_raw_ch::IN_DSCR_EMPTY_CH_INT_RAW_R","esp32p4::ahb_dma::in_int_raw_ch::INFIFO_OVF_CH_INT_RAW_R","esp32p4::ahb_dma::in_int_raw_ch::INFIFO_UDF_CH_INT_RAW_R","esp32p4::ahb_dma::in_int_st_ch::IN_DONE_CH_INT_ST_R","esp32p4::ahb_dma::in_int_st_ch::IN_SUC_EOF_CH_INT_ST_R","esp32p4::ahb_dma::in_int_st_ch::IN_ERR_EOF_CH_INT_ST_R","esp32p4::ahb_dma::in_int_st_ch::IN_DSCR_ERR_CH_INT_ST_R","esp32p4::ahb_dma::in_int_st_ch::IN_DSCR_EMPTY_CH_INT_ST_R","esp32p4::ahb_dma::in_int_st_ch::INFIFO_OVF_CH_INT_ST_R","esp32p4::ahb_dma::in_int_st_ch::INFIFO_UDF_CH_INT_ST_R","esp32p4::ahb_dma::in_int_ena_ch::IN_DONE_CH_INT_ENA_R","esp32p4::ahb_dma::in_int_ena_ch::IN_SUC_EOF_CH_INT_ENA_R","esp32p4::ahb_dma::in_int_ena_ch::IN_ERR_EOF_CH_INT_ENA_R","esp32p4::ahb_dma::in_int_ena_ch::IN_DSCR_ERR_CH_INT_ENA_R","esp32p4::ahb_dma::in_int_ena_ch::IN_DSCR_EMPTY_CH_INT_ENA_R","esp32p4::ahb_dma::in_int_ena_ch::INFIFO_OVF_CH_INT_ENA_R","esp32p4::ahb_dma::in_int_ena_ch::INFIFO_UDF_CH_INT_ENA_R","esp32p4::ahb_dma::out_int_raw_ch::OUT_DONE_CH_INT_RAW_R","esp32p4::ahb_dma::out_int_raw_ch::OUT_EOF_CH_INT_RAW_R","esp32p4::ahb_dma::out_int_raw_ch::OUT_DSCR_ERR_CH_INT_RAW_R","esp32p4::ahb_dma::out_int_raw_ch::OUT_TOTAL_EOF_CH_INT_RAW_R","esp32p4::ahb_dma::out_int_raw_ch::OUTFIFO_OVF_CH_INT_RAW_R","esp32p4::ahb_dma::out_int_raw_ch::OUTFIFO_UDF_CH_INT_RAW_R","esp32p4::ahb_dma::out_int_st_ch::OUT_DONE_CH_INT_ST_R","esp32p4::ahb_dma::out_int_st_ch::OUT_EOF_CH_INT_ST_R","esp32p4::ahb_dma::out_int_st_ch::OUT_DSCR_ERR_CH_INT_ST_R","esp32p4::ahb_dma::out_int_st_ch::OUT_TOTAL_EOF_CH_INT_ST_R","esp32p4::ahb_dma::out_int_st_ch::OUTFIFO_OVF_CH_INT_ST_R","esp32p4::ahb_dma::out_int_st_ch::OUTFIFO_UDF_CH_INT_ST_R","esp32p4::ahb_dma::out_int_ena_ch::OUT_DONE_CH_INT_ENA_R","esp32p4::ahb_dma::out_int_ena_ch::OUT_EOF_CH_INT_ENA_R","esp32p4::ahb_dma::out_int_ena_ch::OUT_DSCR_ERR_CH_INT_ENA_R","esp32p4::ahb_dma::out_int_ena_ch::OUT_TOTAL_EOF_CH_INT_ENA_R","esp32p4::ahb_dma::out_int_ena_ch::OUTFIFO_OVF_CH_INT_ENA_R","esp32p4::ahb_dma::out_int_ena_ch::OUTFIFO_UDF_CH_INT_ENA_R","esp32p4::ahb_dma::misc_conf::AHBM_RST_INTER_R","esp32p4::ahb_dma::misc_conf::ARB_PRI_DIS_R","esp32p4::ahb_dma::misc_conf::CLK_EN_R","esp32p4::ahb_dma::in_conf0_ch::IN_RST_CH_R","esp32p4::ahb_dma::in_conf0_ch::IN_LOOP_TEST_CH_R","esp32p4::ahb_dma::in_conf0_ch::INDSCR_BURST_EN_CH_R","esp32p4::ahb_dma::in_conf0_ch::IN_DATA_BURST_EN_CH_R","esp32p4::ahb_dma::in_conf0_ch::MEM_TRANS_EN_CH_R","esp32p4::ahb_dma::in_conf0_ch::IN_ETM_EN_CH_R","esp32p4::ahb_dma::in_conf1_ch::IN_CHECK_OWNER_CH_R","esp32p4::ahb_dma::infifo_status_ch::INFIFO_FULL_CH_R","esp32p4::ahb_dma::infifo_status_ch::INFIFO_EMPTY_CH_R","esp32p4::ahb_dma::infifo_status_ch::IN_REMAIN_UNDER_1B_CH_R","esp32p4::ahb_dma::infifo_status_ch::IN_REMAIN_UNDER_2B_CH_R","esp32p4::ahb_dma::infifo_status_ch::IN_REMAIN_UNDER_3B_CH_R","esp32p4::ahb_dma::infifo_status_ch::IN_REMAIN_UNDER_4B_CH_R","esp32p4::ahb_dma::infifo_status_ch::IN_BUF_HUNGRY_CH_R","esp32p4::ahb_dma::in_link_ch::INLINK_AUTO_RET_CH_R","esp32p4::ahb_dma::in_link_ch::INLINK_PARK_CH_R","esp32p4::ahb_dma::out_conf0_ch0::OUT_RST_CH0_R","esp32p4::ahb_dma::out_conf0_ch0::OUT_LOOP_TEST_CH0_R","esp32p4::ahb_dma::out_conf0_ch0::OUT_AUTO_WRBACK_CH0_R","esp32p4::ahb_dma::out_conf0_ch0::OUT_EOF_MODE_CH0_R","esp32p4::ahb_dma::out_conf0_ch0::OUTDSCR_BURST_EN_CH0_R","esp32p4::ahb_dma::out_conf0_ch0::OUT_DATA_BURST_EN_CH0_R","esp32p4::ahb_dma::out_conf0_ch0::OUT_ETM_EN_CH0_R","esp32p4::ahb_dma::out_conf1_ch::OUT_CHECK_OWNER_CH_R","esp32p4::ahb_dma::outfifo_status_ch::OUTFIFO_FULL_CH_R","esp32p4::ahb_dma::outfifo_status_ch::OUTFIFO_EMPTY_CH_R","esp32p4::ahb_dma::outfifo_status_ch::OUT_REMAIN_UNDER_1B_CH_R","esp32p4::ahb_dma::outfifo_status_ch::OUT_REMAIN_UNDER_2B_CH_R","esp32p4::ahb_dma::outfifo_status_ch::OUT_REMAIN_UNDER_3B_CH_R","esp32p4::ahb_dma::outfifo_status_ch::OUT_REMAIN_UNDER_4B_CH_R","esp32p4::ahb_dma::out_link_ch::OUTLINK_PARK_CH_R","esp32p4::ahb_dma::out_conf0_ch::OUT_RST_CH_R","esp32p4::ahb_dma::out_conf0_ch::OUT_LOOP_TEST_CH_R","esp32p4::ahb_dma::out_conf0_ch::OUT_AUTO_WRBACK_CH_R","esp32p4::ahb_dma::out_conf0_ch::OUT_EOF_MODE_CH_R","esp32p4::ahb_dma::out_conf0_ch::OUTDSCR_BURST_EN_CH_R","esp32p4::ahb_dma::out_conf0_ch::OUT_DATA_BURST_EN_CH_R","esp32p4::ahb_dma::out_conf0_ch::OUT_ETM_EN_CH_R","esp32p4::ahb_dma::tx_crc_width_ch::TX_CRC_LAUTCH_FLGA_CH_R","esp32p4::ahb_dma::out_crc_clear_ch::OUT_CRC_CLEAR_CH_R","esp32p4::ahb_dma::tx_arb_weigh_opt_dir_ch::TX_ARB_WEIGH_OPT_DIR_CH_R","esp32p4::ahb_dma::rx_crc_width_ch::RX_CRC_LAUTCH_FLGA_CH_R","esp32p4::ahb_dma::in_crc_clear_ch::IN_CRC_CLEAR_CH_R","esp32p4::ahb_dma::rx_arb_weigh_opt_dir_ch::RX_ARB_WEIGH_OPT_DIR_CH_R","esp32p4::ahb_dma::weight_en_tx::WEIGHT_EN_TX_R","esp32p4::ahb_dma::weight_en_rx::WEIGHT_EN_RX_R","esp32p4::lp_i2c_ana_mst::i2c0_ctrl::I2C0_BUSY_R","esp32p4::lp_i2c_ana_mst::i2c1_ctrl::I2C1_BUSY_R","esp32p4::lp_i2c_ana_mst::i2c_burst_status::I2C_MST_BURST_DONE_R","esp32p4::lp_i2c_ana_mst::i2c_burst_status::I2C_MST0_BURST_ERR_FLAG_R","esp32p4::lp_i2c_ana_mst::i2c_burst_status::I2C_MST1_BURST_ERR_FLAG_R","esp32p4::lp_i2c_ana_mst::hw_i2c_ctrl::ARBITER_DIS_R","esp32p4::lp_i2c_ana_mst::clk160m::CLK_I2C_MST_SEL_160M_R","esp32p4::lp_i2c_ana_mst::date::I2C_MST_CLK_EN_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_AREA_DRAM0_0_RD_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_AREA_DRAM0_0_WR_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_AREA_DRAM0_1_RD_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_AREA_DRAM0_1_WR_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_AREA_PIF_0_RD_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_AREA_PIF_0_WR_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_AREA_PIF_1_RD_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_AREA_PIF_1_WR_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_SP_SPILL_MIN_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_SP_SPILL_MAX_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_IRAM0_EXCEPTION_MONITOR_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_DRAM0_EXCEPTION_MONITOR_ENA_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_AREA_DRAM0_0_RD_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_AREA_DRAM0_0_WR_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_AREA_DRAM0_1_RD_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_AREA_DRAM0_1_WR_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_AREA_PIF_0_RD_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_AREA_PIF_0_WR_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_AREA_PIF_1_RD_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_AREA_PIF_1_WR_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_SP_SPILL_MIN_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_SP_SPILL_MAX_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_IRAM0_EXCEPTION_MONITOR_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_DRAM0_EXCEPTION_MONITOR_RAW_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_AREA_DRAM0_0_RD_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_AREA_DRAM0_0_WR_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_AREA_DRAM0_1_RD_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_AREA_DRAM0_1_WR_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_AREA_PIF_0_RD_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_AREA_PIF_0_WR_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_AREA_PIF_1_RD_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_AREA_PIF_1_WR_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_SP_SPILL_MIN_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_SP_SPILL_MAX_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_IRAM0_EXCEPTION_MONITOR_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_DRAM0_EXCEPTION_MONITOR_RLS_R","esp32p4::assist_debug::core_0_rcd_en::CORE_0_RCD_RECORDEN_R","esp32p4::assist_debug::core_0_rcd_en::CORE_0_RCD_PDEBUGEN_R","esp32p4::assist_debug::core_0_iram0_exception_monitor_0::CORE_0_IRAM0_RECORDING_WR_0_R","esp32p4::assist_debug::core_0_iram0_exception_monitor_0::CORE_0_IRAM0_RECORDING_LOADSTORE_0_R","esp32p4::assist_debug::core_0_iram0_exception_monitor_1::CORE_0_IRAM0_RECORDING_WR_1_R","esp32p4::assist_debug::core_0_iram0_exception_monitor_1::CORE_0_IRAM0_RECORDING_LOADSTORE_1_R","esp32p4::assist_debug::core_0_dram0_exception_monitor_0::CORE_0_DRAM0_RECORDING_WR_0_R","esp32p4::assist_debug::core_0_dram0_exception_monitor_3::CORE_0_DRAM0_RECORDING_WR_1_R","esp32p4::assist_debug::core_0_debug_mode::CORE_0_DEBUG_MODE_R","esp32p4::assist_debug::core_0_debug_mode::CORE_0_DEBUG_MODULE_ACTIVE_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_AREA_DRAM0_0_RD_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_AREA_DRAM0_0_WR_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_AREA_DRAM0_1_RD_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_AREA_DRAM0_1_WR_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_AREA_PIF_0_RD_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_AREA_PIF_0_WR_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_AREA_PIF_1_RD_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_AREA_PIF_1_WR_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_SP_SPILL_MIN_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_SP_SPILL_MAX_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_IRAM0_EXCEPTION_MONITOR_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_DRAM0_EXCEPTION_MONITOR_ENA_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_AREA_DRAM0_0_RD_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_AREA_DRAM0_0_WR_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_AREA_DRAM0_1_RD_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_AREA_DRAM0_1_WR_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_AREA_PIF_0_RD_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_AREA_PIF_0_WR_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_AREA_PIF_1_RD_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_AREA_PIF_1_WR_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_SP_SPILL_MIN_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_SP_SPILL_MAX_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_IRAM0_EXCEPTION_MONITOR_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_DRAM0_EXCEPTION_MONITOR_RAW_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_AREA_DRAM0_0_RD_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_AREA_DRAM0_0_WR_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_AREA_DRAM0_1_RD_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_AREA_DRAM0_1_WR_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_AREA_PIF_0_RD_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_AREA_PIF_0_WR_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_AREA_PIF_1_RD_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_AREA_PIF_1_WR_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_SP_SPILL_MIN_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_SP_SPILL_MAX_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_IRAM0_EXCEPTION_MONITOR_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_DRAM0_EXCEPTION_MONITOR_RLS_R","esp32p4::assist_debug::core_1_rcd_en::CORE_1_RCD_RECORDEN_R","esp32p4::assist_debug::core_1_rcd_en::CORE_1_RCD_PDEBUGEN_R","esp32p4::assist_debug::core_1_iram0_exception_monitor_0::CORE_1_IRAM0_RECORDING_WR_0_R","esp32p4::assist_debug::core_1_iram0_exception_monitor_0::CORE_1_IRAM0_RECORDING_LOADSTORE_0_R","esp32p4::assist_debug::core_1_iram0_exception_monitor_1::CORE_1_IRAM0_RECORDING_WR_1_R","esp32p4::assist_debug::core_1_iram0_exception_monitor_1::CORE_1_IRAM0_RECORDING_LOADSTORE_1_R","esp32p4::assist_debug::core_1_dram0_exception_monitor_0::CORE_1_DRAM0_RECORDING_WR_0_R","esp32p4::assist_debug::core_1_dram0_exception_monitor_3::CORE_1_DRAM0_RECORDING_WR_1_R","esp32p4::assist_debug::core_1_debug_mode::CORE_1_DEBUG_MODE_R","esp32p4::assist_debug::core_1_debug_mode::CORE_1_DEBUG_MODULE_ACTIVE_R","esp32p4::assist_debug::clock_gate::CLK_EN_R","esp32p4::axi_dma::in_int_raw_ch::IN_DONE_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::IN_SUC_EOF_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::IN_ERR_EOF_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::IN_DSCR_ERR_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::IN_DSCR_EMPTY_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::INFIFO_L1_OVF_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::INFIFO_L1_UDF_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::INFIFO_L2_OVF_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::INFIFO_L2_UDF_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::INFIFO_L3_OVF_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::INFIFO_L3_UDF_CH_INT_RAW_R","esp32p4::axi_dma::in_int_st_ch::IN_DONE_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::IN_SUC_EOF_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::IN_ERR_EOF_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::IN_DSCR_ERR_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::IN_DSCR_EMPTY_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::INFIFO_OVF_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::INFIFO_UDF_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::INFIFO_L1_OVF_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::INFIFO_L1_UDF_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::INFIFO_L3_OVF_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::INFIFO_L3_UDF_CH_INT_ST_R","esp32p4::axi_dma::in_int_ena_ch::IN_DONE_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::IN_SUC_EOF_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::IN_ERR_EOF_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::IN_DSCR_ERR_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::IN_DSCR_EMPTY_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::INFIFO_L1_OVF_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::INFIFO_L1_UDF_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::INFIFO_L2_OVF_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::INFIFO_L2_UDF_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::INFIFO_L3_OVF_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::INFIFO_L3_UDF_CH_INT_ENA_R","esp32p4::axi_dma::in_conf0_ch::IN_RST_CH_R","esp32p4::axi_dma::in_conf0_ch::IN_LOOP_TEST_CH_R","esp32p4::axi_dma::in_conf0_ch::MEM_TRANS_EN_CH_R","esp32p4::axi_dma::in_conf0_ch::IN_ETM_EN_CH_R","esp32p4::axi_dma::in_conf0_ch::IN_CMD_DISABLE_CH_R","esp32p4::axi_dma::in_conf0_ch::IN_ECC_AEC_EN_CH_R","esp32p4::axi_dma::in_conf0_ch::INDSCR_BURST_EN_CH_R","esp32p4::axi_dma::in_conf1_ch::IN_CHECK_OWNER_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L3_FULL_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L3_EMPTY_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L3_UDF_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L3_OVF_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L1_FULL_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L1_EMPTY_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L1_UDF_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L1_OVF_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L2_FULL_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L2_EMPTY_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L2_UDF_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L2_OVF_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_REMAIN_UNDER_1B_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_REMAIN_UNDER_2B_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_REMAIN_UNDER_3B_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_REMAIN_UNDER_4B_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_REMAIN_UNDER_5B_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_REMAIN_UNDER_6B_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_REMAIN_UNDER_7B_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_REMAIN_UNDER_8B_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_BUF_HUNGRY_CH_R","esp32p4::axi_dma::in_link1_ch::INLINK_AUTO_RET_CH_R","esp32p4::axi_dma::in_link1_ch::INLINK_PARK_CH_R","esp32p4::axi_dma::in_pri_ch::RX_ARB_WEIGH_OPT_DIR_CH_R","esp32p4::axi_dma::rx_crc_width_ch::RX_CRC_LAUTCH_FLGA_CH_R","esp32p4::axi_dma::in_crc_clear_ch::IN_CRC_CLEAR_CH_R","esp32p4::axi_dma::out_int_raw_ch::OUT_DONE_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUT_EOF_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUT_DSCR_ERR_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUT_TOTAL_EOF_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUTFIFO_L1_OVF_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUTFIFO_L1_UDF_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUTFIFO_L2_OVF_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUTFIFO_L2_UDF_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUTFIFO_L3_OVF_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUTFIFO_L3_UDF_CH_INT_RAW_R","esp32p4::axi_dma::out_int_st_ch::OUT_DONE_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUT_EOF_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUT_DSCR_ERR_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUT_TOTAL_EOF_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUTFIFO_OVF_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUTFIFO_UDF_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUTFIFO_L1_OVF_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUTFIFO_L1_UDF_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUTFIFO_L3_OVF_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUTFIFO_L3_UDF_CH_INT_ST_R","esp32p4::axi_dma::out_int_ena_ch::OUT_DONE_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUT_EOF_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUT_DSCR_ERR_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUT_TOTAL_EOF_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUTFIFO_L1_OVF_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUTFIFO_L1_UDF_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUTFIFO_L2_OVF_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUTFIFO_L2_UDF_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUTFIFO_L3_OVF_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUTFIFO_L3_UDF_CH_INT_ENA_R","esp32p4::axi_dma::out_conf0_ch0::OUT_RST_CH0_R","esp32p4::axi_dma::out_conf0_ch0::OUT_LOOP_TEST_CH0_R","esp32p4::axi_dma::out_conf0_ch0::OUT_AUTO_WRBACK_CH0_R","esp32p4::axi_dma::out_conf0_ch0::OUT_EOF_MODE_CH0_R","esp32p4::axi_dma::out_conf0_ch0::OUT_ETM_EN_CH0_R","esp32p4::axi_dma::out_conf0_ch0::OUT_CMD_DISABLE_CH0_R","esp32p4::axi_dma::out_conf0_ch0::OUT_ECC_AEC_EN_CH0_R","esp32p4::axi_dma::out_conf0_ch0::OUTDSCR_BURST_EN_CH0_R","esp32p4::axi_dma::out_conf1_ch::OUT_CHECK_OWNER_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L3_FULL_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L3_EMPTY_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L3_UDF_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L3_OVF_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L1_FULL_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L1_EMPTY_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L1_UDF_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L1_OVF_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L2_FULL_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L2_EMPTY_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L2_UDF_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L2_OVF_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUT_REMAIN_UNDER_1B_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUT_REMAIN_UNDER_2B_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUT_REMAIN_UNDER_3B_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUT_REMAIN_UNDER_4B_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUT_REMAIN_UNDER_5B_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUT_REMAIN_UNDER_6B_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUT_REMAIN_UNDER_7B_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUT_REMAIN_UNDER_8B_CH_R","esp32p4::axi_dma::out_link1_ch::OUTLINK_PARK_CH_R","esp32p4::axi_dma::out_pri_ch::TX_ARB_WEIGH_OPT_DIR_CH_R","esp32p4::axi_dma::tx_crc_width_ch::TX_CRC_LAUTCH_FLGA_CH_R","esp32p4::axi_dma::out_crc_clear_ch::OUT_CRC_CLEAR_CH_R","esp32p4::axi_dma::out_conf0_ch1::OUT_RST_CH1_R","esp32p4::axi_dma::out_conf0_ch1::OUT_LOOP_TEST_CH1_R","esp32p4::axi_dma::out_conf0_ch1::OUT_AUTO_WRBACK_CH1_R","esp32p4::axi_dma::out_conf0_ch1::OUT_EOF_MODE_CH1_R","esp32p4::axi_dma::out_conf0_ch1::OUT_ETM_EN_CH1_R","esp32p4::axi_dma::out_conf0_ch1::OUT_CMD_DISABLE_CH1_R","esp32p4::axi_dma::out_conf0_ch1::OUT_ECC_AEC_EN_CH1_R","esp32p4::axi_dma::out_conf0_ch1::OUTDSCR_BURST_EN_CH1_R","esp32p4::axi_dma::out_conf0_ch2::OUT_RST_CH2_R","esp32p4::axi_dma::out_conf0_ch2::OUT_LOOP_TEST_CH2_R","esp32p4::axi_dma::out_conf0_ch2::OUT_AUTO_WRBACK_CH2_R","esp32p4::axi_dma::out_conf0_ch2::OUT_EOF_MODE_CH2_R","esp32p4::axi_dma::out_conf0_ch2::OUT_ETM_EN_CH2_R","esp32p4::axi_dma::out_conf0_ch2::OUT_CMD_DISABLE_CH2_R","esp32p4::axi_dma::out_conf0_ch2::OUT_ECC_AEC_EN_CH2_R","esp32p4::axi_dma::out_conf0_ch2::OUTDSCR_BURST_EN_CH2_R","esp32p4::axi_dma::weight_en::TX_R","esp32p4::axi_dma::weight_en::RX_R","esp32p4::axi_dma::in_mem_conf::IN_MEM_CLK_FORCE_EN_R","esp32p4::axi_dma::in_mem_conf::IN_MEM_FORCE_PU_R","esp32p4::axi_dma::in_mem_conf::IN_MEM_FORCE_PD_R","esp32p4::axi_dma::in_mem_conf::OUT_MEM_CLK_FORCE_EN_R","esp32p4::axi_dma::in_mem_conf::OUT_MEM_FORCE_PU_R","esp32p4::axi_dma::in_mem_conf::OUT_MEM_FORCE_PD_R","esp32p4::axi_dma::in_reset_avail_ch::IN_RESET_AVAIL_CH_R","esp32p4::axi_dma::out_reset_avail_ch::OUT_RESET_AVAIL_CH_R","esp32p4::axi_dma::misc_conf::AXIM_RST_WR_INTER_R","esp32p4::axi_dma::misc_conf::AXIM_RST_RD_INTER_R","esp32p4::axi_dma::misc_conf::ARB_PRI_DIS_R","esp32p4::axi_dma::misc_conf::CLK_EN_R","esp32p4::axi_dma::rdn_result::RDN_ENA_R","esp32p4::axi_dma::rdn_result::RDN_RESULT_R","esp32p4::bitscrambler::tx_ctrl::TX_ENA_R","esp32p4::bitscrambler::tx_ctrl::TX_PAUSE_R","esp32p4::bitscrambler::tx_ctrl::TX_HALT_R","esp32p4::bitscrambler::tx_ctrl::TX_EOF_MODE_R","esp32p4::bitscrambler::tx_ctrl::TX_COND_MODE_R","esp32p4::bitscrambler::tx_ctrl::TX_FETCH_MODE_R","esp32p4::bitscrambler::tx_ctrl::TX_HALT_MODE_R","esp32p4::bitscrambler::tx_ctrl::TX_RD_DUMMY_R","esp32p4::bitscrambler::rx_ctrl::RX_ENA_R","esp32p4::bitscrambler::rx_ctrl::RX_PAUSE_R","esp32p4::bitscrambler::rx_ctrl::RX_HALT_R","esp32p4::bitscrambler::rx_ctrl::RX_EOF_MODE_R","esp32p4::bitscrambler::rx_ctrl::RX_COND_MODE_R","esp32p4::bitscrambler::rx_ctrl::RX_FETCH_MODE_R","esp32p4::bitscrambler::rx_ctrl::RX_HALT_MODE_R","esp32p4::bitscrambler::rx_ctrl::RX_RD_DUMMY_R","esp32p4::bitscrambler::tx_state::TX_IN_IDLE_R","esp32p4::bitscrambler::tx_state::TX_IN_RUN_R","esp32p4::bitscrambler::tx_state::TX_IN_WAIT_R","esp32p4::bitscrambler::tx_state::TX_IN_PAUSE_R","esp32p4::bitscrambler::tx_state::TX_FIFO_EMPTY_R","esp32p4::bitscrambler::tx_state::TX_EOF_OVERLOAD_R","esp32p4::bitscrambler::rx_state::RX_IN_IDLE_R","esp32p4::bitscrambler::rx_state::RX_IN_RUN_R","esp32p4::bitscrambler::rx_state::RX_IN_WAIT_R","esp32p4::bitscrambler::rx_state::RX_IN_PAUSE_R","esp32p4::bitscrambler::rx_state::RX_FIFO_FULL_R","esp32p4::bitscrambler::rx_state::RX_EOF_OVERLOAD_R","esp32p4::bitscrambler::sys::LOOP_MODE_R","esp32p4::bitscrambler::sys::CLK_EN_R","esp32p4::cache::l1_icache_ctrl::L1_ICACHE_SHUT_IBUS0_R","esp32p4::cache::l1_icache_ctrl::L1_ICACHE_SHUT_IBUS1_R","esp32p4::cache::l1_icache_ctrl::L1_ICACHE_SHUT_IBUS2_R","esp32p4::cache::l1_icache_ctrl::L1_ICACHE_SHUT_IBUS3_R","esp32p4::cache::l1_dcache_ctrl::L1_DCACHE_SHUT_DBUS0_R","esp32p4::cache::l1_dcache_ctrl::L1_DCACHE_SHUT_DBUS1_R","esp32p4::cache::l1_dcache_ctrl::L1_DCACHE_SHUT_DBUS2_R","esp32p4::cache::l1_dcache_ctrl::L1_DCACHE_SHUT_DBUS3_R","esp32p4::cache::l1_dcache_ctrl::L1_DCACHE_SHUT_DMA_R","esp32p4::cache::l1_bypass_cache_conf::BYPASS_L1_ICACHE0_EN_R","esp32p4::cache::l1_bypass_cache_conf::BYPASS_L1_ICACHE1_EN_R","esp32p4::cache::l1_bypass_cache_conf::BYPASS_L1_ICACHE2_EN_R","esp32p4::cache::l1_bypass_cache_conf::BYPASS_L1_ICACHE3_EN_R","esp32p4::cache::l1_bypass_cache_conf::BYPASS_L1_DCACHE_EN_R","esp32p4::cache::l1_cache_atomic_conf::L1_DCACHE_ATOMIC_EN_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_256_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_512_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_1K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_2K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_4K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_8K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_16K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_32K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_64K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_128K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_256K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_512K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_1024K_R","esp32p4::cache::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_8_R","esp32p4::cache::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_16_R","esp32p4::cache::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_32_R","esp32p4::cache::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_64_R","esp32p4::cache::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_128_R","esp32p4::cache::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_256_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_256_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_512_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_1K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_2K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_4K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_8K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_16K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_32K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_64K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_128K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_256K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_512K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_1024K_R","esp32p4::cache::l1_dcache_blocksize_conf::L1_DCACHE_BLOCKSIZE_8_R","esp32p4::cache::l1_dcache_blocksize_conf::L1_DCACHE_BLOCKSIZE_16_R","esp32p4::cache::l1_dcache_blocksize_conf::L1_DCACHE_BLOCKSIZE_32_R","esp32p4::cache::l1_dcache_blocksize_conf::L1_DCACHE_BLOCKSIZE_64_R","esp32p4::cache::l1_dcache_blocksize_conf::L1_DCACHE_BLOCKSIZE_128_R","esp32p4::cache::l1_dcache_blocksize_conf::L1_DCACHE_BLOCKSIZE_256_R","esp32p4::cache::l1_cache_wrap_around_ctrl::L1_ICACHE0_WRAP_R","esp32p4::cache::l1_cache_wrap_around_ctrl::L1_ICACHE1_WRAP_R","esp32p4::cache::l1_cache_wrap_around_ctrl::L1_ICACHE2_WRAP_R","esp32p4::cache::l1_cache_wrap_around_ctrl::L1_ICACHE3_WRAP_R","esp32p4::cache::l1_cache_wrap_around_ctrl::L1_DCACHE_WRAP_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE0_TAG_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE0_TAG_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE0_TAG_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE1_TAG_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE1_TAG_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE1_TAG_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE2_TAG_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE2_TAG_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE2_TAG_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE3_TAG_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE3_TAG_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE3_TAG_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_DCACHE_TAG_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_DCACHE_TAG_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_DCACHE_TAG_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE0_DATA_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE0_DATA_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE0_DATA_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE1_DATA_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE1_DATA_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE1_DATA_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE2_DATA_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE2_DATA_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE2_DATA_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE3_DATA_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE3_DATA_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE3_DATA_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_DCACHE_DATA_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_DCACHE_DATA_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_DCACHE_DATA_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE0_FREEZE_EN_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE0_FREEZE_MODE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE0_FREEZE_DONE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE1_FREEZE_EN_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE1_FREEZE_MODE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE1_FREEZE_DONE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE2_FREEZE_EN_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE2_FREEZE_MODE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE2_FREEZE_DONE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE3_FREEZE_EN_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE3_FREEZE_MODE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE3_FREEZE_DONE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_DCACHE_FREEZE_EN_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_DCACHE_FREEZE_MODE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_DCACHE_FREEZE_DONE_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_ICACHE0_DATA_MEM_RD_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_ICACHE0_DATA_MEM_WR_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_ICACHE1_DATA_MEM_RD_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_ICACHE1_DATA_MEM_WR_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_ICACHE2_DATA_MEM_RD_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_ICACHE2_DATA_MEM_WR_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_ICACHE3_DATA_MEM_RD_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_ICACHE3_DATA_MEM_WR_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_DCACHE_DATA_MEM_RD_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_DCACHE_DATA_MEM_WR_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_ICACHE0_TAG_MEM_RD_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_ICACHE0_TAG_MEM_WR_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_ICACHE1_TAG_MEM_RD_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_ICACHE1_TAG_MEM_WR_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_ICACHE2_TAG_MEM_RD_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_ICACHE2_TAG_MEM_WR_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_ICACHE3_TAG_MEM_RD_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_ICACHE3_TAG_MEM_WR_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_DCACHE_TAG_MEM_RD_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_DCACHE_TAG_MEM_WR_EN_R","esp32p4::cache::l1_icache0_prelock_conf::L1_ICACHE0_PRELOCK_SCT0_EN_R","esp32p4::cache::l1_icache0_prelock_conf::L1_ICACHE0_PRELOCK_SCT1_EN_R","esp32p4::cache::l1_icache1_prelock_conf::L1_ICACHE1_PRELOCK_SCT0_EN_R","esp32p4::cache::l1_icache1_prelock_conf::L1_ICACHE1_PRELOCK_SCT1_EN_R","esp32p4::cache::l1_icache2_prelock_conf::L1_ICACHE2_PRELOCK_SCT0_EN_R","esp32p4::cache::l1_icache2_prelock_conf::L1_ICACHE2_PRELOCK_SCT1_EN_R","esp32p4::cache::l1_icache3_prelock_conf::L1_ICACHE3_PRELOCK_SCT0_EN_R","esp32p4::cache::l1_icache3_prelock_conf::L1_ICACHE3_PRELOCK_SCT1_EN_R","esp32p4::cache::l1_dcache_prelock_conf::L1_DCACHE_PRELOCK_SCT0_EN_R","esp32p4::cache::l1_dcache_prelock_conf::L1_DCACHE_PRELOCK_SCT1_EN_R","esp32p4::cache::lock_ctrl::LOCK_ENA_R","esp32p4::cache::lock_ctrl::UNLOCK_ENA_R","esp32p4::cache::lock_ctrl::LOCK_DONE_R","esp32p4::cache::sync_ctrl::INVALIDATE_ENA_R","esp32p4::cache::sync_ctrl::CLEAN_ENA_R","esp32p4::cache::sync_ctrl::WRITEBACK_ENA_R","esp32p4::cache::sync_ctrl::WRITEBACK_INVALIDATE_ENA_R","esp32p4::cache::sync_ctrl::SYNC_DONE_R","esp32p4::cache::l1_icache0_preload_ctrl::L1_ICACHE0_PRELOAD_ENA_R","esp32p4::cache::l1_icache0_preload_ctrl::L1_ICACHE0_PRELOAD_DONE_R","esp32p4::cache::l1_icache0_preload_ctrl::L1_ICACHE0_PRELOAD_ORDER_R","esp32p4::cache::l1_icache1_preload_ctrl::L1_ICACHE1_PRELOAD_ENA_R","esp32p4::cache::l1_icache1_preload_ctrl::L1_ICACHE1_PRELOAD_DONE_R","esp32p4::cache::l1_icache1_preload_ctrl::L1_ICACHE1_PRELOAD_ORDER_R","esp32p4::cache::l1_icache2_preload_ctrl::L1_ICACHE2_PRELOAD_ENA_R","esp32p4::cache::l1_icache2_preload_ctrl::L1_ICACHE2_PRELOAD_DONE_R","esp32p4::cache::l1_icache2_preload_ctrl::L1_ICACHE2_PRELOAD_ORDER_R","esp32p4::cache::l1_icache3_preload_ctrl::L1_ICACHE3_PRELOAD_ENA_R","esp32p4::cache::l1_icache3_preload_ctrl::L1_ICACHE3_PRELOAD_DONE_R","esp32p4::cache::l1_icache3_preload_ctrl::L1_ICACHE3_PRELOAD_ORDER_R","esp32p4::cache::l1_dcache_preload_ctrl::L1_DCACHE_PRELOAD_ENA_R","esp32p4::cache::l1_dcache_preload_ctrl::L1_DCACHE_PRELOAD_DONE_R","esp32p4::cache::l1_dcache_preload_ctrl::L1_DCACHE_PRELOAD_ORDER_R","esp32p4::cache::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_ENA_R","esp32p4::cache::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_DONE_R","esp32p4::cache::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_ORDER_R","esp32p4::cache::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_SCT0_ENA_R","esp32p4::cache::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_SCT1_ENA_R","esp32p4::cache::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_ENA_R","esp32p4::cache::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_DONE_R","esp32p4::cache::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_ORDER_R","esp32p4::cache::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_SCT0_ENA_R","esp32p4::cache::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_SCT1_ENA_R","esp32p4::cache::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_ENA_R","esp32p4::cache::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_DONE_R","esp32p4::cache::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_ORDER_R","esp32p4::cache::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_SCT0_ENA_R","esp32p4::cache::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_SCT1_ENA_R","esp32p4::cache::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_ENA_R","esp32p4::cache::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_DONE_R","esp32p4::cache::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_ORDER_R","esp32p4::cache::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_SCT0_ENA_R","esp32p4::cache::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_SCT1_ENA_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_ENA_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_DONE_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_ORDER_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_SCT0_ENA_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_SCT1_ENA_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_SCT2_ENA_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_SCT3_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_ena::L1_IBUS0_OVF_INT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_ena::L1_IBUS1_OVF_INT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_ena::L1_IBUS2_OVF_INT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_ena::L1_IBUS3_OVF_INT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_ena::L1_DBUS0_OVF_INT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_ena::L1_DBUS1_OVF_INT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_ena::L1_DBUS2_OVF_INT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_ena::L1_DBUS3_OVF_INT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_clr::L1_IBUS2_OVF_INT_CLR_R","esp32p4::cache::l1_cache_acs_cnt_int_clr::L1_IBUS3_OVF_INT_CLR_R","esp32p4::cache::l1_cache_acs_cnt_int_clr::L1_DBUS2_OVF_INT_CLR_R","esp32p4::cache::l1_cache_acs_cnt_int_clr::L1_DBUS3_OVF_INT_CLR_R","esp32p4::cache::l1_cache_acs_cnt_int_raw::L1_IBUS0_OVF_INT_RAW_R","esp32p4::cache::l1_cache_acs_cnt_int_raw::L1_IBUS1_OVF_INT_RAW_R","esp32p4::cache::l1_cache_acs_cnt_int_raw::L1_IBUS2_OVF_INT_RAW_R","esp32p4::cache::l1_cache_acs_cnt_int_raw::L1_IBUS3_OVF_INT_RAW_R","esp32p4::cache::l1_cache_acs_cnt_int_raw::L1_DBUS0_OVF_INT_RAW_R","esp32p4::cache::l1_cache_acs_cnt_int_raw::L1_DBUS1_OVF_INT_RAW_R","esp32p4::cache::l1_cache_acs_cnt_int_raw::L1_DBUS2_OVF_INT_RAW_R","esp32p4::cache::l1_cache_acs_cnt_int_raw::L1_DBUS3_OVF_INT_RAW_R","esp32p4::cache::l1_cache_acs_cnt_int_st::L1_IBUS0_OVF_INT_ST_R","esp32p4::cache::l1_cache_acs_cnt_int_st::L1_IBUS1_OVF_INT_ST_R","esp32p4::cache::l1_cache_acs_cnt_int_st::L1_IBUS2_OVF_INT_ST_R","esp32p4::cache::l1_cache_acs_cnt_int_st::L1_IBUS3_OVF_INT_ST_R","esp32p4::cache::l1_cache_acs_cnt_int_st::L1_DBUS0_OVF_INT_ST_R","esp32p4::cache::l1_cache_acs_cnt_int_st::L1_DBUS1_OVF_INT_ST_R","esp32p4::cache::l1_cache_acs_cnt_int_st::L1_DBUS2_OVF_INT_ST_R","esp32p4::cache::l1_cache_acs_cnt_int_st::L1_DBUS3_OVF_INT_ST_R","esp32p4::cache::l1_cache_acs_fail_ctrl::L1_ICACHE0_ACS_FAIL_CHECK_MODE_R","esp32p4::cache::l1_cache_acs_fail_ctrl::L1_ICACHE1_ACS_FAIL_CHECK_MODE_R","esp32p4::cache::l1_cache_acs_fail_ctrl::L1_ICACHE2_ACS_FAIL_CHECK_MODE_R","esp32p4::cache::l1_cache_acs_fail_ctrl::L1_ICACHE3_ACS_FAIL_CHECK_MODE_R","esp32p4::cache::l1_cache_acs_fail_ctrl::L1_DCACHE_ACS_FAIL_CHECK_MODE_R","esp32p4::cache::l1_cache_acs_fail_int_ena::L1_ICACHE0_FAIL_INT_ENA_R","esp32p4::cache::l1_cache_acs_fail_int_ena::L1_ICACHE1_FAIL_INT_ENA_R","esp32p4::cache::l1_cache_acs_fail_int_ena::L1_ICACHE2_FAIL_INT_ENA_R","esp32p4::cache::l1_cache_acs_fail_int_ena::L1_ICACHE3_FAIL_INT_ENA_R","esp32p4::cache::l1_cache_acs_fail_int_ena::L1_DCACHE_FAIL_INT_ENA_R","esp32p4::cache::l1_cache_acs_fail_int_clr::L1_ICACHE2_FAIL_INT_CLR_R","esp32p4::cache::l1_cache_acs_fail_int_clr::L1_ICACHE3_FAIL_INT_CLR_R","esp32p4::cache::l1_cache_acs_fail_int_raw::L1_ICACHE0_FAIL_INT_RAW_R","esp32p4::cache::l1_cache_acs_fail_int_raw::L1_ICACHE1_FAIL_INT_RAW_R","esp32p4::cache::l1_cache_acs_fail_int_raw::L1_ICACHE2_FAIL_INT_RAW_R","esp32p4::cache::l1_cache_acs_fail_int_raw::L1_ICACHE3_FAIL_INT_RAW_R","esp32p4::cache::l1_cache_acs_fail_int_raw::L1_DCACHE_FAIL_INT_RAW_R","esp32p4::cache::l1_cache_acs_fail_int_st::L1_ICACHE0_FAIL_INT_ST_R","esp32p4::cache::l1_cache_acs_fail_int_st::L1_ICACHE1_FAIL_INT_ST_R","esp32p4::cache::l1_cache_acs_fail_int_st::L1_ICACHE2_FAIL_INT_ST_R","esp32p4::cache::l1_cache_acs_fail_int_st::L1_ICACHE3_FAIL_INT_ST_R","esp32p4::cache::l1_cache_acs_fail_int_st::L1_DCACHE_FAIL_INT_ST_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_IBUS0_CNT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_IBUS1_CNT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_IBUS2_CNT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_IBUS3_CNT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_DBUS0_CNT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_DBUS1_CNT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_DBUS2_CNT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_DBUS3_CNT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_IBUS2_CNT_CLR_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_IBUS3_CNT_CLR_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_DBUS2_CNT_CLR_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_DBUS3_CNT_CLR_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_ICACHE0_PLD_DONE_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_ICACHE1_PLD_DONE_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_ICACHE2_PLD_DONE_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_ICACHE3_PLD_DONE_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_DCACHE_PLD_DONE_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::SYNC_DONE_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_ICACHE0_PLD_ERR_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_ICACHE1_PLD_ERR_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_ICACHE2_PLD_ERR_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_ICACHE3_PLD_ERR_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_DCACHE_PLD_ERR_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::SYNC_ERR_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_clr::L1_ICACHE2_PLD_DONE_INT_CLR_R","esp32p4::cache::sync_l1_cache_preload_int_clr::L1_ICACHE3_PLD_DONE_INT_CLR_R","esp32p4::cache::sync_l1_cache_preload_int_clr::L1_ICACHE2_PLD_ERR_INT_CLR_R","esp32p4::cache::sync_l1_cache_preload_int_clr::L1_ICACHE3_PLD_ERR_INT_CLR_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_ICACHE0_PLD_DONE_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_ICACHE1_PLD_DONE_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_ICACHE2_PLD_DONE_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_ICACHE3_PLD_DONE_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_DCACHE_PLD_DONE_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::SYNC_DONE_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_ICACHE0_PLD_ERR_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_ICACHE1_PLD_ERR_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_ICACHE2_PLD_ERR_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_ICACHE3_PLD_ERR_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_DCACHE_PLD_ERR_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::SYNC_ERR_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_ICACHE0_PLD_DONE_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_ICACHE1_PLD_DONE_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_ICACHE2_PLD_DONE_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_ICACHE3_PLD_DONE_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_DCACHE_PLD_DONE_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::SYNC_DONE_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_ICACHE0_PLD_ERR_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_ICACHE1_PLD_ERR_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_ICACHE2_PLD_ERR_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_ICACHE3_PLD_ERR_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_DCACHE_PLD_ERR_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::SYNC_ERR_INT_ST_R","esp32p4::cache::l1_cache_sync_rst_ctrl::L1_ICACHE0_SYNC_RST_R","esp32p4::cache::l1_cache_sync_rst_ctrl::L1_ICACHE1_SYNC_RST_R","esp32p4::cache::l1_cache_sync_rst_ctrl::L1_ICACHE2_SYNC_RST_R","esp32p4::cache::l1_cache_sync_rst_ctrl::L1_ICACHE3_SYNC_RST_R","esp32p4::cache::l1_cache_sync_rst_ctrl::L1_DCACHE_SYNC_RST_R","esp32p4::cache::l1_cache_preload_rst_ctrl::L1_ICACHE0_PLD_RST_R","esp32p4::cache::l1_cache_preload_rst_ctrl::L1_ICACHE1_PLD_RST_R","esp32p4::cache::l1_cache_preload_rst_ctrl::L1_ICACHE2_PLD_RST_R","esp32p4::cache::l1_cache_preload_rst_ctrl::L1_ICACHE3_PLD_RST_R","esp32p4::cache::l1_cache_preload_rst_ctrl::L1_DCACHE_PLD_RST_R","esp32p4::cache::l1_cache_autoload_buf_clr_ctrl::L1_ICACHE0_ALD_BUF_CLR_R","esp32p4::cache::l1_cache_autoload_buf_clr_ctrl::L1_ICACHE1_ALD_BUF_CLR_R","esp32p4::cache::l1_cache_autoload_buf_clr_ctrl::L1_ICACHE2_ALD_BUF_CLR_R","esp32p4::cache::l1_cache_autoload_buf_clr_ctrl::L1_ICACHE3_ALD_BUF_CLR_R","esp32p4::cache::l1_cache_autoload_buf_clr_ctrl::L1_DCACHE_ALD_BUF_CLR_R","esp32p4::cache::l1_unallocate_buffer_clear::L1_ICACHE0_UNALLOC_CLR_R","esp32p4::cache::l1_unallocate_buffer_clear::L1_ICACHE1_UNALLOC_CLR_R","esp32p4::cache::l1_unallocate_buffer_clear::L1_ICACHE2_UNALLOC_CLR_R","esp32p4::cache::l1_unallocate_buffer_clear::L1_ICACHE3_UNALLOC_CLR_R","esp32p4::cache::l1_unallocate_buffer_clear::L1_DCACHE_UNALLOC_CLR_R","esp32p4::cache::l1_cache_object_ctrl::L1_ICACHE0_TAG_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_ICACHE1_TAG_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_ICACHE2_TAG_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_ICACHE3_TAG_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_DCACHE_TAG_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_ICACHE0_MEM_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_ICACHE1_MEM_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_ICACHE2_MEM_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_ICACHE3_MEM_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_DCACHE_MEM_OBJECT_R","esp32p4::cache::l2_cache_ctrl::L2_CACHE_SHUT_DMA_R","esp32p4::cache::l2_bypass_cache_conf::BYPASS_L2_CACHE_EN_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_256_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_512_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_1K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_2K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_4K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_8K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_16K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_32K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_64K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_128K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_256K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_512K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_1024K_R","esp32p4::cache::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_8_R","esp32p4::cache::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_16_R","esp32p4::cache::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_32_R","esp32p4::cache::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_64_R","esp32p4::cache::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_128_R","esp32p4::cache::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_256_R","esp32p4::cache::l2_cache_wrap_around_ctrl::L2_CACHE_WRAP_R","esp32p4::cache::l2_cache_tag_mem_power_ctrl::L2_CACHE_TAG_MEM_FORCE_ON_R","esp32p4::cache::l2_cache_tag_mem_power_ctrl::L2_CACHE_TAG_MEM_FORCE_PD_R","esp32p4::cache::l2_cache_tag_mem_power_ctrl::L2_CACHE_TAG_MEM_FORCE_PU_R","esp32p4::cache::l2_cache_data_mem_power_ctrl::L2_CACHE_DATA_MEM_FORCE_ON_R","esp32p4::cache::l2_cache_data_mem_power_ctrl::L2_CACHE_DATA_MEM_FORCE_PD_R","esp32p4::cache::l2_cache_data_mem_power_ctrl::L2_CACHE_DATA_MEM_FORCE_PU_R","esp32p4::cache::l2_cache_freeze_ctrl::L2_CACHE_FREEZE_EN_R","esp32p4::cache::l2_cache_freeze_ctrl::L2_CACHE_FREEZE_MODE_R","esp32p4::cache::l2_cache_freeze_ctrl::L2_CACHE_FREEZE_DONE_R","esp32p4::cache::l2_cache_data_mem_acs_conf::L2_CACHE_DATA_MEM_RD_EN_R","esp32p4::cache::l2_cache_data_mem_acs_conf::L2_CACHE_DATA_MEM_WR_EN_R","esp32p4::cache::l2_cache_tag_mem_acs_conf::L2_CACHE_TAG_MEM_RD_EN_R","esp32p4::cache::l2_cache_tag_mem_acs_conf::L2_CACHE_TAG_MEM_WR_EN_R","esp32p4::cache::l2_cache_prelock_conf::L2_CACHE_PRELOCK_SCT0_EN_R","esp32p4::cache::l2_cache_prelock_conf::L2_CACHE_PRELOCK_SCT1_EN_R","esp32p4::cache::l2_cache_preload_ctrl::L2_CACHE_PRELOAD_ENA_R","esp32p4::cache::l2_cache_preload_ctrl::L2_CACHE_PRELOAD_DONE_R","esp32p4::cache::l2_cache_preload_ctrl::L2_CACHE_PRELOAD_ORDER_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_ENA_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_DONE_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_ORDER_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_SCT0_ENA_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_SCT1_ENA_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_SCT2_ENA_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_SCT3_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_ena::L2_IBUS0_OVF_INT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_ena::L2_IBUS1_OVF_INT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_ena::L2_IBUS2_OVF_INT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_ena::L2_IBUS3_OVF_INT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_ena::L2_DBUS0_OVF_INT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_ena::L2_DBUS1_OVF_INT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_ena::L2_DBUS2_OVF_INT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_ena::L2_DBUS3_OVF_INT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_clr::L2_IBUS2_OVF_INT_CLR_R","esp32p4::cache::l2_cache_acs_cnt_int_clr::L2_IBUS3_OVF_INT_CLR_R","esp32p4::cache::l2_cache_acs_cnt_int_clr::L2_DBUS2_OVF_INT_CLR_R","esp32p4::cache::l2_cache_acs_cnt_int_clr::L2_DBUS3_OVF_INT_CLR_R","esp32p4::cache::l2_cache_acs_cnt_int_raw::L2_IBUS0_OVF_INT_RAW_R","esp32p4::cache::l2_cache_acs_cnt_int_raw::L2_IBUS1_OVF_INT_RAW_R","esp32p4::cache::l2_cache_acs_cnt_int_raw::L2_IBUS2_OVF_INT_RAW_R","esp32p4::cache::l2_cache_acs_cnt_int_raw::L2_IBUS3_OVF_INT_RAW_R","esp32p4::cache::l2_cache_acs_cnt_int_raw::L2_DBUS0_OVF_INT_RAW_R","esp32p4::cache::l2_cache_acs_cnt_int_raw::L2_DBUS1_OVF_INT_RAW_R","esp32p4::cache::l2_cache_acs_cnt_int_raw::L2_DBUS2_OVF_INT_RAW_R","esp32p4::cache::l2_cache_acs_cnt_int_raw::L2_DBUS3_OVF_INT_RAW_R","esp32p4::cache::l2_cache_acs_cnt_int_st::L2_IBUS0_OVF_INT_ST_R","esp32p4::cache::l2_cache_acs_cnt_int_st::L2_IBUS1_OVF_INT_ST_R","esp32p4::cache::l2_cache_acs_cnt_int_st::L2_IBUS2_OVF_INT_ST_R","esp32p4::cache::l2_cache_acs_cnt_int_st::L2_IBUS3_OVF_INT_ST_R","esp32p4::cache::l2_cache_acs_cnt_int_st::L2_DBUS0_OVF_INT_ST_R","esp32p4::cache::l2_cache_acs_cnt_int_st::L2_DBUS1_OVF_INT_ST_R","esp32p4::cache::l2_cache_acs_cnt_int_st::L2_DBUS2_OVF_INT_ST_R","esp32p4::cache::l2_cache_acs_cnt_int_st::L2_DBUS3_OVF_INT_ST_R","esp32p4::cache::l2_cache_acs_fail_ctrl::L2_CACHE_ACS_FAIL_CHECK_MODE_R","esp32p4::cache::l2_cache_acs_fail_int_ena::L2_CACHE_FAIL_INT_ENA_R","esp32p4::cache::l2_cache_acs_fail_int_raw::L2_CACHE_FAIL_INT_RAW_R","esp32p4::cache::l2_cache_acs_fail_int_st::L2_CACHE_FAIL_INT_ST_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_IBUS0_CNT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_IBUS1_CNT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_IBUS2_CNT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_IBUS3_CNT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_DBUS0_CNT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_DBUS1_CNT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_DBUS2_CNT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_DBUS3_CNT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_IBUS2_CNT_CLR_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_IBUS3_CNT_CLR_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_DBUS2_CNT_CLR_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_DBUS3_CNT_CLR_R","esp32p4::cache::l2_cache_sync_preload_int_ena::L2_CACHE_PLD_DONE_INT_ENA_R","esp32p4::cache::l2_cache_sync_preload_int_ena::L2_CACHE_PLD_ERR_INT_ENA_R","esp32p4::cache::l2_cache_sync_preload_int_raw::L2_CACHE_PLD_DONE_INT_RAW_R","esp32p4::cache::l2_cache_sync_preload_int_raw::L2_CACHE_PLD_ERR_INT_RAW_R","esp32p4::cache::l2_cache_sync_preload_int_st::L2_CACHE_PLD_DONE_INT_ST_R","esp32p4::cache::l2_cache_sync_preload_int_st::L2_CACHE_PLD_ERR_INT_ST_R","esp32p4::cache::l2_cache_sync_rst_ctrl::L2_CACHE_SYNC_RST_R","esp32p4::cache::l2_cache_preload_rst_ctrl::L2_CACHE_PLD_RST_R","esp32p4::cache::l2_cache_autoload_buf_clr_ctrl::L2_CACHE_ALD_BUF_CLR_R","esp32p4::cache::l2_unallocate_buffer_clear::L2_CACHE_UNALLOC_CLR_R","esp32p4::cache::l2_cache_access_attr_ctrl::L2_CACHE_ACCESS_FORCE_CC_R","esp32p4::cache::l2_cache_access_attr_ctrl::L2_CACHE_ACCESS_FORCE_WB_R","esp32p4::cache::l2_cache_access_attr_ctrl::L2_CACHE_ACCESS_FORCE_WMA_R","esp32p4::cache::l2_cache_access_attr_ctrl::L2_CACHE_ACCESS_FORCE_RMA_R","esp32p4::cache::l2_cache_object_ctrl::L2_CACHE_TAG_OBJECT_R","esp32p4::cache::l2_cache_object_ctrl::L2_CACHE_MEM_OBJECT_R","esp32p4::cache::clock_gate::CLK_EN_R","esp32p4::interrupt_core0::clock_gate::CORE0_REG_CLK_EN_R","esp32p4::interrupt_core1::clock_gate::CORE1_REG_CLK_EN_R","esp32p4::mipi_csi_bridge::clk_en::CLK_EN_R","esp32p4::mipi_csi_bridge::csi_en::CSI_BRIG_EN_R","esp32p4::mipi_csi_bridge::dma_req_cfg::DMA_CFG_UPD_BY_BLK_R","esp32p4::mipi_csi_bridge::dma_req_cfg::DMA_FORCE_RD_STATUS_R","esp32p4::mipi_csi_bridge::frame_cfg::HAS_HSYNC_E_R","esp32p4::mipi_csi_bridge::frame_cfg::VADR_NUM_CHECK_R","esp32p4::mipi_csi_bridge::endian_mode::BYTE_ENDIAN_ORDER_R","esp32p4::mipi_csi_bridge::endian_mode::BIT_ENDIAN_ORDER_R","esp32p4::mipi_csi_bridge::int_raw::VADR_NUM_GT_INT_RAW_R","esp32p4::mipi_csi_bridge::int_raw::VADR_NUM_LT_INT_RAW_R","esp32p4::mipi_csi_bridge::int_raw::DISCARD_INT_RAW_R","esp32p4::mipi_csi_bridge::int_raw::CSI_BUF_OVERRUN_INT_RAW_R","esp32p4::mipi_csi_bridge::int_raw::CSI_ASYNC_FIFO_OVF_INT_RAW_R","esp32p4::mipi_csi_bridge::int_raw::DMA_CFG_HAS_UPDATED_INT_RAW_R","esp32p4::mipi_csi_bridge::int_st::VADR_NUM_GT_INT_ST_R","esp32p4::mipi_csi_bridge::int_st::VADR_NUM_LT_INT_ST_R","esp32p4::mipi_csi_bridge::int_st::DISCARD_INT_ST_R","esp32p4::mipi_csi_bridge::int_st::CSI_BUF_OVERRUN_INT_ST_R","esp32p4::mipi_csi_bridge::int_st::CSI_ASYNC_FIFO_OVF_INT_ST_R","esp32p4::mipi_csi_bridge::int_st::DMA_CFG_HAS_UPDATED_INT_ST_R","esp32p4::mipi_csi_bridge::int_ena::VADR_NUM_GT_INT_ENA_R","esp32p4::mipi_csi_bridge::int_ena::VADR_NUM_LT_INT_ENA_R","esp32p4::mipi_csi_bridge::int_ena::DISCARD_INT_ENA_R","esp32p4::mipi_csi_bridge::int_ena::CSI_BUF_OVERRUN_INT_ENA_R","esp32p4::mipi_csi_bridge::int_ena::CSI_ASYNC_FIFO_OVF_INT_ENA_R","esp32p4::mipi_csi_bridge::int_ena::DMA_CFG_HAS_UPDATED_INT_ENA_R","esp32p4::mipi_csi_bridge::rdn_eco_cs::RDN_ECO_EN_R","esp32p4::mipi_csi_bridge::rdn_eco_cs::RDN_ECO_RESULT_R","esp32p4::mipi_csi_bridge::host_ctrl::CSI_ENABLECLK_R","esp32p4::mipi_csi_bridge::host_ctrl::CSI_CFG_CLK_EN_R","esp32p4::mipi_csi_bridge::host_ctrl::LOOPBK_TEST_EN_R","esp32p4::mipi_csi_bridge::mem_ctrl::CSI_BRIDGE_MEM_CLK_FORCE_ON_R","esp32p4::mipi_csi_host::csi2_resetn::CSI2_RESETN_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_PHY_FATAL_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_PKT_FATAL_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_BNDRY_FRAME_FATAL_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_SEQ_FRAME_FATAL_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_CRC_FRAME_FATAL_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_PLD_CRC_FATAL_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_DATA_ID_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_ECC_CORRECTED_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_PHY_R","esp32p4::mipi_csi_host::phy_shutdownz::PHY_SHUTDOWNZ_R","esp32p4::mipi_csi_host::dphy_rstz::DPHY_RSTZ_R","esp32p4::mipi_csi_host::phy_rx::PHY_RXULPSESC_0_R","esp32p4::mipi_csi_host::phy_rx::PHY_RXULPSESC_1_R","esp32p4::mipi_csi_host::phy_rx::PHY_RXULPSCLKNOT_R","esp32p4::mipi_csi_host::phy_rx::PHY_RXCLKACTIVEHS_R","esp32p4::mipi_csi_host::phy_stopstate::PHY_STOPSTATEDATA_0_R","esp32p4::mipi_csi_host::phy_stopstate::PHY_STOPSTATEDATA_1_R","esp32p4::mipi_csi_host::phy_stopstate::PHY_STOPSTATECLK_R","esp32p4::mipi_csi_host::phy_test_ctrl0::PHY_TESTCLR_R","esp32p4::mipi_csi_host::phy_test_ctrl0::PHY_TESTCLK_R","esp32p4::mipi_csi_host::phy_test_ctrl1::PHY_TESTEN_R","esp32p4::mipi_csi_host::vc_extension::VCX_R","esp32p4::mipi_csi_host::phy_cal::RXSKEWCALHS_R","esp32p4::mipi_csi_host::int_st_phy_fatal::ST_PHY_ERRSOTSYNCHS_0_R","esp32p4::mipi_csi_host::int_st_phy_fatal::ST_PHY_ERRSOTSYNCHS_1_R","esp32p4::mipi_csi_host::int_msk_phy_fatal::MASK_PHY_ERRSOTSYNCHS_0_R","esp32p4::mipi_csi_host::int_msk_phy_fatal::MASK_PHY_ERRSOTSYNCHS_1_R","esp32p4::mipi_csi_host::int_force_phy_fatal::FORCE_PHY_ERRSOTSYNCHS_0_R","esp32p4::mipi_csi_host::int_force_phy_fatal::FORCE_PHY_ERRSOTSYNCHS_1_R","esp32p4::mipi_csi_host::int_st_pkt_fatal::ST_ERR_ECC_DOUBLE_R","esp32p4::mipi_csi_host::int_st_pkt_fatal::ST_SHORTER_PAYLOAD_R","esp32p4::mipi_csi_host::int_msk_pkt_fatal::MASK_ERR_ECC_DOUBLE_R","esp32p4::mipi_csi_host::int_msk_pkt_fatal::MASK_SHORTER_PAYLOAD_R","esp32p4::mipi_csi_host::int_force_pkt_fatal::FORCE_ERR_ECC_DOUBLE_R","esp32p4::mipi_csi_host::int_force_pkt_fatal::FORCE_SHORTER_PAYLOAD_R","esp32p4::mipi_csi_host::int_st_phy::ST_PHY_ERRSOTHS_0_R","esp32p4::mipi_csi_host::int_st_phy::ST_PHY_ERRSOTHS_1_R","esp32p4::mipi_csi_host::int_st_phy::ST_PHY_ERRESC_0_R","esp32p4::mipi_csi_host::int_st_phy::ST_PHY_ERRESC_1_R","esp32p4::mipi_csi_host::int_msk_phy::MASK_PHY_ERRSOTHS_0_R","esp32p4::mipi_csi_host::int_msk_phy::MASK_PHY_ERRSOTHS_1_R","esp32p4::mipi_csi_host::int_msk_phy::MASK_PHY_ERRESC_0_R","esp32p4::mipi_csi_host::int_msk_phy::MASK_PHY_ERRESC_1_R","esp32p4::mipi_csi_host::int_force_phy::FORCE_PHY_ERRSOTHS_0_R","esp32p4::mipi_csi_host::int_force_phy::FORCE_PHY_ERRSOTHS_1_R","esp32p4::mipi_csi_host::int_force_phy::FORCE_PHY_ERRESC_0_R","esp32p4::mipi_csi_host::int_force_phy::FORCE_PHY_ERRESC_1_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC0_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC1_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC2_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC3_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC4_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC5_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC6_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC7_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC8_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC9_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC10_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC11_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC12_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC13_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC14_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC15_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC0_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC1_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC2_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC3_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC4_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC5_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC6_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC7_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC8_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC9_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC10_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC11_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC12_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC13_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC14_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC15_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC0_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC1_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC2_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC3_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC4_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC5_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC6_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC7_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC8_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC9_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC10_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC11_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC12_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC13_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC14_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC15_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC0_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC1_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC2_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC3_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC4_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC5_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC6_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC7_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC8_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC9_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC10_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC11_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC12_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC13_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC14_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC15_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC0_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC1_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC2_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC3_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC4_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC5_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC6_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC7_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC8_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC9_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC10_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC11_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC12_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC13_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC14_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC15_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC0_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC1_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC2_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC3_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC4_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC5_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC6_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC7_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC8_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC9_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC10_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC11_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC12_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC13_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC14_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC15_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC0_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC1_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC2_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC3_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC4_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC5_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC6_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC7_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC8_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC9_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC10_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC11_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC12_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC13_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC14_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC15_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC0_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC1_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC2_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC3_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC4_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC5_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC6_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC7_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC8_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC9_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC10_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC11_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC12_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC13_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC14_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC15_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC0_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC1_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC2_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC3_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC4_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC5_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC6_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC7_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC8_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC9_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC10_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC11_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC12_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC13_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC14_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC15_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC0_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC1_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC2_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC3_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC4_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC5_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC6_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC7_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC8_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC9_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC10_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC11_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC12_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC13_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC14_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC15_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC0_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC1_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC2_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC3_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC4_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC5_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC6_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC7_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC8_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC9_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC10_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC11_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC12_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC13_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC14_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC15_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC0_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC1_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC2_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC3_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC4_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC5_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC6_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC7_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC8_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC9_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC10_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC11_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC12_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC13_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC14_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC15_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC0_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC1_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC2_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC3_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC4_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC5_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC6_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC7_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC8_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC9_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC10_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC11_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC12_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC13_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC14_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC15_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC0_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC1_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC2_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC3_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC4_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC5_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC6_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC7_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC8_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC9_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC10_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC11_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC12_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC13_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC14_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC15_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC0_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC1_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC2_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC3_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC4_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC5_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC6_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC7_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC8_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC9_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC10_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC11_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC12_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC13_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC14_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC15_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC0_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC1_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC2_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC3_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC4_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC5_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC6_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC7_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC8_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC9_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC10_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC11_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC12_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC13_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC14_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC15_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC0_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC1_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC2_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC3_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC4_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC5_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC6_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC7_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC8_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC9_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC10_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC11_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC12_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC13_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC14_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC15_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC0_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC1_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC2_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC3_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC4_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC5_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC6_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC7_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC8_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC9_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC10_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC11_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC12_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC13_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC14_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC15_R","esp32p4::mipi_csi_host::scrambling::SCRAMBLE_ENABLE_R","esp32p4::dma::cfg0::DMAC_EN_R","esp32p4::dma::cfg0::INT_EN_R","esp32p4::dma::chen0::CH1_EN_R","esp32p4::dma::chen0::CH2_EN_R","esp32p4::dma::chen0::CH3_EN_R","esp32p4::dma::chen0::CH4_EN_R","esp32p4::dma::chen0::CH1_SUSP_R","esp32p4::dma::chen0::CH2_SUSP_R","esp32p4::dma::chen0::CH3_SUSP_R","esp32p4::dma::chen0::CH4_SUSP_R","esp32p4::dma::chen1::CH1_ABORT_R","esp32p4::dma::chen1::CH2_ABORT_R","esp32p4::dma::chen1::CH3_ABORT_R","esp32p4::dma::chen1::CH4_ABORT_R","esp32p4::dma::intstatus0::CH1_INTSTAT_R","esp32p4::dma::intstatus0::CH2_INTSTAT_R","esp32p4::dma::intstatus0::CH3_INTSTAT_R","esp32p4::dma::intstatus0::CH4_INTSTAT_R","esp32p4::dma::intstatus0::COMMONREG_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_SLVIF_COMMONREG_DEC_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF1_RCH0_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF1_RCH1_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF1_BCH_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF1_BCH_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF2_RCH0_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF2_RCH1_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF2_BCH_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF2_BCH_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_SLVIF_COMMONREG_DEC_ERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_SLVIF_COMMONREG_WR2RO_ERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_SLVIF_COMMONREG_RD2WO_ERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_SLVIF_COMMONREG_WRONHOLD_ERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_SLVIF_COMMONREG_WRPARITY_ERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_SLVIF_UNDEFINEDREG_DEC_ERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF1_RCH0_ECCPROT_CORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF1_RCH1_ECCPROT_CORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF1_BCH_ECCPROT_CORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF1_BCH_ECCPROT_UNCORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF2_RCH0_ECCPROT_CORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF2_RCH1_ECCPROT_CORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF2_BCH_ECCPROT_CORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF2_BCH_ECCPROT_UNCORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intstatus0::SLVIF_COMMONREG_DEC_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::SLVIF_COMMONREG_WR2RO_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::SLVIF_COMMONREG_RD2WO_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF1_RCH0_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF1_RCH0_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF1_RCH1_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF1_RCH1_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF1_BCH_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF1_BCH_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF2_RCH0_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF2_RCH0_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF2_RCH1_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF2_RCH1_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF2_BCH_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF2_BCH_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::reset0::DMAC_RST_R","esp32p4::dma::lowpower_cfg0::GBL_CSLP_EN_R","esp32p4::dma::lowpower_cfg0::CHNL_CSLP_EN_R","esp32p4::dma::lowpower_cfg0::SBIU_CSLP_EN_R","esp32p4::dma::lowpower_cfg0::MXIF_CSLP_EN_R","esp32p4::dma::ch1_ctl0::CH1_SMS_R","esp32p4::dma::ch1_ctl0::CH1_DMS_R","esp32p4::dma::ch1_ctl0::CH1_SINC_R","esp32p4::dma::ch1_ctl0::CH1_DINC_R","esp32p4::dma::ch1_ctl0::CH1_NONPOSTED_LASTWRITE_EN_R","esp32p4::dma::ch1_ctl1::CH1_ARLEN_EN_R","esp32p4::dma::ch1_ctl1::CH1_AWLEN_EN_R","esp32p4::dma::ch1_ctl1::CH1_SRC_STAT_EN_R","esp32p4::dma::ch1_ctl1::CH1_DST_STAT_EN_R","esp32p4::dma::ch1_ctl1::CH1_IOC_BLKTFR_R","esp32p4::dma::ch1_ctl1::CH1_SHADOWREG_OR_LLI_LAST_R","esp32p4::dma::ch1_ctl1::CH1_SHADOWREG_OR_LLI_VALID_R","esp32p4::dma::ch1_cfg1::CH1_HS_SEL_SRC_R","esp32p4::dma::ch1_cfg1::CH1_HS_SEL_DST_R","esp32p4::dma::ch1_cfg1::CH1_SRC_HWHS_POL_R","esp32p4::dma::ch1_cfg1::CH1_DST_HWHS_POL_R","esp32p4::dma::ch1_cfg1::CH1_LOCK_CH_R","esp32p4::dma::ch1_llp0::CH1_LMS_R","esp32p4::dma::ch1_swhssrc0::CH1_SWHS_REQ_SRC_R","esp32p4::dma::ch1_swhssrc0::CH1_SWHS_SGLREQ_SRC_R","esp32p4::dma::ch1_swhssrc0::CH1_SWHS_LST_SRC_R","esp32p4::dma::ch1_swhsdst0::CH1_SWHS_REQ_DST_R","esp32p4::dma::ch1_swhsdst0::CH1_SWHS_SGLREQ_DST_R","esp32p4::dma::ch1_swhsdst0::CH1_SWHS_LST_DST_R","esp32p4::dma::ch1_axi_id0::CH1_AXI_READ_ID_SUFFIX_R","esp32p4::dma::ch1_axi_id0::CH1_AXI_WRITE_ID_SUFFIX_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_BLOCK_TFR_DONE_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_DMA_TFR_DONE_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SRC_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_DST_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SRC_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_DST_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SRC_SLV_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_DST_SLV_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_LLI_RD_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_LLI_WR_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_LLI_RD_SLV_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_LLI_WR_SLV_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SLVIF_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_CH_LOCK_CLEARED_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_CH_SRC_SUSPENDED_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_CH_SUSPENDED_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_CH_DISABLED_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_CH_ABORTED_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable1::CH1_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable1::CH1_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable1::CH1_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable1::CH1_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_BLOCK_TFR_DONE_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_DMA_TFR_DONE_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SRC_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_DST_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SRC_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_DST_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SRC_SLV_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_DST_SLV_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_LLI_RD_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_LLI_WR_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_LLI_RD_SLV_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_LLI_WR_SLV_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SLVIF_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SLVIF_WR2RO_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SLVIF_RD2RWO_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SLVIF_WRONCHEN_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SLVIF_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SLVIF_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_CH_LOCK_CLEARED_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_CH_SRC_SUSPENDED_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_CH_SUSPENDED_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_CH_DISABLED_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_CH_ABORTED_INTSTAT_R","esp32p4::dma::ch1_intstatus1::CH1_ECC_PROT_CHMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch1_intstatus1::CH1_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch1_intstatus1::CH1_ECC_PROT_UIDMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch1_intstatus1::CH1_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_DMA_TFR_DONE_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SRC_TRANSCOMP_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_DST_TRANSCOMP_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SRC_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_DST_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SRC_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_DST_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_CH_SUSPENDED_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_CH_DISABLED_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_CH_ABORTED_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable1::CH1_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable1::CH1_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable1::CH1_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable1::CH1_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_R","esp32p4::dma::ch2_ctl0::CH2_SMS_R","esp32p4::dma::ch2_ctl0::CH2_DMS_R","esp32p4::dma::ch2_ctl0::CH2_SINC_R","esp32p4::dma::ch2_ctl0::CH2_DINC_R","esp32p4::dma::ch2_ctl0::CH2_NONPOSTED_LASTWRITE_EN_R","esp32p4::dma::ch2_ctl1::CH2_ARLEN_EN_R","esp32p4::dma::ch2_ctl1::CH2_AWLEN_EN_R","esp32p4::dma::ch2_ctl1::CH2_SRC_STAT_EN_R","esp32p4::dma::ch2_ctl1::CH2_DST_STAT_EN_R","esp32p4::dma::ch2_ctl1::CH2_IOC_BLKTFR_R","esp32p4::dma::ch2_ctl1::CH2_SHADOWREG_OR_LLI_LAST_R","esp32p4::dma::ch2_ctl1::CH2_SHADOWREG_OR_LLI_VALID_R","esp32p4::dma::ch2_cfg1::CH2_HS_SEL_SRC_R","esp32p4::dma::ch2_cfg1::CH2_HS_SEL_DST_R","esp32p4::dma::ch2_cfg1::CH2_SRC_HWHS_POL_R","esp32p4::dma::ch2_cfg1::CH2_DST_HWHS_POL_R","esp32p4::dma::ch2_cfg1::CH2_LOCK_CH_R","esp32p4::dma::ch2_llp0::CH2_LMS_R","esp32p4::dma::ch2_swhssrc0::CH2_SWHS_REQ_SRC_R","esp32p4::dma::ch2_swhssrc0::CH2_SWHS_SGLREQ_SRC_R","esp32p4::dma::ch2_swhssrc0::CH2_SWHS_LST_SRC_R","esp32p4::dma::ch2_swhsdst0::CH2_SWHS_REQ_DST_R","esp32p4::dma::ch2_swhsdst0::CH2_SWHS_SGLREQ_DST_R","esp32p4::dma::ch2_swhsdst0::CH2_SWHS_LST_DST_R","esp32p4::dma::ch2_axi_id0::CH2_AXI_READ_ID_SUFFIX_R","esp32p4::dma::ch2_axi_id0::CH2_AXI_WRITE_ID_SUFFIX_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_BLOCK_TFR_DONE_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_DMA_TFR_DONE_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SRC_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_DST_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SRC_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_DST_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SRC_SLV_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_DST_SLV_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_LLI_RD_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_LLI_WR_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_LLI_RD_SLV_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_LLI_WR_SLV_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SLVIF_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_CH_LOCK_CLEARED_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_CH_SRC_SUSPENDED_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_CH_SUSPENDED_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_CH_DISABLED_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_CH_ABORTED_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable1::CH2_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable1::CH2_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable1::CH2_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable1::CH2_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_BLOCK_TFR_DONE_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_DMA_TFR_DONE_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SRC_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_DST_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SRC_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_DST_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SRC_SLV_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_DST_SLV_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_LLI_RD_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_LLI_WR_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_LLI_RD_SLV_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_LLI_WR_SLV_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SLVIF_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SLVIF_WR2RO_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SLVIF_RD2RWO_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SLVIF_WRONCHEN_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SLVIF_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SLVIF_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_CH_LOCK_CLEARED_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_CH_SRC_SUSPENDED_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_CH_SUSPENDED_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_CH_DISABLED_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_CH_ABORTED_INTSTAT_R","esp32p4::dma::ch2_intstatus1::CH2_ECC_PROT_CHMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch2_intstatus1::CH2_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch2_intstatus1::CH2_ECC_PROT_UIDMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch2_intstatus1::CH2_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_DMA_TFR_DONE_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SRC_TRANSCOMP_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_DST_TRANSCOMP_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SRC_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_DST_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SRC_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_DST_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_CH_SUSPENDED_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_CH_DISABLED_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_CH_ABORTED_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable1::CH2_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable1::CH2_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable1::CH2_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable1::CH2_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_R","esp32p4::dma::ch3_ctl0::CH3_SMS_R","esp32p4::dma::ch3_ctl0::CH3_DMS_R","esp32p4::dma::ch3_ctl0::CH3_SINC_R","esp32p4::dma::ch3_ctl0::CH3_DINC_R","esp32p4::dma::ch3_ctl0::CH3_NONPOSTED_LASTWRITE_EN_R","esp32p4::dma::ch3_ctl1::CH3_ARLEN_EN_R","esp32p4::dma::ch3_ctl1::CH3_AWLEN_EN_R","esp32p4::dma::ch3_ctl1::CH3_SRC_STAT_EN_R","esp32p4::dma::ch3_ctl1::CH3_DST_STAT_EN_R","esp32p4::dma::ch3_ctl1::CH3_IOC_BLKTFR_R","esp32p4::dma::ch3_ctl1::CH3_SHADOWREG_OR_LLI_LAST_R","esp32p4::dma::ch3_ctl1::CH3_SHADOWREG_OR_LLI_VALID_R","esp32p4::dma::ch3_cfg1::CH3_HS_SEL_SRC_R","esp32p4::dma::ch3_cfg1::CH3_HS_SEL_DST_R","esp32p4::dma::ch3_cfg1::CH3_SRC_HWHS_POL_R","esp32p4::dma::ch3_cfg1::CH3_DST_HWHS_POL_R","esp32p4::dma::ch3_cfg1::CH3_LOCK_CH_R","esp32p4::dma::ch3_llp0::CH3_LMS_R","esp32p4::dma::ch3_swhssrc0::CH3_SWHS_REQ_SRC_R","esp32p4::dma::ch3_swhssrc0::CH3_SWHS_SGLREQ_SRC_R","esp32p4::dma::ch3_swhssrc0::CH3_SWHS_LST_SRC_R","esp32p4::dma::ch3_swhsdst0::CH3_SWHS_REQ_DST_R","esp32p4::dma::ch3_swhsdst0::CH3_SWHS_SGLREQ_DST_R","esp32p4::dma::ch3_swhsdst0::CH3_SWHS_LST_DST_R","esp32p4::dma::ch3_axi_id0::CH3_AXI_READ_ID_SUFFIX_R","esp32p4::dma::ch3_axi_id0::CH3_AXI_WRITE_ID_SUFFIX_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_BLOCK_TFR_DONE_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_DMA_TFR_DONE_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SRC_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_DST_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SRC_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_DST_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SRC_SLV_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_DST_SLV_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_LLI_RD_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_LLI_WR_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_LLI_RD_SLV_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_LLI_WR_SLV_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SLVIF_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_CH_LOCK_CLEARED_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_CH_SRC_SUSPENDED_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_CH_SUSPENDED_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_CH_DISABLED_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_CH_ABORTED_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable1::CH3_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable1::CH3_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable1::CH3_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable1::CH3_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_BLOCK_TFR_DONE_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_DMA_TFR_DONE_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SRC_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_DST_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SRC_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_DST_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SRC_SLV_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_DST_SLV_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_LLI_RD_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_LLI_WR_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_LLI_RD_SLV_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_LLI_WR_SLV_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SLVIF_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SLVIF_WR2RO_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SLVIF_RD2RWO_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SLVIF_WRONCHEN_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SLVIF_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SLVIF_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_CH_LOCK_CLEARED_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_CH_SRC_SUSPENDED_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_CH_SUSPENDED_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_CH_DISABLED_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_CH_ABORTED_INTSTAT_R","esp32p4::dma::ch3_intstatus1::CH3_ECC_PROT_CHMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch3_intstatus1::CH3_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch3_intstatus1::CH3_ECC_PROT_UIDMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch3_intstatus1::CH3_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_DMA_TFR_DONE_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SRC_TRANSCOMP_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_DST_TRANSCOMP_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SRC_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_DST_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SRC_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_DST_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_CH_SUSPENDED_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_CH_DISABLED_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_CH_ABORTED_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable1::CH3_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable1::CH3_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable1::CH3_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable1::CH3_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_R","esp32p4::dma::ch4_ctl0::CH4_SMS_R","esp32p4::dma::ch4_ctl0::CH4_DMS_R","esp32p4::dma::ch4_ctl0::CH4_SINC_R","esp32p4::dma::ch4_ctl0::CH4_DINC_R","esp32p4::dma::ch4_ctl0::CH4_NONPOSTED_LASTWRITE_EN_R","esp32p4::dma::ch4_ctl1::CH4_ARLEN_EN_R","esp32p4::dma::ch4_ctl1::CH4_AWLEN_EN_R","esp32p4::dma::ch4_ctl1::CH4_SRC_STAT_EN_R","esp32p4::dma::ch4_ctl1::CH4_DST_STAT_EN_R","esp32p4::dma::ch4_ctl1::CH4_IOC_BLKTFR_R","esp32p4::dma::ch4_ctl1::CH4_SHADOWREG_OR_LLI_LAST_R","esp32p4::dma::ch4_ctl1::CH4_SHADOWREG_OR_LLI_VALID_R","esp32p4::dma::ch4_cfg1::CH4_HS_SEL_SRC_R","esp32p4::dma::ch4_cfg1::CH4_HS_SEL_DST_R","esp32p4::dma::ch4_cfg1::CH4_SRC_HWHS_POL_R","esp32p4::dma::ch4_cfg1::CH4_DST_HWHS_POL_R","esp32p4::dma::ch4_cfg1::CH4_LOCK_CH_R","esp32p4::dma::ch4_llp0::CH4_LMS_R","esp32p4::dma::ch4_swhssrc0::CH4_SWHS_REQ_SRC_R","esp32p4::dma::ch4_swhssrc0::CH4_SWHS_SGLREQ_SRC_R","esp32p4::dma::ch4_swhssrc0::CH4_SWHS_LST_SRC_R","esp32p4::dma::ch4_swhsdst0::CH4_SWHS_REQ_DST_R","esp32p4::dma::ch4_swhsdst0::CH4_SWHS_SGLREQ_DST_R","esp32p4::dma::ch4_swhsdst0::CH4_SWHS_LST_DST_R","esp32p4::dma::ch4_axi_id0::CH4_AXI_READ_ID_SUFFIX_R","esp32p4::dma::ch4_axi_id0::CH4_AXI_WRITE_ID_SUFFIX_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_BLOCK_TFR_DONE_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_DMA_TFR_DONE_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SRC_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_DST_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SRC_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_DST_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SRC_SLV_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_DST_SLV_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_LLI_RD_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_LLI_WR_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_LLI_RD_SLV_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_LLI_WR_SLV_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SLVIF_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_CH_LOCK_CLEARED_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_CH_SRC_SUSPENDED_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_CH_SUSPENDED_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_CH_DISABLED_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_CH_ABORTED_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable1::CH4_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable1::CH4_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable1::CH4_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable1::CH4_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_BLOCK_TFR_DONE_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_DMA_TFR_DONE_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SRC_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_DST_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SRC_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_DST_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SRC_SLV_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_DST_SLV_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_LLI_RD_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_LLI_WR_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_LLI_RD_SLV_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_LLI_WR_SLV_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SLVIF_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SLVIF_WR2RO_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SLVIF_RD2RWO_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SLVIF_WRONCHEN_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SLVIF_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SLVIF_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_CH_LOCK_CLEARED_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_CH_SRC_SUSPENDED_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_CH_SUSPENDED_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_CH_DISABLED_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_CH_ABORTED_INTSTAT_R","esp32p4::dma::ch4_intstatus1::CH4_ECC_PROT_CHMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch4_intstatus1::CH4_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch4_intstatus1::CH4_ECC_PROT_UIDMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch4_intstatus1::CH4_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_DMA_TFR_DONE_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SRC_TRANSCOMP_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_DST_TRANSCOMP_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SRC_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_DST_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SRC_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_DST_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_CH_SUSPENDED_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_CH_DISABLED_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_CH_ABORTED_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable1::CH4_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable1::CH4_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable1::CH4_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable1::CH4_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_R","esp32p4::ds::query_busy::QUERY_BUSY_R","esp32p4::ds::query_check::MD_ERROR_R","esp32p4::ds::query_check::PADDING_BAD_R","esp32p4::mipi_dsi_bridge::clk_en::CLK_EN_R","esp32p4::mipi_dsi_bridge::en::DSI_EN_R","esp32p4::mipi_dsi_bridge::raw_num_cfg::UNALIGN_64BIT_EN_R","esp32p4::mipi_dsi_bridge::raw_buf_credit_ctl::CREDIT_RESET_R","esp32p4::mipi_dsi_bridge::pixel_type::DATA_IN_TYPE_R","esp32p4::mipi_dsi_bridge::dma_block_interval::RAW_NUM_TOTAL_AUTO_RELOAD_R","esp32p4::mipi_dsi_bridge::dma_block_interval::EN_R","esp32p4::mipi_dsi_bridge::dpi_lcd_ctl::DPISHUTDN_R","esp32p4::mipi_dsi_bridge::dpi_lcd_ctl::DPICOLORM_R","esp32p4::mipi_dsi_bridge::dpi_lcd_ctl::DPIUPDATECFG_R","esp32p4::mipi_dsi_bridge::dpi_misc_config::DPI_EN_R","esp32p4::mipi_dsi_bridge::int_ena::UNDERRUN_INT_ENA_R","esp32p4::mipi_dsi_bridge::int_raw::UNDERRUN_INT_RAW_R","esp32p4::mipi_dsi_bridge::int_st::UNDERRUN_INT_ST_R","esp32p4::mipi_dsi_bridge::host_bist_ctl::BISTOK_R","esp32p4::mipi_dsi_bridge::host_bist_ctl::BISTON_R","esp32p4::mipi_dsi_bridge::host_trigger_rev::TX_TRIGGER_REV_EN_R","esp32p4::mipi_dsi_bridge::host_trigger_rev::RX_TRIGGER_REV_EN_R","esp32p4::mipi_dsi_bridge::dma_frame_interval::DMA_MULTIBLK_EN_R","esp32p4::mipi_dsi_bridge::dma_frame_interval::EN_R","esp32p4::mipi_dsi_bridge::rdn_eco_cs::RDN_ECO_EN_R","esp32p4::mipi_dsi_bridge::rdn_eco_cs::RDN_ECO_RESULT_R","esp32p4::mipi_dsi_bridge::host_ctrl::DSI_CFG_REF_CLK_EN_R","esp32p4::mipi_dsi_bridge::mem_clk_ctrl::DSI_BRIDGE_MEM_CLK_FORCE_ON_R","esp32p4::mipi_dsi_bridge::mem_clk_ctrl::DSI_MEM_CLK_FORCE_ON_R","esp32p4::mipi_dsi_bridge::dma_flow_ctrl::DSI_DMA_FLOW_CONTROLLER_R","esp32p4::mipi_dsi_bridge::yuv_cfg::PROTOCAL_R","esp32p4::mipi_dsi_bridge::yuv_cfg::YUV_PIX_ENDIAN_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXREQUESTESC_1_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXVALIDESC_1_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXLPDTESC_1_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_BASEDIR_1_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXREQUESTESC_0_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXVALIDESC_0_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXLPDTESC_0_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_BASEDIR_0_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_LOOPBACK_CHECK_DONE_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_LOOPBACK_EN_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_LOOPBACK_OK_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_TXREQUESTDATAHS_1_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_BASEDIR_1_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_TXREQUESTDATAHS_0_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_BASEDIR_0_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_TXREQUESTHSCLK_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_LOOPBACK_CHECK_DONE_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_LOOPBACK_EN_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_LOOPBACK_OK_R","esp32p4::mipi_dsi_host::pwr_up::SHUTDOWNZ_R","esp32p4::mipi_dsi_host::dpi_color_coding::LOOSELY18_EN_R","esp32p4::mipi_dsi_host::dpi_cfg_pol::DATAEN_ACTIVE_LOW_R","esp32p4::mipi_dsi_host::dpi_cfg_pol::VSYNC_ACTIVE_LOW_R","esp32p4::mipi_dsi_host::dpi_cfg_pol::HSYNC_ACTIVE_LOW_R","esp32p4::mipi_dsi_host::dpi_cfg_pol::SHUTD_ACTIVE_LOW_R","esp32p4::mipi_dsi_host::dpi_cfg_pol::COLORM_ACTIVE_LOW_R","esp32p4::mipi_dsi_host::dbi_partitioning_en::PARTITIONING_EN_R","esp32p4::mipi_dsi_host::pckhdl_cfg::EOTP_TX_EN_R","esp32p4::mipi_dsi_host::pckhdl_cfg::EOTP_RX_EN_R","esp32p4::mipi_dsi_host::pckhdl_cfg::BTA_EN_R","esp32p4::mipi_dsi_host::pckhdl_cfg::ECC_RX_EN_R","esp32p4::mipi_dsi_host::pckhdl_cfg::CRC_RX_EN_R","esp32p4::mipi_dsi_host::pckhdl_cfg::EOTP_TX_LP_EN_R","esp32p4::mipi_dsi_host::mode_cfg::CMD_VIDEO_MODE_R","esp32p4::mipi_dsi_host::vid_mode_cfg::LP_VSA_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::LP_VBP_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::LP_VFP_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::LP_VACT_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::LP_HBP_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::LP_HFP_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::FRAME_BTA_ACK_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::LP_CMD_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::VPG_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::VPG_MODE_R","esp32p4::mipi_dsi_host::vid_mode_cfg::VPG_ORIENTATION_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::TEAR_FX_EN_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::ACK_RQST_EN_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::GEN_SW_0P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::GEN_SW_1P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::GEN_SW_2P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::GEN_SR_0P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::GEN_SR_1P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::GEN_SR_2P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::GEN_LW_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::DCS_SW_0P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::DCS_SW_1P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::DCS_SR_0P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::DCS_LW_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::MAX_RD_PKT_SIZE_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_CMD_EMPTY_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_CMD_FULL_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_PLD_W_EMPTY_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_PLD_W_FULL_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_PLD_R_EMPTY_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_PLD_R_FULL_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_RD_CMD_BUSY_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_BUFF_CMD_EMPTY_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_BUFF_CMD_FULL_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_BUFF_PLD_EMPTY_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_BUFF_PLD_FULL_R","esp32p4::mipi_dsi_host::sdf_3d::SECOND_VSYNC_R","esp32p4::mipi_dsi_host::sdf_3d::RIGHT_FIRST_R","esp32p4::mipi_dsi_host::sdf_3d::SEND_3D_CFG_R","esp32p4::mipi_dsi_host::lpclk_ctrl::PHY_TXREQUESTCLKHS_R","esp32p4::mipi_dsi_host::lpclk_ctrl::AUTO_CLKLANE_CTRL_R","esp32p4::mipi_dsi_host::phy_rstz::PHY_SHUTDOWNZ_R","esp32p4::mipi_dsi_host::phy_rstz::PHY_RSTZ_R","esp32p4::mipi_dsi_host::phy_rstz::PHY_ENABLECLK_R","esp32p4::mipi_dsi_host::phy_rstz::PHY_FORCEPLL_R","esp32p4::mipi_dsi_host::phy_ulps_ctrl::PHY_TXREQULPSCLK_R","esp32p4::mipi_dsi_host::phy_ulps_ctrl::PHY_TXEXITULPSCLK_R","esp32p4::mipi_dsi_host::phy_ulps_ctrl::PHY_TXREQULPSLAN_R","esp32p4::mipi_dsi_host::phy_ulps_ctrl::PHY_TXEXITULPSLAN_R","esp32p4::mipi_dsi_host::phy_status::PHY_LOCK_R","esp32p4::mipi_dsi_host::phy_status::PHY_DIRECTION_R","esp32p4::mipi_dsi_host::phy_status::PHY_STOPSTATECLKLANE_R","esp32p4::mipi_dsi_host::phy_status::PHY_ULPSACTIVENOTCLK_R","esp32p4::mipi_dsi_host::phy_status::PHY_STOPSTATE0LANE_R","esp32p4::mipi_dsi_host::phy_status::PHY_ULPSACTIVENOT0LANE_R","esp32p4::mipi_dsi_host::phy_status::PHY_RXULPSESC0LANE_R","esp32p4::mipi_dsi_host::phy_status::PHY_STOPSTATE1LANE_R","esp32p4::mipi_dsi_host::phy_status::PHY_ULPSACTIVENOT1LANE_R","esp32p4::mipi_dsi_host::phy_tst_ctrl0::PHY_TESTCLR_R","esp32p4::mipi_dsi_host::phy_tst_ctrl0::PHY_TESTCLK_R","esp32p4::mipi_dsi_host::phy_tst_ctrl1::PHY_TESTEN_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_0_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_1_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_2_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_3_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_4_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_5_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_6_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_7_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_8_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_9_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_10_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_11_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_12_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_13_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_14_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_15_R","esp32p4::mipi_dsi_host::int_st0::DPHY_ERRORS_0_R","esp32p4::mipi_dsi_host::int_st0::DPHY_ERRORS_1_R","esp32p4::mipi_dsi_host::int_st0::DPHY_ERRORS_2_R","esp32p4::mipi_dsi_host::int_st0::DPHY_ERRORS_3_R","esp32p4::mipi_dsi_host::int_st0::DPHY_ERRORS_4_R","esp32p4::mipi_dsi_host::int_st1::TO_HS_TX_R","esp32p4::mipi_dsi_host::int_st1::TO_LP_RX_R","esp32p4::mipi_dsi_host::int_st1::ECC_SINGLE_ERR_R","esp32p4::mipi_dsi_host::int_st1::ECC_MILTI_ERR_R","esp32p4::mipi_dsi_host::int_st1::CRC_ERR_R","esp32p4::mipi_dsi_host::int_st1::PKT_SIZE_ERR_R","esp32p4::mipi_dsi_host::int_st1::EOPT_ERR_R","esp32p4::mipi_dsi_host::int_st1::DPI_PLD_WR_ERR_R","esp32p4::mipi_dsi_host::int_st1::GEN_CMD_WR_ERR_R","esp32p4::mipi_dsi_host::int_st1::GEN_PLD_WR_ERR_R","esp32p4::mipi_dsi_host::int_st1::GEN_PLD_SEND_ERR_R","esp32p4::mipi_dsi_host::int_st1::GEN_PLD_RD_ERR_R","esp32p4::mipi_dsi_host::int_st1::GEN_PLD_RECEV_ERR_R","esp32p4::mipi_dsi_host::int_st1::DPI_BUFF_PLD_UNDER_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_0_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_1_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_2_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_3_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_4_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_5_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_6_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_7_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_8_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_9_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_10_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_11_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_12_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_13_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_14_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_15_R","esp32p4::mipi_dsi_host::int_msk0::MASK_DPHY_ERRORS_0_R","esp32p4::mipi_dsi_host::int_msk0::MASK_DPHY_ERRORS_1_R","esp32p4::mipi_dsi_host::int_msk0::MASK_DPHY_ERRORS_2_R","esp32p4::mipi_dsi_host::int_msk0::MASK_DPHY_ERRORS_3_R","esp32p4::mipi_dsi_host::int_msk0::MASK_DPHY_ERRORS_4_R","esp32p4::mipi_dsi_host::int_msk1::MASK_TO_HS_TX_R","esp32p4::mipi_dsi_host::int_msk1::MASK_TO_LP_RX_R","esp32p4::mipi_dsi_host::int_msk1::MASK_ECC_SINGLE_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_ECC_MILTI_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_CRC_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_PKT_SIZE_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_EOPT_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_DPI_PLD_WR_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_GEN_CMD_WR_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_GEN_PLD_WR_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_GEN_PLD_SEND_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_GEN_PLD_RD_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_GEN_PLD_RECEV_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_DPI_BUFF_PLD_UNDER_R","esp32p4::mipi_dsi_host::phy_cal::TXSKEWCALHS_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_0_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_1_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_2_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_3_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_4_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_5_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_6_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_7_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_8_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_9_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_10_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_11_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_12_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_13_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_14_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_15_R","esp32p4::mipi_dsi_host::int_force0::FORCE_DPHY_ERRORS_0_R","esp32p4::mipi_dsi_host::int_force0::FORCE_DPHY_ERRORS_1_R","esp32p4::mipi_dsi_host::int_force0::FORCE_DPHY_ERRORS_2_R","esp32p4::mipi_dsi_host::int_force0::FORCE_DPHY_ERRORS_3_R","esp32p4::mipi_dsi_host::int_force0::FORCE_DPHY_ERRORS_4_R","esp32p4::mipi_dsi_host::int_force1::FORCE_TO_HS_TX_R","esp32p4::mipi_dsi_host::int_force1::FORCE_TO_LP_RX_R","esp32p4::mipi_dsi_host::int_force1::FORCE_ECC_SINGLE_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_ECC_MILTI_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_CRC_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_PKT_SIZE_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_EOPT_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_DPI_PLD_WR_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_GEN_CMD_WR_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_GEN_PLD_WR_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_GEN_PLD_SEND_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_GEN_PLD_RD_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_GEN_PLD_RECEV_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_DPI_BUFF_PLD_UNDER_R","esp32p4::mipi_dsi_host::dsc_parameter::COMPRESSION_MODE_R","esp32p4::mipi_dsi_host::vid_shadow_ctrl::VID_SHADOW_EN_R","esp32p4::mipi_dsi_host::vid_shadow_ctrl::VID_SHADOW_REQ_R","esp32p4::mipi_dsi_host::vid_shadow_ctrl::VID_SHADOW_PIN_REQ_R","esp32p4::mipi_dsi_host::dpi_color_coding_act::LOOSELY18_EN_ACT_R","esp32p4::mipi_dsi_host::edpi_te_hw_cfg::HW_TEAR_EFFECT_ON_R","esp32p4::mipi_dsi_host::edpi_te_hw_cfg::HW_TEAR_EFFECT_GEN_R","esp32p4::mipi_dsi_host::edpi_te_hw_cfg::HW_SET_SCAN_LINE_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::LP_VSA_EN_ACT_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::LP_VBP_EN_ACT_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::LP_VFP_EN_ACT_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::LP_VACT_EN_ACT_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::LP_HBP_EN_ACT_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::LP_HFP_EN_ACT_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::FRAME_BTA_ACK_EN_ACT_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::LP_CMD_EN_ACT_R","esp32p4::mipi_dsi_host::vid_pkt_status::DPI_CMD_W_EMPTY_R","esp32p4::mipi_dsi_host::vid_pkt_status::DPI_CMD_W_FULL_R","esp32p4::mipi_dsi_host::vid_pkt_status::DPI_PLD_W_EMPTY_R","esp32p4::mipi_dsi_host::vid_pkt_status::DPI_PLD_W_FULL_R","esp32p4::mipi_dsi_host::vid_pkt_status::DPI_BUFF_PLD_EMPTY_R","esp32p4::mipi_dsi_host::vid_pkt_status::DPI_BUFF_PLD_FULL_R","esp32p4::mipi_dsi_host::sdf_3d_act::SECOND_VSYNC_ACT_R","esp32p4::mipi_dsi_host::sdf_3d_act::RIGHT_FIRST_ACT_R","esp32p4::mipi_dsi_host::sdf_3d_act::SEND_3D_CFG_ACT_R","esp32p4::ecc::mult_int_raw::CALC_DONE_INT_RAW_R","esp32p4::ecc::mult_int_st::CALC_DONE_INT_ST_R","esp32p4::ecc::mult_int_ena::CALC_DONE_INT_ENA_R","esp32p4::ecc::mult_conf::START_R","esp32p4::ecc::mult_conf::KEY_LENGTH_R","esp32p4::ecc::mult_conf::MOD_BASE_R","esp32p4::ecc::mult_conf::SECURITY_MODE_R","esp32p4::ecc::mult_conf::VERIFICATION_RESULT_R","esp32p4::ecc::mult_conf::CLK_EN_R","esp32p4::ecc::mult_conf::MEM_CLOCK_GATE_FORCE_ON_R","esp32p4::ecdsa::conf::ECC_CURVE_R","esp32p4::ecdsa::conf::SOFTWARE_SET_K_R","esp32p4::ecdsa::conf::SOFTWARE_SET_Z_R","esp32p4::ecdsa::conf::DETERMINISTIC_K_R","esp32p4::ecdsa::clk::GATE_FORCE_ON_R","esp32p4::ecdsa::int_raw::CALC_DONE_INT_RAW_R","esp32p4::ecdsa::int_raw::SHA_RELEASE_INT_RAW_R","esp32p4::ecdsa::int_st::CALC_DONE_INT_ST_R","esp32p4::ecdsa::int_st::SHA_RELEASE_INT_ST_R","esp32p4::ecdsa::int_ena::CALC_DONE_INT_ENA_R","esp32p4::ecdsa::int_ena::SHA_RELEASE_INT_ENA_R","esp32p4::ecdsa::result::OPERATION_RESULT_R","esp32p4::ecdsa::result::K_VALUE_WARNING_R","esp32p4::ecdsa::sha_busy::SHA_BUSY_R","esp32p4::efuse::rd_repeat_data0::USB_DEVICE_EXCHG_PINS_R","esp32p4::efuse::rd_repeat_data0::USB_OTG11_EXCHG_PINS_R","esp32p4::efuse::rd_repeat_data0::DIS_USB_JTAG_R","esp32p4::efuse::rd_repeat_data0::POWERGLITCH_EN_R","esp32p4::efuse::rd_repeat_data0::DIS_USB_SERIAL_JTAG_R","esp32p4::efuse::rd_repeat_data0::DIS_FORCE_DOWNLOAD_R","esp32p4::efuse::rd_repeat_data0::SPI_DOWNLOAD_MSPI_DIS_R","esp32p4::efuse::rd_repeat_data0::DIS_TWAI_R","esp32p4::efuse::rd_repeat_data0::JTAG_SEL_ENABLE_R","esp32p4::efuse::rd_repeat_data0::DIS_PAD_JTAG_R","esp32p4::efuse::rd_repeat_data0::DIS_DOWNLOAD_MANUAL_ENCRYPT_R","esp32p4::efuse::rd_repeat_data0::USB_PHY_SEL_R","esp32p4::efuse::rd_repeat_data1::FORCE_DISABLE_SW_INIT_KEY_R","esp32p4::efuse::rd_repeat_data1::XTS_KEY_LENGTH_256_R","esp32p4::efuse::rd_repeat_data1::SECURE_BOOT_KEY_REVOKE0_R","esp32p4::efuse::rd_repeat_data1::SECURE_BOOT_KEY_REVOKE1_R","esp32p4::efuse::rd_repeat_data1::SECURE_BOOT_KEY_REVOKE2_R","esp32p4::efuse::rd_repeat_data2::ECDSA_ENABLE_SOFT_K_R","esp32p4::efuse::rd_repeat_data2::CRYPT_DPA_ENABLE_R","esp32p4::efuse::rd_repeat_data2::SECURE_BOOT_EN_R","esp32p4::efuse::rd_repeat_data2::SECURE_BOOT_AGGRESSIVE_REVOKE_R","esp32p4::efuse::rd_repeat_data2::FLASH_TYPE_R","esp32p4::efuse::rd_repeat_data2::FLASH_ECC_EN_R","esp32p4::efuse::rd_repeat_data2::DIS_USB_OTG_DOWNLOAD_MODE_R","esp32p4::efuse::rd_repeat_data3::DIS_DOWNLOAD_MODE_R","esp32p4::efuse::rd_repeat_data3::DIS_DIRECT_BOOT_R","esp32p4::efuse::rd_repeat_data3::DIS_USB_SERIAL_JTAG_ROM_PRINT_R","esp32p4::efuse::rd_repeat_data3::LOCK_KM_KEY_R","esp32p4::efuse::rd_repeat_data3::DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_R","esp32p4::efuse::rd_repeat_data3::ENABLE_SECURITY_DOWNLOAD_R","esp32p4::efuse::rd_repeat_data3::FORCE_SEND_RESUME_R","esp32p4::efuse::rd_repeat_data3::SECURE_BOOT_DISABLE_FAST_WAKE_R","esp32p4::efuse::rd_repeat_data3::HYS_EN_PAD_R","esp32p4::efuse::rd_repeat_data4::HP_PWR_SRC_SEL_R","esp32p4::efuse::rd_repeat_data4::DCDC_VSET_EN_R","esp32p4::efuse::rd_repeat_data4::DIS_WDT_R","esp32p4::efuse::rd_repeat_data4::DIS_SWD_R","esp32p4::efuse::rd_repeat_err0::DIS_USB_DEVICE_EXCHG_PINS_ERR_R","esp32p4::efuse::rd_repeat_err0::DIS_USB_OTG11_EXCHG_PINS_ERR_R","esp32p4::efuse::rd_repeat_err0::DIS_USB_JTAG_ERR_R","esp32p4::efuse::rd_repeat_err0::POWERGLITCH_EN_ERR_R","esp32p4::efuse::rd_repeat_err0::DIS_USB_SERIAL_JTAG_ERR_R","esp32p4::efuse::rd_repeat_err0::DIS_FORCE_DOWNLOAD_ERR_R","esp32p4::efuse::rd_repeat_err0::SPI_DOWNLOAD_MSPI_DIS_ERR_R","esp32p4::efuse::rd_repeat_err0::DIS_TWAI_ERR_R","esp32p4::efuse::rd_repeat_err0::JTAG_SEL_ENABLE_ERR_R","esp32p4::efuse::rd_repeat_err0::DIS_PAD_JTAG_ERR_R","esp32p4::efuse::rd_repeat_err0::DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_R","esp32p4::efuse::rd_repeat_err0::USB_PHY_SEL_ERR_R","esp32p4::efuse::rd_repeat_err1::FORCE_DISABLE_SW_INIT_KEY_ERR_R","esp32p4::efuse::rd_repeat_err1::XTS_KEY_LENGTH_256_ERR_R","esp32p4::efuse::rd_repeat_err1::SECURE_BOOT_KEY_REVOKE0_ERR_R","esp32p4::efuse::rd_repeat_err1::SECURE_BOOT_KEY_REVOKE1_ERR_R","esp32p4::efuse::rd_repeat_err1::SECURE_BOOT_KEY_REVOKE2_ERR_R","esp32p4::efuse::rd_repeat_err2::ECDSA_ENABLE_SOFT_K_ERR_R","esp32p4::efuse::rd_repeat_err2::CRYPT_DPA_ENABLE_ERR_R","esp32p4::efuse::rd_repeat_err2::SECURE_BOOT_EN_ERR_R","esp32p4::efuse::rd_repeat_err2::SECURE_BOOT_AGGRESSIVE_REVOKE_ERR_R","esp32p4::efuse::rd_repeat_err2::FLASH_TYPE_ERR_R","esp32p4::efuse::rd_repeat_err2::FLASH_ECC_EN_ERR_R","esp32p4::efuse::rd_repeat_err2::DIS_USB_OTG_DOWNLOAD_MODE_ERR_R","esp32p4::efuse::rd_repeat_err3::DIS_DOWNLOAD_MODE_ERR_R","esp32p4::efuse::rd_repeat_err3::DIS_DIRECT_BOOT_ERR_R","esp32p4::efuse::rd_repeat_err3::DIS_USB_SERIAL_JTAG_ROM_PRINT_ERR_R","esp32p4::efuse::rd_repeat_err3::LOCK_KM_KEY_ERR_R","esp32p4::efuse::rd_repeat_err3::DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_ERR_R","esp32p4::efuse::rd_repeat_err3::ENABLE_SECURITY_DOWNLOAD_ERR_R","esp32p4::efuse::rd_repeat_err3::FORCE_SEND_RESUME_ERR_R","esp32p4::efuse::rd_repeat_err3::SECURE_BOOT_DISABLE_FAST_WAKE_ERR_R","esp32p4::efuse::rd_repeat_err3::HYS_EN_PAD_ERR_R","esp32p4::efuse::rd_repeat_err4::HP_PWR_SRC_SEL_ERR_R","esp32p4::efuse::rd_repeat_err4::DCDC_VSET_EN_ERR_R","esp32p4::efuse::rd_repeat_err4::DIS_WDT_ERR_R","esp32p4::efuse::rd_repeat_err4::DIS_SWD_ERR_R","esp32p4::efuse::rd_rs_err0::MAC_SYS_FAIL_R","esp32p4::efuse::rd_rs_err0::SYS_PART1_FAIL_R","esp32p4::efuse::rd_rs_err0::USR_DATA_FAIL_R","esp32p4::efuse::rd_rs_err0::KEY0_FAIL_R","esp32p4::efuse::rd_rs_err0::KEY1_FAIL_R","esp32p4::efuse::rd_rs_err0::KEY2_FAIL_R","esp32p4::efuse::rd_rs_err0::KEY3_FAIL_R","esp32p4::efuse::rd_rs_err0::KEY4_FAIL_R","esp32p4::efuse::rd_rs_err1::KEY5_FAIL_R","esp32p4::efuse::rd_rs_err1::SYS_PART2_FAIL_R","esp32p4::efuse::clk::MEM_FORCE_PD_R","esp32p4::efuse::clk::MEM_CLK_FORCE_ON_R","esp32p4::efuse::clk::MEM_FORCE_PU_R","esp32p4::efuse::clk::EN_R","esp32p4::efuse::status::OTP_LOAD_SW_R","esp32p4::efuse::status::OTP_VDDQ_C_SYNC2_R","esp32p4::efuse::status::OTP_STROBE_SW_R","esp32p4::efuse::status::OTP_CSB_SW_R","esp32p4::efuse::status::OTP_PGENB_SW_R","esp32p4::efuse::status::OTP_VDDQ_IS_SW_R","esp32p4::efuse::cmd::READ_CMD_R","esp32p4::efuse::cmd::PGM_CMD_R","esp32p4::efuse::int_raw::READ_DONE_INT_RAW_R","esp32p4::efuse::int_raw::PGM_DONE_INT_RAW_R","esp32p4::efuse::int_st::READ_DONE_INT_ST_R","esp32p4::efuse::int_st::PGM_DONE_INT_ST_R","esp32p4::efuse::int_ena::READ_DONE_INT_ENA_R","esp32p4::efuse::int_ena::PGM_DONE_INT_ENA_R","esp32p4::efuse::dac_conf::DAC_CLK_PAD_SEL_R","esp32p4::efuse::dac_conf::OE_CLR_R","esp32p4::efuse::wr_tim_conf0_rs_bypass::BYPASS_RS_CORRECTION_R","esp32p4::efuse::apb2otp_en::APB2OTP_APB2OTP_EN_R","esp32p4::gpio::pin::PAD_DRIVER_R","esp32p4::gpio::pin::WAKEUP_ENABLE_R","esp32p4::gpio::func_out_sel_cfg::INV_SEL_R","esp32p4::gpio::func_out_sel_cfg::OEN_SEL_R","esp32p4::gpio::func_out_sel_cfg::OEN_INV_SEL_R","esp32p4::gpio::clock_gate::CLK_EN_R","esp32p4::gpio::int_raw::COMP0_NEG_INT_RAW_R","esp32p4::gpio::int_raw::COMP0_POS_INT_RAW_R","esp32p4::gpio::int_raw::COMP0_ALL_INT_RAW_R","esp32p4::gpio::int_raw::COMP1_NEG_INT_RAW_R","esp32p4::gpio::int_raw::COMP1_POS_INT_RAW_R","esp32p4::gpio::int_raw::COMP1_ALL_INT_RAW_R","esp32p4::gpio::int_raw::BISTOK_INT_RAW_R","esp32p4::gpio::int_raw::BISTFAIL_INT_RAW_R","esp32p4::gpio::int_st::COMP0_NEG_INT_ST_R","esp32p4::gpio::int_st::COMP0_POS_INT_ST_R","esp32p4::gpio::int_st::COMP0_ALL_INT_ST_R","esp32p4::gpio::int_st::COMP1_NEG_INT_ST_R","esp32p4::gpio::int_st::COMP1_POS_INT_ST_R","esp32p4::gpio::int_st::COMP1_ALL_INT_ST_R","esp32p4::gpio::int_st::BISTOK_INT_ST_R","esp32p4::gpio::int_st::BISTFAIL_INT_ST_R","esp32p4::gpio::int_ena::COMP0_NEG_INT_ENA_R","esp32p4::gpio::int_ena::COMP0_POS_INT_ENA_R","esp32p4::gpio::int_ena::COMP0_ALL_INT_ENA_R","esp32p4::gpio::int_ena::COMP1_NEG_INT_ENA_R","esp32p4::gpio::int_ena::COMP1_POS_INT_ENA_R","esp32p4::gpio::int_ena::COMP1_ALL_INT_ENA_R","esp32p4::gpio::int_ena::BISTOK_INT_ENA_R","esp32p4::gpio::int_ena::BISTFAIL_INT_ENA_R","esp32p4::gpio::bist_ctrl::BIST_PAD_OE_R","esp32p4::gpio::func_in_sel_cfg::IN_INV_SEL_R","esp32p4::gpio::func_in_sel_cfg::SEL_R","esp32p4::gpio_sd::clock_gate::CLK_EN_R","esp32p4::gpio_sd::sigmadelta_misc::FUNCTION_CLK_EN_R","esp32p4::gpio_sd::sigmadelta_misc::SPI_SWAP_R","esp32p4::gpio_sd::glitch_filter_ch::FILTER_CH0_EN_R","esp32p4::gpio_sd::etm_event_ch_cfg::ETM_CH0_EVENT_EN_R","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO0_EN_R","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO1_EN_R","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO2_EN_R","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO3_EN_R","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO4_EN_R","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO5_EN_R","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO6_EN_R","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO7_EN_R","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO8_EN_R","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO9_EN_R","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO10_EN_R","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO11_EN_R","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO12_EN_R","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO13_EN_R","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO14_EN_R","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO15_EN_R","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO16_EN_R","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO17_EN_R","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO18_EN_R","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO19_EN_R","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO20_EN_R","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO21_EN_R","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO22_EN_R","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO23_EN_R","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO24_EN_R","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO25_EN_R","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO26_EN_R","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO27_EN_R","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO28_EN_R","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO29_EN_R","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO30_EN_R","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO31_EN_R","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO32_EN_R","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO33_EN_R","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO34_EN_R","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO35_EN_R","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO36_EN_R","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO37_EN_R","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO38_EN_R","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO39_EN_R","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO40_EN_R","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO41_EN_R","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO42_EN_R","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO43_EN_R","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO44_EN_R","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO45_EN_R","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO46_EN_R","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO47_EN_R","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO48_EN_R","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO49_EN_R","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO50_EN_R","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO51_EN_R","esp32p4::gpio_sd::etm_task_p13_cfg::ETM_TASK_GPIO52_EN_R","esp32p4::gpio_sd::etm_task_p13_cfg::ETM_TASK_GPIO53_EN_R","esp32p4::gpio_sd::etm_task_p13_cfg::ETM_TASK_GPIO54_EN_R","esp32p4::h264::sys_ctrl::FRAME_MODE_R","esp32p4::h264::gop_conf::DUAL_STREAM_MODE_R","esp32p4::h264::a_rc_conf0::A_MB_RATE_CTRL_EN_R","esp32p4::h264::a_db_bypass::A_BYPASS_DB_FILTER_R","esp32p4::h264::a_roi_region0::EN_R","esp32p4::h264::a_roi_region1::EN_R","esp32p4::h264::a_roi_region2::EN_R","esp32p4::h264::a_roi_region3::EN_R","esp32p4::h264::a_roi_region4::EN_R","esp32p4::h264::a_roi_region5::EN_R","esp32p4::h264::a_roi_region6::EN_R","esp32p4::h264::a_roi_region7::EN_R","esp32p4::h264::a_roi_config::A_ROI_EN_R","esp32p4::h264::a_roi_config::A_ROI_MODE_R","esp32p4::h264::b_rc_conf0::B_MB_RATE_CTRL_EN_R","esp32p4::h264::b_db_bypass::B_BYPASS_DB_FILTER_R","esp32p4::h264::b_roi_region0::EN_R","esp32p4::h264::b_roi_region1::EN_R","esp32p4::h264::b_roi_region2::EN_R","esp32p4::h264::b_roi_region3::EN_R","esp32p4::h264::b_roi_region4::EN_R","esp32p4::h264::b_roi_region5::EN_R","esp32p4::h264::b_roi_region6::EN_R","esp32p4::h264::b_roi_region7::EN_R","esp32p4::h264::b_roi_config::B_ROI_EN_R","esp32p4::h264::b_roi_config::B_ROI_MODE_R","esp32p4::h264::int_raw::DB_TMP_READY_INT_RAW_R","esp32p4::h264::int_raw::REC_READY_INT_RAW_R","esp32p4::h264::int_raw::FRAME_DONE_INT_RAW_R","esp32p4::h264::int_raw::DMA_MOVE_2MB_LINE_DONE_INT_RAW_R","esp32p4::h264::int_st::DB_TMP_READY_INT_ST_R","esp32p4::h264::int_st::REC_READY_INT_ST_R","esp32p4::h264::int_st::FRAME_DONE_INT_ST_R","esp32p4::h264::int_st::DMA_MOVE_2MB_LINE_DONE_INT_ST_R","esp32p4::h264::int_ena::DB_TMP_READY_INT_ENA_R","esp32p4::h264::int_ena::REC_READY_INT_ENA_R","esp32p4::h264::int_ena::FRAME_DONE_INT_ENA_R","esp32p4::h264::int_ena::DMA_MOVE_2MB_LINE_DONE_INT_ENA_R","esp32p4::h264::conf::CLK_EN_R","esp32p4::h264::conf::REC_RAM_CLK_EN2_R","esp32p4::h264::conf::REC_RAM_CLK_EN1_R","esp32p4::h264::conf::QUANT_RAM_CLK_EN2_R","esp32p4::h264::conf::QUANT_RAM_CLK_EN1_R","esp32p4::h264::conf::PRE_RAM_CLK_EN_R","esp32p4::h264::conf::MVD_RAM_CLK_EN_R","esp32p4::h264::conf::MC_RAM_CLK_EN_R","esp32p4::h264::conf::REF_RAM_CLK_EN_R","esp32p4::h264::conf::I4X4_REF_RAM_CLK_EN_R","esp32p4::h264::conf::IME_RAM_CLK_EN_R","esp32p4::h264::conf::FME_RAM_CLK_EN_R","esp32p4::h264::conf::FETCH_RAM_CLK_EN_R","esp32p4::h264::conf::DB_RAM_CLK_EN_R","esp32p4::h264::conf::CUR_MB_RAM_CLK_EN_R","esp32p4::h264::conf::CAVLC_RAM_CLK_EN_R","esp32p4::h264::conf::IME_CLK_EN_R","esp32p4::h264::conf::FME_CLK_EN_R","esp32p4::h264::conf::MC_CLK_EN_R","esp32p4::h264::conf::INTERPOLATOR_CLK_EN_R","esp32p4::h264::conf::DB_CLK_EN_R","esp32p4::h264::conf::CLAVLC_CLK_EN_R","esp32p4::h264::conf::INTRA_CLK_EN_R","esp32p4::h264::conf::DECI_CLK_EN_R","esp32p4::h264::conf::BS_CLK_EN_R","esp32p4::h264::conf::MV_MERGE_CLK_EN_R","esp32p4::h264::mv_merge_config::INT_MV_OUT_EN_R","esp32p4::h264::mv_merge_config::A_MV_MERGE_EN_R","esp32p4::h264::mv_merge_config::B_MV_MERGE_EN_R","esp32p4::h264::sys_status::DUAL_STREAM_SEL_R","esp32p4::h264::sys_status::INTRA_FLAG_R","esp32p4::h264::debug_info0::MC_CHROMA_IP_DEBUG_STATE_R","esp32p4::h264::debug_info1::BS_BUFFER_DEBUG_STATE_R","esp32p4::h264::debug_info2::P_RC_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_P_I_CMP_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_MV_MERGE_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_MOVE_ORI_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_MC_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_IME_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_GET_ORI_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_FME_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_FETCH_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_DB_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_BS_BUF_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::REF_MOVE_2MB_LINE_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::I_P_I_CMP_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::I_MOVE_ORI_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::I_GET_ORI_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::I_EC_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::I_DB_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::I_BS_BUF_DONE_DEBUG_FLAG_R","esp32p4::h264_dma::out_conf0_ch0::OUT_AUTO_WRBACK_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUT_EOF_MODE_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUTDSCR_BURST_EN_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUT_ECC_AES_EN_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUT_CHECK_OWNER_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUT_PAGE_BOUND_EN_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUT_REORDER_EN_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUT_RST_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUT_CMD_DISABLE_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUT_ARB_WEIGHT_OPT_DIS_CH0_R","esp32p4::h264_dma::out_int_raw_ch0::OUT_DONE_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch0::OUT_EOF_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch0::OUT_DSCR_ERR_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch0::OUT_TOTAL_EOF_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch0::OUTFIFO_OVF_L1_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch0::OUTFIFO_UDF_L1_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch0::OUTFIFO_OVF_L2_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch0::OUTFIFO_UDF_L2_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch0::OUT_DSCR_TASK_OVF_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_ena_ch0::OUT_DONE_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch0::OUT_EOF_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch0::OUT_DSCR_ERR_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch0::OUT_TOTAL_EOF_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch0::OUTFIFO_OVF_L1_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch0::OUTFIFO_UDF_L1_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch0::OUTFIFO_OVF_L2_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch0::OUTFIFO_UDF_L2_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch0::OUT_DSCR_TASK_OVF_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_st_ch0::OUT_DONE_CH0_INT_ST_R","esp32p4::h264_dma::out_int_st_ch0::OUT_EOF_CH0_INT_ST_R","esp32p4::h264_dma::out_int_st_ch0::OUT_DSCR_ERR_CH0_INT_ST_R","esp32p4::h264_dma::out_int_st_ch0::OUT_TOTAL_EOF_CH0_INT_ST_R","esp32p4::h264_dma::out_int_st_ch0::OUTFIFO_OVF_L1_CH0_INT_ST_R","esp32p4::h264_dma::out_int_st_ch0::OUTFIFO_UDF_L1_CH0_INT_ST_R","esp32p4::h264_dma::out_int_st_ch0::OUTFIFO_OVF_L2_CH0_INT_ST_R","esp32p4::h264_dma::out_int_st_ch0::OUTFIFO_UDF_L2_CH0_INT_ST_R","esp32p4::h264_dma::out_int_st_ch0::OUT_DSCR_TASK_OVF_CH0_INT_ST_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_FULL_L2_CH0_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_EMPTY_L2_CH0_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_FULL_L1_CH0_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_EMPTY_L1_CH0_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_FULL_L3_CH0_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_EMPTY_L3_CH0_R","esp32p4::h264_dma::out_push_ch0::OUTFIFO_PUSH_CH0_R","esp32p4::h264_dma::out_link_conf_ch0::OUTLINK_STOP_CH0_R","esp32p4::h264_dma::out_link_conf_ch0::OUTLINK_START_CH0_R","esp32p4::h264_dma::out_link_conf_ch0::OUTLINK_RESTART_CH0_R","esp32p4::h264_dma::out_link_conf_ch0::OUTLINK_PARK_CH0_R","esp32p4::h264_dma::out_state_ch0::OUT_RESET_AVAIL_CH0_R","esp32p4::h264_dma::out_ro_pd_conf_ch0::OUT_RO_RAM_FORCE_PD_CH0_R","esp32p4::h264_dma::out_ro_pd_conf_ch0::OUT_RO_RAM_FORCE_PU_CH0_R","esp32p4::h264_dma::out_ro_pd_conf_ch0::OUT_RO_RAM_CLK_FO_CH0_R","esp32p4::h264_dma::out_mode_enable_ch0::OUT_TEST_MODE_ENABLE_CH0_R","esp32p4::h264_dma::out_etm_conf_ch0::OUT_ETM_EN_CH0_R","esp32p4::h264_dma::out_etm_conf_ch0::OUT_ETM_LOOP_EN_CH0_R","esp32p4::h264_dma::out_conf0_ch1::OUT_AUTO_WRBACK_CH1_R","esp32p4::h264_dma::out_conf0_ch1::OUT_EOF_MODE_CH1_R","esp32p4::h264_dma::out_conf0_ch1::OUTDSCR_BURST_EN_CH1_R","esp32p4::h264_dma::out_conf0_ch1::OUT_ECC_AES_EN_CH1_R","esp32p4::h264_dma::out_conf0_ch1::OUT_CHECK_OWNER_CH1_R","esp32p4::h264_dma::out_conf0_ch1::OUT_PAGE_BOUND_EN_CH1_R","esp32p4::h264_dma::out_conf0_ch1::OUT_RST_CH1_R","esp32p4::h264_dma::out_conf0_ch1::OUT_CMD_DISABLE_CH1_R","esp32p4::h264_dma::out_conf0_ch1::OUT_ARB_WEIGHT_OPT_DIS_CH1_R","esp32p4::h264_dma::out_int_raw_ch1::OUT_DONE_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch1::OUT_EOF_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch1::OUT_DSCR_ERR_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch1::OUT_TOTAL_EOF_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch1::OUTFIFO_OVF_L1_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch1::OUTFIFO_UDF_L1_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch1::OUTFIFO_OVF_L2_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch1::OUTFIFO_UDF_L2_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch1::OUT_DSCR_TASK_OVF_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_ena_ch1::OUT_DONE_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch1::OUT_EOF_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch1::OUT_DSCR_ERR_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch1::OUT_TOTAL_EOF_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch1::OUTFIFO_OVF_L1_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch1::OUTFIFO_UDF_L1_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch1::OUTFIFO_OVF_L2_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch1::OUTFIFO_UDF_L2_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch1::OUT_DSCR_TASK_OVF_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_st_ch1::OUT_DONE_CH1_INT_ST_R","esp32p4::h264_dma::out_int_st_ch1::OUT_EOF_CH1_INT_ST_R","esp32p4::h264_dma::out_int_st_ch1::OUT_DSCR_ERR_CH1_INT_ST_R","esp32p4::h264_dma::out_int_st_ch1::OUT_TOTAL_EOF_CH1_INT_ST_R","esp32p4::h264_dma::out_int_st_ch1::OUTFIFO_OVF_L1_CH1_INT_ST_R","esp32p4::h264_dma::out_int_st_ch1::OUTFIFO_UDF_L1_CH1_INT_ST_R","esp32p4::h264_dma::out_int_st_ch1::OUTFIFO_OVF_L2_CH1_INT_ST_R","esp32p4::h264_dma::out_int_st_ch1::OUTFIFO_UDF_L2_CH1_INT_ST_R","esp32p4::h264_dma::out_int_st_ch1::OUT_DSCR_TASK_OVF_CH1_INT_ST_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_FULL_L2_CH1_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_EMPTY_L2_CH1_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_FULL_L1_CH1_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_EMPTY_L1_CH1_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_FULL_L3_CH1_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_EMPTY_L3_CH1_R","esp32p4::h264_dma::out_push_ch1::OUTFIFO_PUSH_CH1_R","esp32p4::h264_dma::out_link_conf_ch1::OUTLINK_STOP_CH1_R","esp32p4::h264_dma::out_link_conf_ch1::OUTLINK_START_CH1_R","esp32p4::h264_dma::out_link_conf_ch1::OUTLINK_RESTART_CH1_R","esp32p4::h264_dma::out_link_conf_ch1::OUTLINK_PARK_CH1_R","esp32p4::h264_dma::out_state_ch1::OUT_RESET_AVAIL_CH1_R","esp32p4::h264_dma::out_arb_ch1::INTER_OUT_ARB_PRIORITY_CH1_R","esp32p4::h264_dma::out_etm_conf_ch1::OUT_ETM_EN_CH1_R","esp32p4::h264_dma::out_etm_conf_ch1::OUT_ETM_LOOP_EN_CH1_R","esp32p4::h264_dma::out_conf0_ch2::OUT_AUTO_WRBACK_CH2_R","esp32p4::h264_dma::out_conf0_ch2::OUT_EOF_MODE_CH2_R","esp32p4::h264_dma::out_conf0_ch2::OUTDSCR_BURST_EN_CH2_R","esp32p4::h264_dma::out_conf0_ch2::OUT_ECC_AES_EN_CH2_R","esp32p4::h264_dma::out_conf0_ch2::OUT_CHECK_OWNER_CH2_R","esp32p4::h264_dma::out_conf0_ch2::OUT_PAGE_BOUND_EN_CH2_R","esp32p4::h264_dma::out_conf0_ch2::OUT_RST_CH2_R","esp32p4::h264_dma::out_conf0_ch2::OUT_CMD_DISABLE_CH2_R","esp32p4::h264_dma::out_conf0_ch2::OUT_ARB_WEIGHT_OPT_DIS_CH2_R","esp32p4::h264_dma::out_int_raw_ch2::OUT_DONE_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch2::OUT_EOF_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch2::OUT_DSCR_ERR_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch2::OUT_TOTAL_EOF_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch2::OUTFIFO_OVF_L1_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch2::OUTFIFO_UDF_L1_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch2::OUTFIFO_OVF_L2_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch2::OUTFIFO_UDF_L2_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch2::OUT_DSCR_TASK_OVF_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_ena_ch2::OUT_DONE_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch2::OUT_EOF_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch2::OUT_DSCR_ERR_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch2::OUT_TOTAL_EOF_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch2::OUTFIFO_OVF_L1_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch2::OUTFIFO_UDF_L1_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch2::OUTFIFO_OVF_L2_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch2::OUTFIFO_UDF_L2_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch2::OUT_DSCR_TASK_OVF_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_st_ch2::OUT_DONE_CH2_INT_ST_R","esp32p4::h264_dma::out_int_st_ch2::OUT_EOF_CH2_INT_ST_R","esp32p4::h264_dma::out_int_st_ch2::OUT_DSCR_ERR_CH2_INT_ST_R","esp32p4::h264_dma::out_int_st_ch2::OUT_TOTAL_EOF_CH2_INT_ST_R","esp32p4::h264_dma::out_int_st_ch2::OUTFIFO_OVF_L1_CH2_INT_ST_R","esp32p4::h264_dma::out_int_st_ch2::OUTFIFO_UDF_L1_CH2_INT_ST_R","esp32p4::h264_dma::out_int_st_ch2::OUTFIFO_OVF_L2_CH2_INT_ST_R","esp32p4::h264_dma::out_int_st_ch2::OUTFIFO_UDF_L2_CH2_INT_ST_R","esp32p4::h264_dma::out_int_st_ch2::OUT_DSCR_TASK_OVF_CH2_INT_ST_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_FULL_L2_CH2_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_EMPTY_L2_CH2_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_FULL_L1_CH2_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_EMPTY_L1_CH2_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_FULL_L3_CH2_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_EMPTY_L3_CH2_R","esp32p4::h264_dma::out_push_ch2::OUTFIFO_PUSH_CH2_R","esp32p4::h264_dma::out_link_conf_ch2::OUTLINK_STOP_CH2_R","esp32p4::h264_dma::out_link_conf_ch2::OUTLINK_START_CH2_R","esp32p4::h264_dma::out_link_conf_ch2::OUTLINK_RESTART_CH2_R","esp32p4::h264_dma::out_link_conf_ch2::OUTLINK_PARK_CH2_R","esp32p4::h264_dma::out_state_ch2::OUT_RESET_AVAIL_CH2_R","esp32p4::h264_dma::out_arb_ch2::INTER_OUT_ARB_PRIORITY_CH2_R","esp32p4::h264_dma::out_etm_conf_ch2::OUT_ETM_EN_CH2_R","esp32p4::h264_dma::out_etm_conf_ch2::OUT_ETM_LOOP_EN_CH2_R","esp32p4::h264_dma::out_conf0_ch3::OUT_AUTO_WRBACK_CH3_R","esp32p4::h264_dma::out_conf0_ch3::OUT_EOF_MODE_CH3_R","esp32p4::h264_dma::out_conf0_ch3::OUTDSCR_BURST_EN_CH3_R","esp32p4::h264_dma::out_conf0_ch3::OUT_ECC_AES_EN_CH3_R","esp32p4::h264_dma::out_conf0_ch3::OUT_CHECK_OWNER_CH3_R","esp32p4::h264_dma::out_conf0_ch3::OUT_PAGE_BOUND_EN_CH3_R","esp32p4::h264_dma::out_conf0_ch3::OUT_ARB_WEIGHT_OPT_DIS_CH3_R","esp32p4::h264_dma::out_int_raw_ch3::OUT_DONE_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch3::OUT_EOF_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch3::OUT_DSCR_ERR_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch3::OUT_TOTAL_EOF_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch3::OUTFIFO_OVF_L1_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch3::OUTFIFO_UDF_L1_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch3::OUTFIFO_OVF_L2_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch3::OUTFIFO_UDF_L2_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch3::OUT_DSCR_TASK_OVF_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_ena_ch3::OUT_DONE_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch3::OUT_EOF_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch3::OUT_DSCR_ERR_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch3::OUT_TOTAL_EOF_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch3::OUTFIFO_OVF_L1_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch3::OUTFIFO_UDF_L1_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch3::OUTFIFO_OVF_L2_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch3::OUTFIFO_UDF_L2_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch3::OUT_DSCR_TASK_OVF_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_st_ch3::OUT_DONE_CH3_INT_ST_R","esp32p4::h264_dma::out_int_st_ch3::OUT_EOF_CH3_INT_ST_R","esp32p4::h264_dma::out_int_st_ch3::OUT_DSCR_ERR_CH3_INT_ST_R","esp32p4::h264_dma::out_int_st_ch3::OUT_TOTAL_EOF_CH3_INT_ST_R","esp32p4::h264_dma::out_int_st_ch3::OUTFIFO_OVF_L1_CH3_INT_ST_R","esp32p4::h264_dma::out_int_st_ch3::OUTFIFO_UDF_L1_CH3_INT_ST_R","esp32p4::h264_dma::out_int_st_ch3::OUTFIFO_OVF_L2_CH3_INT_ST_R","esp32p4::h264_dma::out_int_st_ch3::OUTFIFO_UDF_L2_CH3_INT_ST_R","esp32p4::h264_dma::out_int_st_ch3::OUT_DSCR_TASK_OVF_CH3_INT_ST_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_FULL_L2_CH3_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_EMPTY_L2_CH3_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_FULL_L1_CH3_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_EMPTY_L1_CH3_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_FULL_L3_CH3_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_EMPTY_L3_CH3_R","esp32p4::h264_dma::out_push_ch3::OUTFIFO_PUSH_CH3_R","esp32p4::h264_dma::out_link_conf_ch3::OUTLINK_STOP_CH3_R","esp32p4::h264_dma::out_link_conf_ch3::OUTLINK_START_CH3_R","esp32p4::h264_dma::out_link_conf_ch3::OUTLINK_RESTART_CH3_R","esp32p4::h264_dma::out_link_conf_ch3::OUTLINK_PARK_CH3_R","esp32p4::h264_dma::out_etm_conf_ch3::OUT_ETM_EN_CH3_R","esp32p4::h264_dma::out_etm_conf_ch3::OUT_ETM_LOOP_EN_CH3_R","esp32p4::h264_dma::out_conf0_ch4::OUT_AUTO_WRBACK_CH4_R","esp32p4::h264_dma::out_conf0_ch4::OUT_EOF_MODE_CH4_R","esp32p4::h264_dma::out_conf0_ch4::OUTDSCR_BURST_EN_CH4_R","esp32p4::h264_dma::out_conf0_ch4::OUT_ECC_AES_EN_CH4_R","esp32p4::h264_dma::out_conf0_ch4::OUT_CHECK_OWNER_CH4_R","esp32p4::h264_dma::out_conf0_ch4::OUT_PAGE_BOUND_EN_CH4_R","esp32p4::h264_dma::out_conf0_ch4::OUT_ARB_WEIGHT_OPT_DIS_CH4_R","esp32p4::h264_dma::out_int_raw_ch4::OUT_DONE_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch4::OUT_EOF_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch4::OUT_DSCR_ERR_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch4::OUT_TOTAL_EOF_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch4::OUTFIFO_OVF_L1_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch4::OUTFIFO_UDF_L1_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch4::OUTFIFO_OVF_L2_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch4::OUTFIFO_UDF_L2_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch4::OUT_DSCR_TASK_OVF_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_ena_ch4::OUT_DONE_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch4::OUT_EOF_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch4::OUT_DSCR_ERR_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch4::OUT_TOTAL_EOF_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch4::OUTFIFO_OVF_L1_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch4::OUTFIFO_UDF_L1_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch4::OUTFIFO_OVF_L2_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch4::OUTFIFO_UDF_L2_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch4::OUT_DSCR_TASK_OVF_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_st_ch4::OUT_DONE_CH4_INT_ST_R","esp32p4::h264_dma::out_int_st_ch4::OUT_EOF_CH4_INT_ST_R","esp32p4::h264_dma::out_int_st_ch4::OUT_DSCR_ERR_CH4_INT_ST_R","esp32p4::h264_dma::out_int_st_ch4::OUT_TOTAL_EOF_CH4_INT_ST_R","esp32p4::h264_dma::out_int_st_ch4::OUTFIFO_OVF_L1_CH4_INT_ST_R","esp32p4::h264_dma::out_int_st_ch4::OUTFIFO_UDF_L1_CH4_INT_ST_R","esp32p4::h264_dma::out_int_st_ch4::OUTFIFO_OVF_L2_CH4_INT_ST_R","esp32p4::h264_dma::out_int_st_ch4::OUTFIFO_UDF_L2_CH4_INT_ST_R","esp32p4::h264_dma::out_int_st_ch4::OUT_DSCR_TASK_OVF_CH4_INT_ST_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_FULL_L2_CH4_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_EMPTY_L2_CH4_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_FULL_L1_CH4_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_EMPTY_L1_CH4_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_FULL_L3_CH4_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_EMPTY_L3_CH4_R","esp32p4::h264_dma::out_push_ch4::OUTFIFO_PUSH_CH4_R","esp32p4::h264_dma::out_link_conf_ch4::OUTLINK_STOP_CH4_R","esp32p4::h264_dma::out_link_conf_ch4::OUTLINK_START_CH4_R","esp32p4::h264_dma::out_link_conf_ch4::OUTLINK_RESTART_CH4_R","esp32p4::h264_dma::out_link_conf_ch4::OUTLINK_PARK_CH4_R","esp32p4::h264_dma::out_etm_conf_ch4::OUT_ETM_EN_CH4_R","esp32p4::h264_dma::out_etm_conf_ch4::OUT_ETM_LOOP_EN_CH4_R","esp32p4::h264_dma::in_conf0_ch0::INDSCR_BURST_EN_CH0_R","esp32p4::h264_dma::in_conf0_ch0::IN_ECC_AES_EN_CH0_R","esp32p4::h264_dma::in_conf0_ch0::IN_CHECK_OWNER_CH0_R","esp32p4::h264_dma::in_conf0_ch0::IN_PAGE_BOUND_EN_CH0_R","esp32p4::h264_dma::in_conf0_ch0::IN_RST_CH0_R","esp32p4::h264_dma::in_conf0_ch0::IN_CMD_DISABLE_CH0_R","esp32p4::h264_dma::in_conf0_ch0::IN_ARB_WEIGHT_OPT_DIS_CH0_R","esp32p4::h264_dma::in_int_raw_ch0::IN_DONE_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::IN_SUC_EOF_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::IN_ERR_EOF_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::IN_DSCR_ERR_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::INFIFO_OVF_L1_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::INFIFO_UDF_L1_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::INFIFO_OVF_L2_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::INFIFO_UDF_L2_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::IN_DSCR_EMPTY_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::IN_DSCR_TASK_OVF_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_ena_ch0::IN_DONE_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::IN_SUC_EOF_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::IN_ERR_EOF_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::IN_DSCR_ERR_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::INFIFO_OVF_L1_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::INFIFO_UDF_L1_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::INFIFO_OVF_L2_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::INFIFO_UDF_L2_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::IN_DSCR_EMPTY_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::IN_DSCR_TASK_OVF_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_st_ch0::IN_DONE_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::IN_SUC_EOF_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::IN_ERR_EOF_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::IN_DSCR_ERR_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::INFIFO_OVF_L1_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::INFIFO_UDF_L1_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::INFIFO_OVF_L2_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::INFIFO_UDF_L2_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::IN_DSCR_EMPTY_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::IN_DSCR_TASK_OVF_CH0_INT_ST_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_FULL_L2_CH0_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_EMPTY_L2_CH0_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_FULL_L1_CH0_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_EMPTY_L1_CH0_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_FULL_L3_CH0_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_EMPTY_L3_CH0_R","esp32p4::h264_dma::in_pop_ch0::INFIFO_POP_CH0_R","esp32p4::h264_dma::in_link_conf_ch0::INLINK_AUTO_RET_CH0_R","esp32p4::h264_dma::in_link_conf_ch0::INLINK_STOP_CH0_R","esp32p4::h264_dma::in_link_conf_ch0::INLINK_START_CH0_R","esp32p4::h264_dma::in_link_conf_ch0::INLINK_RESTART_CH0_R","esp32p4::h264_dma::in_link_conf_ch0::INLINK_PARK_CH0_R","esp32p4::h264_dma::in_state_ch0::IN_RESET_AVAIL_CH0_R","esp32p4::h264_dma::in_ro_pd_conf_ch0::IN_RO_RAM_CLK_FO_CH0_R","esp32p4::h264_dma::in_etm_conf_ch0::IN_ETM_EN_CH0_R","esp32p4::h264_dma::in_etm_conf_ch0::IN_ETM_LOOP_EN_CH0_R","esp32p4::h264_dma::in_conf0_ch1::INDSCR_BURST_EN_CH1_R","esp32p4::h264_dma::in_conf0_ch1::IN_ECC_AES_EN_CH1_R","esp32p4::h264_dma::in_conf0_ch1::IN_CHECK_OWNER_CH1_R","esp32p4::h264_dma::in_conf0_ch1::IN_PAGE_BOUND_EN_CH1_R","esp32p4::h264_dma::in_conf0_ch1::IN_RST_CH1_R","esp32p4::h264_dma::in_conf0_ch1::IN_CMD_DISABLE_CH1_R","esp32p4::h264_dma::in_conf0_ch1::IN_ARB_WEIGHT_OPT_DIS_CH1_R","esp32p4::h264_dma::in_int_raw_ch1::IN_DONE_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::IN_SUC_EOF_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::IN_ERR_EOF_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::IN_DSCR_ERR_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::INFIFO_OVF_L1_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::INFIFO_UDF_L1_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::INFIFO_OVF_L2_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::INFIFO_UDF_L2_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::IN_DSCR_EMPTY_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::IN_DSCR_TASK_OVF_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_ena_ch1::IN_DONE_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::IN_SUC_EOF_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::IN_ERR_EOF_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::IN_DSCR_ERR_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::INFIFO_OVF_L1_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::INFIFO_UDF_L1_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::INFIFO_OVF_L2_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::INFIFO_UDF_L2_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::IN_DSCR_EMPTY_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::IN_DSCR_TASK_OVF_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_st_ch1::IN_DONE_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::IN_SUC_EOF_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::IN_ERR_EOF_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::IN_DSCR_ERR_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::INFIFO_OVF_L1_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::INFIFO_UDF_L1_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::INFIFO_OVF_L2_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::INFIFO_UDF_L2_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::IN_DSCR_EMPTY_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::IN_DSCR_TASK_OVF_CH1_INT_ST_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_FULL_L2_CH1_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_EMPTY_L2_CH1_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_FULL_L1_CH1_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_EMPTY_L1_CH1_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_FULL_L3_CH1_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_EMPTY_L3_CH1_R","esp32p4::h264_dma::in_pop_ch1::INFIFO_POP_CH1_R","esp32p4::h264_dma::in_link_conf_ch1::INLINK_AUTO_RET_CH1_R","esp32p4::h264_dma::in_link_conf_ch1::INLINK_STOP_CH1_R","esp32p4::h264_dma::in_link_conf_ch1::INLINK_START_CH1_R","esp32p4::h264_dma::in_link_conf_ch1::INLINK_RESTART_CH1_R","esp32p4::h264_dma::in_link_conf_ch1::INLINK_PARK_CH1_R","esp32p4::h264_dma::in_state_ch1::IN_RESET_AVAIL_CH1_R","esp32p4::h264_dma::in_etm_conf_ch1::IN_ETM_EN_CH1_R","esp32p4::h264_dma::in_etm_conf_ch1::IN_ETM_LOOP_EN_CH1_R","esp32p4::h264_dma::in_conf0_ch2::INDSCR_BURST_EN_CH2_R","esp32p4::h264_dma::in_conf0_ch2::IN_ECC_AES_EN_CH2_R","esp32p4::h264_dma::in_conf0_ch2::IN_CHECK_OWNER_CH2_R","esp32p4::h264_dma::in_conf0_ch2::IN_PAGE_BOUND_EN_CH2_R","esp32p4::h264_dma::in_conf0_ch2::IN_RST_CH2_R","esp32p4::h264_dma::in_conf0_ch2::IN_CMD_DISABLE_CH2_R","esp32p4::h264_dma::in_conf0_ch2::IN_ARB_WEIGHT_OPT_DIS_CH2_R","esp32p4::h264_dma::in_int_raw_ch2::IN_DONE_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::IN_SUC_EOF_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::IN_ERR_EOF_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::IN_DSCR_ERR_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::INFIFO_OVF_L1_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::INFIFO_UDF_L1_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::INFIFO_OVF_L2_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::INFIFO_UDF_L2_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::IN_DSCR_EMPTY_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::IN_DSCR_TASK_OVF_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_ena_ch2::IN_DONE_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::IN_SUC_EOF_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::IN_ERR_EOF_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::IN_DSCR_ERR_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::INFIFO_OVF_L1_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::INFIFO_UDF_L1_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::INFIFO_OVF_L2_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::INFIFO_UDF_L2_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::IN_DSCR_EMPTY_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::IN_DSCR_TASK_OVF_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_st_ch2::IN_DONE_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::IN_SUC_EOF_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::IN_ERR_EOF_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::IN_DSCR_ERR_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::INFIFO_OVF_L1_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::INFIFO_UDF_L1_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::INFIFO_OVF_L2_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::INFIFO_UDF_L2_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::IN_DSCR_EMPTY_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::IN_DSCR_TASK_OVF_CH2_INT_ST_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_FULL_L2_CH2_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_EMPTY_L2_CH2_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_FULL_L1_CH2_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_EMPTY_L1_CH2_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_FULL_L3_CH2_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_EMPTY_L3_CH2_R","esp32p4::h264_dma::in_pop_ch2::INFIFO_POP_CH2_R","esp32p4::h264_dma::in_link_conf_ch2::INLINK_AUTO_RET_CH2_R","esp32p4::h264_dma::in_link_conf_ch2::INLINK_STOP_CH2_R","esp32p4::h264_dma::in_link_conf_ch2::INLINK_START_CH2_R","esp32p4::h264_dma::in_link_conf_ch2::INLINK_RESTART_CH2_R","esp32p4::h264_dma::in_link_conf_ch2::INLINK_PARK_CH2_R","esp32p4::h264_dma::in_state_ch2::IN_RESET_AVAIL_CH2_R","esp32p4::h264_dma::in_etm_conf_ch2::IN_ETM_EN_CH2_R","esp32p4::h264_dma::in_etm_conf_ch2::IN_ETM_LOOP_EN_CH2_R","esp32p4::h264_dma::in_conf0_ch3::INDSCR_BURST_EN_CH3_R","esp32p4::h264_dma::in_conf0_ch3::IN_ECC_AES_EN_CH3_R","esp32p4::h264_dma::in_conf0_ch3::IN_CHECK_OWNER_CH3_R","esp32p4::h264_dma::in_conf0_ch3::IN_PAGE_BOUND_EN_CH3_R","esp32p4::h264_dma::in_conf0_ch3::IN_RST_CH3_R","esp32p4::h264_dma::in_conf0_ch3::IN_CMD_DISABLE_CH3_R","esp32p4::h264_dma::in_conf0_ch3::IN_ARB_WEIGHT_OPT_DIS_CH3_R","esp32p4::h264_dma::in_int_raw_ch3::IN_DONE_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::IN_SUC_EOF_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::IN_ERR_EOF_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::IN_DSCR_ERR_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::INFIFO_OVF_L1_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::INFIFO_UDF_L1_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::INFIFO_OVF_L2_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::INFIFO_UDF_L2_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::IN_DSCR_EMPTY_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::IN_DSCR_TASK_OVF_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_ena_ch3::IN_DONE_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::IN_SUC_EOF_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::IN_ERR_EOF_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::IN_DSCR_ERR_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::INFIFO_OVF_L1_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::INFIFO_UDF_L1_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::INFIFO_OVF_L2_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::INFIFO_UDF_L2_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::IN_DSCR_EMPTY_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::IN_DSCR_TASK_OVF_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_st_ch3::IN_DONE_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::IN_SUC_EOF_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::IN_ERR_EOF_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::IN_DSCR_ERR_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::INFIFO_OVF_L1_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::INFIFO_UDF_L1_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::INFIFO_OVF_L2_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::INFIFO_UDF_L2_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::IN_DSCR_EMPTY_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::IN_DSCR_TASK_OVF_CH3_INT_ST_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_FULL_L2_CH3_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_EMPTY_L2_CH3_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_FULL_L1_CH3_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_EMPTY_L1_CH3_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_FULL_L3_CH3_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_EMPTY_L3_CH3_R","esp32p4::h264_dma::in_pop_ch3::INFIFO_POP_CH3_R","esp32p4::h264_dma::in_link_conf_ch3::INLINK_AUTO_RET_CH3_R","esp32p4::h264_dma::in_link_conf_ch3::INLINK_STOP_CH3_R","esp32p4::h264_dma::in_link_conf_ch3::INLINK_START_CH3_R","esp32p4::h264_dma::in_link_conf_ch3::INLINK_RESTART_CH3_R","esp32p4::h264_dma::in_link_conf_ch3::INLINK_PARK_CH3_R","esp32p4::h264_dma::in_state_ch3::IN_RESET_AVAIL_CH3_R","esp32p4::h264_dma::in_etm_conf_ch3::IN_ETM_EN_CH3_R","esp32p4::h264_dma::in_etm_conf_ch3::IN_ETM_LOOP_EN_CH3_R","esp32p4::h264_dma::in_conf0_ch4::INDSCR_BURST_EN_CH4_R","esp32p4::h264_dma::in_conf0_ch4::IN_ECC_AES_EN_CH4_R","esp32p4::h264_dma::in_conf0_ch4::IN_CHECK_OWNER_CH4_R","esp32p4::h264_dma::in_conf0_ch4::IN_PAGE_BOUND_EN_CH4_R","esp32p4::h264_dma::in_conf0_ch4::IN_RST_CH4_R","esp32p4::h264_dma::in_conf0_ch4::IN_CMD_DISABLE_CH4_R","esp32p4::h264_dma::in_conf0_ch4::IN_ARB_WEIGHT_OPT_DIS_CH4_R","esp32p4::h264_dma::in_int_raw_ch4::IN_DONE_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::IN_SUC_EOF_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::IN_ERR_EOF_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::IN_DSCR_ERR_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::INFIFO_OVF_L1_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::INFIFO_UDF_L1_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::INFIFO_OVF_L2_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::INFIFO_UDF_L2_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::IN_DSCR_EMPTY_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::IN_DSCR_TASK_OVF_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_ena_ch4::IN_DONE_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::IN_SUC_EOF_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::IN_ERR_EOF_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::IN_DSCR_ERR_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::INFIFO_OVF_L1_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::INFIFO_UDF_L1_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::INFIFO_OVF_L2_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::INFIFO_UDF_L2_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::IN_DSCR_EMPTY_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::IN_DSCR_TASK_OVF_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_st_ch4::IN_DONE_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::IN_SUC_EOF_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::IN_ERR_EOF_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::IN_DSCR_ERR_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::INFIFO_OVF_L1_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::INFIFO_UDF_L1_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::INFIFO_OVF_L2_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::INFIFO_UDF_L2_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::IN_DSCR_EMPTY_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::IN_DSCR_TASK_OVF_CH4_INT_ST_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_FULL_L2_CH4_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_EMPTY_L2_CH4_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_FULL_L1_CH4_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_EMPTY_L1_CH4_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_FULL_L3_CH4_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_EMPTY_L3_CH4_R","esp32p4::h264_dma::in_pop_ch4::INFIFO_POP_CH4_R","esp32p4::h264_dma::in_link_conf_ch4::INLINK_AUTO_RET_CH4_R","esp32p4::h264_dma::in_link_conf_ch4::INLINK_STOP_CH4_R","esp32p4::h264_dma::in_link_conf_ch4::INLINK_START_CH4_R","esp32p4::h264_dma::in_link_conf_ch4::INLINK_RESTART_CH4_R","esp32p4::h264_dma::in_link_conf_ch4::INLINK_PARK_CH4_R","esp32p4::h264_dma::in_state_ch4::IN_RESET_AVAIL_CH4_R","esp32p4::h264_dma::in_etm_conf_ch4::IN_ETM_EN_CH4_R","esp32p4::h264_dma::in_etm_conf_ch4::IN_ETM_LOOP_EN_CH4_R","esp32p4::h264_dma::in_conf0_ch5::IN_ECC_AES_EN_CH5_R","esp32p4::h264_dma::in_conf0_ch5::IN_PAGE_BOUND_EN_CH5_R","esp32p4::h264_dma::in_conf0_ch5::IN_RST_CH5_R","esp32p4::h264_dma::in_conf0_ch5::IN_CMD_DISABLE_CH5_R","esp32p4::h264_dma::in_int_raw_ch5::IN_DONE_CH5_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch5::IN_SUC_EOF_CH5_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch5::INFIFO_OVF_L1_CH5_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch5::INFIFO_UDF_L1_CH5_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch5::FETCH_MB_COL_CNT_OVF_CH5_INT_RAW_R","esp32p4::h264_dma::in_int_ena_ch5::IN_DONE_CH5_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch5::IN_SUC_EOF_CH5_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch5::INFIFO_OVF_L1_CH5_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch5::INFIFO_UDF_L1_CH5_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch5::FETCH_MB_COL_CNT_OVF_CH5_INT_ENA_R","esp32p4::h264_dma::in_int_st_ch5::IN_DONE_CH5_INT_ST_R","esp32p4::h264_dma::in_int_st_ch5::IN_SUC_EOF_CH5_INT_ST_R","esp32p4::h264_dma::in_int_st_ch5::INFIFO_OVF_L1_CH5_INT_ST_R","esp32p4::h264_dma::in_int_st_ch5::INFIFO_UDF_L1_CH5_INT_ST_R","esp32p4::h264_dma::in_int_st_ch5::FETCH_MB_COL_CNT_OVF_CH5_INT_ST_R","esp32p4::h264_dma::infifo_status_ch5::INFIFO_FULL_L1_CH5_R","esp32p4::h264_dma::infifo_status_ch5::INFIFO_EMPTY_L1_CH5_R","esp32p4::h264_dma::in_pop_ch5::INFIFO_POP_CH5_R","esp32p4::h264_dma::in_state_ch5::IN_RESET_AVAIL_CH5_R","esp32p4::h264_dma::rst_conf::INTER_AXIM_RD_RST_R","esp32p4::h264_dma::rst_conf::INTER_AXIM_WR_RST_R","esp32p4::h264_dma::rst_conf::EXTER_AXIM_RD_RST_R","esp32p4::h264_dma::rst_conf::EXTER_AXIM_WR_RST_R","esp32p4::h264_dma::rst_conf::CLK_EN_R","esp32p4::h264_dma::out_arb_config::OUT_WEIGHT_EN_R","esp32p4::h264_dma::in_arb_config::IN_WEIGHT_EN_R","esp32p4::h264_dma::counter_rst::RX_CH0_EXTER_COUNTER_RST_R","esp32p4::h264_dma::counter_rst::RX_CH1_EXTER_COUNTER_RST_R","esp32p4::h264_dma::counter_rst::RX_CH2_INTER_COUNTER_RST_R","esp32p4::h264_dma::counter_rst::RX_CH5_INTER_COUNTER_RST_R","esp32p4::hmac::query_error::QUERY_CHECK_R","esp32p4::hmac::query_busy::BUSY_STATE_R","esp32p4::hp_sys::clk_en::REG_CLK_EN_R","esp32p4::hp_sys::cpu_intr_from_cpu_0::CPU_INTR_FROM_CPU_0_R","esp32p4::hp_sys::cpu_intr_from_cpu_1::CPU_INTR_FROM_CPU_1_R","esp32p4::hp_sys::cpu_intr_from_cpu_2::CPU_INTR_FROM_CPU_2_R","esp32p4::hp_sys::cpu_intr_from_cpu_3::CPU_INTR_FROM_CPU_3_R","esp32p4::hp_sys::cache_clk_config::REG_L2_CACHE_CLK_ON_R","esp32p4::hp_sys::cache_clk_config::REG_L1_D_CACHE_CLK_ON_R","esp32p4::hp_sys::cache_clk_config::REG_L1_I1_CACHE_CLK_ON_R","esp32p4::hp_sys::cache_clk_config::REG_L1_I0_CACHE_CLK_ON_R","esp32p4::hp_sys::cache_reset_config::REG_L1_D_CACHE_RESET_R","esp32p4::hp_sys::cache_reset_config::REG_L1_I1_CACHE_RESET_R","esp32p4::hp_sys::cache_reset_config::REG_L1_I0_CACHE_RESET_R","esp32p4::hp_sys::dma_addr_ctrl::REG_SYS_DMA_ADDR_SEL_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_WRR_HIGH_R","esp32p4::hp_sys::tcm_sw_parity_bwe_mask::REG_TCM_SW_PARITY_BWE_MASK_CTRL_R","esp32p4::hp_sys::tcm_ram_pwr_ctrl0::REG_HP_TCM_CLK_FORCE_ON_R","esp32p4::hp_sys::l2_rom_pwr_ctrl0::REG_L2_ROM_CLK_FORCE_ON_R","esp32p4::hp_sys::probea_ctrl::REG_PROBE_GLOBAL_EN_R","esp32p4::hp_sys::probeb_ctrl::REG_PROBE_B_EN_R","esp32p4::hp_sys::l2_mem_ram_pwr_ctrl0::REG_L2_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys::cpu_corestalled_st::REG_CORE0_CORESTALLED_ST_R","esp32p4::hp_sys::cpu_corestalled_st::REG_CORE1_CORESTALLED_ST_R","esp32p4::hp_sys::crypto_ctrl::REG_ENABLE_SPI_MANUAL_ENCRYPT_R","esp32p4::hp_sys::crypto_ctrl::REG_ENABLE_DOWNLOAD_DB_ENCRYPT_R","esp32p4::hp_sys::crypto_ctrl::REG_ENABLE_DOWNLOAD_G0CB_DECRYPT_R","esp32p4::hp_sys::crypto_ctrl::REG_ENABLE_DOWNLOAD_MANUAL_ENCRYPT_R","esp32p4::hp_sys::rdn_eco_cs::REG_HP_SYS_RDN_ECO_EN_R","esp32p4::hp_sys::rdn_eco_cs::REG_HP_SYS_RDN_ECO_RESULT_R","esp32p4::hp_sys::cache_apb_postw_en::REG_CACHE_APB_POSTW_EN_R","esp32p4::hp_sys::l2_mem_int_raw::REG_L2_MEM_ECC_ERR_INT_RAW_R","esp32p4::hp_sys::l2_mem_int_raw::REG_L2_MEM_EXCEED_ADDR_INT_RAW_R","esp32p4::hp_sys::l2_mem_int_raw::REG_L2_MEM_ERR_RESP_INT_RAW_R","esp32p4::hp_sys::l2_mem_int_st::REG_L2_MEM_ECC_ERR_INT_ST_R","esp32p4::hp_sys::l2_mem_int_st::REG_L2_MEM_EXCEED_ADDR_INT_ST_R","esp32p4::hp_sys::l2_mem_int_st::REG_L2_MEM_ERR_RESP_INT_ST_R","esp32p4::hp_sys::l2_mem_int_ena::REG_L2_MEM_ECC_ERR_INT_ENA_R","esp32p4::hp_sys::l2_mem_int_ena::REG_L2_MEM_EXCEED_ADDR_INT_ENA_R","esp32p4::hp_sys::l2_mem_int_ena::REG_L2_MEM_ERR_RESP_INT_ENA_R","esp32p4::hp_sys::l2_mem_l2_ram_ecc::REG_L2_RAM_UNIT0_ECC_EN_R","esp32p4::hp_sys::l2_mem_l2_ram_ecc::REG_L2_RAM_UNIT1_ECC_EN_R","esp32p4::hp_sys::l2_mem_l2_ram_ecc::REG_L2_RAM_UNIT2_ECC_EN_R","esp32p4::hp_sys::l2_mem_l2_ram_ecc::REG_L2_RAM_UNIT3_ECC_EN_R","esp32p4::hp_sys::l2_mem_l2_ram_ecc::REG_L2_RAM_UNIT4_ECC_EN_R","esp32p4::hp_sys::l2_mem_l2_ram_ecc::REG_L2_RAM_UNIT5_ECC_EN_R","esp32p4::hp_sys::l2_mem_int_record0::REG_L2_MEM_EXCEED_ADDR_INT_WE_R","esp32p4::hp_sys::l2_mem_int_record1::REG_L2_MEM_ECC_ONE_BIT_ERR_R","esp32p4::hp_sys::l2_mem_int_record1::REG_L2_MEM_ECC_TWO_BIT_ERR_R","esp32p4::hp_sys::l2_mem_int_record1::REG_L2_CACHE_ERR_BANK_R","esp32p4::hp_sys::l2_mem_l2_cache_ecc::REG_L2_CACHE_ECC_EN_R","esp32p4::hp_sys::l2_mem_rdn_eco_cs::REG_L2_MEM_RDN_ECO_EN_R","esp32p4::hp_sys::l2_mem_rdn_eco_cs::REG_L2_MEM_RDN_ECO_RESULT_R","esp32p4::hp_sys::tcm_rdn_eco_cs::REG_HP_TCM_RDN_ECO_EN_R","esp32p4::hp_sys::tcm_rdn_eco_cs::REG_HP_TCM_RDN_ECO_RESULT_R","esp32p4::hp_sys::l2_mem_sw_ecc_bwe_mask::REG_L2_MEM_SW_ECC_BWE_MASK_CTRL_R","esp32p4::hp_sys::usb20otg_mem_ctrl::REG_USB20_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys::tcm_int_raw::TCM_PARITY_ERR_INT_RAW_R","esp32p4::hp_sys::tcm_int_st::TCM_PARITY_ERR_INT_ST_R","esp32p4::hp_sys::tcm_int_ena::TCM_PARITY_ERR_INT_ENA_R","esp32p4::hp_sys::cpu_waiti_conf::CPU_WAIT_MODE_FORCE_ON_R","esp32p4::hp_sys::core_debug_runstall_conf::CORE_DEBUG_RUNSTALL_ENABLE_R","esp32p4::hp_sys::core_ahb_timeout::EN_R","esp32p4::hp_sys::core_ibus_timeout::EN_R","esp32p4::hp_sys::core_dbus_timeout::EN_R","esp32p4::hp_sys::icm_cpu_h2x_cfg::CPU_ICM_H2X_POST_WR_EN_R","esp32p4::hp_sys::icm_cpu_h2x_cfg::CPU_ICM_H2X_CUT_THROUGH_EN_R","esp32p4::hp_sys::icm_cpu_h2x_cfg::CPU_ICM_H2X_BRIDGE_BUSY_R","esp32p4::hp_sys::peri1_apb_postw_en::PERI1_APB_POSTW_EN_R","esp32p4::hp_sys::apb_sync_postw_en::GMAC_APB_POSTW_EN_R","esp32p4::hp_sys::apb_sync_postw_en::DSI_HOST_APB_POSTW_EN_R","esp32p4::hp_sys::apb_sync_postw_en::CSI_HOST_APB_SYNC_POSTW_EN_R","esp32p4::hp_sys::apb_sync_postw_en::CSI_HOST_APB_ASYNC_POSTW_EN_R","esp32p4::hp_sys::gmac_ctrl0::PTP_PPS_R","esp32p4::hp_sys::gmac_ctrl0::SBD_FLOWCTRL_R","esp32p4::hp_sys::gmac_ctrl0::GMAC_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys::gmac_ctrl0::GMAC_RST_CLK_TX_N_R","esp32p4::hp_sys::gmac_ctrl0::GMAC_RST_CLK_RX_N_R","esp32p4::hp_sys::vpu_ctrl::PPA_LSLP_MEM_PD_R","esp32p4::hp_sys::vpu_ctrl::JPEG_SDSLP_MEM_PD_R","esp32p4::hp_sys::vpu_ctrl::JPEG_LSLP_MEM_PD_R","esp32p4::hp_sys::vpu_ctrl::JPEG_DSLP_MEM_PD_R","esp32p4::hp_sys::vpu_ctrl::DMA2D_LSLP_MEM_PD_R","esp32p4::hp_sys::usbotg20_ctrl::OTG_PHY_TEST_DONE_R","esp32p4::hp_sys::usbotg20_ctrl::PHY_SUSPENDM_R","esp32p4::hp_sys::usbotg20_ctrl::PHY_SUSPEND_FORCE_EN_R","esp32p4::hp_sys::usbotg20_ctrl::PHY_RSTN_R","esp32p4::hp_sys::usbotg20_ctrl::PHY_RESET_FORCE_EN_R","esp32p4::hp_sys::usbotg20_ctrl::PHY_PLL_FORCE_EN_R","esp32p4::hp_sys::usbotg20_ctrl::PHY_PLL_EN_R","esp32p4::hp_sys::usbotg20_ctrl::OTG_SUSPENDM_R","esp32p4::hp_sys::usbotg20_ctrl::OTG_PHY_TXBITSTUFF_EN_R","esp32p4::hp_sys::usbotg20_ctrl::OTG_PHY_REFCLK_MODE_R","esp32p4::hp_sys::usbotg20_ctrl::OTG_PHY_BISTEN_R","esp32p4::hp_sys::tcm_err_resp_ctrl::TCM_ERR_RESP_EN_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT0_REFERSH_EN_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT1_REFERSH_EN_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT2_REFERSH_EN_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT3_REFERSH_EN_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT4_REFERSH_EN_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT5_REFERSH_EN_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_REFERSH_CNT_RESET_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT0_REFRESH_DONE_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT1_REFRESH_DONE_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT2_REFRESH_DONE_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT3_REFRESH_DONE_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT4_REFRESH_DONE_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT5_REFRESH_DONE_R","esp32p4::hp_sys::tcm_init::REG_TCM_INIT_EN_R","esp32p4::hp_sys::tcm_init::REG_TCM_INIT_CNT_RESET_R","esp32p4::hp_sys::tcm_init::REG_TCM_INIT_DONE_R","esp32p4::hp_sys::tcm_parity_check_ctrl::TCM_PARITY_CHECK_EN_R","esp32p4::hp_sys::psram_flash_addr_interchange::CPU_R","esp32p4::hp_sys::psram_flash_addr_interchange::DMA_R","esp32p4::hp_sys::ahb2axi_bresp_err_int_raw::CPU_ICM_H2X_BRESP_ERR_INT_RAW_R","esp32p4::hp_sys::ahb2axi_bresp_err_int_st::CPU_ICM_H2X_BRESP_ERR_INT_ST_R","esp32p4::hp_sys::ahb2axi_bresp_err_int_ena::CPU_ICM_H2X_BRESP_ERR_INT_ENA_R","esp32p4::hp_sys::l2_mem_err_resp_ctrl::L2_MEM_ERR_RESP_EN_R","esp32p4::hp_sys::l2_mem_ahb_buffer_ctrl::L2_MEM_AHB_WRBUFFER_EN_R","esp32p4::hp_sys::l2_mem_ahb_buffer_ctrl::L2_MEM_AHB_RDBUFFER_EN_R","esp32p4::hp_sys::core_dmactive_lpcore::CORE_DMACTIVE_LPCORE_R","esp32p4::hp_sys::core_timeout_int_raw::CORE0_AHB_TIMEOUT_INT_RAW_R","esp32p4::hp_sys::core_timeout_int_raw::CORE1_AHB_TIMEOUT_INT_RAW_R","esp32p4::hp_sys::core_timeout_int_raw::CORE0_IBUS_TIMEOUT_INT_RAW_R","esp32p4::hp_sys::core_timeout_int_raw::CORE1_IBUS_TIMEOUT_INT_RAW_R","esp32p4::hp_sys::core_timeout_int_raw::CORE0_DBUS_TIMEOUT_INT_RAW_R","esp32p4::hp_sys::core_timeout_int_raw::CORE1_DBUS_TIMEOUT_INT_RAW_R","esp32p4::hp_sys::core_timeout_int_st::CORE0_AHB_TIMEOUT_INT_ST_R","esp32p4::hp_sys::core_timeout_int_st::CORE1_AHB_TIMEOUT_INT_ST_R","esp32p4::hp_sys::core_timeout_int_st::CORE0_IBUS_TIMEOUT_INT_ST_R","esp32p4::hp_sys::core_timeout_int_st::CORE1_IBUS_TIMEOUT_INT_ST_R","esp32p4::hp_sys::core_timeout_int_st::CORE0_DBUS_TIMEOUT_INT_ST_R","esp32p4::hp_sys::core_timeout_int_st::CORE1_DBUS_TIMEOUT_INT_ST_R","esp32p4::hp_sys::core_timeout_int_ena::CORE0_AHB_TIMEOUT_INT_ENA_R","esp32p4::hp_sys::core_timeout_int_ena::CORE1_AHB_TIMEOUT_INT_ENA_R","esp32p4::hp_sys::core_timeout_int_ena::CORE0_IBUS_TIMEOUT_INT_ENA_R","esp32p4::hp_sys::core_timeout_int_ena::CORE1_IBUS_TIMEOUT_INT_ENA_R","esp32p4::hp_sys::core_timeout_int_ena::CORE0_DBUS_TIMEOUT_INT_ENA_R","esp32p4::hp_sys::core_timeout_int_ena::CORE1_DBUS_TIMEOUT_INT_ENA_R","esp32p4::hp_sys::rsa_pd_ctrl::RSA_MEM_FORCE_PD_R","esp32p4::hp_sys::rsa_pd_ctrl::RSA_MEM_FORCE_PU_R","esp32p4::hp_sys::rsa_pd_ctrl::RSA_MEM_PD_R","esp32p4::hp_sys::ecc_pd_ctrl::ECC_MEM_FORCE_PD_R","esp32p4::hp_sys::ecc_pd_ctrl::ECC_MEM_FORCE_PU_R","esp32p4::hp_sys::ecc_pd_ctrl::ECC_MEM_PD_R","esp32p4::hp_sys::rng_cfg::RNG_SAMPLE_ENABLE_R","esp32p4::hp_sys::uart_pd_ctrl::UART_MEM_FORCE_PD_R","esp32p4::hp_sys::uart_pd_ctrl::UART_MEM_FORCE_PU_R","esp32p4::hp_sys::peri_mem_clk_force_on::RMT_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys::peri_mem_clk_force_on::BITSCRAMBLER_TX_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys::peri_mem_clk_force_on::BITSCRAMBLER_RX_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys::peri_mem_clk_force_on::GDMA_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_en0::CLK_EN_R","esp32p4::hp_sys_clkrst::root_clk_ctrl0::SOC_CLK_DIV_UPDATE_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::CORE0_CLIC_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::CORE1_CLIC_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::MISC_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::CORE0_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::CORE1_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::TCM_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::BUSMON_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L1CACHE_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L1CACHE_D_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L1CACHE_I0_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L1CACHE_I1_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::TRACE_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::ICM_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::GDMA_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::VPU_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L1CACHE_MEM_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L1CACHE_D_MEM_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L1CACHE_I0_MEM_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L1CACHE_I1_MEM_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L2CACHE_MEM_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L2MEM_MEM_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L2MEMMON_MEM_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::ICM_MEM_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::MISC_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::TRACE_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L2CACHE_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L2MEM_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L2MEMMON_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::TCMMON_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::ICM_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::FLASH_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::PSRAM_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::GPSPI2_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::GPSPI3_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::REGDMA_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::AHB_PDMA_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::AXI_PDMA_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::GDMA_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::DMA2D_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::VPU_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::JPEG_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::PPA_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::CSI_BRG_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::CSI_HOST_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::DSI_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::EMAC_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::SDMMC_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::USB_OTG11_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::USB_OTG20_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::UHCI_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::UART0_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::UART1_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::UART2_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::UART3_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::UART4_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::PARLIO_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::ETM_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::PVT_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::CRYPTO_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::KEY_MANAGER_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::BITSRAMBLER_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::BITSRAMBLER_RX_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::BITSRAMBLER_TX_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::H264_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::RMT_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::HP_CLKRST_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::SYSREG_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::ICM_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::INTRMTX_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::ADC_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::UHCI_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::UART0_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::UART1_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::UART2_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::UART3_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::UART4_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::I2C0_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::I2C1_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::I2S0_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::I2S1_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::I2S2_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::I3C_MST_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::I3C_SLV_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::GPSPI2_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::GPSPI3_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::TIMERGRP0_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::TIMERGRP1_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::SYSTIMER_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::TWAI0_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::TWAI1_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::TWAI2_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::MCPWM0_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::MCPWM1_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::USB_DEVICE_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::PCNT_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::PARLIO_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl3::LEDC_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl3::LCDCAM_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl3::ETM_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl3::IOMUX_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::TM_400M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::TM_200M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::TM_100M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::REF_50M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::REF_25M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::TM_480M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::REF_240M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::TM_240M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::REF_160M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::TM_160M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::REF_120M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::TM_120M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::REF_80M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::TM_80M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::TM_60M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::TM_48M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::REF_20M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::TM_20M_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::FLASH_PLL_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::FLASH_CORE_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::PSRAM_PLL_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::PSRAM_CORE_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::PAD_EMAC_REF_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::EMAC_RMII_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::EMAC_RX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::EMAC_RX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_TX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_TX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_PTP_REF_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_PTP_REF_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_UNUSED0_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_UNUSED1_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::SDIO_HS_MODE_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::SDIO_LS_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::SDIO_LS_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_SLF_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_DRV_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_SAM_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl03::MIPI_DSI_DPHY_CFG_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl03::MIPI_DSI_DPHY_PLL_REFCLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl03::MIPI_CSI_DPHY_CFG_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl03::MIPI_DSI_DPICLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl10::I2C0_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl10::I2C0_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl10::I2C1_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl10::I2C1_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl11::I2S0_RX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl13::I2S0_RX_DIV_YN1_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl13::I2S0_TX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S0_TX_DIV_YN1_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S0_MST_CLK_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S1_RX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl15::I2S1_RX_DIV_YN1_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl15::I2S1_TX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S1_TX_DIV_YN1_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S1_MST_CLK_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S2_RX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl18::I2S2_RX_DIV_YN1_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl18::I2S2_TX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::I2S2_TX_DIV_YN1_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::I2S2_MST_CLK_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::LCD_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl110::UART0_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl111::UART1_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl112::UART2_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl113::UART3_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl114::UART4_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::TWAI0_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::TWAI0_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::TWAI1_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::TWAI1_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::TWAI2_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::TWAI2_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI2_HS_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI2_MST_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI3_HS_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl117::GPSPI3_MST_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl117::PARLIO_RX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl118::PARLIO_TX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::I3C_MST_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::CAM_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::MCPWM0_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::MCPWM1_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::TIMERGRP0_T0_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::TIMERGRP0_T1_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::TIMERGRP0_WDT_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::TIMERGRP0_TGRT_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP1_T0_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP1_T1_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP1_WDT_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::SYSTIMER_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::SYSTIMER_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::LEDC_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::RMT_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl23::ADC_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl24::PVT_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::PVT_PERI_GROUP1_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::PVT_PERI_GROUP2_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::PVT_PERI_GROUP3_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::PVT_PERI_GROUP4_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_AES_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_DS_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_ECC_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_HMAC_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_RSA_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_SEC_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_SHA_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_ECDSA_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_KM_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::ISP_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::IOMUX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::IOMUX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::H264_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::H264_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::PADBIST_RX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::PADBIST_RX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl27::PADBIST_TX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl27::PADBIST_TX_CLK_EN_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::CPUICM_GATED_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::TCM_CPU_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::BUSMON_CPU_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L1CACHE_CPU_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L1CACHE_D_CPU_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L1CACHE_I0_CPU_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L1CACHE_I1_CPU_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::TRACE_CPU_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::TRACE_SYS_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L1CACHE_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L1CACHE_D_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L1CACHE_I0_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L1CACHE_I1_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L2CACHE_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L2MEM_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::SAR1_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::SAR2_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::GMAC_TX_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::dpa_ctrl0::SEC_DPA_CFG_SEL_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::PLLA_CAL_END_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::PLLA_CAL_STOP_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::CPU_PLL_CAL_END_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::CPU_PLL_CAL_STOP_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::SDIO_PLL_CAL_END_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::SDIO_PLL_CAL_STOP_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::SYS_PLL_CAL_END_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::SYS_PLL_CAL_STOP_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::MSPI_CAL_END_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::MSPI_CAL_STOP_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_CORECTRL_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_PVT_TOP_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_PVT_PERI_GROUP1_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_PVT_PERI_GROUP2_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_PVT_PERI_GROUP3_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_PVT_PERI_GROUP4_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_REGDMA_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_CORE0_GLOBAL_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_CORE1_GLOBAL_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_CORETRACE0_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_CORETRACE1_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_HP_TCM_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_HP_CACHE_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_L1_I0_CACHE_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_L1_I1_CACHE_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_L1_D_CACHE_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_L2_CACHE_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_L2_MEM_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_L2MEMMON_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_TCMMON_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_PVT_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_GDMA_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_MSPI_AXI_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_DUAL_MSPI_AXI_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_MSPI_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_DUAL_MSPI_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_DSI_BRG_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_CSI_HOST_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_CSI_BRG_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_ISP_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_JPEG_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_DMA2D_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_PPA_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_AHB_PDMA_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_AXI_PDMA_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_IOMUX_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_PADBIST_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_STIMER_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_TIMERGRP0_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_TIMERGRP1_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART0_CORE_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART1_CORE_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART2_CORE_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART3_CORE_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART4_CORE_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART0_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART1_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART2_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART3_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART4_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UHCI_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_I3CMST_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_I3CSLV_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_I2C1_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_I2C0_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_RMT_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_PWM0_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_PWM1_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_CAN0_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_CAN1_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_CAN2_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_LEDC_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_PCNT_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_ETM_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_INTRMTX_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_PARLIO_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_PARLIO_RX_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_PARLIO_TX_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_I2S0_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_I2S1_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_I2S2_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_SPI2_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_SPI3_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_LCDCAM_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_ADC_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_BITSRAMBLER_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_BITSRAMBLER_RX_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_BITSRAMBLER_TX_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_CRYPTO_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_SEC_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_AES_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_DS_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_SHA_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_HMAC_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_ECDSA_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_RSA_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_ECC_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_KM_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_H264_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_CORE0_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_CORE1_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_CORETRACE0_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_CORETRACE1_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_L2MEMMON_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_TCMMON_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_GDMA_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_MSPI_AXI_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_DUAL_MSPI_AXI_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_MSPI_APB_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_DUAL_MSPI_APB_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_DSI_BRG_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_CSI_HOST_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_CSI_BRG_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_ISP_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_JPEG_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_DMA2D_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_PPA_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_AHB_PDMA_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_AXI_PDMA_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_IOMUX_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_PADBIST_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_STIMER_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_TIMERGRP0_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_TIMERGRP1_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_UART0_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_UART1_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_UART2_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_UART3_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_UART4_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_UHCI_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_I3CMST_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_I3CSLV_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_I2C1_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_I2C0_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_RMT_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_PWM0_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_PWM1_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_CAN0_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_CAN1_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_CAN2_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_LEDC_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_PCNT_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_ETM_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_INTRMTX_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_PARLIO_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_PARLIO_RX_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_PARLIO_TX_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_I2S0_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_I2S1_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_I2S2_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_SPI2_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_SPI3_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_LCDCAM_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_ADC_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_BITSRAMBLER_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_BITSRAMBLER_RX_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_BITSRAMBLER_TX_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_H264_R","esp32p4::hp_sys_clkrst::hpwdt_core0_rst_ctrl0::HPCORE0_STALL_EN_R","esp32p4::hp_sys_clkrst::hpwdt_core1_rst_ctrl0::HPCORE1_STALL_EN_R","esp32p4::hp_sys_clkrst::cpu_clk_status0::ASIC_OR_FPGA_R","esp32p4::hp_sys_clkrst::cpu_clk_status0::CPU_DIV_EFFECT_R","esp32p4::hp_sys_clkrst::cpu_clk_status0::CPU_SRC_IS_CPLL_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl1::DBG_CH0_EN_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl1::DBG_CH1_EN_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl1::DBG_CH2_EN_R","esp32p4::hp_sys_clkrst::hpcore_wdt_reset_source0::HPCORE0_WDT_RESET_SOURCE_SEL_R","esp32p4::hp_sys_clkrst::hpcore_wdt_reset_source0::HPCORE1_WDT_RESET_SOURCE_SEL_R","esp32p4::lp_huk::clk::EN_R","esp32p4::lp_huk::clk::MEM_CG_FORCE_ON_R","esp32p4::lp_huk::int_raw::PREP_DONE_INT_RAW_R","esp32p4::lp_huk::int_raw::PROC_DONE_INT_RAW_R","esp32p4::lp_huk::int_raw::POST_DONE_INT_RAW_R","esp32p4::lp_huk::int_st::PREP_DONE_INT_ST_R","esp32p4::lp_huk::int_st::PROC_DONE_INT_ST_R","esp32p4::lp_huk::int_st::POST_DONE_INT_ST_R","esp32p4::lp_huk::int_ena::PREP_DONE_INT_ENA_R","esp32p4::lp_huk::int_ena::PROC_DONE_INT_ENA_R","esp32p4::lp_huk::int_ena::POST_DONE_INT_ENA_R","esp32p4::lp_huk::conf::MODE_R","esp32p4::i2c0::ctr::SDA_FORCE_OUT_R","esp32p4::i2c0::ctr::SCL_FORCE_OUT_R","esp32p4::i2c0::ctr::SAMPLE_SCL_LEVEL_R","esp32p4::i2c0::ctr::RX_FULL_ACK_LEVEL_R","esp32p4::i2c0::ctr::MS_MODE_R","esp32p4::i2c0::ctr::TX_LSB_FIRST_R","esp32p4::i2c0::ctr::RX_LSB_FIRST_R","esp32p4::i2c0::ctr::CLK_EN_R","esp32p4::i2c0::ctr::ARBITRATION_EN_R","esp32p4::i2c0::ctr::SLV_TX_AUTO_START_EN_R","esp32p4::i2c0::ctr::ADDR_10BIT_RW_CHECK_EN_R","esp32p4::i2c0::ctr::ADDR_BROADCASTING_EN_R","esp32p4::i2c0::sr::RESP_REC_R","esp32p4::i2c0::sr::SLAVE_RW_R","esp32p4::i2c0::sr::ARB_LOST_R","esp32p4::i2c0::sr::BUS_BUSY_R","esp32p4::i2c0::sr::SLAVE_ADDRESSED_R","esp32p4::i2c0::to::TIME_OUT_EN_R","esp32p4::i2c0::slave_addr::ADDR_10BIT_EN_R","esp32p4::i2c0::fifo_conf::NONFIFO_EN_R","esp32p4::i2c0::fifo_conf::FIFO_ADDR_CFG_EN_R","esp32p4::i2c0::fifo_conf::RX_FIFO_RST_R","esp32p4::i2c0::fifo_conf::TX_FIFO_RST_R","esp32p4::i2c0::fifo_conf::FIFO_PRT_EN_R","esp32p4::i2c0::int_raw::RXFIFO_WM_INT_RAW_R","esp32p4::i2c0::int_raw::TXFIFO_WM_INT_RAW_R","esp32p4::i2c0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32p4::i2c0::int_raw::END_DETECT_INT_RAW_R","esp32p4::i2c0::int_raw::BYTE_TRANS_DONE_INT_RAW_R","esp32p4::i2c0::int_raw::ARBITRATION_LOST_INT_RAW_R","esp32p4::i2c0::int_raw::MST_TXFIFO_UDF_INT_RAW_R","esp32p4::i2c0::int_raw::TRANS_COMPLETE_INT_RAW_R","esp32p4::i2c0::int_raw::TIME_OUT_INT_RAW_R","esp32p4::i2c0::int_raw::TRANS_START_INT_RAW_R","esp32p4::i2c0::int_raw::NACK_INT_RAW_R","esp32p4::i2c0::int_raw::TXFIFO_OVF_INT_RAW_R","esp32p4::i2c0::int_raw::RXFIFO_UDF_INT_RAW_R","esp32p4::i2c0::int_raw::SCL_ST_TO_INT_RAW_R","esp32p4::i2c0::int_raw::SCL_MAIN_ST_TO_INT_RAW_R","esp32p4::i2c0::int_raw::DET_START_INT_RAW_R","esp32p4::i2c0::int_raw::SLAVE_STRETCH_INT_RAW_R","esp32p4::i2c0::int_raw::GENERAL_CALL_INT_RAW_R","esp32p4::i2c0::int_raw::SLAVE_ADDR_UNMATCH_INT_RAW_R","esp32p4::i2c0::int_ena::RXFIFO_WM_INT_ENA_R","esp32p4::i2c0::int_ena::TXFIFO_WM_INT_ENA_R","esp32p4::i2c0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32p4::i2c0::int_ena::END_DETECT_INT_ENA_R","esp32p4::i2c0::int_ena::BYTE_TRANS_DONE_INT_ENA_R","esp32p4::i2c0::int_ena::ARBITRATION_LOST_INT_ENA_R","esp32p4::i2c0::int_ena::MST_TXFIFO_UDF_INT_ENA_R","esp32p4::i2c0::int_ena::TRANS_COMPLETE_INT_ENA_R","esp32p4::i2c0::int_ena::TIME_OUT_INT_ENA_R","esp32p4::i2c0::int_ena::TRANS_START_INT_ENA_R","esp32p4::i2c0::int_ena::NACK_INT_ENA_R","esp32p4::i2c0::int_ena::TXFIFO_OVF_INT_ENA_R","esp32p4::i2c0::int_ena::RXFIFO_UDF_INT_ENA_R","esp32p4::i2c0::int_ena::SCL_ST_TO_INT_ENA_R","esp32p4::i2c0::int_ena::SCL_MAIN_ST_TO_INT_ENA_R","esp32p4::i2c0::int_ena::DET_START_INT_ENA_R","esp32p4::i2c0::int_ena::SLAVE_STRETCH_INT_ENA_R","esp32p4::i2c0::int_ena::GENERAL_CALL_INT_ENA_R","esp32p4::i2c0::int_ena::SLAVE_ADDR_UNMATCH_INT_ENA_R","esp32p4::i2c0::int_status::RXFIFO_WM_INT_ST_R","esp32p4::i2c0::int_status::TXFIFO_WM_INT_ST_R","esp32p4::i2c0::int_status::RXFIFO_OVF_INT_ST_R","esp32p4::i2c0::int_status::END_DETECT_INT_ST_R","esp32p4::i2c0::int_status::BYTE_TRANS_DONE_INT_ST_R","esp32p4::i2c0::int_status::ARBITRATION_LOST_INT_ST_R","esp32p4::i2c0::int_status::MST_TXFIFO_UDF_INT_ST_R","esp32p4::i2c0::int_status::TRANS_COMPLETE_INT_ST_R","esp32p4::i2c0::int_status::TIME_OUT_INT_ST_R","esp32p4::i2c0::int_status::TRANS_START_INT_ST_R","esp32p4::i2c0::int_status::NACK_INT_ST_R","esp32p4::i2c0::int_status::TXFIFO_OVF_INT_ST_R","esp32p4::i2c0::int_status::RXFIFO_UDF_INT_ST_R","esp32p4::i2c0::int_status::SCL_ST_TO_INT_ST_R","esp32p4::i2c0::int_status::SCL_MAIN_ST_TO_INT_ST_R","esp32p4::i2c0::int_status::DET_START_INT_ST_R","esp32p4::i2c0::int_status::SLAVE_STRETCH_INT_ST_R","esp32p4::i2c0::int_status::GENERAL_CALL_INT_ST_R","esp32p4::i2c0::int_status::SLAVE_ADDR_UNMATCH_INT_ST_R","esp32p4::i2c0::filter_cfg::SCL_FILTER_EN_R","esp32p4::i2c0::filter_cfg::SDA_FILTER_EN_R","esp32p4::i2c0::clk_conf::SCLK_SEL_R","esp32p4::i2c0::clk_conf::SCLK_ACTIVE_R","esp32p4::i2c0::comd0::COMMAND0_DONE_R","esp32p4::i2c0::comd1::COMMAND1_DONE_R","esp32p4::i2c0::comd2::COMMAND2_DONE_R","esp32p4::i2c0::comd3::COMMAND3_DONE_R","esp32p4::i2c0::comd4::COMMAND4_DONE_R","esp32p4::i2c0::comd5::COMMAND5_DONE_R","esp32p4::i2c0::comd6::COMMAND6_DONE_R","esp32p4::i2c0::comd7::COMMAND7_DONE_R","esp32p4::i2c0::scl_sp_conf::SCL_RST_SLV_EN_R","esp32p4::i2c0::scl_sp_conf::SCL_PD_EN_R","esp32p4::i2c0::scl_sp_conf::SDA_PD_EN_R","esp32p4::i2c0::scl_stretch_conf::SLAVE_SCL_STRETCH_EN_R","esp32p4::i2c0::scl_stretch_conf::SLAVE_BYTE_ACK_CTL_EN_R","esp32p4::i2c0::scl_stretch_conf::SLAVE_BYTE_ACK_LVL_R","esp32p4::i2s0::int_raw::RX_DONE_INT_RAW_R","esp32p4::i2s0::int_raw::TX_DONE_INT_RAW_R","esp32p4::i2s0::int_raw::RX_HUNG_INT_RAW_R","esp32p4::i2s0::int_raw::TX_HUNG_INT_RAW_R","esp32p4::i2s0::int_st::RX_DONE_INT_ST_R","esp32p4::i2s0::int_st::TX_DONE_INT_ST_R","esp32p4::i2s0::int_st::RX_HUNG_INT_ST_R","esp32p4::i2s0::int_st::TX_HUNG_INT_ST_R","esp32p4::i2s0::int_ena::RX_DONE_INT_ENA_R","esp32p4::i2s0::int_ena::TX_DONE_INT_ENA_R","esp32p4::i2s0::int_ena::RX_HUNG_INT_ENA_R","esp32p4::i2s0::int_ena::TX_HUNG_INT_ENA_R","esp32p4::i2s0::rx_conf::RX_START_R","esp32p4::i2s0::rx_conf::RX_SLAVE_MOD_R","esp32p4::i2s0::rx_conf::RX_MONO_R","esp32p4::i2s0::rx_conf::RX_BIG_ENDIAN_R","esp32p4::i2s0::rx_conf::RX_UPDATE_R","esp32p4::i2s0::rx_conf::RX_MONO_FST_VLD_R","esp32p4::i2s0::rx_conf::RX_PCM_BYPASS_R","esp32p4::i2s0::rx_conf::RX_MSB_SHIFT_R","esp32p4::i2s0::rx_conf::RX_LEFT_ALIGN_R","esp32p4::i2s0::rx_conf::RX_24_FILL_EN_R","esp32p4::i2s0::rx_conf::RX_WS_IDLE_POL_R","esp32p4::i2s0::rx_conf::RX_BIT_ORDER_R","esp32p4::i2s0::rx_conf::RX_TDM_EN_R","esp32p4::i2s0::rx_conf::RX_PDM_EN_R","esp32p4::i2s0::tx_conf::TX_START_R","esp32p4::i2s0::tx_conf::TX_SLAVE_MOD_R","esp32p4::i2s0::tx_conf::TX_STOP_EN_R","esp32p4::i2s0::tx_conf::TX_CHAN_EQUAL_R","esp32p4::i2s0::tx_conf::TX_MONO_R","esp32p4::i2s0::tx_conf::TX_BIG_ENDIAN_R","esp32p4::i2s0::tx_conf::TX_UPDATE_R","esp32p4::i2s0::tx_conf::TX_MONO_FST_VLD_R","esp32p4::i2s0::tx_conf::TX_PCM_BYPASS_R","esp32p4::i2s0::tx_conf::TX_MSB_SHIFT_R","esp32p4::i2s0::tx_conf::TX_BCK_NO_DLY_R","esp32p4::i2s0::tx_conf::TX_LEFT_ALIGN_R","esp32p4::i2s0::tx_conf::TX_24_FILL_EN_R","esp32p4::i2s0::tx_conf::TX_WS_IDLE_POL_R","esp32p4::i2s0::tx_conf::TX_BIT_ORDER_R","esp32p4::i2s0::tx_conf::TX_TDM_EN_R","esp32p4::i2s0::tx_conf::TX_PDM_EN_R","esp32p4::i2s0::tx_conf::SIG_LOOPBACK_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_HP_BYPASS_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_SIGMADELTA_DITHER2_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_SIGMADELTA_DITHER_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_DAC_2OUT_EN_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_DAC_MODE_EN_R","esp32p4::i2s0::tx_pcm2pdm_conf::PCM2PDM_CONV_EN_R","esp32p4::i2s0::rx_pdm2pcm_conf::RX_PDM2PCM_EN_R","esp32p4::i2s0::rx_pdm2pcm_conf::RX_PDM_SINC_DSR_16_EN_R","esp32p4::i2s0::rx_pdm2pcm_conf::RX_PDM_HP_BYPASS_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN0_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN1_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN2_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN3_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN4_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN5_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN6_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN7_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_CHAN8_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_CHAN9_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_CHAN10_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_CHAN11_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_CHAN12_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_CHAN13_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_CHAN14_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_CHAN15_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN0_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN1_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN2_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN3_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN4_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN5_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN6_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN7_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN8_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN9_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN10_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN11_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN12_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN13_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN14_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN15_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_SKIP_MSK_EN_R","esp32p4::i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_ENA_R","esp32p4::i2s0::state::TX_IDLE_R","esp32p4::i2s0::clk_gate::CLK_EN_R","esp32p4::i3c_mst::device_ctrl::REG_BA_INCLUDE_R","esp32p4::i3c_mst::device_ctrl::REG_TRANS_START_R","esp32p4::i3c_mst::device_ctrl::REG_CLK_EN_R","esp32p4::i3c_mst::device_ctrl::REG_IBI_RSTART_TRANS_EN_R","esp32p4::i3c_mst::device_ctrl::REG_AUTO_DIS_IBI_EN_R","esp32p4::i3c_mst::device_ctrl::REG_DMA_RX_EN_R","esp32p4::i3c_mst::device_ctrl::REG_DMA_TX_EN_R","esp32p4::i3c_mst::device_ctrl::REG_MULTI_SLV_SINGLE_CCC_EN_R","esp32p4::i3c_mst::device_ctrl::REG_RX_BIT_ORDER_R","esp32p4::i3c_mst::device_ctrl::REG_RX_BYTE_ORDER_R","esp32p4::i3c_mst::device_ctrl::REG_SCL_PULLUP_FORCE_EN_R","esp32p4::i3c_mst::device_ctrl::REG_SCL_OE_FORCE_EN_R","esp32p4::i3c_mst::device_ctrl::REG_SDA_PP_RD_PULLUP_EN_R","esp32p4::i3c_mst::device_ctrl::REG_SDA_RD_TBIT_HLVL_PULLUP_EN_R","esp32p4::i3c_mst::device_ctrl::REG_SDA_PP_WR_PULLUP_EN_R","esp32p4::i3c_mst::device_ctrl::REG_DATA_BYTE_CNT_UNLATCH_R","esp32p4::i3c_mst::device_ctrl::REG_MEM_CLK_FORCE_ON_R","esp32p4::i3c_mst::ibi_notify_ctrl::REG_NOTIFY_SIR_REJECTED_R","esp32p4::i3c_mst::int_raw::TX_DATA_BUF_THLD_INT_RAW_R","esp32p4::i3c_mst::int_raw::RX_DATA_BUF_THLD_INT_RAW_R","esp32p4::i3c_mst::int_raw::IBI_STATUS_THLD_INT_RAW_R","esp32p4::i3c_mst::int_raw::CMD_BUF_EMPTY_THLD_INT_RAW_R","esp32p4::i3c_mst::int_raw::RESP_READY_INT_RAW_R","esp32p4::i3c_mst::int_raw::NXT_CMD_REQ_ERR_INT_RAW_R","esp32p4::i3c_mst::int_raw::TRANSFER_ERR_INT_RAW_R","esp32p4::i3c_mst::int_raw::TRANSFER_COMPLETE_INT_RAW_R","esp32p4::i3c_mst::int_raw::COMMAND_DONE_INT_RAW_R","esp32p4::i3c_mst::int_raw::DETECT_START_INT_RAW_R","esp32p4::i3c_mst::int_raw::RESP_BUF_OVF_INT_RAW_R","esp32p4::i3c_mst::int_raw::IBI_DATA_BUF_OVF_INT_RAW_R","esp32p4::i3c_mst::int_raw::IBI_STATUS_BUF_OVF_INT_RAW_R","esp32p4::i3c_mst::int_raw::IBI_HANDLE_DONE_INT_RAW_R","esp32p4::i3c_mst::int_raw::IBI_DETECT_INT_RAW_R","esp32p4::i3c_mst::int_raw::CMD_CCC_MISMATCH_INT_RAW_R","esp32p4::i3c_mst::int_st::TX_DATA_BUF_THLD_INT_ST_R","esp32p4::i3c_mst::int_st::RX_DATA_BUF_THLD_INT_ST_R","esp32p4::i3c_mst::int_st::IBI_STATUS_THLD_INT_ST_R","esp32p4::i3c_mst::int_st::CMD_BUF_EMPTY_THLD_INT_ST_R","esp32p4::i3c_mst::int_st::RESP_READY_INT_ST_R","esp32p4::i3c_mst::int_st::NXT_CMD_REQ_ERR_INT_ST_R","esp32p4::i3c_mst::int_st::TRANSFER_ERR_INT_ST_R","esp32p4::i3c_mst::int_st::TRANSFER_COMPLETE_INT_ST_R","esp32p4::i3c_mst::int_st::COMMAND_DONE_INT_ST_R","esp32p4::i3c_mst::int_st::DETECT_START_INT_ST_R","esp32p4::i3c_mst::int_st::RESP_BUF_OVF_INT_ST_R","esp32p4::i3c_mst::int_st::IBI_DATA_BUF_OVF_INT_ST_R","esp32p4::i3c_mst::int_st::IBI_STATUS_BUF_OVF_INT_ST_R","esp32p4::i3c_mst::int_st::IBI_HANDLE_DONE_INT_ST_R","esp32p4::i3c_mst::int_st::IBI_DETECT_INT_ST_R","esp32p4::i3c_mst::int_st::CMD_CCC_MISMATCH_INT_ST_R","esp32p4::i3c_mst::int_st_ena::TX_DATA_BUF_THLD_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::RX_DATA_BUF_THLD_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::IBI_STATUS_THLD_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::CMD_BUF_EMPTY_THLD_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::RESP_READY_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::NXT_CMD_REQ_ERR_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::TRANSFER_ERR_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::TRANSFER_COMPLETE_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::COMMAND_DONE_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::DETECT_START_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::RESP_BUF_OVF_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::IBI_DATA_BUF_OVF_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::IBI_STATUS_BUF_OVF_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::IBI_HANDLE_DONE_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::IBI_DETECT_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::CMD_CCC_MISMATCH_INT_ENA_R","esp32p4::i3c_mst::reset_ctrl::REG_CMD_BUF_RST_R","esp32p4::i3c_mst::reset_ctrl::REG_RESP_BUF_RST_R","esp32p4::i3c_mst::reset_ctrl::REG_TX_DATA_BUF_BUF_RST_R","esp32p4::i3c_mst::reset_ctrl::REG_RX_DATA_BUF_RST_R","esp32p4::i3c_mst::reset_ctrl::REG_IBI_DATA_BUF_RST_R","esp32p4::i3c_mst::reset_ctrl::REG_IBI_STATUS_BUF_RST_R","esp32p4::i3c_mst::present_state0::SDA_LVL_R","esp32p4::i3c_mst::present_state0::SCL_LVL_R","esp32p4::i3c_mst::present_state0::BUS_BUSY_R","esp32p4::i3c_mst::present_state0::BUS_FREE_R","esp32p4::i3c_mst::time_out_value::REG_RESP_BUF_TO_EN_R","esp32p4::i3c_mst::time_out_value::REG_IBI_DATA_BUF_TO_EN_R","esp32p4::i3c_mst::time_out_value::REG_IBI_STATUS_BUF_TO_EN_R","esp32p4::i3c_mst::time_out_value::REG_RX_DATA_BUF_TO_EN_R","esp32p4::i3c_mst::rnd_eco_cs::REG_RND_ECO_EN_R","esp32p4::i3c_mst::rnd_eco_cs::RND_ECO_RESULT_R","esp32p4::i3c_mst_mem::ibi_status_buf::IBI_STS_R","esp32p4::i3c_mst_mem::dev_addr_table1_loc::REG_DAT_DEV1_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table2_loc::REG_DAT_DEV2_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table3_loc::REG_DAT_DEV3_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table4_loc::REG_DAT_DEV4_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table5_loc::REG_DAT_DEV5_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table6_loc::REG_DAT_DEV6_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table7_loc::REG_DAT_DEV7_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table8_loc::REG_DAT_DEV8_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table9_loc::REG_DAT_DEV9_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table10_loc::REG_DAT_DEV10_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table11_loc::REG_DAT_DEV11_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table12_loc::REG_DAT_DEV12_I2C_R","esp32p4::i3c_slv::config::SLVENA_R","esp32p4::i3c_slv::config::NACK_R","esp32p4::i3c_slv::config::MATCHSS_R","esp32p4::i3c_slv::config::S0IGNORE_R","esp32p4::i3c_slv::config::DDROK_R","esp32p4::i3c_slv::config::IDRAND_R","esp32p4::i3c_slv::config::OFFLINE_R","esp32p4::i3c_slv::status::STNOTSTOP_R","esp32p4::i3c_slv::status::STMSG_R","esp32p4::i3c_slv::status::STCCCH_R","esp32p4::i3c_slv::status::STREQRD_R","esp32p4::i3c_slv::status::STREQWR_R","esp32p4::i3c_slv::status::STDAA_R","esp32p4::i3c_slv::status::STHDR_R","esp32p4::i3c_slv::status::START_R","esp32p4::i3c_slv::status::MATCHED_R","esp32p4::i3c_slv::status::STOP_R","esp32p4::i3c_slv::status::RXPEND_R","esp32p4::i3c_slv::status::TXNOTFULL_R","esp32p4::i3c_slv::status::DACHG_R","esp32p4::i3c_slv::status::CCC_R","esp32p4::i3c_slv::status::ERRWARN_R","esp32p4::i3c_slv::status::HDRMATCH_R","esp32p4::i3c_slv::ctrl::EXTDATA_R","esp32p4::i3c_slv::intset::STOP_ENA_R","esp32p4::i3c_slv::intset::RXPEND_ENA_R","esp32p4::i3c_slv::intset::TXSEND_ENA_R","esp32p4::i3c_slv::intmasked::STOP_MASK_R","esp32p4::i3c_slv::intmasked::RXPEND_MASK_R","esp32p4::i3c_slv::intmasked::TXSEND_MASK_R","esp32p4::i3c_slv::datactrl::TXFULL_R","esp32p4::i3c_slv::datactrl::RXEMPTY_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_QOS_SUPPORT_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_APB3_SUPPORT_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_AXI4_SUPPORT_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_LOCK_EN_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_TRUST_ZONE_EN_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_DECODER_TYPE_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_REMAP_EN_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_BI_DIR_CMD_EN_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_LOW_POWER_INF_EN_R","esp32p4::axi_icm::cmd::ICM_REG_RD_WR_CHAN_R","esp32p4::axi_icm::cmd::ICM_REG_AXI_ERR_BIT_R","esp32p4::axi_icm::cmd::ICM_REG_AXI_SOFT_RESET_BIT_R","esp32p4::axi_icm::cmd::ICM_REG_AXI_RD_WR_CMD_R","esp32p4::axi_icm::cmd::ICM_REG_AXI_CMD_EN_R","esp32p4::io_mux::gpio::MCU_OE_R","esp32p4::io_mux::gpio::SLP_SEL_R","esp32p4::io_mux::gpio::MCU_WPD_R","esp32p4::io_mux::gpio::MCU_WPU_R","esp32p4::io_mux::gpio::MCU_IE_R","esp32p4::io_mux::gpio::FUN_WPD_R","esp32p4::io_mux::gpio::FUN_WPU_R","esp32p4::io_mux::gpio::FUN_IE_R","esp32p4::io_mux::gpio::FILTER_EN_R","esp32p4::isp::clk_en::CLK_EN_R","esp32p4::isp::clk_en::CLK_BLC_FORCE_ON_R","esp32p4::isp::clk_en::CLK_DPC_FORCE_ON_R","esp32p4::isp::clk_en::CLK_BF_FORCE_ON_R","esp32p4::isp::clk_en::CLK_LSC_FORCE_ON_R","esp32p4::isp::clk_en::CLK_DEMOSAIC_FORCE_ON_R","esp32p4::isp::clk_en::CLK_MEDIAN_FORCE_ON_R","esp32p4::isp::clk_en::CLK_CCM_FORCE_ON_R","esp32p4::isp::clk_en::CLK_GAMMA_FORCE_ON_R","esp32p4::isp::clk_en::CLK_RGB2YUV_FORCE_ON_R","esp32p4::isp::clk_en::CLK_SHARP_FORCE_ON_R","esp32p4::isp::clk_en::CLK_COLOR_FORCE_ON_R","esp32p4::isp::clk_en::CLK_YUV2RGB_FORCE_ON_R","esp32p4::isp::clk_en::CLK_AE_FORCE_ON_R","esp32p4::isp::clk_en::CLK_AF_FORCE_ON_R","esp32p4::isp::clk_en::CLK_AWB_FORCE_ON_R","esp32p4::isp::clk_en::CLK_HIST_FORCE_ON_R","esp32p4::isp::clk_en::CLK_MIPI_IDI_FORCE_ON_R","esp32p4::isp::clk_en::ISP_MEM_CLK_FORCE_ON_R","esp32p4::isp::cntl::MIPI_DATA_EN_R","esp32p4::isp::cntl::ISP_EN_R","esp32p4::isp::cntl::BLC_EN_R","esp32p4::isp::cntl::DPC_EN_R","esp32p4::isp::cntl::BF_EN_R","esp32p4::isp::cntl::LSC_EN_R","esp32p4::isp::cntl::DEMOSAIC_EN_R","esp32p4::isp::cntl::MEDIAN_EN_R","esp32p4::isp::cntl::CCM_EN_R","esp32p4::isp::cntl::GAMMA_EN_R","esp32p4::isp::cntl::RGB2YUV_EN_R","esp32p4::isp::cntl::SHARP_EN_R","esp32p4::isp::cntl::COLOR_EN_R","esp32p4::isp::cntl::YUV2RGB_EN_R","esp32p4::isp::cntl::AE_EN_R","esp32p4::isp::cntl::AF_EN_R","esp32p4::isp::cntl::AWB_EN_R","esp32p4::isp::cntl::HIST_EN_R","esp32p4::isp::cntl::BYTE_ENDIAN_ORDER_R","esp32p4::isp::frame_cfg::HSYNC_START_EXIST_R","esp32p4::isp::frame_cfg::HSYNC_END_EXIST_R","esp32p4::isp::bf_matrix_ctrl::BF_PADDING_MODE_R","esp32p4::isp::dpc_ctrl::DPC_CHECK_EN_R","esp32p4::isp::dpc_ctrl::STA_EN_R","esp32p4::isp::dpc_ctrl::DYN_EN_R","esp32p4::isp::dpc_ctrl::DPC_BLACK_EN_R","esp32p4::isp::dpc_ctrl::DPC_METHOD_SEL_R","esp32p4::isp::dpc_ctrl::DPC_CHECK_OD_EN_R","esp32p4::isp::dpc_matrix_ctrl::DPC_PADDING_MODE_R","esp32p4::isp::demosaic_matrix_ctrl::DEMOSAIC_PADDING_MODE_R","esp32p4::isp::median_matrix_ctrl::MEDIAN_PADDING_MODE_R","esp32p4::isp::int_raw::ISP_DATA_TYPE_ERR_INT_RAW_R","esp32p4::isp::int_raw::ISP_ASYNC_FIFO_OVF_INT_RAW_R","esp32p4::isp::int_raw::ISP_BUF_FULL_INT_RAW_R","esp32p4::isp::int_raw::ISP_HVNUM_SETTING_ERR_INT_RAW_R","esp32p4::isp::int_raw::ISP_DATA_TYPE_SETTING_ERR_INT_RAW_R","esp32p4::isp::int_raw::ISP_MIPI_HNUM_UNMATCH_INT_RAW_R","esp32p4::isp::int_raw::DPC_CHECK_DONE_INT_RAW_R","esp32p4::isp::int_raw::GAMMA_XCOORD_ERR_INT_RAW_R","esp32p4::isp::int_raw::AE_MONITOR_INT_RAW_R","esp32p4::isp::int_raw::AE_FRAME_DONE_INT_RAW_R","esp32p4::isp::int_raw::AF_FDONE_INT_RAW_R","esp32p4::isp::int_raw::AF_ENV_INT_RAW_R","esp32p4::isp::int_raw::AWB_FDONE_INT_RAW_R","esp32p4::isp::int_raw::HIST_FDONE_INT_RAW_R","esp32p4::isp::int_raw::FRAME_INT_RAW_R","esp32p4::isp::int_raw::BLC_FRAME_INT_RAW_R","esp32p4::isp::int_raw::LSC_FRAME_INT_RAW_R","esp32p4::isp::int_raw::DPC_FRAME_INT_RAW_R","esp32p4::isp::int_raw::BF_FRAME_INT_RAW_R","esp32p4::isp::int_raw::DEMOSAIC_FRAME_INT_RAW_R","esp32p4::isp::int_raw::MEDIAN_FRAME_INT_RAW_R","esp32p4::isp::int_raw::CCM_FRAME_INT_RAW_R","esp32p4::isp::int_raw::GAMMA_FRAME_INT_RAW_R","esp32p4::isp::int_raw::RGB2YUV_FRAME_INT_RAW_R","esp32p4::isp::int_raw::SHARP_FRAME_INT_RAW_R","esp32p4::isp::int_raw::COLOR_FRAME_INT_RAW_R","esp32p4::isp::int_raw::YUV2RGB_FRAME_INT_RAW_R","esp32p4::isp::int_raw::TAIL_IDI_FRAME_INT_RAW_R","esp32p4::isp::int_raw::HEADER_IDI_FRAME_INT_RAW_R","esp32p4::isp::int_st::ISP_DATA_TYPE_ERR_INT_ST_R","esp32p4::isp::int_st::ISP_ASYNC_FIFO_OVF_INT_ST_R","esp32p4::isp::int_st::ISP_BUF_FULL_INT_ST_R","esp32p4::isp::int_st::ISP_HVNUM_SETTING_ERR_INT_ST_R","esp32p4::isp::int_st::ISP_DATA_TYPE_SETTING_ERR_INT_ST_R","esp32p4::isp::int_st::ISP_MIPI_HNUM_UNMATCH_INT_ST_R","esp32p4::isp::int_st::DPC_CHECK_DONE_INT_ST_R","esp32p4::isp::int_st::GAMMA_XCOORD_ERR_INT_ST_R","esp32p4::isp::int_st::AE_MONITOR_INT_ST_R","esp32p4::isp::int_st::AE_FRAME_DONE_INT_ST_R","esp32p4::isp::int_st::AF_FDONE_INT_ST_R","esp32p4::isp::int_st::AF_ENV_INT_ST_R","esp32p4::isp::int_st::AWB_FDONE_INT_ST_R","esp32p4::isp::int_st::HIST_FDONE_INT_ST_R","esp32p4::isp::int_st::FRAME_INT_ST_R","esp32p4::isp::int_st::BLC_FRAME_INT_ST_R","esp32p4::isp::int_st::LSC_FRAME_INT_ST_R","esp32p4::isp::int_st::DPC_FRAME_INT_ST_R","esp32p4::isp::int_st::BF_FRAME_INT_ST_R","esp32p4::isp::int_st::DEMOSAIC_FRAME_INT_ST_R","esp32p4::isp::int_st::MEDIAN_FRAME_INT_ST_R","esp32p4::isp::int_st::CCM_FRAME_INT_ST_R","esp32p4::isp::int_st::GAMMA_FRAME_INT_ST_R","esp32p4::isp::int_st::RGB2YUV_FRAME_INT_ST_R","esp32p4::isp::int_st::SHARP_FRAME_INT_ST_R","esp32p4::isp::int_st::COLOR_FRAME_INT_ST_R","esp32p4::isp::int_st::YUV2RGB_FRAME_INT_ST_R","esp32p4::isp::int_st::TAIL_IDI_FRAME_INT_ST_R","esp32p4::isp::int_st::HEADER_IDI_FRAME_INT_ST_R","esp32p4::isp::int_ena::ISP_DATA_TYPE_ERR_INT_ENA_R","esp32p4::isp::int_ena::ISP_ASYNC_FIFO_OVF_INT_ENA_R","esp32p4::isp::int_ena::ISP_BUF_FULL_INT_ENA_R","esp32p4::isp::int_ena::ISP_HVNUM_SETTING_ERR_INT_ENA_R","esp32p4::isp::int_ena::ISP_DATA_TYPE_SETTING_ERR_INT_ENA_R","esp32p4::isp::int_ena::ISP_MIPI_HNUM_UNMATCH_INT_ENA_R","esp32p4::isp::int_ena::DPC_CHECK_DONE_INT_ENA_R","esp32p4::isp::int_ena::GAMMA_XCOORD_ERR_INT_ENA_R","esp32p4::isp::int_ena::AE_MONITOR_INT_ENA_R","esp32p4::isp::int_ena::AE_FRAME_DONE_INT_ENA_R","esp32p4::isp::int_ena::AF_FDONE_INT_ENA_R","esp32p4::isp::int_ena::AF_ENV_INT_ENA_R","esp32p4::isp::int_ena::AWB_FDONE_INT_ENA_R","esp32p4::isp::int_ena::HIST_FDONE_INT_ENA_R","esp32p4::isp::int_ena::FRAME_INT_ENA_R","esp32p4::isp::int_ena::BLC_FRAME_INT_ENA_R","esp32p4::isp::int_ena::LSC_FRAME_INT_ENA_R","esp32p4::isp::int_ena::DPC_FRAME_INT_ENA_R","esp32p4::isp::int_ena::BF_FRAME_INT_ENA_R","esp32p4::isp::int_ena::DEMOSAIC_FRAME_INT_ENA_R","esp32p4::isp::int_ena::MEDIAN_FRAME_INT_ENA_R","esp32p4::isp::int_ena::CCM_FRAME_INT_ENA_R","esp32p4::isp::int_ena::GAMMA_FRAME_INT_ENA_R","esp32p4::isp::int_ena::RGB2YUV_FRAME_INT_ENA_R","esp32p4::isp::int_ena::SHARP_FRAME_INT_ENA_R","esp32p4::isp::int_ena::COLOR_FRAME_INT_ENA_R","esp32p4::isp::int_ena::YUV2RGB_FRAME_INT_ENA_R","esp32p4::isp::int_ena::TAIL_IDI_FRAME_INT_ENA_R","esp32p4::isp::int_ena::HEADER_IDI_FRAME_INT_ENA_R","esp32p4::isp::gamma_ctrl::GAMMA_UPDATE_R","esp32p4::isp::gamma_ctrl::GAMMA_B_LAST_CORRECT_R","esp32p4::isp::gamma_ctrl::GAMMA_G_LAST_CORRECT_R","esp32p4::isp::gamma_ctrl::GAMMA_R_LAST_CORRECT_R","esp32p4::isp::ae_ctrl::AE_SELECT_R","esp32p4::isp::sharp_matrix_ctrl::SHARP_PADDING_MODE_R","esp32p4::isp::dma_cntl::DMA_UPDATE_R","esp32p4::isp::cam_cntl::CAM_EN_R","esp32p4::isp::cam_cntl::CAM_UPDATE_R","esp32p4::isp::cam_cntl::CAM_RESET_R","esp32p4::isp::cam_cntl::CAM_CLK_INV_R","esp32p4::isp::cam_conf::CAM_DATA_ORDER_R","esp32p4::isp::cam_conf::CAM_2BYTE_MODE_R","esp32p4::isp::cam_conf::CAM_DE_INV_R","esp32p4::isp::cam_conf::CAM_HSYNC_INV_R","esp32p4::isp::cam_conf::CAM_VSYNC_INV_R","esp32p4::isp::cam_conf::CAM_VSYNC_FILTER_EN_R","esp32p4::isp::af_ctrl0::AF_AUTO_UPDATE_R","esp32p4::isp::awb_mode::AWB_SAMPLE_R","esp32p4::isp::blc_ctrl0::BLC_R3_STRETCH_R","esp32p4::isp::blc_ctrl0::BLC_R2_STRETCH_R","esp32p4::isp::blc_ctrl0::BLC_R1_STRETCH_R","esp32p4::isp::blc_ctrl0::BLC_R0_STRETCH_R","esp32p4::isp::blc_ctrl1::BLC_FILTER_EN_R","esp32p4::isp::yuv_format::YUV_MODE_R","esp32p4::isp::yuv_format::YUV_RANGE_R","esp32p4::isp::rdn_eco_cs::RDN_ECO_EN_R","esp32p4::isp::rdn_eco_cs::RDN_ECO_RESULT_R","esp32p4::jpeg::config::QNR_PRESITION_R","esp32p4::jpeg::config::FF_CHECK_EN_R","esp32p4::jpeg::config::DMA_LINKLIST_MODE_R","esp32p4::jpeg::config::DEBUG_DIRECT_OUT_EN_R","esp32p4::jpeg::config::GRAY_SEL_R","esp32p4::jpeg::config::DHT_FIFO_EN_R","esp32p4::jpeg::config::MEM_CLK_FORCE_ON_R","esp32p4::jpeg::config::DECODE_TIMEOUT_TASK_SEL_R","esp32p4::jpeg::config::SOFT_RST_R","esp32p4::jpeg::config::FIFO_RST_R","esp32p4::jpeg::config::PIXEL_REV_R","esp32p4::jpeg::config::TAILER_EN_R","esp32p4::jpeg::config::PAUSE_EN_R","esp32p4::jpeg::config::MEM_FORCE_PD_R","esp32p4::jpeg::config::MEM_FORCE_PU_R","esp32p4::jpeg::config::MODE_R","esp32p4::jpeg::decode_conf::SW_DHT_EN_R","esp32p4::jpeg::decode_conf::MULTI_SCAN_ERR_CHECK_R","esp32p4::jpeg::decode_conf::DEZIGZAG_READY_CTL_R","esp32p4::jpeg::int_raw::DONE_INT_RAW_R","esp32p4::jpeg::int_raw::RLE_PARALLEL_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::CID_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::C_DHT_DC_ID_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::C_DHT_AC_ID_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::C_DQT_ID_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::RST_UXP_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::RST_CHECK_NONE_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::RST_CHECK_POS_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::OUT_EOF_INT_RAW_R","esp32p4::jpeg::int_raw::SR_COLOR_MODE_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::DCT_DONE_INT_RAW_R","esp32p4::jpeg::int_raw::BS_LAST_BLOCK_EOF_INT_RAW_R","esp32p4::jpeg::int_raw::SCAN_CHECK_NONE_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::SCAN_CHECK_POS_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::UXP_DET_INT_RAW_R","esp32p4::jpeg::int_raw::EN_FRAME_EOF_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::EN_FRAME_EOF_LACK_INT_RAW_R","esp32p4::jpeg::int_raw::DE_FRAME_EOF_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::DE_FRAME_EOF_LACK_INT_RAW_R","esp32p4::jpeg::int_raw::SOS_UNMATCH_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::MARKER_ERR_FST_SCAN_INT_RAW_R","esp32p4::jpeg::int_raw::MARKER_ERR_OTHER_SCAN_INT_RAW_R","esp32p4::jpeg::int_raw::UNDET_INT_RAW_R","esp32p4::jpeg::int_raw::DECODE_TIMEOUT_INT_RAW_R","esp32p4::jpeg::int_ena::DONE_INT_ENA_R","esp32p4::jpeg::int_ena::RLE_PARALLEL_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::CID_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::C_DHT_DC_ID_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::C_DHT_AC_ID_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::C_DQT_ID_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::RST_UXP_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::RST_CHECK_NONE_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::RST_CHECK_POS_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::OUT_EOF_INT_ENA_R","esp32p4::jpeg::int_ena::SR_COLOR_MODE_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::DCT_DONE_INT_ENA_R","esp32p4::jpeg::int_ena::BS_LAST_BLOCK_EOF_INT_ENA_R","esp32p4::jpeg::int_ena::SCAN_CHECK_NONE_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::SCAN_CHECK_POS_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::UXP_DET_INT_ENA_R","esp32p4::jpeg::int_ena::EN_FRAME_EOF_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::EN_FRAME_EOF_LACK_INT_ENA_R","esp32p4::jpeg::int_ena::DE_FRAME_EOF_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::DE_FRAME_EOF_LACK_INT_ENA_R","esp32p4::jpeg::int_ena::SOS_UNMATCH_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::MARKER_ERR_FST_SCAN_INT_ENA_R","esp32p4::jpeg::int_ena::MARKER_ERR_OTHER_SCAN_INT_ENA_R","esp32p4::jpeg::int_ena::UNDET_INT_ENA_R","esp32p4::jpeg::int_ena::DECODE_TIMEOUT_INT_ENA_R","esp32p4::jpeg::int_st::DONE_INT_ST_R","esp32p4::jpeg::int_st::RLE_PARALLEL_ERR_INT_ST_R","esp32p4::jpeg::int_st::CID_ERR_INT_ST_R","esp32p4::jpeg::int_st::C_DHT_DC_ID_ERR_INT_ST_R","esp32p4::jpeg::int_st::C_DHT_AC_ID_ERR_INT_ST_R","esp32p4::jpeg::int_st::C_DQT_ID_ERR_INT_ST_R","esp32p4::jpeg::int_st::RST_UXP_ERR_INT_ST_R","esp32p4::jpeg::int_st::RST_CHECK_NONE_ERR_INT_ST_R","esp32p4::jpeg::int_st::RST_CHECK_POS_ERR_INT_ST_R","esp32p4::jpeg::int_st::OUT_EOF_INT_ST_R","esp32p4::jpeg::int_st::SR_COLOR_MODE_ERR_INT_ST_R","esp32p4::jpeg::int_st::DCT_DONE_INT_ST_R","esp32p4::jpeg::int_st::BS_LAST_BLOCK_EOF_INT_ST_R","esp32p4::jpeg::int_st::SCAN_CHECK_NONE_ERR_INT_ST_R","esp32p4::jpeg::int_st::SCAN_CHECK_POS_ERR_INT_ST_R","esp32p4::jpeg::int_st::UXP_DET_INT_ST_R","esp32p4::jpeg::int_st::EN_FRAME_EOF_ERR_INT_ST_R","esp32p4::jpeg::int_st::EN_FRAME_EOF_LACK_INT_ST_R","esp32p4::jpeg::int_st::DE_FRAME_EOF_ERR_INT_ST_R","esp32p4::jpeg::int_st::DE_FRAME_EOF_LACK_INT_ST_R","esp32p4::jpeg::int_st::SOS_UNMATCH_ERR_INT_ST_R","esp32p4::jpeg::int_st::MARKER_ERR_FST_SCAN_INT_ST_R","esp32p4::jpeg::int_st::MARKER_ERR_OTHER_SCAN_INT_ST_R","esp32p4::jpeg::int_st::UNDET_INT_ST_R","esp32p4::jpeg::int_st::DECODE_TIMEOUT_INT_ST_R","esp32p4::jpeg::status2::LAST_BLOCK_R","esp32p4::jpeg::status2::LAST_MCU_R","esp32p4::jpeg::status2::LAST_DC_R","esp32p4::jpeg::status2::PACKFIFO_READY_R","esp32p4::jpeg::status3::Y_READY_R","esp32p4::jpeg::status3::CB_READY_R","esp32p4::jpeg::status3::CR_READY_R","esp32p4::jpeg::decoder_status1::MCU_FSM_READY_R","esp32p4::jpeg::decoder_status2::RST_CHECK_WAIT_R","esp32p4::jpeg::decoder_status2::SCAN_CHECK_WAIT_R","esp32p4::jpeg::decoder_status2::MCU_IN_PROC_R","esp32p4::jpeg::decoder_status4::DEZIGZAG_READY_R","esp32p4::jpeg::decoder_status4::DE_FRAME_EOF_CHECK_R","esp32p4::jpeg::decoder_status4::DE_DMA2D_IN_PUSH_R","esp32p4::jpeg::decoder_status5::DATA_LAST_O_R","esp32p4::jpeg::decoder_status5::RDN_RESULT_R","esp32p4::jpeg::decoder_status5::RDN_ENA_R","esp32p4::jpeg::sys::CLK_EN_R","esp32p4::lcd_cam::lcd_clock::LCD_CLK_EQU_SYSCLK_R","esp32p4::lcd_cam::lcd_clock::LCD_CK_IDLE_EDGE_R","esp32p4::lcd_cam::lcd_clock::LCD_CK_OUT_EDGE_R","esp32p4::lcd_cam::lcd_clock::CLK_EN_R","esp32p4::lcd_cam::cam_ctrl::CAM_STOP_EN_R","esp32p4::lcd_cam::cam_ctrl::CAM_UPDATE_R","esp32p4::lcd_cam::cam_ctrl::CAM_BYTE_ORDER_R","esp32p4::lcd_cam::cam_ctrl::CAM_BIT_ORDER_R","esp32p4::lcd_cam::cam_ctrl::CAM_LINE_INT_EN_R","esp32p4::lcd_cam::cam_ctrl::CAM_VS_EOF_EN_R","esp32p4::lcd_cam::cam_ctrl1::CAM_CLK_INV_R","esp32p4::lcd_cam::cam_ctrl1::CAM_VSYNC_FILTER_EN_R","esp32p4::lcd_cam::cam_ctrl1::CAM_2BYTE_EN_R","esp32p4::lcd_cam::cam_ctrl1::CAM_DE_INV_R","esp32p4::lcd_cam::cam_ctrl1::CAM_HSYNC_INV_R","esp32p4::lcd_cam::cam_ctrl1::CAM_VSYNC_INV_R","esp32p4::lcd_cam::cam_ctrl1::CAM_VH_DE_MODE_EN_R","esp32p4::lcd_cam::cam_ctrl1::CAM_START_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_8BITS_DATA_INV_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_PROTOCOL_MODE_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_DATA_OUT_MODE_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_DATA_IN_MODE_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_MODE_8BITS_ON_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_TRANS_MODE_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_ENABLE_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_8BITS_DATA_INV_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_TXTORX_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_PROTOCOL_MODE_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_DATA_OUT_MODE_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_DATA_IN_MODE_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_MODE_8BITS_ON_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_TRANS_MODE_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_ENABLE_R","esp32p4::lcd_cam::lcd_user::LCD_ALWAYS_OUT_EN_R","esp32p4::lcd_cam::lcd_user::LCD_DOUT_BYTE_SWIZZLE_ENABLE_R","esp32p4::lcd_cam::lcd_user::LCD_DOUT_BIT_ORDER_R","esp32p4::lcd_cam::lcd_user::LCD_UPDATE_R","esp32p4::lcd_cam::lcd_user::LCD_BIT_ORDER_R","esp32p4::lcd_cam::lcd_user::LCD_BYTE_ORDER_R","esp32p4::lcd_cam::lcd_user::LCD_DOUT_R","esp32p4::lcd_cam::lcd_user::LCD_DUMMY_R","esp32p4::lcd_cam::lcd_user::LCD_CMD_R","esp32p4::lcd_cam::lcd_user::LCD_START_R","esp32p4::lcd_cam::lcd_user::LCD_CMD_2_CYCLE_EN_R","esp32p4::lcd_cam::lcd_misc::LCD_NEXT_FRAME_EN_R","esp32p4::lcd_cam::lcd_misc::LCD_BK_EN_R","esp32p4::lcd_cam::lcd_misc::LCD_CD_DATA_SET_R","esp32p4::lcd_cam::lcd_misc::LCD_CD_DUMMY_SET_R","esp32p4::lcd_cam::lcd_misc::LCD_CD_CMD_SET_R","esp32p4::lcd_cam::lcd_misc::LCD_CD_IDLE_EDGE_R","esp32p4::lcd_cam::lcd_ctrl::LCD_RGB_MODE_EN_R","esp32p4::lcd_cam::lcd_ctrl2::LCD_VSYNC_IDLE_POL_R","esp32p4::lcd_cam::lcd_ctrl2::LCD_DE_IDLE_POL_R","esp32p4::lcd_cam::lcd_ctrl2::LCD_HS_BLANK_EN_R","esp32p4::lcd_cam::lcd_ctrl2::LCD_HSYNC_IDLE_POL_R","esp32p4::lcd_cam::lc_dma_int_ena::LCD_VSYNC_INT_ENA_R","esp32p4::lcd_cam::lc_dma_int_ena::LCD_TRANS_DONE_INT_ENA_R","esp32p4::lcd_cam::lc_dma_int_ena::CAM_VSYNC_INT_ENA_R","esp32p4::lcd_cam::lc_dma_int_ena::CAM_HS_INT_ENA_R","esp32p4::lcd_cam::lc_dma_int_raw::LCD_VSYNC_INT_RAW_R","esp32p4::lcd_cam::lc_dma_int_raw::LCD_TRANS_DONE_INT_RAW_R","esp32p4::lcd_cam::lc_dma_int_raw::CAM_VSYNC_INT_RAW_R","esp32p4::lcd_cam::lc_dma_int_raw::CAM_HS_INT_RAW_R","esp32p4::lcd_cam::lc_dma_int_st::LCD_VSYNC_INT_ST_R","esp32p4::lcd_cam::lc_dma_int_st::LCD_TRANS_DONE_INT_ST_R","esp32p4::lcd_cam::lc_dma_int_st::CAM_VSYNC_INT_ST_R","esp32p4::lcd_cam::lc_dma_int_st::CAM_HS_INT_ST_R","esp32p4::ledc::ch_conf0::SIG_OUT_EN_CH_R","esp32p4::ledc::ch_conf0::IDLE_LV_CH_R","esp32p4::ledc::ch_conf0::OVF_CNT_EN_CH_R","esp32p4::ledc::ch_conf1::DUTY_START_CH_R","esp32p4::ledc::timer_conf::TIMER_PAUSE_R","esp32p4::ledc::timer_conf::TIMER_RST_R","esp32p4::ledc::timer_conf::TICK_SEL_TIMER_R","esp32p4::ledc::int_raw::TIMER0_OVF_INT_RAW_R","esp32p4::ledc::int_raw::TIMER1_OVF_INT_RAW_R","esp32p4::ledc::int_raw::TIMER2_OVF_INT_RAW_R","esp32p4::ledc::int_raw::TIMER3_OVF_INT_RAW_R","esp32p4::ledc::int_raw::DUTY_CHNG_END_CH0_INT_RAW_R","esp32p4::ledc::int_raw::DUTY_CHNG_END_CH1_INT_RAW_R","esp32p4::ledc::int_raw::DUTY_CHNG_END_CH2_INT_RAW_R","esp32p4::ledc::int_raw::DUTY_CHNG_END_CH3_INT_RAW_R","esp32p4::ledc::int_raw::DUTY_CHNG_END_CH4_INT_RAW_R","esp32p4::ledc::int_raw::DUTY_CHNG_END_CH5_INT_RAW_R","esp32p4::ledc::int_raw::DUTY_CHNG_END_CH6_INT_RAW_R","esp32p4::ledc::int_raw::DUTY_CHNG_END_CH7_INT_RAW_R","esp32p4::ledc::int_raw::OVF_CNT_CH0_INT_RAW_R","esp32p4::ledc::int_raw::OVF_CNT_CH1_INT_RAW_R","esp32p4::ledc::int_raw::OVF_CNT_CH2_INT_RAW_R","esp32p4::ledc::int_raw::OVF_CNT_CH3_INT_RAW_R","esp32p4::ledc::int_raw::OVF_CNT_CH4_INT_RAW_R","esp32p4::ledc::int_raw::OVF_CNT_CH5_INT_RAW_R","esp32p4::ledc::int_raw::OVF_CNT_CH6_INT_RAW_R","esp32p4::ledc::int_raw::OVF_CNT_CH7_INT_RAW_R","esp32p4::ledc::int_st::TIMER0_OVF_INT_ST_R","esp32p4::ledc::int_st::TIMER1_OVF_INT_ST_R","esp32p4::ledc::int_st::TIMER2_OVF_INT_ST_R","esp32p4::ledc::int_st::TIMER3_OVF_INT_ST_R","esp32p4::ledc::int_st::DUTY_CHNG_END_CH0_INT_ST_R","esp32p4::ledc::int_st::DUTY_CHNG_END_CH1_INT_ST_R","esp32p4::ledc::int_st::DUTY_CHNG_END_CH2_INT_ST_R","esp32p4::ledc::int_st::DUTY_CHNG_END_CH3_INT_ST_R","esp32p4::ledc::int_st::DUTY_CHNG_END_CH4_INT_ST_R","esp32p4::ledc::int_st::DUTY_CHNG_END_CH5_INT_ST_R","esp32p4::ledc::int_st::DUTY_CHNG_END_CH6_INT_ST_R","esp32p4::ledc::int_st::DUTY_CHNG_END_CH7_INT_ST_R","esp32p4::ledc::int_st::OVF_CNT_CH0_INT_ST_R","esp32p4::ledc::int_st::OVF_CNT_CH1_INT_ST_R","esp32p4::ledc::int_st::OVF_CNT_CH2_INT_ST_R","esp32p4::ledc::int_st::OVF_CNT_CH3_INT_ST_R","esp32p4::ledc::int_st::OVF_CNT_CH4_INT_ST_R","esp32p4::ledc::int_st::OVF_CNT_CH5_INT_ST_R","esp32p4::ledc::int_st::OVF_CNT_CH6_INT_ST_R","esp32p4::ledc::int_st::OVF_CNT_CH7_INT_ST_R","esp32p4::ledc::int_ena::TIMER0_OVF_INT_ENA_R","esp32p4::ledc::int_ena::TIMER1_OVF_INT_ENA_R","esp32p4::ledc::int_ena::TIMER2_OVF_INT_ENA_R","esp32p4::ledc::int_ena::TIMER3_OVF_INT_ENA_R","esp32p4::ledc::int_ena::DUTY_CHNG_END_CH0_INT_ENA_R","esp32p4::ledc::int_ena::DUTY_CHNG_END_CH1_INT_ENA_R","esp32p4::ledc::int_ena::DUTY_CHNG_END_CH2_INT_ENA_R","esp32p4::ledc::int_ena::DUTY_CHNG_END_CH3_INT_ENA_R","esp32p4::ledc::int_ena::DUTY_CHNG_END_CH4_INT_ENA_R","esp32p4::ledc::int_ena::DUTY_CHNG_END_CH5_INT_ENA_R","esp32p4::ledc::int_ena::DUTY_CHNG_END_CH6_INT_ENA_R","esp32p4::ledc::int_ena::DUTY_CHNG_END_CH7_INT_ENA_R","esp32p4::ledc::int_ena::OVF_CNT_CH0_INT_ENA_R","esp32p4::ledc::int_ena::OVF_CNT_CH1_INT_ENA_R","esp32p4::ledc::int_ena::OVF_CNT_CH2_INT_ENA_R","esp32p4::ledc::int_ena::OVF_CNT_CH3_INT_ENA_R","esp32p4::ledc::int_ena::OVF_CNT_CH4_INT_ENA_R","esp32p4::ledc::int_ena::OVF_CNT_CH5_INT_ENA_R","esp32p4::ledc::int_ena::OVF_CNT_CH6_INT_ENA_R","esp32p4::ledc::int_ena::OVF_CNT_CH7_INT_ENA_R","esp32p4::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH0_EN_R","esp32p4::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH1_EN_R","esp32p4::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH2_EN_R","esp32p4::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH3_EN_R","esp32p4::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH4_EN_R","esp32p4::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH5_EN_R","esp32p4::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH6_EN_R","esp32p4::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH7_EN_R","esp32p4::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH0_EN_R","esp32p4::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH1_EN_R","esp32p4::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH2_EN_R","esp32p4::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH3_EN_R","esp32p4::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH4_EN_R","esp32p4::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH5_EN_R","esp32p4::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH6_EN_R","esp32p4::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH7_EN_R","esp32p4::ledc::evt_task_en0::EVT_TIME_OVF_TIMER0_EN_R","esp32p4::ledc::evt_task_en0::EVT_TIME_OVF_TIMER1_EN_R","esp32p4::ledc::evt_task_en0::EVT_TIME_OVF_TIMER2_EN_R","esp32p4::ledc::evt_task_en0::EVT_TIME_OVF_TIMER3_EN_R","esp32p4::ledc::evt_task_en0::EVT_TIME0_CMP_EN_R","esp32p4::ledc::evt_task_en0::EVT_TIME1_CMP_EN_R","esp32p4::ledc::evt_task_en0::EVT_TIME2_CMP_EN_R","esp32p4::ledc::evt_task_en0::EVT_TIME3_CMP_EN_R","esp32p4::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH0_EN_R","esp32p4::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH1_EN_R","esp32p4::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH2_EN_R","esp32p4::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH3_EN_R","esp32p4::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH4_EN_R","esp32p4::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH5_EN_R","esp32p4::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH6_EN_R","esp32p4::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH7_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER0_RES_UPDATE_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER1_RES_UPDATE_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER2_RES_UPDATE_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER3_RES_UPDATE_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER0_CAP_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER1_CAP_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER2_CAP_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER3_CAP_EN_R","esp32p4::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH0_EN_R","esp32p4::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH1_EN_R","esp32p4::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH2_EN_R","esp32p4::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH3_EN_R","esp32p4::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH4_EN_R","esp32p4::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH5_EN_R","esp32p4::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH6_EN_R","esp32p4::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH7_EN_R","esp32p4::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH0_EN_R","esp32p4::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH1_EN_R","esp32p4::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH2_EN_R","esp32p4::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH3_EN_R","esp32p4::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH4_EN_R","esp32p4::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH5_EN_R","esp32p4::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH6_EN_R","esp32p4::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH7_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER0_RST_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER1_RST_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER2_RST_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER3_RST_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER0_PAUSE_RESUME_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER1_PAUSE_RESUME_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER2_PAUSE_RESUME_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER3_PAUSE_RESUME_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH0_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH1_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH2_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH3_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH4_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH5_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH6_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH7_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH0_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH1_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH2_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH3_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH4_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH5_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH6_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH7_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH0_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH1_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH2_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH3_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH4_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH5_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH6_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH7_EN_R","esp32p4::ledc::conf::GAMMA_RAM_CLK_EN_CH0_R","esp32p4::ledc::conf::GAMMA_RAM_CLK_EN_CH1_R","esp32p4::ledc::conf::GAMMA_RAM_CLK_EN_CH2_R","esp32p4::ledc::conf::GAMMA_RAM_CLK_EN_CH3_R","esp32p4::ledc::conf::GAMMA_RAM_CLK_EN_CH4_R","esp32p4::ledc::conf::GAMMA_RAM_CLK_EN_CH5_R","esp32p4::ledc::conf::GAMMA_RAM_CLK_EN_CH6_R","esp32p4::ledc::conf::GAMMA_RAM_CLK_EN_CH7_R","esp32p4::ledc::conf::CLK_EN_R","esp32p4::lp_intr::sw_int_raw::LP_SW_INT_RAW_R","esp32p4::lp_intr::sw_int_st::LP_SW_INT_ST_R","esp32p4::lp_intr::sw_int_ena::LP_SW_INT_ENA_R","esp32p4::lp_intr::status::LP_HUK_INTR_ST_R","esp32p4::lp_intr::status::SYSREG_INTR_ST_R","esp32p4::lp_intr::status::LP_SW_INTR_ST_R","esp32p4::lp_intr::status::LP_EFUSE_INTR_ST_R","esp32p4::lp_intr::status::LP_UART_INTR_ST_R","esp32p4::lp_intr::status::LP_TSENS_INTR_ST_R","esp32p4::lp_intr::status::LP_TOUCH_INTR_ST_R","esp32p4::lp_intr::status::LP_SPI_INTR_ST_R","esp32p4::lp_intr::status::LP_I2S_INTR_ST_R","esp32p4::lp_intr::status::LP_I2C_INTR_ST_R","esp32p4::lp_intr::status::LP_GPIO_INTR_ST_R","esp32p4::lp_intr::status::LP_ADC_INTR_ST_R","esp32p4::lp_intr::status::ANAPERI_INTR_ST_R","esp32p4::lp_intr::status::PMU_REG_1_INTR_ST_R","esp32p4::lp_intr::status::PMU_REG_0_INTR_ST_R","esp32p4::lp_intr::status::MB_LP_INTR_ST_R","esp32p4::lp_intr::status::MB_HP_INTR_ST_R","esp32p4::lp_intr::status::LP_TIMER_REG_1_INTR_ST_R","esp32p4::lp_intr::status::LP_TIMER_REG_0_INTR_ST_R","esp32p4::lp_intr::status::LP_WDT_INTR_ST_R","esp32p4::lp_intr::status::LP_RTC_INTR_ST_R","esp32p4::lp_intr::status::HP_INTR_ST_R","esp32p4::lp_intr::date::CLK_EN_R","esp32p4::lp_peri::clk_en::CK_EN_RNG_R","esp32p4::lp_peri::clk_en::CK_EN_LP_TSENS_R","esp32p4::lp_peri::clk_en::CK_EN_LP_PMS_R","esp32p4::lp_peri::clk_en::CK_EN_LP_EFUSE_R","esp32p4::lp_peri::clk_en::CK_EN_LP_IOMUX_R","esp32p4::lp_peri::clk_en::CK_EN_LP_TOUCH_R","esp32p4::lp_peri::clk_en::CK_EN_LP_SPI_R","esp32p4::lp_peri::clk_en::CK_EN_LP_ADC_R","esp32p4::lp_peri::clk_en::CK_EN_LP_I2S_TX_R","esp32p4::lp_peri::clk_en::CK_EN_LP_I2S_RX_R","esp32p4::lp_peri::clk_en::CK_EN_LP_I2S_R","esp32p4::lp_peri::clk_en::CK_EN_LP_I2CMST_R","esp32p4::lp_peri::clk_en::CK_EN_LP_I2C_R","esp32p4::lp_peri::clk_en::CK_EN_LP_UART_R","esp32p4::lp_peri::clk_en::CK_EN_LP_INTR_R","esp32p4::lp_peri::clk_en::CK_EN_LP_CORE_R","esp32p4::lp_peri::reset_en::RST_EN_LP_TSENS_R","esp32p4::lp_peri::reset_en::RST_EN_LP_PMS_R","esp32p4::lp_peri::reset_en::RST_EN_LP_EFUSE_R","esp32p4::lp_peri::reset_en::RST_EN_LP_IOMUX_R","esp32p4::lp_peri::reset_en::RST_EN_LP_TOUCH_R","esp32p4::lp_peri::reset_en::RST_EN_LP_SPI_R","esp32p4::lp_peri::reset_en::RST_EN_LP_ADC_R","esp32p4::lp_peri::reset_en::RST_EN_LP_I2S_R","esp32p4::lp_peri::reset_en::RST_EN_LP_I2CMST_R","esp32p4::lp_peri::reset_en::RST_EN_LP_I2C_R","esp32p4::lp_peri::reset_en::RST_EN_LP_UART_R","esp32p4::lp_peri::reset_en::RST_EN_LP_INTR_R","esp32p4::lp_peri::reset_en::RST_EN_LP_ROM_R","esp32p4::lp_peri::cpu::LPCORE_DBGM_UNAVAILABLE_R","esp32p4::lp_peri::mem_ctrl::LP_UART_WAKEUP_FLAG_R","esp32p4::lp_peri::mem_ctrl::LP_UART_WAKEUP_EN_R","esp32p4::lp_peri::mem_ctrl::LP_UART_MEM_FORCE_PD_R","esp32p4::lp_peri::mem_ctrl::LP_UART_MEM_FORCE_PU_R","esp32p4::lp_peri::adc_ctrl::SAR2_CLK_FORCE_ON_R","esp32p4::lp_peri::adc_ctrl::SAR1_CLK_FORCE_ON_R","esp32p4::lp_peri::lp_i2s_rxclk_div_xyz::LP_I2S_RX_CLKM_DIV_YN1_R","esp32p4::lp_peri::lp_i2s_txclk_div_xyz::LP_I2S_TX_CLKM_DIV_YN1_R","esp32p4::lp_peri::date::CLK_EN_R","esp32p4::lp_sys::clk_sel_ctrl::ENA_SW_SEL_SYS_CLK_R","esp32p4::lp_sys::clk_sel_ctrl::SW_SYS_CLK_SRC_SEL_R","esp32p4::lp_sys::sys_ctrl::LP_CORE_DISABLE_R","esp32p4::lp_sys::sys_ctrl::FORCE_DOWNLOAD_BOOT_R","esp32p4::lp_sys::sys_ctrl::IO_MUX_RESET_DISABLE_R","esp32p4::lp_sys::sys_ctrl::LP_CORE_ETM_WAKEUP_FLAG_R","esp32p4::lp_sys::sys_ctrl::SYSTIMER_STALL_SEL_R","esp32p4::lp_sys::lp_clk_ctrl::CLK_EN_R","esp32p4::lp_sys::lp_clk_ctrl::LP_FOSC_HP_CKEN_R","esp32p4::lp_sys::lp_rst_ctrl::ANA_RST_BYPASS_R","esp32p4::lp_sys::lp_rst_ctrl::SYS_RST_BYPASS_R","esp32p4::lp_sys::lp_rst_ctrl::EFUSE_FORCE_NORST_R","esp32p4::lp_sys::lp_tcm_pwr_ctrl::LP_TCM_ROM_CLK_FORCE_ON_R","esp32p4::lp_sys::lp_tcm_pwr_ctrl::LP_TCM_RAM_CLK_FORCE_ON_R","esp32p4::lp_sys::lp_probea_ctrl::PROBE_GLOBAL_EN_R","esp32p4::lp_sys::lp_probeb_ctrl::PROBE_B_EN_R","esp32p4::lp_sys::f2s_apb_brg_cntl::F2S_APB_POSTW_EN_R","esp32p4::lp_sys::usb_ctrl::SW_HW_USB_PHY_SEL_R","esp32p4::lp_sys::usb_ctrl::SW_USB_PHY_SEL_R","esp32p4::lp_sys::usb_ctrl::USBOTG20_IN_SUSPEND_R","esp32p4::lp_sys::lp_tcm_ram_rdn_eco_cs::LP_TCM_RAM_RDN_ECO_EN_R","esp32p4::lp_sys::lp_tcm_ram_rdn_eco_cs::LP_TCM_RAM_RDN_ECO_RESULT_R","esp32p4::lp_sys::lp_tcm_rom_rdn_eco_cs::LP_TCM_ROM_RDN_ECO_EN_R","esp32p4::lp_sys::lp_tcm_rom_rdn_eco_cs::LP_TCM_ROM_RDN_ECO_RESULT_R","esp32p4::lp_sys::hp_root_clk_ctrl::CPU_CLK_EN_R","esp32p4::lp_sys::hp_root_clk_ctrl::SYS_CLK_EN_R","esp32p4::lp_sys::pad_comp0::MODE_COMP0_R","esp32p4::lp_sys::pad_comp0::XPD_COMP0_R","esp32p4::lp_sys::pad_comp1::MODE_COMP1_R","esp32p4::lp_sys::pad_comp1::XPD_COMP1_R","esp32p4::lp_sys::backup_dma_cfg1::AON_BYPASS_R","esp32p4::lp_sys::lp_addrhole_info::LP_ADDRHOLE_WR_R","esp32p4::lp_sys::lp_addrhole_info::LP_ADDRHOLE_SECURE_R","esp32p4::lp_sys::int_raw::LP_ADDRHOLE_INT_RAW_R","esp32p4::lp_sys::int_raw::IDBUS_ADDRHOLE_INT_RAW_R","esp32p4::lp_sys::int_raw::LP_CORE_AHB_TIMEOUT_INT_RAW_R","esp32p4::lp_sys::int_raw::LP_CORE_IBUS_TIMEOUT_INT_RAW_R","esp32p4::lp_sys::int_raw::LP_CORE_DBUS_TIMEOUT_INT_RAW_R","esp32p4::lp_sys::int_raw::ETM_TASK_ULP_INT_RAW_R","esp32p4::lp_sys::int_raw::SLOW_CLK_TICK_INT_RAW_R","esp32p4::lp_sys::int_st::LP_ADDRHOLE_INT_ST_R","esp32p4::lp_sys::int_st::IDBUS_ADDRHOLE_INT_ST_R","esp32p4::lp_sys::int_st::LP_CORE_AHB_TIMEOUT_INT_ST_R","esp32p4::lp_sys::int_st::LP_CORE_IBUS_TIMEOUT_INT_ST_R","esp32p4::lp_sys::int_st::LP_CORE_DBUS_TIMEOUT_INT_ST_R","esp32p4::lp_sys::int_st::ETM_TASK_ULP_INT_ST_R","esp32p4::lp_sys::int_st::SLOW_CLK_TICK_INT_ST_R","esp32p4::lp_sys::int_ena::LP_ADDRHOLE_INT_ENA_R","esp32p4::lp_sys::int_ena::IDBUS_ADDRHOLE_INT_ENA_R","esp32p4::lp_sys::int_ena::LP_CORE_AHB_TIMEOUT_INT_ENA_R","esp32p4::lp_sys::int_ena::LP_CORE_IBUS_TIMEOUT_INT_ENA_R","esp32p4::lp_sys::int_ena::LP_CORE_DBUS_TIMEOUT_INT_ENA_R","esp32p4::lp_sys::int_ena::ETM_TASK_ULP_INT_ENA_R","esp32p4::lp_sys::int_ena::SLOW_CLK_TICK_INT_ENA_R","esp32p4::lp_sys::idbus_addrhole_info::IDBUS_ADDRHOLE_WR_R","esp32p4::lp_sys::idbus_addrhole_info::IDBUS_ADDRHOLE_SECURE_R","esp32p4::lp_sys::lp_core_ahb_timeout::EN_R","esp32p4::lp_sys::lp_core_ahb_timeout::LP2HP_AHB_TIMEOUT_EN_R","esp32p4::lp_sys::lp_core_ibus_timeout::EN_R","esp32p4::lp_sys::lp_core_dbus_timeout::EN_R","esp32p4::lp_sys::rng_cfg::RNG_TIMER_EN_R","esp32p4::lp_sys::rng_cfg::RNG_SAR_ENABLE_R","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_CLOSE_FLASH_ENA_R","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_PD_RF_ENA_R","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_CNT_CLR_R","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_INTR_ENA_R","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_RESET_SEL_R","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_RESET_ENA_R","esp32p4::lp_ana_peri::lp_ana_bod_mode1_cntl::LP_ANA_BOD_MODE1_RESET_ENA_R","esp32p4::lp_ana_peri::lp_ana_vddbat_bod_cntl::LP_ANA_VDDBAT_UNDERVOLTAGE_FLAG_R","esp32p4::lp_ana_peri::lp_ana_vddbat_bod_cntl::LP_ANA_VDDBAT_CHARGER_R","esp32p4::lp_ana_peri::lp_ana_vddbat_bod_cntl::LP_ANA_VDDBAT_CNT_CLR_R","esp32p4::lp_ana_peri::lp_ana_vddbat_charge_cntl::LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_FLAG_R","esp32p4::lp_ana_peri::lp_ana_vddbat_charge_cntl::LP_ANA_VDDBAT_CHARGE_CHARGER_R","esp32p4::lp_ana_peri::lp_ana_vddbat_charge_cntl::LP_ANA_VDDBAT_CHARGE_CNT_CLR_R","esp32p4::lp_ana_peri::lp_ana_ck_glitch_cntl::LP_ANA_CK_GLITCH_RESET_ENA_R","esp32p4::lp_ana_peri::lp_ana_pg_glitch_cntl::LP_ANA_POWER_GLITCH_RESET_ENA_R","esp32p4::lp_ana_peri::lp_ana_int_raw::LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_INT_RAW_R","esp32p4::lp_ana_peri::lp_ana_int_raw::LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_INT_RAW_R","esp32p4::lp_ana_peri::lp_ana_int_raw::LP_ANA_VDDBAT_UPVOLTAGE_INT_RAW_R","esp32p4::lp_ana_peri::lp_ana_int_raw::LP_ANA_VDDBAT_UNDERVOLTAGE_INT_RAW_R","esp32p4::lp_ana_peri::lp_ana_int_raw::LP_ANA_BOD_MODE0_INT_RAW_R","esp32p4::lp_ana_peri::lp_ana_int_st::LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_INT_ST_R","esp32p4::lp_ana_peri::lp_ana_int_st::LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_INT_ST_R","esp32p4::lp_ana_peri::lp_ana_int_st::LP_ANA_VDDBAT_UPVOLTAGE_INT_ST_R","esp32p4::lp_ana_peri::lp_ana_int_st::LP_ANA_VDDBAT_UNDERVOLTAGE_INT_ST_R","esp32p4::lp_ana_peri::lp_ana_int_st::LP_ANA_BOD_MODE0_INT_ST_R","esp32p4::lp_ana_peri::lp_ana_int_ena::LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_INT_ENA_R","esp32p4::lp_ana_peri::lp_ana_int_ena::LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_INT_ENA_R","esp32p4::lp_ana_peri::lp_ana_int_ena::LP_ANA_VDDBAT_UPVOLTAGE_INT_ENA_R","esp32p4::lp_ana_peri::lp_ana_int_ena::LP_ANA_VDDBAT_UNDERVOLTAGE_INT_ENA_R","esp32p4::lp_ana_peri::lp_ana_int_ena::LP_ANA_BOD_MODE0_INT_ENA_R","esp32p4::lp_ana_peri::lp_ana_lp_int_raw::LP_ANA_BOD_MODE0_LP_INT_RAW_R","esp32p4::lp_ana_peri::lp_ana_lp_int_st::LP_ANA_BOD_MODE0_LP_INT_ST_R","esp32p4::lp_ana_peri::lp_ana_lp_int_ena::LP_ANA_BOD_MODE0_LP_INT_ENA_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl1::LP_ANA_TOUCH_SHIELD_PAD_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl1::LP_ANA_TOUCH_INACTIVE_CONNECTION_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl2::LP_ANA_TOUCH_TIMEOUT_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl2::LP_ANA_FREQ_SCAN_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_work::LP_ANA_TOUCH_OUT_SEL_R","esp32p4::lp_ana_peri::lp_ana_touch_work::LP_ANA_TOUCH_OUT_GATE_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_NEG_NOISE_DISUPDATE_BASELINE_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_FILTER_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_filter2::LP_ANA_TOUCH_BYPASS_NOISE_THRES_R","esp32p4::lp_ana_peri::lp_ana_touch_filter2::LP_ANA_TOUCH_BYPASS_NEG_NOISE_THRES_R","esp32p4::lp_ana_peri::lp_ana_touch_approach::LP_ANA_TOUCH_SLP_APPROACH_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_ana_para::LP_ANA_TOUCH_TOUCH_EN_CAL_R","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_DONE_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_DONE_FORCE_R","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_FSM_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_START_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_START_FORCE_R","esp32p4::lp_ana_peri::lp_ana_date::LP_ANA_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_conf::LP_AONCLKRST_ANA_SEL_REF_PLL8M_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_CORE_EFUSE_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_LP_BUS_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_AON_SLOW_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_AON_FAST_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_SLOW_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_FAST_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_FOSC_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_RC32K_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_SXTAL_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_SOSC_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_en::LP_AONCLKRST_LP_RTC_XTAL_FORCE_ON_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_en::LP_AONCLKRST_CK_EN_LP_RAM_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_en::LP_AONCLKRST_ETM_EVENT_TICK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_en::LP_AONCLKRST_PLL8M_CLK_FORCE_ON_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_en::LP_AONCLKRST_XTAL_CLK_FORCE_ON_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_en::LP_AONCLKRST_FOSC_CLK_FORCE_ON_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_rst_en::LP_AONCLKRST_RST_EN_LP_HUK_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_rst_en::LP_AONCLKRST_RST_EN_LP_ANAPERI_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_rst_en::LP_AONCLKRST_RST_EN_LP_WDT_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_rst_en::LP_AONCLKRST_RST_EN_LP_TIMER_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_rst_en::LP_AONCLKRST_RST_EN_LP_RTC_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_rst_en::LP_AONCLKRST_RST_EN_LP_MAILBOX_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_rst_en::LP_AONCLKRST_RST_EN_LP_AONEFUSEREG_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_rst_en::LP_AONCLKRST_RST_EN_LP_RAM_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_reset_cause::LP_AONCLKRST_LPCORE_RESET_FLAG_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_reset_cause::LP_AONCLKRST_HPCORE0_RESET_FLAG_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_reset_cause::LP_AONCLKRST_HPCORE1_RESET_FLAG_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_reset_cause::LP_AONCLKRST_LPCORE_RESET_CAUSE_PMU_LP_CPU_MASK_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE0_LOCKUP_RESET_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_LP_WDT_HPCORE0_RESET_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE0_STALL_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE0_OCD_HALT_ON_RESET_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE0_STAT_VECTOR_SEL_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE1_LOCKUP_RESET_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_LP_WDT_HPCORE1_RESET_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE1_STALL_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE1_OCD_HALT_ON_RESET_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE1_STAT_VECTOR_SEL_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_clk_to_hp::LP_AONCLKRST_ICG_HP_XTAL32K_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_clk_to_hp::LP_AONCLKRST_ICG_HP_SOSC_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_clk_to_hp::LP_AONCLKRST_ICG_HP_OSC32K_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_clk_to_hp::LP_AONCLKRST_ICG_HP_FOSC_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lpmem_force::LP_AONCLKRST_LPMEM_CLK_FORCE_ON_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_xtal32k::LP_AONCLKRST_DBUF_XTAL32K_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_ROOT_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_PARLIO_TX_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_PARLIO_RX_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_UART4_SLP_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_UART3_SLP_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_UART2_SLP_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_UART1_SLP_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_UART0_SLP_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_I2S2_MCLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_I2S1_MCLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_I2S0_MCLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_EMAC_TX_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_EMAC_RX_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_EMAC_TXRX_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_XTAL_32K_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_RC_32K_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_SOSC_150K_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PLL_8M_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_AUDIO_PLL_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_SDIO_PLL2_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_SDIO_PLL1_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_SDIO_PLL0_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_FOSC_20M_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_XTAL_40M_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_CPLL_400M_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_SPLL_480M_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_MPLL_500M_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_OTG20_SLEEP_MODE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_OTG20_BK_SYS_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_OTG11_SLEEP_MODE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_OTG11_BK_SYS_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_OTG11_48M_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_DEVICE_48M_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl1::LP_AONCLKRST_RST_EN_USB_OTG20_ADP_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl1::LP_AONCLKRST_RST_EN_USB_OTG20_PHY_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl1::LP_AONCLKRST_RST_EN_USB_OTG20_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl1::LP_AONCLKRST_RST_EN_USB_OTG11_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl1::LP_AONCLKRST_RST_EN_USB_DEVICE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl1::LP_AONCLKRST_USB_OTG20_PHYREF_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl1::LP_AONCLKRST_USB_OTG20_ULPI_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_sdmmc_emac_rst_ctrl::LP_AONCLKRST_RST_EN_SDMMC_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_sdmmc_emac_rst_ctrl::LP_AONCLKRST_FORCE_NORST_SDMMC_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_sdmmc_emac_rst_ctrl::LP_AONCLKRST_RST_EN_EMAC_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_sdmmc_emac_rst_ctrl::LP_AONCLKRST_FORCE_NORST_EMAC_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_date::LP_AONCLKRST_CLK_EN_R","esp32p4::lp_gpio::clk_en::REG_CLK_EN_R","esp32p4::lp_gpio::pin0::REG_GPIO_PIN0_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin0::REG_GPIO_PIN0_PAD_DRIVER_R","esp32p4::lp_gpio::pin1::REG_GPIO_PIN1_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin1::REG_GPIO_PIN1_PAD_DRIVER_R","esp32p4::lp_gpio::pin2::REG_GPIO_PIN2_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin2::REG_GPIO_PIN2_PAD_DRIVER_R","esp32p4::lp_gpio::pin3::REG_GPIO_PIN3_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin3::REG_GPIO_PIN3_PAD_DRIVER_R","esp32p4::lp_gpio::pin4::REG_GPIO_PIN4_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin4::REG_GPIO_PIN4_PAD_DRIVER_R","esp32p4::lp_gpio::pin5::REG_GPIO_PIN5_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin5::REG_GPIO_PIN5_PAD_DRIVER_R","esp32p4::lp_gpio::pin6::REG_GPIO_PIN6_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin6::REG_GPIO_PIN6_PAD_DRIVER_R","esp32p4::lp_gpio::pin7::REG_GPIO_PIN7_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin7::REG_GPIO_PIN7_PAD_DRIVER_R","esp32p4::lp_gpio::pin8::REG_GPIO_PIN8_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin8::REG_GPIO_PIN8_PAD_DRIVER_R","esp32p4::lp_gpio::pin9::REG_GPIO_PIN9_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin9::REG_GPIO_PIN9_PAD_DRIVER_R","esp32p4::lp_gpio::pin10::REG_GPIO_PIN10_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin10::REG_GPIO_PIN10_PAD_DRIVER_R","esp32p4::lp_gpio::pin11::REG_GPIO_PIN11_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin11::REG_GPIO_PIN11_PAD_DRIVER_R","esp32p4::lp_gpio::pin12::REG_GPIO_PIN12_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin12::REG_GPIO_PIN12_PAD_DRIVER_R","esp32p4::lp_gpio::pin13::REG_GPIO_PIN13_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin13::REG_GPIO_PIN13_PAD_DRIVER_R","esp32p4::lp_gpio::pin14::REG_GPIO_PIN14_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin14::REG_GPIO_PIN14_PAD_DRIVER_R","esp32p4::lp_gpio::pin15::REG_GPIO_PIN15_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin15::REG_GPIO_PIN15_PAD_DRIVER_R","esp32p4::lp_gpio::func0_in_sel_cfg::REG_GPIO_FUNC0_IN_INV_SEL_R","esp32p4::lp_gpio::func0_in_sel_cfg::REG_GPIO_SIG0_IN_SEL_R","esp32p4::lp_gpio::func1_in_sel_cfg::REG_GPIO_FUNC1_IN_INV_SEL_R","esp32p4::lp_gpio::func1_in_sel_cfg::REG_GPIO_SIG1_IN_SEL_R","esp32p4::lp_gpio::func2_in_sel_cfg::REG_GPIO_FUNC2_IN_INV_SEL_R","esp32p4::lp_gpio::func2_in_sel_cfg::REG_GPIO_SIG2_IN_SEL_R","esp32p4::lp_gpio::func3_in_sel_cfg::REG_GPIO_FUNC3_IN_INV_SEL_R","esp32p4::lp_gpio::func3_in_sel_cfg::REG_GPIO_SIG3_IN_SEL_R","esp32p4::lp_gpio::func4_in_sel_cfg::REG_GPIO_FUNC4_IN_INV_SEL_R","esp32p4::lp_gpio::func4_in_sel_cfg::REG_GPIO_SIG4_IN_SEL_R","esp32p4::lp_gpio::func5_in_sel_cfg::REG_GPIO_FUNC5_IN_INV_SEL_R","esp32p4::lp_gpio::func5_in_sel_cfg::REG_GPIO_SIG5_IN_SEL_R","esp32p4::lp_gpio::func6_in_sel_cfg::REG_GPIO_FUNC6_IN_INV_SEL_R","esp32p4::lp_gpio::func6_in_sel_cfg::REG_GPIO_SIG6_IN_SEL_R","esp32p4::lp_gpio::func7_in_sel_cfg::REG_GPIO_FUNC7_IN_INV_SEL_R","esp32p4::lp_gpio::func7_in_sel_cfg::REG_GPIO_SIG7_IN_SEL_R","esp32p4::lp_gpio::func8_in_sel_cfg::REG_GPIO_FUNC8_IN_INV_SEL_R","esp32p4::lp_gpio::func8_in_sel_cfg::REG_GPIO_SIG8_IN_SEL_R","esp32p4::lp_gpio::func9_in_sel_cfg::REG_GPIO_FUNC9_IN_INV_SEL_R","esp32p4::lp_gpio::func9_in_sel_cfg::REG_GPIO_SIG9_IN_SEL_R","esp32p4::lp_gpio::func10_in_sel_cfg::REG_GPIO_FUNC10_IN_INV_SEL_R","esp32p4::lp_gpio::func10_in_sel_cfg::REG_GPIO_SIG10_IN_SEL_R","esp32p4::lp_gpio::func11_in_sel_cfg::REG_GPIO_FUNC11_IN_INV_SEL_R","esp32p4::lp_gpio::func11_in_sel_cfg::REG_GPIO_SIG11_IN_SEL_R","esp32p4::lp_gpio::func12_in_sel_cfg::REG_GPIO_FUNC12_IN_INV_SEL_R","esp32p4::lp_gpio::func12_in_sel_cfg::REG_GPIO_SIG12_IN_SEL_R","esp32p4::lp_gpio::func13_in_sel_cfg::REG_GPIO_FUNC13_IN_INV_SEL_R","esp32p4::lp_gpio::func13_in_sel_cfg::REG_GPIO_SIG13_IN_SEL_R","esp32p4::lp_gpio::func0_out_sel_cfg::REG_GPIO_FUNC0_OE_INV_SEL_R","esp32p4::lp_gpio::func0_out_sel_cfg::REG_GPIO_FUNC0_OE_SEL_R","esp32p4::lp_gpio::func0_out_sel_cfg::REG_GPIO_FUNC0_OUT_INV_SEL_R","esp32p4::lp_gpio::func1_out_sel_cfg::REG_GPIO_FUNC1_OE_INV_SEL_R","esp32p4::lp_gpio::func1_out_sel_cfg::REG_GPIO_FUNC1_OE_SEL_R","esp32p4::lp_gpio::func1_out_sel_cfg::REG_GPIO_FUNC1_OUT_INV_SEL_R","esp32p4::lp_gpio::func2_out_sel_cfg::REG_GPIO_FUNC2_OE_INV_SEL_R","esp32p4::lp_gpio::func2_out_sel_cfg::REG_GPIO_FUNC2_OE_SEL_R","esp32p4::lp_gpio::func2_out_sel_cfg::REG_GPIO_FUNC2_OUT_INV_SEL_R","esp32p4::lp_gpio::func3_out_sel_cfg::REG_GPIO_FUNC3_OE_INV_SEL_R","esp32p4::lp_gpio::func3_out_sel_cfg::REG_GPIO_FUNC3_OE_SEL_R","esp32p4::lp_gpio::func3_out_sel_cfg::REG_GPIO_FUNC3_OUT_INV_SEL_R","esp32p4::lp_gpio::func4_out_sel_cfg::REG_GPIO_FUNC4_OE_INV_SEL_R","esp32p4::lp_gpio::func4_out_sel_cfg::REG_GPIO_FUNC4_OE_SEL_R","esp32p4::lp_gpio::func4_out_sel_cfg::REG_GPIO_FUNC4_OUT_INV_SEL_R","esp32p4::lp_gpio::func5_out_sel_cfg::REG_GPIO_FUNC5_OE_INV_SEL_R","esp32p4::lp_gpio::func5_out_sel_cfg::REG_GPIO_FUNC5_OE_SEL_R","esp32p4::lp_gpio::func5_out_sel_cfg::REG_GPIO_FUNC5_OUT_INV_SEL_R","esp32p4::lp_gpio::func6_out_sel_cfg::REG_GPIO_FUNC6_OE_INV_SEL_R","esp32p4::lp_gpio::func6_out_sel_cfg::REG_GPIO_FUNC6_OE_SEL_R","esp32p4::lp_gpio::func6_out_sel_cfg::REG_GPIO_FUNC6_OUT_INV_SEL_R","esp32p4::lp_gpio::func7_out_sel_cfg::REG_GPIO_FUNC7_OE_INV_SEL_R","esp32p4::lp_gpio::func7_out_sel_cfg::REG_GPIO_FUNC7_OE_SEL_R","esp32p4::lp_gpio::func7_out_sel_cfg::REG_GPIO_FUNC7_OUT_INV_SEL_R","esp32p4::lp_gpio::func8_out_sel_cfg::REG_GPIO_FUNC8_OE_INV_SEL_R","esp32p4::lp_gpio::func8_out_sel_cfg::REG_GPIO_FUNC8_OE_SEL_R","esp32p4::lp_gpio::func8_out_sel_cfg::REG_GPIO_FUNC8_OUT_INV_SEL_R","esp32p4::lp_gpio::func9_out_sel_cfg::REG_GPIO_FUNC9_OE_INV_SEL_R","esp32p4::lp_gpio::func9_out_sel_cfg::REG_GPIO_FUNC9_OE_SEL_R","esp32p4::lp_gpio::func9_out_sel_cfg::REG_GPIO_FUNC9_OUT_INV_SEL_R","esp32p4::lp_gpio::func10_out_sel_cfg::REG_GPIO_FUNC10_OE_INV_SEL_R","esp32p4::lp_gpio::func10_out_sel_cfg::REG_GPIO_FUNC10_OE_SEL_R","esp32p4::lp_gpio::func10_out_sel_cfg::REG_GPIO_FUNC10_OUT_INV_SEL_R","esp32p4::lp_gpio::func11_out_sel_cfg::REG_GPIO_FUNC11_OE_INV_SEL_R","esp32p4::lp_gpio::func11_out_sel_cfg::REG_GPIO_FUNC11_OE_SEL_R","esp32p4::lp_gpio::func11_out_sel_cfg::REG_GPIO_FUNC11_OUT_INV_SEL_R","esp32p4::lp_gpio::func12_out_sel_cfg::REG_GPIO_FUNC12_OE_INV_SEL_R","esp32p4::lp_gpio::func12_out_sel_cfg::REG_GPIO_FUNC12_OE_SEL_R","esp32p4::lp_gpio::func12_out_sel_cfg::REG_GPIO_FUNC12_OUT_INV_SEL_R","esp32p4::lp_gpio::func13_out_sel_cfg::REG_GPIO_FUNC13_OE_INV_SEL_R","esp32p4::lp_gpio::func13_out_sel_cfg::REG_GPIO_FUNC13_OE_SEL_R","esp32p4::lp_gpio::func13_out_sel_cfg::REG_GPIO_FUNC13_OUT_INV_SEL_R","esp32p4::lp_gpio::func14_out_sel_cfg::REG_GPIO_FUNC14_OE_INV_SEL_R","esp32p4::lp_gpio::func14_out_sel_cfg::REG_GPIO_FUNC14_OE_SEL_R","esp32p4::lp_gpio::func14_out_sel_cfg::REG_GPIO_FUNC14_OUT_INV_SEL_R","esp32p4::lp_gpio::func15_out_sel_cfg::REG_GPIO_FUNC15_OE_INV_SEL_R","esp32p4::lp_gpio::func15_out_sel_cfg::REG_GPIO_FUNC15_OE_SEL_R","esp32p4::lp_gpio::func15_out_sel_cfg::REG_GPIO_FUNC15_OUT_INV_SEL_R","esp32p4::lp_i2c0::ctr::SDA_FORCE_OUT_R","esp32p4::lp_i2c0::ctr::SCL_FORCE_OUT_R","esp32p4::lp_i2c0::ctr::SAMPLE_SCL_LEVEL_R","esp32p4::lp_i2c0::ctr::RX_FULL_ACK_LEVEL_R","esp32p4::lp_i2c0::ctr::TX_LSB_FIRST_R","esp32p4::lp_i2c0::ctr::RX_LSB_FIRST_R","esp32p4::lp_i2c0::ctr::CLK_EN_R","esp32p4::lp_i2c0::ctr::ARBITRATION_EN_R","esp32p4::lp_i2c0::sr::RESP_REC_R","esp32p4::lp_i2c0::sr::ARB_LOST_R","esp32p4::lp_i2c0::sr::BUS_BUSY_R","esp32p4::lp_i2c0::to::TIME_OUT_EN_R","esp32p4::lp_i2c0::fifo_conf::NONFIFO_EN_R","esp32p4::lp_i2c0::fifo_conf::RX_FIFO_RST_R","esp32p4::lp_i2c0::fifo_conf::TX_FIFO_RST_R","esp32p4::lp_i2c0::fifo_conf::FIFO_PRT_EN_R","esp32p4::lp_i2c0::int_raw::RXFIFO_WM_INT_RAW_R","esp32p4::lp_i2c0::int_raw::TXFIFO_WM_INT_RAW_R","esp32p4::lp_i2c0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32p4::lp_i2c0::int_raw::END_DETECT_INT_RAW_R","esp32p4::lp_i2c0::int_raw::BYTE_TRANS_DONE_INT_RAW_R","esp32p4::lp_i2c0::int_raw::ARBITRATION_LOST_INT_RAW_R","esp32p4::lp_i2c0::int_raw::MST_TXFIFO_UDF_INT_RAW_R","esp32p4::lp_i2c0::int_raw::TRANS_COMPLETE_INT_RAW_R","esp32p4::lp_i2c0::int_raw::TIME_OUT_INT_RAW_R","esp32p4::lp_i2c0::int_raw::TRANS_START_INT_RAW_R","esp32p4::lp_i2c0::int_raw::NACK_INT_RAW_R","esp32p4::lp_i2c0::int_raw::TXFIFO_OVF_INT_RAW_R","esp32p4::lp_i2c0::int_raw::RXFIFO_UDF_INT_RAW_R","esp32p4::lp_i2c0::int_raw::SCL_ST_TO_INT_RAW_R","esp32p4::lp_i2c0::int_raw::SCL_MAIN_ST_TO_INT_RAW_R","esp32p4::lp_i2c0::int_raw::DET_START_INT_RAW_R","esp32p4::lp_i2c0::int_ena::RXFIFO_WM_INT_ENA_R","esp32p4::lp_i2c0::int_ena::TXFIFO_WM_INT_ENA_R","esp32p4::lp_i2c0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32p4::lp_i2c0::int_ena::END_DETECT_INT_ENA_R","esp32p4::lp_i2c0::int_ena::BYTE_TRANS_DONE_INT_ENA_R","esp32p4::lp_i2c0::int_ena::ARBITRATION_LOST_INT_ENA_R","esp32p4::lp_i2c0::int_ena::MST_TXFIFO_UDF_INT_ENA_R","esp32p4::lp_i2c0::int_ena::TRANS_COMPLETE_INT_ENA_R","esp32p4::lp_i2c0::int_ena::TIME_OUT_INT_ENA_R","esp32p4::lp_i2c0::int_ena::TRANS_START_INT_ENA_R","esp32p4::lp_i2c0::int_ena::NACK_INT_ENA_R","esp32p4::lp_i2c0::int_ena::TXFIFO_OVF_INT_ENA_R","esp32p4::lp_i2c0::int_ena::RXFIFO_UDF_INT_ENA_R","esp32p4::lp_i2c0::int_ena::SCL_ST_TO_INT_ENA_R","esp32p4::lp_i2c0::int_ena::SCL_MAIN_ST_TO_INT_ENA_R","esp32p4::lp_i2c0::int_ena::DET_START_INT_ENA_R","esp32p4::lp_i2c0::int_status::RXFIFO_WM_INT_ST_R","esp32p4::lp_i2c0::int_status::TXFIFO_WM_INT_ST_R","esp32p4::lp_i2c0::int_status::RXFIFO_OVF_INT_ST_R","esp32p4::lp_i2c0::int_status::END_DETECT_INT_ST_R","esp32p4::lp_i2c0::int_status::BYTE_TRANS_DONE_INT_ST_R","esp32p4::lp_i2c0::int_status::ARBITRATION_LOST_INT_ST_R","esp32p4::lp_i2c0::int_status::MST_TXFIFO_UDF_INT_ST_R","esp32p4::lp_i2c0::int_status::TRANS_COMPLETE_INT_ST_R","esp32p4::lp_i2c0::int_status::TIME_OUT_INT_ST_R","esp32p4::lp_i2c0::int_status::TRANS_START_INT_ST_R","esp32p4::lp_i2c0::int_status::NACK_INT_ST_R","esp32p4::lp_i2c0::int_status::TXFIFO_OVF_INT_ST_R","esp32p4::lp_i2c0::int_status::RXFIFO_UDF_INT_ST_R","esp32p4::lp_i2c0::int_status::SCL_ST_TO_INT_ST_R","esp32p4::lp_i2c0::int_status::SCL_MAIN_ST_TO_INT_ST_R","esp32p4::lp_i2c0::int_status::DET_START_INT_ST_R","esp32p4::lp_i2c0::filter_cfg::SCL_FILTER_EN_R","esp32p4::lp_i2c0::filter_cfg::SDA_FILTER_EN_R","esp32p4::lp_i2c0::clk_conf::SCLK_SEL_R","esp32p4::lp_i2c0::clk_conf::SCLK_ACTIVE_R","esp32p4::lp_i2c0::comd0::COMMAND0_DONE_R","esp32p4::lp_i2c0::comd1::COMMAND1_DONE_R","esp32p4::lp_i2c0::comd2::COMMAND2_DONE_R","esp32p4::lp_i2c0::comd3::COMMAND3_DONE_R","esp32p4::lp_i2c0::comd4::COMMAND4_DONE_R","esp32p4::lp_i2c0::comd5::COMMAND5_DONE_R","esp32p4::lp_i2c0::comd6::COMMAND6_DONE_R","esp32p4::lp_i2c0::comd7::COMMAND7_DONE_R","esp32p4::lp_i2c0::scl_sp_conf::SCL_RST_SLV_EN_R","esp32p4::lp_i2c0::scl_sp_conf::SCL_PD_EN_R","esp32p4::lp_i2c0::scl_sp_conf::SDA_PD_EN_R","esp32p4::lp_i2s0::vad_conf::VAD_EN_R","esp32p4::lp_i2s0::vad_result::VAD_FLAG_R","esp32p4::lp_i2s0::vad_result::ENERGY_ENOUGH_R","esp32p4::lp_i2s0::int_raw::RX_DONE_INT_RAW_R","esp32p4::lp_i2s0::int_raw::RX_HUNG_INT_RAW_R","esp32p4::lp_i2s0::int_raw::RX_FIFOMEM_UDF_INT_RAW_R","esp32p4::lp_i2s0::int_raw::VAD_DONE_INT_RAW_R","esp32p4::lp_i2s0::int_raw::VAD_RESET_DONE_INT_RAW_R","esp32p4::lp_i2s0::int_raw::RX_MEM_THRESHOLD_INT_RAW_R","esp32p4::lp_i2s0::int_st::RX_DONE_INT_ST_R","esp32p4::lp_i2s0::int_st::RX_HUNG_INT_ST_R","esp32p4::lp_i2s0::int_st::RX_FIFOMEM_UDF_INT_ST_R","esp32p4::lp_i2s0::int_st::LP_VAD_DONE_INT_ST_R","esp32p4::lp_i2s0::int_st::LP_VAD_RESET_DONE_INT_ST_R","esp32p4::lp_i2s0::int_st::RX_MEM_THRESHOLD_INT_ST_R","esp32p4::lp_i2s0::int_ena::RX_DONE_INT_ENA_R","esp32p4::lp_i2s0::int_ena::RX_HUNG_INT_ENA_R","esp32p4::lp_i2s0::int_ena::RX_FIFOMEM_UDF_INT_ENA_R","esp32p4::lp_i2s0::int_ena::LP_VAD_DONE_INT_ENA_R","esp32p4::lp_i2s0::int_ena::LP_VAD_RESET_DONE_INT_ENA_R","esp32p4::lp_i2s0::int_ena::RX_MEM_THRESHOLD_INT_ENA_R","esp32p4::lp_i2s0::rx_conf::RX_START_R","esp32p4::lp_i2s0::rx_conf::RX_SLAVE_MOD_R","esp32p4::lp_i2s0::rx_conf::RX_MONO_R","esp32p4::lp_i2s0::rx_conf::RX_BIG_ENDIAN_R","esp32p4::lp_i2s0::rx_conf::RX_UPDATE_R","esp32p4::lp_i2s0::rx_conf::RX_MONO_FST_VLD_R","esp32p4::lp_i2s0::rx_conf::RX_PCM_BYPASS_R","esp32p4::lp_i2s0::rx_conf::RX_LEFT_ALIGN_R","esp32p4::lp_i2s0::rx_conf::RX_24_FILL_EN_R","esp32p4::lp_i2s0::rx_conf::RX_WS_IDLE_POL_R","esp32p4::lp_i2s0::rx_conf::RX_BIT_ORDER_R","esp32p4::lp_i2s0::rx_conf::RX_TDM_EN_R","esp32p4::lp_i2s0::rx_conf::RX_PDM_EN_R","esp32p4::lp_i2s0::rx_conf1::RX_MSB_SHIFT_R","esp32p4::lp_i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN0_EN_R","esp32p4::lp_i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN1_EN_R","esp32p4::lp_i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_ENA_R","esp32p4::lp_i2s0::rx_pdm_conf::RX_PDM2PCM_EN_R","esp32p4::lp_i2s0::rx_pdm_conf::RX_PDM_SINC_DSR_16_EN_R","esp32p4::lp_i2s0::rx_pdm_conf::RX_PDM_HP_BYPASS_R","esp32p4::lp_i2s0::eco_conf::RDN_ENA_R","esp32p4::lp_i2s0::eco_conf::RDN_RESULT_R","esp32p4::lp_i2s0::vad_param1::PARAM_SKIP_BAND_ENERGY_R","esp32p4::lp_i2s0::clk_gate::CLK_EN_R","esp32p4::lp_i2s0::clk_gate::VAD_CG_FORCE_ON_R","esp32p4::lp_i2s0::clk_gate::RX_MEM_CG_FORCE_ON_R","esp32p4::lp_i2s0::clk_gate::RX_REG_CG_FORCE_ON_R","esp32p4::lp_io_mux::clk_en::REG_CLK_EN_R","esp32p4::lp_io_mux::pad0::REG_PAD0_RDE_R","esp32p4::lp_io_mux::pad0::REG_PAD0_RUE_R","esp32p4::lp_io_mux::pad0::REG_PAD0_MUX_SEL_R","esp32p4::lp_io_mux::pad0::REG_PAD0_SLP_SEL_R","esp32p4::lp_io_mux::pad0::REG_PAD0_SLP_IE_R","esp32p4::lp_io_mux::pad0::REG_PAD0_SLP_OE_R","esp32p4::lp_io_mux::pad0::REG_PAD0_FUN_IE_R","esp32p4::lp_io_mux::pad0::REG_PAD0_FILTER_EN_R","esp32p4::lp_io_mux::pad1::REG_PAD1_RDE_R","esp32p4::lp_io_mux::pad1::REG_PAD1_RUE_R","esp32p4::lp_io_mux::pad1::REG_PAD1_MUX_SEL_R","esp32p4::lp_io_mux::pad1::REG_PAD1_SLP_SEL_R","esp32p4::lp_io_mux::pad1::REG_PAD1_SLP_IE_R","esp32p4::lp_io_mux::pad1::REG_PAD1_SLP_OE_R","esp32p4::lp_io_mux::pad1::REG_PAD1_FUN_IE_R","esp32p4::lp_io_mux::pad1::REG_PAD1_FILTER_EN_R","esp32p4::lp_io_mux::pad2::REG_PAD2_RDE_R","esp32p4::lp_io_mux::pad2::REG_PAD2_RUE_R","esp32p4::lp_io_mux::pad2::REG_PAD2_MUX_SEL_R","esp32p4::lp_io_mux::pad2::REG_PAD2_SLP_SEL_R","esp32p4::lp_io_mux::pad2::REG_PAD2_SLP_IE_R","esp32p4::lp_io_mux::pad2::REG_PAD2_SLP_OE_R","esp32p4::lp_io_mux::pad2::REG_PAD2_FUN_IE_R","esp32p4::lp_io_mux::pad2::REG_PAD2_FILTER_EN_R","esp32p4::lp_io_mux::pad3::REG_PAD3_RDE_R","esp32p4::lp_io_mux::pad3::REG_PAD3_RUE_R","esp32p4::lp_io_mux::pad3::REG_PAD3_MUX_SEL_R","esp32p4::lp_io_mux::pad3::REG_PAD3_SLP_SEL_R","esp32p4::lp_io_mux::pad3::REG_PAD3_SLP_IE_R","esp32p4::lp_io_mux::pad3::REG_PAD3_SLP_OE_R","esp32p4::lp_io_mux::pad3::REG_PAD3_FUN_IE_R","esp32p4::lp_io_mux::pad3::REG_PAD3_FILTER_EN_R","esp32p4::lp_io_mux::pad4::REG_PAD4_RDE_R","esp32p4::lp_io_mux::pad4::REG_PAD4_RUE_R","esp32p4::lp_io_mux::pad4::REG_PAD4_MUX_SEL_R","esp32p4::lp_io_mux::pad4::REG_PAD4_SLP_SEL_R","esp32p4::lp_io_mux::pad4::REG_PAD4_SLP_IE_R","esp32p4::lp_io_mux::pad4::REG_PAD4_SLP_OE_R","esp32p4::lp_io_mux::pad4::REG_PAD4_FUN_IE_R","esp32p4::lp_io_mux::pad4::REG_PAD4_FILTER_EN_R","esp32p4::lp_io_mux::pad5::REG_PAD5_RDE_R","esp32p4::lp_io_mux::pad5::REG_PAD5_RUE_R","esp32p4::lp_io_mux::pad5::REG_PAD5_MUX_SEL_R","esp32p4::lp_io_mux::pad5::REG_PAD5_SLP_SEL_R","esp32p4::lp_io_mux::pad5::REG_PAD5_SLP_IE_R","esp32p4::lp_io_mux::pad5::REG_PAD5_SLP_OE_R","esp32p4::lp_io_mux::pad5::REG_PAD5_FUN_IE_R","esp32p4::lp_io_mux::pad5::REG_PAD5_FILTER_EN_R","esp32p4::lp_io_mux::pad6::REG_PAD6_RDE_R","esp32p4::lp_io_mux::pad6::REG_PAD6_RUE_R","esp32p4::lp_io_mux::pad6::REG_PAD6_MUX_SEL_R","esp32p4::lp_io_mux::pad6::REG_PAD6_SLP_SEL_R","esp32p4::lp_io_mux::pad6::REG_PAD6_SLP_IE_R","esp32p4::lp_io_mux::pad6::REG_PAD6_SLP_OE_R","esp32p4::lp_io_mux::pad6::REG_PAD6_FUN_IE_R","esp32p4::lp_io_mux::pad6::REG_PAD6_FILTER_EN_R","esp32p4::lp_io_mux::pad7::REG_PAD7_RDE_R","esp32p4::lp_io_mux::pad7::REG_PAD7_RUE_R","esp32p4::lp_io_mux::pad7::REG_PAD7_MUX_SEL_R","esp32p4::lp_io_mux::pad7::REG_PAD7_SLP_SEL_R","esp32p4::lp_io_mux::pad7::REG_PAD7_SLP_IE_R","esp32p4::lp_io_mux::pad7::REG_PAD7_SLP_OE_R","esp32p4::lp_io_mux::pad7::REG_PAD7_FUN_IE_R","esp32p4::lp_io_mux::pad7::REG_PAD7_FILTER_EN_R","esp32p4::lp_io_mux::pad8::REG_PAD8_RDE_R","esp32p4::lp_io_mux::pad8::REG_PAD8_RUE_R","esp32p4::lp_io_mux::pad8::REG_PAD8_MUX_SEL_R","esp32p4::lp_io_mux::pad8::REG_PAD8_SLP_SEL_R","esp32p4::lp_io_mux::pad8::REG_PAD8_SLP_IE_R","esp32p4::lp_io_mux::pad8::REG_PAD8_SLP_OE_R","esp32p4::lp_io_mux::pad8::REG_PAD8_FUN_IE_R","esp32p4::lp_io_mux::pad8::REG_PAD8_FILTER_EN_R","esp32p4::lp_io_mux::pad9::REG_PAD9_RDE_R","esp32p4::lp_io_mux::pad9::REG_PAD9_RUE_R","esp32p4::lp_io_mux::pad9::REG_PAD9_MUX_SEL_R","esp32p4::lp_io_mux::pad9::REG_PAD9_SLP_SEL_R","esp32p4::lp_io_mux::pad9::REG_PAD9_SLP_IE_R","esp32p4::lp_io_mux::pad9::REG_PAD9_SLP_OE_R","esp32p4::lp_io_mux::pad9::REG_PAD9_FUN_IE_R","esp32p4::lp_io_mux::pad9::REG_PAD9_FILTER_EN_R","esp32p4::lp_io_mux::pad10::REG_PAD10_RDE_R","esp32p4::lp_io_mux::pad10::REG_PAD10_RUE_R","esp32p4::lp_io_mux::pad10::REG_PAD10_MUX_SEL_R","esp32p4::lp_io_mux::pad10::REG_PAD10_SLP_SEL_R","esp32p4::lp_io_mux::pad10::REG_PAD10_SLP_IE_R","esp32p4::lp_io_mux::pad10::REG_PAD10_SLP_OE_R","esp32p4::lp_io_mux::pad10::REG_PAD10_FUN_IE_R","esp32p4::lp_io_mux::pad10::REG_PAD10_FILTER_EN_R","esp32p4::lp_io_mux::pad11::REG_PAD11_RDE_R","esp32p4::lp_io_mux::pad11::REG_PAD11_RUE_R","esp32p4::lp_io_mux::pad11::REG_PAD11_MUX_SEL_R","esp32p4::lp_io_mux::pad11::REG_PAD11_SLP_SEL_R","esp32p4::lp_io_mux::pad11::REG_PAD11_SLP_IE_R","esp32p4::lp_io_mux::pad11::REG_PAD11_SLP_OE_R","esp32p4::lp_io_mux::pad11::REG_PAD11_FUN_IE_R","esp32p4::lp_io_mux::pad11::REG_PAD11_FILTER_EN_R","esp32p4::lp_io_mux::pad120::REG_PAD12_RDE_R","esp32p4::lp_io_mux::pad120::REG_PAD12_RUE_R","esp32p4::lp_io_mux::pad120::REG_PAD12_MUX_SEL_R","esp32p4::lp_io_mux::pad120::REG_PAD12_SLP_SEL_R","esp32p4::lp_io_mux::pad120::REG_PAD12_SLP_IE_R","esp32p4::lp_io_mux::pad120::REG_PAD12_SLP_OE_R","esp32p4::lp_io_mux::pad120::REG_PAD12_FUN_IE_R","esp32p4::lp_io_mux::pad120::REG_PAD12_FILTER_EN_R","esp32p4::lp_io_mux::pad13::REG_PAD13_RDE_R","esp32p4::lp_io_mux::pad13::REG_PAD13_RUE_R","esp32p4::lp_io_mux::pad13::REG_PAD13_MUX_SEL_R","esp32p4::lp_io_mux::pad13::REG_PAD13_SLP_SEL_R","esp32p4::lp_io_mux::pad13::REG_PAD13_SLP_IE_R","esp32p4::lp_io_mux::pad13::REG_PAD13_SLP_OE_R","esp32p4::lp_io_mux::pad13::REG_PAD13_FUN_IE_R","esp32p4::lp_io_mux::pad13::REG_PAD13_FILTER_EN_R","esp32p4::lp_io_mux::pad14::REG_PAD14_RDE_R","esp32p4::lp_io_mux::pad14::REG_PAD14_RUE_R","esp32p4::lp_io_mux::pad14::REG_PAD14_MUX_SEL_R","esp32p4::lp_io_mux::pad14::REG_PAD14_SLP_SEL_R","esp32p4::lp_io_mux::pad14::REG_PAD14_SLP_IE_R","esp32p4::lp_io_mux::pad14::REG_PAD14_SLP_OE_R","esp32p4::lp_io_mux::pad14::REG_PAD14_FUN_IE_R","esp32p4::lp_io_mux::pad14::REG_PAD14_FILTER_EN_R","esp32p4::lp_io_mux::pad15::REG_PAD15_RDE_R","esp32p4::lp_io_mux::pad15::REG_PAD15_RUE_R","esp32p4::lp_io_mux::pad15::REG_PAD15_MUX_SEL_R","esp32p4::lp_io_mux::pad15::REG_PAD15_SLP_SEL_R","esp32p4::lp_io_mux::pad15::REG_PAD15_SLP_IE_R","esp32p4::lp_io_mux::pad15::REG_PAD15_SLP_OE_R","esp32p4::lp_io_mux::pad15::REG_PAD15_FUN_IE_R","esp32p4::lp_io_mux::pad15::REG_PAD15_FILTER_EN_R","esp32p4::lp_uart::int_raw::RXFIFO_FULL_INT_RAW_R","esp32p4::lp_uart::int_raw::TXFIFO_EMPTY_INT_RAW_R","esp32p4::lp_uart::int_raw::PARITY_ERR_INT_RAW_R","esp32p4::lp_uart::int_raw::FRM_ERR_INT_RAW_R","esp32p4::lp_uart::int_raw::RXFIFO_OVF_INT_RAW_R","esp32p4::lp_uart::int_raw::DSR_CHG_INT_RAW_R","esp32p4::lp_uart::int_raw::CTS_CHG_INT_RAW_R","esp32p4::lp_uart::int_raw::BRK_DET_INT_RAW_R","esp32p4::lp_uart::int_raw::RXFIFO_TOUT_INT_RAW_R","esp32p4::lp_uart::int_raw::SW_XON_INT_RAW_R","esp32p4::lp_uart::int_raw::SW_XOFF_INT_RAW_R","esp32p4::lp_uart::int_raw::GLITCH_DET_INT_RAW_R","esp32p4::lp_uart::int_raw::TX_BRK_DONE_INT_RAW_R","esp32p4::lp_uart::int_raw::TX_BRK_IDLE_DONE_INT_RAW_R","esp32p4::lp_uart::int_raw::TX_DONE_INT_RAW_R","esp32p4::lp_uart::int_raw::AT_CMD_CHAR_DET_INT_RAW_R","esp32p4::lp_uart::int_raw::WAKEUP_INT_RAW_R","esp32p4::lp_uart::int_st::RXFIFO_FULL_INT_ST_R","esp32p4::lp_uart::int_st::TXFIFO_EMPTY_INT_ST_R","esp32p4::lp_uart::int_st::PARITY_ERR_INT_ST_R","esp32p4::lp_uart::int_st::FRM_ERR_INT_ST_R","esp32p4::lp_uart::int_st::RXFIFO_OVF_INT_ST_R","esp32p4::lp_uart::int_st::DSR_CHG_INT_ST_R","esp32p4::lp_uart::int_st::CTS_CHG_INT_ST_R","esp32p4::lp_uart::int_st::BRK_DET_INT_ST_R","esp32p4::lp_uart::int_st::RXFIFO_TOUT_INT_ST_R","esp32p4::lp_uart::int_st::SW_XON_INT_ST_R","esp32p4::lp_uart::int_st::SW_XOFF_INT_ST_R","esp32p4::lp_uart::int_st::GLITCH_DET_INT_ST_R","esp32p4::lp_uart::int_st::TX_BRK_DONE_INT_ST_R","esp32p4::lp_uart::int_st::TX_BRK_IDLE_DONE_INT_ST_R","esp32p4::lp_uart::int_st::TX_DONE_INT_ST_R","esp32p4::lp_uart::int_st::AT_CMD_CHAR_DET_INT_ST_R","esp32p4::lp_uart::int_st::WAKEUP_INT_ST_R","esp32p4::lp_uart::int_ena::RXFIFO_FULL_INT_ENA_R","esp32p4::lp_uart::int_ena::TXFIFO_EMPTY_INT_ENA_R","esp32p4::lp_uart::int_ena::PARITY_ERR_INT_ENA_R","esp32p4::lp_uart::int_ena::FRM_ERR_INT_ENA_R","esp32p4::lp_uart::int_ena::RXFIFO_OVF_INT_ENA_R","esp32p4::lp_uart::int_ena::DSR_CHG_INT_ENA_R","esp32p4::lp_uart::int_ena::CTS_CHG_INT_ENA_R","esp32p4::lp_uart::int_ena::BRK_DET_INT_ENA_R","esp32p4::lp_uart::int_ena::RXFIFO_TOUT_INT_ENA_R","esp32p4::lp_uart::int_ena::SW_XON_INT_ENA_R","esp32p4::lp_uart::int_ena::SW_XOFF_INT_ENA_R","esp32p4::lp_uart::int_ena::GLITCH_DET_INT_ENA_R","esp32p4::lp_uart::int_ena::TX_BRK_DONE_INT_ENA_R","esp32p4::lp_uart::int_ena::TX_BRK_IDLE_DONE_INT_ENA_R","esp32p4::lp_uart::int_ena::TX_DONE_INT_ENA_R","esp32p4::lp_uart::int_ena::AT_CMD_CHAR_DET_INT_ENA_R","esp32p4::lp_uart::int_ena::WAKEUP_INT_ENA_R","esp32p4::lp_uart::rx_filt::GLITCH_FILT_EN_R","esp32p4::lp_uart::status::DSRN_R","esp32p4::lp_uart::status::CTSN_R","esp32p4::lp_uart::status::RXD_R","esp32p4::lp_uart::status::DTRN_R","esp32p4::lp_uart::status::RTSN_R","esp32p4::lp_uart::status::TXD_R","esp32p4::lp_uart::conf0_sync::PARITY_R","esp32p4::lp_uart::conf0_sync::PARITY_EN_R","esp32p4::lp_uart::conf0_sync::TXD_BRK_R","esp32p4::lp_uart::conf0_sync::LOOPBACK_R","esp32p4::lp_uart::conf0_sync::TX_FLOW_EN_R","esp32p4::lp_uart::conf0_sync::RXD_INV_R","esp32p4::lp_uart::conf0_sync::TXD_INV_R","esp32p4::lp_uart::conf0_sync::DIS_RX_DAT_OVF_R","esp32p4::lp_uart::conf0_sync::ERR_WR_MASK_R","esp32p4::lp_uart::conf0_sync::MEM_CLK_EN_R","esp32p4::lp_uart::conf0_sync::SW_RTS_R","esp32p4::lp_uart::conf0_sync::RXFIFO_RST_R","esp32p4::lp_uart::conf0_sync::TXFIFO_RST_R","esp32p4::lp_uart::conf1::CTS_INV_R","esp32p4::lp_uart::conf1::DSR_INV_R","esp32p4::lp_uart::conf1::RTS_INV_R","esp32p4::lp_uart::conf1::DTR_INV_R","esp32p4::lp_uart::conf1::SW_DTR_R","esp32p4::lp_uart::conf1::CLK_EN_R","esp32p4::lp_uart::hwfc_conf_sync::RX_FLOW_EN_R","esp32p4::lp_uart::swfc_conf0_sync::XON_XOFF_STILL_SEND_R","esp32p4::lp_uart::swfc_conf0_sync::SW_FLOW_CON_EN_R","esp32p4::lp_uart::swfc_conf0_sync::XONOFF_DEL_R","esp32p4::lp_uart::swfc_conf0_sync::FORCE_XON_R","esp32p4::lp_uart::swfc_conf0_sync::FORCE_XOFF_R","esp32p4::lp_uart::swfc_conf0_sync::SEND_XON_R","esp32p4::lp_uart::swfc_conf0_sync::SEND_XOFF_R","esp32p4::lp_uart::rs485_conf_sync::DL0_EN_R","esp32p4::lp_uart::rs485_conf_sync::DL1_EN_R","esp32p4::lp_uart::mem_conf::MEM_FORCE_PD_R","esp32p4::lp_uart::mem_conf::MEM_FORCE_PU_R","esp32p4::lp_uart::tout_conf_sync::RX_TOUT_EN_R","esp32p4::lp_uart::tout_conf_sync::RX_TOUT_FLOW_DIS_R","esp32p4::lp_uart::clk_conf::TX_SCLK_EN_R","esp32p4::lp_uart::clk_conf::RX_SCLK_EN_R","esp32p4::lp_uart::clk_conf::TX_RST_CORE_R","esp32p4::lp_uart::clk_conf::RX_RST_CORE_R","esp32p4::lp_uart::afifo_status::TX_AFIFO_FULL_R","esp32p4::lp_uart::afifo_status::TX_AFIFO_EMPTY_R","esp32p4::lp_uart::afifo_status::RX_AFIFO_FULL_R","esp32p4::lp_uart::afifo_status::RX_AFIFO_EMPTY_R","esp32p4::lp_uart::reg_update::REG_UPDATE_R","esp32p4::mcpwm0::timer_sync::TIMER_SYNCI_EN_R","esp32p4::mcpwm0::timer_sync::SW_R","esp32p4::mcpwm0::timer_sync::TIMER_PHASE_DIRECTION_R","esp32p4::mcpwm0::timer_status::TIMER_DIRECTION_R","esp32p4::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI0_INVERT_R","esp32p4::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI1_INVERT_R","esp32p4::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI2_INVERT_R","esp32p4::mcpwm0::gen_stmp_cfg::CMPR_A_SHDW_FULL_R","esp32p4::mcpwm0::gen_stmp_cfg::CMPR_B_SHDW_FULL_R","esp32p4::mcpwm0::gen_force::GEN_A_NCIFORCE_R","esp32p4::mcpwm0::gen_force::GEN_B_NCIFORCE_R","esp32p4::mcpwm0::dt_cfg::DB_DEB_MODE_R","esp32p4::mcpwm0::dt_cfg::DB_A_OUTSWAP_R","esp32p4::mcpwm0::dt_cfg::DB_B_OUTSWAP_R","esp32p4::mcpwm0::dt_cfg::DB_RED_INSEL_R","esp32p4::mcpwm0::dt_cfg::DB_FED_INSEL_R","esp32p4::mcpwm0::dt_cfg::DB_RED_OUTINVERT_R","esp32p4::mcpwm0::dt_cfg::DB_FED_OUTINVERT_R","esp32p4::mcpwm0::dt_cfg::DB_A_OUTBYPASS_R","esp32p4::mcpwm0::dt_cfg::DB_B_OUTBYPASS_R","esp32p4::mcpwm0::dt_cfg::DB_CLK_SEL_R","esp32p4::mcpwm0::carrier_cfg::CHOPPER_EN_R","esp32p4::mcpwm0::carrier_cfg::CHOPPER_OUT_INVERT_R","esp32p4::mcpwm0::carrier_cfg::CHOPPER_IN_INVERT_R","esp32p4::mcpwm0::fh_cfg0::TZ_SW_CBC_R","esp32p4::mcpwm0::fh_cfg0::TZ_F2_CBC_R","esp32p4::mcpwm0::fh_cfg0::TZ_F1_CBC_R","esp32p4::mcpwm0::fh_cfg0::TZ_F0_CBC_R","esp32p4::mcpwm0::fh_cfg0::TZ_SW_OST_R","esp32p4::mcpwm0::fh_cfg0::TZ_F2_OST_R","esp32p4::mcpwm0::fh_cfg0::TZ_F1_OST_R","esp32p4::mcpwm0::fh_cfg0::TZ_F0_OST_R","esp32p4::mcpwm0::fh_cfg1::TZ_CLR_OST_R","esp32p4::mcpwm0::fh_cfg1::TZ_FORCE_CBC_R","esp32p4::mcpwm0::fh_cfg1::TZ_FORCE_OST_R","esp32p4::mcpwm0::fh_status::TZ_CBC_ON_R","esp32p4::mcpwm0::fh_status::TZ_OST_ON_R","esp32p4::mcpwm0::fault_detect::F0_EN_R","esp32p4::mcpwm0::fault_detect::F1_EN_R","esp32p4::mcpwm0::fault_detect::F2_EN_R","esp32p4::mcpwm0::fault_detect::F0_POLE_R","esp32p4::mcpwm0::fault_detect::F1_POLE_R","esp32p4::mcpwm0::fault_detect::F2_POLE_R","esp32p4::mcpwm0::fault_detect::EVENT_F0_R","esp32p4::mcpwm0::fault_detect::EVENT_F1_R","esp32p4::mcpwm0::fault_detect::EVENT_F2_R","esp32p4::mcpwm0::cap_timer_cfg::CAP_TIMER_EN_R","esp32p4::mcpwm0::cap_timer_cfg::CAP_SYNCI_EN_R","esp32p4::mcpwm0::cap_ch_cfg::CAP_EN_R","esp32p4::mcpwm0::cap_ch_cfg::CAP_IN_INVERT_R","esp32p4::mcpwm0::cap_status::CAP0_EDGE_R","esp32p4::mcpwm0::cap_status::CAP1_EDGE_R","esp32p4::mcpwm0::cap_status::CAP2_EDGE_R","esp32p4::mcpwm0::update_cfg::GLOBAL_UP_EN_R","esp32p4::mcpwm0::update_cfg::GLOBAL_FORCE_UP_R","esp32p4::mcpwm0::update_cfg::OP0_UP_EN_R","esp32p4::mcpwm0::update_cfg::OP0_FORCE_UP_R","esp32p4::mcpwm0::update_cfg::OP1_UP_EN_R","esp32p4::mcpwm0::update_cfg::OP1_FORCE_UP_R","esp32p4::mcpwm0::update_cfg::OP2_UP_EN_R","esp32p4::mcpwm0::update_cfg::OP2_FORCE_UP_R","esp32p4::mcpwm0::int_ena::TIMER0_STOP_INT_ENA_R","esp32p4::mcpwm0::int_ena::TIMER1_STOP_INT_ENA_R","esp32p4::mcpwm0::int_ena::TIMER2_STOP_INT_ENA_R","esp32p4::mcpwm0::int_ena::TIMER0_TEZ_INT_ENA_R","esp32p4::mcpwm0::int_ena::TIMER1_TEZ_INT_ENA_R","esp32p4::mcpwm0::int_ena::TIMER2_TEZ_INT_ENA_R","esp32p4::mcpwm0::int_ena::TIMER0_TEP_INT_ENA_R","esp32p4::mcpwm0::int_ena::TIMER1_TEP_INT_ENA_R","esp32p4::mcpwm0::int_ena::TIMER2_TEP_INT_ENA_R","esp32p4::mcpwm0::int_ena::FAULT0_INT_ENA_R","esp32p4::mcpwm0::int_ena::FAULT1_INT_ENA_R","esp32p4::mcpwm0::int_ena::FAULT2_INT_ENA_R","esp32p4::mcpwm0::int_ena::FAULT0_CLR_INT_ENA_R","esp32p4::mcpwm0::int_ena::FAULT1_CLR_INT_ENA_R","esp32p4::mcpwm0::int_ena::FAULT2_CLR_INT_ENA_R","esp32p4::mcpwm0::int_ena::CMPR0_TEA_INT_ENA_R","esp32p4::mcpwm0::int_ena::CMPR1_TEA_INT_ENA_R","esp32p4::mcpwm0::int_ena::CMPR2_TEA_INT_ENA_R","esp32p4::mcpwm0::int_ena::CMPR0_TEB_INT_ENA_R","esp32p4::mcpwm0::int_ena::CMPR1_TEB_INT_ENA_R","esp32p4::mcpwm0::int_ena::CMPR2_TEB_INT_ENA_R","esp32p4::mcpwm0::int_ena::TZ0_CBC_INT_ENA_R","esp32p4::mcpwm0::int_ena::TZ1_CBC_INT_ENA_R","esp32p4::mcpwm0::int_ena::TZ2_CBC_INT_ENA_R","esp32p4::mcpwm0::int_ena::TZ0_OST_INT_ENA_R","esp32p4::mcpwm0::int_ena::TZ1_OST_INT_ENA_R","esp32p4::mcpwm0::int_ena::TZ2_OST_INT_ENA_R","esp32p4::mcpwm0::int_ena::CAP0_INT_ENA_R","esp32p4::mcpwm0::int_ena::CAP1_INT_ENA_R","esp32p4::mcpwm0::int_ena::CAP2_INT_ENA_R","esp32p4::mcpwm0::int_raw::TIMER0_STOP_INT_RAW_R","esp32p4::mcpwm0::int_raw::TIMER1_STOP_INT_RAW_R","esp32p4::mcpwm0::int_raw::TIMER2_STOP_INT_RAW_R","esp32p4::mcpwm0::int_raw::TIMER0_TEZ_INT_RAW_R","esp32p4::mcpwm0::int_raw::TIMER1_TEZ_INT_RAW_R","esp32p4::mcpwm0::int_raw::TIMER2_TEZ_INT_RAW_R","esp32p4::mcpwm0::int_raw::TIMER0_TEP_INT_RAW_R","esp32p4::mcpwm0::int_raw::TIMER1_TEP_INT_RAW_R","esp32p4::mcpwm0::int_raw::TIMER2_TEP_INT_RAW_R","esp32p4::mcpwm0::int_raw::FAULT0_INT_RAW_R","esp32p4::mcpwm0::int_raw::FAULT1_INT_RAW_R","esp32p4::mcpwm0::int_raw::FAULT2_INT_RAW_R","esp32p4::mcpwm0::int_raw::FAULT0_CLR_INT_RAW_R","esp32p4::mcpwm0::int_raw::FAULT1_CLR_INT_RAW_R","esp32p4::mcpwm0::int_raw::FAULT2_CLR_INT_RAW_R","esp32p4::mcpwm0::int_raw::CMPR0_TEA_INT_RAW_R","esp32p4::mcpwm0::int_raw::CMPR1_TEA_INT_RAW_R","esp32p4::mcpwm0::int_raw::CMPR2_TEA_INT_RAW_R","esp32p4::mcpwm0::int_raw::CMPR0_TEB_INT_RAW_R","esp32p4::mcpwm0::int_raw::CMPR1_TEB_INT_RAW_R","esp32p4::mcpwm0::int_raw::CMPR2_TEB_INT_RAW_R","esp32p4::mcpwm0::int_raw::TZ0_CBC_INT_RAW_R","esp32p4::mcpwm0::int_raw::TZ1_CBC_INT_RAW_R","esp32p4::mcpwm0::int_raw::TZ2_CBC_INT_RAW_R","esp32p4::mcpwm0::int_raw::TZ0_OST_INT_RAW_R","esp32p4::mcpwm0::int_raw::TZ1_OST_INT_RAW_R","esp32p4::mcpwm0::int_raw::TZ2_OST_INT_RAW_R","esp32p4::mcpwm0::int_raw::CAP0_INT_RAW_R","esp32p4::mcpwm0::int_raw::CAP1_INT_RAW_R","esp32p4::mcpwm0::int_raw::CAP2_INT_RAW_R","esp32p4::mcpwm0::int_st::TIMER0_STOP_INT_ST_R","esp32p4::mcpwm0::int_st::TIMER1_STOP_INT_ST_R","esp32p4::mcpwm0::int_st::TIMER2_STOP_INT_ST_R","esp32p4::mcpwm0::int_st::TIMER0_TEZ_INT_ST_R","esp32p4::mcpwm0::int_st::TIMER1_TEZ_INT_ST_R","esp32p4::mcpwm0::int_st::TIMER2_TEZ_INT_ST_R","esp32p4::mcpwm0::int_st::TIMER0_TEP_INT_ST_R","esp32p4::mcpwm0::int_st::TIMER1_TEP_INT_ST_R","esp32p4::mcpwm0::int_st::TIMER2_TEP_INT_ST_R","esp32p4::mcpwm0::int_st::FAULT0_INT_ST_R","esp32p4::mcpwm0::int_st::FAULT1_INT_ST_R","esp32p4::mcpwm0::int_st::FAULT2_INT_ST_R","esp32p4::mcpwm0::int_st::FAULT0_CLR_INT_ST_R","esp32p4::mcpwm0::int_st::FAULT1_CLR_INT_ST_R","esp32p4::mcpwm0::int_st::FAULT2_CLR_INT_ST_R","esp32p4::mcpwm0::int_st::CMPR0_TEA_INT_ST_R","esp32p4::mcpwm0::int_st::CMPR1_TEA_INT_ST_R","esp32p4::mcpwm0::int_st::CMPR2_TEA_INT_ST_R","esp32p4::mcpwm0::int_st::CMPR0_TEB_INT_ST_R","esp32p4::mcpwm0::int_st::CMPR1_TEB_INT_ST_R","esp32p4::mcpwm0::int_st::CMPR2_TEB_INT_ST_R","esp32p4::mcpwm0::int_st::TZ0_CBC_INT_ST_R","esp32p4::mcpwm0::int_st::TZ1_CBC_INT_ST_R","esp32p4::mcpwm0::int_st::TZ2_CBC_INT_ST_R","esp32p4::mcpwm0::int_st::TZ0_OST_INT_ST_R","esp32p4::mcpwm0::int_st::TZ1_OST_INT_ST_R","esp32p4::mcpwm0::int_st::TZ2_OST_INT_ST_R","esp32p4::mcpwm0::int_st::CAP0_INT_ST_R","esp32p4::mcpwm0::int_st::CAP1_INT_ST_R","esp32p4::mcpwm0::int_st::CAP2_INT_ST_R","esp32p4::mcpwm0::evt_en::EVT_TIMER0_STOP_EN_R","esp32p4::mcpwm0::evt_en::EVT_TIMER1_STOP_EN_R","esp32p4::mcpwm0::evt_en::EVT_TIMER2_STOP_EN_R","esp32p4::mcpwm0::evt_en::EVT_TIMER0_TEZ_EN_R","esp32p4::mcpwm0::evt_en::EVT_TIMER1_TEZ_EN_R","esp32p4::mcpwm0::evt_en::EVT_TIMER2_TEZ_EN_R","esp32p4::mcpwm0::evt_en::EVT_TIMER0_TEP_EN_R","esp32p4::mcpwm0::evt_en::EVT_TIMER1_TEP_EN_R","esp32p4::mcpwm0::evt_en::EVT_TIMER2_TEP_EN_R","esp32p4::mcpwm0::evt_en::EVT_OP0_TEA_EN_R","esp32p4::mcpwm0::evt_en::EVT_OP1_TEA_EN_R","esp32p4::mcpwm0::evt_en::EVT_OP2_TEA_EN_R","esp32p4::mcpwm0::evt_en::EVT_OP0_TEB_EN_R","esp32p4::mcpwm0::evt_en::EVT_OP1_TEB_EN_R","esp32p4::mcpwm0::evt_en::EVT_OP2_TEB_EN_R","esp32p4::mcpwm0::evt_en::EVT_F0_EN_R","esp32p4::mcpwm0::evt_en::EVT_F1_EN_R","esp32p4::mcpwm0::evt_en::EVT_F2_EN_R","esp32p4::mcpwm0::evt_en::EVT_F0_CLR_EN_R","esp32p4::mcpwm0::evt_en::EVT_F1_CLR_EN_R","esp32p4::mcpwm0::evt_en::EVT_F2_CLR_EN_R","esp32p4::mcpwm0::evt_en::EVT_TZ0_CBC_EN_R","esp32p4::mcpwm0::evt_en::EVT_TZ1_CBC_EN_R","esp32p4::mcpwm0::evt_en::EVT_TZ2_CBC_EN_R","esp32p4::mcpwm0::evt_en::EVT_TZ0_OST_EN_R","esp32p4::mcpwm0::evt_en::EVT_TZ1_OST_EN_R","esp32p4::mcpwm0::evt_en::EVT_TZ2_OST_EN_R","esp32p4::mcpwm0::evt_en::EVT_CAP0_EN_R","esp32p4::mcpwm0::evt_en::EVT_CAP1_EN_R","esp32p4::mcpwm0::evt_en::EVT_CAP2_EN_R","esp32p4::mcpwm0::task_en::TASK_CMPR0_A_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_CMPR1_A_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_CMPR2_A_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_CMPR0_B_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_CMPR1_B_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_CMPR2_B_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_GEN_STOP_EN_R","esp32p4::mcpwm0::task_en::TASK_TIMER0_SYNC_EN_R","esp32p4::mcpwm0::task_en::TASK_TIMER1_SYNC_EN_R","esp32p4::mcpwm0::task_en::TASK_TIMER2_SYNC_EN_R","esp32p4::mcpwm0::task_en::TASK_TIMER0_PERIOD_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_TIMER1_PERIOD_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_TIMER2_PERIOD_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_TZ0_OST_EN_R","esp32p4::mcpwm0::task_en::TASK_TZ1_OST_EN_R","esp32p4::mcpwm0::task_en::TASK_TZ2_OST_EN_R","esp32p4::mcpwm0::task_en::TASK_CLR0_OST_EN_R","esp32p4::mcpwm0::task_en::TASK_CLR1_OST_EN_R","esp32p4::mcpwm0::task_en::TASK_CLR2_OST_EN_R","esp32p4::mcpwm0::task_en::TASK_CAP0_EN_R","esp32p4::mcpwm0::task_en::TASK_CAP1_EN_R","esp32p4::mcpwm0::task_en::TASK_CAP2_EN_R","esp32p4::mcpwm0::evt_en2::EVT_OP0_TEE1_EN_R","esp32p4::mcpwm0::evt_en2::EVT_OP1_TEE1_EN_R","esp32p4::mcpwm0::evt_en2::EVT_OP2_TEE1_EN_R","esp32p4::mcpwm0::evt_en2::EVT_OP0_TEE2_EN_R","esp32p4::mcpwm0::evt_en2::EVT_OP1_TEE2_EN_R","esp32p4::mcpwm0::evt_en2::EVT_OP2_TEE2_EN_R","esp32p4::mcpwm0::clk::EN_R","esp32p4::parl_io::rx_mode_cfg::RX_SW_EN_R","esp32p4::parl_io::rx_mode_cfg::RX_EXT_EN_INV_R","esp32p4::parl_io::rx_data_cfg::RX_DATA_ORDER_INV_R","esp32p4::parl_io::rx_genrl_cfg::RX_GATING_EN_R","esp32p4::parl_io::rx_genrl_cfg::RX_TIMEOUT_EN_R","esp32p4::parl_io::rx_genrl_cfg::RX_EOF_GEN_SEL_R","esp32p4::parl_io::rx_start_cfg::RX_START_R","esp32p4::parl_io::tx_data_cfg::TX_DATA_ORDER_INV_R","esp32p4::parl_io::tx_start_cfg::TX_START_R","esp32p4::parl_io::tx_genrl_cfg::TX_EOF_GEN_SEL_R","esp32p4::parl_io::tx_genrl_cfg::TX_GATING_EN_R","esp32p4::parl_io::tx_genrl_cfg::TX_VALID_OUTPUT_EN_R","esp32p4::parl_io::fifo_cfg::TX_FIFO_SRST_R","esp32p4::parl_io::fifo_cfg::RX_FIFO_SRST_R","esp32p4::parl_io::st::TX_READY_R","esp32p4::parl_io::int_ena::TX_FIFO_REMPTY_INT_ENA_R","esp32p4::parl_io::int_ena::RX_FIFO_WOVF_INT_ENA_R","esp32p4::parl_io::int_ena::TX_EOF_INT_ENA_R","esp32p4::parl_io::int_raw::TX_FIFO_REMPTY_INT_RAW_R","esp32p4::parl_io::int_raw::RX_FIFO_WOVF_INT_RAW_R","esp32p4::parl_io::int_raw::TX_EOF_INT_RAW_R","esp32p4::parl_io::int_st::TX_FIFO_REMPTY_INT_ST_R","esp32p4::parl_io::int_st::RX_FIFO_WOVF_INT_ST_R","esp32p4::parl_io::int_st::TX_EOF_INT_ST_R","esp32p4::parl_io::rx_clk_cfg::RX_CLK_I_INV_R","esp32p4::parl_io::rx_clk_cfg::RX_CLK_O_INV_R","esp32p4::parl_io::tx_clk_cfg::TX_CLK_I_INV_R","esp32p4::parl_io::tx_clk_cfg::TX_CLK_O_INV_R","esp32p4::parl_io::clk::EN_R","esp32p4::pau::regdma_conf::TO_MEM_R","esp32p4::pau::regdma_conf::TO_MEM_MAC_R","esp32p4::pau::regdma_conf::SEL_MAC_R","esp32p4::pau::regdma_clk_conf::CLK_EN_R","esp32p4::pau::int_ena::DONE_INT_ENA_R","esp32p4::pau::int_ena::ERROR_INT_ENA_R","esp32p4::pau::int_raw::DONE_INT_RAW_R","esp32p4::pau::int_raw::ERROR_INT_RAW_R","esp32p4::pau::int_st::DONE_INT_ST_R","esp32p4::pau::int_st::ERROR_INT_ST_R","esp32p4::pcnt::u_conf0::FILTER_EN_U_R","esp32p4::pcnt::u_conf0::THR_ZERO_EN_U_R","esp32p4::pcnt::u_conf0::THR_H_LIM_EN_U_R","esp32p4::pcnt::u_conf0::THR_L_LIM_EN_U_R","esp32p4::pcnt::u_conf0::THR_THRES0_EN_U_R","esp32p4::pcnt::u_conf0::THR_THRES1_EN_U_R","esp32p4::pcnt::int_raw::CNT_THR_EVENT_U0_INT_RAW_R","esp32p4::pcnt::int_raw::CNT_THR_EVENT_U1_INT_RAW_R","esp32p4::pcnt::int_raw::CNT_THR_EVENT_U2_INT_RAW_R","esp32p4::pcnt::int_raw::CNT_THR_EVENT_U3_INT_RAW_R","esp32p4::pcnt::int_st::CNT_THR_EVENT_U0_INT_ST_R","esp32p4::pcnt::int_st::CNT_THR_EVENT_U1_INT_ST_R","esp32p4::pcnt::int_st::CNT_THR_EVENT_U2_INT_ST_R","esp32p4::pcnt::int_st::CNT_THR_EVENT_U3_INT_ST_R","esp32p4::pcnt::int_ena::CNT_THR_EVENT_U0_INT_ENA_R","esp32p4::pcnt::int_ena::CNT_THR_EVENT_U1_INT_ENA_R","esp32p4::pcnt::int_ena::CNT_THR_EVENT_U2_INT_ENA_R","esp32p4::pcnt::int_ena::CNT_THR_EVENT_U3_INT_ENA_R","esp32p4::pcnt::u_status::CNT_THR_THRES1_LAT_U_R","esp32p4::pcnt::u_status::CNT_THR_THRES0_LAT_U_R","esp32p4::pcnt::u_status::CNT_THR_L_LIM_LAT_U_R","esp32p4::pcnt::u_status::CNT_THR_H_LIM_LAT_U_R","esp32p4::pcnt::u_status::CNT_THR_ZERO_LAT_U_R","esp32p4::pcnt::ctrl::PULSE_CNT_RST_U0_R","esp32p4::pcnt::ctrl::CNT_PAUSE_U0_R","esp32p4::pcnt::ctrl::PULSE_CNT_RST_U1_R","esp32p4::pcnt::ctrl::CNT_PAUSE_U1_R","esp32p4::pcnt::ctrl::PULSE_CNT_RST_U2_R","esp32p4::pcnt::ctrl::CNT_PAUSE_U2_R","esp32p4::pcnt::ctrl::PULSE_CNT_RST_U3_R","esp32p4::pcnt::ctrl::CNT_PAUSE_U3_R","esp32p4::pcnt::ctrl::DALTA_CHANGE_EN_U0_R","esp32p4::pcnt::ctrl::DALTA_CHANGE_EN_U1_R","esp32p4::pcnt::ctrl::DALTA_CHANGE_EN_U2_R","esp32p4::pcnt::ctrl::DALTA_CHANGE_EN_U3_R","esp32p4::pcnt::ctrl::CLK_EN_R","esp32p4::pmu::hp_active_dig_power::HP_ACTIVE_DCDC_SWITCH_PD_EN_R","esp32p4::pmu::hp_active_dig_power::HP_ACTIVE_HP_MEM_DSLP_R","esp32p4::pmu::hp_active_dig_power::HP_ACTIVE_PD_HP_MEM_PD_EN_R","esp32p4::pmu::hp_active_dig_power::HP_ACTIVE_PD_CNNT_PD_EN_R","esp32p4::pmu::hp_active_dig_power::HP_ACTIVE_PD_TOP_PD_EN_R","esp32p4::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_HP_POWER_DET_BYPASS_R","esp32p4::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_UART_WAKEUP_EN_R","esp32p4::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_LP_PAD_HOLD_ALL_R","esp32p4::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_HP_PAD_HOLD_ALL_R","esp32p4::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_DIG_PAD_SLP_SEL_R","esp32p4::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_DIG_PAUSE_WDT_R","esp32p4::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_DIG_CPU_STALL_R","esp32p4::pmu::hp_active_hp_ck_power::HP_ACTIVE_I2C_ISO_EN_R","esp32p4::pmu::hp_active_hp_ck_power::HP_ACTIVE_I2C_RETENTION_R","esp32p4::pmu::hp_active_bias::HP_ACTIVE_XPD_BIAS_R","esp32p4::pmu::hp_active_bias::HP_ACTIVE_PD_CUR_R","esp32p4::pmu::hp_active_bias::SLEEP_R","esp32p4::pmu::hp_active_backup::HP_ACTIVE_RETENTION_MODE_R","esp32p4::pmu::hp_active_backup::HP_SLEEP2ACTIVE_RETENTION_EN_R","esp32p4::pmu::hp_active_backup::HP_MODEM2ACTIVE_RETENTION_EN_R","esp32p4::pmu::hp_active_backup::HP_SLEEP2ACTIVE_BACKUP_EN_R","esp32p4::pmu::hp_active_backup::HP_MODEM2ACTIVE_BACKUP_EN_R","esp32p4::pmu::hp_active_sysclk::HP_ACTIVE_DIG_SYS_CLK_NO_DIV_R","esp32p4::pmu::hp_active_sysclk::HP_ACTIVE_ICG_SYS_CLOCK_EN_R","esp32p4::pmu::hp_active_sysclk::HP_ACTIVE_SYS_CLK_SLP_SEL_R","esp32p4::pmu::hp_active_sysclk::HP_ACTIVE_ICG_SLP_SEL_R","esp32p4::pmu::hp_active_hp_regulator0::DIG_REGULATOR0_DBIAS_SEL_R","esp32p4::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_SLP_MEM_XPD_R","esp32p4::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_XPD_R","esp32p4::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_XPD_R","esp32p4::pmu::hp_active_xtal::HP_ACTIVE_XPD_XTAL_R","esp32p4::pmu::hp_modem_dig_power::HP_MODEM_DCDC_SWITCH_PD_EN_R","esp32p4::pmu::hp_sleep_dig_power::HP_SLEEP_DCDC_SWITCH_PD_EN_R","esp32p4::pmu::hp_sleep_dig_power::HP_SLEEP_HP_MEM_DSLP_R","esp32p4::pmu::hp_sleep_dig_power::HP_SLEEP_PD_HP_MEM_PD_EN_R","esp32p4::pmu::hp_sleep_dig_power::HP_SLEEP_PD_CNNT_PD_EN_R","esp32p4::pmu::hp_sleep_dig_power::HP_SLEEP_PD_TOP_PD_EN_R","esp32p4::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_HP_POWER_DET_BYPASS_R","esp32p4::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_UART_WAKEUP_EN_R","esp32p4::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_LP_PAD_HOLD_ALL_R","esp32p4::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_HP_PAD_HOLD_ALL_R","esp32p4::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_DIG_PAD_SLP_SEL_R","esp32p4::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_DIG_PAUSE_WDT_R","esp32p4::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_DIG_CPU_STALL_R","esp32p4::pmu::hp_sleep_hp_ck_power::HP_SLEEP_I2C_ISO_EN_R","esp32p4::pmu::hp_sleep_hp_ck_power::HP_SLEEP_I2C_RETENTION_R","esp32p4::pmu::hp_sleep_bias::HP_SLEEP_XPD_BIAS_R","esp32p4::pmu::hp_sleep_bias::HP_SLEEP_PD_CUR_R","esp32p4::pmu::hp_sleep_bias::SLEEP_R","esp32p4::pmu::hp_sleep_backup::HP_SLEEP_RETENTION_MODE_R","esp32p4::pmu::hp_sleep_backup::HP_MODEM2SLEEP_RETENTION_EN_R","esp32p4::pmu::hp_sleep_backup::HP_ACTIVE2SLEEP_RETENTION_EN_R","esp32p4::pmu::hp_sleep_backup::HP_MODEM2SLEEP_BACKUP_EN_R","esp32p4::pmu::hp_sleep_backup::HP_ACTIVE2SLEEP_BACKUP_EN_R","esp32p4::pmu::hp_sleep_sysclk::HP_SLEEP_DIG_SYS_CLK_NO_DIV_R","esp32p4::pmu::hp_sleep_sysclk::HP_SLEEP_ICG_SYS_CLOCK_EN_R","esp32p4::pmu::hp_sleep_sysclk::HP_SLEEP_SYS_CLK_SLP_SEL_R","esp32p4::pmu::hp_sleep_sysclk::HP_SLEEP_ICG_SLP_SEL_R","esp32p4::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_SLP_MEM_XPD_R","esp32p4::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_SLP_LOGIC_XPD_R","esp32p4::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_XPD_R","esp32p4::pmu::hp_sleep_xtal::HP_SLEEP_XPD_XTAL_R","esp32p4::pmu::hp_sleep_lp_regulator0::HP_SLEEP_LP_REGULATOR_SLP_XPD_R","esp32p4::pmu::hp_sleep_lp_regulator0::HP_SLEEP_LP_REGULATOR_XPD_R","esp32p4::pmu::hp_sleep_lp_dig_power::HP_SLEEP_LP_PAD_SLP_SEL_R","esp32p4::pmu::hp_sleep_lp_dig_power::HP_SLEEP_BOD_SOURCE_SEL_R","esp32p4::pmu::hp_sleep_lp_dig_power::HP_SLEEP_LP_MEM_DSLP_R","esp32p4::pmu::hp_sleep_lp_dig_power::HP_SLEEP_PD_LP_PERI_PD_EN_R","esp32p4::pmu::hp_sleep_lp_ck_power::HP_SLEEP_XPD_LPPLL_R","esp32p4::pmu::hp_sleep_lp_ck_power::HP_SLEEP_XPD_XTAL32K_R","esp32p4::pmu::hp_sleep_lp_ck_power::HP_SLEEP_XPD_RC32K_R","esp32p4::pmu::hp_sleep_lp_ck_power::HP_SLEEP_XPD_FOSC_CLK_R","esp32p4::pmu::hp_sleep_lp_ck_power::HP_SLEEP_PD_OSC_CLK_R","esp32p4::pmu::lp_sleep_lp_regulator0::LP_SLEEP_LP_REGULATOR_SLP_XPD_R","esp32p4::pmu::lp_sleep_lp_regulator0::LP_SLEEP_LP_REGULATOR_XPD_R","esp32p4::pmu::lp_sleep_xtal::LP_SLEEP_XPD_XTAL_R","esp32p4::pmu::lp_sleep_lp_dig_power::LP_SLEEP_LP_PAD_SLP_SEL_R","esp32p4::pmu::lp_sleep_lp_dig_power::LP_SLEEP_BOD_SOURCE_SEL_R","esp32p4::pmu::lp_sleep_lp_dig_power::LP_SLEEP_LP_MEM_DSLP_R","esp32p4::pmu::lp_sleep_lp_dig_power::LP_SLEEP_PD_LP_PERI_PD_EN_R","esp32p4::pmu::lp_sleep_lp_ck_power::LP_SLEEP_XPD_LPPLL_R","esp32p4::pmu::lp_sleep_lp_ck_power::LP_SLEEP_XPD_XTAL32K_R","esp32p4::pmu::lp_sleep_lp_ck_power::LP_SLEEP_XPD_RC32K_R","esp32p4::pmu::lp_sleep_lp_ck_power::LP_SLEEP_XPD_FOSC_CLK_R","esp32p4::pmu::lp_sleep_lp_ck_power::LP_SLEEP_PD_OSC_CLK_R","esp32p4::pmu::lp_sleep_bias::LP_SLEEP_XPD_BIAS_R","esp32p4::pmu::lp_sleep_bias::LP_SLEEP_PD_CUR_R","esp32p4::pmu::lp_sleep_bias::SLEEP_R","esp32p4::pmu::imm_hp_ck_power::TIE_LOW_CALI_XTAL_ICG_R","esp32p4::pmu::imm_hp_ck_power::TIE_HIGH_CALI_XTAL_ICG_R","esp32p4::pmu::imm_pad_hold_all::PAD_SLP_SEL_R","esp32p4::pmu::imm_pad_hold_all::LP_PAD_HOLD_ALL_R","esp32p4::pmu::imm_pad_hold_all::HP_PAD_HOLD_ALL_R","esp32p4::pmu::power_pd_top_cntl::FORCE_TOP_RESET_R","esp32p4::pmu::power_pd_top_cntl::FORCE_TOP_ISO_R","esp32p4::pmu::power_pd_top_cntl::FORCE_TOP_PU_R","esp32p4::pmu::power_pd_top_cntl::FORCE_TOP_NO_RESET_R","esp32p4::pmu::power_pd_top_cntl::FORCE_TOP_NO_ISO_R","esp32p4::pmu::power_pd_top_cntl::FORCE_TOP_PD_R","esp32p4::pmu::power_pd_cnnt_cntl::FORCE_CNNT_RESET_R","esp32p4::pmu::power_pd_cnnt_cntl::FORCE_CNNT_ISO_R","esp32p4::pmu::power_pd_cnnt_cntl::FORCE_CNNT_PU_R","esp32p4::pmu::power_pd_cnnt_cntl::FORCE_CNNT_NO_RESET_R","esp32p4::pmu::power_pd_cnnt_cntl::FORCE_CNNT_NO_ISO_R","esp32p4::pmu::power_pd_cnnt_cntl::FORCE_CNNT_PD_R","esp32p4::pmu::power_pd_hpmem_cntl::FORCE_HP_MEM_RESET_R","esp32p4::pmu::power_pd_hpmem_cntl::FORCE_HP_MEM_ISO_R","esp32p4::pmu::power_pd_hpmem_cntl::FORCE_HP_MEM_PU_R","esp32p4::pmu::power_pd_hpmem_cntl::FORCE_HP_MEM_NO_RESET_R","esp32p4::pmu::power_pd_hpmem_cntl::FORCE_HP_MEM_NO_ISO_R","esp32p4::pmu::power_pd_hpmem_cntl::FORCE_HP_MEM_PD_R","esp32p4::pmu::power_dcdc_switch::FORCE_DCDC_SWITCH_PU_R","esp32p4::pmu::power_dcdc_switch::FORCE_DCDC_SWITCH_PD_R","esp32p4::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_RESET_R","esp32p4::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_ISO_R","esp32p4::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_PU_R","esp32p4::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_NO_RESET_R","esp32p4::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_NO_ISO_R","esp32p4::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_PD_R","esp32p4::pmu::power_hp_pad::FORCE_HP_PAD_NO_ISO_ALL_R","esp32p4::pmu::power_hp_pad::FORCE_HP_PAD_ISO_ALL_R","esp32p4::pmu::slp_wakeup_cntl1::SLP_REJECT_EN_R","esp32p4::pmu::slp_wakeup_cntl8::LP_LITE_WAKEUP_ENA_R","esp32p4::pmu::slp_wakeup_status2::LP_LITE_WAKEUP_CAUSE_R","esp32p4::pmu::por_status::POR_DONE_R","esp32p4::pmu::rf_pwc::MSPI_PHY_XPD_R","esp32p4::pmu::rf_pwc::SDIO_PLL_XPD_R","esp32p4::pmu::rf_pwc::PERIF_I2C_RSTB_R","esp32p4::pmu::rf_pwc::XPD_PERIF_I2C_R","esp32p4::pmu::rf_pwc::XPD_TXRF_I2C_R","esp32p4::pmu::rf_pwc::XPD_RFRX_PBUS_R","esp32p4::pmu::rf_pwc::XPD_CKGEN_I2C_R","esp32p4::pmu::backup_cfg::BACKUP_SYS_CLK_NO_DIV_R","esp32p4::pmu::int_raw::_0P1A_CNT_TARGET0_REACH_0_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P1A_CNT_TARGET1_REACH_0_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P1A_CNT_TARGET0_REACH_1_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P1A_CNT_TARGET1_REACH_1_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P2A_CNT_TARGET0_REACH_0_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P2A_CNT_TARGET1_REACH_0_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P2A_CNT_TARGET0_REACH_1_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P2A_CNT_TARGET1_REACH_1_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P3A_CNT_TARGET0_REACH_0_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P3A_CNT_TARGET1_REACH_0_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P3A_CNT_TARGET0_REACH_1_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P3A_CNT_TARGET1_REACH_1_HP_INT_RAW_R","esp32p4::pmu::int_raw::LP_CPU_EXC_INT_RAW_R","esp32p4::pmu::int_raw::SDIO_IDLE_INT_RAW_R","esp32p4::pmu::int_raw::SW_INT_RAW_R","esp32p4::pmu::int_raw::SOC_SLEEP_REJECT_INT_RAW_R","esp32p4::pmu::int_raw::SOC_WAKEUP_INT_RAW_R","esp32p4::pmu::hp_int_st::_0P1A_CNT_TARGET0_REACH_0_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P1A_CNT_TARGET1_REACH_0_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P1A_CNT_TARGET0_REACH_1_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P1A_CNT_TARGET1_REACH_1_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P2A_CNT_TARGET0_REACH_0_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P2A_CNT_TARGET1_REACH_0_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P2A_CNT_TARGET0_REACH_1_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P2A_CNT_TARGET1_REACH_1_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P3A_CNT_TARGET0_REACH_0_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P3A_CNT_TARGET1_REACH_0_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P3A_CNT_TARGET0_REACH_1_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P3A_CNT_TARGET1_REACH_1_HP_INT_ST_R","esp32p4::pmu::hp_int_st::LP_CPU_EXC_INT_ST_R","esp32p4::pmu::hp_int_st::SDIO_IDLE_INT_ST_R","esp32p4::pmu::hp_int_st::SW_INT_ST_R","esp32p4::pmu::hp_int_st::SOC_SLEEP_REJECT_INT_ST_R","esp32p4::pmu::hp_int_st::SOC_WAKEUP_INT_ST_R","esp32p4::pmu::hp_int_ena::_0P1A_CNT_TARGET0_REACH_0_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P1A_CNT_TARGET1_REACH_0_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P1A_CNT_TARGET0_REACH_1_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P1A_CNT_TARGET1_REACH_1_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P2A_CNT_TARGET0_REACH_0_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P2A_CNT_TARGET1_REACH_0_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P2A_CNT_TARGET0_REACH_1_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P2A_CNT_TARGET1_REACH_1_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P3A_CNT_TARGET0_REACH_0_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P3A_CNT_TARGET1_REACH_0_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P3A_CNT_TARGET0_REACH_1_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P3A_CNT_TARGET1_REACH_1_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::LP_CPU_EXC_INT_ENA_R","esp32p4::pmu::hp_int_ena::SDIO_IDLE_INT_ENA_R","esp32p4::pmu::hp_int_ena::SW_INT_ENA_R","esp32p4::pmu::hp_int_ena::SOC_SLEEP_REJECT_INT_ENA_R","esp32p4::pmu::hp_int_ena::SOC_WAKEUP_INT_ENA_R","esp32p4::pmu::lp_int_raw::LP_CPU_SLEEP_REJECT_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P1A_CNT_TARGET0_REACH_0_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P1A_CNT_TARGET1_REACH_0_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P1A_CNT_TARGET0_REACH_1_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P1A_CNT_TARGET1_REACH_1_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P2A_CNT_TARGET0_REACH_0_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P2A_CNT_TARGET1_REACH_0_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P2A_CNT_TARGET0_REACH_1_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P2A_CNT_TARGET1_REACH_1_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P3A_CNT_TARGET0_REACH_0_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P3A_CNT_TARGET1_REACH_0_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P3A_CNT_TARGET0_REACH_1_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P3A_CNT_TARGET1_REACH_1_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::LP_CPU_WAKEUP_INT_RAW_R","esp32p4::pmu::lp_int_raw::SLEEP_SWITCH_ACTIVE_END_INT_RAW_R","esp32p4::pmu::lp_int_raw::ACTIVE_SWITCH_SLEEP_END_INT_RAW_R","esp32p4::pmu::lp_int_raw::SLEEP_SWITCH_ACTIVE_START_INT_RAW_R","esp32p4::pmu::lp_int_raw::ACTIVE_SWITCH_SLEEP_START_INT_RAW_R","esp32p4::pmu::lp_int_raw::HP_SW_TRIGGER_INT_RAW_R","esp32p4::pmu::lp_int_st::LP_CPU_SLEEP_REJECT_INT_ST_R","esp32p4::pmu::lp_int_st::_0P1A_CNT_TARGET0_REACH_0_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P1A_CNT_TARGET1_REACH_0_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P1A_CNT_TARGET0_REACH_1_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P1A_CNT_TARGET1_REACH_1_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P2A_CNT_TARGET0_REACH_0_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P2A_CNT_TARGET1_REACH_0_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P2A_CNT_TARGET0_REACH_1_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P2A_CNT_TARGET1_REACH_1_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P3A_CNT_TARGET0_REACH_0_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P3A_CNT_TARGET1_REACH_0_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P3A_CNT_TARGET0_REACH_1_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P3A_CNT_TARGET1_REACH_1_LP_INT_ST_R","esp32p4::pmu::lp_int_st::LP_CPU_WAKEUP_INT_ST_R","esp32p4::pmu::lp_int_st::SLEEP_SWITCH_ACTIVE_END_INT_ST_R","esp32p4::pmu::lp_int_st::ACTIVE_SWITCH_SLEEP_END_INT_ST_R","esp32p4::pmu::lp_int_st::SLEEP_SWITCH_ACTIVE_START_INT_ST_R","esp32p4::pmu::lp_int_st::ACTIVE_SWITCH_SLEEP_START_INT_ST_R","esp32p4::pmu::lp_int_st::HP_SW_TRIGGER_INT_ST_R","esp32p4::pmu::lp_int_ena::LP_CPU_SLEEP_REJECT_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P1A_CNT_TARGET0_REACH_0_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P1A_CNT_TARGET1_REACH_0_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P1A_CNT_TARGET0_REACH_1_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P1A_CNT_TARGET1_REACH_1_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P2A_CNT_TARGET0_REACH_0_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P2A_CNT_TARGET1_REACH_0_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P2A_CNT_TARGET0_REACH_1_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P2A_CNT_TARGET1_REACH_1_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P3A_CNT_TARGET0_REACH_0_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P3A_CNT_TARGET1_REACH_0_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P3A_CNT_TARGET0_REACH_1_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P3A_CNT_TARGET1_REACH_1_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::LP_CPU_WAKEUP_INT_ENA_R","esp32p4::pmu::lp_int_ena::SLEEP_SWITCH_ACTIVE_END_INT_ENA_R","esp32p4::pmu::lp_int_ena::ACTIVE_SWITCH_SLEEP_END_INT_ENA_R","esp32p4::pmu::lp_int_ena::SLEEP_SWITCH_ACTIVE_START_INT_ENA_R","esp32p4::pmu::lp_int_ena::ACTIVE_SWITCH_SLEEP_START_INT_ENA_R","esp32p4::pmu::lp_int_ena::HP_SW_TRIGGER_INT_ENA_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_WAITI_RDY_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_STALL_RDY_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_FORCE_STALL_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_SLP_WAITI_FLAG_EN_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_SLP_STALL_FLAG_EN_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_SLP_STALL_EN_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_SLP_RESET_EN_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_SLP_BYPASS_INTR_EN_R","esp32p4::pmu::hp_regulator_cfg::DIG_REGULATOR_EN_CAL_R","esp32p4::pmu::main_state::ENABLE_CALI_PMU_CNTL_R","esp32p4::pmu::clk_state0::STABLE_XPD_XTAL_STATE_R","esp32p4::pmu::clk_state0::PMU_SYS_CLK_SLP_SEL_STATE_R","esp32p4::pmu::clk_state0::PMU_SYS_CLK_NO_DIV_STATE_R","esp32p4::pmu::clk_state0::PMU_ICG_SYS_CLK_EN_STATE_R","esp32p4::pmu::clk_state0::PMU_ICG_MODEM_SWITCH_STATE_R","esp32p4::pmu::clk_state0::PMU_ICG_SLP_SEL_STATE_R","esp32p4::pmu::clk_state0::PMU_ICG_GLOBAL_XTAL_STATE_R","esp32p4::pmu::clk_state0::PMU_ANA_I2C_ISO_EN_STATE_R","esp32p4::pmu::clk_state0::PMU_ANA_I2C_RETENTION_STATE_R","esp32p4::pmu::clk_state0::PMU_ANA_XPD_XTAL_STATE_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_FORCE_TIEH_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_XPD_0_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_TIEH_POS_EN_0_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_TIEH_NEG_EN_0_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_TIEH_0_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_LDO_CNT_PRESCALER_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p1a_ana::ANA_0P1A_EN_VDET_0_R","esp32p4::pmu::ext_ldo_p0_0p1a_ana::ANA_0P1A_EN_CUR_LIM_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_FORCE_TIEH_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_XPD_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_TIEH_POS_EN_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_TIEH_NEG_EN_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_TIEH_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_LDO_CNT_PRESCALER_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p2a_ana::ANA_0P2A_EN_VDET_0_R","esp32p4::pmu::ext_ldo_p0_0p2a_ana::ANA_0P2A_EN_CUR_LIM_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_FORCE_TIEH_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_XPD_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_TIEH_POS_EN_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_TIEH_NEG_EN_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_TIEH_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_LDO_CNT_PRESCALER_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p3a_ana::ANA_0P3A_EN_VDET_0_R","esp32p4::pmu::ext_ldo_p0_0p3a_ana::ANA_0P3A_EN_CUR_LIM_0_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_FORCE_TIEH_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_XPD_1_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_TIEH_POS_EN_1_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_TIEH_NEG_EN_1_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_TIEH_1_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_LDO_CNT_PRESCALER_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p1a_ana::ANA_0P1A_EN_VDET_1_R","esp32p4::pmu::ext_ldo_p1_0p1a_ana::ANA_0P1A_EN_CUR_LIM_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_FORCE_TIEH_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_XPD_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_TIEH_POS_EN_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_TIEH_NEG_EN_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_TIEH_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_LDO_CNT_PRESCALER_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p2a_ana::ANA_0P2A_EN_VDET_1_R","esp32p4::pmu::ext_ldo_p1_0p2a_ana::ANA_0P2A_EN_CUR_LIM_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_FORCE_TIEH_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_XPD_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_TIEH_POS_EN_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_TIEH_NEG_EN_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_TIEH_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_LDO_CNT_PRESCALER_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p3a_ana::ANA_0P3A_EN_VDET_1_R","esp32p4::pmu::ext_ldo_p1_0p3a_ana::ANA_0P3A_EN_CUR_LIM_1_R","esp32p4::pmu::ext_wakeup_cntl::EXT_WAKEUP_STATUS_CLR_R","esp32p4::pmu::ext_wakeup_cntl::EXT_WAKEUP_FILTER_R","esp32p4::pmu::dcm_ctrl::DCDC_DONE_FORCE_R","esp32p4::pmu::dcm_ctrl::DCDC_ON_FORCE_PU_R","esp32p4::pmu::dcm_ctrl::DCDC_ON_FORCE_PD_R","esp32p4::pmu::dcm_ctrl::DCDC_FB_RES_FORCE_PU_R","esp32p4::pmu::dcm_ctrl::DCDC_FB_RES_FORCE_PD_R","esp32p4::pmu::dcm_ctrl::DCDC_LS_FORCE_PU_R","esp32p4::pmu::dcm_ctrl::DCDC_LS_FORCE_PD_R","esp32p4::pmu::dcm_ctrl::DCDC_DS_FORCE_PU_R","esp32p4::pmu::dcm_ctrl::DCDC_DS_FORCE_PD_R","esp32p4::pmu::dcm_ctrl::DCDC_EN_AMUX_TEST_R","esp32p4::pmu::touch_pwr_cntl::TOUCH_FORCE_DONE_R","esp32p4::pmu::touch_pwr_cntl::TOUCH_SLEEP_TIMER_EN_R","esp32p4::pmu::rdn_eco::PMU_RDN_ECO_RESULT_R","esp32p4::pmu::rdn_eco::PMU_RDN_ECO_EN_R","esp32p4::pmu::date::CLK_EN_R","esp32p4::ppa::clut_conf::APB_FIFO_MASK_R","esp32p4::ppa::clut_conf::BLEND0_CLUT_MEM_RST_R","esp32p4::ppa::clut_conf::BLEND1_CLUT_MEM_RST_R","esp32p4::ppa::clut_conf::BLEND0_CLUT_MEM_RDADDR_RST_R","esp32p4::ppa::clut_conf::BLEND1_CLUT_MEM_RDADDR_RST_R","esp32p4::ppa::clut_conf::BLEND0_CLUT_MEM_FORCE_PD_R","esp32p4::ppa::clut_conf::BLEND0_CLUT_MEM_FORCE_PU_R","esp32p4::ppa::clut_conf::BLEND0_CLUT_MEM_CLK_ENA_R","esp32p4::ppa::int_raw::SR_EOF_INT_RAW_R","esp32p4::ppa::int_raw::BLEND_EOF_INT_RAW_R","esp32p4::ppa::int_raw::SR_PARAM_CFG_ERR_INT_RAW_R","esp32p4::ppa::int_st::SR_EOF_INT_ST_R","esp32p4::ppa::int_st::BLEND_EOF_INT_ST_R","esp32p4::ppa::int_st::SR_PARAM_CFG_ERR_INT_ST_R","esp32p4::ppa::int_ena::SR_EOF_INT_ENA_R","esp32p4::ppa::int_ena::BLEND_EOF_INT_ENA_R","esp32p4::ppa::int_ena::SR_PARAM_CFG_ERR_INT_ENA_R","esp32p4::ppa::sr_color_mode::YUV_RX_RANGE_R","esp32p4::ppa::sr_color_mode::YUV_TX_RANGE_R","esp32p4::ppa::sr_color_mode::YUV2RGB_PROTOCAL_R","esp32p4::ppa::sr_color_mode::RGB2YUV_PROTOCAL_R","esp32p4::ppa::sr_byte_order::SR_RX_BYTE_SWAP_EN_R","esp32p4::ppa::sr_byte_order::SR_RX_RGB_SWAP_EN_R","esp32p4::ppa::sr_byte_order::SR_MACRO_BK_RO_BYPASS_R","esp32p4::ppa::blend_byte_order::BLEND0_RX_BYTE_SWAP_EN_R","esp32p4::ppa::blend_byte_order::BLEND1_RX_BYTE_SWAP_EN_R","esp32p4::ppa::blend_byte_order::BLEND0_RX_RGB_SWAP_EN_R","esp32p4::ppa::blend_byte_order::BLEND1_RX_RGB_SWAP_EN_R","esp32p4::ppa::blend_trans_mode::BLEND_EN_R","esp32p4::ppa::blend_trans_mode::BLEND_BYPASS_R","esp32p4::ppa::blend_trans_mode::BLEND_FIX_PIXEL_FILL_EN_R","esp32p4::ppa::blend_trans_mode::BLEND_RST_R","esp32p4::ppa::sr_fix_alpha::SR_RX_ALPHA_INV_R","esp32p4::ppa::blend_fix_alpha::BLEND0_RX_ALPHA_INV_R","esp32p4::ppa::blend_fix_alpha::BLEND1_RX_ALPHA_INV_R","esp32p4::ppa::ck_default::COLORKEY_FG_BG_REVERSE_R","esp32p4::ppa::sr_scal_rotate::SCAL_ROTATE_RST_R","esp32p4::ppa::sr_scal_rotate::SR_MIRROR_X_R","esp32p4::ppa::sr_scal_rotate::SR_MIRROR_Y_R","esp32p4::ppa::sr_mem_pd::SR_MEM_CLK_ENA_R","esp32p4::ppa::sr_mem_pd::SR_MEM_FORCE_PD_R","esp32p4::ppa::sr_mem_pd::SR_MEM_FORCE_PU_R","esp32p4::ppa::reg_conf::CLK_EN_R","esp32p4::ppa::blend_st::BLEND_SIZE_DIFF_ST_R","esp32p4::ppa::sr_param_err_st::TX_DSCR_VB_ERR_ST_R","esp32p4::ppa::sr_param_err_st::TX_DSCR_HB_ERR_ST_R","esp32p4::ppa::sr_param_err_st::Y_RX_SCAL_EQUAL_0_ERR_ST_R","esp32p4::ppa::sr_param_err_st::RX_DSCR_VB_ERR_ST_R","esp32p4::ppa::sr_param_err_st::YDST_LEN_TOO_SAMLL_ERR_ST_R","esp32p4::ppa::sr_param_err_st::YDST_LEN_TOO_LARGE_ERR_ST_R","esp32p4::ppa::sr_param_err_st::X_RX_SCAL_EQUAL_0_ERR_ST_R","esp32p4::ppa::sr_param_err_st::RX_DSCR_HB_ERR_ST_R","esp32p4::ppa::sr_param_err_st::XDST_LEN_TOO_SAMLL_ERR_ST_R","esp32p4::ppa::sr_param_err_st::XDST_LEN_TOO_LARGE_ERR_ST_R","esp32p4::ppa::sr_param_err_st::X_YUV420_RX_SCALE_ERR_ST_R","esp32p4::ppa::sr_param_err_st::Y_YUV420_RX_SCALE_ERR_ST_R","esp32p4::ppa::sr_param_err_st::X_YUV420_TX_SCALE_ERR_ST_R","esp32p4::ppa::sr_param_err_st::Y_YUV420_TX_SCALE_ERR_ST_R","esp32p4::ppa::eco_cell_ctrl::RDN_RESULT_R","esp32p4::ppa::eco_cell_ctrl::RDN_ENA_R","esp32p4::pvt::pmup_drv_cfg::PUMP_EN_R","esp32p4::pvt::pmup_drv_cfg::CLK_EN_R","esp32p4::pvt::clk_cfg::MONITOR_CLK_PVT_EN_R","esp32p4::pvt::clk_cfg::CLK_SEL_R","esp32p4::pvt::dbias_timer::TIMER_EN_R","esp32p4::pvt::comb_pd_site0_unit0_vt0_conf1::MONITOR_EN_VT0_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt0_conf1::TIMING_ERR_VT0_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt0_conf1::MONITOR_EN_VT0_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt0_conf1::TIMING_ERR_VT0_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt0_conf1::MONITOR_EN_VT0_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt0_conf1::TIMING_ERR_VT0_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt0_conf1::MONITOR_EN_VT0_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt0_conf1::TIMING_ERR_VT0_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt1_conf1::MONITOR_EN_VT1_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt1_conf1::TIMING_ERR_VT1_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt1_conf1::MONITOR_EN_VT1_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt1_conf1::TIMING_ERR_VT1_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt1_conf1::MONITOR_EN_VT1_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt1_conf1::TIMING_ERR_VT1_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt1_conf1::MONITOR_EN_VT1_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt1_conf1::TIMING_ERR_VT1_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt2_conf1::MONITOR_EN_VT2_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt2_conf1::TIMING_ERR_VT2_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt2_conf1::MONITOR_EN_VT2_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt2_conf1::TIMING_ERR_VT2_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt2_conf1::MONITOR_EN_VT2_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt2_conf1::TIMING_ERR_VT2_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt2_conf1::MONITOR_EN_VT2_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt2_conf1::TIMING_ERR_VT2_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt0_conf1::MONITOR_EN_VT0_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt0_conf1::TIMING_ERR_VT0_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt0_conf1::MONITOR_EN_VT0_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt0_conf1::TIMING_ERR_VT0_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt0_conf1::MONITOR_EN_VT0_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt0_conf1::TIMING_ERR_VT0_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt0_conf1::MONITOR_EN_VT0_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt0_conf1::TIMING_ERR_VT0_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt1_conf1::MONITOR_EN_VT1_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt1_conf1::TIMING_ERR_VT1_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt1_conf1::MONITOR_EN_VT1_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt1_conf1::TIMING_ERR_VT1_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt1_conf1::MONITOR_EN_VT1_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt1_conf1::TIMING_ERR_VT1_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt1_conf1::MONITOR_EN_VT1_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt1_conf1::TIMING_ERR_VT1_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt2_conf1::MONITOR_EN_VT2_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt2_conf1::TIMING_ERR_VT2_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt2_conf1::MONITOR_EN_VT2_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt2_conf1::TIMING_ERR_VT2_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt2_conf1::MONITOR_EN_VT2_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt2_conf1::TIMING_ERR_VT2_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt2_conf1::MONITOR_EN_VT2_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt2_conf1::TIMING_ERR_VT2_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt0_conf1::MONITOR_EN_VT0_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt0_conf1::TIMING_ERR_VT0_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt0_conf1::MONITOR_EN_VT0_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt0_conf1::TIMING_ERR_VT0_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt0_conf1::MONITOR_EN_VT0_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt0_conf1::TIMING_ERR_VT0_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt0_conf1::MONITOR_EN_VT0_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt0_conf1::TIMING_ERR_VT0_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt1_conf1::MONITOR_EN_VT1_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt1_conf1::TIMING_ERR_VT1_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt1_conf1::MONITOR_EN_VT1_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt1_conf1::TIMING_ERR_VT1_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt1_conf1::MONITOR_EN_VT1_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt1_conf1::TIMING_ERR_VT1_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt1_conf1::MONITOR_EN_VT1_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt1_conf1::TIMING_ERR_VT1_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt2_conf1::MONITOR_EN_VT2_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt2_conf1::TIMING_ERR_VT2_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt2_conf1::MONITOR_EN_VT2_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt2_conf1::TIMING_ERR_VT2_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt2_conf1::MONITOR_EN_VT2_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt2_conf1::TIMING_ERR_VT2_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt2_conf1::MONITOR_EN_VT2_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt2_conf1::TIMING_ERR_VT2_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt0_conf1::MONITOR_EN_VT0_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt0_conf1::TIMING_ERR_VT0_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt0_conf1::MONITOR_EN_VT0_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt0_conf1::TIMING_ERR_VT0_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt0_conf1::MONITOR_EN_VT0_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt0_conf1::TIMING_ERR_VT0_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt0_conf1::MONITOR_EN_VT0_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt0_conf1::TIMING_ERR_VT0_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt1_conf1::MONITOR_EN_VT1_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt1_conf1::TIMING_ERR_VT1_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt1_conf1::MONITOR_EN_VT1_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt1_conf1::TIMING_ERR_VT1_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt1_conf1::MONITOR_EN_VT1_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt1_conf1::TIMING_ERR_VT1_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt1_conf1::MONITOR_EN_VT1_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt1_conf1::TIMING_ERR_VT1_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt2_conf1::MONITOR_EN_VT2_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt2_conf1::TIMING_ERR_VT2_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt2_conf1::MONITOR_EN_VT2_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt2_conf1::TIMING_ERR_VT2_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt2_conf1::MONITOR_EN_VT2_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt2_conf1::TIMING_ERR_VT2_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt2_conf1::MONITOR_EN_VT2_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt2_conf1::TIMING_ERR_VT2_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt0_conf2::DELAY_OVF_VT0_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt0_conf2::DELAY_OVF_VT0_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt0_conf2::DELAY_OVF_VT0_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt0_conf2::DELAY_OVF_VT0_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt1_conf2::DELAY_OVF_VT1_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt1_conf2::DELAY_OVF_VT1_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt1_conf2::DELAY_OVF_VT1_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt1_conf2::DELAY_OVF_VT1_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt2_conf2::DELAY_OVF_VT2_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt2_conf2::DELAY_OVF_VT2_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt2_conf2::DELAY_OVF_VT2_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt2_conf2::DELAY_OVF_VT2_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt0_conf2::DELAY_OVF_VT0_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt0_conf2::DELAY_OVF_VT0_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt0_conf2::DELAY_OVF_VT0_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt0_conf2::DELAY_OVF_VT0_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt1_conf2::DELAY_OVF_VT1_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt1_conf2::DELAY_OVF_VT1_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt1_conf2::DELAY_OVF_VT1_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt1_conf2::DELAY_OVF_VT1_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt2_conf2::DELAY_OVF_VT2_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt2_conf2::DELAY_OVF_VT2_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt2_conf2::DELAY_OVF_VT2_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt2_conf2::DELAY_OVF_VT2_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt0_conf2::DELAY_OVF_VT0_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt0_conf2::DELAY_OVF_VT0_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt0_conf2::DELAY_OVF_VT0_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt0_conf2::DELAY_OVF_VT0_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt1_conf2::DELAY_OVF_VT1_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt1_conf2::DELAY_OVF_VT1_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt1_conf2::DELAY_OVF_VT1_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt1_conf2::DELAY_OVF_VT1_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt2_conf2::DELAY_OVF_VT2_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt2_conf2::DELAY_OVF_VT2_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt2_conf2::DELAY_OVF_VT2_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt2_conf2::DELAY_OVF_VT2_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt0_conf2::DELAY_OVF_VT0_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt0_conf2::DELAY_OVF_VT0_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt0_conf2::DELAY_OVF_VT0_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt0_conf2::DELAY_OVF_VT0_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt1_conf2::DELAY_OVF_VT1_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt1_conf2::DELAY_OVF_VT1_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt1_conf2::DELAY_OVF_VT1_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt1_conf2::DELAY_OVF_VT1_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt2_conf2::DELAY_OVF_VT2_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt2_conf2::DELAY_OVF_VT2_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt2_conf2::DELAY_OVF_VT2_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt2_conf2::DELAY_OVF_VT2_PD_SITE3_UNIT3_R","esp32p4::pvt::value_update::BYPASS_R","esp32p4::rmt::tx_chconf0::TX_CONTI_MODE_CH0_R","esp32p4::rmt::tx_chconf0::MEM_TX_WRAP_EN_CH0_R","esp32p4::rmt::tx_chconf0::IDLE_OUT_LV_CH0_R","esp32p4::rmt::tx_chconf0::IDLE_OUT_EN_CH0_R","esp32p4::rmt::tx_chconf0::TX_STOP_CH0_R","esp32p4::rmt::tx_chconf0::CARRIER_EFF_EN_CH0_R","esp32p4::rmt::tx_chconf0::CARRIER_EN_CH0_R","esp32p4::rmt::tx_chconf0::CARRIER_OUT_LV_CH0_R","esp32p4::rmt::rx_chconf0::CARRIER_EN_CH4_R","esp32p4::rmt::rx_chconf0::CARRIER_OUT_LV_CH4_R","esp32p4::rmt::rx_chconf1::RX_EN_CH4_R","esp32p4::rmt::rx_chconf1::MEM_OWNER_CH4_R","esp32p4::rmt::rx_chconf1::RX_FILTER_EN_CH4_R","esp32p4::rmt::rx_chconf1::MEM_RX_WRAP_EN_CH4_R","esp32p4::rmt::tx_chstatus::MEM_EMPTY_CH0_R","esp32p4::rmt::tx_chstatus::APB_MEM_WR_ERR_CH0_R","esp32p4::rmt::rx_chstatus::MEM_OWNER_ERR_CH4_R","esp32p4::rmt::rx_chstatus::MEM_FULL_CH4_R","esp32p4::rmt::rx_chstatus::APB_MEM_RD_ERR_CH4_R","esp32p4::rmt::int_raw::CH0_TX_END_INT_RAW_R","esp32p4::rmt::int_raw::CH1_TX_END_INT_RAW_R","esp32p4::rmt::int_raw::CH2_TX_END_INT_RAW_R","esp32p4::rmt::int_raw::CH3_TX_END_INT_RAW_R","esp32p4::rmt::int_raw::TX_CH0_ERR_INT_RAW_R","esp32p4::rmt::int_raw::TX_CH1_ERR_INT_RAW_R","esp32p4::rmt::int_raw::TX_CH2_ERR_INT_RAW_R","esp32p4::rmt::int_raw::TX_CH3_ERR_INT_RAW_R","esp32p4::rmt::int_raw::CH0_TX_THR_EVENT_INT_RAW_R","esp32p4::rmt::int_raw::CH1_TX_THR_EVENT_INT_RAW_R","esp32p4::rmt::int_raw::CH2_TX_THR_EVENT_INT_RAW_R","esp32p4::rmt::int_raw::CH3_TX_THR_EVENT_INT_RAW_R","esp32p4::rmt::int_raw::CH0_TX_LOOP_INT_RAW_R","esp32p4::rmt::int_raw::CH1_TX_LOOP_INT_RAW_R","esp32p4::rmt::int_raw::CH2_TX_LOOP_INT_RAW_R","esp32p4::rmt::int_raw::CH3_TX_LOOP_INT_RAW_R","esp32p4::rmt::int_raw::CH4_RX_END_INT_RAW_R","esp32p4::rmt::int_raw::CH5_RX_END_INT_RAW_R","esp32p4::rmt::int_raw::CH6_RX_END_INT_RAW_R","esp32p4::rmt::int_raw::CH7_RX_END_INT_RAW_R","esp32p4::rmt::int_raw::RX_CH4_ERR_INT_RAW_R","esp32p4::rmt::int_raw::RX_CH5_ERR_INT_RAW_R","esp32p4::rmt::int_raw::RX_CH6_ERR_INT_RAW_R","esp32p4::rmt::int_raw::RX_CH7_ERR_INT_RAW_R","esp32p4::rmt::int_raw::CH4_RX_THR_EVENT_INT_RAW_R","esp32p4::rmt::int_raw::CH5_RX_THR_EVENT_INT_RAW_R","esp32p4::rmt::int_raw::CH6_RX_THR_EVENT_INT_RAW_R","esp32p4::rmt::int_raw::CH7_RX_THR_EVENT_INT_RAW_R","esp32p4::rmt::int_raw::TX_CH3_DMA_ACCESS_FAIL_INT_RAW_R","esp32p4::rmt::int_raw::RX_CH7_DMA_ACCESS_FAIL_INT_RAW_R","esp32p4::rmt::int_st::CH0_TX_END_INT_ST_R","esp32p4::rmt::int_st::CH1_TX_END_INT_ST_R","esp32p4::rmt::int_st::CH2_TX_END_INT_ST_R","esp32p4::rmt::int_st::CH3_TX_END_INT_ST_R","esp32p4::rmt::int_st::TX_CH0_ERR_INT_ST_R","esp32p4::rmt::int_st::TX_CH1_ERR_INT_ST_R","esp32p4::rmt::int_st::TX_CH2_ERR_INT_ST_R","esp32p4::rmt::int_st::TX_CH3_ERR_INT_ST_R","esp32p4::rmt::int_st::CH0_TX_THR_EVENT_INT_ST_R","esp32p4::rmt::int_st::CH1_TX_THR_EVENT_INT_ST_R","esp32p4::rmt::int_st::CH2_TX_THR_EVENT_INT_ST_R","esp32p4::rmt::int_st::CH3_TX_THR_EVENT_INT_ST_R","esp32p4::rmt::int_st::CH0_TX_LOOP_INT_ST_R","esp32p4::rmt::int_st::CH1_TX_LOOP_INT_ST_R","esp32p4::rmt::int_st::CH2_TX_LOOP_INT_ST_R","esp32p4::rmt::int_st::CH3_TX_LOOP_INT_ST_R","esp32p4::rmt::int_st::CH4_RX_END_INT_ST_R","esp32p4::rmt::int_st::CH5_RX_END_INT_ST_R","esp32p4::rmt::int_st::CH6_RX_END_INT_ST_R","esp32p4::rmt::int_st::CH7_RX_END_INT_ST_R","esp32p4::rmt::int_st::RX_CH4_ERR_INT_ST_R","esp32p4::rmt::int_st::RX_CH5_ERR_INT_ST_R","esp32p4::rmt::int_st::RX_CH6_ERR_INT_ST_R","esp32p4::rmt::int_st::RX_CH7_ERR_INT_ST_R","esp32p4::rmt::int_st::CH4_RX_THR_EVENT_INT_ST_R","esp32p4::rmt::int_st::CH5_RX_THR_EVENT_INT_ST_R","esp32p4::rmt::int_st::CH6_RX_THR_EVENT_INT_ST_R","esp32p4::rmt::int_st::CH7_RX_THR_EVENT_INT_ST_R","esp32p4::rmt::int_st::TX_CH3_DMA_ACCESS_FAIL_INT_ST_R","esp32p4::rmt::int_st::RX_CH7_DMA_ACCESS_FAIL_INT_ST_R","esp32p4::rmt::int_ena::CH0_TX_END_INT_ENA_R","esp32p4::rmt::int_ena::CH1_TX_END_INT_ENA_R","esp32p4::rmt::int_ena::CH2_TX_END_INT_ENA_R","esp32p4::rmt::int_ena::CH3_TX_END_INT_ENA_R","esp32p4::rmt::int_ena::TX_CH0_ERR_INT_ENA_R","esp32p4::rmt::int_ena::TX_CH1_ERR_INT_ENA_R","esp32p4::rmt::int_ena::TX_CH2_ERR_INT_ENA_R","esp32p4::rmt::int_ena::TX_CH3_ERR_INT_ENA_R","esp32p4::rmt::int_ena::CH0_TX_THR_EVENT_INT_ENA_R","esp32p4::rmt::int_ena::CH1_TX_THR_EVENT_INT_ENA_R","esp32p4::rmt::int_ena::CH2_TX_THR_EVENT_INT_ENA_R","esp32p4::rmt::int_ena::CH3_TX_THR_EVENT_INT_ENA_R","esp32p4::rmt::int_ena::CH0_TX_LOOP_INT_ENA_R","esp32p4::rmt::int_ena::CH1_TX_LOOP_INT_ENA_R","esp32p4::rmt::int_ena::CH2_TX_LOOP_INT_ENA_R","esp32p4::rmt::int_ena::CH3_TX_LOOP_INT_ENA_R","esp32p4::rmt::int_ena::CH4_RX_END_INT_ENA_R","esp32p4::rmt::int_ena::CH5_RX_END_INT_ENA_R","esp32p4::rmt::int_ena::CH6_RX_END_INT_ENA_R","esp32p4::rmt::int_ena::CH7_RX_END_INT_ENA_R","esp32p4::rmt::int_ena::CH4_ERR_INT_ENA_R","esp32p4::rmt::int_ena::CH5_ERR_INT_ENA_R","esp32p4::rmt::int_ena::CH6_ERR_INT_ENA_R","esp32p4::rmt::int_ena::CH7_ERR_INT_ENA_R","esp32p4::rmt::int_ena::CH4_RX_THR_EVENT_INT_ENA_R","esp32p4::rmt::int_ena::CH5_RX_THR_EVENT_INT_ENA_R","esp32p4::rmt::int_ena::CH6_RX_THR_EVENT_INT_ENA_R","esp32p4::rmt::int_ena::CH7_RX_THR_EVENT_INT_ENA_R","esp32p4::rmt::int_ena::TX_CH3_DMA_ACCESS_FAIL_INT_ENA_R","esp32p4::rmt::int_ena::RX_CH7_DMA_ACCESS_FAIL_INT_ENA_R","esp32p4::rmt::ch_tx_lim::TX_LOOP_CNT_EN_CH_R","esp32p4::rmt::ch_tx_lim::LOOP_STOP_EN_CH_R","esp32p4::rmt::sys_conf::APB_FIFO_MASK_R","esp32p4::rmt::sys_conf::MEM_CLK_FORCE_ON_R","esp32p4::rmt::sys_conf::MEM_FORCE_PD_R","esp32p4::rmt::sys_conf::MEM_FORCE_PU_R","esp32p4::rmt::sys_conf::SCLK_ACTIVE_R","esp32p4::rmt::sys_conf::CLK_EN_R","esp32p4::rmt::tx_sim::CH0_R","esp32p4::rmt::tx_sim::CH1_R","esp32p4::rmt::tx_sim::CH2_R","esp32p4::rmt::tx_sim::CH3_R","esp32p4::rmt::tx_sim::EN_R","esp32p4::rsa::query_clean::QUERY_CLEAN_R","esp32p4::rsa::query_idle::QUERY_IDLE_R","esp32p4::rsa::constant_time::CONSTANT_TIME_R","esp32p4::rsa::search_enable::SEARCH_ENABLE_R","esp32p4::rsa::int_ena::INT_ENA_R","esp32p4::lp_adc::reader1_ctrl::SAR1_CLK_GATED_R","esp32p4::lp_adc::reader1_ctrl::SAR1_DATA_INV_R","esp32p4::lp_adc::reader1_ctrl::SAR1_INT_EN_R","esp32p4::lp_adc::meas1_ctrl2::MEAS1_DONE_SAR_R","esp32p4::lp_adc::meas1_ctrl2::MEAS1_START_SAR_R","esp32p4::lp_adc::meas1_ctrl2::MEAS1_START_FORCE_R","esp32p4::lp_adc::meas1_ctrl2::SAR1_EN_PAD_FORCE_R","esp32p4::lp_adc::meas1_mux::SAR1_DIG_FORCE_R","esp32p4::lp_adc::amp_ctrl2::SAR1_DAC_XPD_FSM_IDLE_R","esp32p4::lp_adc::amp_ctrl2::XPD_SAR_AMP_FSM_IDLE_R","esp32p4::lp_adc::amp_ctrl2::AMP_RST_FB_FSM_IDLE_R","esp32p4::lp_adc::amp_ctrl2::AMP_SHORT_REF_FSM_IDLE_R","esp32p4::lp_adc::amp_ctrl2::AMP_SHORT_REF_GND_FSM_IDLE_R","esp32p4::lp_adc::amp_ctrl2::XPD_SAR_FSM_IDLE_R","esp32p4::lp_adc::amp_ctrl2::SAR_RSTB_FSM_IDLE_R","esp32p4::lp_adc::reader2_ctrl::SAR2_CLK_GATED_R","esp32p4::lp_adc::reader2_ctrl::SAR2_DATA_INV_R","esp32p4::lp_adc::reader2_ctrl::SAR2_INT_EN_R","esp32p4::lp_adc::meas2_ctrl1::SAR2_PWDET_CAL_EN_R","esp32p4::lp_adc::meas2_ctrl1::SAR2_PKDET_CAL_EN_R","esp32p4::lp_adc::meas2_ctrl1::SAR2_EN_TEST_R","esp32p4::lp_adc::meas2_ctrl2::MEAS2_DONE_SAR_R","esp32p4::lp_adc::meas2_ctrl2::MEAS2_START_SAR_R","esp32p4::lp_adc::meas2_ctrl2::MEAS2_START_FORCE_R","esp32p4::lp_adc::meas2_ctrl2::SAR2_EN_PAD_FORCE_R","esp32p4::lp_adc::meas2_mux::SAR2_RTC_FORCE_R","esp32p4::lp_adc::reg_clken::CLK_EN_R","esp32p4::lp_adc::cocpu_int_raw::COCPU_SARADC1_INT_RAW_R","esp32p4::lp_adc::cocpu_int_raw::COCPU_SARADC2_INT_RAW_R","esp32p4::lp_adc::cocpu_int_raw::COCPU_SARADC1_ERROR_INT_RAW_R","esp32p4::lp_adc::cocpu_int_raw::COCPU_SARADC2_ERROR_INT_RAW_R","esp32p4::lp_adc::cocpu_int_raw::COCPU_SARADC1_WAKE_INT_RAW_R","esp32p4::lp_adc::cocpu_int_raw::COCPU_SARADC2_WAKE_INT_RAW_R","esp32p4::lp_adc::int_ena::COCPU_SARADC1_INT_ENA_R","esp32p4::lp_adc::int_ena::COCPU_SARADC2_INT_ENA_R","esp32p4::lp_adc::int_ena::COCPU_SARADC1_ERROR_INT_ENA_R","esp32p4::lp_adc::int_ena::COCPU_SARADC2_ERROR_INT_ENA_R","esp32p4::lp_adc::int_ena::COCPU_SARADC1_WAKE_INT_ENA_R","esp32p4::lp_adc::int_ena::COCPU_SARADC2_WAKE_INT_ENA_R","esp32p4::lp_adc::int_st::COCPU_SARADC1_INT_ST_R","esp32p4::lp_adc::int_st::COCPU_SARADC2_INT_ST_R","esp32p4::lp_adc::int_st::COCPU_SARADC1_ERROR_INT_ST_R","esp32p4::lp_adc::int_st::COCPU_SARADC2_ERROR_INT_ST_R","esp32p4::lp_adc::int_st::COCPU_SARADC1_WAKE_INT_ST_R","esp32p4::lp_adc::int_st::COCPU_SARADC2_WAKE_INT_ST_R","esp32p4::lp_adc::wakeup1::SAR1_WAKEUP_OVER_UPPER_TH_R","esp32p4::lp_adc::wakeup1::SAR1_WAKEUP_EN_R","esp32p4::lp_adc::wakeup1::SAR1_WAKEUP_MODE_R","esp32p4::lp_adc::wakeup2::SAR2_WAKEUP_OVER_UPPER_TH_R","esp32p4::lp_adc::wakeup2::SAR2_WAKEUP_EN_R","esp32p4::lp_adc::wakeup2::SAR2_WAKEUP_MODE_R","esp32p4::lp_adc::wakeup_sel::SAR_WAKEUP_SEL_R","esp32p4::lp_adc::sar1_hw_wakeup::ADC1_HW_READ_EN_I_R","esp32p4::lp_adc::sar2_hw_wakeup::ADC2_HW_READ_EN_I_R","esp32p4::lp_adc::rnd_eco_cs::RND_ECO_EN_R","esp32p4::lp_adc::rnd_eco_cs::RND_ECO_RESULT_R","esp32p4::lp_timer::update::MAIN_TIMER_XTAL_OFF_R","esp32p4::lp_timer::update::MAIN_TIMER_SYS_STALL_R","esp32p4::lp_timer::update::MAIN_TIMER_SYS_RST_R","esp32p4::lp_timer::int_raw::OVERFLOW_RAW_R","esp32p4::lp_timer::int_raw::SOC_WAKEUP_INT_RAW_R","esp32p4::lp_timer::int_st::OVERFLOW_ST_R","esp32p4::lp_timer::int_st::SOC_WAKEUP_INT_ST_R","esp32p4::lp_timer::int_ena::OVERFLOW_ENA_R","esp32p4::lp_timer::int_ena::SOC_WAKEUP_INT_ENA_R","esp32p4::lp_timer::lp_int_raw::MAIN_TIMER_OVERFLOW_LP_INT_RAW_R","esp32p4::lp_timer::lp_int_raw::MAIN_TIMER_LP_INT_RAW_R","esp32p4::lp_timer::lp_int_st::MAIN_TIMER_OVERFLOW_LP_INT_ST_R","esp32p4::lp_timer::lp_int_st::MAIN_TIMER_LP_INT_ST_R","esp32p4::lp_timer::lp_int_ena::MAIN_TIMER_OVERFLOW_LP_INT_ENA_R","esp32p4::lp_timer::lp_int_ena::MAIN_TIMER_LP_INT_ENA_R","esp32p4::lp_timer::date::CLK_EN_R","esp32p4::lp_touch::int_raw::SCAN_DONE_INT_RAW_R","esp32p4::lp_touch::int_raw::DONE_INT_RAW_R","esp32p4::lp_touch::int_raw::ACTIVE_INT_RAW_R","esp32p4::lp_touch::int_raw::INACTIVE_INT_RAW_R","esp32p4::lp_touch::int_raw::TIMEOUT_INT_RAW_R","esp32p4::lp_touch::int_raw::APPROACH_LOOP_DONE_INT_RAW_R","esp32p4::lp_touch::int_st::SCAN_DONE_INT_ST_R","esp32p4::lp_touch::int_st::DONE_INT_ST_R","esp32p4::lp_touch::int_st::ACTIVE_INT_ST_R","esp32p4::lp_touch::int_st::INACTIVE_INT_ST_R","esp32p4::lp_touch::int_st::TIMEOUT_INT_ST_R","esp32p4::lp_touch::int_st::APPROACH_LOOP_DONE_INT_ST_R","esp32p4::lp_touch::int_ena::SCAN_DONE_INT_ENA_R","esp32p4::lp_touch::int_ena::DONE_INT_ENA_R","esp32p4::lp_touch::int_ena::ACTIVE_INT_ENA_R","esp32p4::lp_touch::int_ena::INACTIVE_INT_ENA_R","esp32p4::lp_touch::int_ena::TIMEOUT_INT_ENA_R","esp32p4::lp_touch::int_ena::APPROACH_LOOP_DONE_INT_ENA_R","esp32p4::lp_touch::chn_status::MEAS_DONE_R","esp32p4::lp_touch::date::RTC_CLK_EN_R","esp32p4::lp_wdt::config0::WDT_CHIP_RESET_EN_R","esp32p4::lp_wdt::config0::WDT_PAUSE_IN_SLP_R","esp32p4::lp_wdt::config0::WDT_APPCPU_RESET_EN_R","esp32p4::lp_wdt::config0::WDT_PROCPU_RESET_EN_R","esp32p4::lp_wdt::config0::WDT_FLASHBOOT_MOD_EN_R","esp32p4::lp_wdt::config0::WDT_EN_R","esp32p4::lp_wdt::swd_config::SWD_RESET_FLAG_R","esp32p4::lp_wdt::swd_config::SWD_AUTO_FEED_EN_R","esp32p4::lp_wdt::swd_config::SWD_DISABLE_R","esp32p4::lp_wdt::int_raw::SUPER_WDT_INT_RAW_R","esp32p4::lp_wdt::int_raw::LP_WDT_INT_RAW_R","esp32p4::lp_wdt::int_st::SUPER_WDT_INT_ST_R","esp32p4::lp_wdt::int_st::LP_WDT_INT_ST_R","esp32p4::lp_wdt::int_ena::SUPER_WDT_INT_ENA_R","esp32p4::lp_wdt::int_ena::LP_WDT_INT_ENA_R","esp32p4::lp_wdt::date::CLK_EN_R","esp32p4::sdhost::ctrl::CONTROLLER_RESET_R","esp32p4::sdhost::ctrl::FIFO_RESET_R","esp32p4::sdhost::ctrl::DMA_RESET_R","esp32p4::sdhost::ctrl::INT_ENABLE_R","esp32p4::sdhost::ctrl::READ_WAIT_R","esp32p4::sdhost::ctrl::SEND_IRQ_RESPONSE_R","esp32p4::sdhost::ctrl::ABORT_READ_DATA_R","esp32p4::sdhost::ctrl::SEND_CCSD_R","esp32p4::sdhost::ctrl::SEND_AUTO_STOP_CCSD_R","esp32p4::sdhost::ctrl::CEATA_DEVICE_INTERRUPT_STATUS_R","esp32p4::sdhost::cmd::RESPONSE_EXPECT_R","esp32p4::sdhost::cmd::RESPONSE_LENGTH_R","esp32p4::sdhost::cmd::CHECK_RESPONSE_CRC_R","esp32p4::sdhost::cmd::DATA_EXPECTED_R","esp32p4::sdhost::cmd::READ_WRITE_R","esp32p4::sdhost::cmd::TRANSFER_MODE_R","esp32p4::sdhost::cmd::SEND_AUTO_STOP_R","esp32p4::sdhost::cmd::WAIT_PRVDATA_COMPLETE_R","esp32p4::sdhost::cmd::STOP_ABORT_CMD_R","esp32p4::sdhost::cmd::SEND_INITIALIZATION_R","esp32p4::sdhost::cmd::UPDATE_CLOCK_REGISTERS_ONLY_R","esp32p4::sdhost::cmd::READ_CEATA_DEVICE_R","esp32p4::sdhost::cmd::CCS_EXPECTED_R","esp32p4::sdhost::cmd::USE_HOLE_R","esp32p4::sdhost::cmd::START_CMD_R","esp32p4::sdhost::status::FIFO_RX_WATERMARK_R","esp32p4::sdhost::status::FIFO_TX_WATERMARK_R","esp32p4::sdhost::status::FIFO_EMPTY_R","esp32p4::sdhost::status::FIFO_FULL_R","esp32p4::sdhost::status::DATA_3_STATUS_R","esp32p4::sdhost::status::DATA_BUSY_R","esp32p4::sdhost::status::DATA_STATE_MC_BUSY_R","esp32p4::sdhost::hcon::CARD_TYPE_R","esp32p4::sdhost::hcon::BUS_TYPE_R","esp32p4::sdhost::hcon::RAM_INDISE_R","esp32p4::sdhost::hcon::HOLD_R","esp32p4::sdhost::bmod::SWR_R","esp32p4::sdhost::bmod::FB_R","esp32p4::sdhost::bmod::DE_R","esp32p4::sdhost::idsts::TI_R","esp32p4::sdhost::idsts::RI_R","esp32p4::sdhost::idsts::FBE_R","esp32p4::sdhost::idsts::DU_R","esp32p4::sdhost::idsts::CES_R","esp32p4::sdhost::idsts::NIS_R","esp32p4::sdhost::idsts::AIS_R","esp32p4::sdhost::idinten::TI_R","esp32p4::sdhost::idinten::RI_R","esp32p4::sdhost::idinten::FBE_R","esp32p4::sdhost::idinten::DU_R","esp32p4::sdhost::idinten::CES_R","esp32p4::sdhost::idinten::NI_R","esp32p4::sdhost::idinten::AI_R","esp32p4::sdhost::cardthrctl::CARDRDTHREN_R","esp32p4::sdhost::cardthrctl::CARDCLRINTEN_R","esp32p4::sdhost::cardthrctl::CARDWRTHREN_R","esp32p4::sdhost::emmcddr::HS400_MODE_R","esp32p4::sdhost::clk_edge_sel::ESDIO_MODE_R","esp32p4::sdhost::clk_edge_sel::ESD_MODE_R","esp32p4::sdhost::clk_edge_sel::CCLK_EN_R","esp32p4::sdhost::clk_edge_sel::ULTRA_HIGH_SPEED_MODE_R","esp32p4::sdhost::dll_clk_conf::DLL_CCLK_IN_SLF_EN_R","esp32p4::sdhost::dll_clk_conf::DLL_CCLK_IN_DRV_EN_R","esp32p4::sdhost::dll_clk_conf::DLL_CCLK_IN_SAM_EN_R","esp32p4::sdhost::dll_conf::DLL_CAL_STOP_R","esp32p4::sdhost::dll_conf::DLL_CAL_END_R","esp32p4::sha::busy::STATE_R","esp32p4::sha::irq_ena::INTERRUPT_ENA_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA0_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA1_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA2_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA3_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA4_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA5_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA6_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA7_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA8_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA9_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA10_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA11_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA12_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA13_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA14_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA15_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA16_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA17_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA18_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA19_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA20_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA21_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA22_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA23_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA24_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA25_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA26_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA27_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA28_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA29_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA30_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA31_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA32_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA33_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA34_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA35_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA36_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA37_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA38_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA39_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA40_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA41_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA42_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA43_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA44_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA45_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA46_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA47_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA48_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA49_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH0_RISE_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH1_RISE_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH2_RISE_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH3_RISE_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH4_RISE_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH5_RISE_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH6_RISE_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH7_RISE_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH0_FALL_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH1_FALL_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH2_FALL_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH3_FALL_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH4_FALL_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH5_FALL_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH6_FALL_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH7_FALL_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH0_ANY_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH1_ANY_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH2_ANY_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH3_ANY_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH4_ANY_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH5_ANY_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH6_ANY_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH7_ANY_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_ZERO_DET_POS0_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_ZERO_DET_NEG0_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_ZERO_DET_POS1_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_ZERO_DET_NEG1_ST_R","esp32p4::soc_etm::evt_st0::LEDC_EVT_DUTY_CHNG_END_CH0_ST_R","esp32p4::soc_etm::evt_st0::LEDC_EVT_DUTY_CHNG_END_CH1_ST_R","esp32p4::soc_etm::evt_st0::LEDC_EVT_DUTY_CHNG_END_CH2_ST_R","esp32p4::soc_etm::evt_st0::LEDC_EVT_DUTY_CHNG_END_CH3_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_DUTY_CHNG_END_CH4_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_DUTY_CHNG_END_CH5_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_DUTY_CHNG_END_CH6_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_DUTY_CHNG_END_CH7_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_OVF_CNT_PLS_CH0_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_OVF_CNT_PLS_CH1_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_OVF_CNT_PLS_CH2_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_OVF_CNT_PLS_CH3_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_OVF_CNT_PLS_CH4_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_OVF_CNT_PLS_CH5_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_OVF_CNT_PLS_CH6_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_OVF_CNT_PLS_CH7_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_TIME_OVF_TIMER0_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_TIME_OVF_TIMER1_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_TIME_OVF_TIMER2_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_TIME_OVF_TIMER3_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_TIMER0_CMP_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_TIMER1_CMP_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_TIMER2_CMP_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_TIMER3_CMP_ST_R","esp32p4::soc_etm::evt_st1::TG0_EVT_CNT_CMP_TIMER0_ST_R","esp32p4::soc_etm::evt_st1::TG0_EVT_CNT_CMP_TIMER1_ST_R","esp32p4::soc_etm::evt_st1::TG1_EVT_CNT_CMP_TIMER0_ST_R","esp32p4::soc_etm::evt_st1::TG1_EVT_CNT_CMP_TIMER1_ST_R","esp32p4::soc_etm::evt_st1::SYSTIMER_EVT_CNT_CMP0_ST_R","esp32p4::soc_etm::evt_st1::SYSTIMER_EVT_CNT_CMP1_ST_R","esp32p4::soc_etm::evt_st1::SYSTIMER_EVT_CNT_CMP2_ST_R","esp32p4::soc_etm::evt_st1::MCPWM0_EVT_TIMER0_STOP_ST_R","esp32p4::soc_etm::evt_st1::MCPWM0_EVT_TIMER1_STOP_ST_R","esp32p4::soc_etm::evt_st1::MCPWM0_EVT_TIMER2_STOP_ST_R","esp32p4::soc_etm::evt_st1::MCPWM0_EVT_TIMER0_TEZ_ST_R","esp32p4::soc_etm::evt_st1::MCPWM0_EVT_TIMER1_TEZ_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TIMER2_TEZ_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TIMER0_TEP_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TIMER1_TEP_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TIMER2_TEP_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP0_TEA_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP1_TEA_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP2_TEA_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP0_TEB_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP1_TEB_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP2_TEB_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_F0_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_F1_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_F2_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_F0_CLR_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_F1_CLR_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_F2_CLR_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TZ0_CBC_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TZ1_CBC_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TZ2_CBC_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TZ0_OST_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TZ1_OST_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TZ2_OST_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_CAP0_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_CAP1_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_CAP2_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP0_TEE1_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP1_TEE1_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP2_TEE1_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP0_TEE2_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP1_TEE2_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP2_TEE2_ST_R","esp32p4::soc_etm::evt_st2::MCPWM1_EVT_TIMER0_STOP_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TIMER1_STOP_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TIMER2_STOP_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TIMER0_TEZ_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TIMER1_TEZ_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TIMER2_TEZ_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TIMER0_TEP_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TIMER1_TEP_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TIMER2_TEP_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP0_TEA_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP1_TEA_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP2_TEA_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP0_TEB_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP1_TEB_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP2_TEB_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_F0_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_F1_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_F2_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_F0_CLR_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_F1_CLR_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_F2_CLR_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TZ0_CBC_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TZ1_CBC_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TZ2_CBC_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TZ0_OST_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TZ1_OST_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TZ2_OST_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_CAP0_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_CAP1_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_CAP2_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP0_TEE1_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP1_TEE1_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP2_TEE1_ST_R","esp32p4::soc_etm::evt_st4::MCPWM1_EVT_OP0_TEE2_ST_R","esp32p4::soc_etm::evt_st4::MCPWM1_EVT_OP1_TEE2_ST_R","esp32p4::soc_etm::evt_st4::MCPWM1_EVT_OP2_TEE2_ST_R","esp32p4::soc_etm::evt_st4::ADC_EVT_CONV_CMPLT0_ST_R","esp32p4::soc_etm::evt_st4::ADC_EVT_EQ_ABOVE_THRESH0_ST_R","esp32p4::soc_etm::evt_st4::ADC_EVT_EQ_ABOVE_THRESH1_ST_R","esp32p4::soc_etm::evt_st4::ADC_EVT_EQ_BELOW_THRESH0_ST_R","esp32p4::soc_etm::evt_st4::ADC_EVT_EQ_BELOW_THRESH1_ST_R","esp32p4::soc_etm::evt_st4::ADC_EVT_RESULT_DONE0_ST_R","esp32p4::soc_etm::evt_st4::ADC_EVT_STOPPED0_ST_R","esp32p4::soc_etm::evt_st4::ADC_EVT_STARTED0_ST_R","esp32p4::soc_etm::evt_st4::REGDMA_EVT_DONE0_ST_R","esp32p4::soc_etm::evt_st4::REGDMA_EVT_DONE1_ST_R","esp32p4::soc_etm::evt_st4::REGDMA_EVT_DONE2_ST_R","esp32p4::soc_etm::evt_st4::REGDMA_EVT_DONE3_ST_R","esp32p4::soc_etm::evt_st4::REGDMA_EVT_ERR0_ST_R","esp32p4::soc_etm::evt_st4::REGDMA_EVT_ERR1_ST_R","esp32p4::soc_etm::evt_st4::REGDMA_EVT_ERR2_ST_R","esp32p4::soc_etm::evt_st4::REGDMA_EVT_ERR3_ST_R","esp32p4::soc_etm::evt_st4::TMPSNSR_EVT_OVER_LIMIT_ST_R","esp32p4::soc_etm::evt_st4::I2S0_EVT_RX_DONE_ST_R","esp32p4::soc_etm::evt_st4::I2S0_EVT_TX_DONE_ST_R","esp32p4::soc_etm::evt_st4::I2S0_EVT_X_WORDS_RECEIVED_ST_R","esp32p4::soc_etm::evt_st4::I2S0_EVT_X_WORDS_SENT_ST_R","esp32p4::soc_etm::evt_st4::I2S1_EVT_RX_DONE_ST_R","esp32p4::soc_etm::evt_st4::I2S1_EVT_TX_DONE_ST_R","esp32p4::soc_etm::evt_st4::I2S1_EVT_X_WORDS_RECEIVED_ST_R","esp32p4::soc_etm::evt_st4::I2S1_EVT_X_WORDS_SENT_ST_R","esp32p4::soc_etm::evt_st4::I2S2_EVT_RX_DONE_ST_R","esp32p4::soc_etm::evt_st4::I2S2_EVT_TX_DONE_ST_R","esp32p4::soc_etm::evt_st4::I2S2_EVT_X_WORDS_RECEIVED_ST_R","esp32p4::soc_etm::evt_st4::I2S2_EVT_X_WORDS_SENT_ST_R","esp32p4::soc_etm::evt_st5::ULP_EVT_ERR_INTR_ST_R","esp32p4::soc_etm::evt_st5::ULP_EVT_HALT_ST_R","esp32p4::soc_etm::evt_st5::ULP_EVT_START_INTR_ST_R","esp32p4::soc_etm::evt_st5::RTC_EVT_TICK_ST_R","esp32p4::soc_etm::evt_st5::RTC_EVT_OVF_ST_R","esp32p4::soc_etm::evt_st5::RTC_EVT_CMP_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_DONE_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_DONE_CH1_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_DONE_CH2_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_SUC_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_SUC_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_SUC_EOF_CH2_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_FIFO_EMPTY_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_FIFO_EMPTY_CH1_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_FIFO_EMPTY_CH2_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_FIFO_FULL_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_FIFO_FULL_CH1_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_FIFO_FULL_CH2_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_DONE_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_DONE_CH1_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_DONE_CH2_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_EOF_CH2_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_TOTAL_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_TOTAL_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_TOTAL_EOF_CH2_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH1_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH2_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_FIFO_FULL_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_FIFO_FULL_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AHB_EVT_OUT_FIFO_FULL_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_DONE_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_DONE_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_DONE_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_SUC_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_SUC_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_SUC_EOF_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_FIFO_EMPTY_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_FIFO_EMPTY_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_FIFO_EMPTY_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_FIFO_FULL_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_FIFO_FULL_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_FIFO_FULL_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_DONE_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_DONE_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_DONE_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_EOF_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_TOTAL_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_TOTAL_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_TOTAL_EOF_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_FIFO_FULL_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_FIFO_FULL_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_FIFO_FULL_CH2_ST_R","esp32p4::soc_etm::evt_st6::PMU_EVT_SLEEP_WEEKUP_ST_R","esp32p4::soc_etm::evt_st6::DMA2D_EVT_IN_DONE_CH0_ST_R","esp32p4::soc_etm::evt_st6::DMA2D_EVT_IN_DONE_CH1_ST_R","esp32p4::soc_etm::evt_st6::DMA2D_EVT_IN_SUC_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_IN_SUC_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_DONE_CH0_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_DONE_CH1_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_DONE_CH2_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_EOF_CH2_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_TOTAL_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_TOTAL_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_TOTAL_EOF_CH2_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH0_SET_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH1_SET_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH2_SET_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH3_SET_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH4_SET_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH5_SET_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH6_SET_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH7_SET_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH0_CLEAR_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH1_CLEAR_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH2_CLEAR_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH3_CLEAR_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH4_CLEAR_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH5_CLEAR_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH6_CLEAR_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH7_CLEAR_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH0_TOGGLE_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH1_TOGGLE_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH2_TOGGLE_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH3_TOGGLE_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH4_TOGGLE_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH5_TOGGLE_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH6_TOGGLE_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH7_TOGGLE_ST_R","esp32p4::soc_etm::task_st0::LEDC_TASK_TIMER0_RES_UPDATE_ST_R","esp32p4::soc_etm::task_st0::LEDC_TASK_TIMER1_RES_UPDATE_ST_R","esp32p4::soc_etm::task_st0::LEDC_TASK_TIMER2_RES_UPDATE_ST_R","esp32p4::soc_etm::task_st0::LEDC_TASK_TIMER3_RES_UPDATE_ST_R","esp32p4::soc_etm::task_st0::LEDC_TASK_DUTY_SCALE_UPDATE_CH0_ST_R","esp32p4::soc_etm::task_st0::LEDC_TASK_DUTY_SCALE_UPDATE_CH1_ST_R","esp32p4::soc_etm::task_st0::LEDC_TASK_DUTY_SCALE_UPDATE_CH2_ST_R","esp32p4::soc_etm::task_st0::LEDC_TASK_DUTY_SCALE_UPDATE_CH3_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_DUTY_SCALE_UPDATE_CH4_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_DUTY_SCALE_UPDATE_CH5_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_DUTY_SCALE_UPDATE_CH6_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_DUTY_SCALE_UPDATE_CH7_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER0_CAP_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER1_CAP_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER2_CAP_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER3_CAP_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_SIG_OUT_DIS_CH0_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_SIG_OUT_DIS_CH1_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_SIG_OUT_DIS_CH2_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_SIG_OUT_DIS_CH3_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_SIG_OUT_DIS_CH4_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_SIG_OUT_DIS_CH5_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_SIG_OUT_DIS_CH6_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_SIG_OUT_DIS_CH7_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_OVF_CNT_RST_CH0_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_OVF_CNT_RST_CH1_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_OVF_CNT_RST_CH2_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_OVF_CNT_RST_CH3_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_OVF_CNT_RST_CH4_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_OVF_CNT_RST_CH5_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_OVF_CNT_RST_CH6_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_OVF_CNT_RST_CH7_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER0_RST_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER1_RST_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER2_RST_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER3_RST_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER0_RESUME_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER1_RESUME_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER2_RESUME_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER3_RESUME_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_TIMER0_PAUSE_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_TIMER1_PAUSE_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_TIMER2_PAUSE_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_TIMER3_PAUSE_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESTART_CH0_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESTART_CH1_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESTART_CH2_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESTART_CH3_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESTART_CH4_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESTART_CH5_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESTART_CH6_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESTART_CH7_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_PAUSE_CH0_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_PAUSE_CH1_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_PAUSE_CH2_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_PAUSE_CH3_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_PAUSE_CH4_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_PAUSE_CH5_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_PAUSE_CH6_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_PAUSE_CH7_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESUME_CH0_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESUME_CH1_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESUME_CH2_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESUME_CH3_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESUME_CH4_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESUME_CH5_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESUME_CH6_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESUME_CH7_ST_R","esp32p4::soc_etm::task_st2::TG0_TASK_CNT_START_TIMER0_ST_R","esp32p4::soc_etm::task_st2::TG0_TASK_ALARM_START_TIMER0_ST_R","esp32p4::soc_etm::task_st2::TG0_TASK_CNT_STOP_TIMER0_ST_R","esp32p4::soc_etm::task_st2::TG0_TASK_CNT_RELOAD_TIMER0_ST_R","esp32p4::soc_etm::task_st3::TG0_TASK_CNT_CAP_TIMER0_ST_R","esp32p4::soc_etm::task_st3::TG0_TASK_CNT_START_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG0_TASK_ALARM_START_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG0_TASK_CNT_STOP_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG0_TASK_CNT_RELOAD_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG0_TASK_CNT_CAP_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_CNT_START_TIMER0_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_ALARM_START_TIMER0_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_CNT_STOP_TIMER0_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_CNT_RELOAD_TIMER0_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_CNT_CAP_TIMER0_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_CNT_START_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_ALARM_START_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_CNT_STOP_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_CNT_RELOAD_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_CNT_CAP_TIMER1_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_CMPR0_A_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_CMPR1_A_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_CMPR2_A_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_CMPR0_B_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_CMPR1_B_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_CMPR2_B_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_GEN_STOP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TIMER0_SYN_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TIMER1_SYN_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TIMER2_SYN_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TIMER0_PERIOD_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TIMER1_PERIOD_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TIMER2_PERIOD_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TZ0_OST_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TZ1_OST_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TZ2_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM0_TASK_CLR0_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM0_TASK_CLR1_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM0_TASK_CLR2_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM0_TASK_CAP0_ST_R","esp32p4::soc_etm::task_st4::MCPWM0_TASK_CAP1_ST_R","esp32p4::soc_etm::task_st4::MCPWM0_TASK_CAP2_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CMPR0_A_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CMPR1_A_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CMPR2_A_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CMPR0_B_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CMPR1_B_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CMPR2_B_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_GEN_STOP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TIMER0_SYN_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TIMER1_SYN_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TIMER2_SYN_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TIMER0_PERIOD_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TIMER1_PERIOD_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TIMER2_PERIOD_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TZ0_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TZ1_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TZ2_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CLR0_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CLR1_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CLR2_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CAP0_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CAP1_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CAP2_ST_R","esp32p4::soc_etm::task_st4::ADC_TASK_SAMPLE0_ST_R","esp32p4::soc_etm::task_st4::ADC_TASK_SAMPLE1_ST_R","esp32p4::soc_etm::task_st4::ADC_TASK_START0_ST_R","esp32p4::soc_etm::task_st4::ADC_TASK_STOP0_ST_R","esp32p4::soc_etm::task_st5::REGDMA_TASK_START0_ST_R","esp32p4::soc_etm::task_st5::REGDMA_TASK_START1_ST_R","esp32p4::soc_etm::task_st5::REGDMA_TASK_START2_ST_R","esp32p4::soc_etm::task_st5::REGDMA_TASK_START3_ST_R","esp32p4::soc_etm::task_st5::TMPSNSR_TASK_START_SAMPLE_ST_R","esp32p4::soc_etm::task_st5::TMPSNSR_TASK_STOP_SAMPLE_ST_R","esp32p4::soc_etm::task_st5::I2S0_TASK_START_RX_ST_R","esp32p4::soc_etm::task_st5::I2S0_TASK_START_TX_ST_R","esp32p4::soc_etm::task_st5::I2S0_TASK_STOP_RX_ST_R","esp32p4::soc_etm::task_st5::I2S0_TASK_STOP_TX_ST_R","esp32p4::soc_etm::task_st5::I2S1_TASK_START_RX_ST_R","esp32p4::soc_etm::task_st5::I2S1_TASK_START_TX_ST_R","esp32p4::soc_etm::task_st5::I2S1_TASK_STOP_RX_ST_R","esp32p4::soc_etm::task_st5::I2S1_TASK_STOP_TX_ST_R","esp32p4::soc_etm::task_st5::I2S2_TASK_START_RX_ST_R","esp32p4::soc_etm::task_st5::I2S2_TASK_START_TX_ST_R","esp32p4::soc_etm::task_st5::I2S2_TASK_STOP_RX_ST_R","esp32p4::soc_etm::task_st5::I2S2_TASK_STOP_TX_ST_R","esp32p4::soc_etm::task_st5::ULP_TASK_WAKEUP_CPU_ST_R","esp32p4::soc_etm::task_st5::ULP_TASK_INT_CPU_ST_R","esp32p4::soc_etm::task_st5::RTC_TASK_START_ST_R","esp32p4::soc_etm::task_st5::RTC_TASK_STOP_ST_R","esp32p4::soc_etm::task_st5::RTC_TASK_CLR_ST_R","esp32p4::soc_etm::task_st5::RTC_TASK_TRIGGERFLW_ST_R","esp32p4::soc_etm::task_st5::PDMA_AHB_TASK_IN_START_CH0_ST_R","esp32p4::soc_etm::task_st5::PDMA_AHB_TASK_IN_START_CH1_ST_R","esp32p4::soc_etm::task_st5::PDMA_AHB_TASK_IN_START_CH2_ST_R","esp32p4::soc_etm::task_st5::PDMA_AHB_TASK_OUT_START_CH0_ST_R","esp32p4::soc_etm::task_st5::PDMA_AHB_TASK_OUT_START_CH1_ST_R","esp32p4::soc_etm::task_st5::PDMA_AHB_TASK_OUT_START_CH2_ST_R","esp32p4::soc_etm::task_st5::PDMA_AXI_TASK_IN_START_CH0_ST_R","esp32p4::soc_etm::task_st5::PDMA_AXI_TASK_IN_START_CH1_ST_R","esp32p4::soc_etm::task_st6::PDMA_AXI_TASK_IN_START_CH2_ST_R","esp32p4::soc_etm::task_st6::PDMA_AXI_TASK_OUT_START_CH0_ST_R","esp32p4::soc_etm::task_st6::PDMA_AXI_TASK_OUT_START_CH1_ST_R","esp32p4::soc_etm::task_st6::PDMA_AXI_TASK_OUT_START_CH2_ST_R","esp32p4::soc_etm::task_st6::PMU_TASK_SLEEP_REQ_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_IN_START_CH0_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_IN_START_CH1_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_IN_DSCR_READY_CH0_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_IN_DSCR_READY_CH1_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_OUT_START_CH0_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_OUT_START_CH1_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_OUT_START_CH2_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_OUT_DSCR_READY_CH0_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_OUT_DSCR_READY_CH1_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_OUT_DSCR_READY_CH2_ST_R","esp32p4::soc_etm::clk_en::CLK_EN_R","esp32p4::spi0::spi_mem_cmd::SPI_MEM_USR_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_WDUMMY_DQS_ALWAYS_OUT_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_WDUMMY_ALWAYS_OUT_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FDUMMY_RIN_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FDUMMY_WOUT_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FDOUT_OCT_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FDIN_OCT_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FADDR_OCT_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FCMD_QUAD_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FCMD_OCT_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FASTRD_MODE_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FREAD_DUAL_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_Q_POL_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_D_POL_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FREAD_QUAD_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_WP_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FREAD_DIO_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FREAD_QIO_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_DQS_IE_ALWAYS_ON_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_DATA_IE_ALWAYS_ON_R","esp32p4::spi0::spi_mem_ctrl1::SPI_AR_SIZE0_1_SUPPORT_EN_R","esp32p4::spi0::spi_mem_ctrl1::SPI_AW_SIZE0_1_SUPPORT_EN_R","esp32p4::spi0::spi_mem_ctrl1::SPI_AXI_RDATA_BACK_FAST_R","esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_RRESP_ECC_ERR_EN_R","esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_AR_SPLICE_EN_R","esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_AW_SPLICE_EN_R","esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_RAM0_EN_R","esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_DUAL_RAM_EN_R","esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_FAST_WRITE_EN_R","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_ECC_SKIP_PAGE_CORNER_R","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_ECC_16TO18_BYTE_EN_R","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_SPLIT_TRANS_EN_R","esp32p4::spi0::spi_mem_clock::SPI_MEM_CLK_EQU_SYSCLK_R","esp32p4::spi0::spi_mem_user::SPI_MEM_CS_HOLD_R","esp32p4::spi0::spi_mem_user::SPI_MEM_CS_SETUP_R","esp32p4::spi0::spi_mem_user::SPI_MEM_CK_OUT_EDGE_R","esp32p4::spi0::spi_mem_user::SPI_MEM_USR_DUMMY_IDLE_R","esp32p4::spi0::spi_mem_user::SPI_MEM_USR_DUMMY_R","esp32p4::spi0::spi_mem_misc::SPI_MEM_FSUB_PIN_R","esp32p4::spi0::spi_mem_misc::SPI_MEM_SSUB_PIN_R","esp32p4::spi0::spi_mem_misc::SPI_MEM_CK_IDLE_EDGE_R","esp32p4::spi0::spi_mem_misc::SPI_MEM_CS_KEEP_ACTIVE_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_AXI_REQ_EN_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_CACHE_USR_ADDR_4BYTE_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_CACHE_FLASH_USR_CMD_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_FDIN_DUAL_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_FDOUT_DUAL_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_FADDR_DUAL_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_FDIN_QUAD_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_FDOUT_QUAD_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_FADDR_QUAD_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_SAME_AW_AR_ADDR_CHK_EN_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_CLOSE_AXI_INF_EN_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_CACHE_USR_SADDR_4BYTE_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_USR_SRAM_DIO_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_USR_SRAM_QIO_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_USR_WR_SRAM_DUMMY_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_USR_RD_SRAM_DUMMY_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_CACHE_SRAM_USR_RCMD_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_CACHE_SRAM_USR_WCMD_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_SRAM_OCT_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDIN_DUAL_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDOUT_DUAL_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SADDR_DUAL_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDIN_QUAD_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDOUT_QUAD_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SADDR_QUAD_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SCMD_QUAD_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDIN_OCT_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDOUT_OCT_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SADDR_OCT_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SCMD_OCT_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDUMMY_RIN_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDUMMY_WOUT_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_SMEM_WDUMMY_DQS_ALWAYS_OUT_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_SMEM_WDUMMY_ALWAYS_OUT_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDIN_HEX_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDOUT_HEX_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_SMEM_DQS_IE_ALWAYS_ON_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_SMEM_DATA_IE_ALWAYS_ON_R","esp32p4::spi0::spi_mem_sram_clk::SPI_MEM_SCLK_EQU_SYSCLK_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_SLV_ST_END_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_MST_ST_END_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_ECC_ERR_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_PMS_REJECT_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_AXI_RADDR_ERR_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_AXI_WR_FLASH_ERR_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_AXI_WADDR_ERR_INT__ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_DQS0_AFIFO_OVF_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_DQS1_AFIFO_OVF_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_BUS_FIFO1_UDF_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_BUS_FIFO0_UDF_INT_ENA_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_SLV_ST_END_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_MST_ST_END_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_ECC_ERR_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_PMS_REJECT_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_AXI_RADDR_ERR_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_AXI_WR_FLASH_ERR_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_AXI_WADDR_ERR_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_DQS0_AFIFO_OVF_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_DQS1_AFIFO_OVF_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_BUS_FIFO1_UDF_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_BUS_FIFO0_UDF_INT_RAW_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_SLV_ST_END_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_MST_ST_END_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_ECC_ERR_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_PMS_REJECT_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_AXI_RADDR_ERR_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_AXI_WR_FLASH_ERR_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_AXI_WADDR_ERR_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_DQS0_AFIFO_OVF_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_DQS1_AFIFO_OVF_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_BUS_FIFO1_UDF_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_BUS_FIFO0_UDF_INT_ST_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_DDR_EN_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_VAR_DUMMY_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_DDR_RDAT_SWP_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_DDR_WDAT_SWP_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_DDR_CMD_DIS_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_TX_DDR_MSK_EN_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_RX_DDR_MSK_EN_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_DDR_DQS_LOOP_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_CLK_DIFF_EN_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_DQS_CA_IN_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_HYPERBUS_DUMMY_2X_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_CLK_DIFF_INV_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_OCTA_RAM_ADDR_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_HYPERBUS_CA_R","esp32p4::spi0::spi_smem_ddr::EN_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_VAR_DUMMY_R","esp32p4::spi0::spi_smem_ddr::RDAT_SWP_R","esp32p4::spi0::spi_smem_ddr::WDAT_SWP_R","esp32p4::spi0::spi_smem_ddr::CMD_DIS_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_TX_DDR_MSK_EN_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_RX_DDR_MSK_EN_R","esp32p4::spi0::spi_smem_ddr::DQS_LOOP_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_CLK_DIFF_EN_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_DQS_CA_IN_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_HYPERBUS_DUMMY_2X_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_CLK_DIFF_INV_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_OCTA_RAM_ADDR_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_HYPERBUS_CA_R","esp32p4::spi0::spi_fmem_pms_attr::SPI_FMEM_PMS_RD_ATTR_R","esp32p4::spi0::spi_fmem_pms_attr::SPI_FMEM_PMS_WR_ATTR_R","esp32p4::spi0::spi_fmem_pms_attr::SPI_FMEM_PMS_ECC_R","esp32p4::spi0::spi_smem_pms_attr::SPI_SMEM_PMS_RD_ATTR_R","esp32p4::spi0::spi_smem_pms_attr::SPI_SMEM_PMS_WR_ATTR_R","esp32p4::spi0::spi_smem_pms_attr::SPI_SMEM_PMS_ECC_R","esp32p4::spi0::spi_mem_pms_reject::SPI_MEM_PM_EN_R","esp32p4::spi0::spi_mem_pms_reject::SPI_MEM_PMS_LD_R","esp32p4::spi0::spi_mem_pms_reject::SPI_MEM_PMS_ST_R","esp32p4::spi0::spi_mem_pms_reject::SPI_MEM_PMS_MULTI_HIT_R","esp32p4::spi0::spi_mem_pms_reject::SPI_MEM_PMS_IVD_R","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_FMEM_ECC_ERR_INT_EN_R","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_FMEM_ECC_ADDR_EN_R","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_MEM_USR_ECC_ADDR_EN_R","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_MEM_ECC_CONTINUE_RECORD_ERR_EN_R","esp32p4::spi0::spi_smem_ecc_ctrl::SPI_SMEM_ECC_ERR_INT_EN_R","esp32p4::spi0::spi_smem_ecc_ctrl::SPI_SMEM_ECC_ADDR_EN_R","esp32p4::spi0::spi_smem_axi_addr_ctrl::SPI_MEM_ALL_FIFO_EMPTY_R","esp32p4::spi0::spi_smem_axi_addr_ctrl::SPI_RDATA_AFIFO_REMPTY_R","esp32p4::spi0::spi_smem_axi_addr_ctrl::SPI_RADDR_AFIFO_REMPTY_R","esp32p4::spi0::spi_smem_axi_addr_ctrl::SPI_WDATA_AFIFO_REMPTY_R","esp32p4::spi0::spi_smem_axi_addr_ctrl::SPI_WBLEN_AFIFO_REMPTY_R","esp32p4::spi0::spi_smem_axi_addr_ctrl::SPI_ALL_AXI_TRANS_AFIFO_EMPTY_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AW_RESP_EN_MMU_VLD_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AW_RESP_EN_MMU_GID_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AW_RESP_EN_AXI_SIZE_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AW_RESP_EN_AXI_FLASH_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AW_RESP_EN_MMU_ECC_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AW_RESP_EN_MMU_SENS_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AW_RESP_EN_AXI_WSTRB_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AR_RESP_EN_MMU_VLD_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AR_RESP_EN_MMU_GID_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AR_RESP_EN_MMU_ECC_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AR_RESP_EN_MMU_SENS_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AR_RESP_EN_AXI_SIZE_R","esp32p4::spi0::spi_mem_timing_cali::SPI_MEM_TIMING_CLK_ENA_R","esp32p4::spi0::spi_mem_timing_cali::SPI_MEM_TIMING_CALI_R","esp32p4::spi0::spi_mem_timing_cali::SPI_MEM_DLL_TIMING_CALI_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUT0_MODE_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUT1_MODE_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUT2_MODE_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUT3_MODE_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUT4_MODE_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUT5_MODE_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUT6_MODE_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUT7_MODE_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUTS_MODE_R","esp32p4::spi0::spi_smem_timing_cali::SPI_SMEM_TIMING_CLK_ENA_R","esp32p4::spi0::spi_smem_timing_cali::SPI_SMEM_TIMING_CALI_R","esp32p4::spi0::spi_smem_timing_cali::SPI_SMEM_DLL_TIMING_CALI_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT0_MODE_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT1_MODE_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT2_MODE_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT3_MODE_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT4_MODE_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT5_MODE_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT6_MODE_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT7_MODE_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUTS_MODE_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_CS_SETUP_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_CS_HOLD_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_ECC_SKIP_PAGE_CORNER_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_ECC_16TO18_BYTE_EN_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_SPLIT_TRANS_EN_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUT08_MODE_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUT09_MODE_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUT10_MODE_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUT11_MODE_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUT12_MODE_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUT13_MODE_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUT14_MODE_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUT15_MODE_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUTS_HEX_MODE_R","esp32p4::spi0::spi_mem_clock_gate::SPI_CLK_EN_R","esp32p4::spi0::spi_mem_xts_destination::SPI_XTS_DESTINATION_R","esp32p4::spi0::spi_mem_mmu_power_ctrl::SPI_MMU_MEM_FORCE_ON_R","esp32p4::spi0::spi_mem_mmu_power_ctrl::SPI_MMU_MEM_FORCE_PD_R","esp32p4::spi0::spi_mem_mmu_power_ctrl::SPI_MMU_MEM_FORCE_PU_R","esp32p4::spi0::spi_mem_mmu_power_ctrl::SPI_MEM_RDN_ENA_R","esp32p4::spi0::spi_mem_mmu_power_ctrl::SPI_MEM_RDN_RESULT_R","esp32p4::spi0::spi_mem_dpa_ctrl::SPI_CRYPT_CALC_D_DPA_EN_R","esp32p4::spi0::spi_mem_dpa_ctrl::SPI_CRYPT_DPA_SELECT_REGISTER_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_PE_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_USR_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_HPM_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_RES_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_DP_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_CE_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_BE_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_SE_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_PP_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_WRSR_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_RDSR_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_RDID_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_WRDI_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_WREN_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_READ_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FDUMMY_RIN_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FDUMMY_WOUT_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FDOUT_OCT_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FDIN_OCT_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FADDR_OCT_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FCMD_QUAD_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FCMD_OCT_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FCS_CRC_EN_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_TX_CRC_EN_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FASTRD_MODE_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FREAD_DUAL_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_RESANDRES_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_Q_POL_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_D_POL_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FREAD_QUAD_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_WP_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_WRSR_2B_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FREAD_DIO_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FREAD_QIO_R","esp32p4::spi1::spi_mem_clock::SPI_MEM_CLK_EQU_SYSCLK_R","esp32p4::spi1::spi_mem_user::SPI_MEM_CK_OUT_EDGE_R","esp32p4::spi1::spi_mem_user::SPI_MEM_FWRITE_DUAL_R","esp32p4::spi1::spi_mem_user::SPI_MEM_FWRITE_QUAD_R","esp32p4::spi1::spi_mem_user::SPI_MEM_FWRITE_DIO_R","esp32p4::spi1::spi_mem_user::SPI_MEM_FWRITE_QIO_R","esp32p4::spi1::spi_mem_user::SPI_MEM_USR_MISO_HIGHPART_R","esp32p4::spi1::spi_mem_user::SPI_MEM_USR_MOSI_HIGHPART_R","esp32p4::spi1::spi_mem_user::SPI_MEM_USR_DUMMY_IDLE_R","esp32p4::spi1::spi_mem_user::SPI_MEM_USR_MOSI_R","esp32p4::spi1::spi_mem_user::SPI_MEM_USR_MISO_R","esp32p4::spi1::spi_mem_user::SPI_MEM_USR_DUMMY_R","esp32p4::spi1::spi_mem_user::SPI_MEM_USR_ADDR_R","esp32p4::spi1::spi_mem_user::SPI_MEM_USR_COMMAND_R","esp32p4::spi1::spi_mem_misc::SPI_MEM_CS0_DIS_R","esp32p4::spi1::spi_mem_misc::SPI_MEM_CS1_DIS_R","esp32p4::spi1::spi_mem_misc::SPI_MEM_CK_IDLE_EDGE_R","esp32p4::spi1::spi_mem_misc::SPI_MEM_CS_KEEP_ACTIVE_R","esp32p4::spi1::spi_mem_cache_fctrl::SPI_MEM_CACHE_USR_ADDR_4BYTE_R","esp32p4::spi1::spi_mem_cache_fctrl::SPI_MEM_FDIN_DUAL_R","esp32p4::spi1::spi_mem_cache_fctrl::SPI_MEM_FDOUT_DUAL_R","esp32p4::spi1::spi_mem_cache_fctrl::SPI_MEM_FADDR_DUAL_R","esp32p4::spi1::spi_mem_cache_fctrl::SPI_MEM_FDIN_QUAD_R","esp32p4::spi1::spi_mem_cache_fctrl::SPI_MEM_FDOUT_QUAD_R","esp32p4::spi1::spi_mem_cache_fctrl::SPI_MEM_FADDR_QUAD_R","esp32p4::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_EN_R","esp32p4::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_DUMMY_R","esp32p4::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_ADDR_EN_R","esp32p4::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_CMD_2B_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PER_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PES_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PER_WAIT_EN_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PES_WAIT_EN_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_PES_PER_EN_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PES_EN_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_FMEM_RD_SUS_2B_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_PER_END_EN_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_PES_END_EN_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_FLASH_SUS_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_WAIT_PESR_CMD_2B_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_FLASH_HPM_DLY_128_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_FLASH_RES_DLY_128_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_FLASH_DP_DLY_128_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_FLASH_PER_DLY_128_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_FLASH_PES_DLY_128_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_SPI0_LOCK_EN_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_FLASH_PESR_CMD_2B_R","esp32p4::spi1::spi_mem_int_ena::SPI_MEM_PER_END_INT_ENA_R","esp32p4::spi1::spi_mem_int_ena::SPI_MEM_PES_END_INT_ENA_R","esp32p4::spi1::spi_mem_int_ena::SPI_MEM_WPE_END_INT_ENA_R","esp32p4::spi1::spi_mem_int_ena::SPI_MEM_SLV_ST_END_INT_ENA_R","esp32p4::spi1::spi_mem_int_ena::SPI_MEM_MST_ST_END_INT_ENA_R","esp32p4::spi1::spi_mem_int_ena::SPI_MEM_BROWN_OUT_INT_ENA_R","esp32p4::spi1::spi_mem_int_raw::SPI_MEM_PER_END_INT_RAW_R","esp32p4::spi1::spi_mem_int_raw::SPI_MEM_PES_END_INT_RAW_R","esp32p4::spi1::spi_mem_int_raw::SPI_MEM_WPE_END_INT_RAW_R","esp32p4::spi1::spi_mem_int_raw::SPI_MEM_SLV_ST_END_INT_RAW_R","esp32p4::spi1::spi_mem_int_raw::SPI_MEM_MST_ST_END_INT_RAW_R","esp32p4::spi1::spi_mem_int_raw::SPI_MEM_BROWN_OUT_INT_RAW_R","esp32p4::spi1::spi_mem_int_st::SPI_MEM_PER_END_INT_ST_R","esp32p4::spi1::spi_mem_int_st::SPI_MEM_PES_END_INT_ST_R","esp32p4::spi1::spi_mem_int_st::SPI_MEM_WPE_END_INT_ST_R","esp32p4::spi1::spi_mem_int_st::SPI_MEM_SLV_ST_END_INT_ST_R","esp32p4::spi1::spi_mem_int_st::SPI_MEM_MST_ST_END_INT_ST_R","esp32p4::spi1::spi_mem_int_st::SPI_MEM_BROWN_OUT_INT_ST_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DDR_EN_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_VAR_DUMMY_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DDR_RDAT_SWP_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DDR_WDAT_SWP_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DDR_CMD_DIS_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DDR_DQS_LOOP_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_CLK_DIFF_EN_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DQS_CA_IN_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_HYPERBUS_DUMMY_2X_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_CLK_DIFF_INV_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_OCTA_RAM_ADDR_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_HYPERBUS_CA_R","esp32p4::spi1::spi_mem_timing_cali::SPI_MEM_TIMING_CALI_R","esp32p4::spi1::spi_mem_clock_gate::SPI_MEM_CLK_EN_R","esp32p4::spi2::spi_cmd::SPI_USR_R","esp32p4::spi2::spi_ctrl::SPI_DUMMY_OUT_R","esp32p4::spi2::spi_ctrl::SPI_FADDR_DUAL_R","esp32p4::spi2::spi_ctrl::SPI_FADDR_QUAD_R","esp32p4::spi2::spi_ctrl::SPI_FADDR_OCT_R","esp32p4::spi2::spi_ctrl::SPI_FCMD_DUAL_R","esp32p4::spi2::spi_ctrl::SPI_FCMD_QUAD_R","esp32p4::spi2::spi_ctrl::SPI_FCMD_OCT_R","esp32p4::spi2::spi_ctrl::SPI_FREAD_DUAL_R","esp32p4::spi2::spi_ctrl::SPI_FREAD_QUAD_R","esp32p4::spi2::spi_ctrl::SPI_FREAD_OCT_R","esp32p4::spi2::spi_ctrl::SPI_Q_POL_R","esp32p4::spi2::spi_ctrl::SPI_D_POL_R","esp32p4::spi2::spi_ctrl::SPI_HOLD_POL_R","esp32p4::spi2::spi_ctrl::SPI_WP_POL_R","esp32p4::spi2::spi_clock::SPI_CLK_EQU_SYSCLK_R","esp32p4::spi2::spi_user::SPI_DOUTDIN_R","esp32p4::spi2::spi_user::SPI_QPI_MODE_R","esp32p4::spi2::spi_user::SPI_OPI_MODE_R","esp32p4::spi2::spi_user::SPI_TSCK_I_EDGE_R","esp32p4::spi2::spi_user::SPI_CS_HOLD_R","esp32p4::spi2::spi_user::SPI_CS_SETUP_R","esp32p4::spi2::spi_user::SPI_RSCK_I_EDGE_R","esp32p4::spi2::spi_user::SPI_CK_OUT_EDGE_R","esp32p4::spi2::spi_user::SPI_FWRITE_DUAL_R","esp32p4::spi2::spi_user::SPI_FWRITE_QUAD_R","esp32p4::spi2::spi_user::SPI_FWRITE_OCT_R","esp32p4::spi2::spi_user::SPI_USR_CONF_NXT_R","esp32p4::spi2::spi_user::SPI_SIO_R","esp32p4::spi2::spi_user::SPI_USR_MISO_HIGHPART_R","esp32p4::spi2::spi_user::SPI_USR_MOSI_HIGHPART_R","esp32p4::spi2::spi_user::SPI_USR_DUMMY_IDLE_R","esp32p4::spi2::spi_user::SPI_USR_MOSI_R","esp32p4::spi2::spi_user::SPI_USR_MISO_R","esp32p4::spi2::spi_user::SPI_USR_DUMMY_R","esp32p4::spi2::spi_user::SPI_USR_ADDR_R","esp32p4::spi2::spi_user::SPI_USR_COMMAND_R","esp32p4::spi2::spi_user1::SPI_MST_WFULL_ERR_END_EN_R","esp32p4::spi2::spi_user2::SPI_MST_REMPTY_ERR_END_EN_R","esp32p4::spi2::spi_misc::SPI_CS0_DIS_R","esp32p4::spi2::spi_misc::SPI_CS1_DIS_R","esp32p4::spi2::spi_misc::SPI_CS2_DIS_R","esp32p4::spi2::spi_misc::SPI_CS3_DIS_R","esp32p4::spi2::spi_misc::SPI_CS4_DIS_R","esp32p4::spi2::spi_misc::SPI_CS5_DIS_R","esp32p4::spi2::spi_misc::SPI_CK_DIS_R","esp32p4::spi2::spi_misc::SPI_CLK_DATA_DTR_EN_R","esp32p4::spi2::spi_misc::SPI_DATA_DTR_EN_R","esp32p4::spi2::spi_misc::SPI_ADDR_DTR_EN_R","esp32p4::spi2::spi_misc::SPI_CMD_DTR_EN_R","esp32p4::spi2::spi_misc::SPI_SLAVE_CS_POL_R","esp32p4::spi2::spi_misc::SPI_DQS_IDLE_EDGE_R","esp32p4::spi2::spi_misc::SPI_CK_IDLE_EDGE_R","esp32p4::spi2::spi_misc::SPI_CS_KEEP_ACTIVE_R","esp32p4::spi2::spi_misc::SPI_QUAD_DIN_PIN_SWAP_R","esp32p4::spi2::spi_din_mode::SPI_TIMING_HCLK_ACTIVE_R","esp32p4::spi2::spi_dout_mode::SPI_DOUT0_MODE_R","esp32p4::spi2::spi_dout_mode::SPI_DOUT1_MODE_R","esp32p4::spi2::spi_dout_mode::SPI_DOUT2_MODE_R","esp32p4::spi2::spi_dout_mode::SPI_DOUT3_MODE_R","esp32p4::spi2::spi_dout_mode::SPI_DOUT4_MODE_R","esp32p4::spi2::spi_dout_mode::SPI_DOUT5_MODE_R","esp32p4::spi2::spi_dout_mode::SPI_DOUT6_MODE_R","esp32p4::spi2::spi_dout_mode::SPI_DOUT7_MODE_R","esp32p4::spi2::spi_dout_mode::SPI_D_DQS_MODE_R","esp32p4::spi2::spi_dma_conf::SPI_DMA_OUTFIFO_EMPTY_R","esp32p4::spi2::spi_dma_conf::SPI_DMA_INFIFO_FULL_R","esp32p4::spi2::spi_dma_conf::SPI_DMA_SLV_SEG_TRANS_EN_R","esp32p4::spi2::spi_dma_conf::SPI_SLV_RX_SEG_TRANS_CLR_EN_R","esp32p4::spi2::spi_dma_conf::SPI_SLV_TX_SEG_TRANS_CLR_EN_R","esp32p4::spi2::spi_dma_conf::SPI_RX_EOF_EN_R","esp32p4::spi2::spi_dma_conf::SPI_DMA_RX_ENA_R","esp32p4::spi2::spi_dma_conf::SPI_DMA_TX_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_DMA_INFIFO_FULL_ERR_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_EX_QPI_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_EN_QPI_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_CMD7_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_CMD8_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_CMD9_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_CMDA_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_RD_DMA_DONE_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_WR_DMA_DONE_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_RD_BUF_DONE_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_WR_BUF_DONE_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_TRANS_DONE_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_DMA_SEG_TRANS_DONE_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SEG_MAGIC_ERR_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_BUF_ADDR_ERR_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_CMD_ERR_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_APP2_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_APP1_INT_ENA_R","esp32p4::spi2::spi_dma_int_raw::SPI_DMA_INFIFO_FULL_ERR_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_EX_QPI_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_EN_QPI_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_CMD7_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_CMD8_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_CMD9_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_CMDA_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_RD_DMA_DONE_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_WR_DMA_DONE_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_RD_BUF_DONE_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_WR_BUF_DONE_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_TRANS_DONE_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_DMA_SEG_TRANS_DONE_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SEG_MAGIC_ERR_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_BUF_ADDR_ERR_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_CMD_ERR_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_APP2_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_APP1_INT_RAW_R","esp32p4::spi2::spi_dma_int_st::SPI_DMA_INFIFO_FULL_ERR_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_EX_QPI_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_EN_QPI_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_CMD7_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_CMD8_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_CMD9_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_CMDA_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_RD_DMA_DONE_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_WR_DMA_DONE_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_RD_BUF_DONE_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_WR_BUF_DONE_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_TRANS_DONE_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_DMA_SEG_TRANS_DONE_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SEG_MAGIC_ERR_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_BUF_ADDR_ERR_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_CMD_ERR_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_APP2_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_APP1_INT_ST_R","esp32p4::spi2::spi_slave::SPI_CLK_MODE_13_R","esp32p4::spi2::spi_slave::SPI_RSCK_DATA_OUT_R","esp32p4::spi2::spi_slave::SPI_SLV_RDDMA_BITLEN_EN_R","esp32p4::spi2::spi_slave::SPI_SLV_WRDMA_BITLEN_EN_R","esp32p4::spi2::spi_slave::SPI_SLV_RDBUF_BITLEN_EN_R","esp32p4::spi2::spi_slave::SPI_SLV_WRBUF_BITLEN_EN_R","esp32p4::spi2::spi_slave::MODE_R","esp32p4::spi2::spi_slave::SPI_USR_CONF_R","esp32p4::spi2::spi_slave::SPI_MST_FD_WAIT_DMA_TX_DATA_R","esp32p4::spi2::spi_clk_gate::SPI_CLK_EN_R","esp32p4::spi2::spi_clk_gate::SPI_MST_CLK_ACTIVE_R","esp32p4::spi2::spi_clk_gate::SPI_MST_CLK_SEL_R","esp32p4::spi3::spi_cmd::SPI_USR_R","esp32p4::spi3::spi_ctrl::SPI_DUMMY_OUT_R","esp32p4::spi3::spi_ctrl::SPI_FADDR_DUAL_R","esp32p4::spi3::spi_ctrl::SPI_FADDR_QUAD_R","esp32p4::spi3::spi_ctrl::SPI_FCMD_DUAL_R","esp32p4::spi3::spi_ctrl::SPI_FCMD_QUAD_R","esp32p4::spi3::spi_ctrl::SPI_FREAD_DUAL_R","esp32p4::spi3::spi_ctrl::SPI_FREAD_QUAD_R","esp32p4::spi3::spi_ctrl::SPI_Q_POL_R","esp32p4::spi3::spi_ctrl::SPI_D_POL_R","esp32p4::spi3::spi_ctrl::SPI_HOLD_POL_R","esp32p4::spi3::spi_ctrl::SPI_WP_POL_R","esp32p4::spi3::spi_clock::SPI_CLK_EQU_SYSCLK_R","esp32p4::spi3::spi_user::SPI_DOUTDIN_R","esp32p4::spi3::spi_user::SPI_QPI_MODE_R","esp32p4::spi3::spi_user::SPI_TSCK_I_EDGE_R","esp32p4::spi3::spi_user::SPI_CS_HOLD_R","esp32p4::spi3::spi_user::SPI_CS_SETUP_R","esp32p4::spi3::spi_user::SPI_RSCK_I_EDGE_R","esp32p4::spi3::spi_user::SPI_CK_OUT_EDGE_R","esp32p4::spi3::spi_user::SPI_FWRITE_DUAL_R","esp32p4::spi3::spi_user::SPI_FWRITE_QUAD_R","esp32p4::spi3::spi_user::SPI_SIO_R","esp32p4::spi3::spi_user::SPI_USR_MISO_HIGHPART_R","esp32p4::spi3::spi_user::SPI_USR_MOSI_HIGHPART_R","esp32p4::spi3::spi_user::SPI_USR_DUMMY_IDLE_R","esp32p4::spi3::spi_user::SPI_USR_MOSI_R","esp32p4::spi3::spi_user::SPI_USR_MISO_R","esp32p4::spi3::spi_user::SPI_USR_DUMMY_R","esp32p4::spi3::spi_user::SPI_USR_ADDR_R","esp32p4::spi3::spi_user::SPI_USR_COMMAND_R","esp32p4::spi3::spi_user1::SPI_MST_WFULL_ERR_END_EN_R","esp32p4::spi3::spi_user2::SPI_MST_REMPTY_ERR_END_EN_R","esp32p4::spi3::spi_misc::SPI_CS0_DIS_R","esp32p4::spi3::spi_misc::SPI_CS1_DIS_R","esp32p4::spi3::spi_misc::SPI_CS2_DIS_R","esp32p4::spi3::spi_misc::SPI_CK_DIS_R","esp32p4::spi3::spi_misc::SPI_SLAVE_CS_POL_R","esp32p4::spi3::spi_misc::SPI_CK_IDLE_EDGE_R","esp32p4::spi3::spi_misc::SPI_CS_KEEP_ACTIVE_R","esp32p4::spi3::spi_misc::SPI_QUAD_DIN_PIN_SWAP_R","esp32p4::spi3::spi_din_mode::SPI_TIMING_HCLK_ACTIVE_R","esp32p4::spi3::spi_dout_mode::SPI_DOUT0_MODE_R","esp32p4::spi3::spi_dout_mode::SPI_DOUT1_MODE_R","esp32p4::spi3::spi_dout_mode::SPI_DOUT2_MODE_R","esp32p4::spi3::spi_dout_mode::SPI_DOUT3_MODE_R","esp32p4::spi3::spi_dma_conf::SPI_DMA_OUTFIFO_EMPTY_R","esp32p4::spi3::spi_dma_conf::SPI_DMA_INFIFO_FULL_R","esp32p4::spi3::spi_dma_conf::SPI_DMA_SLV_SEG_TRANS_EN_R","esp32p4::spi3::spi_dma_conf::SPI_SLV_RX_SEG_TRANS_CLR_EN_R","esp32p4::spi3::spi_dma_conf::SPI_SLV_TX_SEG_TRANS_CLR_EN_R","esp32p4::spi3::spi_dma_conf::SPI_RX_EOF_EN_R","esp32p4::spi3::spi_dma_conf::SPI_DMA_RX_ENA_R","esp32p4::spi3::spi_dma_conf::SPI_DMA_TX_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_DMA_INFIFO_FULL_ERR_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_EX_QPI_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_EN_QPI_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_CMD7_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_CMD8_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_CMD9_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_CMDA_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_RD_DMA_DONE_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_WR_DMA_DONE_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_RD_BUF_DONE_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_WR_BUF_DONE_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_TRANS_DONE_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_DMA_SEG_TRANS_DONE_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_BUF_ADDR_ERR_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_CMD_ERR_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_APP2_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_APP1_INT_ENA_R","esp32p4::spi3::spi_dma_int_raw::SPI_DMA_INFIFO_FULL_ERR_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_EX_QPI_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_EN_QPI_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_CMD7_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_CMD8_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_CMD9_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_CMDA_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_RD_DMA_DONE_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_WR_DMA_DONE_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_RD_BUF_DONE_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_WR_BUF_DONE_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_TRANS_DONE_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_DMA_SEG_TRANS_DONE_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_BUF_ADDR_ERR_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_CMD_ERR_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_APP2_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_APP1_INT_RAW_R","esp32p4::spi3::spi_dma_int_st::SPI_DMA_INFIFO_FULL_ERR_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_EX_QPI_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_EN_QPI_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_CMD7_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_CMD8_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_CMD9_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_CMDA_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_RD_DMA_DONE_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_WR_DMA_DONE_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_RD_BUF_DONE_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_WR_BUF_DONE_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_TRANS_DONE_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_DMA_SEG_TRANS_DONE_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_BUF_ADDR_ERR_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_CMD_ERR_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_APP2_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_APP1_INT_ST_R","esp32p4::spi3::spi_slave::SPI_CLK_MODE_13_R","esp32p4::spi3::spi_slave::SPI_RSCK_DATA_OUT_R","esp32p4::spi3::spi_slave::SPI_SLV_RDDMA_BITLEN_EN_R","esp32p4::spi3::spi_slave::SPI_SLV_WRDMA_BITLEN_EN_R","esp32p4::spi3::spi_slave::SPI_SLV_RDBUF_BITLEN_EN_R","esp32p4::spi3::spi_slave::SPI_SLV_WRBUF_BITLEN_EN_R","esp32p4::spi3::spi_slave::MODE_R","esp32p4::spi3::spi_slave::SPI_MST_FD_WAIT_DMA_TX_DATA_R","esp32p4::spi3::spi_clk_gate::SPI_CLK_EN_R","esp32p4::spi3::spi_clk_gate::SPI_MST_CLK_ACTIVE_R","esp32p4::spi3::spi_clk_gate::SPI_MST_CLK_SEL_R","esp32p4::systimer::conf::SYSTIMER_CLK_FO_R","esp32p4::systimer::conf::ETM_EN_R","esp32p4::systimer::conf::TARGET2_WORK_EN_R","esp32p4::systimer::conf::TARGET1_WORK_EN_R","esp32p4::systimer::conf::TARGET0_WORK_EN_R","esp32p4::systimer::conf::TIMER_UNIT1_CORE1_STALL_EN_R","esp32p4::systimer::conf::TIMER_UNIT1_CORE0_STALL_EN_R","esp32p4::systimer::conf::TIMER_UNIT0_CORE1_STALL_EN_R","esp32p4::systimer::conf::TIMER_UNIT0_CORE0_STALL_EN_R","esp32p4::systimer::conf::TIMER_UNIT1_WORK_EN_R","esp32p4::systimer::conf::TIMER_UNIT0_WORK_EN_R","esp32p4::systimer::conf::CLK_EN_R","esp32p4::systimer::unit0_op::TIMER_UNIT0_VALUE_VALID_R","esp32p4::systimer::unit1_op::TIMER_UNIT1_VALUE_VALID_R","esp32p4::systimer::target0_conf::TARGET0_PERIOD_MODE_R","esp32p4::systimer::target0_conf::TARGET0_TIMER_UNIT_SEL_R","esp32p4::systimer::target1_conf::TARGET1_PERIOD_MODE_R","esp32p4::systimer::target1_conf::TARGET1_TIMER_UNIT_SEL_R","esp32p4::systimer::target2_conf::TARGET2_PERIOD_MODE_R","esp32p4::systimer::target2_conf::TARGET2_TIMER_UNIT_SEL_R","esp32p4::systimer::int_ena::TARGET0_INT_ENA_R","esp32p4::systimer::int_ena::TARGET1_INT_ENA_R","esp32p4::systimer::int_ena::TARGET2_INT_ENA_R","esp32p4::systimer::int_raw::TARGET0_INT_RAW_R","esp32p4::systimer::int_raw::TARGET1_INT_RAW_R","esp32p4::systimer::int_raw::TARGET2_INT_RAW_R","esp32p4::systimer::int_st::TARGET0_INT_ST_R","esp32p4::systimer::int_st::TARGET1_INT_ST_R","esp32p4::systimer::int_st::TARGET2_INT_ST_R","esp32p4::timg0::tconfig::USE_XTAL_R","esp32p4::timg0::tconfig::ALARM_EN_R","esp32p4::timg0::tconfig::AUTORELOAD_R","esp32p4::timg0::tconfig::INCREASE_R","esp32p4::timg0::tconfig::EN_R","esp32p4::timg0::tupdate::UPDATE_R","esp32p4::timg0::wdtconfig0::WDT_APPCPU_RESET_EN_R","esp32p4::timg0::wdtconfig0::WDT_PROCPU_RESET_EN_R","esp32p4::timg0::wdtconfig0::WDT_FLASHBOOT_MOD_EN_R","esp32p4::timg0::wdtconfig0::WDT_USE_XTAL_R","esp32p4::timg0::wdtconfig0::WDT_EN_R","esp32p4::timg0::rtccalicfg::RTC_CALI_START_CYCLING_R","esp32p4::timg0::rtccalicfg::RTC_CALI_RDY_R","esp32p4::timg0::rtccalicfg::RTC_CALI_START_R","esp32p4::timg0::rtccalicfg1::RTC_CALI_CYCLING_DATA_VLD_R","esp32p4::timg0::int_ena_timers::T0_INT_ENA_R","esp32p4::timg0::int_ena_timers::T1_INT_ENA_R","esp32p4::timg0::int_ena_timers::WDT_INT_ENA_R","esp32p4::timg0::int_raw_timers::T0_INT_RAW_R","esp32p4::timg0::int_raw_timers::T1_INT_RAW_R","esp32p4::timg0::int_raw_timers::WDT_INT_RAW_R","esp32p4::timg0::int_st_timers::T0_INT_ST_R","esp32p4::timg0::int_st_timers::T1_INT_ST_R","esp32p4::timg0::int_st_timers::WDT_INT_ST_R","esp32p4::timg0::rtccalicfg2::RTC_CALI_TIMEOUT_R","esp32p4::timg0::regclk::ETM_EN_R","esp32p4::timg0::regclk::WDT_CLK_IS_ACTIVE_R","esp32p4::timg0::regclk::TIMER_CLK_IS_ACTIVE_R","esp32p4::timg0::regclk::CLK_EN_R","esp32p4::trace0::fifo_status::FIFO_EMPTY_R","esp32p4::trace0::intr_ena::FIFO_OVERFLOW_INTR_ENA_R","esp32p4::trace0::intr_ena::MEM_FULL_INTR_ENA_R","esp32p4::trace0::intr_raw::FIFO_OVERFLOW_INTR_RAW_R","esp32p4::trace0::intr_raw::MEM_FULL_INTR_RAW_R","esp32p4::trace0::trigger::MEM_LOOP_R","esp32p4::trace0::trigger::RESTART_ENA_R","esp32p4::trace0::config::DM_TRIGGER_ENA_R","esp32p4::trace0::config::RESET_ENA_R","esp32p4::trace0::config::HALT_ENA_R","esp32p4::trace0::config::STALL_ENA_R","esp32p4::trace0::config::FULL_ADDRESS_R","esp32p4::trace0::config::IMPLICIT_EXCEPT_R","esp32p4::trace0::filter_control::FILTER_EN_R","esp32p4::trace0::filter_control::MATCH_COMP_R","esp32p4::trace0::filter_control::MATCH_PRIVILEGE_R","esp32p4::trace0::filter_control::MATCH_ECAUSE_R","esp32p4::trace0::filter_control::MATCH_INTERRUPT_R","esp32p4::trace0::filter_match_control::MATCH_CHOICE_PRIVILEGE_R","esp32p4::trace0::filter_match_control::MATCH_VALUE_INTERRUPT_R","esp32p4::trace0::filter_comparator_control::P_INPUT_R","esp32p4::trace0::filter_comparator_control::P_NOTIFY_R","esp32p4::trace0::filter_comparator_control::S_INPUT_R","esp32p4::trace0::filter_comparator_control::S_NOTIFY_R","esp32p4::trace0::clock_gate::CLK_EN_R","esp32p4::lp_tsens::ctrl::READY_R","esp32p4::lp_tsens::ctrl::SAMPLE_EN_R","esp32p4::lp_tsens::ctrl::WAKEUP_MASK_R","esp32p4::lp_tsens::ctrl::INT_EN_R","esp32p4::lp_tsens::ctrl::IN_INV_R","esp32p4::lp_tsens::ctrl::POWER_UP_R","esp32p4::lp_tsens::ctrl::POWER_UP_FORCE_R","esp32p4::lp_tsens::ctrl2::CLK_INV_R","esp32p4::lp_tsens::int_raw::COCPU_TSENS_WAKE_INT_RAW_R","esp32p4::lp_tsens::int_st::COCPU_TSENS_WAKE_INT_ST_R","esp32p4::lp_tsens::int_ena::COCPU_TSENS_WAKE_INT_ENA_R","esp32p4::lp_tsens::clk_conf::CLK_EN_R","esp32p4::lp_tsens::wakeup_ctrl::WAKEUP_OVER_UPPER_TH_R","esp32p4::lp_tsens::wakeup_ctrl::WAKEUP_EN_R","esp32p4::lp_tsens::wakeup_ctrl::WAKEUP_MODE_R","esp32p4::lp_tsens::rnd_eco_cs::RND_ECO_EN_R","esp32p4::lp_tsens::rnd_eco_cs::RND_ECO_RESULT_R","esp32p4::twai0::mode::RESET_MODE_R","esp32p4::twai0::mode::LISTEN_ONLY_MODE_R","esp32p4::twai0::mode::SELF_TEST_MODE_R","esp32p4::twai0::mode::ACCEPTANCE_FILTER_MODE_R","esp32p4::twai0::status::RECEIVE_BUFFER_R","esp32p4::twai0::status::OVERRUN_R","esp32p4::twai0::status::TRANSMIT_BUFFER_R","esp32p4::twai0::status::TRANSMISSION_COMPLETE_R","esp32p4::twai0::status::RECEIVE_R","esp32p4::twai0::status::TRANSMIT_R","esp32p4::twai0::status::ERR_R","esp32p4::twai0::status::NODE_BUS_OFF_R","esp32p4::twai0::status::MISS_R","esp32p4::twai0::interrupt::RECEIVE_INT_ST_R","esp32p4::twai0::interrupt::TRANSMIT_INT_ST_R","esp32p4::twai0::interrupt::ERR_WARNING_INT_ST_R","esp32p4::twai0::interrupt::DATA_OVERRUN_INT_ST_R","esp32p4::twai0::interrupt::TS_COUNTER_OVFL_INT_ST_R","esp32p4::twai0::interrupt::ERR_PASSIVE_INT_ST_R","esp32p4::twai0::interrupt::ARBITRATION_LOST_INT_ST_R","esp32p4::twai0::interrupt::BUS_ERR_INT_ST_R","esp32p4::twai0::interrupt::IDLE_INT_ST_R","esp32p4::twai0::interrupt_enable::EXT_RECEIVE_INT_ENA_R","esp32p4::twai0::interrupt_enable::EXT_TRANSMIT_INT_ENA_R","esp32p4::twai0::interrupt_enable::EXT_ERR_WARNING_INT_ENA_R","esp32p4::twai0::interrupt_enable::EXT_DATA_OVERRUN_INT_ENA_R","esp32p4::twai0::interrupt_enable::TS_COUNTER_OVFL_INT_ENA_R","esp32p4::twai0::interrupt_enable::ERR_PASSIVE_INT_ENA_R","esp32p4::twai0::interrupt_enable::ARBITRATION_LOST_INT_ENA_R","esp32p4::twai0::interrupt_enable::BUS_ERR_INT_ENA_R","esp32p4::twai0::interrupt_enable::IDLE_INT_ENA_R","esp32p4::twai0::bus_timing_1::TIME_SAMPLING_R","esp32p4::twai0::err_code_cap::ERR_CAPTURE_CODE_DIRECTION_R","esp32p4::twai0::clock_divider::CLOCK_OFF_R","esp32p4::twai0::sw_standby_cfg::SW_STANDBY_EN_R","esp32p4::twai0::sw_standby_cfg::SW_STANDBY_CLR_R","esp32p4::twai0::hw_cfg::HW_STANDBY_EN_R","esp32p4::twai0::eco_cfg::RDN_ENA_R","esp32p4::twai0::eco_cfg::RDN_RESULT_R","esp32p4::twai0::timestamp_cfg::TS_ENABLE_R","esp32p4::uart0::int_raw::RXFIFO_FULL_INT_RAW_R","esp32p4::uart0::int_raw::TXFIFO_EMPTY_INT_RAW_R","esp32p4::uart0::int_raw::PARITY_ERR_INT_RAW_R","esp32p4::uart0::int_raw::FRM_ERR_INT_RAW_R","esp32p4::uart0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32p4::uart0::int_raw::DSR_CHG_INT_RAW_R","esp32p4::uart0::int_raw::CTS_CHG_INT_RAW_R","esp32p4::uart0::int_raw::BRK_DET_INT_RAW_R","esp32p4::uart0::int_raw::RXFIFO_TOUT_INT_RAW_R","esp32p4::uart0::int_raw::SW_XON_INT_RAW_R","esp32p4::uart0::int_raw::SW_XOFF_INT_RAW_R","esp32p4::uart0::int_raw::GLITCH_DET_INT_RAW_R","esp32p4::uart0::int_raw::TX_BRK_DONE_INT_RAW_R","esp32p4::uart0::int_raw::TX_BRK_IDLE_DONE_INT_RAW_R","esp32p4::uart0::int_raw::TX_DONE_INT_RAW_R","esp32p4::uart0::int_raw::RS485_PARITY_ERR_INT_RAW_R","esp32p4::uart0::int_raw::RS485_FRM_ERR_INT_RAW_R","esp32p4::uart0::int_raw::RS485_CLASH_INT_RAW_R","esp32p4::uart0::int_raw::AT_CMD_CHAR_DET_INT_RAW_R","esp32p4::uart0::int_raw::WAKEUP_INT_RAW_R","esp32p4::uart0::int_st::RXFIFO_FULL_INT_ST_R","esp32p4::uart0::int_st::TXFIFO_EMPTY_INT_ST_R","esp32p4::uart0::int_st::PARITY_ERR_INT_ST_R","esp32p4::uart0::int_st::FRM_ERR_INT_ST_R","esp32p4::uart0::int_st::RXFIFO_OVF_INT_ST_R","esp32p4::uart0::int_st::DSR_CHG_INT_ST_R","esp32p4::uart0::int_st::CTS_CHG_INT_ST_R","esp32p4::uart0::int_st::BRK_DET_INT_ST_R","esp32p4::uart0::int_st::RXFIFO_TOUT_INT_ST_R","esp32p4::uart0::int_st::SW_XON_INT_ST_R","esp32p4::uart0::int_st::SW_XOFF_INT_ST_R","esp32p4::uart0::int_st::GLITCH_DET_INT_ST_R","esp32p4::uart0::int_st::TX_BRK_DONE_INT_ST_R","esp32p4::uart0::int_st::TX_BRK_IDLE_DONE_INT_ST_R","esp32p4::uart0::int_st::TX_DONE_INT_ST_R","esp32p4::uart0::int_st::RS485_PARITY_ERR_INT_ST_R","esp32p4::uart0::int_st::RS485_FRM_ERR_INT_ST_R","esp32p4::uart0::int_st::RS485_CLASH_INT_ST_R","esp32p4::uart0::int_st::AT_CMD_CHAR_DET_INT_ST_R","esp32p4::uart0::int_st::WAKEUP_INT_ST_R","esp32p4::uart0::int_ena::RXFIFO_FULL_INT_ENA_R","esp32p4::uart0::int_ena::TXFIFO_EMPTY_INT_ENA_R","esp32p4::uart0::int_ena::PARITY_ERR_INT_ENA_R","esp32p4::uart0::int_ena::FRM_ERR_INT_ENA_R","esp32p4::uart0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32p4::uart0::int_ena::DSR_CHG_INT_ENA_R","esp32p4::uart0::int_ena::CTS_CHG_INT_ENA_R","esp32p4::uart0::int_ena::BRK_DET_INT_ENA_R","esp32p4::uart0::int_ena::RXFIFO_TOUT_INT_ENA_R","esp32p4::uart0::int_ena::SW_XON_INT_ENA_R","esp32p4::uart0::int_ena::SW_XOFF_INT_ENA_R","esp32p4::uart0::int_ena::GLITCH_DET_INT_ENA_R","esp32p4::uart0::int_ena::TX_BRK_DONE_INT_ENA_R","esp32p4::uart0::int_ena::TX_BRK_IDLE_DONE_INT_ENA_R","esp32p4::uart0::int_ena::TX_DONE_INT_ENA_R","esp32p4::uart0::int_ena::RS485_PARITY_ERR_INT_ENA_R","esp32p4::uart0::int_ena::RS485_FRM_ERR_INT_ENA_R","esp32p4::uart0::int_ena::RS485_CLASH_INT_ENA_R","esp32p4::uart0::int_ena::AT_CMD_CHAR_DET_INT_ENA_R","esp32p4::uart0::int_ena::WAKEUP_INT_ENA_R","esp32p4::uart0::rx_filt::GLITCH_FILT_EN_R","esp32p4::uart0::status::DSRN_R","esp32p4::uart0::status::CTSN_R","esp32p4::uart0::status::RXD_R","esp32p4::uart0::status::DTRN_R","esp32p4::uart0::status::RTSN_R","esp32p4::uart0::status::TXD_R","esp32p4::uart0::conf0::PARITY_R","esp32p4::uart0::conf0::PARITY_EN_R","esp32p4::uart0::conf0::TXD_BRK_R","esp32p4::uart0::conf0::IRDA_DPLX_R","esp32p4::uart0::conf0::IRDA_TX_EN_R","esp32p4::uart0::conf0::IRDA_WCTL_R","esp32p4::uart0::conf0::IRDA_TX_INV_R","esp32p4::uart0::conf0::IRDA_RX_INV_R","esp32p4::uart0::conf0::LOOPBACK_R","esp32p4::uart0::conf0::TX_FLOW_EN_R","esp32p4::uart0::conf0::IRDA_EN_R","esp32p4::uart0::conf0::RXD_INV_R","esp32p4::uart0::conf0::TXD_INV_R","esp32p4::uart0::conf0::DIS_RX_DAT_OVF_R","esp32p4::uart0::conf0::ERR_WR_MASK_R","esp32p4::uart0::conf0::AUTOBAUD_EN_R","esp32p4::uart0::conf0::MEM_CLK_EN_R","esp32p4::uart0::conf0::SW_RTS_R","esp32p4::uart0::conf0::RXFIFO_RST_R","esp32p4::uart0::conf0::TXFIFO_RST_R","esp32p4::uart0::conf1::CTS_INV_R","esp32p4::uart0::conf1::DSR_INV_R","esp32p4::uart0::conf1::RTS_INV_R","esp32p4::uart0::conf1::DTR_INV_R","esp32p4::uart0::conf1::SW_DTR_R","esp32p4::uart0::conf1::CLK_EN_R","esp32p4::uart0::hwfc_conf::RX_FLOW_EN_R","esp32p4::uart0::swfc_conf0::XON_XOFF_STILL_SEND_R","esp32p4::uart0::swfc_conf0::SW_FLOW_CON_EN_R","esp32p4::uart0::swfc_conf0::XONOFF_DEL_R","esp32p4::uart0::swfc_conf0::FORCE_XON_R","esp32p4::uart0::swfc_conf0::FORCE_XOFF_R","esp32p4::uart0::swfc_conf0::SEND_XON_R","esp32p4::uart0::swfc_conf0::SEND_XOFF_R","esp32p4::uart0::rs485_conf::RS485_EN_R","esp32p4::uart0::rs485_conf::DL0_EN_R","esp32p4::uart0::rs485_conf::DL1_EN_R","esp32p4::uart0::rs485_conf::RS485TX_RX_EN_R","esp32p4::uart0::rs485_conf::RS485RXBY_TX_EN_R","esp32p4::uart0::rs485_conf::RS485_RX_DLY_NUM_R","esp32p4::uart0::mem_conf::MEM_FORCE_PD_R","esp32p4::uart0::mem_conf::MEM_FORCE_PU_R","esp32p4::uart0::tout_conf::RX_TOUT_EN_R","esp32p4::uart0::tout_conf::RX_TOUT_FLOW_DIS_R","esp32p4::uart0::clk_conf::TX_SCLK_EN_R","esp32p4::uart0::clk_conf::RX_SCLK_EN_R","esp32p4::uart0::clk_conf::TX_RST_CORE_R","esp32p4::uart0::clk_conf::RX_RST_CORE_R","esp32p4::uart0::afifo_status::TX_AFIFO_FULL_R","esp32p4::uart0::afifo_status::TX_AFIFO_EMPTY_R","esp32p4::uart0::afifo_status::RX_AFIFO_FULL_R","esp32p4::uart0::afifo_status::RX_AFIFO_EMPTY_R","esp32p4::uart0::reg_update::REG_UPDATE_R","esp32p4::uhci0::conf0::TX_RST_R","esp32p4::uhci0::conf0::RX_RST_R","esp32p4::uhci0::conf0::SEPER_EN_R","esp32p4::uhci0::conf0::HEAD_EN_R","esp32p4::uhci0::conf0::CRC_REC_EN_R","esp32p4::uhci0::conf0::UART_IDLE_EOF_EN_R","esp32p4::uhci0::conf0::LEN_EOF_EN_R","esp32p4::uhci0::conf0::ENCODE_CRC_EN_R","esp32p4::uhci0::conf0::CLK_EN_R","esp32p4::uhci0::conf0::UART_RX_BRK_EOF_EN_R","esp32p4::uhci0::int_raw::RX_START_INT_RAW_R","esp32p4::uhci0::int_raw::TX_START_INT_RAW_R","esp32p4::uhci0::int_raw::RX_HUNG_INT_RAW_R","esp32p4::uhci0::int_raw::TX_HUNG_INT_RAW_R","esp32p4::uhci0::int_raw::SEND_S_REG_Q_INT_RAW_R","esp32p4::uhci0::int_raw::SEND_A_REG_Q_INT_RAW_R","esp32p4::uhci0::int_raw::OUT_EOF_INT_RAW_R","esp32p4::uhci0::int_raw::APP_CTRL0_INT_RAW_R","esp32p4::uhci0::int_raw::APP_CTRL1_INT_RAW_R","esp32p4::uhci0::int_st::RX_START_INT_ST_R","esp32p4::uhci0::int_st::TX_START_INT_ST_R","esp32p4::uhci0::int_st::RX_HUNG_INT_ST_R","esp32p4::uhci0::int_st::TX_HUNG_INT_ST_R","esp32p4::uhci0::int_st::SEND_S_REG_Q_INT_ST_R","esp32p4::uhci0::int_st::SEND_A_REG_Q_INT_ST_R","esp32p4::uhci0::int_st::OUTLINK_EOF_ERR_INT_ST_R","esp32p4::uhci0::int_st::APP_CTRL0_INT_ST_R","esp32p4::uhci0::int_st::APP_CTRL1_INT_ST_R","esp32p4::uhci0::int_ena::RX_START_INT_ENA_R","esp32p4::uhci0::int_ena::TX_START_INT_ENA_R","esp32p4::uhci0::int_ena::RX_HUNG_INT_ENA_R","esp32p4::uhci0::int_ena::TX_HUNG_INT_ENA_R","esp32p4::uhci0::int_ena::SEND_S_REG_Q_INT_ENA_R","esp32p4::uhci0::int_ena::SEND_A_REG_Q_INT_ENA_R","esp32p4::uhci0::int_ena::OUTLINK_EOF_ERR_INT_ENA_R","esp32p4::uhci0::int_ena::APP_CTRL0_INT_ENA_R","esp32p4::uhci0::int_ena::APP_CTRL1_INT_ENA_R","esp32p4::uhci0::conf1::CHECK_SUM_EN_R","esp32p4::uhci0::conf1::CHECK_SEQ_EN_R","esp32p4::uhci0::conf1::CRC_DISABLE_R","esp32p4::uhci0::conf1::SAVE_HEAD_R","esp32p4::uhci0::conf1::TX_CHECK_SUM_RE_R","esp32p4::uhci0::conf1::TX_ACK_NUM_RE_R","esp32p4::uhci0::conf1::WAIT_SW_START_R","esp32p4::uhci0::escape_conf::TX_C0_ESC_EN_R","esp32p4::uhci0::escape_conf::TX_DB_ESC_EN_R","esp32p4::uhci0::escape_conf::TX_11_ESC_EN_R","esp32p4::uhci0::escape_conf::TX_13_ESC_EN_R","esp32p4::uhci0::escape_conf::RX_C0_ESC_EN_R","esp32p4::uhci0::escape_conf::RX_DB_ESC_EN_R","esp32p4::uhci0::escape_conf::RX_11_ESC_EN_R","esp32p4::uhci0::escape_conf::RX_13_ESC_EN_R","esp32p4::uhci0::hung_conf::TXFIFO_TIMEOUT_ENA_R","esp32p4::uhci0::hung_conf::RXFIFO_TIMEOUT_ENA_R","esp32p4::uhci0::quick_sent::ALWAYS_SEND_EN_R","esp32p4::usb_device::ep1_conf::SERIAL_IN_EP_DATA_FREE_R","esp32p4::usb_device::ep1_conf::SERIAL_OUT_EP_DATA_AVAIL_R","esp32p4::usb_device::int_raw::JTAG_IN_FLUSH_INT_RAW_R","esp32p4::usb_device::int_raw::SOF_INT_RAW_R","esp32p4::usb_device::int_raw::SERIAL_OUT_RECV_PKT_INT_RAW_R","esp32p4::usb_device::int_raw::SERIAL_IN_EMPTY_INT_RAW_R","esp32p4::usb_device::int_raw::PID_ERR_INT_RAW_R","esp32p4::usb_device::int_raw::CRC5_ERR_INT_RAW_R","esp32p4::usb_device::int_raw::CRC16_ERR_INT_RAW_R","esp32p4::usb_device::int_raw::STUFF_ERR_INT_RAW_R","esp32p4::usb_device::int_raw::IN_TOKEN_REC_IN_EP1_INT_RAW_R","esp32p4::usb_device::int_raw::USB_BUS_RESET_INT_RAW_R","esp32p4::usb_device::int_raw::OUT_EP1_ZERO_PAYLOAD_INT_RAW_R","esp32p4::usb_device::int_raw::OUT_EP2_ZERO_PAYLOAD_INT_RAW_R","esp32p4::usb_device::int_raw::RTS_CHG_INT_RAW_R","esp32p4::usb_device::int_raw::DTR_CHG_INT_RAW_R","esp32p4::usb_device::int_raw::GET_LINE_CODE_INT_RAW_R","esp32p4::usb_device::int_raw::SET_LINE_CODE_INT_RAW_R","esp32p4::usb_device::int_st::JTAG_IN_FLUSH_INT_ST_R","esp32p4::usb_device::int_st::SOF_INT_ST_R","esp32p4::usb_device::int_st::SERIAL_OUT_RECV_PKT_INT_ST_R","esp32p4::usb_device::int_st::SERIAL_IN_EMPTY_INT_ST_R","esp32p4::usb_device::int_st::PID_ERR_INT_ST_R","esp32p4::usb_device::int_st::CRC5_ERR_INT_ST_R","esp32p4::usb_device::int_st::CRC16_ERR_INT_ST_R","esp32p4::usb_device::int_st::STUFF_ERR_INT_ST_R","esp32p4::usb_device::int_st::IN_TOKEN_REC_IN_EP1_INT_ST_R","esp32p4::usb_device::int_st::USB_BUS_RESET_INT_ST_R","esp32p4::usb_device::int_st::OUT_EP1_ZERO_PAYLOAD_INT_ST_R","esp32p4::usb_device::int_st::OUT_EP2_ZERO_PAYLOAD_INT_ST_R","esp32p4::usb_device::int_st::RTS_CHG_INT_ST_R","esp32p4::usb_device::int_st::DTR_CHG_INT_ST_R","esp32p4::usb_device::int_st::GET_LINE_CODE_INT_ST_R","esp32p4::usb_device::int_st::SET_LINE_CODE_INT_ST_R","esp32p4::usb_device::int_ena::JTAG_IN_FLUSH_INT_ENA_R","esp32p4::usb_device::int_ena::SOF_INT_ENA_R","esp32p4::usb_device::int_ena::SERIAL_OUT_RECV_PKT_INT_ENA_R","esp32p4::usb_device::int_ena::SERIAL_IN_EMPTY_INT_ENA_R","esp32p4::usb_device::int_ena::PID_ERR_INT_ENA_R","esp32p4::usb_device::int_ena::CRC5_ERR_INT_ENA_R","esp32p4::usb_device::int_ena::CRC16_ERR_INT_ENA_R","esp32p4::usb_device::int_ena::STUFF_ERR_INT_ENA_R","esp32p4::usb_device::int_ena::IN_TOKEN_REC_IN_EP1_INT_ENA_R","esp32p4::usb_device::int_ena::USB_BUS_RESET_INT_ENA_R","esp32p4::usb_device::int_ena::OUT_EP1_ZERO_PAYLOAD_INT_ENA_R","esp32p4::usb_device::int_ena::OUT_EP2_ZERO_PAYLOAD_INT_ENA_R","esp32p4::usb_device::int_ena::RTS_CHG_INT_ENA_R","esp32p4::usb_device::int_ena::DTR_CHG_INT_ENA_R","esp32p4::usb_device::int_ena::GET_LINE_CODE_INT_ENA_R","esp32p4::usb_device::int_ena::SET_LINE_CODE_INT_ENA_R","esp32p4::usb_device::conf0::PHY_SEL_R","esp32p4::usb_device::conf0::EXCHG_PINS_OVERRIDE_R","esp32p4::usb_device::conf0::EXCHG_PINS_R","esp32p4::usb_device::conf0::VREF_OVERRIDE_R","esp32p4::usb_device::conf0::PAD_PULL_OVERRIDE_R","esp32p4::usb_device::conf0::DP_PULLUP_R","esp32p4::usb_device::conf0::DP_PULLDOWN_R","esp32p4::usb_device::conf0::DM_PULLUP_R","esp32p4::usb_device::conf0::DM_PULLDOWN_R","esp32p4::usb_device::conf0::PULLUP_VALUE_R","esp32p4::usb_device::conf0::USB_PAD_ENABLE_R","esp32p4::usb_device::conf0::USB_JTAG_BRIDGE_EN_R","esp32p4::usb_device::test::TEST_ENABLE_R","esp32p4::usb_device::test::TEST_USB_OE_R","esp32p4::usb_device::test::TEST_TX_DP_R","esp32p4::usb_device::test::TEST_TX_DM_R","esp32p4::usb_device::test::TEST_RX_RCV_R","esp32p4::usb_device::test::TEST_RX_DP_R","esp32p4::usb_device::test::TEST_RX_DM_R","esp32p4::usb_device::jfifo_st::IN_FIFO_EMPTY_R","esp32p4::usb_device::jfifo_st::IN_FIFO_FULL_R","esp32p4::usb_device::jfifo_st::OUT_FIFO_EMPTY_R","esp32p4::usb_device::jfifo_st::OUT_FIFO_FULL_R","esp32p4::usb_device::jfifo_st::IN_FIFO_RESET_R","esp32p4::usb_device::jfifo_st::OUT_FIFO_RESET_R","esp32p4::usb_device::misc_conf::CLK_EN_R","esp32p4::usb_device::mem_conf::USB_MEM_PD_R","esp32p4::usb_device::mem_conf::USB_MEM_CLK_EN_R","esp32p4::usb_device::chip_rst::RTS_R","esp32p4::usb_device::chip_rst::DTR_R","esp32p4::usb_device::chip_rst::USB_UART_CHIP_RST_DIS_R","esp32p4::usb_device::ser_afifo_config::SERIAL_IN_AFIFO_RESET_WR_R","esp32p4::usb_device::ser_afifo_config::SERIAL_IN_AFIFO_RESET_RD_R","esp32p4::usb_device::ser_afifo_config::SERIAL_OUT_AFIFO_RESET_WR_R","esp32p4::usb_device::ser_afifo_config::SERIAL_OUT_AFIFO_RESET_RD_R","esp32p4::usb_device::ser_afifo_config::SERIAL_OUT_AFIFO_REMPTY_R","esp32p4::usb_device::ser_afifo_config::SERIAL_IN_AFIFO_WFULL_R","esp32p4::usb_device::bus_reset_st::USB_BUS_RESET_ST_R","esp32p4::usb_device::eco_cell_ctrl_48::RDN_RESULT_48_R","esp32p4::usb_device::eco_cell_ctrl_48::RDN_ENA_48_R","esp32p4::usb_device::eco_cell_ctrl_apb::RDN_RESULT_APB_R","esp32p4::usb_device::eco_cell_ctrl_apb::RDN_ENA_APB_R","esp32p4::usb_wrap::otg_conf::SRP_SESSEND_OVERRIDE_R","esp32p4::usb_wrap::otg_conf::SRP_SESSEND_VALUE_R","esp32p4::usb_wrap::otg_conf::PHY_SEL_R","esp32p4::usb_wrap::otg_conf::DFIFO_FORCE_PD_R","esp32p4::usb_wrap::otg_conf::DBNCE_FLTR_BYPASS_R","esp32p4::usb_wrap::otg_conf::EXCHG_PINS_OVERRIDE_R","esp32p4::usb_wrap::otg_conf::EXCHG_PINS_R","esp32p4::usb_wrap::otg_conf::VREF_OVERRIDE_R","esp32p4::usb_wrap::otg_conf::PAD_PULL_OVERRIDE_R","esp32p4::usb_wrap::otg_conf::DP_PULLUP_R","esp32p4::usb_wrap::otg_conf::DP_PULLDOWN_R","esp32p4::usb_wrap::otg_conf::DM_PULLUP_R","esp32p4::usb_wrap::otg_conf::DM_PULLDOWN_R","esp32p4::usb_wrap::otg_conf::PULLUP_VALUE_R","esp32p4::usb_wrap::otg_conf::USB_PAD_ENABLE_R","esp32p4::usb_wrap::otg_conf::AHB_CLK_FORCE_ON_R","esp32p4::usb_wrap::otg_conf::PHY_CLK_FORCE_ON_R","esp32p4::usb_wrap::otg_conf::PHY_TX_EDGE_SEL_R","esp32p4::usb_wrap::otg_conf::DFIFO_FORCE_PU_R","esp32p4::usb_wrap::otg_conf::CLK_EN_R","esp32p4::usb_wrap::test_conf::TEST_ENABLE_R","esp32p4::usb_wrap::test_conf::TEST_USB_OE_R","esp32p4::usb_wrap::test_conf::TEST_TX_DP_R","esp32p4::usb_wrap::test_conf::TEST_TX_DM_R","esp32p4::usb_wrap::test_conf::TEST_RX_RCV_R","esp32p4::usb_wrap::test_conf::TEST_RX_DP_R","esp32p4::usb_wrap::test_conf::TEST_RX_DM_R"],["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-PartialEq%3CFI%3E-for-BitReader%3CFI%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/esp32p4/generic.rs.html#287-296\">source</a><a href=\"#impl-PartialEq%3CFI%3E-for-BitReader%3CFI%3E\" class=\"anchor\">ยง</a><h3 class=\"code-header\">impl&lt;FI&gt; PartialEq&lt;FI&gt; for <a class=\"type\" href=\"esp32p4/generic/type.BitReader.html\" title=\"type esp32p4::generic::BitReader\">BitReader</a>&lt;FI&gt;<div class=\"where\">where\n    FI: Copy,\n    bool: From&lt;FI&gt;,</div></h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.eq\" class=\"method trait-impl\"><a class=\"src rightside\" href=\"src/esp32p4/generic.rs.html#293-295\">source</a><a href=\"#method.eq\" class=\"anchor\">ยง</a><h4 class=\"code-header\">fn <a class=\"fn\">eq</a>(&amp;self, other: &amp;FI) -&gt; bool</h4></section></summary><div class='docblock'>This method tests for <code>self</code> and <code>other</code> values to be equal, and is used\nby <code>==</code>.</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.ne\" class=\"method trait-impl\"><span class=\"since rightside\" title=\"Stable since Rust version 1.0.0\">1.0.0</span><a href=\"#method.ne\" class=\"anchor\">ยง</a><h4 class=\"code-header\">fn <a class=\"fn\">ne</a>(&amp;self, other: &amp;Rhs) -&gt; bool</h4></section></summary><div class='docblock'>This method tests for <code>!=</code>. The default implementation is almost always\nsufficient, and should not be overridden without very good reason.</div></details></div></details>","PartialEq<FI>","esp32p4::adc::ctrl::START_FORCE_R","esp32p4::adc::ctrl::START_R","esp32p4::adc::ctrl::SAR_SEL_R","esp32p4::adc::ctrl::SAR_CLK_GATED_R","esp32p4::adc::ctrl::SAR1_PATT_P_CLEAR_R","esp32p4::adc::ctrl::SAR2_PATT_P_CLEAR_R","esp32p4::adc::ctrl::DATA_SAR_SEL_R","esp32p4::adc::ctrl::DATA_TO_I2S_R","esp32p4::adc::ctrl2::MEAS_NUM_LIMIT_R","esp32p4::adc::ctrl2::SAR1_INV_R","esp32p4::adc::ctrl2::SAR2_INV_R","esp32p4::adc::ctrl2::TIMER_SEL_R","esp32p4::adc::ctrl2::TIMER_EN_R","esp32p4::adc::arb_ctrl::ARB_APB_FORCE_R","esp32p4::adc::arb_ctrl::ARB_RTC_FORCE_R","esp32p4::adc::arb_ctrl::ARB_WIFI_FORCE_R","esp32p4::adc::arb_ctrl::ARB_GRANT_FORCE_R","esp32p4::adc::arb_ctrl::ARB_FIX_PRIORITY_R","esp32p4::adc::filter_ctrl0::FILTER_RESET_R","esp32p4::adc::thres_ctrl::THRES_ALL_EN_R","esp32p4::adc::thres_ctrl::THRES3_EN_R","esp32p4::adc::thres_ctrl::THRES2_EN_R","esp32p4::adc::thres_ctrl::THRES1_EN_R","esp32p4::adc::thres_ctrl::THRES0_EN_R","esp32p4::adc::int_ena::THRES1_LOW_INT_ENA_R","esp32p4::adc::int_ena::THRES0_LOW_INT_ENA_R","esp32p4::adc::int_ena::THRES1_HIGH_INT_ENA_R","esp32p4::adc::int_ena::THRES0_HIGH_INT_ENA_R","esp32p4::adc::int_ena::SAR2_DONE_INT_ENA_R","esp32p4::adc::int_ena::SAR1_DONE_INT_ENA_R","esp32p4::adc::int_raw::THRES1_LOW_INT_RAW_R","esp32p4::adc::int_raw::THRES0_LOW_INT_RAW_R","esp32p4::adc::int_raw::THRES1_HIGH_INT_RAW_R","esp32p4::adc::int_raw::THRES0_HIGH_INT_RAW_R","esp32p4::adc::int_raw::SAR2_DONE_INT_RAW_R","esp32p4::adc::int_raw::SAR1_DONE_INT_RAW_R","esp32p4::adc::int_st::THRES1_LOW_INT_ST_R","esp32p4::adc::int_st::THRES0_LOW_INT_ST_R","esp32p4::adc::int_st::THRES1_HIGH_INT_ST_R","esp32p4::adc::int_st::THRES0_HIGH_INT_ST_R","esp32p4::adc::int_st::APB_SARADC2_DONE_INT_ST_R","esp32p4::adc::int_st::APB_SARADC1_DONE_INT_ST_R","esp32p4::adc::dma_conf::APB_ADC_RESET_FSM_R","esp32p4::adc::dma_conf::APB_ADC_TRANS_R","esp32p4::adc::rnd_eco_cs::RND_ECO_EN_R","esp32p4::adc::rnd_eco_cs::RND_ECO_RESULT_R","esp32p4::adc::ctrl_date::CLK_EN_R","esp32p4::aes::dma_enable::DMA_ENABLE_R","esp32p4::aes::inc_sel::INC_SEL_R","esp32p4::aes::int_ena::INT_ENA_R","esp32p4::ahb_dma::in_int_raw_ch::IN_DONE_CH_INT_RAW_R","esp32p4::ahb_dma::in_int_raw_ch::IN_SUC_EOF_CH_INT_RAW_R","esp32p4::ahb_dma::in_int_raw_ch::IN_ERR_EOF_CH_INT_RAW_R","esp32p4::ahb_dma::in_int_raw_ch::IN_DSCR_ERR_CH_INT_RAW_R","esp32p4::ahb_dma::in_int_raw_ch::IN_DSCR_EMPTY_CH_INT_RAW_R","esp32p4::ahb_dma::in_int_raw_ch::INFIFO_OVF_CH_INT_RAW_R","esp32p4::ahb_dma::in_int_raw_ch::INFIFO_UDF_CH_INT_RAW_R","esp32p4::ahb_dma::in_int_st_ch::IN_DONE_CH_INT_ST_R","esp32p4::ahb_dma::in_int_st_ch::IN_SUC_EOF_CH_INT_ST_R","esp32p4::ahb_dma::in_int_st_ch::IN_ERR_EOF_CH_INT_ST_R","esp32p4::ahb_dma::in_int_st_ch::IN_DSCR_ERR_CH_INT_ST_R","esp32p4::ahb_dma::in_int_st_ch::IN_DSCR_EMPTY_CH_INT_ST_R","esp32p4::ahb_dma::in_int_st_ch::INFIFO_OVF_CH_INT_ST_R","esp32p4::ahb_dma::in_int_st_ch::INFIFO_UDF_CH_INT_ST_R","esp32p4::ahb_dma::in_int_ena_ch::IN_DONE_CH_INT_ENA_R","esp32p4::ahb_dma::in_int_ena_ch::IN_SUC_EOF_CH_INT_ENA_R","esp32p4::ahb_dma::in_int_ena_ch::IN_ERR_EOF_CH_INT_ENA_R","esp32p4::ahb_dma::in_int_ena_ch::IN_DSCR_ERR_CH_INT_ENA_R","esp32p4::ahb_dma::in_int_ena_ch::IN_DSCR_EMPTY_CH_INT_ENA_R","esp32p4::ahb_dma::in_int_ena_ch::INFIFO_OVF_CH_INT_ENA_R","esp32p4::ahb_dma::in_int_ena_ch::INFIFO_UDF_CH_INT_ENA_R","esp32p4::ahb_dma::out_int_raw_ch::OUT_DONE_CH_INT_RAW_R","esp32p4::ahb_dma::out_int_raw_ch::OUT_EOF_CH_INT_RAW_R","esp32p4::ahb_dma::out_int_raw_ch::OUT_DSCR_ERR_CH_INT_RAW_R","esp32p4::ahb_dma::out_int_raw_ch::OUT_TOTAL_EOF_CH_INT_RAW_R","esp32p4::ahb_dma::out_int_raw_ch::OUTFIFO_OVF_CH_INT_RAW_R","esp32p4::ahb_dma::out_int_raw_ch::OUTFIFO_UDF_CH_INT_RAW_R","esp32p4::ahb_dma::out_int_st_ch::OUT_DONE_CH_INT_ST_R","esp32p4::ahb_dma::out_int_st_ch::OUT_EOF_CH_INT_ST_R","esp32p4::ahb_dma::out_int_st_ch::OUT_DSCR_ERR_CH_INT_ST_R","esp32p4::ahb_dma::out_int_st_ch::OUT_TOTAL_EOF_CH_INT_ST_R","esp32p4::ahb_dma::out_int_st_ch::OUTFIFO_OVF_CH_INT_ST_R","esp32p4::ahb_dma::out_int_st_ch::OUTFIFO_UDF_CH_INT_ST_R","esp32p4::ahb_dma::out_int_ena_ch::OUT_DONE_CH_INT_ENA_R","esp32p4::ahb_dma::out_int_ena_ch::OUT_EOF_CH_INT_ENA_R","esp32p4::ahb_dma::out_int_ena_ch::OUT_DSCR_ERR_CH_INT_ENA_R","esp32p4::ahb_dma::out_int_ena_ch::OUT_TOTAL_EOF_CH_INT_ENA_R","esp32p4::ahb_dma::out_int_ena_ch::OUTFIFO_OVF_CH_INT_ENA_R","esp32p4::ahb_dma::out_int_ena_ch::OUTFIFO_UDF_CH_INT_ENA_R","esp32p4::ahb_dma::misc_conf::AHBM_RST_INTER_R","esp32p4::ahb_dma::misc_conf::ARB_PRI_DIS_R","esp32p4::ahb_dma::misc_conf::CLK_EN_R","esp32p4::ahb_dma::in_conf0_ch::IN_RST_CH_R","esp32p4::ahb_dma::in_conf0_ch::IN_LOOP_TEST_CH_R","esp32p4::ahb_dma::in_conf0_ch::INDSCR_BURST_EN_CH_R","esp32p4::ahb_dma::in_conf0_ch::IN_DATA_BURST_EN_CH_R","esp32p4::ahb_dma::in_conf0_ch::MEM_TRANS_EN_CH_R","esp32p4::ahb_dma::in_conf0_ch::IN_ETM_EN_CH_R","esp32p4::ahb_dma::in_conf1_ch::IN_CHECK_OWNER_CH_R","esp32p4::ahb_dma::infifo_status_ch::INFIFO_FULL_CH_R","esp32p4::ahb_dma::infifo_status_ch::INFIFO_EMPTY_CH_R","esp32p4::ahb_dma::infifo_status_ch::IN_REMAIN_UNDER_1B_CH_R","esp32p4::ahb_dma::infifo_status_ch::IN_REMAIN_UNDER_2B_CH_R","esp32p4::ahb_dma::infifo_status_ch::IN_REMAIN_UNDER_3B_CH_R","esp32p4::ahb_dma::infifo_status_ch::IN_REMAIN_UNDER_4B_CH_R","esp32p4::ahb_dma::infifo_status_ch::IN_BUF_HUNGRY_CH_R","esp32p4::ahb_dma::in_link_ch::INLINK_AUTO_RET_CH_R","esp32p4::ahb_dma::in_link_ch::INLINK_PARK_CH_R","esp32p4::ahb_dma::out_conf0_ch0::OUT_RST_CH0_R","esp32p4::ahb_dma::out_conf0_ch0::OUT_LOOP_TEST_CH0_R","esp32p4::ahb_dma::out_conf0_ch0::OUT_AUTO_WRBACK_CH0_R","esp32p4::ahb_dma::out_conf0_ch0::OUT_EOF_MODE_CH0_R","esp32p4::ahb_dma::out_conf0_ch0::OUTDSCR_BURST_EN_CH0_R","esp32p4::ahb_dma::out_conf0_ch0::OUT_DATA_BURST_EN_CH0_R","esp32p4::ahb_dma::out_conf0_ch0::OUT_ETM_EN_CH0_R","esp32p4::ahb_dma::out_conf1_ch::OUT_CHECK_OWNER_CH_R","esp32p4::ahb_dma::outfifo_status_ch::OUTFIFO_FULL_CH_R","esp32p4::ahb_dma::outfifo_status_ch::OUTFIFO_EMPTY_CH_R","esp32p4::ahb_dma::outfifo_status_ch::OUT_REMAIN_UNDER_1B_CH_R","esp32p4::ahb_dma::outfifo_status_ch::OUT_REMAIN_UNDER_2B_CH_R","esp32p4::ahb_dma::outfifo_status_ch::OUT_REMAIN_UNDER_3B_CH_R","esp32p4::ahb_dma::outfifo_status_ch::OUT_REMAIN_UNDER_4B_CH_R","esp32p4::ahb_dma::out_link_ch::OUTLINK_PARK_CH_R","esp32p4::ahb_dma::out_conf0_ch::OUT_RST_CH_R","esp32p4::ahb_dma::out_conf0_ch::OUT_LOOP_TEST_CH_R","esp32p4::ahb_dma::out_conf0_ch::OUT_AUTO_WRBACK_CH_R","esp32p4::ahb_dma::out_conf0_ch::OUT_EOF_MODE_CH_R","esp32p4::ahb_dma::out_conf0_ch::OUTDSCR_BURST_EN_CH_R","esp32p4::ahb_dma::out_conf0_ch::OUT_DATA_BURST_EN_CH_R","esp32p4::ahb_dma::out_conf0_ch::OUT_ETM_EN_CH_R","esp32p4::ahb_dma::tx_crc_width_ch::TX_CRC_LAUTCH_FLGA_CH_R","esp32p4::ahb_dma::out_crc_clear_ch::OUT_CRC_CLEAR_CH_R","esp32p4::ahb_dma::tx_arb_weigh_opt_dir_ch::TX_ARB_WEIGH_OPT_DIR_CH_R","esp32p4::ahb_dma::rx_crc_width_ch::RX_CRC_LAUTCH_FLGA_CH_R","esp32p4::ahb_dma::in_crc_clear_ch::IN_CRC_CLEAR_CH_R","esp32p4::ahb_dma::rx_arb_weigh_opt_dir_ch::RX_ARB_WEIGH_OPT_DIR_CH_R","esp32p4::ahb_dma::weight_en_tx::WEIGHT_EN_TX_R","esp32p4::ahb_dma::weight_en_rx::WEIGHT_EN_RX_R","esp32p4::lp_i2c_ana_mst::i2c0_ctrl::I2C0_BUSY_R","esp32p4::lp_i2c_ana_mst::i2c1_ctrl::I2C1_BUSY_R","esp32p4::lp_i2c_ana_mst::i2c_burst_status::I2C_MST_BURST_DONE_R","esp32p4::lp_i2c_ana_mst::i2c_burst_status::I2C_MST0_BURST_ERR_FLAG_R","esp32p4::lp_i2c_ana_mst::i2c_burst_status::I2C_MST1_BURST_ERR_FLAG_R","esp32p4::lp_i2c_ana_mst::hw_i2c_ctrl::ARBITER_DIS_R","esp32p4::lp_i2c_ana_mst::clk160m::CLK_I2C_MST_SEL_160M_R","esp32p4::lp_i2c_ana_mst::date::I2C_MST_CLK_EN_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_AREA_DRAM0_0_RD_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_AREA_DRAM0_0_WR_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_AREA_DRAM0_1_RD_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_AREA_DRAM0_1_WR_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_AREA_PIF_0_RD_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_AREA_PIF_0_WR_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_AREA_PIF_1_RD_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_AREA_PIF_1_WR_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_SP_SPILL_MIN_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_SP_SPILL_MAX_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_IRAM0_EXCEPTION_MONITOR_ENA_R","esp32p4::assist_debug::core_0_intr_ena::CORE_0_DRAM0_EXCEPTION_MONITOR_ENA_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_AREA_DRAM0_0_RD_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_AREA_DRAM0_0_WR_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_AREA_DRAM0_1_RD_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_AREA_DRAM0_1_WR_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_AREA_PIF_0_RD_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_AREA_PIF_0_WR_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_AREA_PIF_1_RD_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_AREA_PIF_1_WR_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_SP_SPILL_MIN_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_SP_SPILL_MAX_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_IRAM0_EXCEPTION_MONITOR_RAW_R","esp32p4::assist_debug::core_0_intr_raw::CORE_0_DRAM0_EXCEPTION_MONITOR_RAW_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_AREA_DRAM0_0_RD_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_AREA_DRAM0_0_WR_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_AREA_DRAM0_1_RD_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_AREA_DRAM0_1_WR_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_AREA_PIF_0_RD_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_AREA_PIF_0_WR_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_AREA_PIF_1_RD_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_AREA_PIF_1_WR_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_SP_SPILL_MIN_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_SP_SPILL_MAX_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_IRAM0_EXCEPTION_MONITOR_RLS_R","esp32p4::assist_debug::core_0_intr_rls::CORE_0_DRAM0_EXCEPTION_MONITOR_RLS_R","esp32p4::assist_debug::core_0_rcd_en::CORE_0_RCD_RECORDEN_R","esp32p4::assist_debug::core_0_rcd_en::CORE_0_RCD_PDEBUGEN_R","esp32p4::assist_debug::core_0_iram0_exception_monitor_0::CORE_0_IRAM0_RECORDING_WR_0_R","esp32p4::assist_debug::core_0_iram0_exception_monitor_0::CORE_0_IRAM0_RECORDING_LOADSTORE_0_R","esp32p4::assist_debug::core_0_iram0_exception_monitor_1::CORE_0_IRAM0_RECORDING_WR_1_R","esp32p4::assist_debug::core_0_iram0_exception_monitor_1::CORE_0_IRAM0_RECORDING_LOADSTORE_1_R","esp32p4::assist_debug::core_0_dram0_exception_monitor_0::CORE_0_DRAM0_RECORDING_WR_0_R","esp32p4::assist_debug::core_0_dram0_exception_monitor_3::CORE_0_DRAM0_RECORDING_WR_1_R","esp32p4::assist_debug::core_0_debug_mode::CORE_0_DEBUG_MODE_R","esp32p4::assist_debug::core_0_debug_mode::CORE_0_DEBUG_MODULE_ACTIVE_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_AREA_DRAM0_0_RD_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_AREA_DRAM0_0_WR_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_AREA_DRAM0_1_RD_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_AREA_DRAM0_1_WR_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_AREA_PIF_0_RD_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_AREA_PIF_0_WR_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_AREA_PIF_1_RD_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_AREA_PIF_1_WR_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_SP_SPILL_MIN_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_SP_SPILL_MAX_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_IRAM0_EXCEPTION_MONITOR_ENA_R","esp32p4::assist_debug::core_1_intr_ena::CORE_1_DRAM0_EXCEPTION_MONITOR_ENA_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_AREA_DRAM0_0_RD_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_AREA_DRAM0_0_WR_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_AREA_DRAM0_1_RD_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_AREA_DRAM0_1_WR_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_AREA_PIF_0_RD_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_AREA_PIF_0_WR_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_AREA_PIF_1_RD_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_AREA_PIF_1_WR_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_SP_SPILL_MIN_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_SP_SPILL_MAX_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_IRAM0_EXCEPTION_MONITOR_RAW_R","esp32p4::assist_debug::core_1_intr_raw::CORE_1_DRAM0_EXCEPTION_MONITOR_RAW_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_AREA_DRAM0_0_RD_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_AREA_DRAM0_0_WR_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_AREA_DRAM0_1_RD_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_AREA_DRAM0_1_WR_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_AREA_PIF_0_RD_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_AREA_PIF_0_WR_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_AREA_PIF_1_RD_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_AREA_PIF_1_WR_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_SP_SPILL_MIN_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_SP_SPILL_MAX_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_IRAM0_EXCEPTION_MONITOR_RLS_R","esp32p4::assist_debug::core_1_intr_rls::CORE_1_DRAM0_EXCEPTION_MONITOR_RLS_R","esp32p4::assist_debug::core_1_rcd_en::CORE_1_RCD_RECORDEN_R","esp32p4::assist_debug::core_1_rcd_en::CORE_1_RCD_PDEBUGEN_R","esp32p4::assist_debug::core_1_iram0_exception_monitor_0::CORE_1_IRAM0_RECORDING_WR_0_R","esp32p4::assist_debug::core_1_iram0_exception_monitor_0::CORE_1_IRAM0_RECORDING_LOADSTORE_0_R","esp32p4::assist_debug::core_1_iram0_exception_monitor_1::CORE_1_IRAM0_RECORDING_WR_1_R","esp32p4::assist_debug::core_1_iram0_exception_monitor_1::CORE_1_IRAM0_RECORDING_LOADSTORE_1_R","esp32p4::assist_debug::core_1_dram0_exception_monitor_0::CORE_1_DRAM0_RECORDING_WR_0_R","esp32p4::assist_debug::core_1_dram0_exception_monitor_3::CORE_1_DRAM0_RECORDING_WR_1_R","esp32p4::assist_debug::core_1_debug_mode::CORE_1_DEBUG_MODE_R","esp32p4::assist_debug::core_1_debug_mode::CORE_1_DEBUG_MODULE_ACTIVE_R","esp32p4::assist_debug::clock_gate::CLK_EN_R","esp32p4::axi_dma::in_int_raw_ch::IN_DONE_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::IN_SUC_EOF_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::IN_ERR_EOF_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::IN_DSCR_ERR_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::IN_DSCR_EMPTY_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::INFIFO_L1_OVF_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::INFIFO_L1_UDF_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::INFIFO_L2_OVF_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::INFIFO_L2_UDF_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::INFIFO_L3_OVF_CH_INT_RAW_R","esp32p4::axi_dma::in_int_raw_ch::INFIFO_L3_UDF_CH_INT_RAW_R","esp32p4::axi_dma::in_int_st_ch::IN_DONE_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::IN_SUC_EOF_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::IN_ERR_EOF_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::IN_DSCR_ERR_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::IN_DSCR_EMPTY_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::INFIFO_OVF_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::INFIFO_UDF_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::INFIFO_L1_OVF_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::INFIFO_L1_UDF_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::INFIFO_L3_OVF_CH_INT_ST_R","esp32p4::axi_dma::in_int_st_ch::INFIFO_L3_UDF_CH_INT_ST_R","esp32p4::axi_dma::in_int_ena_ch::IN_DONE_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::IN_SUC_EOF_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::IN_ERR_EOF_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::IN_DSCR_ERR_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::IN_DSCR_EMPTY_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::INFIFO_L1_OVF_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::INFIFO_L1_UDF_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::INFIFO_L2_OVF_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::INFIFO_L2_UDF_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::INFIFO_L3_OVF_CH_INT_ENA_R","esp32p4::axi_dma::in_int_ena_ch::INFIFO_L3_UDF_CH_INT_ENA_R","esp32p4::axi_dma::in_conf0_ch::IN_RST_CH_R","esp32p4::axi_dma::in_conf0_ch::IN_LOOP_TEST_CH_R","esp32p4::axi_dma::in_conf0_ch::MEM_TRANS_EN_CH_R","esp32p4::axi_dma::in_conf0_ch::IN_ETM_EN_CH_R","esp32p4::axi_dma::in_conf0_ch::IN_CMD_DISABLE_CH_R","esp32p4::axi_dma::in_conf0_ch::IN_ECC_AEC_EN_CH_R","esp32p4::axi_dma::in_conf0_ch::INDSCR_BURST_EN_CH_R","esp32p4::axi_dma::in_conf1_ch::IN_CHECK_OWNER_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L3_FULL_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L3_EMPTY_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L3_UDF_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L3_OVF_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L1_FULL_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L1_EMPTY_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L1_UDF_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L1_OVF_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L2_FULL_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L2_EMPTY_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L2_UDF_CH_R","esp32p4::axi_dma::infifo_status_ch::INFIFO_L2_OVF_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_REMAIN_UNDER_1B_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_REMAIN_UNDER_2B_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_REMAIN_UNDER_3B_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_REMAIN_UNDER_4B_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_REMAIN_UNDER_5B_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_REMAIN_UNDER_6B_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_REMAIN_UNDER_7B_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_REMAIN_UNDER_8B_CH_R","esp32p4::axi_dma::infifo_status_ch::IN_BUF_HUNGRY_CH_R","esp32p4::axi_dma::in_link1_ch::INLINK_AUTO_RET_CH_R","esp32p4::axi_dma::in_link1_ch::INLINK_PARK_CH_R","esp32p4::axi_dma::in_pri_ch::RX_ARB_WEIGH_OPT_DIR_CH_R","esp32p4::axi_dma::rx_crc_width_ch::RX_CRC_LAUTCH_FLGA_CH_R","esp32p4::axi_dma::in_crc_clear_ch::IN_CRC_CLEAR_CH_R","esp32p4::axi_dma::out_int_raw_ch::OUT_DONE_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUT_EOF_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUT_DSCR_ERR_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUT_TOTAL_EOF_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUTFIFO_L1_OVF_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUTFIFO_L1_UDF_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUTFIFO_L2_OVF_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUTFIFO_L2_UDF_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUTFIFO_L3_OVF_CH_INT_RAW_R","esp32p4::axi_dma::out_int_raw_ch::OUTFIFO_L3_UDF_CH_INT_RAW_R","esp32p4::axi_dma::out_int_st_ch::OUT_DONE_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUT_EOF_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUT_DSCR_ERR_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUT_TOTAL_EOF_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUTFIFO_OVF_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUTFIFO_UDF_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUTFIFO_L1_OVF_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUTFIFO_L1_UDF_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUTFIFO_L3_OVF_CH_INT_ST_R","esp32p4::axi_dma::out_int_st_ch::OUTFIFO_L3_UDF_CH_INT_ST_R","esp32p4::axi_dma::out_int_ena_ch::OUT_DONE_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUT_EOF_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUT_DSCR_ERR_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUT_TOTAL_EOF_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUTFIFO_L1_OVF_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUTFIFO_L1_UDF_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUTFIFO_L2_OVF_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUTFIFO_L2_UDF_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUTFIFO_L3_OVF_CH_INT_ENA_R","esp32p4::axi_dma::out_int_ena_ch::OUTFIFO_L3_UDF_CH_INT_ENA_R","esp32p4::axi_dma::out_conf0_ch0::OUT_RST_CH0_R","esp32p4::axi_dma::out_conf0_ch0::OUT_LOOP_TEST_CH0_R","esp32p4::axi_dma::out_conf0_ch0::OUT_AUTO_WRBACK_CH0_R","esp32p4::axi_dma::out_conf0_ch0::OUT_EOF_MODE_CH0_R","esp32p4::axi_dma::out_conf0_ch0::OUT_ETM_EN_CH0_R","esp32p4::axi_dma::out_conf0_ch0::OUT_CMD_DISABLE_CH0_R","esp32p4::axi_dma::out_conf0_ch0::OUT_ECC_AEC_EN_CH0_R","esp32p4::axi_dma::out_conf0_ch0::OUTDSCR_BURST_EN_CH0_R","esp32p4::axi_dma::out_conf1_ch::OUT_CHECK_OWNER_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L3_FULL_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L3_EMPTY_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L3_UDF_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L3_OVF_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L1_FULL_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L1_EMPTY_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L1_UDF_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L1_OVF_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L2_FULL_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L2_EMPTY_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L2_UDF_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUTFIFO_L2_OVF_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUT_REMAIN_UNDER_1B_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUT_REMAIN_UNDER_2B_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUT_REMAIN_UNDER_3B_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUT_REMAIN_UNDER_4B_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUT_REMAIN_UNDER_5B_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUT_REMAIN_UNDER_6B_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUT_REMAIN_UNDER_7B_CH_R","esp32p4::axi_dma::outfifo_status_ch::OUT_REMAIN_UNDER_8B_CH_R","esp32p4::axi_dma::out_link1_ch::OUTLINK_PARK_CH_R","esp32p4::axi_dma::out_pri_ch::TX_ARB_WEIGH_OPT_DIR_CH_R","esp32p4::axi_dma::tx_crc_width_ch::TX_CRC_LAUTCH_FLGA_CH_R","esp32p4::axi_dma::out_crc_clear_ch::OUT_CRC_CLEAR_CH_R","esp32p4::axi_dma::out_conf0_ch1::OUT_RST_CH1_R","esp32p4::axi_dma::out_conf0_ch1::OUT_LOOP_TEST_CH1_R","esp32p4::axi_dma::out_conf0_ch1::OUT_AUTO_WRBACK_CH1_R","esp32p4::axi_dma::out_conf0_ch1::OUT_EOF_MODE_CH1_R","esp32p4::axi_dma::out_conf0_ch1::OUT_ETM_EN_CH1_R","esp32p4::axi_dma::out_conf0_ch1::OUT_CMD_DISABLE_CH1_R","esp32p4::axi_dma::out_conf0_ch1::OUT_ECC_AEC_EN_CH1_R","esp32p4::axi_dma::out_conf0_ch1::OUTDSCR_BURST_EN_CH1_R","esp32p4::axi_dma::out_conf0_ch2::OUT_RST_CH2_R","esp32p4::axi_dma::out_conf0_ch2::OUT_LOOP_TEST_CH2_R","esp32p4::axi_dma::out_conf0_ch2::OUT_AUTO_WRBACK_CH2_R","esp32p4::axi_dma::out_conf0_ch2::OUT_EOF_MODE_CH2_R","esp32p4::axi_dma::out_conf0_ch2::OUT_ETM_EN_CH2_R","esp32p4::axi_dma::out_conf0_ch2::OUT_CMD_DISABLE_CH2_R","esp32p4::axi_dma::out_conf0_ch2::OUT_ECC_AEC_EN_CH2_R","esp32p4::axi_dma::out_conf0_ch2::OUTDSCR_BURST_EN_CH2_R","esp32p4::axi_dma::weight_en::TX_R","esp32p4::axi_dma::weight_en::RX_R","esp32p4::axi_dma::in_mem_conf::IN_MEM_CLK_FORCE_EN_R","esp32p4::axi_dma::in_mem_conf::IN_MEM_FORCE_PU_R","esp32p4::axi_dma::in_mem_conf::IN_MEM_FORCE_PD_R","esp32p4::axi_dma::in_mem_conf::OUT_MEM_CLK_FORCE_EN_R","esp32p4::axi_dma::in_mem_conf::OUT_MEM_FORCE_PU_R","esp32p4::axi_dma::in_mem_conf::OUT_MEM_FORCE_PD_R","esp32p4::axi_dma::in_reset_avail_ch::IN_RESET_AVAIL_CH_R","esp32p4::axi_dma::out_reset_avail_ch::OUT_RESET_AVAIL_CH_R","esp32p4::axi_dma::misc_conf::AXIM_RST_WR_INTER_R","esp32p4::axi_dma::misc_conf::AXIM_RST_RD_INTER_R","esp32p4::axi_dma::misc_conf::ARB_PRI_DIS_R","esp32p4::axi_dma::misc_conf::CLK_EN_R","esp32p4::axi_dma::rdn_result::RDN_ENA_R","esp32p4::axi_dma::rdn_result::RDN_RESULT_R","esp32p4::bitscrambler::tx_ctrl::TX_ENA_R","esp32p4::bitscrambler::tx_ctrl::TX_PAUSE_R","esp32p4::bitscrambler::tx_ctrl::TX_HALT_R","esp32p4::bitscrambler::tx_ctrl::TX_EOF_MODE_R","esp32p4::bitscrambler::tx_ctrl::TX_COND_MODE_R","esp32p4::bitscrambler::tx_ctrl::TX_FETCH_MODE_R","esp32p4::bitscrambler::tx_ctrl::TX_HALT_MODE_R","esp32p4::bitscrambler::tx_ctrl::TX_RD_DUMMY_R","esp32p4::bitscrambler::rx_ctrl::RX_ENA_R","esp32p4::bitscrambler::rx_ctrl::RX_PAUSE_R","esp32p4::bitscrambler::rx_ctrl::RX_HALT_R","esp32p4::bitscrambler::rx_ctrl::RX_EOF_MODE_R","esp32p4::bitscrambler::rx_ctrl::RX_COND_MODE_R","esp32p4::bitscrambler::rx_ctrl::RX_FETCH_MODE_R","esp32p4::bitscrambler::rx_ctrl::RX_HALT_MODE_R","esp32p4::bitscrambler::rx_ctrl::RX_RD_DUMMY_R","esp32p4::bitscrambler::tx_state::TX_IN_IDLE_R","esp32p4::bitscrambler::tx_state::TX_IN_RUN_R","esp32p4::bitscrambler::tx_state::TX_IN_WAIT_R","esp32p4::bitscrambler::tx_state::TX_IN_PAUSE_R","esp32p4::bitscrambler::tx_state::TX_FIFO_EMPTY_R","esp32p4::bitscrambler::tx_state::TX_EOF_OVERLOAD_R","esp32p4::bitscrambler::rx_state::RX_IN_IDLE_R","esp32p4::bitscrambler::rx_state::RX_IN_RUN_R","esp32p4::bitscrambler::rx_state::RX_IN_WAIT_R","esp32p4::bitscrambler::rx_state::RX_IN_PAUSE_R","esp32p4::bitscrambler::rx_state::RX_FIFO_FULL_R","esp32p4::bitscrambler::rx_state::RX_EOF_OVERLOAD_R","esp32p4::bitscrambler::sys::LOOP_MODE_R","esp32p4::bitscrambler::sys::CLK_EN_R","esp32p4::cache::l1_icache_ctrl::L1_ICACHE_SHUT_IBUS0_R","esp32p4::cache::l1_icache_ctrl::L1_ICACHE_SHUT_IBUS1_R","esp32p4::cache::l1_icache_ctrl::L1_ICACHE_SHUT_IBUS2_R","esp32p4::cache::l1_icache_ctrl::L1_ICACHE_SHUT_IBUS3_R","esp32p4::cache::l1_dcache_ctrl::L1_DCACHE_SHUT_DBUS0_R","esp32p4::cache::l1_dcache_ctrl::L1_DCACHE_SHUT_DBUS1_R","esp32p4::cache::l1_dcache_ctrl::L1_DCACHE_SHUT_DBUS2_R","esp32p4::cache::l1_dcache_ctrl::L1_DCACHE_SHUT_DBUS3_R","esp32p4::cache::l1_dcache_ctrl::L1_DCACHE_SHUT_DMA_R","esp32p4::cache::l1_bypass_cache_conf::BYPASS_L1_ICACHE0_EN_R","esp32p4::cache::l1_bypass_cache_conf::BYPASS_L1_ICACHE1_EN_R","esp32p4::cache::l1_bypass_cache_conf::BYPASS_L1_ICACHE2_EN_R","esp32p4::cache::l1_bypass_cache_conf::BYPASS_L1_ICACHE3_EN_R","esp32p4::cache::l1_bypass_cache_conf::BYPASS_L1_DCACHE_EN_R","esp32p4::cache::l1_cache_atomic_conf::L1_DCACHE_ATOMIC_EN_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_256_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_512_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_1K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_2K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_4K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_8K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_16K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_32K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_64K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_128K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_256K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_512K_R","esp32p4::cache::l1_icache_cachesize_conf::L1_ICACHE_CACHESIZE_1024K_R","esp32p4::cache::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_8_R","esp32p4::cache::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_16_R","esp32p4::cache::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_32_R","esp32p4::cache::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_64_R","esp32p4::cache::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_128_R","esp32p4::cache::l1_icache_blocksize_conf::L1_ICACHE_BLOCKSIZE_256_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_256_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_512_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_1K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_2K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_4K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_8K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_16K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_32K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_64K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_128K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_256K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_512K_R","esp32p4::cache::l1_dcache_cachesize_conf::L1_DCACHE_CACHESIZE_1024K_R","esp32p4::cache::l1_dcache_blocksize_conf::L1_DCACHE_BLOCKSIZE_8_R","esp32p4::cache::l1_dcache_blocksize_conf::L1_DCACHE_BLOCKSIZE_16_R","esp32p4::cache::l1_dcache_blocksize_conf::L1_DCACHE_BLOCKSIZE_32_R","esp32p4::cache::l1_dcache_blocksize_conf::L1_DCACHE_BLOCKSIZE_64_R","esp32p4::cache::l1_dcache_blocksize_conf::L1_DCACHE_BLOCKSIZE_128_R","esp32p4::cache::l1_dcache_blocksize_conf::L1_DCACHE_BLOCKSIZE_256_R","esp32p4::cache::l1_cache_wrap_around_ctrl::L1_ICACHE0_WRAP_R","esp32p4::cache::l1_cache_wrap_around_ctrl::L1_ICACHE1_WRAP_R","esp32p4::cache::l1_cache_wrap_around_ctrl::L1_ICACHE2_WRAP_R","esp32p4::cache::l1_cache_wrap_around_ctrl::L1_ICACHE3_WRAP_R","esp32p4::cache::l1_cache_wrap_around_ctrl::L1_DCACHE_WRAP_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE0_TAG_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE0_TAG_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE0_TAG_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE1_TAG_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE1_TAG_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE1_TAG_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE2_TAG_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE2_TAG_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE2_TAG_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE3_TAG_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE3_TAG_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_ICACHE3_TAG_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_DCACHE_TAG_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_DCACHE_TAG_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_tag_mem_power_ctrl::L1_DCACHE_TAG_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE0_DATA_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE0_DATA_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE0_DATA_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE1_DATA_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE1_DATA_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE1_DATA_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE2_DATA_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE2_DATA_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE2_DATA_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE3_DATA_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE3_DATA_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_ICACHE3_DATA_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_DCACHE_DATA_MEM_FORCE_ON_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_DCACHE_DATA_MEM_FORCE_PD_R","esp32p4::cache::l1_cache_data_mem_power_ctrl::L1_DCACHE_DATA_MEM_FORCE_PU_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE0_FREEZE_EN_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE0_FREEZE_MODE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE0_FREEZE_DONE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE1_FREEZE_EN_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE1_FREEZE_MODE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE1_FREEZE_DONE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE2_FREEZE_EN_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE2_FREEZE_MODE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE2_FREEZE_DONE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE3_FREEZE_EN_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE3_FREEZE_MODE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_ICACHE3_FREEZE_DONE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_DCACHE_FREEZE_EN_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_DCACHE_FREEZE_MODE_R","esp32p4::cache::l1_cache_freeze_ctrl::L1_DCACHE_FREEZE_DONE_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_ICACHE0_DATA_MEM_RD_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_ICACHE0_DATA_MEM_WR_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_ICACHE1_DATA_MEM_RD_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_ICACHE1_DATA_MEM_WR_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_ICACHE2_DATA_MEM_RD_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_ICACHE2_DATA_MEM_WR_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_ICACHE3_DATA_MEM_RD_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_ICACHE3_DATA_MEM_WR_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_DCACHE_DATA_MEM_RD_EN_R","esp32p4::cache::l1_cache_data_mem_acs_conf::L1_DCACHE_DATA_MEM_WR_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_ICACHE0_TAG_MEM_RD_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_ICACHE0_TAG_MEM_WR_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_ICACHE1_TAG_MEM_RD_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_ICACHE1_TAG_MEM_WR_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_ICACHE2_TAG_MEM_RD_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_ICACHE2_TAG_MEM_WR_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_ICACHE3_TAG_MEM_RD_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_ICACHE3_TAG_MEM_WR_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_DCACHE_TAG_MEM_RD_EN_R","esp32p4::cache::l1_cache_tag_mem_acs_conf::L1_DCACHE_TAG_MEM_WR_EN_R","esp32p4::cache::l1_icache0_prelock_conf::L1_ICACHE0_PRELOCK_SCT0_EN_R","esp32p4::cache::l1_icache0_prelock_conf::L1_ICACHE0_PRELOCK_SCT1_EN_R","esp32p4::cache::l1_icache1_prelock_conf::L1_ICACHE1_PRELOCK_SCT0_EN_R","esp32p4::cache::l1_icache1_prelock_conf::L1_ICACHE1_PRELOCK_SCT1_EN_R","esp32p4::cache::l1_icache2_prelock_conf::L1_ICACHE2_PRELOCK_SCT0_EN_R","esp32p4::cache::l1_icache2_prelock_conf::L1_ICACHE2_PRELOCK_SCT1_EN_R","esp32p4::cache::l1_icache3_prelock_conf::L1_ICACHE3_PRELOCK_SCT0_EN_R","esp32p4::cache::l1_icache3_prelock_conf::L1_ICACHE3_PRELOCK_SCT1_EN_R","esp32p4::cache::l1_dcache_prelock_conf::L1_DCACHE_PRELOCK_SCT0_EN_R","esp32p4::cache::l1_dcache_prelock_conf::L1_DCACHE_PRELOCK_SCT1_EN_R","esp32p4::cache::lock_ctrl::LOCK_ENA_R","esp32p4::cache::lock_ctrl::UNLOCK_ENA_R","esp32p4::cache::lock_ctrl::LOCK_DONE_R","esp32p4::cache::sync_ctrl::INVALIDATE_ENA_R","esp32p4::cache::sync_ctrl::CLEAN_ENA_R","esp32p4::cache::sync_ctrl::WRITEBACK_ENA_R","esp32p4::cache::sync_ctrl::WRITEBACK_INVALIDATE_ENA_R","esp32p4::cache::sync_ctrl::SYNC_DONE_R","esp32p4::cache::l1_icache0_preload_ctrl::L1_ICACHE0_PRELOAD_ENA_R","esp32p4::cache::l1_icache0_preload_ctrl::L1_ICACHE0_PRELOAD_DONE_R","esp32p4::cache::l1_icache0_preload_ctrl::L1_ICACHE0_PRELOAD_ORDER_R","esp32p4::cache::l1_icache1_preload_ctrl::L1_ICACHE1_PRELOAD_ENA_R","esp32p4::cache::l1_icache1_preload_ctrl::L1_ICACHE1_PRELOAD_DONE_R","esp32p4::cache::l1_icache1_preload_ctrl::L1_ICACHE1_PRELOAD_ORDER_R","esp32p4::cache::l1_icache2_preload_ctrl::L1_ICACHE2_PRELOAD_ENA_R","esp32p4::cache::l1_icache2_preload_ctrl::L1_ICACHE2_PRELOAD_DONE_R","esp32p4::cache::l1_icache2_preload_ctrl::L1_ICACHE2_PRELOAD_ORDER_R","esp32p4::cache::l1_icache3_preload_ctrl::L1_ICACHE3_PRELOAD_ENA_R","esp32p4::cache::l1_icache3_preload_ctrl::L1_ICACHE3_PRELOAD_DONE_R","esp32p4::cache::l1_icache3_preload_ctrl::L1_ICACHE3_PRELOAD_ORDER_R","esp32p4::cache::l1_dcache_preload_ctrl::L1_DCACHE_PRELOAD_ENA_R","esp32p4::cache::l1_dcache_preload_ctrl::L1_DCACHE_PRELOAD_DONE_R","esp32p4::cache::l1_dcache_preload_ctrl::L1_DCACHE_PRELOAD_ORDER_R","esp32p4::cache::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_ENA_R","esp32p4::cache::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_DONE_R","esp32p4::cache::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_ORDER_R","esp32p4::cache::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_SCT0_ENA_R","esp32p4::cache::l1_icache0_autoload_ctrl::L1_ICACHE0_AUTOLOAD_SCT1_ENA_R","esp32p4::cache::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_ENA_R","esp32p4::cache::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_DONE_R","esp32p4::cache::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_ORDER_R","esp32p4::cache::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_SCT0_ENA_R","esp32p4::cache::l1_icache1_autoload_ctrl::L1_ICACHE1_AUTOLOAD_SCT1_ENA_R","esp32p4::cache::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_ENA_R","esp32p4::cache::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_DONE_R","esp32p4::cache::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_ORDER_R","esp32p4::cache::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_SCT0_ENA_R","esp32p4::cache::l1_icache2_autoload_ctrl::L1_ICACHE2_AUTOLOAD_SCT1_ENA_R","esp32p4::cache::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_ENA_R","esp32p4::cache::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_DONE_R","esp32p4::cache::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_ORDER_R","esp32p4::cache::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_SCT0_ENA_R","esp32p4::cache::l1_icache3_autoload_ctrl::L1_ICACHE3_AUTOLOAD_SCT1_ENA_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_ENA_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_DONE_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_ORDER_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_SCT0_ENA_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_SCT1_ENA_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_SCT2_ENA_R","esp32p4::cache::l1_dcache_autoload_ctrl::L1_DCACHE_AUTOLOAD_SCT3_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_ena::L1_IBUS0_OVF_INT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_ena::L1_IBUS1_OVF_INT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_ena::L1_IBUS2_OVF_INT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_ena::L1_IBUS3_OVF_INT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_ena::L1_DBUS0_OVF_INT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_ena::L1_DBUS1_OVF_INT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_ena::L1_DBUS2_OVF_INT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_ena::L1_DBUS3_OVF_INT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_int_clr::L1_IBUS2_OVF_INT_CLR_R","esp32p4::cache::l1_cache_acs_cnt_int_clr::L1_IBUS3_OVF_INT_CLR_R","esp32p4::cache::l1_cache_acs_cnt_int_clr::L1_DBUS2_OVF_INT_CLR_R","esp32p4::cache::l1_cache_acs_cnt_int_clr::L1_DBUS3_OVF_INT_CLR_R","esp32p4::cache::l1_cache_acs_cnt_int_raw::L1_IBUS0_OVF_INT_RAW_R","esp32p4::cache::l1_cache_acs_cnt_int_raw::L1_IBUS1_OVF_INT_RAW_R","esp32p4::cache::l1_cache_acs_cnt_int_raw::L1_IBUS2_OVF_INT_RAW_R","esp32p4::cache::l1_cache_acs_cnt_int_raw::L1_IBUS3_OVF_INT_RAW_R","esp32p4::cache::l1_cache_acs_cnt_int_raw::L1_DBUS0_OVF_INT_RAW_R","esp32p4::cache::l1_cache_acs_cnt_int_raw::L1_DBUS1_OVF_INT_RAW_R","esp32p4::cache::l1_cache_acs_cnt_int_raw::L1_DBUS2_OVF_INT_RAW_R","esp32p4::cache::l1_cache_acs_cnt_int_raw::L1_DBUS3_OVF_INT_RAW_R","esp32p4::cache::l1_cache_acs_cnt_int_st::L1_IBUS0_OVF_INT_ST_R","esp32p4::cache::l1_cache_acs_cnt_int_st::L1_IBUS1_OVF_INT_ST_R","esp32p4::cache::l1_cache_acs_cnt_int_st::L1_IBUS2_OVF_INT_ST_R","esp32p4::cache::l1_cache_acs_cnt_int_st::L1_IBUS3_OVF_INT_ST_R","esp32p4::cache::l1_cache_acs_cnt_int_st::L1_DBUS0_OVF_INT_ST_R","esp32p4::cache::l1_cache_acs_cnt_int_st::L1_DBUS1_OVF_INT_ST_R","esp32p4::cache::l1_cache_acs_cnt_int_st::L1_DBUS2_OVF_INT_ST_R","esp32p4::cache::l1_cache_acs_cnt_int_st::L1_DBUS3_OVF_INT_ST_R","esp32p4::cache::l1_cache_acs_fail_ctrl::L1_ICACHE0_ACS_FAIL_CHECK_MODE_R","esp32p4::cache::l1_cache_acs_fail_ctrl::L1_ICACHE1_ACS_FAIL_CHECK_MODE_R","esp32p4::cache::l1_cache_acs_fail_ctrl::L1_ICACHE2_ACS_FAIL_CHECK_MODE_R","esp32p4::cache::l1_cache_acs_fail_ctrl::L1_ICACHE3_ACS_FAIL_CHECK_MODE_R","esp32p4::cache::l1_cache_acs_fail_ctrl::L1_DCACHE_ACS_FAIL_CHECK_MODE_R","esp32p4::cache::l1_cache_acs_fail_int_ena::L1_ICACHE0_FAIL_INT_ENA_R","esp32p4::cache::l1_cache_acs_fail_int_ena::L1_ICACHE1_FAIL_INT_ENA_R","esp32p4::cache::l1_cache_acs_fail_int_ena::L1_ICACHE2_FAIL_INT_ENA_R","esp32p4::cache::l1_cache_acs_fail_int_ena::L1_ICACHE3_FAIL_INT_ENA_R","esp32p4::cache::l1_cache_acs_fail_int_ena::L1_DCACHE_FAIL_INT_ENA_R","esp32p4::cache::l1_cache_acs_fail_int_clr::L1_ICACHE2_FAIL_INT_CLR_R","esp32p4::cache::l1_cache_acs_fail_int_clr::L1_ICACHE3_FAIL_INT_CLR_R","esp32p4::cache::l1_cache_acs_fail_int_raw::L1_ICACHE0_FAIL_INT_RAW_R","esp32p4::cache::l1_cache_acs_fail_int_raw::L1_ICACHE1_FAIL_INT_RAW_R","esp32p4::cache::l1_cache_acs_fail_int_raw::L1_ICACHE2_FAIL_INT_RAW_R","esp32p4::cache::l1_cache_acs_fail_int_raw::L1_ICACHE3_FAIL_INT_RAW_R","esp32p4::cache::l1_cache_acs_fail_int_raw::L1_DCACHE_FAIL_INT_RAW_R","esp32p4::cache::l1_cache_acs_fail_int_st::L1_ICACHE0_FAIL_INT_ST_R","esp32p4::cache::l1_cache_acs_fail_int_st::L1_ICACHE1_FAIL_INT_ST_R","esp32p4::cache::l1_cache_acs_fail_int_st::L1_ICACHE2_FAIL_INT_ST_R","esp32p4::cache::l1_cache_acs_fail_int_st::L1_ICACHE3_FAIL_INT_ST_R","esp32p4::cache::l1_cache_acs_fail_int_st::L1_DCACHE_FAIL_INT_ST_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_IBUS0_CNT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_IBUS1_CNT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_IBUS2_CNT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_IBUS3_CNT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_DBUS0_CNT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_DBUS1_CNT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_DBUS2_CNT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_DBUS3_CNT_ENA_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_IBUS2_CNT_CLR_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_IBUS3_CNT_CLR_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_DBUS2_CNT_CLR_R","esp32p4::cache::l1_cache_acs_cnt_ctrl::L1_DBUS3_CNT_CLR_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_ICACHE0_PLD_DONE_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_ICACHE1_PLD_DONE_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_ICACHE2_PLD_DONE_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_ICACHE3_PLD_DONE_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_DCACHE_PLD_DONE_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::SYNC_DONE_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_ICACHE0_PLD_ERR_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_ICACHE1_PLD_ERR_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_ICACHE2_PLD_ERR_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_ICACHE3_PLD_ERR_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::L1_DCACHE_PLD_ERR_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_ena::SYNC_ERR_INT_ENA_R","esp32p4::cache::sync_l1_cache_preload_int_clr::L1_ICACHE2_PLD_DONE_INT_CLR_R","esp32p4::cache::sync_l1_cache_preload_int_clr::L1_ICACHE3_PLD_DONE_INT_CLR_R","esp32p4::cache::sync_l1_cache_preload_int_clr::L1_ICACHE2_PLD_ERR_INT_CLR_R","esp32p4::cache::sync_l1_cache_preload_int_clr::L1_ICACHE3_PLD_ERR_INT_CLR_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_ICACHE0_PLD_DONE_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_ICACHE1_PLD_DONE_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_ICACHE2_PLD_DONE_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_ICACHE3_PLD_DONE_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_DCACHE_PLD_DONE_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::SYNC_DONE_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_ICACHE0_PLD_ERR_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_ICACHE1_PLD_ERR_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_ICACHE2_PLD_ERR_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_ICACHE3_PLD_ERR_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::L1_DCACHE_PLD_ERR_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_raw::SYNC_ERR_INT_RAW_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_ICACHE0_PLD_DONE_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_ICACHE1_PLD_DONE_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_ICACHE2_PLD_DONE_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_ICACHE3_PLD_DONE_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_DCACHE_PLD_DONE_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::SYNC_DONE_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_ICACHE0_PLD_ERR_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_ICACHE1_PLD_ERR_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_ICACHE2_PLD_ERR_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_ICACHE3_PLD_ERR_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::L1_DCACHE_PLD_ERR_INT_ST_R","esp32p4::cache::sync_l1_cache_preload_int_st::SYNC_ERR_INT_ST_R","esp32p4::cache::l1_cache_sync_rst_ctrl::L1_ICACHE0_SYNC_RST_R","esp32p4::cache::l1_cache_sync_rst_ctrl::L1_ICACHE1_SYNC_RST_R","esp32p4::cache::l1_cache_sync_rst_ctrl::L1_ICACHE2_SYNC_RST_R","esp32p4::cache::l1_cache_sync_rst_ctrl::L1_ICACHE3_SYNC_RST_R","esp32p4::cache::l1_cache_sync_rst_ctrl::L1_DCACHE_SYNC_RST_R","esp32p4::cache::l1_cache_preload_rst_ctrl::L1_ICACHE0_PLD_RST_R","esp32p4::cache::l1_cache_preload_rst_ctrl::L1_ICACHE1_PLD_RST_R","esp32p4::cache::l1_cache_preload_rst_ctrl::L1_ICACHE2_PLD_RST_R","esp32p4::cache::l1_cache_preload_rst_ctrl::L1_ICACHE3_PLD_RST_R","esp32p4::cache::l1_cache_preload_rst_ctrl::L1_DCACHE_PLD_RST_R","esp32p4::cache::l1_cache_autoload_buf_clr_ctrl::L1_ICACHE0_ALD_BUF_CLR_R","esp32p4::cache::l1_cache_autoload_buf_clr_ctrl::L1_ICACHE1_ALD_BUF_CLR_R","esp32p4::cache::l1_cache_autoload_buf_clr_ctrl::L1_ICACHE2_ALD_BUF_CLR_R","esp32p4::cache::l1_cache_autoload_buf_clr_ctrl::L1_ICACHE3_ALD_BUF_CLR_R","esp32p4::cache::l1_cache_autoload_buf_clr_ctrl::L1_DCACHE_ALD_BUF_CLR_R","esp32p4::cache::l1_unallocate_buffer_clear::L1_ICACHE0_UNALLOC_CLR_R","esp32p4::cache::l1_unallocate_buffer_clear::L1_ICACHE1_UNALLOC_CLR_R","esp32p4::cache::l1_unallocate_buffer_clear::L1_ICACHE2_UNALLOC_CLR_R","esp32p4::cache::l1_unallocate_buffer_clear::L1_ICACHE3_UNALLOC_CLR_R","esp32p4::cache::l1_unallocate_buffer_clear::L1_DCACHE_UNALLOC_CLR_R","esp32p4::cache::l1_cache_object_ctrl::L1_ICACHE0_TAG_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_ICACHE1_TAG_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_ICACHE2_TAG_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_ICACHE3_TAG_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_DCACHE_TAG_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_ICACHE0_MEM_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_ICACHE1_MEM_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_ICACHE2_MEM_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_ICACHE3_MEM_OBJECT_R","esp32p4::cache::l1_cache_object_ctrl::L1_DCACHE_MEM_OBJECT_R","esp32p4::cache::l2_cache_ctrl::L2_CACHE_SHUT_DMA_R","esp32p4::cache::l2_bypass_cache_conf::BYPASS_L2_CACHE_EN_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_256_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_512_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_1K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_2K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_4K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_8K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_16K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_32K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_64K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_128K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_256K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_512K_R","esp32p4::cache::l2_cache_cachesize_conf::L2_CACHE_CACHESIZE_1024K_R","esp32p4::cache::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_8_R","esp32p4::cache::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_16_R","esp32p4::cache::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_32_R","esp32p4::cache::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_64_R","esp32p4::cache::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_128_R","esp32p4::cache::l2_cache_blocksize_conf::L2_CACHE_BLOCKSIZE_256_R","esp32p4::cache::l2_cache_wrap_around_ctrl::L2_CACHE_WRAP_R","esp32p4::cache::l2_cache_tag_mem_power_ctrl::L2_CACHE_TAG_MEM_FORCE_ON_R","esp32p4::cache::l2_cache_tag_mem_power_ctrl::L2_CACHE_TAG_MEM_FORCE_PD_R","esp32p4::cache::l2_cache_tag_mem_power_ctrl::L2_CACHE_TAG_MEM_FORCE_PU_R","esp32p4::cache::l2_cache_data_mem_power_ctrl::L2_CACHE_DATA_MEM_FORCE_ON_R","esp32p4::cache::l2_cache_data_mem_power_ctrl::L2_CACHE_DATA_MEM_FORCE_PD_R","esp32p4::cache::l2_cache_data_mem_power_ctrl::L2_CACHE_DATA_MEM_FORCE_PU_R","esp32p4::cache::l2_cache_freeze_ctrl::L2_CACHE_FREEZE_EN_R","esp32p4::cache::l2_cache_freeze_ctrl::L2_CACHE_FREEZE_MODE_R","esp32p4::cache::l2_cache_freeze_ctrl::L2_CACHE_FREEZE_DONE_R","esp32p4::cache::l2_cache_data_mem_acs_conf::L2_CACHE_DATA_MEM_RD_EN_R","esp32p4::cache::l2_cache_data_mem_acs_conf::L2_CACHE_DATA_MEM_WR_EN_R","esp32p4::cache::l2_cache_tag_mem_acs_conf::L2_CACHE_TAG_MEM_RD_EN_R","esp32p4::cache::l2_cache_tag_mem_acs_conf::L2_CACHE_TAG_MEM_WR_EN_R","esp32p4::cache::l2_cache_prelock_conf::L2_CACHE_PRELOCK_SCT0_EN_R","esp32p4::cache::l2_cache_prelock_conf::L2_CACHE_PRELOCK_SCT1_EN_R","esp32p4::cache::l2_cache_preload_ctrl::L2_CACHE_PRELOAD_ENA_R","esp32p4::cache::l2_cache_preload_ctrl::L2_CACHE_PRELOAD_DONE_R","esp32p4::cache::l2_cache_preload_ctrl::L2_CACHE_PRELOAD_ORDER_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_ENA_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_DONE_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_ORDER_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_SCT0_ENA_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_SCT1_ENA_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_SCT2_ENA_R","esp32p4::cache::l2_cache_autoload_ctrl::L2_CACHE_AUTOLOAD_SCT3_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_ena::L2_IBUS0_OVF_INT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_ena::L2_IBUS1_OVF_INT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_ena::L2_IBUS2_OVF_INT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_ena::L2_IBUS3_OVF_INT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_ena::L2_DBUS0_OVF_INT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_ena::L2_DBUS1_OVF_INT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_ena::L2_DBUS2_OVF_INT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_ena::L2_DBUS3_OVF_INT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_int_clr::L2_IBUS2_OVF_INT_CLR_R","esp32p4::cache::l2_cache_acs_cnt_int_clr::L2_IBUS3_OVF_INT_CLR_R","esp32p4::cache::l2_cache_acs_cnt_int_clr::L2_DBUS2_OVF_INT_CLR_R","esp32p4::cache::l2_cache_acs_cnt_int_clr::L2_DBUS3_OVF_INT_CLR_R","esp32p4::cache::l2_cache_acs_cnt_int_raw::L2_IBUS0_OVF_INT_RAW_R","esp32p4::cache::l2_cache_acs_cnt_int_raw::L2_IBUS1_OVF_INT_RAW_R","esp32p4::cache::l2_cache_acs_cnt_int_raw::L2_IBUS2_OVF_INT_RAW_R","esp32p4::cache::l2_cache_acs_cnt_int_raw::L2_IBUS3_OVF_INT_RAW_R","esp32p4::cache::l2_cache_acs_cnt_int_raw::L2_DBUS0_OVF_INT_RAW_R","esp32p4::cache::l2_cache_acs_cnt_int_raw::L2_DBUS1_OVF_INT_RAW_R","esp32p4::cache::l2_cache_acs_cnt_int_raw::L2_DBUS2_OVF_INT_RAW_R","esp32p4::cache::l2_cache_acs_cnt_int_raw::L2_DBUS3_OVF_INT_RAW_R","esp32p4::cache::l2_cache_acs_cnt_int_st::L2_IBUS0_OVF_INT_ST_R","esp32p4::cache::l2_cache_acs_cnt_int_st::L2_IBUS1_OVF_INT_ST_R","esp32p4::cache::l2_cache_acs_cnt_int_st::L2_IBUS2_OVF_INT_ST_R","esp32p4::cache::l2_cache_acs_cnt_int_st::L2_IBUS3_OVF_INT_ST_R","esp32p4::cache::l2_cache_acs_cnt_int_st::L2_DBUS0_OVF_INT_ST_R","esp32p4::cache::l2_cache_acs_cnt_int_st::L2_DBUS1_OVF_INT_ST_R","esp32p4::cache::l2_cache_acs_cnt_int_st::L2_DBUS2_OVF_INT_ST_R","esp32p4::cache::l2_cache_acs_cnt_int_st::L2_DBUS3_OVF_INT_ST_R","esp32p4::cache::l2_cache_acs_fail_ctrl::L2_CACHE_ACS_FAIL_CHECK_MODE_R","esp32p4::cache::l2_cache_acs_fail_int_ena::L2_CACHE_FAIL_INT_ENA_R","esp32p4::cache::l2_cache_acs_fail_int_raw::L2_CACHE_FAIL_INT_RAW_R","esp32p4::cache::l2_cache_acs_fail_int_st::L2_CACHE_FAIL_INT_ST_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_IBUS0_CNT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_IBUS1_CNT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_IBUS2_CNT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_IBUS3_CNT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_DBUS0_CNT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_DBUS1_CNT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_DBUS2_CNT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_DBUS3_CNT_ENA_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_IBUS2_CNT_CLR_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_IBUS3_CNT_CLR_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_DBUS2_CNT_CLR_R","esp32p4::cache::l2_cache_acs_cnt_ctrl::L2_DBUS3_CNT_CLR_R","esp32p4::cache::l2_cache_sync_preload_int_ena::L2_CACHE_PLD_DONE_INT_ENA_R","esp32p4::cache::l2_cache_sync_preload_int_ena::L2_CACHE_PLD_ERR_INT_ENA_R","esp32p4::cache::l2_cache_sync_preload_int_raw::L2_CACHE_PLD_DONE_INT_RAW_R","esp32p4::cache::l2_cache_sync_preload_int_raw::L2_CACHE_PLD_ERR_INT_RAW_R","esp32p4::cache::l2_cache_sync_preload_int_st::L2_CACHE_PLD_DONE_INT_ST_R","esp32p4::cache::l2_cache_sync_preload_int_st::L2_CACHE_PLD_ERR_INT_ST_R","esp32p4::cache::l2_cache_sync_rst_ctrl::L2_CACHE_SYNC_RST_R","esp32p4::cache::l2_cache_preload_rst_ctrl::L2_CACHE_PLD_RST_R","esp32p4::cache::l2_cache_autoload_buf_clr_ctrl::L2_CACHE_ALD_BUF_CLR_R","esp32p4::cache::l2_unallocate_buffer_clear::L2_CACHE_UNALLOC_CLR_R","esp32p4::cache::l2_cache_access_attr_ctrl::L2_CACHE_ACCESS_FORCE_CC_R","esp32p4::cache::l2_cache_access_attr_ctrl::L2_CACHE_ACCESS_FORCE_WB_R","esp32p4::cache::l2_cache_access_attr_ctrl::L2_CACHE_ACCESS_FORCE_WMA_R","esp32p4::cache::l2_cache_access_attr_ctrl::L2_CACHE_ACCESS_FORCE_RMA_R","esp32p4::cache::l2_cache_object_ctrl::L2_CACHE_TAG_OBJECT_R","esp32p4::cache::l2_cache_object_ctrl::L2_CACHE_MEM_OBJECT_R","esp32p4::cache::clock_gate::CLK_EN_R","esp32p4::interrupt_core0::clock_gate::CORE0_REG_CLK_EN_R","esp32p4::interrupt_core1::clock_gate::CORE1_REG_CLK_EN_R","esp32p4::mipi_csi_bridge::clk_en::CLK_EN_R","esp32p4::mipi_csi_bridge::csi_en::CSI_BRIG_EN_R","esp32p4::mipi_csi_bridge::dma_req_cfg::DMA_CFG_UPD_BY_BLK_R","esp32p4::mipi_csi_bridge::dma_req_cfg::DMA_FORCE_RD_STATUS_R","esp32p4::mipi_csi_bridge::frame_cfg::HAS_HSYNC_E_R","esp32p4::mipi_csi_bridge::frame_cfg::VADR_NUM_CHECK_R","esp32p4::mipi_csi_bridge::endian_mode::BYTE_ENDIAN_ORDER_R","esp32p4::mipi_csi_bridge::endian_mode::BIT_ENDIAN_ORDER_R","esp32p4::mipi_csi_bridge::int_raw::VADR_NUM_GT_INT_RAW_R","esp32p4::mipi_csi_bridge::int_raw::VADR_NUM_LT_INT_RAW_R","esp32p4::mipi_csi_bridge::int_raw::DISCARD_INT_RAW_R","esp32p4::mipi_csi_bridge::int_raw::CSI_BUF_OVERRUN_INT_RAW_R","esp32p4::mipi_csi_bridge::int_raw::CSI_ASYNC_FIFO_OVF_INT_RAW_R","esp32p4::mipi_csi_bridge::int_raw::DMA_CFG_HAS_UPDATED_INT_RAW_R","esp32p4::mipi_csi_bridge::int_st::VADR_NUM_GT_INT_ST_R","esp32p4::mipi_csi_bridge::int_st::VADR_NUM_LT_INT_ST_R","esp32p4::mipi_csi_bridge::int_st::DISCARD_INT_ST_R","esp32p4::mipi_csi_bridge::int_st::CSI_BUF_OVERRUN_INT_ST_R","esp32p4::mipi_csi_bridge::int_st::CSI_ASYNC_FIFO_OVF_INT_ST_R","esp32p4::mipi_csi_bridge::int_st::DMA_CFG_HAS_UPDATED_INT_ST_R","esp32p4::mipi_csi_bridge::int_ena::VADR_NUM_GT_INT_ENA_R","esp32p4::mipi_csi_bridge::int_ena::VADR_NUM_LT_INT_ENA_R","esp32p4::mipi_csi_bridge::int_ena::DISCARD_INT_ENA_R","esp32p4::mipi_csi_bridge::int_ena::CSI_BUF_OVERRUN_INT_ENA_R","esp32p4::mipi_csi_bridge::int_ena::CSI_ASYNC_FIFO_OVF_INT_ENA_R","esp32p4::mipi_csi_bridge::int_ena::DMA_CFG_HAS_UPDATED_INT_ENA_R","esp32p4::mipi_csi_bridge::rdn_eco_cs::RDN_ECO_EN_R","esp32p4::mipi_csi_bridge::rdn_eco_cs::RDN_ECO_RESULT_R","esp32p4::mipi_csi_bridge::host_ctrl::CSI_ENABLECLK_R","esp32p4::mipi_csi_bridge::host_ctrl::CSI_CFG_CLK_EN_R","esp32p4::mipi_csi_bridge::host_ctrl::LOOPBK_TEST_EN_R","esp32p4::mipi_csi_bridge::mem_ctrl::CSI_BRIDGE_MEM_CLK_FORCE_ON_R","esp32p4::mipi_csi_host::csi2_resetn::CSI2_RESETN_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_PHY_FATAL_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_PKT_FATAL_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_BNDRY_FRAME_FATAL_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_SEQ_FRAME_FATAL_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_CRC_FRAME_FATAL_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_PLD_CRC_FATAL_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_DATA_ID_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_ECC_CORRECTED_R","esp32p4::mipi_csi_host::int_st_main::ST_STATUS_INT_PHY_R","esp32p4::mipi_csi_host::phy_shutdownz::PHY_SHUTDOWNZ_R","esp32p4::mipi_csi_host::dphy_rstz::DPHY_RSTZ_R","esp32p4::mipi_csi_host::phy_rx::PHY_RXULPSESC_0_R","esp32p4::mipi_csi_host::phy_rx::PHY_RXULPSESC_1_R","esp32p4::mipi_csi_host::phy_rx::PHY_RXULPSCLKNOT_R","esp32p4::mipi_csi_host::phy_rx::PHY_RXCLKACTIVEHS_R","esp32p4::mipi_csi_host::phy_stopstate::PHY_STOPSTATEDATA_0_R","esp32p4::mipi_csi_host::phy_stopstate::PHY_STOPSTATEDATA_1_R","esp32p4::mipi_csi_host::phy_stopstate::PHY_STOPSTATECLK_R","esp32p4::mipi_csi_host::phy_test_ctrl0::PHY_TESTCLR_R","esp32p4::mipi_csi_host::phy_test_ctrl0::PHY_TESTCLK_R","esp32p4::mipi_csi_host::phy_test_ctrl1::PHY_TESTEN_R","esp32p4::mipi_csi_host::vc_extension::VCX_R","esp32p4::mipi_csi_host::phy_cal::RXSKEWCALHS_R","esp32p4::mipi_csi_host::int_st_phy_fatal::ST_PHY_ERRSOTSYNCHS_0_R","esp32p4::mipi_csi_host::int_st_phy_fatal::ST_PHY_ERRSOTSYNCHS_1_R","esp32p4::mipi_csi_host::int_msk_phy_fatal::MASK_PHY_ERRSOTSYNCHS_0_R","esp32p4::mipi_csi_host::int_msk_phy_fatal::MASK_PHY_ERRSOTSYNCHS_1_R","esp32p4::mipi_csi_host::int_force_phy_fatal::FORCE_PHY_ERRSOTSYNCHS_0_R","esp32p4::mipi_csi_host::int_force_phy_fatal::FORCE_PHY_ERRSOTSYNCHS_1_R","esp32p4::mipi_csi_host::int_st_pkt_fatal::ST_ERR_ECC_DOUBLE_R","esp32p4::mipi_csi_host::int_st_pkt_fatal::ST_SHORTER_PAYLOAD_R","esp32p4::mipi_csi_host::int_msk_pkt_fatal::MASK_ERR_ECC_DOUBLE_R","esp32p4::mipi_csi_host::int_msk_pkt_fatal::MASK_SHORTER_PAYLOAD_R","esp32p4::mipi_csi_host::int_force_pkt_fatal::FORCE_ERR_ECC_DOUBLE_R","esp32p4::mipi_csi_host::int_force_pkt_fatal::FORCE_SHORTER_PAYLOAD_R","esp32p4::mipi_csi_host::int_st_phy::ST_PHY_ERRSOTHS_0_R","esp32p4::mipi_csi_host::int_st_phy::ST_PHY_ERRSOTHS_1_R","esp32p4::mipi_csi_host::int_st_phy::ST_PHY_ERRESC_0_R","esp32p4::mipi_csi_host::int_st_phy::ST_PHY_ERRESC_1_R","esp32p4::mipi_csi_host::int_msk_phy::MASK_PHY_ERRSOTHS_0_R","esp32p4::mipi_csi_host::int_msk_phy::MASK_PHY_ERRSOTHS_1_R","esp32p4::mipi_csi_host::int_msk_phy::MASK_PHY_ERRESC_0_R","esp32p4::mipi_csi_host::int_msk_phy::MASK_PHY_ERRESC_1_R","esp32p4::mipi_csi_host::int_force_phy::FORCE_PHY_ERRSOTHS_0_R","esp32p4::mipi_csi_host::int_force_phy::FORCE_PHY_ERRSOTHS_1_R","esp32p4::mipi_csi_host::int_force_phy::FORCE_PHY_ERRESC_0_R","esp32p4::mipi_csi_host::int_force_phy::FORCE_PHY_ERRESC_1_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC0_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC1_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC2_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC3_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC4_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC5_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC6_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC7_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC8_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC9_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC10_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC11_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC12_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC13_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC14_R","esp32p4::mipi_csi_host::int_st_bndry_frame_fatal::ST_ERR_F_BNDRY_MATCH_VC15_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC0_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC1_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC2_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC3_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC4_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC5_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC6_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC7_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC8_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC9_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC10_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC11_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC12_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC13_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC14_R","esp32p4::mipi_csi_host::int_msk_bndry_frame_fatal::MASK_ERR_F_BNDRY_MATCH_VC15_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC0_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC1_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC2_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC3_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC4_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC5_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC6_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC7_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC8_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC9_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC10_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC11_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC12_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC13_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC14_R","esp32p4::mipi_csi_host::int_force_bndry_frame_fatal::FORCE_ERR_F_BNDRY_MATCH_VC15_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC0_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC1_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC2_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC3_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC4_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC5_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC6_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC7_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC8_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC9_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC10_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC11_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC12_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC13_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC14_R","esp32p4::mipi_csi_host::int_st_seq_frame_fatal::ST_ERR_F_SEQ_VC15_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC0_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC1_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC2_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC3_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC4_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC5_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC6_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC7_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC8_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC9_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC10_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC11_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC12_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC13_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC14_R","esp32p4::mipi_csi_host::int_msk_seq_frame_fatal::MASK_ERR_F_SEQ_VC15_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC0_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC1_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC2_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC3_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC4_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC5_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC6_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC7_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC8_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC9_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC10_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC11_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC12_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC13_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC14_R","esp32p4::mipi_csi_host::int_force_seq_frame_fatal::FORCE_ERR_F_SEQ_VC15_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC0_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC1_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC2_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC3_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC4_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC5_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC6_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC7_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC8_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC9_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC10_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC11_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC12_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC13_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC14_R","esp32p4::mipi_csi_host::int_st_crc_frame_fatal::ST_ERR_FRAME_DATA_VC15_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC0_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC1_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC2_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC3_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC4_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC5_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC6_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC7_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC8_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC9_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC10_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC11_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC12_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC13_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC14_R","esp32p4::mipi_csi_host::int_msk_crc_frame_fatal::MASK_ERR_FRAME_DATA_VC15_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC0_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC1_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC2_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC3_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC4_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC5_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC6_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC7_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC8_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC9_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC10_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC11_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC12_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC13_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC14_R","esp32p4::mipi_csi_host::int_force_crc_frame_fatal::FORCE_ERR_FRAME_DATA_VC15_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC0_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC1_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC2_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC3_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC4_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC5_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC6_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC7_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC8_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC9_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC10_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC11_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC12_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC13_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC14_R","esp32p4::mipi_csi_host::int_st_pld_crc_fatal::ST_ERR_CRC_VC15_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC0_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC1_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC2_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC3_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC4_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC5_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC6_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC7_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC8_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC9_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC10_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC11_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC12_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC13_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC14_R","esp32p4::mipi_csi_host::int_msk_pld_crc_fatal::MASK_ERR_CRC_VC15_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC0_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC1_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC2_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC3_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC4_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC5_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC6_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC7_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC8_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC9_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC10_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC11_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC12_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC13_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC14_R","esp32p4::mipi_csi_host::int_force_pld_crc_fatal::FORCE_ERR_CRC_VC15_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC0_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC1_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC2_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC3_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC4_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC5_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC6_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC7_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC8_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC9_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC10_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC11_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC12_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC13_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC14_R","esp32p4::mipi_csi_host::int_st_data_id::ST_ERR_ID_VC15_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC0_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC1_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC2_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC3_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC4_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC5_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC6_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC7_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC8_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC9_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC10_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC11_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC12_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC13_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC14_R","esp32p4::mipi_csi_host::int_msk_data_id::MASK_ERR_ID_VC15_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC0_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC1_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC2_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC3_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC4_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC5_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC6_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC7_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC8_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC9_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC10_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC11_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC12_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC13_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC14_R","esp32p4::mipi_csi_host::int_force_data_id::FORCE_ERR_ID_VC15_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC0_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC1_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC2_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC3_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC4_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC5_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC6_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC7_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC8_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC9_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC10_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC11_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC12_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC13_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC14_R","esp32p4::mipi_csi_host::int_st_ecc_corrected::ST_ERR_ECC_CORRECTED_VC15_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC0_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC1_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC2_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC3_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC4_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC5_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC6_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC7_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC8_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC9_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC10_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC11_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC12_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC13_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC14_R","esp32p4::mipi_csi_host::int_msk_ecc_corrected::MASK_ERR_ECC_CORRECTED_VC15_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC0_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC1_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC2_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC3_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC4_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC5_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC6_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC7_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC8_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC9_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC10_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC11_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC12_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC13_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC14_R","esp32p4::mipi_csi_host::int_force_ecc_corrected::FORCE_ERR_ECC_CORRECTED_VC15_R","esp32p4::mipi_csi_host::scrambling::SCRAMBLE_ENABLE_R","esp32p4::dma::cfg0::DMAC_EN_R","esp32p4::dma::cfg0::INT_EN_R","esp32p4::dma::chen0::CH1_EN_R","esp32p4::dma::chen0::CH2_EN_R","esp32p4::dma::chen0::CH3_EN_R","esp32p4::dma::chen0::CH4_EN_R","esp32p4::dma::chen0::CH1_SUSP_R","esp32p4::dma::chen0::CH2_SUSP_R","esp32p4::dma::chen0::CH3_SUSP_R","esp32p4::dma::chen0::CH4_SUSP_R","esp32p4::dma::chen1::CH1_ABORT_R","esp32p4::dma::chen1::CH2_ABORT_R","esp32p4::dma::chen1::CH3_ABORT_R","esp32p4::dma::chen1::CH4_ABORT_R","esp32p4::dma::intstatus0::CH1_INTSTAT_R","esp32p4::dma::intstatus0::CH2_INTSTAT_R","esp32p4::dma::intstatus0::CH3_INTSTAT_R","esp32p4::dma::intstatus0::CH4_INTSTAT_R","esp32p4::dma::intstatus0::COMMONREG_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_SLVIF_COMMONREG_DEC_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF1_RCH0_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF1_RCH1_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF1_BCH_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF1_BCH_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF2_RCH0_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF2_RCH1_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF2_BCH_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus_enable0::ENABLE_MXIF2_BCH_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_SLVIF_COMMONREG_DEC_ERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_SLVIF_COMMONREG_WR2RO_ERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_SLVIF_COMMONREG_RD2WO_ERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_SLVIF_COMMONREG_WRONHOLD_ERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_SLVIF_COMMONREG_WRPARITY_ERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_SLVIF_UNDEFINEDREG_DEC_ERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF1_RCH0_ECCPROT_CORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF1_RCH1_ECCPROT_CORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF1_BCH_ECCPROT_CORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF1_BCH_ECCPROT_UNCORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF2_RCH0_ECCPROT_CORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF2_RCH1_ECCPROT_CORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF2_BCH_ECCPROT_CORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intsignal_enable0::ENABLE_MXIF2_BCH_ECCPROT_UNCORRERR_INTSIGNAL_R","esp32p4::dma::commonreg_intstatus0::SLVIF_COMMONREG_DEC_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::SLVIF_COMMONREG_WR2RO_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::SLVIF_COMMONREG_RD2WO_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF1_RCH0_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF1_RCH0_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF1_RCH1_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF1_RCH1_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF1_BCH_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF1_BCH_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF2_RCH0_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF2_RCH0_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF2_RCH1_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF2_RCH1_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF2_BCH_ECCPROT_CORRERR_INTSTAT_R","esp32p4::dma::commonreg_intstatus0::MXIF2_BCH_ECCPROT_UNCORRERR_INTSTAT_R","esp32p4::dma::reset0::DMAC_RST_R","esp32p4::dma::lowpower_cfg0::GBL_CSLP_EN_R","esp32p4::dma::lowpower_cfg0::CHNL_CSLP_EN_R","esp32p4::dma::lowpower_cfg0::SBIU_CSLP_EN_R","esp32p4::dma::lowpower_cfg0::MXIF_CSLP_EN_R","esp32p4::dma::ch1_ctl0::CH1_SMS_R","esp32p4::dma::ch1_ctl0::CH1_DMS_R","esp32p4::dma::ch1_ctl0::CH1_SINC_R","esp32p4::dma::ch1_ctl0::CH1_DINC_R","esp32p4::dma::ch1_ctl0::CH1_NONPOSTED_LASTWRITE_EN_R","esp32p4::dma::ch1_ctl1::CH1_ARLEN_EN_R","esp32p4::dma::ch1_ctl1::CH1_AWLEN_EN_R","esp32p4::dma::ch1_ctl1::CH1_SRC_STAT_EN_R","esp32p4::dma::ch1_ctl1::CH1_DST_STAT_EN_R","esp32p4::dma::ch1_ctl1::CH1_IOC_BLKTFR_R","esp32p4::dma::ch1_ctl1::CH1_SHADOWREG_OR_LLI_LAST_R","esp32p4::dma::ch1_ctl1::CH1_SHADOWREG_OR_LLI_VALID_R","esp32p4::dma::ch1_cfg1::CH1_HS_SEL_SRC_R","esp32p4::dma::ch1_cfg1::CH1_HS_SEL_DST_R","esp32p4::dma::ch1_cfg1::CH1_SRC_HWHS_POL_R","esp32p4::dma::ch1_cfg1::CH1_DST_HWHS_POL_R","esp32p4::dma::ch1_cfg1::CH1_LOCK_CH_R","esp32p4::dma::ch1_llp0::CH1_LMS_R","esp32p4::dma::ch1_swhssrc0::CH1_SWHS_REQ_SRC_R","esp32p4::dma::ch1_swhssrc0::CH1_SWHS_SGLREQ_SRC_R","esp32p4::dma::ch1_swhssrc0::CH1_SWHS_LST_SRC_R","esp32p4::dma::ch1_swhsdst0::CH1_SWHS_REQ_DST_R","esp32p4::dma::ch1_swhsdst0::CH1_SWHS_SGLREQ_DST_R","esp32p4::dma::ch1_swhsdst0::CH1_SWHS_LST_DST_R","esp32p4::dma::ch1_axi_id0::CH1_AXI_READ_ID_SUFFIX_R","esp32p4::dma::ch1_axi_id0::CH1_AXI_WRITE_ID_SUFFIX_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_BLOCK_TFR_DONE_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_DMA_TFR_DONE_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SRC_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_DST_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SRC_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_DST_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SRC_SLV_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_DST_SLV_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_LLI_RD_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_LLI_WR_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_LLI_RD_SLV_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_LLI_WR_SLV_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SLVIF_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_CH_LOCK_CLEARED_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_CH_SRC_SUSPENDED_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_CH_SUSPENDED_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_CH_DISABLED_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable0::CH1_ENABLE_CH_ABORTED_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable1::CH1_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable1::CH1_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable1::CH1_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch1_intstatus_enable1::CH1_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_BLOCK_TFR_DONE_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_DMA_TFR_DONE_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SRC_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_DST_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SRC_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_DST_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SRC_SLV_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_DST_SLV_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_LLI_RD_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_LLI_WR_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_LLI_RD_SLV_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_LLI_WR_SLV_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SLVIF_DEC_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SLVIF_WR2RO_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SLVIF_RD2RWO_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SLVIF_WRONCHEN_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SLVIF_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_SLVIF_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_CH_LOCK_CLEARED_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_CH_SRC_SUSPENDED_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_CH_SUSPENDED_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_CH_DISABLED_INTSTAT_R","esp32p4::dma::ch1_intstatus0::CH1_CH_ABORTED_INTSTAT_R","esp32p4::dma::ch1_intstatus1::CH1_ECC_PROT_CHMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch1_intstatus1::CH1_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch1_intstatus1::CH1_ECC_PROT_UIDMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch1_intstatus1::CH1_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_DMA_TFR_DONE_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SRC_TRANSCOMP_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_DST_TRANSCOMP_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SRC_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_DST_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SRC_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_DST_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_CH_SUSPENDED_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_CH_DISABLED_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable0::CH1_ENABLE_CH_ABORTED_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable1::CH1_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable1::CH1_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable1::CH1_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_R","esp32p4::dma::ch1_intsignal_enable1::CH1_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_R","esp32p4::dma::ch2_ctl0::CH2_SMS_R","esp32p4::dma::ch2_ctl0::CH2_DMS_R","esp32p4::dma::ch2_ctl0::CH2_SINC_R","esp32p4::dma::ch2_ctl0::CH2_DINC_R","esp32p4::dma::ch2_ctl0::CH2_NONPOSTED_LASTWRITE_EN_R","esp32p4::dma::ch2_ctl1::CH2_ARLEN_EN_R","esp32p4::dma::ch2_ctl1::CH2_AWLEN_EN_R","esp32p4::dma::ch2_ctl1::CH2_SRC_STAT_EN_R","esp32p4::dma::ch2_ctl1::CH2_DST_STAT_EN_R","esp32p4::dma::ch2_ctl1::CH2_IOC_BLKTFR_R","esp32p4::dma::ch2_ctl1::CH2_SHADOWREG_OR_LLI_LAST_R","esp32p4::dma::ch2_ctl1::CH2_SHADOWREG_OR_LLI_VALID_R","esp32p4::dma::ch2_cfg1::CH2_HS_SEL_SRC_R","esp32p4::dma::ch2_cfg1::CH2_HS_SEL_DST_R","esp32p4::dma::ch2_cfg1::CH2_SRC_HWHS_POL_R","esp32p4::dma::ch2_cfg1::CH2_DST_HWHS_POL_R","esp32p4::dma::ch2_cfg1::CH2_LOCK_CH_R","esp32p4::dma::ch2_llp0::CH2_LMS_R","esp32p4::dma::ch2_swhssrc0::CH2_SWHS_REQ_SRC_R","esp32p4::dma::ch2_swhssrc0::CH2_SWHS_SGLREQ_SRC_R","esp32p4::dma::ch2_swhssrc0::CH2_SWHS_LST_SRC_R","esp32p4::dma::ch2_swhsdst0::CH2_SWHS_REQ_DST_R","esp32p4::dma::ch2_swhsdst0::CH2_SWHS_SGLREQ_DST_R","esp32p4::dma::ch2_swhsdst0::CH2_SWHS_LST_DST_R","esp32p4::dma::ch2_axi_id0::CH2_AXI_READ_ID_SUFFIX_R","esp32p4::dma::ch2_axi_id0::CH2_AXI_WRITE_ID_SUFFIX_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_BLOCK_TFR_DONE_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_DMA_TFR_DONE_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SRC_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_DST_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SRC_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_DST_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SRC_SLV_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_DST_SLV_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_LLI_RD_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_LLI_WR_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_LLI_RD_SLV_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_LLI_WR_SLV_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SLVIF_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_CH_LOCK_CLEARED_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_CH_SRC_SUSPENDED_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_CH_SUSPENDED_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_CH_DISABLED_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable0::CH2_ENABLE_CH_ABORTED_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable1::CH2_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable1::CH2_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable1::CH2_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch2_intstatus_enable1::CH2_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_BLOCK_TFR_DONE_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_DMA_TFR_DONE_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SRC_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_DST_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SRC_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_DST_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SRC_SLV_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_DST_SLV_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_LLI_RD_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_LLI_WR_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_LLI_RD_SLV_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_LLI_WR_SLV_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SLVIF_DEC_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SLVIF_WR2RO_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SLVIF_RD2RWO_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SLVIF_WRONCHEN_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SLVIF_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_SLVIF_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_CH_LOCK_CLEARED_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_CH_SRC_SUSPENDED_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_CH_SUSPENDED_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_CH_DISABLED_INTSTAT_R","esp32p4::dma::ch2_intstatus0::CH2_CH_ABORTED_INTSTAT_R","esp32p4::dma::ch2_intstatus1::CH2_ECC_PROT_CHMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch2_intstatus1::CH2_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch2_intstatus1::CH2_ECC_PROT_UIDMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch2_intstatus1::CH2_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_DMA_TFR_DONE_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SRC_TRANSCOMP_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_DST_TRANSCOMP_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SRC_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_DST_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SRC_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_DST_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_CH_SUSPENDED_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_CH_DISABLED_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable0::CH2_ENABLE_CH_ABORTED_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable1::CH2_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable1::CH2_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable1::CH2_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_R","esp32p4::dma::ch2_intsignal_enable1::CH2_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_R","esp32p4::dma::ch3_ctl0::CH3_SMS_R","esp32p4::dma::ch3_ctl0::CH3_DMS_R","esp32p4::dma::ch3_ctl0::CH3_SINC_R","esp32p4::dma::ch3_ctl0::CH3_DINC_R","esp32p4::dma::ch3_ctl0::CH3_NONPOSTED_LASTWRITE_EN_R","esp32p4::dma::ch3_ctl1::CH3_ARLEN_EN_R","esp32p4::dma::ch3_ctl1::CH3_AWLEN_EN_R","esp32p4::dma::ch3_ctl1::CH3_SRC_STAT_EN_R","esp32p4::dma::ch3_ctl1::CH3_DST_STAT_EN_R","esp32p4::dma::ch3_ctl1::CH3_IOC_BLKTFR_R","esp32p4::dma::ch3_ctl1::CH3_SHADOWREG_OR_LLI_LAST_R","esp32p4::dma::ch3_ctl1::CH3_SHADOWREG_OR_LLI_VALID_R","esp32p4::dma::ch3_cfg1::CH3_HS_SEL_SRC_R","esp32p4::dma::ch3_cfg1::CH3_HS_SEL_DST_R","esp32p4::dma::ch3_cfg1::CH3_SRC_HWHS_POL_R","esp32p4::dma::ch3_cfg1::CH3_DST_HWHS_POL_R","esp32p4::dma::ch3_cfg1::CH3_LOCK_CH_R","esp32p4::dma::ch3_llp0::CH3_LMS_R","esp32p4::dma::ch3_swhssrc0::CH3_SWHS_REQ_SRC_R","esp32p4::dma::ch3_swhssrc0::CH3_SWHS_SGLREQ_SRC_R","esp32p4::dma::ch3_swhssrc0::CH3_SWHS_LST_SRC_R","esp32p4::dma::ch3_swhsdst0::CH3_SWHS_REQ_DST_R","esp32p4::dma::ch3_swhsdst0::CH3_SWHS_SGLREQ_DST_R","esp32p4::dma::ch3_swhsdst0::CH3_SWHS_LST_DST_R","esp32p4::dma::ch3_axi_id0::CH3_AXI_READ_ID_SUFFIX_R","esp32p4::dma::ch3_axi_id0::CH3_AXI_WRITE_ID_SUFFIX_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_BLOCK_TFR_DONE_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_DMA_TFR_DONE_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SRC_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_DST_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SRC_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_DST_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SRC_SLV_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_DST_SLV_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_LLI_RD_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_LLI_WR_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_LLI_RD_SLV_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_LLI_WR_SLV_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SLVIF_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_CH_LOCK_CLEARED_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_CH_SRC_SUSPENDED_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_CH_SUSPENDED_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_CH_DISABLED_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable0::CH3_ENABLE_CH_ABORTED_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable1::CH3_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable1::CH3_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable1::CH3_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch3_intstatus_enable1::CH3_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_BLOCK_TFR_DONE_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_DMA_TFR_DONE_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SRC_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_DST_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SRC_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_DST_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SRC_SLV_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_DST_SLV_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_LLI_RD_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_LLI_WR_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_LLI_RD_SLV_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_LLI_WR_SLV_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SLVIF_DEC_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SLVIF_WR2RO_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SLVIF_RD2RWO_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SLVIF_WRONCHEN_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SLVIF_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_SLVIF_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_CH_LOCK_CLEARED_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_CH_SRC_SUSPENDED_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_CH_SUSPENDED_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_CH_DISABLED_INTSTAT_R","esp32p4::dma::ch3_intstatus0::CH3_CH_ABORTED_INTSTAT_R","esp32p4::dma::ch3_intstatus1::CH3_ECC_PROT_CHMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch3_intstatus1::CH3_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch3_intstatus1::CH3_ECC_PROT_UIDMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch3_intstatus1::CH3_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_DMA_TFR_DONE_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SRC_TRANSCOMP_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_DST_TRANSCOMP_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SRC_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_DST_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SRC_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_DST_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_CH_SUSPENDED_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_CH_DISABLED_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable0::CH3_ENABLE_CH_ABORTED_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable1::CH3_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable1::CH3_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable1::CH3_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_R","esp32p4::dma::ch3_intsignal_enable1::CH3_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_R","esp32p4::dma::ch4_ctl0::CH4_SMS_R","esp32p4::dma::ch4_ctl0::CH4_DMS_R","esp32p4::dma::ch4_ctl0::CH4_SINC_R","esp32p4::dma::ch4_ctl0::CH4_DINC_R","esp32p4::dma::ch4_ctl0::CH4_NONPOSTED_LASTWRITE_EN_R","esp32p4::dma::ch4_ctl1::CH4_ARLEN_EN_R","esp32p4::dma::ch4_ctl1::CH4_AWLEN_EN_R","esp32p4::dma::ch4_ctl1::CH4_SRC_STAT_EN_R","esp32p4::dma::ch4_ctl1::CH4_DST_STAT_EN_R","esp32p4::dma::ch4_ctl1::CH4_IOC_BLKTFR_R","esp32p4::dma::ch4_ctl1::CH4_SHADOWREG_OR_LLI_LAST_R","esp32p4::dma::ch4_ctl1::CH4_SHADOWREG_OR_LLI_VALID_R","esp32p4::dma::ch4_cfg1::CH4_HS_SEL_SRC_R","esp32p4::dma::ch4_cfg1::CH4_HS_SEL_DST_R","esp32p4::dma::ch4_cfg1::CH4_SRC_HWHS_POL_R","esp32p4::dma::ch4_cfg1::CH4_DST_HWHS_POL_R","esp32p4::dma::ch4_cfg1::CH4_LOCK_CH_R","esp32p4::dma::ch4_llp0::CH4_LMS_R","esp32p4::dma::ch4_swhssrc0::CH4_SWHS_REQ_SRC_R","esp32p4::dma::ch4_swhssrc0::CH4_SWHS_SGLREQ_SRC_R","esp32p4::dma::ch4_swhssrc0::CH4_SWHS_LST_SRC_R","esp32p4::dma::ch4_swhsdst0::CH4_SWHS_REQ_DST_R","esp32p4::dma::ch4_swhsdst0::CH4_SWHS_SGLREQ_DST_R","esp32p4::dma::ch4_swhsdst0::CH4_SWHS_LST_DST_R","esp32p4::dma::ch4_axi_id0::CH4_AXI_READ_ID_SUFFIX_R","esp32p4::dma::ch4_axi_id0::CH4_AXI_WRITE_ID_SUFFIX_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_BLOCK_TFR_DONE_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_DMA_TFR_DONE_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SRC_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_DST_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SRC_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_DST_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SRC_SLV_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_DST_SLV_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_LLI_RD_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_LLI_WR_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_LLI_RD_SLV_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_LLI_WR_SLV_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SLVIF_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SLVIF_WR2RO_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_CH_LOCK_CLEARED_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_CH_SRC_SUSPENDED_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_CH_SUSPENDED_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_CH_DISABLED_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable0::CH4_ENABLE_CH_ABORTED_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable1::CH4_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable1::CH4_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable1::CH4_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch4_intstatus_enable1::CH4_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_BLOCK_TFR_DONE_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_DMA_TFR_DONE_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SRC_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_DST_TRANSCOMP_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SRC_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_DST_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SRC_SLV_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_DST_SLV_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_LLI_RD_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_LLI_WR_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_LLI_RD_SLV_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_LLI_WR_SLV_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SLVIF_MULTIBLKTYPE_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SLVIF_DEC_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SLVIF_WR2RO_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SLVIF_RD2RWO_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SLVIF_WRONCHEN_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SLVIF_WRONHOLD_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_SLVIF_WRPARITY_ERR_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_CH_LOCK_CLEARED_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_CH_SRC_SUSPENDED_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_CH_SUSPENDED_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_CH_DISABLED_INTSTAT_R","esp32p4::dma::ch4_intstatus0::CH4_CH_ABORTED_INTSTAT_R","esp32p4::dma::ch4_intstatus1::CH4_ECC_PROT_CHMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch4_intstatus1::CH4_ECC_PROT_CHMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch4_intstatus1::CH4_ECC_PROT_UIDMEM_CORRERR_INTSTAT_R","esp32p4::dma::ch4_intstatus1::CH4_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_BLOCK_TFR_DONE_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_DMA_TFR_DONE_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SRC_TRANSCOMP_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_DST_TRANSCOMP_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SRC_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_DST_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SRC_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_DST_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SLVIF_DEC_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_CH_LOCK_CLEARED_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_CH_SUSPENDED_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_CH_DISABLED_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable0::CH4_ENABLE_CH_ABORTED_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable1::CH4_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable1::CH4_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable1::CH4_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL_R","esp32p4::dma::ch4_intsignal_enable1::CH4_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL_R","esp32p4::ds::query_busy::QUERY_BUSY_R","esp32p4::ds::query_check::MD_ERROR_R","esp32p4::ds::query_check::PADDING_BAD_R","esp32p4::mipi_dsi_bridge::clk_en::CLK_EN_R","esp32p4::mipi_dsi_bridge::en::DSI_EN_R","esp32p4::mipi_dsi_bridge::raw_num_cfg::UNALIGN_64BIT_EN_R","esp32p4::mipi_dsi_bridge::raw_buf_credit_ctl::CREDIT_RESET_R","esp32p4::mipi_dsi_bridge::pixel_type::DATA_IN_TYPE_R","esp32p4::mipi_dsi_bridge::dma_block_interval::RAW_NUM_TOTAL_AUTO_RELOAD_R","esp32p4::mipi_dsi_bridge::dma_block_interval::EN_R","esp32p4::mipi_dsi_bridge::dpi_lcd_ctl::DPISHUTDN_R","esp32p4::mipi_dsi_bridge::dpi_lcd_ctl::DPICOLORM_R","esp32p4::mipi_dsi_bridge::dpi_lcd_ctl::DPIUPDATECFG_R","esp32p4::mipi_dsi_bridge::dpi_misc_config::DPI_EN_R","esp32p4::mipi_dsi_bridge::int_ena::UNDERRUN_INT_ENA_R","esp32p4::mipi_dsi_bridge::int_raw::UNDERRUN_INT_RAW_R","esp32p4::mipi_dsi_bridge::int_st::UNDERRUN_INT_ST_R","esp32p4::mipi_dsi_bridge::host_bist_ctl::BISTOK_R","esp32p4::mipi_dsi_bridge::host_bist_ctl::BISTON_R","esp32p4::mipi_dsi_bridge::host_trigger_rev::TX_TRIGGER_REV_EN_R","esp32p4::mipi_dsi_bridge::host_trigger_rev::RX_TRIGGER_REV_EN_R","esp32p4::mipi_dsi_bridge::dma_frame_interval::DMA_MULTIBLK_EN_R","esp32p4::mipi_dsi_bridge::dma_frame_interval::EN_R","esp32p4::mipi_dsi_bridge::rdn_eco_cs::RDN_ECO_EN_R","esp32p4::mipi_dsi_bridge::rdn_eco_cs::RDN_ECO_RESULT_R","esp32p4::mipi_dsi_bridge::host_ctrl::DSI_CFG_REF_CLK_EN_R","esp32p4::mipi_dsi_bridge::mem_clk_ctrl::DSI_BRIDGE_MEM_CLK_FORCE_ON_R","esp32p4::mipi_dsi_bridge::mem_clk_ctrl::DSI_MEM_CLK_FORCE_ON_R","esp32p4::mipi_dsi_bridge::dma_flow_ctrl::DSI_DMA_FLOW_CONTROLLER_R","esp32p4::mipi_dsi_bridge::yuv_cfg::PROTOCAL_R","esp32p4::mipi_dsi_bridge::yuv_cfg::YUV_PIX_ENDIAN_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXREQUESTESC_1_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXVALIDESC_1_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXLPDTESC_1_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_BASEDIR_1_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXREQUESTESC_0_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXVALIDESC_0_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_TXLPDTESC_0_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_BASEDIR_0_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_LOOPBACK_CHECK_DONE_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_LOOPBACK_EN_R","esp32p4::mipi_dsi_bridge::phy_lp_loopback_ctrl::PHY_LP_LOOPBACK_OK_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_TXREQUESTDATAHS_1_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_BASEDIR_1_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_TXREQUESTDATAHS_0_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_BASEDIR_0_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_TXREQUESTHSCLK_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_LOOPBACK_CHECK_DONE_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_LOOPBACK_EN_R","esp32p4::mipi_dsi_bridge::phy_hs_loopback_ctrl::PHY_HS_LOOPBACK_OK_R","esp32p4::mipi_dsi_host::pwr_up::SHUTDOWNZ_R","esp32p4::mipi_dsi_host::dpi_color_coding::LOOSELY18_EN_R","esp32p4::mipi_dsi_host::dpi_cfg_pol::DATAEN_ACTIVE_LOW_R","esp32p4::mipi_dsi_host::dpi_cfg_pol::VSYNC_ACTIVE_LOW_R","esp32p4::mipi_dsi_host::dpi_cfg_pol::HSYNC_ACTIVE_LOW_R","esp32p4::mipi_dsi_host::dpi_cfg_pol::SHUTD_ACTIVE_LOW_R","esp32p4::mipi_dsi_host::dpi_cfg_pol::COLORM_ACTIVE_LOW_R","esp32p4::mipi_dsi_host::dbi_partitioning_en::PARTITIONING_EN_R","esp32p4::mipi_dsi_host::pckhdl_cfg::EOTP_TX_EN_R","esp32p4::mipi_dsi_host::pckhdl_cfg::EOTP_RX_EN_R","esp32p4::mipi_dsi_host::pckhdl_cfg::BTA_EN_R","esp32p4::mipi_dsi_host::pckhdl_cfg::ECC_RX_EN_R","esp32p4::mipi_dsi_host::pckhdl_cfg::CRC_RX_EN_R","esp32p4::mipi_dsi_host::pckhdl_cfg::EOTP_TX_LP_EN_R","esp32p4::mipi_dsi_host::mode_cfg::CMD_VIDEO_MODE_R","esp32p4::mipi_dsi_host::vid_mode_cfg::LP_VSA_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::LP_VBP_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::LP_VFP_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::LP_VACT_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::LP_HBP_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::LP_HFP_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::FRAME_BTA_ACK_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::LP_CMD_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::VPG_EN_R","esp32p4::mipi_dsi_host::vid_mode_cfg::VPG_MODE_R","esp32p4::mipi_dsi_host::vid_mode_cfg::VPG_ORIENTATION_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::TEAR_FX_EN_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::ACK_RQST_EN_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::GEN_SW_0P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::GEN_SW_1P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::GEN_SW_2P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::GEN_SR_0P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::GEN_SR_1P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::GEN_SR_2P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::GEN_LW_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::DCS_SW_0P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::DCS_SW_1P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::DCS_SR_0P_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::DCS_LW_TX_R","esp32p4::mipi_dsi_host::cmd_mode_cfg::MAX_RD_PKT_SIZE_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_CMD_EMPTY_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_CMD_FULL_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_PLD_W_EMPTY_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_PLD_W_FULL_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_PLD_R_EMPTY_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_PLD_R_FULL_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_RD_CMD_BUSY_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_BUFF_CMD_EMPTY_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_BUFF_CMD_FULL_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_BUFF_PLD_EMPTY_R","esp32p4::mipi_dsi_host::cmd_pkt_status::GEN_BUFF_PLD_FULL_R","esp32p4::mipi_dsi_host::sdf_3d::SECOND_VSYNC_R","esp32p4::mipi_dsi_host::sdf_3d::RIGHT_FIRST_R","esp32p4::mipi_dsi_host::sdf_3d::SEND_3D_CFG_R","esp32p4::mipi_dsi_host::lpclk_ctrl::PHY_TXREQUESTCLKHS_R","esp32p4::mipi_dsi_host::lpclk_ctrl::AUTO_CLKLANE_CTRL_R","esp32p4::mipi_dsi_host::phy_rstz::PHY_SHUTDOWNZ_R","esp32p4::mipi_dsi_host::phy_rstz::PHY_RSTZ_R","esp32p4::mipi_dsi_host::phy_rstz::PHY_ENABLECLK_R","esp32p4::mipi_dsi_host::phy_rstz::PHY_FORCEPLL_R","esp32p4::mipi_dsi_host::phy_ulps_ctrl::PHY_TXREQULPSCLK_R","esp32p4::mipi_dsi_host::phy_ulps_ctrl::PHY_TXEXITULPSCLK_R","esp32p4::mipi_dsi_host::phy_ulps_ctrl::PHY_TXREQULPSLAN_R","esp32p4::mipi_dsi_host::phy_ulps_ctrl::PHY_TXEXITULPSLAN_R","esp32p4::mipi_dsi_host::phy_status::PHY_LOCK_R","esp32p4::mipi_dsi_host::phy_status::PHY_DIRECTION_R","esp32p4::mipi_dsi_host::phy_status::PHY_STOPSTATECLKLANE_R","esp32p4::mipi_dsi_host::phy_status::PHY_ULPSACTIVENOTCLK_R","esp32p4::mipi_dsi_host::phy_status::PHY_STOPSTATE0LANE_R","esp32p4::mipi_dsi_host::phy_status::PHY_ULPSACTIVENOT0LANE_R","esp32p4::mipi_dsi_host::phy_status::PHY_RXULPSESC0LANE_R","esp32p4::mipi_dsi_host::phy_status::PHY_STOPSTATE1LANE_R","esp32p4::mipi_dsi_host::phy_status::PHY_ULPSACTIVENOT1LANE_R","esp32p4::mipi_dsi_host::phy_tst_ctrl0::PHY_TESTCLR_R","esp32p4::mipi_dsi_host::phy_tst_ctrl0::PHY_TESTCLK_R","esp32p4::mipi_dsi_host::phy_tst_ctrl1::PHY_TESTEN_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_0_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_1_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_2_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_3_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_4_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_5_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_6_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_7_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_8_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_9_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_10_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_11_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_12_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_13_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_14_R","esp32p4::mipi_dsi_host::int_st0::ACK_WITH_ERR_15_R","esp32p4::mipi_dsi_host::int_st0::DPHY_ERRORS_0_R","esp32p4::mipi_dsi_host::int_st0::DPHY_ERRORS_1_R","esp32p4::mipi_dsi_host::int_st0::DPHY_ERRORS_2_R","esp32p4::mipi_dsi_host::int_st0::DPHY_ERRORS_3_R","esp32p4::mipi_dsi_host::int_st0::DPHY_ERRORS_4_R","esp32p4::mipi_dsi_host::int_st1::TO_HS_TX_R","esp32p4::mipi_dsi_host::int_st1::TO_LP_RX_R","esp32p4::mipi_dsi_host::int_st1::ECC_SINGLE_ERR_R","esp32p4::mipi_dsi_host::int_st1::ECC_MILTI_ERR_R","esp32p4::mipi_dsi_host::int_st1::CRC_ERR_R","esp32p4::mipi_dsi_host::int_st1::PKT_SIZE_ERR_R","esp32p4::mipi_dsi_host::int_st1::EOPT_ERR_R","esp32p4::mipi_dsi_host::int_st1::DPI_PLD_WR_ERR_R","esp32p4::mipi_dsi_host::int_st1::GEN_CMD_WR_ERR_R","esp32p4::mipi_dsi_host::int_st1::GEN_PLD_WR_ERR_R","esp32p4::mipi_dsi_host::int_st1::GEN_PLD_SEND_ERR_R","esp32p4::mipi_dsi_host::int_st1::GEN_PLD_RD_ERR_R","esp32p4::mipi_dsi_host::int_st1::GEN_PLD_RECEV_ERR_R","esp32p4::mipi_dsi_host::int_st1::DPI_BUFF_PLD_UNDER_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_0_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_1_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_2_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_3_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_4_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_5_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_6_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_7_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_8_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_9_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_10_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_11_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_12_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_13_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_14_R","esp32p4::mipi_dsi_host::int_msk0::MASK_ACK_WITH_ERR_15_R","esp32p4::mipi_dsi_host::int_msk0::MASK_DPHY_ERRORS_0_R","esp32p4::mipi_dsi_host::int_msk0::MASK_DPHY_ERRORS_1_R","esp32p4::mipi_dsi_host::int_msk0::MASK_DPHY_ERRORS_2_R","esp32p4::mipi_dsi_host::int_msk0::MASK_DPHY_ERRORS_3_R","esp32p4::mipi_dsi_host::int_msk0::MASK_DPHY_ERRORS_4_R","esp32p4::mipi_dsi_host::int_msk1::MASK_TO_HS_TX_R","esp32p4::mipi_dsi_host::int_msk1::MASK_TO_LP_RX_R","esp32p4::mipi_dsi_host::int_msk1::MASK_ECC_SINGLE_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_ECC_MILTI_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_CRC_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_PKT_SIZE_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_EOPT_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_DPI_PLD_WR_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_GEN_CMD_WR_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_GEN_PLD_WR_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_GEN_PLD_SEND_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_GEN_PLD_RD_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_GEN_PLD_RECEV_ERR_R","esp32p4::mipi_dsi_host::int_msk1::MASK_DPI_BUFF_PLD_UNDER_R","esp32p4::mipi_dsi_host::phy_cal::TXSKEWCALHS_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_0_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_1_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_2_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_3_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_4_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_5_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_6_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_7_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_8_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_9_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_10_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_11_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_12_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_13_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_14_R","esp32p4::mipi_dsi_host::int_force0::FORCE_ACK_WITH_ERR_15_R","esp32p4::mipi_dsi_host::int_force0::FORCE_DPHY_ERRORS_0_R","esp32p4::mipi_dsi_host::int_force0::FORCE_DPHY_ERRORS_1_R","esp32p4::mipi_dsi_host::int_force0::FORCE_DPHY_ERRORS_2_R","esp32p4::mipi_dsi_host::int_force0::FORCE_DPHY_ERRORS_3_R","esp32p4::mipi_dsi_host::int_force0::FORCE_DPHY_ERRORS_4_R","esp32p4::mipi_dsi_host::int_force1::FORCE_TO_HS_TX_R","esp32p4::mipi_dsi_host::int_force1::FORCE_TO_LP_RX_R","esp32p4::mipi_dsi_host::int_force1::FORCE_ECC_SINGLE_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_ECC_MILTI_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_CRC_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_PKT_SIZE_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_EOPT_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_DPI_PLD_WR_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_GEN_CMD_WR_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_GEN_PLD_WR_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_GEN_PLD_SEND_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_GEN_PLD_RD_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_GEN_PLD_RECEV_ERR_R","esp32p4::mipi_dsi_host::int_force1::FORCE_DPI_BUFF_PLD_UNDER_R","esp32p4::mipi_dsi_host::dsc_parameter::COMPRESSION_MODE_R","esp32p4::mipi_dsi_host::vid_shadow_ctrl::VID_SHADOW_EN_R","esp32p4::mipi_dsi_host::vid_shadow_ctrl::VID_SHADOW_REQ_R","esp32p4::mipi_dsi_host::vid_shadow_ctrl::VID_SHADOW_PIN_REQ_R","esp32p4::mipi_dsi_host::dpi_color_coding_act::LOOSELY18_EN_ACT_R","esp32p4::mipi_dsi_host::edpi_te_hw_cfg::HW_TEAR_EFFECT_ON_R","esp32p4::mipi_dsi_host::edpi_te_hw_cfg::HW_TEAR_EFFECT_GEN_R","esp32p4::mipi_dsi_host::edpi_te_hw_cfg::HW_SET_SCAN_LINE_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::LP_VSA_EN_ACT_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::LP_VBP_EN_ACT_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::LP_VFP_EN_ACT_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::LP_VACT_EN_ACT_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::LP_HBP_EN_ACT_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::LP_HFP_EN_ACT_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::FRAME_BTA_ACK_EN_ACT_R","esp32p4::mipi_dsi_host::vid_mode_cfg_act::LP_CMD_EN_ACT_R","esp32p4::mipi_dsi_host::vid_pkt_status::DPI_CMD_W_EMPTY_R","esp32p4::mipi_dsi_host::vid_pkt_status::DPI_CMD_W_FULL_R","esp32p4::mipi_dsi_host::vid_pkt_status::DPI_PLD_W_EMPTY_R","esp32p4::mipi_dsi_host::vid_pkt_status::DPI_PLD_W_FULL_R","esp32p4::mipi_dsi_host::vid_pkt_status::DPI_BUFF_PLD_EMPTY_R","esp32p4::mipi_dsi_host::vid_pkt_status::DPI_BUFF_PLD_FULL_R","esp32p4::mipi_dsi_host::sdf_3d_act::SECOND_VSYNC_ACT_R","esp32p4::mipi_dsi_host::sdf_3d_act::RIGHT_FIRST_ACT_R","esp32p4::mipi_dsi_host::sdf_3d_act::SEND_3D_CFG_ACT_R","esp32p4::ecc::mult_int_raw::CALC_DONE_INT_RAW_R","esp32p4::ecc::mult_int_st::CALC_DONE_INT_ST_R","esp32p4::ecc::mult_int_ena::CALC_DONE_INT_ENA_R","esp32p4::ecc::mult_conf::START_R","esp32p4::ecc::mult_conf::KEY_LENGTH_R","esp32p4::ecc::mult_conf::MOD_BASE_R","esp32p4::ecc::mult_conf::SECURITY_MODE_R","esp32p4::ecc::mult_conf::VERIFICATION_RESULT_R","esp32p4::ecc::mult_conf::CLK_EN_R","esp32p4::ecc::mult_conf::MEM_CLOCK_GATE_FORCE_ON_R","esp32p4::ecdsa::conf::ECC_CURVE_R","esp32p4::ecdsa::conf::SOFTWARE_SET_K_R","esp32p4::ecdsa::conf::SOFTWARE_SET_Z_R","esp32p4::ecdsa::conf::DETERMINISTIC_K_R","esp32p4::ecdsa::clk::GATE_FORCE_ON_R","esp32p4::ecdsa::int_raw::CALC_DONE_INT_RAW_R","esp32p4::ecdsa::int_raw::SHA_RELEASE_INT_RAW_R","esp32p4::ecdsa::int_st::CALC_DONE_INT_ST_R","esp32p4::ecdsa::int_st::SHA_RELEASE_INT_ST_R","esp32p4::ecdsa::int_ena::CALC_DONE_INT_ENA_R","esp32p4::ecdsa::int_ena::SHA_RELEASE_INT_ENA_R","esp32p4::ecdsa::result::OPERATION_RESULT_R","esp32p4::ecdsa::result::K_VALUE_WARNING_R","esp32p4::ecdsa::sha_busy::SHA_BUSY_R","esp32p4::efuse::rd_repeat_data0::USB_DEVICE_EXCHG_PINS_R","esp32p4::efuse::rd_repeat_data0::USB_OTG11_EXCHG_PINS_R","esp32p4::efuse::rd_repeat_data0::DIS_USB_JTAG_R","esp32p4::efuse::rd_repeat_data0::POWERGLITCH_EN_R","esp32p4::efuse::rd_repeat_data0::DIS_USB_SERIAL_JTAG_R","esp32p4::efuse::rd_repeat_data0::DIS_FORCE_DOWNLOAD_R","esp32p4::efuse::rd_repeat_data0::SPI_DOWNLOAD_MSPI_DIS_R","esp32p4::efuse::rd_repeat_data0::DIS_TWAI_R","esp32p4::efuse::rd_repeat_data0::JTAG_SEL_ENABLE_R","esp32p4::efuse::rd_repeat_data0::DIS_PAD_JTAG_R","esp32p4::efuse::rd_repeat_data0::DIS_DOWNLOAD_MANUAL_ENCRYPT_R","esp32p4::efuse::rd_repeat_data0::USB_PHY_SEL_R","esp32p4::efuse::rd_repeat_data1::FORCE_DISABLE_SW_INIT_KEY_R","esp32p4::efuse::rd_repeat_data1::XTS_KEY_LENGTH_256_R","esp32p4::efuse::rd_repeat_data1::SECURE_BOOT_KEY_REVOKE0_R","esp32p4::efuse::rd_repeat_data1::SECURE_BOOT_KEY_REVOKE1_R","esp32p4::efuse::rd_repeat_data1::SECURE_BOOT_KEY_REVOKE2_R","esp32p4::efuse::rd_repeat_data2::ECDSA_ENABLE_SOFT_K_R","esp32p4::efuse::rd_repeat_data2::CRYPT_DPA_ENABLE_R","esp32p4::efuse::rd_repeat_data2::SECURE_BOOT_EN_R","esp32p4::efuse::rd_repeat_data2::SECURE_BOOT_AGGRESSIVE_REVOKE_R","esp32p4::efuse::rd_repeat_data2::FLASH_TYPE_R","esp32p4::efuse::rd_repeat_data2::FLASH_ECC_EN_R","esp32p4::efuse::rd_repeat_data2::DIS_USB_OTG_DOWNLOAD_MODE_R","esp32p4::efuse::rd_repeat_data3::DIS_DOWNLOAD_MODE_R","esp32p4::efuse::rd_repeat_data3::DIS_DIRECT_BOOT_R","esp32p4::efuse::rd_repeat_data3::DIS_USB_SERIAL_JTAG_ROM_PRINT_R","esp32p4::efuse::rd_repeat_data3::LOCK_KM_KEY_R","esp32p4::efuse::rd_repeat_data3::DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_R","esp32p4::efuse::rd_repeat_data3::ENABLE_SECURITY_DOWNLOAD_R","esp32p4::efuse::rd_repeat_data3::FORCE_SEND_RESUME_R","esp32p4::efuse::rd_repeat_data3::SECURE_BOOT_DISABLE_FAST_WAKE_R","esp32p4::efuse::rd_repeat_data3::HYS_EN_PAD_R","esp32p4::efuse::rd_repeat_data4::HP_PWR_SRC_SEL_R","esp32p4::efuse::rd_repeat_data4::DCDC_VSET_EN_R","esp32p4::efuse::rd_repeat_data4::DIS_WDT_R","esp32p4::efuse::rd_repeat_data4::DIS_SWD_R","esp32p4::efuse::rd_repeat_err0::DIS_USB_DEVICE_EXCHG_PINS_ERR_R","esp32p4::efuse::rd_repeat_err0::DIS_USB_OTG11_EXCHG_PINS_ERR_R","esp32p4::efuse::rd_repeat_err0::DIS_USB_JTAG_ERR_R","esp32p4::efuse::rd_repeat_err0::POWERGLITCH_EN_ERR_R","esp32p4::efuse::rd_repeat_err0::DIS_USB_SERIAL_JTAG_ERR_R","esp32p4::efuse::rd_repeat_err0::DIS_FORCE_DOWNLOAD_ERR_R","esp32p4::efuse::rd_repeat_err0::SPI_DOWNLOAD_MSPI_DIS_ERR_R","esp32p4::efuse::rd_repeat_err0::DIS_TWAI_ERR_R","esp32p4::efuse::rd_repeat_err0::JTAG_SEL_ENABLE_ERR_R","esp32p4::efuse::rd_repeat_err0::DIS_PAD_JTAG_ERR_R","esp32p4::efuse::rd_repeat_err0::DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_R","esp32p4::efuse::rd_repeat_err0::USB_PHY_SEL_ERR_R","esp32p4::efuse::rd_repeat_err1::FORCE_DISABLE_SW_INIT_KEY_ERR_R","esp32p4::efuse::rd_repeat_err1::XTS_KEY_LENGTH_256_ERR_R","esp32p4::efuse::rd_repeat_err1::SECURE_BOOT_KEY_REVOKE0_ERR_R","esp32p4::efuse::rd_repeat_err1::SECURE_BOOT_KEY_REVOKE1_ERR_R","esp32p4::efuse::rd_repeat_err1::SECURE_BOOT_KEY_REVOKE2_ERR_R","esp32p4::efuse::rd_repeat_err2::ECDSA_ENABLE_SOFT_K_ERR_R","esp32p4::efuse::rd_repeat_err2::CRYPT_DPA_ENABLE_ERR_R","esp32p4::efuse::rd_repeat_err2::SECURE_BOOT_EN_ERR_R","esp32p4::efuse::rd_repeat_err2::SECURE_BOOT_AGGRESSIVE_REVOKE_ERR_R","esp32p4::efuse::rd_repeat_err2::FLASH_TYPE_ERR_R","esp32p4::efuse::rd_repeat_err2::FLASH_ECC_EN_ERR_R","esp32p4::efuse::rd_repeat_err2::DIS_USB_OTG_DOWNLOAD_MODE_ERR_R","esp32p4::efuse::rd_repeat_err3::DIS_DOWNLOAD_MODE_ERR_R","esp32p4::efuse::rd_repeat_err3::DIS_DIRECT_BOOT_ERR_R","esp32p4::efuse::rd_repeat_err3::DIS_USB_SERIAL_JTAG_ROM_PRINT_ERR_R","esp32p4::efuse::rd_repeat_err3::LOCK_KM_KEY_ERR_R","esp32p4::efuse::rd_repeat_err3::DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_ERR_R","esp32p4::efuse::rd_repeat_err3::ENABLE_SECURITY_DOWNLOAD_ERR_R","esp32p4::efuse::rd_repeat_err3::FORCE_SEND_RESUME_ERR_R","esp32p4::efuse::rd_repeat_err3::SECURE_BOOT_DISABLE_FAST_WAKE_ERR_R","esp32p4::efuse::rd_repeat_err3::HYS_EN_PAD_ERR_R","esp32p4::efuse::rd_repeat_err4::HP_PWR_SRC_SEL_ERR_R","esp32p4::efuse::rd_repeat_err4::DCDC_VSET_EN_ERR_R","esp32p4::efuse::rd_repeat_err4::DIS_WDT_ERR_R","esp32p4::efuse::rd_repeat_err4::DIS_SWD_ERR_R","esp32p4::efuse::rd_rs_err0::MAC_SYS_FAIL_R","esp32p4::efuse::rd_rs_err0::SYS_PART1_FAIL_R","esp32p4::efuse::rd_rs_err0::USR_DATA_FAIL_R","esp32p4::efuse::rd_rs_err0::KEY0_FAIL_R","esp32p4::efuse::rd_rs_err0::KEY1_FAIL_R","esp32p4::efuse::rd_rs_err0::KEY2_FAIL_R","esp32p4::efuse::rd_rs_err0::KEY3_FAIL_R","esp32p4::efuse::rd_rs_err0::KEY4_FAIL_R","esp32p4::efuse::rd_rs_err1::KEY5_FAIL_R","esp32p4::efuse::rd_rs_err1::SYS_PART2_FAIL_R","esp32p4::efuse::clk::MEM_FORCE_PD_R","esp32p4::efuse::clk::MEM_CLK_FORCE_ON_R","esp32p4::efuse::clk::MEM_FORCE_PU_R","esp32p4::efuse::clk::EN_R","esp32p4::efuse::status::OTP_LOAD_SW_R","esp32p4::efuse::status::OTP_VDDQ_C_SYNC2_R","esp32p4::efuse::status::OTP_STROBE_SW_R","esp32p4::efuse::status::OTP_CSB_SW_R","esp32p4::efuse::status::OTP_PGENB_SW_R","esp32p4::efuse::status::OTP_VDDQ_IS_SW_R","esp32p4::efuse::cmd::READ_CMD_R","esp32p4::efuse::cmd::PGM_CMD_R","esp32p4::efuse::int_raw::READ_DONE_INT_RAW_R","esp32p4::efuse::int_raw::PGM_DONE_INT_RAW_R","esp32p4::efuse::int_st::READ_DONE_INT_ST_R","esp32p4::efuse::int_st::PGM_DONE_INT_ST_R","esp32p4::efuse::int_ena::READ_DONE_INT_ENA_R","esp32p4::efuse::int_ena::PGM_DONE_INT_ENA_R","esp32p4::efuse::dac_conf::DAC_CLK_PAD_SEL_R","esp32p4::efuse::dac_conf::OE_CLR_R","esp32p4::efuse::wr_tim_conf0_rs_bypass::BYPASS_RS_CORRECTION_R","esp32p4::efuse::apb2otp_en::APB2OTP_APB2OTP_EN_R","esp32p4::gpio::pin::PAD_DRIVER_R","esp32p4::gpio::pin::WAKEUP_ENABLE_R","esp32p4::gpio::func_out_sel_cfg::INV_SEL_R","esp32p4::gpio::func_out_sel_cfg::OEN_SEL_R","esp32p4::gpio::func_out_sel_cfg::OEN_INV_SEL_R","esp32p4::gpio::clock_gate::CLK_EN_R","esp32p4::gpio::int_raw::COMP0_NEG_INT_RAW_R","esp32p4::gpio::int_raw::COMP0_POS_INT_RAW_R","esp32p4::gpio::int_raw::COMP0_ALL_INT_RAW_R","esp32p4::gpio::int_raw::COMP1_NEG_INT_RAW_R","esp32p4::gpio::int_raw::COMP1_POS_INT_RAW_R","esp32p4::gpio::int_raw::COMP1_ALL_INT_RAW_R","esp32p4::gpio::int_raw::BISTOK_INT_RAW_R","esp32p4::gpio::int_raw::BISTFAIL_INT_RAW_R","esp32p4::gpio::int_st::COMP0_NEG_INT_ST_R","esp32p4::gpio::int_st::COMP0_POS_INT_ST_R","esp32p4::gpio::int_st::COMP0_ALL_INT_ST_R","esp32p4::gpio::int_st::COMP1_NEG_INT_ST_R","esp32p4::gpio::int_st::COMP1_POS_INT_ST_R","esp32p4::gpio::int_st::COMP1_ALL_INT_ST_R","esp32p4::gpio::int_st::BISTOK_INT_ST_R","esp32p4::gpio::int_st::BISTFAIL_INT_ST_R","esp32p4::gpio::int_ena::COMP0_NEG_INT_ENA_R","esp32p4::gpio::int_ena::COMP0_POS_INT_ENA_R","esp32p4::gpio::int_ena::COMP0_ALL_INT_ENA_R","esp32p4::gpio::int_ena::COMP1_NEG_INT_ENA_R","esp32p4::gpio::int_ena::COMP1_POS_INT_ENA_R","esp32p4::gpio::int_ena::COMP1_ALL_INT_ENA_R","esp32p4::gpio::int_ena::BISTOK_INT_ENA_R","esp32p4::gpio::int_ena::BISTFAIL_INT_ENA_R","esp32p4::gpio::bist_ctrl::BIST_PAD_OE_R","esp32p4::gpio::func_in_sel_cfg::IN_INV_SEL_R","esp32p4::gpio::func_in_sel_cfg::SEL_R","esp32p4::gpio_sd::clock_gate::CLK_EN_R","esp32p4::gpio_sd::sigmadelta_misc::FUNCTION_CLK_EN_R","esp32p4::gpio_sd::sigmadelta_misc::SPI_SWAP_R","esp32p4::gpio_sd::glitch_filter_ch::FILTER_CH0_EN_R","esp32p4::gpio_sd::etm_event_ch_cfg::ETM_CH0_EVENT_EN_R","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO0_EN_R","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO1_EN_R","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO2_EN_R","esp32p4::gpio_sd::etm_task_p0_cfg::ETM_TASK_GPIO3_EN_R","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO4_EN_R","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO5_EN_R","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO6_EN_R","esp32p4::gpio_sd::etm_task_p1_cfg::ETM_TASK_GPIO7_EN_R","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO8_EN_R","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO9_EN_R","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO10_EN_R","esp32p4::gpio_sd::etm_task_p2_cfg::ETM_TASK_GPIO11_EN_R","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO12_EN_R","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO13_EN_R","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO14_EN_R","esp32p4::gpio_sd::etm_task_p3_cfg::ETM_TASK_GPIO15_EN_R","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO16_EN_R","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO17_EN_R","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO18_EN_R","esp32p4::gpio_sd::etm_task_p4_cfg::ETM_TASK_GPIO19_EN_R","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO20_EN_R","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO21_EN_R","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO22_EN_R","esp32p4::gpio_sd::etm_task_p5_cfg::ETM_TASK_GPIO23_EN_R","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO24_EN_R","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO25_EN_R","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO26_EN_R","esp32p4::gpio_sd::etm_task_p6_cfg::ETM_TASK_GPIO27_EN_R","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO28_EN_R","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO29_EN_R","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO30_EN_R","esp32p4::gpio_sd::etm_task_p7_cfg::ETM_TASK_GPIO31_EN_R","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO32_EN_R","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO33_EN_R","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO34_EN_R","esp32p4::gpio_sd::etm_task_p8_cfg::ETM_TASK_GPIO35_EN_R","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO36_EN_R","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO37_EN_R","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO38_EN_R","esp32p4::gpio_sd::etm_task_p9_cfg::ETM_TASK_GPIO39_EN_R","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO40_EN_R","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO41_EN_R","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO42_EN_R","esp32p4::gpio_sd::etm_task_p10_cfg::ETM_TASK_GPIO43_EN_R","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO44_EN_R","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO45_EN_R","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO46_EN_R","esp32p4::gpio_sd::etm_task_p11_cfg::ETM_TASK_GPIO47_EN_R","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO48_EN_R","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO49_EN_R","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO50_EN_R","esp32p4::gpio_sd::etm_task_p12_cfg::ETM_TASK_GPIO51_EN_R","esp32p4::gpio_sd::etm_task_p13_cfg::ETM_TASK_GPIO52_EN_R","esp32p4::gpio_sd::etm_task_p13_cfg::ETM_TASK_GPIO53_EN_R","esp32p4::gpio_sd::etm_task_p13_cfg::ETM_TASK_GPIO54_EN_R","esp32p4::h264::sys_ctrl::FRAME_MODE_R","esp32p4::h264::gop_conf::DUAL_STREAM_MODE_R","esp32p4::h264::a_rc_conf0::A_MB_RATE_CTRL_EN_R","esp32p4::h264::a_db_bypass::A_BYPASS_DB_FILTER_R","esp32p4::h264::a_roi_region0::EN_R","esp32p4::h264::a_roi_region1::EN_R","esp32p4::h264::a_roi_region2::EN_R","esp32p4::h264::a_roi_region3::EN_R","esp32p4::h264::a_roi_region4::EN_R","esp32p4::h264::a_roi_region5::EN_R","esp32p4::h264::a_roi_region6::EN_R","esp32p4::h264::a_roi_region7::EN_R","esp32p4::h264::a_roi_config::A_ROI_EN_R","esp32p4::h264::a_roi_config::A_ROI_MODE_R","esp32p4::h264::b_rc_conf0::B_MB_RATE_CTRL_EN_R","esp32p4::h264::b_db_bypass::B_BYPASS_DB_FILTER_R","esp32p4::h264::b_roi_region0::EN_R","esp32p4::h264::b_roi_region1::EN_R","esp32p4::h264::b_roi_region2::EN_R","esp32p4::h264::b_roi_region3::EN_R","esp32p4::h264::b_roi_region4::EN_R","esp32p4::h264::b_roi_region5::EN_R","esp32p4::h264::b_roi_region6::EN_R","esp32p4::h264::b_roi_region7::EN_R","esp32p4::h264::b_roi_config::B_ROI_EN_R","esp32p4::h264::b_roi_config::B_ROI_MODE_R","esp32p4::h264::int_raw::DB_TMP_READY_INT_RAW_R","esp32p4::h264::int_raw::REC_READY_INT_RAW_R","esp32p4::h264::int_raw::FRAME_DONE_INT_RAW_R","esp32p4::h264::int_raw::DMA_MOVE_2MB_LINE_DONE_INT_RAW_R","esp32p4::h264::int_st::DB_TMP_READY_INT_ST_R","esp32p4::h264::int_st::REC_READY_INT_ST_R","esp32p4::h264::int_st::FRAME_DONE_INT_ST_R","esp32p4::h264::int_st::DMA_MOVE_2MB_LINE_DONE_INT_ST_R","esp32p4::h264::int_ena::DB_TMP_READY_INT_ENA_R","esp32p4::h264::int_ena::REC_READY_INT_ENA_R","esp32p4::h264::int_ena::FRAME_DONE_INT_ENA_R","esp32p4::h264::int_ena::DMA_MOVE_2MB_LINE_DONE_INT_ENA_R","esp32p4::h264::conf::CLK_EN_R","esp32p4::h264::conf::REC_RAM_CLK_EN2_R","esp32p4::h264::conf::REC_RAM_CLK_EN1_R","esp32p4::h264::conf::QUANT_RAM_CLK_EN2_R","esp32p4::h264::conf::QUANT_RAM_CLK_EN1_R","esp32p4::h264::conf::PRE_RAM_CLK_EN_R","esp32p4::h264::conf::MVD_RAM_CLK_EN_R","esp32p4::h264::conf::MC_RAM_CLK_EN_R","esp32p4::h264::conf::REF_RAM_CLK_EN_R","esp32p4::h264::conf::I4X4_REF_RAM_CLK_EN_R","esp32p4::h264::conf::IME_RAM_CLK_EN_R","esp32p4::h264::conf::FME_RAM_CLK_EN_R","esp32p4::h264::conf::FETCH_RAM_CLK_EN_R","esp32p4::h264::conf::DB_RAM_CLK_EN_R","esp32p4::h264::conf::CUR_MB_RAM_CLK_EN_R","esp32p4::h264::conf::CAVLC_RAM_CLK_EN_R","esp32p4::h264::conf::IME_CLK_EN_R","esp32p4::h264::conf::FME_CLK_EN_R","esp32p4::h264::conf::MC_CLK_EN_R","esp32p4::h264::conf::INTERPOLATOR_CLK_EN_R","esp32p4::h264::conf::DB_CLK_EN_R","esp32p4::h264::conf::CLAVLC_CLK_EN_R","esp32p4::h264::conf::INTRA_CLK_EN_R","esp32p4::h264::conf::DECI_CLK_EN_R","esp32p4::h264::conf::BS_CLK_EN_R","esp32p4::h264::conf::MV_MERGE_CLK_EN_R","esp32p4::h264::mv_merge_config::INT_MV_OUT_EN_R","esp32p4::h264::mv_merge_config::A_MV_MERGE_EN_R","esp32p4::h264::mv_merge_config::B_MV_MERGE_EN_R","esp32p4::h264::sys_status::DUAL_STREAM_SEL_R","esp32p4::h264::sys_status::INTRA_FLAG_R","esp32p4::h264::debug_info0::MC_CHROMA_IP_DEBUG_STATE_R","esp32p4::h264::debug_info1::BS_BUFFER_DEBUG_STATE_R","esp32p4::h264::debug_info2::P_RC_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_P_I_CMP_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_MV_MERGE_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_MOVE_ORI_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_MC_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_IME_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_GET_ORI_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_FME_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_FETCH_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_DB_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::P_BS_BUF_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::REF_MOVE_2MB_LINE_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::I_P_I_CMP_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::I_MOVE_ORI_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::I_GET_ORI_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::I_EC_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::I_DB_DONE_DEBUG_FLAG_R","esp32p4::h264::debug_info2::I_BS_BUF_DONE_DEBUG_FLAG_R","esp32p4::h264_dma::out_conf0_ch0::OUT_AUTO_WRBACK_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUT_EOF_MODE_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUTDSCR_BURST_EN_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUT_ECC_AES_EN_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUT_CHECK_OWNER_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUT_PAGE_BOUND_EN_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUT_REORDER_EN_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUT_RST_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUT_CMD_DISABLE_CH0_R","esp32p4::h264_dma::out_conf0_ch0::OUT_ARB_WEIGHT_OPT_DIS_CH0_R","esp32p4::h264_dma::out_int_raw_ch0::OUT_DONE_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch0::OUT_EOF_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch0::OUT_DSCR_ERR_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch0::OUT_TOTAL_EOF_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch0::OUTFIFO_OVF_L1_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch0::OUTFIFO_UDF_L1_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch0::OUTFIFO_OVF_L2_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch0::OUTFIFO_UDF_L2_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch0::OUT_DSCR_TASK_OVF_CH0_INT_RAW_R","esp32p4::h264_dma::out_int_ena_ch0::OUT_DONE_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch0::OUT_EOF_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch0::OUT_DSCR_ERR_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch0::OUT_TOTAL_EOF_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch0::OUTFIFO_OVF_L1_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch0::OUTFIFO_UDF_L1_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch0::OUTFIFO_OVF_L2_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch0::OUTFIFO_UDF_L2_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch0::OUT_DSCR_TASK_OVF_CH0_INT_ENA_R","esp32p4::h264_dma::out_int_st_ch0::OUT_DONE_CH0_INT_ST_R","esp32p4::h264_dma::out_int_st_ch0::OUT_EOF_CH0_INT_ST_R","esp32p4::h264_dma::out_int_st_ch0::OUT_DSCR_ERR_CH0_INT_ST_R","esp32p4::h264_dma::out_int_st_ch0::OUT_TOTAL_EOF_CH0_INT_ST_R","esp32p4::h264_dma::out_int_st_ch0::OUTFIFO_OVF_L1_CH0_INT_ST_R","esp32p4::h264_dma::out_int_st_ch0::OUTFIFO_UDF_L1_CH0_INT_ST_R","esp32p4::h264_dma::out_int_st_ch0::OUTFIFO_OVF_L2_CH0_INT_ST_R","esp32p4::h264_dma::out_int_st_ch0::OUTFIFO_UDF_L2_CH0_INT_ST_R","esp32p4::h264_dma::out_int_st_ch0::OUT_DSCR_TASK_OVF_CH0_INT_ST_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_FULL_L2_CH0_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_EMPTY_L2_CH0_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_FULL_L1_CH0_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_EMPTY_L1_CH0_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_FULL_L3_CH0_R","esp32p4::h264_dma::outfifo_status_ch0::OUTFIFO_EMPTY_L3_CH0_R","esp32p4::h264_dma::out_push_ch0::OUTFIFO_PUSH_CH0_R","esp32p4::h264_dma::out_link_conf_ch0::OUTLINK_STOP_CH0_R","esp32p4::h264_dma::out_link_conf_ch0::OUTLINK_START_CH0_R","esp32p4::h264_dma::out_link_conf_ch0::OUTLINK_RESTART_CH0_R","esp32p4::h264_dma::out_link_conf_ch0::OUTLINK_PARK_CH0_R","esp32p4::h264_dma::out_state_ch0::OUT_RESET_AVAIL_CH0_R","esp32p4::h264_dma::out_ro_pd_conf_ch0::OUT_RO_RAM_FORCE_PD_CH0_R","esp32p4::h264_dma::out_ro_pd_conf_ch0::OUT_RO_RAM_FORCE_PU_CH0_R","esp32p4::h264_dma::out_ro_pd_conf_ch0::OUT_RO_RAM_CLK_FO_CH0_R","esp32p4::h264_dma::out_mode_enable_ch0::OUT_TEST_MODE_ENABLE_CH0_R","esp32p4::h264_dma::out_etm_conf_ch0::OUT_ETM_EN_CH0_R","esp32p4::h264_dma::out_etm_conf_ch0::OUT_ETM_LOOP_EN_CH0_R","esp32p4::h264_dma::out_conf0_ch1::OUT_AUTO_WRBACK_CH1_R","esp32p4::h264_dma::out_conf0_ch1::OUT_EOF_MODE_CH1_R","esp32p4::h264_dma::out_conf0_ch1::OUTDSCR_BURST_EN_CH1_R","esp32p4::h264_dma::out_conf0_ch1::OUT_ECC_AES_EN_CH1_R","esp32p4::h264_dma::out_conf0_ch1::OUT_CHECK_OWNER_CH1_R","esp32p4::h264_dma::out_conf0_ch1::OUT_PAGE_BOUND_EN_CH1_R","esp32p4::h264_dma::out_conf0_ch1::OUT_RST_CH1_R","esp32p4::h264_dma::out_conf0_ch1::OUT_CMD_DISABLE_CH1_R","esp32p4::h264_dma::out_conf0_ch1::OUT_ARB_WEIGHT_OPT_DIS_CH1_R","esp32p4::h264_dma::out_int_raw_ch1::OUT_DONE_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch1::OUT_EOF_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch1::OUT_DSCR_ERR_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch1::OUT_TOTAL_EOF_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch1::OUTFIFO_OVF_L1_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch1::OUTFIFO_UDF_L1_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch1::OUTFIFO_OVF_L2_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch1::OUTFIFO_UDF_L2_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch1::OUT_DSCR_TASK_OVF_CH1_INT_RAW_R","esp32p4::h264_dma::out_int_ena_ch1::OUT_DONE_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch1::OUT_EOF_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch1::OUT_DSCR_ERR_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch1::OUT_TOTAL_EOF_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch1::OUTFIFO_OVF_L1_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch1::OUTFIFO_UDF_L1_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch1::OUTFIFO_OVF_L2_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch1::OUTFIFO_UDF_L2_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch1::OUT_DSCR_TASK_OVF_CH1_INT_ENA_R","esp32p4::h264_dma::out_int_st_ch1::OUT_DONE_CH1_INT_ST_R","esp32p4::h264_dma::out_int_st_ch1::OUT_EOF_CH1_INT_ST_R","esp32p4::h264_dma::out_int_st_ch1::OUT_DSCR_ERR_CH1_INT_ST_R","esp32p4::h264_dma::out_int_st_ch1::OUT_TOTAL_EOF_CH1_INT_ST_R","esp32p4::h264_dma::out_int_st_ch1::OUTFIFO_OVF_L1_CH1_INT_ST_R","esp32p4::h264_dma::out_int_st_ch1::OUTFIFO_UDF_L1_CH1_INT_ST_R","esp32p4::h264_dma::out_int_st_ch1::OUTFIFO_OVF_L2_CH1_INT_ST_R","esp32p4::h264_dma::out_int_st_ch1::OUTFIFO_UDF_L2_CH1_INT_ST_R","esp32p4::h264_dma::out_int_st_ch1::OUT_DSCR_TASK_OVF_CH1_INT_ST_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_FULL_L2_CH1_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_EMPTY_L2_CH1_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_FULL_L1_CH1_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_EMPTY_L1_CH1_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_FULL_L3_CH1_R","esp32p4::h264_dma::outfifo_status_ch1::OUTFIFO_EMPTY_L3_CH1_R","esp32p4::h264_dma::out_push_ch1::OUTFIFO_PUSH_CH1_R","esp32p4::h264_dma::out_link_conf_ch1::OUTLINK_STOP_CH1_R","esp32p4::h264_dma::out_link_conf_ch1::OUTLINK_START_CH1_R","esp32p4::h264_dma::out_link_conf_ch1::OUTLINK_RESTART_CH1_R","esp32p4::h264_dma::out_link_conf_ch1::OUTLINK_PARK_CH1_R","esp32p4::h264_dma::out_state_ch1::OUT_RESET_AVAIL_CH1_R","esp32p4::h264_dma::out_arb_ch1::INTER_OUT_ARB_PRIORITY_CH1_R","esp32p4::h264_dma::out_etm_conf_ch1::OUT_ETM_EN_CH1_R","esp32p4::h264_dma::out_etm_conf_ch1::OUT_ETM_LOOP_EN_CH1_R","esp32p4::h264_dma::out_conf0_ch2::OUT_AUTO_WRBACK_CH2_R","esp32p4::h264_dma::out_conf0_ch2::OUT_EOF_MODE_CH2_R","esp32p4::h264_dma::out_conf0_ch2::OUTDSCR_BURST_EN_CH2_R","esp32p4::h264_dma::out_conf0_ch2::OUT_ECC_AES_EN_CH2_R","esp32p4::h264_dma::out_conf0_ch2::OUT_CHECK_OWNER_CH2_R","esp32p4::h264_dma::out_conf0_ch2::OUT_PAGE_BOUND_EN_CH2_R","esp32p4::h264_dma::out_conf0_ch2::OUT_RST_CH2_R","esp32p4::h264_dma::out_conf0_ch2::OUT_CMD_DISABLE_CH2_R","esp32p4::h264_dma::out_conf0_ch2::OUT_ARB_WEIGHT_OPT_DIS_CH2_R","esp32p4::h264_dma::out_int_raw_ch2::OUT_DONE_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch2::OUT_EOF_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch2::OUT_DSCR_ERR_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch2::OUT_TOTAL_EOF_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch2::OUTFIFO_OVF_L1_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch2::OUTFIFO_UDF_L1_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch2::OUTFIFO_OVF_L2_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch2::OUTFIFO_UDF_L2_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch2::OUT_DSCR_TASK_OVF_CH2_INT_RAW_R","esp32p4::h264_dma::out_int_ena_ch2::OUT_DONE_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch2::OUT_EOF_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch2::OUT_DSCR_ERR_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch2::OUT_TOTAL_EOF_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch2::OUTFIFO_OVF_L1_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch2::OUTFIFO_UDF_L1_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch2::OUTFIFO_OVF_L2_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch2::OUTFIFO_UDF_L2_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch2::OUT_DSCR_TASK_OVF_CH2_INT_ENA_R","esp32p4::h264_dma::out_int_st_ch2::OUT_DONE_CH2_INT_ST_R","esp32p4::h264_dma::out_int_st_ch2::OUT_EOF_CH2_INT_ST_R","esp32p4::h264_dma::out_int_st_ch2::OUT_DSCR_ERR_CH2_INT_ST_R","esp32p4::h264_dma::out_int_st_ch2::OUT_TOTAL_EOF_CH2_INT_ST_R","esp32p4::h264_dma::out_int_st_ch2::OUTFIFO_OVF_L1_CH2_INT_ST_R","esp32p4::h264_dma::out_int_st_ch2::OUTFIFO_UDF_L1_CH2_INT_ST_R","esp32p4::h264_dma::out_int_st_ch2::OUTFIFO_OVF_L2_CH2_INT_ST_R","esp32p4::h264_dma::out_int_st_ch2::OUTFIFO_UDF_L2_CH2_INT_ST_R","esp32p4::h264_dma::out_int_st_ch2::OUT_DSCR_TASK_OVF_CH2_INT_ST_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_FULL_L2_CH2_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_EMPTY_L2_CH2_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_FULL_L1_CH2_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_EMPTY_L1_CH2_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_FULL_L3_CH2_R","esp32p4::h264_dma::outfifo_status_ch2::OUTFIFO_EMPTY_L3_CH2_R","esp32p4::h264_dma::out_push_ch2::OUTFIFO_PUSH_CH2_R","esp32p4::h264_dma::out_link_conf_ch2::OUTLINK_STOP_CH2_R","esp32p4::h264_dma::out_link_conf_ch2::OUTLINK_START_CH2_R","esp32p4::h264_dma::out_link_conf_ch2::OUTLINK_RESTART_CH2_R","esp32p4::h264_dma::out_link_conf_ch2::OUTLINK_PARK_CH2_R","esp32p4::h264_dma::out_state_ch2::OUT_RESET_AVAIL_CH2_R","esp32p4::h264_dma::out_arb_ch2::INTER_OUT_ARB_PRIORITY_CH2_R","esp32p4::h264_dma::out_etm_conf_ch2::OUT_ETM_EN_CH2_R","esp32p4::h264_dma::out_etm_conf_ch2::OUT_ETM_LOOP_EN_CH2_R","esp32p4::h264_dma::out_conf0_ch3::OUT_AUTO_WRBACK_CH3_R","esp32p4::h264_dma::out_conf0_ch3::OUT_EOF_MODE_CH3_R","esp32p4::h264_dma::out_conf0_ch3::OUTDSCR_BURST_EN_CH3_R","esp32p4::h264_dma::out_conf0_ch3::OUT_ECC_AES_EN_CH3_R","esp32p4::h264_dma::out_conf0_ch3::OUT_CHECK_OWNER_CH3_R","esp32p4::h264_dma::out_conf0_ch3::OUT_PAGE_BOUND_EN_CH3_R","esp32p4::h264_dma::out_conf0_ch3::OUT_ARB_WEIGHT_OPT_DIS_CH3_R","esp32p4::h264_dma::out_int_raw_ch3::OUT_DONE_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch3::OUT_EOF_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch3::OUT_DSCR_ERR_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch3::OUT_TOTAL_EOF_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch3::OUTFIFO_OVF_L1_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch3::OUTFIFO_UDF_L1_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch3::OUTFIFO_OVF_L2_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch3::OUTFIFO_UDF_L2_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch3::OUT_DSCR_TASK_OVF_CH3_INT_RAW_R","esp32p4::h264_dma::out_int_ena_ch3::OUT_DONE_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch3::OUT_EOF_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch3::OUT_DSCR_ERR_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch3::OUT_TOTAL_EOF_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch3::OUTFIFO_OVF_L1_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch3::OUTFIFO_UDF_L1_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch3::OUTFIFO_OVF_L2_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch3::OUTFIFO_UDF_L2_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch3::OUT_DSCR_TASK_OVF_CH3_INT_ENA_R","esp32p4::h264_dma::out_int_st_ch3::OUT_DONE_CH3_INT_ST_R","esp32p4::h264_dma::out_int_st_ch3::OUT_EOF_CH3_INT_ST_R","esp32p4::h264_dma::out_int_st_ch3::OUT_DSCR_ERR_CH3_INT_ST_R","esp32p4::h264_dma::out_int_st_ch3::OUT_TOTAL_EOF_CH3_INT_ST_R","esp32p4::h264_dma::out_int_st_ch3::OUTFIFO_OVF_L1_CH3_INT_ST_R","esp32p4::h264_dma::out_int_st_ch3::OUTFIFO_UDF_L1_CH3_INT_ST_R","esp32p4::h264_dma::out_int_st_ch3::OUTFIFO_OVF_L2_CH3_INT_ST_R","esp32p4::h264_dma::out_int_st_ch3::OUTFIFO_UDF_L2_CH3_INT_ST_R","esp32p4::h264_dma::out_int_st_ch3::OUT_DSCR_TASK_OVF_CH3_INT_ST_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_FULL_L2_CH3_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_EMPTY_L2_CH3_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_FULL_L1_CH3_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_EMPTY_L1_CH3_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_FULL_L3_CH3_R","esp32p4::h264_dma::outfifo_status_ch3::OUTFIFO_EMPTY_L3_CH3_R","esp32p4::h264_dma::out_push_ch3::OUTFIFO_PUSH_CH3_R","esp32p4::h264_dma::out_link_conf_ch3::OUTLINK_STOP_CH3_R","esp32p4::h264_dma::out_link_conf_ch3::OUTLINK_START_CH3_R","esp32p4::h264_dma::out_link_conf_ch3::OUTLINK_RESTART_CH3_R","esp32p4::h264_dma::out_link_conf_ch3::OUTLINK_PARK_CH3_R","esp32p4::h264_dma::out_etm_conf_ch3::OUT_ETM_EN_CH3_R","esp32p4::h264_dma::out_etm_conf_ch3::OUT_ETM_LOOP_EN_CH3_R","esp32p4::h264_dma::out_conf0_ch4::OUT_AUTO_WRBACK_CH4_R","esp32p4::h264_dma::out_conf0_ch4::OUT_EOF_MODE_CH4_R","esp32p4::h264_dma::out_conf0_ch4::OUTDSCR_BURST_EN_CH4_R","esp32p4::h264_dma::out_conf0_ch4::OUT_ECC_AES_EN_CH4_R","esp32p4::h264_dma::out_conf0_ch4::OUT_CHECK_OWNER_CH4_R","esp32p4::h264_dma::out_conf0_ch4::OUT_PAGE_BOUND_EN_CH4_R","esp32p4::h264_dma::out_conf0_ch4::OUT_ARB_WEIGHT_OPT_DIS_CH4_R","esp32p4::h264_dma::out_int_raw_ch4::OUT_DONE_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch4::OUT_EOF_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch4::OUT_DSCR_ERR_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch4::OUT_TOTAL_EOF_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch4::OUTFIFO_OVF_L1_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch4::OUTFIFO_UDF_L1_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch4::OUTFIFO_OVF_L2_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch4::OUTFIFO_UDF_L2_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_raw_ch4::OUT_DSCR_TASK_OVF_CH4_INT_RAW_R","esp32p4::h264_dma::out_int_ena_ch4::OUT_DONE_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch4::OUT_EOF_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch4::OUT_DSCR_ERR_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch4::OUT_TOTAL_EOF_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch4::OUTFIFO_OVF_L1_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch4::OUTFIFO_UDF_L1_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch4::OUTFIFO_OVF_L2_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch4::OUTFIFO_UDF_L2_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_ena_ch4::OUT_DSCR_TASK_OVF_CH4_INT_ENA_R","esp32p4::h264_dma::out_int_st_ch4::OUT_DONE_CH4_INT_ST_R","esp32p4::h264_dma::out_int_st_ch4::OUT_EOF_CH4_INT_ST_R","esp32p4::h264_dma::out_int_st_ch4::OUT_DSCR_ERR_CH4_INT_ST_R","esp32p4::h264_dma::out_int_st_ch4::OUT_TOTAL_EOF_CH4_INT_ST_R","esp32p4::h264_dma::out_int_st_ch4::OUTFIFO_OVF_L1_CH4_INT_ST_R","esp32p4::h264_dma::out_int_st_ch4::OUTFIFO_UDF_L1_CH4_INT_ST_R","esp32p4::h264_dma::out_int_st_ch4::OUTFIFO_OVF_L2_CH4_INT_ST_R","esp32p4::h264_dma::out_int_st_ch4::OUTFIFO_UDF_L2_CH4_INT_ST_R","esp32p4::h264_dma::out_int_st_ch4::OUT_DSCR_TASK_OVF_CH4_INT_ST_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_FULL_L2_CH4_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_EMPTY_L2_CH4_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_FULL_L1_CH4_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_EMPTY_L1_CH4_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_FULL_L3_CH4_R","esp32p4::h264_dma::outfifo_status_ch4::OUTFIFO_EMPTY_L3_CH4_R","esp32p4::h264_dma::out_push_ch4::OUTFIFO_PUSH_CH4_R","esp32p4::h264_dma::out_link_conf_ch4::OUTLINK_STOP_CH4_R","esp32p4::h264_dma::out_link_conf_ch4::OUTLINK_START_CH4_R","esp32p4::h264_dma::out_link_conf_ch4::OUTLINK_RESTART_CH4_R","esp32p4::h264_dma::out_link_conf_ch4::OUTLINK_PARK_CH4_R","esp32p4::h264_dma::out_etm_conf_ch4::OUT_ETM_EN_CH4_R","esp32p4::h264_dma::out_etm_conf_ch4::OUT_ETM_LOOP_EN_CH4_R","esp32p4::h264_dma::in_conf0_ch0::INDSCR_BURST_EN_CH0_R","esp32p4::h264_dma::in_conf0_ch0::IN_ECC_AES_EN_CH0_R","esp32p4::h264_dma::in_conf0_ch0::IN_CHECK_OWNER_CH0_R","esp32p4::h264_dma::in_conf0_ch0::IN_PAGE_BOUND_EN_CH0_R","esp32p4::h264_dma::in_conf0_ch0::IN_RST_CH0_R","esp32p4::h264_dma::in_conf0_ch0::IN_CMD_DISABLE_CH0_R","esp32p4::h264_dma::in_conf0_ch0::IN_ARB_WEIGHT_OPT_DIS_CH0_R","esp32p4::h264_dma::in_int_raw_ch0::IN_DONE_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::IN_SUC_EOF_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::IN_ERR_EOF_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::IN_DSCR_ERR_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::INFIFO_OVF_L1_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::INFIFO_UDF_L1_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::INFIFO_OVF_L2_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::INFIFO_UDF_L2_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::IN_DSCR_EMPTY_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch0::IN_DSCR_TASK_OVF_CH0_INT_RAW_R","esp32p4::h264_dma::in_int_ena_ch0::IN_DONE_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::IN_SUC_EOF_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::IN_ERR_EOF_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::IN_DSCR_ERR_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::INFIFO_OVF_L1_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::INFIFO_UDF_L1_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::INFIFO_OVF_L2_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::INFIFO_UDF_L2_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::IN_DSCR_EMPTY_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch0::IN_DSCR_TASK_OVF_CH0_INT_ENA_R","esp32p4::h264_dma::in_int_st_ch0::IN_DONE_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::IN_SUC_EOF_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::IN_ERR_EOF_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::IN_DSCR_ERR_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::INFIFO_OVF_L1_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::INFIFO_UDF_L1_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::INFIFO_OVF_L2_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::INFIFO_UDF_L2_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::IN_DSCR_EMPTY_CH0_INT_ST_R","esp32p4::h264_dma::in_int_st_ch0::IN_DSCR_TASK_OVF_CH0_INT_ST_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_FULL_L2_CH0_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_EMPTY_L2_CH0_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_FULL_L1_CH0_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_EMPTY_L1_CH0_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_FULL_L3_CH0_R","esp32p4::h264_dma::infifo_status_ch0::INFIFO_EMPTY_L3_CH0_R","esp32p4::h264_dma::in_pop_ch0::INFIFO_POP_CH0_R","esp32p4::h264_dma::in_link_conf_ch0::INLINK_AUTO_RET_CH0_R","esp32p4::h264_dma::in_link_conf_ch0::INLINK_STOP_CH0_R","esp32p4::h264_dma::in_link_conf_ch0::INLINK_START_CH0_R","esp32p4::h264_dma::in_link_conf_ch0::INLINK_RESTART_CH0_R","esp32p4::h264_dma::in_link_conf_ch0::INLINK_PARK_CH0_R","esp32p4::h264_dma::in_state_ch0::IN_RESET_AVAIL_CH0_R","esp32p4::h264_dma::in_ro_pd_conf_ch0::IN_RO_RAM_CLK_FO_CH0_R","esp32p4::h264_dma::in_etm_conf_ch0::IN_ETM_EN_CH0_R","esp32p4::h264_dma::in_etm_conf_ch0::IN_ETM_LOOP_EN_CH0_R","esp32p4::h264_dma::in_conf0_ch1::INDSCR_BURST_EN_CH1_R","esp32p4::h264_dma::in_conf0_ch1::IN_ECC_AES_EN_CH1_R","esp32p4::h264_dma::in_conf0_ch1::IN_CHECK_OWNER_CH1_R","esp32p4::h264_dma::in_conf0_ch1::IN_PAGE_BOUND_EN_CH1_R","esp32p4::h264_dma::in_conf0_ch1::IN_RST_CH1_R","esp32p4::h264_dma::in_conf0_ch1::IN_CMD_DISABLE_CH1_R","esp32p4::h264_dma::in_conf0_ch1::IN_ARB_WEIGHT_OPT_DIS_CH1_R","esp32p4::h264_dma::in_int_raw_ch1::IN_DONE_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::IN_SUC_EOF_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::IN_ERR_EOF_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::IN_DSCR_ERR_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::INFIFO_OVF_L1_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::INFIFO_UDF_L1_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::INFIFO_OVF_L2_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::INFIFO_UDF_L2_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::IN_DSCR_EMPTY_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch1::IN_DSCR_TASK_OVF_CH1_INT_RAW_R","esp32p4::h264_dma::in_int_ena_ch1::IN_DONE_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::IN_SUC_EOF_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::IN_ERR_EOF_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::IN_DSCR_ERR_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::INFIFO_OVF_L1_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::INFIFO_UDF_L1_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::INFIFO_OVF_L2_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::INFIFO_UDF_L2_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::IN_DSCR_EMPTY_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch1::IN_DSCR_TASK_OVF_CH1_INT_ENA_R","esp32p4::h264_dma::in_int_st_ch1::IN_DONE_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::IN_SUC_EOF_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::IN_ERR_EOF_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::IN_DSCR_ERR_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::INFIFO_OVF_L1_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::INFIFO_UDF_L1_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::INFIFO_OVF_L2_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::INFIFO_UDF_L2_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::IN_DSCR_EMPTY_CH1_INT_ST_R","esp32p4::h264_dma::in_int_st_ch1::IN_DSCR_TASK_OVF_CH1_INT_ST_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_FULL_L2_CH1_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_EMPTY_L2_CH1_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_FULL_L1_CH1_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_EMPTY_L1_CH1_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_FULL_L3_CH1_R","esp32p4::h264_dma::infifo_status_ch1::INFIFO_EMPTY_L3_CH1_R","esp32p4::h264_dma::in_pop_ch1::INFIFO_POP_CH1_R","esp32p4::h264_dma::in_link_conf_ch1::INLINK_AUTO_RET_CH1_R","esp32p4::h264_dma::in_link_conf_ch1::INLINK_STOP_CH1_R","esp32p4::h264_dma::in_link_conf_ch1::INLINK_START_CH1_R","esp32p4::h264_dma::in_link_conf_ch1::INLINK_RESTART_CH1_R","esp32p4::h264_dma::in_link_conf_ch1::INLINK_PARK_CH1_R","esp32p4::h264_dma::in_state_ch1::IN_RESET_AVAIL_CH1_R","esp32p4::h264_dma::in_etm_conf_ch1::IN_ETM_EN_CH1_R","esp32p4::h264_dma::in_etm_conf_ch1::IN_ETM_LOOP_EN_CH1_R","esp32p4::h264_dma::in_conf0_ch2::INDSCR_BURST_EN_CH2_R","esp32p4::h264_dma::in_conf0_ch2::IN_ECC_AES_EN_CH2_R","esp32p4::h264_dma::in_conf0_ch2::IN_CHECK_OWNER_CH2_R","esp32p4::h264_dma::in_conf0_ch2::IN_PAGE_BOUND_EN_CH2_R","esp32p4::h264_dma::in_conf0_ch2::IN_RST_CH2_R","esp32p4::h264_dma::in_conf0_ch2::IN_CMD_DISABLE_CH2_R","esp32p4::h264_dma::in_conf0_ch2::IN_ARB_WEIGHT_OPT_DIS_CH2_R","esp32p4::h264_dma::in_int_raw_ch2::IN_DONE_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::IN_SUC_EOF_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::IN_ERR_EOF_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::IN_DSCR_ERR_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::INFIFO_OVF_L1_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::INFIFO_UDF_L1_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::INFIFO_OVF_L2_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::INFIFO_UDF_L2_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::IN_DSCR_EMPTY_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch2::IN_DSCR_TASK_OVF_CH2_INT_RAW_R","esp32p4::h264_dma::in_int_ena_ch2::IN_DONE_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::IN_SUC_EOF_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::IN_ERR_EOF_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::IN_DSCR_ERR_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::INFIFO_OVF_L1_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::INFIFO_UDF_L1_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::INFIFO_OVF_L2_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::INFIFO_UDF_L2_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::IN_DSCR_EMPTY_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch2::IN_DSCR_TASK_OVF_CH2_INT_ENA_R","esp32p4::h264_dma::in_int_st_ch2::IN_DONE_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::IN_SUC_EOF_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::IN_ERR_EOF_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::IN_DSCR_ERR_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::INFIFO_OVF_L1_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::INFIFO_UDF_L1_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::INFIFO_OVF_L2_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::INFIFO_UDF_L2_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::IN_DSCR_EMPTY_CH2_INT_ST_R","esp32p4::h264_dma::in_int_st_ch2::IN_DSCR_TASK_OVF_CH2_INT_ST_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_FULL_L2_CH2_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_EMPTY_L2_CH2_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_FULL_L1_CH2_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_EMPTY_L1_CH2_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_FULL_L3_CH2_R","esp32p4::h264_dma::infifo_status_ch2::INFIFO_EMPTY_L3_CH2_R","esp32p4::h264_dma::in_pop_ch2::INFIFO_POP_CH2_R","esp32p4::h264_dma::in_link_conf_ch2::INLINK_AUTO_RET_CH2_R","esp32p4::h264_dma::in_link_conf_ch2::INLINK_STOP_CH2_R","esp32p4::h264_dma::in_link_conf_ch2::INLINK_START_CH2_R","esp32p4::h264_dma::in_link_conf_ch2::INLINK_RESTART_CH2_R","esp32p4::h264_dma::in_link_conf_ch2::INLINK_PARK_CH2_R","esp32p4::h264_dma::in_state_ch2::IN_RESET_AVAIL_CH2_R","esp32p4::h264_dma::in_etm_conf_ch2::IN_ETM_EN_CH2_R","esp32p4::h264_dma::in_etm_conf_ch2::IN_ETM_LOOP_EN_CH2_R","esp32p4::h264_dma::in_conf0_ch3::INDSCR_BURST_EN_CH3_R","esp32p4::h264_dma::in_conf0_ch3::IN_ECC_AES_EN_CH3_R","esp32p4::h264_dma::in_conf0_ch3::IN_CHECK_OWNER_CH3_R","esp32p4::h264_dma::in_conf0_ch3::IN_PAGE_BOUND_EN_CH3_R","esp32p4::h264_dma::in_conf0_ch3::IN_RST_CH3_R","esp32p4::h264_dma::in_conf0_ch3::IN_CMD_DISABLE_CH3_R","esp32p4::h264_dma::in_conf0_ch3::IN_ARB_WEIGHT_OPT_DIS_CH3_R","esp32p4::h264_dma::in_int_raw_ch3::IN_DONE_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::IN_SUC_EOF_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::IN_ERR_EOF_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::IN_DSCR_ERR_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::INFIFO_OVF_L1_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::INFIFO_UDF_L1_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::INFIFO_OVF_L2_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::INFIFO_UDF_L2_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::IN_DSCR_EMPTY_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch3::IN_DSCR_TASK_OVF_CH3_INT_RAW_R","esp32p4::h264_dma::in_int_ena_ch3::IN_DONE_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::IN_SUC_EOF_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::IN_ERR_EOF_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::IN_DSCR_ERR_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::INFIFO_OVF_L1_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::INFIFO_UDF_L1_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::INFIFO_OVF_L2_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::INFIFO_UDF_L2_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::IN_DSCR_EMPTY_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch3::IN_DSCR_TASK_OVF_CH3_INT_ENA_R","esp32p4::h264_dma::in_int_st_ch3::IN_DONE_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::IN_SUC_EOF_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::IN_ERR_EOF_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::IN_DSCR_ERR_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::INFIFO_OVF_L1_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::INFIFO_UDF_L1_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::INFIFO_OVF_L2_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::INFIFO_UDF_L2_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::IN_DSCR_EMPTY_CH3_INT_ST_R","esp32p4::h264_dma::in_int_st_ch3::IN_DSCR_TASK_OVF_CH3_INT_ST_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_FULL_L2_CH3_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_EMPTY_L2_CH3_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_FULL_L1_CH3_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_EMPTY_L1_CH3_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_FULL_L3_CH3_R","esp32p4::h264_dma::infifo_status_ch3::INFIFO_EMPTY_L3_CH3_R","esp32p4::h264_dma::in_pop_ch3::INFIFO_POP_CH3_R","esp32p4::h264_dma::in_link_conf_ch3::INLINK_AUTO_RET_CH3_R","esp32p4::h264_dma::in_link_conf_ch3::INLINK_STOP_CH3_R","esp32p4::h264_dma::in_link_conf_ch3::INLINK_START_CH3_R","esp32p4::h264_dma::in_link_conf_ch3::INLINK_RESTART_CH3_R","esp32p4::h264_dma::in_link_conf_ch3::INLINK_PARK_CH3_R","esp32p4::h264_dma::in_state_ch3::IN_RESET_AVAIL_CH3_R","esp32p4::h264_dma::in_etm_conf_ch3::IN_ETM_EN_CH3_R","esp32p4::h264_dma::in_etm_conf_ch3::IN_ETM_LOOP_EN_CH3_R","esp32p4::h264_dma::in_conf0_ch4::INDSCR_BURST_EN_CH4_R","esp32p4::h264_dma::in_conf0_ch4::IN_ECC_AES_EN_CH4_R","esp32p4::h264_dma::in_conf0_ch4::IN_CHECK_OWNER_CH4_R","esp32p4::h264_dma::in_conf0_ch4::IN_PAGE_BOUND_EN_CH4_R","esp32p4::h264_dma::in_conf0_ch4::IN_RST_CH4_R","esp32p4::h264_dma::in_conf0_ch4::IN_CMD_DISABLE_CH4_R","esp32p4::h264_dma::in_conf0_ch4::IN_ARB_WEIGHT_OPT_DIS_CH4_R","esp32p4::h264_dma::in_int_raw_ch4::IN_DONE_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::IN_SUC_EOF_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::IN_ERR_EOF_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::IN_DSCR_ERR_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::INFIFO_OVF_L1_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::INFIFO_UDF_L1_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::INFIFO_OVF_L2_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::INFIFO_UDF_L2_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::IN_DSCR_EMPTY_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch4::IN_DSCR_TASK_OVF_CH4_INT_RAW_R","esp32p4::h264_dma::in_int_ena_ch4::IN_DONE_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::IN_SUC_EOF_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::IN_ERR_EOF_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::IN_DSCR_ERR_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::INFIFO_OVF_L1_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::INFIFO_UDF_L1_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::INFIFO_OVF_L2_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::INFIFO_UDF_L2_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::IN_DSCR_EMPTY_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch4::IN_DSCR_TASK_OVF_CH4_INT_ENA_R","esp32p4::h264_dma::in_int_st_ch4::IN_DONE_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::IN_SUC_EOF_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::IN_ERR_EOF_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::IN_DSCR_ERR_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::INFIFO_OVF_L1_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::INFIFO_UDF_L1_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::INFIFO_OVF_L2_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::INFIFO_UDF_L2_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::IN_DSCR_EMPTY_CH4_INT_ST_R","esp32p4::h264_dma::in_int_st_ch4::IN_DSCR_TASK_OVF_CH4_INT_ST_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_FULL_L2_CH4_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_EMPTY_L2_CH4_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_FULL_L1_CH4_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_EMPTY_L1_CH4_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_FULL_L3_CH4_R","esp32p4::h264_dma::infifo_status_ch4::INFIFO_EMPTY_L3_CH4_R","esp32p4::h264_dma::in_pop_ch4::INFIFO_POP_CH4_R","esp32p4::h264_dma::in_link_conf_ch4::INLINK_AUTO_RET_CH4_R","esp32p4::h264_dma::in_link_conf_ch4::INLINK_STOP_CH4_R","esp32p4::h264_dma::in_link_conf_ch4::INLINK_START_CH4_R","esp32p4::h264_dma::in_link_conf_ch4::INLINK_RESTART_CH4_R","esp32p4::h264_dma::in_link_conf_ch4::INLINK_PARK_CH4_R","esp32p4::h264_dma::in_state_ch4::IN_RESET_AVAIL_CH4_R","esp32p4::h264_dma::in_etm_conf_ch4::IN_ETM_EN_CH4_R","esp32p4::h264_dma::in_etm_conf_ch4::IN_ETM_LOOP_EN_CH4_R","esp32p4::h264_dma::in_conf0_ch5::IN_ECC_AES_EN_CH5_R","esp32p4::h264_dma::in_conf0_ch5::IN_PAGE_BOUND_EN_CH5_R","esp32p4::h264_dma::in_conf0_ch5::IN_RST_CH5_R","esp32p4::h264_dma::in_conf0_ch5::IN_CMD_DISABLE_CH5_R","esp32p4::h264_dma::in_int_raw_ch5::IN_DONE_CH5_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch5::IN_SUC_EOF_CH5_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch5::INFIFO_OVF_L1_CH5_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch5::INFIFO_UDF_L1_CH5_INT_RAW_R","esp32p4::h264_dma::in_int_raw_ch5::FETCH_MB_COL_CNT_OVF_CH5_INT_RAW_R","esp32p4::h264_dma::in_int_ena_ch5::IN_DONE_CH5_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch5::IN_SUC_EOF_CH5_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch5::INFIFO_OVF_L1_CH5_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch5::INFIFO_UDF_L1_CH5_INT_ENA_R","esp32p4::h264_dma::in_int_ena_ch5::FETCH_MB_COL_CNT_OVF_CH5_INT_ENA_R","esp32p4::h264_dma::in_int_st_ch5::IN_DONE_CH5_INT_ST_R","esp32p4::h264_dma::in_int_st_ch5::IN_SUC_EOF_CH5_INT_ST_R","esp32p4::h264_dma::in_int_st_ch5::INFIFO_OVF_L1_CH5_INT_ST_R","esp32p4::h264_dma::in_int_st_ch5::INFIFO_UDF_L1_CH5_INT_ST_R","esp32p4::h264_dma::in_int_st_ch5::FETCH_MB_COL_CNT_OVF_CH5_INT_ST_R","esp32p4::h264_dma::infifo_status_ch5::INFIFO_FULL_L1_CH5_R","esp32p4::h264_dma::infifo_status_ch5::INFIFO_EMPTY_L1_CH5_R","esp32p4::h264_dma::in_pop_ch5::INFIFO_POP_CH5_R","esp32p4::h264_dma::in_state_ch5::IN_RESET_AVAIL_CH5_R","esp32p4::h264_dma::rst_conf::INTER_AXIM_RD_RST_R","esp32p4::h264_dma::rst_conf::INTER_AXIM_WR_RST_R","esp32p4::h264_dma::rst_conf::EXTER_AXIM_RD_RST_R","esp32p4::h264_dma::rst_conf::EXTER_AXIM_WR_RST_R","esp32p4::h264_dma::rst_conf::CLK_EN_R","esp32p4::h264_dma::out_arb_config::OUT_WEIGHT_EN_R","esp32p4::h264_dma::in_arb_config::IN_WEIGHT_EN_R","esp32p4::h264_dma::counter_rst::RX_CH0_EXTER_COUNTER_RST_R","esp32p4::h264_dma::counter_rst::RX_CH1_EXTER_COUNTER_RST_R","esp32p4::h264_dma::counter_rst::RX_CH2_INTER_COUNTER_RST_R","esp32p4::h264_dma::counter_rst::RX_CH5_INTER_COUNTER_RST_R","esp32p4::hmac::query_error::QUERY_CHECK_R","esp32p4::hmac::query_busy::BUSY_STATE_R","esp32p4::hp_sys::clk_en::REG_CLK_EN_R","esp32p4::hp_sys::cpu_intr_from_cpu_0::CPU_INTR_FROM_CPU_0_R","esp32p4::hp_sys::cpu_intr_from_cpu_1::CPU_INTR_FROM_CPU_1_R","esp32p4::hp_sys::cpu_intr_from_cpu_2::CPU_INTR_FROM_CPU_2_R","esp32p4::hp_sys::cpu_intr_from_cpu_3::CPU_INTR_FROM_CPU_3_R","esp32p4::hp_sys::cache_clk_config::REG_L2_CACHE_CLK_ON_R","esp32p4::hp_sys::cache_clk_config::REG_L1_D_CACHE_CLK_ON_R","esp32p4::hp_sys::cache_clk_config::REG_L1_I1_CACHE_CLK_ON_R","esp32p4::hp_sys::cache_clk_config::REG_L1_I0_CACHE_CLK_ON_R","esp32p4::hp_sys::cache_reset_config::REG_L1_D_CACHE_RESET_R","esp32p4::hp_sys::cache_reset_config::REG_L1_I1_CACHE_RESET_R","esp32p4::hp_sys::cache_reset_config::REG_L1_I0_CACHE_RESET_R","esp32p4::hp_sys::dma_addr_ctrl::REG_SYS_DMA_ADDR_SEL_R","esp32p4::hp_sys::tcm_ram_wrr_config::REG_TCM_RAM_WRR_HIGH_R","esp32p4::hp_sys::tcm_sw_parity_bwe_mask::REG_TCM_SW_PARITY_BWE_MASK_CTRL_R","esp32p4::hp_sys::tcm_ram_pwr_ctrl0::REG_HP_TCM_CLK_FORCE_ON_R","esp32p4::hp_sys::l2_rom_pwr_ctrl0::REG_L2_ROM_CLK_FORCE_ON_R","esp32p4::hp_sys::probea_ctrl::REG_PROBE_GLOBAL_EN_R","esp32p4::hp_sys::probeb_ctrl::REG_PROBE_B_EN_R","esp32p4::hp_sys::l2_mem_ram_pwr_ctrl0::REG_L2_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys::cpu_corestalled_st::REG_CORE0_CORESTALLED_ST_R","esp32p4::hp_sys::cpu_corestalled_st::REG_CORE1_CORESTALLED_ST_R","esp32p4::hp_sys::crypto_ctrl::REG_ENABLE_SPI_MANUAL_ENCRYPT_R","esp32p4::hp_sys::crypto_ctrl::REG_ENABLE_DOWNLOAD_DB_ENCRYPT_R","esp32p4::hp_sys::crypto_ctrl::REG_ENABLE_DOWNLOAD_G0CB_DECRYPT_R","esp32p4::hp_sys::crypto_ctrl::REG_ENABLE_DOWNLOAD_MANUAL_ENCRYPT_R","esp32p4::hp_sys::rdn_eco_cs::REG_HP_SYS_RDN_ECO_EN_R","esp32p4::hp_sys::rdn_eco_cs::REG_HP_SYS_RDN_ECO_RESULT_R","esp32p4::hp_sys::cache_apb_postw_en::REG_CACHE_APB_POSTW_EN_R","esp32p4::hp_sys::l2_mem_int_raw::REG_L2_MEM_ECC_ERR_INT_RAW_R","esp32p4::hp_sys::l2_mem_int_raw::REG_L2_MEM_EXCEED_ADDR_INT_RAW_R","esp32p4::hp_sys::l2_mem_int_raw::REG_L2_MEM_ERR_RESP_INT_RAW_R","esp32p4::hp_sys::l2_mem_int_st::REG_L2_MEM_ECC_ERR_INT_ST_R","esp32p4::hp_sys::l2_mem_int_st::REG_L2_MEM_EXCEED_ADDR_INT_ST_R","esp32p4::hp_sys::l2_mem_int_st::REG_L2_MEM_ERR_RESP_INT_ST_R","esp32p4::hp_sys::l2_mem_int_ena::REG_L2_MEM_ECC_ERR_INT_ENA_R","esp32p4::hp_sys::l2_mem_int_ena::REG_L2_MEM_EXCEED_ADDR_INT_ENA_R","esp32p4::hp_sys::l2_mem_int_ena::REG_L2_MEM_ERR_RESP_INT_ENA_R","esp32p4::hp_sys::l2_mem_l2_ram_ecc::REG_L2_RAM_UNIT0_ECC_EN_R","esp32p4::hp_sys::l2_mem_l2_ram_ecc::REG_L2_RAM_UNIT1_ECC_EN_R","esp32p4::hp_sys::l2_mem_l2_ram_ecc::REG_L2_RAM_UNIT2_ECC_EN_R","esp32p4::hp_sys::l2_mem_l2_ram_ecc::REG_L2_RAM_UNIT3_ECC_EN_R","esp32p4::hp_sys::l2_mem_l2_ram_ecc::REG_L2_RAM_UNIT4_ECC_EN_R","esp32p4::hp_sys::l2_mem_l2_ram_ecc::REG_L2_RAM_UNIT5_ECC_EN_R","esp32p4::hp_sys::l2_mem_int_record0::REG_L2_MEM_EXCEED_ADDR_INT_WE_R","esp32p4::hp_sys::l2_mem_int_record1::REG_L2_MEM_ECC_ONE_BIT_ERR_R","esp32p4::hp_sys::l2_mem_int_record1::REG_L2_MEM_ECC_TWO_BIT_ERR_R","esp32p4::hp_sys::l2_mem_int_record1::REG_L2_CACHE_ERR_BANK_R","esp32p4::hp_sys::l2_mem_l2_cache_ecc::REG_L2_CACHE_ECC_EN_R","esp32p4::hp_sys::l2_mem_rdn_eco_cs::REG_L2_MEM_RDN_ECO_EN_R","esp32p4::hp_sys::l2_mem_rdn_eco_cs::REG_L2_MEM_RDN_ECO_RESULT_R","esp32p4::hp_sys::tcm_rdn_eco_cs::REG_HP_TCM_RDN_ECO_EN_R","esp32p4::hp_sys::tcm_rdn_eco_cs::REG_HP_TCM_RDN_ECO_RESULT_R","esp32p4::hp_sys::l2_mem_sw_ecc_bwe_mask::REG_L2_MEM_SW_ECC_BWE_MASK_CTRL_R","esp32p4::hp_sys::usb20otg_mem_ctrl::REG_USB20_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys::tcm_int_raw::TCM_PARITY_ERR_INT_RAW_R","esp32p4::hp_sys::tcm_int_st::TCM_PARITY_ERR_INT_ST_R","esp32p4::hp_sys::tcm_int_ena::TCM_PARITY_ERR_INT_ENA_R","esp32p4::hp_sys::cpu_waiti_conf::CPU_WAIT_MODE_FORCE_ON_R","esp32p4::hp_sys::core_debug_runstall_conf::CORE_DEBUG_RUNSTALL_ENABLE_R","esp32p4::hp_sys::core_ahb_timeout::EN_R","esp32p4::hp_sys::core_ibus_timeout::EN_R","esp32p4::hp_sys::core_dbus_timeout::EN_R","esp32p4::hp_sys::icm_cpu_h2x_cfg::CPU_ICM_H2X_POST_WR_EN_R","esp32p4::hp_sys::icm_cpu_h2x_cfg::CPU_ICM_H2X_CUT_THROUGH_EN_R","esp32p4::hp_sys::icm_cpu_h2x_cfg::CPU_ICM_H2X_BRIDGE_BUSY_R","esp32p4::hp_sys::peri1_apb_postw_en::PERI1_APB_POSTW_EN_R","esp32p4::hp_sys::apb_sync_postw_en::GMAC_APB_POSTW_EN_R","esp32p4::hp_sys::apb_sync_postw_en::DSI_HOST_APB_POSTW_EN_R","esp32p4::hp_sys::apb_sync_postw_en::CSI_HOST_APB_SYNC_POSTW_EN_R","esp32p4::hp_sys::apb_sync_postw_en::CSI_HOST_APB_ASYNC_POSTW_EN_R","esp32p4::hp_sys::gmac_ctrl0::PTP_PPS_R","esp32p4::hp_sys::gmac_ctrl0::SBD_FLOWCTRL_R","esp32p4::hp_sys::gmac_ctrl0::GMAC_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys::gmac_ctrl0::GMAC_RST_CLK_TX_N_R","esp32p4::hp_sys::gmac_ctrl0::GMAC_RST_CLK_RX_N_R","esp32p4::hp_sys::vpu_ctrl::PPA_LSLP_MEM_PD_R","esp32p4::hp_sys::vpu_ctrl::JPEG_SDSLP_MEM_PD_R","esp32p4::hp_sys::vpu_ctrl::JPEG_LSLP_MEM_PD_R","esp32p4::hp_sys::vpu_ctrl::JPEG_DSLP_MEM_PD_R","esp32p4::hp_sys::vpu_ctrl::DMA2D_LSLP_MEM_PD_R","esp32p4::hp_sys::usbotg20_ctrl::OTG_PHY_TEST_DONE_R","esp32p4::hp_sys::usbotg20_ctrl::PHY_SUSPENDM_R","esp32p4::hp_sys::usbotg20_ctrl::PHY_SUSPEND_FORCE_EN_R","esp32p4::hp_sys::usbotg20_ctrl::PHY_RSTN_R","esp32p4::hp_sys::usbotg20_ctrl::PHY_RESET_FORCE_EN_R","esp32p4::hp_sys::usbotg20_ctrl::PHY_PLL_FORCE_EN_R","esp32p4::hp_sys::usbotg20_ctrl::PHY_PLL_EN_R","esp32p4::hp_sys::usbotg20_ctrl::OTG_SUSPENDM_R","esp32p4::hp_sys::usbotg20_ctrl::OTG_PHY_TXBITSTUFF_EN_R","esp32p4::hp_sys::usbotg20_ctrl::OTG_PHY_REFCLK_MODE_R","esp32p4::hp_sys::usbotg20_ctrl::OTG_PHY_BISTEN_R","esp32p4::hp_sys::tcm_err_resp_ctrl::TCM_ERR_RESP_EN_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT0_REFERSH_EN_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT1_REFERSH_EN_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT2_REFERSH_EN_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT3_REFERSH_EN_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT4_REFERSH_EN_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT5_REFERSH_EN_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_REFERSH_CNT_RESET_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT0_REFRESH_DONE_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT1_REFRESH_DONE_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT2_REFRESH_DONE_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT3_REFRESH_DONE_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT4_REFRESH_DONE_R","esp32p4::hp_sys::l2_mem_refresh::REG_L2_MEM_UNIT5_REFRESH_DONE_R","esp32p4::hp_sys::tcm_init::REG_TCM_INIT_EN_R","esp32p4::hp_sys::tcm_init::REG_TCM_INIT_CNT_RESET_R","esp32p4::hp_sys::tcm_init::REG_TCM_INIT_DONE_R","esp32p4::hp_sys::tcm_parity_check_ctrl::TCM_PARITY_CHECK_EN_R","esp32p4::hp_sys::psram_flash_addr_interchange::CPU_R","esp32p4::hp_sys::psram_flash_addr_interchange::DMA_R","esp32p4::hp_sys::ahb2axi_bresp_err_int_raw::CPU_ICM_H2X_BRESP_ERR_INT_RAW_R","esp32p4::hp_sys::ahb2axi_bresp_err_int_st::CPU_ICM_H2X_BRESP_ERR_INT_ST_R","esp32p4::hp_sys::ahb2axi_bresp_err_int_ena::CPU_ICM_H2X_BRESP_ERR_INT_ENA_R","esp32p4::hp_sys::l2_mem_err_resp_ctrl::L2_MEM_ERR_RESP_EN_R","esp32p4::hp_sys::l2_mem_ahb_buffer_ctrl::L2_MEM_AHB_WRBUFFER_EN_R","esp32p4::hp_sys::l2_mem_ahb_buffer_ctrl::L2_MEM_AHB_RDBUFFER_EN_R","esp32p4::hp_sys::core_dmactive_lpcore::CORE_DMACTIVE_LPCORE_R","esp32p4::hp_sys::core_timeout_int_raw::CORE0_AHB_TIMEOUT_INT_RAW_R","esp32p4::hp_sys::core_timeout_int_raw::CORE1_AHB_TIMEOUT_INT_RAW_R","esp32p4::hp_sys::core_timeout_int_raw::CORE0_IBUS_TIMEOUT_INT_RAW_R","esp32p4::hp_sys::core_timeout_int_raw::CORE1_IBUS_TIMEOUT_INT_RAW_R","esp32p4::hp_sys::core_timeout_int_raw::CORE0_DBUS_TIMEOUT_INT_RAW_R","esp32p4::hp_sys::core_timeout_int_raw::CORE1_DBUS_TIMEOUT_INT_RAW_R","esp32p4::hp_sys::core_timeout_int_st::CORE0_AHB_TIMEOUT_INT_ST_R","esp32p4::hp_sys::core_timeout_int_st::CORE1_AHB_TIMEOUT_INT_ST_R","esp32p4::hp_sys::core_timeout_int_st::CORE0_IBUS_TIMEOUT_INT_ST_R","esp32p4::hp_sys::core_timeout_int_st::CORE1_IBUS_TIMEOUT_INT_ST_R","esp32p4::hp_sys::core_timeout_int_st::CORE0_DBUS_TIMEOUT_INT_ST_R","esp32p4::hp_sys::core_timeout_int_st::CORE1_DBUS_TIMEOUT_INT_ST_R","esp32p4::hp_sys::core_timeout_int_ena::CORE0_AHB_TIMEOUT_INT_ENA_R","esp32p4::hp_sys::core_timeout_int_ena::CORE1_AHB_TIMEOUT_INT_ENA_R","esp32p4::hp_sys::core_timeout_int_ena::CORE0_IBUS_TIMEOUT_INT_ENA_R","esp32p4::hp_sys::core_timeout_int_ena::CORE1_IBUS_TIMEOUT_INT_ENA_R","esp32p4::hp_sys::core_timeout_int_ena::CORE0_DBUS_TIMEOUT_INT_ENA_R","esp32p4::hp_sys::core_timeout_int_ena::CORE1_DBUS_TIMEOUT_INT_ENA_R","esp32p4::hp_sys::rsa_pd_ctrl::RSA_MEM_FORCE_PD_R","esp32p4::hp_sys::rsa_pd_ctrl::RSA_MEM_FORCE_PU_R","esp32p4::hp_sys::rsa_pd_ctrl::RSA_MEM_PD_R","esp32p4::hp_sys::ecc_pd_ctrl::ECC_MEM_FORCE_PD_R","esp32p4::hp_sys::ecc_pd_ctrl::ECC_MEM_FORCE_PU_R","esp32p4::hp_sys::ecc_pd_ctrl::ECC_MEM_PD_R","esp32p4::hp_sys::rng_cfg::RNG_SAMPLE_ENABLE_R","esp32p4::hp_sys::uart_pd_ctrl::UART_MEM_FORCE_PD_R","esp32p4::hp_sys::uart_pd_ctrl::UART_MEM_FORCE_PU_R","esp32p4::hp_sys::peri_mem_clk_force_on::RMT_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys::peri_mem_clk_force_on::BITSCRAMBLER_TX_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys::peri_mem_clk_force_on::BITSCRAMBLER_RX_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys::peri_mem_clk_force_on::GDMA_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_en0::CLK_EN_R","esp32p4::hp_sys_clkrst::root_clk_ctrl0::SOC_CLK_DIV_UPDATE_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::CORE0_CLIC_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::CORE1_CLIC_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::MISC_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::CORE0_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::CORE1_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::TCM_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::BUSMON_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L1CACHE_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L1CACHE_D_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L1CACHE_I0_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L1CACHE_I1_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::TRACE_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::ICM_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::GDMA_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::VPU_CPU_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L1CACHE_MEM_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L1CACHE_D_MEM_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L1CACHE_I0_MEM_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L1CACHE_I1_MEM_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L2CACHE_MEM_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L2MEM_MEM_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L2MEMMON_MEM_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::ICM_MEM_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::MISC_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::TRACE_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L2CACHE_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L2MEM_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::L2MEMMON_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::TCMMON_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::ICM_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::FLASH_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl0::PSRAM_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::GPSPI2_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::GPSPI3_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::REGDMA_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::AHB_PDMA_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::AXI_PDMA_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::GDMA_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::DMA2D_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::VPU_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::JPEG_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::PPA_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::CSI_BRG_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::CSI_HOST_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::DSI_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::EMAC_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::SDMMC_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::USB_OTG11_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::USB_OTG20_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::UHCI_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::UART0_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::UART1_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::UART2_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::UART3_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::UART4_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::PARLIO_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::ETM_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::PVT_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::CRYPTO_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::KEY_MANAGER_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::BITSRAMBLER_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::BITSRAMBLER_RX_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::BITSRAMBLER_TX_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl1::H264_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::RMT_SYS_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::HP_CLKRST_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::SYSREG_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::ICM_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::INTRMTX_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::ADC_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::UHCI_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::UART0_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::UART1_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::UART2_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::UART3_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::UART4_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::I2C0_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::I2C1_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::I2S0_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::I2S1_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::I2S2_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::I3C_MST_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::I3C_SLV_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::GPSPI2_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::GPSPI3_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::TIMERGRP0_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::TIMERGRP1_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::SYSTIMER_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::TWAI0_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::TWAI1_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::TWAI2_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::MCPWM0_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::MCPWM1_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::USB_DEVICE_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::PCNT_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl2::PARLIO_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl3::LEDC_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl3::LCDCAM_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl3::ETM_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::soc_clk_ctrl3::IOMUX_APB_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::TM_400M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::TM_200M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::TM_100M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::REF_50M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::REF_25M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::TM_480M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::REF_240M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl1::TM_240M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::REF_160M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::TM_160M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::REF_120M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::TM_120M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::REF_80M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::TM_80M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::TM_60M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::TM_48M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::REF_20M_CLK_EN_R","esp32p4::hp_sys_clkrst::ref_clk_ctrl2::TM_20M_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::FLASH_PLL_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::FLASH_CORE_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::PSRAM_PLL_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::PSRAM_CORE_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::PAD_EMAC_REF_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::EMAC_RMII_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::EMAC_RX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl00::EMAC_RX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_TX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_TX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_PTP_REF_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_PTP_REF_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_UNUSED0_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::EMAC_UNUSED1_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::SDIO_HS_MODE_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::SDIO_LS_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl01::SDIO_LS_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_SLF_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_DRV_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl02::SDIO_LS_SAM_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl03::MIPI_DSI_DPHY_CFG_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl03::MIPI_DSI_DPHY_PLL_REFCLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl03::MIPI_CSI_DPHY_CFG_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl03::MIPI_DSI_DPICLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl10::I2C0_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl10::I2C0_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl10::I2C1_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl10::I2C1_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl11::I2S0_RX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl13::I2S0_RX_DIV_YN1_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl13::I2S0_TX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S0_TX_DIV_YN1_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S0_MST_CLK_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl14::I2S1_RX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl15::I2S1_RX_DIV_YN1_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl15::I2S1_TX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S1_TX_DIV_YN1_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S1_MST_CLK_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl17::I2S2_RX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl18::I2S2_RX_DIV_YN1_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl18::I2S2_TX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::I2S2_TX_DIV_YN1_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::I2S2_MST_CLK_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl19::LCD_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl110::UART0_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl111::UART1_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl112::UART2_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl113::UART3_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl114::UART4_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::TWAI0_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::TWAI0_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::TWAI1_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::TWAI1_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::TWAI2_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl115::TWAI2_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI2_HS_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI2_MST_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl116::GPSPI3_HS_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl117::GPSPI3_MST_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl117::PARLIO_RX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl118::PARLIO_TX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::I3C_MST_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl119::CAM_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::MCPWM0_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::MCPWM1_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::TIMERGRP0_T0_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::TIMERGRP0_T1_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::TIMERGRP0_WDT_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl20::TIMERGRP0_TGRT_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP1_T0_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP1_T1_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::TIMERGRP1_WDT_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::SYSTIMER_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl21::SYSTIMER_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::LEDC_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl22::RMT_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl23::ADC_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl24::PVT_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::PVT_PERI_GROUP1_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::PVT_PERI_GROUP2_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::PVT_PERI_GROUP3_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::PVT_PERI_GROUP4_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_AES_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_DS_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_ECC_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_HMAC_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_RSA_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_SEC_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_SHA_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_ECDSA_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::CRYPTO_KM_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl25::ISP_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::IOMUX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::IOMUX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::H264_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::H264_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::PADBIST_RX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl26::PADBIST_RX_CLK_EN_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl27::PADBIST_TX_CLK_SRC_SEL_R","esp32p4::hp_sys_clkrst::peri_clk_ctrl27::PADBIST_TX_CLK_EN_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::CPUICM_GATED_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::TCM_CPU_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::BUSMON_CPU_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L1CACHE_CPU_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L1CACHE_D_CPU_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L1CACHE_I0_CPU_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L1CACHE_I1_CPU_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::TRACE_CPU_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::TRACE_SYS_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L1CACHE_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L1CACHE_D_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L1CACHE_I0_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L1CACHE_I1_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L2CACHE_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::L2MEM_MEM_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::SAR1_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::SAR2_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::clk_force_on_ctrl0::GMAC_TX_CLK_FORCE_ON_R","esp32p4::hp_sys_clkrst::dpa_ctrl0::SEC_DPA_CFG_SEL_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::PLLA_CAL_END_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::PLLA_CAL_STOP_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::CPU_PLL_CAL_END_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::CPU_PLL_CAL_STOP_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::SDIO_PLL_CAL_END_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::SDIO_PLL_CAL_STOP_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::SYS_PLL_CAL_END_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::SYS_PLL_CAL_STOP_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::MSPI_CAL_END_R","esp32p4::hp_sys_clkrst::ana_pll_ctrl0::MSPI_CAL_STOP_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_CORECTRL_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_PVT_TOP_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_PVT_PERI_GROUP1_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_PVT_PERI_GROUP2_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_PVT_PERI_GROUP3_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_PVT_PERI_GROUP4_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_REGDMA_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_CORE0_GLOBAL_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_CORE1_GLOBAL_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_CORETRACE0_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_CORETRACE1_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_HP_TCM_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_HP_CACHE_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_L1_I0_CACHE_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_L1_I1_CACHE_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_L1_D_CACHE_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_L2_CACHE_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_L2_MEM_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_L2MEMMON_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_TCMMON_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_PVT_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_GDMA_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_MSPI_AXI_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_DUAL_MSPI_AXI_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_MSPI_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_DUAL_MSPI_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_DSI_BRG_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_CSI_HOST_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_CSI_BRG_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_ISP_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_JPEG_R","esp32p4::hp_sys_clkrst::hp_rst_en0::RST_EN_DMA2D_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_PPA_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_AHB_PDMA_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_AXI_PDMA_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_IOMUX_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_PADBIST_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_STIMER_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_TIMERGRP0_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_TIMERGRP1_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART0_CORE_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART1_CORE_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART2_CORE_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART3_CORE_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART4_CORE_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART0_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART1_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART2_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART3_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UART4_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_UHCI_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_I3CMST_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_I3CSLV_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_I2C1_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_I2C0_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_RMT_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_PWM0_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_PWM1_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_CAN0_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_CAN1_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_CAN2_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_LEDC_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_PCNT_R","esp32p4::hp_sys_clkrst::hp_rst_en1::RST_EN_ETM_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_INTRMTX_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_PARLIO_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_PARLIO_RX_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_PARLIO_TX_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_I2S0_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_I2S1_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_I2S2_APB_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_SPI2_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_SPI3_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_LCDCAM_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_ADC_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_BITSRAMBLER_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_BITSRAMBLER_RX_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_BITSRAMBLER_TX_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_CRYPTO_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_SEC_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_AES_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_DS_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_SHA_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_HMAC_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_ECDSA_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_RSA_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_ECC_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_KM_R","esp32p4::hp_sys_clkrst::hp_rst_en2::RST_EN_H264_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_CORE0_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_CORE1_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_CORETRACE0_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_CORETRACE1_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_L2MEMMON_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_TCMMON_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_GDMA_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_MSPI_AXI_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_DUAL_MSPI_AXI_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_MSPI_APB_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_DUAL_MSPI_APB_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_DSI_BRG_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_CSI_HOST_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_CSI_BRG_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_ISP_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_JPEG_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_DMA2D_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_PPA_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_AHB_PDMA_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_AXI_PDMA_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_IOMUX_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_PADBIST_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_STIMER_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_TIMERGRP0_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_TIMERGRP1_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_UART0_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_UART1_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_UART2_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_UART3_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_UART4_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_UHCI_R","esp32p4::hp_sys_clkrst::hp_force_norst0::FORCE_NORST_I3CMST_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_I3CSLV_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_I2C1_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_I2C0_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_RMT_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_PWM0_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_PWM1_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_CAN0_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_CAN1_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_CAN2_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_LEDC_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_PCNT_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_ETM_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_INTRMTX_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_PARLIO_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_PARLIO_RX_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_PARLIO_TX_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_I2S0_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_I2S1_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_I2S2_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_SPI2_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_SPI3_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_LCDCAM_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_ADC_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_BITSRAMBLER_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_BITSRAMBLER_RX_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_BITSRAMBLER_TX_R","esp32p4::hp_sys_clkrst::hp_force_norst1::FORCE_NORST_H264_R","esp32p4::hp_sys_clkrst::hpwdt_core0_rst_ctrl0::HPCORE0_STALL_EN_R","esp32p4::hp_sys_clkrst::hpwdt_core1_rst_ctrl0::HPCORE1_STALL_EN_R","esp32p4::hp_sys_clkrst::cpu_clk_status0::ASIC_OR_FPGA_R","esp32p4::hp_sys_clkrst::cpu_clk_status0::CPU_DIV_EFFECT_R","esp32p4::hp_sys_clkrst::cpu_clk_status0::CPU_SRC_IS_CPLL_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl1::DBG_CH0_EN_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl1::DBG_CH1_EN_R","esp32p4::hp_sys_clkrst::dbg_clk_ctrl1::DBG_CH2_EN_R","esp32p4::hp_sys_clkrst::hpcore_wdt_reset_source0::HPCORE0_WDT_RESET_SOURCE_SEL_R","esp32p4::hp_sys_clkrst::hpcore_wdt_reset_source0::HPCORE1_WDT_RESET_SOURCE_SEL_R","esp32p4::lp_huk::clk::EN_R","esp32p4::lp_huk::clk::MEM_CG_FORCE_ON_R","esp32p4::lp_huk::int_raw::PREP_DONE_INT_RAW_R","esp32p4::lp_huk::int_raw::PROC_DONE_INT_RAW_R","esp32p4::lp_huk::int_raw::POST_DONE_INT_RAW_R","esp32p4::lp_huk::int_st::PREP_DONE_INT_ST_R","esp32p4::lp_huk::int_st::PROC_DONE_INT_ST_R","esp32p4::lp_huk::int_st::POST_DONE_INT_ST_R","esp32p4::lp_huk::int_ena::PREP_DONE_INT_ENA_R","esp32p4::lp_huk::int_ena::PROC_DONE_INT_ENA_R","esp32p4::lp_huk::int_ena::POST_DONE_INT_ENA_R","esp32p4::lp_huk::conf::MODE_R","esp32p4::i2c0::ctr::SDA_FORCE_OUT_R","esp32p4::i2c0::ctr::SCL_FORCE_OUT_R","esp32p4::i2c0::ctr::SAMPLE_SCL_LEVEL_R","esp32p4::i2c0::ctr::RX_FULL_ACK_LEVEL_R","esp32p4::i2c0::ctr::MS_MODE_R","esp32p4::i2c0::ctr::TX_LSB_FIRST_R","esp32p4::i2c0::ctr::RX_LSB_FIRST_R","esp32p4::i2c0::ctr::CLK_EN_R","esp32p4::i2c0::ctr::ARBITRATION_EN_R","esp32p4::i2c0::ctr::SLV_TX_AUTO_START_EN_R","esp32p4::i2c0::ctr::ADDR_10BIT_RW_CHECK_EN_R","esp32p4::i2c0::ctr::ADDR_BROADCASTING_EN_R","esp32p4::i2c0::sr::RESP_REC_R","esp32p4::i2c0::sr::SLAVE_RW_R","esp32p4::i2c0::sr::ARB_LOST_R","esp32p4::i2c0::sr::BUS_BUSY_R","esp32p4::i2c0::sr::SLAVE_ADDRESSED_R","esp32p4::i2c0::to::TIME_OUT_EN_R","esp32p4::i2c0::slave_addr::ADDR_10BIT_EN_R","esp32p4::i2c0::fifo_conf::NONFIFO_EN_R","esp32p4::i2c0::fifo_conf::FIFO_ADDR_CFG_EN_R","esp32p4::i2c0::fifo_conf::RX_FIFO_RST_R","esp32p4::i2c0::fifo_conf::TX_FIFO_RST_R","esp32p4::i2c0::fifo_conf::FIFO_PRT_EN_R","esp32p4::i2c0::int_raw::RXFIFO_WM_INT_RAW_R","esp32p4::i2c0::int_raw::TXFIFO_WM_INT_RAW_R","esp32p4::i2c0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32p4::i2c0::int_raw::END_DETECT_INT_RAW_R","esp32p4::i2c0::int_raw::BYTE_TRANS_DONE_INT_RAW_R","esp32p4::i2c0::int_raw::ARBITRATION_LOST_INT_RAW_R","esp32p4::i2c0::int_raw::MST_TXFIFO_UDF_INT_RAW_R","esp32p4::i2c0::int_raw::TRANS_COMPLETE_INT_RAW_R","esp32p4::i2c0::int_raw::TIME_OUT_INT_RAW_R","esp32p4::i2c0::int_raw::TRANS_START_INT_RAW_R","esp32p4::i2c0::int_raw::NACK_INT_RAW_R","esp32p4::i2c0::int_raw::TXFIFO_OVF_INT_RAW_R","esp32p4::i2c0::int_raw::RXFIFO_UDF_INT_RAW_R","esp32p4::i2c0::int_raw::SCL_ST_TO_INT_RAW_R","esp32p4::i2c0::int_raw::SCL_MAIN_ST_TO_INT_RAW_R","esp32p4::i2c0::int_raw::DET_START_INT_RAW_R","esp32p4::i2c0::int_raw::SLAVE_STRETCH_INT_RAW_R","esp32p4::i2c0::int_raw::GENERAL_CALL_INT_RAW_R","esp32p4::i2c0::int_raw::SLAVE_ADDR_UNMATCH_INT_RAW_R","esp32p4::i2c0::int_ena::RXFIFO_WM_INT_ENA_R","esp32p4::i2c0::int_ena::TXFIFO_WM_INT_ENA_R","esp32p4::i2c0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32p4::i2c0::int_ena::END_DETECT_INT_ENA_R","esp32p4::i2c0::int_ena::BYTE_TRANS_DONE_INT_ENA_R","esp32p4::i2c0::int_ena::ARBITRATION_LOST_INT_ENA_R","esp32p4::i2c0::int_ena::MST_TXFIFO_UDF_INT_ENA_R","esp32p4::i2c0::int_ena::TRANS_COMPLETE_INT_ENA_R","esp32p4::i2c0::int_ena::TIME_OUT_INT_ENA_R","esp32p4::i2c0::int_ena::TRANS_START_INT_ENA_R","esp32p4::i2c0::int_ena::NACK_INT_ENA_R","esp32p4::i2c0::int_ena::TXFIFO_OVF_INT_ENA_R","esp32p4::i2c0::int_ena::RXFIFO_UDF_INT_ENA_R","esp32p4::i2c0::int_ena::SCL_ST_TO_INT_ENA_R","esp32p4::i2c0::int_ena::SCL_MAIN_ST_TO_INT_ENA_R","esp32p4::i2c0::int_ena::DET_START_INT_ENA_R","esp32p4::i2c0::int_ena::SLAVE_STRETCH_INT_ENA_R","esp32p4::i2c0::int_ena::GENERAL_CALL_INT_ENA_R","esp32p4::i2c0::int_ena::SLAVE_ADDR_UNMATCH_INT_ENA_R","esp32p4::i2c0::int_status::RXFIFO_WM_INT_ST_R","esp32p4::i2c0::int_status::TXFIFO_WM_INT_ST_R","esp32p4::i2c0::int_status::RXFIFO_OVF_INT_ST_R","esp32p4::i2c0::int_status::END_DETECT_INT_ST_R","esp32p4::i2c0::int_status::BYTE_TRANS_DONE_INT_ST_R","esp32p4::i2c0::int_status::ARBITRATION_LOST_INT_ST_R","esp32p4::i2c0::int_status::MST_TXFIFO_UDF_INT_ST_R","esp32p4::i2c0::int_status::TRANS_COMPLETE_INT_ST_R","esp32p4::i2c0::int_status::TIME_OUT_INT_ST_R","esp32p4::i2c0::int_status::TRANS_START_INT_ST_R","esp32p4::i2c0::int_status::NACK_INT_ST_R","esp32p4::i2c0::int_status::TXFIFO_OVF_INT_ST_R","esp32p4::i2c0::int_status::RXFIFO_UDF_INT_ST_R","esp32p4::i2c0::int_status::SCL_ST_TO_INT_ST_R","esp32p4::i2c0::int_status::SCL_MAIN_ST_TO_INT_ST_R","esp32p4::i2c0::int_status::DET_START_INT_ST_R","esp32p4::i2c0::int_status::SLAVE_STRETCH_INT_ST_R","esp32p4::i2c0::int_status::GENERAL_CALL_INT_ST_R","esp32p4::i2c0::int_status::SLAVE_ADDR_UNMATCH_INT_ST_R","esp32p4::i2c0::filter_cfg::SCL_FILTER_EN_R","esp32p4::i2c0::filter_cfg::SDA_FILTER_EN_R","esp32p4::i2c0::clk_conf::SCLK_SEL_R","esp32p4::i2c0::clk_conf::SCLK_ACTIVE_R","esp32p4::i2c0::comd0::COMMAND0_DONE_R","esp32p4::i2c0::comd1::COMMAND1_DONE_R","esp32p4::i2c0::comd2::COMMAND2_DONE_R","esp32p4::i2c0::comd3::COMMAND3_DONE_R","esp32p4::i2c0::comd4::COMMAND4_DONE_R","esp32p4::i2c0::comd5::COMMAND5_DONE_R","esp32p4::i2c0::comd6::COMMAND6_DONE_R","esp32p4::i2c0::comd7::COMMAND7_DONE_R","esp32p4::i2c0::scl_sp_conf::SCL_RST_SLV_EN_R","esp32p4::i2c0::scl_sp_conf::SCL_PD_EN_R","esp32p4::i2c0::scl_sp_conf::SDA_PD_EN_R","esp32p4::i2c0::scl_stretch_conf::SLAVE_SCL_STRETCH_EN_R","esp32p4::i2c0::scl_stretch_conf::SLAVE_BYTE_ACK_CTL_EN_R","esp32p4::i2c0::scl_stretch_conf::SLAVE_BYTE_ACK_LVL_R","esp32p4::i2s0::int_raw::RX_DONE_INT_RAW_R","esp32p4::i2s0::int_raw::TX_DONE_INT_RAW_R","esp32p4::i2s0::int_raw::RX_HUNG_INT_RAW_R","esp32p4::i2s0::int_raw::TX_HUNG_INT_RAW_R","esp32p4::i2s0::int_st::RX_DONE_INT_ST_R","esp32p4::i2s0::int_st::TX_DONE_INT_ST_R","esp32p4::i2s0::int_st::RX_HUNG_INT_ST_R","esp32p4::i2s0::int_st::TX_HUNG_INT_ST_R","esp32p4::i2s0::int_ena::RX_DONE_INT_ENA_R","esp32p4::i2s0::int_ena::TX_DONE_INT_ENA_R","esp32p4::i2s0::int_ena::RX_HUNG_INT_ENA_R","esp32p4::i2s0::int_ena::TX_HUNG_INT_ENA_R","esp32p4::i2s0::rx_conf::RX_START_R","esp32p4::i2s0::rx_conf::RX_SLAVE_MOD_R","esp32p4::i2s0::rx_conf::RX_MONO_R","esp32p4::i2s0::rx_conf::RX_BIG_ENDIAN_R","esp32p4::i2s0::rx_conf::RX_UPDATE_R","esp32p4::i2s0::rx_conf::RX_MONO_FST_VLD_R","esp32p4::i2s0::rx_conf::RX_PCM_BYPASS_R","esp32p4::i2s0::rx_conf::RX_MSB_SHIFT_R","esp32p4::i2s0::rx_conf::RX_LEFT_ALIGN_R","esp32p4::i2s0::rx_conf::RX_24_FILL_EN_R","esp32p4::i2s0::rx_conf::RX_WS_IDLE_POL_R","esp32p4::i2s0::rx_conf::RX_BIT_ORDER_R","esp32p4::i2s0::rx_conf::RX_TDM_EN_R","esp32p4::i2s0::rx_conf::RX_PDM_EN_R","esp32p4::i2s0::tx_conf::TX_START_R","esp32p4::i2s0::tx_conf::TX_SLAVE_MOD_R","esp32p4::i2s0::tx_conf::TX_STOP_EN_R","esp32p4::i2s0::tx_conf::TX_CHAN_EQUAL_R","esp32p4::i2s0::tx_conf::TX_MONO_R","esp32p4::i2s0::tx_conf::TX_BIG_ENDIAN_R","esp32p4::i2s0::tx_conf::TX_UPDATE_R","esp32p4::i2s0::tx_conf::TX_MONO_FST_VLD_R","esp32p4::i2s0::tx_conf::TX_PCM_BYPASS_R","esp32p4::i2s0::tx_conf::TX_MSB_SHIFT_R","esp32p4::i2s0::tx_conf::TX_BCK_NO_DLY_R","esp32p4::i2s0::tx_conf::TX_LEFT_ALIGN_R","esp32p4::i2s0::tx_conf::TX_24_FILL_EN_R","esp32p4::i2s0::tx_conf::TX_WS_IDLE_POL_R","esp32p4::i2s0::tx_conf::TX_BIT_ORDER_R","esp32p4::i2s0::tx_conf::TX_TDM_EN_R","esp32p4::i2s0::tx_conf::TX_PDM_EN_R","esp32p4::i2s0::tx_conf::SIG_LOOPBACK_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_HP_BYPASS_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_SIGMADELTA_DITHER2_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_SIGMADELTA_DITHER_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_DAC_2OUT_EN_R","esp32p4::i2s0::tx_pcm2pdm_conf::TX_PDM_DAC_MODE_EN_R","esp32p4::i2s0::tx_pcm2pdm_conf::PCM2PDM_CONV_EN_R","esp32p4::i2s0::rx_pdm2pcm_conf::RX_PDM2PCM_EN_R","esp32p4::i2s0::rx_pdm2pcm_conf::RX_PDM_SINC_DSR_16_EN_R","esp32p4::i2s0::rx_pdm2pcm_conf::RX_PDM_HP_BYPASS_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN0_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN1_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN2_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN3_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN4_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN5_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN6_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN7_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_CHAN8_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_CHAN9_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_CHAN10_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_CHAN11_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_CHAN12_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_CHAN13_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_CHAN14_EN_R","esp32p4::i2s0::rx_tdm_ctrl::RX_TDM_CHAN15_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN0_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN1_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN2_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN3_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN4_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN5_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN6_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN7_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN8_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN9_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN10_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN11_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN12_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN13_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN14_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_CHAN15_EN_R","esp32p4::i2s0::tx_tdm_ctrl::TX_TDM_SKIP_MSK_EN_R","esp32p4::i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_ENA_R","esp32p4::i2s0::state::TX_IDLE_R","esp32p4::i2s0::clk_gate::CLK_EN_R","esp32p4::i3c_mst::device_ctrl::REG_BA_INCLUDE_R","esp32p4::i3c_mst::device_ctrl::REG_TRANS_START_R","esp32p4::i3c_mst::device_ctrl::REG_CLK_EN_R","esp32p4::i3c_mst::device_ctrl::REG_IBI_RSTART_TRANS_EN_R","esp32p4::i3c_mst::device_ctrl::REG_AUTO_DIS_IBI_EN_R","esp32p4::i3c_mst::device_ctrl::REG_DMA_RX_EN_R","esp32p4::i3c_mst::device_ctrl::REG_DMA_TX_EN_R","esp32p4::i3c_mst::device_ctrl::REG_MULTI_SLV_SINGLE_CCC_EN_R","esp32p4::i3c_mst::device_ctrl::REG_RX_BIT_ORDER_R","esp32p4::i3c_mst::device_ctrl::REG_RX_BYTE_ORDER_R","esp32p4::i3c_mst::device_ctrl::REG_SCL_PULLUP_FORCE_EN_R","esp32p4::i3c_mst::device_ctrl::REG_SCL_OE_FORCE_EN_R","esp32p4::i3c_mst::device_ctrl::REG_SDA_PP_RD_PULLUP_EN_R","esp32p4::i3c_mst::device_ctrl::REG_SDA_RD_TBIT_HLVL_PULLUP_EN_R","esp32p4::i3c_mst::device_ctrl::REG_SDA_PP_WR_PULLUP_EN_R","esp32p4::i3c_mst::device_ctrl::REG_DATA_BYTE_CNT_UNLATCH_R","esp32p4::i3c_mst::device_ctrl::REG_MEM_CLK_FORCE_ON_R","esp32p4::i3c_mst::ibi_notify_ctrl::REG_NOTIFY_SIR_REJECTED_R","esp32p4::i3c_mst::int_raw::TX_DATA_BUF_THLD_INT_RAW_R","esp32p4::i3c_mst::int_raw::RX_DATA_BUF_THLD_INT_RAW_R","esp32p4::i3c_mst::int_raw::IBI_STATUS_THLD_INT_RAW_R","esp32p4::i3c_mst::int_raw::CMD_BUF_EMPTY_THLD_INT_RAW_R","esp32p4::i3c_mst::int_raw::RESP_READY_INT_RAW_R","esp32p4::i3c_mst::int_raw::NXT_CMD_REQ_ERR_INT_RAW_R","esp32p4::i3c_mst::int_raw::TRANSFER_ERR_INT_RAW_R","esp32p4::i3c_mst::int_raw::TRANSFER_COMPLETE_INT_RAW_R","esp32p4::i3c_mst::int_raw::COMMAND_DONE_INT_RAW_R","esp32p4::i3c_mst::int_raw::DETECT_START_INT_RAW_R","esp32p4::i3c_mst::int_raw::RESP_BUF_OVF_INT_RAW_R","esp32p4::i3c_mst::int_raw::IBI_DATA_BUF_OVF_INT_RAW_R","esp32p4::i3c_mst::int_raw::IBI_STATUS_BUF_OVF_INT_RAW_R","esp32p4::i3c_mst::int_raw::IBI_HANDLE_DONE_INT_RAW_R","esp32p4::i3c_mst::int_raw::IBI_DETECT_INT_RAW_R","esp32p4::i3c_mst::int_raw::CMD_CCC_MISMATCH_INT_RAW_R","esp32p4::i3c_mst::int_st::TX_DATA_BUF_THLD_INT_ST_R","esp32p4::i3c_mst::int_st::RX_DATA_BUF_THLD_INT_ST_R","esp32p4::i3c_mst::int_st::IBI_STATUS_THLD_INT_ST_R","esp32p4::i3c_mst::int_st::CMD_BUF_EMPTY_THLD_INT_ST_R","esp32p4::i3c_mst::int_st::RESP_READY_INT_ST_R","esp32p4::i3c_mst::int_st::NXT_CMD_REQ_ERR_INT_ST_R","esp32p4::i3c_mst::int_st::TRANSFER_ERR_INT_ST_R","esp32p4::i3c_mst::int_st::TRANSFER_COMPLETE_INT_ST_R","esp32p4::i3c_mst::int_st::COMMAND_DONE_INT_ST_R","esp32p4::i3c_mst::int_st::DETECT_START_INT_ST_R","esp32p4::i3c_mst::int_st::RESP_BUF_OVF_INT_ST_R","esp32p4::i3c_mst::int_st::IBI_DATA_BUF_OVF_INT_ST_R","esp32p4::i3c_mst::int_st::IBI_STATUS_BUF_OVF_INT_ST_R","esp32p4::i3c_mst::int_st::IBI_HANDLE_DONE_INT_ST_R","esp32p4::i3c_mst::int_st::IBI_DETECT_INT_ST_R","esp32p4::i3c_mst::int_st::CMD_CCC_MISMATCH_INT_ST_R","esp32p4::i3c_mst::int_st_ena::TX_DATA_BUF_THLD_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::RX_DATA_BUF_THLD_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::IBI_STATUS_THLD_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::CMD_BUF_EMPTY_THLD_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::RESP_READY_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::NXT_CMD_REQ_ERR_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::TRANSFER_ERR_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::TRANSFER_COMPLETE_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::COMMAND_DONE_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::DETECT_START_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::RESP_BUF_OVF_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::IBI_DATA_BUF_OVF_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::IBI_STATUS_BUF_OVF_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::IBI_HANDLE_DONE_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::IBI_DETECT_INT_ENA_R","esp32p4::i3c_mst::int_st_ena::CMD_CCC_MISMATCH_INT_ENA_R","esp32p4::i3c_mst::reset_ctrl::REG_CMD_BUF_RST_R","esp32p4::i3c_mst::reset_ctrl::REG_RESP_BUF_RST_R","esp32p4::i3c_mst::reset_ctrl::REG_TX_DATA_BUF_BUF_RST_R","esp32p4::i3c_mst::reset_ctrl::REG_RX_DATA_BUF_RST_R","esp32p4::i3c_mst::reset_ctrl::REG_IBI_DATA_BUF_RST_R","esp32p4::i3c_mst::reset_ctrl::REG_IBI_STATUS_BUF_RST_R","esp32p4::i3c_mst::present_state0::SDA_LVL_R","esp32p4::i3c_mst::present_state0::SCL_LVL_R","esp32p4::i3c_mst::present_state0::BUS_BUSY_R","esp32p4::i3c_mst::present_state0::BUS_FREE_R","esp32p4::i3c_mst::time_out_value::REG_RESP_BUF_TO_EN_R","esp32p4::i3c_mst::time_out_value::REG_IBI_DATA_BUF_TO_EN_R","esp32p4::i3c_mst::time_out_value::REG_IBI_STATUS_BUF_TO_EN_R","esp32p4::i3c_mst::time_out_value::REG_RX_DATA_BUF_TO_EN_R","esp32p4::i3c_mst::rnd_eco_cs::REG_RND_ECO_EN_R","esp32p4::i3c_mst::rnd_eco_cs::RND_ECO_RESULT_R","esp32p4::i3c_mst_mem::ibi_status_buf::IBI_STS_R","esp32p4::i3c_mst_mem::dev_addr_table1_loc::REG_DAT_DEV1_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table2_loc::REG_DAT_DEV2_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table3_loc::REG_DAT_DEV3_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table4_loc::REG_DAT_DEV4_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table5_loc::REG_DAT_DEV5_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table6_loc::REG_DAT_DEV6_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table7_loc::REG_DAT_DEV7_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table8_loc::REG_DAT_DEV8_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table9_loc::REG_DAT_DEV9_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table10_loc::REG_DAT_DEV10_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table11_loc::REG_DAT_DEV11_I2C_R","esp32p4::i3c_mst_mem::dev_addr_table12_loc::REG_DAT_DEV12_I2C_R","esp32p4::i3c_slv::config::SLVENA_R","esp32p4::i3c_slv::config::NACK_R","esp32p4::i3c_slv::config::MATCHSS_R","esp32p4::i3c_slv::config::S0IGNORE_R","esp32p4::i3c_slv::config::DDROK_R","esp32p4::i3c_slv::config::IDRAND_R","esp32p4::i3c_slv::config::OFFLINE_R","esp32p4::i3c_slv::status::STNOTSTOP_R","esp32p4::i3c_slv::status::STMSG_R","esp32p4::i3c_slv::status::STCCCH_R","esp32p4::i3c_slv::status::STREQRD_R","esp32p4::i3c_slv::status::STREQWR_R","esp32p4::i3c_slv::status::STDAA_R","esp32p4::i3c_slv::status::STHDR_R","esp32p4::i3c_slv::status::START_R","esp32p4::i3c_slv::status::MATCHED_R","esp32p4::i3c_slv::status::STOP_R","esp32p4::i3c_slv::status::RXPEND_R","esp32p4::i3c_slv::status::TXNOTFULL_R","esp32p4::i3c_slv::status::DACHG_R","esp32p4::i3c_slv::status::CCC_R","esp32p4::i3c_slv::status::ERRWARN_R","esp32p4::i3c_slv::status::HDRMATCH_R","esp32p4::i3c_slv::ctrl::EXTDATA_R","esp32p4::i3c_slv::intset::STOP_ENA_R","esp32p4::i3c_slv::intset::RXPEND_ENA_R","esp32p4::i3c_slv::intset::TXSEND_ENA_R","esp32p4::i3c_slv::intmasked::STOP_MASK_R","esp32p4::i3c_slv::intmasked::RXPEND_MASK_R","esp32p4::i3c_slv::intmasked::TXSEND_MASK_R","esp32p4::i3c_slv::datactrl::TXFULL_R","esp32p4::i3c_slv::datactrl::RXEMPTY_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_QOS_SUPPORT_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_APB3_SUPPORT_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_AXI4_SUPPORT_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_LOCK_EN_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_TRUST_ZONE_EN_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_DECODER_TYPE_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_REMAP_EN_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_BI_DIR_CMD_EN_R","esp32p4::axi_icm::hw_cfg::ICM_REG_AXI_HWCFG_LOW_POWER_INF_EN_R","esp32p4::axi_icm::cmd::ICM_REG_RD_WR_CHAN_R","esp32p4::axi_icm::cmd::ICM_REG_AXI_ERR_BIT_R","esp32p4::axi_icm::cmd::ICM_REG_AXI_SOFT_RESET_BIT_R","esp32p4::axi_icm::cmd::ICM_REG_AXI_RD_WR_CMD_R","esp32p4::axi_icm::cmd::ICM_REG_AXI_CMD_EN_R","esp32p4::io_mux::gpio::MCU_OE_R","esp32p4::io_mux::gpio::SLP_SEL_R","esp32p4::io_mux::gpio::MCU_WPD_R","esp32p4::io_mux::gpio::MCU_WPU_R","esp32p4::io_mux::gpio::MCU_IE_R","esp32p4::io_mux::gpio::FUN_WPD_R","esp32p4::io_mux::gpio::FUN_WPU_R","esp32p4::io_mux::gpio::FUN_IE_R","esp32p4::io_mux::gpio::FILTER_EN_R","esp32p4::isp::clk_en::CLK_EN_R","esp32p4::isp::clk_en::CLK_BLC_FORCE_ON_R","esp32p4::isp::clk_en::CLK_DPC_FORCE_ON_R","esp32p4::isp::clk_en::CLK_BF_FORCE_ON_R","esp32p4::isp::clk_en::CLK_LSC_FORCE_ON_R","esp32p4::isp::clk_en::CLK_DEMOSAIC_FORCE_ON_R","esp32p4::isp::clk_en::CLK_MEDIAN_FORCE_ON_R","esp32p4::isp::clk_en::CLK_CCM_FORCE_ON_R","esp32p4::isp::clk_en::CLK_GAMMA_FORCE_ON_R","esp32p4::isp::clk_en::CLK_RGB2YUV_FORCE_ON_R","esp32p4::isp::clk_en::CLK_SHARP_FORCE_ON_R","esp32p4::isp::clk_en::CLK_COLOR_FORCE_ON_R","esp32p4::isp::clk_en::CLK_YUV2RGB_FORCE_ON_R","esp32p4::isp::clk_en::CLK_AE_FORCE_ON_R","esp32p4::isp::clk_en::CLK_AF_FORCE_ON_R","esp32p4::isp::clk_en::CLK_AWB_FORCE_ON_R","esp32p4::isp::clk_en::CLK_HIST_FORCE_ON_R","esp32p4::isp::clk_en::CLK_MIPI_IDI_FORCE_ON_R","esp32p4::isp::clk_en::ISP_MEM_CLK_FORCE_ON_R","esp32p4::isp::cntl::MIPI_DATA_EN_R","esp32p4::isp::cntl::ISP_EN_R","esp32p4::isp::cntl::BLC_EN_R","esp32p4::isp::cntl::DPC_EN_R","esp32p4::isp::cntl::BF_EN_R","esp32p4::isp::cntl::LSC_EN_R","esp32p4::isp::cntl::DEMOSAIC_EN_R","esp32p4::isp::cntl::MEDIAN_EN_R","esp32p4::isp::cntl::CCM_EN_R","esp32p4::isp::cntl::GAMMA_EN_R","esp32p4::isp::cntl::RGB2YUV_EN_R","esp32p4::isp::cntl::SHARP_EN_R","esp32p4::isp::cntl::COLOR_EN_R","esp32p4::isp::cntl::YUV2RGB_EN_R","esp32p4::isp::cntl::AE_EN_R","esp32p4::isp::cntl::AF_EN_R","esp32p4::isp::cntl::AWB_EN_R","esp32p4::isp::cntl::HIST_EN_R","esp32p4::isp::cntl::BYTE_ENDIAN_ORDER_R","esp32p4::isp::frame_cfg::HSYNC_START_EXIST_R","esp32p4::isp::frame_cfg::HSYNC_END_EXIST_R","esp32p4::isp::bf_matrix_ctrl::BF_PADDING_MODE_R","esp32p4::isp::dpc_ctrl::DPC_CHECK_EN_R","esp32p4::isp::dpc_ctrl::STA_EN_R","esp32p4::isp::dpc_ctrl::DYN_EN_R","esp32p4::isp::dpc_ctrl::DPC_BLACK_EN_R","esp32p4::isp::dpc_ctrl::DPC_METHOD_SEL_R","esp32p4::isp::dpc_ctrl::DPC_CHECK_OD_EN_R","esp32p4::isp::dpc_matrix_ctrl::DPC_PADDING_MODE_R","esp32p4::isp::demosaic_matrix_ctrl::DEMOSAIC_PADDING_MODE_R","esp32p4::isp::median_matrix_ctrl::MEDIAN_PADDING_MODE_R","esp32p4::isp::int_raw::ISP_DATA_TYPE_ERR_INT_RAW_R","esp32p4::isp::int_raw::ISP_ASYNC_FIFO_OVF_INT_RAW_R","esp32p4::isp::int_raw::ISP_BUF_FULL_INT_RAW_R","esp32p4::isp::int_raw::ISP_HVNUM_SETTING_ERR_INT_RAW_R","esp32p4::isp::int_raw::ISP_DATA_TYPE_SETTING_ERR_INT_RAW_R","esp32p4::isp::int_raw::ISP_MIPI_HNUM_UNMATCH_INT_RAW_R","esp32p4::isp::int_raw::DPC_CHECK_DONE_INT_RAW_R","esp32p4::isp::int_raw::GAMMA_XCOORD_ERR_INT_RAW_R","esp32p4::isp::int_raw::AE_MONITOR_INT_RAW_R","esp32p4::isp::int_raw::AE_FRAME_DONE_INT_RAW_R","esp32p4::isp::int_raw::AF_FDONE_INT_RAW_R","esp32p4::isp::int_raw::AF_ENV_INT_RAW_R","esp32p4::isp::int_raw::AWB_FDONE_INT_RAW_R","esp32p4::isp::int_raw::HIST_FDONE_INT_RAW_R","esp32p4::isp::int_raw::FRAME_INT_RAW_R","esp32p4::isp::int_raw::BLC_FRAME_INT_RAW_R","esp32p4::isp::int_raw::LSC_FRAME_INT_RAW_R","esp32p4::isp::int_raw::DPC_FRAME_INT_RAW_R","esp32p4::isp::int_raw::BF_FRAME_INT_RAW_R","esp32p4::isp::int_raw::DEMOSAIC_FRAME_INT_RAW_R","esp32p4::isp::int_raw::MEDIAN_FRAME_INT_RAW_R","esp32p4::isp::int_raw::CCM_FRAME_INT_RAW_R","esp32p4::isp::int_raw::GAMMA_FRAME_INT_RAW_R","esp32p4::isp::int_raw::RGB2YUV_FRAME_INT_RAW_R","esp32p4::isp::int_raw::SHARP_FRAME_INT_RAW_R","esp32p4::isp::int_raw::COLOR_FRAME_INT_RAW_R","esp32p4::isp::int_raw::YUV2RGB_FRAME_INT_RAW_R","esp32p4::isp::int_raw::TAIL_IDI_FRAME_INT_RAW_R","esp32p4::isp::int_raw::HEADER_IDI_FRAME_INT_RAW_R","esp32p4::isp::int_st::ISP_DATA_TYPE_ERR_INT_ST_R","esp32p4::isp::int_st::ISP_ASYNC_FIFO_OVF_INT_ST_R","esp32p4::isp::int_st::ISP_BUF_FULL_INT_ST_R","esp32p4::isp::int_st::ISP_HVNUM_SETTING_ERR_INT_ST_R","esp32p4::isp::int_st::ISP_DATA_TYPE_SETTING_ERR_INT_ST_R","esp32p4::isp::int_st::ISP_MIPI_HNUM_UNMATCH_INT_ST_R","esp32p4::isp::int_st::DPC_CHECK_DONE_INT_ST_R","esp32p4::isp::int_st::GAMMA_XCOORD_ERR_INT_ST_R","esp32p4::isp::int_st::AE_MONITOR_INT_ST_R","esp32p4::isp::int_st::AE_FRAME_DONE_INT_ST_R","esp32p4::isp::int_st::AF_FDONE_INT_ST_R","esp32p4::isp::int_st::AF_ENV_INT_ST_R","esp32p4::isp::int_st::AWB_FDONE_INT_ST_R","esp32p4::isp::int_st::HIST_FDONE_INT_ST_R","esp32p4::isp::int_st::FRAME_INT_ST_R","esp32p4::isp::int_st::BLC_FRAME_INT_ST_R","esp32p4::isp::int_st::LSC_FRAME_INT_ST_R","esp32p4::isp::int_st::DPC_FRAME_INT_ST_R","esp32p4::isp::int_st::BF_FRAME_INT_ST_R","esp32p4::isp::int_st::DEMOSAIC_FRAME_INT_ST_R","esp32p4::isp::int_st::MEDIAN_FRAME_INT_ST_R","esp32p4::isp::int_st::CCM_FRAME_INT_ST_R","esp32p4::isp::int_st::GAMMA_FRAME_INT_ST_R","esp32p4::isp::int_st::RGB2YUV_FRAME_INT_ST_R","esp32p4::isp::int_st::SHARP_FRAME_INT_ST_R","esp32p4::isp::int_st::COLOR_FRAME_INT_ST_R","esp32p4::isp::int_st::YUV2RGB_FRAME_INT_ST_R","esp32p4::isp::int_st::TAIL_IDI_FRAME_INT_ST_R","esp32p4::isp::int_st::HEADER_IDI_FRAME_INT_ST_R","esp32p4::isp::int_ena::ISP_DATA_TYPE_ERR_INT_ENA_R","esp32p4::isp::int_ena::ISP_ASYNC_FIFO_OVF_INT_ENA_R","esp32p4::isp::int_ena::ISP_BUF_FULL_INT_ENA_R","esp32p4::isp::int_ena::ISP_HVNUM_SETTING_ERR_INT_ENA_R","esp32p4::isp::int_ena::ISP_DATA_TYPE_SETTING_ERR_INT_ENA_R","esp32p4::isp::int_ena::ISP_MIPI_HNUM_UNMATCH_INT_ENA_R","esp32p4::isp::int_ena::DPC_CHECK_DONE_INT_ENA_R","esp32p4::isp::int_ena::GAMMA_XCOORD_ERR_INT_ENA_R","esp32p4::isp::int_ena::AE_MONITOR_INT_ENA_R","esp32p4::isp::int_ena::AE_FRAME_DONE_INT_ENA_R","esp32p4::isp::int_ena::AF_FDONE_INT_ENA_R","esp32p4::isp::int_ena::AF_ENV_INT_ENA_R","esp32p4::isp::int_ena::AWB_FDONE_INT_ENA_R","esp32p4::isp::int_ena::HIST_FDONE_INT_ENA_R","esp32p4::isp::int_ena::FRAME_INT_ENA_R","esp32p4::isp::int_ena::BLC_FRAME_INT_ENA_R","esp32p4::isp::int_ena::LSC_FRAME_INT_ENA_R","esp32p4::isp::int_ena::DPC_FRAME_INT_ENA_R","esp32p4::isp::int_ena::BF_FRAME_INT_ENA_R","esp32p4::isp::int_ena::DEMOSAIC_FRAME_INT_ENA_R","esp32p4::isp::int_ena::MEDIAN_FRAME_INT_ENA_R","esp32p4::isp::int_ena::CCM_FRAME_INT_ENA_R","esp32p4::isp::int_ena::GAMMA_FRAME_INT_ENA_R","esp32p4::isp::int_ena::RGB2YUV_FRAME_INT_ENA_R","esp32p4::isp::int_ena::SHARP_FRAME_INT_ENA_R","esp32p4::isp::int_ena::COLOR_FRAME_INT_ENA_R","esp32p4::isp::int_ena::YUV2RGB_FRAME_INT_ENA_R","esp32p4::isp::int_ena::TAIL_IDI_FRAME_INT_ENA_R","esp32p4::isp::int_ena::HEADER_IDI_FRAME_INT_ENA_R","esp32p4::isp::gamma_ctrl::GAMMA_UPDATE_R","esp32p4::isp::gamma_ctrl::GAMMA_B_LAST_CORRECT_R","esp32p4::isp::gamma_ctrl::GAMMA_G_LAST_CORRECT_R","esp32p4::isp::gamma_ctrl::GAMMA_R_LAST_CORRECT_R","esp32p4::isp::ae_ctrl::AE_SELECT_R","esp32p4::isp::sharp_matrix_ctrl::SHARP_PADDING_MODE_R","esp32p4::isp::dma_cntl::DMA_UPDATE_R","esp32p4::isp::cam_cntl::CAM_EN_R","esp32p4::isp::cam_cntl::CAM_UPDATE_R","esp32p4::isp::cam_cntl::CAM_RESET_R","esp32p4::isp::cam_cntl::CAM_CLK_INV_R","esp32p4::isp::cam_conf::CAM_DATA_ORDER_R","esp32p4::isp::cam_conf::CAM_2BYTE_MODE_R","esp32p4::isp::cam_conf::CAM_DE_INV_R","esp32p4::isp::cam_conf::CAM_HSYNC_INV_R","esp32p4::isp::cam_conf::CAM_VSYNC_INV_R","esp32p4::isp::cam_conf::CAM_VSYNC_FILTER_EN_R","esp32p4::isp::af_ctrl0::AF_AUTO_UPDATE_R","esp32p4::isp::awb_mode::AWB_SAMPLE_R","esp32p4::isp::blc_ctrl0::BLC_R3_STRETCH_R","esp32p4::isp::blc_ctrl0::BLC_R2_STRETCH_R","esp32p4::isp::blc_ctrl0::BLC_R1_STRETCH_R","esp32p4::isp::blc_ctrl0::BLC_R0_STRETCH_R","esp32p4::isp::blc_ctrl1::BLC_FILTER_EN_R","esp32p4::isp::yuv_format::YUV_MODE_R","esp32p4::isp::yuv_format::YUV_RANGE_R","esp32p4::isp::rdn_eco_cs::RDN_ECO_EN_R","esp32p4::isp::rdn_eco_cs::RDN_ECO_RESULT_R","esp32p4::jpeg::config::QNR_PRESITION_R","esp32p4::jpeg::config::FF_CHECK_EN_R","esp32p4::jpeg::config::DMA_LINKLIST_MODE_R","esp32p4::jpeg::config::DEBUG_DIRECT_OUT_EN_R","esp32p4::jpeg::config::GRAY_SEL_R","esp32p4::jpeg::config::DHT_FIFO_EN_R","esp32p4::jpeg::config::MEM_CLK_FORCE_ON_R","esp32p4::jpeg::config::DECODE_TIMEOUT_TASK_SEL_R","esp32p4::jpeg::config::SOFT_RST_R","esp32p4::jpeg::config::FIFO_RST_R","esp32p4::jpeg::config::PIXEL_REV_R","esp32p4::jpeg::config::TAILER_EN_R","esp32p4::jpeg::config::PAUSE_EN_R","esp32p4::jpeg::config::MEM_FORCE_PD_R","esp32p4::jpeg::config::MEM_FORCE_PU_R","esp32p4::jpeg::config::MODE_R","esp32p4::jpeg::decode_conf::SW_DHT_EN_R","esp32p4::jpeg::decode_conf::MULTI_SCAN_ERR_CHECK_R","esp32p4::jpeg::decode_conf::DEZIGZAG_READY_CTL_R","esp32p4::jpeg::int_raw::DONE_INT_RAW_R","esp32p4::jpeg::int_raw::RLE_PARALLEL_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::CID_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::C_DHT_DC_ID_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::C_DHT_AC_ID_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::C_DQT_ID_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::RST_UXP_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::RST_CHECK_NONE_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::RST_CHECK_POS_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::OUT_EOF_INT_RAW_R","esp32p4::jpeg::int_raw::SR_COLOR_MODE_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::DCT_DONE_INT_RAW_R","esp32p4::jpeg::int_raw::BS_LAST_BLOCK_EOF_INT_RAW_R","esp32p4::jpeg::int_raw::SCAN_CHECK_NONE_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::SCAN_CHECK_POS_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::UXP_DET_INT_RAW_R","esp32p4::jpeg::int_raw::EN_FRAME_EOF_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::EN_FRAME_EOF_LACK_INT_RAW_R","esp32p4::jpeg::int_raw::DE_FRAME_EOF_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::DE_FRAME_EOF_LACK_INT_RAW_R","esp32p4::jpeg::int_raw::SOS_UNMATCH_ERR_INT_RAW_R","esp32p4::jpeg::int_raw::MARKER_ERR_FST_SCAN_INT_RAW_R","esp32p4::jpeg::int_raw::MARKER_ERR_OTHER_SCAN_INT_RAW_R","esp32p4::jpeg::int_raw::UNDET_INT_RAW_R","esp32p4::jpeg::int_raw::DECODE_TIMEOUT_INT_RAW_R","esp32p4::jpeg::int_ena::DONE_INT_ENA_R","esp32p4::jpeg::int_ena::RLE_PARALLEL_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::CID_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::C_DHT_DC_ID_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::C_DHT_AC_ID_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::C_DQT_ID_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::RST_UXP_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::RST_CHECK_NONE_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::RST_CHECK_POS_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::OUT_EOF_INT_ENA_R","esp32p4::jpeg::int_ena::SR_COLOR_MODE_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::DCT_DONE_INT_ENA_R","esp32p4::jpeg::int_ena::BS_LAST_BLOCK_EOF_INT_ENA_R","esp32p4::jpeg::int_ena::SCAN_CHECK_NONE_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::SCAN_CHECK_POS_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::UXP_DET_INT_ENA_R","esp32p4::jpeg::int_ena::EN_FRAME_EOF_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::EN_FRAME_EOF_LACK_INT_ENA_R","esp32p4::jpeg::int_ena::DE_FRAME_EOF_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::DE_FRAME_EOF_LACK_INT_ENA_R","esp32p4::jpeg::int_ena::SOS_UNMATCH_ERR_INT_ENA_R","esp32p4::jpeg::int_ena::MARKER_ERR_FST_SCAN_INT_ENA_R","esp32p4::jpeg::int_ena::MARKER_ERR_OTHER_SCAN_INT_ENA_R","esp32p4::jpeg::int_ena::UNDET_INT_ENA_R","esp32p4::jpeg::int_ena::DECODE_TIMEOUT_INT_ENA_R","esp32p4::jpeg::int_st::DONE_INT_ST_R","esp32p4::jpeg::int_st::RLE_PARALLEL_ERR_INT_ST_R","esp32p4::jpeg::int_st::CID_ERR_INT_ST_R","esp32p4::jpeg::int_st::C_DHT_DC_ID_ERR_INT_ST_R","esp32p4::jpeg::int_st::C_DHT_AC_ID_ERR_INT_ST_R","esp32p4::jpeg::int_st::C_DQT_ID_ERR_INT_ST_R","esp32p4::jpeg::int_st::RST_UXP_ERR_INT_ST_R","esp32p4::jpeg::int_st::RST_CHECK_NONE_ERR_INT_ST_R","esp32p4::jpeg::int_st::RST_CHECK_POS_ERR_INT_ST_R","esp32p4::jpeg::int_st::OUT_EOF_INT_ST_R","esp32p4::jpeg::int_st::SR_COLOR_MODE_ERR_INT_ST_R","esp32p4::jpeg::int_st::DCT_DONE_INT_ST_R","esp32p4::jpeg::int_st::BS_LAST_BLOCK_EOF_INT_ST_R","esp32p4::jpeg::int_st::SCAN_CHECK_NONE_ERR_INT_ST_R","esp32p4::jpeg::int_st::SCAN_CHECK_POS_ERR_INT_ST_R","esp32p4::jpeg::int_st::UXP_DET_INT_ST_R","esp32p4::jpeg::int_st::EN_FRAME_EOF_ERR_INT_ST_R","esp32p4::jpeg::int_st::EN_FRAME_EOF_LACK_INT_ST_R","esp32p4::jpeg::int_st::DE_FRAME_EOF_ERR_INT_ST_R","esp32p4::jpeg::int_st::DE_FRAME_EOF_LACK_INT_ST_R","esp32p4::jpeg::int_st::SOS_UNMATCH_ERR_INT_ST_R","esp32p4::jpeg::int_st::MARKER_ERR_FST_SCAN_INT_ST_R","esp32p4::jpeg::int_st::MARKER_ERR_OTHER_SCAN_INT_ST_R","esp32p4::jpeg::int_st::UNDET_INT_ST_R","esp32p4::jpeg::int_st::DECODE_TIMEOUT_INT_ST_R","esp32p4::jpeg::status2::LAST_BLOCK_R","esp32p4::jpeg::status2::LAST_MCU_R","esp32p4::jpeg::status2::LAST_DC_R","esp32p4::jpeg::status2::PACKFIFO_READY_R","esp32p4::jpeg::status3::Y_READY_R","esp32p4::jpeg::status3::CB_READY_R","esp32p4::jpeg::status3::CR_READY_R","esp32p4::jpeg::decoder_status1::MCU_FSM_READY_R","esp32p4::jpeg::decoder_status2::RST_CHECK_WAIT_R","esp32p4::jpeg::decoder_status2::SCAN_CHECK_WAIT_R","esp32p4::jpeg::decoder_status2::MCU_IN_PROC_R","esp32p4::jpeg::decoder_status4::DEZIGZAG_READY_R","esp32p4::jpeg::decoder_status4::DE_FRAME_EOF_CHECK_R","esp32p4::jpeg::decoder_status4::DE_DMA2D_IN_PUSH_R","esp32p4::jpeg::decoder_status5::DATA_LAST_O_R","esp32p4::jpeg::decoder_status5::RDN_RESULT_R","esp32p4::jpeg::decoder_status5::RDN_ENA_R","esp32p4::jpeg::sys::CLK_EN_R","esp32p4::lcd_cam::lcd_clock::LCD_CLK_EQU_SYSCLK_R","esp32p4::lcd_cam::lcd_clock::LCD_CK_IDLE_EDGE_R","esp32p4::lcd_cam::lcd_clock::LCD_CK_OUT_EDGE_R","esp32p4::lcd_cam::lcd_clock::CLK_EN_R","esp32p4::lcd_cam::cam_ctrl::CAM_STOP_EN_R","esp32p4::lcd_cam::cam_ctrl::CAM_UPDATE_R","esp32p4::lcd_cam::cam_ctrl::CAM_BYTE_ORDER_R","esp32p4::lcd_cam::cam_ctrl::CAM_BIT_ORDER_R","esp32p4::lcd_cam::cam_ctrl::CAM_LINE_INT_EN_R","esp32p4::lcd_cam::cam_ctrl::CAM_VS_EOF_EN_R","esp32p4::lcd_cam::cam_ctrl1::CAM_CLK_INV_R","esp32p4::lcd_cam::cam_ctrl1::CAM_VSYNC_FILTER_EN_R","esp32p4::lcd_cam::cam_ctrl1::CAM_2BYTE_EN_R","esp32p4::lcd_cam::cam_ctrl1::CAM_DE_INV_R","esp32p4::lcd_cam::cam_ctrl1::CAM_HSYNC_INV_R","esp32p4::lcd_cam::cam_ctrl1::CAM_VSYNC_INV_R","esp32p4::lcd_cam::cam_ctrl1::CAM_VH_DE_MODE_EN_R","esp32p4::lcd_cam::cam_ctrl1::CAM_START_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_8BITS_DATA_INV_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_PROTOCOL_MODE_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_DATA_OUT_MODE_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_DATA_IN_MODE_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_MODE_8BITS_ON_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_TRANS_MODE_R","esp32p4::lcd_cam::cam_rgb_yuv::CAM_CONV_ENABLE_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_8BITS_DATA_INV_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_TXTORX_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_PROTOCOL_MODE_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_DATA_OUT_MODE_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_DATA_IN_MODE_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_MODE_8BITS_ON_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_TRANS_MODE_R","esp32p4::lcd_cam::lcd_rgb_yuv::LCD_CONV_ENABLE_R","esp32p4::lcd_cam::lcd_user::LCD_ALWAYS_OUT_EN_R","esp32p4::lcd_cam::lcd_user::LCD_DOUT_BYTE_SWIZZLE_ENABLE_R","esp32p4::lcd_cam::lcd_user::LCD_DOUT_BIT_ORDER_R","esp32p4::lcd_cam::lcd_user::LCD_UPDATE_R","esp32p4::lcd_cam::lcd_user::LCD_BIT_ORDER_R","esp32p4::lcd_cam::lcd_user::LCD_BYTE_ORDER_R","esp32p4::lcd_cam::lcd_user::LCD_DOUT_R","esp32p4::lcd_cam::lcd_user::LCD_DUMMY_R","esp32p4::lcd_cam::lcd_user::LCD_CMD_R","esp32p4::lcd_cam::lcd_user::LCD_START_R","esp32p4::lcd_cam::lcd_user::LCD_CMD_2_CYCLE_EN_R","esp32p4::lcd_cam::lcd_misc::LCD_NEXT_FRAME_EN_R","esp32p4::lcd_cam::lcd_misc::LCD_BK_EN_R","esp32p4::lcd_cam::lcd_misc::LCD_CD_DATA_SET_R","esp32p4::lcd_cam::lcd_misc::LCD_CD_DUMMY_SET_R","esp32p4::lcd_cam::lcd_misc::LCD_CD_CMD_SET_R","esp32p4::lcd_cam::lcd_misc::LCD_CD_IDLE_EDGE_R","esp32p4::lcd_cam::lcd_ctrl::LCD_RGB_MODE_EN_R","esp32p4::lcd_cam::lcd_ctrl2::LCD_VSYNC_IDLE_POL_R","esp32p4::lcd_cam::lcd_ctrl2::LCD_DE_IDLE_POL_R","esp32p4::lcd_cam::lcd_ctrl2::LCD_HS_BLANK_EN_R","esp32p4::lcd_cam::lcd_ctrl2::LCD_HSYNC_IDLE_POL_R","esp32p4::lcd_cam::lc_dma_int_ena::LCD_VSYNC_INT_ENA_R","esp32p4::lcd_cam::lc_dma_int_ena::LCD_TRANS_DONE_INT_ENA_R","esp32p4::lcd_cam::lc_dma_int_ena::CAM_VSYNC_INT_ENA_R","esp32p4::lcd_cam::lc_dma_int_ena::CAM_HS_INT_ENA_R","esp32p4::lcd_cam::lc_dma_int_raw::LCD_VSYNC_INT_RAW_R","esp32p4::lcd_cam::lc_dma_int_raw::LCD_TRANS_DONE_INT_RAW_R","esp32p4::lcd_cam::lc_dma_int_raw::CAM_VSYNC_INT_RAW_R","esp32p4::lcd_cam::lc_dma_int_raw::CAM_HS_INT_RAW_R","esp32p4::lcd_cam::lc_dma_int_st::LCD_VSYNC_INT_ST_R","esp32p4::lcd_cam::lc_dma_int_st::LCD_TRANS_DONE_INT_ST_R","esp32p4::lcd_cam::lc_dma_int_st::CAM_VSYNC_INT_ST_R","esp32p4::lcd_cam::lc_dma_int_st::CAM_HS_INT_ST_R","esp32p4::ledc::ch_conf0::SIG_OUT_EN_CH_R","esp32p4::ledc::ch_conf0::IDLE_LV_CH_R","esp32p4::ledc::ch_conf0::OVF_CNT_EN_CH_R","esp32p4::ledc::ch_conf1::DUTY_START_CH_R","esp32p4::ledc::timer_conf::TIMER_PAUSE_R","esp32p4::ledc::timer_conf::TIMER_RST_R","esp32p4::ledc::timer_conf::TICK_SEL_TIMER_R","esp32p4::ledc::int_raw::TIMER0_OVF_INT_RAW_R","esp32p4::ledc::int_raw::TIMER1_OVF_INT_RAW_R","esp32p4::ledc::int_raw::TIMER2_OVF_INT_RAW_R","esp32p4::ledc::int_raw::TIMER3_OVF_INT_RAW_R","esp32p4::ledc::int_raw::DUTY_CHNG_END_CH0_INT_RAW_R","esp32p4::ledc::int_raw::DUTY_CHNG_END_CH1_INT_RAW_R","esp32p4::ledc::int_raw::DUTY_CHNG_END_CH2_INT_RAW_R","esp32p4::ledc::int_raw::DUTY_CHNG_END_CH3_INT_RAW_R","esp32p4::ledc::int_raw::DUTY_CHNG_END_CH4_INT_RAW_R","esp32p4::ledc::int_raw::DUTY_CHNG_END_CH5_INT_RAW_R","esp32p4::ledc::int_raw::DUTY_CHNG_END_CH6_INT_RAW_R","esp32p4::ledc::int_raw::DUTY_CHNG_END_CH7_INT_RAW_R","esp32p4::ledc::int_raw::OVF_CNT_CH0_INT_RAW_R","esp32p4::ledc::int_raw::OVF_CNT_CH1_INT_RAW_R","esp32p4::ledc::int_raw::OVF_CNT_CH2_INT_RAW_R","esp32p4::ledc::int_raw::OVF_CNT_CH3_INT_RAW_R","esp32p4::ledc::int_raw::OVF_CNT_CH4_INT_RAW_R","esp32p4::ledc::int_raw::OVF_CNT_CH5_INT_RAW_R","esp32p4::ledc::int_raw::OVF_CNT_CH6_INT_RAW_R","esp32p4::ledc::int_raw::OVF_CNT_CH7_INT_RAW_R","esp32p4::ledc::int_st::TIMER0_OVF_INT_ST_R","esp32p4::ledc::int_st::TIMER1_OVF_INT_ST_R","esp32p4::ledc::int_st::TIMER2_OVF_INT_ST_R","esp32p4::ledc::int_st::TIMER3_OVF_INT_ST_R","esp32p4::ledc::int_st::DUTY_CHNG_END_CH0_INT_ST_R","esp32p4::ledc::int_st::DUTY_CHNG_END_CH1_INT_ST_R","esp32p4::ledc::int_st::DUTY_CHNG_END_CH2_INT_ST_R","esp32p4::ledc::int_st::DUTY_CHNG_END_CH3_INT_ST_R","esp32p4::ledc::int_st::DUTY_CHNG_END_CH4_INT_ST_R","esp32p4::ledc::int_st::DUTY_CHNG_END_CH5_INT_ST_R","esp32p4::ledc::int_st::DUTY_CHNG_END_CH6_INT_ST_R","esp32p4::ledc::int_st::DUTY_CHNG_END_CH7_INT_ST_R","esp32p4::ledc::int_st::OVF_CNT_CH0_INT_ST_R","esp32p4::ledc::int_st::OVF_CNT_CH1_INT_ST_R","esp32p4::ledc::int_st::OVF_CNT_CH2_INT_ST_R","esp32p4::ledc::int_st::OVF_CNT_CH3_INT_ST_R","esp32p4::ledc::int_st::OVF_CNT_CH4_INT_ST_R","esp32p4::ledc::int_st::OVF_CNT_CH5_INT_ST_R","esp32p4::ledc::int_st::OVF_CNT_CH6_INT_ST_R","esp32p4::ledc::int_st::OVF_CNT_CH7_INT_ST_R","esp32p4::ledc::int_ena::TIMER0_OVF_INT_ENA_R","esp32p4::ledc::int_ena::TIMER1_OVF_INT_ENA_R","esp32p4::ledc::int_ena::TIMER2_OVF_INT_ENA_R","esp32p4::ledc::int_ena::TIMER3_OVF_INT_ENA_R","esp32p4::ledc::int_ena::DUTY_CHNG_END_CH0_INT_ENA_R","esp32p4::ledc::int_ena::DUTY_CHNG_END_CH1_INT_ENA_R","esp32p4::ledc::int_ena::DUTY_CHNG_END_CH2_INT_ENA_R","esp32p4::ledc::int_ena::DUTY_CHNG_END_CH3_INT_ENA_R","esp32p4::ledc::int_ena::DUTY_CHNG_END_CH4_INT_ENA_R","esp32p4::ledc::int_ena::DUTY_CHNG_END_CH5_INT_ENA_R","esp32p4::ledc::int_ena::DUTY_CHNG_END_CH6_INT_ENA_R","esp32p4::ledc::int_ena::DUTY_CHNG_END_CH7_INT_ENA_R","esp32p4::ledc::int_ena::OVF_CNT_CH0_INT_ENA_R","esp32p4::ledc::int_ena::OVF_CNT_CH1_INT_ENA_R","esp32p4::ledc::int_ena::OVF_CNT_CH2_INT_ENA_R","esp32p4::ledc::int_ena::OVF_CNT_CH3_INT_ENA_R","esp32p4::ledc::int_ena::OVF_CNT_CH4_INT_ENA_R","esp32p4::ledc::int_ena::OVF_CNT_CH5_INT_ENA_R","esp32p4::ledc::int_ena::OVF_CNT_CH6_INT_ENA_R","esp32p4::ledc::int_ena::OVF_CNT_CH7_INT_ENA_R","esp32p4::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH0_EN_R","esp32p4::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH1_EN_R","esp32p4::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH2_EN_R","esp32p4::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH3_EN_R","esp32p4::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH4_EN_R","esp32p4::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH5_EN_R","esp32p4::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH6_EN_R","esp32p4::ledc::evt_task_en0::EVT_DUTY_CHNG_END_CH7_EN_R","esp32p4::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH0_EN_R","esp32p4::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH1_EN_R","esp32p4::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH2_EN_R","esp32p4::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH3_EN_R","esp32p4::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH4_EN_R","esp32p4::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH5_EN_R","esp32p4::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH6_EN_R","esp32p4::ledc::evt_task_en0::EVT_OVF_CNT_PLS_CH7_EN_R","esp32p4::ledc::evt_task_en0::EVT_TIME_OVF_TIMER0_EN_R","esp32p4::ledc::evt_task_en0::EVT_TIME_OVF_TIMER1_EN_R","esp32p4::ledc::evt_task_en0::EVT_TIME_OVF_TIMER2_EN_R","esp32p4::ledc::evt_task_en0::EVT_TIME_OVF_TIMER3_EN_R","esp32p4::ledc::evt_task_en0::EVT_TIME0_CMP_EN_R","esp32p4::ledc::evt_task_en0::EVT_TIME1_CMP_EN_R","esp32p4::ledc::evt_task_en0::EVT_TIME2_CMP_EN_R","esp32p4::ledc::evt_task_en0::EVT_TIME3_CMP_EN_R","esp32p4::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH0_EN_R","esp32p4::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH1_EN_R","esp32p4::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH2_EN_R","esp32p4::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH3_EN_R","esp32p4::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH4_EN_R","esp32p4::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH5_EN_R","esp32p4::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH6_EN_R","esp32p4::ledc::evt_task_en0::TASK_DUTY_SCALE_UPDATE_CH7_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER0_RES_UPDATE_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER1_RES_UPDATE_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER2_RES_UPDATE_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER3_RES_UPDATE_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER0_CAP_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER1_CAP_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER2_CAP_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER3_CAP_EN_R","esp32p4::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH0_EN_R","esp32p4::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH1_EN_R","esp32p4::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH2_EN_R","esp32p4::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH3_EN_R","esp32p4::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH4_EN_R","esp32p4::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH5_EN_R","esp32p4::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH6_EN_R","esp32p4::ledc::evt_task_en1::TASK_SIG_OUT_DIS_CH7_EN_R","esp32p4::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH0_EN_R","esp32p4::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH1_EN_R","esp32p4::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH2_EN_R","esp32p4::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH3_EN_R","esp32p4::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH4_EN_R","esp32p4::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH5_EN_R","esp32p4::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH6_EN_R","esp32p4::ledc::evt_task_en1::TASK_OVF_CNT_RST_CH7_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER0_RST_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER1_RST_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER2_RST_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER3_RST_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER0_PAUSE_RESUME_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER1_PAUSE_RESUME_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER2_PAUSE_RESUME_EN_R","esp32p4::ledc::evt_task_en1::TASK_TIMER3_PAUSE_RESUME_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH0_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH1_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH2_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH3_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH4_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH5_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH6_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESTART_CH7_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH0_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH1_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH2_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH3_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH4_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH5_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH6_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_PAUSE_CH7_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH0_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH1_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH2_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH3_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH4_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH5_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH6_EN_R","esp32p4::ledc::evt_task_en2::TASK_GAMMA_RESUME_CH7_EN_R","esp32p4::ledc::conf::GAMMA_RAM_CLK_EN_CH0_R","esp32p4::ledc::conf::GAMMA_RAM_CLK_EN_CH1_R","esp32p4::ledc::conf::GAMMA_RAM_CLK_EN_CH2_R","esp32p4::ledc::conf::GAMMA_RAM_CLK_EN_CH3_R","esp32p4::ledc::conf::GAMMA_RAM_CLK_EN_CH4_R","esp32p4::ledc::conf::GAMMA_RAM_CLK_EN_CH5_R","esp32p4::ledc::conf::GAMMA_RAM_CLK_EN_CH6_R","esp32p4::ledc::conf::GAMMA_RAM_CLK_EN_CH7_R","esp32p4::ledc::conf::CLK_EN_R","esp32p4::lp_intr::sw_int_raw::LP_SW_INT_RAW_R","esp32p4::lp_intr::sw_int_st::LP_SW_INT_ST_R","esp32p4::lp_intr::sw_int_ena::LP_SW_INT_ENA_R","esp32p4::lp_intr::status::LP_HUK_INTR_ST_R","esp32p4::lp_intr::status::SYSREG_INTR_ST_R","esp32p4::lp_intr::status::LP_SW_INTR_ST_R","esp32p4::lp_intr::status::LP_EFUSE_INTR_ST_R","esp32p4::lp_intr::status::LP_UART_INTR_ST_R","esp32p4::lp_intr::status::LP_TSENS_INTR_ST_R","esp32p4::lp_intr::status::LP_TOUCH_INTR_ST_R","esp32p4::lp_intr::status::LP_SPI_INTR_ST_R","esp32p4::lp_intr::status::LP_I2S_INTR_ST_R","esp32p4::lp_intr::status::LP_I2C_INTR_ST_R","esp32p4::lp_intr::status::LP_GPIO_INTR_ST_R","esp32p4::lp_intr::status::LP_ADC_INTR_ST_R","esp32p4::lp_intr::status::ANAPERI_INTR_ST_R","esp32p4::lp_intr::status::PMU_REG_1_INTR_ST_R","esp32p4::lp_intr::status::PMU_REG_0_INTR_ST_R","esp32p4::lp_intr::status::MB_LP_INTR_ST_R","esp32p4::lp_intr::status::MB_HP_INTR_ST_R","esp32p4::lp_intr::status::LP_TIMER_REG_1_INTR_ST_R","esp32p4::lp_intr::status::LP_TIMER_REG_0_INTR_ST_R","esp32p4::lp_intr::status::LP_WDT_INTR_ST_R","esp32p4::lp_intr::status::LP_RTC_INTR_ST_R","esp32p4::lp_intr::status::HP_INTR_ST_R","esp32p4::lp_intr::date::CLK_EN_R","esp32p4::lp_peri::clk_en::CK_EN_RNG_R","esp32p4::lp_peri::clk_en::CK_EN_LP_TSENS_R","esp32p4::lp_peri::clk_en::CK_EN_LP_PMS_R","esp32p4::lp_peri::clk_en::CK_EN_LP_EFUSE_R","esp32p4::lp_peri::clk_en::CK_EN_LP_IOMUX_R","esp32p4::lp_peri::clk_en::CK_EN_LP_TOUCH_R","esp32p4::lp_peri::clk_en::CK_EN_LP_SPI_R","esp32p4::lp_peri::clk_en::CK_EN_LP_ADC_R","esp32p4::lp_peri::clk_en::CK_EN_LP_I2S_TX_R","esp32p4::lp_peri::clk_en::CK_EN_LP_I2S_RX_R","esp32p4::lp_peri::clk_en::CK_EN_LP_I2S_R","esp32p4::lp_peri::clk_en::CK_EN_LP_I2CMST_R","esp32p4::lp_peri::clk_en::CK_EN_LP_I2C_R","esp32p4::lp_peri::clk_en::CK_EN_LP_UART_R","esp32p4::lp_peri::clk_en::CK_EN_LP_INTR_R","esp32p4::lp_peri::clk_en::CK_EN_LP_CORE_R","esp32p4::lp_peri::reset_en::RST_EN_LP_TSENS_R","esp32p4::lp_peri::reset_en::RST_EN_LP_PMS_R","esp32p4::lp_peri::reset_en::RST_EN_LP_EFUSE_R","esp32p4::lp_peri::reset_en::RST_EN_LP_IOMUX_R","esp32p4::lp_peri::reset_en::RST_EN_LP_TOUCH_R","esp32p4::lp_peri::reset_en::RST_EN_LP_SPI_R","esp32p4::lp_peri::reset_en::RST_EN_LP_ADC_R","esp32p4::lp_peri::reset_en::RST_EN_LP_I2S_R","esp32p4::lp_peri::reset_en::RST_EN_LP_I2CMST_R","esp32p4::lp_peri::reset_en::RST_EN_LP_I2C_R","esp32p4::lp_peri::reset_en::RST_EN_LP_UART_R","esp32p4::lp_peri::reset_en::RST_EN_LP_INTR_R","esp32p4::lp_peri::reset_en::RST_EN_LP_ROM_R","esp32p4::lp_peri::cpu::LPCORE_DBGM_UNAVAILABLE_R","esp32p4::lp_peri::mem_ctrl::LP_UART_WAKEUP_FLAG_R","esp32p4::lp_peri::mem_ctrl::LP_UART_WAKEUP_EN_R","esp32p4::lp_peri::mem_ctrl::LP_UART_MEM_FORCE_PD_R","esp32p4::lp_peri::mem_ctrl::LP_UART_MEM_FORCE_PU_R","esp32p4::lp_peri::adc_ctrl::SAR2_CLK_FORCE_ON_R","esp32p4::lp_peri::adc_ctrl::SAR1_CLK_FORCE_ON_R","esp32p4::lp_peri::lp_i2s_rxclk_div_xyz::LP_I2S_RX_CLKM_DIV_YN1_R","esp32p4::lp_peri::lp_i2s_txclk_div_xyz::LP_I2S_TX_CLKM_DIV_YN1_R","esp32p4::lp_peri::date::CLK_EN_R","esp32p4::lp_sys::clk_sel_ctrl::ENA_SW_SEL_SYS_CLK_R","esp32p4::lp_sys::clk_sel_ctrl::SW_SYS_CLK_SRC_SEL_R","esp32p4::lp_sys::sys_ctrl::LP_CORE_DISABLE_R","esp32p4::lp_sys::sys_ctrl::FORCE_DOWNLOAD_BOOT_R","esp32p4::lp_sys::sys_ctrl::IO_MUX_RESET_DISABLE_R","esp32p4::lp_sys::sys_ctrl::LP_CORE_ETM_WAKEUP_FLAG_R","esp32p4::lp_sys::sys_ctrl::SYSTIMER_STALL_SEL_R","esp32p4::lp_sys::lp_clk_ctrl::CLK_EN_R","esp32p4::lp_sys::lp_clk_ctrl::LP_FOSC_HP_CKEN_R","esp32p4::lp_sys::lp_rst_ctrl::ANA_RST_BYPASS_R","esp32p4::lp_sys::lp_rst_ctrl::SYS_RST_BYPASS_R","esp32p4::lp_sys::lp_rst_ctrl::EFUSE_FORCE_NORST_R","esp32p4::lp_sys::lp_tcm_pwr_ctrl::LP_TCM_ROM_CLK_FORCE_ON_R","esp32p4::lp_sys::lp_tcm_pwr_ctrl::LP_TCM_RAM_CLK_FORCE_ON_R","esp32p4::lp_sys::lp_probea_ctrl::PROBE_GLOBAL_EN_R","esp32p4::lp_sys::lp_probeb_ctrl::PROBE_B_EN_R","esp32p4::lp_sys::f2s_apb_brg_cntl::F2S_APB_POSTW_EN_R","esp32p4::lp_sys::usb_ctrl::SW_HW_USB_PHY_SEL_R","esp32p4::lp_sys::usb_ctrl::SW_USB_PHY_SEL_R","esp32p4::lp_sys::usb_ctrl::USBOTG20_IN_SUSPEND_R","esp32p4::lp_sys::lp_tcm_ram_rdn_eco_cs::LP_TCM_RAM_RDN_ECO_EN_R","esp32p4::lp_sys::lp_tcm_ram_rdn_eco_cs::LP_TCM_RAM_RDN_ECO_RESULT_R","esp32p4::lp_sys::lp_tcm_rom_rdn_eco_cs::LP_TCM_ROM_RDN_ECO_EN_R","esp32p4::lp_sys::lp_tcm_rom_rdn_eco_cs::LP_TCM_ROM_RDN_ECO_RESULT_R","esp32p4::lp_sys::hp_root_clk_ctrl::CPU_CLK_EN_R","esp32p4::lp_sys::hp_root_clk_ctrl::SYS_CLK_EN_R","esp32p4::lp_sys::pad_comp0::MODE_COMP0_R","esp32p4::lp_sys::pad_comp0::XPD_COMP0_R","esp32p4::lp_sys::pad_comp1::MODE_COMP1_R","esp32p4::lp_sys::pad_comp1::XPD_COMP1_R","esp32p4::lp_sys::backup_dma_cfg1::AON_BYPASS_R","esp32p4::lp_sys::lp_addrhole_info::LP_ADDRHOLE_WR_R","esp32p4::lp_sys::lp_addrhole_info::LP_ADDRHOLE_SECURE_R","esp32p4::lp_sys::int_raw::LP_ADDRHOLE_INT_RAW_R","esp32p4::lp_sys::int_raw::IDBUS_ADDRHOLE_INT_RAW_R","esp32p4::lp_sys::int_raw::LP_CORE_AHB_TIMEOUT_INT_RAW_R","esp32p4::lp_sys::int_raw::LP_CORE_IBUS_TIMEOUT_INT_RAW_R","esp32p4::lp_sys::int_raw::LP_CORE_DBUS_TIMEOUT_INT_RAW_R","esp32p4::lp_sys::int_raw::ETM_TASK_ULP_INT_RAW_R","esp32p4::lp_sys::int_raw::SLOW_CLK_TICK_INT_RAW_R","esp32p4::lp_sys::int_st::LP_ADDRHOLE_INT_ST_R","esp32p4::lp_sys::int_st::IDBUS_ADDRHOLE_INT_ST_R","esp32p4::lp_sys::int_st::LP_CORE_AHB_TIMEOUT_INT_ST_R","esp32p4::lp_sys::int_st::LP_CORE_IBUS_TIMEOUT_INT_ST_R","esp32p4::lp_sys::int_st::LP_CORE_DBUS_TIMEOUT_INT_ST_R","esp32p4::lp_sys::int_st::ETM_TASK_ULP_INT_ST_R","esp32p4::lp_sys::int_st::SLOW_CLK_TICK_INT_ST_R","esp32p4::lp_sys::int_ena::LP_ADDRHOLE_INT_ENA_R","esp32p4::lp_sys::int_ena::IDBUS_ADDRHOLE_INT_ENA_R","esp32p4::lp_sys::int_ena::LP_CORE_AHB_TIMEOUT_INT_ENA_R","esp32p4::lp_sys::int_ena::LP_CORE_IBUS_TIMEOUT_INT_ENA_R","esp32p4::lp_sys::int_ena::LP_CORE_DBUS_TIMEOUT_INT_ENA_R","esp32p4::lp_sys::int_ena::ETM_TASK_ULP_INT_ENA_R","esp32p4::lp_sys::int_ena::SLOW_CLK_TICK_INT_ENA_R","esp32p4::lp_sys::idbus_addrhole_info::IDBUS_ADDRHOLE_WR_R","esp32p4::lp_sys::idbus_addrhole_info::IDBUS_ADDRHOLE_SECURE_R","esp32p4::lp_sys::lp_core_ahb_timeout::EN_R","esp32p4::lp_sys::lp_core_ahb_timeout::LP2HP_AHB_TIMEOUT_EN_R","esp32p4::lp_sys::lp_core_ibus_timeout::EN_R","esp32p4::lp_sys::lp_core_dbus_timeout::EN_R","esp32p4::lp_sys::rng_cfg::RNG_TIMER_EN_R","esp32p4::lp_sys::rng_cfg::RNG_SAR_ENABLE_R","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_CLOSE_FLASH_ENA_R","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_PD_RF_ENA_R","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_CNT_CLR_R","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_INTR_ENA_R","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_RESET_SEL_R","esp32p4::lp_ana_peri::lp_ana_bod_mode0_cntl::LP_ANA_BOD_MODE0_RESET_ENA_R","esp32p4::lp_ana_peri::lp_ana_bod_mode1_cntl::LP_ANA_BOD_MODE1_RESET_ENA_R","esp32p4::lp_ana_peri::lp_ana_vddbat_bod_cntl::LP_ANA_VDDBAT_UNDERVOLTAGE_FLAG_R","esp32p4::lp_ana_peri::lp_ana_vddbat_bod_cntl::LP_ANA_VDDBAT_CHARGER_R","esp32p4::lp_ana_peri::lp_ana_vddbat_bod_cntl::LP_ANA_VDDBAT_CNT_CLR_R","esp32p4::lp_ana_peri::lp_ana_vddbat_charge_cntl::LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_FLAG_R","esp32p4::lp_ana_peri::lp_ana_vddbat_charge_cntl::LP_ANA_VDDBAT_CHARGE_CHARGER_R","esp32p4::lp_ana_peri::lp_ana_vddbat_charge_cntl::LP_ANA_VDDBAT_CHARGE_CNT_CLR_R","esp32p4::lp_ana_peri::lp_ana_ck_glitch_cntl::LP_ANA_CK_GLITCH_RESET_ENA_R","esp32p4::lp_ana_peri::lp_ana_pg_glitch_cntl::LP_ANA_POWER_GLITCH_RESET_ENA_R","esp32p4::lp_ana_peri::lp_ana_int_raw::LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_INT_RAW_R","esp32p4::lp_ana_peri::lp_ana_int_raw::LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_INT_RAW_R","esp32p4::lp_ana_peri::lp_ana_int_raw::LP_ANA_VDDBAT_UPVOLTAGE_INT_RAW_R","esp32p4::lp_ana_peri::lp_ana_int_raw::LP_ANA_VDDBAT_UNDERVOLTAGE_INT_RAW_R","esp32p4::lp_ana_peri::lp_ana_int_raw::LP_ANA_BOD_MODE0_INT_RAW_R","esp32p4::lp_ana_peri::lp_ana_int_st::LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_INT_ST_R","esp32p4::lp_ana_peri::lp_ana_int_st::LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_INT_ST_R","esp32p4::lp_ana_peri::lp_ana_int_st::LP_ANA_VDDBAT_UPVOLTAGE_INT_ST_R","esp32p4::lp_ana_peri::lp_ana_int_st::LP_ANA_VDDBAT_UNDERVOLTAGE_INT_ST_R","esp32p4::lp_ana_peri::lp_ana_int_st::LP_ANA_BOD_MODE0_INT_ST_R","esp32p4::lp_ana_peri::lp_ana_int_ena::LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_INT_ENA_R","esp32p4::lp_ana_peri::lp_ana_int_ena::LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_INT_ENA_R","esp32p4::lp_ana_peri::lp_ana_int_ena::LP_ANA_VDDBAT_UPVOLTAGE_INT_ENA_R","esp32p4::lp_ana_peri::lp_ana_int_ena::LP_ANA_VDDBAT_UNDERVOLTAGE_INT_ENA_R","esp32p4::lp_ana_peri::lp_ana_int_ena::LP_ANA_BOD_MODE0_INT_ENA_R","esp32p4::lp_ana_peri::lp_ana_lp_int_raw::LP_ANA_BOD_MODE0_LP_INT_RAW_R","esp32p4::lp_ana_peri::lp_ana_lp_int_st::LP_ANA_BOD_MODE0_LP_INT_ST_R","esp32p4::lp_ana_peri::lp_ana_lp_int_ena::LP_ANA_BOD_MODE0_LP_INT_ENA_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl1::LP_ANA_TOUCH_SHIELD_PAD_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl1::LP_ANA_TOUCH_INACTIVE_CONNECTION_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl2::LP_ANA_TOUCH_TIMEOUT_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_scan_ctrl2::LP_ANA_FREQ_SCAN_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_work::LP_ANA_TOUCH_OUT_SEL_R","esp32p4::lp_ana_peri::lp_ana_touch_work::LP_ANA_TOUCH_OUT_GATE_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_NEG_NOISE_DISUPDATE_BASELINE_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_filter1::LP_ANA_TOUCH_FILTER_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_filter2::LP_ANA_TOUCH_BYPASS_NOISE_THRES_R","esp32p4::lp_ana_peri::lp_ana_touch_filter2::LP_ANA_TOUCH_BYPASS_NEG_NOISE_THRES_R","esp32p4::lp_ana_peri::lp_ana_touch_approach::LP_ANA_TOUCH_SLP_APPROACH_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_ana_para::LP_ANA_TOUCH_TOUCH_EN_CAL_R","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_DONE_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_DONE_FORCE_R","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_FSM_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_START_EN_R","esp32p4::lp_ana_peri::lp_ana_touch_mux0::LP_ANA_TOUCH_START_FORCE_R","esp32p4::lp_ana_peri::lp_ana_date::LP_ANA_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_conf::LP_AONCLKRST_ANA_SEL_REF_PLL8M_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_CORE_EFUSE_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_LP_BUS_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_AON_SLOW_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_AON_FAST_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_SLOW_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_FAST_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_FOSC_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_RC32K_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_SXTAL_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_po_en::LP_AONCLKRST_CLK_SOSC_OEN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_en::LP_AONCLKRST_LP_RTC_XTAL_FORCE_ON_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_en::LP_AONCLKRST_CK_EN_LP_RAM_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_en::LP_AONCLKRST_ETM_EVENT_TICK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_en::LP_AONCLKRST_PLL8M_CLK_FORCE_ON_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_en::LP_AONCLKRST_XTAL_CLK_FORCE_ON_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_clk_en::LP_AONCLKRST_FOSC_CLK_FORCE_ON_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_rst_en::LP_AONCLKRST_RST_EN_LP_HUK_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_rst_en::LP_AONCLKRST_RST_EN_LP_ANAPERI_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_rst_en::LP_AONCLKRST_RST_EN_LP_WDT_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_rst_en::LP_AONCLKRST_RST_EN_LP_TIMER_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_rst_en::LP_AONCLKRST_RST_EN_LP_RTC_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_rst_en::LP_AONCLKRST_RST_EN_LP_MAILBOX_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_rst_en::LP_AONCLKRST_RST_EN_LP_AONEFUSEREG_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lp_rst_en::LP_AONCLKRST_RST_EN_LP_RAM_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_reset_cause::LP_AONCLKRST_LPCORE_RESET_FLAG_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_reset_cause::LP_AONCLKRST_HPCORE0_RESET_FLAG_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_reset_cause::LP_AONCLKRST_HPCORE1_RESET_FLAG_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_reset_cause::LP_AONCLKRST_LPCORE_RESET_CAUSE_PMU_LP_CPU_MASK_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE0_LOCKUP_RESET_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_LP_WDT_HPCORE0_RESET_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE0_STALL_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE0_OCD_HALT_ON_RESET_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE0_STAT_VECTOR_SEL_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE1_LOCKUP_RESET_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_LP_WDT_HPCORE1_RESET_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE1_STALL_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE1_OCD_HALT_ON_RESET_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hpcpu_reset_ctrl0::LP_AONCLKRST_HPCORE1_STAT_VECTOR_SEL_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_clk_to_hp::LP_AONCLKRST_ICG_HP_XTAL32K_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_clk_to_hp::LP_AONCLKRST_ICG_HP_SOSC_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_clk_to_hp::LP_AONCLKRST_ICG_HP_OSC32K_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_clk_to_hp::LP_AONCLKRST_ICG_HP_FOSC_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_lpmem_force::LP_AONCLKRST_LPMEM_CLK_FORCE_ON_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_xtal32k::LP_AONCLKRST_DBUF_XTAL32K_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_ROOT_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_PARLIO_TX_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_PARLIO_RX_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_UART4_SLP_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_UART3_SLP_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_UART2_SLP_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_UART1_SLP_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_UART0_SLP_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_I2S2_MCLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_I2S1_MCLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_I2S0_MCLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_EMAC_TX_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_EMAC_RX_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PAD_EMAC_TXRX_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_XTAL_32K_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_RC_32K_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_SOSC_150K_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_PLL_8M_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_AUDIO_PLL_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_SDIO_PLL2_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_SDIO_PLL1_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_SDIO_PLL0_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_FOSC_20M_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_XTAL_40M_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_CPLL_400M_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_SPLL_480M_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_clk_ctrl::LP_AONCLKRST_HP_MPLL_500M_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_OTG20_SLEEP_MODE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_OTG20_BK_SYS_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_OTG11_SLEEP_MODE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_OTG11_BK_SYS_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_OTG11_48M_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl0::LP_AONCLKRST_USB_DEVICE_48M_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl1::LP_AONCLKRST_RST_EN_USB_OTG20_ADP_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl1::LP_AONCLKRST_RST_EN_USB_OTG20_PHY_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl1::LP_AONCLKRST_RST_EN_USB_OTG20_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl1::LP_AONCLKRST_RST_EN_USB_OTG11_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl1::LP_AONCLKRST_RST_EN_USB_DEVICE_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl1::LP_AONCLKRST_USB_OTG20_PHYREF_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_usb_clkrst_ctrl1::LP_AONCLKRST_USB_OTG20_ULPI_CLK_EN_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_sdmmc_emac_rst_ctrl::LP_AONCLKRST_RST_EN_SDMMC_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_sdmmc_emac_rst_ctrl::LP_AONCLKRST_FORCE_NORST_SDMMC_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_sdmmc_emac_rst_ctrl::LP_AONCLKRST_RST_EN_EMAC_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_hp_sdmmc_emac_rst_ctrl::LP_AONCLKRST_FORCE_NORST_EMAC_R","esp32p4::lp_aon_clkrst::lp_aonclkrst_date::LP_AONCLKRST_CLK_EN_R","esp32p4::lp_gpio::clk_en::REG_CLK_EN_R","esp32p4::lp_gpio::pin0::REG_GPIO_PIN0_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin0::REG_GPIO_PIN0_PAD_DRIVER_R","esp32p4::lp_gpio::pin1::REG_GPIO_PIN1_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin1::REG_GPIO_PIN1_PAD_DRIVER_R","esp32p4::lp_gpio::pin2::REG_GPIO_PIN2_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin2::REG_GPIO_PIN2_PAD_DRIVER_R","esp32p4::lp_gpio::pin3::REG_GPIO_PIN3_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin3::REG_GPIO_PIN3_PAD_DRIVER_R","esp32p4::lp_gpio::pin4::REG_GPIO_PIN4_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin4::REG_GPIO_PIN4_PAD_DRIVER_R","esp32p4::lp_gpio::pin5::REG_GPIO_PIN5_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin5::REG_GPIO_PIN5_PAD_DRIVER_R","esp32p4::lp_gpio::pin6::REG_GPIO_PIN6_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin6::REG_GPIO_PIN6_PAD_DRIVER_R","esp32p4::lp_gpio::pin7::REG_GPIO_PIN7_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin7::REG_GPIO_PIN7_PAD_DRIVER_R","esp32p4::lp_gpio::pin8::REG_GPIO_PIN8_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin8::REG_GPIO_PIN8_PAD_DRIVER_R","esp32p4::lp_gpio::pin9::REG_GPIO_PIN9_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin9::REG_GPIO_PIN9_PAD_DRIVER_R","esp32p4::lp_gpio::pin10::REG_GPIO_PIN10_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin10::REG_GPIO_PIN10_PAD_DRIVER_R","esp32p4::lp_gpio::pin11::REG_GPIO_PIN11_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin11::REG_GPIO_PIN11_PAD_DRIVER_R","esp32p4::lp_gpio::pin12::REG_GPIO_PIN12_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin12::REG_GPIO_PIN12_PAD_DRIVER_R","esp32p4::lp_gpio::pin13::REG_GPIO_PIN13_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin13::REG_GPIO_PIN13_PAD_DRIVER_R","esp32p4::lp_gpio::pin14::REG_GPIO_PIN14_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin14::REG_GPIO_PIN14_PAD_DRIVER_R","esp32p4::lp_gpio::pin15::REG_GPIO_PIN15_WAKEUP_ENABLE_R","esp32p4::lp_gpio::pin15::REG_GPIO_PIN15_PAD_DRIVER_R","esp32p4::lp_gpio::func0_in_sel_cfg::REG_GPIO_FUNC0_IN_INV_SEL_R","esp32p4::lp_gpio::func0_in_sel_cfg::REG_GPIO_SIG0_IN_SEL_R","esp32p4::lp_gpio::func1_in_sel_cfg::REG_GPIO_FUNC1_IN_INV_SEL_R","esp32p4::lp_gpio::func1_in_sel_cfg::REG_GPIO_SIG1_IN_SEL_R","esp32p4::lp_gpio::func2_in_sel_cfg::REG_GPIO_FUNC2_IN_INV_SEL_R","esp32p4::lp_gpio::func2_in_sel_cfg::REG_GPIO_SIG2_IN_SEL_R","esp32p4::lp_gpio::func3_in_sel_cfg::REG_GPIO_FUNC3_IN_INV_SEL_R","esp32p4::lp_gpio::func3_in_sel_cfg::REG_GPIO_SIG3_IN_SEL_R","esp32p4::lp_gpio::func4_in_sel_cfg::REG_GPIO_FUNC4_IN_INV_SEL_R","esp32p4::lp_gpio::func4_in_sel_cfg::REG_GPIO_SIG4_IN_SEL_R","esp32p4::lp_gpio::func5_in_sel_cfg::REG_GPIO_FUNC5_IN_INV_SEL_R","esp32p4::lp_gpio::func5_in_sel_cfg::REG_GPIO_SIG5_IN_SEL_R","esp32p4::lp_gpio::func6_in_sel_cfg::REG_GPIO_FUNC6_IN_INV_SEL_R","esp32p4::lp_gpio::func6_in_sel_cfg::REG_GPIO_SIG6_IN_SEL_R","esp32p4::lp_gpio::func7_in_sel_cfg::REG_GPIO_FUNC7_IN_INV_SEL_R","esp32p4::lp_gpio::func7_in_sel_cfg::REG_GPIO_SIG7_IN_SEL_R","esp32p4::lp_gpio::func8_in_sel_cfg::REG_GPIO_FUNC8_IN_INV_SEL_R","esp32p4::lp_gpio::func8_in_sel_cfg::REG_GPIO_SIG8_IN_SEL_R","esp32p4::lp_gpio::func9_in_sel_cfg::REG_GPIO_FUNC9_IN_INV_SEL_R","esp32p4::lp_gpio::func9_in_sel_cfg::REG_GPIO_SIG9_IN_SEL_R","esp32p4::lp_gpio::func10_in_sel_cfg::REG_GPIO_FUNC10_IN_INV_SEL_R","esp32p4::lp_gpio::func10_in_sel_cfg::REG_GPIO_SIG10_IN_SEL_R","esp32p4::lp_gpio::func11_in_sel_cfg::REG_GPIO_FUNC11_IN_INV_SEL_R","esp32p4::lp_gpio::func11_in_sel_cfg::REG_GPIO_SIG11_IN_SEL_R","esp32p4::lp_gpio::func12_in_sel_cfg::REG_GPIO_FUNC12_IN_INV_SEL_R","esp32p4::lp_gpio::func12_in_sel_cfg::REG_GPIO_SIG12_IN_SEL_R","esp32p4::lp_gpio::func13_in_sel_cfg::REG_GPIO_FUNC13_IN_INV_SEL_R","esp32p4::lp_gpio::func13_in_sel_cfg::REG_GPIO_SIG13_IN_SEL_R","esp32p4::lp_gpio::func0_out_sel_cfg::REG_GPIO_FUNC0_OE_INV_SEL_R","esp32p4::lp_gpio::func0_out_sel_cfg::REG_GPIO_FUNC0_OE_SEL_R","esp32p4::lp_gpio::func0_out_sel_cfg::REG_GPIO_FUNC0_OUT_INV_SEL_R","esp32p4::lp_gpio::func1_out_sel_cfg::REG_GPIO_FUNC1_OE_INV_SEL_R","esp32p4::lp_gpio::func1_out_sel_cfg::REG_GPIO_FUNC1_OE_SEL_R","esp32p4::lp_gpio::func1_out_sel_cfg::REG_GPIO_FUNC1_OUT_INV_SEL_R","esp32p4::lp_gpio::func2_out_sel_cfg::REG_GPIO_FUNC2_OE_INV_SEL_R","esp32p4::lp_gpio::func2_out_sel_cfg::REG_GPIO_FUNC2_OE_SEL_R","esp32p4::lp_gpio::func2_out_sel_cfg::REG_GPIO_FUNC2_OUT_INV_SEL_R","esp32p4::lp_gpio::func3_out_sel_cfg::REG_GPIO_FUNC3_OE_INV_SEL_R","esp32p4::lp_gpio::func3_out_sel_cfg::REG_GPIO_FUNC3_OE_SEL_R","esp32p4::lp_gpio::func3_out_sel_cfg::REG_GPIO_FUNC3_OUT_INV_SEL_R","esp32p4::lp_gpio::func4_out_sel_cfg::REG_GPIO_FUNC4_OE_INV_SEL_R","esp32p4::lp_gpio::func4_out_sel_cfg::REG_GPIO_FUNC4_OE_SEL_R","esp32p4::lp_gpio::func4_out_sel_cfg::REG_GPIO_FUNC4_OUT_INV_SEL_R","esp32p4::lp_gpio::func5_out_sel_cfg::REG_GPIO_FUNC5_OE_INV_SEL_R","esp32p4::lp_gpio::func5_out_sel_cfg::REG_GPIO_FUNC5_OE_SEL_R","esp32p4::lp_gpio::func5_out_sel_cfg::REG_GPIO_FUNC5_OUT_INV_SEL_R","esp32p4::lp_gpio::func6_out_sel_cfg::REG_GPIO_FUNC6_OE_INV_SEL_R","esp32p4::lp_gpio::func6_out_sel_cfg::REG_GPIO_FUNC6_OE_SEL_R","esp32p4::lp_gpio::func6_out_sel_cfg::REG_GPIO_FUNC6_OUT_INV_SEL_R","esp32p4::lp_gpio::func7_out_sel_cfg::REG_GPIO_FUNC7_OE_INV_SEL_R","esp32p4::lp_gpio::func7_out_sel_cfg::REG_GPIO_FUNC7_OE_SEL_R","esp32p4::lp_gpio::func7_out_sel_cfg::REG_GPIO_FUNC7_OUT_INV_SEL_R","esp32p4::lp_gpio::func8_out_sel_cfg::REG_GPIO_FUNC8_OE_INV_SEL_R","esp32p4::lp_gpio::func8_out_sel_cfg::REG_GPIO_FUNC8_OE_SEL_R","esp32p4::lp_gpio::func8_out_sel_cfg::REG_GPIO_FUNC8_OUT_INV_SEL_R","esp32p4::lp_gpio::func9_out_sel_cfg::REG_GPIO_FUNC9_OE_INV_SEL_R","esp32p4::lp_gpio::func9_out_sel_cfg::REG_GPIO_FUNC9_OE_SEL_R","esp32p4::lp_gpio::func9_out_sel_cfg::REG_GPIO_FUNC9_OUT_INV_SEL_R","esp32p4::lp_gpio::func10_out_sel_cfg::REG_GPIO_FUNC10_OE_INV_SEL_R","esp32p4::lp_gpio::func10_out_sel_cfg::REG_GPIO_FUNC10_OE_SEL_R","esp32p4::lp_gpio::func10_out_sel_cfg::REG_GPIO_FUNC10_OUT_INV_SEL_R","esp32p4::lp_gpio::func11_out_sel_cfg::REG_GPIO_FUNC11_OE_INV_SEL_R","esp32p4::lp_gpio::func11_out_sel_cfg::REG_GPIO_FUNC11_OE_SEL_R","esp32p4::lp_gpio::func11_out_sel_cfg::REG_GPIO_FUNC11_OUT_INV_SEL_R","esp32p4::lp_gpio::func12_out_sel_cfg::REG_GPIO_FUNC12_OE_INV_SEL_R","esp32p4::lp_gpio::func12_out_sel_cfg::REG_GPIO_FUNC12_OE_SEL_R","esp32p4::lp_gpio::func12_out_sel_cfg::REG_GPIO_FUNC12_OUT_INV_SEL_R","esp32p4::lp_gpio::func13_out_sel_cfg::REG_GPIO_FUNC13_OE_INV_SEL_R","esp32p4::lp_gpio::func13_out_sel_cfg::REG_GPIO_FUNC13_OE_SEL_R","esp32p4::lp_gpio::func13_out_sel_cfg::REG_GPIO_FUNC13_OUT_INV_SEL_R","esp32p4::lp_gpio::func14_out_sel_cfg::REG_GPIO_FUNC14_OE_INV_SEL_R","esp32p4::lp_gpio::func14_out_sel_cfg::REG_GPIO_FUNC14_OE_SEL_R","esp32p4::lp_gpio::func14_out_sel_cfg::REG_GPIO_FUNC14_OUT_INV_SEL_R","esp32p4::lp_gpio::func15_out_sel_cfg::REG_GPIO_FUNC15_OE_INV_SEL_R","esp32p4::lp_gpio::func15_out_sel_cfg::REG_GPIO_FUNC15_OE_SEL_R","esp32p4::lp_gpio::func15_out_sel_cfg::REG_GPIO_FUNC15_OUT_INV_SEL_R","esp32p4::lp_i2c0::ctr::SDA_FORCE_OUT_R","esp32p4::lp_i2c0::ctr::SCL_FORCE_OUT_R","esp32p4::lp_i2c0::ctr::SAMPLE_SCL_LEVEL_R","esp32p4::lp_i2c0::ctr::RX_FULL_ACK_LEVEL_R","esp32p4::lp_i2c0::ctr::TX_LSB_FIRST_R","esp32p4::lp_i2c0::ctr::RX_LSB_FIRST_R","esp32p4::lp_i2c0::ctr::CLK_EN_R","esp32p4::lp_i2c0::ctr::ARBITRATION_EN_R","esp32p4::lp_i2c0::sr::RESP_REC_R","esp32p4::lp_i2c0::sr::ARB_LOST_R","esp32p4::lp_i2c0::sr::BUS_BUSY_R","esp32p4::lp_i2c0::to::TIME_OUT_EN_R","esp32p4::lp_i2c0::fifo_conf::NONFIFO_EN_R","esp32p4::lp_i2c0::fifo_conf::RX_FIFO_RST_R","esp32p4::lp_i2c0::fifo_conf::TX_FIFO_RST_R","esp32p4::lp_i2c0::fifo_conf::FIFO_PRT_EN_R","esp32p4::lp_i2c0::int_raw::RXFIFO_WM_INT_RAW_R","esp32p4::lp_i2c0::int_raw::TXFIFO_WM_INT_RAW_R","esp32p4::lp_i2c0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32p4::lp_i2c0::int_raw::END_DETECT_INT_RAW_R","esp32p4::lp_i2c0::int_raw::BYTE_TRANS_DONE_INT_RAW_R","esp32p4::lp_i2c0::int_raw::ARBITRATION_LOST_INT_RAW_R","esp32p4::lp_i2c0::int_raw::MST_TXFIFO_UDF_INT_RAW_R","esp32p4::lp_i2c0::int_raw::TRANS_COMPLETE_INT_RAW_R","esp32p4::lp_i2c0::int_raw::TIME_OUT_INT_RAW_R","esp32p4::lp_i2c0::int_raw::TRANS_START_INT_RAW_R","esp32p4::lp_i2c0::int_raw::NACK_INT_RAW_R","esp32p4::lp_i2c0::int_raw::TXFIFO_OVF_INT_RAW_R","esp32p4::lp_i2c0::int_raw::RXFIFO_UDF_INT_RAW_R","esp32p4::lp_i2c0::int_raw::SCL_ST_TO_INT_RAW_R","esp32p4::lp_i2c0::int_raw::SCL_MAIN_ST_TO_INT_RAW_R","esp32p4::lp_i2c0::int_raw::DET_START_INT_RAW_R","esp32p4::lp_i2c0::int_ena::RXFIFO_WM_INT_ENA_R","esp32p4::lp_i2c0::int_ena::TXFIFO_WM_INT_ENA_R","esp32p4::lp_i2c0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32p4::lp_i2c0::int_ena::END_DETECT_INT_ENA_R","esp32p4::lp_i2c0::int_ena::BYTE_TRANS_DONE_INT_ENA_R","esp32p4::lp_i2c0::int_ena::ARBITRATION_LOST_INT_ENA_R","esp32p4::lp_i2c0::int_ena::MST_TXFIFO_UDF_INT_ENA_R","esp32p4::lp_i2c0::int_ena::TRANS_COMPLETE_INT_ENA_R","esp32p4::lp_i2c0::int_ena::TIME_OUT_INT_ENA_R","esp32p4::lp_i2c0::int_ena::TRANS_START_INT_ENA_R","esp32p4::lp_i2c0::int_ena::NACK_INT_ENA_R","esp32p4::lp_i2c0::int_ena::TXFIFO_OVF_INT_ENA_R","esp32p4::lp_i2c0::int_ena::RXFIFO_UDF_INT_ENA_R","esp32p4::lp_i2c0::int_ena::SCL_ST_TO_INT_ENA_R","esp32p4::lp_i2c0::int_ena::SCL_MAIN_ST_TO_INT_ENA_R","esp32p4::lp_i2c0::int_ena::DET_START_INT_ENA_R","esp32p4::lp_i2c0::int_status::RXFIFO_WM_INT_ST_R","esp32p4::lp_i2c0::int_status::TXFIFO_WM_INT_ST_R","esp32p4::lp_i2c0::int_status::RXFIFO_OVF_INT_ST_R","esp32p4::lp_i2c0::int_status::END_DETECT_INT_ST_R","esp32p4::lp_i2c0::int_status::BYTE_TRANS_DONE_INT_ST_R","esp32p4::lp_i2c0::int_status::ARBITRATION_LOST_INT_ST_R","esp32p4::lp_i2c0::int_status::MST_TXFIFO_UDF_INT_ST_R","esp32p4::lp_i2c0::int_status::TRANS_COMPLETE_INT_ST_R","esp32p4::lp_i2c0::int_status::TIME_OUT_INT_ST_R","esp32p4::lp_i2c0::int_status::TRANS_START_INT_ST_R","esp32p4::lp_i2c0::int_status::NACK_INT_ST_R","esp32p4::lp_i2c0::int_status::TXFIFO_OVF_INT_ST_R","esp32p4::lp_i2c0::int_status::RXFIFO_UDF_INT_ST_R","esp32p4::lp_i2c0::int_status::SCL_ST_TO_INT_ST_R","esp32p4::lp_i2c0::int_status::SCL_MAIN_ST_TO_INT_ST_R","esp32p4::lp_i2c0::int_status::DET_START_INT_ST_R","esp32p4::lp_i2c0::filter_cfg::SCL_FILTER_EN_R","esp32p4::lp_i2c0::filter_cfg::SDA_FILTER_EN_R","esp32p4::lp_i2c0::clk_conf::SCLK_SEL_R","esp32p4::lp_i2c0::clk_conf::SCLK_ACTIVE_R","esp32p4::lp_i2c0::comd0::COMMAND0_DONE_R","esp32p4::lp_i2c0::comd1::COMMAND1_DONE_R","esp32p4::lp_i2c0::comd2::COMMAND2_DONE_R","esp32p4::lp_i2c0::comd3::COMMAND3_DONE_R","esp32p4::lp_i2c0::comd4::COMMAND4_DONE_R","esp32p4::lp_i2c0::comd5::COMMAND5_DONE_R","esp32p4::lp_i2c0::comd6::COMMAND6_DONE_R","esp32p4::lp_i2c0::comd7::COMMAND7_DONE_R","esp32p4::lp_i2c0::scl_sp_conf::SCL_RST_SLV_EN_R","esp32p4::lp_i2c0::scl_sp_conf::SCL_PD_EN_R","esp32p4::lp_i2c0::scl_sp_conf::SDA_PD_EN_R","esp32p4::lp_i2s0::vad_conf::VAD_EN_R","esp32p4::lp_i2s0::vad_result::VAD_FLAG_R","esp32p4::lp_i2s0::vad_result::ENERGY_ENOUGH_R","esp32p4::lp_i2s0::int_raw::RX_DONE_INT_RAW_R","esp32p4::lp_i2s0::int_raw::RX_HUNG_INT_RAW_R","esp32p4::lp_i2s0::int_raw::RX_FIFOMEM_UDF_INT_RAW_R","esp32p4::lp_i2s0::int_raw::VAD_DONE_INT_RAW_R","esp32p4::lp_i2s0::int_raw::VAD_RESET_DONE_INT_RAW_R","esp32p4::lp_i2s0::int_raw::RX_MEM_THRESHOLD_INT_RAW_R","esp32p4::lp_i2s0::int_st::RX_DONE_INT_ST_R","esp32p4::lp_i2s0::int_st::RX_HUNG_INT_ST_R","esp32p4::lp_i2s0::int_st::RX_FIFOMEM_UDF_INT_ST_R","esp32p4::lp_i2s0::int_st::LP_VAD_DONE_INT_ST_R","esp32p4::lp_i2s0::int_st::LP_VAD_RESET_DONE_INT_ST_R","esp32p4::lp_i2s0::int_st::RX_MEM_THRESHOLD_INT_ST_R","esp32p4::lp_i2s0::int_ena::RX_DONE_INT_ENA_R","esp32p4::lp_i2s0::int_ena::RX_HUNG_INT_ENA_R","esp32p4::lp_i2s0::int_ena::RX_FIFOMEM_UDF_INT_ENA_R","esp32p4::lp_i2s0::int_ena::LP_VAD_DONE_INT_ENA_R","esp32p4::lp_i2s0::int_ena::LP_VAD_RESET_DONE_INT_ENA_R","esp32p4::lp_i2s0::int_ena::RX_MEM_THRESHOLD_INT_ENA_R","esp32p4::lp_i2s0::rx_conf::RX_START_R","esp32p4::lp_i2s0::rx_conf::RX_SLAVE_MOD_R","esp32p4::lp_i2s0::rx_conf::RX_MONO_R","esp32p4::lp_i2s0::rx_conf::RX_BIG_ENDIAN_R","esp32p4::lp_i2s0::rx_conf::RX_UPDATE_R","esp32p4::lp_i2s0::rx_conf::RX_MONO_FST_VLD_R","esp32p4::lp_i2s0::rx_conf::RX_PCM_BYPASS_R","esp32p4::lp_i2s0::rx_conf::RX_LEFT_ALIGN_R","esp32p4::lp_i2s0::rx_conf::RX_24_FILL_EN_R","esp32p4::lp_i2s0::rx_conf::RX_WS_IDLE_POL_R","esp32p4::lp_i2s0::rx_conf::RX_BIT_ORDER_R","esp32p4::lp_i2s0::rx_conf::RX_TDM_EN_R","esp32p4::lp_i2s0::rx_conf::RX_PDM_EN_R","esp32p4::lp_i2s0::rx_conf1::RX_MSB_SHIFT_R","esp32p4::lp_i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN0_EN_R","esp32p4::lp_i2s0::rx_tdm_ctrl::RX_TDM_PDM_CHAN1_EN_R","esp32p4::lp_i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_ENA_R","esp32p4::lp_i2s0::rx_pdm_conf::RX_PDM2PCM_EN_R","esp32p4::lp_i2s0::rx_pdm_conf::RX_PDM_SINC_DSR_16_EN_R","esp32p4::lp_i2s0::rx_pdm_conf::RX_PDM_HP_BYPASS_R","esp32p4::lp_i2s0::eco_conf::RDN_ENA_R","esp32p4::lp_i2s0::eco_conf::RDN_RESULT_R","esp32p4::lp_i2s0::vad_param1::PARAM_SKIP_BAND_ENERGY_R","esp32p4::lp_i2s0::clk_gate::CLK_EN_R","esp32p4::lp_i2s0::clk_gate::VAD_CG_FORCE_ON_R","esp32p4::lp_i2s0::clk_gate::RX_MEM_CG_FORCE_ON_R","esp32p4::lp_i2s0::clk_gate::RX_REG_CG_FORCE_ON_R","esp32p4::lp_io_mux::clk_en::REG_CLK_EN_R","esp32p4::lp_io_mux::pad0::REG_PAD0_RDE_R","esp32p4::lp_io_mux::pad0::REG_PAD0_RUE_R","esp32p4::lp_io_mux::pad0::REG_PAD0_MUX_SEL_R","esp32p4::lp_io_mux::pad0::REG_PAD0_SLP_SEL_R","esp32p4::lp_io_mux::pad0::REG_PAD0_SLP_IE_R","esp32p4::lp_io_mux::pad0::REG_PAD0_SLP_OE_R","esp32p4::lp_io_mux::pad0::REG_PAD0_FUN_IE_R","esp32p4::lp_io_mux::pad0::REG_PAD0_FILTER_EN_R","esp32p4::lp_io_mux::pad1::REG_PAD1_RDE_R","esp32p4::lp_io_mux::pad1::REG_PAD1_RUE_R","esp32p4::lp_io_mux::pad1::REG_PAD1_MUX_SEL_R","esp32p4::lp_io_mux::pad1::REG_PAD1_SLP_SEL_R","esp32p4::lp_io_mux::pad1::REG_PAD1_SLP_IE_R","esp32p4::lp_io_mux::pad1::REG_PAD1_SLP_OE_R","esp32p4::lp_io_mux::pad1::REG_PAD1_FUN_IE_R","esp32p4::lp_io_mux::pad1::REG_PAD1_FILTER_EN_R","esp32p4::lp_io_mux::pad2::REG_PAD2_RDE_R","esp32p4::lp_io_mux::pad2::REG_PAD2_RUE_R","esp32p4::lp_io_mux::pad2::REG_PAD2_MUX_SEL_R","esp32p4::lp_io_mux::pad2::REG_PAD2_SLP_SEL_R","esp32p4::lp_io_mux::pad2::REG_PAD2_SLP_IE_R","esp32p4::lp_io_mux::pad2::REG_PAD2_SLP_OE_R","esp32p4::lp_io_mux::pad2::REG_PAD2_FUN_IE_R","esp32p4::lp_io_mux::pad2::REG_PAD2_FILTER_EN_R","esp32p4::lp_io_mux::pad3::REG_PAD3_RDE_R","esp32p4::lp_io_mux::pad3::REG_PAD3_RUE_R","esp32p4::lp_io_mux::pad3::REG_PAD3_MUX_SEL_R","esp32p4::lp_io_mux::pad3::REG_PAD3_SLP_SEL_R","esp32p4::lp_io_mux::pad3::REG_PAD3_SLP_IE_R","esp32p4::lp_io_mux::pad3::REG_PAD3_SLP_OE_R","esp32p4::lp_io_mux::pad3::REG_PAD3_FUN_IE_R","esp32p4::lp_io_mux::pad3::REG_PAD3_FILTER_EN_R","esp32p4::lp_io_mux::pad4::REG_PAD4_RDE_R","esp32p4::lp_io_mux::pad4::REG_PAD4_RUE_R","esp32p4::lp_io_mux::pad4::REG_PAD4_MUX_SEL_R","esp32p4::lp_io_mux::pad4::REG_PAD4_SLP_SEL_R","esp32p4::lp_io_mux::pad4::REG_PAD4_SLP_IE_R","esp32p4::lp_io_mux::pad4::REG_PAD4_SLP_OE_R","esp32p4::lp_io_mux::pad4::REG_PAD4_FUN_IE_R","esp32p4::lp_io_mux::pad4::REG_PAD4_FILTER_EN_R","esp32p4::lp_io_mux::pad5::REG_PAD5_RDE_R","esp32p4::lp_io_mux::pad5::REG_PAD5_RUE_R","esp32p4::lp_io_mux::pad5::REG_PAD5_MUX_SEL_R","esp32p4::lp_io_mux::pad5::REG_PAD5_SLP_SEL_R","esp32p4::lp_io_mux::pad5::REG_PAD5_SLP_IE_R","esp32p4::lp_io_mux::pad5::REG_PAD5_SLP_OE_R","esp32p4::lp_io_mux::pad5::REG_PAD5_FUN_IE_R","esp32p4::lp_io_mux::pad5::REG_PAD5_FILTER_EN_R","esp32p4::lp_io_mux::pad6::REG_PAD6_RDE_R","esp32p4::lp_io_mux::pad6::REG_PAD6_RUE_R","esp32p4::lp_io_mux::pad6::REG_PAD6_MUX_SEL_R","esp32p4::lp_io_mux::pad6::REG_PAD6_SLP_SEL_R","esp32p4::lp_io_mux::pad6::REG_PAD6_SLP_IE_R","esp32p4::lp_io_mux::pad6::REG_PAD6_SLP_OE_R","esp32p4::lp_io_mux::pad6::REG_PAD6_FUN_IE_R","esp32p4::lp_io_mux::pad6::REG_PAD6_FILTER_EN_R","esp32p4::lp_io_mux::pad7::REG_PAD7_RDE_R","esp32p4::lp_io_mux::pad7::REG_PAD7_RUE_R","esp32p4::lp_io_mux::pad7::REG_PAD7_MUX_SEL_R","esp32p4::lp_io_mux::pad7::REG_PAD7_SLP_SEL_R","esp32p4::lp_io_mux::pad7::REG_PAD7_SLP_IE_R","esp32p4::lp_io_mux::pad7::REG_PAD7_SLP_OE_R","esp32p4::lp_io_mux::pad7::REG_PAD7_FUN_IE_R","esp32p4::lp_io_mux::pad7::REG_PAD7_FILTER_EN_R","esp32p4::lp_io_mux::pad8::REG_PAD8_RDE_R","esp32p4::lp_io_mux::pad8::REG_PAD8_RUE_R","esp32p4::lp_io_mux::pad8::REG_PAD8_MUX_SEL_R","esp32p4::lp_io_mux::pad8::REG_PAD8_SLP_SEL_R","esp32p4::lp_io_mux::pad8::REG_PAD8_SLP_IE_R","esp32p4::lp_io_mux::pad8::REG_PAD8_SLP_OE_R","esp32p4::lp_io_mux::pad8::REG_PAD8_FUN_IE_R","esp32p4::lp_io_mux::pad8::REG_PAD8_FILTER_EN_R","esp32p4::lp_io_mux::pad9::REG_PAD9_RDE_R","esp32p4::lp_io_mux::pad9::REG_PAD9_RUE_R","esp32p4::lp_io_mux::pad9::REG_PAD9_MUX_SEL_R","esp32p4::lp_io_mux::pad9::REG_PAD9_SLP_SEL_R","esp32p4::lp_io_mux::pad9::REG_PAD9_SLP_IE_R","esp32p4::lp_io_mux::pad9::REG_PAD9_SLP_OE_R","esp32p4::lp_io_mux::pad9::REG_PAD9_FUN_IE_R","esp32p4::lp_io_mux::pad9::REG_PAD9_FILTER_EN_R","esp32p4::lp_io_mux::pad10::REG_PAD10_RDE_R","esp32p4::lp_io_mux::pad10::REG_PAD10_RUE_R","esp32p4::lp_io_mux::pad10::REG_PAD10_MUX_SEL_R","esp32p4::lp_io_mux::pad10::REG_PAD10_SLP_SEL_R","esp32p4::lp_io_mux::pad10::REG_PAD10_SLP_IE_R","esp32p4::lp_io_mux::pad10::REG_PAD10_SLP_OE_R","esp32p4::lp_io_mux::pad10::REG_PAD10_FUN_IE_R","esp32p4::lp_io_mux::pad10::REG_PAD10_FILTER_EN_R","esp32p4::lp_io_mux::pad11::REG_PAD11_RDE_R","esp32p4::lp_io_mux::pad11::REG_PAD11_RUE_R","esp32p4::lp_io_mux::pad11::REG_PAD11_MUX_SEL_R","esp32p4::lp_io_mux::pad11::REG_PAD11_SLP_SEL_R","esp32p4::lp_io_mux::pad11::REG_PAD11_SLP_IE_R","esp32p4::lp_io_mux::pad11::REG_PAD11_SLP_OE_R","esp32p4::lp_io_mux::pad11::REG_PAD11_FUN_IE_R","esp32p4::lp_io_mux::pad11::REG_PAD11_FILTER_EN_R","esp32p4::lp_io_mux::pad120::REG_PAD12_RDE_R","esp32p4::lp_io_mux::pad120::REG_PAD12_RUE_R","esp32p4::lp_io_mux::pad120::REG_PAD12_MUX_SEL_R","esp32p4::lp_io_mux::pad120::REG_PAD12_SLP_SEL_R","esp32p4::lp_io_mux::pad120::REG_PAD12_SLP_IE_R","esp32p4::lp_io_mux::pad120::REG_PAD12_SLP_OE_R","esp32p4::lp_io_mux::pad120::REG_PAD12_FUN_IE_R","esp32p4::lp_io_mux::pad120::REG_PAD12_FILTER_EN_R","esp32p4::lp_io_mux::pad13::REG_PAD13_RDE_R","esp32p4::lp_io_mux::pad13::REG_PAD13_RUE_R","esp32p4::lp_io_mux::pad13::REG_PAD13_MUX_SEL_R","esp32p4::lp_io_mux::pad13::REG_PAD13_SLP_SEL_R","esp32p4::lp_io_mux::pad13::REG_PAD13_SLP_IE_R","esp32p4::lp_io_mux::pad13::REG_PAD13_SLP_OE_R","esp32p4::lp_io_mux::pad13::REG_PAD13_FUN_IE_R","esp32p4::lp_io_mux::pad13::REG_PAD13_FILTER_EN_R","esp32p4::lp_io_mux::pad14::REG_PAD14_RDE_R","esp32p4::lp_io_mux::pad14::REG_PAD14_RUE_R","esp32p4::lp_io_mux::pad14::REG_PAD14_MUX_SEL_R","esp32p4::lp_io_mux::pad14::REG_PAD14_SLP_SEL_R","esp32p4::lp_io_mux::pad14::REG_PAD14_SLP_IE_R","esp32p4::lp_io_mux::pad14::REG_PAD14_SLP_OE_R","esp32p4::lp_io_mux::pad14::REG_PAD14_FUN_IE_R","esp32p4::lp_io_mux::pad14::REG_PAD14_FILTER_EN_R","esp32p4::lp_io_mux::pad15::REG_PAD15_RDE_R","esp32p4::lp_io_mux::pad15::REG_PAD15_RUE_R","esp32p4::lp_io_mux::pad15::REG_PAD15_MUX_SEL_R","esp32p4::lp_io_mux::pad15::REG_PAD15_SLP_SEL_R","esp32p4::lp_io_mux::pad15::REG_PAD15_SLP_IE_R","esp32p4::lp_io_mux::pad15::REG_PAD15_SLP_OE_R","esp32p4::lp_io_mux::pad15::REG_PAD15_FUN_IE_R","esp32p4::lp_io_mux::pad15::REG_PAD15_FILTER_EN_R","esp32p4::lp_uart::int_raw::RXFIFO_FULL_INT_RAW_R","esp32p4::lp_uart::int_raw::TXFIFO_EMPTY_INT_RAW_R","esp32p4::lp_uart::int_raw::PARITY_ERR_INT_RAW_R","esp32p4::lp_uart::int_raw::FRM_ERR_INT_RAW_R","esp32p4::lp_uart::int_raw::RXFIFO_OVF_INT_RAW_R","esp32p4::lp_uart::int_raw::DSR_CHG_INT_RAW_R","esp32p4::lp_uart::int_raw::CTS_CHG_INT_RAW_R","esp32p4::lp_uart::int_raw::BRK_DET_INT_RAW_R","esp32p4::lp_uart::int_raw::RXFIFO_TOUT_INT_RAW_R","esp32p4::lp_uart::int_raw::SW_XON_INT_RAW_R","esp32p4::lp_uart::int_raw::SW_XOFF_INT_RAW_R","esp32p4::lp_uart::int_raw::GLITCH_DET_INT_RAW_R","esp32p4::lp_uart::int_raw::TX_BRK_DONE_INT_RAW_R","esp32p4::lp_uart::int_raw::TX_BRK_IDLE_DONE_INT_RAW_R","esp32p4::lp_uart::int_raw::TX_DONE_INT_RAW_R","esp32p4::lp_uart::int_raw::AT_CMD_CHAR_DET_INT_RAW_R","esp32p4::lp_uart::int_raw::WAKEUP_INT_RAW_R","esp32p4::lp_uart::int_st::RXFIFO_FULL_INT_ST_R","esp32p4::lp_uart::int_st::TXFIFO_EMPTY_INT_ST_R","esp32p4::lp_uart::int_st::PARITY_ERR_INT_ST_R","esp32p4::lp_uart::int_st::FRM_ERR_INT_ST_R","esp32p4::lp_uart::int_st::RXFIFO_OVF_INT_ST_R","esp32p4::lp_uart::int_st::DSR_CHG_INT_ST_R","esp32p4::lp_uart::int_st::CTS_CHG_INT_ST_R","esp32p4::lp_uart::int_st::BRK_DET_INT_ST_R","esp32p4::lp_uart::int_st::RXFIFO_TOUT_INT_ST_R","esp32p4::lp_uart::int_st::SW_XON_INT_ST_R","esp32p4::lp_uart::int_st::SW_XOFF_INT_ST_R","esp32p4::lp_uart::int_st::GLITCH_DET_INT_ST_R","esp32p4::lp_uart::int_st::TX_BRK_DONE_INT_ST_R","esp32p4::lp_uart::int_st::TX_BRK_IDLE_DONE_INT_ST_R","esp32p4::lp_uart::int_st::TX_DONE_INT_ST_R","esp32p4::lp_uart::int_st::AT_CMD_CHAR_DET_INT_ST_R","esp32p4::lp_uart::int_st::WAKEUP_INT_ST_R","esp32p4::lp_uart::int_ena::RXFIFO_FULL_INT_ENA_R","esp32p4::lp_uart::int_ena::TXFIFO_EMPTY_INT_ENA_R","esp32p4::lp_uart::int_ena::PARITY_ERR_INT_ENA_R","esp32p4::lp_uart::int_ena::FRM_ERR_INT_ENA_R","esp32p4::lp_uart::int_ena::RXFIFO_OVF_INT_ENA_R","esp32p4::lp_uart::int_ena::DSR_CHG_INT_ENA_R","esp32p4::lp_uart::int_ena::CTS_CHG_INT_ENA_R","esp32p4::lp_uart::int_ena::BRK_DET_INT_ENA_R","esp32p4::lp_uart::int_ena::RXFIFO_TOUT_INT_ENA_R","esp32p4::lp_uart::int_ena::SW_XON_INT_ENA_R","esp32p4::lp_uart::int_ena::SW_XOFF_INT_ENA_R","esp32p4::lp_uart::int_ena::GLITCH_DET_INT_ENA_R","esp32p4::lp_uart::int_ena::TX_BRK_DONE_INT_ENA_R","esp32p4::lp_uart::int_ena::TX_BRK_IDLE_DONE_INT_ENA_R","esp32p4::lp_uart::int_ena::TX_DONE_INT_ENA_R","esp32p4::lp_uart::int_ena::AT_CMD_CHAR_DET_INT_ENA_R","esp32p4::lp_uart::int_ena::WAKEUP_INT_ENA_R","esp32p4::lp_uart::rx_filt::GLITCH_FILT_EN_R","esp32p4::lp_uart::status::DSRN_R","esp32p4::lp_uart::status::CTSN_R","esp32p4::lp_uart::status::RXD_R","esp32p4::lp_uart::status::DTRN_R","esp32p4::lp_uart::status::RTSN_R","esp32p4::lp_uart::status::TXD_R","esp32p4::lp_uart::conf0_sync::PARITY_R","esp32p4::lp_uart::conf0_sync::PARITY_EN_R","esp32p4::lp_uart::conf0_sync::TXD_BRK_R","esp32p4::lp_uart::conf0_sync::LOOPBACK_R","esp32p4::lp_uart::conf0_sync::TX_FLOW_EN_R","esp32p4::lp_uart::conf0_sync::RXD_INV_R","esp32p4::lp_uart::conf0_sync::TXD_INV_R","esp32p4::lp_uart::conf0_sync::DIS_RX_DAT_OVF_R","esp32p4::lp_uart::conf0_sync::ERR_WR_MASK_R","esp32p4::lp_uart::conf0_sync::MEM_CLK_EN_R","esp32p4::lp_uart::conf0_sync::SW_RTS_R","esp32p4::lp_uart::conf0_sync::RXFIFO_RST_R","esp32p4::lp_uart::conf0_sync::TXFIFO_RST_R","esp32p4::lp_uart::conf1::CTS_INV_R","esp32p4::lp_uart::conf1::DSR_INV_R","esp32p4::lp_uart::conf1::RTS_INV_R","esp32p4::lp_uart::conf1::DTR_INV_R","esp32p4::lp_uart::conf1::SW_DTR_R","esp32p4::lp_uart::conf1::CLK_EN_R","esp32p4::lp_uart::hwfc_conf_sync::RX_FLOW_EN_R","esp32p4::lp_uart::swfc_conf0_sync::XON_XOFF_STILL_SEND_R","esp32p4::lp_uart::swfc_conf0_sync::SW_FLOW_CON_EN_R","esp32p4::lp_uart::swfc_conf0_sync::XONOFF_DEL_R","esp32p4::lp_uart::swfc_conf0_sync::FORCE_XON_R","esp32p4::lp_uart::swfc_conf0_sync::FORCE_XOFF_R","esp32p4::lp_uart::swfc_conf0_sync::SEND_XON_R","esp32p4::lp_uart::swfc_conf0_sync::SEND_XOFF_R","esp32p4::lp_uart::rs485_conf_sync::DL0_EN_R","esp32p4::lp_uart::rs485_conf_sync::DL1_EN_R","esp32p4::lp_uart::mem_conf::MEM_FORCE_PD_R","esp32p4::lp_uart::mem_conf::MEM_FORCE_PU_R","esp32p4::lp_uart::tout_conf_sync::RX_TOUT_EN_R","esp32p4::lp_uart::tout_conf_sync::RX_TOUT_FLOW_DIS_R","esp32p4::lp_uart::clk_conf::TX_SCLK_EN_R","esp32p4::lp_uart::clk_conf::RX_SCLK_EN_R","esp32p4::lp_uart::clk_conf::TX_RST_CORE_R","esp32p4::lp_uart::clk_conf::RX_RST_CORE_R","esp32p4::lp_uart::afifo_status::TX_AFIFO_FULL_R","esp32p4::lp_uart::afifo_status::TX_AFIFO_EMPTY_R","esp32p4::lp_uart::afifo_status::RX_AFIFO_FULL_R","esp32p4::lp_uart::afifo_status::RX_AFIFO_EMPTY_R","esp32p4::lp_uart::reg_update::REG_UPDATE_R","esp32p4::mcpwm0::timer_sync::TIMER_SYNCI_EN_R","esp32p4::mcpwm0::timer_sync::SW_R","esp32p4::mcpwm0::timer_sync::TIMER_PHASE_DIRECTION_R","esp32p4::mcpwm0::timer_status::TIMER_DIRECTION_R","esp32p4::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI0_INVERT_R","esp32p4::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI1_INVERT_R","esp32p4::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI2_INVERT_R","esp32p4::mcpwm0::gen_stmp_cfg::CMPR_A_SHDW_FULL_R","esp32p4::mcpwm0::gen_stmp_cfg::CMPR_B_SHDW_FULL_R","esp32p4::mcpwm0::gen_force::GEN_A_NCIFORCE_R","esp32p4::mcpwm0::gen_force::GEN_B_NCIFORCE_R","esp32p4::mcpwm0::dt_cfg::DB_DEB_MODE_R","esp32p4::mcpwm0::dt_cfg::DB_A_OUTSWAP_R","esp32p4::mcpwm0::dt_cfg::DB_B_OUTSWAP_R","esp32p4::mcpwm0::dt_cfg::DB_RED_INSEL_R","esp32p4::mcpwm0::dt_cfg::DB_FED_INSEL_R","esp32p4::mcpwm0::dt_cfg::DB_RED_OUTINVERT_R","esp32p4::mcpwm0::dt_cfg::DB_FED_OUTINVERT_R","esp32p4::mcpwm0::dt_cfg::DB_A_OUTBYPASS_R","esp32p4::mcpwm0::dt_cfg::DB_B_OUTBYPASS_R","esp32p4::mcpwm0::dt_cfg::DB_CLK_SEL_R","esp32p4::mcpwm0::carrier_cfg::CHOPPER_EN_R","esp32p4::mcpwm0::carrier_cfg::CHOPPER_OUT_INVERT_R","esp32p4::mcpwm0::carrier_cfg::CHOPPER_IN_INVERT_R","esp32p4::mcpwm0::fh_cfg0::TZ_SW_CBC_R","esp32p4::mcpwm0::fh_cfg0::TZ_F2_CBC_R","esp32p4::mcpwm0::fh_cfg0::TZ_F1_CBC_R","esp32p4::mcpwm0::fh_cfg0::TZ_F0_CBC_R","esp32p4::mcpwm0::fh_cfg0::TZ_SW_OST_R","esp32p4::mcpwm0::fh_cfg0::TZ_F2_OST_R","esp32p4::mcpwm0::fh_cfg0::TZ_F1_OST_R","esp32p4::mcpwm0::fh_cfg0::TZ_F0_OST_R","esp32p4::mcpwm0::fh_cfg1::TZ_CLR_OST_R","esp32p4::mcpwm0::fh_cfg1::TZ_FORCE_CBC_R","esp32p4::mcpwm0::fh_cfg1::TZ_FORCE_OST_R","esp32p4::mcpwm0::fh_status::TZ_CBC_ON_R","esp32p4::mcpwm0::fh_status::TZ_OST_ON_R","esp32p4::mcpwm0::fault_detect::F0_EN_R","esp32p4::mcpwm0::fault_detect::F1_EN_R","esp32p4::mcpwm0::fault_detect::F2_EN_R","esp32p4::mcpwm0::fault_detect::F0_POLE_R","esp32p4::mcpwm0::fault_detect::F1_POLE_R","esp32p4::mcpwm0::fault_detect::F2_POLE_R","esp32p4::mcpwm0::fault_detect::EVENT_F0_R","esp32p4::mcpwm0::fault_detect::EVENT_F1_R","esp32p4::mcpwm0::fault_detect::EVENT_F2_R","esp32p4::mcpwm0::cap_timer_cfg::CAP_TIMER_EN_R","esp32p4::mcpwm0::cap_timer_cfg::CAP_SYNCI_EN_R","esp32p4::mcpwm0::cap_ch_cfg::CAP_EN_R","esp32p4::mcpwm0::cap_ch_cfg::CAP_IN_INVERT_R","esp32p4::mcpwm0::cap_status::CAP0_EDGE_R","esp32p4::mcpwm0::cap_status::CAP1_EDGE_R","esp32p4::mcpwm0::cap_status::CAP2_EDGE_R","esp32p4::mcpwm0::update_cfg::GLOBAL_UP_EN_R","esp32p4::mcpwm0::update_cfg::GLOBAL_FORCE_UP_R","esp32p4::mcpwm0::update_cfg::OP0_UP_EN_R","esp32p4::mcpwm0::update_cfg::OP0_FORCE_UP_R","esp32p4::mcpwm0::update_cfg::OP1_UP_EN_R","esp32p4::mcpwm0::update_cfg::OP1_FORCE_UP_R","esp32p4::mcpwm0::update_cfg::OP2_UP_EN_R","esp32p4::mcpwm0::update_cfg::OP2_FORCE_UP_R","esp32p4::mcpwm0::int_ena::TIMER0_STOP_INT_ENA_R","esp32p4::mcpwm0::int_ena::TIMER1_STOP_INT_ENA_R","esp32p4::mcpwm0::int_ena::TIMER2_STOP_INT_ENA_R","esp32p4::mcpwm0::int_ena::TIMER0_TEZ_INT_ENA_R","esp32p4::mcpwm0::int_ena::TIMER1_TEZ_INT_ENA_R","esp32p4::mcpwm0::int_ena::TIMER2_TEZ_INT_ENA_R","esp32p4::mcpwm0::int_ena::TIMER0_TEP_INT_ENA_R","esp32p4::mcpwm0::int_ena::TIMER1_TEP_INT_ENA_R","esp32p4::mcpwm0::int_ena::TIMER2_TEP_INT_ENA_R","esp32p4::mcpwm0::int_ena::FAULT0_INT_ENA_R","esp32p4::mcpwm0::int_ena::FAULT1_INT_ENA_R","esp32p4::mcpwm0::int_ena::FAULT2_INT_ENA_R","esp32p4::mcpwm0::int_ena::FAULT0_CLR_INT_ENA_R","esp32p4::mcpwm0::int_ena::FAULT1_CLR_INT_ENA_R","esp32p4::mcpwm0::int_ena::FAULT2_CLR_INT_ENA_R","esp32p4::mcpwm0::int_ena::CMPR0_TEA_INT_ENA_R","esp32p4::mcpwm0::int_ena::CMPR1_TEA_INT_ENA_R","esp32p4::mcpwm0::int_ena::CMPR2_TEA_INT_ENA_R","esp32p4::mcpwm0::int_ena::CMPR0_TEB_INT_ENA_R","esp32p4::mcpwm0::int_ena::CMPR1_TEB_INT_ENA_R","esp32p4::mcpwm0::int_ena::CMPR2_TEB_INT_ENA_R","esp32p4::mcpwm0::int_ena::TZ0_CBC_INT_ENA_R","esp32p4::mcpwm0::int_ena::TZ1_CBC_INT_ENA_R","esp32p4::mcpwm0::int_ena::TZ2_CBC_INT_ENA_R","esp32p4::mcpwm0::int_ena::TZ0_OST_INT_ENA_R","esp32p4::mcpwm0::int_ena::TZ1_OST_INT_ENA_R","esp32p4::mcpwm0::int_ena::TZ2_OST_INT_ENA_R","esp32p4::mcpwm0::int_ena::CAP0_INT_ENA_R","esp32p4::mcpwm0::int_ena::CAP1_INT_ENA_R","esp32p4::mcpwm0::int_ena::CAP2_INT_ENA_R","esp32p4::mcpwm0::int_raw::TIMER0_STOP_INT_RAW_R","esp32p4::mcpwm0::int_raw::TIMER1_STOP_INT_RAW_R","esp32p4::mcpwm0::int_raw::TIMER2_STOP_INT_RAW_R","esp32p4::mcpwm0::int_raw::TIMER0_TEZ_INT_RAW_R","esp32p4::mcpwm0::int_raw::TIMER1_TEZ_INT_RAW_R","esp32p4::mcpwm0::int_raw::TIMER2_TEZ_INT_RAW_R","esp32p4::mcpwm0::int_raw::TIMER0_TEP_INT_RAW_R","esp32p4::mcpwm0::int_raw::TIMER1_TEP_INT_RAW_R","esp32p4::mcpwm0::int_raw::TIMER2_TEP_INT_RAW_R","esp32p4::mcpwm0::int_raw::FAULT0_INT_RAW_R","esp32p4::mcpwm0::int_raw::FAULT1_INT_RAW_R","esp32p4::mcpwm0::int_raw::FAULT2_INT_RAW_R","esp32p4::mcpwm0::int_raw::FAULT0_CLR_INT_RAW_R","esp32p4::mcpwm0::int_raw::FAULT1_CLR_INT_RAW_R","esp32p4::mcpwm0::int_raw::FAULT2_CLR_INT_RAW_R","esp32p4::mcpwm0::int_raw::CMPR0_TEA_INT_RAW_R","esp32p4::mcpwm0::int_raw::CMPR1_TEA_INT_RAW_R","esp32p4::mcpwm0::int_raw::CMPR2_TEA_INT_RAW_R","esp32p4::mcpwm0::int_raw::CMPR0_TEB_INT_RAW_R","esp32p4::mcpwm0::int_raw::CMPR1_TEB_INT_RAW_R","esp32p4::mcpwm0::int_raw::CMPR2_TEB_INT_RAW_R","esp32p4::mcpwm0::int_raw::TZ0_CBC_INT_RAW_R","esp32p4::mcpwm0::int_raw::TZ1_CBC_INT_RAW_R","esp32p4::mcpwm0::int_raw::TZ2_CBC_INT_RAW_R","esp32p4::mcpwm0::int_raw::TZ0_OST_INT_RAW_R","esp32p4::mcpwm0::int_raw::TZ1_OST_INT_RAW_R","esp32p4::mcpwm0::int_raw::TZ2_OST_INT_RAW_R","esp32p4::mcpwm0::int_raw::CAP0_INT_RAW_R","esp32p4::mcpwm0::int_raw::CAP1_INT_RAW_R","esp32p4::mcpwm0::int_raw::CAP2_INT_RAW_R","esp32p4::mcpwm0::int_st::TIMER0_STOP_INT_ST_R","esp32p4::mcpwm0::int_st::TIMER1_STOP_INT_ST_R","esp32p4::mcpwm0::int_st::TIMER2_STOP_INT_ST_R","esp32p4::mcpwm0::int_st::TIMER0_TEZ_INT_ST_R","esp32p4::mcpwm0::int_st::TIMER1_TEZ_INT_ST_R","esp32p4::mcpwm0::int_st::TIMER2_TEZ_INT_ST_R","esp32p4::mcpwm0::int_st::TIMER0_TEP_INT_ST_R","esp32p4::mcpwm0::int_st::TIMER1_TEP_INT_ST_R","esp32p4::mcpwm0::int_st::TIMER2_TEP_INT_ST_R","esp32p4::mcpwm0::int_st::FAULT0_INT_ST_R","esp32p4::mcpwm0::int_st::FAULT1_INT_ST_R","esp32p4::mcpwm0::int_st::FAULT2_INT_ST_R","esp32p4::mcpwm0::int_st::FAULT0_CLR_INT_ST_R","esp32p4::mcpwm0::int_st::FAULT1_CLR_INT_ST_R","esp32p4::mcpwm0::int_st::FAULT2_CLR_INT_ST_R","esp32p4::mcpwm0::int_st::CMPR0_TEA_INT_ST_R","esp32p4::mcpwm0::int_st::CMPR1_TEA_INT_ST_R","esp32p4::mcpwm0::int_st::CMPR2_TEA_INT_ST_R","esp32p4::mcpwm0::int_st::CMPR0_TEB_INT_ST_R","esp32p4::mcpwm0::int_st::CMPR1_TEB_INT_ST_R","esp32p4::mcpwm0::int_st::CMPR2_TEB_INT_ST_R","esp32p4::mcpwm0::int_st::TZ0_CBC_INT_ST_R","esp32p4::mcpwm0::int_st::TZ1_CBC_INT_ST_R","esp32p4::mcpwm0::int_st::TZ2_CBC_INT_ST_R","esp32p4::mcpwm0::int_st::TZ0_OST_INT_ST_R","esp32p4::mcpwm0::int_st::TZ1_OST_INT_ST_R","esp32p4::mcpwm0::int_st::TZ2_OST_INT_ST_R","esp32p4::mcpwm0::int_st::CAP0_INT_ST_R","esp32p4::mcpwm0::int_st::CAP1_INT_ST_R","esp32p4::mcpwm0::int_st::CAP2_INT_ST_R","esp32p4::mcpwm0::evt_en::EVT_TIMER0_STOP_EN_R","esp32p4::mcpwm0::evt_en::EVT_TIMER1_STOP_EN_R","esp32p4::mcpwm0::evt_en::EVT_TIMER2_STOP_EN_R","esp32p4::mcpwm0::evt_en::EVT_TIMER0_TEZ_EN_R","esp32p4::mcpwm0::evt_en::EVT_TIMER1_TEZ_EN_R","esp32p4::mcpwm0::evt_en::EVT_TIMER2_TEZ_EN_R","esp32p4::mcpwm0::evt_en::EVT_TIMER0_TEP_EN_R","esp32p4::mcpwm0::evt_en::EVT_TIMER1_TEP_EN_R","esp32p4::mcpwm0::evt_en::EVT_TIMER2_TEP_EN_R","esp32p4::mcpwm0::evt_en::EVT_OP0_TEA_EN_R","esp32p4::mcpwm0::evt_en::EVT_OP1_TEA_EN_R","esp32p4::mcpwm0::evt_en::EVT_OP2_TEA_EN_R","esp32p4::mcpwm0::evt_en::EVT_OP0_TEB_EN_R","esp32p4::mcpwm0::evt_en::EVT_OP1_TEB_EN_R","esp32p4::mcpwm0::evt_en::EVT_OP2_TEB_EN_R","esp32p4::mcpwm0::evt_en::EVT_F0_EN_R","esp32p4::mcpwm0::evt_en::EVT_F1_EN_R","esp32p4::mcpwm0::evt_en::EVT_F2_EN_R","esp32p4::mcpwm0::evt_en::EVT_F0_CLR_EN_R","esp32p4::mcpwm0::evt_en::EVT_F1_CLR_EN_R","esp32p4::mcpwm0::evt_en::EVT_F2_CLR_EN_R","esp32p4::mcpwm0::evt_en::EVT_TZ0_CBC_EN_R","esp32p4::mcpwm0::evt_en::EVT_TZ1_CBC_EN_R","esp32p4::mcpwm0::evt_en::EVT_TZ2_CBC_EN_R","esp32p4::mcpwm0::evt_en::EVT_TZ0_OST_EN_R","esp32p4::mcpwm0::evt_en::EVT_TZ1_OST_EN_R","esp32p4::mcpwm0::evt_en::EVT_TZ2_OST_EN_R","esp32p4::mcpwm0::evt_en::EVT_CAP0_EN_R","esp32p4::mcpwm0::evt_en::EVT_CAP1_EN_R","esp32p4::mcpwm0::evt_en::EVT_CAP2_EN_R","esp32p4::mcpwm0::task_en::TASK_CMPR0_A_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_CMPR1_A_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_CMPR2_A_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_CMPR0_B_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_CMPR1_B_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_CMPR2_B_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_GEN_STOP_EN_R","esp32p4::mcpwm0::task_en::TASK_TIMER0_SYNC_EN_R","esp32p4::mcpwm0::task_en::TASK_TIMER1_SYNC_EN_R","esp32p4::mcpwm0::task_en::TASK_TIMER2_SYNC_EN_R","esp32p4::mcpwm0::task_en::TASK_TIMER0_PERIOD_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_TIMER1_PERIOD_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_TIMER2_PERIOD_UP_EN_R","esp32p4::mcpwm0::task_en::TASK_TZ0_OST_EN_R","esp32p4::mcpwm0::task_en::TASK_TZ1_OST_EN_R","esp32p4::mcpwm0::task_en::TASK_TZ2_OST_EN_R","esp32p4::mcpwm0::task_en::TASK_CLR0_OST_EN_R","esp32p4::mcpwm0::task_en::TASK_CLR1_OST_EN_R","esp32p4::mcpwm0::task_en::TASK_CLR2_OST_EN_R","esp32p4::mcpwm0::task_en::TASK_CAP0_EN_R","esp32p4::mcpwm0::task_en::TASK_CAP1_EN_R","esp32p4::mcpwm0::task_en::TASK_CAP2_EN_R","esp32p4::mcpwm0::evt_en2::EVT_OP0_TEE1_EN_R","esp32p4::mcpwm0::evt_en2::EVT_OP1_TEE1_EN_R","esp32p4::mcpwm0::evt_en2::EVT_OP2_TEE1_EN_R","esp32p4::mcpwm0::evt_en2::EVT_OP0_TEE2_EN_R","esp32p4::mcpwm0::evt_en2::EVT_OP1_TEE2_EN_R","esp32p4::mcpwm0::evt_en2::EVT_OP2_TEE2_EN_R","esp32p4::mcpwm0::clk::EN_R","esp32p4::parl_io::rx_mode_cfg::RX_SW_EN_R","esp32p4::parl_io::rx_mode_cfg::RX_EXT_EN_INV_R","esp32p4::parl_io::rx_data_cfg::RX_DATA_ORDER_INV_R","esp32p4::parl_io::rx_genrl_cfg::RX_GATING_EN_R","esp32p4::parl_io::rx_genrl_cfg::RX_TIMEOUT_EN_R","esp32p4::parl_io::rx_genrl_cfg::RX_EOF_GEN_SEL_R","esp32p4::parl_io::rx_start_cfg::RX_START_R","esp32p4::parl_io::tx_data_cfg::TX_DATA_ORDER_INV_R","esp32p4::parl_io::tx_start_cfg::TX_START_R","esp32p4::parl_io::tx_genrl_cfg::TX_EOF_GEN_SEL_R","esp32p4::parl_io::tx_genrl_cfg::TX_GATING_EN_R","esp32p4::parl_io::tx_genrl_cfg::TX_VALID_OUTPUT_EN_R","esp32p4::parl_io::fifo_cfg::TX_FIFO_SRST_R","esp32p4::parl_io::fifo_cfg::RX_FIFO_SRST_R","esp32p4::parl_io::st::TX_READY_R","esp32p4::parl_io::int_ena::TX_FIFO_REMPTY_INT_ENA_R","esp32p4::parl_io::int_ena::RX_FIFO_WOVF_INT_ENA_R","esp32p4::parl_io::int_ena::TX_EOF_INT_ENA_R","esp32p4::parl_io::int_raw::TX_FIFO_REMPTY_INT_RAW_R","esp32p4::parl_io::int_raw::RX_FIFO_WOVF_INT_RAW_R","esp32p4::parl_io::int_raw::TX_EOF_INT_RAW_R","esp32p4::parl_io::int_st::TX_FIFO_REMPTY_INT_ST_R","esp32p4::parl_io::int_st::RX_FIFO_WOVF_INT_ST_R","esp32p4::parl_io::int_st::TX_EOF_INT_ST_R","esp32p4::parl_io::rx_clk_cfg::RX_CLK_I_INV_R","esp32p4::parl_io::rx_clk_cfg::RX_CLK_O_INV_R","esp32p4::parl_io::tx_clk_cfg::TX_CLK_I_INV_R","esp32p4::parl_io::tx_clk_cfg::TX_CLK_O_INV_R","esp32p4::parl_io::clk::EN_R","esp32p4::pau::regdma_conf::TO_MEM_R","esp32p4::pau::regdma_conf::TO_MEM_MAC_R","esp32p4::pau::regdma_conf::SEL_MAC_R","esp32p4::pau::regdma_clk_conf::CLK_EN_R","esp32p4::pau::int_ena::DONE_INT_ENA_R","esp32p4::pau::int_ena::ERROR_INT_ENA_R","esp32p4::pau::int_raw::DONE_INT_RAW_R","esp32p4::pau::int_raw::ERROR_INT_RAW_R","esp32p4::pau::int_st::DONE_INT_ST_R","esp32p4::pau::int_st::ERROR_INT_ST_R","esp32p4::pcnt::u_conf0::FILTER_EN_U_R","esp32p4::pcnt::u_conf0::THR_ZERO_EN_U_R","esp32p4::pcnt::u_conf0::THR_H_LIM_EN_U_R","esp32p4::pcnt::u_conf0::THR_L_LIM_EN_U_R","esp32p4::pcnt::u_conf0::THR_THRES0_EN_U_R","esp32p4::pcnt::u_conf0::THR_THRES1_EN_U_R","esp32p4::pcnt::int_raw::CNT_THR_EVENT_U0_INT_RAW_R","esp32p4::pcnt::int_raw::CNT_THR_EVENT_U1_INT_RAW_R","esp32p4::pcnt::int_raw::CNT_THR_EVENT_U2_INT_RAW_R","esp32p4::pcnt::int_raw::CNT_THR_EVENT_U3_INT_RAW_R","esp32p4::pcnt::int_st::CNT_THR_EVENT_U0_INT_ST_R","esp32p4::pcnt::int_st::CNT_THR_EVENT_U1_INT_ST_R","esp32p4::pcnt::int_st::CNT_THR_EVENT_U2_INT_ST_R","esp32p4::pcnt::int_st::CNT_THR_EVENT_U3_INT_ST_R","esp32p4::pcnt::int_ena::CNT_THR_EVENT_U0_INT_ENA_R","esp32p4::pcnt::int_ena::CNT_THR_EVENT_U1_INT_ENA_R","esp32p4::pcnt::int_ena::CNT_THR_EVENT_U2_INT_ENA_R","esp32p4::pcnt::int_ena::CNT_THR_EVENT_U3_INT_ENA_R","esp32p4::pcnt::u_status::CNT_THR_THRES1_LAT_U_R","esp32p4::pcnt::u_status::CNT_THR_THRES0_LAT_U_R","esp32p4::pcnt::u_status::CNT_THR_L_LIM_LAT_U_R","esp32p4::pcnt::u_status::CNT_THR_H_LIM_LAT_U_R","esp32p4::pcnt::u_status::CNT_THR_ZERO_LAT_U_R","esp32p4::pcnt::ctrl::PULSE_CNT_RST_U0_R","esp32p4::pcnt::ctrl::CNT_PAUSE_U0_R","esp32p4::pcnt::ctrl::PULSE_CNT_RST_U1_R","esp32p4::pcnt::ctrl::CNT_PAUSE_U1_R","esp32p4::pcnt::ctrl::PULSE_CNT_RST_U2_R","esp32p4::pcnt::ctrl::CNT_PAUSE_U2_R","esp32p4::pcnt::ctrl::PULSE_CNT_RST_U3_R","esp32p4::pcnt::ctrl::CNT_PAUSE_U3_R","esp32p4::pcnt::ctrl::DALTA_CHANGE_EN_U0_R","esp32p4::pcnt::ctrl::DALTA_CHANGE_EN_U1_R","esp32p4::pcnt::ctrl::DALTA_CHANGE_EN_U2_R","esp32p4::pcnt::ctrl::DALTA_CHANGE_EN_U3_R","esp32p4::pcnt::ctrl::CLK_EN_R","esp32p4::pmu::hp_active_dig_power::HP_ACTIVE_DCDC_SWITCH_PD_EN_R","esp32p4::pmu::hp_active_dig_power::HP_ACTIVE_HP_MEM_DSLP_R","esp32p4::pmu::hp_active_dig_power::HP_ACTIVE_PD_HP_MEM_PD_EN_R","esp32p4::pmu::hp_active_dig_power::HP_ACTIVE_PD_CNNT_PD_EN_R","esp32p4::pmu::hp_active_dig_power::HP_ACTIVE_PD_TOP_PD_EN_R","esp32p4::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_HP_POWER_DET_BYPASS_R","esp32p4::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_UART_WAKEUP_EN_R","esp32p4::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_LP_PAD_HOLD_ALL_R","esp32p4::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_HP_PAD_HOLD_ALL_R","esp32p4::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_DIG_PAD_SLP_SEL_R","esp32p4::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_DIG_PAUSE_WDT_R","esp32p4::pmu::hp_active_hp_sys_cntl::HP_ACTIVE_DIG_CPU_STALL_R","esp32p4::pmu::hp_active_hp_ck_power::HP_ACTIVE_I2C_ISO_EN_R","esp32p4::pmu::hp_active_hp_ck_power::HP_ACTIVE_I2C_RETENTION_R","esp32p4::pmu::hp_active_bias::HP_ACTIVE_XPD_BIAS_R","esp32p4::pmu::hp_active_bias::HP_ACTIVE_PD_CUR_R","esp32p4::pmu::hp_active_bias::SLEEP_R","esp32p4::pmu::hp_active_backup::HP_ACTIVE_RETENTION_MODE_R","esp32p4::pmu::hp_active_backup::HP_SLEEP2ACTIVE_RETENTION_EN_R","esp32p4::pmu::hp_active_backup::HP_MODEM2ACTIVE_RETENTION_EN_R","esp32p4::pmu::hp_active_backup::HP_SLEEP2ACTIVE_BACKUP_EN_R","esp32p4::pmu::hp_active_backup::HP_MODEM2ACTIVE_BACKUP_EN_R","esp32p4::pmu::hp_active_sysclk::HP_ACTIVE_DIG_SYS_CLK_NO_DIV_R","esp32p4::pmu::hp_active_sysclk::HP_ACTIVE_ICG_SYS_CLOCK_EN_R","esp32p4::pmu::hp_active_sysclk::HP_ACTIVE_SYS_CLK_SLP_SEL_R","esp32p4::pmu::hp_active_sysclk::HP_ACTIVE_ICG_SLP_SEL_R","esp32p4::pmu::hp_active_hp_regulator0::DIG_REGULATOR0_DBIAS_SEL_R","esp32p4::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_SLP_MEM_XPD_R","esp32p4::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_XPD_R","esp32p4::pmu::hp_active_hp_regulator0::HP_ACTIVE_HP_REGULATOR_XPD_R","esp32p4::pmu::hp_active_xtal::HP_ACTIVE_XPD_XTAL_R","esp32p4::pmu::hp_modem_dig_power::HP_MODEM_DCDC_SWITCH_PD_EN_R","esp32p4::pmu::hp_sleep_dig_power::HP_SLEEP_DCDC_SWITCH_PD_EN_R","esp32p4::pmu::hp_sleep_dig_power::HP_SLEEP_HP_MEM_DSLP_R","esp32p4::pmu::hp_sleep_dig_power::HP_SLEEP_PD_HP_MEM_PD_EN_R","esp32p4::pmu::hp_sleep_dig_power::HP_SLEEP_PD_CNNT_PD_EN_R","esp32p4::pmu::hp_sleep_dig_power::HP_SLEEP_PD_TOP_PD_EN_R","esp32p4::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_HP_POWER_DET_BYPASS_R","esp32p4::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_UART_WAKEUP_EN_R","esp32p4::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_LP_PAD_HOLD_ALL_R","esp32p4::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_HP_PAD_HOLD_ALL_R","esp32p4::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_DIG_PAD_SLP_SEL_R","esp32p4::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_DIG_PAUSE_WDT_R","esp32p4::pmu::hp_sleep_hp_sys_cntl::HP_SLEEP_DIG_CPU_STALL_R","esp32p4::pmu::hp_sleep_hp_ck_power::HP_SLEEP_I2C_ISO_EN_R","esp32p4::pmu::hp_sleep_hp_ck_power::HP_SLEEP_I2C_RETENTION_R","esp32p4::pmu::hp_sleep_bias::HP_SLEEP_XPD_BIAS_R","esp32p4::pmu::hp_sleep_bias::HP_SLEEP_PD_CUR_R","esp32p4::pmu::hp_sleep_bias::SLEEP_R","esp32p4::pmu::hp_sleep_backup::HP_SLEEP_RETENTION_MODE_R","esp32p4::pmu::hp_sleep_backup::HP_MODEM2SLEEP_RETENTION_EN_R","esp32p4::pmu::hp_sleep_backup::HP_ACTIVE2SLEEP_RETENTION_EN_R","esp32p4::pmu::hp_sleep_backup::HP_MODEM2SLEEP_BACKUP_EN_R","esp32p4::pmu::hp_sleep_backup::HP_ACTIVE2SLEEP_BACKUP_EN_R","esp32p4::pmu::hp_sleep_sysclk::HP_SLEEP_DIG_SYS_CLK_NO_DIV_R","esp32p4::pmu::hp_sleep_sysclk::HP_SLEEP_ICG_SYS_CLOCK_EN_R","esp32p4::pmu::hp_sleep_sysclk::HP_SLEEP_SYS_CLK_SLP_SEL_R","esp32p4::pmu::hp_sleep_sysclk::HP_SLEEP_ICG_SLP_SEL_R","esp32p4::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_SLP_MEM_XPD_R","esp32p4::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_SLP_LOGIC_XPD_R","esp32p4::pmu::hp_sleep_hp_regulator0::HP_SLEEP_HP_REGULATOR_XPD_R","esp32p4::pmu::hp_sleep_xtal::HP_SLEEP_XPD_XTAL_R","esp32p4::pmu::hp_sleep_lp_regulator0::HP_SLEEP_LP_REGULATOR_SLP_XPD_R","esp32p4::pmu::hp_sleep_lp_regulator0::HP_SLEEP_LP_REGULATOR_XPD_R","esp32p4::pmu::hp_sleep_lp_dig_power::HP_SLEEP_LP_PAD_SLP_SEL_R","esp32p4::pmu::hp_sleep_lp_dig_power::HP_SLEEP_BOD_SOURCE_SEL_R","esp32p4::pmu::hp_sleep_lp_dig_power::HP_SLEEP_LP_MEM_DSLP_R","esp32p4::pmu::hp_sleep_lp_dig_power::HP_SLEEP_PD_LP_PERI_PD_EN_R","esp32p4::pmu::hp_sleep_lp_ck_power::HP_SLEEP_XPD_LPPLL_R","esp32p4::pmu::hp_sleep_lp_ck_power::HP_SLEEP_XPD_XTAL32K_R","esp32p4::pmu::hp_sleep_lp_ck_power::HP_SLEEP_XPD_RC32K_R","esp32p4::pmu::hp_sleep_lp_ck_power::HP_SLEEP_XPD_FOSC_CLK_R","esp32p4::pmu::hp_sleep_lp_ck_power::HP_SLEEP_PD_OSC_CLK_R","esp32p4::pmu::lp_sleep_lp_regulator0::LP_SLEEP_LP_REGULATOR_SLP_XPD_R","esp32p4::pmu::lp_sleep_lp_regulator0::LP_SLEEP_LP_REGULATOR_XPD_R","esp32p4::pmu::lp_sleep_xtal::LP_SLEEP_XPD_XTAL_R","esp32p4::pmu::lp_sleep_lp_dig_power::LP_SLEEP_LP_PAD_SLP_SEL_R","esp32p4::pmu::lp_sleep_lp_dig_power::LP_SLEEP_BOD_SOURCE_SEL_R","esp32p4::pmu::lp_sleep_lp_dig_power::LP_SLEEP_LP_MEM_DSLP_R","esp32p4::pmu::lp_sleep_lp_dig_power::LP_SLEEP_PD_LP_PERI_PD_EN_R","esp32p4::pmu::lp_sleep_lp_ck_power::LP_SLEEP_XPD_LPPLL_R","esp32p4::pmu::lp_sleep_lp_ck_power::LP_SLEEP_XPD_XTAL32K_R","esp32p4::pmu::lp_sleep_lp_ck_power::LP_SLEEP_XPD_RC32K_R","esp32p4::pmu::lp_sleep_lp_ck_power::LP_SLEEP_XPD_FOSC_CLK_R","esp32p4::pmu::lp_sleep_lp_ck_power::LP_SLEEP_PD_OSC_CLK_R","esp32p4::pmu::lp_sleep_bias::LP_SLEEP_XPD_BIAS_R","esp32p4::pmu::lp_sleep_bias::LP_SLEEP_PD_CUR_R","esp32p4::pmu::lp_sleep_bias::SLEEP_R","esp32p4::pmu::imm_hp_ck_power::TIE_LOW_CALI_XTAL_ICG_R","esp32p4::pmu::imm_hp_ck_power::TIE_HIGH_CALI_XTAL_ICG_R","esp32p4::pmu::imm_pad_hold_all::PAD_SLP_SEL_R","esp32p4::pmu::imm_pad_hold_all::LP_PAD_HOLD_ALL_R","esp32p4::pmu::imm_pad_hold_all::HP_PAD_HOLD_ALL_R","esp32p4::pmu::power_pd_top_cntl::FORCE_TOP_RESET_R","esp32p4::pmu::power_pd_top_cntl::FORCE_TOP_ISO_R","esp32p4::pmu::power_pd_top_cntl::FORCE_TOP_PU_R","esp32p4::pmu::power_pd_top_cntl::FORCE_TOP_NO_RESET_R","esp32p4::pmu::power_pd_top_cntl::FORCE_TOP_NO_ISO_R","esp32p4::pmu::power_pd_top_cntl::FORCE_TOP_PD_R","esp32p4::pmu::power_pd_cnnt_cntl::FORCE_CNNT_RESET_R","esp32p4::pmu::power_pd_cnnt_cntl::FORCE_CNNT_ISO_R","esp32p4::pmu::power_pd_cnnt_cntl::FORCE_CNNT_PU_R","esp32p4::pmu::power_pd_cnnt_cntl::FORCE_CNNT_NO_RESET_R","esp32p4::pmu::power_pd_cnnt_cntl::FORCE_CNNT_NO_ISO_R","esp32p4::pmu::power_pd_cnnt_cntl::FORCE_CNNT_PD_R","esp32p4::pmu::power_pd_hpmem_cntl::FORCE_HP_MEM_RESET_R","esp32p4::pmu::power_pd_hpmem_cntl::FORCE_HP_MEM_ISO_R","esp32p4::pmu::power_pd_hpmem_cntl::FORCE_HP_MEM_PU_R","esp32p4::pmu::power_pd_hpmem_cntl::FORCE_HP_MEM_NO_RESET_R","esp32p4::pmu::power_pd_hpmem_cntl::FORCE_HP_MEM_NO_ISO_R","esp32p4::pmu::power_pd_hpmem_cntl::FORCE_HP_MEM_PD_R","esp32p4::pmu::power_dcdc_switch::FORCE_DCDC_SWITCH_PU_R","esp32p4::pmu::power_dcdc_switch::FORCE_DCDC_SWITCH_PD_R","esp32p4::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_RESET_R","esp32p4::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_ISO_R","esp32p4::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_PU_R","esp32p4::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_NO_RESET_R","esp32p4::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_NO_ISO_R","esp32p4::pmu::power_pd_lpperi_cntl::FORCE_LP_PERI_PD_R","esp32p4::pmu::power_hp_pad::FORCE_HP_PAD_NO_ISO_ALL_R","esp32p4::pmu::power_hp_pad::FORCE_HP_PAD_ISO_ALL_R","esp32p4::pmu::slp_wakeup_cntl1::SLP_REJECT_EN_R","esp32p4::pmu::slp_wakeup_cntl8::LP_LITE_WAKEUP_ENA_R","esp32p4::pmu::slp_wakeup_status2::LP_LITE_WAKEUP_CAUSE_R","esp32p4::pmu::por_status::POR_DONE_R","esp32p4::pmu::rf_pwc::MSPI_PHY_XPD_R","esp32p4::pmu::rf_pwc::SDIO_PLL_XPD_R","esp32p4::pmu::rf_pwc::PERIF_I2C_RSTB_R","esp32p4::pmu::rf_pwc::XPD_PERIF_I2C_R","esp32p4::pmu::rf_pwc::XPD_TXRF_I2C_R","esp32p4::pmu::rf_pwc::XPD_RFRX_PBUS_R","esp32p4::pmu::rf_pwc::XPD_CKGEN_I2C_R","esp32p4::pmu::backup_cfg::BACKUP_SYS_CLK_NO_DIV_R","esp32p4::pmu::int_raw::_0P1A_CNT_TARGET0_REACH_0_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P1A_CNT_TARGET1_REACH_0_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P1A_CNT_TARGET0_REACH_1_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P1A_CNT_TARGET1_REACH_1_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P2A_CNT_TARGET0_REACH_0_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P2A_CNT_TARGET1_REACH_0_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P2A_CNT_TARGET0_REACH_1_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P2A_CNT_TARGET1_REACH_1_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P3A_CNT_TARGET0_REACH_0_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P3A_CNT_TARGET1_REACH_0_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P3A_CNT_TARGET0_REACH_1_HP_INT_RAW_R","esp32p4::pmu::int_raw::_0P3A_CNT_TARGET1_REACH_1_HP_INT_RAW_R","esp32p4::pmu::int_raw::LP_CPU_EXC_INT_RAW_R","esp32p4::pmu::int_raw::SDIO_IDLE_INT_RAW_R","esp32p4::pmu::int_raw::SW_INT_RAW_R","esp32p4::pmu::int_raw::SOC_SLEEP_REJECT_INT_RAW_R","esp32p4::pmu::int_raw::SOC_WAKEUP_INT_RAW_R","esp32p4::pmu::hp_int_st::_0P1A_CNT_TARGET0_REACH_0_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P1A_CNT_TARGET1_REACH_0_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P1A_CNT_TARGET0_REACH_1_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P1A_CNT_TARGET1_REACH_1_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P2A_CNT_TARGET0_REACH_0_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P2A_CNT_TARGET1_REACH_0_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P2A_CNT_TARGET0_REACH_1_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P2A_CNT_TARGET1_REACH_1_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P3A_CNT_TARGET0_REACH_0_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P3A_CNT_TARGET1_REACH_0_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P3A_CNT_TARGET0_REACH_1_HP_INT_ST_R","esp32p4::pmu::hp_int_st::_0P3A_CNT_TARGET1_REACH_1_HP_INT_ST_R","esp32p4::pmu::hp_int_st::LP_CPU_EXC_INT_ST_R","esp32p4::pmu::hp_int_st::SDIO_IDLE_INT_ST_R","esp32p4::pmu::hp_int_st::SW_INT_ST_R","esp32p4::pmu::hp_int_st::SOC_SLEEP_REJECT_INT_ST_R","esp32p4::pmu::hp_int_st::SOC_WAKEUP_INT_ST_R","esp32p4::pmu::hp_int_ena::_0P1A_CNT_TARGET0_REACH_0_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P1A_CNT_TARGET1_REACH_0_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P1A_CNT_TARGET0_REACH_1_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P1A_CNT_TARGET1_REACH_1_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P2A_CNT_TARGET0_REACH_0_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P2A_CNT_TARGET1_REACH_0_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P2A_CNT_TARGET0_REACH_1_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P2A_CNT_TARGET1_REACH_1_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P3A_CNT_TARGET0_REACH_0_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P3A_CNT_TARGET1_REACH_0_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P3A_CNT_TARGET0_REACH_1_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::_0P3A_CNT_TARGET1_REACH_1_HP_INT_ENA_R","esp32p4::pmu::hp_int_ena::LP_CPU_EXC_INT_ENA_R","esp32p4::pmu::hp_int_ena::SDIO_IDLE_INT_ENA_R","esp32p4::pmu::hp_int_ena::SW_INT_ENA_R","esp32p4::pmu::hp_int_ena::SOC_SLEEP_REJECT_INT_ENA_R","esp32p4::pmu::hp_int_ena::SOC_WAKEUP_INT_ENA_R","esp32p4::pmu::lp_int_raw::LP_CPU_SLEEP_REJECT_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P1A_CNT_TARGET0_REACH_0_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P1A_CNT_TARGET1_REACH_0_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P1A_CNT_TARGET0_REACH_1_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P1A_CNT_TARGET1_REACH_1_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P2A_CNT_TARGET0_REACH_0_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P2A_CNT_TARGET1_REACH_0_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P2A_CNT_TARGET0_REACH_1_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P2A_CNT_TARGET1_REACH_1_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P3A_CNT_TARGET0_REACH_0_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P3A_CNT_TARGET1_REACH_0_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P3A_CNT_TARGET0_REACH_1_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::_0P3A_CNT_TARGET1_REACH_1_LP_INT_RAW_R","esp32p4::pmu::lp_int_raw::LP_CPU_WAKEUP_INT_RAW_R","esp32p4::pmu::lp_int_raw::SLEEP_SWITCH_ACTIVE_END_INT_RAW_R","esp32p4::pmu::lp_int_raw::ACTIVE_SWITCH_SLEEP_END_INT_RAW_R","esp32p4::pmu::lp_int_raw::SLEEP_SWITCH_ACTIVE_START_INT_RAW_R","esp32p4::pmu::lp_int_raw::ACTIVE_SWITCH_SLEEP_START_INT_RAW_R","esp32p4::pmu::lp_int_raw::HP_SW_TRIGGER_INT_RAW_R","esp32p4::pmu::lp_int_st::LP_CPU_SLEEP_REJECT_INT_ST_R","esp32p4::pmu::lp_int_st::_0P1A_CNT_TARGET0_REACH_0_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P1A_CNT_TARGET1_REACH_0_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P1A_CNT_TARGET0_REACH_1_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P1A_CNT_TARGET1_REACH_1_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P2A_CNT_TARGET0_REACH_0_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P2A_CNT_TARGET1_REACH_0_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P2A_CNT_TARGET0_REACH_1_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P2A_CNT_TARGET1_REACH_1_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P3A_CNT_TARGET0_REACH_0_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P3A_CNT_TARGET1_REACH_0_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P3A_CNT_TARGET0_REACH_1_LP_INT_ST_R","esp32p4::pmu::lp_int_st::_0P3A_CNT_TARGET1_REACH_1_LP_INT_ST_R","esp32p4::pmu::lp_int_st::LP_CPU_WAKEUP_INT_ST_R","esp32p4::pmu::lp_int_st::SLEEP_SWITCH_ACTIVE_END_INT_ST_R","esp32p4::pmu::lp_int_st::ACTIVE_SWITCH_SLEEP_END_INT_ST_R","esp32p4::pmu::lp_int_st::SLEEP_SWITCH_ACTIVE_START_INT_ST_R","esp32p4::pmu::lp_int_st::ACTIVE_SWITCH_SLEEP_START_INT_ST_R","esp32p4::pmu::lp_int_st::HP_SW_TRIGGER_INT_ST_R","esp32p4::pmu::lp_int_ena::LP_CPU_SLEEP_REJECT_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P1A_CNT_TARGET0_REACH_0_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P1A_CNT_TARGET1_REACH_0_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P1A_CNT_TARGET0_REACH_1_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P1A_CNT_TARGET1_REACH_1_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P2A_CNT_TARGET0_REACH_0_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P2A_CNT_TARGET1_REACH_0_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P2A_CNT_TARGET0_REACH_1_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P2A_CNT_TARGET1_REACH_1_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P3A_CNT_TARGET0_REACH_0_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P3A_CNT_TARGET1_REACH_0_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P3A_CNT_TARGET0_REACH_1_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::_0P3A_CNT_TARGET1_REACH_1_LP_INT_ENA_R","esp32p4::pmu::lp_int_ena::LP_CPU_WAKEUP_INT_ENA_R","esp32p4::pmu::lp_int_ena::SLEEP_SWITCH_ACTIVE_END_INT_ENA_R","esp32p4::pmu::lp_int_ena::ACTIVE_SWITCH_SLEEP_END_INT_ENA_R","esp32p4::pmu::lp_int_ena::SLEEP_SWITCH_ACTIVE_START_INT_ENA_R","esp32p4::pmu::lp_int_ena::ACTIVE_SWITCH_SLEEP_START_INT_ENA_R","esp32p4::pmu::lp_int_ena::HP_SW_TRIGGER_INT_ENA_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_WAITI_RDY_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_STALL_RDY_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_FORCE_STALL_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_SLP_WAITI_FLAG_EN_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_SLP_STALL_FLAG_EN_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_SLP_STALL_EN_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_SLP_RESET_EN_R","esp32p4::pmu::lp_cpu_pwr0::LP_CPU_SLP_BYPASS_INTR_EN_R","esp32p4::pmu::hp_regulator_cfg::DIG_REGULATOR_EN_CAL_R","esp32p4::pmu::main_state::ENABLE_CALI_PMU_CNTL_R","esp32p4::pmu::clk_state0::STABLE_XPD_XTAL_STATE_R","esp32p4::pmu::clk_state0::PMU_SYS_CLK_SLP_SEL_STATE_R","esp32p4::pmu::clk_state0::PMU_SYS_CLK_NO_DIV_STATE_R","esp32p4::pmu::clk_state0::PMU_ICG_SYS_CLK_EN_STATE_R","esp32p4::pmu::clk_state0::PMU_ICG_MODEM_SWITCH_STATE_R","esp32p4::pmu::clk_state0::PMU_ICG_SLP_SEL_STATE_R","esp32p4::pmu::clk_state0::PMU_ICG_GLOBAL_XTAL_STATE_R","esp32p4::pmu::clk_state0::PMU_ANA_I2C_ISO_EN_STATE_R","esp32p4::pmu::clk_state0::PMU_ANA_I2C_RETENTION_STATE_R","esp32p4::pmu::clk_state0::PMU_ANA_XPD_XTAL_STATE_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_FORCE_TIEH_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_XPD_0_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_TIEH_POS_EN_0_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_TIEH_NEG_EN_0_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_TIEH_0_R","esp32p4::pmu::ext_ldo_p0_0p1a::_0P1A_LDO_CNT_PRESCALER_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p1a_ana::ANA_0P1A_EN_VDET_0_R","esp32p4::pmu::ext_ldo_p0_0p1a_ana::ANA_0P1A_EN_CUR_LIM_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_FORCE_TIEH_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_XPD_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_TIEH_POS_EN_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_TIEH_NEG_EN_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_TIEH_0_R","esp32p4::pmu::ext_ldo_p0_0p2a::_0P2A_LDO_CNT_PRESCALER_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p2a_ana::ANA_0P2A_EN_VDET_0_R","esp32p4::pmu::ext_ldo_p0_0p2a_ana::ANA_0P2A_EN_CUR_LIM_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_FORCE_TIEH_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_XPD_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_TIEH_POS_EN_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_TIEH_NEG_EN_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_TIEH_0_R","esp32p4::pmu::ext_ldo_p0_0p3a::_0P3A_LDO_CNT_PRESCALER_SEL_0_R","esp32p4::pmu::ext_ldo_p0_0p3a_ana::ANA_0P3A_EN_VDET_0_R","esp32p4::pmu::ext_ldo_p0_0p3a_ana::ANA_0P3A_EN_CUR_LIM_0_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_FORCE_TIEH_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_XPD_1_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_TIEH_POS_EN_1_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_TIEH_NEG_EN_1_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_TIEH_1_R","esp32p4::pmu::ext_ldo_p1_0p1a::_0P1A_LDO_CNT_PRESCALER_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p1a_ana::ANA_0P1A_EN_VDET_1_R","esp32p4::pmu::ext_ldo_p1_0p1a_ana::ANA_0P1A_EN_CUR_LIM_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_FORCE_TIEH_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_XPD_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_TIEH_POS_EN_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_TIEH_NEG_EN_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_TIEH_1_R","esp32p4::pmu::ext_ldo_p1_0p2a::_0P2A_LDO_CNT_PRESCALER_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p2a_ana::ANA_0P2A_EN_VDET_1_R","esp32p4::pmu::ext_ldo_p1_0p2a_ana::ANA_0P2A_EN_CUR_LIM_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_FORCE_TIEH_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_XPD_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_TIEH_POS_EN_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_TIEH_NEG_EN_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_TIEH_1_R","esp32p4::pmu::ext_ldo_p1_0p3a::_0P3A_LDO_CNT_PRESCALER_SEL_1_R","esp32p4::pmu::ext_ldo_p1_0p3a_ana::ANA_0P3A_EN_VDET_1_R","esp32p4::pmu::ext_ldo_p1_0p3a_ana::ANA_0P3A_EN_CUR_LIM_1_R","esp32p4::pmu::ext_wakeup_cntl::EXT_WAKEUP_STATUS_CLR_R","esp32p4::pmu::ext_wakeup_cntl::EXT_WAKEUP_FILTER_R","esp32p4::pmu::dcm_ctrl::DCDC_DONE_FORCE_R","esp32p4::pmu::dcm_ctrl::DCDC_ON_FORCE_PU_R","esp32p4::pmu::dcm_ctrl::DCDC_ON_FORCE_PD_R","esp32p4::pmu::dcm_ctrl::DCDC_FB_RES_FORCE_PU_R","esp32p4::pmu::dcm_ctrl::DCDC_FB_RES_FORCE_PD_R","esp32p4::pmu::dcm_ctrl::DCDC_LS_FORCE_PU_R","esp32p4::pmu::dcm_ctrl::DCDC_LS_FORCE_PD_R","esp32p4::pmu::dcm_ctrl::DCDC_DS_FORCE_PU_R","esp32p4::pmu::dcm_ctrl::DCDC_DS_FORCE_PD_R","esp32p4::pmu::dcm_ctrl::DCDC_EN_AMUX_TEST_R","esp32p4::pmu::touch_pwr_cntl::TOUCH_FORCE_DONE_R","esp32p4::pmu::touch_pwr_cntl::TOUCH_SLEEP_TIMER_EN_R","esp32p4::pmu::rdn_eco::PMU_RDN_ECO_RESULT_R","esp32p4::pmu::rdn_eco::PMU_RDN_ECO_EN_R","esp32p4::pmu::date::CLK_EN_R","esp32p4::ppa::clut_conf::APB_FIFO_MASK_R","esp32p4::ppa::clut_conf::BLEND0_CLUT_MEM_RST_R","esp32p4::ppa::clut_conf::BLEND1_CLUT_MEM_RST_R","esp32p4::ppa::clut_conf::BLEND0_CLUT_MEM_RDADDR_RST_R","esp32p4::ppa::clut_conf::BLEND1_CLUT_MEM_RDADDR_RST_R","esp32p4::ppa::clut_conf::BLEND0_CLUT_MEM_FORCE_PD_R","esp32p4::ppa::clut_conf::BLEND0_CLUT_MEM_FORCE_PU_R","esp32p4::ppa::clut_conf::BLEND0_CLUT_MEM_CLK_ENA_R","esp32p4::ppa::int_raw::SR_EOF_INT_RAW_R","esp32p4::ppa::int_raw::BLEND_EOF_INT_RAW_R","esp32p4::ppa::int_raw::SR_PARAM_CFG_ERR_INT_RAW_R","esp32p4::ppa::int_st::SR_EOF_INT_ST_R","esp32p4::ppa::int_st::BLEND_EOF_INT_ST_R","esp32p4::ppa::int_st::SR_PARAM_CFG_ERR_INT_ST_R","esp32p4::ppa::int_ena::SR_EOF_INT_ENA_R","esp32p4::ppa::int_ena::BLEND_EOF_INT_ENA_R","esp32p4::ppa::int_ena::SR_PARAM_CFG_ERR_INT_ENA_R","esp32p4::ppa::sr_color_mode::YUV_RX_RANGE_R","esp32p4::ppa::sr_color_mode::YUV_TX_RANGE_R","esp32p4::ppa::sr_color_mode::YUV2RGB_PROTOCAL_R","esp32p4::ppa::sr_color_mode::RGB2YUV_PROTOCAL_R","esp32p4::ppa::sr_byte_order::SR_RX_BYTE_SWAP_EN_R","esp32p4::ppa::sr_byte_order::SR_RX_RGB_SWAP_EN_R","esp32p4::ppa::sr_byte_order::SR_MACRO_BK_RO_BYPASS_R","esp32p4::ppa::blend_byte_order::BLEND0_RX_BYTE_SWAP_EN_R","esp32p4::ppa::blend_byte_order::BLEND1_RX_BYTE_SWAP_EN_R","esp32p4::ppa::blend_byte_order::BLEND0_RX_RGB_SWAP_EN_R","esp32p4::ppa::blend_byte_order::BLEND1_RX_RGB_SWAP_EN_R","esp32p4::ppa::blend_trans_mode::BLEND_EN_R","esp32p4::ppa::blend_trans_mode::BLEND_BYPASS_R","esp32p4::ppa::blend_trans_mode::BLEND_FIX_PIXEL_FILL_EN_R","esp32p4::ppa::blend_trans_mode::BLEND_RST_R","esp32p4::ppa::sr_fix_alpha::SR_RX_ALPHA_INV_R","esp32p4::ppa::blend_fix_alpha::BLEND0_RX_ALPHA_INV_R","esp32p4::ppa::blend_fix_alpha::BLEND1_RX_ALPHA_INV_R","esp32p4::ppa::ck_default::COLORKEY_FG_BG_REVERSE_R","esp32p4::ppa::sr_scal_rotate::SCAL_ROTATE_RST_R","esp32p4::ppa::sr_scal_rotate::SR_MIRROR_X_R","esp32p4::ppa::sr_scal_rotate::SR_MIRROR_Y_R","esp32p4::ppa::sr_mem_pd::SR_MEM_CLK_ENA_R","esp32p4::ppa::sr_mem_pd::SR_MEM_FORCE_PD_R","esp32p4::ppa::sr_mem_pd::SR_MEM_FORCE_PU_R","esp32p4::ppa::reg_conf::CLK_EN_R","esp32p4::ppa::blend_st::BLEND_SIZE_DIFF_ST_R","esp32p4::ppa::sr_param_err_st::TX_DSCR_VB_ERR_ST_R","esp32p4::ppa::sr_param_err_st::TX_DSCR_HB_ERR_ST_R","esp32p4::ppa::sr_param_err_st::Y_RX_SCAL_EQUAL_0_ERR_ST_R","esp32p4::ppa::sr_param_err_st::RX_DSCR_VB_ERR_ST_R","esp32p4::ppa::sr_param_err_st::YDST_LEN_TOO_SAMLL_ERR_ST_R","esp32p4::ppa::sr_param_err_st::YDST_LEN_TOO_LARGE_ERR_ST_R","esp32p4::ppa::sr_param_err_st::X_RX_SCAL_EQUAL_0_ERR_ST_R","esp32p4::ppa::sr_param_err_st::RX_DSCR_HB_ERR_ST_R","esp32p4::ppa::sr_param_err_st::XDST_LEN_TOO_SAMLL_ERR_ST_R","esp32p4::ppa::sr_param_err_st::XDST_LEN_TOO_LARGE_ERR_ST_R","esp32p4::ppa::sr_param_err_st::X_YUV420_RX_SCALE_ERR_ST_R","esp32p4::ppa::sr_param_err_st::Y_YUV420_RX_SCALE_ERR_ST_R","esp32p4::ppa::sr_param_err_st::X_YUV420_TX_SCALE_ERR_ST_R","esp32p4::ppa::sr_param_err_st::Y_YUV420_TX_SCALE_ERR_ST_R","esp32p4::ppa::eco_cell_ctrl::RDN_RESULT_R","esp32p4::ppa::eco_cell_ctrl::RDN_ENA_R","esp32p4::pvt::pmup_drv_cfg::PUMP_EN_R","esp32p4::pvt::pmup_drv_cfg::CLK_EN_R","esp32p4::pvt::clk_cfg::MONITOR_CLK_PVT_EN_R","esp32p4::pvt::clk_cfg::CLK_SEL_R","esp32p4::pvt::dbias_timer::TIMER_EN_R","esp32p4::pvt::comb_pd_site0_unit0_vt0_conf1::MONITOR_EN_VT0_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt0_conf1::TIMING_ERR_VT0_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt0_conf1::MONITOR_EN_VT0_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt0_conf1::TIMING_ERR_VT0_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt0_conf1::MONITOR_EN_VT0_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt0_conf1::TIMING_ERR_VT0_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt0_conf1::MONITOR_EN_VT0_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt0_conf1::TIMING_ERR_VT0_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt1_conf1::MONITOR_EN_VT1_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt1_conf1::TIMING_ERR_VT1_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt1_conf1::MONITOR_EN_VT1_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt1_conf1::TIMING_ERR_VT1_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt1_conf1::MONITOR_EN_VT1_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt1_conf1::TIMING_ERR_VT1_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt1_conf1::MONITOR_EN_VT1_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt1_conf1::TIMING_ERR_VT1_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt2_conf1::MONITOR_EN_VT2_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit0_vt2_conf1::TIMING_ERR_VT2_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt2_conf1::MONITOR_EN_VT2_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit1_vt2_conf1::TIMING_ERR_VT2_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt2_conf1::MONITOR_EN_VT2_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit2_vt2_conf1::TIMING_ERR_VT2_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt2_conf1::MONITOR_EN_VT2_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit3_vt2_conf1::TIMING_ERR_VT2_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt0_conf1::MONITOR_EN_VT0_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt0_conf1::TIMING_ERR_VT0_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt0_conf1::MONITOR_EN_VT0_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt0_conf1::TIMING_ERR_VT0_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt0_conf1::MONITOR_EN_VT0_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt0_conf1::TIMING_ERR_VT0_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt0_conf1::MONITOR_EN_VT0_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt0_conf1::TIMING_ERR_VT0_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt1_conf1::MONITOR_EN_VT1_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt1_conf1::TIMING_ERR_VT1_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt1_conf1::MONITOR_EN_VT1_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt1_conf1::TIMING_ERR_VT1_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt1_conf1::MONITOR_EN_VT1_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt1_conf1::TIMING_ERR_VT1_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt1_conf1::MONITOR_EN_VT1_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt1_conf1::TIMING_ERR_VT1_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt2_conf1::MONITOR_EN_VT2_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit0_vt2_conf1::TIMING_ERR_VT2_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt2_conf1::MONITOR_EN_VT2_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit1_vt2_conf1::TIMING_ERR_VT2_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt2_conf1::MONITOR_EN_VT2_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit2_vt2_conf1::TIMING_ERR_VT2_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt2_conf1::MONITOR_EN_VT2_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit3_vt2_conf1::TIMING_ERR_VT2_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt0_conf1::MONITOR_EN_VT0_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt0_conf1::TIMING_ERR_VT0_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt0_conf1::MONITOR_EN_VT0_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt0_conf1::TIMING_ERR_VT0_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt0_conf1::MONITOR_EN_VT0_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt0_conf1::TIMING_ERR_VT0_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt0_conf1::MONITOR_EN_VT0_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt0_conf1::TIMING_ERR_VT0_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt1_conf1::MONITOR_EN_VT1_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt1_conf1::TIMING_ERR_VT1_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt1_conf1::MONITOR_EN_VT1_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt1_conf1::TIMING_ERR_VT1_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt1_conf1::MONITOR_EN_VT1_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt1_conf1::TIMING_ERR_VT1_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt1_conf1::MONITOR_EN_VT1_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt1_conf1::TIMING_ERR_VT1_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt2_conf1::MONITOR_EN_VT2_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit0_vt2_conf1::TIMING_ERR_VT2_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt2_conf1::MONITOR_EN_VT2_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit1_vt2_conf1::TIMING_ERR_VT2_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt2_conf1::MONITOR_EN_VT2_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit2_vt2_conf1::TIMING_ERR_VT2_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt2_conf1::MONITOR_EN_VT2_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit3_vt2_conf1::TIMING_ERR_VT2_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt0_conf1::MONITOR_EN_VT0_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt0_conf1::TIMING_ERR_VT0_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt0_conf1::MONITOR_EN_VT0_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt0_conf1::TIMING_ERR_VT0_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt0_conf1::MONITOR_EN_VT0_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt0_conf1::TIMING_ERR_VT0_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt0_conf1::MONITOR_EN_VT0_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt0_conf1::TIMING_ERR_VT0_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt1_conf1::MONITOR_EN_VT1_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt1_conf1::TIMING_ERR_VT1_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt1_conf1::MONITOR_EN_VT1_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt1_conf1::TIMING_ERR_VT1_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt1_conf1::MONITOR_EN_VT1_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt1_conf1::TIMING_ERR_VT1_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt1_conf1::MONITOR_EN_VT1_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt1_conf1::TIMING_ERR_VT1_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt2_conf1::MONITOR_EN_VT2_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit0_vt2_conf1::TIMING_ERR_VT2_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt2_conf1::MONITOR_EN_VT2_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit1_vt2_conf1::TIMING_ERR_VT2_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt2_conf1::MONITOR_EN_VT2_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit2_vt2_conf1::TIMING_ERR_VT2_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt2_conf1::MONITOR_EN_VT2_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit3_vt2_conf1::TIMING_ERR_VT2_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt0_conf2::DELAY_OVF_VT0_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt0_conf2::DELAY_OVF_VT0_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt0_conf2::DELAY_OVF_VT0_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt0_conf2::DELAY_OVF_VT0_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt1_conf2::DELAY_OVF_VT1_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt1_conf2::DELAY_OVF_VT1_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt1_conf2::DELAY_OVF_VT1_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt1_conf2::DELAY_OVF_VT1_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site0_unit0_vt2_conf2::DELAY_OVF_VT2_PD_SITE0_UNIT0_R","esp32p4::pvt::comb_pd_site0_unit1_vt2_conf2::DELAY_OVF_VT2_PD_SITE0_UNIT1_R","esp32p4::pvt::comb_pd_site0_unit2_vt2_conf2::DELAY_OVF_VT2_PD_SITE0_UNIT2_R","esp32p4::pvt::comb_pd_site0_unit3_vt2_conf2::DELAY_OVF_VT2_PD_SITE0_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt0_conf2::DELAY_OVF_VT0_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt0_conf2::DELAY_OVF_VT0_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt0_conf2::DELAY_OVF_VT0_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt0_conf2::DELAY_OVF_VT0_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt1_conf2::DELAY_OVF_VT1_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt1_conf2::DELAY_OVF_VT1_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt1_conf2::DELAY_OVF_VT1_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt1_conf2::DELAY_OVF_VT1_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site1_unit0_vt2_conf2::DELAY_OVF_VT2_PD_SITE1_UNIT0_R","esp32p4::pvt::comb_pd_site1_unit1_vt2_conf2::DELAY_OVF_VT2_PD_SITE1_UNIT1_R","esp32p4::pvt::comb_pd_site1_unit2_vt2_conf2::DELAY_OVF_VT2_PD_SITE1_UNIT2_R","esp32p4::pvt::comb_pd_site1_unit3_vt2_conf2::DELAY_OVF_VT2_PD_SITE1_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt0_conf2::DELAY_OVF_VT0_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt0_conf2::DELAY_OVF_VT0_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt0_conf2::DELAY_OVF_VT0_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt0_conf2::DELAY_OVF_VT0_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt1_conf2::DELAY_OVF_VT1_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt1_conf2::DELAY_OVF_VT1_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt1_conf2::DELAY_OVF_VT1_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt1_conf2::DELAY_OVF_VT1_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site2_unit0_vt2_conf2::DELAY_OVF_VT2_PD_SITE2_UNIT0_R","esp32p4::pvt::comb_pd_site2_unit1_vt2_conf2::DELAY_OVF_VT2_PD_SITE2_UNIT1_R","esp32p4::pvt::comb_pd_site2_unit2_vt2_conf2::DELAY_OVF_VT2_PD_SITE2_UNIT2_R","esp32p4::pvt::comb_pd_site2_unit3_vt2_conf2::DELAY_OVF_VT2_PD_SITE2_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt0_conf2::DELAY_OVF_VT0_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt0_conf2::DELAY_OVF_VT0_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt0_conf2::DELAY_OVF_VT0_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt0_conf2::DELAY_OVF_VT0_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt1_conf2::DELAY_OVF_VT1_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt1_conf2::DELAY_OVF_VT1_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt1_conf2::DELAY_OVF_VT1_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt1_conf2::DELAY_OVF_VT1_PD_SITE3_UNIT3_R","esp32p4::pvt::comb_pd_site3_unit0_vt2_conf2::DELAY_OVF_VT2_PD_SITE3_UNIT0_R","esp32p4::pvt::comb_pd_site3_unit1_vt2_conf2::DELAY_OVF_VT2_PD_SITE3_UNIT1_R","esp32p4::pvt::comb_pd_site3_unit2_vt2_conf2::DELAY_OVF_VT2_PD_SITE3_UNIT2_R","esp32p4::pvt::comb_pd_site3_unit3_vt2_conf2::DELAY_OVF_VT2_PD_SITE3_UNIT3_R","esp32p4::pvt::value_update::BYPASS_R","esp32p4::rmt::tx_chconf0::TX_CONTI_MODE_CH0_R","esp32p4::rmt::tx_chconf0::MEM_TX_WRAP_EN_CH0_R","esp32p4::rmt::tx_chconf0::IDLE_OUT_LV_CH0_R","esp32p4::rmt::tx_chconf0::IDLE_OUT_EN_CH0_R","esp32p4::rmt::tx_chconf0::TX_STOP_CH0_R","esp32p4::rmt::tx_chconf0::CARRIER_EFF_EN_CH0_R","esp32p4::rmt::tx_chconf0::CARRIER_EN_CH0_R","esp32p4::rmt::tx_chconf0::CARRIER_OUT_LV_CH0_R","esp32p4::rmt::rx_chconf0::CARRIER_EN_CH4_R","esp32p4::rmt::rx_chconf0::CARRIER_OUT_LV_CH4_R","esp32p4::rmt::rx_chconf1::RX_EN_CH4_R","esp32p4::rmt::rx_chconf1::MEM_OWNER_CH4_R","esp32p4::rmt::rx_chconf1::RX_FILTER_EN_CH4_R","esp32p4::rmt::rx_chconf1::MEM_RX_WRAP_EN_CH4_R","esp32p4::rmt::tx_chstatus::MEM_EMPTY_CH0_R","esp32p4::rmt::tx_chstatus::APB_MEM_WR_ERR_CH0_R","esp32p4::rmt::rx_chstatus::MEM_OWNER_ERR_CH4_R","esp32p4::rmt::rx_chstatus::MEM_FULL_CH4_R","esp32p4::rmt::rx_chstatus::APB_MEM_RD_ERR_CH4_R","esp32p4::rmt::int_raw::CH0_TX_END_INT_RAW_R","esp32p4::rmt::int_raw::CH1_TX_END_INT_RAW_R","esp32p4::rmt::int_raw::CH2_TX_END_INT_RAW_R","esp32p4::rmt::int_raw::CH3_TX_END_INT_RAW_R","esp32p4::rmt::int_raw::TX_CH0_ERR_INT_RAW_R","esp32p4::rmt::int_raw::TX_CH1_ERR_INT_RAW_R","esp32p4::rmt::int_raw::TX_CH2_ERR_INT_RAW_R","esp32p4::rmt::int_raw::TX_CH3_ERR_INT_RAW_R","esp32p4::rmt::int_raw::CH0_TX_THR_EVENT_INT_RAW_R","esp32p4::rmt::int_raw::CH1_TX_THR_EVENT_INT_RAW_R","esp32p4::rmt::int_raw::CH2_TX_THR_EVENT_INT_RAW_R","esp32p4::rmt::int_raw::CH3_TX_THR_EVENT_INT_RAW_R","esp32p4::rmt::int_raw::CH0_TX_LOOP_INT_RAW_R","esp32p4::rmt::int_raw::CH1_TX_LOOP_INT_RAW_R","esp32p4::rmt::int_raw::CH2_TX_LOOP_INT_RAW_R","esp32p4::rmt::int_raw::CH3_TX_LOOP_INT_RAW_R","esp32p4::rmt::int_raw::CH4_RX_END_INT_RAW_R","esp32p4::rmt::int_raw::CH5_RX_END_INT_RAW_R","esp32p4::rmt::int_raw::CH6_RX_END_INT_RAW_R","esp32p4::rmt::int_raw::CH7_RX_END_INT_RAW_R","esp32p4::rmt::int_raw::RX_CH4_ERR_INT_RAW_R","esp32p4::rmt::int_raw::RX_CH5_ERR_INT_RAW_R","esp32p4::rmt::int_raw::RX_CH6_ERR_INT_RAW_R","esp32p4::rmt::int_raw::RX_CH7_ERR_INT_RAW_R","esp32p4::rmt::int_raw::CH4_RX_THR_EVENT_INT_RAW_R","esp32p4::rmt::int_raw::CH5_RX_THR_EVENT_INT_RAW_R","esp32p4::rmt::int_raw::CH6_RX_THR_EVENT_INT_RAW_R","esp32p4::rmt::int_raw::CH7_RX_THR_EVENT_INT_RAW_R","esp32p4::rmt::int_raw::TX_CH3_DMA_ACCESS_FAIL_INT_RAW_R","esp32p4::rmt::int_raw::RX_CH7_DMA_ACCESS_FAIL_INT_RAW_R","esp32p4::rmt::int_st::CH0_TX_END_INT_ST_R","esp32p4::rmt::int_st::CH1_TX_END_INT_ST_R","esp32p4::rmt::int_st::CH2_TX_END_INT_ST_R","esp32p4::rmt::int_st::CH3_TX_END_INT_ST_R","esp32p4::rmt::int_st::TX_CH0_ERR_INT_ST_R","esp32p4::rmt::int_st::TX_CH1_ERR_INT_ST_R","esp32p4::rmt::int_st::TX_CH2_ERR_INT_ST_R","esp32p4::rmt::int_st::TX_CH3_ERR_INT_ST_R","esp32p4::rmt::int_st::CH0_TX_THR_EVENT_INT_ST_R","esp32p4::rmt::int_st::CH1_TX_THR_EVENT_INT_ST_R","esp32p4::rmt::int_st::CH2_TX_THR_EVENT_INT_ST_R","esp32p4::rmt::int_st::CH3_TX_THR_EVENT_INT_ST_R","esp32p4::rmt::int_st::CH0_TX_LOOP_INT_ST_R","esp32p4::rmt::int_st::CH1_TX_LOOP_INT_ST_R","esp32p4::rmt::int_st::CH2_TX_LOOP_INT_ST_R","esp32p4::rmt::int_st::CH3_TX_LOOP_INT_ST_R","esp32p4::rmt::int_st::CH4_RX_END_INT_ST_R","esp32p4::rmt::int_st::CH5_RX_END_INT_ST_R","esp32p4::rmt::int_st::CH6_RX_END_INT_ST_R","esp32p4::rmt::int_st::CH7_RX_END_INT_ST_R","esp32p4::rmt::int_st::RX_CH4_ERR_INT_ST_R","esp32p4::rmt::int_st::RX_CH5_ERR_INT_ST_R","esp32p4::rmt::int_st::RX_CH6_ERR_INT_ST_R","esp32p4::rmt::int_st::RX_CH7_ERR_INT_ST_R","esp32p4::rmt::int_st::CH4_RX_THR_EVENT_INT_ST_R","esp32p4::rmt::int_st::CH5_RX_THR_EVENT_INT_ST_R","esp32p4::rmt::int_st::CH6_RX_THR_EVENT_INT_ST_R","esp32p4::rmt::int_st::CH7_RX_THR_EVENT_INT_ST_R","esp32p4::rmt::int_st::TX_CH3_DMA_ACCESS_FAIL_INT_ST_R","esp32p4::rmt::int_st::RX_CH7_DMA_ACCESS_FAIL_INT_ST_R","esp32p4::rmt::int_ena::CH0_TX_END_INT_ENA_R","esp32p4::rmt::int_ena::CH1_TX_END_INT_ENA_R","esp32p4::rmt::int_ena::CH2_TX_END_INT_ENA_R","esp32p4::rmt::int_ena::CH3_TX_END_INT_ENA_R","esp32p4::rmt::int_ena::TX_CH0_ERR_INT_ENA_R","esp32p4::rmt::int_ena::TX_CH1_ERR_INT_ENA_R","esp32p4::rmt::int_ena::TX_CH2_ERR_INT_ENA_R","esp32p4::rmt::int_ena::TX_CH3_ERR_INT_ENA_R","esp32p4::rmt::int_ena::CH0_TX_THR_EVENT_INT_ENA_R","esp32p4::rmt::int_ena::CH1_TX_THR_EVENT_INT_ENA_R","esp32p4::rmt::int_ena::CH2_TX_THR_EVENT_INT_ENA_R","esp32p4::rmt::int_ena::CH3_TX_THR_EVENT_INT_ENA_R","esp32p4::rmt::int_ena::CH0_TX_LOOP_INT_ENA_R","esp32p4::rmt::int_ena::CH1_TX_LOOP_INT_ENA_R","esp32p4::rmt::int_ena::CH2_TX_LOOP_INT_ENA_R","esp32p4::rmt::int_ena::CH3_TX_LOOP_INT_ENA_R","esp32p4::rmt::int_ena::CH4_RX_END_INT_ENA_R","esp32p4::rmt::int_ena::CH5_RX_END_INT_ENA_R","esp32p4::rmt::int_ena::CH6_RX_END_INT_ENA_R","esp32p4::rmt::int_ena::CH7_RX_END_INT_ENA_R","esp32p4::rmt::int_ena::CH4_ERR_INT_ENA_R","esp32p4::rmt::int_ena::CH5_ERR_INT_ENA_R","esp32p4::rmt::int_ena::CH6_ERR_INT_ENA_R","esp32p4::rmt::int_ena::CH7_ERR_INT_ENA_R","esp32p4::rmt::int_ena::CH4_RX_THR_EVENT_INT_ENA_R","esp32p4::rmt::int_ena::CH5_RX_THR_EVENT_INT_ENA_R","esp32p4::rmt::int_ena::CH6_RX_THR_EVENT_INT_ENA_R","esp32p4::rmt::int_ena::CH7_RX_THR_EVENT_INT_ENA_R","esp32p4::rmt::int_ena::TX_CH3_DMA_ACCESS_FAIL_INT_ENA_R","esp32p4::rmt::int_ena::RX_CH7_DMA_ACCESS_FAIL_INT_ENA_R","esp32p4::rmt::ch_tx_lim::TX_LOOP_CNT_EN_CH_R","esp32p4::rmt::ch_tx_lim::LOOP_STOP_EN_CH_R","esp32p4::rmt::sys_conf::APB_FIFO_MASK_R","esp32p4::rmt::sys_conf::MEM_CLK_FORCE_ON_R","esp32p4::rmt::sys_conf::MEM_FORCE_PD_R","esp32p4::rmt::sys_conf::MEM_FORCE_PU_R","esp32p4::rmt::sys_conf::SCLK_ACTIVE_R","esp32p4::rmt::sys_conf::CLK_EN_R","esp32p4::rmt::tx_sim::CH0_R","esp32p4::rmt::tx_sim::CH1_R","esp32p4::rmt::tx_sim::CH2_R","esp32p4::rmt::tx_sim::CH3_R","esp32p4::rmt::tx_sim::EN_R","esp32p4::rsa::query_clean::QUERY_CLEAN_R","esp32p4::rsa::query_idle::QUERY_IDLE_R","esp32p4::rsa::constant_time::CONSTANT_TIME_R","esp32p4::rsa::search_enable::SEARCH_ENABLE_R","esp32p4::rsa::int_ena::INT_ENA_R","esp32p4::lp_adc::reader1_ctrl::SAR1_CLK_GATED_R","esp32p4::lp_adc::reader1_ctrl::SAR1_DATA_INV_R","esp32p4::lp_adc::reader1_ctrl::SAR1_INT_EN_R","esp32p4::lp_adc::meas1_ctrl2::MEAS1_DONE_SAR_R","esp32p4::lp_adc::meas1_ctrl2::MEAS1_START_SAR_R","esp32p4::lp_adc::meas1_ctrl2::MEAS1_START_FORCE_R","esp32p4::lp_adc::meas1_ctrl2::SAR1_EN_PAD_FORCE_R","esp32p4::lp_adc::meas1_mux::SAR1_DIG_FORCE_R","esp32p4::lp_adc::amp_ctrl2::SAR1_DAC_XPD_FSM_IDLE_R","esp32p4::lp_adc::amp_ctrl2::XPD_SAR_AMP_FSM_IDLE_R","esp32p4::lp_adc::amp_ctrl2::AMP_RST_FB_FSM_IDLE_R","esp32p4::lp_adc::amp_ctrl2::AMP_SHORT_REF_FSM_IDLE_R","esp32p4::lp_adc::amp_ctrl2::AMP_SHORT_REF_GND_FSM_IDLE_R","esp32p4::lp_adc::amp_ctrl2::XPD_SAR_FSM_IDLE_R","esp32p4::lp_adc::amp_ctrl2::SAR_RSTB_FSM_IDLE_R","esp32p4::lp_adc::reader2_ctrl::SAR2_CLK_GATED_R","esp32p4::lp_adc::reader2_ctrl::SAR2_DATA_INV_R","esp32p4::lp_adc::reader2_ctrl::SAR2_INT_EN_R","esp32p4::lp_adc::meas2_ctrl1::SAR2_PWDET_CAL_EN_R","esp32p4::lp_adc::meas2_ctrl1::SAR2_PKDET_CAL_EN_R","esp32p4::lp_adc::meas2_ctrl1::SAR2_EN_TEST_R","esp32p4::lp_adc::meas2_ctrl2::MEAS2_DONE_SAR_R","esp32p4::lp_adc::meas2_ctrl2::MEAS2_START_SAR_R","esp32p4::lp_adc::meas2_ctrl2::MEAS2_START_FORCE_R","esp32p4::lp_adc::meas2_ctrl2::SAR2_EN_PAD_FORCE_R","esp32p4::lp_adc::meas2_mux::SAR2_RTC_FORCE_R","esp32p4::lp_adc::reg_clken::CLK_EN_R","esp32p4::lp_adc::cocpu_int_raw::COCPU_SARADC1_INT_RAW_R","esp32p4::lp_adc::cocpu_int_raw::COCPU_SARADC2_INT_RAW_R","esp32p4::lp_adc::cocpu_int_raw::COCPU_SARADC1_ERROR_INT_RAW_R","esp32p4::lp_adc::cocpu_int_raw::COCPU_SARADC2_ERROR_INT_RAW_R","esp32p4::lp_adc::cocpu_int_raw::COCPU_SARADC1_WAKE_INT_RAW_R","esp32p4::lp_adc::cocpu_int_raw::COCPU_SARADC2_WAKE_INT_RAW_R","esp32p4::lp_adc::int_ena::COCPU_SARADC1_INT_ENA_R","esp32p4::lp_adc::int_ena::COCPU_SARADC2_INT_ENA_R","esp32p4::lp_adc::int_ena::COCPU_SARADC1_ERROR_INT_ENA_R","esp32p4::lp_adc::int_ena::COCPU_SARADC2_ERROR_INT_ENA_R","esp32p4::lp_adc::int_ena::COCPU_SARADC1_WAKE_INT_ENA_R","esp32p4::lp_adc::int_ena::COCPU_SARADC2_WAKE_INT_ENA_R","esp32p4::lp_adc::int_st::COCPU_SARADC1_INT_ST_R","esp32p4::lp_adc::int_st::COCPU_SARADC2_INT_ST_R","esp32p4::lp_adc::int_st::COCPU_SARADC1_ERROR_INT_ST_R","esp32p4::lp_adc::int_st::COCPU_SARADC2_ERROR_INT_ST_R","esp32p4::lp_adc::int_st::COCPU_SARADC1_WAKE_INT_ST_R","esp32p4::lp_adc::int_st::COCPU_SARADC2_WAKE_INT_ST_R","esp32p4::lp_adc::wakeup1::SAR1_WAKEUP_OVER_UPPER_TH_R","esp32p4::lp_adc::wakeup1::SAR1_WAKEUP_EN_R","esp32p4::lp_adc::wakeup1::SAR1_WAKEUP_MODE_R","esp32p4::lp_adc::wakeup2::SAR2_WAKEUP_OVER_UPPER_TH_R","esp32p4::lp_adc::wakeup2::SAR2_WAKEUP_EN_R","esp32p4::lp_adc::wakeup2::SAR2_WAKEUP_MODE_R","esp32p4::lp_adc::wakeup_sel::SAR_WAKEUP_SEL_R","esp32p4::lp_adc::sar1_hw_wakeup::ADC1_HW_READ_EN_I_R","esp32p4::lp_adc::sar2_hw_wakeup::ADC2_HW_READ_EN_I_R","esp32p4::lp_adc::rnd_eco_cs::RND_ECO_EN_R","esp32p4::lp_adc::rnd_eco_cs::RND_ECO_RESULT_R","esp32p4::lp_timer::update::MAIN_TIMER_XTAL_OFF_R","esp32p4::lp_timer::update::MAIN_TIMER_SYS_STALL_R","esp32p4::lp_timer::update::MAIN_TIMER_SYS_RST_R","esp32p4::lp_timer::int_raw::OVERFLOW_RAW_R","esp32p4::lp_timer::int_raw::SOC_WAKEUP_INT_RAW_R","esp32p4::lp_timer::int_st::OVERFLOW_ST_R","esp32p4::lp_timer::int_st::SOC_WAKEUP_INT_ST_R","esp32p4::lp_timer::int_ena::OVERFLOW_ENA_R","esp32p4::lp_timer::int_ena::SOC_WAKEUP_INT_ENA_R","esp32p4::lp_timer::lp_int_raw::MAIN_TIMER_OVERFLOW_LP_INT_RAW_R","esp32p4::lp_timer::lp_int_raw::MAIN_TIMER_LP_INT_RAW_R","esp32p4::lp_timer::lp_int_st::MAIN_TIMER_OVERFLOW_LP_INT_ST_R","esp32p4::lp_timer::lp_int_st::MAIN_TIMER_LP_INT_ST_R","esp32p4::lp_timer::lp_int_ena::MAIN_TIMER_OVERFLOW_LP_INT_ENA_R","esp32p4::lp_timer::lp_int_ena::MAIN_TIMER_LP_INT_ENA_R","esp32p4::lp_timer::date::CLK_EN_R","esp32p4::lp_touch::int_raw::SCAN_DONE_INT_RAW_R","esp32p4::lp_touch::int_raw::DONE_INT_RAW_R","esp32p4::lp_touch::int_raw::ACTIVE_INT_RAW_R","esp32p4::lp_touch::int_raw::INACTIVE_INT_RAW_R","esp32p4::lp_touch::int_raw::TIMEOUT_INT_RAW_R","esp32p4::lp_touch::int_raw::APPROACH_LOOP_DONE_INT_RAW_R","esp32p4::lp_touch::int_st::SCAN_DONE_INT_ST_R","esp32p4::lp_touch::int_st::DONE_INT_ST_R","esp32p4::lp_touch::int_st::ACTIVE_INT_ST_R","esp32p4::lp_touch::int_st::INACTIVE_INT_ST_R","esp32p4::lp_touch::int_st::TIMEOUT_INT_ST_R","esp32p4::lp_touch::int_st::APPROACH_LOOP_DONE_INT_ST_R","esp32p4::lp_touch::int_ena::SCAN_DONE_INT_ENA_R","esp32p4::lp_touch::int_ena::DONE_INT_ENA_R","esp32p4::lp_touch::int_ena::ACTIVE_INT_ENA_R","esp32p4::lp_touch::int_ena::INACTIVE_INT_ENA_R","esp32p4::lp_touch::int_ena::TIMEOUT_INT_ENA_R","esp32p4::lp_touch::int_ena::APPROACH_LOOP_DONE_INT_ENA_R","esp32p4::lp_touch::chn_status::MEAS_DONE_R","esp32p4::lp_touch::date::RTC_CLK_EN_R","esp32p4::lp_wdt::config0::WDT_CHIP_RESET_EN_R","esp32p4::lp_wdt::config0::WDT_PAUSE_IN_SLP_R","esp32p4::lp_wdt::config0::WDT_APPCPU_RESET_EN_R","esp32p4::lp_wdt::config0::WDT_PROCPU_RESET_EN_R","esp32p4::lp_wdt::config0::WDT_FLASHBOOT_MOD_EN_R","esp32p4::lp_wdt::config0::WDT_EN_R","esp32p4::lp_wdt::swd_config::SWD_RESET_FLAG_R","esp32p4::lp_wdt::swd_config::SWD_AUTO_FEED_EN_R","esp32p4::lp_wdt::swd_config::SWD_DISABLE_R","esp32p4::lp_wdt::int_raw::SUPER_WDT_INT_RAW_R","esp32p4::lp_wdt::int_raw::LP_WDT_INT_RAW_R","esp32p4::lp_wdt::int_st::SUPER_WDT_INT_ST_R","esp32p4::lp_wdt::int_st::LP_WDT_INT_ST_R","esp32p4::lp_wdt::int_ena::SUPER_WDT_INT_ENA_R","esp32p4::lp_wdt::int_ena::LP_WDT_INT_ENA_R","esp32p4::lp_wdt::date::CLK_EN_R","esp32p4::sdhost::ctrl::CONTROLLER_RESET_R","esp32p4::sdhost::ctrl::FIFO_RESET_R","esp32p4::sdhost::ctrl::DMA_RESET_R","esp32p4::sdhost::ctrl::INT_ENABLE_R","esp32p4::sdhost::ctrl::READ_WAIT_R","esp32p4::sdhost::ctrl::SEND_IRQ_RESPONSE_R","esp32p4::sdhost::ctrl::ABORT_READ_DATA_R","esp32p4::sdhost::ctrl::SEND_CCSD_R","esp32p4::sdhost::ctrl::SEND_AUTO_STOP_CCSD_R","esp32p4::sdhost::ctrl::CEATA_DEVICE_INTERRUPT_STATUS_R","esp32p4::sdhost::cmd::RESPONSE_EXPECT_R","esp32p4::sdhost::cmd::RESPONSE_LENGTH_R","esp32p4::sdhost::cmd::CHECK_RESPONSE_CRC_R","esp32p4::sdhost::cmd::DATA_EXPECTED_R","esp32p4::sdhost::cmd::READ_WRITE_R","esp32p4::sdhost::cmd::TRANSFER_MODE_R","esp32p4::sdhost::cmd::SEND_AUTO_STOP_R","esp32p4::sdhost::cmd::WAIT_PRVDATA_COMPLETE_R","esp32p4::sdhost::cmd::STOP_ABORT_CMD_R","esp32p4::sdhost::cmd::SEND_INITIALIZATION_R","esp32p4::sdhost::cmd::UPDATE_CLOCK_REGISTERS_ONLY_R","esp32p4::sdhost::cmd::READ_CEATA_DEVICE_R","esp32p4::sdhost::cmd::CCS_EXPECTED_R","esp32p4::sdhost::cmd::USE_HOLE_R","esp32p4::sdhost::cmd::START_CMD_R","esp32p4::sdhost::status::FIFO_RX_WATERMARK_R","esp32p4::sdhost::status::FIFO_TX_WATERMARK_R","esp32p4::sdhost::status::FIFO_EMPTY_R","esp32p4::sdhost::status::FIFO_FULL_R","esp32p4::sdhost::status::DATA_3_STATUS_R","esp32p4::sdhost::status::DATA_BUSY_R","esp32p4::sdhost::status::DATA_STATE_MC_BUSY_R","esp32p4::sdhost::hcon::CARD_TYPE_R","esp32p4::sdhost::hcon::BUS_TYPE_R","esp32p4::sdhost::hcon::RAM_INDISE_R","esp32p4::sdhost::hcon::HOLD_R","esp32p4::sdhost::bmod::SWR_R","esp32p4::sdhost::bmod::FB_R","esp32p4::sdhost::bmod::DE_R","esp32p4::sdhost::idsts::TI_R","esp32p4::sdhost::idsts::RI_R","esp32p4::sdhost::idsts::FBE_R","esp32p4::sdhost::idsts::DU_R","esp32p4::sdhost::idsts::CES_R","esp32p4::sdhost::idsts::NIS_R","esp32p4::sdhost::idsts::AIS_R","esp32p4::sdhost::idinten::TI_R","esp32p4::sdhost::idinten::RI_R","esp32p4::sdhost::idinten::FBE_R","esp32p4::sdhost::idinten::DU_R","esp32p4::sdhost::idinten::CES_R","esp32p4::sdhost::idinten::NI_R","esp32p4::sdhost::idinten::AI_R","esp32p4::sdhost::cardthrctl::CARDRDTHREN_R","esp32p4::sdhost::cardthrctl::CARDCLRINTEN_R","esp32p4::sdhost::cardthrctl::CARDWRTHREN_R","esp32p4::sdhost::emmcddr::HS400_MODE_R","esp32p4::sdhost::clk_edge_sel::ESDIO_MODE_R","esp32p4::sdhost::clk_edge_sel::ESD_MODE_R","esp32p4::sdhost::clk_edge_sel::CCLK_EN_R","esp32p4::sdhost::clk_edge_sel::ULTRA_HIGH_SPEED_MODE_R","esp32p4::sdhost::dll_clk_conf::DLL_CCLK_IN_SLF_EN_R","esp32p4::sdhost::dll_clk_conf::DLL_CCLK_IN_DRV_EN_R","esp32p4::sdhost::dll_clk_conf::DLL_CCLK_IN_SAM_EN_R","esp32p4::sdhost::dll_conf::DLL_CAL_STOP_R","esp32p4::sdhost::dll_conf::DLL_CAL_END_R","esp32p4::sha::busy::STATE_R","esp32p4::sha::irq_ena::INTERRUPT_ENA_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA0_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA1_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA2_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA3_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA4_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA5_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA6_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA7_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA8_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA9_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA10_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA11_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA12_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA13_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA14_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA15_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA16_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA17_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA18_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA19_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA20_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA21_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA22_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA23_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA24_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA25_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA26_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA27_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA28_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA29_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA30_R","esp32p4::soc_etm::ch_ena_ad0::CH_ENA31_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA32_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA33_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA34_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA35_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA36_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA37_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA38_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA39_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA40_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA41_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA42_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA43_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA44_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA45_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA46_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA47_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA48_R","esp32p4::soc_etm::ch_ena_ad1::CH_ENA49_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH0_RISE_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH1_RISE_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH2_RISE_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH3_RISE_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH4_RISE_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH5_RISE_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH6_RISE_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH7_RISE_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH0_FALL_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH1_FALL_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH2_FALL_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH3_FALL_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH4_FALL_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH5_FALL_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH6_FALL_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH7_FALL_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH0_ANY_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH1_ANY_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH2_ANY_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH3_ANY_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH4_ANY_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH5_ANY_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH6_ANY_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_CH7_ANY_EDGE_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_ZERO_DET_POS0_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_ZERO_DET_NEG0_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_ZERO_DET_POS1_ST_R","esp32p4::soc_etm::evt_st0::GPIO_EVT_ZERO_DET_NEG1_ST_R","esp32p4::soc_etm::evt_st0::LEDC_EVT_DUTY_CHNG_END_CH0_ST_R","esp32p4::soc_etm::evt_st0::LEDC_EVT_DUTY_CHNG_END_CH1_ST_R","esp32p4::soc_etm::evt_st0::LEDC_EVT_DUTY_CHNG_END_CH2_ST_R","esp32p4::soc_etm::evt_st0::LEDC_EVT_DUTY_CHNG_END_CH3_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_DUTY_CHNG_END_CH4_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_DUTY_CHNG_END_CH5_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_DUTY_CHNG_END_CH6_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_DUTY_CHNG_END_CH7_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_OVF_CNT_PLS_CH0_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_OVF_CNT_PLS_CH1_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_OVF_CNT_PLS_CH2_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_OVF_CNT_PLS_CH3_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_OVF_CNT_PLS_CH4_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_OVF_CNT_PLS_CH5_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_OVF_CNT_PLS_CH6_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_OVF_CNT_PLS_CH7_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_TIME_OVF_TIMER0_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_TIME_OVF_TIMER1_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_TIME_OVF_TIMER2_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_TIME_OVF_TIMER3_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_TIMER0_CMP_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_TIMER1_CMP_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_TIMER2_CMP_ST_R","esp32p4::soc_etm::evt_st1::LEDC_EVT_TIMER3_CMP_ST_R","esp32p4::soc_etm::evt_st1::TG0_EVT_CNT_CMP_TIMER0_ST_R","esp32p4::soc_etm::evt_st1::TG0_EVT_CNT_CMP_TIMER1_ST_R","esp32p4::soc_etm::evt_st1::TG1_EVT_CNT_CMP_TIMER0_ST_R","esp32p4::soc_etm::evt_st1::TG1_EVT_CNT_CMP_TIMER1_ST_R","esp32p4::soc_etm::evt_st1::SYSTIMER_EVT_CNT_CMP0_ST_R","esp32p4::soc_etm::evt_st1::SYSTIMER_EVT_CNT_CMP1_ST_R","esp32p4::soc_etm::evt_st1::SYSTIMER_EVT_CNT_CMP2_ST_R","esp32p4::soc_etm::evt_st1::MCPWM0_EVT_TIMER0_STOP_ST_R","esp32p4::soc_etm::evt_st1::MCPWM0_EVT_TIMER1_STOP_ST_R","esp32p4::soc_etm::evt_st1::MCPWM0_EVT_TIMER2_STOP_ST_R","esp32p4::soc_etm::evt_st1::MCPWM0_EVT_TIMER0_TEZ_ST_R","esp32p4::soc_etm::evt_st1::MCPWM0_EVT_TIMER1_TEZ_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TIMER2_TEZ_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TIMER0_TEP_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TIMER1_TEP_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TIMER2_TEP_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP0_TEA_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP1_TEA_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP2_TEA_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP0_TEB_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP1_TEB_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP2_TEB_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_F0_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_F1_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_F2_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_F0_CLR_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_F1_CLR_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_F2_CLR_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TZ0_CBC_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TZ1_CBC_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TZ2_CBC_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TZ0_OST_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TZ1_OST_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_TZ2_OST_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_CAP0_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_CAP1_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_CAP2_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP0_TEE1_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP1_TEE1_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP2_TEE1_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP0_TEE2_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP1_TEE2_ST_R","esp32p4::soc_etm::evt_st2::MCPWM0_EVT_OP2_TEE2_ST_R","esp32p4::soc_etm::evt_st2::MCPWM1_EVT_TIMER0_STOP_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TIMER1_STOP_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TIMER2_STOP_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TIMER0_TEZ_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TIMER1_TEZ_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TIMER2_TEZ_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TIMER0_TEP_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TIMER1_TEP_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TIMER2_TEP_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP0_TEA_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP1_TEA_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP2_TEA_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP0_TEB_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP1_TEB_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP2_TEB_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_F0_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_F1_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_F2_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_F0_CLR_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_F1_CLR_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_F2_CLR_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TZ0_CBC_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TZ1_CBC_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TZ2_CBC_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TZ0_OST_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TZ1_OST_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_TZ2_OST_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_CAP0_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_CAP1_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_CAP2_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP0_TEE1_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP1_TEE1_ST_R","esp32p4::soc_etm::evt_st3::MCPWM1_EVT_OP2_TEE1_ST_R","esp32p4::soc_etm::evt_st4::MCPWM1_EVT_OP0_TEE2_ST_R","esp32p4::soc_etm::evt_st4::MCPWM1_EVT_OP1_TEE2_ST_R","esp32p4::soc_etm::evt_st4::MCPWM1_EVT_OP2_TEE2_ST_R","esp32p4::soc_etm::evt_st4::ADC_EVT_CONV_CMPLT0_ST_R","esp32p4::soc_etm::evt_st4::ADC_EVT_EQ_ABOVE_THRESH0_ST_R","esp32p4::soc_etm::evt_st4::ADC_EVT_EQ_ABOVE_THRESH1_ST_R","esp32p4::soc_etm::evt_st4::ADC_EVT_EQ_BELOW_THRESH0_ST_R","esp32p4::soc_etm::evt_st4::ADC_EVT_EQ_BELOW_THRESH1_ST_R","esp32p4::soc_etm::evt_st4::ADC_EVT_RESULT_DONE0_ST_R","esp32p4::soc_etm::evt_st4::ADC_EVT_STOPPED0_ST_R","esp32p4::soc_etm::evt_st4::ADC_EVT_STARTED0_ST_R","esp32p4::soc_etm::evt_st4::REGDMA_EVT_DONE0_ST_R","esp32p4::soc_etm::evt_st4::REGDMA_EVT_DONE1_ST_R","esp32p4::soc_etm::evt_st4::REGDMA_EVT_DONE2_ST_R","esp32p4::soc_etm::evt_st4::REGDMA_EVT_DONE3_ST_R","esp32p4::soc_etm::evt_st4::REGDMA_EVT_ERR0_ST_R","esp32p4::soc_etm::evt_st4::REGDMA_EVT_ERR1_ST_R","esp32p4::soc_etm::evt_st4::REGDMA_EVT_ERR2_ST_R","esp32p4::soc_etm::evt_st4::REGDMA_EVT_ERR3_ST_R","esp32p4::soc_etm::evt_st4::TMPSNSR_EVT_OVER_LIMIT_ST_R","esp32p4::soc_etm::evt_st4::I2S0_EVT_RX_DONE_ST_R","esp32p4::soc_etm::evt_st4::I2S0_EVT_TX_DONE_ST_R","esp32p4::soc_etm::evt_st4::I2S0_EVT_X_WORDS_RECEIVED_ST_R","esp32p4::soc_etm::evt_st4::I2S0_EVT_X_WORDS_SENT_ST_R","esp32p4::soc_etm::evt_st4::I2S1_EVT_RX_DONE_ST_R","esp32p4::soc_etm::evt_st4::I2S1_EVT_TX_DONE_ST_R","esp32p4::soc_etm::evt_st4::I2S1_EVT_X_WORDS_RECEIVED_ST_R","esp32p4::soc_etm::evt_st4::I2S1_EVT_X_WORDS_SENT_ST_R","esp32p4::soc_etm::evt_st4::I2S2_EVT_RX_DONE_ST_R","esp32p4::soc_etm::evt_st4::I2S2_EVT_TX_DONE_ST_R","esp32p4::soc_etm::evt_st4::I2S2_EVT_X_WORDS_RECEIVED_ST_R","esp32p4::soc_etm::evt_st4::I2S2_EVT_X_WORDS_SENT_ST_R","esp32p4::soc_etm::evt_st5::ULP_EVT_ERR_INTR_ST_R","esp32p4::soc_etm::evt_st5::ULP_EVT_HALT_ST_R","esp32p4::soc_etm::evt_st5::ULP_EVT_START_INTR_ST_R","esp32p4::soc_etm::evt_st5::RTC_EVT_TICK_ST_R","esp32p4::soc_etm::evt_st5::RTC_EVT_OVF_ST_R","esp32p4::soc_etm::evt_st5::RTC_EVT_CMP_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_DONE_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_DONE_CH1_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_DONE_CH2_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_SUC_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_SUC_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_SUC_EOF_CH2_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_FIFO_EMPTY_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_FIFO_EMPTY_CH1_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_FIFO_EMPTY_CH2_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_FIFO_FULL_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_FIFO_FULL_CH1_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_IN_FIFO_FULL_CH2_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_DONE_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_DONE_CH1_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_DONE_CH2_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_EOF_CH2_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_TOTAL_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_TOTAL_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_TOTAL_EOF_CH2_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH1_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH2_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_FIFO_FULL_CH0_ST_R","esp32p4::soc_etm::evt_st5::PDMA_AHB_EVT_OUT_FIFO_FULL_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AHB_EVT_OUT_FIFO_FULL_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_DONE_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_DONE_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_DONE_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_SUC_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_SUC_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_SUC_EOF_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_FIFO_EMPTY_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_FIFO_EMPTY_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_FIFO_EMPTY_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_FIFO_FULL_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_FIFO_FULL_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_IN_FIFO_FULL_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_DONE_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_DONE_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_DONE_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_EOF_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_TOTAL_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_TOTAL_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_TOTAL_EOF_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH2_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_FIFO_FULL_CH0_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_FIFO_FULL_CH1_ST_R","esp32p4::soc_etm::evt_st6::PDMA_AXI_EVT_OUT_FIFO_FULL_CH2_ST_R","esp32p4::soc_etm::evt_st6::PMU_EVT_SLEEP_WEEKUP_ST_R","esp32p4::soc_etm::evt_st6::DMA2D_EVT_IN_DONE_CH0_ST_R","esp32p4::soc_etm::evt_st6::DMA2D_EVT_IN_DONE_CH1_ST_R","esp32p4::soc_etm::evt_st6::DMA2D_EVT_IN_SUC_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_IN_SUC_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_DONE_CH0_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_DONE_CH1_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_DONE_CH2_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_EOF_CH2_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_TOTAL_EOF_CH0_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_TOTAL_EOF_CH1_ST_R","esp32p4::soc_etm::evt_st7::DMA2D_EVT_OUT_TOTAL_EOF_CH2_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH0_SET_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH1_SET_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH2_SET_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH3_SET_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH4_SET_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH5_SET_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH6_SET_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH7_SET_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH0_CLEAR_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH1_CLEAR_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH2_CLEAR_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH3_CLEAR_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH4_CLEAR_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH5_CLEAR_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH6_CLEAR_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH7_CLEAR_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH0_TOGGLE_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH1_TOGGLE_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH2_TOGGLE_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH3_TOGGLE_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH4_TOGGLE_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH5_TOGGLE_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH6_TOGGLE_ST_R","esp32p4::soc_etm::task_st0::GPIO_TASK_CH7_TOGGLE_ST_R","esp32p4::soc_etm::task_st0::LEDC_TASK_TIMER0_RES_UPDATE_ST_R","esp32p4::soc_etm::task_st0::LEDC_TASK_TIMER1_RES_UPDATE_ST_R","esp32p4::soc_etm::task_st0::LEDC_TASK_TIMER2_RES_UPDATE_ST_R","esp32p4::soc_etm::task_st0::LEDC_TASK_TIMER3_RES_UPDATE_ST_R","esp32p4::soc_etm::task_st0::LEDC_TASK_DUTY_SCALE_UPDATE_CH0_ST_R","esp32p4::soc_etm::task_st0::LEDC_TASK_DUTY_SCALE_UPDATE_CH1_ST_R","esp32p4::soc_etm::task_st0::LEDC_TASK_DUTY_SCALE_UPDATE_CH2_ST_R","esp32p4::soc_etm::task_st0::LEDC_TASK_DUTY_SCALE_UPDATE_CH3_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_DUTY_SCALE_UPDATE_CH4_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_DUTY_SCALE_UPDATE_CH5_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_DUTY_SCALE_UPDATE_CH6_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_DUTY_SCALE_UPDATE_CH7_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER0_CAP_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER1_CAP_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER2_CAP_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER3_CAP_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_SIG_OUT_DIS_CH0_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_SIG_OUT_DIS_CH1_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_SIG_OUT_DIS_CH2_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_SIG_OUT_DIS_CH3_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_SIG_OUT_DIS_CH4_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_SIG_OUT_DIS_CH5_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_SIG_OUT_DIS_CH6_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_SIG_OUT_DIS_CH7_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_OVF_CNT_RST_CH0_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_OVF_CNT_RST_CH1_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_OVF_CNT_RST_CH2_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_OVF_CNT_RST_CH3_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_OVF_CNT_RST_CH4_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_OVF_CNT_RST_CH5_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_OVF_CNT_RST_CH6_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_OVF_CNT_RST_CH7_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER0_RST_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER1_RST_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER2_RST_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER3_RST_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER0_RESUME_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER1_RESUME_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER2_RESUME_ST_R","esp32p4::soc_etm::task_st1::LEDC_TASK_TIMER3_RESUME_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_TIMER0_PAUSE_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_TIMER1_PAUSE_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_TIMER2_PAUSE_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_TIMER3_PAUSE_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESTART_CH0_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESTART_CH1_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESTART_CH2_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESTART_CH3_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESTART_CH4_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESTART_CH5_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESTART_CH6_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESTART_CH7_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_PAUSE_CH0_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_PAUSE_CH1_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_PAUSE_CH2_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_PAUSE_CH3_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_PAUSE_CH4_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_PAUSE_CH5_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_PAUSE_CH6_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_PAUSE_CH7_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESUME_CH0_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESUME_CH1_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESUME_CH2_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESUME_CH3_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESUME_CH4_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESUME_CH5_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESUME_CH6_ST_R","esp32p4::soc_etm::task_st2::LEDC_TASK_GAMMA_RESUME_CH7_ST_R","esp32p4::soc_etm::task_st2::TG0_TASK_CNT_START_TIMER0_ST_R","esp32p4::soc_etm::task_st2::TG0_TASK_ALARM_START_TIMER0_ST_R","esp32p4::soc_etm::task_st2::TG0_TASK_CNT_STOP_TIMER0_ST_R","esp32p4::soc_etm::task_st2::TG0_TASK_CNT_RELOAD_TIMER0_ST_R","esp32p4::soc_etm::task_st3::TG0_TASK_CNT_CAP_TIMER0_ST_R","esp32p4::soc_etm::task_st3::TG0_TASK_CNT_START_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG0_TASK_ALARM_START_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG0_TASK_CNT_STOP_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG0_TASK_CNT_RELOAD_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG0_TASK_CNT_CAP_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_CNT_START_TIMER0_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_ALARM_START_TIMER0_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_CNT_STOP_TIMER0_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_CNT_RELOAD_TIMER0_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_CNT_CAP_TIMER0_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_CNT_START_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_ALARM_START_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_CNT_STOP_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_CNT_RELOAD_TIMER1_ST_R","esp32p4::soc_etm::task_st3::TG1_TASK_CNT_CAP_TIMER1_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_CMPR0_A_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_CMPR1_A_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_CMPR2_A_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_CMPR0_B_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_CMPR1_B_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_CMPR2_B_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_GEN_STOP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TIMER0_SYN_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TIMER1_SYN_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TIMER2_SYN_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TIMER0_PERIOD_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TIMER1_PERIOD_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TIMER2_PERIOD_UP_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TZ0_OST_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TZ1_OST_ST_R","esp32p4::soc_etm::task_st3::MCPWM0_TASK_TZ2_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM0_TASK_CLR0_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM0_TASK_CLR1_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM0_TASK_CLR2_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM0_TASK_CAP0_ST_R","esp32p4::soc_etm::task_st4::MCPWM0_TASK_CAP1_ST_R","esp32p4::soc_etm::task_st4::MCPWM0_TASK_CAP2_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CMPR0_A_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CMPR1_A_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CMPR2_A_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CMPR0_B_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CMPR1_B_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CMPR2_B_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_GEN_STOP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TIMER0_SYN_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TIMER1_SYN_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TIMER2_SYN_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TIMER0_PERIOD_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TIMER1_PERIOD_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TIMER2_PERIOD_UP_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TZ0_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TZ1_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_TZ2_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CLR0_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CLR1_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CLR2_OST_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CAP0_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CAP1_ST_R","esp32p4::soc_etm::task_st4::MCPWM1_TASK_CAP2_ST_R","esp32p4::soc_etm::task_st4::ADC_TASK_SAMPLE0_ST_R","esp32p4::soc_etm::task_st4::ADC_TASK_SAMPLE1_ST_R","esp32p4::soc_etm::task_st4::ADC_TASK_START0_ST_R","esp32p4::soc_etm::task_st4::ADC_TASK_STOP0_ST_R","esp32p4::soc_etm::task_st5::REGDMA_TASK_START0_ST_R","esp32p4::soc_etm::task_st5::REGDMA_TASK_START1_ST_R","esp32p4::soc_etm::task_st5::REGDMA_TASK_START2_ST_R","esp32p4::soc_etm::task_st5::REGDMA_TASK_START3_ST_R","esp32p4::soc_etm::task_st5::TMPSNSR_TASK_START_SAMPLE_ST_R","esp32p4::soc_etm::task_st5::TMPSNSR_TASK_STOP_SAMPLE_ST_R","esp32p4::soc_etm::task_st5::I2S0_TASK_START_RX_ST_R","esp32p4::soc_etm::task_st5::I2S0_TASK_START_TX_ST_R","esp32p4::soc_etm::task_st5::I2S0_TASK_STOP_RX_ST_R","esp32p4::soc_etm::task_st5::I2S0_TASK_STOP_TX_ST_R","esp32p4::soc_etm::task_st5::I2S1_TASK_START_RX_ST_R","esp32p4::soc_etm::task_st5::I2S1_TASK_START_TX_ST_R","esp32p4::soc_etm::task_st5::I2S1_TASK_STOP_RX_ST_R","esp32p4::soc_etm::task_st5::I2S1_TASK_STOP_TX_ST_R","esp32p4::soc_etm::task_st5::I2S2_TASK_START_RX_ST_R","esp32p4::soc_etm::task_st5::I2S2_TASK_START_TX_ST_R","esp32p4::soc_etm::task_st5::I2S2_TASK_STOP_RX_ST_R","esp32p4::soc_etm::task_st5::I2S2_TASK_STOP_TX_ST_R","esp32p4::soc_etm::task_st5::ULP_TASK_WAKEUP_CPU_ST_R","esp32p4::soc_etm::task_st5::ULP_TASK_INT_CPU_ST_R","esp32p4::soc_etm::task_st5::RTC_TASK_START_ST_R","esp32p4::soc_etm::task_st5::RTC_TASK_STOP_ST_R","esp32p4::soc_etm::task_st5::RTC_TASK_CLR_ST_R","esp32p4::soc_etm::task_st5::RTC_TASK_TRIGGERFLW_ST_R","esp32p4::soc_etm::task_st5::PDMA_AHB_TASK_IN_START_CH0_ST_R","esp32p4::soc_etm::task_st5::PDMA_AHB_TASK_IN_START_CH1_ST_R","esp32p4::soc_etm::task_st5::PDMA_AHB_TASK_IN_START_CH2_ST_R","esp32p4::soc_etm::task_st5::PDMA_AHB_TASK_OUT_START_CH0_ST_R","esp32p4::soc_etm::task_st5::PDMA_AHB_TASK_OUT_START_CH1_ST_R","esp32p4::soc_etm::task_st5::PDMA_AHB_TASK_OUT_START_CH2_ST_R","esp32p4::soc_etm::task_st5::PDMA_AXI_TASK_IN_START_CH0_ST_R","esp32p4::soc_etm::task_st5::PDMA_AXI_TASK_IN_START_CH1_ST_R","esp32p4::soc_etm::task_st6::PDMA_AXI_TASK_IN_START_CH2_ST_R","esp32p4::soc_etm::task_st6::PDMA_AXI_TASK_OUT_START_CH0_ST_R","esp32p4::soc_etm::task_st6::PDMA_AXI_TASK_OUT_START_CH1_ST_R","esp32p4::soc_etm::task_st6::PDMA_AXI_TASK_OUT_START_CH2_ST_R","esp32p4::soc_etm::task_st6::PMU_TASK_SLEEP_REQ_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_IN_START_CH0_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_IN_START_CH1_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_IN_DSCR_READY_CH0_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_IN_DSCR_READY_CH1_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_OUT_START_CH0_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_OUT_START_CH1_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_OUT_START_CH2_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_OUT_DSCR_READY_CH0_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_OUT_DSCR_READY_CH1_ST_R","esp32p4::soc_etm::task_st6::DMA2D_TASK_OUT_DSCR_READY_CH2_ST_R","esp32p4::soc_etm::clk_en::CLK_EN_R","esp32p4::spi0::spi_mem_cmd::SPI_MEM_USR_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_WDUMMY_DQS_ALWAYS_OUT_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_WDUMMY_ALWAYS_OUT_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FDUMMY_RIN_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FDUMMY_WOUT_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FDOUT_OCT_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FDIN_OCT_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FADDR_OCT_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FCMD_QUAD_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FCMD_OCT_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FASTRD_MODE_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FREAD_DUAL_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_Q_POL_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_D_POL_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FREAD_QUAD_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_WP_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FREAD_DIO_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_FREAD_QIO_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_DQS_IE_ALWAYS_ON_R","esp32p4::spi0::spi_mem_ctrl::SPI_MEM_DATA_IE_ALWAYS_ON_R","esp32p4::spi0::spi_mem_ctrl1::SPI_AR_SIZE0_1_SUPPORT_EN_R","esp32p4::spi0::spi_mem_ctrl1::SPI_AW_SIZE0_1_SUPPORT_EN_R","esp32p4::spi0::spi_mem_ctrl1::SPI_AXI_RDATA_BACK_FAST_R","esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_RRESP_ECC_ERR_EN_R","esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_AR_SPLICE_EN_R","esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_AW_SPLICE_EN_R","esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_RAM0_EN_R","esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_DUAL_RAM_EN_R","esp32p4::spi0::spi_mem_ctrl1::SPI_MEM_FAST_WRITE_EN_R","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_ECC_SKIP_PAGE_CORNER_R","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_ECC_16TO18_BYTE_EN_R","esp32p4::spi0::spi_mem_ctrl2::SPI_MEM_SPLIT_TRANS_EN_R","esp32p4::spi0::spi_mem_clock::SPI_MEM_CLK_EQU_SYSCLK_R","esp32p4::spi0::spi_mem_user::SPI_MEM_CS_HOLD_R","esp32p4::spi0::spi_mem_user::SPI_MEM_CS_SETUP_R","esp32p4::spi0::spi_mem_user::SPI_MEM_CK_OUT_EDGE_R","esp32p4::spi0::spi_mem_user::SPI_MEM_USR_DUMMY_IDLE_R","esp32p4::spi0::spi_mem_user::SPI_MEM_USR_DUMMY_R","esp32p4::spi0::spi_mem_misc::SPI_MEM_FSUB_PIN_R","esp32p4::spi0::spi_mem_misc::SPI_MEM_SSUB_PIN_R","esp32p4::spi0::spi_mem_misc::SPI_MEM_CK_IDLE_EDGE_R","esp32p4::spi0::spi_mem_misc::SPI_MEM_CS_KEEP_ACTIVE_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_AXI_REQ_EN_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_CACHE_USR_ADDR_4BYTE_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_CACHE_FLASH_USR_CMD_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_FDIN_DUAL_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_FDOUT_DUAL_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_FADDR_DUAL_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_FDIN_QUAD_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_FDOUT_QUAD_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_MEM_FADDR_QUAD_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_SAME_AW_AR_ADDR_CHK_EN_R","esp32p4::spi0::spi_mem_cache_fctrl::SPI_CLOSE_AXI_INF_EN_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_CACHE_USR_SADDR_4BYTE_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_USR_SRAM_DIO_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_USR_SRAM_QIO_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_USR_WR_SRAM_DUMMY_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_USR_RD_SRAM_DUMMY_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_CACHE_SRAM_USR_RCMD_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_CACHE_SRAM_USR_WCMD_R","esp32p4::spi0::spi_mem_cache_sctrl::SPI_MEM_SRAM_OCT_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDIN_DUAL_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDOUT_DUAL_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SADDR_DUAL_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDIN_QUAD_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDOUT_QUAD_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SADDR_QUAD_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SCMD_QUAD_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDIN_OCT_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDOUT_OCT_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SADDR_OCT_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SCMD_OCT_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDUMMY_RIN_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDUMMY_WOUT_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_SMEM_WDUMMY_DQS_ALWAYS_OUT_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_SMEM_WDUMMY_ALWAYS_OUT_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDIN_HEX_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_MEM_SDOUT_HEX_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_SMEM_DQS_IE_ALWAYS_ON_R","esp32p4::spi0::spi_mem_sram_cmd::SPI_SMEM_DATA_IE_ALWAYS_ON_R","esp32p4::spi0::spi_mem_sram_clk::SPI_MEM_SCLK_EQU_SYSCLK_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_SLV_ST_END_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_MST_ST_END_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_ECC_ERR_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_PMS_REJECT_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_AXI_RADDR_ERR_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_AXI_WR_FLASH_ERR_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_AXI_WADDR_ERR_INT__ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_DQS0_AFIFO_OVF_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_DQS1_AFIFO_OVF_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_BUS_FIFO1_UDF_INT_ENA_R","esp32p4::spi0::spi_mem_int_ena::SPI_MEM_BUS_FIFO0_UDF_INT_ENA_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_SLV_ST_END_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_MST_ST_END_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_ECC_ERR_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_PMS_REJECT_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_AXI_RADDR_ERR_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_AXI_WR_FLASH_ERR_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_AXI_WADDR_ERR_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_DQS0_AFIFO_OVF_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_DQS1_AFIFO_OVF_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_BUS_FIFO1_UDF_INT_RAW_R","esp32p4::spi0::spi_mem_int_raw::SPI_MEM_BUS_FIFO0_UDF_INT_RAW_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_SLV_ST_END_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_MST_ST_END_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_ECC_ERR_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_PMS_REJECT_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_AXI_RADDR_ERR_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_AXI_WR_FLASH_ERR_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_AXI_WADDR_ERR_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_DQS0_AFIFO_OVF_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_DQS1_AFIFO_OVF_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_BUS_FIFO1_UDF_INT_ST_R","esp32p4::spi0::spi_mem_int_st::SPI_MEM_BUS_FIFO0_UDF_INT_ST_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_DDR_EN_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_VAR_DUMMY_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_DDR_RDAT_SWP_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_DDR_WDAT_SWP_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_DDR_CMD_DIS_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_TX_DDR_MSK_EN_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_RX_DDR_MSK_EN_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_DDR_DQS_LOOP_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_CLK_DIFF_EN_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_DQS_CA_IN_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_HYPERBUS_DUMMY_2X_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_CLK_DIFF_INV_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_OCTA_RAM_ADDR_R","esp32p4::spi0::spi_mem_ddr::SPI_FMEM_HYPERBUS_CA_R","esp32p4::spi0::spi_smem_ddr::EN_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_VAR_DUMMY_R","esp32p4::spi0::spi_smem_ddr::RDAT_SWP_R","esp32p4::spi0::spi_smem_ddr::WDAT_SWP_R","esp32p4::spi0::spi_smem_ddr::CMD_DIS_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_TX_DDR_MSK_EN_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_RX_DDR_MSK_EN_R","esp32p4::spi0::spi_smem_ddr::DQS_LOOP_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_CLK_DIFF_EN_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_DQS_CA_IN_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_HYPERBUS_DUMMY_2X_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_CLK_DIFF_INV_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_OCTA_RAM_ADDR_R","esp32p4::spi0::spi_smem_ddr::SPI_SMEM_HYPERBUS_CA_R","esp32p4::spi0::spi_fmem_pms_attr::SPI_FMEM_PMS_RD_ATTR_R","esp32p4::spi0::spi_fmem_pms_attr::SPI_FMEM_PMS_WR_ATTR_R","esp32p4::spi0::spi_fmem_pms_attr::SPI_FMEM_PMS_ECC_R","esp32p4::spi0::spi_smem_pms_attr::SPI_SMEM_PMS_RD_ATTR_R","esp32p4::spi0::spi_smem_pms_attr::SPI_SMEM_PMS_WR_ATTR_R","esp32p4::spi0::spi_smem_pms_attr::SPI_SMEM_PMS_ECC_R","esp32p4::spi0::spi_mem_pms_reject::SPI_MEM_PM_EN_R","esp32p4::spi0::spi_mem_pms_reject::SPI_MEM_PMS_LD_R","esp32p4::spi0::spi_mem_pms_reject::SPI_MEM_PMS_ST_R","esp32p4::spi0::spi_mem_pms_reject::SPI_MEM_PMS_MULTI_HIT_R","esp32p4::spi0::spi_mem_pms_reject::SPI_MEM_PMS_IVD_R","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_FMEM_ECC_ERR_INT_EN_R","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_FMEM_ECC_ADDR_EN_R","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_MEM_USR_ECC_ADDR_EN_R","esp32p4::spi0::spi_mem_ecc_ctrl::SPI_MEM_ECC_CONTINUE_RECORD_ERR_EN_R","esp32p4::spi0::spi_smem_ecc_ctrl::SPI_SMEM_ECC_ERR_INT_EN_R","esp32p4::spi0::spi_smem_ecc_ctrl::SPI_SMEM_ECC_ADDR_EN_R","esp32p4::spi0::spi_smem_axi_addr_ctrl::SPI_MEM_ALL_FIFO_EMPTY_R","esp32p4::spi0::spi_smem_axi_addr_ctrl::SPI_RDATA_AFIFO_REMPTY_R","esp32p4::spi0::spi_smem_axi_addr_ctrl::SPI_RADDR_AFIFO_REMPTY_R","esp32p4::spi0::spi_smem_axi_addr_ctrl::SPI_WDATA_AFIFO_REMPTY_R","esp32p4::spi0::spi_smem_axi_addr_ctrl::SPI_WBLEN_AFIFO_REMPTY_R","esp32p4::spi0::spi_smem_axi_addr_ctrl::SPI_ALL_AXI_TRANS_AFIFO_EMPTY_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AW_RESP_EN_MMU_VLD_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AW_RESP_EN_MMU_GID_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AW_RESP_EN_AXI_SIZE_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AW_RESP_EN_AXI_FLASH_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AW_RESP_EN_MMU_ECC_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AW_RESP_EN_MMU_SENS_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AW_RESP_EN_AXI_WSTRB_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AR_RESP_EN_MMU_VLD_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AR_RESP_EN_MMU_GID_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AR_RESP_EN_MMU_ECC_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AR_RESP_EN_MMU_SENS_R","esp32p4::spi0::spi_mem_axi_err_resp_en::SPI_MEM_AR_RESP_EN_AXI_SIZE_R","esp32p4::spi0::spi_mem_timing_cali::SPI_MEM_TIMING_CLK_ENA_R","esp32p4::spi0::spi_mem_timing_cali::SPI_MEM_TIMING_CALI_R","esp32p4::spi0::spi_mem_timing_cali::SPI_MEM_DLL_TIMING_CALI_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUT0_MODE_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUT1_MODE_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUT2_MODE_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUT3_MODE_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUT4_MODE_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUT5_MODE_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUT6_MODE_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUT7_MODE_R","esp32p4::spi0::spi_mem_dout_mode::SPI_MEM_DOUTS_MODE_R","esp32p4::spi0::spi_smem_timing_cali::SPI_SMEM_TIMING_CLK_ENA_R","esp32p4::spi0::spi_smem_timing_cali::SPI_SMEM_TIMING_CALI_R","esp32p4::spi0::spi_smem_timing_cali::SPI_SMEM_DLL_TIMING_CALI_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT0_MODE_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT1_MODE_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT2_MODE_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT3_MODE_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT4_MODE_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT5_MODE_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT6_MODE_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUT7_MODE_R","esp32p4::spi0::spi_smem_dout_mode::SPI_SMEM_DOUTS_MODE_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_CS_SETUP_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_CS_HOLD_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_ECC_SKIP_PAGE_CORNER_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_ECC_16TO18_BYTE_EN_R","esp32p4::spi0::spi_smem_ac::SPI_SMEM_SPLIT_TRANS_EN_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUT08_MODE_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUT09_MODE_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUT10_MODE_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUT11_MODE_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUT12_MODE_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUT13_MODE_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUT14_MODE_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUT15_MODE_R","esp32p4::spi0::spi_smem_dout_hex_mode::SPI_SMEM_DOUTS_HEX_MODE_R","esp32p4::spi0::spi_mem_clock_gate::SPI_CLK_EN_R","esp32p4::spi0::spi_mem_xts_destination::SPI_XTS_DESTINATION_R","esp32p4::spi0::spi_mem_mmu_power_ctrl::SPI_MMU_MEM_FORCE_ON_R","esp32p4::spi0::spi_mem_mmu_power_ctrl::SPI_MMU_MEM_FORCE_PD_R","esp32p4::spi0::spi_mem_mmu_power_ctrl::SPI_MMU_MEM_FORCE_PU_R","esp32p4::spi0::spi_mem_mmu_power_ctrl::SPI_MEM_RDN_ENA_R","esp32p4::spi0::spi_mem_mmu_power_ctrl::SPI_MEM_RDN_RESULT_R","esp32p4::spi0::spi_mem_dpa_ctrl::SPI_CRYPT_CALC_D_DPA_EN_R","esp32p4::spi0::spi_mem_dpa_ctrl::SPI_CRYPT_DPA_SELECT_REGISTER_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_PE_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_USR_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_HPM_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_RES_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_DP_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_CE_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_BE_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_SE_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_PP_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_WRSR_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_RDSR_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_RDID_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_WRDI_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_WREN_R","esp32p4::spi1::spi_mem_cmd::SPI_MEM_FLASH_READ_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FDUMMY_RIN_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FDUMMY_WOUT_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FDOUT_OCT_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FDIN_OCT_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FADDR_OCT_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FCMD_QUAD_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FCMD_OCT_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FCS_CRC_EN_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_TX_CRC_EN_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FASTRD_MODE_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FREAD_DUAL_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_RESANDRES_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_Q_POL_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_D_POL_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FREAD_QUAD_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_WP_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_WRSR_2B_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FREAD_DIO_R","esp32p4::spi1::spi_mem_ctrl::SPI_MEM_FREAD_QIO_R","esp32p4::spi1::spi_mem_clock::SPI_MEM_CLK_EQU_SYSCLK_R","esp32p4::spi1::spi_mem_user::SPI_MEM_CK_OUT_EDGE_R","esp32p4::spi1::spi_mem_user::SPI_MEM_FWRITE_DUAL_R","esp32p4::spi1::spi_mem_user::SPI_MEM_FWRITE_QUAD_R","esp32p4::spi1::spi_mem_user::SPI_MEM_FWRITE_DIO_R","esp32p4::spi1::spi_mem_user::SPI_MEM_FWRITE_QIO_R","esp32p4::spi1::spi_mem_user::SPI_MEM_USR_MISO_HIGHPART_R","esp32p4::spi1::spi_mem_user::SPI_MEM_USR_MOSI_HIGHPART_R","esp32p4::spi1::spi_mem_user::SPI_MEM_USR_DUMMY_IDLE_R","esp32p4::spi1::spi_mem_user::SPI_MEM_USR_MOSI_R","esp32p4::spi1::spi_mem_user::SPI_MEM_USR_MISO_R","esp32p4::spi1::spi_mem_user::SPI_MEM_USR_DUMMY_R","esp32p4::spi1::spi_mem_user::SPI_MEM_USR_ADDR_R","esp32p4::spi1::spi_mem_user::SPI_MEM_USR_COMMAND_R","esp32p4::spi1::spi_mem_misc::SPI_MEM_CS0_DIS_R","esp32p4::spi1::spi_mem_misc::SPI_MEM_CS1_DIS_R","esp32p4::spi1::spi_mem_misc::SPI_MEM_CK_IDLE_EDGE_R","esp32p4::spi1::spi_mem_misc::SPI_MEM_CS_KEEP_ACTIVE_R","esp32p4::spi1::spi_mem_cache_fctrl::SPI_MEM_CACHE_USR_ADDR_4BYTE_R","esp32p4::spi1::spi_mem_cache_fctrl::SPI_MEM_FDIN_DUAL_R","esp32p4::spi1::spi_mem_cache_fctrl::SPI_MEM_FDOUT_DUAL_R","esp32p4::spi1::spi_mem_cache_fctrl::SPI_MEM_FADDR_DUAL_R","esp32p4::spi1::spi_mem_cache_fctrl::SPI_MEM_FDIN_QUAD_R","esp32p4::spi1::spi_mem_cache_fctrl::SPI_MEM_FDOUT_QUAD_R","esp32p4::spi1::spi_mem_cache_fctrl::SPI_MEM_FADDR_QUAD_R","esp32p4::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_EN_R","esp32p4::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_DUMMY_R","esp32p4::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_ADDR_EN_R","esp32p4::spi1::spi_mem_flash_waiti_ctrl::SPI_MEM_WAITI_CMD_2B_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PER_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PES_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PER_WAIT_EN_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PES_WAIT_EN_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_PES_PER_EN_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_FLASH_PES_EN_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_FMEM_RD_SUS_2B_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_PER_END_EN_R","esp32p4::spi1::spi_mem_flash_sus_ctrl::SPI_MEM_PES_END_EN_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_FLASH_SUS_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_WAIT_PESR_CMD_2B_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_FLASH_HPM_DLY_128_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_FLASH_RES_DLY_128_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_FLASH_DP_DLY_128_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_FLASH_PER_DLY_128_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_FLASH_PES_DLY_128_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_SPI0_LOCK_EN_R","esp32p4::spi1::spi_mem_sus_status::SPI_MEM_FLASH_PESR_CMD_2B_R","esp32p4::spi1::spi_mem_int_ena::SPI_MEM_PER_END_INT_ENA_R","esp32p4::spi1::spi_mem_int_ena::SPI_MEM_PES_END_INT_ENA_R","esp32p4::spi1::spi_mem_int_ena::SPI_MEM_WPE_END_INT_ENA_R","esp32p4::spi1::spi_mem_int_ena::SPI_MEM_SLV_ST_END_INT_ENA_R","esp32p4::spi1::spi_mem_int_ena::SPI_MEM_MST_ST_END_INT_ENA_R","esp32p4::spi1::spi_mem_int_ena::SPI_MEM_BROWN_OUT_INT_ENA_R","esp32p4::spi1::spi_mem_int_raw::SPI_MEM_PER_END_INT_RAW_R","esp32p4::spi1::spi_mem_int_raw::SPI_MEM_PES_END_INT_RAW_R","esp32p4::spi1::spi_mem_int_raw::SPI_MEM_WPE_END_INT_RAW_R","esp32p4::spi1::spi_mem_int_raw::SPI_MEM_SLV_ST_END_INT_RAW_R","esp32p4::spi1::spi_mem_int_raw::SPI_MEM_MST_ST_END_INT_RAW_R","esp32p4::spi1::spi_mem_int_raw::SPI_MEM_BROWN_OUT_INT_RAW_R","esp32p4::spi1::spi_mem_int_st::SPI_MEM_PER_END_INT_ST_R","esp32p4::spi1::spi_mem_int_st::SPI_MEM_PES_END_INT_ST_R","esp32p4::spi1::spi_mem_int_st::SPI_MEM_WPE_END_INT_ST_R","esp32p4::spi1::spi_mem_int_st::SPI_MEM_SLV_ST_END_INT_ST_R","esp32p4::spi1::spi_mem_int_st::SPI_MEM_MST_ST_END_INT_ST_R","esp32p4::spi1::spi_mem_int_st::SPI_MEM_BROWN_OUT_INT_ST_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DDR_EN_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_VAR_DUMMY_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DDR_RDAT_SWP_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DDR_WDAT_SWP_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DDR_CMD_DIS_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DDR_DQS_LOOP_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_CLK_DIFF_EN_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_DQS_CA_IN_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_HYPERBUS_DUMMY_2X_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_CLK_DIFF_INV_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_OCTA_RAM_ADDR_R","esp32p4::spi1::spi_mem_ddr::SPI_FMEM_HYPERBUS_CA_R","esp32p4::spi1::spi_mem_timing_cali::SPI_MEM_TIMING_CALI_R","esp32p4::spi1::spi_mem_clock_gate::SPI_MEM_CLK_EN_R","esp32p4::spi2::spi_cmd::SPI_USR_R","esp32p4::spi2::spi_ctrl::SPI_DUMMY_OUT_R","esp32p4::spi2::spi_ctrl::SPI_FADDR_DUAL_R","esp32p4::spi2::spi_ctrl::SPI_FADDR_QUAD_R","esp32p4::spi2::spi_ctrl::SPI_FADDR_OCT_R","esp32p4::spi2::spi_ctrl::SPI_FCMD_DUAL_R","esp32p4::spi2::spi_ctrl::SPI_FCMD_QUAD_R","esp32p4::spi2::spi_ctrl::SPI_FCMD_OCT_R","esp32p4::spi2::spi_ctrl::SPI_FREAD_DUAL_R","esp32p4::spi2::spi_ctrl::SPI_FREAD_QUAD_R","esp32p4::spi2::spi_ctrl::SPI_FREAD_OCT_R","esp32p4::spi2::spi_ctrl::SPI_Q_POL_R","esp32p4::spi2::spi_ctrl::SPI_D_POL_R","esp32p4::spi2::spi_ctrl::SPI_HOLD_POL_R","esp32p4::spi2::spi_ctrl::SPI_WP_POL_R","esp32p4::spi2::spi_clock::SPI_CLK_EQU_SYSCLK_R","esp32p4::spi2::spi_user::SPI_DOUTDIN_R","esp32p4::spi2::spi_user::SPI_QPI_MODE_R","esp32p4::spi2::spi_user::SPI_OPI_MODE_R","esp32p4::spi2::spi_user::SPI_TSCK_I_EDGE_R","esp32p4::spi2::spi_user::SPI_CS_HOLD_R","esp32p4::spi2::spi_user::SPI_CS_SETUP_R","esp32p4::spi2::spi_user::SPI_RSCK_I_EDGE_R","esp32p4::spi2::spi_user::SPI_CK_OUT_EDGE_R","esp32p4::spi2::spi_user::SPI_FWRITE_DUAL_R","esp32p4::spi2::spi_user::SPI_FWRITE_QUAD_R","esp32p4::spi2::spi_user::SPI_FWRITE_OCT_R","esp32p4::spi2::spi_user::SPI_USR_CONF_NXT_R","esp32p4::spi2::spi_user::SPI_SIO_R","esp32p4::spi2::spi_user::SPI_USR_MISO_HIGHPART_R","esp32p4::spi2::spi_user::SPI_USR_MOSI_HIGHPART_R","esp32p4::spi2::spi_user::SPI_USR_DUMMY_IDLE_R","esp32p4::spi2::spi_user::SPI_USR_MOSI_R","esp32p4::spi2::spi_user::SPI_USR_MISO_R","esp32p4::spi2::spi_user::SPI_USR_DUMMY_R","esp32p4::spi2::spi_user::SPI_USR_ADDR_R","esp32p4::spi2::spi_user::SPI_USR_COMMAND_R","esp32p4::spi2::spi_user1::SPI_MST_WFULL_ERR_END_EN_R","esp32p4::spi2::spi_user2::SPI_MST_REMPTY_ERR_END_EN_R","esp32p4::spi2::spi_misc::SPI_CS0_DIS_R","esp32p4::spi2::spi_misc::SPI_CS1_DIS_R","esp32p4::spi2::spi_misc::SPI_CS2_DIS_R","esp32p4::spi2::spi_misc::SPI_CS3_DIS_R","esp32p4::spi2::spi_misc::SPI_CS4_DIS_R","esp32p4::spi2::spi_misc::SPI_CS5_DIS_R","esp32p4::spi2::spi_misc::SPI_CK_DIS_R","esp32p4::spi2::spi_misc::SPI_CLK_DATA_DTR_EN_R","esp32p4::spi2::spi_misc::SPI_DATA_DTR_EN_R","esp32p4::spi2::spi_misc::SPI_ADDR_DTR_EN_R","esp32p4::spi2::spi_misc::SPI_CMD_DTR_EN_R","esp32p4::spi2::spi_misc::SPI_SLAVE_CS_POL_R","esp32p4::spi2::spi_misc::SPI_DQS_IDLE_EDGE_R","esp32p4::spi2::spi_misc::SPI_CK_IDLE_EDGE_R","esp32p4::spi2::spi_misc::SPI_CS_KEEP_ACTIVE_R","esp32p4::spi2::spi_misc::SPI_QUAD_DIN_PIN_SWAP_R","esp32p4::spi2::spi_din_mode::SPI_TIMING_HCLK_ACTIVE_R","esp32p4::spi2::spi_dout_mode::SPI_DOUT0_MODE_R","esp32p4::spi2::spi_dout_mode::SPI_DOUT1_MODE_R","esp32p4::spi2::spi_dout_mode::SPI_DOUT2_MODE_R","esp32p4::spi2::spi_dout_mode::SPI_DOUT3_MODE_R","esp32p4::spi2::spi_dout_mode::SPI_DOUT4_MODE_R","esp32p4::spi2::spi_dout_mode::SPI_DOUT5_MODE_R","esp32p4::spi2::spi_dout_mode::SPI_DOUT6_MODE_R","esp32p4::spi2::spi_dout_mode::SPI_DOUT7_MODE_R","esp32p4::spi2::spi_dout_mode::SPI_D_DQS_MODE_R","esp32p4::spi2::spi_dma_conf::SPI_DMA_OUTFIFO_EMPTY_R","esp32p4::spi2::spi_dma_conf::SPI_DMA_INFIFO_FULL_R","esp32p4::spi2::spi_dma_conf::SPI_DMA_SLV_SEG_TRANS_EN_R","esp32p4::spi2::spi_dma_conf::SPI_SLV_RX_SEG_TRANS_CLR_EN_R","esp32p4::spi2::spi_dma_conf::SPI_SLV_TX_SEG_TRANS_CLR_EN_R","esp32p4::spi2::spi_dma_conf::SPI_RX_EOF_EN_R","esp32p4::spi2::spi_dma_conf::SPI_DMA_RX_ENA_R","esp32p4::spi2::spi_dma_conf::SPI_DMA_TX_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_DMA_INFIFO_FULL_ERR_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_EX_QPI_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_EN_QPI_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_CMD7_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_CMD8_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_CMD9_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_CMDA_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_RD_DMA_DONE_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_WR_DMA_DONE_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_RD_BUF_DONE_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_WR_BUF_DONE_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_TRANS_DONE_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_DMA_SEG_TRANS_DONE_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SEG_MAGIC_ERR_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_BUF_ADDR_ERR_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_SLV_CMD_ERR_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_APP2_INT_ENA_R","esp32p4::spi2::spi_dma_int_ena::SPI_APP1_INT_ENA_R","esp32p4::spi2::spi_dma_int_raw::SPI_DMA_INFIFO_FULL_ERR_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_EX_QPI_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_EN_QPI_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_CMD7_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_CMD8_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_CMD9_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_CMDA_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_RD_DMA_DONE_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_WR_DMA_DONE_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_RD_BUF_DONE_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_WR_BUF_DONE_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_TRANS_DONE_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_DMA_SEG_TRANS_DONE_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SEG_MAGIC_ERR_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_BUF_ADDR_ERR_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_SLV_CMD_ERR_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_APP2_INT_RAW_R","esp32p4::spi2::spi_dma_int_raw::SPI_APP1_INT_RAW_R","esp32p4::spi2::spi_dma_int_st::SPI_DMA_INFIFO_FULL_ERR_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_EX_QPI_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_EN_QPI_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_CMD7_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_CMD8_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_CMD9_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_CMDA_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_RD_DMA_DONE_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_WR_DMA_DONE_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_RD_BUF_DONE_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_WR_BUF_DONE_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_TRANS_DONE_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_DMA_SEG_TRANS_DONE_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SEG_MAGIC_ERR_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_BUF_ADDR_ERR_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_SLV_CMD_ERR_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_APP2_INT_ST_R","esp32p4::spi2::spi_dma_int_st::SPI_APP1_INT_ST_R","esp32p4::spi2::spi_slave::SPI_CLK_MODE_13_R","esp32p4::spi2::spi_slave::SPI_RSCK_DATA_OUT_R","esp32p4::spi2::spi_slave::SPI_SLV_RDDMA_BITLEN_EN_R","esp32p4::spi2::spi_slave::SPI_SLV_WRDMA_BITLEN_EN_R","esp32p4::spi2::spi_slave::SPI_SLV_RDBUF_BITLEN_EN_R","esp32p4::spi2::spi_slave::SPI_SLV_WRBUF_BITLEN_EN_R","esp32p4::spi2::spi_slave::MODE_R","esp32p4::spi2::spi_slave::SPI_USR_CONF_R","esp32p4::spi2::spi_slave::SPI_MST_FD_WAIT_DMA_TX_DATA_R","esp32p4::spi2::spi_clk_gate::SPI_CLK_EN_R","esp32p4::spi2::spi_clk_gate::SPI_MST_CLK_ACTIVE_R","esp32p4::spi2::spi_clk_gate::SPI_MST_CLK_SEL_R","esp32p4::spi3::spi_cmd::SPI_USR_R","esp32p4::spi3::spi_ctrl::SPI_DUMMY_OUT_R","esp32p4::spi3::spi_ctrl::SPI_FADDR_DUAL_R","esp32p4::spi3::spi_ctrl::SPI_FADDR_QUAD_R","esp32p4::spi3::spi_ctrl::SPI_FCMD_DUAL_R","esp32p4::spi3::spi_ctrl::SPI_FCMD_QUAD_R","esp32p4::spi3::spi_ctrl::SPI_FREAD_DUAL_R","esp32p4::spi3::spi_ctrl::SPI_FREAD_QUAD_R","esp32p4::spi3::spi_ctrl::SPI_Q_POL_R","esp32p4::spi3::spi_ctrl::SPI_D_POL_R","esp32p4::spi3::spi_ctrl::SPI_HOLD_POL_R","esp32p4::spi3::spi_ctrl::SPI_WP_POL_R","esp32p4::spi3::spi_clock::SPI_CLK_EQU_SYSCLK_R","esp32p4::spi3::spi_user::SPI_DOUTDIN_R","esp32p4::spi3::spi_user::SPI_QPI_MODE_R","esp32p4::spi3::spi_user::SPI_TSCK_I_EDGE_R","esp32p4::spi3::spi_user::SPI_CS_HOLD_R","esp32p4::spi3::spi_user::SPI_CS_SETUP_R","esp32p4::spi3::spi_user::SPI_RSCK_I_EDGE_R","esp32p4::spi3::spi_user::SPI_CK_OUT_EDGE_R","esp32p4::spi3::spi_user::SPI_FWRITE_DUAL_R","esp32p4::spi3::spi_user::SPI_FWRITE_QUAD_R","esp32p4::spi3::spi_user::SPI_SIO_R","esp32p4::spi3::spi_user::SPI_USR_MISO_HIGHPART_R","esp32p4::spi3::spi_user::SPI_USR_MOSI_HIGHPART_R","esp32p4::spi3::spi_user::SPI_USR_DUMMY_IDLE_R","esp32p4::spi3::spi_user::SPI_USR_MOSI_R","esp32p4::spi3::spi_user::SPI_USR_MISO_R","esp32p4::spi3::spi_user::SPI_USR_DUMMY_R","esp32p4::spi3::spi_user::SPI_USR_ADDR_R","esp32p4::spi3::spi_user::SPI_USR_COMMAND_R","esp32p4::spi3::spi_user1::SPI_MST_WFULL_ERR_END_EN_R","esp32p4::spi3::spi_user2::SPI_MST_REMPTY_ERR_END_EN_R","esp32p4::spi3::spi_misc::SPI_CS0_DIS_R","esp32p4::spi3::spi_misc::SPI_CS1_DIS_R","esp32p4::spi3::spi_misc::SPI_CS2_DIS_R","esp32p4::spi3::spi_misc::SPI_CK_DIS_R","esp32p4::spi3::spi_misc::SPI_SLAVE_CS_POL_R","esp32p4::spi3::spi_misc::SPI_CK_IDLE_EDGE_R","esp32p4::spi3::spi_misc::SPI_CS_KEEP_ACTIVE_R","esp32p4::spi3::spi_misc::SPI_QUAD_DIN_PIN_SWAP_R","esp32p4::spi3::spi_din_mode::SPI_TIMING_HCLK_ACTIVE_R","esp32p4::spi3::spi_dout_mode::SPI_DOUT0_MODE_R","esp32p4::spi3::spi_dout_mode::SPI_DOUT1_MODE_R","esp32p4::spi3::spi_dout_mode::SPI_DOUT2_MODE_R","esp32p4::spi3::spi_dout_mode::SPI_DOUT3_MODE_R","esp32p4::spi3::spi_dma_conf::SPI_DMA_OUTFIFO_EMPTY_R","esp32p4::spi3::spi_dma_conf::SPI_DMA_INFIFO_FULL_R","esp32p4::spi3::spi_dma_conf::SPI_DMA_SLV_SEG_TRANS_EN_R","esp32p4::spi3::spi_dma_conf::SPI_SLV_RX_SEG_TRANS_CLR_EN_R","esp32p4::spi3::spi_dma_conf::SPI_SLV_TX_SEG_TRANS_CLR_EN_R","esp32p4::spi3::spi_dma_conf::SPI_RX_EOF_EN_R","esp32p4::spi3::spi_dma_conf::SPI_DMA_RX_ENA_R","esp32p4::spi3::spi_dma_conf::SPI_DMA_TX_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_DMA_INFIFO_FULL_ERR_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_EX_QPI_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_EN_QPI_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_CMD7_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_CMD8_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_CMD9_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_CMDA_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_RD_DMA_DONE_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_WR_DMA_DONE_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_RD_BUF_DONE_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_WR_BUF_DONE_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_TRANS_DONE_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_DMA_SEG_TRANS_DONE_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_BUF_ADDR_ERR_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_SLV_CMD_ERR_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_APP2_INT_ENA_R","esp32p4::spi3::spi_dma_int_ena::SPI_APP1_INT_ENA_R","esp32p4::spi3::spi_dma_int_raw::SPI_DMA_INFIFO_FULL_ERR_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_EX_QPI_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_EN_QPI_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_CMD7_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_CMD8_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_CMD9_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_CMDA_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_RD_DMA_DONE_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_WR_DMA_DONE_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_RD_BUF_DONE_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_WR_BUF_DONE_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_TRANS_DONE_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_DMA_SEG_TRANS_DONE_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_BUF_ADDR_ERR_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_SLV_CMD_ERR_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_APP2_INT_RAW_R","esp32p4::spi3::spi_dma_int_raw::SPI_APP1_INT_RAW_R","esp32p4::spi3::spi_dma_int_st::SPI_DMA_INFIFO_FULL_ERR_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_EX_QPI_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_EN_QPI_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_CMD7_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_CMD8_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_CMD9_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_CMDA_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_RD_DMA_DONE_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_WR_DMA_DONE_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_RD_BUF_DONE_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_WR_BUF_DONE_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_TRANS_DONE_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_DMA_SEG_TRANS_DONE_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_BUF_ADDR_ERR_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_SLV_CMD_ERR_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_APP2_INT_ST_R","esp32p4::spi3::spi_dma_int_st::SPI_APP1_INT_ST_R","esp32p4::spi3::spi_slave::SPI_CLK_MODE_13_R","esp32p4::spi3::spi_slave::SPI_RSCK_DATA_OUT_R","esp32p4::spi3::spi_slave::SPI_SLV_RDDMA_BITLEN_EN_R","esp32p4::spi3::spi_slave::SPI_SLV_WRDMA_BITLEN_EN_R","esp32p4::spi3::spi_slave::SPI_SLV_RDBUF_BITLEN_EN_R","esp32p4::spi3::spi_slave::SPI_SLV_WRBUF_BITLEN_EN_R","esp32p4::spi3::spi_slave::MODE_R","esp32p4::spi3::spi_slave::SPI_MST_FD_WAIT_DMA_TX_DATA_R","esp32p4::spi3::spi_clk_gate::SPI_CLK_EN_R","esp32p4::spi3::spi_clk_gate::SPI_MST_CLK_ACTIVE_R","esp32p4::spi3::spi_clk_gate::SPI_MST_CLK_SEL_R","esp32p4::systimer::conf::SYSTIMER_CLK_FO_R","esp32p4::systimer::conf::ETM_EN_R","esp32p4::systimer::conf::TARGET2_WORK_EN_R","esp32p4::systimer::conf::TARGET1_WORK_EN_R","esp32p4::systimer::conf::TARGET0_WORK_EN_R","esp32p4::systimer::conf::TIMER_UNIT1_CORE1_STALL_EN_R","esp32p4::systimer::conf::TIMER_UNIT1_CORE0_STALL_EN_R","esp32p4::systimer::conf::TIMER_UNIT0_CORE1_STALL_EN_R","esp32p4::systimer::conf::TIMER_UNIT0_CORE0_STALL_EN_R","esp32p4::systimer::conf::TIMER_UNIT1_WORK_EN_R","esp32p4::systimer::conf::TIMER_UNIT0_WORK_EN_R","esp32p4::systimer::conf::CLK_EN_R","esp32p4::systimer::unit0_op::TIMER_UNIT0_VALUE_VALID_R","esp32p4::systimer::unit1_op::TIMER_UNIT1_VALUE_VALID_R","esp32p4::systimer::target0_conf::TARGET0_PERIOD_MODE_R","esp32p4::systimer::target0_conf::TARGET0_TIMER_UNIT_SEL_R","esp32p4::systimer::target1_conf::TARGET1_PERIOD_MODE_R","esp32p4::systimer::target1_conf::TARGET1_TIMER_UNIT_SEL_R","esp32p4::systimer::target2_conf::TARGET2_PERIOD_MODE_R","esp32p4::systimer::target2_conf::TARGET2_TIMER_UNIT_SEL_R","esp32p4::systimer::int_ena::TARGET0_INT_ENA_R","esp32p4::systimer::int_ena::TARGET1_INT_ENA_R","esp32p4::systimer::int_ena::TARGET2_INT_ENA_R","esp32p4::systimer::int_raw::TARGET0_INT_RAW_R","esp32p4::systimer::int_raw::TARGET1_INT_RAW_R","esp32p4::systimer::int_raw::TARGET2_INT_RAW_R","esp32p4::systimer::int_st::TARGET0_INT_ST_R","esp32p4::systimer::int_st::TARGET1_INT_ST_R","esp32p4::systimer::int_st::TARGET2_INT_ST_R","esp32p4::timg0::tconfig::USE_XTAL_R","esp32p4::timg0::tconfig::ALARM_EN_R","esp32p4::timg0::tconfig::AUTORELOAD_R","esp32p4::timg0::tconfig::INCREASE_R","esp32p4::timg0::tconfig::EN_R","esp32p4::timg0::tupdate::UPDATE_R","esp32p4::timg0::wdtconfig0::WDT_APPCPU_RESET_EN_R","esp32p4::timg0::wdtconfig0::WDT_PROCPU_RESET_EN_R","esp32p4::timg0::wdtconfig0::WDT_FLASHBOOT_MOD_EN_R","esp32p4::timg0::wdtconfig0::WDT_USE_XTAL_R","esp32p4::timg0::wdtconfig0::WDT_EN_R","esp32p4::timg0::rtccalicfg::RTC_CALI_START_CYCLING_R","esp32p4::timg0::rtccalicfg::RTC_CALI_RDY_R","esp32p4::timg0::rtccalicfg::RTC_CALI_START_R","esp32p4::timg0::rtccalicfg1::RTC_CALI_CYCLING_DATA_VLD_R","esp32p4::timg0::int_ena_timers::T0_INT_ENA_R","esp32p4::timg0::int_ena_timers::T1_INT_ENA_R","esp32p4::timg0::int_ena_timers::WDT_INT_ENA_R","esp32p4::timg0::int_raw_timers::T0_INT_RAW_R","esp32p4::timg0::int_raw_timers::T1_INT_RAW_R","esp32p4::timg0::int_raw_timers::WDT_INT_RAW_R","esp32p4::timg0::int_st_timers::T0_INT_ST_R","esp32p4::timg0::int_st_timers::T1_INT_ST_R","esp32p4::timg0::int_st_timers::WDT_INT_ST_R","esp32p4::timg0::rtccalicfg2::RTC_CALI_TIMEOUT_R","esp32p4::timg0::regclk::ETM_EN_R","esp32p4::timg0::regclk::WDT_CLK_IS_ACTIVE_R","esp32p4::timg0::regclk::TIMER_CLK_IS_ACTIVE_R","esp32p4::timg0::regclk::CLK_EN_R","esp32p4::trace0::fifo_status::FIFO_EMPTY_R","esp32p4::trace0::intr_ena::FIFO_OVERFLOW_INTR_ENA_R","esp32p4::trace0::intr_ena::MEM_FULL_INTR_ENA_R","esp32p4::trace0::intr_raw::FIFO_OVERFLOW_INTR_RAW_R","esp32p4::trace0::intr_raw::MEM_FULL_INTR_RAW_R","esp32p4::trace0::trigger::MEM_LOOP_R","esp32p4::trace0::trigger::RESTART_ENA_R","esp32p4::trace0::config::DM_TRIGGER_ENA_R","esp32p4::trace0::config::RESET_ENA_R","esp32p4::trace0::config::HALT_ENA_R","esp32p4::trace0::config::STALL_ENA_R","esp32p4::trace0::config::FULL_ADDRESS_R","esp32p4::trace0::config::IMPLICIT_EXCEPT_R","esp32p4::trace0::filter_control::FILTER_EN_R","esp32p4::trace0::filter_control::MATCH_COMP_R","esp32p4::trace0::filter_control::MATCH_PRIVILEGE_R","esp32p4::trace0::filter_control::MATCH_ECAUSE_R","esp32p4::trace0::filter_control::MATCH_INTERRUPT_R","esp32p4::trace0::filter_match_control::MATCH_CHOICE_PRIVILEGE_R","esp32p4::trace0::filter_match_control::MATCH_VALUE_INTERRUPT_R","esp32p4::trace0::filter_comparator_control::P_INPUT_R","esp32p4::trace0::filter_comparator_control::P_NOTIFY_R","esp32p4::trace0::filter_comparator_control::S_INPUT_R","esp32p4::trace0::filter_comparator_control::S_NOTIFY_R","esp32p4::trace0::clock_gate::CLK_EN_R","esp32p4::lp_tsens::ctrl::READY_R","esp32p4::lp_tsens::ctrl::SAMPLE_EN_R","esp32p4::lp_tsens::ctrl::WAKEUP_MASK_R","esp32p4::lp_tsens::ctrl::INT_EN_R","esp32p4::lp_tsens::ctrl::IN_INV_R","esp32p4::lp_tsens::ctrl::POWER_UP_R","esp32p4::lp_tsens::ctrl::POWER_UP_FORCE_R","esp32p4::lp_tsens::ctrl2::CLK_INV_R","esp32p4::lp_tsens::int_raw::COCPU_TSENS_WAKE_INT_RAW_R","esp32p4::lp_tsens::int_st::COCPU_TSENS_WAKE_INT_ST_R","esp32p4::lp_tsens::int_ena::COCPU_TSENS_WAKE_INT_ENA_R","esp32p4::lp_tsens::clk_conf::CLK_EN_R","esp32p4::lp_tsens::wakeup_ctrl::WAKEUP_OVER_UPPER_TH_R","esp32p4::lp_tsens::wakeup_ctrl::WAKEUP_EN_R","esp32p4::lp_tsens::wakeup_ctrl::WAKEUP_MODE_R","esp32p4::lp_tsens::rnd_eco_cs::RND_ECO_EN_R","esp32p4::lp_tsens::rnd_eco_cs::RND_ECO_RESULT_R","esp32p4::twai0::mode::RESET_MODE_R","esp32p4::twai0::mode::LISTEN_ONLY_MODE_R","esp32p4::twai0::mode::SELF_TEST_MODE_R","esp32p4::twai0::mode::ACCEPTANCE_FILTER_MODE_R","esp32p4::twai0::status::RECEIVE_BUFFER_R","esp32p4::twai0::status::OVERRUN_R","esp32p4::twai0::status::TRANSMIT_BUFFER_R","esp32p4::twai0::status::TRANSMISSION_COMPLETE_R","esp32p4::twai0::status::RECEIVE_R","esp32p4::twai0::status::TRANSMIT_R","esp32p4::twai0::status::ERR_R","esp32p4::twai0::status::NODE_BUS_OFF_R","esp32p4::twai0::status::MISS_R","esp32p4::twai0::interrupt::RECEIVE_INT_ST_R","esp32p4::twai0::interrupt::TRANSMIT_INT_ST_R","esp32p4::twai0::interrupt::ERR_WARNING_INT_ST_R","esp32p4::twai0::interrupt::DATA_OVERRUN_INT_ST_R","esp32p4::twai0::interrupt::TS_COUNTER_OVFL_INT_ST_R","esp32p4::twai0::interrupt::ERR_PASSIVE_INT_ST_R","esp32p4::twai0::interrupt::ARBITRATION_LOST_INT_ST_R","esp32p4::twai0::interrupt::BUS_ERR_INT_ST_R","esp32p4::twai0::interrupt::IDLE_INT_ST_R","esp32p4::twai0::interrupt_enable::EXT_RECEIVE_INT_ENA_R","esp32p4::twai0::interrupt_enable::EXT_TRANSMIT_INT_ENA_R","esp32p4::twai0::interrupt_enable::EXT_ERR_WARNING_INT_ENA_R","esp32p4::twai0::interrupt_enable::EXT_DATA_OVERRUN_INT_ENA_R","esp32p4::twai0::interrupt_enable::TS_COUNTER_OVFL_INT_ENA_R","esp32p4::twai0::interrupt_enable::ERR_PASSIVE_INT_ENA_R","esp32p4::twai0::interrupt_enable::ARBITRATION_LOST_INT_ENA_R","esp32p4::twai0::interrupt_enable::BUS_ERR_INT_ENA_R","esp32p4::twai0::interrupt_enable::IDLE_INT_ENA_R","esp32p4::twai0::bus_timing_1::TIME_SAMPLING_R","esp32p4::twai0::err_code_cap::ERR_CAPTURE_CODE_DIRECTION_R","esp32p4::twai0::clock_divider::CLOCK_OFF_R","esp32p4::twai0::sw_standby_cfg::SW_STANDBY_EN_R","esp32p4::twai0::sw_standby_cfg::SW_STANDBY_CLR_R","esp32p4::twai0::hw_cfg::HW_STANDBY_EN_R","esp32p4::twai0::eco_cfg::RDN_ENA_R","esp32p4::twai0::eco_cfg::RDN_RESULT_R","esp32p4::twai0::timestamp_cfg::TS_ENABLE_R","esp32p4::uart0::int_raw::RXFIFO_FULL_INT_RAW_R","esp32p4::uart0::int_raw::TXFIFO_EMPTY_INT_RAW_R","esp32p4::uart0::int_raw::PARITY_ERR_INT_RAW_R","esp32p4::uart0::int_raw::FRM_ERR_INT_RAW_R","esp32p4::uart0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32p4::uart0::int_raw::DSR_CHG_INT_RAW_R","esp32p4::uart0::int_raw::CTS_CHG_INT_RAW_R","esp32p4::uart0::int_raw::BRK_DET_INT_RAW_R","esp32p4::uart0::int_raw::RXFIFO_TOUT_INT_RAW_R","esp32p4::uart0::int_raw::SW_XON_INT_RAW_R","esp32p4::uart0::int_raw::SW_XOFF_INT_RAW_R","esp32p4::uart0::int_raw::GLITCH_DET_INT_RAW_R","esp32p4::uart0::int_raw::TX_BRK_DONE_INT_RAW_R","esp32p4::uart0::int_raw::TX_BRK_IDLE_DONE_INT_RAW_R","esp32p4::uart0::int_raw::TX_DONE_INT_RAW_R","esp32p4::uart0::int_raw::RS485_PARITY_ERR_INT_RAW_R","esp32p4::uart0::int_raw::RS485_FRM_ERR_INT_RAW_R","esp32p4::uart0::int_raw::RS485_CLASH_INT_RAW_R","esp32p4::uart0::int_raw::AT_CMD_CHAR_DET_INT_RAW_R","esp32p4::uart0::int_raw::WAKEUP_INT_RAW_R","esp32p4::uart0::int_st::RXFIFO_FULL_INT_ST_R","esp32p4::uart0::int_st::TXFIFO_EMPTY_INT_ST_R","esp32p4::uart0::int_st::PARITY_ERR_INT_ST_R","esp32p4::uart0::int_st::FRM_ERR_INT_ST_R","esp32p4::uart0::int_st::RXFIFO_OVF_INT_ST_R","esp32p4::uart0::int_st::DSR_CHG_INT_ST_R","esp32p4::uart0::int_st::CTS_CHG_INT_ST_R","esp32p4::uart0::int_st::BRK_DET_INT_ST_R","esp32p4::uart0::int_st::RXFIFO_TOUT_INT_ST_R","esp32p4::uart0::int_st::SW_XON_INT_ST_R","esp32p4::uart0::int_st::SW_XOFF_INT_ST_R","esp32p4::uart0::int_st::GLITCH_DET_INT_ST_R","esp32p4::uart0::int_st::TX_BRK_DONE_INT_ST_R","esp32p4::uart0::int_st::TX_BRK_IDLE_DONE_INT_ST_R","esp32p4::uart0::int_st::TX_DONE_INT_ST_R","esp32p4::uart0::int_st::RS485_PARITY_ERR_INT_ST_R","esp32p4::uart0::int_st::RS485_FRM_ERR_INT_ST_R","esp32p4::uart0::int_st::RS485_CLASH_INT_ST_R","esp32p4::uart0::int_st::AT_CMD_CHAR_DET_INT_ST_R","esp32p4::uart0::int_st::WAKEUP_INT_ST_R","esp32p4::uart0::int_ena::RXFIFO_FULL_INT_ENA_R","esp32p4::uart0::int_ena::TXFIFO_EMPTY_INT_ENA_R","esp32p4::uart0::int_ena::PARITY_ERR_INT_ENA_R","esp32p4::uart0::int_ena::FRM_ERR_INT_ENA_R","esp32p4::uart0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32p4::uart0::int_ena::DSR_CHG_INT_ENA_R","esp32p4::uart0::int_ena::CTS_CHG_INT_ENA_R","esp32p4::uart0::int_ena::BRK_DET_INT_ENA_R","esp32p4::uart0::int_ena::RXFIFO_TOUT_INT_ENA_R","esp32p4::uart0::int_ena::SW_XON_INT_ENA_R","esp32p4::uart0::int_ena::SW_XOFF_INT_ENA_R","esp32p4::uart0::int_ena::GLITCH_DET_INT_ENA_R","esp32p4::uart0::int_ena::TX_BRK_DONE_INT_ENA_R","esp32p4::uart0::int_ena::TX_BRK_IDLE_DONE_INT_ENA_R","esp32p4::uart0::int_ena::TX_DONE_INT_ENA_R","esp32p4::uart0::int_ena::RS485_PARITY_ERR_INT_ENA_R","esp32p4::uart0::int_ena::RS485_FRM_ERR_INT_ENA_R","esp32p4::uart0::int_ena::RS485_CLASH_INT_ENA_R","esp32p4::uart0::int_ena::AT_CMD_CHAR_DET_INT_ENA_R","esp32p4::uart0::int_ena::WAKEUP_INT_ENA_R","esp32p4::uart0::rx_filt::GLITCH_FILT_EN_R","esp32p4::uart0::status::DSRN_R","esp32p4::uart0::status::CTSN_R","esp32p4::uart0::status::RXD_R","esp32p4::uart0::status::DTRN_R","esp32p4::uart0::status::RTSN_R","esp32p4::uart0::status::TXD_R","esp32p4::uart0::conf0::PARITY_R","esp32p4::uart0::conf0::PARITY_EN_R","esp32p4::uart0::conf0::TXD_BRK_R","esp32p4::uart0::conf0::IRDA_DPLX_R","esp32p4::uart0::conf0::IRDA_TX_EN_R","esp32p4::uart0::conf0::IRDA_WCTL_R","esp32p4::uart0::conf0::IRDA_TX_INV_R","esp32p4::uart0::conf0::IRDA_RX_INV_R","esp32p4::uart0::conf0::LOOPBACK_R","esp32p4::uart0::conf0::TX_FLOW_EN_R","esp32p4::uart0::conf0::IRDA_EN_R","esp32p4::uart0::conf0::RXD_INV_R","esp32p4::uart0::conf0::TXD_INV_R","esp32p4::uart0::conf0::DIS_RX_DAT_OVF_R","esp32p4::uart0::conf0::ERR_WR_MASK_R","esp32p4::uart0::conf0::AUTOBAUD_EN_R","esp32p4::uart0::conf0::MEM_CLK_EN_R","esp32p4::uart0::conf0::SW_RTS_R","esp32p4::uart0::conf0::RXFIFO_RST_R","esp32p4::uart0::conf0::TXFIFO_RST_R","esp32p4::uart0::conf1::CTS_INV_R","esp32p4::uart0::conf1::DSR_INV_R","esp32p4::uart0::conf1::RTS_INV_R","esp32p4::uart0::conf1::DTR_INV_R","esp32p4::uart0::conf1::SW_DTR_R","esp32p4::uart0::conf1::CLK_EN_R","esp32p4::uart0::hwfc_conf::RX_FLOW_EN_R","esp32p4::uart0::swfc_conf0::XON_XOFF_STILL_SEND_R","esp32p4::uart0::swfc_conf0::SW_FLOW_CON_EN_R","esp32p4::uart0::swfc_conf0::XONOFF_DEL_R","esp32p4::uart0::swfc_conf0::FORCE_XON_R","esp32p4::uart0::swfc_conf0::FORCE_XOFF_R","esp32p4::uart0::swfc_conf0::SEND_XON_R","esp32p4::uart0::swfc_conf0::SEND_XOFF_R","esp32p4::uart0::rs485_conf::RS485_EN_R","esp32p4::uart0::rs485_conf::DL0_EN_R","esp32p4::uart0::rs485_conf::DL1_EN_R","esp32p4::uart0::rs485_conf::RS485TX_RX_EN_R","esp32p4::uart0::rs485_conf::RS485RXBY_TX_EN_R","esp32p4::uart0::rs485_conf::RS485_RX_DLY_NUM_R","esp32p4::uart0::mem_conf::MEM_FORCE_PD_R","esp32p4::uart0::mem_conf::MEM_FORCE_PU_R","esp32p4::uart0::tout_conf::RX_TOUT_EN_R","esp32p4::uart0::tout_conf::RX_TOUT_FLOW_DIS_R","esp32p4::uart0::clk_conf::TX_SCLK_EN_R","esp32p4::uart0::clk_conf::RX_SCLK_EN_R","esp32p4::uart0::clk_conf::TX_RST_CORE_R","esp32p4::uart0::clk_conf::RX_RST_CORE_R","esp32p4::uart0::afifo_status::TX_AFIFO_FULL_R","esp32p4::uart0::afifo_status::TX_AFIFO_EMPTY_R","esp32p4::uart0::afifo_status::RX_AFIFO_FULL_R","esp32p4::uart0::afifo_status::RX_AFIFO_EMPTY_R","esp32p4::uart0::reg_update::REG_UPDATE_R","esp32p4::uhci0::conf0::TX_RST_R","esp32p4::uhci0::conf0::RX_RST_R","esp32p4::uhci0::conf0::SEPER_EN_R","esp32p4::uhci0::conf0::HEAD_EN_R","esp32p4::uhci0::conf0::CRC_REC_EN_R","esp32p4::uhci0::conf0::UART_IDLE_EOF_EN_R","esp32p4::uhci0::conf0::LEN_EOF_EN_R","esp32p4::uhci0::conf0::ENCODE_CRC_EN_R","esp32p4::uhci0::conf0::CLK_EN_R","esp32p4::uhci0::conf0::UART_RX_BRK_EOF_EN_R","esp32p4::uhci0::int_raw::RX_START_INT_RAW_R","esp32p4::uhci0::int_raw::TX_START_INT_RAW_R","esp32p4::uhci0::int_raw::RX_HUNG_INT_RAW_R","esp32p4::uhci0::int_raw::TX_HUNG_INT_RAW_R","esp32p4::uhci0::int_raw::SEND_S_REG_Q_INT_RAW_R","esp32p4::uhci0::int_raw::SEND_A_REG_Q_INT_RAW_R","esp32p4::uhci0::int_raw::OUT_EOF_INT_RAW_R","esp32p4::uhci0::int_raw::APP_CTRL0_INT_RAW_R","esp32p4::uhci0::int_raw::APP_CTRL1_INT_RAW_R","esp32p4::uhci0::int_st::RX_START_INT_ST_R","esp32p4::uhci0::int_st::TX_START_INT_ST_R","esp32p4::uhci0::int_st::RX_HUNG_INT_ST_R","esp32p4::uhci0::int_st::TX_HUNG_INT_ST_R","esp32p4::uhci0::int_st::SEND_S_REG_Q_INT_ST_R","esp32p4::uhci0::int_st::SEND_A_REG_Q_INT_ST_R","esp32p4::uhci0::int_st::OUTLINK_EOF_ERR_INT_ST_R","esp32p4::uhci0::int_st::APP_CTRL0_INT_ST_R","esp32p4::uhci0::int_st::APP_CTRL1_INT_ST_R","esp32p4::uhci0::int_ena::RX_START_INT_ENA_R","esp32p4::uhci0::int_ena::TX_START_INT_ENA_R","esp32p4::uhci0::int_ena::RX_HUNG_INT_ENA_R","esp32p4::uhci0::int_ena::TX_HUNG_INT_ENA_R","esp32p4::uhci0::int_ena::SEND_S_REG_Q_INT_ENA_R","esp32p4::uhci0::int_ena::SEND_A_REG_Q_INT_ENA_R","esp32p4::uhci0::int_ena::OUTLINK_EOF_ERR_INT_ENA_R","esp32p4::uhci0::int_ena::APP_CTRL0_INT_ENA_R","esp32p4::uhci0::int_ena::APP_CTRL1_INT_ENA_R","esp32p4::uhci0::conf1::CHECK_SUM_EN_R","esp32p4::uhci0::conf1::CHECK_SEQ_EN_R","esp32p4::uhci0::conf1::CRC_DISABLE_R","esp32p4::uhci0::conf1::SAVE_HEAD_R","esp32p4::uhci0::conf1::TX_CHECK_SUM_RE_R","esp32p4::uhci0::conf1::TX_ACK_NUM_RE_R","esp32p4::uhci0::conf1::WAIT_SW_START_R","esp32p4::uhci0::escape_conf::TX_C0_ESC_EN_R","esp32p4::uhci0::escape_conf::TX_DB_ESC_EN_R","esp32p4::uhci0::escape_conf::TX_11_ESC_EN_R","esp32p4::uhci0::escape_conf::TX_13_ESC_EN_R","esp32p4::uhci0::escape_conf::RX_C0_ESC_EN_R","esp32p4::uhci0::escape_conf::RX_DB_ESC_EN_R","esp32p4::uhci0::escape_conf::RX_11_ESC_EN_R","esp32p4::uhci0::escape_conf::RX_13_ESC_EN_R","esp32p4::uhci0::hung_conf::TXFIFO_TIMEOUT_ENA_R","esp32p4::uhci0::hung_conf::RXFIFO_TIMEOUT_ENA_R","esp32p4::uhci0::quick_sent::ALWAYS_SEND_EN_R","esp32p4::usb_device::ep1_conf::SERIAL_IN_EP_DATA_FREE_R","esp32p4::usb_device::ep1_conf::SERIAL_OUT_EP_DATA_AVAIL_R","esp32p4::usb_device::int_raw::JTAG_IN_FLUSH_INT_RAW_R","esp32p4::usb_device::int_raw::SOF_INT_RAW_R","esp32p4::usb_device::int_raw::SERIAL_OUT_RECV_PKT_INT_RAW_R","esp32p4::usb_device::int_raw::SERIAL_IN_EMPTY_INT_RAW_R","esp32p4::usb_device::int_raw::PID_ERR_INT_RAW_R","esp32p4::usb_device::int_raw::CRC5_ERR_INT_RAW_R","esp32p4::usb_device::int_raw::CRC16_ERR_INT_RAW_R","esp32p4::usb_device::int_raw::STUFF_ERR_INT_RAW_R","esp32p4::usb_device::int_raw::IN_TOKEN_REC_IN_EP1_INT_RAW_R","esp32p4::usb_device::int_raw::USB_BUS_RESET_INT_RAW_R","esp32p4::usb_device::int_raw::OUT_EP1_ZERO_PAYLOAD_INT_RAW_R","esp32p4::usb_device::int_raw::OUT_EP2_ZERO_PAYLOAD_INT_RAW_R","esp32p4::usb_device::int_raw::RTS_CHG_INT_RAW_R","esp32p4::usb_device::int_raw::DTR_CHG_INT_RAW_R","esp32p4::usb_device::int_raw::GET_LINE_CODE_INT_RAW_R","esp32p4::usb_device::int_raw::SET_LINE_CODE_INT_RAW_R","esp32p4::usb_device::int_st::JTAG_IN_FLUSH_INT_ST_R","esp32p4::usb_device::int_st::SOF_INT_ST_R","esp32p4::usb_device::int_st::SERIAL_OUT_RECV_PKT_INT_ST_R","esp32p4::usb_device::int_st::SERIAL_IN_EMPTY_INT_ST_R","esp32p4::usb_device::int_st::PID_ERR_INT_ST_R","esp32p4::usb_device::int_st::CRC5_ERR_INT_ST_R","esp32p4::usb_device::int_st::CRC16_ERR_INT_ST_R","esp32p4::usb_device::int_st::STUFF_ERR_INT_ST_R","esp32p4::usb_device::int_st::IN_TOKEN_REC_IN_EP1_INT_ST_R","esp32p4::usb_device::int_st::USB_BUS_RESET_INT_ST_R","esp32p4::usb_device::int_st::OUT_EP1_ZERO_PAYLOAD_INT_ST_R","esp32p4::usb_device::int_st::OUT_EP2_ZERO_PAYLOAD_INT_ST_R","esp32p4::usb_device::int_st::RTS_CHG_INT_ST_R","esp32p4::usb_device::int_st::DTR_CHG_INT_ST_R","esp32p4::usb_device::int_st::GET_LINE_CODE_INT_ST_R","esp32p4::usb_device::int_st::SET_LINE_CODE_INT_ST_R","esp32p4::usb_device::int_ena::JTAG_IN_FLUSH_INT_ENA_R","esp32p4::usb_device::int_ena::SOF_INT_ENA_R","esp32p4::usb_device::int_ena::SERIAL_OUT_RECV_PKT_INT_ENA_R","esp32p4::usb_device::int_ena::SERIAL_IN_EMPTY_INT_ENA_R","esp32p4::usb_device::int_ena::PID_ERR_INT_ENA_R","esp32p4::usb_device::int_ena::CRC5_ERR_INT_ENA_R","esp32p4::usb_device::int_ena::CRC16_ERR_INT_ENA_R","esp32p4::usb_device::int_ena::STUFF_ERR_INT_ENA_R","esp32p4::usb_device::int_ena::IN_TOKEN_REC_IN_EP1_INT_ENA_R","esp32p4::usb_device::int_ena::USB_BUS_RESET_INT_ENA_R","esp32p4::usb_device::int_ena::OUT_EP1_ZERO_PAYLOAD_INT_ENA_R","esp32p4::usb_device::int_ena::OUT_EP2_ZERO_PAYLOAD_INT_ENA_R","esp32p4::usb_device::int_ena::RTS_CHG_INT_ENA_R","esp32p4::usb_device::int_ena::DTR_CHG_INT_ENA_R","esp32p4::usb_device::int_ena::GET_LINE_CODE_INT_ENA_R","esp32p4::usb_device::int_ena::SET_LINE_CODE_INT_ENA_R","esp32p4::usb_device::conf0::PHY_SEL_R","esp32p4::usb_device::conf0::EXCHG_PINS_OVERRIDE_R","esp32p4::usb_device::conf0::EXCHG_PINS_R","esp32p4::usb_device::conf0::VREF_OVERRIDE_R","esp32p4::usb_device::conf0::PAD_PULL_OVERRIDE_R","esp32p4::usb_device::conf0::DP_PULLUP_R","esp32p4::usb_device::conf0::DP_PULLDOWN_R","esp32p4::usb_device::conf0::DM_PULLUP_R","esp32p4::usb_device::conf0::DM_PULLDOWN_R","esp32p4::usb_device::conf0::PULLUP_VALUE_R","esp32p4::usb_device::conf0::USB_PAD_ENABLE_R","esp32p4::usb_device::conf0::USB_JTAG_BRIDGE_EN_R","esp32p4::usb_device::test::TEST_ENABLE_R","esp32p4::usb_device::test::TEST_USB_OE_R","esp32p4::usb_device::test::TEST_TX_DP_R","esp32p4::usb_device::test::TEST_TX_DM_R","esp32p4::usb_device::test::TEST_RX_RCV_R","esp32p4::usb_device::test::TEST_RX_DP_R","esp32p4::usb_device::test::TEST_RX_DM_R","esp32p4::usb_device::jfifo_st::IN_FIFO_EMPTY_R","esp32p4::usb_device::jfifo_st::IN_FIFO_FULL_R","esp32p4::usb_device::jfifo_st::OUT_FIFO_EMPTY_R","esp32p4::usb_device::jfifo_st::OUT_FIFO_FULL_R","esp32p4::usb_device::jfifo_st::IN_FIFO_RESET_R","esp32p4::usb_device::jfifo_st::OUT_FIFO_RESET_R","esp32p4::usb_device::misc_conf::CLK_EN_R","esp32p4::usb_device::mem_conf::USB_MEM_PD_R","esp32p4::usb_device::mem_conf::USB_MEM_CLK_EN_R","esp32p4::usb_device::chip_rst::RTS_R","esp32p4::usb_device::chip_rst::DTR_R","esp32p4::usb_device::chip_rst::USB_UART_CHIP_RST_DIS_R","esp32p4::usb_device::ser_afifo_config::SERIAL_IN_AFIFO_RESET_WR_R","esp32p4::usb_device::ser_afifo_config::SERIAL_IN_AFIFO_RESET_RD_R","esp32p4::usb_device::ser_afifo_config::SERIAL_OUT_AFIFO_RESET_WR_R","esp32p4::usb_device::ser_afifo_config::SERIAL_OUT_AFIFO_RESET_RD_R","esp32p4::usb_device::ser_afifo_config::SERIAL_OUT_AFIFO_REMPTY_R","esp32p4::usb_device::ser_afifo_config::SERIAL_IN_AFIFO_WFULL_R","esp32p4::usb_device::bus_reset_st::USB_BUS_RESET_ST_R","esp32p4::usb_device::eco_cell_ctrl_48::RDN_RESULT_48_R","esp32p4::usb_device::eco_cell_ctrl_48::RDN_ENA_48_R","esp32p4::usb_device::eco_cell_ctrl_apb::RDN_RESULT_APB_R","esp32p4::usb_device::eco_cell_ctrl_apb::RDN_ENA_APB_R","esp32p4::usb_wrap::otg_conf::SRP_SESSEND_OVERRIDE_R","esp32p4::usb_wrap::otg_conf::SRP_SESSEND_VALUE_R","esp32p4::usb_wrap::otg_conf::PHY_SEL_R","esp32p4::usb_wrap::otg_conf::DFIFO_FORCE_PD_R","esp32p4::usb_wrap::otg_conf::DBNCE_FLTR_BYPASS_R","esp32p4::usb_wrap::otg_conf::EXCHG_PINS_OVERRIDE_R","esp32p4::usb_wrap::otg_conf::EXCHG_PINS_R","esp32p4::usb_wrap::otg_conf::VREF_OVERRIDE_R","esp32p4::usb_wrap::otg_conf::PAD_PULL_OVERRIDE_R","esp32p4::usb_wrap::otg_conf::DP_PULLUP_R","esp32p4::usb_wrap::otg_conf::DP_PULLDOWN_R","esp32p4::usb_wrap::otg_conf::DM_PULLUP_R","esp32p4::usb_wrap::otg_conf::DM_PULLDOWN_R","esp32p4::usb_wrap::otg_conf::PULLUP_VALUE_R","esp32p4::usb_wrap::otg_conf::USB_PAD_ENABLE_R","esp32p4::usb_wrap::otg_conf::AHB_CLK_FORCE_ON_R","esp32p4::usb_wrap::otg_conf::PHY_CLK_FORCE_ON_R","esp32p4::usb_wrap::otg_conf::PHY_TX_EDGE_SEL_R","esp32p4::usb_wrap::otg_conf::DFIFO_FORCE_PU_R","esp32p4::usb_wrap::otg_conf::CLK_EN_R","esp32p4::usb_wrap::test_conf::TEST_ENABLE_R","esp32p4::usb_wrap::test_conf::TEST_USB_OE_R","esp32p4::usb_wrap::test_conf::TEST_TX_DP_R","esp32p4::usb_wrap::test_conf::TEST_TX_DM_R","esp32p4::usb_wrap::test_conf::TEST_RX_RCV_R","esp32p4::usb_wrap::test_conf::TEST_RX_DP_R","esp32p4::usb_wrap::test_conf::TEST_RX_DM_R"]]
};if (window.register_type_impls) {window.register_type_impls(type_impls);} else {window.pending_type_impls = type_impls;}})()