
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /data/Xilinx/Vivado/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/Xilinx/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'kdlin' on host 'correlator2.fnal.gov' (Linux_x86_64 version 3.10.0-957.21.3.el7.x86_64) on Tue Feb 02 17:30:24 CST 2021
INFO: [HLS 200-10] On os "Scientific Linux release 7.9 (Nitrogen)"
INFO: [HLS 200-10] In directory '/data/kdlin/latency_models/core_projects/latency_model32_rf18'
INFO: [HLS 200-10] Opening project '/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Opening solution '/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
INFO: Unable to open input/predictions file, using default input.
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C SIMULATION COMPLETED IN 0h0m14s *****
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: firmware/myproject.cpp:35:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 460.191 ; gain = 4.266 ; free physical = 88395 ; free virtual = 144716
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 460.191 ; gain = 4.266 ; free physical = 88395 ; free virtual = 144716
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely.
INFO: [XFORM 203-501] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely.
INFO: [XFORM 203-501] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' (firmware/nnet_utils/nnet_padding_stream.h:14).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' (firmware/nnet_utils/nnet_padding_stream.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' (firmware/nnet_utils/nnet_padding_stream.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' (firmware/nnet_utils/nnet_padding_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' (firmware/nnet_utils/nnet_padding_stream.h:45).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<5u, 1u, 20u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<5u, 1u, 20u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config19>' (firmware/nnet_utils/nnet_padding_stream.h:14).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, LeakyReLU_config5>' (firmware/nnet_utils/nnet_activation_stream.h:430).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, LeakyReLU_config5>' (firmware/nnet_utils/nnet_activation_stream.h:430).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, LeakyReLU_config5>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, LeakyReLU_config5>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, LeakyReLU_config5>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:93).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config6>' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' (firmware/nnet_utils/nnet_pooling_stream.h:148).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config19>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config19>' (firmware/nnet_utils/nnet_padding_stream.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config19>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config19>' (firmware/nnet_utils/nnet_padding_stream.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config19>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config19>' (firmware/nnet_utils/nnet_padding_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config19>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config19>' (firmware/nnet_utils/nnet_padding_stream.h:45).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 10u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 10u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 10u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 10u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:14).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config15>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config14>' (firmware/nnet_utils/nnet_activation_stream.h:430).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config14>' (firmware/nnet_utils/nnet_activation_stream.h:430).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config14>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config14>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config14>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config10>' (firmware/nnet_utils/nnet_activation_stream.h:430).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config10>' (firmware/nnet_utils/nnet_activation_stream.h:430).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config10>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config10>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config10>' (firmware/nnet_utils/nnet_activation_stream.h:429).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config20>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config20>' (firmware/nnet_utils/nnet_padding_stream.h:45).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[].1' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:99).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[].1' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config15>' (firmware/nnet_utils/nnet_pooling_stream.h:93).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (firmware/nnet_utils/nnet_conv_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (firmware/nnet_utils/nnet_conv2d_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config15>' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config15>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config15>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config15>' (firmware/nnet_utils/nnet_pooling_stream.h:148).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:175).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:156).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 828.062 ; gain = 372.137 ; free physical = 88051 ; free virtual = 144392
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:56->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:56->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:56->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv_stream.h:99: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 828.062 ; gain = 372.137 ; free physical = 88048 ; free virtual = 144392
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:170) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:130) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:130) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:424) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:424) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:424) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:46) into a 1024-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:146:59).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:143) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config15>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:143) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LeakyReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:420) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config14>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LeakyReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:420) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config10>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LeakyReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:420) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, LeakyReLU_config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:41) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52:43).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config20>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config20>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config20>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config20>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config19>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config19>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config19>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:12) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config19>' completely.
INFO: [XFORM 203-501] Unrolling loop 'SoftmaxExpPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:154) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' completely.
INFO: [XFORM 203-501] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:172) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' completely.
INFO: [XFORM 203-501] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:92) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:97) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:98) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config15>' completely.
INFO: [XFORM 203-501] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:92) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:97) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:98) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' completely.
INFO: [XFORM 203-501] Unrolling loop 'LeakyReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:427) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config14>' completely.
INFO: [XFORM 203-501] Unrolling loop 'LeakyReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:427) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config10>' completely.
INFO: [XFORM 203-501] Unrolling loop 'LeakyReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:427) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, LeakyReLU_config5>' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' completely.
INFO: [XFORM 203-501] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely.
INFO: [XFORM 203-501] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:95) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:47) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:59) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' completely.
INFO: [XFORM 203-501] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely.
INFO: [XFORM 203-501] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely.
INFO: [XFORM 203-501] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely.
INFO: [XFORM 203-501] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely.
INFO: [XFORM 203-501] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely.
INFO: [XFORM 203-501] Unrolling loop 'ReduceLeft' (firmware/nnet_utils/nnet_common.h:56) in function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely.
INFO: [XFORM 203-501] Unrolling loop 'ReduceRight' (firmware/nnet_utils/nnet_common.h:59) in function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' completely.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V' (firmware/nnet_utils/nnet_padding_stream.h:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.6' (firmware/nnet_utils/nnet_padding_stream.h:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.7' (firmware/nnet_utils/nnet_padding_stream.h:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.8' (firmware/nnet_utils/nnet_padding_stream.h:11) automatically.
INFO: [XFORM 203-131] Reshaping array 'w11.V'  in dimension 1 with a block factor of 2048.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 160.
INFO: [XFORM 203-131] Reshaping array 'w7.V'  in dimension 1 with a block factor of 1024.
INFO: [XFORM 203-131] Reshaping array 'w16.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:84) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer20_out.V.data.V' (firmware/myproject.cpp:88) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_5.V.data.V' (firmware/myproject.cpp:25) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer18_out.V.data.V' (firmware/myproject.cpp:60) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:72) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer19_out.V.data.V' (firmware/myproject.cpp:76) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:104) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer17_out.V.data.V' (firmware/myproject.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:96) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer15_out.V.data.V' (firmware/myproject.cpp:100) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:68) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:92) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:64) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:80) .
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.20' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.21' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:78) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:48:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config11::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.26' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'config2::pixels.V'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:23:9), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'config2::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config7::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.28' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left.V' (firmware/nnet_utils/nnet_common.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right.V' (firmware/nnet_utils/nnet_common.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer20_out.V.data.V' (firmware/myproject.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_5.V.data.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer18_out.V.data.V' (firmware/myproject.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer19_out.V.data.V' (firmware/myproject.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.data.V' (firmware/myproject.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer17_out.V.data.V' (firmware/myproject.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_pooling_stream.h:93:126), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer14_out.V.data.V' (firmware/myproject.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer15_out.V.data.V' (firmware/myproject.cpp:100) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_pooling_stream.h:93:126), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:68) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:41:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:92) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:41:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:64) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:41:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:80) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:56->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config7>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:56->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_conv_stream.h:56->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv2d_stream.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:156) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config17>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:166) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 14 process function(s): 
	 'Block_ap_fixed_base.exit4927_proc'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'
	 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, LeakyReLU_config5>253'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config19>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>'
	 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config10>254'
	 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config20>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>'
	 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config14>255'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config15>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:420:79) to (firmware/nnet_utils/nnet_activation_stream.h:420:73) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config14>255'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:420:79) to (firmware/nnet_utils/nnet_activation_stream.h:420:73) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config10>254'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:420:79) to (firmware/nnet_utils/nnet_activation_stream.h:420:73) in function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, LeakyReLU_config5>253'... converting 97 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) to (firmware/nnet_utils/nnet_conv_stream.h:99:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>'... converting 7 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.81i25P.i7' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:70:1)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_resource.h:26:20)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:13:20)...2048 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:13:20)...160 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' (firmware/nnet_utils/nnet_dense_resource.h:13:20)...1024 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:52:59 ; elapsed = 00:52:58 . Memory (MB): peak = 8905.457 ; gain = 8449.531 ; free physical = 84063 ; free virtual = 141612
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:142:83) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config15>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:142:83) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:54:121) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:53:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config20>' to 'zeropad2d_cl<array,array<ap_fixed,64u>,config20>' (firmware/nnet_utils/nnet_padding_stream.h:16:59)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config18>' to 'zeropad2d_cl<array,array<ap_fixed,3u>,config18>' (firmware/nnet_utils/nnet_padding_stream.h:16:60)
WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config19>' to 'zeropad2d_cl<array,array<ap_fixed,32u>,config19>' (firmware/nnet_utils/nnet_padding_stream.h:16:59)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' to 'softmax_latency<array,array,softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:70:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, softmax_config17>' to 'softmax<array,array<ap_fixed,8u>,softmax_config17>' (firmware/nnet_utils/nnet_activation_stream.h:333:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' to 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' (firmware/nnet_utils/nnet_common.h:62:43)
WARNING: [XFORM 203-631] Renaming function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' to 'product' (firmware/nnet_utils/nnet_mult.h:66:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config15>' to 'pooling2d_cl<array,array<ap_fixed,64u>,config15>' (firmware/nnet_utils/nnet_pooling_stream.h:20:92)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6>' to 'pooling2d_cl<array,array<ap_fixed,32u>,config6>' (firmware/nnet_utils/nnet_pooling_stream.h:20:92)
WARNING: [XFORM 203-631] Renaming function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config14>255' to 'leaky_relu<array,array,LeakyReLU_config14>255' (firmware/nnet_utils/nnet_activation_stream.h:420:73)
WARNING: [XFORM 203-631] Renaming function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, LeakyReLU_config10>254' to 'leaky_relu<array,array,LeakyReLU_config10>254' (firmware/nnet_utils/nnet_activation_stream.h:420:73)
WARNING: [XFORM 203-631] Renaming function 'nnet::leaky_relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, LeakyReLU_config5>253' to 'leaky_relu<array,array,LeakyReLU_config5>253' (firmware/nnet_utils/nnet_activation_stream.h:420:73)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config16>' (firmware/nnet_utils/nnet_dense_resource.h:26:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config16>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>' (firmware/nnet_utils/nnet_dense_stream.h:41:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config11>' to 'conv_2d_cl<array,array<ap_fixed,64u>,config11>' (firmware/nnet_utils/nnet_dense_resource.h:13:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' to 'conv_2d_cl<array,array<ap_fixed,32u>,config2>' (firmware/nnet_utils/nnet_dense_resource.h:13:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config7>' to 'conv_2d_cl<array,array<ap_fixed,64u>,config7>' (firmware/nnet_utils/nnet_dense_resource.h:13:20)
WARNING: [XFORM 203-561] Updating loop upper bound from 18 to 100 for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,64u>,config7>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 18 to 100 for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,64u>,config7>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 18 to 100 for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,64u>,config11>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 18 to 100 for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,64u>,config11>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 400 for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,32u>,config2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 15 to 400 for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,32u>,config2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config16>'.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,64u>,config7>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,64u>,config11>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,32u>,config2>': loop nest is not flattened.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:59:44 ; elapsed = 00:59:43 . Memory (MB): peak = 8905.457 ; gain = 8449.531 ; free physical = 82987 ; free virtual = 140543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_ap_fixed_base.exit4927_proc' to 'Block_ap_fixed_base_exit4927_proc'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,3u>,config18>' to 'zeropad2d_cl_array_array_ap_fixed_3u_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,32u>,config2>' to 'conv_2d_cl_array_array_ap_fixed_32u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'leaky_relu<array,array,LeakyReLU_config5>253' to 'leaky_relu_array_array_LeakyReLU_config5_253'.
WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' to 'reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,32u>,config6>' to 'pooling2d_cl_array_array_ap_fixed_32u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,32u>,config19>' to 'zeropad2d_cl_array_array_ap_fixed_32u_config19_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,64u>,config7>' to 'conv_2d_cl_array_array_ap_fixed_64u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'leaky_relu<array,array,LeakyReLU_config10>254' to 'leaky_relu_array_array_LeakyReLU_config10_254'.
WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed,64u>,config20>' to 'zeropad2d_cl_array_array_ap_fixed_64u_config20_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,64u>,config11>' to 'conv_2d_cl_array_array_ap_fixed_64u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'leaky_relu<array,array,LeakyReLU_config14>255' to 'leaky_relu_array_array_LeakyReLU_config14_255'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,64u>,config15>' to 'pooling2d_cl_array_array_ap_fixed_64u_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config16>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,8u>,config16>' to 'dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_latency<array,array,softmax_config17>' to 'softmax_latency_array_array_softmax_config17_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed,8u>,softmax_config17>' to 'softmax_array_array_ap_fixed_8u_softmax_config17_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_ap_fixed_base_exit4927_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3592.79 seconds; current allocated memory: 1.503 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_3u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.503 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.504 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.504 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.504 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.11 seconds; current allocated memory: 1.510 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.55 seconds; current allocated memory: 1.533 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'leaky_relu_array_array_LeakyReLU_config5_253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LeakyReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.72 seconds; current allocated memory: 1.535 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.73 seconds; current allocated memory: 1.536 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_32u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.51 seconds; current allocated memory: 1.544 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.99 seconds; current allocated memory: 1.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_32u_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.53 seconds; current allocated memory: 1.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_64u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 74.33 seconds; current allocated memory: 1.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 46.66 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'leaky_relu_array_array_LeakyReLU_config10_254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LeakyReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.7 seconds; current allocated memory: 1.598 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.58 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_64u_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.42 seconds; current allocated memory: 1.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 1.607 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_64u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 179.59 seconds; current allocated memory: 1.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 92.83 seconds; current allocated memory: 1.691 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'leaky_relu_array_array_LeakyReLU_config14_255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LeakyReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 95.5 seconds; current allocated memory: 1.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.95 seconds; current allocated memory: 1.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_64u_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.51 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.31 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 599.8 seconds; current allocated memory: 1.754 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 63.52 seconds; current allocated memory: 1.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 99.61 seconds; current allocated memory: 1.808 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 41.53 seconds; current allocated memory: 1.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_latency_array_array_softmax_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_latency<array,array,softmax_config17>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.86 seconds; current allocated memory: 1.823 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_8u_softmax_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 1.824 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.46 seconds; current allocated memory: 1.826 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 38.03 seconds; current allocated memory: 1.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_ap_fixed_base_exit4927_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_ap_fixed_base_exit4927_proc'.
INFO: [HLS 200-111]  Elapsed time: 25.39 seconds; current allocated memory: 1.854 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_3u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_3u_config18_s'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 1.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_1287_16_1_1': 159 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_1287_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_32u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 6.53 seconds; current allocated memory: 1.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'leaky_relu_array_array_LeakyReLU_config5_253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10ns_26_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'leaky_relu_array_array_LeakyReLU_config5_253'.
INFO: [HLS 200-111]  Elapsed time: 14.89 seconds; current allocated memory: 1.980 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s'.
INFO: [HLS 200-111]  Elapsed time: 3.59 seconds; current allocated memory: 1.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_32u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32u_config6_s_pool_table_height19' to 'pooling2d_cl_array_array_ap_fixed_32u_config6_s_pool_tablbkb' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32u_config6_s_pool_table_width21' to 'pooling2d_cl_array_array_ap_fixed_32u_config6_s_pool_tablcud' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_32u_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 1.990 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_32u_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_32u_config19_s'.
INFO: [HLS 200-111]  Elapsed time: 10.44 seconds; current allocated memory: 2.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_64u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_array_ap_fixed_64u_config7_s' is 16658 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_325_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_64u_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 128.89 seconds; current allocated memory: 2.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'leaky_relu_array_array_LeakyReLU_config10_254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10ns_26_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'leaky_relu_array_array_LeakyReLU_config10_254'.
INFO: [HLS 200-111]  Elapsed time: 57.48 seconds; current allocated memory: 2.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_64u_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_64u_config20_s'.
INFO: [HLS 200-111]  Elapsed time: 7.07 seconds; current allocated memory: 2.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_64u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d24_A' is changed to 'fifo_w16_d24_A_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_array_ap_fixed_64u_config11_s' is 33298 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_325_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_64u_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 944.81 seconds; current allocated memory: 2.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'leaky_relu_array_array_LeakyReLU_config14_255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10ns_26_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'leaky_relu_array_array_LeakyReLU_config14_255'.
INFO: [HLS 200-111]  Elapsed time: 90.84 seconds; current allocated memory: 2.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_64u_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_64u_config15_s_pool_table_height12' to 'pooling2d_cl_array_array_ap_fixed_64u_config15_s_pool_tabdEe' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_64u_config15_s_pool_table_width13' to 'pooling2d_cl_array_array_ap_fixed_64u_config15_s_pool_tabeOg' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_64u_config15_s'.
INFO: [HLS 200-111]  Elapsed time: 9.52 seconds; current allocated memory: 2.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s' is 32768, found 2 HDL expressions with this fanout: (ap_phi_mux_do_init_phi_fu_10331_p6 == 1'd1), (ap_phi_mux_do_init_phi_fu_10331_p6 == 1'd0)
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s'.
INFO: [HLS 200-111]  Elapsed time: 93.89 seconds; current allocated memory: 2.547 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s'.
INFO: [HLS 200-111]  Elapsed time: 53.88 seconds; current allocated memory: 2.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_latency_array_array_softmax_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'softmax_latency_array_array_softmax_config17_s_invert_table11' to 'softmax_latency_array_array_softmax_config17_s_invert_tabfYi' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_latency_array_array_softmax_config17_s'.
INFO: [HLS 200-111]  Elapsed time: 33.85 seconds; current allocated memory: 2.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_8u_softmax_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_8u_softmax_config17_s'.
INFO: [HLS 200-111]  Elapsed time: 4.44 seconds; current allocated memory: 2.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_5_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_5_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_5_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d16_A' is changed to 'fifo_w16_d16_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_configg8j' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_softmax_array_array_ap_fixed_8u_softmax_config17_U0' to 'start_for_softmax_array_array_ap_fixed_8u_softmax_config1hbi' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 8.01 seconds; current allocated memory: 2.756 GB.
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_32u_config2_s_w2_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_64_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_65_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_66_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_67_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_68_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_69_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_70_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_71_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_72_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_73_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_74_V_V_U(fifo_w16_d80_A)' using Block RAMs.
INFO: [RTMG 210-279] Implementing memory 'pooling2d_cl_array_array_ap_fixed_32u_config6_s_pool_tablbkb_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_64_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_65_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_66_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_67_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_68_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_69_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_70_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_71_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_72_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_73_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_74_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_75_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_76_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_77_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_78_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_79_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_80_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_81_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_82_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_83_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_84_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_85_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_86_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_87_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_88_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_89_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_90_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_91_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_92_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_93_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_94_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_95_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_96_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_97_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_98_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_99_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_100_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_101_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_102_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_103_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_104_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_105_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_106_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_107_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_108_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_109_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_110_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_111_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_112_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_113_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_114_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_115_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_116_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_117_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_118_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_119_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_120_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_121_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_122_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_123_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_124_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_125_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_126_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_127_V_V_U(fifo_w16_d16_A)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_64u_config7_s_w7_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_64_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_65_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_66_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_67_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_68_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_69_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_70_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_71_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_72_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_73_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_74_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_75_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_76_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_77_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_78_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_79_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_80_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_81_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_82_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_83_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_84_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_85_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_86_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_87_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_88_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_89_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_90_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_91_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_92_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_93_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_94_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_95_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_96_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_97_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_98_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_99_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_100_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_101_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_102_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_103_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_104_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_105_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_106_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_107_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_108_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_109_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_110_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_111_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_112_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_113_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_114_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_115_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_116_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_117_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_118_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_119_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_120_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_121_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_122_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_123_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_124_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_125_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_126_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_127_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_128_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_129_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_130_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_131_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_132_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_133_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_134_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_135_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_136_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_137_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_138_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_139_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_140_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_141_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_142_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_143_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_144_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_145_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_146_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_147_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_148_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_149_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_150_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_151_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_152_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_153_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_154_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_155_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_156_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_157_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_158_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_159_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_160_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_161_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_162_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_163_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_164_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_165_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_166_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_167_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_168_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_169_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_170_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_171_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_172_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_173_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_174_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_175_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_176_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_177_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_178_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_179_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_180_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_181_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_182_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_183_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_184_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_185_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_186_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_187_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_188_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_189_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_190_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_191_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_192_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_193_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_194_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_195_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_196_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_197_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_198_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_199_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_200_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_201_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_202_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_203_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_204_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_205_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_206_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_207_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_208_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_209_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_210_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_211_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_212_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_213_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_214_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_215_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_216_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_217_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_218_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_219_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_220_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_221_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_222_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_223_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_224_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_225_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_226_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_227_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_228_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_229_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_230_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_231_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_232_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_233_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_234_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_235_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_236_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_237_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_238_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_239_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_240_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_241_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_242_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_243_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_244_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_245_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_246_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_247_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_248_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_249_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_250_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_251_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_252_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_253_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_254_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_255_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_256_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_257_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_258_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_259_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_260_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_261_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_262_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_263_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_264_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_265_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_266_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_267_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_268_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_269_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_270_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_271_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_272_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_273_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_274_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_275_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_276_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_277_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_278_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_279_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_280_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_281_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_282_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_283_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_284_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_285_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_286_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_287_V_V_U(fifo_w16_d24_A)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_64u_config11_s_w11_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_64_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_65_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_66_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_67_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_68_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_69_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_70_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_71_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_72_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_73_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_74_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_75_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_76_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_77_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_78_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_79_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_80_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_81_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_82_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_83_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_84_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_85_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_86_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_87_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_88_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_89_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_90_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_91_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_92_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_93_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_94_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_95_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_96_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_97_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_98_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_99_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_100_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_101_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_102_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_103_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_104_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_105_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_106_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_107_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_108_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_109_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_110_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_111_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_112_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_113_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_114_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_115_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_116_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_117_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_118_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_119_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_120_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_121_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_122_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_123_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_124_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_125_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_126_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_127_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_128_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_129_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_130_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_131_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_132_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_133_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_134_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_135_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_136_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_137_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_138_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_139_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_140_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_141_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_142_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_143_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_144_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_145_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_146_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_147_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_148_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_149_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_150_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_151_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_152_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_153_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_154_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_155_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_156_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_157_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_158_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_159_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_160_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_161_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_162_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_163_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_164_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_165_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_166_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_167_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_168_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_169_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_170_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_171_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_172_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_173_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_174_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_175_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_176_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_177_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_178_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_179_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_180_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_181_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_182_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_183_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_184_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_185_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_186_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_187_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_188_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_189_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_190_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_191_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_192_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_193_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_194_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_195_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_196_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_197_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_198_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_199_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_200_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_201_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_202_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_203_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_204_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_205_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_206_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_207_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_208_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_209_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_210_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_211_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_212_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_213_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_214_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_215_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_216_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_217_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_218_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_219_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_220_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_221_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_222_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_223_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_224_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_225_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_226_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_227_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_228_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_229_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_230_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_231_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_232_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_233_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_234_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_235_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_236_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_237_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_238_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_239_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_240_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_241_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_242_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_243_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_244_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_245_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_246_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_247_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_248_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_249_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_250_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_251_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_252_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_253_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_254_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_255_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_256_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_257_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_258_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_259_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_260_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_261_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_262_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_263_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_264_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_265_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_266_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_267_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_268_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_269_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_270_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_271_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_272_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_273_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_274_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_275_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_276_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_277_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_278_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_279_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_280_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_281_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_282_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_283_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_284_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_285_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_286_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_287_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_288_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_289_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_290_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_291_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_292_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_293_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_294_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_295_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_296_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_297_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_298_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_299_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_300_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_301_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_302_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_303_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_304_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_305_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_306_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_307_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_308_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_309_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_310_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_311_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_312_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_313_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_314_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_315_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_316_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_317_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_318_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_319_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_320_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_321_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_322_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_323_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_324_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_325_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_326_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_327_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_328_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_329_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_330_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_331_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_332_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_333_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_334_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_335_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_336_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_337_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_338_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_339_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_340_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_341_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_342_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_343_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_344_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_345_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_346_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_347_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_348_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_349_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_350_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_351_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_352_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_353_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_354_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_355_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_356_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_357_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_358_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_359_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_360_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_361_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_362_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_363_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_364_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_365_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_366_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_367_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_368_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_369_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_370_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_371_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_372_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_373_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_374_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_375_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_376_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_377_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_378_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_379_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_380_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_381_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_382_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_383_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_384_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_385_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_386_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_387_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_388_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_389_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_390_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_391_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_392_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_393_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_394_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_395_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_396_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_397_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_398_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_399_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_400_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_401_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_402_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_403_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_404_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_405_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_406_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_407_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_408_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_409_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_410_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_411_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_412_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_413_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_414_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_415_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_416_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_417_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_418_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_419_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_420_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_421_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_422_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_423_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_424_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_425_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_426_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_427_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_428_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_429_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_430_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_431_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_432_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_433_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_434_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_435_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_436_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_437_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_438_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_439_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_440_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_441_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_442_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_443_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_444_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_445_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_446_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_447_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_448_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_449_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_450_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_451_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_452_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_453_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_454_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_455_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_456_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_457_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_458_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_459_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_460_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_461_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_462_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_463_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_464_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_465_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_466_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_467_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_468_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_469_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_470_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_471_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_472_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_473_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_474_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_475_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_476_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_477_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_478_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_479_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_480_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_481_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_482_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_483_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_484_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_485_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_486_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_487_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_488_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_489_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_490_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_491_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_492_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_493_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_494_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_495_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_496_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_497_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_498_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_499_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_500_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_501_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_502_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_503_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_504_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_505_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_506_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_507_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_508_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_509_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_510_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_511_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_512_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_513_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_514_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_515_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_516_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_517_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_518_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_519_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_520_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_521_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_522_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_523_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_524_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_525_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_526_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_527_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_528_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_529_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_530_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_531_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_532_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_533_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_534_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_535_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_536_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_537_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_538_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_539_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_540_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_541_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_542_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_543_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_544_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_545_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_546_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_547_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_548_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_549_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_550_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_551_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_552_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_553_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_554_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_555_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_556_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_557_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_558_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_559_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_560_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_561_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_562_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_563_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_564_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_565_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_566_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_567_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_568_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_569_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_570_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_571_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_572_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_573_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_574_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_575_V_V_U(fifo_w16_d24_A_x)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'pooling2d_cl_array_array_ap_fixed_64u_config15_s_pool_tabdEe_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_64_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_65_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_66_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_67_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_68_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_69_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_70_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_71_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_72_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_73_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_74_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_75_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_76_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_77_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_78_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_79_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_80_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_81_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_82_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_83_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_84_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_85_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_86_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_87_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_88_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_89_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_90_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_91_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_92_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_93_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_94_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_95_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_96_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_97_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_98_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_99_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_100_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_101_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_102_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_103_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_104_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_105_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_106_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_107_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_108_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_109_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_110_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_111_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_112_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_113_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_114_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_115_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_116_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_117_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_118_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_119_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_120_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_121_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_122_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_123_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_124_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_125_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_126_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_127_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_128_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_129_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_130_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_131_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_132_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_133_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_134_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_135_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_136_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_137_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_138_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_139_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_140_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_141_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_142_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_143_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_144_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_145_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_146_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_147_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_148_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_149_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_150_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_151_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_152_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_153_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_154_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_155_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_156_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_157_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_158_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_159_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_160_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_161_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_162_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_163_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_164_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_165_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_166_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_167_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_168_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_169_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_170_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_171_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_172_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_173_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_174_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_175_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_176_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_177_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_178_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_179_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_180_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_181_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_182_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_183_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_184_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_185_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_186_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_187_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_188_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_189_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_190_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_191_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_192_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_193_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_194_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_195_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_196_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_197_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_198_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_199_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_200_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_201_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_202_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_203_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_204_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_205_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_206_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_207_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_208_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_209_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_210_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_211_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_212_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_213_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_214_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_215_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_216_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_217_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_218_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_219_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_220_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_221_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_222_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_223_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_224_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_225_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_226_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_227_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_228_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_229_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_230_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_231_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_232_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_233_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_234_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_235_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_236_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_237_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_238_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_239_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_240_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_241_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_242_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_243_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_244_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_245_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_246_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_247_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_248_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_249_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_250_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_251_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_252_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_253_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_254_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_window_255_V_V_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_w16_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config17_s_exp_table10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config17_s_invert_tabfYi_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_data_0_V_U(fifo_w16_d400_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_data_1_V_U(fifo_w16_d400_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_data_2_V_U(fifo_w16_d400_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_16_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_17_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_18_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_19_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_20_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_21_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_22_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_23_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_24_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_25_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_26_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_27_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_28_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_29_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_30_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_31_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_16_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_17_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_18_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_19_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_20_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_21_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_22_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_23_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_24_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_25_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_26_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_27_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_28_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_29_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_30_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_31_V_U(fifo_w16_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_8_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_9_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_10_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_11_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_12_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_13_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_14_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_15_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_16_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_17_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_18_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_19_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_20_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_21_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_22_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_23_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_24_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_25_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_26_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_27_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_28_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_29_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_30_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_31_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_9_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_10_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_11_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_12_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_13_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_14_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_15_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_16_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_17_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_18_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_19_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_20_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_21_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_22_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_23_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_24_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_25_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_26_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_27_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_28_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_29_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_30_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_31_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_8_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_9_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_10_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_11_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_12_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_13_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_14_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_15_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_16_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_17_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_18_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_19_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_20_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_21_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_22_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_23_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_24_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_25_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_26_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_27_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_28_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_29_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_30_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_31_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_32_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_33_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_34_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_35_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_36_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_37_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_38_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_39_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_40_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_41_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_42_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_43_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_44_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_45_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_46_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_47_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_48_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_49_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_50_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_51_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_52_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_53_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_54_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_55_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_56_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_57_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_58_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_59_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_60_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_61_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_62_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_63_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_6_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_7_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_8_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_9_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_10_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_11_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_12_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_13_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_14_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_15_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_16_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_17_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_18_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_19_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_20_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_21_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_22_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_23_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_24_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_25_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_26_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_27_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_28_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_29_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_30_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_31_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_32_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_33_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_34_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_35_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_36_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_37_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_38_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_39_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_40_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_41_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_42_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_43_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_44_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_45_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_46_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_47_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_48_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_49_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_50_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_51_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_52_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_53_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_54_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_55_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_56_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_57_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_58_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_59_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_60_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_61_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_62_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_63_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_9_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_10_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_11_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_12_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_13_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_14_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_15_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_16_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_17_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_18_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_19_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_20_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_21_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_22_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_23_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_24_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_25_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_26_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_27_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_28_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_29_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_30_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_31_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_32_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_33_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_34_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_35_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_36_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_37_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_38_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_39_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_40_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_41_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_42_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_43_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_44_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_45_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_46_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_47_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_48_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_49_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_50_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_51_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_52_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_53_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_54_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_55_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_56_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_57_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_58_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_59_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_60_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_61_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_62_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_V_data_63_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_6_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_7_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_8_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_9_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_10_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_11_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_12_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_13_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_14_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_15_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_16_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_17_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_18_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_19_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_20_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_21_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_22_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_23_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_24_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_25_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_26_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_27_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_28_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_29_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_30_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_31_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_32_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_33_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_34_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_35_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_36_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_37_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_38_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_39_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_40_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_41_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_42_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_43_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_44_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_45_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_46_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_47_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_48_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_49_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_50_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_51_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_52_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_53_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_54_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_55_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_56_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_57_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_58_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_59_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_60_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_61_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_62_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_63_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_6_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_7_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_8_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_9_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_10_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_11_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_12_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_13_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_14_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_15_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_16_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_17_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_18_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_19_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_20_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_21_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_22_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_23_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_24_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_25_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_26_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_27_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_28_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_29_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_30_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_31_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_32_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_33_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_34_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_35_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_36_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_37_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_38_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_39_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_40_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_41_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_42_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_43_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_44_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_45_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_46_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_47_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_48_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_49_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_50_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_51_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_52_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_53_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_54_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_55_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_56_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_57_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_58_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_59_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_60_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_61_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_62_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_63_V_U(fifo_w16_d64_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_0_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_1_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_2_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_3_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_4_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_5_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_6_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_7_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_8_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_9_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_10_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_11_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_12_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_13_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_14_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_15_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_16_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_17_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_18_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_19_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_20_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_21_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_22_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_23_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_24_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_25_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_26_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_27_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_28_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_29_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_30_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_31_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_32_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_33_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_34_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_35_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_36_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_37_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_38_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_39_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_40_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_41_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_42_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_43_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_44_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_45_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_46_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_47_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_48_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_49_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_50_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_51_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_52_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_53_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_54_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_55_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_56_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_57_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_58_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_59_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_60_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_61_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_62_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_63_V_U(fifo_w16_d16_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_32u_config2_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_32u_config2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_leaky_relu_array_array_LeakyReLU_config5_253_U0_U(start_for_leaky_relu_array_array_LeakyReLU_config5_253_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config6_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_32u_config6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_array_ap_fixed_32u_config19_U0_U(start_for_zeropad2d_cl_array_array_ap_fixed_32u_config19_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_64u_config7_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_64u_config7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_leaky_relu_array_array_LeakyReLU_config10_254_U0_U(start_for_leaky_relu_array_array_LeakyReLU_config10_254_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_array_ap_fixed_64u_config20_U0_U(start_for_zeropad2d_cl_array_array_ap_fixed_64u_config20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_64u_config11_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_64u_config11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_leaky_relu_array_array_LeakyReLU_config14_255_U0_U(start_for_leaky_relu_array_array_LeakyReLU_config14_255_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_64u_config15_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_64u_config15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_configg8j_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_configg8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_8u_softmax_config1hbi_U(start_for_softmax_array_array_ap_fixed_8u_softmax_config1hbi)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 01:52:46 ; elapsed = 01:53:35 . Memory (MB): peak = 8905.457 ; gain = 8449.531 ; free physical = 80205 ; free virtual = 139581
INFO: [SYSC 207-301] Generating SystemC RTL for myproject.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
***** C/RTL SYNTHESIS COMPLETED IN 1h53m20s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/data/Xilinx/Vivado/Vivado/2018.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: Unable to open input/predictions file, using default input.
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data/Xilinx/Vivado/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /data/Xilinx/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /data/Xilinx/Vivado/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_32u_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_32u_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_configg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_configg8j_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_dense_array_array_ap_fixed_16_6_5_3_0_8u_configg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_V_data_6_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_V_data_6_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_V_data_3_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_V_data_3_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/softmax_latency_array_array_softmax_config17_s_invert_tabfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config17_s_invert_tabfYi_rom
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config17_s_invert_tabfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/fifo_w16_d400_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d400_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_V_data_7_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_V_data_7_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/start_for_leaky_relu_array_array_LeakyReLU_config5_253_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_leaky_relu_array_array_LeakyReLU_config5_253_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_leaky_relu_array_array_LeakyReLU_config5_253_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_array_ap_fixed_64u_config20_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_array_ap_fixed_64u_config20_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_10ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_10ns_26_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_10ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_5_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_5_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_array_ap_fixed_32u_config19_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_array_ap_fixed_32u_config19_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_array_ap_fixed_32u_config19_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_64u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_64u_config7_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/myproject_mux_164_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_164_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_array_ap_fixed_64u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_64u_config7_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_64u_config7_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_array_ap_fixed_64u_config11_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_64u_config11_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_64u_config11_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/fifo_w16_d100_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d100_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/myproject_mux_255_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_255_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/softmax_latency_array_array_softmax_config17_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config17_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_array_ap_fixed_32u_config19_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_array_ap_fixed_32u_config19_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/fifo_w16_d64_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d64_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d64_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/myproject_mux_1287_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_1287_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/leaky_relu_array_array_LeakyReLU_config14_255.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leaky_relu_array_array_LeakyReLU_config14_255
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_64u_config11_s_w11_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_64u_config11_s_w11_V_rom
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_64u_config11_s_w11_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/start_for_pooling2d_cl_array_array_ap_fixed_32u_config6_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_array_ap_fixed_32u_config6_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_array_ap_fixed_32u_config6_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/softmax_latency_array_array_softmax_config17_s_exp_table10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config17_s_exp_table10_rom
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config17_s_exp_table10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_64u_config15_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_64u_config15_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_64u_config11_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_64u_config11_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_array_ap_fixed_64u_config20_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_array_ap_fixed_64u_config20_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_array_ap_fixed_64u_config20_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/leaky_relu_array_array_LeakyReLU_config5_253.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leaky_relu_array_array_LeakyReLU_config5_253
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_V_data_5_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_V_data_5_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/fifo_w16_d256_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d256_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/fifo_w16_d16_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d16_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d16_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/myproject_mux_1287_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_1287_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_array_ap_fixed_3u_config18_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_array_ap_fixed_3u_config18_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_V_data_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_V_data_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/start_for_leaky_relu_array_array_LeakyReLU_config14_255_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_leaky_relu_array_array_LeakyReLU_config14_255_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_leaky_relu_array_array_LeakyReLU_config14_255_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/start_for_softmax_array_array_ap_fixed_8u_softmax_config1hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_softmax_array_array_ap_fixed_8u_softmax_config1hbi_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_softmax_array_array_ap_fixed_8u_softmax_config1hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_16s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_16s_26_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_16s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_64u_config7_s_w7_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_64u_config7_s_w7_V_rom
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_64u_config7_s_w7_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_32u_config2_s_w2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_32u_config2_s_w2_V_rom
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_32u_config2_s_w2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/fifo_w16_d80_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d80_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_w16_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_w16_V_rom
INFO: [VRFC 10-311] analyzing module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s_w16_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_32u_config6_s_pool_tablbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_32u_config6_s_pool_tablbkb_rom
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_32u_config6_s_pool_tablbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_array_ap_fixed_32u_config2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_32u_config2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_32u_config2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config16_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/fifo_w16_d8_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d8_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d8_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/myproject_mux_325_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_325_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_64u_config15_s_pool_tabdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_64u_config15_s_pool_tabdEe_rom
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_64u_config15_s_pool_tabdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_V_data_4_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_V_data_4_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/start_for_pooling2d_cl_array_array_ap_fixed_64u_config15_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_array_ap_fixed_64u_config15_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_array_ap_fixed_64u_config15_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_5_V_data_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_5_V_data_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_5_V_data_2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_5_V_data_2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_32u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_32u_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/fifo_w16_d16_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d16_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d16_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/softmax_array_array_ap_fixed_8u_softmax_config17_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_array_array_ap_fixed_8u_softmax_config17_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/fifo_w16_d24_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d24_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d24_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_array_array_ap_fixed_16_6_5_3_0_8u_config16_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/Block_ap_fixed_base_exit4927_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_ap_fixed_base_exit4927_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/fifo_w16_d24_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d24_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d24_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer17_out_V_data_2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer17_out_V_data_2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/start_for_leaky_relu_array_array_LeakyReLU_config10_254_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_leaky_relu_array_array_LeakyReLU_config10_254_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_leaky_relu_array_array_LeakyReLU_config10_254_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/leaky_relu_array_array_LeakyReLU_config10_254.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leaky_relu_array_array_LeakyReLU_config10_254
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Block_ap_fixed_base_exit4927_pro...
Compiling module xil_defaultlib.zeropad2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_26_1_1...
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_26_1_1...
Compiling module xil_defaultlib.product
Compiling module xil_defaultlib.myproject_mux_1287_25_1_1(ID=1,d...
Compiling module xil_defaultlib.myproject_mux_164_16_1_1(ID=1,di...
Compiling module xil_defaultlib.myproject_mux_1287_16_1_1(ID=1,d...
Compiling module xil_defaultlib.fifo_w16_d80_A
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.myproject_mul_mul_16s_10ns_26_1_...
Compiling module xil_defaultlib.myproject_mul_mul_16s_10ns_26_1_...
Compiling module xil_defaultlib.leaky_relu_array_array_LeakyReLU...
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.reduce_ap_fixed_4_Op_max_ap_fixe...
Compiling module xil_defaultlib.fifo_w16_d16_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d16_A
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.zeropad2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.myproject_mux_255_9_1_1(ID=1,din...
Compiling module xil_defaultlib.myproject_mux_325_16_1_1(ID=1,di...
Compiling module xil_defaultlib.fifo_w16_d24_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d24_A
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.leaky_relu_array_array_LeakyReLU...
Compiling module xil_defaultlib.zeropad2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.fifo_w16_d24_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d24_A_x
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.leaky_relu_array_array_LeakyReLU...
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.fifo_w16_d8_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d8_A
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.dense_wrapper_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.dense_wrapper_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.dense_wrapper_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.dense_array_array_ap_fixed_16_6_...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_array_array_ap_fixed_8u_...
Compiling module xil_defaultlib.fifo_w16_d400_A
Compiling module xil_defaultlib.fifo_w16_d256_A
Compiling module xil_defaultlib.fifo_w16_d64_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d64_A
Compiling module xil_defaultlib.fifo_w16_d100_A
Compiling module xil_defaultlib.fifo_w16_d16_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d16_A_x
Compiling module xil_defaultlib.fifo_w16_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_leaky_relu_array_array...
Compiling module xil_defaultlib.start_for_leaky_relu_array_array...
Compiling module xil_defaultlib.start_for_pooling2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_pooling2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_leaky_relu_array_array...
Compiling module xil_defaultlib.start_for_leaky_relu_array_array...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_leaky_relu_array_array...
Compiling module xil_defaultlib.start_for_leaky_relu_array_array...
Compiling module xil_defaultlib.start_for_pooling2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_pooling2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_dense_array_array_ap_f...
Compiling module xil_defaultlib.start_for_dense_array_array_ap_f...
Compiling module xil_defaultlib.start_for_softmax_array_array_ap...
Compiling module xil_defaultlib.start_for_softmax_array_array_ap...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_input_5_V_data_0_V
Compiling module xil_defaultlib.AESL_axi_s_input_5_V_data_1_V
Compiling module xil_defaultlib.AESL_axi_s_input_5_V_data_2_V
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_V_data_0_...
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_V_data_1_...
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_V_data_2_...
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_V_data_3_...
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_V_data_4_...
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_V_data_5_...
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_V_data_6_...
Compiling module xil_defaultlib.AESL_axi_s_layer17_out_V_data_7_...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb  2 20:11:31 2021...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source myproject.tcl
## log_wave -r /
log_wave: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.477 ; gain = 128.000 ; free physical = 77730 ; free virtual = 138281
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1_ap_vld -into $const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1 -into $const_size_out_1_group -radix hex
## set const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1_ap_vld -into $const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1 -into $const_size_in_1_group -radix hex
## set layer17_out_group [add_wave_group layer17_out(axis) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_7_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_7_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_6_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_6_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_5_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_5_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_4_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_4_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_3_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_3_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_2_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_2_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_1_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_1_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_0_V_TREADY -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_0_V_TVALID -into $layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_7_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_6_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_5_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_4_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_3_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_2_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_1_V_TDATA -into $layer17_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer17_out_V_data_0_V_TDATA -into $layer17_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_5_group [add_wave_group input_5(axis) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_5_V_data_2_V_TREADY -into $input_5_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_5_V_data_2_V_TVALID -into $input_5_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_5_V_data_1_V_TREADY -into $input_5_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_5_V_data_1_V_TVALID -into $input_5_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_5_V_data_0_V_TREADY -into $input_5_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_5_V_data_0_V_TVALID -into $input_5_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_5_V_data_2_V_TDATA -into $input_5_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_5_V_data_1_V_TDATA -into $input_5_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_5_V_data_0_V_TDATA -into $input_5_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_5_V_data_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_5_V_data_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_5_V_data_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_V_data_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_V_data_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_V_data_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_V_data_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_V_data_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_V_data_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_V_data_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer17_out_V_data_7_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_in_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_out_1 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_out_1_ap_vld -into $tb_const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_out_1 -into $tb_const_size_out_1_group -radix hex
## set tb_const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_in_1_ap_vld -into $tb_const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_in_1 -into $tb_const_size_in_1_group -radix hex
## set tb_layer17_out_group [add_wave_group layer17_out(axis) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer17_out_V_data_7_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_7_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_6_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_6_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_5_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_5_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_4_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_4_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_3_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_3_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_2_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_2_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_1_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_1_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_0_V_TREADY -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_0_V_TVALID -into $tb_layer17_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_7_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_6_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_5_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_4_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_3_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_2_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_1_V_TDATA -into $tb_layer17_out_group -radix hex
## add_wave /apatb_myproject_top/layer17_out_V_data_0_V_TDATA -into $tb_layer17_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_5_group [add_wave_group input_5(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_5_V_data_2_V_TREADY -into $tb_input_5_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_5_V_data_2_V_TVALID -into $tb_input_5_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_5_V_data_1_V_TREADY -into $tb_input_5_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_5_V_data_1_V_TVALID -into $tb_input_5_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_5_V_data_0_V_TREADY -into $tb_input_5_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_5_V_data_0_V_TVALID -into $tb_input_5_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_5_V_data_2_V_TDATA -into $tb_input_5_group -radix hex
## add_wave /apatb_myproject_top/input_5_V_data_1_V_TDATA -into $tb_input_5_group -radix hex
## add_wave /apatb_myproject_top/input_5_V_data_0_V_TDATA -into $tb_input_5_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 11 [0.00%] @ "113000"
// RTL Simulation : 1 / 11 [68.21%] @ "31328000"
// RTL Simulation : 2 / 11 [77.71%] @ "59653000"
// RTL Simulation : 3 / 11 [77.71%] @ "87978000"
// RTL Simulation : 4 / 11 [77.71%] @ "116303000"
// RTL Simulation : 5 / 11 [77.71%] @ "144628000"
// RTL Simulation : 6 / 11 [77.71%] @ "172953000"
// RTL Simulation : 7 / 11 [77.71%] @ "201278000"
// RTL Simulation : 8 / 11 [77.71%] @ "229603000"
// RTL Simulation : 9 / 11 [77.71%] @ "257928000"
// RTL Simulation : 10 / 11 [77.71%] @ "286253000"
// RTL Simulation : 11 / 11 [100.00%] @ "314578000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 314597500 ps : File "/data/kdlin/latency_models/core_projects/latency_model32_rf18/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 805
run: Time (s): cpu = 00:03:20 ; elapsed = 00:06:25 . Memory (MB): peak = 1623.480 ; gain = 8.004 ; free physical = 76117 ; free virtual = 139104
## quit
INFO: [Common 17-206] Exiting xsim at Tue Feb  2 20:18:13 2021...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: Unable to open input/predictions file, using default input.
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
0.125 0.125 0.125 0.125 0.125 0.125 0.125 0.125 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO:
Report time       : Tue Feb  2 20:18:17 CST 2021.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|           6241|          11353|          11941|            732|           5095|           5665|
+----------+----------+-----------------------------------------------+-----------------------------------------------+

***** C/RTL SIMULATION COMPLETED IN 0h54m17s *****
***** C/RTL VALIDATION *****
INFO: Test PASSED
INFO: [HLS 200-112] Total elapsed time: 10074.2 seconds; peak allocated memory: 2.756 GB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Feb  2 20:18:18 2021...
