// Seed: 1166541450
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output supply0 id_2
    , id_23,
    output wor id_3,
    input tri1 id_4,
    input tri module_0,
    input wand id_6,
    input supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    output supply1 id_10,
    input supply0 id_11,
    output wor id_12,
    input wire id_13,
    output wand id_14,
    input tri id_15,
    output uwire id_16,
    output uwire id_17,
    output wand id_18,
    input wire id_19,
    input wand id_20,
    output tri id_21
);
  wire id_24;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input wire id_7,
    output tri id_8,
    input supply1 id_9,
    input tri id_10,
    input uwire id_11,
    output uwire id_12,
    output wor id_13,
    input uwire id_14,
    output wor id_15,
    output tri id_16,
    input tri id_17,
    input tri0 id_18,
    input supply1 id_19,
    output tri0 id_20,
    output tri0 id_21,
    input wand id_22
);
  wire id_24;
  module_0(
      id_2,
      id_12,
      id_13,
      id_13,
      id_19,
      id_0,
      id_18,
      id_14,
      id_8,
      id_15,
      id_8,
      id_9,
      id_21,
      id_19,
      id_6,
      id_18,
      id_12,
      id_15,
      id_15,
      id_5,
      id_19,
      id_21
  );
  assign id_6 = 1'b0;
  wire id_25;
  assign id_21 = 1;
endmodule
