<?xml version="1.0" encoding="UTF-8"?>
<!-- Copyright (c) 2012-2016 The Etnaviv Project

 Permission is hereby granted, free of charge, to any person obtaining a
 copy of this software and associated documentation files (the "Software"),
 to deal in the Software without restriction, including without limitation
 the rights to use, copy, modify, merge, publish, distribute, sub license,
 and/or sell copies of the Software, and to permit persons to whom the
 Software is furnished to do so, subject to the following conditions:

 The above copyright notice and this permission notice (including the
 next paragraph) shall be included in all copies or substantial portions
 of the Software.

 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
 THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 DEALINGS IN THE SOFTWARE.
-->
<database xmlns="http://nouveau.freedesktop.org/"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<!-- Shared enums and type definitions.
  -->
    <enum name="ENABLE_DISABLE" inline="yes">
        <!-- Generic type for functionality that can be enabled/disabled, it can be somewhat clearer than a
             boolean (RNN default type for 1-bit values) in some cases.
          -->
        <value value="0" name="DISABLE"/>
        <value value="1" name="ENABLE"/>
    </enum>
    <enum name="PIPE_ID">
        <value value="0" name="PIPE_3D"/> <!-- Rendering of 3D primitives -->
        <value value="1" name="PIPE_2D"/> <!-- DE rendering only -->
    </enum>
    <enum name="SYNC_RECIPIENT" brief="Synchronization source/destination">
        <doc>The sync recipient can be a receiver or sender of a semaphore or synchronization signal within the GPU.</doc>
        <value value="1" name="FE" brief="Front End"/>
        <value value="5" name="RA" brief="Raster"/>
        <value value="7" name="PE" brief="Pixel Engine"/>
        <value value="11" name="DE" brief="Drawing Engine"/>
        <value value="16" name="BLT" brief="BLT Engine"/>
    </enum>
    <enum name="ENDIAN_MODE" brief="Byte swap configuration">
        <value value="0" name="NO_SWAP" brief="No endian swap"/>
        <value value="1" name="SWAP_16" brief="Swap per 16 bit unit">
            <doc>A B C D -> B A D C</doc>
        </value>
        <value value="2" name="SWAP_32" brief="Swap per 32 bit unit">
            <doc>A B C D -> D C B A</doc>
        </value>
    </enum>
    <bitset name="RGBA_BITS" brief="RGBA bits">
        <bitfield pos="0" name="R"/>
        <bitfield pos="1" name="G"/>
        <bitfield pos="2" name="B"/>
        <bitfield pos="3" name="A"/>
    </bitset>

    <!-- Chip model. This is the primary identifier of a core.
      -->
    <enum name="chipModel">
        <value value="0x0200" name="GC200"/>
        <value value="0x0300" name="GC300"/> <!-- 2D graphics -->
        <value value="0x0320" name="GC320"/> <!-- 2D graphics + Compose engine -->
        <value value="0x0328" name="GC328"/>
        <value value="0x0350" name="GC350"/> <!-- OpenVG -->
        <value value="0x0355" name="GC355"/> <!-- OpenVG -->
        <value value="0x0400" name="GC400"/> <!-- 3D graphics, 1 core, according to Vivante it is "the smallest OpenGL ES 2.0 compliant GPU available today" -->
        <value value="0x0410" name="GC410"/>
        <value value="0x0420" name="GC420"/>
        <value value="0x0428" name="GC428"/>
        <value value="0x0450" name="GC450"/>
        <value value="0x0500" name="GC500"/>
        <value value="0x0520" name="GC520"/>
        <value value="0x0530" name="GC530"/>
        <value value="0x0600" name="GC600"/>
        <value value="0x0700" name="GC700"/>
        <value value="0x0800" name="GC800"/> <!-- 3D graphics, 1 core -->
        <value value="0x0860" name="GC860"/>
        <value value="0x0880" name="GC880"/>
        <value value="0x0900" name="GC900"/>
        <value value="0x1000" name="GC1000"/> <!-- 3D graphics, 2 cores -->
        <value value="0x1500" name="GC1500"/>
        <value value="0x2000" name="GC2000"/> <!-- 3D graphics, 4 cores -->
        <value value="0x2100" name="GC2100"/>
        <value value="0x2200" name="GC2200"/>
        <value value="0x2500" name="GC2500"/>
        <value value="0x3000" name="GC3000"/>
        <value value="0x4000" name="GC4000"/> <!-- 3D graphics, 8 cores -->
        <value value="0x5000" name="GC5000"/>
        <value value="0x5200" name="GC5200"/>
        <value value="0x6400" name="GC6400"/>
        <value value="0x7000" name="GC7000"/>
        <value value="0x7400" name="GC7400"/>
        <value value="0x8000" name="GC8000"/>
        <value value="0x8100" name="GC8100"/>
        <value value="0x8200" name="GC8200"/>
        <value value="0x8400" name="GC8400"/>
        <!-- Around GC2/3000, chip ID started to diverge from branded product ID
             in many cases. For example the GC7000nano has chip ID 400, whereas
             GC7000nanoultra has chip ID 600.

             The HALTIx feature bits are the best measure of gross rendering
             architecture, here are various models grouped by that. Feature bit
             HALTIx implies that HALTIy y<x are set:

             no HALTI0   <GC1000 except GC880, GC7000nanolite
             HALTI0      GC880/GC2000, GC7000TM
             HALTI1      GC900/GC4000, GC7000UL
             HALTI2      GC2000+/GC2500/GC3000/GC5000/GC6400
             HALTI3      N/A
             HALTI4      Some GC7000L/GC7000/GC7400
             HALTI5      Some GC7000L/other GC7000*/GC8x00*
         -->
    </enum>

    <!-- GPU feature words.
         Each of the bits of these words signifies the availability (or sometimes lack of) a certain
         rendering feature in the 2D, 3D or VG engine.
         Not all the words are available on all GPU types, but if missing they default to 0
         (although the kernel driver can override this in specific cases).
      -->
    <bitset name="chipFeatures"> <!-- ETNA_GPU_FEATURES_0 -->
        <bitfield pos="0" name="FAST_CLEAR" brief="Fast clear available"/>
        <bitfield pos="1" name="SPECIAL_ANTI_ALIASING" brief="Special AA (FSAA)"/>
        <bitfield pos="2" name="PIPE_3D" brief="3D engine is present"/>
        <bitfield pos="3" name="DXT_TEXTURE_COMPRESSION" brief="DXT texture compression"/>
        <bitfield pos="4" name="DEBUG_MODE" brief="Debug registers present"/>
        <bitfield pos="5" name="Z_COMPRESSION" brief="Depth and color compression"/>
        <bitfield pos="6" name="YUV420_SCALER" brief="YUV 4:2:0 support in filter blit"/>
        <bitfield pos="7" name="MSAA" brief="Multi Sample Anti-Aliasing"/>
        <bitfield pos="8" name="DC" brief="Display controller"/>
        <bitfield pos="9" name="PIPE_2D" brief="2D engine is present"/>
        <bitfield pos="10" name="ETC1_TEXTURE_COMPRESSION" brief="Ericcson texture compression"/>
        <bitfield pos="11" name="FAST_SCALER" brief="HD scaler present"/>
        <bitfield pos="12" name="HIGH_DYNAMIC_RANGE" brief="High dynamic range support"/>
        <bitfield pos="13" name="YUV420_TILER" brief="YUV 4:2:0 tiler is available"/>
        <bitfield pos="14" name="MODULE_CG" brief="Second-level clock gating available"/>
        <bitfield pos="15" name="MIN_AREA" brief="Optimized for minimum area"/>
        <bitfield pos="16" name="NO_EARLY_Z" brief="No early-Z"/>
        <bitfield pos="17" name="NO_422_TEXTURE" brief="No 4:2:2 YUV texture input format"/>
        <bitfield pos="18" name="BUFFER_INTERLEAVING" brief="Supports interleaving depth and color buffers"/>
        <bitfield pos="19" name="BYTE_WRITE_2D" brief="Supports byte write in 2D"/>
        <bitfield pos="20" name="NO_SCALER" brief="No 2D scaler"/>
        <bitfield pos="21" name="YUY2_AVERAGING" brief="YUY2 averaging support in resolve"/>
        <bitfield pos="22" name="HALF_PE_CACHE" brief="PE cache is half"/>
        <bitfield pos="23" name="HALF_TX_CACHE" brief="TX cache is half"/>
        <bitfield pos="24" name="YUY2_RENDER_TARGET" brief="YUY2 support in PE and YUY2 to RGB conversion in resolve"/>
        <bitfield pos="25" name="MEM32" brief="32 bit memory address support"/>
        <bitfield pos="26" name="PIPE_VG" brief="OpenVG engine is present"/>
        <bitfield pos="27" name="VGTS" brief="VG tesselator is present"/>
        <bitfield pos="28" name="FE20" brief="FE 2.0 is present"/>
        <bitfield pos="29" name="BYTE_WRITE_3D" brief="3D PE has byte write capability"/>
        <bitfield pos="30" name="RS_YUV_TARGET" brief="Supports resolving into YUV target"/>
        <bitfield pos="31" name="32_BIT_INDICES" brief="32 bit indices can be used with indexed drawing"/>
    </bitset>
    <bitset name="chipMinorFeatures0"> <!-- ETNA_GPU_FEATURES_1 -->
        <bitfield pos="0" name="FLIP_Y" brief="Y flipping capability is added to resolve"/>
        <bitfield pos="1" name="DUAL_RETURN_BUS" brief="Dual Return Bus from HI to clients"/>
        <bitfield pos="2" name="ENDIANNESS_CONFIG" brief="Configurable endianness support"/>
        <bitfield pos="3" name="TEXTURE_8K" brief="8Kx8K texture support"/>
        <bitfield pos="4" name="CORRECT_TEXTURE_CONVERTER" brief="Driver hack is not needed (?)"/>
        <bitfield pos="5" name="SPECIAL_MSAA_LOD" brief="Special LOD calculation when MSAA is on"/>
        <bitfield pos="6" name="FAST_CLEAR_FLUSH" brief="Proper flush is done in fast clear cache"/>
        <bitfield pos="7" name="2DPE20" brief="Pixel Engine 2.0"/>
        <bitfield pos="8" name="CORRECT_AUTO_DISABLE" brief="Reserved"/>
        <bitfield pos="9" name="RENDERTARGET_8K" brief="8Kx8K render target support"/>
        <bitfield pos="10" name="2BITPERTILE" brief="Two status bits per tile (instead of four)"/>
        <bitfield pos="11" name="SEPARATE_TILE_STATUS_WHEN_INTERLEAVED" brief="Use 2 separate tile status buffers in interleaved mode"/>
        <bitfield pos="12" name="SUPER_TILED" brief="Super tile is available"/>
        <bitfield pos="13" name="VG_20" brief="Major updates to VG pipe (TS buffer tiling, state masking)"/>
        <bitfield pos="14" name="TS_EXTENDED_COMMANDS" brief="New commands added to the VG tessellator"/>
        <bitfield pos="15" name="COMPRESSION_FIFO_FIXED"/>
        <bitfield pos="16" name="HAS_SIGN_FLOOR_CEIL" brief="Has SIGN, FLOOR and CEIL shader instructions"/>
        <bitfield pos="17" name="VG_FILTER" brief="VG filter is available"/>
        <bitfield pos="18" name="VG_21" brief="Minor updates to VG pipe (Event generation from VG, TS, PE, tiled image support)"/>
        <bitfield pos="19" name="SHADER_HAS_W" brief="W is sent to SH from RA"/>
        <bitfield pos="20" name="HAS_SQRT_TRIG" brief="Has SQRT, SIN, COS instructions"/>
        <bitfield pos="21" name="MORE_MINOR_FEATURES" brief="Chip has CHIP_MINOR_FEATURE_(1|2|3)">
            <doc>Also, in the shader unavailable registers will return 0</doc>
        </bitfield>
        <bitfield pos="22" name="MC20" brief="New style MC with separate paths for color and depth"/>
        <bitfield pos="23" name="MSAA_SIDEBAND" brief="Put the MSAA data into sideband fifo"/>
        <bitfield pos="24" name="BUG_FIXES0"/>
        <bitfield pos="25" name="VAA" brief="Coverage anti-aliasing"/>
        <bitfield pos="26" name="BYPASS_IN_MSAA" brief="Shader supports bypass mode when MSAA is enabled"/>
        <bitfield pos="27" name="HZ" brief="Hierarchical Z-buffer"/>
        <bitfield pos="28" name="NEW_TEXTURE" brief="New texture unit is available"/>
        <bitfield pos="29" name="2D_A8_TARGET" brief="2D engine supports A8 target"/>
        <bitfield pos="30" name="CORRECT_STENCIL" brief="Correct stencil behavior in depth only"/>
        <bitfield pos="31" name="ENHANCE_VR" brief="Enhance video rasterizer"/>
    </bitset>
    <bitset name="chipMinorFeatures1"> <!-- ETNA_GPU_FEATURES_2 -->
        <bitfield pos="0" name="RSUV_SWIZZLE" brief="Resolve UV swizzle"/>
        <bitfield pos="1" name="V2_COMPRESSION" brief="V2 compression"/>
        <bitfield pos="2" name="VG_DOUBLE_BUFFER" brief="Double buffering support for VG (second TS-->VG semaphore is present)"/>
        <bitfield pos="3" name="EXTRA_EVENT_STATES"/> <!-- BugFixes1 -->
        <bitfield pos="4" name="NO_STRIPING_NEEDED"/><!-- BugFiles2 -->
        <bitfield pos="5" name="TEXTURE_STRIDE" brief="Texture has stride and memory addressing"/>
        <bitfield pos="6" name="BUG_FIXES3"/>
        <bitfield pos="7" name="AUTO_DISABLE" brief="Correct auto-disable count"/>
        <bitfield pos="8" name="AUTO_RESTART_TS"/>
        <bitfield pos="9" name="DISABLE_PE_GATING"/> <!-- BugFixes4 -->
        <bitfield pos="10" name="L2_WINDOWING"/>
        <bitfield pos="11" name="HALF_FLOAT" brief="Supports 16-bit floating point type"/>
        <bitfield pos="12" name="PIXEL_DITHER"/>
        <bitfield pos="13" name="TWO_STENCIL_REFERENCE"/>
        <bitfield pos="14" name="EXTENDED_PIXEL_FORMAT"/>
        <bitfield pos="15" name="CORRECT_MIN_MAX_DEPTH" brief="EEZ and HZ are correct"/>
        <bitfield pos="16" name="2D_DITHER" brief="2D dither and filter+alpha available"/>
        <bitfield pos="17" name="BUG_FIXES5"/>
        <bitfield pos="18" name="NEW_2D" brief="Mirror extension available"/>
        <bitfield pos="19" name="NEW_FP" brief="New floating point arithmetic"/>
        <bitfield pos="20" name="TEXTURE_HALIGN" brief="Textures can specify horizontal alignment"/>
        <bitfield pos="21" name="NON_POWER_OF_TWO" brief="Improved non power-of-two texture support">
            <doc>
                Vivante GPUs all support non power-of-two textures. This capability marks the
                presence of additional support for them. This probably means that wrapping modes
                other than clamp-to-edge are supported (analogous to the GL_OES_texture_npot GLES extension)
                but this is to be tested.
            </doc>
        </bitfield>
        <bitfield pos="22" name="LINEAR_TEXTURE_SUPPORT"/>
        <bitfield pos="23" name="HALTI0" brief="Various features related to texturing and vertex processing">
            <doc>
                - Texture swizzle
                - Anisotropic texture filtering
                - 3D texture support
                - Texture array support
                - GL_(INT|UNSIGNED)_10_10_10_2_OES texture / vertex support
                - 16 attr per vertex i.s.o. 10, and 12 varyings i.s.o. 8
                - PIPE_CL
            </doc>
        </bitfield>
        <bitfield pos="24" name="CORRECT_OVERFLOW_VG"/>
        <bitfield pos="25" name="NEGATIVE_LOG_FIX"/>
        <bitfield pos="26" name="RESOLVE_OFFSET"/>
        <bitfield pos="27" name="OK_TO_GATE_AXI_CLOCK"/>
        <bitfield pos="28" name="MMU_VERSION"/>
        <bitfield pos="29" name="WIDE_LINE"/>
        <bitfield pos="30" name="BUG_FIXES6"/>
        <bitfield pos="31" name="FC_FLUSH_STALL"/>
    </bitset>
    <bitset name="chipMinorFeatures2"> <!-- ETNA_GPU_FEATURES_3 -->
        <bitfield pos="0" name="LINE_LOOP"/>
        <bitfield pos="1" name="LOGIC_OP"/>
        <bitfield pos="2" name="SEAMLESS_CUBE_MAP"/>
        <bitfield pos="3" name="SUPERTILED_TEXTURE"/>
        <bitfield pos="4" name="LINEAR_PE"/>
        <bitfield pos="5" name="RECT_PRIMITIVE"/>
        <bitfield pos="6" name="COMPOSITION" brief="Compose engine present"/>
        <bitfield pos="7" name="CORRECT_AUTO_DISABLE_COUNT"/>
        <bitfield pos="8" name="PE_SWIZZLE"/>
        <bitfield pos="9" name="END_EVENT"/>
        <bitfield pos="10" name="S1S8"/>
        <bitfield pos="11" name="HALTI1" brief="More texture features">
            <doc>
                - 14 Linear stride LODs (0x02C00 - 0x02C3C)
                - New texture block exists (0x10000 - 0x11000)
                - Has 0x016C0, 0x016E0 and 0x01700 states
            </doc>
        </bitfield>
        <bitfield pos="12" name="RGB888"/>
        <bitfield pos="13" name="TX__YUV_ASSEMBLER"/>
        <bitfield pos="14" name="DYNAMIC_FREQUENCY_SCALING" brief="This feature doesn't apply for 2D cores"/>
        <bitfield pos="15" name="TX_FILTER" brief="Extra texture state (0x12000)"/>
        <bitfield pos="16" name="FULL_DIRECTFB"/>
        <bitfield pos="17" name="2D_TILING" brief="2D tiling, YUV blit and one-pass filter blit"/>
        <bitfield pos="18" name="THREAD_WALKER_IN_PS"/>
        <bitfield pos="19" name="TILE_FILLER"/>
        <bitfield pos="20" name="YUV_STANDARD"/>
        <bitfield pos="21" name="2D_MULTI_SOURCE_BLIT"/>
        <bitfield pos="22" name="YUV_CONVERSION"/>
        <bitfield pos="23" name="FLUSH_FIXED_2D"/>
        <bitfield pos="24" name="INTERLEAVER"/>
        <bitfield pos="25" name="MIXED_STREAMS"/>
        <bitfield pos="26" name="2D_420_L2CACHE"/>
        <bitfield pos="27" name="BUG_FIXES7"/>
        <bitfield pos="28" name="2D_NO_INDEX8_BRUSH"/>
        <bitfield pos="29" name="TEXTURE_TILED_READ" brief="Texture tile status, tiled read also available with COMPOSITION"/>
        <bitfield pos="30" name="DECOMPRESS_Z16"/>
        <bitfield pos="31" name="BUG_FIXES8">
            <doc>
                - Bug fixed indexed triangle strip
            </doc>
        </bitfield>
    </bitset>
    <bitset name="chipMinorFeatures3"> <!-- ETNA_GPU_FEATURES_4 -->
        <bitfield pos="0" name="ROTATION_STALL_FIX"/>
        <bitfield pos="1" name="OCL_ONLY"/>
        <bitfield pos="2" name="2D_MULTI_SOURCE_BLT_EX" brief="8 instead of 4 multisource blit sources, 2D minor tiling, and 2D YUV separate stride, 2D pixel alignment"/>
        <bitfield pos="3" name="INSTRUCTION_CACHE" brief="Shader has instruction cache (implies being able to source shaders from memory)"/>
        <bitfield pos="4" name="GEOMETRY_SHADER"/>
        <bitfield pos="5" name="TEX_COMPRESSION_SUPERTILED"/>
        <bitfield pos="6" name="GENERICS"/>
        <bitfield pos="7" name="BUG_FIXES9"/>
        <bitfield pos="8" name="FAST_MSAA"/>
        <bitfield pos="9" name="WCLIP"/>
        <bitfield pos="10" name="BUG_FIXES10"/>
        <bitfield pos="11" name="UNIFIED_SAMPLERS"/>
        <bitfield pos="12" name="BUG_FIXES11"/>
        <bitfield pos="13" name="PERFORMANCE_COUNTERS"/>
        <bitfield pos="14" name="HAS_FAST_TRANSCENDENTALS" brief="High precision transcendentals are available"/>
        <bitfield pos="15" name="BUG_FIXES12"/>
        <bitfield pos="16" name="BUG_FIXES13"/>
        <bitfield pos="17" name="DE_ENHANCEMENTS1" brief="2D filterblit A8 alpha, 2D all quad"/>
        <bitfield pos="18" name="ACE" brief="40-bit address space for MMUv2?"/>
        <bitfield pos="19" name="TX_ENHANCEMENTS1"/>
        <bitfield pos="20" name="SH_ENHANCEMENTS1" brief="Shader has atomic"/>
        <bitfield pos="21" name="SH_ENHANCEMENTS2" brief="Has RTNE"/>
        <bitfield pos="22" name="PE_ENHANCEMENTS1"/>
        <bitfield pos="23" name="2D_FC_SOURCE"/> <!-- 2D_CC_NOAA_SOURCE also: DEEnhancements2 -->
        <bitfield pos="24" name="BUG_FIXES_14"/>
        <bitfield pos="25" name="POWER_OPTIMIZATIONS_0"/>
        <bitfield pos="26" name="NEW_HZ"/>
        <bitfield pos="27" name="PE_DITHER_FIX"/> <!-- also: BugFixes15 -->
        <bitfield pos="28" name="DE_ENHANCEMENTS3"/>
        <bitfield pos="29" name="SH_ENHANCEMENTS3"/>
        <bitfield pos="30" name="SH_ENHANCEMENTS4"/>
        <bitfield pos="31" name="TX_ENHANCEMENTS2"/>
    </bitset>
    <bitset name="chipMinorFeatures4"> <!-- ETNA_GPU_FEATURES_5 -->
        <bitfield pos="0" name="FE_ENHANCEMENTS1"/>
        <bitfield pos="1" name="PE_ENHANCEMENTS2"/>
        <bitfield pos="2" name="FRUSTUM_CLIP_FIX"/> <!-- also: PAEnhancements1 -->
        <bitfield pos="3" name="DE_NO_GAMMA"/>
        <bitfield pos="4" name="PA_ENHANCEMENTS_2"/>
        <bitfield pos="5" name="2D_GAMMA"/> <!-- also: DEEnhancements4 -->
        <bitfield pos="6" name="SINGLE_BUFFER" brief="Supports rendering into single buffer with multiple pixel pipes"/> <!-- also: PEEnhancements3 -->
        <bitfield pos="7" name="HI_ENHANCEMENTS_1"/>
        <bitfield pos="8" name="TX_ENHANCEMENTS_3"/>
        <bitfield pos="9" name="SH_ENHANCEMENTS_5"/>
        <bitfield pos="10" name="FE_ENHANCEMENTS_2"/>
        <bitfield pos="11" name="TX_LERP_PRECISION_FIX"/> <!-- also: BugFixes16 -->
        <!-- 2D_SUPER_TILE_VERSION is available if either 2D_COLOR_SPACE_CONVERSION or 2D_COLOR_SPACE_CONVERSION set -->
        <bitfield pos="12" name="2D_COLOR_SPACE_CONVERSION" brief="Color space conversion - 2D supertile version also available if set"/> <!-- also: DeEnhancements5 -->
        <bitfield pos="13" name="TEXTURE_ASTC"/> <!-- also: TxEnhancements4 -->
        <bitfield pos="14" name="PE_ENHANCEMENTS_4"/>
        <bitfield pos="15" name="MC_ENHANCEMENTS_1"/>
        <bitfield pos="16" name="HALTI2">
            <doc>
                - Primitive restart
                - Vertex inst id as attribute
                - PE multi RT blend enable control
                - Dual 16
                - Branch on immediate reg
                - V2 compression Z16 fix
                - Vertex inst id as integer
                - 32BPP component texture channel swizzle
                - 64BPP HW clear support
                - MRT tile status buffer
                - FE start vertex support
                - FE reset vertex id
                - DP2/DPx_NORM instructions
            </doc>
        </bitfield>
        <bitfield pos="17" name="2D_MIRROR_EXTENSION"/>
        <bitfield pos="18" name="SMALL_MSAA"/>
        <bitfield pos="19" name="BUG_FIXES_17"/>
        <bitfield pos="20" name="NEW_RA"/>
        <bitfield pos="21" name="2D_OPF_YUV_OUTPUT"/>
        <bitfield pos="22" name="2D_MULTI_SOURCE_BLT_EX2" brief="Also determines 2D_POST_FLIP"/>
        <bitfield pos="23" name="NO_USER_CSC"/> <!-- CSCV1 -->
        <bitfield pos="24" name="ZFIXES"/> <!-- PA_FARZCLIPPING_FIX and ZSCALE_FIX also: PAEnhancements3 -->
        <bitfield pos="25" name="BUG_FIXES18"/>
        <bitfield pos="26" name="2D_COMPRESSION"/>
        <bitfield pos="27" name="PROBE"/>
        <bitfield pos="28" name="MEDIUM_PRECISION"/>
        <bitfield pos="29" name="2D_SUPER_TILE_VERSION"/>
        <bitfield pos="30" name="BUG_FIXES19"/>
        <bitfield pos="31" name="SH_ENHANCEMENTS6"/>
    </bitset>
    <bitset name="chipMinorFeatures5"> <!-- ETNA_GPU_FEATURES_6 -->
        <bitfield pos="0" name="SH_ENHANCEMENTS7"/>
        <bitfield pos="1" name="BUG_FIXES20"/>
        <bitfield pos="2" name="DE_ADDRESS_40"/>
        <bitfield pos="3" name="MINI_MMU_FIX"/>
        <bitfield pos="4" name="EEZ"/>
        <bitfield pos="5" name="BUG_FIXES21"/>
        <bitfield pos="6" name="EXTRA_VG_CAPS"/>
        <bitfield pos="7" name="MULTI_SRC_V15"/>
        <bitfield pos="8" name="BUG_FIXES22"/>
        <bitfield pos="9" name="HALTI3" brief="Extra states at 0x890, 0x104C, 0x14BC, 0x1A80, and 0x10780">
            <doc>
                - Integer signext fix
                - Integer pipe fix
                - PS output mapping
                - 8K RT fix
                - TX tile status mapping
                - SRGB RT support
                - Uniform aperture
                - Texture 16K
                - PE dither colormask fix
                - TX frac precision 6bit
                - SH instruction prefetch
            </doc>
        </bitfield>
        <bitfield pos="10" name="TESSELATION_SHADERS"/>
        <bitfield pos="11" name="2D_ONE_PASS_FILTER_TAP"/>
        <bitfield pos="12" name="MULTI_SRC_V2_STR_QUAD"/>
        <bitfield pos="13" name="SEPARATE_SRC_DST"/> <!-- Separate source and destination cache -->
        <bitfield pos="14" name="HALTI4">
            <doc>
                - Texture ASTC fix
                - MSAA fragment operation
                - Zero attrib support
                - Tex cache flush fix
            </doc>
        </bitfield>
        <bitfield pos="15" name="RA_WRITE_DEPTH"/>
        <bitfield pos="16" name="ANDROID_ONLY"/>
        <bitfield pos="17" name="HAS_PRODUCTID"/>
        <bitfield pos="18" name="TX_SUPPORT_DEC"/>
        <bitfield pos="19" name="S8_MSAA_COMPRESSION"/>
        <bitfield pos="20" name="PE_DITHER_FIX2"/> <!-- also: BugFixesIn544 -->
        <bitfield pos="21" name="L2_CACHE_REMOVE"/>
        <bitfield pos="22" name="FE_ALLOW_RND_VTX_CNT"/>
        <bitfield pos="23" name="CUBE_MAP_FL28"/>
        <bitfield pos="24" name="TX_6BIT_FRAC"/>
        <bitfield pos="25" name="FE_ALLOW_STALL_PREFETCH_ENG"/>
        <bitfield pos="26" name="THIRD_PARTY_COMPRESSION"/>
        <bitfield pos="27" name="RS_DEPTHSTENCIL_NATIVE_SUPPORT" brief="Likely indicates that the RS can work with depth/stencil format(s)"/>
        <bitfield pos="28" name="V2_MSAA_COMP_FIX"/> <!-- also: MSAACoherencyCheck -->
        <bitfield pos="29" name="HALTI5">
            <doc>
                - Many new state registers, and old state registers moved="the Vulkan update?"
                - 64-bit fences for inter-pipe sync
                - Texture cache flush fix (another!)
                - Texture descriptors
                - USC
            </doc>
        </bitfield>
        <bitfield pos="30" name="EVIS" brief="OpenVX instruction set"/>
        <bitfield pos="31" name="BLT_ENGINE" brief="Blit engine"/>
    </bitset>
    <bitset name="chipMinorFeatures6"> <!-- ETNA_GPU_FEATURES_7 -->
        <bitfield pos="0" name="BUG_FIXES_23"/>
        <bitfield pos="1" name="BUG_FIXES_24"/>
        <bitfield pos="2" name="DEC"/>
        <bitfield pos="3" name="VS_TILE_NV12"/>
        <bitfield pos="4" name="VS_TILE_NV12_10BIT"/>
    </bitset>
    <!-- After this, Vivante stopped using feature bits in favor of a feature
         database in the driver.
         This database is indexed by chip ID, revision, product ID, eco ID and
         customer ID.
      -->

<domain name="VIVM" brief="GPU memory domain">
</domain>

</database>

