{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722830588779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722830588789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 04 21:03:08 2024 " "Processing started: Sun Aug 04 21:03:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722830588789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830588789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830588789 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1722830589417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722830589418 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(51) " "Verilog HDL warning at control_unit.sv(51): extended using \"x\" or \"z\"" {  } { { "control_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/control_unit.sv" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722830598021 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(68) " "Verilog HDL warning at control_unit.sv(68): extended using \"x\" or \"z\"" {  } { { "control_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/control_unit.sv" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722830598021 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(84) " "Verilog HDL warning at control_unit.sv(84): extended using \"x\" or \"z\"" {  } { { "control_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/control_unit.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722830598021 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(85) " "Verilog HDL warning at control_unit.sv(85): extended using \"x\" or \"z\"" {  } { { "control_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/control_unit.sv" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722830598021 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(101) " "Verilog HDL warning at control_unit.sv(101): extended using \"x\" or \"z\"" {  } { { "control_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/control_unit.sv" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722830598021 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(102) " "Verilog HDL warning at control_unit.sv(102): extended using \"x\" or \"z\"" {  } { { "control_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/control_unit.sv" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722830598021 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(118) " "Verilog HDL warning at control_unit.sv(118): extended using \"x\" or \"z\"" {  } { { "control_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/control_unit.sv" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722830598021 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(119) " "Verilog HDL warning at control_unit.sv(119): extended using \"x\" or \"z\"" {  } { { "control_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/control_unit.sv" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722830598021 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(135) " "Verilog HDL warning at control_unit.sv(135): extended using \"x\" or \"z\"" {  } { { "control_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/control_unit.sv" 135 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722830598022 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(136) " "Verilog HDL warning at control_unit.sv(136): extended using \"x\" or \"z\"" {  } { { "control_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/control_unit.sv" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722830598022 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(153) " "Verilog HDL warning at control_unit.sv(153): extended using \"x\" or \"z\"" {  } { { "control_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/control_unit.sv" 153 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722830598022 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(204) " "Verilog HDL warning at control_unit.sv(204): extended using \"x\" or \"z\"" {  } { { "control_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/control_unit.sv" 204 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722830598022 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(220) " "Verilog HDL warning at control_unit.sv(220): extended using \"x\" or \"z\"" {  } { { "control_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/control_unit.sv" 220 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722830598022 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(221) " "Verilog HDL warning at control_unit.sv(221): extended using \"x\" or \"z\"" {  } { { "control_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/control_unit.sv" 221 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1722830598022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/control_unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file zero_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extender " "Found entity 1: zero_extender" {  } { { "zero_extender.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/zero_extender.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_unit " "Found entity 1: xor_unit" {  } { { "xor_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/xor_unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/sign_extender.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file ripple_carry_adder_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_64 " "Found entity 1: ripple_carry_adder_64" {  } { { "ripple_carry_adder_64.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/ripple_carry_adder_64.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598030 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "ripple_carry_adder_64.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/ripple_carry_adder_64.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/regfile.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598032 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "regfile.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/regfile.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_decoder.sv 5 5 " "Found 5 design units, including 5 entities, in source file reg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_decoder " "Found entity 1: reg_decoder" {  } { { "reg_decoder.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/reg_decoder.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598034 ""} { "Info" "ISGN_ENTITY_NAME" "2 demux_1_32 " "Found entity 2: demux_1_32" {  } { { "reg_decoder.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/reg_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598034 ""} { "Info" "ISGN_ENTITY_NAME" "3 demux_1_16 " "Found entity 3: demux_1_16" {  } { { "reg_decoder.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/reg_decoder.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598034 ""} { "Info" "ISGN_ENTITY_NAME" "4 demux_1_4 " "Found entity 4: demux_1_4" {  } { { "reg_decoder.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/reg_decoder.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598034 ""} { "Info" "ISGN_ENTITY_NAME" "5 demux_1_2 " "Found entity 5: demux_1_2" {  } { { "reg_decoder.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/reg_decoder.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or64_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file or64_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_check " "Found entity 1: zero_check" {  } { { "or64_1.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/or64_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598036 ""} { "Info" "ISGN_ENTITY_NAME" "2 or64_1 " "Found entity 2: or64_1" {  } { { "or64_1.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/or64_1.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598036 ""} { "Info" "ISGN_ENTITY_NAME" "3 or32_1 " "Found entity 3: or32_1" {  } { { "or64_1.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/or64_1.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598036 ""} { "Info" "ISGN_ENTITY_NAME" "4 or16_1 " "Found entity 4: or16_1" {  } { { "or64_1.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/or64_1.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598036 ""} { "Info" "ISGN_ENTITY_NAME" "5 or4_1 " "Found entity 5: or4_1" {  } { { "or64_1.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/or64_1.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_unit " "Found entity 1: or_unit" {  } { { "or_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/or_unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_single_bit.sv 5 5 " "Found 5 design units, including 5 entities, in source file mux_single_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux_single_bit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/mux_single_bit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598039 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1 " "Found entity 2: mux16_1" {  } { { "mux_single_bit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/mux_single_bit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598039 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8_1 " "Found entity 3: mux8_1" {  } { { "mux_single_bit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/mux_single_bit.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598039 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux4_1 " "Found entity 4: mux4_1" {  } { { "mux_single_bit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/mux_single_bit.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598039 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2_1 " "Found entity 5: mux2_1" {  } { { "mux_single_bit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/mux_single_bit.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_multi_bits.sv 10 10 " "Found 10 design units, including 10 entities, in source file mux_multi_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x4_1 " "Found entity 1: mux64x4_1" {  } { { "mux_multi_bits.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/mux_multi_bits.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598042 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x2_1 " "Found entity 2: mux64x2_1" {  } { { "mux_multi_bits.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/mux_multi_bits.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598042 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux32x2_1 " "Found entity 3: mux32x2_1" {  } { { "mux_multi_bits.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/mux_multi_bits.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598042 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux5x2_1 " "Found entity 4: mux5x2_1" {  } { { "mux_multi_bits.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/mux_multi_bits.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598042 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux64x32_1 " "Found entity 5: mux64x32_1" {  } { { "mux_multi_bits.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/mux_multi_bits.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598042 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux64x8_1 " "Found entity 6: mux64x8_1" {  } { { "mux_multi_bits.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/mux_multi_bits.sv" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598042 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux4x8_1 " "Found entity 7: mux4x8_1" {  } { { "mux_multi_bits.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/mux_multi_bits.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598042 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux4x2_1 " "Found entity 8: mux4x2_1" {  } { { "mux_multi_bits.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/mux_multi_bits.sv" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598042 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux2x8_1 " "Found entity 9: mux2x8_1" {  } { { "mux_multi_bits.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/mux_multi_bits.sv" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598042 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux2x4_1 " "Found entity 10: mux2x4_1" {  } { { "mux_multi_bits.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/mux_multi_bits.sv" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/instructmem.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598044 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/instructmem.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.sv 6 6 " "Found 6 design units, including 6 entities, in source file dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_multi " "Found entity 1: DFF_multi" {  } { { "dff.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/dff.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598046 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF_32 " "Found entity 2: DFF_32" {  } { { "dff.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/dff.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598046 ""} { "Info" "ISGN_ENTITY_NAME" "3 DFF_16 " "Found entity 3: DFF_16" {  } { { "dff.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/dff.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598046 ""} { "Info" "ISGN_ENTITY_NAME" "4 DFF_4 " "Found entity 4: DFF_4" {  } { { "dff.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/dff.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598046 ""} { "Info" "ISGN_ENTITY_NAME" "5 D_FF_en " "Found entity 5: D_FF_en" {  } { { "dff.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/dff.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598046 ""} { "Info" "ISGN_ENTITY_NAME" "6 D_FF " "Found entity 6: D_FF" {  } { { "dff.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/dff.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598048 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598048 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "cpu_tb.sv(47) " "Verilog HDL Event Control warning at cpu_tb.sv(47): Event Control contains a complex event expression" {  } { { "cpu_tb.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/cpu_tb.sv" 47 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1722830598050 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "cpu_tb.sv(59) " "Verilog HDL Event Control warning at cpu_tb.sv(59): Event Control contains a complex event expression" {  } { { "cpu_tb.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/cpu_tb.sv" 59 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1722830598050 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "cpu_tb.sv(74) " "Verilog HDL Event Control warning at cpu_tb.sv(74): Event Control contains a complex event expression" {  } { { "cpu_tb.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/cpu_tb.sv" 74 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1722830598050 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "cpu_tb.sv(87) " "Verilog HDL Event Control warning at cpu_tb.sv(87): Event Control contains a complex event expression" {  } { { "cpu_tb.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/cpu_tb.sv" 87 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1722830598050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/cpu_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_unit " "Found entity 1: and_unit" {  } { { "and_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/and_unit.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/alu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/adder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/cpu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers.sv 4 4 " "Found 4 design units, including 4 entities, in source file pipeline_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Register " "Found entity 1: IF_ID_Register" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/pipeline_registers.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598060 ""} { "Info" "ISGN_ENTITY_NAME" "2 ID_EX_Register " "Found entity 2: ID_EX_Register" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/pipeline_registers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598060 ""} { "Info" "ISGN_ENTITY_NAME" "3 EX_MEM_Register " "Found entity 3: EX_MEM_Register" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/pipeline_registers.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598060 ""} { "Info" "ISGN_ENTITY_NAME" "4 MEM_WB_Register " "Found entity 4: MEM_WB_Register" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/pipeline_registers.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/forwarding_unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/comparator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file hazard_detection_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "hazard_detection_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/hazard_detection_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598066 ""} { "Info" "ISGN_ENTITY_NAME" "2 branch_predictor " "Found entity 2: branch_predictor" {  } { { "hazard_detection_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/hazard_detection_unit.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722830598066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ID_PCSrc hazard_detection_unit.sv(91) " "Verilog HDL Implicit Net warning at hazard_detection_unit.sv(91): created implicit net for \"ID_PCSrc\"" {  } { { "hazard_detection_unit.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/hazard_detection_unit.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722830598066 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "IF_COND_BR_Address_Extended hazard_detection_unit cpu.sv(279) " "Verilog HDL Module Instantiation error at cpu.sv(279): port \"IF_COND_BR_Address_Extended\" is not declared by module \"hazard_detection_unit\"" {  } { { "cpu.sv" "" { Text "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/cpu.sv" 279 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722830598076 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Tim/Desktop/CS/CSE 469/cse-469-su2024/Lab4_Cleaned_Up/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598102 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722830598161 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 04 21:03:18 2024 " "Processing ended: Sun Aug 04 21:03:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722830598161 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722830598161 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722830598161 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722830598161 ""}
