<def f='llvm/llvm/include/llvm/MC/MCRegister.h' l='70' ll='72' type='unsigned int llvm::MCRegister::id() const'/>
<use f='llvm/llvm/include/llvm/MC/MCRegister.h' l='102' u='c' c='_ZN4llvm12DenseMapInfoINS_10MCRegisterEE12getHashValueERKS1_'/>
<use f='llvm/llvm/include/llvm/MC/MCRegister.h' l='105' u='c' c='_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_'/>
<use f='llvm/llvm/include/llvm/MC/MCRegister.h' l='105' u='c' c='_ZN4llvm12DenseMapInfoINS_10MCRegisterEE7isEqualERKS1_S4_'/>
<use f='llvm/llvm/include/llvm/MC/MCRegister.h' l='110' u='c' c='_ZN4llvm10hash_valueERKNS_10MCRegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/Register.h' l='131' u='c' c='_ZNK4llvm8RegistereqERKNS_10MCRegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/Register.h' l='132' u='c' c='_ZNK4llvm8RegisterneERKNS_10MCRegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='901' u='c' c='_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='64' u='c' c='_ZN4llvm17InterferenceCache3getENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='821' u='c' c='_ZN12_GLOBAL__N_18RAGreedy11canReassignERN4llvm12LiveIntervalENS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='465' u='c' c='_ZN12_GLOBAL__N_110Coalescing5applyERN4llvm4PBQP8RegAlloc11PBQPRAGraphE'/>
<use f='llvm/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp' l='709' u='c' c='_ZNK12_GLOBAL__N_112RISCVOperand6getRegEv'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='617' u='c' c='_ZN4llvm28getX86SubSuperRegisterOrZeroENS_10MCRegisterEjb'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='637' u='c' c='_ZN4llvm28getX86SubSuperRegisterOrZeroENS_10MCRegisterEjb'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='674' u='c' c='_ZN4llvm28getX86SubSuperRegisterOrZeroENS_10MCRegisterEjb'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='710' u='c' c='_ZN4llvm28getX86SubSuperRegisterOrZeroENS_10MCRegisterEjb'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='746' u='c' c='_ZN4llvm28getX86SubSuperRegisterOrZeroENS_10MCRegisterEjb'/>
