
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2014.12default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.2default:default
µ
Running: %s
333*	simulator2‰
ôC:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot tb1_behav --prj C:/Users/reliance digiital/HDL_Projects/Assingment3/Assingment3.sim/sim_1/behav/tb1.prj xil_defaultlib.tb1 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
²
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v2default:default2"
xil_defaultlib2default:defaultZ10-165
K
analyzing module %s311*xsimverific2
glbl2default:defaultZ10-311
Û
(Analyzing VHDL file "%s" into library %s163*xsimverific2o
[C:/Users/reliance digiital/HDL_Projects/Assingment3/Assingment3.srcs/sim_1/new/simulate.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
9
Starting static elaboration
342*	simulatorZ43-3458
þ
5%s remains a black-box since it has no binding entity122*xsimverific2
alu22default:default2q
[C:/Users/reliance digiital/HDL_Projects/Assingment3/Assingment3.srcs/sim_1/new/simulate.vhd2default:default2
792default:default8@Z10-122
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
T
Compiling %s
389*	simulator2(
package std.standard2default:defaultZ43-3505
[
Compiling %s
389*	simulator2/
package ieee.std_logic_11642default:defaultZ43-3505
\
Compiling %s
389*	simulator20
package ieee.std_logic_arith2default:defaultZ43-3505
_
Compiling %s
389*	simulator23
package ieee.std_logic_unsigned2default:defaultZ43-3505
r
Compiling %s
389*	simulator2F
2architecture behavior of entity xil_defaultlib.tb12default:defaultZ43-3505
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
Y
Built simulation snapshot %s
278*	simulator2
	tb1_behav2default:defaultZ43-3394


End Record