{"Source Block": ["hdl/library/common/ad_tdd_control.v@180:190@HdlIdDef", "  reg             counter_at_tdd_rx_on_2 = 1'b0;\n  reg             counter_at_tdd_rx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;\n\n  // internal signals\n\n  wire   [21:0]   tdd_tx_dp_on_1_s;\n  wire   [21:0]   tdd_tx_dp_on_2_s;\n"], "Clone Blocks": [["hdl/library/common/ad_tdd_control.v@179:189", "  reg             counter_at_tdd_vco_tx_off_2 = 1'b0;\n  reg             counter_at_tdd_rx_on_2 = 1'b0;\n  reg             counter_at_tdd_rx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;\n\n  // internal signals\n\n  wire   [21:0]   tdd_tx_dp_on_1_s;\n"], ["hdl/library/common/ad_tdd_control.v@177:187", "  reg             counter_at_tdd_vco_rx_off_2 = 1'b0;\n  reg             counter_at_tdd_vco_tx_on_2 = 1'b0;\n  reg             counter_at_tdd_vco_tx_off_2 = 1'b0;\n  reg             counter_at_tdd_rx_on_2 = 1'b0;\n  reg             counter_at_tdd_rx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;\n\n  // internal signals\n"], ["hdl/library/common/ad_tdd_control.v@178:188", "  reg             counter_at_tdd_vco_tx_on_2 = 1'b0;\n  reg             counter_at_tdd_vco_tx_off_2 = 1'b0;\n  reg             counter_at_tdd_rx_on_2 = 1'b0;\n  reg             counter_at_tdd_rx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;\n\n  // internal signals\n\n"]], "Diff Content": {"Delete": [], "Add": [[185, "  reg             tdd_enable_d = 1'h0;\n"]]}}