Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 546ce9d6ac884792950bed56e8c1f246 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter6bit
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.signext15_32
Compiling module xil_defaultlib.mux21_32
Compiling module xil_defaultlib.mux21
Compiling module xil_defaultlib.mux41
Compiling module xil_defaultlib.mux8_1
Compiling module xil_defaultlib.add_sub
Compiling module xil_defaultlib.arithmetic_unit
Compiling module xil_defaultlib.logic_unit
Compiling module xil_defaultlib.alu_1bit
Compiling module xil_defaultlib.alu_32bit_default
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
