Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Verilog/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto b28670085d78419db73a42c10c7483ae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot addsub_sim_behav xil_defaultlib.addsub_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.addsub(WIDTH=32)
Compiling module xil_defaultlib.addsub_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot addsub_sim_behav
