INFO: [vitis-run 60-1548] Creating build summary session with primary output /run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/SoC_hls_component.hlsrun_csim_summary, at Thu Sep 19 17:58:11 2024
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir /run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component -config /run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg -cmdlineconfig /run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Sep 19 17:58:11 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/work/Xilinx/Install/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'work' on host 'workstation.ICcenterETCE.jadavpuruniversity.in' (Linux_x86_64 version 4.18.0-553.16.1.el8_10.x86_64) on Thu Sep 19 17:58:12 IST 2024
INFO: [HLS 200-10] On os "AlmaLinux release 8.10 (Cerulean Leopard)"
INFO: [HLS 200-10] In directory '/run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component'
INFO: [HLS 200-2005] Using work_dir /run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/SoC_hls_component 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/run/media/work/Storage/SOCExtraFeatures/src/dimensions.h' from /run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/run/media/work/Storage/SOCExtraFeatures/src/dimensions.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/run/media/work/Storage/SOCExtraFeatures/src/MatCalc.cpp' from /run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/run/media/work/Storage/SOCExtraFeatures/src/MatCalc.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/run/media/work/Storage/SOCExtraFeatures/src/FFT.cpp' from /run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file '/run/media/work/Storage/SOCExtraFeatures/src/FFT.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/run/media/work/Storage/SOCExtraFeatures/src/tb.cpp' from /run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/run/media/work/Storage/SOCExtraFeatures/src/tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/run/media/work/Storage/SOCExtraFeatures/src/H_L2_1.csv' from /run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file '/run/media/work/Storage/SOCExtraFeatures/src/H_L2_1.csv' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=call_fft_ip' from /run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'clock=5ns' from /run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=0ns' from /run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /run/media/work/Storage/SOCExtraFeatures/SoC_wsHLS/SoC_hls_component/hls_config.cfg(5)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [SIM 211-200] Compiling source code ../../src/MatCalc.cpp as hardware code with instrumentation
INFO: [SIM 211-200] Compiling source code ../../src/FFT.cpp as hardware code with instrumentation
INFO: [SIM 211-200] Compiling source code ../../src/tb.cpp as test bench code with instrumentation
INFO: [SIM 211-200] Compiling source code ../../src/FFT.cpp as test bench code with instrumentation
INFO: [SIM 211-200] Compiling source code ../../src/MatCalc.cpp as test bench code with instrumentation
INFO: [SIM 211-200] Linking hardware code
INFO: [SIM 211-200] Transforming hardware bitcode
INFO: [SIM 211-200] Linking executable
INFO: [SIM 211-200] Determining source code dependencies
INFO: [SIM 211-200] Generating static call graph
INFO: [SIM 211-200] Analyzing Interfaces
INFO: [SIM 211-200] Running executable
Invalid data in line: "Item","V1","A1","V2","A2","V3","A3"
Fundamental Index = 7
spec:0:0: warning: Hls::stream 'hls::stream<hls::axis<float, 0, 0, 0, '8', false>, 0>_5' contains leftover data, which may result in RTL simulation hanging.
Cycle End = 143
spec:0:0: warning: Hls::stream 'hls::stream<blk, 0>_2' contains leftover data, which may result in RTL simulation hanging.
spec:0:0: warning: Hls::stream 'hls::stream<blk, 0>_0' contains leftover data, which may result in RTL simulation hanging.
INFO: [SIM 211-200] Analyzing trace data
INFO: [SIM 211-208] Running Code Analyzer
INFO: [SIM 211-210] Code Analyzer finished
INFO: [HLS 200-112] Total CPU user time: 18.86 seconds. Total CPU system time: 0.8 seconds. Total elapsed time: 9.33 seconds; peak allocated memory: 269.715 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 12s
