# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_reti_logiche.srcs/sources_1/new/project_reti_logiche_synth.vhd" \
"../../../../testbench progetto/FSM_testbench4.vhd" \

# Do not sort compile order
nosort
