[14:01:52.404] <TB0>     INFO: *** Welcome to pxar ***
[14:01:52.404] <TB0>     INFO: *** Today: 2016/09/13
[14:01:52.410] <TB0>     INFO: *** Version: 47bc-dirty
[14:01:52.410] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C15.dat
[14:01:52.411] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:01:52.411] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//defaultMaskFile.dat
[14:01:52.411] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters_C15.dat
[14:01:52.485] <TB0>     INFO:         clk: 4
[14:01:52.485] <TB0>     INFO:         ctr: 4
[14:01:52.485] <TB0>     INFO:         sda: 19
[14:01:52.485] <TB0>     INFO:         tin: 9
[14:01:52.485] <TB0>     INFO:         level: 15
[14:01:52.485] <TB0>     INFO:         triggerdelay: 0
[14:01:52.485] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:01:52.485] <TB0>     INFO: Log level: DEBUG
[14:01:52.491] <TB0>     INFO: Found DTB DTB_WWXGRB
[14:01:52.501] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[14:01:52.504] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[14:01:52.506] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[14:01:54.058] <TB0>     INFO: DUT info: 
[14:01:54.058] <TB0>     INFO: The DUT currently contains the following objects:
[14:01:54.058] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:01:54.058] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[14:01:54.059] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[14:01:54.059] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:01:54.059] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:54.059] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:54.059] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:54.059] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:54.059] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:54.059] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:54.059] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:54.059] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:54.059] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:54.059] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:54.059] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:54.059] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:54.059] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:54.059] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:54.059] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:54.059] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:01:54.059] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:01:54.060] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:01:54.061] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:01:54.071] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30863360
[14:01:54.071] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x123d310
[14:01:54.071] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x11af770
[14:01:54.071] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f3451d94010
[14:01:54.071] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f3457fff510
[14:01:54.071] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30928896 fPxarMemory = 0x7f3451d94010
[14:01:54.072] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 363.4mA
[14:01:54.073] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 531.4mA
[14:01:54.073] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.9 C
[14:01:54.073] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:01:54.474] <TB0>     INFO: enter 'restricted' command line mode
[14:01:54.474] <TB0>     INFO: enter test to run
[14:01:54.474] <TB0>     INFO:   test: FPIXTest no parameter change
[14:01:54.474] <TB0>     INFO:   running: fpixtest
[14:01:54.474] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:01:54.476] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:01:54.477] <TB0>     INFO: ######################################################################
[14:01:54.477] <TB0>     INFO: PixTestFPIXTest::doTest()
[14:01:54.477] <TB0>     INFO: ######################################################################
[14:01:54.480] <TB0>     INFO: ######################################################################
[14:01:54.480] <TB0>     INFO: PixTestPretest::doTest()
[14:01:54.480] <TB0>     INFO: ######################################################################
[14:01:54.483] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:54.483] <TB0>     INFO:    PixTestPretest::programROC() 
[14:01:54.483] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:12.500] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:02:12.500] <TB0>     INFO: IA differences per ROC:  17.7 20.1 17.7 18.5 18.5 20.1 16.9 17.7 20.1 16.9 17.7 17.7 18.5 19.3 17.7 12.1
[14:02:12.566] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:12.566] <TB0>     INFO:    PixTestPretest::checkIdig() 
[14:02:12.567] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:13.820] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:02:14.322] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.5 mA
[14:02:14.823] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[14:02:15.325] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.5 mA
[14:02:15.827] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.5 mA
[14:02:16.329] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.5 mA
[14:02:16.830] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.5 mA
[14:02:17.332] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.5 mA
[14:02:17.834] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.5 mA
[14:02:18.335] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.5 mA
[14:02:18.837] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.5 mA
[14:02:19.339] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.5 mA
[14:02:19.840] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.5 mA
[14:02:20.342] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.5 mA
[14:02:20.844] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.5 mA
[14:02:21.346] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.5 mA
[14:02:21.599] <TB0>     INFO: Idig [mA/ROC]: 1.6 2.5 1.6 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 
[14:02:21.599] <TB0>     INFO: Test took 9035 ms.
[14:02:21.599] <TB0>     INFO: PixTestPretest::checkIdig() done.
[14:02:21.629] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:21.629] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:02:21.629] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:21.732] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 66.2812 mA
[14:02:21.833] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.9188 mA
[14:02:21.934] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  85 Ia 25.3187 mA
[14:02:22.034] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  78 Ia 22.9188 mA
[14:02:22.135] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  85 Ia 25.3187 mA
[14:02:22.235] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  78 Ia 22.9188 mA
[14:02:22.336] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  85 Ia 24.5188 mA
[14:02:22.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  83 Ia 24.5188 mA
[14:02:22.537] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  81 Ia 23.7188 mA
[14:02:22.638] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  83 Ia 24.5188 mA
[14:02:22.739] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  81 Ia 23.7188 mA
[14:02:22.840] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  83 Ia 24.5188 mA
[14:02:22.941] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  81 Ia 23.7188 mA
[14:02:23.042] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 25.3187 mA
[14:02:23.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  71 Ia 23.7188 mA
[14:02:23.244] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  73 Ia 23.7188 mA
[14:02:23.345] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  75 Ia 24.5188 mA
[14:02:23.445] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  73 Ia 23.7188 mA
[14:02:23.546] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  75 Ia 24.5188 mA
[14:02:23.646] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  73 Ia 23.7188 mA
[14:02:23.747] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  75 Ia 24.5188 mA
[14:02:23.848] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  73 Ia 23.7188 mA
[14:02:23.948] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  75 Ia 24.5188 mA
[14:02:24.049] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  73 Ia 23.7188 mA
[14:02:24.149] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  75 Ia 24.5188 mA
[14:02:24.251] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.7188 mA
[14:02:24.351] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  80 Ia 24.5188 mA
[14:02:24.452] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  78 Ia 22.9188 mA
[14:02:24.553] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  85 Ia 26.1187 mA
[14:02:24.653] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  73 Ia 22.1188 mA
[14:02:24.754] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  84 Ia 25.3187 mA
[14:02:24.854] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  77 Ia 23.7188 mA
[14:02:24.955] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  79 Ia 23.7188 mA
[14:02:25.056] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  81 Ia 24.5188 mA
[14:02:25.158] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  79 Ia 23.7188 mA
[14:02:25.259] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  81 Ia 24.5188 mA
[14:02:25.360] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  79 Ia 23.7188 mA
[14:02:25.461] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.5188 mA
[14:02:25.561] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  76 Ia 23.7188 mA
[14:02:25.662] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  78 Ia 24.5188 mA
[14:02:25.762] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  76 Ia 23.7188 mA
[14:02:25.863] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  78 Ia 24.5188 mA
[14:02:25.964] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  76 Ia 23.7188 mA
[14:02:26.064] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  78 Ia 24.5188 mA
[14:02:26.165] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  76 Ia 23.7188 mA
[14:02:26.266] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  78 Ia 24.5188 mA
[14:02:26.366] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  76 Ia 23.7188 mA
[14:02:26.467] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  78 Ia 23.7188 mA
[14:02:26.568] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  80 Ia 25.3187 mA
[14:02:26.669] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.7188 mA
[14:02:26.770] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  80 Ia 25.3187 mA
[14:02:26.870] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  73 Ia 22.9188 mA
[14:02:26.971] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  80 Ia 25.3187 mA
[14:02:27.072] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  73 Ia 22.1188 mA
[14:02:27.172] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  84 Ia 25.3187 mA
[14:02:27.273] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  77 Ia 23.7188 mA
[14:02:27.374] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  79 Ia 23.7188 mA
[14:02:27.475] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  81 Ia 25.3187 mA
[14:02:27.575] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  74 Ia 22.9188 mA
[14:02:27.676] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  81 Ia 25.3187 mA
[14:02:27.776] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  74 Ia 22.9188 mA
[14:02:27.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 25.3187 mA
[14:02:27.978] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  71 Ia 23.7188 mA
[14:02:28.079] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  73 Ia 24.5188 mA
[14:02:28.179] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  71 Ia 23.7188 mA
[14:02:28.280] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  73 Ia 23.7188 mA
[14:02:28.381] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  75 Ia 24.5188 mA
[14:02:28.481] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  73 Ia 23.7188 mA
[14:02:28.583] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  75 Ia 24.5188 mA
[14:02:28.684] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  73 Ia 23.7188 mA
[14:02:28.784] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  75 Ia 24.5188 mA
[14:02:28.885] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  73 Ia 23.7188 mA
[14:02:28.986] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  75 Ia 24.5188 mA
[14:02:29.087] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.1188 mA
[14:02:29.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  89 Ia 25.3187 mA
[14:02:29.289] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  82 Ia 23.7188 mA
[14:02:29.389] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  84 Ia 24.5188 mA
[14:02:29.489] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  82 Ia 23.7188 mA
[14:02:29.590] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  84 Ia 24.5188 mA
[14:02:29.691] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  82 Ia 23.7188 mA
[14:02:29.791] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  84 Ia 24.5188 mA
[14:02:29.892] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  82 Ia 23.7188 mA
[14:02:29.993] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  84 Ia 24.5188 mA
[14:02:30.093] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  82 Ia 23.7188 mA
[14:02:30.194] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  84 Ia 23.7188 mA
[14:02:30.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.9188 mA
[14:02:30.396] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  85 Ia 24.5188 mA
[14:02:30.496] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  83 Ia 24.5188 mA
[14:02:30.597] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  81 Ia 23.7188 mA
[14:02:30.698] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  83 Ia 24.5188 mA
[14:02:30.799] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  81 Ia 23.7188 mA
[14:02:30.899] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  83 Ia 24.5188 mA
[14:02:30.000] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  81 Ia 23.7188 mA
[14:02:31.100] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  83 Ia 24.5188 mA
[14:02:31.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  81 Ia 23.7188 mA
[14:02:31.302] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  83 Ia 24.5188 mA
[14:02:31.403] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  81 Ia 23.7188 mA
[14:02:31.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 25.3187 mA
[14:02:31.605] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  71 Ia 23.7188 mA
[14:02:31.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  73 Ia 24.5188 mA
[14:02:31.806] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  71 Ia 23.7188 mA
[14:02:31.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  73 Ia 24.5188 mA
[14:02:32.008] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  71 Ia 23.7188 mA
[14:02:32.109] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  73 Ia 23.7188 mA
[14:02:32.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  75 Ia 24.5188 mA
[14:02:32.310] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  73 Ia 24.5188 mA
[14:02:32.411] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  71 Ia 24.5188 mA
[14:02:32.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  69 Ia 23.7188 mA
[14:02:32.613] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  71 Ia 23.7188 mA
[14:02:32.714] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.1188 mA
[14:02:32.815] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  89 Ia 25.3187 mA
[14:02:32.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  82 Ia 23.7188 mA
[14:02:33.016] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  84 Ia 24.5188 mA
[14:02:33.117] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  82 Ia 23.7188 mA
[14:02:33.218] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  84 Ia 24.5188 mA
[14:02:33.318] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  82 Ia 23.7188 mA
[14:02:33.419] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  84 Ia 23.7188 mA
[14:02:33.519] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  86 Ia 24.5188 mA
[14:02:33.620] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  84 Ia 23.7188 mA
[14:02:33.721] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  86 Ia 24.5188 mA
[14:02:33.822] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  84 Ia 23.7188 mA
[14:02:33.923] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.9188 mA
[14:02:34.024] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  85 Ia 25.3187 mA
[14:02:34.125] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  78 Ia 23.7188 mA
[14:02:34.226] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  80 Ia 23.7188 mA
[14:02:34.327] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  82 Ia 24.5188 mA
[14:02:34.427] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  80 Ia 23.7188 mA
[14:02:34.528] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  82 Ia 24.5188 mA
[14:02:34.628] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  80 Ia 23.7188 mA
[14:02:34.729] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  82 Ia 24.5188 mA
[14:02:34.830] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  80 Ia 23.7188 mA
[14:02:34.930] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  82 Ia 24.5188 mA
[14:02:35.031] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  80 Ia 23.7188 mA
[14:02:35.133] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.9188 mA
[14:02:35.233] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  85 Ia 24.5188 mA
[14:02:35.334] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  83 Ia 24.5188 mA
[14:02:35.435] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  81 Ia 23.7188 mA
[14:02:35.536] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  83 Ia 23.7188 mA
[14:02:35.636] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  85 Ia 24.5188 mA
[14:02:35.737] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  83 Ia 24.5188 mA
[14:02:35.838] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  81 Ia 22.9188 mA
[14:02:35.939] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  88 Ia 24.5188 mA
[14:02:36.040] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  86 Ia 24.5188 mA
[14:02:36.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  84 Ia 24.5188 mA
[14:02:36.242] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  82 Ia 23.7188 mA
[14:02:36.343] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.7188 mA
[14:02:36.444] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  80 Ia 24.5188 mA
[14:02:36.545] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  78 Ia 23.7188 mA
[14:02:36.645] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  80 Ia 24.5188 mA
[14:02:36.746] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  78 Ia 23.7188 mA
[14:02:36.847] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  80 Ia 24.5188 mA
[14:02:36.948] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  78 Ia 23.7188 mA
[14:02:37.048] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  80 Ia 24.5188 mA
[14:02:37.149] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  78 Ia 23.7188 mA
[14:02:37.249] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  80 Ia 24.5188 mA
[14:02:37.350] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  78 Ia 23.7188 mA
[14:02:37.451] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  80 Ia 24.5188 mA
[14:02:37.553] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.5188 mA
[14:02:37.653] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  76 Ia 24.5188 mA
[14:02:37.754] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  74 Ia 23.7188 mA
[14:02:37.854] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  76 Ia 24.5188 mA
[14:02:37.955] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  74 Ia 23.7188 mA
[14:02:38.055] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  76 Ia 24.5188 mA
[14:02:38.156] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  74 Ia 23.7188 mA
[14:02:38.257] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  76 Ia 24.5188 mA
[14:02:38.357] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  74 Ia 23.7188 mA
[14:02:38.458] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  76 Ia 24.5188 mA
[14:02:38.559] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  74 Ia 23.7188 mA
[14:02:38.660] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  76 Ia 24.5188 mA
[14:02:38.761] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.9188 mA
[14:02:38.862] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  85 Ia 24.5188 mA
[14:02:38.963] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  83 Ia 24.5188 mA
[14:02:39.064] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  81 Ia 23.7188 mA
[14:02:39.164] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  83 Ia 24.5188 mA
[14:02:39.265] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  81 Ia 23.7188 mA
[14:02:39.366] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  83 Ia 24.5188 mA
[14:02:39.467] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  81 Ia 23.7188 mA
[14:02:39.567] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  83 Ia 24.5188 mA
[14:02:39.668] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  81 Ia 23.7188 mA
[14:02:39.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  83 Ia 24.5188 mA
[14:02:39.870] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  81 Ia 23.7188 mA
[14:02:39.972] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 17.3187 mA
[14:02:40.072] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana 118 Ia 24.5188 mA
[14:02:40.173] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana 116 Ia 23.7188 mA
[14:02:40.274] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana 118 Ia 24.5188 mA
[14:02:40.374] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana 116 Ia 23.7188 mA
[14:02:40.475] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana 118 Ia 24.5188 mA
[14:02:40.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana 116 Ia 23.7188 mA
[14:02:40.677] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana 118 Ia 24.5188 mA
[14:02:40.777] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana 116 Ia 24.5188 mA
[14:02:40.877] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana 114 Ia 23.7188 mA
[14:02:40.978] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana 116 Ia 24.5188 mA
[14:02:41.079] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana 114 Ia 23.7188 mA
[14:02:41.105] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  81
[14:02:41.106] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  75
[14:02:41.106] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  79
[14:02:41.106] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  80
[14:02:41.106] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  74
[14:02:41.107] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  75
[14:02:41.107] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  84
[14:02:41.107] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  81
[14:02:41.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  71
[14:02:41.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  84
[14:02:41.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  80
[14:02:41.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  82
[14:02:41.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[14:02:41.109] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  76
[14:02:41.109] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  81
[14:02:41.109] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana 114
[14:02:42.935] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 379.4 mA = 23.7125 mA/ROC
[14:02:42.935] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  19.3  18.5  20.1  17.7  19.3  19.3  19.3  19.3  19.3  18.5  18.5  20.1  19.3  18.5  18.5
[14:02:42.965] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:42.965] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[14:02:42.965] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:43.100] <TB0>     INFO: Expecting 231680 events.
[14:02:51.305] <TB0>     INFO: 231680 events read in total (7488ms).
[14:02:51.460] <TB0>     INFO: Test took 8492ms.
[14:02:51.661] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 95 and Delta(CalDel) = 61
[14:02:51.665] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:02:51.668] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 77 and Delta(CalDel) = 59
[14:02:51.671] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 104 and Delta(CalDel) = 64
[14:02:51.675] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 90 and Delta(CalDel) = 58
[14:02:51.678] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 93 and Delta(CalDel) = 58
[14:02:51.682] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 91 and Delta(CalDel) = 59
[14:02:51.685] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 86 and Delta(CalDel) = 57
[14:02:51.689] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 89 and Delta(CalDel) = 65
[14:02:51.692] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 63 and Delta(CalDel) = 62
[14:02:51.695] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 91 and Delta(CalDel) = 59
[14:02:51.699] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 108 and Delta(CalDel) = 59
[14:02:51.702] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 97 and Delta(CalDel) = 61
[14:02:51.705] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 84 and Delta(CalDel) = 60
[14:02:51.709] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 74 and Delta(CalDel) = 66
[14:02:51.712] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 131 and Delta(CalDel) = 64
[14:02:51.752] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:02:51.788] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:51.788] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:02:51.788] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:51.924] <TB0>     INFO: Expecting 231680 events.
[14:03:00.130] <TB0>     INFO: 231680 events read in total (7491ms).
[14:03:00.135] <TB0>     INFO: Test took 8343ms.
[14:03:00.159] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 31
[14:03:00.474] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[14:03:00.477] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[14:03:00.481] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 33
[14:03:00.484] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30
[14:03:00.488] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[14:03:00.491] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 30.5
[14:03:00.495] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 28
[14:03:00.498] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 32.5
[14:03:00.501] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 30.5
[14:03:00.505] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 109 +/- 29
[14:03:00.508] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 29
[14:03:00.512] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29.5
[14:03:00.515] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 30.5
[14:03:00.519] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 33
[14:03:00.522] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 33
[14:03:00.559] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:03:00.559] <TB0>     INFO: CalDel:      130   123   126   135   130   119   113   117   145   141   109   117   128   121   136   135
[14:03:00.559] <TB0>     INFO: VthrComp:     51    51    51    54    51    51    52    51    52    51    51    53    51    51    51    53
[14:03:00.564] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C0.dat
[14:03:00.564] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C1.dat
[14:03:00.565] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C2.dat
[14:03:00.565] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C3.dat
[14:03:00.565] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C4.dat
[14:03:00.565] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C5.dat
[14:03:00.565] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C6.dat
[14:03:00.565] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C7.dat
[14:03:00.565] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C8.dat
[14:03:00.566] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C9.dat
[14:03:00.566] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C10.dat
[14:03:00.566] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C11.dat
[14:03:00.566] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C12.dat
[14:03:00.566] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C13.dat
[14:03:00.567] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C14.dat
[14:03:00.567] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters_C15.dat
[14:03:00.567] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:03:00.567] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:03:00.567] <TB0>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[14:03:00.567] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:03:00.658] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:03:00.658] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:03:00.658] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:03:00.658] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:03:00.660] <TB0>     INFO: ######################################################################
[14:03:00.660] <TB0>     INFO: PixTestTiming::doTest()
[14:03:00.660] <TB0>     INFO: ######################################################################
[14:03:00.660] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:00.660] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[14:03:00.660] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:00.661] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:03:07.631] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:03:09.904] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:03:12.177] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:03:14.449] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:03:16.722] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:03:18.994] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:03:21.267] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:03:23.540] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:03:31.075] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:03:33.348] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:03:35.621] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:03:37.893] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:03:40.166] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:03:42.440] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:03:44.713] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:03:46.985] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:04:00.615] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:04:02.134] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:04:03.654] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:04:05.175] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:04:06.694] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:04:08.214] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:04:09.733] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:04:11.252] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:04:18.136] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:04:19.659] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:04:21.181] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:04:22.703] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:04:24.224] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:04:25.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:04:27.269] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:04:28.791] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:04:50.240] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:04:51.760] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:04:53.280] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:04:54.799] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:04:56.507] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:04:58.027] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:04:59.546] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:05:01.066] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:05:07.379] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:05:09.651] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:05:11.924] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:05:14.197] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:05:16.279] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:05:18.553] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:05:20.825] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:05:23.098] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:05:28.845] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:05:31.117] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:05:33.390] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:05:35.663] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:05:37.370] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:05:39.643] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:05:41.915] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:05:44.188] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:05:49.366] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:05:51.639] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:05:53.912] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:05:56.185] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:06:00.147] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:06:02.420] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:06:04.693] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:06:06.966] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:06:13.185] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:06:15.458] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:06:17.730] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:06:19.003] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:06:22.276] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:06:24.549] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:06:26.822] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:06:29.094] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:06:35.689] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:06:37.962] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:06:40.235] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:06:42.510] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:06:44.783] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:06:47.056] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:06:49.329] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:06:51.602] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:07:06.780] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:07:08.299] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:07:09.819] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:07:22.200] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:07:23.720] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:07:25.239] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:07:26.758] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:07:28.278] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:07:42.853] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:07:46.628] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:07:50.405] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:07:54.180] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:07:57.956] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:08:01.732] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:08:05.507] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:08:09.284] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:08:26.429] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:08:27.949] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:08:29.468] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:08:30.988] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:08:32.508] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:08:34.028] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:08:35.547] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:08:37.067] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:08:55.065] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:08:57.337] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:08:59.611] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:09:01.883] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:09:04.157] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:09:06.430] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:09:08.703] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:09:24.197] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:09:40.870] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:09:43.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:09:45.415] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:09:47.687] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:09:49.960] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:09:52.233] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:09:54.506] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:09:56.779] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:10:04.130] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:10:06.403] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:10:08.676] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:10:10.949] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:10:13.221] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:10:15.494] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:10:17.767] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:10:20.425] <TB0>     INFO: TBM Phase Settings: 232
[14:10:20.425] <TB0>     INFO: 400MHz Phase: 2
[14:10:20.425] <TB0>     INFO: 160MHz Phase: 7
[14:10:20.425] <TB0>     INFO: Functional Phase Area: 3
[14:10:20.427] <TB0>     INFO: Test took 439767 ms.
[14:10:20.427] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:10:20.428] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:20.428] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:10:20.428] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:20.428] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:10:21.568] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:10:23.276] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:10:24.983] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:10:26.878] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:10:28.961] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:10:31.420] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:10:33.879] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:10:35.399] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:10:36.918] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:10:38.438] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:10:39.958] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:10:41.478] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:10:42.998] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:10:44.517] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:10:46.037] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:10:47.557] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:10:49.077] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:10:50.596] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:10:52.870] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:10:55.143] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:10:57.415] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:10:59.688] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:11:01.963] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:11:03.483] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:11:04.002] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:11:06.521] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:11:08.794] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:11:11.068] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:11:13.341] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:11:15.614] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:11:17.887] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:11:19.407] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:11:20.926] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:11:22.446] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:11:24.719] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:11:26.991] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:11:29.265] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:11:31.538] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:11:33.811] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:11:35.331] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:11:36.851] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:11:38.370] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:11:40.643] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:11:42.916] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:11:45.189] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:11:47.461] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:11:49.734] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:11:51.254] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:11:52.773] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:11:54.293] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:11:56.567] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:11:58.841] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:12:01.114] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:12:03.387] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:12:05.660] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:12:07.181] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:12:08.699] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:12:10.219] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:12:11.738] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:12:13.258] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:12:14.777] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:12:16.297] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:12:17.817] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:12:19.719] <TB0>     INFO: ROC Delay Settings: 228
[14:12:19.719] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:12:19.719] <TB0>     INFO: ROC Port 0 Delay: 4
[14:12:19.719] <TB0>     INFO: ROC Port 1 Delay: 4
[14:12:19.719] <TB0>     INFO: Functional ROC Area: 5
[14:12:19.722] <TB0>     INFO: Test took 119294 ms.
[14:12:19.722] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:12:19.722] <TB0>     INFO:    ----------------------------------------------------------------------
[14:12:19.722] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:12:19.723] <TB0>     INFO:    ----------------------------------------------------------------------
[14:12:20.861] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4068 4069 4068 4068 4068 4068 4068 4068 e062 c000 a101 80b1 4069 4069 4069 4069 4069 4069 4069 4069 e062 c000 
[14:12:20.861] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4068 4069 4068 4068 4068 4068 4068 4068 e022 c000 a102 80c0 4068 4068 4068 4068 4069 4069 4069 4069 e022 c000 
[14:12:20.861] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a103 8000 4068 4068 4069 4069 4068 4068 4069 4069 e022 c000 
[14:12:20.862] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:12:35.093] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:35.093] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:12:49.208] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:49.208] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:13:03.317] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:03.317] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:13:17.511] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:17.511] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:13:31.652] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:31.652] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:13:45.736] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:45.736] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:13:59.929] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:59.929] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:14:14.123] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:14.123] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:14:28.190] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:28.190] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:14:42.349] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:42.731] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:42.745] <TB0>     INFO: Decoding statistics:
[14:14:42.745] <TB0>     INFO:   General information:
[14:14:42.745] <TB0>     INFO: 	 16bit words read:         240000000
[14:14:42.745] <TB0>     INFO: 	 valid events total:       20000000
[14:14:42.745] <TB0>     INFO: 	 empty events:             20000000
[14:14:42.745] <TB0>     INFO: 	 valid events with pixels: 0
[14:14:42.745] <TB0>     INFO: 	 valid pixel hits:         0
[14:14:42.745] <TB0>     INFO:   Event errors: 	           0
[14:14:42.745] <TB0>     INFO: 	 start marker:             0
[14:14:42.745] <TB0>     INFO: 	 stop marker:              0
[14:14:42.745] <TB0>     INFO: 	 overflow:                 0
[14:14:42.745] <TB0>     INFO: 	 invalid 5bit words:       0
[14:14:42.745] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:14:42.745] <TB0>     INFO:   TBM errors: 		           0
[14:14:42.745] <TB0>     INFO: 	 flawed TBM headers:       0
[14:14:42.745] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:14:42.745] <TB0>     INFO: 	 event ID mismatches:      0
[14:14:42.745] <TB0>     INFO:   ROC errors: 		           0
[14:14:42.745] <TB0>     INFO: 	 missing ROC header(s):    0
[14:14:42.745] <TB0>     INFO: 	 misplaced readback start: 0
[14:14:42.745] <TB0>     INFO:   Pixel decoding errors:	   0
[14:14:42.745] <TB0>     INFO: 	 pixel data incomplete:    0
[14:14:42.745] <TB0>     INFO: 	 pixel address:            0
[14:14:42.745] <TB0>     INFO: 	 pulse height fill bit:    0
[14:14:42.745] <TB0>     INFO: 	 buffer corruption:        0
[14:14:42.745] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:42.745] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:14:42.745] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:42.745] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:42.745] <TB0>     INFO:    Read back bit status: 1
[14:14:42.745] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:42.745] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:42.745] <TB0>     INFO:    Timings are good!
[14:14:42.745] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:42.745] <TB0>     INFO: Test took 143023 ms.
[14:14:42.745] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:14:42.745] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:14:42.746] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:14:42.746] <TB0>     INFO: PixTestTiming::doTest took 702088 ms.
[14:14:42.746] <TB0>     INFO: PixTestTiming::doTest() done
[14:14:42.746] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:14:42.746] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:14:42.746] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:14:42.746] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:14:42.746] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:14:42.747] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:14:42.747] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:14:43.099] <TB0>     INFO: ######################################################################
[14:14:43.099] <TB0>     INFO: PixTestAlive::doTest()
[14:14:43.099] <TB0>     INFO: ######################################################################
[14:14:43.102] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:43.102] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:14:43.102] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:43.103] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:14:43.450] <TB0>     INFO: Expecting 41600 events.
[14:14:47.566] <TB0>     INFO: 41600 events read in total (3401ms).
[14:14:47.566] <TB0>     INFO: Test took 4463ms.
[14:14:47.574] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:47.574] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66400
[14:14:47.574] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:14:47.951] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:14:47.951] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0  160
[14:14:47.951] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0  160
[14:14:47.955] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:47.955] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:14:47.955] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:47.956] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:14:48.298] <TB0>     INFO: Expecting 41600 events.
[14:14:51.256] <TB0>     INFO: 41600 events read in total (2243ms).
[14:14:51.256] <TB0>     INFO: Test took 3300ms.
[14:14:51.256] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:51.256] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:14:51.256] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:14:51.257] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:14:51.664] <TB0>     INFO: PixTestAlive::maskTest() done
[14:14:51.664] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:14:51.667] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:51.667] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:14:51.667] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:51.669] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:14:52.015] <TB0>     INFO: Expecting 41600 events.
[14:14:56.101] <TB0>     INFO: 41600 events read in total (3371ms).
[14:14:56.101] <TB0>     INFO: Test took 4432ms.
[14:14:56.109] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:56.109] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66400
[14:14:56.109] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:14:56.487] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:14:56.487] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:14:56.487] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:14:56.487] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:14:56.494] <TB0>     INFO: ######################################################################
[14:14:56.495] <TB0>     INFO: PixTestTrim::doTest()
[14:14:56.495] <TB0>     INFO: ######################################################################
[14:14:56.498] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:56.498] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:14:56.498] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:56.576] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:14:56.576] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:14:56.589] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:56.589] <TB0>     INFO:     run 1 of 1
[14:14:56.589] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:56.931] <TB0>     INFO: Expecting 5025280 events.
[14:15:42.628] <TB0>     INFO: 1438104 events read in total (44982ms).
[14:16:27.191] <TB0>     INFO: 2862104 events read in total (89545ms).
[14:17:11.925] <TB0>     INFO: 4298360 events read in total (134279ms).
[14:17:34.577] <TB0>     INFO: 5025280 events read in total (156931ms).
[14:17:34.621] <TB0>     INFO: Test took 158032ms.
[14:17:34.678] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:34.760] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:36.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:37.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:38.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:40.138] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:41.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:42.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:44.145] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:45.423] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:46.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:47.000] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:49.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:50.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:51.994] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:53.303] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:54.541] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:55.535] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 269271040
[14:17:55.539] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9397 minThrLimit = 97.9338 minThrNLimit = 120.153 -> result = 97.9397 -> 97
[14:17:55.539] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2169 minThrLimit = 92.2155 minThrNLimit = 115.208 -> result = 92.2169 -> 92
[14:17:55.540] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8577 minThrLimit = 91.6946 minThrNLimit = 108.068 -> result = 91.8577 -> 91
[14:17:55.540] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 110.103 minThrLimit = 110.091 minThrNLimit = 133.224 -> result = 110.103 -> 110
[14:17:55.540] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8752 minThrLimit = 93.842 minThrNLimit = 113.197 -> result = 93.8752 -> 93
[14:17:55.541] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9156 minThrLimit = 97.8931 minThrNLimit = 122.244 -> result = 97.9156 -> 97
[14:17:55.541] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.8317 minThrLimit = 99.7729 minThrNLimit = 119.155 -> result = 99.8317 -> 99
[14:17:55.542] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.5721 minThrLimit = 92.5626 minThrNLimit = 109.875 -> result = 92.5721 -> 92
[14:17:55.542] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.818 minThrLimit = 103.768 minThrNLimit = 121.772 -> result = 103.818 -> 103
[14:17:55.542] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.3982 minThrLimit = 82.3759 minThrNLimit = 99.8602 -> result = 82.3982 -> 82
[14:17:55.543] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8014 minThrLimit = 97.7892 minThrNLimit = 120.896 -> result = 97.8014 -> 97
[14:17:55.543] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.108 minThrLimit = 100.1 minThrNLimit = 121.982 -> result = 100.108 -> 100
[14:17:55.543] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2796 minThrLimit = 88.2294 minThrNLimit = 106.947 -> result = 88.2796 -> 88
[14:17:55.544] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2048 minThrLimit = 96.1912 minThrNLimit = 113.437 -> result = 96.2048 -> 96
[14:17:55.544] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2249 minThrLimit = 87.2135 minThrNLimit = 103.105 -> result = 87.2249 -> 87
[14:17:55.545] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 125.158 minThrLimit = 125.144 minThrNLimit = 154.277 -> result = 125.158 -> 125
[14:17:55.545] <TB0>     INFO: ROC 0 VthrComp = 97
[14:17:55.545] <TB0>     INFO: ROC 1 VthrComp = 92
[14:17:55.545] <TB0>     INFO: ROC 2 VthrComp = 91
[14:17:55.545] <TB0>     INFO: ROC 3 VthrComp = 110
[14:17:55.545] <TB0>     INFO: ROC 4 VthrComp = 93
[14:17:55.546] <TB0>     INFO: ROC 5 VthrComp = 97
[14:17:55.546] <TB0>     INFO: ROC 6 VthrComp = 99
[14:17:55.546] <TB0>     INFO: ROC 7 VthrComp = 92
[14:17:55.546] <TB0>     INFO: ROC 8 VthrComp = 103
[14:17:55.546] <TB0>     INFO: ROC 9 VthrComp = 82
[14:17:55.546] <TB0>     INFO: ROC 10 VthrComp = 97
[14:17:55.546] <TB0>     INFO: ROC 11 VthrComp = 100
[14:17:55.546] <TB0>     INFO: ROC 12 VthrComp = 88
[14:17:55.546] <TB0>     INFO: ROC 13 VthrComp = 96
[14:17:55.547] <TB0>     INFO: ROC 14 VthrComp = 87
[14:17:55.547] <TB0>     INFO: ROC 15 VthrComp = 125
[14:17:55.547] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:17:55.547] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:17:55.558] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:55.558] <TB0>     INFO:     run 1 of 1
[14:17:55.558] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:55.901] <TB0>     INFO: Expecting 5025280 events.
[14:18:32.018] <TB0>     INFO: 889224 events read in total (35402ms).
[14:19:05.245] <TB0>     INFO: 1776920 events read in total (68629ms).
[14:19:40.880] <TB0>     INFO: 2665208 events read in total (104264ms).
[14:20:16.503] <TB0>     INFO: 3545432 events read in total (139887ms).
[14:20:51.933] <TB0>     INFO: 4421200 events read in total (175317ms).
[14:21:16.420] <TB0>     INFO: 5025280 events read in total (199804ms).
[14:21:16.493] <TB0>     INFO: Test took 200936ms.
[14:21:16.667] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:16.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:18.614] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:20.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:21.794] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:23.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:25.027] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:26.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:28.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:29.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:31.431] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:33.016] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:34.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:36.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:37.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:39.358] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:40.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:42.573] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279461888
[14:21:42.578] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 61.4937 for pixel 16/0 mean/min/max = 46.7407/31.9701/61.5113
[14:21:42.578] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.2078 for pixel 0/47 mean/min/max = 45.679/32.1382/59.2197
[14:21:42.578] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 61.6545 for pixel 0/30 mean/min/max = 47.789/33.9108/61.6671
[14:21:42.579] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 60.7028 for pixel 4/21 mean/min/max = 47.8039/34.6894/60.9183
[14:21:42.579] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.4603 for pixel 31/1 mean/min/max = 45.1607/33.8543/56.4671
[14:21:42.579] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.126 for pixel 2/79 mean/min/max = 45.8005/32.3527/59.2483
[14:21:42.580] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.9068 for pixel 6/0 mean/min/max = 46.5966/32.1533/61.0398
[14:21:42.580] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.0001 for pixel 12/0 mean/min/max = 47.0617/33.1164/61.0069
[14:21:42.580] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.2942 for pixel 51/13 mean/min/max = 47.202/33.9599/60.4442
[14:21:42.581] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.0754 for pixel 0/5 mean/min/max = 44.9837/32.8682/57.0991
[14:21:42.581] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.4367 for pixel 51/9 mean/min/max = 43.9812/32.4997/55.4627
[14:21:42.581] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.8753 for pixel 41/1 mean/min/max = 45.2902/31.6591/58.9212
[14:21:42.582] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 61.3292 for pixel 0/28 mean/min/max = 47.1479/32.8922/61.4036
[14:21:42.582] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 61.5408 for pixel 10/0 mean/min/max = 46.6102/31.4748/61.7456
[14:21:42.582] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 62.4732 for pixel 0/72 mean/min/max = 46.9403/31.4013/62.4793
[14:21:42.583] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 84.0878 for pixel 46/79 mean/min/max = 52.3602/19.8505/84.87
[14:21:42.583] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:42.715] <TB0>     INFO: Expecting 411648 events.
[14:21:50.436] <TB0>     INFO: 411648 events read in total (7007ms).
[14:21:50.442] <TB0>     INFO: Expecting 411648 events.
[14:21:58.053] <TB0>     INFO: 411648 events read in total (6947ms).
[14:21:58.062] <TB0>     INFO: Expecting 411648 events.
[14:22:05.630] <TB0>     INFO: 411648 events read in total (6903ms).
[14:22:05.640] <TB0>     INFO: Expecting 411648 events.
[14:22:13.249] <TB0>     INFO: 411648 events read in total (6943ms).
[14:22:13.263] <TB0>     INFO: Expecting 411648 events.
[14:22:20.882] <TB0>     INFO: 411648 events read in total (6961ms).
[14:22:20.897] <TB0>     INFO: Expecting 411648 events.
[14:22:28.542] <TB0>     INFO: 411648 events read in total (6986ms).
[14:22:28.559] <TB0>     INFO: Expecting 411648 events.
[14:22:36.226] <TB0>     INFO: 411648 events read in total (7013ms).
[14:22:36.248] <TB0>     INFO: Expecting 411648 events.
[14:22:43.777] <TB0>     INFO: 411648 events read in total (6881ms).
[14:22:43.799] <TB0>     INFO: Expecting 411648 events.
[14:22:51.395] <TB0>     INFO: 411648 events read in total (6941ms).
[14:22:51.420] <TB0>     INFO: Expecting 411648 events.
[14:22:58.994] <TB0>     INFO: 411648 events read in total (6924ms).
[14:22:59.021] <TB0>     INFO: Expecting 411648 events.
[14:23:06.642] <TB0>     INFO: 411648 events read in total (6970ms).
[14:23:06.670] <TB0>     INFO: Expecting 411648 events.
[14:23:14.320] <TB0>     INFO: 411648 events read in total (7004ms).
[14:23:14.351] <TB0>     INFO: Expecting 411648 events.
[14:23:21.950] <TB0>     INFO: 411648 events read in total (6962ms).
[14:23:21.984] <TB0>     INFO: Expecting 411648 events.
[14:23:29.530] <TB0>     INFO: 411648 events read in total (6908ms).
[14:23:29.566] <TB0>     INFO: Expecting 411648 events.
[14:23:37.194] <TB0>     INFO: 411648 events read in total (6989ms).
[14:23:37.231] <TB0>     INFO: Expecting 411648 events.
[14:23:44.936] <TB0>     INFO: 411648 events read in total (7065ms).
[14:23:44.977] <TB0>     INFO: Test took 122394ms.
[14:23:45.461] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2351 < 35 for itrim+1 = 115; old thr = 34.8841 ... break
[14:23:45.491] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0769 < 35 for itrim = 105; old thr = 34.31 ... break
[14:23:45.516] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2526 < 35 for itrim = 104; old thr = 34.2661 ... break
[14:23:45.553] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2141 < 35 for itrim = 119; old thr = 34.4625 ... break
[14:23:45.588] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1923 < 35 for itrim+1 = 100; old thr = 34.9958 ... break
[14:23:45.620] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2288 < 35 for itrim+1 = 104; old thr = 34.8605 ... break
[14:23:45.651] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8337 < 35 for itrim = 117; old thr = 33.2607 ... break
[14:23:45.676] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4879 < 35 for itrim+1 = 104; old thr = 34.8979 ... break
[14:23:45.698] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4012 < 35 for itrim+1 = 100; old thr = 34.8391 ... break
[14:23:45.722] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0999 < 35 for itrim = 85; old thr = 33.5731 ... break
[14:23:45.750] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0363 < 35 for itrim = 95; old thr = 33.4077 ... break
[14:23:45.789] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3148 < 35 for itrim = 103; old thr = 34.0658 ... break
[14:23:45.819] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0763 < 35 for itrim = 116; old thr = 34.6137 ... break
[14:23:45.845] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1708 < 35 for itrim = 105; old thr = 34.5934 ... break
[14:23:45.865] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2437 < 35 for itrim = 109; old thr = 34.0497 ... break
[14:23:45.865] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 37.2906 < 35 for itrim = 236; old thr = 99 ... break
[14:23:45.941] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:23:45.951] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:45.951] <TB0>     INFO:     run 1 of 1
[14:23:45.951] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:46.294] <TB0>     INFO: Expecting 5025280 events.
[14:24:22.181] <TB0>     INFO: 872400 events read in total (35172ms).
[14:24:57.687] <TB0>     INFO: 1743056 events read in total (70678ms).
[14:25:33.043] <TB0>     INFO: 2613592 events read in total (106035ms).
[14:26:08.282] <TB0>     INFO: 3471688 events read in total (141273ms).
[14:26:43.302] <TB0>     INFO: 4327024 events read in total (176294ms).
[14:27:12.083] <TB0>     INFO: 5025280 events read in total (205074ms).
[14:27:12.170] <TB0>     INFO: Test took 206219ms.
[14:27:12.346] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:12.712] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:14.264] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:15.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:17.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:18.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:20.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:22.013] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:23.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:25.196] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:26.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:28.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:29.910] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:31.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:33.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:34.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:36.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:37.498] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302317568
[14:27:37.500] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 255.000000
[14:27:37.574] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:27:37.584] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:27:37.584] <TB0>     INFO:     run 1 of 1
[14:27:37.584] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:37.926] <TB0>     INFO: Expecting 8486400 events.
[14:28:11.267] <TB0>     INFO: 824032 events read in total (32626ms).
[14:28:45.533] <TB0>     INFO: 1647976 events read in total (66892ms).
[14:29:19.727] <TB0>     INFO: 2472208 events read in total (101086ms).
[14:29:52.192] <TB0>     INFO: 3296936 events read in total (133551ms).
[14:30:26.396] <TB0>     INFO: 4121704 events read in total (167755ms).
[14:31:00.231] <TB0>     INFO: 4946624 events read in total (201590ms).
[14:31:34.534] <TB0>     INFO: 5771480 events read in total (235893ms).
[14:32:08.719] <TB0>     INFO: 6595224 events read in total (270078ms).
[14:32:42.683] <TB0>     INFO: 7418672 events read in total (304042ms).
[14:33:16.335] <TB0>     INFO: 8241496 events read in total (337694ms).
[14:33:26.213] <TB0>     INFO: 8486400 events read in total (347572ms).
[14:33:26.308] <TB0>     INFO: Test took 348725ms.
[14:33:26.619] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:27.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:29.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:30.994] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:32.869] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:34.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:36.649] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:38.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:40.410] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:42.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:44.210] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:46.095] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:47.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:49.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:51.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:53.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:55.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:57.287] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 433217536
[14:33:57.367] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.962019 .. 47.342060
[14:33:57.443] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 57 (-1/-1) hits flags = 528 (plus default)
[14:33:57.453] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:33:57.453] <TB0>     INFO:     run 1 of 1
[14:33:57.453] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:57.798] <TB0>     INFO: Expecting 1797120 events.
[14:34:37.695] <TB0>     INFO: 1152848 events read in total (39173ms).
[14:35:00.722] <TB0>     INFO: 1797120 events read in total (62201ms).
[14:35:00.738] <TB0>     INFO: Test took 63285ms.
[14:35:00.775] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:00.851] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:01.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:02.837] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:03.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:04.813] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:05.802] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:06.793] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:07.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:08.773] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:09.760] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:10.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:11.744] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:12.733] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:13.722] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:14.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:15.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:16.653] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318410752
[14:35:16.736] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.189414 .. 42.058494
[14:35:16.812] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:35:16.822] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:35:16.822] <TB0>     INFO:     run 1 of 1
[14:35:16.822] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:17.165] <TB0>     INFO: Expecting 1431040 events.
[14:35:58.979] <TB0>     INFO: 1162712 events read in total (41100ms).
[14:36:08.667] <TB0>     INFO: 1431040 events read in total (50788ms).
[14:36:08.679] <TB0>     INFO: Test took 51858ms.
[14:36:08.709] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:08.773] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:09.708] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:10.644] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:11.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:12.507] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:13.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:14.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:15.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:16.215] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:17.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:18.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:18.999] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:19.931] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:20.883] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:21.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:22.765] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:23.669] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 335953920
[14:36:23.750] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.325307 .. 42.058494
[14:36:23.826] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:36:23.835] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:36:23.836] <TB0>     INFO:     run 1 of 1
[14:36:23.836] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:24.182] <TB0>     INFO: Expecting 1297920 events.
[14:37:05.699] <TB0>     INFO: 1128296 events read in total (40802ms).
[14:37:12.108] <TB0>     INFO: 1297920 events read in total (47211ms).
[14:37:12.120] <TB0>     INFO: Test took 48284ms.
[14:37:12.151] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:12.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:13.145] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:14.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:14.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:15.932] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:16.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:17.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:18.771] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:19.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:20.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:21.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:22.537] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:23.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:24.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:25.317] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:26.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:27.123] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 345378816
[14:37:27.206] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:37:27.206] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:37:27.215] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:37:27.215] <TB0>     INFO:     run 1 of 1
[14:37:27.215] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:27.560] <TB0>     INFO: Expecting 1364480 events.
[14:38:07.812] <TB0>     INFO: 1074808 events read in total (39538ms).
[14:38:18.842] <TB0>     INFO: 1364480 events read in total (50568ms).
[14:38:18.861] <TB0>     INFO: Test took 51646ms.
[14:38:18.897] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:18.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:19.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:20.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:21.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:22.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:23.809] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:24.784] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:25.753] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:26.721] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:27.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:28.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:29.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:30.577] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:31.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:32.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:33.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:34.384] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358264832
[14:38:34.422] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C0.dat
[14:38:34.422] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C1.dat
[14:38:34.422] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C2.dat
[14:38:34.422] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C3.dat
[14:38:34.423] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C4.dat
[14:38:34.423] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C5.dat
[14:38:34.423] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C6.dat
[14:38:34.423] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C7.dat
[14:38:34.423] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C8.dat
[14:38:34.423] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C9.dat
[14:38:34.423] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C10.dat
[14:38:34.423] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C11.dat
[14:38:34.424] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C12.dat
[14:38:34.424] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C13.dat
[14:38:34.424] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C14.dat
[14:38:34.424] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C15.dat
[14:38:34.424] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters35_C0.dat
[14:38:34.431] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters35_C1.dat
[14:38:34.438] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters35_C2.dat
[14:38:34.445] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters35_C3.dat
[14:38:34.452] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters35_C4.dat
[14:38:34.458] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters35_C5.dat
[14:38:34.465] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters35_C6.dat
[14:38:34.472] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters35_C7.dat
[14:38:34.479] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters35_C8.dat
[14:38:34.486] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters35_C9.dat
[14:38:34.492] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters35_C10.dat
[14:38:34.499] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters35_C11.dat
[14:38:34.506] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters35_C12.dat
[14:38:34.513] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters35_C13.dat
[14:38:34.520] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters35_C14.dat
[14:38:34.526] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//trimParameters35_C15.dat
[14:38:34.533] <TB0>     INFO: PixTestTrim::trimTest() done
[14:38:34.533] <TB0>     INFO: vtrim:     115 105 104 119 100 104 117 104 100  85  95 103 116 105 109 236 
[14:38:34.533] <TB0>     INFO: vthrcomp:   97  92  91 110  93  97  99  92 103  82  97 100  88  96  87 125 
[14:38:34.533] <TB0>     INFO: vcal mean:  34.92  34.90  34.87  34.92  34.92  34.94  34.96  34.95  34.98  34.86  34.97  34.89  34.91  34.94  34.91  33.51 
[14:38:34.533] <TB0>     INFO: vcal RMS:    0.90   0.82   0.87   0.91   0.84   0.84   0.92   0.88   0.91   0.83   0.87   0.90   0.85   0.91   0.95   6.94 
[14:38:34.533] <TB0>     INFO: bits mean:   9.39   9.05   8.72   9.13   9.68   9.40   9.46   9.16   8.72   9.36  10.19   9.62   8.85   8.98   9.30  10.13 
[14:38:34.533] <TB0>     INFO: bits RMS:    2.70   2.88   2.61   2.35   2.42   2.77   2.62   2.60   2.67   2.72   2.43   2.70   2.78   2.89   2.79   3.47 
[14:38:34.543] <TB0>     INFO:    ----------------------------------------------------------------------
[14:38:34.543] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:38:34.543] <TB0>     INFO:    ----------------------------------------------------------------------
[14:38:34.545] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:38:34.545] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:38:34.555] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:38:34.555] <TB0>     INFO:     run 1 of 1
[14:38:34.555] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:34.897] <TB0>     INFO: Expecting 4160000 events.
[14:39:23.374] <TB0>     INFO: 1203000 events read in total (47762ms).
[14:40:10.061] <TB0>     INFO: 2389985 events read in total (94449ms).
[14:40:57.138] <TB0>     INFO: 3562080 events read in total (141526ms).
[14:41:21.092] <TB0>     INFO: 4160000 events read in total (165480ms).
[14:41:21.147] <TB0>     INFO: Test took 166592ms.
[14:41:21.255] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:21.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:23.367] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:25.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:27.133] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:28.964] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:30.913] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:32.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:34.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:36.651] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:38.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:40.326] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:42.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:44.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:45.967] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:47.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:49.721] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:51.395] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 367796224
[14:41:51.396] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:41:51.471] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:41:51.471] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 209 (-1/-1) hits flags = 528 (plus default)
[14:41:51.481] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:41:51.481] <TB0>     INFO:     run 1 of 1
[14:41:51.481] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:51.826] <TB0>     INFO: Expecting 4368000 events.
[14:42:38.550] <TB0>     INFO: 1123625 events read in total (46010ms).
[14:43:24.488] <TB0>     INFO: 2237275 events read in total (91948ms).
[14:44:09.001] <TB0>     INFO: 3338885 events read in total (137462ms).
[14:44:52.180] <TB0>     INFO: 4368000 events read in total (179640ms).
[14:44:52.248] <TB0>     INFO: Test took 180768ms.
[14:44:52.383] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:52.652] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:54.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:56.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:58.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:00.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:02.352] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:04.282] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:06.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:08.212] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:45:10.148] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:12.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:14.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:16.074] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:18.037] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:19.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:21.923] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:23.713] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 350212096
[14:45:23.715] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:45:23.789] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:45:23.789] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 202 (-1/-1) hits flags = 528 (plus default)
[14:45:23.799] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:45:23.799] <TB0>     INFO:     run 1 of 1
[14:45:23.799] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:24.141] <TB0>     INFO: Expecting 4222400 events.
[14:46:10.936] <TB0>     INFO: 1141980 events read in total (46080ms).
[14:46:56.917] <TB0>     INFO: 2273665 events read in total (92061ms).
[14:47:42.460] <TB0>     INFO: 3392130 events read in total (137604ms).
[14:48:16.162] <TB0>     INFO: 4222400 events read in total (171306ms).
[14:48:16.222] <TB0>     INFO: Test took 172423ms.
[14:48:16.345] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:16.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:48:18.504] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:48:20.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:48:22.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:48:24.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:48:26.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:48:27.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:48:29.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:48:31.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:48:33.652] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:48:35.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:48:37.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:48:39.403] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:48:41.306] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:48:43.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:48:45.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:48:46.870] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331337728
[14:48:46.871] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:48:46.946] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:48:46.946] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 203 (-1/-1) hits flags = 528 (plus default)
[14:48:46.955] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:48:46.955] <TB0>     INFO:     run 1 of 1
[14:48:46.956] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:48:47.298] <TB0>     INFO: Expecting 4243200 events.
[14:49:33.005] <TB0>     INFO: 1139615 events read in total (45992ms).
[14:50:20.062] <TB0>     INFO: 2267795 events read in total (92049ms).
[14:51:05.794] <TB0>     INFO: 3383350 events read in total (137782ms).
[14:51:40.912] <TB0>     INFO: 4243200 events read in total (172899ms).
[14:51:40.973] <TB0>     INFO: Test took 174018ms.
[14:51:41.103] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:41.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:43.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:45.177] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:47.074] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:48.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:50.863] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:52.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:54.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:56.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:58.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:00.402] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:02.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:04.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:06.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:08.040] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:09.954] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:11.697] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 355930112
[14:52:11.698] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:52:11.772] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:52:11.772] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 204 (-1/-1) hits flags = 528 (plus default)
[14:52:11.782] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:52:11.782] <TB0>     INFO:     run 1 of 1
[14:52:11.782] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:52:12.128] <TB0>     INFO: Expecting 4264000 events.
[14:52:58.921] <TB0>     INFO: 1135580 events read in total (46078ms).
[14:53:44.673] <TB0>     INFO: 2261135 events read in total (91830ms).
[14:54:30.135] <TB0>     INFO: 3374625 events read in total (137292ms).
[14:55:06.567] <TB0>     INFO: 4264000 events read in total (173724ms).
[14:55:06.634] <TB0>     INFO: Test took 174851ms.
[14:55:06.765] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:07.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:55:08.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:10.879] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:12.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:14.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:16.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:55:18.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:55:20.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:55:22.450] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:24.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:26.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:28.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:30.176] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:32.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:34.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:35.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:37.720] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372203520
[14:55:37.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.0781, thr difference RMS: 1.82067
[14:55:37.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.25084, thr difference RMS: 1.56044
[14:55:37.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.8403, thr difference RMS: 1.67154
[14:55:37.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.037, thr difference RMS: 1.63104
[14:55:37.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.04559, thr difference RMS: 1.82234
[14:55:37.722] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.53826, thr difference RMS: 1.87093
[14:55:37.722] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.2938, thr difference RMS: 1.25452
[14:55:37.722] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.1374, thr difference RMS: 1.78384
[14:55:37.722] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.6309, thr difference RMS: 1.48039
[14:55:37.722] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.81258, thr difference RMS: 1.55207
[14:55:37.723] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.60852, thr difference RMS: 1.63223
[14:55:37.723] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.4468, thr difference RMS: 1.43432
[14:55:37.723] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.82114, thr difference RMS: 1.63697
[14:55:37.723] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.67719, thr difference RMS: 1.34679
[14:55:37.723] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.73447, thr difference RMS: 1.74799
[14:55:37.723] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.63864, thr difference RMS: 2.42195
[14:55:37.724] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.0446, thr difference RMS: 1.78458
[14:55:37.724] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.16966, thr difference RMS: 1.60599
[14:55:37.724] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.84825, thr difference RMS: 1.67581
[14:55:37.724] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.0008, thr difference RMS: 1.63384
[14:55:37.724] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.95929, thr difference RMS: 1.80085
[14:55:37.725] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.57962, thr difference RMS: 1.85047
[14:55:37.725] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.2445, thr difference RMS: 1.24082
[14:55:37.725] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.1908, thr difference RMS: 1.76935
[14:55:37.725] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.5729, thr difference RMS: 1.48165
[14:55:37.725] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.86119, thr difference RMS: 1.56074
[14:55:37.726] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.72479, thr difference RMS: 1.64258
[14:55:37.726] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.4373, thr difference RMS: 1.40944
[14:55:37.726] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.74039, thr difference RMS: 1.64758
[14:55:37.726] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.5406, thr difference RMS: 1.33336
[14:55:37.726] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.63753, thr difference RMS: 1.71968
[14:55:37.726] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.53831, thr difference RMS: 2.43027
[14:55:37.727] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.0442, thr difference RMS: 1.77897
[14:55:37.727] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.09867, thr difference RMS: 1.54839
[14:55:37.727] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.97659, thr difference RMS: 1.67037
[14:55:37.727] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.2279, thr difference RMS: 1.60762
[14:55:37.727] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.89821, thr difference RMS: 1.78307
[14:55:37.728] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.61495, thr difference RMS: 1.8225
[14:55:37.728] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.2923, thr difference RMS: 1.22712
[14:55:37.728] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.2386, thr difference RMS: 1.74849
[14:55:37.728] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.5962, thr difference RMS: 1.48116
[14:55:37.728] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.78458, thr difference RMS: 1.56399
[14:55:37.729] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.7778, thr difference RMS: 1.62737
[14:55:37.729] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.4373, thr difference RMS: 1.41977
[14:55:37.729] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.68622, thr difference RMS: 1.61357
[14:55:37.729] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.49524, thr difference RMS: 1.35346
[14:55:37.729] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.64114, thr difference RMS: 1.7369
[14:55:37.730] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.5704, thr difference RMS: 2.42538
[14:55:37.730] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.2028, thr difference RMS: 1.85118
[14:55:37.730] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.21701, thr difference RMS: 1.58633
[14:55:37.730] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.0445, thr difference RMS: 1.7072
[14:55:37.730] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.2856, thr difference RMS: 1.61248
[14:55:37.730] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.98304, thr difference RMS: 1.80727
[14:55:37.731] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.73634, thr difference RMS: 1.87035
[14:55:37.731] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.3861, thr difference RMS: 1.24545
[14:55:37.731] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.4106, thr difference RMS: 1.80935
[14:55:37.731] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.6793, thr difference RMS: 1.4587
[14:55:37.731] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.83637, thr difference RMS: 1.52191
[14:55:37.732] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.95867, thr difference RMS: 1.61682
[14:55:37.732] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.5397, thr difference RMS: 1.41667
[14:55:37.732] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.68953, thr difference RMS: 1.63906
[14:55:37.732] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.61231, thr difference RMS: 1.34106
[14:55:37.732] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.69939, thr difference RMS: 1.73555
[14:55:37.733] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.56096, thr difference RMS: 2.41778
[14:55:37.834] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:55:37.837] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2441 seconds
[14:55:37.837] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:55:38.538] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:55:38.538] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:55:38.541] <TB0>     INFO: ######################################################################
[14:55:38.541] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:55:38.541] <TB0>     INFO: ######################################################################
[14:55:38.541] <TB0>     INFO:    ----------------------------------------------------------------------
[14:55:38.541] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:55:38.541] <TB0>     INFO:    ----------------------------------------------------------------------
[14:55:38.541] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:55:38.551] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:55:38.552] <TB0>     INFO:     run 1 of 1
[14:55:38.552] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:55:38.895] <TB0>     INFO: Expecting 59072000 events.
[14:56:07.931] <TB0>     INFO: 1072800 events read in total (28321ms).
[14:56:36.303] <TB0>     INFO: 2141600 events read in total (56693ms).
[14:57:04.779] <TB0>     INFO: 3212000 events read in total (85169ms).
[14:57:33.278] <TB0>     INFO: 4282800 events read in total (113668ms).
[14:58:01.657] <TB0>     INFO: 5350800 events read in total (142047ms).
[14:58:30.024] <TB0>     INFO: 6421200 events read in total (170414ms).
[14:58:58.614] <TB0>     INFO: 7492600 events read in total (199004ms).
[14:59:26.980] <TB0>     INFO: 8561400 events read in total (227370ms).
[14:59:55.411] <TB0>     INFO: 9632000 events read in total (255801ms).
[15:00:23.960] <TB0>     INFO: 10702000 events read in total (284350ms).
[15:00:52.393] <TB0>     INFO: 11770400 events read in total (312783ms).
[15:01:20.854] <TB0>     INFO: 12841400 events read in total (341244ms).
[15:01:49.584] <TB0>     INFO: 13912000 events read in total (369974ms).
[15:02:18.307] <TB0>     INFO: 14980200 events read in total (398697ms).
[15:02:46.956] <TB0>     INFO: 16051200 events read in total (427346ms).
[15:03:15.633] <TB0>     INFO: 17120200 events read in total (456023ms).
[15:03:44.288] <TB0>     INFO: 18188600 events read in total (484678ms).
[15:04:13.041] <TB0>     INFO: 19261000 events read in total (513431ms).
[15:04:41.692] <TB0>     INFO: 20330000 events read in total (542082ms).
[15:05:10.335] <TB0>     INFO: 21397600 events read in total (570725ms).
[15:05:38.991] <TB0>     INFO: 22467200 events read in total (599381ms).
[15:06:07.667] <TB0>     INFO: 23538400 events read in total (628057ms).
[15:06:36.305] <TB0>     INFO: 24607000 events read in total (656695ms).
[15:07:05.032] <TB0>     INFO: 25677800 events read in total (685422ms).
[15:07:33.684] <TB0>     INFO: 26747400 events read in total (714074ms).
[15:08:02.372] <TB0>     INFO: 27815800 events read in total (742762ms).
[15:08:31.053] <TB0>     INFO: 28887400 events read in total (771443ms).
[15:08:59.682] <TB0>     INFO: 29957800 events read in total (800072ms).
[15:09:28.436] <TB0>     INFO: 31026400 events read in total (828826ms).
[15:09:57.116] <TB0>     INFO: 32097400 events read in total (857506ms).
[15:10:25.824] <TB0>     INFO: 33166600 events read in total (886214ms).
[15:10:54.537] <TB0>     INFO: 34235200 events read in total (914927ms).
[15:11:23.327] <TB0>     INFO: 35307800 events read in total (943718ms).
[15:11:52.044] <TB0>     INFO: 36376400 events read in total (972434ms).
[15:12:20.493] <TB0>     INFO: 37444600 events read in total (1000883ms).
[15:12:49.031] <TB0>     INFO: 38516400 events read in total (1029421ms).
[15:13:17.626] <TB0>     INFO: 39585400 events read in total (1058016ms).
[15:13:45.816] <TB0>     INFO: 40654000 events read in total (1086206ms).
[15:14:14.011] <TB0>     INFO: 41724800 events read in total (1114401ms).
[15:14:42.168] <TB0>     INFO: 42793800 events read in total (1142558ms).
[15:15:10.526] <TB0>     INFO: 43861600 events read in total (1170916ms).
[15:15:38.700] <TB0>     INFO: 44931600 events read in total (1199090ms).
[15:16:07.204] <TB0>     INFO: 46002400 events read in total (1227594ms).
[15:16:35.380] <TB0>     INFO: 47070200 events read in total (1255770ms).
[15:17:03.759] <TB0>     INFO: 48138000 events read in total (1284149ms).
[15:17:31.986] <TB0>     INFO: 49210200 events read in total (1312376ms).
[15:18:00.264] <TB0>     INFO: 50278400 events read in total (1340654ms).
[15:18:26.806] <TB0>     INFO: 51346200 events read in total (1367196ms).
[15:18:54.565] <TB0>     INFO: 52417600 events read in total (1394955ms).
[15:19:22.650] <TB0>     INFO: 53486200 events read in total (1423040ms).
[15:19:50.942] <TB0>     INFO: 54553600 events read in total (1451332ms).
[15:20:19.402] <TB0>     INFO: 55622200 events read in total (1479792ms).
[15:20:47.865] <TB0>     INFO: 56694000 events read in total (1508255ms).
[15:21:16.426] <TB0>     INFO: 57762400 events read in total (1536816ms).
[15:21:44.964] <TB0>     INFO: 58831200 events read in total (1565354ms).
[15:21:51.687] <TB0>     INFO: 59072000 events read in total (1572077ms).
[15:21:51.710] <TB0>     INFO: Test took 1573158ms.
[15:21:51.772] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:51.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:21:51.896] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:53.037] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:21:53.037] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:54.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:21:54.191] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:55.341] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:21:55.341] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:56.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:21:56.500] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:57.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:21:57.656] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:58.814] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:21:58.814] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:59.986] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:21:59.987] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:01.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:22:01.152] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:02.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:22:02.328] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:03.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:22:03.500] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:04.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:22:04.675] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:05.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:22:05.841] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:07.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:22:07.021] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:08.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:22:08.219] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:09.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:22:09.409] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:10.590] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 458227712
[15:22:10.621] <TB0>     INFO: PixTestScurves::scurves() done 
[15:22:10.621] <TB0>     INFO: Vcal mean:  35.14  35.05  35.08  35.14  35.09  35.06  35.06  35.02  35.11  35.10  35.06  35.10  35.04  35.07  35.12  33.76 
[15:22:10.621] <TB0>     INFO: Vcal RMS:    0.78   0.71   0.73   0.77   0.69   0.73   0.80   0.75   0.78   0.71   0.74   0.77   0.73   0.79   0.84   6.93 
[15:22:10.621] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:22:10.715] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:22:10.715] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:22:10.715] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:22:10.715] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:22:10.715] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:22:10.716] <TB0>     INFO: ######################################################################
[15:22:10.716] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:22:10.716] <TB0>     INFO: ######################################################################
[15:22:10.718] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:22:11.061] <TB0>     INFO: Expecting 41600 events.
[15:22:15.173] <TB0>     INFO: 41600 events read in total (3397ms).
[15:22:15.173] <TB0>     INFO: Test took 4455ms.
[15:22:15.181] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:15.181] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66394
[15:22:15.181] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 0] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 0]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 0] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 0]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 1] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 1]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 1] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 1]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 2] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 2]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 2] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 2]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 3] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 3]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 3] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 3]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 4] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 4]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 4] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 4]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 5] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 5]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 5] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 5]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 6] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 6]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 6] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 6]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 7] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 7]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 7] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 7]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 8] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 8]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 8] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 8]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 9] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 9]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 9] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 9]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 10] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 10]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 10] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 10]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 11] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 11]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 11] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 11]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 12] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 12]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 12] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 12]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 13] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 13]
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 13] has eff 0/10
[15:22:15.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 13]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 14] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 14]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 14] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 14]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 15] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 15]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 15] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 15]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 16] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 16]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 16] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 16]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 17] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 17]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 17] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 17]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 18] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 18]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 18] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 18]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 19] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 19]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 19] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 19]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 20] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 20]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 20] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 20]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 21] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 21]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 21] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 21]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 22] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 22]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 22] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 22]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 23] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 23]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 23] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 23]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 24] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 24]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 24] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 24]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 25] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 25]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 25] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 25]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 26] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 26]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 26] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 26]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 27] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 27]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 27] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 27]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 28] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 28]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 28] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 28]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 29] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 29]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 29] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 29]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 30] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 30]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 30] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 30]
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 31] has eff 0/10
[15:22:15.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 31]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 31] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 31]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 32] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 32]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 32] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 32]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 33] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 33]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 33] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 33]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 34] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 34]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 34] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 34]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 35] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 35]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 35] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 35]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 36] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 36]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 36] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 36]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 37] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 37]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 37] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 37]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 38] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 38]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 38] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 38]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 39] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 39]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 39] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 39]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 40] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 40]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 40] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 40]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 41] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 41]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 41] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 41]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 42] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 42]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 42] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 42]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 43] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 43]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 43] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 43]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 44] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 44]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 44] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 44]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 3, 45] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 3, 45]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 45] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 45]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 45] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 45]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 46] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 46]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 46] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 46]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 47] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 47]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 47] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 47]
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 48] has eff 0/10
[15:22:15.189] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 48]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 48] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 48]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 49] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 49]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 49] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 49]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 50] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 50]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 50] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 50]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 51] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 51]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 51] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 51]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 52] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 52]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 52] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 52]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 53] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 53]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 53] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 53]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 54] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 54]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 54] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 54]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 55] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 55]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 55] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 55]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 56] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 56]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 56] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 56]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 57] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 57]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 57] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 57]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 58] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 58]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 58] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 58]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 4, 59] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 4, 59]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 59] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 59]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 59] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 59]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 60] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 60]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 60] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 60]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 61] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 61]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 61] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 61]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 62] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 62]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 62] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 62]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 63] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 63]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 63] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 63]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 26, 64] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 26, 64]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 64] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 64]
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 64] has eff 0/10
[15:22:15.190] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 64]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 65] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 65]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 65] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 65]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 66] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 66]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 66] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 66]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 67] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 67]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 67] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 67]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 68] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 68]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 68] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 68]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 69] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 69]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 69] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 69]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 16, 70] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 16, 70]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 17, 70] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 17, 70]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 70] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 70]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 70] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 70]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 71] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 71]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 71] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 71]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 72] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 72]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 72] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 72]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 73] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 73]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 73] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 73]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 74] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 74]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 74] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 74]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 75] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 75]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 75] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 75]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 76] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 76]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 76] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 76]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 77] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 77]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 77] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 77]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 78] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 78]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 78] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 78]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 1, 79] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 1, 79]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 44, 79] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 44, 79]
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 45, 79] has eff 0/10
[15:22:15.191] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 45, 79]
[15:22:15.194] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 166
[15:22:15.194] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:22:15.194] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:22:15.194] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:22:15.528] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:22:15.871] <TB0>     INFO: Expecting 41600 events.
[15:22:20.028] <TB0>     INFO: 41600 events read in total (3442ms).
[15:22:20.028] <TB0>     INFO: Test took 4500ms.
[15:22:20.036] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:20.036] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66477
[15:22:20.036] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:22:20.041] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.793
[15:22:20.041] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 175
[15:22:20.041] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.561
[15:22:20.041] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 182
[15:22:20.041] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.537
[15:22:20.041] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:22:20.041] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.445
[15:22:20.041] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:22:20.041] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.696
[15:22:20.041] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:22:20.042] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.03
[15:22:20.042] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 189
[15:22:20.042] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.791
[15:22:20.042] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 175
[15:22:20.042] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.066
[15:22:20.042] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 185
[15:22:20.042] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.854
[15:22:20.042] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[15:22:20.042] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.111
[15:22:20.042] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[15:22:20.042] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.965
[15:22:20.042] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [7 ,17] phvalue 181
[15:22:20.043] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.897
[15:22:20.043] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[15:22:20.043] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.828
[15:22:20.043] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:22:20.043] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.127
[15:22:20.043] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[15:22:20.043] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.664
[15:22:20.043] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 181
[15:22:20.043] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 120.411
[15:22:20.043] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,51] phvalue 120
[15:22:20.043] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:22:20.043] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:22:20.043] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:22:20.125] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:22:20.468] <TB0>     INFO: Expecting 41600 events.
[15:22:24.618] <TB0>     INFO: 41600 events read in total (3435ms).
[15:22:24.619] <TB0>     INFO: Test took 4493ms.
[15:22:24.626] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:24.626] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66394
[15:22:24.626] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:22:24.630] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:22:24.631] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 47minph_roc = 8
[15:22:24.631] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.2234
[15:22:24.631] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 64
[15:22:24.631] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.0232
[15:22:24.631] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 84
[15:22:24.631] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.1762
[15:22:24.631] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 62
[15:22:24.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.3522
[15:22:24.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 80
[15:22:24.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.1581
[15:22:24.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 65
[15:22:24.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9424
[15:22:24.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 72
[15:22:24.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.4571
[15:22:24.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 68
[15:22:24.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7339
[15:22:24.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [30 ,66] phvalue 82
[15:22:24.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.0464
[15:22:24.632] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 52
[15:22:24.633] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.4398
[15:22:24.633] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,11] phvalue 82
[15:22:24.633] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1268
[15:22:24.633] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 71
[15:22:24.633] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.1652
[15:22:24.633] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 61
[15:22:24.633] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.0254
[15:22:24.633] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 71
[15:22:24.633] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8841
[15:22:24.633] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 71
[15:22:24.633] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.7343
[15:22:24.633] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 71
[15:22:24.633] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 11.9887
[15:22:24.634] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [46 ,67] phvalue 12
[15:22:24.635] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 0 0
[15:22:25.038] <TB0>     INFO: Expecting 2560 events.
[15:22:25.996] <TB0>     INFO: 2560 events read in total (243ms).
[15:22:25.996] <TB0>     INFO: Test took 1361ms.
[15:22:25.997] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:25.997] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 1 1
[15:22:26.504] <TB0>     INFO: Expecting 2560 events.
[15:22:27.464] <TB0>     INFO: 2560 events read in total (245ms).
[15:22:27.464] <TB0>     INFO: Test took 1467ms.
[15:22:27.465] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:27.465] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[15:22:27.971] <TB0>     INFO: Expecting 2560 events.
[15:22:28.930] <TB0>     INFO: 2560 events read in total (244ms).
[15:22:28.930] <TB0>     INFO: Test took 1465ms.
[15:22:28.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:28.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 3 3
[15:22:29.437] <TB0>     INFO: Expecting 2560 events.
[15:22:30.396] <TB0>     INFO: 2560 events read in total (244ms).
[15:22:30.396] <TB0>     INFO: Test took 1466ms.
[15:22:30.396] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:30.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 4 4
[15:22:30.904] <TB0>     INFO: Expecting 2560 events.
[15:22:31.861] <TB0>     INFO: 2560 events read in total (242ms).
[15:22:31.862] <TB0>     INFO: Test took 1465ms.
[15:22:31.862] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:31.862] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 5 5
[15:22:32.369] <TB0>     INFO: Expecting 2560 events.
[15:22:33.327] <TB0>     INFO: 2560 events read in total (243ms).
[15:22:33.327] <TB0>     INFO: Test took 1465ms.
[15:22:33.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:33.328] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 6 6
[15:22:33.835] <TB0>     INFO: Expecting 2560 events.
[15:22:34.796] <TB0>     INFO: 2560 events read in total (244ms).
[15:22:34.796] <TB0>     INFO: Test took 1468ms.
[15:22:34.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:34.797] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 30, 66, 7 7
[15:22:35.304] <TB0>     INFO: Expecting 2560 events.
[15:22:36.262] <TB0>     INFO: 2560 events read in total (243ms).
[15:22:36.262] <TB0>     INFO: Test took 1465ms.
[15:22:36.263] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:36.263] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 8 8
[15:22:36.770] <TB0>     INFO: Expecting 2560 events.
[15:22:37.728] <TB0>     INFO: 2560 events read in total (244ms).
[15:22:37.729] <TB0>     INFO: Test took 1466ms.
[15:22:37.729] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:37.729] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 11, 9 9
[15:22:38.236] <TB0>     INFO: Expecting 2560 events.
[15:22:39.195] <TB0>     INFO: 2560 events read in total (244ms).
[15:22:39.196] <TB0>     INFO: Test took 1467ms.
[15:22:39.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:39.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 10 10
[15:22:39.703] <TB0>     INFO: Expecting 2560 events.
[15:22:40.662] <TB0>     INFO: 2560 events read in total (244ms).
[15:22:40.663] <TB0>     INFO: Test took 1467ms.
[15:22:40.664] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:40.664] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 11 11
[15:22:41.170] <TB0>     INFO: Expecting 2560 events.
[15:22:42.129] <TB0>     INFO: 2560 events read in total (244ms).
[15:22:42.129] <TB0>     INFO: Test took 1465ms.
[15:22:42.129] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:42.130] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 12 12
[15:22:42.637] <TB0>     INFO: Expecting 2560 events.
[15:22:43.596] <TB0>     INFO: 2560 events read in total (244ms).
[15:22:43.596] <TB0>     INFO: Test took 1466ms.
[15:22:43.596] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:43.597] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 13 13
[15:22:44.103] <TB0>     INFO: Expecting 2560 events.
[15:22:45.061] <TB0>     INFO: 2560 events read in total (243ms).
[15:22:45.062] <TB0>     INFO: Test took 1465ms.
[15:22:45.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:45.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 14 14
[15:22:45.570] <TB0>     INFO: Expecting 2560 events.
[15:22:46.527] <TB0>     INFO: 2560 events read in total (243ms).
[15:22:46.527] <TB0>     INFO: Test took 1464ms.
[15:22:46.530] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:46.530] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 46, 67, 15 15
[15:22:47.035] <TB0>     INFO: Expecting 2560 events.
[15:22:47.992] <TB0>     INFO: 2560 events read in total (242ms).
[15:22:47.992] <TB0>     INFO: Test took 1462ms.
[15:22:47.992] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:47.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:22:47.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:22:47.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:22:47.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:22:47.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:22:47.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:22:47.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:22:47.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:22:47.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC8
[15:22:47.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:22:47.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[15:22:47.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:22:47.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:22:47.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[15:22:47.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[15:22:47.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[15:22:47.997] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:48.502] <TB0>     INFO: Expecting 655360 events.
[15:23:00.312] <TB0>     INFO: 655360 events read in total (11095ms).
[15:23:00.323] <TB0>     INFO: Expecting 655360 events.
[15:23:11.939] <TB0>     INFO: 655360 events read in total (11055ms).
[15:23:11.953] <TB0>     INFO: Expecting 655360 events.
[15:23:23.664] <TB0>     INFO: 655360 events read in total (11154ms).
[15:23:23.683] <TB0>     INFO: Expecting 655360 events.
[15:23:35.229] <TB0>     INFO: 655360 events read in total (10994ms).
[15:23:35.253] <TB0>     INFO: Expecting 655360 events.
[15:23:46.880] <TB0>     INFO: 655360 events read in total (11078ms).
[15:23:46.908] <TB0>     INFO: Expecting 655360 events.
[15:23:58.450] <TB0>     INFO: 655360 events read in total (11001ms).
[15:23:58.482] <TB0>     INFO: Expecting 655360 events.
[15:24:10.142] <TB0>     INFO: 655360 events read in total (11122ms).
[15:24:10.180] <TB0>     INFO: Expecting 655360 events.
[15:24:21.720] <TB0>     INFO: 655360 events read in total (11009ms).
[15:24:21.761] <TB0>     INFO: Expecting 655360 events.
[15:24:33.401] <TB0>     INFO: 655360 events read in total (11110ms).
[15:24:33.453] <TB0>     INFO: Expecting 655360 events.
[15:24:45.035] <TB0>     INFO: 655360 events read in total (11056ms).
[15:24:45.084] <TB0>     INFO: Expecting 655360 events.
[15:24:56.760] <TB0>     INFO: 655360 events read in total (11149ms).
[15:24:56.815] <TB0>     INFO: Expecting 655360 events.
[15:25:08.381] <TB0>     INFO: 655360 events read in total (11039ms).
[15:25:08.440] <TB0>     INFO: Expecting 655360 events.
[15:25:20.042] <TB0>     INFO: 655360 events read in total (11075ms).
[15:25:20.103] <TB0>     INFO: Expecting 655360 events.
[15:25:31.750] <TB0>     INFO: 655360 events read in total (11121ms).
[15:25:31.818] <TB0>     INFO: Expecting 655360 events.
[15:25:43.425] <TB0>     INFO: 655360 events read in total (11081ms).
[15:25:43.496] <TB0>     INFO: Expecting 655360 events.
[15:25:55.084] <TB0>     INFO: 655360 events read in total (11061ms).
[15:25:55.158] <TB0>     INFO: Test took 187161ms.
[15:25:55.251] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:55.557] <TB0>     INFO: Expecting 655360 events.
[15:26:07.297] <TB0>     INFO: 655360 events read in total (11025ms).
[15:26:07.308] <TB0>     INFO: Expecting 655360 events.
[15:26:19.013] <TB0>     INFO: 655360 events read in total (11146ms).
[15:26:19.028] <TB0>     INFO: Expecting 655360 events.
[15:26:30.504] <TB0>     INFO: 655360 events read in total (10921ms).
[15:26:30.523] <TB0>     INFO: Expecting 655360 events.
[15:26:42.181] <TB0>     INFO: 655360 events read in total (11108ms).
[15:26:42.204] <TB0>     INFO: Expecting 655360 events.
[15:26:53.792] <TB0>     INFO: 655360 events read in total (11041ms).
[15:26:53.819] <TB0>     INFO: Expecting 655360 events.
[15:27:05.526] <TB0>     INFO: 655360 events read in total (11164ms).
[15:27:05.557] <TB0>     INFO: Expecting 655360 events.
[15:27:17.138] <TB0>     INFO: 655360 events read in total (11042ms).
[15:27:17.174] <TB0>     INFO: Expecting 655360 events.
[15:27:28.778] <TB0>     INFO: 655360 events read in total (11073ms).
[15:27:28.821] <TB0>     INFO: Expecting 655360 events.
[15:27:40.347] <TB0>     INFO: 655360 events read in total (10997ms).
[15:27:40.392] <TB0>     INFO: Expecting 655360 events.
[15:27:52.116] <TB0>     INFO: 655360 events read in total (11195ms).
[15:27:52.165] <TB0>     INFO: Expecting 655360 events.
[15:28:03.863] <TB0>     INFO: 655360 events read in total (11171ms).
[15:28:03.916] <TB0>     INFO: Expecting 655360 events.
[15:28:15.468] <TB0>     INFO: 655360 events read in total (11025ms).
[15:28:15.528] <TB0>     INFO: Expecting 655360 events.
[15:28:27.100] <TB0>     INFO: 655360 events read in total (11046ms).
[15:28:27.162] <TB0>     INFO: Expecting 655360 events.
[15:28:38.752] <TB0>     INFO: 655360 events read in total (11064ms).
[15:28:38.818] <TB0>     INFO: Expecting 655360 events.
[15:28:50.402] <TB0>     INFO: 655360 events read in total (11057ms).
[15:28:50.473] <TB0>     INFO: Expecting 655360 events.
[15:29:02.020] <TB0>     INFO: 655360 events read in total (11021ms).
[15:29:02.094] <TB0>     INFO: Test took 186843ms.
[15:29:02.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:02.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:29:02.270] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:02.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:29:02.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:02.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:29:02.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:02.272] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:29:02.272] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:02.272] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:29:02.272] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:02.272] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:29:02.273] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:02.273] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:29:02.273] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:02.273] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:29:02.273] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:02.274] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:29:02.274] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:02.274] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:29:02.274] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:02.275] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:29:02.275] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:02.275] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:29:02.275] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:02.275] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:29:02.275] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:02.276] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:29:02.276] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:02.276] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:29:02.276] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:02.277] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:29:02.277] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:02.283] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:02.290] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:02.297] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:02.304] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:02.311] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:02.317] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:02.324] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:02.331] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:02.338] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:02.344] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:02.351] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:29:02.358] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:29:02.365] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:29:02.372] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:02.379] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:02.386] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:02.393] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:02.400] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:02.407] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:29:02.436] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C0.dat
[15:29:02.436] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C1.dat
[15:29:02.437] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C2.dat
[15:29:02.437] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C3.dat
[15:29:02.437] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C4.dat
[15:29:02.437] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C5.dat
[15:29:02.437] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C6.dat
[15:29:02.437] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C7.dat
[15:29:02.437] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C8.dat
[15:29:02.437] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C9.dat
[15:29:02.438] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C10.dat
[15:29:02.438] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C11.dat
[15:29:02.438] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C12.dat
[15:29:02.438] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C13.dat
[15:29:02.438] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C14.dat
[15:29:02.438] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//dacParameters35_C15.dat
[15:29:02.786] <TB0>     INFO: Expecting 41600 events.
[15:29:06.628] <TB0>     INFO: 41600 events read in total (3128ms).
[15:29:06.629] <TB0>     INFO: Test took 4188ms.
[15:29:07.280] <TB0>     INFO: Expecting 41600 events.
[15:29:11.114] <TB0>     INFO: 41600 events read in total (3119ms).
[15:29:11.114] <TB0>     INFO: Test took 4183ms.
[15:29:11.765] <TB0>     INFO: Expecting 41600 events.
[15:29:15.616] <TB0>     INFO: 41600 events read in total (3136ms).
[15:29:15.616] <TB0>     INFO: Test took 4198ms.
[15:29:15.917] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:16.049] <TB0>     INFO: Expecting 2560 events.
[15:29:17.007] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:17.008] <TB0>     INFO: Test took 1091ms.
[15:29:17.010] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:17.517] <TB0>     INFO: Expecting 2560 events.
[15:29:18.475] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:18.475] <TB0>     INFO: Test took 1465ms.
[15:29:18.477] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:18.984] <TB0>     INFO: Expecting 2560 events.
[15:29:19.939] <TB0>     INFO: 2560 events read in total (240ms).
[15:29:19.940] <TB0>     INFO: Test took 1463ms.
[15:29:19.942] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:20.448] <TB0>     INFO: Expecting 2560 events.
[15:29:21.406] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:21.406] <TB0>     INFO: Test took 1464ms.
[15:29:21.408] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:21.915] <TB0>     INFO: Expecting 2560 events.
[15:29:22.872] <TB0>     INFO: 2560 events read in total (242ms).
[15:29:22.873] <TB0>     INFO: Test took 1466ms.
[15:29:22.874] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:23.381] <TB0>     INFO: Expecting 2560 events.
[15:29:24.339] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:24.339] <TB0>     INFO: Test took 1465ms.
[15:29:24.341] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:24.847] <TB0>     INFO: Expecting 2560 events.
[15:29:25.807] <TB0>     INFO: 2560 events read in total (245ms).
[15:29:25.808] <TB0>     INFO: Test took 1467ms.
[15:29:25.809] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:26.316] <TB0>     INFO: Expecting 2560 events.
[15:29:27.275] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:27.275] <TB0>     INFO: Test took 1466ms.
[15:29:27.277] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:27.784] <TB0>     INFO: Expecting 2560 events.
[15:29:28.743] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:28.744] <TB0>     INFO: Test took 1467ms.
[15:29:28.746] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:29.252] <TB0>     INFO: Expecting 2560 events.
[15:29:30.210] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:30.211] <TB0>     INFO: Test took 1465ms.
[15:29:30.213] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:30.719] <TB0>     INFO: Expecting 2560 events.
[15:29:31.677] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:31.677] <TB0>     INFO: Test took 1464ms.
[15:29:31.679] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:32.186] <TB0>     INFO: Expecting 2560 events.
[15:29:33.145] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:33.146] <TB0>     INFO: Test took 1467ms.
[15:29:33.148] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:33.654] <TB0>     INFO: Expecting 2560 events.
[15:29:34.612] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:34.612] <TB0>     INFO: Test took 1464ms.
[15:29:34.614] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:35.120] <TB0>     INFO: Expecting 2560 events.
[15:29:36.078] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:36.079] <TB0>     INFO: Test took 1465ms.
[15:29:36.081] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:36.587] <TB0>     INFO: Expecting 2560 events.
[15:29:37.546] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:37.546] <TB0>     INFO: Test took 1465ms.
[15:29:37.548] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:38.055] <TB0>     INFO: Expecting 2560 events.
[15:29:39.013] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:39.014] <TB0>     INFO: Test took 1466ms.
[15:29:39.016] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:39.522] <TB0>     INFO: Expecting 2560 events.
[15:29:40.481] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:40.482] <TB0>     INFO: Test took 1466ms.
[15:29:40.484] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:40.990] <TB0>     INFO: Expecting 2560 events.
[15:29:41.950] <TB0>     INFO: 2560 events read in total (245ms).
[15:29:41.950] <TB0>     INFO: Test took 1466ms.
[15:29:41.952] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:42.459] <TB0>     INFO: Expecting 2560 events.
[15:29:43.419] <TB0>     INFO: 2560 events read in total (245ms).
[15:29:43.420] <TB0>     INFO: Test took 1468ms.
[15:29:43.422] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:43.928] <TB0>     INFO: Expecting 2560 events.
[15:29:44.888] <TB0>     INFO: 2560 events read in total (245ms).
[15:29:44.889] <TB0>     INFO: Test took 1467ms.
[15:29:44.891] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:45.397] <TB0>     INFO: Expecting 2560 events.
[15:29:46.355] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:46.355] <TB0>     INFO: Test took 1464ms.
[15:29:46.357] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:46.863] <TB0>     INFO: Expecting 2560 events.
[15:29:47.821] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:47.821] <TB0>     INFO: Test took 1464ms.
[15:29:47.823] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:48.330] <TB0>     INFO: Expecting 2560 events.
[15:29:49.288] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:49.289] <TB0>     INFO: Test took 1466ms.
[15:29:49.291] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:49.798] <TB0>     INFO: Expecting 2560 events.
[15:29:50.757] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:50.757] <TB0>     INFO: Test took 1467ms.
[15:29:50.760] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:51.266] <TB0>     INFO: Expecting 2560 events.
[15:29:52.225] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:52.226] <TB0>     INFO: Test took 1466ms.
[15:29:52.228] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:52.734] <TB0>     INFO: Expecting 2560 events.
[15:29:53.694] <TB0>     INFO: 2560 events read in total (245ms).
[15:29:53.694] <TB0>     INFO: Test took 1466ms.
[15:29:53.696] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:54.203] <TB0>     INFO: Expecting 2560 events.
[15:29:55.162] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:55.163] <TB0>     INFO: Test took 1467ms.
[15:29:55.165] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:55.672] <TB0>     INFO: Expecting 2560 events.
[15:29:56.631] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:56.631] <TB0>     INFO: Test took 1466ms.
[15:29:56.633] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:57.140] <TB0>     INFO: Expecting 2560 events.
[15:29:58.101] <TB0>     INFO: 2560 events read in total (242ms).
[15:29:58.101] <TB0>     INFO: Test took 1468ms.
[15:29:58.104] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:58.610] <TB0>     INFO: Expecting 2560 events.
[15:29:59.568] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:59.568] <TB0>     INFO: Test took 1464ms.
[15:29:59.570] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:00.077] <TB0>     INFO: Expecting 2560 events.
[15:30:01.036] <TB0>     INFO: 2560 events read in total (244ms).
[15:30:01.036] <TB0>     INFO: Test took 1466ms.
[15:30:01.038] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:01.545] <TB0>     INFO: Expecting 2560 events.
[15:30:02.503] <TB0>     INFO: 2560 events read in total (243ms).
[15:30:02.503] <TB0>     INFO: Test took 1465ms.
[15:30:03.521] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:30:03.521] <TB0>     INFO: PH scale (per ROC):    75  70  72  68  77  84  69  74  69  76  80  77  69  65  68  54
[15:30:03.521] <TB0>     INFO: PH offset (per ROC):  182 171 187 175 184 174 182 170 198 171 176 186 181 182 180 238
[15:30:03.692] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:30:03.695] <TB0>     INFO: ######################################################################
[15:30:03.695] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:30:03.695] <TB0>     INFO: ######################################################################
[15:30:03.695] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:30:03.707] <TB0>     INFO: scanning low vcal = 10
[15:30:04.051] <TB0>     INFO: Expecting 41600 events.
[15:30:07.767] <TB0>     INFO: 41600 events read in total (3002ms).
[15:30:07.767] <TB0>     INFO: Test took 4060ms.
[15:30:07.769] <TB0>     INFO: scanning low vcal = 20
[15:30:08.275] <TB0>     INFO: Expecting 41600 events.
[15:30:11.002] <TB0>     INFO: 41600 events read in total (3012ms).
[15:30:11.002] <TB0>     INFO: Test took 4233ms.
[15:30:11.004] <TB0>     INFO: scanning low vcal = 30
[15:30:12.510] <TB0>     INFO: Expecting 41600 events.
[15:30:16.259] <TB0>     INFO: 41600 events read in total (3034ms).
[15:30:16.260] <TB0>     INFO: Test took 4256ms.
[15:30:16.261] <TB0>     INFO: scanning low vcal = 40
[15:30:16.761] <TB0>     INFO: Expecting 41600 events.
[15:30:20.999] <TB0>     INFO: 41600 events read in total (3523ms).
[15:30:20.000] <TB0>     INFO: Test took 4739ms.
[15:30:20.003] <TB0>     INFO: scanning low vcal = 50
[15:30:21.417] <TB0>     INFO: Expecting 41600 events.
[15:30:25.664] <TB0>     INFO: 41600 events read in total (3532ms).
[15:30:25.665] <TB0>     INFO: Test took 4662ms.
[15:30:25.668] <TB0>     INFO: scanning low vcal = 60
[15:30:26.084] <TB0>     INFO: Expecting 41600 events.
[15:30:30.331] <TB0>     INFO: 41600 events read in total (3532ms).
[15:30:30.332] <TB0>     INFO: Test took 4664ms.
[15:30:30.334] <TB0>     INFO: scanning low vcal = 70
[15:30:30.752] <TB0>     INFO: Expecting 41600 events.
[15:30:34.998] <TB0>     INFO: 41600 events read in total (3532ms).
[15:30:34.999] <TB0>     INFO: Test took 4665ms.
[15:30:34.002] <TB0>     INFO: scanning low vcal = 80
[15:30:35.420] <TB0>     INFO: Expecting 41600 events.
[15:30:39.698] <TB0>     INFO: 41600 events read in total (3563ms).
[15:30:39.699] <TB0>     INFO: Test took 4697ms.
[15:30:39.701] <TB0>     INFO: scanning low vcal = 90
[15:30:40.120] <TB0>     INFO: Expecting 41600 events.
[15:30:44.369] <TB0>     INFO: 41600 events read in total (3534ms).
[15:30:44.370] <TB0>     INFO: Test took 4668ms.
[15:30:44.373] <TB0>     INFO: scanning low vcal = 100
[15:30:44.787] <TB0>     INFO: Expecting 41600 events.
[15:30:49.196] <TB0>     INFO: 41600 events read in total (3694ms).
[15:30:49.197] <TB0>     INFO: Test took 4824ms.
[15:30:49.200] <TB0>     INFO: scanning low vcal = 110
[15:30:49.617] <TB0>     INFO: Expecting 41600 events.
[15:30:53.911] <TB0>     INFO: 41600 events read in total (3579ms).
[15:30:53.912] <TB0>     INFO: Test took 4712ms.
[15:30:53.916] <TB0>     INFO: scanning low vcal = 120
[15:30:54.337] <TB0>     INFO: Expecting 41600 events.
[15:30:58.623] <TB0>     INFO: 41600 events read in total (3571ms).
[15:30:58.623] <TB0>     INFO: Test took 4707ms.
[15:30:58.626] <TB0>     INFO: scanning low vcal = 130
[15:30:59.046] <TB0>     INFO: Expecting 41600 events.
[15:31:03.307] <TB0>     INFO: 41600 events read in total (3544ms).
[15:31:03.307] <TB0>     INFO: Test took 4681ms.
[15:31:03.310] <TB0>     INFO: scanning low vcal = 140
[15:31:03.730] <TB0>     INFO: Expecting 41600 events.
[15:31:07.955] <TB0>     INFO: 41600 events read in total (3510ms).
[15:31:07.957] <TB0>     INFO: Test took 4647ms.
[15:31:07.960] <TB0>     INFO: scanning low vcal = 150
[15:31:08.378] <TB0>     INFO: Expecting 41600 events.
[15:31:12.621] <TB0>     INFO: 41600 events read in total (3528ms).
[15:31:12.622] <TB0>     INFO: Test took 4662ms.
[15:31:12.625] <TB0>     INFO: scanning low vcal = 160
[15:31:13.048] <TB0>     INFO: Expecting 41600 events.
[15:31:17.286] <TB0>     INFO: 41600 events read in total (3524ms).
[15:31:17.287] <TB0>     INFO: Test took 4662ms.
[15:31:17.290] <TB0>     INFO: scanning low vcal = 170
[15:31:17.714] <TB0>     INFO: Expecting 41600 events.
[15:31:21.969] <TB0>     INFO: 41600 events read in total (3540ms).
[15:31:21.970] <TB0>     INFO: Test took 4680ms.
[15:31:21.975] <TB0>     INFO: scanning low vcal = 180
[15:31:22.393] <TB0>     INFO: Expecting 41600 events.
[15:31:26.667] <TB0>     INFO: 41600 events read in total (3559ms).
[15:31:26.668] <TB0>     INFO: Test took 4693ms.
[15:31:26.671] <TB0>     INFO: scanning low vcal = 190
[15:31:27.086] <TB0>     INFO: Expecting 41600 events.
[15:31:31.331] <TB0>     INFO: 41600 events read in total (3530ms).
[15:31:31.332] <TB0>     INFO: Test took 4661ms.
[15:31:31.334] <TB0>     INFO: scanning low vcal = 200
[15:31:31.754] <TB0>     INFO: Expecting 41600 events.
[15:31:35.985] <TB0>     INFO: 41600 events read in total (3516ms).
[15:31:35.985] <TB0>     INFO: Test took 4651ms.
[15:31:35.988] <TB0>     INFO: scanning low vcal = 210
[15:31:36.406] <TB0>     INFO: Expecting 41600 events.
[15:31:40.650] <TB0>     INFO: 41600 events read in total (3530ms).
[15:31:40.651] <TB0>     INFO: Test took 4663ms.
[15:31:40.654] <TB0>     INFO: scanning low vcal = 220
[15:31:41.074] <TB0>     INFO: Expecting 41600 events.
[15:31:45.306] <TB0>     INFO: 41600 events read in total (3517ms).
[15:31:45.307] <TB0>     INFO: Test took 4653ms.
[15:31:45.309] <TB0>     INFO: scanning low vcal = 230
[15:31:45.728] <TB0>     INFO: Expecting 41600 events.
[15:31:49.965] <TB0>     INFO: 41600 events read in total (3522ms).
[15:31:49.966] <TB0>     INFO: Test took 4657ms.
[15:31:49.968] <TB0>     INFO: scanning low vcal = 240
[15:31:50.386] <TB0>     INFO: Expecting 41600 events.
[15:31:54.649] <TB0>     INFO: 41600 events read in total (3548ms).
[15:31:54.650] <TB0>     INFO: Test took 4681ms.
[15:31:54.653] <TB0>     INFO: scanning low vcal = 250
[15:31:55.072] <TB0>     INFO: Expecting 41600 events.
[15:31:59.381] <TB0>     INFO: 41600 events read in total (3594ms).
[15:31:59.382] <TB0>     INFO: Test took 4729ms.
[15:31:59.385] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:31:59.805] <TB0>     INFO: Expecting 41600 events.
[15:32:04.045] <TB0>     INFO: 41600 events read in total (3525ms).
[15:32:04.045] <TB0>     INFO: Test took 4659ms.
[15:32:04.048] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:32:04.466] <TB0>     INFO: Expecting 41600 events.
[15:32:08.721] <TB0>     INFO: 41600 events read in total (3540ms).
[15:32:08.722] <TB0>     INFO: Test took 4673ms.
[15:32:08.725] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:32:09.144] <TB0>     INFO: Expecting 41600 events.
[15:32:13.385] <TB0>     INFO: 41600 events read in total (3526ms).
[15:32:13.386] <TB0>     INFO: Test took 4661ms.
[15:32:13.389] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:32:13.807] <TB0>     INFO: Expecting 41600 events.
[15:32:18.035] <TB0>     INFO: 41600 events read in total (3513ms).
[15:32:18.035] <TB0>     INFO: Test took 4646ms.
[15:32:18.039] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:32:18.459] <TB0>     INFO: Expecting 41600 events.
[15:32:22.690] <TB0>     INFO: 41600 events read in total (3517ms).
[15:32:22.691] <TB0>     INFO: Test took 4652ms.
[15:32:23.236] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:32:23.240] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:32:23.240] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:32:23.240] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:32:23.240] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:32:23.241] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:32:23.241] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:32:23.241] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:32:23.241] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:32:23.241] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:32:23.242] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:32:23.242] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:32:23.242] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:32:23.242] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:32:23.242] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:32:23.242] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:32:23.242] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:33:02.906] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:33:02.906] <TB0>     INFO: non-linearity mean:  0.955 0.955 0.957 0.960 0.955 0.955 0.954 0.960 0.960 0.957 0.958 0.951 0.949 0.961 0.959 0.968
[15:33:02.906] <TB0>     INFO: non-linearity RMS:   0.006 0.006 0.007 0.007 0.006 0.006 0.007 0.006 0.008 0.007 0.005 0.006 0.006 0.005 0.006 0.014
[15:33:02.906] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:33:02.929] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:33:02.951] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:33:02.974] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:33:02.996] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:33:03.019] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:33:03.041] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:33:03.064] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:33:03.086] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:33:03.109] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:33:03.131] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:33:03.153] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:33:03.176] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:33:03.198] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:33:03.220] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:33:03.243] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-29_FPIXTest-17C-Nebraska-160913-1359-150V_2016-09-13_13h59m_1473793198//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:33:03.265] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:33:03.265] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:33:03.272] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:33:03.272] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:33:03.275] <TB0>     INFO: ######################################################################
[15:33:03.275] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:33:03.275] <TB0>     INFO: ######################################################################
[15:33:03.277] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:33:03.287] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:33:03.287] <TB0>     INFO:     run 1 of 1
[15:33:03.287] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:33:03.629] <TB0>     INFO: Expecting 3120000 events.
[15:33:55.181] <TB0>     INFO: 1312285 events read in total (50837ms).
[15:34:44.853] <TB0>     INFO: 2625460 events read in total (100509ms).
[15:35:03.709] <TB0>     INFO: 3120000 events read in total (119366ms).
[15:35:03.751] <TB0>     INFO: Test took 120465ms.
[15:35:03.818] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:35:03.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:35:05.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:35:06.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:35:08.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:35:09.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:35:11.034] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:35:12.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:35:13.994] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:35:15.369] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:35:16.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:35:18.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:35:19.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:35:21.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:35:22.532] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:35:23.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:35:25.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:35:26.778] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 458563584
[15:35:26.809] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:35:26.809] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.916, RMS = 1.29073
[15:35:26.809] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:35:26.809] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:35:26.809] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5193, RMS = 1.22434
[15:35:26.809] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:35:26.810] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:35:26.810] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1766, RMS = 1.12034
[15:35:26.810] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:35:26.810] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:35:26.810] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3001, RMS = 1.36117
[15:35:26.810] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:35:26.811] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:35:26.811] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3324, RMS = 0.96748
[15:35:26.812] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:35:26.812] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:35:26.812] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2482, RMS = 1.25784
[15:35:26.812] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:35:26.813] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:35:26.813] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 94.1434, RMS = 1.50458
[15:35:26.813] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[15:35:26.813] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:35:26.813] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 93.6752, RMS = 1.63094
[15:35:26.813] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[15:35:26.814] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:35:26.814] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1685, RMS = 1.01403
[15:35:26.814] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:35:26.814] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:35:26.814] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.138, RMS = 1.45985
[15:35:26.814] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:35:26.815] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:35:26.815] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.6661, RMS = 1.60139
[15:35:26.815] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:35:26.815] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:35:26.815] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.7505, RMS = 1.50816
[15:35:26.815] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:35:26.816] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:35:26.817] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3678, RMS = 1.4732
[15:35:26.817] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:35:26.817] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:35:26.817] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9976, RMS = 1.31065
[15:35:26.817] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:35:26.818] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:35:26.818] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0583, RMS = 1.2861
[15:35:26.818] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:35:26.818] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:35:26.818] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3417, RMS = 1.43232
[15:35:26.818] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:35:26.819] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:35:26.819] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.8623, RMS = 1.90823
[15:35:26.819] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:35:26.819] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:35:26.819] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.1083, RMS = 2.02236
[15:35:26.819] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:35:26.820] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:35:26.820] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.6507, RMS = 1.5622
[15:35:26.820] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:35:26.820] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:35:26.820] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.0594, RMS = 2.10513
[15:35:26.820] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:35:26.821] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:35:26.821] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.7026, RMS = 1.88164
[15:35:26.821] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:35:26.821] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:35:26.821] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7001, RMS = 1.46511
[15:35:26.821] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:35:26.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:35:26.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.4018, RMS = 1.86936
[15:35:26.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:35:26.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:35:26.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7017, RMS = 1.41583
[15:35:26.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:35:26.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:35:26.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.758, RMS = 1.31128
[15:35:26.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:35:26.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:35:26.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7426, RMS = 2.04085
[15:35:26.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:35:26.825] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:35:26.825] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5952, RMS = 1.35291
[15:35:26.825] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:35:26.825] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:35:26.825] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0756, RMS = 1.13495
[15:35:26.825] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:35:26.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:35:26.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.065, RMS = 1.11948
[15:35:26.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:35:26.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:35:26.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3805, RMS = 1.38311
[15:35:26.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:35:26.827] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:35:26.827] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 108.963, RMS = 1.46066
[15:35:26.827] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 117
[15:35:26.827] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:35:26.827] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 105.633, RMS = 2.05745
[15:35:26.827] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 116
[15:35:26.830] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[15:35:26.830] <TB0>     INFO: number of dead bumps (per ROC):     0    0    2    0    1    3    6    1    1    1    3    0    2    2    2    0
[15:35:26.830] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:35:26.891] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:35:26.891] <TB0>     INFO: enter test to run
[15:35:26.891] <TB0>     INFO:   test:  no parameter change
[15:35:26.892] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 381mA
[15:35:26.892] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 533.8mA
[15:35:26.892] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:35:26.892] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:35:27.392] <TB0>    QUIET: Connection to board 133 closed.
[15:35:27.394] <TB0>     INFO: pXar: this is the end, my friend
[15:35:27.394] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
