Notes on Implementing RV32F
===========================

_WIP_


References
==========
[A risc-V FPU in verilog](https://github.com/taneroksuz/riscv-fpu)
[Pulp risc-V FPU](https://github.com/pulp-platform/fpnew)
[report](http://csg.csail.mit.edu/6.375/6_375_2019_www/handouts/finals/Group_2_report.pdf)
[Proc with FPU](https://github.com/cr88192/bgbtech_btsr1arch)