   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "system_XMC4300.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .global SystemCoreClock
  20              	 .section .no_init,"aw",%progbits
  21              	 .align 2
  24              	SystemCoreClock:
  25 0000 00000000 	 .space 4
  26              	 .global g_chipid
  27              	 .align 2
  30              	g_chipid:
  31 0004 00000000 	 .space 16
  31      00000000 
  31      00000000 
  31      00000000 
  32              	 .section .text.delay,"ax",%progbits
  33              	 .align 2
  34              	 .thumb
  35              	 .thumb_func
  37              	delay:
  38              	.LFB123:
  39              	 .file 1 "../Startup/system_XMC4300.c"
   1:../Startup/system_XMC4300.c **** /******************************************************************************
   2:../Startup/system_XMC4300.c ****  * @file     system_XMC4300.c
   3:../Startup/system_XMC4300.c ****  * @brief    CMSIS Cortex-M4 Device Peripheral Access Layer Header File
   4:../Startup/system_XMC4300.c ****  *           for the Infineon XMC4300 Device Series
   5:../Startup/system_XMC4300.c ****  * @version  V1.0.1
   6:../Startup/system_XMC4300.c ****  * @date     26. February 2016
   7:../Startup/system_XMC4300.c ****  *
   8:../Startup/system_XMC4300.c ****  * Copyright (C) 2015-2016 Infineon Technologies AG. All rights reserved.
   9:../Startup/system_XMC4300.c ****  *
  10:../Startup/system_XMC4300.c ****  *
  11:../Startup/system_XMC4300.c ****  * @par
  12:../Startup/system_XMC4300.c ****  * Infineon Technologies AG (Infineon) is supplying this software for use with
  13:../Startup/system_XMC4300.c ****  * Infineon's microcontrollers.  This file can be freely distributed
  14:../Startup/system_XMC4300.c ****  * within development tools that are supporting such microcontrollers.
  15:../Startup/system_XMC4300.c ****  *
  16:../Startup/system_XMC4300.c ****  * @par
  17:../Startup/system_XMC4300.c ****  * THIS SOFTWARE IS PROVIDED AS IS.  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  18:../Startup/system_XMC4300.c ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  19:../Startup/system_XMC4300.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  20:../Startup/system_XMC4300.c ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  21:../Startup/system_XMC4300.c ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  22:../Startup/system_XMC4300.c ****  *
  23:../Startup/system_XMC4300.c ****  ******************************************************************************/
  24:../Startup/system_XMC4300.c **** 
  25:../Startup/system_XMC4300.c **** /********************** Version History ***************************************
  26:../Startup/system_XMC4300.c ****  * V1.0.0, 19. November 2015, Initial version
  27:../Startup/system_XMC4300.c ****  * V1.0.1, 26. February 2016, EBU clock removed
  28:../Startup/system_XMC4300.c ****  ******************************************************************************/
  29:../Startup/system_XMC4300.c **** 
  30:../Startup/system_XMC4300.c **** /*******************************************************************************
  31:../Startup/system_XMC4300.c ****  * Default clock initialization
  32:../Startup/system_XMC4300.c ****  * fPLL = 288MHz => fSYS = 144MHz => fCPU = 144MHz
  33:../Startup/system_XMC4300.c ****  *                                => fPB  = 144MHz
  34:../Startup/system_XMC4300.c ****  *                                => fCCU = 144MHz
  35:../Startup/system_XMC4300.c ****  *                                => fETH = 72MHz
  36:../Startup/system_XMC4300.c ****  *               => fUSB = 48MHz
  37:../Startup/system_XMC4300.c ****  *               => fEBU = 72MHz
  38:../Startup/system_XMC4300.c ****  *
  39:../Startup/system_XMC4300.c ****  * fUSBPLL = 200MHz => fECAT = 100MHz
  40:../Startup/system_XMC4300.c ****  *
  41:../Startup/system_XMC4300.c ****  * fOFI = 24MHz => fWDT = 24MHz
  42:../Startup/system_XMC4300.c ****  *******************************************************************************/
  43:../Startup/system_XMC4300.c **** 
  44:../Startup/system_XMC4300.c **** /*******************************************************************************
  45:../Startup/system_XMC4300.c ****  * HEADER FILES
  46:../Startup/system_XMC4300.c ****  *******************************************************************************/
  47:../Startup/system_XMC4300.c **** #include <string.h>
  48:../Startup/system_XMC4300.c **** 
  49:../Startup/system_XMC4300.c **** #include <XMC4300.h>
  50:../Startup/system_XMC4300.c **** #include "system_XMC4300.h"
  51:../Startup/system_XMC4300.c **** 
  52:../Startup/system_XMC4300.c **** /*******************************************************************************
  53:../Startup/system_XMC4300.c ****  * MACROS
  54:../Startup/system_XMC4300.c ****  *******************************************************************************/
  55:../Startup/system_XMC4300.c **** 
  56:../Startup/system_XMC4300.c **** #define CHIPID_LOC ((uint8_t *)0x20000000UL)
  57:../Startup/system_XMC4300.c **** 
  58:../Startup/system_XMC4300.c **** /* Define WEAK attribute */
  59:../Startup/system_XMC4300.c **** #if !defined(__WEAK)
  60:../Startup/system_XMC4300.c **** #if defined ( __CC_ARM )
  61:../Startup/system_XMC4300.c **** #define __WEAK __attribute__ ((weak))
  62:../Startup/system_XMC4300.c **** #elif defined ( __ICCARM__ )
  63:../Startup/system_XMC4300.c **** #define __WEAK __weak
  64:../Startup/system_XMC4300.c **** #elif defined ( __GNUC__ )
  65:../Startup/system_XMC4300.c **** #define __WEAK __attribute__ ((weak))
  66:../Startup/system_XMC4300.c **** #elif defined ( __TASKING__ )
  67:../Startup/system_XMC4300.c **** #define __WEAK __attribute__ ((weak))
  68:../Startup/system_XMC4300.c **** #endif
  69:../Startup/system_XMC4300.c **** #endif
  70:../Startup/system_XMC4300.c **** 
  71:../Startup/system_XMC4300.c **** #define PMU_FLASH_WS          (0x4U)
  72:../Startup/system_XMC4300.c **** 
  73:../Startup/system_XMC4300.c **** #define FOSCREF               (2500000U)
  74:../Startup/system_XMC4300.c **** 
  75:../Startup/system_XMC4300.c **** #define DELAY_CNT_50US_50MHZ  (2500UL)
  76:../Startup/system_XMC4300.c **** #define DELAY_CNT_150US_50MHZ (7500UL)
  77:../Startup/system_XMC4300.c **** #define DELAY_CNT_50US_48MHZ  (2400UL)
  78:../Startup/system_XMC4300.c **** #define DELAY_CNT_50US_72MHZ  (3600UL)
  79:../Startup/system_XMC4300.c **** #define DELAY_CNT_50US_96MHZ  (4800UL)
  80:../Startup/system_XMC4300.c **** #define DELAY_CNT_50US_120MHZ (6000UL)
  81:../Startup/system_XMC4300.c **** #define DELAY_CNT_50US_144MHZ (7200UL)
  82:../Startup/system_XMC4300.c **** 
  83:../Startup/system_XMC4300.c **** #define SCU_PLL_PLLSTAT_OSC_USABLE  (SCU_PLL_PLLSTAT_PLLHV_Msk | \
  84:../Startup/system_XMC4300.c ****                                      SCU_PLL_PLLSTAT_PLLLV_Msk | \
  85:../Startup/system_XMC4300.c ****                                      SCU_PLL_PLLSTAT_PLLSP_Msk)
  86:../Startup/system_XMC4300.c **** 
  87:../Startup/system_XMC4300.c **** /*
  88:../Startup/system_XMC4300.c **** //-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
  89:../Startup/system_XMC4300.c **** */
  90:../Startup/system_XMC4300.c **** 
  91:../Startup/system_XMC4300.c **** /*
  92:../Startup/system_XMC4300.c **** // <h> Clock configuration
  93:../Startup/system_XMC4300.c **** */
  94:../Startup/system_XMC4300.c **** 
  95:../Startup/system_XMC4300.c **** /*
  96:../Startup/system_XMC4300.c **** //    <o> External crystal frequency [Hz]
  97:../Startup/system_XMC4300.c **** //       <8000000=> 8MHz
  98:../Startup/system_XMC4300.c **** //       <12000000=> 12MHz
  99:../Startup/system_XMC4300.c **** //       <16000000=> 16MHz
 100:../Startup/system_XMC4300.c **** //    <i> Defines external crystal frequency
 101:../Startup/system_XMC4300.c **** //    <i> Default: 8MHz
 102:../Startup/system_XMC4300.c **** */
 103:../Startup/system_XMC4300.c **** #define OSCHP_FREQUENCY (12000000U)
 104:../Startup/system_XMC4300.c **** 
 105:../Startup/system_XMC4300.c **** /* USB PLL settings, fUSBPLL = 200MHz */
 106:../Startup/system_XMC4300.c **** /* Note: Implicit divider of 2, fUSBPLLVCO = 400MHz */
 107:../Startup/system_XMC4300.c **** #if OSCHP_FREQUENCY == 8000000U
 108:../Startup/system_XMC4300.c **** #define USB_PDIV (1U)
 109:../Startup/system_XMC4300.c **** #define USB_NDIV (99U)
 110:../Startup/system_XMC4300.c **** 
 111:../Startup/system_XMC4300.c **** #elif OSCHP_FREQUENCY == 12000000U
 112:../Startup/system_XMC4300.c **** #define USB_PDIV (2U)
 113:../Startup/system_XMC4300.c **** #define USB_NDIV (99U)
 114:../Startup/system_XMC4300.c **** 
 115:../Startup/system_XMC4300.c **** #elif OSCHP_FREQUENCY == 16000000U
 116:../Startup/system_XMC4300.c **** #define USB_PDIV (3U)
 117:../Startup/system_XMC4300.c **** #define USB_NDIV (99U)
 118:../Startup/system_XMC4300.c **** 
 119:../Startup/system_XMC4300.c **** #else
 120:../Startup/system_XMC4300.c **** #error "External crystal frequency not supported"
 121:../Startup/system_XMC4300.c **** 
 122:../Startup/system_XMC4300.c **** #endif
 123:../Startup/system_XMC4300.c **** 
 124:../Startup/system_XMC4300.c **** /*
 125:../Startup/system_XMC4300.c **** //    <o> Backup clock calibration mode
 126:../Startup/system_XMC4300.c **** //       <0=> Factory calibration
 127:../Startup/system_XMC4300.c **** //       <1=> Automatic calibration
 128:../Startup/system_XMC4300.c **** //    <i> Default: Automatic calibration
 129:../Startup/system_XMC4300.c **** */
 130:../Startup/system_XMC4300.c **** #define FOFI_CALIBRATION_MODE 1
 131:../Startup/system_XMC4300.c **** #define FOFI_CALIBRATION_MODE_FACTORY 0
 132:../Startup/system_XMC4300.c **** #define FOFI_CALIBRATION_MODE_AUTOMATIC 1
 133:../Startup/system_XMC4300.c **** 
 134:../Startup/system_XMC4300.c **** /*
 135:../Startup/system_XMC4300.c **** //    <o> Standby clock (fSTDBY) source selection
 136:../Startup/system_XMC4300.c **** //       <0=> Internal slow oscillator (32768Hz)
 137:../Startup/system_XMC4300.c **** //       <1=> External crystal (32768Hz)
 138:../Startup/system_XMC4300.c **** //    <i> Default: Internal slow oscillator (32768Hz)
 139:../Startup/system_XMC4300.c **** */
 140:../Startup/system_XMC4300.c **** #define STDBY_CLOCK_SRC 0
 141:../Startup/system_XMC4300.c **** #define STDBY_CLOCK_SRC_OSI 0
 142:../Startup/system_XMC4300.c **** #define STDBY_CLOCK_SRC_OSCULP 1
 143:../Startup/system_XMC4300.c **** 
 144:../Startup/system_XMC4300.c **** /*
 145:../Startup/system_XMC4300.c **** //    <o> PLL clock source selection
 146:../Startup/system_XMC4300.c **** //       <0=> External crystal
 147:../Startup/system_XMC4300.c **** //       <1=> Internal fast oscillator
 148:../Startup/system_XMC4300.c **** //    <i> Default: External crystal
 149:../Startup/system_XMC4300.c **** */
 150:../Startup/system_XMC4300.c **** #define PLL_CLOCK_SRC 0
 151:../Startup/system_XMC4300.c **** #define PLL_CLOCK_SRC_EXT_XTAL 0
 152:../Startup/system_XMC4300.c **** #define PLL_CLOCK_SRC_OFI 1
 153:../Startup/system_XMC4300.c **** 
 154:../Startup/system_XMC4300.c **** /* PLL settings, fPLL = 288MHz */
 155:../Startup/system_XMC4300.c **** #if PLL_CLOCK_SRC == PLL_CLOCK_SRC_EXT_XTAL
 156:../Startup/system_XMC4300.c **** #if OSCHP_FREQUENCY == 8000000U
 157:../Startup/system_XMC4300.c **** #define PLL_PDIV (1U)
 158:../Startup/system_XMC4300.c **** #define PLL_NDIV (71U)
 159:../Startup/system_XMC4300.c **** #define PLL_K2DIV (0U)
 160:../Startup/system_XMC4300.c **** 
 161:../Startup/system_XMC4300.c **** #elif OSCHP_FREQUENCY == 12000000U
 162:../Startup/system_XMC4300.c **** #define PLL_PDIV (1U)
 163:../Startup/system_XMC4300.c **** #define PLL_NDIV (47U)
 164:../Startup/system_XMC4300.c **** #define PLL_K2DIV (0U)
 165:../Startup/system_XMC4300.c **** 
 166:../Startup/system_XMC4300.c **** #elif OSCHP_FREQUENCY == 16000000U
 167:../Startup/system_XMC4300.c **** #define PLL_PDIV (1U)
 168:../Startup/system_XMC4300.c **** #define PLL_NDIV (35U)
 169:../Startup/system_XMC4300.c **** #define PLL_K2DIV (0U)
 170:../Startup/system_XMC4300.c **** 
 171:../Startup/system_XMC4300.c **** #else
 172:../Startup/system_XMC4300.c **** #error "External crystal frequency not supported"
 173:../Startup/system_XMC4300.c **** 
 174:../Startup/system_XMC4300.c **** #endif
 175:../Startup/system_XMC4300.c **** 
 176:../Startup/system_XMC4300.c **** #define VCO ((OSCHP_FREQUENCY / (PLL_PDIV + 1UL)) * (PLL_NDIV + 1UL))
 177:../Startup/system_XMC4300.c **** 
 178:../Startup/system_XMC4300.c **** #else /* PLL_CLOCK_SRC == PLL_CLOCK_SRC_EXT_XTAL */
 179:../Startup/system_XMC4300.c **** #define PLL_PDIV (1U)
 180:../Startup/system_XMC4300.c **** #define PLL_NDIV (23U)
 181:../Startup/system_XMC4300.c **** #define PLL_K2DIV (0U)
 182:../Startup/system_XMC4300.c **** 
 183:../Startup/system_XMC4300.c **** #define VCO ((OFI_FREQUENCY / (PLL_PDIV + 1UL)) * (PLL_NDIV + 1UL))
 184:../Startup/system_XMC4300.c **** 
 185:../Startup/system_XMC4300.c **** #endif /* PLL_CLOCK_SRC == PLL_CLOCK_SRC_OFI */
 186:../Startup/system_XMC4300.c **** 
 187:../Startup/system_XMC4300.c **** #define PLL_K2DIV_24MHZ  ((VCO / OFI_FREQUENCY) - 1UL)
 188:../Startup/system_XMC4300.c **** #define PLL_K2DIV_48MHZ  ((VCO / 48000000U) - 1UL)
 189:../Startup/system_XMC4300.c **** #define PLL_K2DIV_72MHZ  ((VCO / 72000000U) - 1UL)
 190:../Startup/system_XMC4300.c **** #define PLL_K2DIV_96MHZ  ((VCO / 96000000U) - 1UL)
 191:../Startup/system_XMC4300.c **** #define PLL_K2DIV_120MHZ ((VCO / 120000000U) - 1UL)
 192:../Startup/system_XMC4300.c **** 
 193:../Startup/system_XMC4300.c **** #define SCU_CLK_CLKCLR_ENABLE_USBCLK SCU_CLK_CLKCLR_USBCDI_Msk
 194:../Startup/system_XMC4300.c **** #define SCU_CLK_CLKCLR_ENABLE_MMCCLK SCU_CLK_CLKCLR_MMCCDI_Msk
 195:../Startup/system_XMC4300.c **** #define SCU_CLK_CLKCLR_ENABLE_ETHCLK SCU_CLK_CLKCLR_ETH0CDI_Msk
 196:../Startup/system_XMC4300.c **** #define SCU_CLK_CLKCLR_ENABLE_EBUCLK SCU_CLK_CLKCLR_EBUCDI_Msk
 197:../Startup/system_XMC4300.c **** #define SCU_CLK_CLKCLR_ENABLE_CCUCLK SCU_CLK_CLKCLR_CCUCDI_Msk
 198:../Startup/system_XMC4300.c **** 
 199:../Startup/system_XMC4300.c **** #define SCU_CLK_SYSCLKCR_SYSSEL_OFI      (0U << SCU_CLK_SYSCLKCR_SYSSEL_Pos)
 200:../Startup/system_XMC4300.c **** #define SCU_CLK_SYSCLKCR_SYSSEL_PLL      (1U << SCU_CLK_SYSCLKCR_SYSSEL_Pos)
 201:../Startup/system_XMC4300.c **** 
 202:../Startup/system_XMC4300.c **** #define SCU_CLK_USBCLKCR_USBSEL_USBPLL   (0U << SCU_CLK_USBCLKCR_USBSEL_Pos)
 203:../Startup/system_XMC4300.c **** #define SCU_CLK_USBCLKCR_USBSEL_PLL      (1U << SCU_CLK_USBCLKCR_USBSEL_Pos)
 204:../Startup/system_XMC4300.c **** 
 205:../Startup/system_XMC4300.c **** #define SCU_CLK_ECATCLKCR_ECATSEL_USBPLL (0U << SCU_CLK_ECATCLKCR_ECATSEL_Pos)
 206:../Startup/system_XMC4300.c **** #define SCU_CLK_ECATCLKCR_ECATSEL_PLL    (1U << SCU_CLK_ECATCLKCR_ECATSEL_Pos)
 207:../Startup/system_XMC4300.c **** 
 208:../Startup/system_XMC4300.c **** #define SCU_CLK_WDTCLKCR_WDTSEL_OFI      (0U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)
 209:../Startup/system_XMC4300.c **** #define SCU_CLK_WDTCLKCR_WDTSEL_STANDBY  (1U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)
 210:../Startup/system_XMC4300.c **** #define SCU_CLK_WDTCLKCR_WDTSEL_PLL      (2U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)
 211:../Startup/system_XMC4300.c **** 
 212:../Startup/system_XMC4300.c **** #define SCU_CLK_EXTCLKCR_ECKSEL_SYS      (0U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)
 213:../Startup/system_XMC4300.c **** #define SCU_CLK_EXTCLKCR_ECKSEL_USBPLL   (2U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)
 214:../Startup/system_XMC4300.c **** #define SCU_CLK_EXTCLKCR_ECKSEL_PLL      (3U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)
 215:../Startup/system_XMC4300.c **** 
 216:../Startup/system_XMC4300.c **** #define EXTCLK_PIN_P0_8  (1)
 217:../Startup/system_XMC4300.c **** #define EXTCLK_PIN_P1_15 (2)
 218:../Startup/system_XMC4300.c **** 
 219:../Startup/system_XMC4300.c **** /*
 220:../Startup/system_XMC4300.c **** //    <h> Clock tree
 221:../Startup/system_XMC4300.c **** //        <o1.16> System clock source selection
 222:../Startup/system_XMC4300.c **** //                      <0=> fOFI
 223:../Startup/system_XMC4300.c **** //                      <1=> fPLL
 224:../Startup/system_XMC4300.c **** //                      <i> Default: fPLL
 225:../Startup/system_XMC4300.c **** //        <o1.0..7> System clock divider <1-256><#-1>
 226:../Startup/system_XMC4300.c **** //                      <i> Default: 2
 227:../Startup/system_XMC4300.c **** //        <o2.0> CPU clock divider
 228:../Startup/system_XMC4300.c **** //                      <0=> fCPU = fSYS
 229:../Startup/system_XMC4300.c **** //                      <1=> fCPU = fSYS / 2
 230:../Startup/system_XMC4300.c **** //                      <i> Default: fCPU = fSYS
 231:../Startup/system_XMC4300.c **** //        <o3.0>  Peripheral clock divider
 232:../Startup/system_XMC4300.c **** //                      <0=> fPB = fCPU
 233:../Startup/system_XMC4300.c **** //                      <1=> fPB = fCPU / 2
 234:../Startup/system_XMC4300.c **** //                      <i> Default: fPB = fCPU
 235:../Startup/system_XMC4300.c **** //        <o4.0>  CCU clock divider
 236:../Startup/system_XMC4300.c **** //                      <0=> fCCU = fCPU
 237:../Startup/system_XMC4300.c **** //                      <1=> fCCU = fCPU / 2
 238:../Startup/system_XMC4300.c **** //                      <i> Default: fCCU = fCPU
 239:../Startup/system_XMC4300.c **** //        <e.5> Enable WDT clock
 240:../Startup/system_XMC4300.c **** //             <o5.16..17> WDT clock source <0=> fOFI
 241:../Startup/system_XMC4300.c **** //                                          <1=> fSTDBY
 242:../Startup/system_XMC4300.c **** //                                          <2=> fPLL
 243:../Startup/system_XMC4300.c **** //                      <i> Default: fOFI
 244:../Startup/system_XMC4300.c **** //             <o5.0..7> WDT clock divider <1-256><#-1>
 245:../Startup/system_XMC4300.c **** //                      <i> Default: 1
 246:../Startup/system_XMC4300.c **** //        </e>
 247:../Startup/system_XMC4300.c **** //        <e.2> Enable ETH clock
 248:../Startup/system_XMC4300.c **** //        </e>
 249:../Startup/system_XMC4300.c **** //        <e.1> Enable MMC clock
 250:../Startup/system_XMC4300.c **** //        </e>
 251:../Startup/system_XMC4300.c **** //        <e.0> Enable USB clock
 252:../Startup/system_XMC4300.c **** //             <o6.16> USB clock source <0=> fUSBPLL
 253:../Startup/system_XMC4300.c **** //                                      <1=> fPLL
 254:../Startup/system_XMC4300.c **** //             <i> Default: fPLL
 255:../Startup/system_XMC4300.c **** //             <o6.0..2> USB clock source divider <1-8><#-1>
 256:../Startup/system_XMC4300.c **** //             <i> Default: 6
 257:../Startup/system_XMC4300.c **** //        </e>
 258:../Startup/system_XMC4300.c **** //        <o7.16..17> ECAT clock source <0=> fUSBPLL
 259:../Startup/system_XMC4300.c **** //                                      <1=> fPLL
 260:../Startup/system_XMC4300.c **** //             <i> Default: fUSBPLL
 261:../Startup/system_XMC4300.c **** //        <o7.0..1> ECAT clock divider <1-4><#-1>
 262:../Startup/system_XMC4300.c **** //             <i> Default: 2
 263:../Startup/system_XMC4300.c **** //        <e9> Enable external clock
 264:../Startup/system_XMC4300.c **** //             <o8.0..1> External Clock Source Selection
 265:../Startup/system_XMC4300.c **** //                  <0=> fSYS
 266:../Startup/system_XMC4300.c **** //                  <2=> fUSB
 267:../Startup/system_XMC4300.c **** //                  <3=> fPLL
 268:../Startup/system_XMC4300.c **** //                  <i> Default: fPLL
 269:../Startup/system_XMC4300.c **** //             <o8.16..24> External Clock divider <1-512><#-1>
 270:../Startup/system_XMC4300.c **** //                  <i> Default: 288
 271:../Startup/system_XMC4300.c **** //                  <i> Only valid for USB PLL and PLL clocks
 272:../Startup/system_XMC4300.c **** //             <o9.0> External Clock Pin Selection
 273:../Startup/system_XMC4300.c **** //                  <0=> Disabled
 274:../Startup/system_XMC4300.c **** //                  <1=> P0.8
 275:../Startup/system_XMC4300.c **** //                  <2=> P1.15
 276:../Startup/system_XMC4300.c **** //                  <i> Default: Disabled
 277:../Startup/system_XMC4300.c **** //        </e>
 278:../Startup/system_XMC4300.c **** //    </h>
 279:../Startup/system_XMC4300.c **** */
 280:../Startup/system_XMC4300.c **** #define __CLKSET    (0x00000000UL)
 281:../Startup/system_XMC4300.c **** #define __SYSCLKCR  (0x00010001UL)
 282:../Startup/system_XMC4300.c **** #define __CPUCLKCR  (0x00000000UL)
 283:../Startup/system_XMC4300.c **** #define __PBCLKCR   (0x00000000UL)
 284:../Startup/system_XMC4300.c **** #define __CCUCLKCR  (0x00000000UL)
 285:../Startup/system_XMC4300.c **** #define __WDTCLKCR  (0x00000000UL)
 286:../Startup/system_XMC4300.c **** #define __USBCLKCR  (0x00010005UL)
 287:../Startup/system_XMC4300.c **** #define __ECATCLKCR (0x00000001UL)
 288:../Startup/system_XMC4300.c **** 
 289:../Startup/system_XMC4300.c **** #define __EXTCLKCR (0x01200003UL)
 290:../Startup/system_XMC4300.c **** #define __EXTCLKPIN (0U)
 291:../Startup/system_XMC4300.c **** 
 292:../Startup/system_XMC4300.c **** /*
 293:../Startup/system_XMC4300.c **** // </h>
 294:../Startup/system_XMC4300.c **** */
 295:../Startup/system_XMC4300.c **** 
 296:../Startup/system_XMC4300.c **** /*
 297:../Startup/system_XMC4300.c **** //-------- <<< end of configuration section >>> ------------------
 298:../Startup/system_XMC4300.c **** */
 299:../Startup/system_XMC4300.c **** 
 300:../Startup/system_XMC4300.c **** #define ENABLE_PLL \
 301:../Startup/system_XMC4300.c ****     (((__SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) == SCU_CLK_SYSCLKCR_SYSSEL_PLL) || \
 302:../Startup/system_XMC4300.c ****      ((__ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) == SCU_CLK_ECATCLKCR_ECATSEL_PLL) || \
 303:../Startup/system_XMC4300.c ****      (((__CLKSET & SCU_CLK_CLKSET_USBCEN_Msk) != 0) && ((__USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk) 
 304:../Startup/system_XMC4300.c ****      (((__CLKSET & SCU_CLK_CLKSET_WDTCEN_Msk) != 0) && ((__WDTCLKCR & SCU_CLK_WDTCLKCR_WDTSEL_Msk) 
 305:../Startup/system_XMC4300.c **** 
 306:../Startup/system_XMC4300.c **** #define ENABLE_USBPLL \
 307:../Startup/system_XMC4300.c ****     (((__ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) == SCU_CLK_ECATCLKCR_ECATSEL_USBPLL) || \
 308:../Startup/system_XMC4300.c ****      (((__CLKSET & SCU_CLK_CLKSET_USBCEN_Msk) != 0) && ((__USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk) 
 309:../Startup/system_XMC4300.c **** 
 310:../Startup/system_XMC4300.c **** /*******************************************************************************
 311:../Startup/system_XMC4300.c ****  * GLOBAL VARIABLES
 312:../Startup/system_XMC4300.c ****  *******************************************************************************/
 313:../Startup/system_XMC4300.c **** #if defined ( __CC_ARM )
 314:../Startup/system_XMC4300.c **** uint32_t SystemCoreClock __attribute__((at(0x2000FFC0)));
 315:../Startup/system_XMC4300.c **** uint8_t g_chipid[16] __attribute__((at(0x2000FFC4)));
 316:../Startup/system_XMC4300.c **** #elif defined ( __ICCARM__ )
 317:../Startup/system_XMC4300.c **** __no_init uint32_t SystemCoreClock;
 318:../Startup/system_XMC4300.c **** __no_init uint8_t g_chipid[16];
 319:../Startup/system_XMC4300.c **** #elif defined ( __GNUC__ )
 320:../Startup/system_XMC4300.c **** uint32_t SystemCoreClock __attribute__((section(".no_init")));
 321:../Startup/system_XMC4300.c **** uint8_t g_chipid[16] __attribute__((section(".no_init")));
 322:../Startup/system_XMC4300.c **** #elif defined ( __TASKING__ )
 323:../Startup/system_XMC4300.c **** uint32_t SystemCoreClock __at( 0x2000FFC0 );
 324:../Startup/system_XMC4300.c **** uint8_t g_chipid[16] __at( 0x2000FFC4 );
 325:../Startup/system_XMC4300.c **** #else
 326:../Startup/system_XMC4300.c **** #error "system_XMC4300.c: compiler not supported" 
 327:../Startup/system_XMC4300.c **** #endif    
 328:../Startup/system_XMC4300.c **** 
 329:../Startup/system_XMC4300.c **** extern uint32_t __Vectors;
 330:../Startup/system_XMC4300.c **** 
 331:../Startup/system_XMC4300.c **** /*******************************************************************************
 332:../Startup/system_XMC4300.c ****  * LOCAL FUNCTIONS
 333:../Startup/system_XMC4300.c ****  *******************************************************************************/
 334:../Startup/system_XMC4300.c **** static void delay(uint32_t cycles)
 335:../Startup/system_XMC4300.c **** {
  40              	 .loc 1 335 0
  41              	 .cfi_startproc
  42              	 
  43              	 
  44              	 
  45 0000 80B4     	 push {r7}
  46              	.LCFI0:
  47              	 .cfi_def_cfa_offset 4
  48              	 .cfi_offset 7,-4
  49 0002 85B0     	 sub sp,sp,#20
  50              	.LCFI1:
  51              	 .cfi_def_cfa_offset 24
  52 0004 00AF     	 add r7,sp,#0
  53              	.LCFI2:
  54              	 .cfi_def_cfa_register 7
  55 0006 7860     	 str r0,[r7,#4]
 336:../Startup/system_XMC4300.c ****   volatile uint32_t i;
 337:../Startup/system_XMC4300.c **** 
 338:../Startup/system_XMC4300.c ****   for(i = 0UL; i < cycles ;++i)
  56              	 .loc 1 338 0
  57 0008 0023     	 movs r3,#0
  58 000a FB60     	 str r3,[r7,#12]
  59 000c 03E0     	 b .L2
  60              	.L3:
  61              	.LBB10:
  62              	.LBB11:
  63              	 .file 2 "E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V4.30
   5:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     20. October 2015
   6:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
   9:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    All rights reserved.
  10:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****      specific prior written permission.
  20:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    *
  21:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  35:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  38:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  39:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  41:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  45:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  46:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  47:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
  51:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  52:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  53:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  54:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  58:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  60:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  62:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  63:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  64:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  65:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  69:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  71:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  73:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  74:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  75:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  76:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
  77:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
  79:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  80:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  82:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
  83:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  84:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
  86:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  87:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  88:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  89:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  90:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
  91:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  94:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  96:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  98:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  99:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 100:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 101:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 102:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 104:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 105:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 107:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 108:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 109:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 111:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 112:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 113:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 114:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 115:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 116:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 118:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 119:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 121:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 122:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 123:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 125:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 126:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 127:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 128:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 129:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 130:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 132:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****     \return               xPSR Register value
 133:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 134:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 136:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 137:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 138:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 140:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 141:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 142:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 143:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 144:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 147:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 148:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 150:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 151:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 152:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 154:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 155:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 156:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 157:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 158:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 162:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 164:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 166:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 167:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 168:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 169:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 172:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 173:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 175:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 176:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 179:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 180:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 182:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 183:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 186:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 188:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 190:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 192:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 193:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 194:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 195:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 196:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 198:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 199:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 201:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 202:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 203:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 205:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 206:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 207:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 208:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 209:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 210:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 213:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 215:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 217:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 218:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 219:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 221:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 222:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 223:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 226:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 228:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 230:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 231:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 232:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 233:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 234:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 237:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 239:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 241:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 242:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 243:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 244:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 245:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 247:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 248:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 250:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 251:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 252:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 254:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 255:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 256:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 257:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 258:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 259:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 262:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 264:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 266:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 267:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 268:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 269:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 274:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 276:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 278:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 279:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 281:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 282:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 284:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 285:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 287:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 288:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 289:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 291:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 292:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 293:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 294:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 295:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 296:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 299:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 301:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 303:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 306:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 307:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 309:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 310:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 311:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 314:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 316:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 318:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 319:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 321:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 323:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 324:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 325:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(0);
 326:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 327:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 328:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 329:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 330:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 331:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 332:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 335:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 337:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 340:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("");
 342:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 343:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 344:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 345:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 347:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 348:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 349:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 351:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 352:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 355:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 356:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 357:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 358:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 365:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 368:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 369:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 370:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 371:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 373:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 375:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("nop");
  64              	 .loc 2 375 0 discriminator 3
  65              	
  66 000e 00BF     	 nop
  67              	
  68              	 .thumb
  69              	.LBE11:
  70              	.LBE10:
  71              	 .loc 1 338 0 discriminator 3
  72 0010 FB68     	 ldr r3,[r7,#12]
  73 0012 0133     	 adds r3,r3,#1
  74 0014 FB60     	 str r3,[r7,#12]
  75              	.L2:
  76              	 .loc 1 338 0 is_stmt 0 discriminator 1
  77 0016 FA68     	 ldr r2,[r7,#12]
  78 0018 7B68     	 ldr r3,[r7,#4]
  79 001a 9A42     	 cmp r2,r3
  80 001c F7D3     	 bcc .L3
 339:../Startup/system_XMC4300.c ****   {
 340:../Startup/system_XMC4300.c ****     __NOP();
 341:../Startup/system_XMC4300.c ****   }
 342:../Startup/system_XMC4300.c **** }
  81              	 .loc 1 342 0 is_stmt 1
  82 001e 1437     	 adds r7,r7,#20
  83              	.LCFI3:
  84              	 .cfi_def_cfa_offset 4
  85 0020 BD46     	 mov sp,r7
  86              	.LCFI4:
  87              	 .cfi_def_cfa_register 13
  88              	 
  89 0022 5DF8047B 	 ldr r7,[sp],#4
  90              	.LCFI5:
  91              	 .cfi_restore 7
  92              	 .cfi_def_cfa_offset 0
  93 0026 7047     	 bx lr
  94              	 .cfi_endproc
  95              	.LFE123:
  97              	 .section .text.SystemInit,"ax",%progbits
  98              	 .align 2
  99              	 .weak SystemInit
 100              	 .thumb
 101              	 .thumb_func
 103              	SystemInit:
 104              	.LFB124:
 343:../Startup/system_XMC4300.c **** 
 344:../Startup/system_XMC4300.c **** /*******************************************************************************
 345:../Startup/system_XMC4300.c ****  * API IMPLEMENTATION
 346:../Startup/system_XMC4300.c ****  *******************************************************************************/
 347:../Startup/system_XMC4300.c **** 
 348:../Startup/system_XMC4300.c **** __WEAK void SystemInit(void)
 349:../Startup/system_XMC4300.c **** {
 105              	 .loc 1 349 0
 106              	 .cfi_startproc
 107              	 
 108              	 
 109 0000 98B5     	 push {r3,r4,r7,lr}
 110              	.LCFI6:
 111              	 .cfi_def_cfa_offset 16
 112              	 .cfi_offset 3,-16
 113              	 .cfi_offset 4,-12
 114              	 .cfi_offset 7,-8
 115              	 .cfi_offset 14,-4
 116 0002 00AF     	 add r7,sp,#0
 117              	.LCFI7:
 118              	 .cfi_def_cfa_register 7
 350:../Startup/system_XMC4300.c ****   memcpy(g_chipid, CHIPID_LOC, 16);
 119              	 .loc 1 350 0
 120 0004 054A     	 ldr r2,.L5
 121 0006 4FF00053 	 mov r3,#536870912
 122 000a 1446     	 mov r4,r2
 123 000c 0FCB     	 ldmia r3,{r0,r1,r2,r3}
 124 000e 84E80F00 	 stmia r4,{r0,r1,r2,r3}
 351:../Startup/system_XMC4300.c **** 
 352:../Startup/system_XMC4300.c ****   SystemCoreSetup();
 125              	 .loc 1 352 0
 126 0012 FFF7FEFF 	 bl SystemCoreSetup
 353:../Startup/system_XMC4300.c ****   SystemCoreClockSetup();
 127              	 .loc 1 353 0
 128 0016 FFF7FEFF 	 bl SystemCoreClockSetup
 354:../Startup/system_XMC4300.c **** }
 129              	 .loc 1 354 0
 130 001a 98BD     	 pop {r3,r4,r7,pc}
 131              	.L6:
 132              	 .align 2
 133              	.L5:
 134 001c 00000000 	 .word g_chipid
 135              	 .cfi_endproc
 136              	.LFE124:
 138              	 .section .text.SystemCoreSetup,"ax",%progbits
 139              	 .align 2
 140              	 .weak SystemCoreSetup
 141              	 .thumb
 142              	 .thumb_func
 144              	SystemCoreSetup:
 145              	.LFB125:
 355:../Startup/system_XMC4300.c **** 
 356:../Startup/system_XMC4300.c **** __WEAK void SystemCoreSetup(void)
 357:../Startup/system_XMC4300.c **** {
 146              	 .loc 1 357 0
 147              	 .cfi_startproc
 148              	 
 149              	 
 150              	 
 151 0000 80B4     	 push {r7}
 152              	.LCFI8:
 153              	 .cfi_def_cfa_offset 4
 154              	 .cfi_offset 7,-4
 155 0002 83B0     	 sub sp,sp,#12
 156              	.LCFI9:
 157              	 .cfi_def_cfa_offset 16
 158 0004 00AF     	 add r7,sp,#0
 159              	.LCFI10:
 160              	 .cfi_def_cfa_register 7
 161              	.LBB12:
 162              	.LBB13:
  71:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 163              	 .loc 2 71 0
 164              	
 165 0006 72B6     	 cpsid i
 166              	
 167              	 .thumb
 168              	.LBE13:
 169              	.LBE12:
 358:../Startup/system_XMC4300.c ****   uint32_t temp;
 359:../Startup/system_XMC4300.c **** 
 360:../Startup/system_XMC4300.c ****   /* relocate vector table */
 361:../Startup/system_XMC4300.c ****   __disable_irq();
 362:../Startup/system_XMC4300.c ****   SCB->VTOR = (uint32_t)(&__Vectors);
 170              	 .loc 1 362 0
 171 0008 164B     	 ldr r3,.L8
 172 000a 174A     	 ldr r2,.L8+4
 173 000c 9A60     	 str r2,[r3,#8]
 174              	.LBB14:
 175              	.LBB15:
 376:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 377:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 378:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 379:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 380:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 383:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 385:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 387:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 388:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 389:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 390:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 391:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 394:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 396:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 398:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 399:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 400:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 401:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 402:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 404:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 406:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sev");
 407:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 408:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 409:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 410:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 411:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 415:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 416:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 418:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 420:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 421:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 422:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 423:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 427:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 429:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 176              	 .loc 2 429 0
 177              	
 178 000e BFF34F8F 	 dsb 0xF
 179              	
 180              	 .thumb
 181              	.LBE15:
 182              	.LBE14:
 183              	.LBB16:
 184              	.LBB17:
  60:E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 185              	 .loc 2 60 0
 186              	
 187 0012 62B6     	 cpsie i
 188              	
 189              	 .thumb
 190              	.LBE17:
 191              	.LBE16:
 363:../Startup/system_XMC4300.c ****   __DSB();
 364:../Startup/system_XMC4300.c ****   __enable_irq();
 365:../Startup/system_XMC4300.c **** 
 366:../Startup/system_XMC4300.c **** #if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
 367:../Startup/system_XMC4300.c ****   SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 192              	 .loc 1 367 0
 193 0014 134A     	 ldr r2,.L8
 194 0016 134B     	 ldr r3,.L8
 195 0018 D3F88830 	 ldr r3,[r3,#136]
 196 001c 43F47003 	 orr r3,r3,#15728640
 197 0020 C2F88830 	 str r3,[r2,#136]
 368:../Startup/system_XMC4300.c ****                  (3UL << 11*2)  );               /* set CP11 Full Access */
 369:../Startup/system_XMC4300.c **** #endif
 370:../Startup/system_XMC4300.c **** 
 371:../Startup/system_XMC4300.c ****   /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
 372:../Startup/system_XMC4300.c ****   SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 198              	 .loc 1 372 0
 199 0024 0F4A     	 ldr r2,.L8
 200 0026 0F4B     	 ldr r3,.L8
 201 0028 5B69     	 ldr r3,[r3,#20]
 202 002a 23F00803 	 bic r3,r3,#8
 203 002e 5361     	 str r3,[r2,#20]
 373:../Startup/system_XMC4300.c **** 
 374:../Startup/system_XMC4300.c ****   temp = FLASH0->FCON;
 204              	 .loc 1 374 0
 205 0030 0E4B     	 ldr r3,.L8+8
 206 0032 03F58053 	 add r3,r3,#4096
 207 0036 1433     	 adds r3,r3,#20
 208 0038 1B68     	 ldr r3,[r3]
 209 003a 7B60     	 str r3,[r7,#4]
 375:../Startup/system_XMC4300.c ****   temp &= ~FLASH_FCON_WSPFLASH_Msk;
 210              	 .loc 1 375 0
 211 003c 7B68     	 ldr r3,[r7,#4]
 212 003e 23F00F03 	 bic r3,r3,#15
 213 0042 7B60     	 str r3,[r7,#4]
 376:../Startup/system_XMC4300.c ****   temp |= PMU_FLASH_WS;
 214              	 .loc 1 376 0
 215 0044 7B68     	 ldr r3,[r7,#4]
 216 0046 43F00403 	 orr r3,r3,#4
 217 004a 7B60     	 str r3,[r7,#4]
 377:../Startup/system_XMC4300.c ****   FLASH0->FCON = temp;
 218              	 .loc 1 377 0
 219 004c 074B     	 ldr r3,.L8+8
 220 004e 03F58053 	 add r3,r3,#4096
 221 0052 1433     	 adds r3,r3,#20
 222 0054 7A68     	 ldr r2,[r7,#4]
 223 0056 1A60     	 str r2,[r3]
 378:../Startup/system_XMC4300.c **** }
 224              	 .loc 1 378 0
 225 0058 0C37     	 adds r7,r7,#12
 226              	.LCFI11:
 227              	 .cfi_def_cfa_offset 4
 228 005a BD46     	 mov sp,r7
 229              	.LCFI12:
 230              	 .cfi_def_cfa_register 13
 231              	 
 232 005c 5DF8047B 	 ldr r7,[sp],#4
 233              	.LCFI13:
 234              	 .cfi_restore 7
 235              	 .cfi_def_cfa_offset 0
 236 0060 7047     	 bx lr
 237              	.L9:
 238 0062 00BF     	 .align 2
 239              	.L8:
 240 0064 00ED00E0 	 .word -536810240
 241 0068 00000000 	 .word __Vectors
 242 006c 00100058 	 .word 1476399104
 243              	 .cfi_endproc
 244              	.LFE125:
 246              	 .section .text.SystemCoreClockSetup,"ax",%progbits
 247              	 .align 2
 248              	 .weak SystemCoreClockSetup
 249              	 .thumb
 250              	 .thumb_func
 252              	SystemCoreClockSetup:
 253              	.LFB126:
 379:../Startup/system_XMC4300.c **** 
 380:../Startup/system_XMC4300.c **** __WEAK void SystemCoreClockSetup(void)
 381:../Startup/system_XMC4300.c **** {
 254              	 .loc 1 381 0
 255              	 .cfi_startproc
 256              	 
 257              	 
 258 0000 80B5     	 push {r7,lr}
 259              	.LCFI14:
 260              	 .cfi_def_cfa_offset 8
 261              	 .cfi_offset 7,-8
 262              	 .cfi_offset 14,-4
 263 0002 00AF     	 add r7,sp,#0
 264              	.LCFI15:
 265              	 .cfi_def_cfa_register 7
 382:../Startup/system_XMC4300.c **** #if FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_FACTORY
 383:../Startup/system_XMC4300.c ****   /* Enable factory calibration */
 384:../Startup/system_XMC4300.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FOTR_Msk;
 385:../Startup/system_XMC4300.c **** #else
 386:../Startup/system_XMC4300.c ****   /* Automatic calibration uses the fSTDBY */
 387:../Startup/system_XMC4300.c **** 
 388:../Startup/system_XMC4300.c ****   /* Enable HIB domain */
 389:../Startup/system_XMC4300.c ****   /* Power up HIB domain if and only if it is currently powered down */
 390:../Startup/system_XMC4300.c ****   if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 266              	 .loc 1 390 0
 267 0004 A24B     	 ldr r3,.L22
 268 0006 1B68     	 ldr r3,[r3]
 269 0008 03F00103 	 and r3,r3,#1
 270 000c 002B     	 cmp r3,#0
 271 000e 0CD1     	 bne .L11
 391:../Startup/system_XMC4300.c ****   {
 392:../Startup/system_XMC4300.c ****     SCU_POWER->PWRSET |= SCU_POWER_PWRSET_HIB_Msk;
 272              	 .loc 1 392 0
 273 0010 9F4A     	 ldr r2,.L22
 274 0012 9F4B     	 ldr r3,.L22
 275 0014 5B68     	 ldr r3,[r3,#4]
 276 0016 43F00103 	 orr r3,r3,#1
 277 001a 5360     	 str r3,[r2,#4]
 393:../Startup/system_XMC4300.c **** 
 394:../Startup/system_XMC4300.c ****     while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 278              	 .loc 1 394 0
 279 001c 00BF     	 nop
 280              	.L12:
 281              	 .loc 1 394 0 is_stmt 0 discriminator 1
 282 001e 9C4B     	 ldr r3,.L22
 283 0020 1B68     	 ldr r3,[r3]
 284 0022 03F00103 	 and r3,r3,#1
 285 0026 002B     	 cmp r3,#0
 286 0028 F9D0     	 beq .L12
 287              	.L11:
 395:../Startup/system_XMC4300.c ****     {
 396:../Startup/system_XMC4300.c ****       /* wait until HIB domain is enabled */
 397:../Startup/system_XMC4300.c ****     }
 398:../Startup/system_XMC4300.c ****   }
 399:../Startup/system_XMC4300.c **** 
 400:../Startup/system_XMC4300.c ****   /* Remove the reset only if HIB domain were in a state of reset */
 401:../Startup/system_XMC4300.c ****   if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 288              	 .loc 1 401 0 is_stmt 1
 289 002a 9A4B     	 ldr r3,.L22+4
 290 002c 1B68     	 ldr r3,[r3]
 291 002e 03F40073 	 and r3,r3,#512
 292 0032 002B     	 cmp r3,#0
 293 0034 09D0     	 beq .L13
 402:../Startup/system_XMC4300.c ****   {
 403:../Startup/system_XMC4300.c ****     SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 294              	 .loc 1 403 0
 295 0036 974A     	 ldr r2,.L22+4
 296 0038 964B     	 ldr r3,.L22+4
 297 003a 9B68     	 ldr r3,[r3,#8]
 298 003c 43F40073 	 orr r3,r3,#512
 299 0040 9360     	 str r3,[r2,#8]
 404:../Startup/system_XMC4300.c ****     delay(DELAY_CNT_150US_50MHZ);
 300              	 .loc 1 404 0
 301 0042 41F64C50 	 movw r0,#7500
 302 0046 FFF7FEFF 	 bl delay
 303              	.L13:
 405:../Startup/system_XMC4300.c ****   }
 406:../Startup/system_XMC4300.c **** 
 407:../Startup/system_XMC4300.c **** #if STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP
 408:../Startup/system_XMC4300.c ****   /* Enable OSC_ULP */
 409:../Startup/system_XMC4300.c ****   if ((SCU_HIBERNATE->OSCULCTRL & SCU_HIBERNATE_OSCULCTRL_MODE_Msk) != 0UL)
 410:../Startup/system_XMC4300.c ****   {
 411:../Startup/system_XMC4300.c ****     /*enable OSC_ULP*/
 412:../Startup/system_XMC4300.c ****     while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 413:../Startup/system_XMC4300.c ****     {
 414:../Startup/system_XMC4300.c ****       /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 415:../Startup/system_XMC4300.c ****     }
 416:../Startup/system_XMC4300.c ****     SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 417:../Startup/system_XMC4300.c **** 
 418:../Startup/system_XMC4300.c ****     /* Check if the clock is OK using OSCULP Oscillator Watchdog*/
 419:../Startup/system_XMC4300.c ****     while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 420:../Startup/system_XMC4300.c ****     {
 421:../Startup/system_XMC4300.c ****       /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 422:../Startup/system_XMC4300.c ****     }
 423:../Startup/system_XMC4300.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 424:../Startup/system_XMC4300.c **** 
 425:../Startup/system_XMC4300.c ****     /* wait till clock is stable */
 426:../Startup/system_XMC4300.c ****     do
 427:../Startup/system_XMC4300.c ****     {
 428:../Startup/system_XMC4300.c ****       while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 429:../Startup/system_XMC4300.c ****       {
 430:../Startup/system_XMC4300.c ****         /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 431:../Startup/system_XMC4300.c ****       }
 432:../Startup/system_XMC4300.c ****       SCU_HIBERNATE->HDCLR |= SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 433:../Startup/system_XMC4300.c **** 
 434:../Startup/system_XMC4300.c ****       delay(DELAY_CNT_50US_50MHZ);
 435:../Startup/system_XMC4300.c **** 
 436:../Startup/system_XMC4300.c ****     } while ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) != 0UL);
 437:../Startup/system_XMC4300.c **** 
 438:../Startup/system_XMC4300.c ****   }
 439:../Startup/system_XMC4300.c **** 
 440:../Startup/system_XMC4300.c ****   /* now OSC_ULP is running and can be used*/
 441:../Startup/system_XMC4300.c ****   /* Select OSC_ULP as the clock source for RTC and STDBY*/
 442:../Startup/system_XMC4300.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 443:../Startup/system_XMC4300.c ****   {
 444:../Startup/system_XMC4300.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 445:../Startup/system_XMC4300.c ****   }
 446:../Startup/system_XMC4300.c ****   SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_RCS_Msk | SCU_HIBERNATE_HDCR_STDBYSEL_Msk;
 447:../Startup/system_XMC4300.c **** #endif /* STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP */
 448:../Startup/system_XMC4300.c **** 
 449:../Startup/system_XMC4300.c ****   /* Enable automatic calibration of internal fast oscillator */
 450:../Startup/system_XMC4300.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 304              	 .loc 1 450 0
 305 004a 934A     	 ldr r2,.L22+8
 306 004c 924B     	 ldr r3,.L22+8
 307 004e 5B68     	 ldr r3,[r3,#4]
 308 0050 43F40023 	 orr r3,r3,#524288
 309 0054 5360     	 str r3,[r2,#4]
 451:../Startup/system_XMC4300.c **** #endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */
 452:../Startup/system_XMC4300.c **** 
 453:../Startup/system_XMC4300.c ****   delay(DELAY_CNT_50US_50MHZ);
 310              	 .loc 1 453 0
 311 0056 40F6C410 	 movw r0,#2500
 312 005a FFF7FEFF 	 bl delay
 454:../Startup/system_XMC4300.c **** 
 455:../Startup/system_XMC4300.c **** #if ENABLE_PLL
 456:../Startup/system_XMC4300.c **** 
 457:../Startup/system_XMC4300.c ****   /* enable PLL */
 458:../Startup/system_XMC4300.c ****   SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 313              	 .loc 1 458 0
 314 005e 8E4A     	 ldr r2,.L22+8
 315 0060 8D4B     	 ldr r3,.L22+8
 316 0062 5B68     	 ldr r3,[r3,#4]
 317 0064 23F48033 	 bic r3,r3,#65536
 318 0068 23F00203 	 bic r3,r3,#2
 319 006c 5360     	 str r3,[r2,#4]
 459:../Startup/system_XMC4300.c **** 
 460:../Startup/system_XMC4300.c **** #if PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI
 461:../Startup/system_XMC4300.c ****   /* enable OSC_HP */
 462:../Startup/system_XMC4300.c ****   if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 320              	 .loc 1 462 0
 321 006e 8B4B     	 ldr r3,.L22+12
 322 0070 5B68     	 ldr r3,[r3,#4]
 323 0072 03F03003 	 and r3,r3,#48
 324 0076 002B     	 cmp r3,#0
 325 0078 27D0     	 beq .L14
 463:../Startup/system_XMC4300.c ****   {
 464:../Startup/system_XMC4300.c ****     SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
 326              	 .loc 1 464 0
 327 007a 884A     	 ldr r2,.L22+12
 328 007c 874B     	 ldr r3,.L22+12
 329 007e 5B68     	 ldr r3,[r3,#4]
 330 0080 23F03003 	 bic r3,r3,#48
 331 0084 5360     	 str r3,[r2,#4]
 465:../Startup/system_XMC4300.c ****     SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 332              	 .loc 1 465 0
 333 0086 FFF7FEFF 	 bl OSCHP_GetFrequency
 334 008a 0246     	 mov r2,r0
 335 008c 844B     	 ldr r3,.L22+16
 336 008e A3FB0223 	 umull r2,r3,r3,r2
 337 0092 1B0D     	 lsrs r3,r3,#20
 338 0094 013B     	 subs r3,r3,#1
 339 0096 1B04     	 lsls r3,r3,#16
 340 0098 8049     	 ldr r1,.L22+12
 341 009a 804A     	 ldr r2,.L22+12
 342 009c 5268     	 ldr r2,[r2,#4]
 343 009e 1343     	 orrs r3,r3,r2
 344 00a0 4B60     	 str r3,[r1,#4]
 466:../Startup/system_XMC4300.c **** 
 467:../Startup/system_XMC4300.c ****     /* select OSC_HP clock as PLL input */
 468:../Startup/system_XMC4300.c ****     SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 345              	 .loc 1 468 0
 346 00a2 7D4A     	 ldr r2,.L22+8
 347 00a4 7C4B     	 ldr r3,.L22+8
 348 00a6 DB68     	 ldr r3,[r3,#12]
 349 00a8 23F00103 	 bic r3,r3,#1
 350 00ac D360     	 str r3,[r2,#12]
 469:../Startup/system_XMC4300.c **** 
 470:../Startup/system_XMC4300.c ****     /* restart OSC Watchdog */
 471:../Startup/system_XMC4300.c ****     SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 351              	 .loc 1 471 0
 352 00ae 7A4A     	 ldr r2,.L22+8
 353 00b0 794B     	 ldr r3,.L22+8
 354 00b2 5B68     	 ldr r3,[r3,#4]
 355 00b4 23F40033 	 bic r3,r3,#131072
 356 00b8 5360     	 str r3,[r2,#4]
 472:../Startup/system_XMC4300.c **** 
 473:../Startup/system_XMC4300.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 357              	 .loc 1 473 0
 358 00ba 00BF     	 nop
 359              	.L15:
 360              	 .loc 1 473 0 is_stmt 0 discriminator 1
 361 00bc 764B     	 ldr r3,.L22+8
 362 00be 1B68     	 ldr r3,[r3]
 363 00c0 03F46073 	 and r3,r3,#896
 364 00c4 B3F5607F 	 cmp r3,#896
 365 00c8 F8D1     	 bne .L15
 366              	.L14:
 474:../Startup/system_XMC4300.c ****     {
 475:../Startup/system_XMC4300.c ****       /* wait till OSC_HP output frequency is usable */
 476:../Startup/system_XMC4300.c ****     }
 477:../Startup/system_XMC4300.c ****   }
 478:../Startup/system_XMC4300.c **** #else /* PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI */
 479:../Startup/system_XMC4300.c **** 
 480:../Startup/system_XMC4300.c ****   /* select backup clock as PLL input */
 481:../Startup/system_XMC4300.c ****   SCU_PLL->PLLCON2 |= SCU_PLL_PLLCON2_PINSEL_Msk;
 482:../Startup/system_XMC4300.c **** #endif
 483:../Startup/system_XMC4300.c **** 
 484:../Startup/system_XMC4300.c ****   /* Go to bypass the Main PLL */
 485:../Startup/system_XMC4300.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 367              	 .loc 1 485 0 is_stmt 1
 368 00ca 734A     	 ldr r2,.L22+8
 369 00cc 724B     	 ldr r3,.L22+8
 370 00ce 5B68     	 ldr r3,[r3,#4]
 371 00d0 43F00103 	 orr r3,r3,#1
 372 00d4 5360     	 str r3,[r2,#4]
 486:../Startup/system_XMC4300.c **** 
 487:../Startup/system_XMC4300.c ****   /* disconnect Oscillator from PLL */
 488:../Startup/system_XMC4300.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 373              	 .loc 1 488 0
 374 00d6 704A     	 ldr r2,.L22+8
 375 00d8 6F4B     	 ldr r3,.L22+8
 376 00da 5B68     	 ldr r3,[r3,#4]
 377 00dc 43F01003 	 orr r3,r3,#16
 378 00e0 5360     	 str r3,[r2,#4]
 489:../Startup/system_XMC4300.c **** 
 490:../Startup/system_XMC4300.c ****   /* Setup divider settings for main PLL */
 491:../Startup/system_XMC4300.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 379              	 .loc 1 491 0
 380 00e2 6D4B     	 ldr r3,.L22+8
 381 00e4 6F4A     	 ldr r2,.L22+20
 382 00e6 9A60     	 str r2,[r3,#8]
 492:../Startup/system_XMC4300.c ****                       (PLL_K2DIV_24MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
 493:../Startup/system_XMC4300.c ****                       (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 494:../Startup/system_XMC4300.c **** 
 495:../Startup/system_XMC4300.c ****   /* Set OSCDISCDIS */
 496:../Startup/system_XMC4300.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 383              	 .loc 1 496 0
 384 00e8 6B4A     	 ldr r2,.L22+8
 385 00ea 6B4B     	 ldr r3,.L22+8
 386 00ec 5B68     	 ldr r3,[r3,#4]
 387 00ee 43F04003 	 orr r3,r3,#64
 388 00f2 5360     	 str r3,[r2,#4]
 497:../Startup/system_XMC4300.c **** 
 498:../Startup/system_XMC4300.c ****   /* connect Oscillator to PLL */
 499:../Startup/system_XMC4300.c ****   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 389              	 .loc 1 499 0
 390 00f4 684A     	 ldr r2,.L22+8
 391 00f6 684B     	 ldr r3,.L22+8
 392 00f8 5B68     	 ldr r3,[r3,#4]
 393 00fa 23F01003 	 bic r3,r3,#16
 394 00fe 5360     	 str r3,[r2,#4]
 500:../Startup/system_XMC4300.c **** 
 501:../Startup/system_XMC4300.c ****   /* restart PLL Lock detection */
 502:../Startup/system_XMC4300.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 395              	 .loc 1 502 0
 396 0100 654A     	 ldr r2,.L22+8
 397 0102 654B     	 ldr r3,.L22+8
 398 0104 5B68     	 ldr r3,[r3,#4]
 399 0106 43F48023 	 orr r3,r3,#262144
 400 010a 5360     	 str r3,[r2,#4]
 503:../Startup/system_XMC4300.c **** 
 504:../Startup/system_XMC4300.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 401              	 .loc 1 504 0
 402 010c 00BF     	 nop
 403              	.L16:
 404              	 .loc 1 504 0 is_stmt 0 discriminator 1
 405 010e 624B     	 ldr r3,.L22+8
 406 0110 1B68     	 ldr r3,[r3]
 407 0112 03F00403 	 and r3,r3,#4
 408 0116 002B     	 cmp r3,#0
 409 0118 F9D0     	 beq .L16
 505:../Startup/system_XMC4300.c ****   {
 506:../Startup/system_XMC4300.c ****     /* wait for PLL Lock at 24MHz*/
 507:../Startup/system_XMC4300.c ****   }
 508:../Startup/system_XMC4300.c **** 
 509:../Startup/system_XMC4300.c ****   /* Disable bypass- put PLL clock back */
 510:../Startup/system_XMC4300.c ****   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 410              	 .loc 1 510 0 is_stmt 1
 411 011a 5F4A     	 ldr r2,.L22+8
 412 011c 5E4B     	 ldr r3,.L22+8
 413 011e 5B68     	 ldr r3,[r3,#4]
 414 0120 23F00103 	 bic r3,r3,#1
 415 0124 5360     	 str r3,[r2,#4]
 511:../Startup/system_XMC4300.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 416              	 .loc 1 511 0
 417 0126 00BF     	 nop
 418              	.L17:
 419              	 .loc 1 511 0 is_stmt 0 discriminator 1
 420 0128 5B4B     	 ldr r3,.L22+8
 421 012a 1B68     	 ldr r3,[r3]
 422 012c 03F00103 	 and r3,r3,#1
 423 0130 002B     	 cmp r3,#0
 424 0132 F9D1     	 bne .L17
 512:../Startup/system_XMC4300.c ****   {
 513:../Startup/system_XMC4300.c ****     /* wait for normal mode */
 514:../Startup/system_XMC4300.c ****   }
 515:../Startup/system_XMC4300.c **** #endif /* ENABLE_PLL */
 516:../Startup/system_XMC4300.c **** 
 517:../Startup/system_XMC4300.c ****   /* Before scaling to final frequency we need to setup the clock dividers */
 518:../Startup/system_XMC4300.c ****   SCU_CLK->SYSCLKCR = __SYSCLKCR;
 425              	 .loc 1 518 0 is_stmt 1
 426 0134 5C4B     	 ldr r3,.L22+24
 427 0136 4FF00112 	 mov r2,#65537
 428 013a DA60     	 str r2,[r3,#12]
 519:../Startup/system_XMC4300.c ****   SCU_CLK->PBCLKCR = __PBCLKCR;
 429              	 .loc 1 519 0
 430 013c 5A4B     	 ldr r3,.L22+24
 431 013e 0022     	 movs r2,#0
 432 0140 5A61     	 str r2,[r3,#20]
 520:../Startup/system_XMC4300.c ****   SCU_CLK->CPUCLKCR = __CPUCLKCR;
 433              	 .loc 1 520 0
 434 0142 594B     	 ldr r3,.L22+24
 435 0144 0022     	 movs r2,#0
 436 0146 1A61     	 str r2,[r3,#16]
 521:../Startup/system_XMC4300.c ****   SCU_CLK->CCUCLKCR = __CCUCLKCR;
 437              	 .loc 1 521 0
 438 0148 574B     	 ldr r3,.L22+24
 439 014a 0022     	 movs r2,#0
 440 014c 1A62     	 str r2,[r3,#32]
 522:../Startup/system_XMC4300.c ****   SCU_CLK->WDTCLKCR = __WDTCLKCR;
 441              	 .loc 1 522 0
 442 014e 564B     	 ldr r3,.L22+24
 443 0150 0022     	 movs r2,#0
 444 0152 5A62     	 str r2,[r3,#36]
 523:../Startup/system_XMC4300.c ****   SCU_CLK->USBCLKCR = __USBCLKCR;
 445              	 .loc 1 523 0
 446 0154 544B     	 ldr r3,.L22+24
 447 0156 554A     	 ldr r2,.L22+28
 448 0158 9A61     	 str r2,[r3,#24]
 524:../Startup/system_XMC4300.c ****   SCU_CLK->ECATCLKCR = __ECATCLKCR;
 449              	 .loc 1 524 0
 450 015a 534B     	 ldr r3,.L22+24
 451 015c 0122     	 movs r2,#1
 452 015e 9A63     	 str r2,[r3,#56]
 525:../Startup/system_XMC4300.c ****   SCU_CLK->EXTCLKCR = __EXTCLKCR;
 453              	 .loc 1 525 0
 454 0160 514B     	 ldr r3,.L22+24
 455 0162 534A     	 ldr r2,.L22+32
 456 0164 9A62     	 str r2,[r3,#40]
 526:../Startup/system_XMC4300.c **** 
 527:../Startup/system_XMC4300.c **** #if ENABLE_PLL
 528:../Startup/system_XMC4300.c ****   /* PLL frequency stepping...*/
 529:../Startup/system_XMC4300.c ****   /* Reset OSCDISCDIS */
 530:../Startup/system_XMC4300.c ****   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 457              	 .loc 1 530 0
 458 0166 4C4A     	 ldr r2,.L22+8
 459 0168 4B4B     	 ldr r3,.L22+8
 460 016a 5B68     	 ldr r3,[r3,#4]
 461 016c 23F04003 	 bic r3,r3,#64
 462 0170 5360     	 str r3,[r2,#4]
 531:../Startup/system_XMC4300.c **** 
 532:../Startup/system_XMC4300.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 463              	 .loc 1 532 0
 464 0172 494B     	 ldr r3,.L22+8
 465 0174 4F4A     	 ldr r2,.L22+36
 466 0176 9A60     	 str r2,[r3,#8]
 533:../Startup/system_XMC4300.c **** 	                  (PLL_K2DIV_48MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
 534:../Startup/system_XMC4300.c **** 	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 535:../Startup/system_XMC4300.c **** 
 536:../Startup/system_XMC4300.c ****   delay(DELAY_CNT_50US_48MHZ);
 467              	 .loc 1 536 0
 468 0178 4FF41660 	 mov r0,#2400
 469 017c FFF7FEFF 	 bl delay
 537:../Startup/system_XMC4300.c **** 
 538:../Startup/system_XMC4300.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 470              	 .loc 1 538 0
 471 0180 454B     	 ldr r3,.L22+8
 472 0182 4D4A     	 ldr r2,.L22+40
 473 0184 9A60     	 str r2,[r3,#8]
 539:../Startup/system_XMC4300.c **** 	                  (PLL_K2DIV_72MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
 540:../Startup/system_XMC4300.c **** 	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 541:../Startup/system_XMC4300.c **** 
 542:../Startup/system_XMC4300.c ****   delay(DELAY_CNT_50US_72MHZ);
 474              	 .loc 1 542 0
 475 0186 4FF46160 	 mov r0,#3600
 476 018a FFF7FEFF 	 bl delay
 543:../Startup/system_XMC4300.c **** 
 544:../Startup/system_XMC4300.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 477              	 .loc 1 544 0
 478 018e 424B     	 ldr r3,.L22+8
 479 0190 4A4A     	 ldr r2,.L22+44
 480 0192 9A60     	 str r2,[r3,#8]
 545:../Startup/system_XMC4300.c **** 	                  (PLL_K2DIV_96MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
 546:../Startup/system_XMC4300.c **** 	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 547:../Startup/system_XMC4300.c **** 
 548:../Startup/system_XMC4300.c ****   delay(DELAY_CNT_50US_96MHZ);
 481              	 .loc 1 548 0
 482 0194 4FF49650 	 mov r0,#4800
 483 0198 FFF7FEFF 	 bl delay
 549:../Startup/system_XMC4300.c **** 
 550:../Startup/system_XMC4300.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 484              	 .loc 1 550 0
 485 019c 3E4B     	 ldr r3,.L22+8
 486 019e 484A     	 ldr r2,.L22+48
 487 01a0 9A60     	 str r2,[r3,#8]
 551:../Startup/system_XMC4300.c **** 	                  (PLL_K2DIV_120MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
 552:../Startup/system_XMC4300.c **** 	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 553:../Startup/system_XMC4300.c **** 
 554:../Startup/system_XMC4300.c ****   delay(DELAY_CNT_50US_120MHZ);
 488              	 .loc 1 554 0
 489 01a2 41F27070 	 movw r0,#6000
 490 01a6 FFF7FEFF 	 bl delay
 555:../Startup/system_XMC4300.c **** 
 556:../Startup/system_XMC4300.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 491              	 .loc 1 556 0
 492 01aa 3B4B     	 ldr r3,.L22+8
 493 01ac 454A     	 ldr r2,.L22+52
 494 01ae 9A60     	 str r2,[r3,#8]
 557:../Startup/system_XMC4300.c **** 	                  (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) |
 558:../Startup/system_XMC4300.c **** 	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 559:../Startup/system_XMC4300.c **** 
 560:../Startup/system_XMC4300.c ****   delay(DELAY_CNT_50US_144MHZ);
 495              	 .loc 1 560 0
 496 01b0 4FF4E150 	 mov r0,#7200
 497 01b4 FFF7FEFF 	 bl delay
 561:../Startup/system_XMC4300.c **** 
 562:../Startup/system_XMC4300.c **** #endif /* ENABLE_PLL */
 563:../Startup/system_XMC4300.c **** 
 564:../Startup/system_XMC4300.c **** #if ENABLE_USBPLL
 565:../Startup/system_XMC4300.c ****   /* enable USB PLL first */
 566:../Startup/system_XMC4300.c ****   SCU_PLL->USBPLLCON &= ~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 498              	 .loc 1 566 0
 499 01b8 374A     	 ldr r2,.L22+8
 500 01ba 374B     	 ldr r3,.L22+8
 501 01bc 5B69     	 ldr r3,[r3,#20]
 502 01be 23F48033 	 bic r3,r3,#65536
 503 01c2 23F00203 	 bic r3,r3,#2
 504 01c6 5361     	 str r3,[r2,#20]
 567:../Startup/system_XMC4300.c **** 
 568:../Startup/system_XMC4300.c ****   /* USB PLL uses as clock input the OSC_HP */
 569:../Startup/system_XMC4300.c ****   /* check and if not already running enable OSC_HP */
 570:../Startup/system_XMC4300.c ****   if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 505              	 .loc 1 570 0
 506 01c8 344B     	 ldr r3,.L22+12
 507 01ca 5B68     	 ldr r3,[r3,#4]
 508 01cc 03F03003 	 and r3,r3,#48
 509 01d0 002B     	 cmp r3,#0
 510 01d2 2FD0     	 beq .L18
 571:../Startup/system_XMC4300.c ****   {
 572:../Startup/system_XMC4300.c ****     /* check if Main PLL is switched on for OSC WDG*/
 573:../Startup/system_XMC4300.c ****     if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0UL)
 511              	 .loc 1 573 0
 512 01d4 304B     	 ldr r3,.L22+8
 513 01d6 5A68     	 ldr r2,[r3,#4]
 514 01d8 3B4B     	 ldr r3,.L22+56
 515 01da 1340     	 ands r3,r3,r2
 516 01dc 002B     	 cmp r3,#0
 517 01de 07D0     	 beq .L19
 574:../Startup/system_XMC4300.c ****     {
 575:../Startup/system_XMC4300.c ****       /* enable PLL first */
 576:../Startup/system_XMC4300.c ****       SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 518              	 .loc 1 576 0
 519 01e0 2D4A     	 ldr r2,.L22+8
 520 01e2 2D4B     	 ldr r3,.L22+8
 521 01e4 5B68     	 ldr r3,[r3,#4]
 522 01e6 23F48033 	 bic r3,r3,#65536
 523 01ea 23F00203 	 bic r3,r3,#2
 524 01ee 5360     	 str r3,[r2,#4]
 525              	.L19:
 577:../Startup/system_XMC4300.c ****     }
 578:../Startup/system_XMC4300.c **** 
 579:../Startup/system_XMC4300.c ****     SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
 526              	 .loc 1 579 0
 527 01f0 2A4A     	 ldr r2,.L22+12
 528 01f2 2A4B     	 ldr r3,.L22+12
 529 01f4 5B68     	 ldr r3,[r3,#4]
 530 01f6 23F03003 	 bic r3,r3,#48
 531 01fa 5360     	 str r3,[r2,#4]
 580:../Startup/system_XMC4300.c ****     SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 532              	 .loc 1 580 0
 533 01fc FFF7FEFF 	 bl OSCHP_GetFrequency
 534 0200 0246     	 mov r2,r0
 535 0202 274B     	 ldr r3,.L22+16
 536 0204 A3FB0223 	 umull r2,r3,r3,r2
 537 0208 1B0D     	 lsrs r3,r3,#20
 538 020a 013B     	 subs r3,r3,#1
 539 020c 1B04     	 lsls r3,r3,#16
 540 020e 2349     	 ldr r1,.L22+12
 541 0210 224A     	 ldr r2,.L22+12
 542 0212 5268     	 ldr r2,[r2,#4]
 543 0214 1343     	 orrs r3,r3,r2
 544 0216 4B60     	 str r3,[r1,#4]
 581:../Startup/system_XMC4300.c **** 
 582:../Startup/system_XMC4300.c ****     /* restart OSC Watchdog */
 583:../Startup/system_XMC4300.c ****     SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 545              	 .loc 1 583 0
 546 0218 1F4A     	 ldr r2,.L22+8
 547 021a 1F4B     	 ldr r3,.L22+8
 548 021c 5B68     	 ldr r3,[r3,#4]
 549 021e 23F40033 	 bic r3,r3,#131072
 550 0222 5360     	 str r3,[r2,#4]
 584:../Startup/system_XMC4300.c **** 
 585:../Startup/system_XMC4300.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 551              	 .loc 1 585 0
 552 0224 00BF     	 nop
 553              	.L20:
 554              	 .loc 1 585 0 is_stmt 0 discriminator 1
 555 0226 1C4B     	 ldr r3,.L22+8
 556 0228 1B68     	 ldr r3,[r3]
 557 022a 03F46073 	 and r3,r3,#896
 558 022e B3F5607F 	 cmp r3,#896
 559 0232 F8D1     	 bne .L20
 560              	.L18:
 586:../Startup/system_XMC4300.c ****     {
 587:../Startup/system_XMC4300.c ****       /* wait till OSC_HP output frequency is usable */
 588:../Startup/system_XMC4300.c ****     }
 589:../Startup/system_XMC4300.c ****   }
 590:../Startup/system_XMC4300.c **** 
 591:../Startup/system_XMC4300.c ****   /* Setup USB PLL */
 592:../Startup/system_XMC4300.c ****   /* Go to bypass the USB PLL */
 593:../Startup/system_XMC4300.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_VCOBYP_Msk;
 561              	 .loc 1 593 0 is_stmt 1
 562 0234 184A     	 ldr r2,.L22+8
 563 0236 184B     	 ldr r3,.L22+8
 564 0238 5B69     	 ldr r3,[r3,#20]
 565 023a 43F00103 	 orr r3,r3,#1
 566 023e 5361     	 str r3,[r2,#20]
 594:../Startup/system_XMC4300.c **** 
 595:../Startup/system_XMC4300.c ****   /* disconnect Oscillator from USB PLL */
 596:../Startup/system_XMC4300.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_FINDIS_Msk;
 567              	 .loc 1 596 0
 568 0240 154A     	 ldr r2,.L22+8
 569 0242 154B     	 ldr r3,.L22+8
 570 0244 5B69     	 ldr r3,[r3,#20]
 571 0246 43F01003 	 orr r3,r3,#16
 572 024a 5361     	 str r3,[r2,#20]
 597:../Startup/system_XMC4300.c **** 
 598:../Startup/system_XMC4300.c ****   /* Setup Divider settings for USB PLL */
 599:../Startup/system_XMC4300.c ****   SCU_PLL->USBPLLCON = ((USB_NDIV << SCU_PLL_USBPLLCON_NDIV_Pos) |
 573              	 .loc 1 599 0
 574 024c 124B     	 ldr r3,.L22+8
 575 024e 1F4A     	 ldr r2,.L22+60
 576 0250 5A61     	 str r2,[r3,#20]
 600:../Startup/system_XMC4300.c ****                         (USB_PDIV << SCU_PLL_USBPLLCON_PDIV_Pos));
 601:../Startup/system_XMC4300.c **** 
 602:../Startup/system_XMC4300.c ****   /* Set OSCDISCDIS */
 603:../Startup/system_XMC4300.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 577              	 .loc 1 603 0
 578 0252 114A     	 ldr r2,.L22+8
 579 0254 104B     	 ldr r3,.L22+8
 580 0256 5B69     	 ldr r3,[r3,#20]
 581 0258 43F04003 	 orr r3,r3,#64
 582 025c 5361     	 str r3,[r2,#20]
 604:../Startup/system_XMC4300.c **** 
 605:../Startup/system_XMC4300.c ****   /* connect Oscillator to USB PLL */
 606:../Startup/system_XMC4300.c ****   SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_FINDIS_Msk;
 583              	 .loc 1 606 0
 584 025e 0E4A     	 ldr r2,.L22+8
 585 0260 0D4B     	 ldr r3,.L22+8
 586 0262 5B69     	 ldr r3,[r3,#20]
 587 0264 23F01003 	 bic r3,r3,#16
 588 0268 5361     	 str r3,[r2,#20]
 607:../Startup/system_XMC4300.c **** 
 608:../Startup/system_XMC4300.c ****   /* restart PLL Lock detection */
 609:../Startup/system_XMC4300.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_RESLD_Msk;
 589              	 .loc 1 609 0
 590 026a 0B4A     	 ldr r2,.L22+8
 591 026c 0A4B     	 ldr r3,.L22+8
 592 026e 5B69     	 ldr r3,[r3,#20]
 593 0270 43F48023 	 orr r3,r3,#262144
 594 0274 5361     	 str r3,[r2,#20]
 610:../Startup/system_XMC4300.c **** 
 611:../Startup/system_XMC4300.c ****   while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 595              	 .loc 1 611 0
 596 0276 00BF     	 nop
 597              	.L21:
 598              	 .loc 1 611 0 is_stmt 0 discriminator 1
 599 0278 074B     	 ldr r3,.L22+8
 600 027a 1B69     	 ldr r3,[r3,#16]
 601 027c 03F00403 	 and r3,r3,#4
 602 0280 002B     	 cmp r3,#0
 603 0282 F9D0     	 beq .L21
 612:../Startup/system_XMC4300.c ****   {
 613:../Startup/system_XMC4300.c ****     /* wait for PLL Lock */
 614:../Startup/system_XMC4300.c ****   }
 615:../Startup/system_XMC4300.c **** #endif
 616:../Startup/system_XMC4300.c **** 
 617:../Startup/system_XMC4300.c ****   /* Enable selected clocks */
 618:../Startup/system_XMC4300.c ****   SCU_CLK->CLKSET = __CLKSET;
 604              	 .loc 1 618 0 is_stmt 1
 605 0284 084B     	 ldr r3,.L22+24
 606 0286 0022     	 movs r2,#0
 607 0288 5A60     	 str r2,[r3,#4]
 619:../Startup/system_XMC4300.c **** 
 620:../Startup/system_XMC4300.c **** #if __EXTCLKPIN != 0
 621:../Startup/system_XMC4300.c **** #if __EXTCLKPIN == EXTCLK_PIN_P1_15
 622:../Startup/system_XMC4300.c ****   /* P1.15 */
 623:../Startup/system_XMC4300.c ****   PORT1->PDR1 &= ~PORT1_PDR1_PD15_Msk;
 624:../Startup/system_XMC4300.c ****   PORT1->IOCR12 = (PORT1->IOCR12 & ~PORT0_IOCR12_PC15_Msk) | (0x11U << PORT0_IOCR12_PC15_Pos);
 625:../Startup/system_XMC4300.c **** #else
 626:../Startup/system_XMC4300.c ****   /* P0.8 */
 627:../Startup/system_XMC4300.c ****   PORT0->HWSEL &= ~PORT0_HWSEL_HW8_Msk;
 628:../Startup/system_XMC4300.c ****   PORT0->PDR1 &= ~PORT0_PDR1_PD8_Msk;
 629:../Startup/system_XMC4300.c ****   PORT0->IOCR8 = (PORT0->IOCR8 & ~PORT0_IOCR8_PC8_Msk) | (0x11U << PORT0_IOCR8_PC8_Pos);
 630:../Startup/system_XMC4300.c **** #endif
 631:../Startup/system_XMC4300.c **** #endif  /* ENABLE_EXTCLK == 1  */
 632:../Startup/system_XMC4300.c **** 
 633:../Startup/system_XMC4300.c ****   SystemCoreClockUpdate();
 608              	 .loc 1 633 0
 609 028a FFF7FEFF 	 bl SystemCoreClockUpdate
 634:../Startup/system_XMC4300.c **** }
 610              	 .loc 1 634 0
 611 028e 80BD     	 pop {r7,pc}
 612              	.L23:
 613              	 .align 2
 614              	.L22:
 615 0290 00420050 	 .word 1342194176
 616 0294 00440050 	 .word 1342194688
 617 0298 10470050 	 .word 1342195472
 618 029c 00470050 	 .word 1342195456
 619 02a0 6BCA5F6B 	 .word 1801439851
 620 02a4 002F0B01 	 .word 17510144
 621 02a8 00460050 	 .word 1342195200
 622 02ac 05000100 	 .word 65541
 623 02b0 03002001 	 .word 18874371
 624 02b4 002F0501 	 .word 17116928
 625 02b8 002F0301 	 .word 16985856
 626 02bc 002F0201 	 .word 16920320
 627 02c0 002F0101 	 .word 16854784
 628 02c4 002F0001 	 .word 16789248
 629 02c8 02000100 	 .word 65538
 630 02cc 00630002 	 .word 33579776
 631              	 .cfi_endproc
 632              	.LFE126:
 634              	 .section .text.SystemCoreClockUpdate,"ax",%progbits
 635              	 .align 2
 636              	 .weak SystemCoreClockUpdate
 637              	 .thumb
 638              	 .thumb_func
 640              	SystemCoreClockUpdate:
 641              	.LFB127:
 635:../Startup/system_XMC4300.c **** 
 636:../Startup/system_XMC4300.c **** __WEAK void SystemCoreClockUpdate(void)
 637:../Startup/system_XMC4300.c **** {
 642              	 .loc 1 637 0
 643              	 .cfi_startproc
 644              	 
 645              	 
 646 0000 80B5     	 push {r7,lr}
 647              	.LCFI16:
 648              	 .cfi_def_cfa_offset 8
 649              	 .cfi_offset 7,-8
 650              	 .cfi_offset 14,-4
 651 0002 84B0     	 sub sp,sp,#16
 652              	.LCFI17:
 653              	 .cfi_def_cfa_offset 24
 654 0004 00AF     	 add r7,sp,#0
 655              	.LCFI18:
 656              	 .cfi_def_cfa_register 7
 638:../Startup/system_XMC4300.c ****   uint32_t pdiv;
 639:../Startup/system_XMC4300.c ****   uint32_t ndiv;
 640:../Startup/system_XMC4300.c ****   uint32_t kdiv;
 641:../Startup/system_XMC4300.c ****   uint32_t temp;
 642:../Startup/system_XMC4300.c **** 
 643:../Startup/system_XMC4300.c ****   if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 657              	 .loc 1 643 0
 658 0006 2F4B     	 ldr r3,.L31
 659 0008 DB68     	 ldr r3,[r3,#12]
 660 000a 03F48033 	 and r3,r3,#65536
 661 000e 002B     	 cmp r3,#0
 662 0010 3ED0     	 beq .L25
 644:../Startup/system_XMC4300.c ****   {
 645:../Startup/system_XMC4300.c ****     /* fPLL is clock source for fSYS */
 646:../Startup/system_XMC4300.c ****     if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 663              	 .loc 1 646 0
 664 0012 2D4B     	 ldr r3,.L31+4
 665 0014 DB68     	 ldr r3,[r3,#12]
 666 0016 03F00103 	 and r3,r3,#1
 667 001a 002B     	 cmp r3,#0
 668 001c 02D0     	 beq .L26
 647:../Startup/system_XMC4300.c ****     {
 648:../Startup/system_XMC4300.c ****       /* PLL input clock is the backup clock (fOFI) */
 649:../Startup/system_XMC4300.c ****       temp = OFI_FREQUENCY;
 669              	 .loc 1 649 0
 670 001e 2B4B     	 ldr r3,.L31+8
 671 0020 FB60     	 str r3,[r7,#12]
 672 0022 02E0     	 b .L27
 673              	.L26:
 650:../Startup/system_XMC4300.c ****     }
 651:../Startup/system_XMC4300.c ****     else
 652:../Startup/system_XMC4300.c ****     {
 653:../Startup/system_XMC4300.c ****       /* PLL input clock is the high performance osicllator (fOSCHP) */
 654:../Startup/system_XMC4300.c ****       temp = OSCHP_GetFrequency();
 674              	 .loc 1 654 0
 675 0024 FFF7FEFF 	 bl OSCHP_GetFrequency
 676 0028 F860     	 str r0,[r7,#12]
 677              	.L27:
 655:../Startup/system_XMC4300.c ****     }
 656:../Startup/system_XMC4300.c **** 
 657:../Startup/system_XMC4300.c ****     /* check if PLL is locked */
 658:../Startup/system_XMC4300.c ****     if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 678              	 .loc 1 658 0
 679 002a 274B     	 ldr r3,.L31+4
 680 002c 1B68     	 ldr r3,[r3]
 681 002e 03F00403 	 and r3,r3,#4
 682 0032 002B     	 cmp r3,#0
 683 0034 20D0     	 beq .L28
 659:../Startup/system_XMC4300.c ****     {
 660:../Startup/system_XMC4300.c ****       /* PLL normal mode */
 661:../Startup/system_XMC4300.c ****       /* read back divider settings */
 662:../Startup/system_XMC4300.c ****       pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 684              	 .loc 1 662 0
 685 0036 244B     	 ldr r3,.L31+4
 686 0038 9B68     	 ldr r3,[r3,#8]
 687 003a 03F07063 	 and r3,r3,#251658240
 688 003e 1B0E     	 lsrs r3,r3,#24
 689 0040 0133     	 adds r3,r3,#1
 690 0042 BB60     	 str r3,[r7,#8]
 663:../Startup/system_XMC4300.c ****       ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 691              	 .loc 1 663 0
 692 0044 204B     	 ldr r3,.L31+4
 693 0046 9B68     	 ldr r3,[r3,#8]
 694 0048 03F4FE43 	 and r3,r3,#32512
 695 004c 1B0A     	 lsrs r3,r3,#8
 696 004e 0133     	 adds r3,r3,#1
 697 0050 7B60     	 str r3,[r7,#4]
 664:../Startup/system_XMC4300.c ****       kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 698              	 .loc 1 664 0
 699 0052 1D4B     	 ldr r3,.L31+4
 700 0054 9B68     	 ldr r3,[r3,#8]
 701 0056 03F4FE03 	 and r3,r3,#8323072
 702 005a 1B0C     	 lsrs r3,r3,#16
 703 005c 0133     	 adds r3,r3,#1
 704 005e 3B60     	 str r3,[r7]
 665:../Startup/system_XMC4300.c **** 
 666:../Startup/system_XMC4300.c ****       temp = (temp / (pdiv * kdiv)) * ndiv;
 705              	 .loc 1 666 0
 706 0060 BB68     	 ldr r3,[r7,#8]
 707 0062 3A68     	 ldr r2,[r7]
 708 0064 02FB03F3 	 mul r3,r2,r3
 709 0068 FA68     	 ldr r2,[r7,#12]
 710 006a B2FBF3F3 	 udiv r3,r2,r3
 711 006e 7A68     	 ldr r2,[r7,#4]
 712 0070 02FB03F3 	 mul r3,r2,r3
 713 0074 FB60     	 str r3,[r7,#12]
 714 0076 0DE0     	 b .L30
 715              	.L28:
 667:../Startup/system_XMC4300.c ****     }
 668:../Startup/system_XMC4300.c ****     else
 669:../Startup/system_XMC4300.c ****     {
 670:../Startup/system_XMC4300.c ****       /* PLL prescalar mode */
 671:../Startup/system_XMC4300.c ****       /* read back divider settings */
 672:../Startup/system_XMC4300.c ****       kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 716              	 .loc 1 672 0
 717 0078 134B     	 ldr r3,.L31+4
 718 007a 9B68     	 ldr r3,[r3,#8]
 719 007c 03F07F03 	 and r3,r3,#127
 720 0080 0133     	 adds r3,r3,#1
 721 0082 3B60     	 str r3,[r7]
 673:../Startup/system_XMC4300.c **** 
 674:../Startup/system_XMC4300.c ****       temp = (temp / kdiv);
 722              	 .loc 1 674 0
 723 0084 FA68     	 ldr r2,[r7,#12]
 724 0086 3B68     	 ldr r3,[r7]
 725 0088 B2FBF3F3 	 udiv r3,r2,r3
 726 008c FB60     	 str r3,[r7,#12]
 727 008e 01E0     	 b .L30
 728              	.L25:
 675:../Startup/system_XMC4300.c ****     }
 676:../Startup/system_XMC4300.c ****   }
 677:../Startup/system_XMC4300.c ****   else
 678:../Startup/system_XMC4300.c ****   {
 679:../Startup/system_XMC4300.c ****     /* fOFI is clock source for fSYS */
 680:../Startup/system_XMC4300.c ****     temp = OFI_FREQUENCY;
 729              	 .loc 1 680 0
 730 0090 0E4B     	 ldr r3,.L31+8
 731 0092 FB60     	 str r3,[r7,#12]
 732              	.L30:
 681:../Startup/system_XMC4300.c ****   }
 682:../Startup/system_XMC4300.c **** 
 683:../Startup/system_XMC4300.c ****   temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 733              	 .loc 1 683 0
 734 0094 0B4B     	 ldr r3,.L31
 735 0096 DB68     	 ldr r3,[r3,#12]
 736 0098 DBB2     	 uxtb r3,r3
 737 009a 0133     	 adds r3,r3,#1
 738 009c FA68     	 ldr r2,[r7,#12]
 739 009e B2FBF3F3 	 udiv r3,r2,r3
 740 00a2 FB60     	 str r3,[r7,#12]
 684:../Startup/system_XMC4300.c ****   temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 741              	 .loc 1 684 0
 742 00a4 074B     	 ldr r3,.L31
 743 00a6 1B69     	 ldr r3,[r3,#16]
 744 00a8 03F00103 	 and r3,r3,#1
 745 00ac 0133     	 adds r3,r3,#1
 746 00ae FA68     	 ldr r2,[r7,#12]
 747 00b0 B2FBF3F3 	 udiv r3,r2,r3
 748 00b4 FB60     	 str r3,[r7,#12]
 685:../Startup/system_XMC4300.c **** 
 686:../Startup/system_XMC4300.c ****   SystemCoreClock = temp;
 749              	 .loc 1 686 0
 750 00b6 064A     	 ldr r2,.L31+12
 751 00b8 FB68     	 ldr r3,[r7,#12]
 752 00ba 1360     	 str r3,[r2]
 687:../Startup/system_XMC4300.c **** }
 753              	 .loc 1 687 0
 754 00bc 1037     	 adds r7,r7,#16
 755              	.LCFI19:
 756              	 .cfi_def_cfa_offset 8
 757 00be BD46     	 mov sp,r7
 758              	.LCFI20:
 759              	 .cfi_def_cfa_register 13
 760              	 
 761 00c0 80BD     	 pop {r7,pc}
 762              	.L32:
 763 00c2 00BF     	 .align 2
 764              	.L31:
 765 00c4 00460050 	 .word 1342195200
 766 00c8 10470050 	 .word 1342195472
 767 00cc 00366E01 	 .word 24000000
 768 00d0 00000000 	 .word SystemCoreClock
 769              	 .cfi_endproc
 770              	.LFE127:
 772              	 .section .text.OSCHP_GetFrequency,"ax",%progbits
 773              	 .align 2
 774              	 .weak OSCHP_GetFrequency
 775              	 .thumb
 776              	 .thumb_func
 778              	OSCHP_GetFrequency:
 779              	.LFB128:
 688:../Startup/system_XMC4300.c **** 
 689:../Startup/system_XMC4300.c **** __WEAK uint32_t OSCHP_GetFrequency(void)
 690:../Startup/system_XMC4300.c **** {
 780              	 .loc 1 690 0
 781              	 .cfi_startproc
 782              	 
 783              	 
 784              	 
 785 0000 80B4     	 push {r7}
 786              	.LCFI21:
 787              	 .cfi_def_cfa_offset 4
 788              	 .cfi_offset 7,-4
 789 0002 00AF     	 add r7,sp,#0
 790              	.LCFI22:
 791              	 .cfi_def_cfa_register 7
 691:../Startup/system_XMC4300.c ****   return OSCHP_FREQUENCY;
 792              	 .loc 1 691 0
 793 0004 024B     	 ldr r3,.L35
 692:../Startup/system_XMC4300.c **** }
 794              	 .loc 1 692 0
 795 0006 1846     	 mov r0,r3
 796 0008 BD46     	 mov sp,r7
 797              	.LCFI23:
 798              	 .cfi_def_cfa_register 13
 799              	 
 800 000a 5DF8047B 	 ldr r7,[sp],#4
 801              	.LCFI24:
 802              	 .cfi_restore 7
 803              	 .cfi_def_cfa_offset 0
 804 000e 7047     	 bx lr
 805              	.L36:
 806              	 .align 2
 807              	.L35:
 808 0010 001BB700 	 .word 12000000
 809              	 .cfi_endproc
 810              	.LFE128:
 812              	 .text
 813              	.Letext0:
 814              	 .file 3 "c:\\davev4-64bit\\dave-4.3.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 815              	 .file 4 "c:\\davev4-64bit\\dave-4.3.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 816              	 .file 5 "E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Include/core_cm4.h"
 817              	 .file 6 "E:/xmc_1124/XMC4300_Relax_EtherCat_APP_Slave_SSC/Libraries/CMSIS/Infineon/XMC4300_series/Include/XMC4300.h"
DEFINED SYMBOLS
                            *ABS*:00000000 system_XMC4300.c
    {standard input}:24     .no_init:00000000 SystemCoreClock
    {standard input}:21     .no_init:00000000 $d
    {standard input}:30     .no_init:00000004 g_chipid
    {standard input}:33     .text.delay:00000000 $t
    {standard input}:37     .text.delay:00000000 delay
    {standard input}:98     .text.SystemInit:00000000 $t
    {standard input}:103    .text.SystemInit:00000000 SystemInit
    {standard input}:144    .text.SystemCoreSetup:00000000 SystemCoreSetup
    {standard input}:252    .text.SystemCoreClockSetup:00000000 SystemCoreClockSetup
    {standard input}:134    .text.SystemInit:0000001c $d
    {standard input}:139    .text.SystemCoreSetup:00000000 $t
    {standard input}:240    .text.SystemCoreSetup:00000064 $d
    {standard input}:247    .text.SystemCoreClockSetup:00000000 $t
    {standard input}:778    .text.OSCHP_GetFrequency:00000000 OSCHP_GetFrequency
    {standard input}:640    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
    {standard input}:615    .text.SystemCoreClockSetup:00000290 $d
    {standard input}:635    .text.SystemCoreClockUpdate:00000000 $t
    {standard input}:765    .text.SystemCoreClockUpdate:000000c4 $d
    {standard input}:773    .text.OSCHP_GetFrequency:00000000 $t
    {standard input}:808    .text.OSCHP_GetFrequency:00000010 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
__Vectors
