read -sv run_verilog_mid/adder_32b_8_97_5ad287dbd26a2d4289620470a440d7e4.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_97_5ad287dbd26a2d4289620470a440d7e4_yosys.v
